
projet-f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c7b0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001bc4  0800c8c0  0800c8c0  0001c8c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800e484  0800e484  0001e484  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800e48c  0800e48c  0001e48c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800e494  0800e494  0001e494  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000a30  20000000  0800e498  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000006c0  20000a30  0800eec8  00020a30  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200010f0  0800eec8  000210f0  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  00020a30  2**0
                  CONTENTS, READONLY
 10 .debug_info   00017cdb  00000000  00000000  00020a59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003f67  00000000  00000000  00038734  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001378  00000000  00000000  0003c6a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 000011f0  00000000  00000000  0003da18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00018767  00000000  00000000  0003ec08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00015bb2  00000000  00000000  0005736f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000828b0  00000000  00000000  0006cf21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  000ef7d1  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006734  00000000  00000000  000ef824  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000a30 	.word	0x20000a30
 800012c:	00000000 	.word	0x00000000
 8000130:	0800c8a8 	.word	0x0800c8a8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000a34 	.word	0x20000a34
 800014c:	0800c8a8 	.word	0x0800c8a8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_ldivmod>:
 8000a88:	b97b      	cbnz	r3, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8a:	b972      	cbnz	r2, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	bfbe      	ittt	lt
 8000a90:	2000      	movlt	r0, #0
 8000a92:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000a96:	e006      	blt.n	8000aa6 <__aeabi_ldivmod+0x1e>
 8000a98:	bf08      	it	eq
 8000a9a:	2800      	cmpeq	r0, #0
 8000a9c:	bf1c      	itt	ne
 8000a9e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000aa2:	f04f 30ff 	movne.w	r0, #4294967295
 8000aa6:	f000 b9b9 	b.w	8000e1c <__aeabi_idiv0>
 8000aaa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ab2:	2900      	cmp	r1, #0
 8000ab4:	db09      	blt.n	8000aca <__aeabi_ldivmod+0x42>
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	db1a      	blt.n	8000af0 <__aeabi_ldivmod+0x68>
 8000aba:	f000 f84d 	bl	8000b58 <__udivmoddi4>
 8000abe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac6:	b004      	add	sp, #16
 8000ac8:	4770      	bx	lr
 8000aca:	4240      	negs	r0, r0
 8000acc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	db1b      	blt.n	8000b0c <__aeabi_ldivmod+0x84>
 8000ad4:	f000 f840 	bl	8000b58 <__udivmoddi4>
 8000ad8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000adc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae0:	b004      	add	sp, #16
 8000ae2:	4240      	negs	r0, r0
 8000ae4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ae8:	4252      	negs	r2, r2
 8000aea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000aee:	4770      	bx	lr
 8000af0:	4252      	negs	r2, r2
 8000af2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000af6:	f000 f82f 	bl	8000b58 <__udivmoddi4>
 8000afa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000afe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b02:	b004      	add	sp, #16
 8000b04:	4240      	negs	r0, r0
 8000b06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b0a:	4770      	bx	lr
 8000b0c:	4252      	negs	r2, r2
 8000b0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b12:	f000 f821 	bl	8000b58 <__udivmoddi4>
 8000b16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b1e:	b004      	add	sp, #16
 8000b20:	4252      	negs	r2, r2
 8000b22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b26:	4770      	bx	lr

08000b28 <__aeabi_uldivmod>:
 8000b28:	b953      	cbnz	r3, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2a:	b94a      	cbnz	r2, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2c:	2900      	cmp	r1, #0
 8000b2e:	bf08      	it	eq
 8000b30:	2800      	cmpeq	r0, #0
 8000b32:	bf1c      	itt	ne
 8000b34:	f04f 31ff 	movne.w	r1, #4294967295
 8000b38:	f04f 30ff 	movne.w	r0, #4294967295
 8000b3c:	f000 b96e 	b.w	8000e1c <__aeabi_idiv0>
 8000b40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b48:	f000 f806 	bl	8000b58 <__udivmoddi4>
 8000b4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b54:	b004      	add	sp, #16
 8000b56:	4770      	bx	lr

08000b58 <__udivmoddi4>:
 8000b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b5c:	9e08      	ldr	r6, [sp, #32]
 8000b5e:	460d      	mov	r5, r1
 8000b60:	4604      	mov	r4, r0
 8000b62:	468e      	mov	lr, r1
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	f040 8083 	bne.w	8000c70 <__udivmoddi4+0x118>
 8000b6a:	428a      	cmp	r2, r1
 8000b6c:	4617      	mov	r7, r2
 8000b6e:	d947      	bls.n	8000c00 <__udivmoddi4+0xa8>
 8000b70:	fab2 f382 	clz	r3, r2
 8000b74:	b14b      	cbz	r3, 8000b8a <__udivmoddi4+0x32>
 8000b76:	f1c3 0120 	rsb	r1, r3, #32
 8000b7a:	fa05 fe03 	lsl.w	lr, r5, r3
 8000b7e:	fa20 f101 	lsr.w	r1, r0, r1
 8000b82:	409f      	lsls	r7, r3
 8000b84:	ea41 0e0e 	orr.w	lr, r1, lr
 8000b88:	409c      	lsls	r4, r3
 8000b8a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b8e:	fbbe fcf8 	udiv	ip, lr, r8
 8000b92:	fa1f f987 	uxth.w	r9, r7
 8000b96:	fb08 e21c 	mls	r2, r8, ip, lr
 8000b9a:	fb0c f009 	mul.w	r0, ip, r9
 8000b9e:	0c21      	lsrs	r1, r4, #16
 8000ba0:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000ba4:	4290      	cmp	r0, r2
 8000ba6:	d90a      	bls.n	8000bbe <__udivmoddi4+0x66>
 8000ba8:	18ba      	adds	r2, r7, r2
 8000baa:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000bae:	f080 8118 	bcs.w	8000de2 <__udivmoddi4+0x28a>
 8000bb2:	4290      	cmp	r0, r2
 8000bb4:	f240 8115 	bls.w	8000de2 <__udivmoddi4+0x28a>
 8000bb8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000bbc:	443a      	add	r2, r7
 8000bbe:	1a12      	subs	r2, r2, r0
 8000bc0:	fbb2 f0f8 	udiv	r0, r2, r8
 8000bc4:	fb08 2210 	mls	r2, r8, r0, r2
 8000bc8:	fb00 f109 	mul.w	r1, r0, r9
 8000bcc:	b2a4      	uxth	r4, r4
 8000bce:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000bd2:	42a1      	cmp	r1, r4
 8000bd4:	d909      	bls.n	8000bea <__udivmoddi4+0x92>
 8000bd6:	193c      	adds	r4, r7, r4
 8000bd8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bdc:	f080 8103 	bcs.w	8000de6 <__udivmoddi4+0x28e>
 8000be0:	42a1      	cmp	r1, r4
 8000be2:	f240 8100 	bls.w	8000de6 <__udivmoddi4+0x28e>
 8000be6:	3802      	subs	r0, #2
 8000be8:	443c      	add	r4, r7
 8000bea:	1a64      	subs	r4, r4, r1
 8000bec:	2100      	movs	r1, #0
 8000bee:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bf2:	b11e      	cbz	r6, 8000bfc <__udivmoddi4+0xa4>
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	40dc      	lsrs	r4, r3
 8000bf8:	e9c6 4200 	strd	r4, r2, [r6]
 8000bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c00:	b902      	cbnz	r2, 8000c04 <__udivmoddi4+0xac>
 8000c02:	deff      	udf	#255	; 0xff
 8000c04:	fab2 f382 	clz	r3, r2
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d14f      	bne.n	8000cac <__udivmoddi4+0x154>
 8000c0c:	1a8d      	subs	r5, r1, r2
 8000c0e:	2101      	movs	r1, #1
 8000c10:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000c14:	fa1f f882 	uxth.w	r8, r2
 8000c18:	fbb5 fcfe 	udiv	ip, r5, lr
 8000c1c:	fb0e 551c 	mls	r5, lr, ip, r5
 8000c20:	fb08 f00c 	mul.w	r0, r8, ip
 8000c24:	0c22      	lsrs	r2, r4, #16
 8000c26:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000c2a:	42a8      	cmp	r0, r5
 8000c2c:	d907      	bls.n	8000c3e <__udivmoddi4+0xe6>
 8000c2e:	197d      	adds	r5, r7, r5
 8000c30:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000c34:	d202      	bcs.n	8000c3c <__udivmoddi4+0xe4>
 8000c36:	42a8      	cmp	r0, r5
 8000c38:	f200 80e9 	bhi.w	8000e0e <__udivmoddi4+0x2b6>
 8000c3c:	4694      	mov	ip, r2
 8000c3e:	1a2d      	subs	r5, r5, r0
 8000c40:	fbb5 f0fe 	udiv	r0, r5, lr
 8000c44:	fb0e 5510 	mls	r5, lr, r0, r5
 8000c48:	fb08 f800 	mul.w	r8, r8, r0
 8000c4c:	b2a4      	uxth	r4, r4
 8000c4e:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c52:	45a0      	cmp	r8, r4
 8000c54:	d907      	bls.n	8000c66 <__udivmoddi4+0x10e>
 8000c56:	193c      	adds	r4, r7, r4
 8000c58:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5c:	d202      	bcs.n	8000c64 <__udivmoddi4+0x10c>
 8000c5e:	45a0      	cmp	r8, r4
 8000c60:	f200 80d9 	bhi.w	8000e16 <__udivmoddi4+0x2be>
 8000c64:	4610      	mov	r0, r2
 8000c66:	eba4 0408 	sub.w	r4, r4, r8
 8000c6a:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c6e:	e7c0      	b.n	8000bf2 <__udivmoddi4+0x9a>
 8000c70:	428b      	cmp	r3, r1
 8000c72:	d908      	bls.n	8000c86 <__udivmoddi4+0x12e>
 8000c74:	2e00      	cmp	r6, #0
 8000c76:	f000 80b1 	beq.w	8000ddc <__udivmoddi4+0x284>
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	e9c6 0500 	strd	r0, r5, [r6]
 8000c80:	4608      	mov	r0, r1
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	fab3 f183 	clz	r1, r3
 8000c8a:	2900      	cmp	r1, #0
 8000c8c:	d14b      	bne.n	8000d26 <__udivmoddi4+0x1ce>
 8000c8e:	42ab      	cmp	r3, r5
 8000c90:	d302      	bcc.n	8000c98 <__udivmoddi4+0x140>
 8000c92:	4282      	cmp	r2, r0
 8000c94:	f200 80b9 	bhi.w	8000e0a <__udivmoddi4+0x2b2>
 8000c98:	1a84      	subs	r4, r0, r2
 8000c9a:	eb65 0303 	sbc.w	r3, r5, r3
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	469e      	mov	lr, r3
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	d0aa      	beq.n	8000bfc <__udivmoddi4+0xa4>
 8000ca6:	e9c6 4e00 	strd	r4, lr, [r6]
 8000caa:	e7a7      	b.n	8000bfc <__udivmoddi4+0xa4>
 8000cac:	409f      	lsls	r7, r3
 8000cae:	f1c3 0220 	rsb	r2, r3, #32
 8000cb2:	40d1      	lsrs	r1, r2
 8000cb4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cb8:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cbc:	fa1f f887 	uxth.w	r8, r7
 8000cc0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc4:	fa24 f202 	lsr.w	r2, r4, r2
 8000cc8:	409d      	lsls	r5, r3
 8000cca:	fb00 fc08 	mul.w	ip, r0, r8
 8000cce:	432a      	orrs	r2, r5
 8000cd0:	0c15      	lsrs	r5, r2, #16
 8000cd2:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8000cd6:	45ac      	cmp	ip, r5
 8000cd8:	fa04 f403 	lsl.w	r4, r4, r3
 8000cdc:	d909      	bls.n	8000cf2 <__udivmoddi4+0x19a>
 8000cde:	197d      	adds	r5, r7, r5
 8000ce0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ce4:	f080 808f 	bcs.w	8000e06 <__udivmoddi4+0x2ae>
 8000ce8:	45ac      	cmp	ip, r5
 8000cea:	f240 808c 	bls.w	8000e06 <__udivmoddi4+0x2ae>
 8000cee:	3802      	subs	r0, #2
 8000cf0:	443d      	add	r5, r7
 8000cf2:	eba5 050c 	sub.w	r5, r5, ip
 8000cf6:	fbb5 f1fe 	udiv	r1, r5, lr
 8000cfa:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000cfe:	fb01 f908 	mul.w	r9, r1, r8
 8000d02:	b295      	uxth	r5, r2
 8000d04:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d08:	45a9      	cmp	r9, r5
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x1c4>
 8000d0c:	197d      	adds	r5, r7, r5
 8000d0e:	f101 32ff 	add.w	r2, r1, #4294967295
 8000d12:	d274      	bcs.n	8000dfe <__udivmoddi4+0x2a6>
 8000d14:	45a9      	cmp	r9, r5
 8000d16:	d972      	bls.n	8000dfe <__udivmoddi4+0x2a6>
 8000d18:	3902      	subs	r1, #2
 8000d1a:	443d      	add	r5, r7
 8000d1c:	eba5 0509 	sub.w	r5, r5, r9
 8000d20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d24:	e778      	b.n	8000c18 <__udivmoddi4+0xc0>
 8000d26:	f1c1 0720 	rsb	r7, r1, #32
 8000d2a:	408b      	lsls	r3, r1
 8000d2c:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d30:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d34:	fa25 f407 	lsr.w	r4, r5, r7
 8000d38:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d3c:	fbb4 f9fe 	udiv	r9, r4, lr
 8000d40:	fa1f f88c 	uxth.w	r8, ip
 8000d44:	fb0e 4419 	mls	r4, lr, r9, r4
 8000d48:	fa20 f307 	lsr.w	r3, r0, r7
 8000d4c:	fb09 fa08 	mul.w	sl, r9, r8
 8000d50:	408d      	lsls	r5, r1
 8000d52:	431d      	orrs	r5, r3
 8000d54:	0c2b      	lsrs	r3, r5, #16
 8000d56:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d5a:	45a2      	cmp	sl, r4
 8000d5c:	fa02 f201 	lsl.w	r2, r2, r1
 8000d60:	fa00 f301 	lsl.w	r3, r0, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0x222>
 8000d66:	eb1c 0404 	adds.w	r4, ip, r4
 8000d6a:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d6e:	d248      	bcs.n	8000e02 <__udivmoddi4+0x2aa>
 8000d70:	45a2      	cmp	sl, r4
 8000d72:	d946      	bls.n	8000e02 <__udivmoddi4+0x2aa>
 8000d74:	f1a9 0902 	sub.w	r9, r9, #2
 8000d78:	4464      	add	r4, ip
 8000d7a:	eba4 040a 	sub.w	r4, r4, sl
 8000d7e:	fbb4 f0fe 	udiv	r0, r4, lr
 8000d82:	fb0e 4410 	mls	r4, lr, r0, r4
 8000d86:	fb00 fa08 	mul.w	sl, r0, r8
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d90:	45a2      	cmp	sl, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x24e>
 8000d94:	eb1c 0404 	adds.w	r4, ip, r4
 8000d98:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d9c:	d22d      	bcs.n	8000dfa <__udivmoddi4+0x2a2>
 8000d9e:	45a2      	cmp	sl, r4
 8000da0:	d92b      	bls.n	8000dfa <__udivmoddi4+0x2a2>
 8000da2:	3802      	subs	r0, #2
 8000da4:	4464      	add	r4, ip
 8000da6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000daa:	fba0 8902 	umull	r8, r9, r0, r2
 8000dae:	eba4 040a 	sub.w	r4, r4, sl
 8000db2:	454c      	cmp	r4, r9
 8000db4:	46c6      	mov	lr, r8
 8000db6:	464d      	mov	r5, r9
 8000db8:	d319      	bcc.n	8000dee <__udivmoddi4+0x296>
 8000dba:	d016      	beq.n	8000dea <__udivmoddi4+0x292>
 8000dbc:	b15e      	cbz	r6, 8000dd6 <__udivmoddi4+0x27e>
 8000dbe:	ebb3 020e 	subs.w	r2, r3, lr
 8000dc2:	eb64 0405 	sbc.w	r4, r4, r5
 8000dc6:	fa04 f707 	lsl.w	r7, r4, r7
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c6 7400 	strd	r7, r4, [r6]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ddc:	4631      	mov	r1, r6
 8000dde:	4630      	mov	r0, r6
 8000de0:	e70c      	b.n	8000bfc <__udivmoddi4+0xa4>
 8000de2:	468c      	mov	ip, r1
 8000de4:	e6eb      	b.n	8000bbe <__udivmoddi4+0x66>
 8000de6:	4610      	mov	r0, r2
 8000de8:	e6ff      	b.n	8000bea <__udivmoddi4+0x92>
 8000dea:	4543      	cmp	r3, r8
 8000dec:	d2e6      	bcs.n	8000dbc <__udivmoddi4+0x264>
 8000dee:	ebb8 0e02 	subs.w	lr, r8, r2
 8000df2:	eb69 050c 	sbc.w	r5, r9, ip
 8000df6:	3801      	subs	r0, #1
 8000df8:	e7e0      	b.n	8000dbc <__udivmoddi4+0x264>
 8000dfa:	4628      	mov	r0, r5
 8000dfc:	e7d3      	b.n	8000da6 <__udivmoddi4+0x24e>
 8000dfe:	4611      	mov	r1, r2
 8000e00:	e78c      	b.n	8000d1c <__udivmoddi4+0x1c4>
 8000e02:	4681      	mov	r9, r0
 8000e04:	e7b9      	b.n	8000d7a <__udivmoddi4+0x222>
 8000e06:	4608      	mov	r0, r1
 8000e08:	e773      	b.n	8000cf2 <__udivmoddi4+0x19a>
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e749      	b.n	8000ca2 <__udivmoddi4+0x14a>
 8000e0e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e12:	443d      	add	r5, r7
 8000e14:	e713      	b.n	8000c3e <__udivmoddi4+0xe6>
 8000e16:	3802      	subs	r0, #2
 8000e18:	443c      	add	r4, r7
 8000e1a:	e724      	b.n	8000c66 <__udivmoddi4+0x10e>

08000e1c <__aeabi_idiv0>:
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop

08000e20 <process_ms>:

static volatile uint32_t t = 0;


void process_ms(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
	if(t)
 8000e24:	4b06      	ldr	r3, [pc, #24]	; (8000e40 <process_ms+0x20>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d004      	beq.n	8000e36 <process_ms+0x16>
		t--;
 8000e2c:	4b04      	ldr	r3, [pc, #16]	; (8000e40 <process_ms+0x20>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	3b01      	subs	r3, #1
 8000e32:	4a03      	ldr	r2, [pc, #12]	; (8000e40 <process_ms+0x20>)
 8000e34:	6013      	str	r3, [r2, #0]
}
 8000e36:	bf00      	nop
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bc80      	pop	{r7}
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop
 8000e40:	20000a4c 	.word	0x20000a4c

08000e44 <getWater_level>:

bool_e getWater_level(uint8_t id_sensor, uint16_t * distance)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b084      	sub	sp, #16
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	6039      	str	r1, [r7, #0]
 8000e4e:	71fb      	strb	r3, [r7, #7]
	static uint32_t tlocal;
	uint16_t PERIOD_MEASURE = 100;
 8000e50:	2364      	movs	r3, #100	; 0x64
 8000e52:	817b      	strh	r3, [r7, #10]
			LAUNCH_MEASURE,
			WAIT_DURING_MEASURE,
			WAIT_BEFORE_NEXT_MEASURE
	}state_hcsr04;
	static state_hcsr04 state_capteur = LAUNCH_MEASURE;
	bool_e ret = FALSE;
 8000e54:	2300      	movs	r3, #0
 8000e56:	60fb      	str	r3, [r7, #12]

	switch(state_capteur){
 8000e58:	4b2e      	ldr	r3, [pc, #184]	; (8000f14 <getWater_level+0xd0>)
 8000e5a:	781b      	ldrb	r3, [r3, #0]
 8000e5c:	2b02      	cmp	r3, #2
 8000e5e:	d041      	beq.n	8000ee4 <getWater_level+0xa0>
 8000e60:	2b02      	cmp	r3, #2
 8000e62:	dc4c      	bgt.n	8000efe <getWater_level+0xba>
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d002      	beq.n	8000e6e <getWater_level+0x2a>
 8000e68:	2b01      	cmp	r3, #1
 8000e6a:	d00d      	beq.n	8000e88 <getWater_level+0x44>
			if(HAL_GetTick() > tlocal + PERIOD_MEASURE)
				state_capteur = LAUNCH_MEASURE;
			break;

		default:
			break;
 8000e6c:	e047      	b.n	8000efe <getWater_level+0xba>
			HCSR04_run_measure(id_sensor);
 8000e6e:	79fb      	ldrb	r3, [r7, #7]
 8000e70:	4618      	mov	r0, r3
 8000e72:	f000 fb47 	bl	8001504 <HCSR04_run_measure>
			tlocal = HAL_GetTick();
 8000e76:	f003 fbdf 	bl	8004638 <HAL_GetTick>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	4a26      	ldr	r2, [pc, #152]	; (8000f18 <getWater_level+0xd4>)
 8000e7e:	6013      	str	r3, [r2, #0]
			state_capteur = WAIT_DURING_MEASURE;
 8000e80:	4b24      	ldr	r3, [pc, #144]	; (8000f14 <getWater_level+0xd0>)
 8000e82:	2201      	movs	r2, #1
 8000e84:	701a      	strb	r2, [r3, #0]
			break;
 8000e86:	e03f      	b.n	8000f08 <getWater_level+0xc4>
			switch(HCSR04_get_value(id_sensor, distance))
 8000e88:	79fb      	ldrb	r3, [r7, #7]
 8000e8a:	6839      	ldr	r1, [r7, #0]
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f000 fd45 	bl	800191c <HCSR04_get_value>
 8000e92:	4603      	mov	r3, r0
 8000e94:	2b03      	cmp	r3, #3
 8000e96:	d834      	bhi.n	8000f02 <getWater_level+0xbe>
 8000e98:	a201      	add	r2, pc, #4	; (adr r2, 8000ea0 <getWater_level+0x5c>)
 8000e9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e9e:	bf00      	nop
 8000ea0:	08000eb1 	.word	0x08000eb1
 8000ea4:	08000ebd 	.word	0x08000ebd
 8000ea8:	08000ee1 	.word	0x08000ee1
 8000eac:	08000ecf 	.word	0x08000ecf
					ret = TRUE;
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	60fb      	str	r3, [r7, #12]
					state_capteur = WAIT_BEFORE_NEXT_MEASURE;
 8000eb4:	4b17      	ldr	r3, [pc, #92]	; (8000f14 <getWater_level+0xd0>)
 8000eb6:	2202      	movs	r2, #2
 8000eb8:	701a      	strb	r2, [r3, #0]
					break;
 8000eba:	e012      	b.n	8000ee2 <getWater_level+0x9e>
					printf("sensor %d - erreur ou mesure non lance\n", id_sensor);
 8000ebc:	79fb      	ldrb	r3, [r7, #7]
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	4816      	ldr	r0, [pc, #88]	; (8000f1c <getWater_level+0xd8>)
 8000ec2:	f005 fe39 	bl	8006b38 <printf>
					state_capteur = WAIT_BEFORE_NEXT_MEASURE;
 8000ec6:	4b13      	ldr	r3, [pc, #76]	; (8000f14 <getWater_level+0xd0>)
 8000ec8:	2202      	movs	r2, #2
 8000eca:	701a      	strb	r2, [r3, #0]
					break;
 8000ecc:	e009      	b.n	8000ee2 <getWater_level+0x9e>
					printf("sensor %d - timeout\n", id_sensor);
 8000ece:	79fb      	ldrb	r3, [r7, #7]
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	4813      	ldr	r0, [pc, #76]	; (8000f20 <getWater_level+0xdc>)
 8000ed4:	f005 fe30 	bl	8006b38 <printf>
					state_capteur = WAIT_BEFORE_NEXT_MEASURE;
 8000ed8:	4b0e      	ldr	r3, [pc, #56]	; (8000f14 <getWater_level+0xd0>)
 8000eda:	2202      	movs	r2, #2
 8000edc:	701a      	strb	r2, [r3, #0]
					break;
 8000ede:	e000      	b.n	8000ee2 <getWater_level+0x9e>
					break;
 8000ee0:	bf00      	nop
			break;
 8000ee2:	e00e      	b.n	8000f02 <getWater_level+0xbe>
			if(HAL_GetTick() > tlocal + PERIOD_MEASURE)
 8000ee4:	f003 fba8 	bl	8004638 <HAL_GetTick>
 8000ee8:	4601      	mov	r1, r0
 8000eea:	897a      	ldrh	r2, [r7, #10]
 8000eec:	4b0a      	ldr	r3, [pc, #40]	; (8000f18 <getWater_level+0xd4>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4413      	add	r3, r2
 8000ef2:	4299      	cmp	r1, r3
 8000ef4:	d907      	bls.n	8000f06 <getWater_level+0xc2>
				state_capteur = LAUNCH_MEASURE;
 8000ef6:	4b07      	ldr	r3, [pc, #28]	; (8000f14 <getWater_level+0xd0>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	701a      	strb	r2, [r3, #0]
			break;
 8000efc:	e003      	b.n	8000f06 <getWater_level+0xc2>
			break;
 8000efe:	bf00      	nop
 8000f00:	e002      	b.n	8000f08 <getWater_level+0xc4>
			break;
 8000f02:	bf00      	nop
 8000f04:	e000      	b.n	8000f08 <getWater_level+0xc4>
			break;
 8000f06:	bf00      	nop
	}

	return ret;
 8000f08:	68fb      	ldr	r3, [r7, #12]
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	3710      	adds	r7, #16
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	20000a50 	.word	0x20000a50
 8000f18:	20000a54 	.word	0x20000a54
 8000f1c:	0800c8c0 	.word	0x0800c8c0
 8000f20:	0800c8ec 	.word	0x0800c8ec

08000f24 <setElectrovanne>:



void setElectrovanne(electrovanne_t ev)
{
 8000f24:	b084      	sub	sp, #16
 8000f26:	b580      	push	{r7, lr}
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	f107 0c08 	add.w	ip, r7, #8
 8000f2e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	HAL_GPIO_WritePin(ev.GPIO, ev.PIN, ev.state);
 8000f32:	69fb      	ldr	r3, [r7, #28]
 8000f34:	8c39      	ldrh	r1, [r7, #32]
 8000f36:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f003 ffdb 	bl	8004ef6 <HAL_GPIO_WritePin>
}
 8000f40:	bf00      	nop
 8000f42:	46bd      	mov	sp, r7
 8000f44:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000f48:	b004      	add	sp, #16
 8000f4a:	4770      	bx	lr

08000f4c <main>:

int main(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	af00      	add	r7, sp, #0
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premire tape de la fonction main().
	HAL_Init();
 8000f50:	f003 fb1a 	bl	8004588 <HAL_Init>

	//Initialisation de l'UART2  la vitesse de 115200 bauds/secondes (92kbits/s) PA2 : Tx  | PA3 : Rx.
		//Attention, les pins PA2 et PA3 ne sont pas relies jusqu'au connecteur de la Nucleo.
		//Ces broches sont rediriges vers la sonde de dbogage, la liaison UART tant ensuite encapsule sur l'USB vers le PC de dveloppement.
	UART_init(UART2_ID,115200);
 8000f54:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000f58:	2001      	movs	r0, #1
 8000f5a:	f001 fef3 	bl	8002d44 <UART_init>

	//"Indique que les printf sortent vers le priphrique UART2."
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 8000f5e:	2201      	movs	r2, #1
 8000f60:	2101      	movs	r1, #1
 8000f62:	2001      	movs	r0, #1
 8000f64:	f001 fa8c 	bl	8002480 <SYS_set_std_usart>


	//On ajoute la fonction process_ms  la liste des fonctions appeles automatiquement chaque ms par la routine d'interruption du priphrique SYSTICK
	Systick_add_callback_function(&process_ms);
 8000f68:	4804      	ldr	r0, [pc, #16]	; (8000f7c <main+0x30>)
 8000f6a:	f002 fc81 	bl	8003870 <Systick_add_callback_function>


	TFT_Init();
 8000f6e:	f000 f887 	bl	8001080 <TFT_Init>

	while(1)	//boucle de tche de fond
	{
		HCSR04_process_main();
 8000f72:	f000 fbd3 	bl	800171c <HCSR04_process_main>
		state_machine();
 8000f76:	f000 f803 	bl	8000f80 <state_machine>
		HCSR04_process_main();
 8000f7a:	e7fa      	b.n	8000f72 <main+0x26>
 8000f7c:	08000e21 	.word	0x08000e21

08000f80 <state_machine>:
	}
}

static void state_machine(void)
{
 8000f80:	b590      	push	{r4, r7, lr}
 8000f82:	b085      	sub	sp, #20
 8000f84:	af04      	add	r7, sp, #16
		MODE_OFF
	}state_e;

	static state_e state = INIT;

	switch(state)
 8000f86:	4b37      	ldr	r3, [pc, #220]	; (8001064 <state_machine+0xe4>)
 8000f88:	781b      	ldrb	r3, [r3, #0]
 8000f8a:	2b05      	cmp	r3, #5
 8000f8c:	d866      	bhi.n	800105c <state_machine+0xdc>
 8000f8e:	a201      	add	r2, pc, #4	; (adr r2, 8000f94 <state_machine+0x14>)
 8000f90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f94:	08000fad 	.word	0x08000fad
 8000f98:	0800101d 	.word	0x0800101d
 8000f9c:	08001057 	.word	0x08001057
 8000fa0:	08001057 	.word	0x08001057
 8000fa4:	08001057 	.word	0x08001057
 8000fa8:	08001057 	.word	0x08001057
	{
		case INIT :

			// Ecran TFT
			TFT_Init();
 8000fac:	f000 f868 	bl	8001080 <TFT_Init>
			static uint8_t current_mode = 1;
			//static float temperature = 0.0;

			// HCSRO4
			static uint8_t id_sensor;
			HCSR04_add(&id_sensor, GPIOB, GPIO_PIN_6, GPIOB, GPIO_PIN_7);
 8000fb0:	2380      	movs	r3, #128	; 0x80
 8000fb2:	9300      	str	r3, [sp, #0]
 8000fb4:	4b2c      	ldr	r3, [pc, #176]	; (8001068 <state_machine+0xe8>)
 8000fb6:	2240      	movs	r2, #64	; 0x40
 8000fb8:	492b      	ldr	r1, [pc, #172]	; (8001068 <state_machine+0xe8>)
 8000fba:	482c      	ldr	r0, [pc, #176]	; (800106c <state_machine+0xec>)
 8000fbc:	f000 fa3a 	bl	8001434 <HCSR04_add>

			// Electrovannes
			BSP_GPIO_PinCfg(electrovanne_EC.GPIO, electrovanne_EC.PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8000fc0:	4b2b      	ldr	r3, [pc, #172]	; (8001070 <state_machine+0xf0>)
 8000fc2:	6958      	ldr	r0, [r3, #20]
 8000fc4:	4b2a      	ldr	r3, [pc, #168]	; (8001070 <state_machine+0xf0>)
 8000fc6:	8b1b      	ldrh	r3, [r3, #24]
 8000fc8:	4619      	mov	r1, r3
 8000fca:	2303      	movs	r3, #3
 8000fcc:	9300      	str	r3, [sp, #0]
 8000fce:	2300      	movs	r3, #0
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	f000 ff1f 	bl	8001e14 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(electrovanne_EP.GPIO, electrovanne_EP.PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8000fd6:	4b27      	ldr	r3, [pc, #156]	; (8001074 <state_machine+0xf4>)
 8000fd8:	6958      	ldr	r0, [r3, #20]
 8000fda:	4b26      	ldr	r3, [pc, #152]	; (8001074 <state_machine+0xf4>)
 8000fdc:	8b1b      	ldrh	r3, [r3, #24]
 8000fde:	4619      	mov	r1, r3
 8000fe0:	2303      	movs	r3, #3
 8000fe2:	9300      	str	r3, [sp, #0]
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	f000 ff14 	bl	8001e14 <BSP_GPIO_PinCfg>
			setElectrovanne(electrovanne_EC); // Vanne ouverte
 8000fec:	4b20      	ldr	r3, [pc, #128]	; (8001070 <state_machine+0xf0>)
 8000fee:	466c      	mov	r4, sp
 8000ff0:	f103 0210 	add.w	r2, r3, #16
 8000ff4:	ca07      	ldmia	r2, {r0, r1, r2}
 8000ff6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000ffa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ffc:	f7ff ff92 	bl	8000f24 <setElectrovanne>
			setElectrovanne(electrovanne_EP); // Vanne ferme
 8001000:	4b1c      	ldr	r3, [pc, #112]	; (8001074 <state_machine+0xf4>)
 8001002:	466c      	mov	r4, sp
 8001004:	f103 0210 	add.w	r2, r3, #16
 8001008:	ca07      	ldmia	r2, {r0, r1, r2}
 800100a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800100e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001010:	f7ff ff88 	bl	8000f24 <setElectrovanne>

			// Boutons


			// Changement d'tat
			state = ACCUEIL;
 8001014:	4b13      	ldr	r3, [pc, #76]	; (8001064 <state_machine+0xe4>)
 8001016:	2201      	movs	r2, #1
 8001018:	701a      	strb	r2, [r3, #0]
			break;
 800101a:	e01f      	b.n	800105c <state_machine+0xdc>

		case ACCUEIL :
			if(getWater_level(id_sensor, &water_level))
 800101c:	4b13      	ldr	r3, [pc, #76]	; (800106c <state_machine+0xec>)
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	4915      	ldr	r1, [pc, #84]	; (8001078 <state_machine+0xf8>)
 8001022:	4618      	mov	r0, r3
 8001024:	f7ff ff0e 	bl	8000e44 <getWater_level>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d015      	beq.n	800105a <state_machine+0xda>
			{
				TFT_Acceuil();
 800102e:	f000 f835 	bl	800109c <TFT_Acceuil>
				TFT_Mode_State(current_mode);
 8001032:	4b12      	ldr	r3, [pc, #72]	; (800107c <state_machine+0xfc>)
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	4618      	mov	r0, r3
 8001038:	f000 f964 	bl	8001304 <TFT_Mode_State>
				TFT_Update_capteurs(water_level, electrovanne_EC.state, electrovanne_EP.state);
 800103c:	4b0e      	ldr	r3, [pc, #56]	; (8001078 <state_machine+0xf8>)
 800103e:	881b      	ldrh	r3, [r3, #0]
 8001040:	4a0b      	ldr	r2, [pc, #44]	; (8001070 <state_machine+0xf0>)
 8001042:	7e91      	ldrb	r1, [r2, #26]
 8001044:	4a0b      	ldr	r2, [pc, #44]	; (8001074 <state_machine+0xf4>)
 8001046:	7e92      	ldrb	r2, [r2, #26]
 8001048:	4618      	mov	r0, r3
 800104a:	f000 f8bd 	bl	80011c8 <TFT_Update_capteurs>
				state = ACTUALISATION;
 800104e:	4b05      	ldr	r3, [pc, #20]	; (8001064 <state_machine+0xe4>)
 8001050:	2202      	movs	r2, #2
 8001052:	701a      	strb	r2, [r3, #0]
			}


			break;
 8001054:	e001      	b.n	800105a <state_machine+0xda>

		case ACTUALISATION :

			break;
 8001056:	bf00      	nop
 8001058:	e000      	b.n	800105c <state_machine+0xdc>
			break;
 800105a:	bf00      	nop
			break;
		case MODE_OFF:
			break;
	}

}
 800105c:	bf00      	nop
 800105e:	3704      	adds	r7, #4
 8001060:	46bd      	mov	sp, r7
 8001062:	bd90      	pop	{r4, r7, pc}
 8001064:	20000a58 	.word	0x20000a58
 8001068:	40010c00 	.word	0x40010c00
 800106c:	20000a59 	.word	0x20000a59
 8001070:	20000000 	.word	0x20000000
 8001074:	2000001c 	.word	0x2000001c
 8001078:	20000a5a 	.word	0x20000a5a
 800107c:	20000038 	.word	0x20000038

08001080 <TFT_Init>:
#include <stdio.h>



void TFT_Init(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
	ILI9341_Init();
 8001084:	f002 fc1e 	bl	80038c4 <ILI9341_Init>
	ILI9341_Rotate(ILI9341_Orientation_Landscape_2);
 8001088:	2003      	movs	r0, #3
 800108a:	f002 febf 	bl	8003e0c <ILI9341_Rotate>
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 800108e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001092:	f002 fe45 	bl	8003d20 <ILI9341_Fill>

}
 8001096:	bf00      	nop
 8001098:	bd80      	pop	{r7, pc}
	...

0800109c <TFT_Acceuil>:

void TFT_Acceuil()
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b084      	sub	sp, #16
 80010a0:	af04      	add	r7, sp, #16
	ILI9341_PutBigs(100, 20, "HYDRESEO", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE, 2, 2);
 80010a2:	2302      	movs	r3, #2
 80010a4:	9303      	str	r3, [sp, #12]
 80010a6:	2302      	movs	r3, #2
 80010a8:	9302      	str	r3, [sp, #8]
 80010aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010ae:	9301      	str	r3, [sp, #4]
 80010b0:	2300      	movs	r3, #0
 80010b2:	9300      	str	r3, [sp, #0]
 80010b4:	4b39      	ldr	r3, [pc, #228]	; (800119c <TFT_Acceuil+0x100>)
 80010b6:	4a3a      	ldr	r2, [pc, #232]	; (80011a0 <TFT_Acceuil+0x104>)
 80010b8:	2114      	movs	r1, #20
 80010ba:	2064      	movs	r0, #100	; 0x64
 80010bc:	f002 ff5c 	bl	8003f78 <ILI9341_PutBigs>

	ILI9341_DrawLine(0, 50, 400, 50, ILI9341_COLOR_BLACK);
 80010c0:	2300      	movs	r3, #0
 80010c2:	9300      	str	r3, [sp, #0]
 80010c4:	2332      	movs	r3, #50	; 0x32
 80010c6:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80010ca:	2132      	movs	r1, #50	; 0x32
 80010cc:	2000      	movs	r0, #0
 80010ce:	f003 f97b 	bl	80043c8 <ILI9341_DrawLine>

	ILI9341_Puts(30,60, "Mode actif :", &Font_11x18, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 80010d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010d6:	9301      	str	r3, [sp, #4]
 80010d8:	2300      	movs	r3, #0
 80010da:	9300      	str	r3, [sp, #0]
 80010dc:	4b31      	ldr	r3, [pc, #196]	; (80011a4 <TFT_Acceuil+0x108>)
 80010de:	4a32      	ldr	r2, [pc, #200]	; (80011a8 <TFT_Acceuil+0x10c>)
 80010e0:	213c      	movs	r1, #60	; 0x3c
 80010e2:	201e      	movs	r0, #30
 80010e4:	f002 fed4 	bl	8003e90 <ILI9341_Puts>
	ILI9341_Puts(30,90, " - Mode Auto", &Font_11x18, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 80010e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010ec:	9301      	str	r3, [sp, #4]
 80010ee:	2300      	movs	r3, #0
 80010f0:	9300      	str	r3, [sp, #0]
 80010f2:	4b2c      	ldr	r3, [pc, #176]	; (80011a4 <TFT_Acceuil+0x108>)
 80010f4:	4a2d      	ldr	r2, [pc, #180]	; (80011ac <TFT_Acceuil+0x110>)
 80010f6:	215a      	movs	r1, #90	; 0x5a
 80010f8:	201e      	movs	r0, #30
 80010fa:	f002 fec9 	bl	8003e90 <ILI9341_Puts>
	ILI9341_Puts(30,110, " - Mode Manuel", &Font_11x18, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 80010fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001102:	9301      	str	r3, [sp, #4]
 8001104:	2300      	movs	r3, #0
 8001106:	9300      	str	r3, [sp, #0]
 8001108:	4b26      	ldr	r3, [pc, #152]	; (80011a4 <TFT_Acceuil+0x108>)
 800110a:	4a29      	ldr	r2, [pc, #164]	; (80011b0 <TFT_Acceuil+0x114>)
 800110c:	216e      	movs	r1, #110	; 0x6e
 800110e:	201e      	movs	r0, #30
 8001110:	f002 febe 	bl	8003e90 <ILI9341_Puts>
	ILI9341_Puts(30,130, " - Mode Off", &Font_11x18, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001114:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001118:	9301      	str	r3, [sp, #4]
 800111a:	2300      	movs	r3, #0
 800111c:	9300      	str	r3, [sp, #0]
 800111e:	4b21      	ldr	r3, [pc, #132]	; (80011a4 <TFT_Acceuil+0x108>)
 8001120:	4a24      	ldr	r2, [pc, #144]	; (80011b4 <TFT_Acceuil+0x118>)
 8001122:	2182      	movs	r1, #130	; 0x82
 8001124:	201e      	movs	r0, #30
 8001126:	f002 feb3 	bl	8003e90 <ILI9341_Puts>

	ILI9341_DrawLine(0, 160, 400, 160, ILI9341_COLOR_BLACK);
 800112a:	2300      	movs	r3, #0
 800112c:	9300      	str	r3, [sp, #0]
 800112e:	23a0      	movs	r3, #160	; 0xa0
 8001130:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001134:	21a0      	movs	r1, #160	; 0xa0
 8001136:	2000      	movs	r0, #0
 8001138:	f003 f946 	bl	80043c8 <ILI9341_DrawLine>

	ILI9341_Puts(30,170, "Niveau de la cuve :", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 800113c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001140:	9301      	str	r3, [sp, #4]
 8001142:	2300      	movs	r3, #0
 8001144:	9300      	str	r3, [sp, #0]
 8001146:	4b15      	ldr	r3, [pc, #84]	; (800119c <TFT_Acceuil+0x100>)
 8001148:	4a1b      	ldr	r2, [pc, #108]	; (80011b8 <TFT_Acceuil+0x11c>)
 800114a:	21aa      	movs	r1, #170	; 0xaa
 800114c:	201e      	movs	r0, #30
 800114e:	f002 fe9f 	bl	8003e90 <ILI9341_Puts>
	ILI9341_Puts(30,185, "Electrovanne Cuve :", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001152:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001156:	9301      	str	r3, [sp, #4]
 8001158:	2300      	movs	r3, #0
 800115a:	9300      	str	r3, [sp, #0]
 800115c:	4b0f      	ldr	r3, [pc, #60]	; (800119c <TFT_Acceuil+0x100>)
 800115e:	4a17      	ldr	r2, [pc, #92]	; (80011bc <TFT_Acceuil+0x120>)
 8001160:	21b9      	movs	r1, #185	; 0xb9
 8001162:	201e      	movs	r0, #30
 8001164:	f002 fe94 	bl	8003e90 <ILI9341_Puts>
	ILI9341_Puts(30,200, "Electrovanne Eau Courante :", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001168:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800116c:	9301      	str	r3, [sp, #4]
 800116e:	2300      	movs	r3, #0
 8001170:	9300      	str	r3, [sp, #0]
 8001172:	4b0a      	ldr	r3, [pc, #40]	; (800119c <TFT_Acceuil+0x100>)
 8001174:	4a12      	ldr	r2, [pc, #72]	; (80011c0 <TFT_Acceuil+0x124>)
 8001176:	21c8      	movs	r1, #200	; 0xc8
 8001178:	201e      	movs	r0, #30
 800117a:	f002 fe89 	bl	8003e90 <ILI9341_Puts>
	ILI9341_Puts(30,215, "Temperature de l'eau :", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 800117e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001182:	9301      	str	r3, [sp, #4]
 8001184:	2300      	movs	r3, #0
 8001186:	9300      	str	r3, [sp, #0]
 8001188:	4b04      	ldr	r3, [pc, #16]	; (800119c <TFT_Acceuil+0x100>)
 800118a:	4a0e      	ldr	r2, [pc, #56]	; (80011c4 <TFT_Acceuil+0x128>)
 800118c:	21d7      	movs	r1, #215	; 0xd7
 800118e:	201e      	movs	r0, #30
 8001190:	f002 fe7e 	bl	8003e90 <ILI9341_Puts>

}
 8001194:	bf00      	nop
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	20000060 	.word	0x20000060
 80011a0:	0800c914 	.word	0x0800c914
 80011a4:	2000006c 	.word	0x2000006c
 80011a8:	0800c920 	.word	0x0800c920
 80011ac:	0800c930 	.word	0x0800c930
 80011b0:	0800c940 	.word	0x0800c940
 80011b4:	0800c950 	.word	0x0800c950
 80011b8:	0800c95c 	.word	0x0800c95c
 80011bc:	0800c970 	.word	0x0800c970
 80011c0:	0800c984 	.word	0x0800c984
 80011c4:	0800c9a0 	.word	0x0800c9a0

080011c8 <TFT_Update_capteurs>:

void TFT_Update_capteurs(uint16_t water_level, uint8_t EC_state, uint8_t EP_state){
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b0a8      	sub	sp, #160	; 0xa0
 80011cc:	af02      	add	r7, sp, #8
 80011ce:	4603      	mov	r3, r0
 80011d0:	80fb      	strh	r3, [r7, #6]
 80011d2:	460b      	mov	r3, r1
 80011d4:	717b      	strb	r3, [r7, #5]
 80011d6:	4613      	mov	r3, r2
 80011d8:	713b      	strb	r3, [r7, #4]

	char *etats[] = {"Ouverte", "Fermee"};
 80011da:	4a43      	ldr	r2, [pc, #268]	; (80012e8 <TFT_Update_capteurs+0x120>)
 80011dc:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80011e0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011e4:	e883 0003 	stmia.w	r3, {r0, r1}

	//Reint des valeurs pour les capteurs pour viter tout soucis d'affichage
	ILI9341_Puts(30,170, "                                              ", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 80011e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011ec:	9301      	str	r3, [sp, #4]
 80011ee:	2300      	movs	r3, #0
 80011f0:	9300      	str	r3, [sp, #0]
 80011f2:	4b3e      	ldr	r3, [pc, #248]	; (80012ec <TFT_Update_capteurs+0x124>)
 80011f4:	4a3e      	ldr	r2, [pc, #248]	; (80012f0 <TFT_Update_capteurs+0x128>)
 80011f6:	21aa      	movs	r1, #170	; 0xaa
 80011f8:	201e      	movs	r0, #30
 80011fa:	f002 fe49 	bl	8003e90 <ILI9341_Puts>
	ILI9341_Puts(30,185, "                                              ", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 80011fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001202:	9301      	str	r3, [sp, #4]
 8001204:	2300      	movs	r3, #0
 8001206:	9300      	str	r3, [sp, #0]
 8001208:	4b38      	ldr	r3, [pc, #224]	; (80012ec <TFT_Update_capteurs+0x124>)
 800120a:	4a39      	ldr	r2, [pc, #228]	; (80012f0 <TFT_Update_capteurs+0x128>)
 800120c:	21b9      	movs	r1, #185	; 0xb9
 800120e:	201e      	movs	r0, #30
 8001210:	f002 fe3e 	bl	8003e90 <ILI9341_Puts>
	ILI9341_Puts(30,200, "                                              ", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001214:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001218:	9301      	str	r3, [sp, #4]
 800121a:	2300      	movs	r3, #0
 800121c:	9300      	str	r3, [sp, #0]
 800121e:	4b33      	ldr	r3, [pc, #204]	; (80012ec <TFT_Update_capteurs+0x124>)
 8001220:	4a33      	ldr	r2, [pc, #204]	; (80012f0 <TFT_Update_capteurs+0x128>)
 8001222:	21c8      	movs	r1, #200	; 0xc8
 8001224:	201e      	movs	r0, #30
 8001226:	f002 fe33 	bl	8003e90 <ILI9341_Puts>
	ILI9341_Puts(30,215, "                                              ", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 800122a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800122e:	9301      	str	r3, [sp, #4]
 8001230:	2300      	movs	r3, #0
 8001232:	9300      	str	r3, [sp, #0]
 8001234:	4b2d      	ldr	r3, [pc, #180]	; (80012ec <TFT_Update_capteurs+0x124>)
 8001236:	4a2e      	ldr	r2, [pc, #184]	; (80012f0 <TFT_Update_capteurs+0x128>)
 8001238:	21d7      	movs	r1, #215	; 0xd7
 800123a:	201e      	movs	r0, #30
 800123c:	f002 fe28 	bl	8003e90 <ILI9341_Puts>
	char water_level_char[30];
	char EC_state_char[50];
	char EP_state_char[50];

	//sprintf(water_level_char, "%d", water_level);
	snprintf(water_level_char, sizeof(water_level_char), "Niveau de la cuve : %d", water_level);
 8001240:	88fb      	ldrh	r3, [r7, #6]
 8001242:	f107 0070 	add.w	r0, r7, #112	; 0x70
 8001246:	4a2b      	ldr	r2, [pc, #172]	; (80012f4 <TFT_Update_capteurs+0x12c>)
 8001248:	211e      	movs	r1, #30
 800124a:	f005 fd3f 	bl	8006ccc <snprintf>
	// SOUCIS : ECRITURE SUR 2/3/4 CHIFFRES SE CHAUVAUCHENT, SOIT METTRE DES 0 DEVANT POUR COMPLETER LES 4 CHIFFRES
	// SOIT METTRE DES ESPACES
	snprintf(EC_state_char, sizeof(EC_state_char), "Electrovanne Eau courante : %s", etats[EC_state]);
 800124e:	797b      	ldrb	r3, [r7, #5]
 8001250:	009b      	lsls	r3, r3, #2
 8001252:	f107 0298 	add.w	r2, r7, #152	; 0x98
 8001256:	4413      	add	r3, r2
 8001258:	f853 3c08 	ldr.w	r3, [r3, #-8]
 800125c:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 8001260:	4a25      	ldr	r2, [pc, #148]	; (80012f8 <TFT_Update_capteurs+0x130>)
 8001262:	2132      	movs	r1, #50	; 0x32
 8001264:	f005 fd32 	bl	8006ccc <snprintf>
	snprintf(EP_state_char, sizeof(EP_state_char), "Electrovanne Eau pluie : %s", etats[EP_state]);
 8001268:	793b      	ldrb	r3, [r7, #4]
 800126a:	009b      	lsls	r3, r3, #2
 800126c:	f107 0298 	add.w	r2, r7, #152	; 0x98
 8001270:	4413      	add	r3, r2
 8001272:	f853 3c08 	ldr.w	r3, [r3, #-8]
 8001276:	f107 0008 	add.w	r0, r7, #8
 800127a:	4a20      	ldr	r2, [pc, #128]	; (80012fc <TFT_Update_capteurs+0x134>)
 800127c:	2132      	movs	r1, #50	; 0x32
 800127e:	f005 fd25 	bl	8006ccc <snprintf>

	ILI9341_Puts(30,170, water_level_char, &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001282:	f107 0270 	add.w	r2, r7, #112	; 0x70
 8001286:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800128a:	9301      	str	r3, [sp, #4]
 800128c:	2300      	movs	r3, #0
 800128e:	9300      	str	r3, [sp, #0]
 8001290:	4b16      	ldr	r3, [pc, #88]	; (80012ec <TFT_Update_capteurs+0x124>)
 8001292:	21aa      	movs	r1, #170	; 0xaa
 8001294:	201e      	movs	r0, #30
 8001296:	f002 fdfb 	bl	8003e90 <ILI9341_Puts>
	ILI9341_Puts(30,185, EP_state_char, &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 800129a:	f107 0208 	add.w	r2, r7, #8
 800129e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012a2:	9301      	str	r3, [sp, #4]
 80012a4:	2300      	movs	r3, #0
 80012a6:	9300      	str	r3, [sp, #0]
 80012a8:	4b10      	ldr	r3, [pc, #64]	; (80012ec <TFT_Update_capteurs+0x124>)
 80012aa:	21b9      	movs	r1, #185	; 0xb9
 80012ac:	201e      	movs	r0, #30
 80012ae:	f002 fdef 	bl	8003e90 <ILI9341_Puts>
	ILI9341_Puts(30,200, EC_state_char, &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 80012b2:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80012b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012ba:	9301      	str	r3, [sp, #4]
 80012bc:	2300      	movs	r3, #0
 80012be:	9300      	str	r3, [sp, #0]
 80012c0:	4b0a      	ldr	r3, [pc, #40]	; (80012ec <TFT_Update_capteurs+0x124>)
 80012c2:	21c8      	movs	r1, #200	; 0xc8
 80012c4:	201e      	movs	r0, #30
 80012c6:	f002 fde3 	bl	8003e90 <ILI9341_Puts>
	ILI9341_Puts(30,215, "Temperature de l'eau : 20 C", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 80012ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012ce:	9301      	str	r3, [sp, #4]
 80012d0:	2300      	movs	r3, #0
 80012d2:	9300      	str	r3, [sp, #0]
 80012d4:	4b05      	ldr	r3, [pc, #20]	; (80012ec <TFT_Update_capteurs+0x124>)
 80012d6:	4a0a      	ldr	r2, [pc, #40]	; (8001300 <TFT_Update_capteurs+0x138>)
 80012d8:	21d7      	movs	r1, #215	; 0xd7
 80012da:	201e      	movs	r0, #30
 80012dc:	f002 fdd8 	bl	8003e90 <ILI9341_Puts>
}
 80012e0:	bf00      	nop
 80012e2:	3798      	adds	r7, #152	; 0x98
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	0800ca58 	.word	0x0800ca58
 80012ec:	20000060 	.word	0x20000060
 80012f0:	0800c9b8 	.word	0x0800c9b8
 80012f4:	0800c9e8 	.word	0x0800c9e8
 80012f8:	0800ca00 	.word	0x0800ca00
 80012fc:	0800ca20 	.word	0x0800ca20
 8001300:	0800ca3c 	.word	0x0800ca3c

08001304 <TFT_Mode_State>:

void TFT_Mode_State(uint8_t mode){
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af02      	add	r7, sp, #8
 800130a:	4603      	mov	r3, r0
 800130c:	71fb      	strb	r3, [r7, #7]
	// Rinit des couleurs et du texte
	ILI9341_Puts(30,60, "Mode actif :", &Font_11x18, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 800130e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001312:	9301      	str	r3, [sp, #4]
 8001314:	2300      	movs	r3, #0
 8001316:	9300      	str	r3, [sp, #0]
 8001318:	4b3e      	ldr	r3, [pc, #248]	; (8001414 <TFT_Mode_State+0x110>)
 800131a:	4a3f      	ldr	r2, [pc, #252]	; (8001418 <TFT_Mode_State+0x114>)
 800131c:	213c      	movs	r1, #60	; 0x3c
 800131e:	201e      	movs	r0, #30
 8001320:	f002 fdb6 	bl	8003e90 <ILI9341_Puts>
	ILI9341_Puts(30,90, " - Mode Auto", &Font_11x18, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001324:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001328:	9301      	str	r3, [sp, #4]
 800132a:	2300      	movs	r3, #0
 800132c:	9300      	str	r3, [sp, #0]
 800132e:	4b39      	ldr	r3, [pc, #228]	; (8001414 <TFT_Mode_State+0x110>)
 8001330:	4a3a      	ldr	r2, [pc, #232]	; (800141c <TFT_Mode_State+0x118>)
 8001332:	215a      	movs	r1, #90	; 0x5a
 8001334:	201e      	movs	r0, #30
 8001336:	f002 fdab 	bl	8003e90 <ILI9341_Puts>
	ILI9341_Puts(30,110, " - Mode Manuel", &Font_11x18, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 800133a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800133e:	9301      	str	r3, [sp, #4]
 8001340:	2300      	movs	r3, #0
 8001342:	9300      	str	r3, [sp, #0]
 8001344:	4b33      	ldr	r3, [pc, #204]	; (8001414 <TFT_Mode_State+0x110>)
 8001346:	4a36      	ldr	r2, [pc, #216]	; (8001420 <TFT_Mode_State+0x11c>)
 8001348:	216e      	movs	r1, #110	; 0x6e
 800134a:	201e      	movs	r0, #30
 800134c:	f002 fda0 	bl	8003e90 <ILI9341_Puts>
	ILI9341_Puts(30,130, " - Mode Off", &Font_11x18, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001350:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001354:	9301      	str	r3, [sp, #4]
 8001356:	2300      	movs	r3, #0
 8001358:	9300      	str	r3, [sp, #0]
 800135a:	4b2e      	ldr	r3, [pc, #184]	; (8001414 <TFT_Mode_State+0x110>)
 800135c:	4a31      	ldr	r2, [pc, #196]	; (8001424 <TFT_Mode_State+0x120>)
 800135e:	2182      	movs	r1, #130	; 0x82
 8001360:	201e      	movs	r0, #30
 8001362:	f002 fd95 	bl	8003e90 <ILI9341_Puts>

	switch (mode)
 8001366:	79fb      	ldrb	r3, [r7, #7]
 8001368:	2b03      	cmp	r3, #3
 800136a:	d036      	beq.n	80013da <TFT_Mode_State+0xd6>
 800136c:	2b03      	cmp	r3, #3
 800136e:	dc4c      	bgt.n	800140a <TFT_Mode_State+0x106>
 8001370:	2b01      	cmp	r3, #1
 8001372:	d002      	beq.n	800137a <TFT_Mode_State+0x76>
 8001374:	2b02      	cmp	r3, #2
 8001376:	d018      	beq.n	80013aa <TFT_Mode_State+0xa6>
		case 3:
			ILI9341_Puts(30,60, "Mode actif : Mode Off", &Font_11x18, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
			ILI9341_Puts(30,130, " - Mode Off", &Font_11x18, ILI9341_COLOR_WHITE, ILI9341_COLOR_GRAY);
			break;
	}
}
 8001378:	e047      	b.n	800140a <TFT_Mode_State+0x106>
			ILI9341_Puts(30,60, "Mode actif : Mode Auto", &Font_11x18, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 800137a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800137e:	9301      	str	r3, [sp, #4]
 8001380:	2300      	movs	r3, #0
 8001382:	9300      	str	r3, [sp, #0]
 8001384:	4b23      	ldr	r3, [pc, #140]	; (8001414 <TFT_Mode_State+0x110>)
 8001386:	4a28      	ldr	r2, [pc, #160]	; (8001428 <TFT_Mode_State+0x124>)
 8001388:	213c      	movs	r1, #60	; 0x3c
 800138a:	201e      	movs	r0, #30
 800138c:	f002 fd80 	bl	8003e90 <ILI9341_Puts>
			ILI9341_Puts(30,90, " - Mode Auto", &Font_11x18, ILI9341_COLOR_WHITE, ILI9341_COLOR_GRAY);
 8001390:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8001394:	9301      	str	r3, [sp, #4]
 8001396:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800139a:	9300      	str	r3, [sp, #0]
 800139c:	4b1d      	ldr	r3, [pc, #116]	; (8001414 <TFT_Mode_State+0x110>)
 800139e:	4a1f      	ldr	r2, [pc, #124]	; (800141c <TFT_Mode_State+0x118>)
 80013a0:	215a      	movs	r1, #90	; 0x5a
 80013a2:	201e      	movs	r0, #30
 80013a4:	f002 fd74 	bl	8003e90 <ILI9341_Puts>
			break;
 80013a8:	e02f      	b.n	800140a <TFT_Mode_State+0x106>
			ILI9341_Puts(30,60, "Mode actif : Mode Manuel", &Font_11x18, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 80013aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013ae:	9301      	str	r3, [sp, #4]
 80013b0:	2300      	movs	r3, #0
 80013b2:	9300      	str	r3, [sp, #0]
 80013b4:	4b17      	ldr	r3, [pc, #92]	; (8001414 <TFT_Mode_State+0x110>)
 80013b6:	4a1d      	ldr	r2, [pc, #116]	; (800142c <TFT_Mode_State+0x128>)
 80013b8:	213c      	movs	r1, #60	; 0x3c
 80013ba:	201e      	movs	r0, #30
 80013bc:	f002 fd68 	bl	8003e90 <ILI9341_Puts>
			ILI9341_Puts(30,110, " - Mode Manuel", &Font_11x18, ILI9341_COLOR_WHITE, ILI9341_COLOR_GRAY);
 80013c0:	f647 33ef 	movw	r3, #31727	; 0x7bef
 80013c4:	9301      	str	r3, [sp, #4]
 80013c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013ca:	9300      	str	r3, [sp, #0]
 80013cc:	4b11      	ldr	r3, [pc, #68]	; (8001414 <TFT_Mode_State+0x110>)
 80013ce:	4a14      	ldr	r2, [pc, #80]	; (8001420 <TFT_Mode_State+0x11c>)
 80013d0:	216e      	movs	r1, #110	; 0x6e
 80013d2:	201e      	movs	r0, #30
 80013d4:	f002 fd5c 	bl	8003e90 <ILI9341_Puts>
			break;
 80013d8:	e017      	b.n	800140a <TFT_Mode_State+0x106>
			ILI9341_Puts(30,60, "Mode actif : Mode Off", &Font_11x18, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 80013da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013de:	9301      	str	r3, [sp, #4]
 80013e0:	2300      	movs	r3, #0
 80013e2:	9300      	str	r3, [sp, #0]
 80013e4:	4b0b      	ldr	r3, [pc, #44]	; (8001414 <TFT_Mode_State+0x110>)
 80013e6:	4a12      	ldr	r2, [pc, #72]	; (8001430 <TFT_Mode_State+0x12c>)
 80013e8:	213c      	movs	r1, #60	; 0x3c
 80013ea:	201e      	movs	r0, #30
 80013ec:	f002 fd50 	bl	8003e90 <ILI9341_Puts>
			ILI9341_Puts(30,130, " - Mode Off", &Font_11x18, ILI9341_COLOR_WHITE, ILI9341_COLOR_GRAY);
 80013f0:	f647 33ef 	movw	r3, #31727	; 0x7bef
 80013f4:	9301      	str	r3, [sp, #4]
 80013f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013fa:	9300      	str	r3, [sp, #0]
 80013fc:	4b05      	ldr	r3, [pc, #20]	; (8001414 <TFT_Mode_State+0x110>)
 80013fe:	4a09      	ldr	r2, [pc, #36]	; (8001424 <TFT_Mode_State+0x120>)
 8001400:	2182      	movs	r1, #130	; 0x82
 8001402:	201e      	movs	r0, #30
 8001404:	f002 fd44 	bl	8003e90 <ILI9341_Puts>
			break;
 8001408:	bf00      	nop
}
 800140a:	bf00      	nop
 800140c:	3708      	adds	r7, #8
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	2000006c 	.word	0x2000006c
 8001418:	0800c920 	.word	0x0800c920
 800141c:	0800c930 	.word	0x0800c930
 8001420:	0800c940 	.word	0x0800c940
 8001424:	0800c950 	.word	0x0800c950
 8001428:	0800ca60 	.word	0x0800ca60
 800142c:	0800ca78 	.word	0x0800ca78
 8001430:	0800ca94 	.word	0x0800ca94

08001434 <HCSR04_add>:

/*
 * @pre	il ne peut pas y avoir plusieurs capteurs sur un mme numro de broche (par exemple PA0 et PB0 !)
 */
HAL_StatusTypeDef HCSR04_add(uint8_t * id, GPIO_TypeDef * TRIG_GPIO, uint16_t TRIG_PIN, GPIO_TypeDef * ECHO_GPIO, uint16_t ECHO_PIN)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b088      	sub	sp, #32
 8001438:	af02      	add	r7, sp, #8
 800143a:	60f8      	str	r0, [r7, #12]
 800143c:	60b9      	str	r1, [r7, #8]
 800143e:	603b      	str	r3, [r7, #0]
 8001440:	4613      	mov	r3, r2
 8001442:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef ret;
	ret = HAL_ERROR;
 8001444:	2301      	movs	r3, #1
 8001446:	75fb      	strb	r3, [r7, #23]
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 8001448:	2300      	movs	r3, #0
 800144a:	75bb      	strb	r3, [r7, #22]
 800144c:	e04c      	b.n	80014e8 <HCSR04_add+0xb4>
	{
		if(sensors[i].state == HCSR04_STATE_INEXISTANT)
 800144e:	7dbb      	ldrb	r3, [r7, #22]
 8001450:	4a29      	ldr	r2, [pc, #164]	; (80014f8 <HCSR04_add+0xc4>)
 8001452:	015b      	lsls	r3, r3, #5
 8001454:	4413      	add	r3, r2
 8001456:	330e      	adds	r3, #14
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d141      	bne.n	80014e2 <HCSR04_add+0xae>
		{
			//on a trouv une case libre.
			*id = i;
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	7dba      	ldrb	r2, [r7, #22]
 8001462:	701a      	strb	r2, [r3, #0]
			sensors[i].state = HCSR04_STATE_INITIALIZED;
 8001464:	7dbb      	ldrb	r3, [r7, #22]
 8001466:	4a24      	ldr	r2, [pc, #144]	; (80014f8 <HCSR04_add+0xc4>)
 8001468:	015b      	lsls	r3, r3, #5
 800146a:	4413      	add	r3, r2
 800146c:	330e      	adds	r3, #14
 800146e:	2201      	movs	r2, #1
 8001470:	701a      	strb	r2, [r3, #0]
			sensors[i].trig_gpio = TRIG_GPIO;
 8001472:	7dbb      	ldrb	r3, [r7, #22]
 8001474:	4a20      	ldr	r2, [pc, #128]	; (80014f8 <HCSR04_add+0xc4>)
 8001476:	015b      	lsls	r3, r3, #5
 8001478:	4413      	add	r3, r2
 800147a:	68ba      	ldr	r2, [r7, #8]
 800147c:	601a      	str	r2, [r3, #0]
			sensors[i].trig_pin = TRIG_PIN;
 800147e:	7dbb      	ldrb	r3, [r7, #22]
 8001480:	4a1d      	ldr	r2, [pc, #116]	; (80014f8 <HCSR04_add+0xc4>)
 8001482:	015b      	lsls	r3, r3, #5
 8001484:	4413      	add	r3, r2
 8001486:	3304      	adds	r3, #4
 8001488:	88fa      	ldrh	r2, [r7, #6]
 800148a:	801a      	strh	r2, [r3, #0]
			sensors[i].echo_gpio = ECHO_GPIO;
 800148c:	7dbb      	ldrb	r3, [r7, #22]
 800148e:	4a1a      	ldr	r2, [pc, #104]	; (80014f8 <HCSR04_add+0xc4>)
 8001490:	015b      	lsls	r3, r3, #5
 8001492:	4413      	add	r3, r2
 8001494:	3308      	adds	r3, #8
 8001496:	683a      	ldr	r2, [r7, #0]
 8001498:	601a      	str	r2, [r3, #0]
			sensors[i].echo_pin = ECHO_PIN;
 800149a:	7dbb      	ldrb	r3, [r7, #22]
 800149c:	4a16      	ldr	r2, [pc, #88]	; (80014f8 <HCSR04_add+0xc4>)
 800149e:	015b      	lsls	r3, r3, #5
 80014a0:	4413      	add	r3, r2
 80014a2:	330c      	adds	r3, #12
 80014a4:	8c3a      	ldrh	r2, [r7, #32]
 80014a6:	801a      	strh	r2, [r3, #0]
			BSP_GPIO_PinCfg(ECHO_GPIO, ECHO_PIN, GPIO_MODE_IT_RISING_FALLING, GPIO_PULLDOWN, GPIO_SPEED_FREQ_HIGH);
 80014a8:	8c39      	ldrh	r1, [r7, #32]
 80014aa:	2303      	movs	r3, #3
 80014ac:	9300      	str	r3, [sp, #0]
 80014ae:	2302      	movs	r3, #2
 80014b0:	4a12      	ldr	r2, [pc, #72]	; (80014fc <HCSR04_add+0xc8>)
 80014b2:	6838      	ldr	r0, [r7, #0]
 80014b4:	f000 fcae 	bl	8001e14 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(TRIG_GPIO, TRIG_PIN, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 80014b8:	88f9      	ldrh	r1, [r7, #6]
 80014ba:	2303      	movs	r3, #3
 80014bc:	9300      	str	r3, [sp, #0]
 80014be:	2300      	movs	r3, #0
 80014c0:	2201      	movs	r2, #1
 80014c2:	68b8      	ldr	r0, [r7, #8]
 80014c4:	f000 fca6 	bl	8001e14 <BSP_GPIO_PinCfg>
			EXTIT_set_callback(&HCSR04_callback, EXTI_gpiopin_to_pin_number(ECHO_PIN), TRUE);
 80014c8:	8c3b      	ldrh	r3, [r7, #32]
 80014ca:	4618      	mov	r0, r3
 80014cc:	f000 fb04 	bl	8001ad8 <EXTI_gpiopin_to_pin_number>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2201      	movs	r2, #1
 80014d4:	4619      	mov	r1, r3
 80014d6:	480a      	ldr	r0, [pc, #40]	; (8001500 <HCSR04_add+0xcc>)
 80014d8:	f000 fa96 	bl	8001a08 <EXTIT_set_callback>
			ret = HAL_OK;
 80014dc:	2300      	movs	r3, #0
 80014de:	75fb      	strb	r3, [r7, #23]
			break;
 80014e0:	e005      	b.n	80014ee <HCSR04_add+0xba>
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 80014e2:	7dbb      	ldrb	r3, [r7, #22]
 80014e4:	3301      	adds	r3, #1
 80014e6:	75bb      	strb	r3, [r7, #22]
 80014e8:	7dbb      	ldrb	r3, [r7, #22]
 80014ea:	2b04      	cmp	r3, #4
 80014ec:	d9af      	bls.n	800144e <HCSR04_add+0x1a>
		}
	}

	return ret;
 80014ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80014f0:	4618      	mov	r0, r3
 80014f2:	3718      	adds	r7, #24
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	20000a5c 	.word	0x20000a5c
 80014fc:	10310000 	.word	0x10310000
 8001500:	08001545 	.word	0x08001545

08001504 <HCSR04_run_measure>:

static bool_e timer_is_running = FALSE;

void HCSR04_run_measure(uint8_t id)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0
 800150a:	4603      	mov	r3, r0
 800150c:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 800150e:	79fb      	ldrb	r3, [r7, #7]
 8001510:	4a0a      	ldr	r2, [pc, #40]	; (800153c <HCSR04_run_measure+0x38>)
 8001512:	015b      	lsls	r3, r3, #5
 8001514:	4413      	add	r3, r2
 8001516:	330e      	adds	r3, #14
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d009      	beq.n	8001532 <HCSR04_run_measure+0x2e>
	{
		if(!timer_is_running)
 800151e:	4b08      	ldr	r3, [pc, #32]	; (8001540 <HCSR04_run_measure+0x3c>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d101      	bne.n	800152a <HCSR04_run_measure+0x26>
			HCSR04_RunTimerUs();
 8001526:	f000 f8e1 	bl	80016ec <HCSR04_RunTimerUs>
		HCSR04_trig(id);
 800152a:	79fb      	ldrb	r3, [r7, #7]
 800152c:	4618      	mov	r0, r3
 800152e:	f000 f881 	bl	8001634 <HCSR04_trig>
	}
}
 8001532:	bf00      	nop
 8001534:	3708      	adds	r7, #8
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	20000a5c 	.word	0x20000a5c
 8001540:	20000afc 	.word	0x20000afc

08001544 <HCSR04_callback>:

/*
 * @brief Fonction de callback devant tre appele uniquement par les routines d'interruptions.
 */
static void HCSR04_callback(uint16_t pin)
{
 8001544:	b590      	push	{r4, r7, lr}
 8001546:	b085      	sub	sp, #20
 8001548:	af00      	add	r7, sp, #0
 800154a:	4603      	mov	r3, r0
 800154c:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 800154e:	2300      	movs	r3, #0
 8001550:	73fb      	strb	r3, [r7, #15]
 8001552:	e063      	b.n	800161c <HCSR04_callback+0xd8>
	{
		if(sensors[i].echo_pin == pin)	//trouv !
 8001554:	7bfb      	ldrb	r3, [r7, #15]
 8001556:	4a36      	ldr	r2, [pc, #216]	; (8001630 <HCSR04_callback+0xec>)
 8001558:	015b      	lsls	r3, r3, #5
 800155a:	4413      	add	r3, r2
 800155c:	330c      	adds	r3, #12
 800155e:	881b      	ldrh	r3, [r3, #0]
 8001560:	88fa      	ldrh	r2, [r7, #6]
 8001562:	429a      	cmp	r2, r3
 8001564:	d157      	bne.n	8001616 <HCSR04_callback+0xd2>
		{
			if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_RISING)
 8001566:	7bfb      	ldrb	r3, [r7, #15]
 8001568:	4a31      	ldr	r2, [pc, #196]	; (8001630 <HCSR04_callback+0xec>)
 800156a:	015b      	lsls	r3, r3, #5
 800156c:	4413      	add	r3, r2
 800156e:	330e      	adds	r3, #14
 8001570:	781b      	ldrb	r3, [r3, #0]
 8001572:	2b03      	cmp	r3, #3
 8001574:	d123      	bne.n	80015be <HCSR04_callback+0x7a>
			{
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 1)
 8001576:	7bfb      	ldrb	r3, [r7, #15]
 8001578:	4a2d      	ldr	r2, [pc, #180]	; (8001630 <HCSR04_callback+0xec>)
 800157a:	015b      	lsls	r3, r3, #5
 800157c:	4413      	add	r3, r2
 800157e:	3308      	adds	r3, #8
 8001580:	681a      	ldr	r2, [r3, #0]
 8001582:	7bfb      	ldrb	r3, [r7, #15]
 8001584:	492a      	ldr	r1, [pc, #168]	; (8001630 <HCSR04_callback+0xec>)
 8001586:	015b      	lsls	r3, r3, #5
 8001588:	440b      	add	r3, r1
 800158a:	330c      	adds	r3, #12
 800158c:	881b      	ldrh	r3, [r3, #0]
 800158e:	4619      	mov	r1, r3
 8001590:	4610      	mov	r0, r2
 8001592:	f003 fc99 	bl	8004ec8 <HAL_GPIO_ReadPin>
 8001596:	4603      	mov	r3, r0
 8001598:	2b01      	cmp	r3, #1
 800159a:	d143      	bne.n	8001624 <HCSR04_callback+0xe0>
				{
					sensors[i].trising = HCSR04_ReadTimerUs();
 800159c:	7bfc      	ldrb	r4, [r7, #15]
 800159e:	f000 f89d 	bl	80016dc <HCSR04_ReadTimerUs>
 80015a2:	4602      	mov	r2, r0
 80015a4:	4922      	ldr	r1, [pc, #136]	; (8001630 <HCSR04_callback+0xec>)
 80015a6:	0163      	lsls	r3, r4, #5
 80015a8:	440b      	add	r3, r1
 80015aa:	3318      	adds	r3, #24
 80015ac:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_WAIT_ECHO_FALLING;
 80015ae:	7bfb      	ldrb	r3, [r7, #15]
 80015b0:	4a1f      	ldr	r2, [pc, #124]	; (8001630 <HCSR04_callback+0xec>)
 80015b2:	015b      	lsls	r3, r3, #5
 80015b4:	4413      	add	r3, r2
 80015b6:	330e      	adds	r3, #14
 80015b8:	2204      	movs	r2, #4
 80015ba:	701a      	strb	r2, [r3, #0]
				{
					sensors[i].tfalling = HCSR04_ReadTimerUs();
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
				}
			}
			break;
 80015bc:	e032      	b.n	8001624 <HCSR04_callback+0xe0>
			else if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_FALLING)
 80015be:	7bfb      	ldrb	r3, [r7, #15]
 80015c0:	4a1b      	ldr	r2, [pc, #108]	; (8001630 <HCSR04_callback+0xec>)
 80015c2:	015b      	lsls	r3, r3, #5
 80015c4:	4413      	add	r3, r2
 80015c6:	330e      	adds	r3, #14
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	2b04      	cmp	r3, #4
 80015cc:	d12a      	bne.n	8001624 <HCSR04_callback+0xe0>
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 0)
 80015ce:	7bfb      	ldrb	r3, [r7, #15]
 80015d0:	4a17      	ldr	r2, [pc, #92]	; (8001630 <HCSR04_callback+0xec>)
 80015d2:	015b      	lsls	r3, r3, #5
 80015d4:	4413      	add	r3, r2
 80015d6:	3308      	adds	r3, #8
 80015d8:	681a      	ldr	r2, [r3, #0]
 80015da:	7bfb      	ldrb	r3, [r7, #15]
 80015dc:	4914      	ldr	r1, [pc, #80]	; (8001630 <HCSR04_callback+0xec>)
 80015de:	015b      	lsls	r3, r3, #5
 80015e0:	440b      	add	r3, r1
 80015e2:	330c      	adds	r3, #12
 80015e4:	881b      	ldrh	r3, [r3, #0]
 80015e6:	4619      	mov	r1, r3
 80015e8:	4610      	mov	r0, r2
 80015ea:	f003 fc6d 	bl	8004ec8 <HAL_GPIO_ReadPin>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d117      	bne.n	8001624 <HCSR04_callback+0xe0>
					sensors[i].tfalling = HCSR04_ReadTimerUs();
 80015f4:	7bfc      	ldrb	r4, [r7, #15]
 80015f6:	f000 f871 	bl	80016dc <HCSR04_ReadTimerUs>
 80015fa:	4602      	mov	r2, r0
 80015fc:	490c      	ldr	r1, [pc, #48]	; (8001630 <HCSR04_callback+0xec>)
 80015fe:	0163      	lsls	r3, r4, #5
 8001600:	440b      	add	r3, r1
 8001602:	3314      	adds	r3, #20
 8001604:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
 8001606:	7bfb      	ldrb	r3, [r7, #15]
 8001608:	4a09      	ldr	r2, [pc, #36]	; (8001630 <HCSR04_callback+0xec>)
 800160a:	015b      	lsls	r3, r3, #5
 800160c:	4413      	add	r3, r2
 800160e:	330e      	adds	r3, #14
 8001610:	2205      	movs	r2, #5
 8001612:	701a      	strb	r2, [r3, #0]
			break;
 8001614:	e006      	b.n	8001624 <HCSR04_callback+0xe0>
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8001616:	7bfb      	ldrb	r3, [r7, #15]
 8001618:	3301      	adds	r3, #1
 800161a:	73fb      	strb	r3, [r7, #15]
 800161c:	7bfb      	ldrb	r3, [r7, #15]
 800161e:	2b04      	cmp	r3, #4
 8001620:	d998      	bls.n	8001554 <HCSR04_callback+0x10>
		}
	}
}
 8001622:	e000      	b.n	8001626 <HCSR04_callback+0xe2>
			break;
 8001624:	bf00      	nop
}
 8001626:	bf00      	nop
 8001628:	3714      	adds	r7, #20
 800162a:	46bd      	mov	sp, r7
 800162c:	bd90      	pop	{r4, r7, pc}
 800162e:	bf00      	nop
 8001630:	20000a5c 	.word	0x20000a5c

08001634 <HCSR04_trig>:



static void HCSR04_trig(uint8_t id)
{
 8001634:	b590      	push	{r4, r7, lr}
 8001636:	b085      	sub	sp, #20
 8001638:	af00      	add	r7, sp, #0
 800163a:	4603      	mov	r3, r0
 800163c:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 800163e:	79fb      	ldrb	r3, [r7, #7]
 8001640:	4a25      	ldr	r2, [pc, #148]	; (80016d8 <HCSR04_trig+0xa4>)
 8001642:	015b      	lsls	r3, r3, #5
 8001644:	4413      	add	r3, r2
 8001646:	330e      	adds	r3, #14
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d03f      	beq.n	80016ce <HCSR04_trig+0x9a>
	{
		uint32_t tlocal;
		sensors[id].state = HCSR04_STATE_TRIG;
 800164e:	79fb      	ldrb	r3, [r7, #7]
 8001650:	4a21      	ldr	r2, [pc, #132]	; (80016d8 <HCSR04_trig+0xa4>)
 8001652:	015b      	lsls	r3, r3, #5
 8001654:	4413      	add	r3, r2
 8001656:	330e      	adds	r3, #14
 8001658:	2202      	movs	r2, #2
 800165a:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 1);	//trig on
 800165c:	79fb      	ldrb	r3, [r7, #7]
 800165e:	4a1e      	ldr	r2, [pc, #120]	; (80016d8 <HCSR04_trig+0xa4>)
 8001660:	015b      	lsls	r3, r3, #5
 8001662:	4413      	add	r3, r2
 8001664:	6818      	ldr	r0, [r3, #0]
 8001666:	79fb      	ldrb	r3, [r7, #7]
 8001668:	4a1b      	ldr	r2, [pc, #108]	; (80016d8 <HCSR04_trig+0xa4>)
 800166a:	015b      	lsls	r3, r3, #5
 800166c:	4413      	add	r3, r2
 800166e:	3304      	adds	r3, #4
 8001670:	881b      	ldrh	r3, [r3, #0]
 8001672:	2201      	movs	r2, #1
 8001674:	4619      	mov	r1, r3
 8001676:	f003 fc3e 	bl	8004ef6 <HAL_GPIO_WritePin>
		tlocal = HCSR04_ReadTimerUs();
 800167a:	f000 f82f 	bl	80016dc <HCSR04_ReadTimerUs>
 800167e:	60f8      	str	r0, [r7, #12]
		while(HCSR04_ReadTimerUs() - tlocal < 10);	//dlai d'au moins 10us
 8001680:	bf00      	nop
 8001682:	f000 f82b 	bl	80016dc <HCSR04_ReadTimerUs>
 8001686:	4602      	mov	r2, r0
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	1ad3      	subs	r3, r2, r3
 800168c:	2b09      	cmp	r3, #9
 800168e:	d9f8      	bls.n	8001682 <HCSR04_trig+0x4e>
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 0);	//trig off
 8001690:	79fb      	ldrb	r3, [r7, #7]
 8001692:	4a11      	ldr	r2, [pc, #68]	; (80016d8 <HCSR04_trig+0xa4>)
 8001694:	015b      	lsls	r3, r3, #5
 8001696:	4413      	add	r3, r2
 8001698:	6818      	ldr	r0, [r3, #0]
 800169a:	79fb      	ldrb	r3, [r7, #7]
 800169c:	4a0e      	ldr	r2, [pc, #56]	; (80016d8 <HCSR04_trig+0xa4>)
 800169e:	015b      	lsls	r3, r3, #5
 80016a0:	4413      	add	r3, r2
 80016a2:	3304      	adds	r3, #4
 80016a4:	881b      	ldrh	r3, [r3, #0]
 80016a6:	2200      	movs	r2, #0
 80016a8:	4619      	mov	r1, r3
 80016aa:	f003 fc24 	bl	8004ef6 <HAL_GPIO_WritePin>
		sensors[id].state = HCSR04_STATE_WAIT_ECHO_RISING;
 80016ae:	79fb      	ldrb	r3, [r7, #7]
 80016b0:	4a09      	ldr	r2, [pc, #36]	; (80016d8 <HCSR04_trig+0xa4>)
 80016b2:	015b      	lsls	r3, r3, #5
 80016b4:	4413      	add	r3, r2
 80016b6:	330e      	adds	r3, #14
 80016b8:	2203      	movs	r2, #3
 80016ba:	701a      	strb	r2, [r3, #0]
		sensors[id].ttrig = HAL_GetTick();
 80016bc:	79fc      	ldrb	r4, [r7, #7]
 80016be:	f002 ffbb 	bl	8004638 <HAL_GetTick>
 80016c2:	4602      	mov	r2, r0
 80016c4:	4904      	ldr	r1, [pc, #16]	; (80016d8 <HCSR04_trig+0xa4>)
 80016c6:	0163      	lsls	r3, r4, #5
 80016c8:	440b      	add	r3, r1
 80016ca:	3310      	adds	r3, #16
 80016cc:	601a      	str	r2, [r3, #0]
	}
}
 80016ce:	bf00      	nop
 80016d0:	3714      	adds	r7, #20
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd90      	pop	{r4, r7, pc}
 80016d6:	bf00      	nop
 80016d8:	20000a5c 	.word	0x20000a5c

080016dc <HCSR04_ReadTimerUs>:

#define HCSR04_PERIOD_TIMER		(40000)				//on compte jusqu' 40000 * 2.5us = 100ms (soit 34m)
#define HCSR04_PRESCALER_TIMER	(64*10/4)			//on compte des [2.5us] Cette rsolution correspond  0.85mm

static uint32_t HCSR04_ReadTimerUs(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
	return TIMER_read(HCSR04_TIMER);
 80016e0:	2000      	movs	r0, #0
 80016e2:	f001 f9e9 	bl	8002ab8 <TIMER_read>
 80016e6:	4603      	mov	r3, r0
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	bd80      	pop	{r7, pc}

080016ec <HCSR04_RunTimerUs>:

static void HCSR04_RunTimerUs(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
	TIMER_run_us(HCSR04_TIMER, 10000, FALSE);
 80016f0:	2200      	movs	r2, #0
 80016f2:	f242 7110 	movw	r1, #10000	; 0x2710
 80016f6:	2000      	movs	r0, #0
 80016f8:	f001 f896 	bl	8002828 <TIMER_run_us>
	TIMER_set_prescaler(HCSR04_TIMER, HCSR04_PRESCALER_TIMER);
 80016fc:	21a0      	movs	r1, #160	; 0xa0
 80016fe:	2000      	movs	r0, #0
 8001700:	f001 fa10 	bl	8002b24 <TIMER_set_prescaler>
	TIMER_set_period(HCSR04_TIMER, HCSR04_PERIOD_TIMER);
 8001704:	f649 4140 	movw	r1, #40000	; 0x9c40
 8001708:	2000      	movs	r0, #0
 800170a:	f001 f9e9 	bl	8002ae0 <TIMER_set_period>
	timer_is_running = TRUE;
 800170e:	4b02      	ldr	r3, [pc, #8]	; (8001718 <HCSR04_RunTimerUs+0x2c>)
 8001710:	2201      	movs	r2, #1
 8001712:	601a      	str	r2, [r3, #0]
}
 8001714:	bf00      	nop
 8001716:	bd80      	pop	{r7, pc}
 8001718:	20000afc 	.word	0x20000afc

0800171c <HCSR04_process_main>:

void HCSR04_process_main(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8001722:	2300      	movs	r3, #0
 8001724:	71fb      	strb	r3, [r7, #7]
 8001726:	e04e      	b.n	80017c6 <HCSR04_process_main+0xaa>
	{
		switch(sensors[i].state)
 8001728:	79fb      	ldrb	r3, [r7, #7]
 800172a:	4a2b      	ldr	r2, [pc, #172]	; (80017d8 <HCSR04_process_main+0xbc>)
 800172c:	015b      	lsls	r3, r3, #5
 800172e:	4413      	add	r3, r2
 8001730:	330e      	adds	r3, #14
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	2b08      	cmp	r3, #8
 8001736:	d840      	bhi.n	80017ba <HCSR04_process_main+0x9e>
 8001738:	a201      	add	r2, pc, #4	; (adr r2, 8001740 <HCSR04_process_main+0x24>)
 800173a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800173e:	bf00      	nop
 8001740:	080017bb 	.word	0x080017bb
 8001744:	080017bb 	.word	0x080017bb
 8001748:	080017bb 	.word	0x080017bb
 800174c:	08001765 	.word	0x08001765
 8001750:	08001765 	.word	0x08001765
 8001754:	0800178d 	.word	0x0800178d
 8001758:	080017bb 	.word	0x080017bb
 800175c:	080017bb 	.word	0x080017bb
 8001760:	080017bb 	.word	0x080017bb
				//neven happen
				break;
			case HCSR04_STATE_WAIT_ECHO_RISING:	//no break;
			case HCSR04_STATE_WAIT_ECHO_FALLING:
				//on attend l'IT...
				if(HAL_GetTick() - sensors[i].ttrig > HSCR04_TIMEOUT)
 8001764:	f002 ff68 	bl	8004638 <HAL_GetTick>
 8001768:	4602      	mov	r2, r0
 800176a:	79fb      	ldrb	r3, [r7, #7]
 800176c:	491a      	ldr	r1, [pc, #104]	; (80017d8 <HCSR04_process_main+0xbc>)
 800176e:	015b      	lsls	r3, r3, #5
 8001770:	440b      	add	r3, r1
 8001772:	3310      	adds	r3, #16
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	1ad3      	subs	r3, r2, r3
 8001778:	2b96      	cmp	r3, #150	; 0x96
 800177a:	d920      	bls.n	80017be <HCSR04_process_main+0xa2>
				{
					sensors[i].state = HCSR04_STATE_TIMEOUT;
 800177c:	79fb      	ldrb	r3, [r7, #7]
 800177e:	4a16      	ldr	r2, [pc, #88]	; (80017d8 <HCSR04_process_main+0xbc>)
 8001780:	015b      	lsls	r3, r3, #5
 8001782:	4413      	add	r3, r2
 8001784:	330e      	adds	r3, #14
 8001786:	2206      	movs	r2, #6
 8001788:	701a      	strb	r2, [r3, #0]
				}
				break;
 800178a:	e018      	b.n	80017be <HCSR04_process_main+0xa2>
			case HCSR04_STATE_ECHO_RECEIVED:
				//on a correctement reu un echo
				//calcul de la distance...
				if(HCSR04_compute_distance(i) == HAL_OK)
 800178c:	79fb      	ldrb	r3, [r7, #7]
 800178e:	4618      	mov	r0, r3
 8001790:	f000 f824 	bl	80017dc <HCSR04_compute_distance>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d107      	bne.n	80017aa <HCSR04_process_main+0x8e>
					sensors[i].state = HCSR04_STATE_IDLE;
 800179a:	79fb      	ldrb	r3, [r7, #7]
 800179c:	4a0e      	ldr	r2, [pc, #56]	; (80017d8 <HCSR04_process_main+0xbc>)
 800179e:	015b      	lsls	r3, r3, #5
 80017a0:	4413      	add	r3, r2
 80017a2:	330e      	adds	r3, #14
 80017a4:	2208      	movs	r2, #8
 80017a6:	701a      	strb	r2, [r3, #0]
				else
					sensors[i].state = HCSR04_STATE_ERROR;
				break;
 80017a8:	e00a      	b.n	80017c0 <HCSR04_process_main+0xa4>
					sensors[i].state = HCSR04_STATE_ERROR;
 80017aa:	79fb      	ldrb	r3, [r7, #7]
 80017ac:	4a0a      	ldr	r2, [pc, #40]	; (80017d8 <HCSR04_process_main+0xbc>)
 80017ae:	015b      	lsls	r3, r3, #5
 80017b0:	4413      	add	r3, r2
 80017b2:	330e      	adds	r3, #14
 80017b4:	2207      	movs	r2, #7
 80017b6:	701a      	strb	r2, [r3, #0]
				break;
 80017b8:	e002      	b.n	80017c0 <HCSR04_process_main+0xa4>
				break;
			case HCSR04_STATE_IDLE:
				//rien  faire, on attend une demande de mesure via HCSR04_run_measure()
				break;
			default:
				break;
 80017ba:	bf00      	nop
 80017bc:	e000      	b.n	80017c0 <HCSR04_process_main+0xa4>
				break;
 80017be:	bf00      	nop
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 80017c0:	79fb      	ldrb	r3, [r7, #7]
 80017c2:	3301      	adds	r3, #1
 80017c4:	71fb      	strb	r3, [r7, #7]
 80017c6:	79fb      	ldrb	r3, [r7, #7]
 80017c8:	2b04      	cmp	r3, #4
 80017ca:	d9ad      	bls.n	8001728 <HCSR04_process_main+0xc>
		}
	}
}
 80017cc:	bf00      	nop
 80017ce:	bf00      	nop
 80017d0:	3708      	adds	r7, #8
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	20000a5c 	.word	0x20000a5c

080017dc <HCSR04_compute_distance>:

static HAL_StatusTypeDef HCSR04_compute_distance(uint8_t id)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b084      	sub	sp, #16
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	4603      	mov	r3, r0
 80017e4:	71fb      	strb	r3, [r7, #7]
	uint32_t distance;

	sensors[id].distance = (uint16_t)0;	//hypothse tant qu'on a pas une valeur correcte.
 80017e6:	79fb      	ldrb	r3, [r7, #7]
 80017e8:	4a48      	ldr	r2, [pc, #288]	; (800190c <HCSR04_compute_distance+0x130>)
 80017ea:	015b      	lsls	r3, r3, #5
 80017ec:	4413      	add	r3, r2
 80017ee:	331c      	adds	r3, #28
 80017f0:	2200      	movs	r2, #0
 80017f2:	801a      	strh	r2, [r3, #0]

	if(sensors[id].state != HCSR04_STATE_ECHO_RECEIVED)
 80017f4:	79fb      	ldrb	r3, [r7, #7]
 80017f6:	4a45      	ldr	r2, [pc, #276]	; (800190c <HCSR04_compute_distance+0x130>)
 80017f8:	015b      	lsls	r3, r3, #5
 80017fa:	4413      	add	r3, r2
 80017fc:	330e      	adds	r3, #14
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	2b05      	cmp	r3, #5
 8001802:	d001      	beq.n	8001808 <HCSR04_compute_distance+0x2c>
		return HAL_ERROR;
 8001804:	2301      	movs	r3, #1
 8001806:	e07d      	b.n	8001904 <HCSR04_compute_distance+0x128>

	if(sensors[id].tfalling < sensors[id].trising)
 8001808:	79fb      	ldrb	r3, [r7, #7]
 800180a:	4a40      	ldr	r2, [pc, #256]	; (800190c <HCSR04_compute_distance+0x130>)
 800180c:	015b      	lsls	r3, r3, #5
 800180e:	4413      	add	r3, r2
 8001810:	3314      	adds	r3, #20
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	79fb      	ldrb	r3, [r7, #7]
 8001816:	493d      	ldr	r1, [pc, #244]	; (800190c <HCSR04_compute_distance+0x130>)
 8001818:	015b      	lsls	r3, r3, #5
 800181a:	440b      	add	r3, r1
 800181c:	3318      	adds	r3, #24
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	429a      	cmp	r2, r3
 8001822:	d20e      	bcs.n	8001842 <HCSR04_compute_distance+0x66>
		sensors[id].tfalling += HCSR04_PERIOD_TIMER;
 8001824:	79fb      	ldrb	r3, [r7, #7]
 8001826:	4a39      	ldr	r2, [pc, #228]	; (800190c <HCSR04_compute_distance+0x130>)
 8001828:	015b      	lsls	r3, r3, #5
 800182a:	4413      	add	r3, r2
 800182c:	3314      	adds	r3, #20
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	79fa      	ldrb	r2, [r7, #7]
 8001832:	f503 431c 	add.w	r3, r3, #39936	; 0x9c00
 8001836:	3340      	adds	r3, #64	; 0x40
 8001838:	4934      	ldr	r1, [pc, #208]	; (800190c <HCSR04_compute_distance+0x130>)
 800183a:	0152      	lsls	r2, r2, #5
 800183c:	440a      	add	r2, r1
 800183e:	3214      	adds	r2, #20
 8001840:	6013      	str	r3, [r2, #0]

	if(sensors[id].tfalling < sensors[id].trising)
 8001842:	79fb      	ldrb	r3, [r7, #7]
 8001844:	4a31      	ldr	r2, [pc, #196]	; (800190c <HCSR04_compute_distance+0x130>)
 8001846:	015b      	lsls	r3, r3, #5
 8001848:	4413      	add	r3, r2
 800184a:	3314      	adds	r3, #20
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	79fb      	ldrb	r3, [r7, #7]
 8001850:	492e      	ldr	r1, [pc, #184]	; (800190c <HCSR04_compute_distance+0x130>)
 8001852:	015b      	lsls	r3, r3, #5
 8001854:	440b      	add	r3, r1
 8001856:	3318      	adds	r3, #24
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	429a      	cmp	r2, r3
 800185c:	d201      	bcs.n	8001862 <HCSR04_compute_distance+0x86>
		return HAL_ERROR;
 800185e:	2301      	movs	r3, #1
 8001860:	e050      	b.n	8001904 <HCSR04_compute_distance+0x128>

	distance = sensors[id].tfalling - sensors[id].trising;
 8001862:	79fb      	ldrb	r3, [r7, #7]
 8001864:	4a29      	ldr	r2, [pc, #164]	; (800190c <HCSR04_compute_distance+0x130>)
 8001866:	015b      	lsls	r3, r3, #5
 8001868:	4413      	add	r3, r2
 800186a:	3314      	adds	r3, #20
 800186c:	681a      	ldr	r2, [r3, #0]
 800186e:	79fb      	ldrb	r3, [r7, #7]
 8001870:	4926      	ldr	r1, [pc, #152]	; (800190c <HCSR04_compute_distance+0x130>)
 8001872:	015b      	lsls	r3, r3, #5
 8001874:	440b      	add	r3, r1
 8001876:	3318      	adds	r3, #24
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	60fb      	str	r3, [r7, #12]
	distance *=  HCSR04_PRESCALER_TIMER;	//distance est exprim ici en pulses de timer purs
 800187e:	68fa      	ldr	r2, [r7, #12]
 8001880:	4613      	mov	r3, r2
 8001882:	009b      	lsls	r3, r3, #2
 8001884:	4413      	add	r3, r2
 8001886:	015b      	lsls	r3, r3, #5
 8001888:	60fb      	str	r3, [r7, #12]

	uint32_t freq;
	if(HCSR04_TIMER == TIMER1_ID)
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 800188a:	f003 ff35 	bl	80056f8 <HAL_RCC_GetPCLK2Freq>
 800188e:	60b8      	str	r0, [r7, #8]
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 8001890:	4b1f      	ldr	r3, [pc, #124]	; (8001910 <HCSR04_compute_distance+0x134>)
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	0adb      	lsrs	r3, r3, #11
 8001896:	f003 0307 	and.w	r3, r3, #7
 800189a:	2b00      	cmp	r3, #0
 800189c:	d002      	beq.n	80018a4 <HCSR04_compute_distance+0xc8>
			freq *= 2;
 800189e:	68bb      	ldr	r3, [r7, #8]
 80018a0:	005b      	lsls	r3, r3, #1
 80018a2:	60bb      	str	r3, [r7, #8]
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
			freq *= 2;
	}
	freq /= 1000000;	//frquence exprime en MHz
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	4a1b      	ldr	r2, [pc, #108]	; (8001914 <HCSR04_compute_distance+0x138>)
 80018a8:	fba2 2303 	umull	r2, r3, r2, r3
 80018ac:	0c9b      	lsrs	r3, r3, #18
 80018ae:	60bb      	str	r3, [r7, #8]
	if(!freq)
 80018b0:	68bb      	ldr	r3, [r7, #8]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d101      	bne.n	80018ba <HCSR04_compute_distance+0xde>
		return HAL_ERROR;
 80018b6:	2301      	movs	r3, #1
 80018b8:	e024      	b.n	8001904 <HCSR04_compute_distance+0x128>

	distance /= freq;				//[us]
 80018ba:	68fa      	ldr	r2, [r7, #12]
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	fbb2 f3f3 	udiv	r3, r2, r3
 80018c2:	60fb      	str	r3, [r7, #12]
	distance *= US_SPEED_IN_AIR;	//[um]
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	f44f 72ac 	mov.w	r2, #344	; 0x158
 80018ca:	fb02 f303 	mul.w	r3, r2, r3
 80018ce:	60fb      	str	r3, [r7, #12]
	distance /= 1000;				//distance aller-retour [mm]
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	4a11      	ldr	r2, [pc, #68]	; (8001918 <HCSR04_compute_distance+0x13c>)
 80018d4:	fba2 2303 	umull	r2, r3, r2, r3
 80018d8:	099b      	lsrs	r3, r3, #6
 80018da:	60fb      	str	r3, [r7, #12]
	distance /= 2;					//distance aller simple [mm]
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	085b      	lsrs	r3, r3, #1
 80018e0:	60fb      	str	r3, [r7, #12]

	if(distance > 5000)//au del 5m, on considre que la distance n'a pas t acquise (ou bien est infinie)
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d901      	bls.n	80018f0 <HCSR04_compute_distance+0x114>
		distance = 0;
 80018ec:	2300      	movs	r3, #0
 80018ee:	60fb      	str	r3, [r7, #12]

	sensors[id].distance = (uint16_t)distance;
 80018f0:	79fb      	ldrb	r3, [r7, #7]
 80018f2:	68fa      	ldr	r2, [r7, #12]
 80018f4:	b291      	uxth	r1, r2
 80018f6:	4a05      	ldr	r2, [pc, #20]	; (800190c <HCSR04_compute_distance+0x130>)
 80018f8:	015b      	lsls	r3, r3, #5
 80018fa:	4413      	add	r3, r2
 80018fc:	331c      	adds	r3, #28
 80018fe:	460a      	mov	r2, r1
 8001900:	801a      	strh	r2, [r3, #0]

	return HAL_OK;
 8001902:	2300      	movs	r3, #0
}
 8001904:	4618      	mov	r0, r3
 8001906:	3710      	adds	r7, #16
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}
 800190c:	20000a5c 	.word	0x20000a5c
 8001910:	40021000 	.word	0x40021000
 8001914:	431bde83 	.word	0x431bde83
 8001918:	10624dd3 	.word	0x10624dd3

0800191c <HCSR04_get_value>:
 * @ret		HAL_OK si la mesure est disponible et fournie. HAL_ERROR sinon.
 * @pre		le capteur doit avoir t initialis pralablement
 * @pre		distance doit tre un pointeur non NULL
 */
HAL_StatusTypeDef HCSR04_get_value(uint8_t id, uint16_t * distance)
{
 800191c:	b480      	push	{r7}
 800191e:	b085      	sub	sp, #20
 8001920:	af00      	add	r7, sp, #0
 8001922:	4603      	mov	r3, r0
 8001924:	6039      	str	r1, [r7, #0]
 8001926:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef ret = HAL_BUSY;
 8001928:	2302      	movs	r3, #2
 800192a:	73fb      	strb	r3, [r7, #15]
	switch(sensors[id].state)
 800192c:	79fb      	ldrb	r3, [r7, #7]
 800192e:	4a1b      	ldr	r2, [pc, #108]	; (800199c <HCSR04_get_value+0x80>)
 8001930:	015b      	lsls	r3, r3, #5
 8001932:	4413      	add	r3, r2
 8001934:	330e      	adds	r3, #14
 8001936:	781b      	ldrb	r3, [r3, #0]
 8001938:	2b08      	cmp	r3, #8
 800193a:	d826      	bhi.n	800198a <HCSR04_get_value+0x6e>
 800193c:	a201      	add	r2, pc, #4	; (adr r2, 8001944 <HCSR04_get_value+0x28>)
 800193e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001942:	bf00      	nop
 8001944:	08001985 	.word	0x08001985
 8001948:	08001985 	.word	0x08001985
 800194c:	0800198b 	.word	0x0800198b
 8001950:	0800198b 	.word	0x0800198b
 8001954:	0800198b 	.word	0x0800198b
 8001958:	0800198b 	.word	0x0800198b
 800195c:	0800197f 	.word	0x0800197f
 8001960:	08001985 	.word	0x08001985
 8001964:	08001969 	.word	0x08001969
	{
		case HCSR04_STATE_IDLE:	//on a reu une distance
			*distance = sensors[id].distance;
 8001968:	79fb      	ldrb	r3, [r7, #7]
 800196a:	4a0c      	ldr	r2, [pc, #48]	; (800199c <HCSR04_get_value+0x80>)
 800196c:	015b      	lsls	r3, r3, #5
 800196e:	4413      	add	r3, r2
 8001970:	331c      	adds	r3, #28
 8001972:	881a      	ldrh	r2, [r3, #0]
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	801a      	strh	r2, [r3, #0]
			ret = HAL_OK;
 8001978:	2300      	movs	r3, #0
 800197a:	73fb      	strb	r3, [r7, #15]
			break;
 800197c:	e008      	b.n	8001990 <HCSR04_get_value+0x74>
		case HCSR04_STATE_TIMEOUT:
			ret = HAL_TIMEOUT;
 800197e:	2303      	movs	r3, #3
 8001980:	73fb      	strb	r3, [r7, #15]
			break;
 8001982:	e005      	b.n	8001990 <HCSR04_get_value+0x74>
		case HCSR04_STATE_INEXISTANT:	//no break;		//il est anormal de demander la valeur d'un capteur non initialis
		case HCSR04_STATE_INITIALIZED:	//no break;		//il est anormal de demander la valeur d'un capteur non lanc en mesure.
		case HCSR04_STATE_ERROR:	//erreur interne lors du calcul de distance
			ret = HAL_ERROR;
 8001984:	2301      	movs	r3, #1
 8001986:	73fb      	strb	r3, [r7, #15]
			break;
 8001988:	e002      	b.n	8001990 <HCSR04_get_value+0x74>
		default:
			ret = HAL_BUSY;	// tout les autres cas sont 'busy'
 800198a:	2302      	movs	r3, #2
 800198c:	73fb      	strb	r3, [r7, #15]
			break;
 800198e:	bf00      	nop
	}
	return ret;
 8001990:	7bfb      	ldrb	r3, [r7, #15]
}
 8001992:	4618      	mov	r0, r3
 8001994:	3714      	adds	r7, #20
 8001996:	46bd      	mov	sp, r7
 8001998:	bc80      	pop	{r7}
 800199a:	4770      	bx	lr
 800199c:	20000a5c 	.word	0x20000a5c

080019a0 <DMA1_Channel1_IRQHandler>:
* @brief  This function handles DMA interrupt request.
* @param  None
* @retval None
*/
void DMA1_Channel1_IRQHandler(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
	flag_new_sample_available = TRUE;
 80019a4:	4b07      	ldr	r3, [pc, #28]	; (80019c4 <DMA1_Channel1_IRQHandler+0x24>)
 80019a6:	2201      	movs	r2, #1
 80019a8:	601a      	str	r2, [r3, #0]
	HAL_DMA_IRQHandler(&hdma);
 80019aa:	4807      	ldr	r0, [pc, #28]	; (80019c8 <DMA1_Channel1_IRQHandler+0x28>)
 80019ac:	f003 f802 	bl	80049b4 <HAL_DMA_IRQHandler>
	if(callback_function)
 80019b0:	4b06      	ldr	r3, [pc, #24]	; (80019cc <DMA1_Channel1_IRQHandler+0x2c>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d002      	beq.n	80019be <DMA1_Channel1_IRQHandler+0x1e>
		callback_function();
 80019b8:	4b04      	ldr	r3, [pc, #16]	; (80019cc <DMA1_Channel1_IRQHandler+0x2c>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4798      	blx	r3
}
 80019be:	bf00      	nop
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	20000b48 	.word	0x20000b48
 80019c8:	20000b00 	.word	0x20000b00
 80019cc:	20000b44 	.word	0x20000b44

080019d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b083      	sub	sp, #12
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	4603      	mov	r3, r0
 80019d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	db0b      	blt.n	80019fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019e2:	79fb      	ldrb	r3, [r7, #7]
 80019e4:	f003 021f 	and.w	r2, r3, #31
 80019e8:	4906      	ldr	r1, [pc, #24]	; (8001a04 <__NVIC_EnableIRQ+0x34>)
 80019ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ee:	095b      	lsrs	r3, r3, #5
 80019f0:	2001      	movs	r0, #1
 80019f2:	fa00 f202 	lsl.w	r2, r0, r2
 80019f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80019fa:	bf00      	nop
 80019fc:	370c      	adds	r7, #12
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bc80      	pop	{r7}
 8001a02:	4770      	bx	lr
 8001a04:	e000e100 	.word	0xe000e100

08001a08 <EXTIT_set_callback>:

/*
 * @brief cette fonction permet de dclarer une fonction de callback, associe  un numro de broche.
 */
void EXTIT_set_callback(callback_extit_t fun, uint8_t pin_number, bool_e enable)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b084      	sub	sp, #16
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	60f8      	str	r0, [r7, #12]
 8001a10:	460b      	mov	r3, r1
 8001a12:	607a      	str	r2, [r7, #4]
 8001a14:	72fb      	strb	r3, [r7, #11]
	callbacks[pin_number] = fun;
 8001a16:	7afb      	ldrb	r3, [r7, #11]
 8001a18:	4907      	ldr	r1, [pc, #28]	; (8001a38 <EXTIT_set_callback+0x30>)
 8001a1a:	68fa      	ldr	r2, [r7, #12]
 8001a1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if(enable)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d003      	beq.n	8001a2e <EXTIT_set_callback+0x26>
		EXTIT_enable(pin_number);
 8001a26:	7afb      	ldrb	r3, [r7, #11]
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f000 f807 	bl	8001a3c <EXTIT_enable>
}
 8001a2e:	bf00      	nop
 8001a30:	3710      	adds	r7, #16
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	20000b4c 	.word	0x20000b4c

08001a3c <EXTIT_enable>:

/*
 * @brief cette fonction autorise les interruptions externes correspondant au numro de broche demand.
 */
void EXTIT_enable(uint8_t pin_number)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b082      	sub	sp, #8
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	4603      	mov	r3, r0
 8001a44:	71fb      	strb	r3, [r7, #7]
	if(pin_number < 16)
 8001a46:	79fb      	ldrb	r3, [r7, #7]
 8001a48:	2b0f      	cmp	r3, #15
 8001a4a:	d80c      	bhi.n	8001a66 <EXTIT_enable+0x2a>
		BIT_SET(enables, pin_number);
 8001a4c:	79fb      	ldrb	r3, [r7, #7]
 8001a4e:	2201      	movs	r2, #1
 8001a50:	fa02 f303 	lsl.w	r3, r2, r3
 8001a54:	b21a      	sxth	r2, r3
 8001a56:	4b1f      	ldr	r3, [pc, #124]	; (8001ad4 <EXTIT_enable+0x98>)
 8001a58:	881b      	ldrh	r3, [r3, #0]
 8001a5a:	b21b      	sxth	r3, r3
 8001a5c:	4313      	orrs	r3, r2
 8001a5e:	b21b      	sxth	r3, r3
 8001a60:	b29a      	uxth	r2, r3
 8001a62:	4b1c      	ldr	r3, [pc, #112]	; (8001ad4 <EXTIT_enable+0x98>)
 8001a64:	801a      	strh	r2, [r3, #0]
	switch(pin_number)
 8001a66:	79fb      	ldrb	r3, [r7, #7]
 8001a68:	2b04      	cmp	r3, #4
 8001a6a:	d821      	bhi.n	8001ab0 <EXTIT_enable+0x74>
 8001a6c:	a201      	add	r2, pc, #4	; (adr r2, 8001a74 <EXTIT_enable+0x38>)
 8001a6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a72:	bf00      	nop
 8001a74:	08001a89 	.word	0x08001a89
 8001a78:	08001a91 	.word	0x08001a91
 8001a7c:	08001a99 	.word	0x08001a99
 8001a80:	08001aa1 	.word	0x08001aa1
 8001a84:	08001aa9 	.word	0x08001aa9
	{
		case 0:	NVIC_EnableIRQ(EXTI0_IRQn);	break;
 8001a88:	2006      	movs	r0, #6
 8001a8a:	f7ff ffa1 	bl	80019d0 <__NVIC_EnableIRQ>
 8001a8e:	e01d      	b.n	8001acc <EXTIT_enable+0x90>
		case 1:	NVIC_EnableIRQ(EXTI1_IRQn);	break;
 8001a90:	2007      	movs	r0, #7
 8001a92:	f7ff ff9d 	bl	80019d0 <__NVIC_EnableIRQ>
 8001a96:	e019      	b.n	8001acc <EXTIT_enable+0x90>
		case 2:	NVIC_EnableIRQ(EXTI2_IRQn);	break;
 8001a98:	2008      	movs	r0, #8
 8001a9a:	f7ff ff99 	bl	80019d0 <__NVIC_EnableIRQ>
 8001a9e:	e015      	b.n	8001acc <EXTIT_enable+0x90>
		case 3:	NVIC_EnableIRQ(EXTI3_IRQn);	break;
 8001aa0:	2009      	movs	r0, #9
 8001aa2:	f7ff ff95 	bl	80019d0 <__NVIC_EnableIRQ>
 8001aa6:	e011      	b.n	8001acc <EXTIT_enable+0x90>
		case 4:	NVIC_EnableIRQ(EXTI4_IRQn);	break;
 8001aa8:	200a      	movs	r0, #10
 8001aaa:	f7ff ff91 	bl	80019d0 <__NVIC_EnableIRQ>
 8001aae:	e00d      	b.n	8001acc <EXTIT_enable+0x90>
		default:
			if(pin_number < 10)
 8001ab0:	79fb      	ldrb	r3, [r7, #7]
 8001ab2:	2b09      	cmp	r3, #9
 8001ab4:	d803      	bhi.n	8001abe <EXTIT_enable+0x82>
				NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001ab6:	2017      	movs	r0, #23
 8001ab8:	f7ff ff8a 	bl	80019d0 <__NVIC_EnableIRQ>
			else if(pin_number < 16)
				NVIC_EnableIRQ(EXTI15_10_IRQn);
			break;
 8001abc:	e005      	b.n	8001aca <EXTIT_enable+0x8e>
			else if(pin_number < 16)
 8001abe:	79fb      	ldrb	r3, [r7, #7]
 8001ac0:	2b0f      	cmp	r3, #15
 8001ac2:	d802      	bhi.n	8001aca <EXTIT_enable+0x8e>
				NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001ac4:	2028      	movs	r0, #40	; 0x28
 8001ac6:	f7ff ff83 	bl	80019d0 <__NVIC_EnableIRQ>
			break;
 8001aca:	bf00      	nop
	}
}
 8001acc:	bf00      	nop
 8001ace:	3708      	adds	r7, #8
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	20000b8c 	.word	0x20000b8c

08001ad8 <EXTI_gpiopin_to_pin_number>:
	}
}


uint8_t EXTI_gpiopin_to_pin_number(uint16_t GPIO_PIN_x)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b085      	sub	sp, #20
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	4603      	mov	r3, r0
 8001ae0:	80fb      	strh	r3, [r7, #6]
	uint8_t ret = -1;
 8001ae2:	23ff      	movs	r3, #255	; 0xff
 8001ae4:	73fb      	strb	r3, [r7, #15]
	switch(GPIO_PIN_x)
 8001ae6:	88fb      	ldrh	r3, [r7, #6]
 8001ae8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001aec:	f000 80b8 	beq.w	8001c60 <EXTI_gpiopin_to_pin_number+0x188>
 8001af0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001af4:	f300 80b7 	bgt.w	8001c66 <EXTI_gpiopin_to_pin_number+0x18e>
 8001af8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001afc:	f000 80ad 	beq.w	8001c5a <EXTI_gpiopin_to_pin_number+0x182>
 8001b00:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001b04:	f300 80af 	bgt.w	8001c66 <EXTI_gpiopin_to_pin_number+0x18e>
 8001b08:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001b0c:	f000 80a2 	beq.w	8001c54 <EXTI_gpiopin_to_pin_number+0x17c>
 8001b10:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001b14:	f300 80a7 	bgt.w	8001c66 <EXTI_gpiopin_to_pin_number+0x18e>
 8001b18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001b1c:	f000 8097 	beq.w	8001c4e <EXTI_gpiopin_to_pin_number+0x176>
 8001b20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001b24:	f300 809f 	bgt.w	8001c66 <EXTI_gpiopin_to_pin_number+0x18e>
 8001b28:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001b2c:	f000 808c 	beq.w	8001c48 <EXTI_gpiopin_to_pin_number+0x170>
 8001b30:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001b34:	f300 8097 	bgt.w	8001c66 <EXTI_gpiopin_to_pin_number+0x18e>
 8001b38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b3c:	f000 8081 	beq.w	8001c42 <EXTI_gpiopin_to_pin_number+0x16a>
 8001b40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b44:	f300 808f 	bgt.w	8001c66 <EXTI_gpiopin_to_pin_number+0x18e>
 8001b48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001b4c:	d076      	beq.n	8001c3c <EXTI_gpiopin_to_pin_number+0x164>
 8001b4e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001b52:	f300 8088 	bgt.w	8001c66 <EXTI_gpiopin_to_pin_number+0x18e>
 8001b56:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001b5a:	d06c      	beq.n	8001c36 <EXTI_gpiopin_to_pin_number+0x15e>
 8001b5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001b60:	f300 8081 	bgt.w	8001c66 <EXTI_gpiopin_to_pin_number+0x18e>
 8001b64:	2b80      	cmp	r3, #128	; 0x80
 8001b66:	d063      	beq.n	8001c30 <EXTI_gpiopin_to_pin_number+0x158>
 8001b68:	2b80      	cmp	r3, #128	; 0x80
 8001b6a:	dc7c      	bgt.n	8001c66 <EXTI_gpiopin_to_pin_number+0x18e>
 8001b6c:	2b20      	cmp	r3, #32
 8001b6e:	dc47      	bgt.n	8001c00 <EXTI_gpiopin_to_pin_number+0x128>
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	dd78      	ble.n	8001c66 <EXTI_gpiopin_to_pin_number+0x18e>
 8001b74:	3b01      	subs	r3, #1
 8001b76:	2b1f      	cmp	r3, #31
 8001b78:	d875      	bhi.n	8001c66 <EXTI_gpiopin_to_pin_number+0x18e>
 8001b7a:	a201      	add	r2, pc, #4	; (adr r2, 8001b80 <EXTI_gpiopin_to_pin_number+0xa8>)
 8001b7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b80:	08001c07 	.word	0x08001c07
 8001b84:	08001c0d 	.word	0x08001c0d
 8001b88:	08001c67 	.word	0x08001c67
 8001b8c:	08001c13 	.word	0x08001c13
 8001b90:	08001c67 	.word	0x08001c67
 8001b94:	08001c67 	.word	0x08001c67
 8001b98:	08001c67 	.word	0x08001c67
 8001b9c:	08001c19 	.word	0x08001c19
 8001ba0:	08001c67 	.word	0x08001c67
 8001ba4:	08001c67 	.word	0x08001c67
 8001ba8:	08001c67 	.word	0x08001c67
 8001bac:	08001c67 	.word	0x08001c67
 8001bb0:	08001c67 	.word	0x08001c67
 8001bb4:	08001c67 	.word	0x08001c67
 8001bb8:	08001c67 	.word	0x08001c67
 8001bbc:	08001c1f 	.word	0x08001c1f
 8001bc0:	08001c67 	.word	0x08001c67
 8001bc4:	08001c67 	.word	0x08001c67
 8001bc8:	08001c67 	.word	0x08001c67
 8001bcc:	08001c67 	.word	0x08001c67
 8001bd0:	08001c67 	.word	0x08001c67
 8001bd4:	08001c67 	.word	0x08001c67
 8001bd8:	08001c67 	.word	0x08001c67
 8001bdc:	08001c67 	.word	0x08001c67
 8001be0:	08001c67 	.word	0x08001c67
 8001be4:	08001c67 	.word	0x08001c67
 8001be8:	08001c67 	.word	0x08001c67
 8001bec:	08001c67 	.word	0x08001c67
 8001bf0:	08001c67 	.word	0x08001c67
 8001bf4:	08001c67 	.word	0x08001c67
 8001bf8:	08001c67 	.word	0x08001c67
 8001bfc:	08001c25 	.word	0x08001c25
 8001c00:	2b40      	cmp	r3, #64	; 0x40
 8001c02:	d012      	beq.n	8001c2a <EXTI_gpiopin_to_pin_number+0x152>
		case GPIO_PIN_12:	ret = 12;	break;
		case GPIO_PIN_13:	ret = 13;	break;
		case GPIO_PIN_14:	ret = 14;	break;
		case GPIO_PIN_15:	ret = 15;	break;
		default:
			break;
 8001c04:	e02f      	b.n	8001c66 <EXTI_gpiopin_to_pin_number+0x18e>
		case GPIO_PIN_0:	ret = 0;	break;
 8001c06:	2300      	movs	r3, #0
 8001c08:	73fb      	strb	r3, [r7, #15]
 8001c0a:	e02d      	b.n	8001c68 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_1:	ret = 1;	break;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	73fb      	strb	r3, [r7, #15]
 8001c10:	e02a      	b.n	8001c68 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_2:	ret = 2;	break;
 8001c12:	2302      	movs	r3, #2
 8001c14:	73fb      	strb	r3, [r7, #15]
 8001c16:	e027      	b.n	8001c68 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_3:	ret = 3;	break;
 8001c18:	2303      	movs	r3, #3
 8001c1a:	73fb      	strb	r3, [r7, #15]
 8001c1c:	e024      	b.n	8001c68 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_4:	ret = 4;	break;
 8001c1e:	2304      	movs	r3, #4
 8001c20:	73fb      	strb	r3, [r7, #15]
 8001c22:	e021      	b.n	8001c68 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_5:	ret = 5;	break;
 8001c24:	2305      	movs	r3, #5
 8001c26:	73fb      	strb	r3, [r7, #15]
 8001c28:	e01e      	b.n	8001c68 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_6:	ret = 6;	break;
 8001c2a:	2306      	movs	r3, #6
 8001c2c:	73fb      	strb	r3, [r7, #15]
 8001c2e:	e01b      	b.n	8001c68 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_7:	ret = 7;	break;
 8001c30:	2307      	movs	r3, #7
 8001c32:	73fb      	strb	r3, [r7, #15]
 8001c34:	e018      	b.n	8001c68 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_8:	ret = 8;	break;
 8001c36:	2308      	movs	r3, #8
 8001c38:	73fb      	strb	r3, [r7, #15]
 8001c3a:	e015      	b.n	8001c68 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_9:	ret = 9;	break;
 8001c3c:	2309      	movs	r3, #9
 8001c3e:	73fb      	strb	r3, [r7, #15]
 8001c40:	e012      	b.n	8001c68 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_10:	ret = 10;	break;
 8001c42:	230a      	movs	r3, #10
 8001c44:	73fb      	strb	r3, [r7, #15]
 8001c46:	e00f      	b.n	8001c68 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_11:	ret = 11;	break;
 8001c48:	230b      	movs	r3, #11
 8001c4a:	73fb      	strb	r3, [r7, #15]
 8001c4c:	e00c      	b.n	8001c68 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_12:	ret = 12;	break;
 8001c4e:	230c      	movs	r3, #12
 8001c50:	73fb      	strb	r3, [r7, #15]
 8001c52:	e009      	b.n	8001c68 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_13:	ret = 13;	break;
 8001c54:	230d      	movs	r3, #13
 8001c56:	73fb      	strb	r3, [r7, #15]
 8001c58:	e006      	b.n	8001c68 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_14:	ret = 14;	break;
 8001c5a:	230e      	movs	r3, #14
 8001c5c:	73fb      	strb	r3, [r7, #15]
 8001c5e:	e003      	b.n	8001c68 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_15:	ret = 15;	break;
 8001c60:	230f      	movs	r3, #15
 8001c62:	73fb      	strb	r3, [r7, #15]
 8001c64:	e000      	b.n	8001c68 <EXTI_gpiopin_to_pin_number+0x190>
			break;
 8001c66:	bf00      	nop
	}
	return ret;
 8001c68:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	3714      	adds	r7, #20
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bc80      	pop	{r7}
 8001c72:	4770      	bx	lr

08001c74 <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b084      	sub	sp, #16
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 8001c7e:	79fb      	ldrb	r3, [r7, #7]
 8001c80:	2201      	movs	r2, #1
 8001c82:	fa02 f303 	lsl.w	r3, r2, r3
 8001c86:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 8001c88:	4b10      	ldr	r3, [pc, #64]	; (8001ccc <EXTI_call+0x58>)
 8001c8a:	695a      	ldr	r2, [r3, #20]
 8001c8c:	89fb      	ldrh	r3, [r7, #14]
 8001c8e:	4013      	ands	r3, r2
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d016      	beq.n	8001cc2 <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 8001c94:	4a0d      	ldr	r2, [pc, #52]	; (8001ccc <EXTI_call+0x58>)
 8001c96:	89fb      	ldrh	r3, [r7, #14]
 8001c98:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 8001c9a:	4b0d      	ldr	r3, [pc, #52]	; (8001cd0 <EXTI_call+0x5c>)
 8001c9c:	881a      	ldrh	r2, [r3, #0]
 8001c9e:	89fb      	ldrh	r3, [r7, #14]
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	b29b      	uxth	r3, r3
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d00c      	beq.n	8001cc2 <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 8001ca8:	79fb      	ldrb	r3, [r7, #7]
 8001caa:	4a0a      	ldr	r2, [pc, #40]	; (8001cd4 <EXTI_call+0x60>)
 8001cac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d006      	beq.n	8001cc2 <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 8001cb4:	79fb      	ldrb	r3, [r7, #7]
 8001cb6:	4a07      	ldr	r2, [pc, #28]	; (8001cd4 <EXTI_call+0x60>)
 8001cb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cbc:	89fa      	ldrh	r2, [r7, #14]
 8001cbe:	4610      	mov	r0, r2
 8001cc0:	4798      	blx	r3
		}
	}
}
 8001cc2:	bf00      	nop
 8001cc4:	3710      	adds	r7, #16
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	40010400 	.word	0x40010400
 8001cd0:	20000b8c 	.word	0x20000b8c
 8001cd4:	20000b4c 	.word	0x20000b4c

08001cd8 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
	EXTI_call(0);
 8001cdc:	2000      	movs	r0, #0
 8001cde:	f7ff ffc9 	bl	8001c74 <EXTI_call>
}
 8001ce2:	bf00      	nop
 8001ce4:	bd80      	pop	{r7, pc}

08001ce6 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8001ce6:	b580      	push	{r7, lr}
 8001ce8:	af00      	add	r7, sp, #0
	EXTI_call(1);
 8001cea:	2001      	movs	r0, #1
 8001cec:	f7ff ffc2 	bl	8001c74 <EXTI_call>
}
 8001cf0:	bf00      	nop
 8001cf2:	bd80      	pop	{r7, pc}

08001cf4 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
	EXTI_call(2);
 8001cf8:	2002      	movs	r0, #2
 8001cfa:	f7ff ffbb 	bl	8001c74 <EXTI_call>
}
 8001cfe:	bf00      	nop
 8001d00:	bd80      	pop	{r7, pc}

08001d02 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8001d02:	b580      	push	{r7, lr}
 8001d04:	af00      	add	r7, sp, #0
	EXTI_call(3);
 8001d06:	2003      	movs	r0, #3
 8001d08:	f7ff ffb4 	bl	8001c74 <EXTI_call>
}
 8001d0c:	bf00      	nop
 8001d0e:	bd80      	pop	{r7, pc}

08001d10 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
	EXTI_call(4);
 8001d14:	2004      	movs	r0, #4
 8001d16:	f7ff ffad 	bl	8001c74 <EXTI_call>
}
 8001d1a:	bf00      	nop
 8001d1c:	bd80      	pop	{r7, pc}

08001d1e <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 8001d1e:	b580      	push	{r7, lr}
 8001d20:	af00      	add	r7, sp, #0
	EXTI_call(5);
 8001d22:	2005      	movs	r0, #5
 8001d24:	f7ff ffa6 	bl	8001c74 <EXTI_call>
	EXTI_call(6);
 8001d28:	2006      	movs	r0, #6
 8001d2a:	f7ff ffa3 	bl	8001c74 <EXTI_call>
	EXTI_call(7);
 8001d2e:	2007      	movs	r0, #7
 8001d30:	f7ff ffa0 	bl	8001c74 <EXTI_call>
	EXTI_call(8);
 8001d34:	2008      	movs	r0, #8
 8001d36:	f7ff ff9d 	bl	8001c74 <EXTI_call>
	EXTI_call(9);
 8001d3a:	2009      	movs	r0, #9
 8001d3c:	f7ff ff9a 	bl	8001c74 <EXTI_call>
}
 8001d40:	bf00      	nop
 8001d42:	bd80      	pop	{r7, pc}

08001d44 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	af00      	add	r7, sp, #0
	EXTI_call(10);
 8001d48:	200a      	movs	r0, #10
 8001d4a:	f7ff ff93 	bl	8001c74 <EXTI_call>
	EXTI_call(11);
 8001d4e:	200b      	movs	r0, #11
 8001d50:	f7ff ff90 	bl	8001c74 <EXTI_call>
	EXTI_call(12);
 8001d54:	200c      	movs	r0, #12
 8001d56:	f7ff ff8d 	bl	8001c74 <EXTI_call>
	EXTI_call(13);
 8001d5a:	200d      	movs	r0, #13
 8001d5c:	f7ff ff8a 	bl	8001c74 <EXTI_call>
	EXTI_call(14);
 8001d60:	200e      	movs	r0, #14
 8001d62:	f7ff ff87 	bl	8001c74 <EXTI_call>
	EXTI_call(15);
 8001d66:	200f      	movs	r0, #15
 8001d68:	f7ff ff84 	bl	8001c74 <EXTI_call>
}
 8001d6c:	bf00      	nop
 8001d6e:	bd80      	pop	{r7, pc}

08001d70 <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b087      	sub	sp, #28
 8001d74:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 8001d76:	4b26      	ldr	r3, [pc, #152]	; (8001e10 <BSP_GPIO_Enable+0xa0>)
 8001d78:	699b      	ldr	r3, [r3, #24]
 8001d7a:	4a25      	ldr	r2, [pc, #148]	; (8001e10 <BSP_GPIO_Enable+0xa0>)
 8001d7c:	f043 0304 	orr.w	r3, r3, #4
 8001d80:	6193      	str	r3, [r2, #24]
 8001d82:	4b23      	ldr	r3, [pc, #140]	; (8001e10 <BSP_GPIO_Enable+0xa0>)
 8001d84:	699b      	ldr	r3, [r3, #24]
 8001d86:	f003 0304 	and.w	r3, r3, #4
 8001d8a:	617b      	str	r3, [r7, #20]
 8001d8c:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001d8e:	4b20      	ldr	r3, [pc, #128]	; (8001e10 <BSP_GPIO_Enable+0xa0>)
 8001d90:	699b      	ldr	r3, [r3, #24]
 8001d92:	4a1f      	ldr	r2, [pc, #124]	; (8001e10 <BSP_GPIO_Enable+0xa0>)
 8001d94:	f043 0308 	orr.w	r3, r3, #8
 8001d98:	6193      	str	r3, [r2, #24]
 8001d9a:	4b1d      	ldr	r3, [pc, #116]	; (8001e10 <BSP_GPIO_Enable+0xa0>)
 8001d9c:	699b      	ldr	r3, [r3, #24]
 8001d9e:	f003 0308 	and.w	r3, r3, #8
 8001da2:	613b      	str	r3, [r7, #16]
 8001da4:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001da6:	4b1a      	ldr	r3, [pc, #104]	; (8001e10 <BSP_GPIO_Enable+0xa0>)
 8001da8:	699b      	ldr	r3, [r3, #24]
 8001daa:	4a19      	ldr	r2, [pc, #100]	; (8001e10 <BSP_GPIO_Enable+0xa0>)
 8001dac:	f043 0310 	orr.w	r3, r3, #16
 8001db0:	6193      	str	r3, [r2, #24]
 8001db2:	4b17      	ldr	r3, [pc, #92]	; (8001e10 <BSP_GPIO_Enable+0xa0>)
 8001db4:	699b      	ldr	r3, [r3, #24]
 8001db6:	f003 0310 	and.w	r3, r3, #16
 8001dba:	60fb      	str	r3, [r7, #12]
 8001dbc:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001dbe:	4b14      	ldr	r3, [pc, #80]	; (8001e10 <BSP_GPIO_Enable+0xa0>)
 8001dc0:	699b      	ldr	r3, [r3, #24]
 8001dc2:	4a13      	ldr	r2, [pc, #76]	; (8001e10 <BSP_GPIO_Enable+0xa0>)
 8001dc4:	f043 0320 	orr.w	r3, r3, #32
 8001dc8:	6193      	str	r3, [r2, #24]
 8001dca:	4b11      	ldr	r3, [pc, #68]	; (8001e10 <BSP_GPIO_Enable+0xa0>)
 8001dcc:	699b      	ldr	r3, [r3, #24]
 8001dce:	f003 0320 	and.w	r3, r3, #32
 8001dd2:	60bb      	str	r3, [r7, #8]
 8001dd4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001dd6:	4b0e      	ldr	r3, [pc, #56]	; (8001e10 <BSP_GPIO_Enable+0xa0>)
 8001dd8:	699b      	ldr	r3, [r3, #24]
 8001dda:	4a0d      	ldr	r2, [pc, #52]	; (8001e10 <BSP_GPIO_Enable+0xa0>)
 8001ddc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001de0:	6193      	str	r3, [r2, #24]
 8001de2:	4b0b      	ldr	r3, [pc, #44]	; (8001e10 <BSP_GPIO_Enable+0xa0>)
 8001de4:	699b      	ldr	r3, [r3, #24]
 8001de6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dea:	607b      	str	r3, [r7, #4]
 8001dec:	687b      	ldr	r3, [r7, #4]

	__HAL_RCC_AFIO_CLK_ENABLE();
 8001dee:	4b08      	ldr	r3, [pc, #32]	; (8001e10 <BSP_GPIO_Enable+0xa0>)
 8001df0:	699b      	ldr	r3, [r3, #24]
 8001df2:	4a07      	ldr	r2, [pc, #28]	; (8001e10 <BSP_GPIO_Enable+0xa0>)
 8001df4:	f043 0301 	orr.w	r3, r3, #1
 8001df8:	6193      	str	r3, [r2, #24]
 8001dfa:	4b05      	ldr	r3, [pc, #20]	; (8001e10 <BSP_GPIO_Enable+0xa0>)
 8001dfc:	699b      	ldr	r3, [r3, #24]
 8001dfe:	f003 0301 	and.w	r3, r3, #1
 8001e02:	603b      	str	r3, [r7, #0]
 8001e04:	683b      	ldr	r3, [r7, #0]
#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarque si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, ractivez ceci... mais viter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui ncessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
#endif
}
 8001e06:	bf00      	nop
 8001e08:	371c      	adds	r7, #28
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bc80      	pop	{r7}
 8001e0e:	4770      	bx	lr
 8001e10:	40021000 	.word	0x40021000

08001e14 <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b088      	sub	sp, #32
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	60f8      	str	r0, [r7, #12]
 8001e1c:	60b9      	str	r1, [r7, #8]
 8001e1e:	607a      	str	r2, [r7, #4]
 8001e20:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 8001e22:	68bb      	ldr	r3, [r7, #8]
 8001e24:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 8001e2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e30:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 8001e32:	f107 0310 	add.w	r3, r7, #16
 8001e36:	4619      	mov	r1, r3
 8001e38:	68f8      	ldr	r0, [r7, #12]
 8001e3a:	f002 fec1 	bl	8004bc0 <HAL_GPIO_Init>
}
 8001e3e:	bf00      	nop
 8001e40:	3720      	adds	r7, #32
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
	...

08001e48 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001e4c:	f3bf 8f4f 	dsb	sy
}
 8001e50:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001e52:	4b06      	ldr	r3, [pc, #24]	; (8001e6c <__NVIC_SystemReset+0x24>)
 8001e54:	68db      	ldr	r3, [r3, #12]
 8001e56:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001e5a:	4904      	ldr	r1, [pc, #16]	; (8001e6c <__NVIC_SystemReset+0x24>)
 8001e5c:	4b04      	ldr	r3, [pc, #16]	; (8001e70 <__NVIC_SystemReset+0x28>)
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001e62:	f3bf 8f4f 	dsb	sy
}
 8001e66:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001e68:	bf00      	nop
 8001e6a:	e7fd      	b.n	8001e68 <__NVIC_SystemReset+0x20>
 8001e6c:	e000ed00 	.word	0xe000ed00
 8001e70:	05fa0004 	.word	0x05fa0004

08001e74 <SPI_Init>:
/*
 * @brief Initialise le bus SPI
 * @param SPIx indique le SPI utilis (SPI1 ou SPI2)
 */
void SPI_Init(SPI_TypeDef* SPIx)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b08a      	sub	sp, #40	; 0x28
 8001e78:	af02      	add	r7, sp, #8
 8001e7a:	6078      	str	r0, [r7, #4]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	4a80      	ldr	r2, [pc, #512]	; (8002080 <SPI_Init+0x20c>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d00a      	beq.n	8001e9a <SPI_Init+0x26>
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	4a7f      	ldr	r2, [pc, #508]	; (8002084 <SPI_Init+0x210>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d006      	beq.n	8001e9a <SPI_Init+0x26>
 8001e8c:	4a7e      	ldr	r2, [pc, #504]	; (8002088 <SPI_Init+0x214>)
 8001e8e:	211e      	movs	r1, #30
 8001e90:	487e      	ldr	r0, [pc, #504]	; (800208c <SPI_Init+0x218>)
 8001e92:	f004 fe51 	bl	8006b38 <printf>
 8001e96:	f7ff ffd7 	bl	8001e48 <__NVIC_SystemReset>

	// SPI_ID = SPI2_ID si SPI2 sinon SPI1_ID
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	4a79      	ldr	r2, [pc, #484]	; (8002084 <SPI_Init+0x210>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	bf0c      	ite	eq
 8001ea2:	2301      	moveq	r3, #1
 8001ea4:	2300      	movne	r3, #0
 8001ea6:	b2db      	uxtb	r3, r3
 8001ea8:	77fb      	strb	r3, [r7, #31]
	if(id == SPI1_ID)
 8001eaa:	7ffb      	ldrb	r3, [r7, #31]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d130      	bne.n	8001f12 <SPI_Init+0x9e>
	{
		//Enables the clocks and pin configuration
		__HAL_RCC_SPI1_CLK_ENABLE();
 8001eb0:	4b77      	ldr	r3, [pc, #476]	; (8002090 <SPI_Init+0x21c>)
 8001eb2:	699b      	ldr	r3, [r3, #24]
 8001eb4:	4a76      	ldr	r2, [pc, #472]	; (8002090 <SPI_Init+0x21c>)
 8001eb6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001eba:	6193      	str	r3, [r2, #24]
 8001ebc:	4b74      	ldr	r3, [pc, #464]	; (8002090 <SPI_Init+0x21c>)
 8001ebe:	699b      	ldr	r3, [r3, #24]
 8001ec0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ec4:	61bb      	str	r3, [r7, #24]
 8001ec6:	69bb      	ldr	r3, [r7, #24]

		#if SPI1_ON_PA5_PA6_PA7
			__HAL_RCC_GPIOA_CLK_ENABLE();
 8001ec8:	4b71      	ldr	r3, [pc, #452]	; (8002090 <SPI_Init+0x21c>)
 8001eca:	699b      	ldr	r3, [r3, #24]
 8001ecc:	4a70      	ldr	r2, [pc, #448]	; (8002090 <SPI_Init+0x21c>)
 8001ece:	f043 0304 	orr.w	r3, r3, #4
 8001ed2:	6193      	str	r3, [r2, #24]
 8001ed4:	4b6e      	ldr	r3, [pc, #440]	; (8002090 <SPI_Init+0x21c>)
 8001ed6:	699b      	ldr	r3, [r3, #24]
 8001ed8:	f003 0304 	and.w	r3, r3, #4
 8001edc:	617b      	str	r3, [r7, #20]
 8001ede:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001ee0:	2303      	movs	r3, #3
 8001ee2:	9300      	str	r3, [sp, #0]
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	2202      	movs	r2, #2
 8001ee8:	2120      	movs	r1, #32
 8001eea:	486a      	ldr	r0, [pc, #424]	; (8002094 <SPI_Init+0x220>)
 8001eec:	f7ff ff92 	bl	8001e14 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_6, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001ef0:	2303      	movs	r3, #3
 8001ef2:	9300      	str	r3, [sp, #0]
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	2140      	movs	r1, #64	; 0x40
 8001efa:	4866      	ldr	r0, [pc, #408]	; (8002094 <SPI_Init+0x220>)
 8001efc:	f7ff ff8a 	bl	8001e14 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001f00:	2303      	movs	r3, #3
 8001f02:	9300      	str	r3, [sp, #0]
 8001f04:	2301      	movs	r3, #1
 8001f06:	2202      	movs	r2, #2
 8001f08:	2180      	movs	r1, #128	; 0x80
 8001f0a:	4862      	ldr	r0, [pc, #392]	; (8002094 <SPI_Init+0x220>)
 8001f0c:	f7ff ff82 	bl	8001e14 <BSP_GPIO_PinCfg>
 8001f10:	e032      	b.n	8001f78 <SPI_Init+0x104>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
		#endif
	}
	else
	{
		__HAL_RCC_SPI2_CLK_ENABLE();
 8001f12:	4b5f      	ldr	r3, [pc, #380]	; (8002090 <SPI_Init+0x21c>)
 8001f14:	69db      	ldr	r3, [r3, #28]
 8001f16:	4a5e      	ldr	r2, [pc, #376]	; (8002090 <SPI_Init+0x21c>)
 8001f18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f1c:	61d3      	str	r3, [r2, #28]
 8001f1e:	4b5c      	ldr	r3, [pc, #368]	; (8002090 <SPI_Init+0x21c>)
 8001f20:	69db      	ldr	r3, [r3, #28]
 8001f22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f26:	613b      	str	r3, [r7, #16]
 8001f28:	693b      	ldr	r3, [r7, #16]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8001f2a:	4b59      	ldr	r3, [pc, #356]	; (8002090 <SPI_Init+0x21c>)
 8001f2c:	699b      	ldr	r3, [r3, #24]
 8001f2e:	4a58      	ldr	r2, [pc, #352]	; (8002090 <SPI_Init+0x21c>)
 8001f30:	f043 0308 	orr.w	r3, r3, #8
 8001f34:	6193      	str	r3, [r2, #24]
 8001f36:	4b56      	ldr	r3, [pc, #344]	; (8002090 <SPI_Init+0x21c>)
 8001f38:	699b      	ldr	r3, [r3, #24]
 8001f3a:	f003 0308 	and.w	r3, r3, #8
 8001f3e:	60fb      	str	r3, [r7, #12]
 8001f40:	68fb      	ldr	r3, [r7, #12]
		//SPI2 sur PB10 et PB11.
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_13, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001f42:	2303      	movs	r3, #3
 8001f44:	9300      	str	r3, [sp, #0]
 8001f46:	2301      	movs	r3, #1
 8001f48:	2202      	movs	r2, #2
 8001f4a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f4e:	4852      	ldr	r0, [pc, #328]	; (8002098 <SPI_Init+0x224>)
 8001f50:	f7ff ff60 	bl	8001e14 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_14, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001f54:	2303      	movs	r3, #3
 8001f56:	9300      	str	r3, [sp, #0]
 8001f58:	2301      	movs	r3, #1
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f60:	484d      	ldr	r0, [pc, #308]	; (8002098 <SPI_Init+0x224>)
 8001f62:	f7ff ff57 	bl	8001e14 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_15, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001f66:	2303      	movs	r3, #3
 8001f68:	9300      	str	r3, [sp, #0]
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	2202      	movs	r2, #2
 8001f6e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f72:	4849      	ldr	r0, [pc, #292]	; (8002098 <SPI_Init+0x224>)
 8001f74:	f7ff ff4e 	bl	8001e14 <BSP_GPIO_PinCfg>
	}
	//Configuration of the SPIx module
	hSPI[id].Instance = SPIx;
 8001f78:	7ffb      	ldrb	r3, [r7, #31]
 8001f7a:	4a48      	ldr	r2, [pc, #288]	; (800209c <SPI_Init+0x228>)
 8001f7c:	2158      	movs	r1, #88	; 0x58
 8001f7e:	fb01 f303 	mul.w	r3, r1, r3
 8001f82:	4413      	add	r3, r2
 8001f84:	687a      	ldr	r2, [r7, #4]
 8001f86:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001f88:	7ffb      	ldrb	r3, [r7, #31]
 8001f8a:	4a44      	ldr	r2, [pc, #272]	; (800209c <SPI_Init+0x228>)
 8001f8c:	2158      	movs	r1, #88	; 0x58
 8001f8e:	fb01 f303 	mul.w	r3, r1, r3
 8001f92:	4413      	add	r3, r2
 8001f94:	331c      	adds	r3, #28
 8001f96:	2210      	movs	r2, #16
 8001f98:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f9a:	7ffb      	ldrb	r3, [r7, #31]
 8001f9c:	4a3f      	ldr	r2, [pc, #252]	; (800209c <SPI_Init+0x228>)
 8001f9e:	2158      	movs	r1, #88	; 0x58
 8001fa0:	fb01 f303 	mul.w	r3, r1, r3
 8001fa4:	4413      	add	r3, r2
 8001fa6:	3314      	adds	r3, #20
 8001fa8:	2200      	movs	r2, #0
 8001faa:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPolarity = SPI_POLARITY_LOW;
 8001fac:	7ffb      	ldrb	r3, [r7, #31]
 8001fae:	4a3b      	ldr	r2, [pc, #236]	; (800209c <SPI_Init+0x228>)
 8001fb0:	2158      	movs	r1, #88	; 0x58
 8001fb2:	fb01 f303 	mul.w	r3, r1, r3
 8001fb6:	4413      	add	r3, r2
 8001fb8:	3310      	adds	r3, #16
 8001fba:	2200      	movs	r2, #0
 8001fbc:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001fbe:	7ffb      	ldrb	r3, [r7, #31]
 8001fc0:	4a36      	ldr	r2, [pc, #216]	; (800209c <SPI_Init+0x228>)
 8001fc2:	2158      	movs	r1, #88	; 0x58
 8001fc4:	fb01 f303 	mul.w	r3, r1, r3
 8001fc8:	4413      	add	r3, r2
 8001fca:	3328      	adds	r3, #40	; 0x28
 8001fcc:	2200      	movs	r2, #0
 8001fce:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCPolynomial = 0;
 8001fd0:	7ffb      	ldrb	r3, [r7, #31]
 8001fd2:	4a32      	ldr	r2, [pc, #200]	; (800209c <SPI_Init+0x228>)
 8001fd4:	2158      	movs	r1, #88	; 0x58
 8001fd6:	fb01 f303 	mul.w	r3, r1, r3
 8001fda:	4413      	add	r3, r2
 8001fdc:	332c      	adds	r3, #44	; 0x2c
 8001fde:	2200      	movs	r2, #0
 8001fe0:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 8001fe2:	7ffb      	ldrb	r3, [r7, #31]
 8001fe4:	4a2d      	ldr	r2, [pc, #180]	; (800209c <SPI_Init+0x228>)
 8001fe6:	2158      	movs	r1, #88	; 0x58
 8001fe8:	fb01 f303 	mul.w	r3, r1, r3
 8001fec:	4413      	add	r3, r2
 8001fee:	330c      	adds	r3, #12
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Direction = SPI_DIRECTION_2LINES;
 8001ff4:	7ffb      	ldrb	r3, [r7, #31]
 8001ff6:	4a29      	ldr	r2, [pc, #164]	; (800209c <SPI_Init+0x228>)
 8001ff8:	2158      	movs	r1, #88	; 0x58
 8001ffa:	fb01 f303 	mul.w	r3, r1, r3
 8001ffe:	4413      	add	r3, r2
 8002000:	3308      	adds	r3, #8
 8002002:	2200      	movs	r2, #0
 8002004:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002006:	7ffb      	ldrb	r3, [r7, #31]
 8002008:	4a24      	ldr	r2, [pc, #144]	; (800209c <SPI_Init+0x228>)
 800200a:	2158      	movs	r1, #88	; 0x58
 800200c:	fb01 f303 	mul.w	r3, r1, r3
 8002010:	4413      	add	r3, r2
 8002012:	3320      	adds	r3, #32
 8002014:	2200      	movs	r2, #0
 8002016:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Mode = SPI_MODE_MASTER;
 8002018:	7ffb      	ldrb	r3, [r7, #31]
 800201a:	4a20      	ldr	r2, [pc, #128]	; (800209c <SPI_Init+0x228>)
 800201c:	2158      	movs	r1, #88	; 0x58
 800201e:	fb01 f303 	mul.w	r3, r1, r3
 8002022:	4413      	add	r3, r2
 8002024:	3304      	adds	r3, #4
 8002026:	f44f 7282 	mov.w	r2, #260	; 0x104
 800202a:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.NSS = SPI_NSS_SOFT;			//Chip select must be manage by software.
 800202c:	7ffb      	ldrb	r3, [r7, #31]
 800202e:	4a1b      	ldr	r2, [pc, #108]	; (800209c <SPI_Init+0x228>)
 8002030:	2158      	movs	r1, #88	; 0x58
 8002032:	fb01 f303 	mul.w	r3, r1, r3
 8002036:	4413      	add	r3, r2
 8002038:	3318      	adds	r3, #24
 800203a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800203e:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.TIMode = SPI_TIMODE_DISABLE;
 8002040:	7ffb      	ldrb	r3, [r7, #31]
 8002042:	4a16      	ldr	r2, [pc, #88]	; (800209c <SPI_Init+0x228>)
 8002044:	2158      	movs	r1, #88	; 0x58
 8002046:	fb01 f303 	mul.w	r3, r1, r3
 800204a:	4413      	add	r3, r2
 800204c:	3324      	adds	r3, #36	; 0x24
 800204e:	2200      	movs	r2, #0
 8002050:	601a      	str	r2, [r3, #0]
	hSPI[id].State = HAL_SPI_STATE_RESET;
 8002052:	7ffb      	ldrb	r3, [r7, #31]
 8002054:	4a11      	ldr	r2, [pc, #68]	; (800209c <SPI_Init+0x228>)
 8002056:	2158      	movs	r1, #88	; 0x58
 8002058:	fb01 f303 	mul.w	r3, r1, r3
 800205c:	4413      	add	r3, r2
 800205e:	3351      	adds	r3, #81	; 0x51
 8002060:	2200      	movs	r2, #0
 8002062:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Init(&hSPI[id]);
 8002064:	7ffb      	ldrb	r3, [r7, #31]
 8002066:	2258      	movs	r2, #88	; 0x58
 8002068:	fb02 f303 	mul.w	r3, r2, r3
 800206c:	4a0b      	ldr	r2, [pc, #44]	; (800209c <SPI_Init+0x228>)
 800206e:	4413      	add	r3, r2
 8002070:	4618      	mov	r0, r3
 8002072:	f003 fd63 	bl	8005b3c <HAL_SPI_Init>
}
 8002076:	bf00      	nop
 8002078:	3720      	adds	r7, #32
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	40013000 	.word	0x40013000
 8002084:	40003800 	.word	0x40003800
 8002088:	0800caac 	.word	0x0800caac
 800208c:	0800cacc 	.word	0x0800cacc
 8002090:	40021000 	.word	0x40021000
 8002094:	40010800 	.word	0x40010800
 8002098:	40010c00 	.word	0x40010c00
 800209c:	20000b90 	.word	0x20000b90

080020a0 <SPI_WriteNoRegister>:
 * @brief Cette fonction sert  envoyer une donne sur l'un des bus SPI.
 * @param SPIx est le SPI sur lequel envoyer la donne.
 * @param data est la donne  envoyer.
 */
void SPI_WriteNoRegister(SPI_TypeDef* SPIx, uint8_t data)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b084      	sub	sp, #16
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
 80020a8:	460b      	mov	r3, r1
 80020aa:	70fb      	strb	r3, [r7, #3]
	assert(SPIx == SPI1 || SPIx == SPI2);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	4a12      	ldr	r2, [pc, #72]	; (80020f8 <SPI_WriteNoRegister+0x58>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d00a      	beq.n	80020ca <SPI_WriteNoRegister+0x2a>
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	4a11      	ldr	r2, [pc, #68]	; (80020fc <SPI_WriteNoRegister+0x5c>)
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d006      	beq.n	80020ca <SPI_WriteNoRegister+0x2a>
 80020bc:	4a10      	ldr	r2, [pc, #64]	; (8002100 <SPI_WriteNoRegister+0x60>)
 80020be:	217f      	movs	r1, #127	; 0x7f
 80020c0:	4810      	ldr	r0, [pc, #64]	; (8002104 <SPI_WriteNoRegister+0x64>)
 80020c2:	f004 fd39 	bl	8006b38 <printf>
 80020c6:	f7ff febf 	bl	8001e48 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	4a0b      	ldr	r2, [pc, #44]	; (80020fc <SPI_WriteNoRegister+0x5c>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	bf0c      	ite	eq
 80020d2:	2301      	moveq	r3, #1
 80020d4:	2300      	movne	r3, #0
 80020d6:	b2db      	uxtb	r3, r3
 80020d8:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&hSPI[id],&data,1,100);
 80020da:	7bfb      	ldrb	r3, [r7, #15]
 80020dc:	2258      	movs	r2, #88	; 0x58
 80020de:	fb02 f303 	mul.w	r3, r2, r3
 80020e2:	4a09      	ldr	r2, [pc, #36]	; (8002108 <SPI_WriteNoRegister+0x68>)
 80020e4:	1898      	adds	r0, r3, r2
 80020e6:	1cf9      	adds	r1, r7, #3
 80020e8:	2364      	movs	r3, #100	; 0x64
 80020ea:	2201      	movs	r2, #1
 80020ec:	f003 fb3f 	bl	800576e <HAL_SPI_Transmit>
}
 80020f0:	bf00      	nop
 80020f2:	3710      	adds	r7, #16
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	40013000 	.word	0x40013000
 80020fc:	40003800 	.word	0x40003800
 8002100:	0800caac 	.word	0x0800caac
 8002104:	0800cacc 	.word	0x0800cacc
 8002108:	20000b90 	.word	0x20000b90

0800210c <SPI_WriteMultiNoRegister>:
 * @param SPIx est le SPI sur lequel envoyer les donnes.
 * @param *data est la donne  envoyer.
 * @param count est le nombre de donnes  envoyer.
 */
void SPI_WriteMultiNoRegister(SPI_TypeDef* SPIx, uint8_t* data, uint16_t count)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b086      	sub	sp, #24
 8002110:	af00      	add	r7, sp, #0
 8002112:	60f8      	str	r0, [r7, #12]
 8002114:	60b9      	str	r1, [r7, #8]
 8002116:	4613      	mov	r3, r2
 8002118:	80fb      	strh	r3, [r7, #6]
	assert(SPIx == SPI1 || SPIx == SPI2);
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	4a12      	ldr	r2, [pc, #72]	; (8002168 <SPI_WriteMultiNoRegister+0x5c>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d00a      	beq.n	8002138 <SPI_WriteMultiNoRegister+0x2c>
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	4a11      	ldr	r2, [pc, #68]	; (800216c <SPI_WriteMultiNoRegister+0x60>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d006      	beq.n	8002138 <SPI_WriteMultiNoRegister+0x2c>
 800212a:	4a11      	ldr	r2, [pc, #68]	; (8002170 <SPI_WriteMultiNoRegister+0x64>)
 800212c:	218c      	movs	r1, #140	; 0x8c
 800212e:	4811      	ldr	r0, [pc, #68]	; (8002174 <SPI_WriteMultiNoRegister+0x68>)
 8002130:	f004 fd02 	bl	8006b38 <printf>
 8002134:	f7ff fe88 	bl	8001e48 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	4a0c      	ldr	r2, [pc, #48]	; (800216c <SPI_WriteMultiNoRegister+0x60>)
 800213c:	4293      	cmp	r3, r2
 800213e:	bf0c      	ite	eq
 8002140:	2301      	moveq	r3, #1
 8002142:	2300      	movne	r3, #0
 8002144:	b2db      	uxtb	r3, r3
 8002146:	75fb      	strb	r3, [r7, #23]
	HAL_SPI_Transmit(&hSPI[id],data,count,100);
 8002148:	7dfb      	ldrb	r3, [r7, #23]
 800214a:	2258      	movs	r2, #88	; 0x58
 800214c:	fb02 f303 	mul.w	r3, r2, r3
 8002150:	4a09      	ldr	r2, [pc, #36]	; (8002178 <SPI_WriteMultiNoRegister+0x6c>)
 8002152:	1898      	adds	r0, r3, r2
 8002154:	88fa      	ldrh	r2, [r7, #6]
 8002156:	2364      	movs	r3, #100	; 0x64
 8002158:	68b9      	ldr	r1, [r7, #8]
 800215a:	f003 fb08 	bl	800576e <HAL_SPI_Transmit>
}
 800215e:	bf00      	nop
 8002160:	3718      	adds	r7, #24
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	40013000 	.word	0x40013000
 800216c:	40003800 	.word	0x40003800
 8002170:	0800caac 	.word	0x0800caac
 8002174:	0800cacc 	.word	0x0800cacc
 8002178:	20000b90 	.word	0x20000b90

0800217c <TM_SPI_SetDataSize>:
 * @param SPIx le SPI dont on veut rgler la taille des donnes.
 * @param DataSize est la taille des donnes :
 * 						TM_SPI_DataSize_8b  pour configurer le SPI en mode 8-bits
 * 						TM_SPI_DataSize_16b pour configurer le SPI en mode 16-bits
 */
TM_SPI_DataSize_t TM_SPI_SetDataSize(SPI_TypeDef* SPIx, TM_SPI_DataSize_t DataSize) {
 800217c:	b480      	push	{r7}
 800217e:	b085      	sub	sp, #20
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	460b      	mov	r3, r1
 8002186:	70fb      	strb	r3, [r7, #3]
	TM_SPI_DataSize_t status = (SPIx->CR1 & SPI_CR1_DFF) ? TM_SPI_DataSize_16b : TM_SPI_DataSize_8b;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002190:	2b00      	cmp	r3, #0
 8002192:	bf14      	ite	ne
 8002194:	2301      	movne	r3, #1
 8002196:	2300      	moveq	r3, #0
 8002198:	b2db      	uxtb	r3, r3
 800219a:	73fb      	strb	r3, [r7, #15]
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	4a1e      	ldr	r2, [pc, #120]	; (8002218 <TM_SPI_SetDataSize+0x9c>)
 80021a0:	4293      	cmp	r3, r2
 80021a2:	bf0c      	ite	eq
 80021a4:	2301      	moveq	r3, #1
 80021a6:	2300      	movne	r3, #0
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	73bb      	strb	r3, [r7, #14]

	/* Disable SPI first */
	SPIx->CR1 &= ~SPI_CR1_SPE;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	601a      	str	r2, [r3, #0]

	/* Set proper value */
	if (DataSize == TM_SPI_DataSize_16b) {
 80021b8:	78fb      	ldrb	r3, [r7, #3]
 80021ba:	2b01      	cmp	r3, #1
 80021bc:	d110      	bne.n	80021e0 <TM_SPI_SetDataSize+0x64>
		hSPI[id].Init.DataSize = SPI_DATASIZE_16BIT;
 80021be:	7bbb      	ldrb	r3, [r7, #14]
 80021c0:	4a16      	ldr	r2, [pc, #88]	; (800221c <TM_SPI_SetDataSize+0xa0>)
 80021c2:	2158      	movs	r1, #88	; 0x58
 80021c4:	fb01 f303 	mul.w	r3, r1, r3
 80021c8:	4413      	add	r3, r2
 80021ca:	330c      	adds	r3, #12
 80021cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80021d0:	601a      	str	r2, [r3, #0]
		/* Set bit for frame */
		SPIx->CR1 |= SPI_CR1_DFF;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	601a      	str	r2, [r3, #0]
 80021de:	e00e      	b.n	80021fe <TM_SPI_SetDataSize+0x82>
	} else {
		hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 80021e0:	7bbb      	ldrb	r3, [r7, #14]
 80021e2:	4a0e      	ldr	r2, [pc, #56]	; (800221c <TM_SPI_SetDataSize+0xa0>)
 80021e4:	2158      	movs	r1, #88	; 0x58
 80021e6:	fb01 f303 	mul.w	r3, r1, r3
 80021ea:	4413      	add	r3, r2
 80021ec:	330c      	adds	r3, #12
 80021ee:	2200      	movs	r2, #0
 80021f0:	601a      	str	r2, [r3, #0]
		/* Clear bit for frame */
		SPIx->CR1 &= ~SPI_CR1_DFF;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	601a      	str	r2, [r3, #0]
	}

	/* Enable SPI back */
	SPIx->CR1 |= SPI_CR1_SPE;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	601a      	str	r2, [r3, #0]

	/* Return status */
	return status;
 800220a:	7bfb      	ldrb	r3, [r7, #15]
}
 800220c:	4618      	mov	r0, r3
 800220e:	3714      	adds	r7, #20
 8002210:	46bd      	mov	sp, r7
 8002212:	bc80      	pop	{r7}
 8002214:	4770      	bx	lr
 8002216:	bf00      	nop
 8002218:	40003800 	.word	0x40003800
 800221c:	20000b90 	.word	0x20000b90

08002220 <__NVIC_SystemReset>:
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8002224:	f3bf 8f4f 	dsb	sy
}
 8002228:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800222a:	4b06      	ldr	r3, [pc, #24]	; (8002244 <__NVIC_SystemReset+0x24>)
 800222c:	68db      	ldr	r3, [r3, #12]
 800222e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002232:	4904      	ldr	r1, [pc, #16]	; (8002244 <__NVIC_SystemReset+0x24>)
 8002234:	4b04      	ldr	r3, [pc, #16]	; (8002248 <__NVIC_SystemReset+0x28>)
 8002236:	4313      	orrs	r3, r2
 8002238:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800223a:	f3bf 8f4f 	dsb	sy
}
 800223e:	bf00      	nop
    __NOP();
 8002240:	bf00      	nop
 8002242:	e7fd      	b.n	8002240 <__NVIC_SystemReset+0x20>
 8002244:	e000ed00 	.word	0xe000ed00
 8002248:	05fa0004 	.word	0x05fa0004

0800224c <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 8002250:	f7ff fd8e 	bl	8001d70 <BSP_GPIO_Enable>

	//Force reset de certains registres qui ne semblent pas tre correctement reset
	GPIOA->CRL = 0x44444444;
 8002254:	4b25      	ldr	r3, [pc, #148]	; (80022ec <HAL_MspInit+0xa0>)
 8002256:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800225a:	601a      	str	r2, [r3, #0]
	GPIOA->CRH = 0x44444444;
 800225c:	4b23      	ldr	r3, [pc, #140]	; (80022ec <HAL_MspInit+0xa0>)
 800225e:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002262:	605a      	str	r2, [r3, #4]
	GPIOA->ODR = 0x00000000;
 8002264:	4b21      	ldr	r3, [pc, #132]	; (80022ec <HAL_MspInit+0xa0>)
 8002266:	2200      	movs	r2, #0
 8002268:	60da      	str	r2, [r3, #12]
	GPIOA->CRL = 0x44444444;
 800226a:	4b20      	ldr	r3, [pc, #128]	; (80022ec <HAL_MspInit+0xa0>)
 800226c:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002270:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 8002272:	4b1f      	ldr	r3, [pc, #124]	; (80022f0 <HAL_MspInit+0xa4>)
 8002274:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002278:	605a      	str	r2, [r3, #4]
	GPIOB->ODR = 0x00000000;
 800227a:	4b1d      	ldr	r3, [pc, #116]	; (80022f0 <HAL_MspInit+0xa4>)
 800227c:	2200      	movs	r2, #0
 800227e:	60da      	str	r2, [r3, #12]
	GPIOB->CRL = 0x44444444;
 8002280:	4b1b      	ldr	r3, [pc, #108]	; (80022f0 <HAL_MspInit+0xa4>)
 8002282:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002286:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 8002288:	4b19      	ldr	r3, [pc, #100]	; (80022f0 <HAL_MspInit+0xa4>)
 800228a:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800228e:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 8002290:	4b18      	ldr	r3, [pc, #96]	; (80022f4 <HAL_MspInit+0xa8>)
 8002292:	2200      	movs	r2, #0
 8002294:	60da      	str	r2, [r3, #12]
	GPIOC->CRL = 0x44444444;
 8002296:	4b17      	ldr	r3, [pc, #92]	; (80022f4 <HAL_MspInit+0xa8>)
 8002298:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800229c:	601a      	str	r2, [r3, #0]
	GPIOC->CRH = 0x44444444;
 800229e:	4b15      	ldr	r3, [pc, #84]	; (80022f4 <HAL_MspInit+0xa8>)
 80022a0:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80022a4:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 80022a6:	4b13      	ldr	r3, [pc, #76]	; (80022f4 <HAL_MspInit+0xa8>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	60da      	str	r2, [r3, #12]
	GPIOD->ODR = 0x00000000;
 80022ac:	4b12      	ldr	r3, [pc, #72]	; (80022f8 <HAL_MspInit+0xac>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	60da      	str	r2, [r3, #12]
	GPIOD->CRL = 0x44444444;
 80022b2:	4b11      	ldr	r3, [pc, #68]	; (80022f8 <HAL_MspInit+0xac>)
 80022b4:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80022b8:	601a      	str	r2, [r3, #0]
	GPIOD->CRH = 0x44444444;
 80022ba:	4b0f      	ldr	r3, [pc, #60]	; (80022f8 <HAL_MspInit+0xac>)
 80022bc:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80022c0:	605a      	str	r2, [r3, #4]
	GPIOD->ODR = 0x00000000;
 80022c2:	4b0d      	ldr	r3, [pc, #52]	; (80022f8 <HAL_MspInit+0xac>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	60da      	str	r2, [r3, #12]
	GPIOE->ODR = 0x00000000;
 80022c8:	4b0c      	ldr	r3, [pc, #48]	; (80022fc <HAL_MspInit+0xb0>)
 80022ca:	2200      	movs	r2, #0
 80022cc:	60da      	str	r2, [r3, #12]
	GPIOE->CRL = 0x44444444;
 80022ce:	4b0b      	ldr	r3, [pc, #44]	; (80022fc <HAL_MspInit+0xb0>)
 80022d0:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80022d4:	601a      	str	r2, [r3, #0]
	GPIOE->CRH = 0x44444444;
 80022d6:	4b09      	ldr	r3, [pc, #36]	; (80022fc <HAL_MspInit+0xb0>)
 80022d8:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80022dc:	605a      	str	r2, [r3, #4]
	GPIOE->ODR = 0x00000000;
 80022de:	4b07      	ldr	r3, [pc, #28]	; (80022fc <HAL_MspInit+0xb0>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	60da      	str	r2, [r3, #12]

	SYS_ClockConfig();			//Configuration des horloges.
 80022e4:	f000 f813 	bl	800230e <SYS_ClockConfig>
}
 80022e8:	bf00      	nop
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	40010800 	.word	0x40010800
 80022f0:	40010c00 	.word	0x40010c00
 80022f4:	40011000 	.word	0x40011000
 80022f8:	40011400 	.word	0x40011400
 80022fc:	40011800 	.word	0x40011800

08002300 <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002304:	2003      	movs	r0, #3
 8002306:	f002 fa91 	bl	800482c <HAL_NVIC_SetPriorityGrouping>
}
 800230a:	bf00      	nop
 800230c:	bd80      	pop	{r7, pc}

0800230e <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 800230e:	b580      	push	{r7, lr}
 8002310:	b090      	sub	sp, #64	; 0x40
 8002312:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 8002314:	f107 0318 	add.w	r3, r7, #24
 8002318:	2228      	movs	r2, #40	; 0x28
 800231a:	2100      	movs	r1, #0
 800231c:	4618      	mov	r0, r3
 800231e:	f004 fbf7 	bl	8006b10 <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 8002322:	2302      	movs	r3, #2
 8002324:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8002326:	2300      	movs	r3, #0
 8002328:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 800232a:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800232e:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002330:	2302      	movs	r3, #2
 8002332:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002334:	2310      	movs	r3, #16
 8002336:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 8002338:	2301      	movs	r3, #1
 800233a:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 800233c:	2300      	movs	r3, #0
 800233e:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 8002340:	2300      	movs	r3, #0
 8002342:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 8002344:	f107 0318 	add.w	r3, r7, #24
 8002348:	4618      	mov	r0, r3
 800234a:	f002 fded 	bl	8004f28 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800234e:	2300      	movs	r3, #0
 8002350:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 8002352:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002356:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 8002358:	2300      	movs	r3, #0
 800235a:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800235c:	2302      	movs	r3, #2
 800235e:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 8002360:	230f      	movs	r3, #15
 8002362:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 8002364:	1d3b      	adds	r3, r7, #4
 8002366:	2102      	movs	r1, #2
 8002368:	4618      	mov	r0, r3
 800236a:	f003 f85d 	bl	8005428 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 800236e:	f001 f9c1 	bl	80036f4 <SystemCoreClockUpdate>
}
 8002372:	bf00      	nop
 8002374:	3740      	adds	r7, #64	; 0x40
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
	...

0800237c <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 800237c:	b580      	push	{r7, lr}
 800237e:	b082      	sub	sp, #8
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 8002384:	2204      	movs	r2, #4
 8002386:	4902      	ldr	r1, [pc, #8]	; (8002390 <_exit+0x14>)
 8002388:	2001      	movs	r0, #1
 800238a:	f000 f8db 	bl	8002544 <_write>
	while (1) {
 800238e:	e7fe      	b.n	800238e <_exit+0x12>
 8002390:	0800cb08 	.word	0x0800cb08

08002394 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 8002394:	b480      	push	{r7}
 8002396:	b083      	sub	sp, #12
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
 800239c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80023a4:	605a      	str	r2, [r3, #4]
	return 0;
 80023a6:	2300      	movs	r3, #0
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	370c      	adds	r7, #12
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bc80      	pop	{r7}
 80023b0:	4770      	bx	lr

080023b2 <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 80023b2:	b480      	push	{r7}
 80023b4:	af00      	add	r7, sp, #0
	return 1;
 80023b6:	2301      	movs	r3, #1
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bc80      	pop	{r7}
 80023be:	4770      	bx	lr

080023c0 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
 80023c8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80023ca:	f004 f92d 	bl	8006628 <__errno>
 80023ce:	4603      	mov	r3, r0
 80023d0:	2216      	movs	r2, #22
 80023d2:	601a      	str	r2, [r3, #0]
	return (-1);
 80023d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023d8:	4618      	mov	r0, r3
 80023da:	3708      	adds	r7, #8
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}

080023e0 <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b084      	sub	sp, #16
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80023e8:	4b11      	ldr	r3, [pc, #68]	; (8002430 <_sbrk+0x50>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d102      	bne.n	80023f6 <_sbrk+0x16>
		heap_end = &end;
 80023f0:	4b0f      	ldr	r3, [pc, #60]	; (8002430 <_sbrk+0x50>)
 80023f2:	4a10      	ldr	r2, [pc, #64]	; (8002434 <_sbrk+0x54>)
 80023f4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80023f6:	4b0e      	ldr	r3, [pc, #56]	; (8002430 <_sbrk+0x50>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80023fc:	4b0c      	ldr	r3, [pc, #48]	; (8002430 <_sbrk+0x50>)
 80023fe:	681a      	ldr	r2, [r3, #0]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	4413      	add	r3, r2
 8002404:	466a      	mov	r2, sp
 8002406:	4293      	cmp	r3, r2
 8002408:	d907      	bls.n	800241a <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800240a:	f004 f90d 	bl	8006628 <__errno>
 800240e:	4603      	mov	r3, r0
 8002410:	220c      	movs	r2, #12
 8002412:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8002414:	f04f 33ff 	mov.w	r3, #4294967295
 8002418:	e006      	b.n	8002428 <_sbrk+0x48>
	}

	heap_end += incr;
 800241a:	4b05      	ldr	r3, [pc, #20]	; (8002430 <_sbrk+0x50>)
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	4413      	add	r3, r2
 8002422:	4a03      	ldr	r2, [pc, #12]	; (8002430 <_sbrk+0x50>)
 8002424:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002426:	68fb      	ldr	r3, [r7, #12]
}
 8002428:	4618      	mov	r0, r3
 800242a:	3710      	adds	r7, #16
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}
 8002430:	20000c48 	.word	0x20000c48
 8002434:	200010f0 	.word	0x200010f0

08002438 <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b084      	sub	sp, #16
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
 8002440:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 8002442:	f004 f8f1 	bl	8006628 <__errno>
 8002446:	4603      	mov	r3, r0
 8002448:	2200      	movs	r2, #0
 800244a:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 800244c:	6838      	ldr	r0, [r7, #0]
 800244e:	f7ff ffc7 	bl	80023e0 <_sbrk>
 8002452:	60f8      	str	r0, [r7, #12]
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	f1b3 3fff 	cmp.w	r3, #4294967295
 800245a:	d10b      	bne.n	8002474 <_sbrk_r+0x3c>
 800245c:	f004 f8e4 	bl	8006628 <__errno>
 8002460:	4603      	mov	r3, r0
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d005      	beq.n	8002474 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 8002468:	f004 f8de 	bl	8006628 <__errno>
 800246c:	4603      	mov	r3, r0
 800246e:	681a      	ldr	r2, [r3, #0]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	601a      	str	r2, [r3, #0]
  return ret;
 8002474:	68fb      	ldr	r3, [r7, #12]
}
 8002476:	4618      	mov	r0, r3
 8002478:	3710      	adds	r7, #16
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
	...

08002480 <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 8002480:	b480      	push	{r7}
 8002482:	b083      	sub	sp, #12
 8002484:	af00      	add	r7, sp, #0
 8002486:	4603      	mov	r3, r0
 8002488:	71fb      	strb	r3, [r7, #7]
 800248a:	460b      	mov	r3, r1
 800248c:	71bb      	strb	r3, [r7, #6]
 800248e:	4613      	mov	r3, r2
 8002490:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 8002492:	4b08      	ldr	r3, [pc, #32]	; (80024b4 <SYS_set_std_usart+0x34>)
 8002494:	4a08      	ldr	r2, [pc, #32]	; (80024b8 <SYS_set_std_usart+0x38>)
 8002496:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 8002498:	4a08      	ldr	r2, [pc, #32]	; (80024bc <SYS_set_std_usart+0x3c>)
 800249a:	79fb      	ldrb	r3, [r7, #7]
 800249c:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 800249e:	4a08      	ldr	r2, [pc, #32]	; (80024c0 <SYS_set_std_usart+0x40>)
 80024a0:	79bb      	ldrb	r3, [r7, #6]
 80024a2:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 80024a4:	4a07      	ldr	r2, [pc, #28]	; (80024c4 <SYS_set_std_usart+0x44>)
 80024a6:	797b      	ldrb	r3, [r7, #5]
 80024a8:	7013      	strb	r3, [r2, #0]
}
 80024aa:	bf00      	nop
 80024ac:	370c      	adds	r7, #12
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bc80      	pop	{r7}
 80024b2:	4770      	bx	lr
 80024b4:	20000c44 	.word	0x20000c44
 80024b8:	e5e0e5e0 	.word	0xe5e0e5e0
 80024bc:	20000c42 	.word	0x20000c42
 80024c0:	20000c40 	.word	0x20000c40
 80024c4:	20000c41 	.word	0x20000c41

080024c8 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b088      	sub	sp, #32
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	60f8      	str	r0, [r7, #12]
 80024d0:	60b9      	str	r1, [r7, #8]
 80024d2:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 80024d4:	2300      	movs	r3, #0
 80024d6:	61bb      	str	r3, [r7, #24]
	switch (file) {
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d122      	bne.n	8002524 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 80024de:	2300      	movs	r3, #0
 80024e0:	61fb      	str	r3, [r7, #28]
 80024e2:	e01a      	b.n	800251a <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 80024e4:	bf00      	nop
 80024e6:	4b16      	ldr	r3, [pc, #88]	; (8002540 <_read+0x78>)
 80024e8:	781b      	ldrb	r3, [r3, #0]
 80024ea:	4618      	mov	r0, r3
 80024ec:	f000 fcfa 	bl	8002ee4 <UART_data_ready>
 80024f0:	4603      	mov	r3, r0
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d0f7      	beq.n	80024e6 <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 80024f6:	4b12      	ldr	r3, [pc, #72]	; (8002540 <_read+0x78>)
 80024f8:	781b      	ldrb	r3, [r3, #0]
 80024fa:	4618      	mov	r0, r3
 80024fc:	f000 fd10 	bl	8002f20 <UART_get_next_byte>
 8002500:	4603      	mov	r3, r0
 8002502:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	1c5a      	adds	r2, r3, #1
 8002508:	60ba      	str	r2, [r7, #8]
 800250a:	7dfa      	ldrb	r2, [r7, #23]
 800250c:	701a      	strb	r2, [r3, #0]
				num++;
 800250e:	69bb      	ldr	r3, [r7, #24]
 8002510:	3301      	adds	r3, #1
 8002512:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 8002514:	69fb      	ldr	r3, [r7, #28]
 8002516:	3301      	adds	r3, #1
 8002518:	61fb      	str	r3, [r7, #28]
 800251a:	69fa      	ldr	r2, [r7, #28]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	429a      	cmp	r2, r3
 8002520:	dbe0      	blt.n	80024e4 <_read+0x1c>
			}
			break;
 8002522:	e007      	b.n	8002534 <_read+0x6c>
		default:
			errno = EBADF;
 8002524:	f004 f880 	bl	8006628 <__errno>
 8002528:	4603      	mov	r3, r0
 800252a:	2209      	movs	r2, #9
 800252c:	601a      	str	r2, [r3, #0]
			return -1;
 800252e:	f04f 33ff 	mov.w	r3, #4294967295
 8002532:	e000      	b.n	8002536 <_read+0x6e>
	}
	return num;
 8002534:	69bb      	ldr	r3, [r7, #24]
}
 8002536:	4618      	mov	r0, r3
 8002538:	3720      	adds	r7, #32
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	20000c42 	.word	0x20000c42

08002544 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 8002544:	b580      	push	{r7, lr}
 8002546:	b086      	sub	sp, #24
 8002548:	af00      	add	r7, sp, #0
 800254a:	60f8      	str	r0, [r7, #12]
 800254c:	60b9      	str	r1, [r7, #8]
 800254e:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	2b01      	cmp	r3, #1
 8002554:	d003      	beq.n	800255e <_write+0x1a>
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	2b02      	cmp	r3, #2
 800255a:	d014      	beq.n	8002586 <_write+0x42>
 800255c:	e027      	b.n	80025ae <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 800255e:	2300      	movs	r3, #0
 8002560:	617b      	str	r3, [r7, #20]
 8002562:	e00b      	b.n	800257c <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 8002564:	4b18      	ldr	r3, [pc, #96]	; (80025c8 <_write+0x84>)
 8002566:	7818      	ldrb	r0, [r3, #0]
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	1c5a      	adds	r2, r3, #1
 800256c:	60ba      	str	r2, [r7, #8]
 800256e:	781b      	ldrb	r3, [r3, #0]
 8002570:	4619      	mov	r1, r3
 8002572:	f000 fd31 	bl	8002fd8 <UART_putc>
			for (n = 0; n < len; n++)
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	3301      	adds	r3, #1
 800257a:	617b      	str	r3, [r7, #20]
 800257c:	697a      	ldr	r2, [r7, #20]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	429a      	cmp	r2, r3
 8002582:	dbef      	blt.n	8002564 <_write+0x20>
#endif
			}
			break;
 8002584:	e01b      	b.n	80025be <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 8002586:	2300      	movs	r3, #0
 8002588:	617b      	str	r3, [r7, #20]
 800258a:	e00b      	b.n	80025a4 <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 800258c:	4b0f      	ldr	r3, [pc, #60]	; (80025cc <_write+0x88>)
 800258e:	7818      	ldrb	r0, [r3, #0]
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	1c5a      	adds	r2, r3, #1
 8002594:	60ba      	str	r2, [r7, #8]
 8002596:	781b      	ldrb	r3, [r3, #0]
 8002598:	4619      	mov	r1, r3
 800259a:	f000 fd1d 	bl	8002fd8 <UART_putc>
			for (n = 0; n < len; n++)
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	3301      	adds	r3, #1
 80025a2:	617b      	str	r3, [r7, #20]
 80025a4:	697a      	ldr	r2, [r7, #20]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	429a      	cmp	r2, r3
 80025aa:	dbef      	blt.n	800258c <_write+0x48>
#endif
			}
			break;
 80025ac:	e007      	b.n	80025be <_write+0x7a>
		default:
			errno = EBADF;
 80025ae:	f004 f83b 	bl	8006628 <__errno>
 80025b2:	4603      	mov	r3, r0
 80025b4:	2209      	movs	r2, #9
 80025b6:	601a      	str	r2, [r3, #0]
			return -1;
 80025b8:	f04f 33ff 	mov.w	r3, #4294967295
 80025bc:	e000      	b.n	80025c0 <_write+0x7c>
	}
	return len;
 80025be:	687b      	ldr	r3, [r7, #4]
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	3718      	adds	r7, #24
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	20000c40 	.word	0x20000c40
 80025cc:	20000c41 	.word	0x20000c41

080025d0 <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 80025d0:	b40f      	push	{r0, r1, r2, r3}
 80025d2:	b580      	push	{r7, lr}
 80025d4:	b0c2      	sub	sp, #264	; 0x108
 80025d6:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 80025d8:	f507 738a 	add.w	r3, r7, #276	; 0x114
 80025dc:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 80025e0:	4638      	mov	r0, r7
 80025e2:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80025e6:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80025ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80025ee:	f007 f811 	bl	8009614 <vsnprintf>
 80025f2:	4603      	mov	r3, r0
 80025f4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 80025f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80025fc:	2bff      	cmp	r3, #255	; 0xff
 80025fe:	d902      	bls.n	8002606 <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 8002600:	23ff      	movs	r3, #255	; 0xff
 8002602:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 8002606:	463b      	mov	r3, r7
 8002608:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 800260c:	4619      	mov	r1, r3
 800260e:	2001      	movs	r0, #1
 8002610:	f000 fd24 	bl	800305c <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 8002614:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 8002618:	4618      	mov	r0, r3
 800261a:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800261e:	46bd      	mov	sp, r7
 8002620:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002624:	b004      	add	sp, #16
 8002626:	4770      	bx	lr

08002628 <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 8002628:	b580      	push	{r7, lr}
 800262a:	b086      	sub	sp, #24
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
 8002630:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 8002632:	4b51      	ldr	r3, [pc, #324]	; (8002778 <dump_trap_info+0x150>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a51      	ldr	r2, [pc, #324]	; (800277c <dump_trap_info+0x154>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d001      	beq.n	8002640 <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 800263c:	f7ff fdf0 	bl	8002220 <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002640:	f3ef 8305 	mrs	r3, IPSR
 8002644:	60fb      	str	r3, [r7, #12]
  return(result);
 8002646:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 8002648:	b2db      	uxtb	r3, r3
 800264a:	4619      	mov	r1, r3
 800264c:	484c      	ldr	r0, [pc, #304]	; (8002780 <dump_trap_info+0x158>)
 800264e:	f7ff ffbf 	bl	80025d0 <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	f003 0308 	and.w	r3, r3, #8
 8002658:	2b00      	cmp	r3, #0
 800265a:	d003      	beq.n	8002664 <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 800265c:	4849      	ldr	r0, [pc, #292]	; (8002784 <dump_trap_info+0x15c>)
 800265e:	f7ff ffb7 	bl	80025d0 <dump_printf>
 8002662:	e002      	b.n	800266a <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 8002664:	4848      	ldr	r0, [pc, #288]	; (8002788 <dump_trap_info+0x160>)
 8002666:	f7ff ffb3 	bl	80025d0 <dump_printf>

	int offset, i;
	offset = 0;
 800266a:	2300      	movs	r3, #0
 800266c:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 800266e:	4847      	ldr	r0, [pc, #284]	; (800278c <dump_trap_info+0x164>)
 8002670:	f7ff ffae 	bl	80025d0 <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	009b      	lsls	r3, r3, #2
 8002678:	687a      	ldr	r2, [r7, #4]
 800267a:	4413      	add	r3, r2
 800267c:	6819      	ldr	r1, [r3, #0]
 800267e:	697b      	ldr	r3, [r7, #20]
 8002680:	3301      	adds	r3, #1
 8002682:	009b      	lsls	r3, r3, #2
 8002684:	687a      	ldr	r2, [r7, #4]
 8002686:	4413      	add	r3, r2
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	461a      	mov	r2, r3
 800268c:	4840      	ldr	r0, [pc, #256]	; (8002790 <dump_trap_info+0x168>)
 800268e:	f7ff ff9f 	bl	80025d0 <dump_printf>
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	3302      	adds	r3, #2
 8002696:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8002698:	697b      	ldr	r3, [r7, #20]
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	687a      	ldr	r2, [r7, #4]
 800269e:	4413      	add	r3, r2
 80026a0:	6819      	ldr	r1, [r3, #0]
 80026a2:	697b      	ldr	r3, [r7, #20]
 80026a4:	3301      	adds	r3, #1
 80026a6:	009b      	lsls	r3, r3, #2
 80026a8:	687a      	ldr	r2, [r7, #4]
 80026aa:	4413      	add	r3, r2
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	461a      	mov	r2, r3
 80026b0:	4838      	ldr	r0, [pc, #224]	; (8002794 <dump_trap_info+0x16c>)
 80026b2:	f7ff ff8d 	bl	80025d0 <dump_printf>
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	3302      	adds	r3, #2
 80026ba:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	1c5a      	adds	r2, r3, #1
 80026c0:	617a      	str	r2, [r7, #20]
 80026c2:	009b      	lsls	r3, r3, #2
 80026c4:	687a      	ldr	r2, [r7, #4]
 80026c6:	4413      	add	r3, r2
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4619      	mov	r1, r3
 80026cc:	4832      	ldr	r0, [pc, #200]	; (8002798 <dump_trap_info+0x170>)
 80026ce:	f7ff ff7f 	bl	80025d0 <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	1c5a      	adds	r2, r3, #1
 80026d6:	617a      	str	r2, [r7, #20]
 80026d8:	009b      	lsls	r3, r3, #2
 80026da:	687a      	ldr	r2, [r7, #4]
 80026dc:	4413      	add	r3, r2
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4619      	mov	r1, r3
 80026e2:	482e      	ldr	r0, [pc, #184]	; (800279c <dump_trap_info+0x174>)
 80026e4:	f7ff ff74 	bl	80025d0 <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	1c5a      	adds	r2, r3, #1
 80026ec:	617a      	str	r2, [r7, #20]
 80026ee:	009b      	lsls	r3, r3, #2
 80026f0:	687a      	ldr	r2, [r7, #4]
 80026f2:	4413      	add	r3, r2
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4619      	mov	r1, r3
 80026f8:	4829      	ldr	r0, [pc, #164]	; (80027a0 <dump_trap_info+0x178>)
 80026fa:	f7ff ff69 	bl	80025d0 <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	1c5a      	adds	r2, r3, #1
 8002702:	617a      	str	r2, [r7, #20]
 8002704:	009b      	lsls	r3, r3, #2
 8002706:	687a      	ldr	r2, [r7, #4]
 8002708:	4413      	add	r3, r2
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4619      	mov	r1, r3
 800270e:	4825      	ldr	r0, [pc, #148]	; (80027a4 <dump_trap_info+0x17c>)
 8002710:	f7ff ff5e 	bl	80025d0 <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 8002714:	4824      	ldr	r0, [pc, #144]	; (80027a8 <dump_trap_info+0x180>)
 8002716:	f7ff ff5b 	bl	80025d0 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 800271a:	2300      	movs	r3, #0
 800271c:	613b      	str	r3, [r7, #16]
 800271e:	e019      	b.n	8002754 <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 8002720:	693b      	ldr	r3, [r7, #16]
 8002722:	3301      	adds	r3, #1
 8002724:	f003 0303 	and.w	r3, r3, #3
 8002728:	2b00      	cmp	r3, #0
 800272a:	d105      	bne.n	8002738 <dump_trap_info+0x110>
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d002      	beq.n	8002738 <dump_trap_info+0x110>
			dump_printf("\n");
 8002732:	481e      	ldr	r0, [pc, #120]	; (80027ac <dump_trap_info+0x184>)
 8002734:	f7ff ff4c 	bl	80025d0 <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	1c5a      	adds	r2, r3, #1
 800273c:	617a      	str	r2, [r7, #20]
 800273e:	009b      	lsls	r3, r3, #2
 8002740:	687a      	ldr	r2, [r7, #4]
 8002742:	4413      	add	r3, r2
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4619      	mov	r1, r3
 8002748:	4819      	ldr	r0, [pc, #100]	; (80027b0 <dump_trap_info+0x188>)
 800274a:	f7ff ff41 	bl	80025d0 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	3301      	adds	r3, #1
 8002752:	613b      	str	r3, [r7, #16]
 8002754:	693b      	ldr	r3, [r7, #16]
 8002756:	2b1f      	cmp	r3, #31
 8002758:	dc06      	bgt.n	8002768 <dump_trap_info+0x140>
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	009b      	lsls	r3, r3, #2
 800275e:	687a      	ldr	r2, [r7, #4]
 8002760:	4413      	add	r3, r2
 8002762:	4a14      	ldr	r2, [pc, #80]	; (80027b4 <dump_trap_info+0x18c>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d3db      	bcc.n	8002720 <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 8002768:	4810      	ldr	r0, [pc, #64]	; (80027ac <dump_trap_info+0x184>)
 800276a:	f7ff ff31 	bl	80025d0 <dump_printf>
	dump_printf("END of Fault Handler\n");
 800276e:	4812      	ldr	r0, [pc, #72]	; (80027b8 <dump_trap_info+0x190>)
 8002770:	f7ff ff2e 	bl	80025d0 <dump_printf>
	while(1);
 8002774:	e7fe      	b.n	8002774 <dump_trap_info+0x14c>
 8002776:	bf00      	nop
 8002778:	20000c44 	.word	0x20000c44
 800277c:	e5e0e5e0 	.word	0xe5e0e5e0
 8002780:	0800cb4c 	.word	0x0800cb4c
 8002784:	0800cb6c 	.word	0x0800cb6c
 8002788:	0800cb84 	.word	0x0800cb84
 800278c:	0800cba0 	.word	0x0800cba0
 8002790:	0800cbb4 	.word	0x0800cbb4
 8002794:	0800cbd4 	.word	0x0800cbd4
 8002798:	0800cbf4 	.word	0x0800cbf4
 800279c:	0800cc04 	.word	0x0800cc04
 80027a0:	0800cc18 	.word	0x0800cc18
 80027a4:	0800cc2c 	.word	0x0800cc2c
 80027a8:	0800cc40 	.word	0x0800cc40
 80027ac:	0800cc50 	.word	0x0800cc50
 80027b0:	0800cc54 	.word	0x0800cc54
 80027b4:	20005000 	.word	0x20005000
 80027b8:	0800cc60 	.word	0x0800cc60

080027bc <BusFault_Handler>:

//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
__attribute__((naked)) void Fault_Handler(void)
{
	__asm volatile
 80027bc:	f01e 0f04 	tst.w	lr, #4
 80027c0:	bf0c      	ite	eq
 80027c2:	f3ef 8008 	mrseq	r0, MSP
 80027c6:	f3ef 8009 	mrsne	r0, PSP
 80027ca:	4671      	mov	r1, lr
 80027cc:	f7ff bf2c 	b.w	8002628 <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 80027d0:	bf00      	nop
	...

080027d4 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 80027d8:	4802      	ldr	r0, [pc, #8]	; (80027e4 <NMI_Handler+0x10>)
 80027da:	f7ff fef9 	bl	80025d0 <dump_printf>
}
 80027de:	bf00      	nop
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	0800cc78 	.word	0x0800cc78

080027e8 <SVC_Handler>:

void SVC_Handler(void)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 80027ec:	4802      	ldr	r0, [pc, #8]	; (80027f8 <SVC_Handler+0x10>)
 80027ee:	f7ff feef 	bl	80025d0 <dump_printf>
}
 80027f2:	bf00      	nop
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	0800cc8c 	.word	0x0800cc8c

080027fc <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8002800:	4802      	ldr	r0, [pc, #8]	; (800280c <DebugMon_Handler+0x10>)
 8002802:	f7ff fee5 	bl	80025d0 <dump_printf>
}
 8002806:	bf00      	nop
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	0800ccac 	.word	0x0800ccac

08002810 <PendSV_Handler>:

void PendSV_Handler(void)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 8002814:	4802      	ldr	r0, [pc, #8]	; (8002820 <PendSV_Handler+0x10>)
 8002816:	f7ff fedb 	bl	80025d0 <dump_printf>
}
 800281a:	bf00      	nop
 800281c:	bd80      	pop	{r7, pc}
 800281e:	bf00      	nop
 8002820:	0800ccc8 	.word	0x0800ccc8
 8002824:	00000000 	.word	0x00000000

08002828 <TIMER_run_us>:
 * @param us temps en us code sur un 32bits non signe
 * @param enable_irq : TRUE : active les IT, FALSE ne les active pas. En cas d'activation des IT, l'utilisateur doit ecrire une fonction TIMERx_user_handler_it. Par defaut, ces fonctions ecrites dans ce fichier mais avec l'attribut weak (elles peuvent donc etre reecrites)
 * @post	Le timer et son horloge sont activs, ses interruptions autorises, et son dcompte lanc.
 */
void TIMER_run_us(timer_id_e timer_id, uint32_t us, bool_e enable_irq)
{
 8002828:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800282c:	b090      	sub	sp, #64	; 0x40
 800282e:	af00      	add	r7, sp, #0
 8002830:	4603      	mov	r3, r0
 8002832:	60b9      	str	r1, [r7, #8]
 8002834:	607a      	str	r2, [r7, #4]
 8002836:	73fb      	strb	r3, [r7, #15]
	// On active l'horloge du timer demand.
	switch(timer_id)
 8002838:	7bfb      	ldrb	r3, [r7, #15]
 800283a:	2b03      	cmp	r3, #3
 800283c:	d83e      	bhi.n	80028bc <TIMER_run_us+0x94>
 800283e:	a201      	add	r2, pc, #4	; (adr r2, 8002844 <TIMER_run_us+0x1c>)
 8002840:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002844:	08002855 	.word	0x08002855
 8002848:	0800286f 	.word	0x0800286f
 800284c:	08002889 	.word	0x08002889
 8002850:	080028a3 	.word	0x080028a3
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 8002854:	4b94      	ldr	r3, [pc, #592]	; (8002aa8 <TIMER_run_us+0x280>)
 8002856:	699b      	ldr	r3, [r3, #24]
 8002858:	4a93      	ldr	r2, [pc, #588]	; (8002aa8 <TIMER_run_us+0x280>)
 800285a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800285e:	6193      	str	r3, [r2, #24]
 8002860:	4b91      	ldr	r3, [pc, #580]	; (8002aa8 <TIMER_run_us+0x280>)
 8002862:	699b      	ldr	r3, [r3, #24]
 8002864:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002868:	61fb      	str	r3, [r7, #28]
 800286a:	69fb      	ldr	r3, [r7, #28]
			break;
 800286c:	e027      	b.n	80028be <TIMER_run_us+0x96>
		case TIMER2_ID:
			__HAL_RCC_TIM2_CLK_ENABLE();
 800286e:	4b8e      	ldr	r3, [pc, #568]	; (8002aa8 <TIMER_run_us+0x280>)
 8002870:	69db      	ldr	r3, [r3, #28]
 8002872:	4a8d      	ldr	r2, [pc, #564]	; (8002aa8 <TIMER_run_us+0x280>)
 8002874:	f043 0301 	orr.w	r3, r3, #1
 8002878:	61d3      	str	r3, [r2, #28]
 800287a:	4b8b      	ldr	r3, [pc, #556]	; (8002aa8 <TIMER_run_us+0x280>)
 800287c:	69db      	ldr	r3, [r3, #28]
 800287e:	f003 0301 	and.w	r3, r3, #1
 8002882:	61bb      	str	r3, [r7, #24]
 8002884:	69bb      	ldr	r3, [r7, #24]
			break;
 8002886:	e01a      	b.n	80028be <TIMER_run_us+0x96>
		case TIMER3_ID:
			__HAL_RCC_TIM3_CLK_ENABLE();
 8002888:	4b87      	ldr	r3, [pc, #540]	; (8002aa8 <TIMER_run_us+0x280>)
 800288a:	69db      	ldr	r3, [r3, #28]
 800288c:	4a86      	ldr	r2, [pc, #536]	; (8002aa8 <TIMER_run_us+0x280>)
 800288e:	f043 0302 	orr.w	r3, r3, #2
 8002892:	61d3      	str	r3, [r2, #28]
 8002894:	4b84      	ldr	r3, [pc, #528]	; (8002aa8 <TIMER_run_us+0x280>)
 8002896:	69db      	ldr	r3, [r3, #28]
 8002898:	f003 0302 	and.w	r3, r3, #2
 800289c:	617b      	str	r3, [r7, #20]
 800289e:	697b      	ldr	r3, [r7, #20]
			break;
 80028a0:	e00d      	b.n	80028be <TIMER_run_us+0x96>
		case TIMER4_ID:
			__HAL_RCC_TIM4_CLK_ENABLE();
 80028a2:	4b81      	ldr	r3, [pc, #516]	; (8002aa8 <TIMER_run_us+0x280>)
 80028a4:	69db      	ldr	r3, [r3, #28]
 80028a6:	4a80      	ldr	r2, [pc, #512]	; (8002aa8 <TIMER_run_us+0x280>)
 80028a8:	f043 0304 	orr.w	r3, r3, #4
 80028ac:	61d3      	str	r3, [r2, #28]
 80028ae:	4b7e      	ldr	r3, [pc, #504]	; (8002aa8 <TIMER_run_us+0x280>)
 80028b0:	69db      	ldr	r3, [r3, #28]
 80028b2:	f003 0304 	and.w	r3, r3, #4
 80028b6:	613b      	str	r3, [r7, #16]
 80028b8:	693b      	ldr	r3, [r7, #16]
			break;
 80028ba:	e000      	b.n	80028be <TIMER_run_us+0x96>
		default:
			break;
 80028bc:	bf00      	nop
	}



	// Time base configuration
	TIMER_HandleStructure[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance  notre gestionnaire (Handle)
 80028be:	7bfa      	ldrb	r2, [r7, #15]
 80028c0:	7bfb      	ldrb	r3, [r7, #15]
 80028c2:	497a      	ldr	r1, [pc, #488]	; (8002aac <TIMER_run_us+0x284>)
 80028c4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80028c8:	4979      	ldr	r1, [pc, #484]	; (8002ab0 <TIMER_run_us+0x288>)
 80028ca:	019b      	lsls	r3, r3, #6
 80028cc:	440b      	add	r3, r1
 80028ce:	601a      	str	r2, [r3, #0]

	//On dtermine la frquence des vnements compts par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
 80028d0:	7bfb      	ldrb	r3, [r7, #15]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d10d      	bne.n	80028f2 <TIMER_run_us+0xca>
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 80028d6:	f002 ff0f 	bl	80056f8 <HAL_RCC_GetPCLK2Freq>
 80028da:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 80028dc:	4b72      	ldr	r3, [pc, #456]	; (8002aa8 <TIMER_run_us+0x280>)
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	0adb      	lsrs	r3, r3, #11
 80028e2:	f003 0307 	and.w	r3, r3, #7
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d010      	beq.n	800290c <TIMER_run_us+0xe4>
			freq *= 2;
 80028ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80028ec:	005b      	lsls	r3, r3, #1
 80028ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 80028f0:	e00c      	b.n	800290c <TIMER_run_us+0xe4>
	}
	else
	{
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
 80028f2:	f002 feed 	bl	80056d0 <HAL_RCC_GetPCLK1Freq>
 80028f6:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 80028f8:	4b6b      	ldr	r3, [pc, #428]	; (8002aa8 <TIMER_run_us+0x280>)
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	0a1b      	lsrs	r3, r3, #8
 80028fe:	f003 0307 	and.w	r3, r3, #7
 8002902:	2b00      	cmp	r3, #0
 8002904:	d002      	beq.n	800290c <TIMER_run_us+0xe4>
			freq *= 2;
 8002906:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002908:	005b      	lsls	r3, r3, #1
 800290a:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 800290c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800290e:	461a      	mov	r2, r3
 8002910:	f04f 0300 	mov.w	r3, #0
 8002914:	a162      	add	r1, pc, #392	; (adr r1, 8002aa0 <TIMER_run_us+0x278>)
 8002916:	e9d1 0100 	ldrd	r0, r1, [r1]
 800291a:	f7fe f8b5 	bl	8000a88 <__aeabi_ldivmod>
 800291e:	4602      	mov	r2, r0
 8002920:	460b      	mov	r3, r1
 8002922:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 8002926:	68bb      	ldr	r3, [r7, #8]
 8002928:	461c      	mov	r4, r3
 800292a:	f04f 0500 	mov.w	r5, #0
 800292e:	4622      	mov	r2, r4
 8002930:	462b      	mov	r3, r5
 8002932:	f04f 0000 	mov.w	r0, #0
 8002936:	f04f 0100 	mov.w	r1, #0
 800293a:	0159      	lsls	r1, r3, #5
 800293c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002940:	0150      	lsls	r0, r2, #5
 8002942:	4602      	mov	r2, r0
 8002944:	460b      	mov	r3, r1
 8002946:	1b12      	subs	r2, r2, r4
 8002948:	eb63 0305 	sbc.w	r3, r3, r5
 800294c:	f04f 0000 	mov.w	r0, #0
 8002950:	f04f 0100 	mov.w	r1, #0
 8002954:	0259      	lsls	r1, r3, #9
 8002956:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800295a:	0250      	lsls	r0, r2, #9
 800295c:	4602      	mov	r2, r0
 800295e:	460b      	mov	r3, r1
 8002960:	1912      	adds	r2, r2, r4
 8002962:	eb45 0303 	adc.w	r3, r5, r3
 8002966:	f04f 0000 	mov.w	r0, #0
 800296a:	f04f 0100 	mov.w	r1, #0
 800296e:	0199      	lsls	r1, r3, #6
 8002970:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 8002974:	0190      	lsls	r0, r2, #6
 8002976:	1a80      	subs	r0, r0, r2
 8002978:	eb61 0103 	sbc.w	r1, r1, r3
 800297c:	eb10 0804 	adds.w	r8, r0, r4
 8002980:	eb41 0905 	adc.w	r9, r1, r5
 8002984:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002988:	4640      	mov	r0, r8
 800298a:	4649      	mov	r1, r9
 800298c:	f7fe f8cc 	bl	8000b28 <__aeabi_uldivmod>
 8002990:	4602      	mov	r2, r0
 8002992:	460b      	mov	r3, r1
 8002994:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	if(period > 65536)
 8002998:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800299c:	2b00      	cmp	r3, #0
 800299e:	bf08      	it	eq
 80029a0:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 80029a4:	d329      	bcc.n	80029fa <TIMER_run_us+0x1d2>
	{
		uint32_t prescaler = 1;
 80029a6:	2301      	movs	r3, #1
 80029a8:	62fb      	str	r3, [r7, #44]	; 0x2c
		while(period > 65536)
 80029aa:	e00e      	b.n	80029ca <TIMER_run_us+0x1a2>
		{
			prescaler *= 2;
 80029ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029ae:	005b      	lsls	r3, r3, #1
 80029b0:	62fb      	str	r3, [r7, #44]	; 0x2c
			period /= 2;
 80029b2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80029b6:	f04f 0200 	mov.w	r2, #0
 80029ba:	f04f 0300 	mov.w	r3, #0
 80029be:	0842      	lsrs	r2, r0, #1
 80029c0:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 80029c4:	084b      	lsrs	r3, r1, #1
 80029c6:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		while(period > 65536)
 80029ca:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	bf08      	it	eq
 80029d2:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 80029d6:	d2e9      	bcs.n	80029ac <TIMER_run_us+0x184>
		}
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit tre enregistr avec un offset de -1.
 80029d8:	7bfb      	ldrb	r3, [r7, #15]
 80029da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80029dc:	3a01      	subs	r2, #1
 80029de:	4934      	ldr	r1, [pc, #208]	; (8002ab0 <TIMER_run_us+0x288>)
 80029e0:	019b      	lsls	r3, r3, #6
 80029e2:	440b      	add	r3, r1
 80029e4:	3304      	adds	r3, #4
 80029e6:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0  period-1
 80029e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80029ea:	7bfb      	ldrb	r3, [r7, #15]
 80029ec:	3a01      	subs	r2, #1
 80029ee:	4930      	ldr	r1, [pc, #192]	; (8002ab0 <TIMER_run_us+0x288>)
 80029f0:	019b      	lsls	r3, r3, #6
 80029f2:	440b      	add	r3, r1
 80029f4:	330c      	adds	r3, #12
 80029f6:	601a      	str	r2, [r3, #0]
 80029f8:	e00e      	b.n	8002a18 <TIMER_run_us+0x1f0>
	}
	else
	{
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= 0;
 80029fa:	7bfb      	ldrb	r3, [r7, #15]
 80029fc:	4a2c      	ldr	r2, [pc, #176]	; (8002ab0 <TIMER_run_us+0x288>)
 80029fe:	019b      	lsls	r3, r3, #6
 8002a00:	4413      	add	r3, r2
 8002a02:	3304      	adds	r3, #4
 8002a04:	2200      	movs	r2, #0
 8002a06:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)period - 1;
 8002a08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a0a:	7bfb      	ldrb	r3, [r7, #15]
 8002a0c:	3a01      	subs	r2, #1
 8002a0e:	4928      	ldr	r1, [pc, #160]	; (8002ab0 <TIMER_run_us+0x288>)
 8002a10:	019b      	lsls	r3, r3, #6
 8002a12:	440b      	add	r3, r1
 8002a14:	330c      	adds	r3, #12
 8002a16:	601a      	str	r2, [r3, #0]
	}

	TIMER_HandleStructure[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a18:	7bfb      	ldrb	r3, [r7, #15]
 8002a1a:	4a25      	ldr	r2, [pc, #148]	; (8002ab0 <TIMER_run_us+0x288>)
 8002a1c:	019b      	lsls	r3, r3, #6
 8002a1e:	4413      	add	r3, r2
 8002a20:	3310      	adds	r3, #16
 8002a22:	2200      	movs	r2, #0
 8002a24:	601a      	str	r2, [r3, #0]
	TIMER_HandleStructure[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a26:	7bfb      	ldrb	r3, [r7, #15]
 8002a28:	4a21      	ldr	r2, [pc, #132]	; (8002ab0 <TIMER_run_us+0x288>)
 8002a2a:	019b      	lsls	r3, r3, #6
 8002a2c:	4413      	add	r3, r2
 8002a2e:	3308      	adds	r3, #8
 8002a30:	2200      	movs	r2, #0
 8002a32:	601a      	str	r2, [r3, #0]

	// On applique les paramtres d'initialisation
	HAL_TIM_Base_Init(&TIMER_HandleStructure[timer_id]);
 8002a34:	7bfb      	ldrb	r3, [r7, #15]
 8002a36:	019b      	lsls	r3, r3, #6
 8002a38:	4a1d      	ldr	r2, [pc, #116]	; (8002ab0 <TIMER_run_us+0x288>)
 8002a3a:	4413      	add	r3, r2
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f003 f8e5 	bl	8005c0c <HAL_TIM_Base_Init>

	if(enable_irq)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d011      	beq.n	8002a6c <TIMER_run_us+0x244>
	{
		//acquittement des IT
		clear_it_status(timer_id);
 8002a48:	7bfb      	ldrb	r3, [r7, #15]
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f000 f8ee 	bl	8002c2c <clear_it_status>
		// On fixe les priorits des interruptions du timer PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 8002a50:	7bfb      	ldrb	r3, [r7, #15]
 8002a52:	4a18      	ldr	r2, [pc, #96]	; (8002ab4 <TIMER_run_us+0x28c>)
 8002a54:	56d3      	ldrsb	r3, [r2, r3]
 8002a56:	2201      	movs	r2, #1
 8002a58:	2104      	movs	r1, #4
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f001 fef1 	bl	8004842 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 8002a60:	7bfb      	ldrb	r3, [r7, #15]
 8002a62:	4a14      	ldr	r2, [pc, #80]	; (8002ab4 <TIMER_run_us+0x28c>)
 8002a64:	56d3      	ldrsb	r3, [r2, r3]
 8002a66:	4618      	mov	r0, r3
 8002a68:	f001 ff07 	bl	800487a <HAL_NVIC_EnableIRQ>
	}

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&TIMER_HandleStructure[timer_id]);
 8002a6c:	7bfb      	ldrb	r3, [r7, #15]
 8002a6e:	019b      	lsls	r3, r3, #6
 8002a70:	4a0f      	ldr	r2, [pc, #60]	; (8002ab0 <TIMER_run_us+0x288>)
 8002a72:	4413      	add	r3, r2
 8002a74:	4618      	mov	r0, r3
 8002a76:	f003 f8fd 	bl	8005c74 <HAL_TIM_Base_Start_IT>

	// On lance le timer
	__HAL_TIM_ENABLE(&TIMER_HandleStructure[timer_id]);
 8002a7a:	7bfb      	ldrb	r3, [r7, #15]
 8002a7c:	4a0c      	ldr	r2, [pc, #48]	; (8002ab0 <TIMER_run_us+0x288>)
 8002a7e:	019b      	lsls	r3, r3, #6
 8002a80:	4413      	add	r3, r2
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	681a      	ldr	r2, [r3, #0]
 8002a86:	7bfb      	ldrb	r3, [r7, #15]
 8002a88:	4909      	ldr	r1, [pc, #36]	; (8002ab0 <TIMER_run_us+0x288>)
 8002a8a:	019b      	lsls	r3, r3, #6
 8002a8c:	440b      	add	r3, r1
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f042 0201 	orr.w	r2, r2, #1
 8002a94:	601a      	str	r2, [r3, #0]
}
 8002a96:	bf00      	nop
 8002a98:	3740      	adds	r7, #64	; 0x40
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002aa0:	d4a51000 	.word	0xd4a51000
 8002aa4:	000000e8 	.word	0x000000e8
 8002aa8:	40021000 	.word	0x40021000
 8002aac:	2000003c 	.word	0x2000003c
 8002ab0:	20000c4c 	.word	0x20000c4c
 8002ab4:	0800cf90 	.word	0x0800cf90

08002ab8 <TIMER_read>:

uint16_t TIMER_read(timer_id_e timer_id)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b083      	sub	sp, #12
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	4603      	mov	r3, r0
 8002ac0:	71fb      	strb	r3, [r7, #7]
	return (uint16_t)(__HAL_TIM_GET_COUNTER(&TIMER_HandleStructure[timer_id]));
 8002ac2:	79fb      	ldrb	r3, [r7, #7]
 8002ac4:	4a05      	ldr	r2, [pc, #20]	; (8002adc <TIMER_read+0x24>)
 8002ac6:	019b      	lsls	r3, r3, #6
 8002ac8:	4413      	add	r3, r2
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ace:	b29b      	uxth	r3, r3
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	370c      	adds	r7, #12
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bc80      	pop	{r7}
 8002ad8:	4770      	bx	lr
 8002ada:	bf00      	nop
 8002adc:	20000c4c 	.word	0x20000c4c

08002ae0 <TIMER_set_period>:
	__HAL_TIM_SET_COUNTER(&TIMER_HandleStructure[timer_id], counter);
}


void TIMER_set_period(timer_id_e timer_id, uint16_t period)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b083      	sub	sp, #12
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	460a      	mov	r2, r1
 8002aea:	71fb      	strb	r3, [r7, #7]
 8002aec:	4613      	mov	r3, r2
 8002aee:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_AUTORELOAD(&TIMER_HandleStructure[timer_id], period - 1);
 8002af0:	88bb      	ldrh	r3, [r7, #4]
 8002af2:	1e59      	subs	r1, r3, #1
 8002af4:	79fb      	ldrb	r3, [r7, #7]
 8002af6:	4a0a      	ldr	r2, [pc, #40]	; (8002b20 <TIMER_set_period+0x40>)
 8002af8:	019b      	lsls	r3, r3, #6
 8002afa:	4413      	add	r3, r2
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	460a      	mov	r2, r1
 8002b00:	62da      	str	r2, [r3, #44]	; 0x2c
 8002b02:	88bb      	ldrh	r3, [r7, #4]
 8002b04:	1e5a      	subs	r2, r3, #1
 8002b06:	79fb      	ldrb	r3, [r7, #7]
 8002b08:	4611      	mov	r1, r2
 8002b0a:	4a05      	ldr	r2, [pc, #20]	; (8002b20 <TIMER_set_period+0x40>)
 8002b0c:	019b      	lsls	r3, r3, #6
 8002b0e:	4413      	add	r3, r2
 8002b10:	330c      	adds	r3, #12
 8002b12:	6019      	str	r1, [r3, #0]
}
 8002b14:	bf00      	nop
 8002b16:	370c      	adds	r7, #12
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bc80      	pop	{r7}
 8002b1c:	4770      	bx	lr
 8002b1e:	bf00      	nop
 8002b20:	20000c4c 	.word	0x20000c4c

08002b24 <TIMER_set_prescaler>:

void TIMER_set_prescaler(timer_id_e timer_id, uint16_t prescaler)
{
 8002b24:	b480      	push	{r7}
 8002b26:	b083      	sub	sp, #12
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	460a      	mov	r2, r1
 8002b2e:	71fb      	strb	r3, [r7, #7]
 8002b30:	4613      	mov	r3, r2
 8002b32:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_PRESCALER(&TIMER_HandleStructure[timer_id], prescaler - 1);
 8002b34:	88bb      	ldrh	r3, [r7, #4]
 8002b36:	1e59      	subs	r1, r3, #1
 8002b38:	79fb      	ldrb	r3, [r7, #7]
 8002b3a:	4a05      	ldr	r2, [pc, #20]	; (8002b50 <TIMER_set_prescaler+0x2c>)
 8002b3c:	019b      	lsls	r3, r3, #6
 8002b3e:	4413      	add	r3, r2
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	460a      	mov	r2, r1
 8002b44:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002b46:	bf00      	nop
 8002b48:	370c      	adds	r7, #12
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bc80      	pop	{r7}
 8002b4e:	4770      	bx	lr
 8002b50:	20000c4c 	.word	0x20000c4c

08002b54 <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 8002b54:	b480      	push	{r7}
 8002b56:	af00      	add	r7, sp, #0

}
 8002b58:	bf00      	nop
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bc80      	pop	{r7}
 8002b5e:	4770      	bx	lr

08002b60 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 8002b60:	b480      	push	{r7}
 8002b62:	af00      	add	r7, sp, #0

}
 8002b64:	bf00      	nop
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bc80      	pop	{r7}
 8002b6a:	4770      	bx	lr

08002b6c <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	af00      	add	r7, sp, #0

}
 8002b70:	bf00      	nop
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bc80      	pop	{r7}
 8002b76:	4770      	bx	lr

08002b78 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	af00      	add	r7, sp, #0

}
 8002b7c:	bf00      	nop
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bc80      	pop	{r7}
 8002b82:	4770      	bx	lr

08002b84 <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 8002b84:	b580      	push	{r7, lr}
 8002b86:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002b88:	4b07      	ldr	r3, [pc, #28]	; (8002ba8 <TIM1_UP_IRQHandler+0x24>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	68db      	ldr	r3, [r3, #12]
 8002b8e:	f003 0301 	and.w	r3, r3, #1
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d106      	bne.n	8002ba4 <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002b96:	4b04      	ldr	r3, [pc, #16]	; (8002ba8 <TIM1_UP_IRQHandler+0x24>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f06f 0201 	mvn.w	r2, #1
 8002b9e:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002ba0:	f7ff ffd8 	bl	8002b54 <TIMER1_user_handler_it>
	}
}
 8002ba4:	bf00      	nop
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	20000c4c 	.word	0x20000c4c

08002bac <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8002bac:	b580      	push	{r7, lr}
 8002bae:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002bb0:	4b07      	ldr	r3, [pc, #28]	; (8002bd0 <TIM2_IRQHandler+0x24>)
 8002bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb4:	68db      	ldr	r3, [r3, #12]
 8002bb6:	f003 0301 	and.w	r3, r3, #1
 8002bba:	2b01      	cmp	r3, #1
 8002bbc:	d106      	bne.n	8002bcc <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002bbe:	4b04      	ldr	r3, [pc, #16]	; (8002bd0 <TIM2_IRQHandler+0x24>)
 8002bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc2:	f06f 0201 	mvn.w	r2, #1
 8002bc6:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002bc8:	f7ff ffca 	bl	8002b60 <TIMER2_user_handler_it>
	}
}
 8002bcc:	bf00      	nop
 8002bce:	bd80      	pop	{r7, pc}
 8002bd0:	20000c4c 	.word	0x20000c4c

08002bd4 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002bd8:	4b08      	ldr	r3, [pc, #32]	; (8002bfc <TIM3_IRQHandler+0x28>)
 8002bda:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002bde:	68db      	ldr	r3, [r3, #12]
 8002be0:	f003 0301 	and.w	r3, r3, #1
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	d107      	bne.n	8002bf8 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002be8:	4b04      	ldr	r3, [pc, #16]	; (8002bfc <TIM3_IRQHandler+0x28>)
 8002bea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002bee:	f06f 0201 	mvn.w	r2, #1
 8002bf2:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002bf4:	f7ff ffba 	bl	8002b6c <TIMER3_user_handler_it>
	}
}
 8002bf8:	bf00      	nop
 8002bfa:	bd80      	pop	{r7, pc}
 8002bfc:	20000c4c 	.word	0x20000c4c

08002c00 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8002c00:	b580      	push	{r7, lr}
 8002c02:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002c04:	4b08      	ldr	r3, [pc, #32]	; (8002c28 <TIM4_IRQHandler+0x28>)
 8002c06:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002c0a:	68db      	ldr	r3, [r3, #12]
 8002c0c:	f003 0301 	and.w	r3, r3, #1
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	d107      	bne.n	8002c24 <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002c14:	4b04      	ldr	r3, [pc, #16]	; (8002c28 <TIM4_IRQHandler+0x28>)
 8002c16:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002c1a:	f06f 0201 	mvn.w	r2, #1
 8002c1e:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002c20:	f7ff ffaa 	bl	8002b78 <TIMER4_user_handler_it>
	}
}
 8002c24:	bf00      	nop
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	20000c4c 	.word	0x20000c4c

08002c2c <clear_it_status>:
 * 			
 * @func 	void clear_it_status(void)
 * @pre 	Le timer a ete initialise
 * @post	Le timer est acquit
 */
void clear_it_status(timer_id_e timer_id){
 8002c2c:	b480      	push	{r7}
 8002c2e:	b083      	sub	sp, #12
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	4603      	mov	r3, r0
 8002c34:	71fb      	strb	r3, [r7, #7]
	switch(timer_id)
 8002c36:	79fb      	ldrb	r3, [r7, #7]
 8002c38:	2b03      	cmp	r3, #3
 8002c3a:	d825      	bhi.n	8002c88 <clear_it_status+0x5c>
 8002c3c:	a201      	add	r2, pc, #4	; (adr r2, 8002c44 <clear_it_status+0x18>)
 8002c3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c42:	bf00      	nop
 8002c44:	08002c55 	.word	0x08002c55
 8002c48:	08002c61 	.word	0x08002c61
 8002c4c:	08002c6d 	.word	0x08002c6d
 8002c50:	08002c7b 	.word	0x08002c7b
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);
 8002c54:	4b0f      	ldr	r3, [pc, #60]	; (8002c94 <clear_it_status+0x68>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f06f 0201 	mvn.w	r2, #1
 8002c5c:	611a      	str	r2, [r3, #16]
			break;
 8002c5e:	e014      	b.n	8002c8a <clear_it_status+0x5e>
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);
 8002c60:	4b0c      	ldr	r3, [pc, #48]	; (8002c94 <clear_it_status+0x68>)
 8002c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c64:	f06f 0201 	mvn.w	r2, #1
 8002c68:	611a      	str	r2, [r3, #16]
			break;
 8002c6a:	e00e      	b.n	8002c8a <clear_it_status+0x5e>
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);
 8002c6c:	4b09      	ldr	r3, [pc, #36]	; (8002c94 <clear_it_status+0x68>)
 8002c6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002c72:	f06f 0201 	mvn.w	r2, #1
 8002c76:	611a      	str	r2, [r3, #16]
			break;
 8002c78:	e007      	b.n	8002c8a <clear_it_status+0x5e>
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002c7a:	4b06      	ldr	r3, [pc, #24]	; (8002c94 <clear_it_status+0x68>)
 8002c7c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002c80:	f06f 0201 	mvn.w	r2, #1
 8002c84:	611a      	str	r2, [r3, #16]
			break;
 8002c86:	e000      	b.n	8002c8a <clear_it_status+0x5e>
		default:
			break;
 8002c88:	bf00      	nop

	}
}
 8002c8a:	bf00      	nop
 8002c8c:	370c      	adds	r7, #12
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bc80      	pop	{r7}
 8002c92:	4770      	bx	lr
 8002c94:	20000c4c 	.word	0x20000c4c

08002c98 <__NVIC_EnableIRQ>:
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b083      	sub	sp, #12
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ca2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	db0b      	blt.n	8002cc2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002caa:	79fb      	ldrb	r3, [r7, #7]
 8002cac:	f003 021f 	and.w	r2, r3, #31
 8002cb0:	4906      	ldr	r1, [pc, #24]	; (8002ccc <__NVIC_EnableIRQ+0x34>)
 8002cb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cb6:	095b      	lsrs	r3, r3, #5
 8002cb8:	2001      	movs	r0, #1
 8002cba:	fa00 f202 	lsl.w	r2, r0, r2
 8002cbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002cc2:	bf00      	nop
 8002cc4:	370c      	adds	r7, #12
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bc80      	pop	{r7}
 8002cca:	4770      	bx	lr
 8002ccc:	e000e100 	.word	0xe000e100

08002cd0 <__NVIC_DisableIRQ>:
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b083      	sub	sp, #12
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	db12      	blt.n	8002d08 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ce2:	79fb      	ldrb	r3, [r7, #7]
 8002ce4:	f003 021f 	and.w	r2, r3, #31
 8002ce8:	490a      	ldr	r1, [pc, #40]	; (8002d14 <__NVIC_DisableIRQ+0x44>)
 8002cea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cee:	095b      	lsrs	r3, r3, #5
 8002cf0:	2001      	movs	r0, #1
 8002cf2:	fa00 f202 	lsl.w	r2, r0, r2
 8002cf6:	3320      	adds	r3, #32
 8002cf8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002cfc:	f3bf 8f4f 	dsb	sy
}
 8002d00:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002d02:	f3bf 8f6f 	isb	sy
}
 8002d06:	bf00      	nop
}
 8002d08:	bf00      	nop
 8002d0a:	370c      	adds	r7, #12
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bc80      	pop	{r7}
 8002d10:	4770      	bx	lr
 8002d12:	bf00      	nop
 8002d14:	e000e100 	.word	0xe000e100

08002d18 <__NVIC_SystemReset>:
{
 8002d18:	b480      	push	{r7}
 8002d1a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8002d1c:	f3bf 8f4f 	dsb	sy
}
 8002d20:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002d22:	4b06      	ldr	r3, [pc, #24]	; (8002d3c <__NVIC_SystemReset+0x24>)
 8002d24:	68db      	ldr	r3, [r3, #12]
 8002d26:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002d2a:	4904      	ldr	r1, [pc, #16]	; (8002d3c <__NVIC_SystemReset+0x24>)
 8002d2c:	4b04      	ldr	r3, [pc, #16]	; (8002d40 <__NVIC_SystemReset+0x28>)
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002d32:	f3bf 8f4f 	dsb	sy
}
 8002d36:	bf00      	nop
    __NOP();
 8002d38:	bf00      	nop
 8002d3a:	e7fd      	b.n	8002d38 <__NVIC_SystemReset+0x20>
 8002d3c:	e000ed00 	.word	0xe000ed00
 8002d40:	05fa0004 	.word	0x05fa0004

08002d44 <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b082      	sub	sp, #8
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	6039      	str	r1, [r7, #0]
 8002d4e:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002d56:	d806      	bhi.n	8002d66 <UART_init+0x22>
 8002d58:	4a56      	ldr	r2, [pc, #344]	; (8002eb4 <UART_init+0x170>)
 8002d5a:	218a      	movs	r1, #138	; 0x8a
 8002d5c:	4856      	ldr	r0, [pc, #344]	; (8002eb8 <UART_init+0x174>)
 8002d5e:	f003 feeb 	bl	8006b38 <printf>
 8002d62:	f7ff ffd9 	bl	8002d18 <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 8002d66:	79fb      	ldrb	r3, [r7, #7]
 8002d68:	2b02      	cmp	r3, #2
 8002d6a:	d906      	bls.n	8002d7a <UART_init+0x36>
 8002d6c:	4a53      	ldr	r2, [pc, #332]	; (8002ebc <UART_init+0x178>)
 8002d6e:	218b      	movs	r1, #139	; 0x8b
 8002d70:	4851      	ldr	r0, [pc, #324]	; (8002eb8 <UART_init+0x174>)
 8002d72:	f003 fee1 	bl	8006b38 <printf>
 8002d76:	f7ff ffcf 	bl	8002d18 <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 8002d7a:	79fb      	ldrb	r3, [r7, #7]
 8002d7c:	4a50      	ldr	r2, [pc, #320]	; (8002ec0 <UART_init+0x17c>)
 8002d7e:	2100      	movs	r1, #0
 8002d80:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 8002d84:	79fb      	ldrb	r3, [r7, #7]
 8002d86:	4a4f      	ldr	r2, [pc, #316]	; (8002ec4 <UART_init+0x180>)
 8002d88:	2100      	movs	r1, #0
 8002d8a:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 8002d8c:	79fb      	ldrb	r3, [r7, #7]
 8002d8e:	4a4e      	ldr	r2, [pc, #312]	; (8002ec8 <UART_init+0x184>)
 8002d90:	2100      	movs	r1, #0
 8002d92:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 8002d96:	79fa      	ldrb	r2, [r7, #7]
 8002d98:	79fb      	ldrb	r3, [r7, #7]
 8002d9a:	494c      	ldr	r1, [pc, #304]	; (8002ecc <UART_init+0x188>)
 8002d9c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002da0:	494b      	ldr	r1, [pc, #300]	; (8002ed0 <UART_init+0x18c>)
 8002da2:	019b      	lsls	r3, r3, #6
 8002da4:	440b      	add	r3, r1
 8002da6:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 8002da8:	79fb      	ldrb	r3, [r7, #7]
 8002daa:	4a49      	ldr	r2, [pc, #292]	; (8002ed0 <UART_init+0x18c>)
 8002dac:	019b      	lsls	r3, r3, #6
 8002dae:	4413      	add	r3, r2
 8002db0:	3304      	adds	r3, #4
 8002db2:	683a      	ldr	r2, [r7, #0]
 8002db4:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 8002db6:	79fb      	ldrb	r3, [r7, #7]
 8002db8:	4a45      	ldr	r2, [pc, #276]	; (8002ed0 <UART_init+0x18c>)
 8002dba:	019b      	lsls	r3, r3, #6
 8002dbc:	4413      	add	r3, r2
 8002dbe:	3308      	adds	r3, #8
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 8002dc4:	79fb      	ldrb	r3, [r7, #7]
 8002dc6:	4a42      	ldr	r2, [pc, #264]	; (8002ed0 <UART_init+0x18c>)
 8002dc8:	019b      	lsls	r3, r3, #6
 8002dca:	4413      	add	r3, r2
 8002dcc:	330c      	adds	r3, #12
 8002dce:	2200      	movs	r2, #0
 8002dd0:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 8002dd2:	79fb      	ldrb	r3, [r7, #7]
 8002dd4:	4a3e      	ldr	r2, [pc, #248]	; (8002ed0 <UART_init+0x18c>)
 8002dd6:	019b      	lsls	r3, r3, #6
 8002dd8:	4413      	add	r3, r2
 8002dda:	3310      	adds	r3, #16
 8002ddc:	2200      	movs	r2, #0
 8002dde:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 8002de0:	79fb      	ldrb	r3, [r7, #7]
 8002de2:	4a3b      	ldr	r2, [pc, #236]	; (8002ed0 <UART_init+0x18c>)
 8002de4:	019b      	lsls	r3, r3, #6
 8002de6:	4413      	add	r3, r2
 8002de8:	3318      	adds	r3, #24
 8002dea:	2200      	movs	r2, #0
 8002dec:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 8002dee:	79fb      	ldrb	r3, [r7, #7]
 8002df0:	4a37      	ldr	r2, [pc, #220]	; (8002ed0 <UART_init+0x18c>)
 8002df2:	019b      	lsls	r3, r3, #6
 8002df4:	4413      	add	r3, r2
 8002df6:	3314      	adds	r3, #20
 8002df8:	220c      	movs	r2, #12
 8002dfa:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 8002dfc:	79fb      	ldrb	r3, [r7, #7]
 8002dfe:	4a34      	ldr	r2, [pc, #208]	; (8002ed0 <UART_init+0x18c>)
 8002e00:	019b      	lsls	r3, r3, #6
 8002e02:	4413      	add	r3, r2
 8002e04:	331c      	adds	r3, #28
 8002e06:	2200      	movs	r2, #0
 8002e08:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 8002e0a:	79fb      	ldrb	r3, [r7, #7]
 8002e0c:	019b      	lsls	r3, r3, #6
 8002e0e:	4a30      	ldr	r2, [pc, #192]	; (8002ed0 <UART_init+0x18c>)
 8002e10:	4413      	add	r3, r2
 8002e12:	4618      	mov	r0, r3
 8002e14:	f002 ffb4 	bl	8005d80 <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 8002e18:	79fb      	ldrb	r3, [r7, #7]
 8002e1a:	4a2d      	ldr	r2, [pc, #180]	; (8002ed0 <UART_init+0x18c>)
 8002e1c:	019b      	lsls	r3, r3, #6
 8002e1e:	4413      	add	r3, r2
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	68da      	ldr	r2, [r3, #12]
 8002e24:	79fb      	ldrb	r3, [r7, #7]
 8002e26:	492a      	ldr	r1, [pc, #168]	; (8002ed0 <UART_init+0x18c>)
 8002e28:	019b      	lsls	r3, r3, #6
 8002e2a:	440b      	add	r3, r1
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002e32:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 8002e34:	79fb      	ldrb	r3, [r7, #7]
 8002e36:	4a27      	ldr	r2, [pc, #156]	; (8002ed4 <UART_init+0x190>)
 8002e38:	56d3      	ldrsb	r3, [r2, r3]
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	2101      	movs	r1, #1
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f001 fcff 	bl	8004842 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002e44:	79fb      	ldrb	r3, [r7, #7]
 8002e46:	4a23      	ldr	r2, [pc, #140]	; (8002ed4 <UART_init+0x190>)
 8002e48:	56d3      	ldrsb	r3, [r2, r3]
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f001 fd15 	bl	800487a <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 8002e50:	79fb      	ldrb	r3, [r7, #7]
 8002e52:	019b      	lsls	r3, r3, #6
 8002e54:	4a1e      	ldr	r2, [pc, #120]	; (8002ed0 <UART_init+0x18c>)
 8002e56:	1898      	adds	r0, r3, r2
 8002e58:	79fb      	ldrb	r3, [r7, #7]
 8002e5a:	79fa      	ldrb	r2, [r7, #7]
 8002e5c:	4919      	ldr	r1, [pc, #100]	; (8002ec4 <UART_init+0x180>)
 8002e5e:	5c8a      	ldrb	r2, [r1, r2]
 8002e60:	01db      	lsls	r3, r3, #7
 8002e62:	4413      	add	r3, r2
 8002e64:	4a1c      	ldr	r2, [pc, #112]	; (8002ed8 <UART_init+0x194>)
 8002e66:	4413      	add	r3, r2
 8002e68:	2201      	movs	r2, #1
 8002e6a:	4619      	mov	r1, r3
 8002e6c:	f003 f819 	bl	8005ea2 <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 8002e70:	4b1a      	ldr	r3, [pc, #104]	; (8002edc <UART_init+0x198>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	6898      	ldr	r0, [r3, #8]
 8002e76:	2300      	movs	r3, #0
 8002e78:	2202      	movs	r2, #2
 8002e7a:	2100      	movs	r1, #0
 8002e7c:	f003 fe6e 	bl	8006b5c <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 8002e80:	4b16      	ldr	r3, [pc, #88]	; (8002edc <UART_init+0x198>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	68d8      	ldr	r0, [r3, #12]
 8002e86:	2300      	movs	r3, #0
 8002e88:	2202      	movs	r2, #2
 8002e8a:	2100      	movs	r1, #0
 8002e8c:	f003 fe66 	bl	8006b5c <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 8002e90:	4b12      	ldr	r3, [pc, #72]	; (8002edc <UART_init+0x198>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	6858      	ldr	r0, [r3, #4]
 8002e96:	2300      	movs	r3, #0
 8002e98:	2202      	movs	r2, #2
 8002e9a:	2100      	movs	r1, #0
 8002e9c:	f003 fe5e 	bl	8006b5c <setvbuf>

	uart_initialized[uart_id] = TRUE;
 8002ea0:	79fb      	ldrb	r3, [r7, #7]
 8002ea2:	4a0f      	ldr	r2, [pc, #60]	; (8002ee0 <UART_init+0x19c>)
 8002ea4:	2101      	movs	r1, #1
 8002ea6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8002eaa:	bf00      	nop
 8002eac:	3708      	adds	r7, #8
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}
 8002eb2:	bf00      	nop
 8002eb4:	0800ccf0 	.word	0x0800ccf0
 8002eb8:	0800cd00 	.word	0x0800cd00
 8002ebc:	0800cd3c 	.word	0x0800cd3c
 8002ec0:	20000f90 	.word	0x20000f90
 8002ec4:	20000f8c 	.word	0x20000f8c
 8002ec8:	20000f9c 	.word	0x20000f9c
 8002ecc:	2000004c 	.word	0x2000004c
 8002ed0:	20000d4c 	.word	0x20000d4c
 8002ed4:	0800cf94 	.word	0x0800cf94
 8002ed8:	20000e0c 	.word	0x20000e0c
 8002edc:	20000080 	.word	0x20000080
 8002ee0:	20000fa8 	.word	0x20000fa8

08002ee4 <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b082      	sub	sp, #8
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	4603      	mov	r3, r0
 8002eec:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 8002eee:	79fb      	ldrb	r3, [r7, #7]
 8002ef0:	2b02      	cmp	r3, #2
 8002ef2:	d906      	bls.n	8002f02 <UART_data_ready+0x1e>
 8002ef4:	4a07      	ldr	r2, [pc, #28]	; (8002f14 <UART_data_ready+0x30>)
 8002ef6:	21c8      	movs	r1, #200	; 0xc8
 8002ef8:	4807      	ldr	r0, [pc, #28]	; (8002f18 <UART_data_ready+0x34>)
 8002efa:	f003 fe1d 	bl	8006b38 <printf>
 8002efe:	f7ff ff0b 	bl	8002d18 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 8002f02:	79fb      	ldrb	r3, [r7, #7]
 8002f04:	4a05      	ldr	r2, [pc, #20]	; (8002f1c <UART_data_ready+0x38>)
 8002f06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	3708      	adds	r7, #8
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}
 8002f12:	bf00      	nop
 8002f14:	0800cd3c 	.word	0x0800cd3c
 8002f18:	0800cd00 	.word	0x0800cd00
 8002f1c:	20000f9c 	.word	0x20000f9c

08002f20 <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b084      	sub	sp, #16
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	4603      	mov	r3, r0
 8002f28:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 8002f2a:	79fb      	ldrb	r3, [r7, #7]
 8002f2c:	2b02      	cmp	r3, #2
 8002f2e:	d906      	bls.n	8002f3e <UART_get_next_byte+0x1e>
 8002f30:	4a22      	ldr	r2, [pc, #136]	; (8002fbc <UART_get_next_byte+0x9c>)
 8002f32:	21d4      	movs	r1, #212	; 0xd4
 8002f34:	4822      	ldr	r0, [pc, #136]	; (8002fc0 <UART_get_next_byte+0xa0>)
 8002f36:	f003 fdff 	bl	8006b38 <printf>
 8002f3a:	f7ff feed 	bl	8002d18 <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 8002f3e:	79fb      	ldrb	r3, [r7, #7]
 8002f40:	4a20      	ldr	r2, [pc, #128]	; (8002fc4 <UART_get_next_byte+0xa4>)
 8002f42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d101      	bne.n	8002f4e <UART_get_next_byte+0x2e>
		return 0;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	e031      	b.n	8002fb2 <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 8002f4e:	79fa      	ldrb	r2, [r7, #7]
 8002f50:	79fb      	ldrb	r3, [r7, #7]
 8002f52:	491d      	ldr	r1, [pc, #116]	; (8002fc8 <UART_get_next_byte+0xa8>)
 8002f54:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002f58:	491c      	ldr	r1, [pc, #112]	; (8002fcc <UART_get_next_byte+0xac>)
 8002f5a:	01d2      	lsls	r2, r2, #7
 8002f5c:	440a      	add	r2, r1
 8002f5e:	4413      	add	r3, r2
 8002f60:	781b      	ldrb	r3, [r3, #0]
 8002f62:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 8002f64:	79fb      	ldrb	r3, [r7, #7]
 8002f66:	4a18      	ldr	r2, [pc, #96]	; (8002fc8 <UART_get_next_byte+0xa8>)
 8002f68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f6c:	1c5a      	adds	r2, r3, #1
 8002f6e:	79fb      	ldrb	r3, [r7, #7]
 8002f70:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002f74:	4914      	ldr	r1, [pc, #80]	; (8002fc8 <UART_get_next_byte+0xa8>)
 8002f76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8002f7a:	79fb      	ldrb	r3, [r7, #7]
 8002f7c:	4a14      	ldr	r2, [pc, #80]	; (8002fd0 <UART_get_next_byte+0xb0>)
 8002f7e:	56d3      	ldrsb	r3, [r2, r3]
 8002f80:	4618      	mov	r0, r3
 8002f82:	f7ff fea5 	bl	8002cd0 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 8002f86:	79fb      	ldrb	r3, [r7, #7]
 8002f88:	4a12      	ldr	r2, [pc, #72]	; (8002fd4 <UART_get_next_byte+0xb4>)
 8002f8a:	5cd3      	ldrb	r3, [r2, r3]
 8002f8c:	4619      	mov	r1, r3
 8002f8e:	79fb      	ldrb	r3, [r7, #7]
 8002f90:	4a0d      	ldr	r2, [pc, #52]	; (8002fc8 <UART_get_next_byte+0xa8>)
 8002f92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f96:	4299      	cmp	r1, r3
 8002f98:	d104      	bne.n	8002fa4 <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 8002f9a:	79fb      	ldrb	r3, [r7, #7]
 8002f9c:	4a09      	ldr	r2, [pc, #36]	; (8002fc4 <UART_get_next_byte+0xa4>)
 8002f9e:	2100      	movs	r1, #0
 8002fa0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002fa4:	79fb      	ldrb	r3, [r7, #7]
 8002fa6:	4a0a      	ldr	r2, [pc, #40]	; (8002fd0 <UART_get_next_byte+0xb0>)
 8002fa8:	56d3      	ldrsb	r3, [r2, r3]
 8002faa:	4618      	mov	r0, r3
 8002fac:	f7ff fe74 	bl	8002c98 <__NVIC_EnableIRQ>
	return ret;
 8002fb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	3710      	adds	r7, #16
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bd80      	pop	{r7, pc}
 8002fba:	bf00      	nop
 8002fbc:	0800cd3c 	.word	0x0800cd3c
 8002fc0:	0800cd00 	.word	0x0800cd00
 8002fc4:	20000f9c 	.word	0x20000f9c
 8002fc8:	20000f90 	.word	0x20000f90
 8002fcc:	20000e0c 	.word	0x20000e0c
 8002fd0:	0800cf94 	.word	0x0800cf94
 8002fd4:	20000f8c 	.word	0x20000f8c

08002fd8 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b084      	sub	sp, #16
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	4603      	mov	r3, r0
 8002fe0:	460a      	mov	r2, r1
 8002fe2:	71fb      	strb	r3, [r7, #7]
 8002fe4:	4613      	mov	r3, r2
 8002fe6:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8002fe8:	79fb      	ldrb	r3, [r7, #7]
 8002fea:	2b02      	cmp	r3, #2
 8002fec:	d907      	bls.n	8002ffe <UART_putc+0x26>
 8002fee:	4a16      	ldr	r2, [pc, #88]	; (8003048 <UART_putc+0x70>)
 8002ff0:	f240 113d 	movw	r1, #317	; 0x13d
 8002ff4:	4815      	ldr	r0, [pc, #84]	; (800304c <UART_putc+0x74>)
 8002ff6:	f003 fd9f 	bl	8006b38 <printf>
 8002ffa:	f7ff fe8d 	bl	8002d18 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 8002ffe:	79fb      	ldrb	r3, [r7, #7]
 8003000:	4a13      	ldr	r2, [pc, #76]	; (8003050 <UART_putc+0x78>)
 8003002:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d019      	beq.n	800303e <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 800300a:	79fb      	ldrb	r3, [r7, #7]
 800300c:	4a11      	ldr	r2, [pc, #68]	; (8003054 <UART_putc+0x7c>)
 800300e:	56d3      	ldrsb	r3, [r2, r3]
 8003010:	4618      	mov	r0, r3
 8003012:	f7ff fe5d 	bl	8002cd0 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 8003016:	79fb      	ldrb	r3, [r7, #7]
 8003018:	019b      	lsls	r3, r3, #6
 800301a:	4a0f      	ldr	r2, [pc, #60]	; (8003058 <UART_putc+0x80>)
 800301c:	4413      	add	r3, r2
 800301e:	1db9      	adds	r1, r7, #6
 8003020:	2201      	movs	r2, #1
 8003022:	4618      	mov	r0, r3
 8003024:	f002 fef9 	bl	8005e1a <HAL_UART_Transmit_IT>
 8003028:	4603      	mov	r3, r0
 800302a:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 800302c:	79fb      	ldrb	r3, [r7, #7]
 800302e:	4a09      	ldr	r2, [pc, #36]	; (8003054 <UART_putc+0x7c>)
 8003030:	56d3      	ldrsb	r3, [r2, r3]
 8003032:	4618      	mov	r0, r3
 8003034:	f7ff fe30 	bl	8002c98 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 8003038:	7bfb      	ldrb	r3, [r7, #15]
 800303a:	2b02      	cmp	r3, #2
 800303c:	d0e5      	beq.n	800300a <UART_putc+0x32>
	}
}
 800303e:	bf00      	nop
 8003040:	3710      	adds	r7, #16
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}
 8003046:	bf00      	nop
 8003048:	0800cd3c 	.word	0x0800cd3c
 800304c:	0800cd00 	.word	0x0800cd00
 8003050:	20000fa8 	.word	0x20000fa8
 8003054:	0800cf94 	.word	0x0800cf94
 8003058:	20000d4c 	.word	0x20000d4c

0800305c <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 800305c:	b480      	push	{r7}
 800305e:	b087      	sub	sp, #28
 8003060:	af00      	add	r7, sp, #0
 8003062:	4603      	mov	r3, r0
 8003064:	60b9      	str	r1, [r7, #8]
 8003066:	607a      	str	r2, [r7, #4]
 8003068:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 800306a:	7bfb      	ldrb	r3, [r7, #15]
 800306c:	4a13      	ldr	r2, [pc, #76]	; (80030bc <UART_impolite_force_puts_on_uart+0x60>)
 800306e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d01d      	beq.n	80030b2 <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 8003076:	7bfb      	ldrb	r3, [r7, #15]
 8003078:	4a11      	ldr	r2, [pc, #68]	; (80030c0 <UART_impolite_force_puts_on_uart+0x64>)
 800307a:	019b      	lsls	r3, r3, #6
 800307c:	4413      	add	r3, r2
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 8003082:	2300      	movs	r3, #0
 8003084:	617b      	str	r3, [r7, #20]
 8003086:	e010      	b.n	80030aa <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 8003088:	bf00      	nop
 800308a:	693b      	ldr	r3, [r7, #16]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003092:	2b00      	cmp	r3, #0
 8003094:	d0f9      	beq.n	800308a <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 8003096:	68ba      	ldr	r2, [r7, #8]
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	4413      	add	r3, r2
 800309c:	781b      	ldrb	r3, [r3, #0]
 800309e:	461a      	mov	r2, r3
 80030a0:	693b      	ldr	r3, [r7, #16]
 80030a2:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	3301      	adds	r3, #1
 80030a8:	617b      	str	r3, [r7, #20]
 80030aa:	697a      	ldr	r2, [r7, #20]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	429a      	cmp	r2, r3
 80030b0:	d3ea      	bcc.n	8003088 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 80030b2:	bf00      	nop
 80030b4:	371c      	adds	r7, #28
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bc80      	pop	{r7}
 80030ba:	4770      	bx	lr
 80030bc:	20000fa8 	.word	0x20000fa8
 80030c0:	20000d4c 	.word	0x20000d4c

080030c4 <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 80030c8:	4802      	ldr	r0, [pc, #8]	; (80030d4 <USART1_IRQHandler+0x10>)
 80030ca:	f002 ff3f 	bl	8005f4c <HAL_UART_IRQHandler>
}
 80030ce:	bf00      	nop
 80030d0:	bd80      	pop	{r7, pc}
 80030d2:	bf00      	nop
 80030d4:	20000d4c 	.word	0x20000d4c

080030d8 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 80030dc:	4802      	ldr	r0, [pc, #8]	; (80030e8 <USART2_IRQHandler+0x10>)
 80030de:	f002 ff35 	bl	8005f4c <HAL_UART_IRQHandler>
}
 80030e2:	bf00      	nop
 80030e4:	bd80      	pop	{r7, pc}
 80030e6:	bf00      	nop
 80030e8:	20000d8c 	.word	0x20000d8c

080030ec <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 80030f0:	4802      	ldr	r0, [pc, #8]	; (80030fc <USART3_IRQHandler+0x10>)
 80030f2:	f002 ff2b 	bl	8005f4c <HAL_UART_IRQHandler>
}
 80030f6:	bf00      	nop
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	20000dcc 	.word	0x20000dcc

08003100 <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a1e      	ldr	r2, [pc, #120]	; (8003188 <HAL_UART_RxCpltCallback+0x88>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d102      	bne.n	8003118 <HAL_UART_RxCpltCallback+0x18>
 8003112:	2300      	movs	r3, #0
 8003114:	73fb      	strb	r3, [r7, #15]
 8003116:	e00e      	b.n	8003136 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4a1b      	ldr	r2, [pc, #108]	; (800318c <HAL_UART_RxCpltCallback+0x8c>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d102      	bne.n	8003128 <HAL_UART_RxCpltCallback+0x28>
 8003122:	2301      	movs	r3, #1
 8003124:	73fb      	strb	r3, [r7, #15]
 8003126:	e006      	b.n	8003136 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a18      	ldr	r2, [pc, #96]	; (8003190 <HAL_UART_RxCpltCallback+0x90>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d126      	bne.n	8003180 <HAL_UART_RxCpltCallback+0x80>
 8003132:	2302      	movs	r3, #2
 8003134:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 8003136:	7bfb      	ldrb	r3, [r7, #15]
 8003138:	4a16      	ldr	r2, [pc, #88]	; (8003194 <HAL_UART_RxCpltCallback+0x94>)
 800313a:	2101      	movs	r1, #1
 800313c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 8003140:	7bfb      	ldrb	r3, [r7, #15]
 8003142:	4a15      	ldr	r2, [pc, #84]	; (8003198 <HAL_UART_RxCpltCallback+0x98>)
 8003144:	5cd3      	ldrb	r3, [r2, r3]
 8003146:	3301      	adds	r3, #1
 8003148:	425a      	negs	r2, r3
 800314a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800314e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003152:	bf58      	it	pl
 8003154:	4253      	negpl	r3, r2
 8003156:	7bfa      	ldrb	r2, [r7, #15]
 8003158:	b2d9      	uxtb	r1, r3
 800315a:	4b0f      	ldr	r3, [pc, #60]	; (8003198 <HAL_UART_RxCpltCallback+0x98>)
 800315c:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 800315e:	7bfb      	ldrb	r3, [r7, #15]
 8003160:	019b      	lsls	r3, r3, #6
 8003162:	4a0e      	ldr	r2, [pc, #56]	; (800319c <HAL_UART_RxCpltCallback+0x9c>)
 8003164:	1898      	adds	r0, r3, r2
 8003166:	7bfb      	ldrb	r3, [r7, #15]
 8003168:	7bfa      	ldrb	r2, [r7, #15]
 800316a:	490b      	ldr	r1, [pc, #44]	; (8003198 <HAL_UART_RxCpltCallback+0x98>)
 800316c:	5c8a      	ldrb	r2, [r1, r2]
 800316e:	01db      	lsls	r3, r3, #7
 8003170:	4413      	add	r3, r2
 8003172:	4a0b      	ldr	r2, [pc, #44]	; (80031a0 <HAL_UART_RxCpltCallback+0xa0>)
 8003174:	4413      	add	r3, r2
 8003176:	2201      	movs	r2, #1
 8003178:	4619      	mov	r1, r3
 800317a:	f002 fe92 	bl	8005ea2 <HAL_UART_Receive_IT>
 800317e:	e000      	b.n	8003182 <HAL_UART_RxCpltCallback+0x82>
	else return;
 8003180:	bf00      	nop
}
 8003182:	3710      	adds	r7, #16
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}
 8003188:	40013800 	.word	0x40013800
 800318c:	40004400 	.word	0x40004400
 8003190:	40004800 	.word	0x40004800
 8003194:	20000f9c 	.word	0x20000f9c
 8003198:	20000f8c 	.word	0x20000f8c
 800319c:	20000d4c 	.word	0x20000d4c
 80031a0:	20000e0c 	.word	0x20000e0c

080031a4 <HAL_UART_MspInit>:
 * @brief	Cette fonction est appele par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilis
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b08c      	sub	sp, #48	; 0x30
 80031a8:	af02      	add	r7, sp, #8
 80031aa:	6078      	str	r0, [r7, #4]
	huart->Instance->SR = 0x00C0;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	22c0      	movs	r2, #192	; 0xc0
 80031b2:	601a      	str	r2, [r3, #0]
	huart->Instance->DR = 0x0000;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	2200      	movs	r2, #0
 80031ba:	605a      	str	r2, [r3, #4]
	huart->Instance->BRR = 0x0000;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	2200      	movs	r2, #0
 80031c2:	609a      	str	r2, [r3, #8]
	huart->Instance->CR1 = 0x0000;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	2200      	movs	r2, #0
 80031ca:	60da      	str	r2, [r3, #12]
	huart->Instance->CR2 = 0x0000;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	2200      	movs	r2, #0
 80031d2:	611a      	str	r2, [r3, #16]
	huart->Instance->CR3 = 0x0000;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	2200      	movs	r2, #0
 80031da:	615a      	str	r2, [r3, #20]
	huart->Instance->GTPR = 0x0000;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	2200      	movs	r2, #0
 80031e2:	619a      	str	r2, [r3, #24]
	if(huart->Instance == USART1)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a53      	ldr	r2, [pc, #332]	; (8003338 <HAL_UART_MspInit+0x194>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d142      	bne.n	8003274 <HAL_UART_MspInit+0xd0>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
		#endif
		#ifdef UART1_ON_PB6_PB7
			//Remap :
			__HAL_RCC_AFIO_CLK_ENABLE();
 80031ee:	4b53      	ldr	r3, [pc, #332]	; (800333c <HAL_UART_MspInit+0x198>)
 80031f0:	699b      	ldr	r3, [r3, #24]
 80031f2:	4a52      	ldr	r2, [pc, #328]	; (800333c <HAL_UART_MspInit+0x198>)
 80031f4:	f043 0301 	orr.w	r3, r3, #1
 80031f8:	6193      	str	r3, [r2, #24]
 80031fa:	4b50      	ldr	r3, [pc, #320]	; (800333c <HAL_UART_MspInit+0x198>)
 80031fc:	699b      	ldr	r3, [r3, #24]
 80031fe:	f003 0301 	and.w	r3, r3, #1
 8003202:	623b      	str	r3, [r7, #32]
 8003204:	6a3b      	ldr	r3, [r7, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8003206:	4b4d      	ldr	r3, [pc, #308]	; (800333c <HAL_UART_MspInit+0x198>)
 8003208:	699b      	ldr	r3, [r3, #24]
 800320a:	4a4c      	ldr	r2, [pc, #304]	; (800333c <HAL_UART_MspInit+0x198>)
 800320c:	f043 0308 	orr.w	r3, r3, #8
 8003210:	6193      	str	r3, [r2, #24]
 8003212:	4b4a      	ldr	r3, [pc, #296]	; (800333c <HAL_UART_MspInit+0x198>)
 8003214:	699b      	ldr	r3, [r3, #24]
 8003216:	f003 0308 	and.w	r3, r3, #8
 800321a:	61fb      	str	r3, [r7, #28]
 800321c:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 800321e:	2303      	movs	r3, #3
 8003220:	9300      	str	r3, [sp, #0]
 8003222:	2301      	movs	r3, #1
 8003224:	2202      	movs	r2, #2
 8003226:	2140      	movs	r1, #64	; 0x40
 8003228:	4845      	ldr	r0, [pc, #276]	; (8003340 <HAL_UART_MspInit+0x19c>)
 800322a:	f7fe fdf3 	bl	8001e14 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 800322e:	2303      	movs	r3, #3
 8003230:	9300      	str	r3, [sp, #0]
 8003232:	2301      	movs	r3, #1
 8003234:	2200      	movs	r2, #0
 8003236:	2180      	movs	r1, #128	; 0x80
 8003238:	4841      	ldr	r0, [pc, #260]	; (8003340 <HAL_UART_MspInit+0x19c>)
 800323a:	f7fe fdeb 	bl	8001e14 <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 800323e:	4b41      	ldr	r3, [pc, #260]	; (8003344 <HAL_UART_MspInit+0x1a0>)
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	627b      	str	r3, [r7, #36]	; 0x24
 8003244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003246:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800324a:	627b      	str	r3, [r7, #36]	; 0x24
 800324c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800324e:	f043 0304 	orr.w	r3, r3, #4
 8003252:	627b      	str	r3, [r7, #36]	; 0x24
 8003254:	4a3b      	ldr	r2, [pc, #236]	; (8003344 <HAL_UART_MspInit+0x1a0>)
 8003256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003258:	6053      	str	r3, [r2, #4]
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 800325a:	4b38      	ldr	r3, [pc, #224]	; (800333c <HAL_UART_MspInit+0x198>)
 800325c:	699b      	ldr	r3, [r3, #24]
 800325e:	4a37      	ldr	r2, [pc, #220]	; (800333c <HAL_UART_MspInit+0x198>)
 8003260:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003264:	6193      	str	r3, [r2, #24]
 8003266:	4b35      	ldr	r3, [pc, #212]	; (800333c <HAL_UART_MspInit+0x198>)
 8003268:	699b      	ldr	r3, [r3, #24]
 800326a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800326e:	61bb      	str	r3, [r7, #24]
 8003270:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 8003272:	e05c      	b.n	800332e <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART2)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a33      	ldr	r2, [pc, #204]	; (8003348 <HAL_UART_MspInit+0x1a4>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d128      	bne.n	80032d0 <HAL_UART_MspInit+0x12c>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 800327e:	4b2f      	ldr	r3, [pc, #188]	; (800333c <HAL_UART_MspInit+0x198>)
 8003280:	699b      	ldr	r3, [r3, #24]
 8003282:	4a2e      	ldr	r2, [pc, #184]	; (800333c <HAL_UART_MspInit+0x198>)
 8003284:	f043 0304 	orr.w	r3, r3, #4
 8003288:	6193      	str	r3, [r2, #24]
 800328a:	4b2c      	ldr	r3, [pc, #176]	; (800333c <HAL_UART_MspInit+0x198>)
 800328c:	699b      	ldr	r3, [r3, #24]
 800328e:	f003 0304 	and.w	r3, r3, #4
 8003292:	617b      	str	r3, [r7, #20]
 8003294:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8003296:	2303      	movs	r3, #3
 8003298:	9300      	str	r3, [sp, #0]
 800329a:	2301      	movs	r3, #1
 800329c:	2202      	movs	r2, #2
 800329e:	2104      	movs	r1, #4
 80032a0:	482a      	ldr	r0, [pc, #168]	; (800334c <HAL_UART_MspInit+0x1a8>)
 80032a2:	f7fe fdb7 	bl	8001e14 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 80032a6:	2303      	movs	r3, #3
 80032a8:	9300      	str	r3, [sp, #0]
 80032aa:	2301      	movs	r3, #1
 80032ac:	2200      	movs	r2, #0
 80032ae:	2108      	movs	r1, #8
 80032b0:	4826      	ldr	r0, [pc, #152]	; (800334c <HAL_UART_MspInit+0x1a8>)
 80032b2:	f7fe fdaf 	bl	8001e14 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 80032b6:	4b21      	ldr	r3, [pc, #132]	; (800333c <HAL_UART_MspInit+0x198>)
 80032b8:	69db      	ldr	r3, [r3, #28]
 80032ba:	4a20      	ldr	r2, [pc, #128]	; (800333c <HAL_UART_MspInit+0x198>)
 80032bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032c0:	61d3      	str	r3, [r2, #28]
 80032c2:	4b1e      	ldr	r3, [pc, #120]	; (800333c <HAL_UART_MspInit+0x198>)
 80032c4:	69db      	ldr	r3, [r3, #28]
 80032c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032ca:	613b      	str	r3, [r7, #16]
 80032cc:	693b      	ldr	r3, [r7, #16]
}
 80032ce:	e02e      	b.n	800332e <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART3)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a1e      	ldr	r2, [pc, #120]	; (8003350 <HAL_UART_MspInit+0x1ac>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d129      	bne.n	800332e <HAL_UART_MspInit+0x18a>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 80032da:	4b18      	ldr	r3, [pc, #96]	; (800333c <HAL_UART_MspInit+0x198>)
 80032dc:	699b      	ldr	r3, [r3, #24]
 80032de:	4a17      	ldr	r2, [pc, #92]	; (800333c <HAL_UART_MspInit+0x198>)
 80032e0:	f043 0308 	orr.w	r3, r3, #8
 80032e4:	6193      	str	r3, [r2, #24]
 80032e6:	4b15      	ldr	r3, [pc, #84]	; (800333c <HAL_UART_MspInit+0x198>)
 80032e8:	699b      	ldr	r3, [r3, #24]
 80032ea:	f003 0308 	and.w	r3, r3, #8
 80032ee:	60fb      	str	r3, [r7, #12]
 80032f0:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 80032f2:	2303      	movs	r3, #3
 80032f4:	9300      	str	r3, [sp, #0]
 80032f6:	2301      	movs	r3, #1
 80032f8:	2202      	movs	r2, #2
 80032fa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80032fe:	4810      	ldr	r0, [pc, #64]	; (8003340 <HAL_UART_MspInit+0x19c>)
 8003300:	f7fe fd88 	bl	8001e14 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8003304:	2303      	movs	r3, #3
 8003306:	9300      	str	r3, [sp, #0]
 8003308:	2301      	movs	r3, #1
 800330a:	2200      	movs	r2, #0
 800330c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003310:	480b      	ldr	r0, [pc, #44]	; (8003340 <HAL_UART_MspInit+0x19c>)
 8003312:	f7fe fd7f 	bl	8001e14 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 8003316:	4b09      	ldr	r3, [pc, #36]	; (800333c <HAL_UART_MspInit+0x198>)
 8003318:	69db      	ldr	r3, [r3, #28]
 800331a:	4a08      	ldr	r2, [pc, #32]	; (800333c <HAL_UART_MspInit+0x198>)
 800331c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003320:	61d3      	str	r3, [r2, #28]
 8003322:	4b06      	ldr	r3, [pc, #24]	; (800333c <HAL_UART_MspInit+0x198>)
 8003324:	69db      	ldr	r3, [r3, #28]
 8003326:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800332a:	60bb      	str	r3, [r7, #8]
 800332c:	68bb      	ldr	r3, [r7, #8]
}
 800332e:	bf00      	nop
 8003330:	3728      	adds	r7, #40	; 0x28
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	40013800 	.word	0x40013800
 800333c:	40021000 	.word	0x40021000
 8003340:	40010c00 	.word	0x40010c00
 8003344:	40010000 	.word	0x40010000
 8003348:	40004400 	.word	0x40004400
 800334c:	40010800 	.word	0x40010800
 8003350:	40004800 	.word	0x40004800

08003354 <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003354:	b480      	push	{r7}
 8003356:	b083      	sub	sp, #12
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003360:	2b08      	cmp	r3, #8
 8003362:	d106      	bne.n	8003372 <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2200      	movs	r2, #0
 8003368:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2222      	movs	r2, #34	; 0x22
 800336e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 8003372:	bf00      	nop
 8003374:	370c      	adds	r7, #12
 8003376:	46bd      	mov	sp, r7
 8003378:	bc80      	pop	{r7}
 800337a:	4770      	bx	lr

0800337c <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 8003380:	4b03      	ldr	r3, [pc, #12]	; (8003390 <WWDG_IRQHandler+0x14>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4903      	ldr	r1, [pc, #12]	; (8003394 <WWDG_IRQHandler+0x18>)
 8003386:	4618      	mov	r0, r3
 8003388:	f7ff f922 	bl	80025d0 <dump_printf>
	while(1);
 800338c:	e7fe      	b.n	800338c <WWDG_IRQHandler+0x10>
 800338e:	bf00      	nop
 8003390:	20000058 	.word	0x20000058
 8003394:	0800cdcc 	.word	0x0800cdcc

08003398 <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 800339c:	4b03      	ldr	r3, [pc, #12]	; (80033ac <PVD_IRQHandler+0x14>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4903      	ldr	r1, [pc, #12]	; (80033b0 <PVD_IRQHandler+0x18>)
 80033a2:	4618      	mov	r0, r3
 80033a4:	f7ff f914 	bl	80025d0 <dump_printf>
	while(1);
 80033a8:	e7fe      	b.n	80033a8 <PVD_IRQHandler+0x10>
 80033aa:	bf00      	nop
 80033ac:	20000058 	.word	0x20000058
 80033b0:	0800cdd4 	.word	0x0800cdd4

080033b4 <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 80033b8:	4b03      	ldr	r3, [pc, #12]	; (80033c8 <TAMPER_IRQHandler+0x14>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4903      	ldr	r1, [pc, #12]	; (80033cc <TAMPER_IRQHandler+0x18>)
 80033be:	4618      	mov	r0, r3
 80033c0:	f7ff f906 	bl	80025d0 <dump_printf>
	while(1);
 80033c4:	e7fe      	b.n	80033c4 <TAMPER_IRQHandler+0x10>
 80033c6:	bf00      	nop
 80033c8:	20000058 	.word	0x20000058
 80033cc:	0800cdd8 	.word	0x0800cdd8

080033d0 <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 80033d4:	4b03      	ldr	r3, [pc, #12]	; (80033e4 <RTC_IRQHandler+0x14>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4903      	ldr	r1, [pc, #12]	; (80033e8 <RTC_IRQHandler+0x18>)
 80033da:	4618      	mov	r0, r3
 80033dc:	f7ff f8f8 	bl	80025d0 <dump_printf>
	while(1);
 80033e0:	e7fe      	b.n	80033e0 <RTC_IRQHandler+0x10>
 80033e2:	bf00      	nop
 80033e4:	20000058 	.word	0x20000058
 80033e8:	0800cde0 	.word	0x0800cde0

080033ec <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 80033f0:	4b03      	ldr	r3, [pc, #12]	; (8003400 <FLASH_IRQHandler+0x14>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4903      	ldr	r1, [pc, #12]	; (8003404 <FLASH_IRQHandler+0x18>)
 80033f6:	4618      	mov	r0, r3
 80033f8:	f7ff f8ea 	bl	80025d0 <dump_printf>
	while(1);
 80033fc:	e7fe      	b.n	80033fc <FLASH_IRQHandler+0x10>
 80033fe:	bf00      	nop
 8003400:	20000058 	.word	0x20000058
 8003404:	0800cde4 	.word	0x0800cde4

08003408 <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 800340c:	4b03      	ldr	r3, [pc, #12]	; (800341c <RCC_IRQHandler+0x14>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4903      	ldr	r1, [pc, #12]	; (8003420 <RCC_IRQHandler+0x18>)
 8003412:	4618      	mov	r0, r3
 8003414:	f7ff f8dc 	bl	80025d0 <dump_printf>
	while(1);
 8003418:	e7fe      	b.n	8003418 <RCC_IRQHandler+0x10>
 800341a:	bf00      	nop
 800341c:	20000058 	.word	0x20000058
 8003420:	0800cdec 	.word	0x0800cdec

08003424 <DMA1_Channel2_IRQHandler>:
	dump_printf(msg, "DMA1_Channel1");
	while(1);
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 8003428:	4b03      	ldr	r3, [pc, #12]	; (8003438 <DMA1_Channel2_IRQHandler+0x14>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4903      	ldr	r1, [pc, #12]	; (800343c <DMA1_Channel2_IRQHandler+0x18>)
 800342e:	4618      	mov	r0, r3
 8003430:	f7ff f8ce 	bl	80025d0 <dump_printf>
	while(1);
 8003434:	e7fe      	b.n	8003434 <DMA1_Channel2_IRQHandler+0x10>
 8003436:	bf00      	nop
 8003438:	20000058 	.word	0x20000058
 800343c:	0800ce28 	.word	0x0800ce28

08003440 <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 8003444:	4b03      	ldr	r3, [pc, #12]	; (8003454 <DMA1_Channel3_IRQHandler+0x14>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4903      	ldr	r1, [pc, #12]	; (8003458 <DMA1_Channel3_IRQHandler+0x18>)
 800344a:	4618      	mov	r0, r3
 800344c:	f7ff f8c0 	bl	80025d0 <dump_printf>
	while(1);
 8003450:	e7fe      	b.n	8003450 <DMA1_Channel3_IRQHandler+0x10>
 8003452:	bf00      	nop
 8003454:	20000058 	.word	0x20000058
 8003458:	0800ce38 	.word	0x0800ce38

0800345c <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 8003460:	4b03      	ldr	r3, [pc, #12]	; (8003470 <DMA1_Channel4_IRQHandler+0x14>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4903      	ldr	r1, [pc, #12]	; (8003474 <DMA1_Channel4_IRQHandler+0x18>)
 8003466:	4618      	mov	r0, r3
 8003468:	f7ff f8b2 	bl	80025d0 <dump_printf>
	while(1);
 800346c:	e7fe      	b.n	800346c <DMA1_Channel4_IRQHandler+0x10>
 800346e:	bf00      	nop
 8003470:	20000058 	.word	0x20000058
 8003474:	0800ce48 	.word	0x0800ce48

08003478 <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 800347c:	4b03      	ldr	r3, [pc, #12]	; (800348c <DMA1_Channel5_IRQHandler+0x14>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4903      	ldr	r1, [pc, #12]	; (8003490 <DMA1_Channel5_IRQHandler+0x18>)
 8003482:	4618      	mov	r0, r3
 8003484:	f7ff f8a4 	bl	80025d0 <dump_printf>
	while(1);
 8003488:	e7fe      	b.n	8003488 <DMA1_Channel5_IRQHandler+0x10>
 800348a:	bf00      	nop
 800348c:	20000058 	.word	0x20000058
 8003490:	0800ce58 	.word	0x0800ce58

08003494 <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 8003498:	4b03      	ldr	r3, [pc, #12]	; (80034a8 <DMA1_Channel6_IRQHandler+0x14>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4903      	ldr	r1, [pc, #12]	; (80034ac <DMA1_Channel6_IRQHandler+0x18>)
 800349e:	4618      	mov	r0, r3
 80034a0:	f7ff f896 	bl	80025d0 <dump_printf>
	while(1);
 80034a4:	e7fe      	b.n	80034a4 <DMA1_Channel6_IRQHandler+0x10>
 80034a6:	bf00      	nop
 80034a8:	20000058 	.word	0x20000058
 80034ac:	0800ce68 	.word	0x0800ce68

080034b0 <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 80034b4:	4b03      	ldr	r3, [pc, #12]	; (80034c4 <DMA1_Channel7_IRQHandler+0x14>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4903      	ldr	r1, [pc, #12]	; (80034c8 <DMA1_Channel7_IRQHandler+0x18>)
 80034ba:	4618      	mov	r0, r3
 80034bc:	f7ff f888 	bl	80025d0 <dump_printf>
	while(1);
 80034c0:	e7fe      	b.n	80034c0 <DMA1_Channel7_IRQHandler+0x10>
 80034c2:	bf00      	nop
 80034c4:	20000058 	.word	0x20000058
 80034c8:	0800ce78 	.word	0x0800ce78

080034cc <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 80034d0:	4b03      	ldr	r3, [pc, #12]	; (80034e0 <ADC1_2_IRQHandler+0x14>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4903      	ldr	r1, [pc, #12]	; (80034e4 <ADC1_2_IRQHandler+0x18>)
 80034d6:	4618      	mov	r0, r3
 80034d8:	f7ff f87a 	bl	80025d0 <dump_printf>
	while(1);
 80034dc:	e7fe      	b.n	80034dc <ADC1_2_IRQHandler+0x10>
 80034de:	bf00      	nop
 80034e0:	20000058 	.word	0x20000058
 80034e4:	0800ce88 	.word	0x0800ce88

080034e8 <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 80034ec:	4b03      	ldr	r3, [pc, #12]	; (80034fc <USB_HP_CAN1_TX_IRQHandler+0x14>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4903      	ldr	r1, [pc, #12]	; (8003500 <USB_HP_CAN1_TX_IRQHandler+0x18>)
 80034f2:	4618      	mov	r0, r3
 80034f4:	f7ff f86c 	bl	80025d0 <dump_printf>
	while(1);
 80034f8:	e7fe      	b.n	80034f8 <USB_HP_CAN1_TX_IRQHandler+0x10>
 80034fa:	bf00      	nop
 80034fc:	20000058 	.word	0x20000058
 8003500:	0800ce90 	.word	0x0800ce90

08003504 <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 8003508:	4b03      	ldr	r3, [pc, #12]	; (8003518 <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4903      	ldr	r1, [pc, #12]	; (800351c <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 800350e:	4618      	mov	r0, r3
 8003510:	f7ff f85e 	bl	80025d0 <dump_printf>
	while(1);
 8003514:	e7fe      	b.n	8003514 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 8003516:	bf00      	nop
 8003518:	20000058 	.word	0x20000058
 800351c:	0800cea0 	.word	0x0800cea0

08003520 <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 8003524:	4b03      	ldr	r3, [pc, #12]	; (8003534 <CAN1_RX1_IRQHandler+0x14>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4903      	ldr	r1, [pc, #12]	; (8003538 <CAN1_RX1_IRQHandler+0x18>)
 800352a:	4618      	mov	r0, r3
 800352c:	f7ff f850 	bl	80025d0 <dump_printf>
	while(1);
 8003530:	e7fe      	b.n	8003530 <CAN1_RX1_IRQHandler+0x10>
 8003532:	bf00      	nop
 8003534:	20000058 	.word	0x20000058
 8003538:	0800ceb0 	.word	0x0800ceb0

0800353c <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 8003540:	4b03      	ldr	r3, [pc, #12]	; (8003550 <CAN1_SCE_IRQHandler+0x14>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4903      	ldr	r1, [pc, #12]	; (8003554 <CAN1_SCE_IRQHandler+0x18>)
 8003546:	4618      	mov	r0, r3
 8003548:	f7ff f842 	bl	80025d0 <dump_printf>
	while(1);
 800354c:	e7fe      	b.n	800354c <CAN1_SCE_IRQHandler+0x10>
 800354e:	bf00      	nop
 8003550:	20000058 	.word	0x20000058
 8003554:	0800cebc 	.word	0x0800cebc

08003558 <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 800355c:	4b03      	ldr	r3, [pc, #12]	; (800356c <TIM1_BRK_IRQHandler+0x14>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4903      	ldr	r1, [pc, #12]	; (8003570 <TIM1_BRK_IRQHandler+0x18>)
 8003562:	4618      	mov	r0, r3
 8003564:	f7ff f834 	bl	80025d0 <dump_printf>
	while(1);
 8003568:	e7fe      	b.n	8003568 <TIM1_BRK_IRQHandler+0x10>
 800356a:	bf00      	nop
 800356c:	20000058 	.word	0x20000058
 8003570:	0800ced0 	.word	0x0800ced0

08003574 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 8003578:	4b03      	ldr	r3, [pc, #12]	; (8003588 <TIM1_TRG_COM_IRQHandler+0x14>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4903      	ldr	r1, [pc, #12]	; (800358c <TIM1_TRG_COM_IRQHandler+0x18>)
 800357e:	4618      	mov	r0, r3
 8003580:	f7ff f826 	bl	80025d0 <dump_printf>
	while(1);
 8003584:	e7fe      	b.n	8003584 <TIM1_TRG_COM_IRQHandler+0x10>
 8003586:	bf00      	nop
 8003588:	20000058 	.word	0x20000058
 800358c:	0800cee4 	.word	0x0800cee4

08003590 <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 8003594:	4b03      	ldr	r3, [pc, #12]	; (80035a4 <TIM1_CC_IRQHandler+0x14>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4903      	ldr	r1, [pc, #12]	; (80035a8 <TIM1_CC_IRQHandler+0x18>)
 800359a:	4618      	mov	r0, r3
 800359c:	f7ff f818 	bl	80025d0 <dump_printf>
	while(1);
 80035a0:	e7fe      	b.n	80035a0 <TIM1_CC_IRQHandler+0x10>
 80035a2:	bf00      	nop
 80035a4:	20000058 	.word	0x20000058
 80035a8:	0800cef4 	.word	0x0800cef4

080035ac <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 80035b0:	4b03      	ldr	r3, [pc, #12]	; (80035c0 <I2C1_EV_IRQHandler+0x14>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4903      	ldr	r1, [pc, #12]	; (80035c4 <I2C1_EV_IRQHandler+0x18>)
 80035b6:	4618      	mov	r0, r3
 80035b8:	f7ff f80a 	bl	80025d0 <dump_printf>
	while(1);
 80035bc:	e7fe      	b.n	80035bc <I2C1_EV_IRQHandler+0x10>
 80035be:	bf00      	nop
 80035c0:	20000058 	.word	0x20000058
 80035c4:	0800cf14 	.word	0x0800cf14

080035c8 <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 80035cc:	4b03      	ldr	r3, [pc, #12]	; (80035dc <I2C1_ER_IRQHandler+0x14>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4903      	ldr	r1, [pc, #12]	; (80035e0 <I2C1_ER_IRQHandler+0x18>)
 80035d2:	4618      	mov	r0, r3
 80035d4:	f7fe fffc 	bl	80025d0 <dump_printf>
	while(1);
 80035d8:	e7fe      	b.n	80035d8 <I2C1_ER_IRQHandler+0x10>
 80035da:	bf00      	nop
 80035dc:	20000058 	.word	0x20000058
 80035e0:	0800cf1c 	.word	0x0800cf1c

080035e4 <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 80035e8:	4b03      	ldr	r3, [pc, #12]	; (80035f8 <I2C2_EV_IRQHandler+0x14>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4903      	ldr	r1, [pc, #12]	; (80035fc <I2C2_EV_IRQHandler+0x18>)
 80035ee:	4618      	mov	r0, r3
 80035f0:	f7fe ffee 	bl	80025d0 <dump_printf>
	while(1);
 80035f4:	e7fe      	b.n	80035f4 <I2C2_EV_IRQHandler+0x10>
 80035f6:	bf00      	nop
 80035f8:	20000058 	.word	0x20000058
 80035fc:	0800cf24 	.word	0x0800cf24

08003600 <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 8003604:	4b03      	ldr	r3, [pc, #12]	; (8003614 <I2C2_ER_IRQHandler+0x14>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4903      	ldr	r1, [pc, #12]	; (8003618 <I2C2_ER_IRQHandler+0x18>)
 800360a:	4618      	mov	r0, r3
 800360c:	f7fe ffe0 	bl	80025d0 <dump_printf>
	while(1);
 8003610:	e7fe      	b.n	8003610 <I2C2_ER_IRQHandler+0x10>
 8003612:	bf00      	nop
 8003614:	20000058 	.word	0x20000058
 8003618:	0800cf2c 	.word	0x0800cf2c

0800361c <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 8003620:	4b03      	ldr	r3, [pc, #12]	; (8003630 <SPI1_IRQHandler+0x14>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4903      	ldr	r1, [pc, #12]	; (8003634 <SPI1_IRQHandler+0x18>)
 8003626:	4618      	mov	r0, r3
 8003628:	f7fe ffd2 	bl	80025d0 <dump_printf>
	while(1);
 800362c:	e7fe      	b.n	800362c <SPI1_IRQHandler+0x10>
 800362e:	bf00      	nop
 8003630:	20000058 	.word	0x20000058
 8003634:	0800cf34 	.word	0x0800cf34

08003638 <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 800363c:	4b03      	ldr	r3, [pc, #12]	; (800364c <SPI2_IRQHandler+0x14>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4903      	ldr	r1, [pc, #12]	; (8003650 <SPI2_IRQHandler+0x18>)
 8003642:	4618      	mov	r0, r3
 8003644:	f7fe ffc4 	bl	80025d0 <dump_printf>
	while(1);
 8003648:	e7fe      	b.n	8003648 <SPI2_IRQHandler+0x10>
 800364a:	bf00      	nop
 800364c:	20000058 	.word	0x20000058
 8003650:	0800cf3c 	.word	0x0800cf3c

08003654 <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 8003658:	4b03      	ldr	r3, [pc, #12]	; (8003668 <RTC_Alarm_IRQHandler+0x14>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4903      	ldr	r1, [pc, #12]	; (800366c <RTC_Alarm_IRQHandler+0x18>)
 800365e:	4618      	mov	r0, r3
 8003660:	f7fe ffb6 	bl	80025d0 <dump_printf>
	while(1);
 8003664:	e7fe      	b.n	8003664 <RTC_Alarm_IRQHandler+0x10>
 8003666:	bf00      	nop
 8003668:	20000058 	.word	0x20000058
 800366c:	0800cf68 	.word	0x0800cf68

08003670 <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 8003674:	4b03      	ldr	r3, [pc, #12]	; (8003684 <USBWakeUp_IRQHandler+0x14>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4903      	ldr	r1, [pc, #12]	; (8003688 <USBWakeUp_IRQHandler+0x18>)
 800367a:	4618      	mov	r0, r3
 800367c:	f7fe ffa8 	bl	80025d0 <dump_printf>
}
 8003680:	bf00      	nop
 8003682:	bd80      	pop	{r7, pc}
 8003684:	20000058 	.word	0x20000058
 8003688:	0800cf74 	.word	0x0800cf74

0800368c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800368c:	b480      	push	{r7}
 800368e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003690:	4b15      	ldr	r3, [pc, #84]	; (80036e8 <SystemInit+0x5c>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a14      	ldr	r2, [pc, #80]	; (80036e8 <SystemInit+0x5c>)
 8003696:	f043 0301 	orr.w	r3, r3, #1
 800369a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 800369c:	4b12      	ldr	r3, [pc, #72]	; (80036e8 <SystemInit+0x5c>)
 800369e:	685a      	ldr	r2, [r3, #4]
 80036a0:	4911      	ldr	r1, [pc, #68]	; (80036e8 <SystemInit+0x5c>)
 80036a2:	4b12      	ldr	r3, [pc, #72]	; (80036ec <SystemInit+0x60>)
 80036a4:	4013      	ands	r3, r2
 80036a6:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80036a8:	4b0f      	ldr	r3, [pc, #60]	; (80036e8 <SystemInit+0x5c>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a0e      	ldr	r2, [pc, #56]	; (80036e8 <SystemInit+0x5c>)
 80036ae:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80036b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036b6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80036b8:	4b0b      	ldr	r3, [pc, #44]	; (80036e8 <SystemInit+0x5c>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a0a      	ldr	r2, [pc, #40]	; (80036e8 <SystemInit+0x5c>)
 80036be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80036c2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80036c4:	4b08      	ldr	r3, [pc, #32]	; (80036e8 <SystemInit+0x5c>)
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	4a07      	ldr	r2, [pc, #28]	; (80036e8 <SystemInit+0x5c>)
 80036ca:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80036ce:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80036d0:	4b05      	ldr	r3, [pc, #20]	; (80036e8 <SystemInit+0x5c>)
 80036d2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80036d6:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80036d8:	4b05      	ldr	r3, [pc, #20]	; (80036f0 <SystemInit+0x64>)
 80036da:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80036de:	609a      	str	r2, [r3, #8]
#endif 
}
 80036e0:	bf00      	nop
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bc80      	pop	{r7}
 80036e6:	4770      	bx	lr
 80036e8:	40021000 	.word	0x40021000
 80036ec:	f8ff0000 	.word	0xf8ff0000
 80036f0:	e000ed00 	.word	0xe000ed00

080036f4 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b085      	sub	sp, #20
 80036f8:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 80036fa:	2300      	movs	r3, #0
 80036fc:	60fb      	str	r3, [r7, #12]
 80036fe:	2300      	movs	r3, #0
 8003700:	60bb      	str	r3, [r7, #8]
 8003702:	2300      	movs	r3, #0
 8003704:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8003706:	4b2f      	ldr	r3, [pc, #188]	; (80037c4 <SystemCoreClockUpdate+0xd0>)
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	f003 030c 	and.w	r3, r3, #12
 800370e:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2b08      	cmp	r3, #8
 8003714:	d011      	beq.n	800373a <SystemCoreClockUpdate+0x46>
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2b08      	cmp	r3, #8
 800371a:	d83a      	bhi.n	8003792 <SystemCoreClockUpdate+0x9e>
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d003      	beq.n	800372a <SystemCoreClockUpdate+0x36>
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2b04      	cmp	r3, #4
 8003726:	d004      	beq.n	8003732 <SystemCoreClockUpdate+0x3e>
 8003728:	e033      	b.n	8003792 <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 800372a:	4b27      	ldr	r3, [pc, #156]	; (80037c8 <SystemCoreClockUpdate+0xd4>)
 800372c:	4a27      	ldr	r2, [pc, #156]	; (80037cc <SystemCoreClockUpdate+0xd8>)
 800372e:	601a      	str	r2, [r3, #0]
      break;
 8003730:	e033      	b.n	800379a <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8003732:	4b25      	ldr	r3, [pc, #148]	; (80037c8 <SystemCoreClockUpdate+0xd4>)
 8003734:	4a25      	ldr	r2, [pc, #148]	; (80037cc <SystemCoreClockUpdate+0xd8>)
 8003736:	601a      	str	r2, [r3, #0]
      break;
 8003738:	e02f      	b.n	800379a <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 800373a:	4b22      	ldr	r3, [pc, #136]	; (80037c4 <SystemCoreClockUpdate+0xd0>)
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003742:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8003744:	4b1f      	ldr	r3, [pc, #124]	; (80037c4 <SystemCoreClockUpdate+0xd0>)
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800374c:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 800374e:	68bb      	ldr	r3, [r7, #8]
 8003750:	0c9b      	lsrs	r3, r3, #18
 8003752:	3302      	adds	r3, #2
 8003754:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d106      	bne.n	800376a <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	4a1c      	ldr	r2, [pc, #112]	; (80037d0 <SystemCoreClockUpdate+0xdc>)
 8003760:	fb02 f303 	mul.w	r3, r2, r3
 8003764:	4a18      	ldr	r2, [pc, #96]	; (80037c8 <SystemCoreClockUpdate+0xd4>)
 8003766:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 8003768:	e017      	b.n	800379a <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 800376a:	4b16      	ldr	r3, [pc, #88]	; (80037c4 <SystemCoreClockUpdate+0xd0>)
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003772:	2b00      	cmp	r3, #0
 8003774:	d006      	beq.n	8003784 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	4a15      	ldr	r2, [pc, #84]	; (80037d0 <SystemCoreClockUpdate+0xdc>)
 800377a:	fb02 f303 	mul.w	r3, r2, r3
 800377e:	4a12      	ldr	r2, [pc, #72]	; (80037c8 <SystemCoreClockUpdate+0xd4>)
 8003780:	6013      	str	r3, [r2, #0]
      break;
 8003782:	e00a      	b.n	800379a <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	4a11      	ldr	r2, [pc, #68]	; (80037cc <SystemCoreClockUpdate+0xd8>)
 8003788:	fb02 f303 	mul.w	r3, r2, r3
 800378c:	4a0e      	ldr	r2, [pc, #56]	; (80037c8 <SystemCoreClockUpdate+0xd4>)
 800378e:	6013      	str	r3, [r2, #0]
      break;
 8003790:	e003      	b.n	800379a <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 8003792:	4b0d      	ldr	r3, [pc, #52]	; (80037c8 <SystemCoreClockUpdate+0xd4>)
 8003794:	4a0d      	ldr	r2, [pc, #52]	; (80037cc <SystemCoreClockUpdate+0xd8>)
 8003796:	601a      	str	r2, [r3, #0]
      break;
 8003798:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800379a:	4b0a      	ldr	r3, [pc, #40]	; (80037c4 <SystemCoreClockUpdate+0xd0>)
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	091b      	lsrs	r3, r3, #4
 80037a0:	f003 030f 	and.w	r3, r3, #15
 80037a4:	4a0b      	ldr	r2, [pc, #44]	; (80037d4 <SystemCoreClockUpdate+0xe0>)
 80037a6:	5cd3      	ldrb	r3, [r2, r3]
 80037a8:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 80037aa:	4b07      	ldr	r3, [pc, #28]	; (80037c8 <SystemCoreClockUpdate+0xd4>)
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	fa22 f303 	lsr.w	r3, r2, r3
 80037b4:	4a04      	ldr	r2, [pc, #16]	; (80037c8 <SystemCoreClockUpdate+0xd4>)
 80037b6:	6013      	str	r3, [r2, #0]
}
 80037b8:	bf00      	nop
 80037ba:	3714      	adds	r7, #20
 80037bc:	46bd      	mov	sp, r7
 80037be:	bc80      	pop	{r7}
 80037c0:	4770      	bx	lr
 80037c2:	bf00      	nop
 80037c4:	40021000 	.word	0x40021000
 80037c8:	2000005c 	.word	0x2000005c
 80037cc:	007a1200 	.word	0x007a1200
 80037d0:	003d0900 	.word	0x003d0900
 80037d4:	0800cf98 	.word	0x0800cf98

080037d8 <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b082      	sub	sp, #8
 80037dc:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80037de:	2300      	movs	r3, #0
 80037e0:	71fb      	strb	r3, [r7, #7]
 80037e2:	e007      	b.n	80037f4 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 80037e4:	79fb      	ldrb	r3, [r7, #7]
 80037e6:	4a0b      	ldr	r2, [pc, #44]	; (8003814 <Systick_init+0x3c>)
 80037e8:	2100      	movs	r1, #0
 80037ea:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80037ee:	79fb      	ldrb	r3, [r7, #7]
 80037f0:	3301      	adds	r3, #1
 80037f2:	71fb      	strb	r3, [r7, #7]
 80037f4:	79fb      	ldrb	r3, [r7, #7]
 80037f6:	2b0f      	cmp	r3, #15
 80037f8:	d9f4      	bls.n	80037e4 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 80037fa:	2200      	movs	r2, #0
 80037fc:	2100      	movs	r1, #0
 80037fe:	f04f 30ff 	mov.w	r0, #4294967295
 8003802:	f001 f81e 	bl	8004842 <HAL_NVIC_SetPriority>
	initialized = TRUE;
 8003806:	4b04      	ldr	r3, [pc, #16]	; (8003818 <Systick_init+0x40>)
 8003808:	2201      	movs	r2, #1
 800380a:	601a      	str	r2, [r3, #0]
}
 800380c:	bf00      	nop
 800380e:	3708      	adds	r7, #8
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}
 8003814:	20000fb4 	.word	0x20000fb4
 8003818:	20000ff4 	.word	0x20000ff4

0800381c <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b082      	sub	sp, #8
 8003820:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 8003822:	f000 fef7 	bl	8004614 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8003826:	f001 f842 	bl	80048ae <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 800382a:	4b0f      	ldr	r3, [pc, #60]	; (8003868 <SysTick_Handler+0x4c>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d101      	bne.n	8003836 <SysTick_Handler+0x1a>
		Systick_init();
 8003832:	f7ff ffd1 	bl	80037d8 <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003836:	2300      	movs	r3, #0
 8003838:	71fb      	strb	r3, [r7, #7]
 800383a:	e00d      	b.n	8003858 <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 800383c:	79fb      	ldrb	r3, [r7, #7]
 800383e:	4a0b      	ldr	r2, [pc, #44]	; (800386c <SysTick_Handler+0x50>)
 8003840:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d004      	beq.n	8003852 <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8003848:	79fb      	ldrb	r3, [r7, #7]
 800384a:	4a08      	ldr	r2, [pc, #32]	; (800386c <SysTick_Handler+0x50>)
 800384c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003850:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003852:	79fb      	ldrb	r3, [r7, #7]
 8003854:	3301      	adds	r3, #1
 8003856:	71fb      	strb	r3, [r7, #7]
 8003858:	79fb      	ldrb	r3, [r7, #7]
 800385a:	2b0f      	cmp	r3, #15
 800385c:	d9ee      	bls.n	800383c <SysTick_Handler+0x20>
	}
}
 800385e:	bf00      	nop
 8003860:	bf00      	nop
 8003862:	3708      	adds	r7, #8
 8003864:	46bd      	mov	sp, r7
 8003866:	bd80      	pop	{r7, pc}
 8003868:	20000ff4 	.word	0x20000ff4
 800386c:	20000fb4 	.word	0x20000fb4

08003870 <Systick_add_callback_function>:

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b084      	sub	sp, #16
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 8003878:	4b10      	ldr	r3, [pc, #64]	; (80038bc <Systick_add_callback_function+0x4c>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d101      	bne.n	8003884 <Systick_add_callback_function+0x14>
		Systick_init();
 8003880:	f7ff ffaa 	bl	80037d8 <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003884:	2300      	movs	r3, #0
 8003886:	73fb      	strb	r3, [r7, #15]
 8003888:	e00f      	b.n	80038aa <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouv une place libre ?
 800388a:	7bfb      	ldrb	r3, [r7, #15]
 800388c:	4a0c      	ldr	r2, [pc, #48]	; (80038c0 <Systick_add_callback_function+0x50>)
 800388e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d106      	bne.n	80038a4 <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 8003896:	7bfb      	ldrb	r3, [r7, #15]
 8003898:	4909      	ldr	r1, [pc, #36]	; (80038c0 <Systick_add_callback_function+0x50>)
 800389a:	687a      	ldr	r2, [r7, #4]
 800389c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 80038a0:	2301      	movs	r3, #1
 80038a2:	e006      	b.n	80038b2 <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80038a4:	7bfb      	ldrb	r3, [r7, #15]
 80038a6:	3301      	adds	r3, #1
 80038a8:	73fb      	strb	r3, [r7, #15]
 80038aa:	7bfb      	ldrb	r3, [r7, #15]
 80038ac:	2b0f      	cmp	r3, #15
 80038ae:	d9ec      	bls.n	800388a <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 80038b0:	2300      	movs	r3, #0

}
 80038b2:	4618      	mov	r0, r3
 80038b4:	3710      	adds	r7, #16
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
 80038ba:	bf00      	nop
 80038bc:	20000ff4 	.word	0x20000ff4
 80038c0:	20000fb4 	.word	0x20000fb4

080038c4 <ILI9341_Init>:
 *         It also initializes external SDRAM
 * @param  None
 * @retval None
 */
void ILI9341_Init(void)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b082      	sub	sp, #8
 80038c8:	af02      	add	r7, sp, #8
	/* Init WRX pin */
	BSP_GPIO_PinCfg(ILI9341_WRX_PORT,ILI9341_WRX_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 80038ca:	2301      	movs	r3, #1
 80038cc:	9300      	str	r3, [sp, #0]
 80038ce:	2300      	movs	r3, #0
 80038d0:	2201      	movs	r2, #1
 80038d2:	2102      	movs	r1, #2
 80038d4:	4818      	ldr	r0, [pc, #96]	; (8003938 <ILI9341_Init+0x74>)
 80038d6:	f7fe fa9d 	bl	8001e14 <BSP_GPIO_PinCfg>
	
	/* Init CS pin */
	BSP_GPIO_PinCfg(ILI9341_CS_PORT,ILI9341_CS_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 80038da:	2301      	movs	r3, #1
 80038dc:	9300      	str	r3, [sp, #0]
 80038de:	2300      	movs	r3, #0
 80038e0:	2201      	movs	r2, #1
 80038e2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80038e6:	4814      	ldr	r0, [pc, #80]	; (8003938 <ILI9341_Init+0x74>)
 80038e8:	f7fe fa94 	bl	8001e14 <BSP_GPIO_PinCfg>
	
	/* Init RST pin */
	BSP_GPIO_PinCfg(ILI9341_RST_PORT,ILI9341_RST_PIN, GPIO_MODE_OUTPUT_PP,GPIO_PULLUP,GPIO_SPEED_FREQ_LOW);
 80038ec:	2302      	movs	r3, #2
 80038ee:	9300      	str	r3, [sp, #0]
 80038f0:	2301      	movs	r3, #1
 80038f2:	2201      	movs	r2, #1
 80038f4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80038f8:	480f      	ldr	r0, [pc, #60]	; (8003938 <ILI9341_Init+0x74>)
 80038fa:	f7fe fa8b 	bl	8001e14 <BSP_GPIO_PinCfg>


	/* CS high */
	ILI9341_CS_SET();
 80038fe:	2201      	movs	r2, #1
 8003900:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003904:	480c      	ldr	r0, [pc, #48]	; (8003938 <ILI9341_Init+0x74>)
 8003906:	f001 faf6 	bl	8004ef6 <HAL_GPIO_WritePin>
	
	/* Init SPI */
	SPI_Init(ILI9341_SPI);
 800390a:	480c      	ldr	r0, [pc, #48]	; (800393c <ILI9341_Init+0x78>)
 800390c:	f7fe fab2 	bl	8001e74 <SPI_Init>
	
	/* Init DMA for SPI */
	//SPI_DMA_Init(ILI9341_SPI);
	
	/* Init LCD */
	ILI9341_InitLCD();
 8003910:	f000 f81a 	bl	8003948 <ILI9341_InitLCD>
	
	/* Set default settings */
	ILI9341_x = ILI9341_y = 0;
 8003914:	4b0a      	ldr	r3, [pc, #40]	; (8003940 <ILI9341_Init+0x7c>)
 8003916:	2200      	movs	r2, #0
 8003918:	801a      	strh	r2, [r3, #0]
 800391a:	4b09      	ldr	r3, [pc, #36]	; (8003940 <ILI9341_Init+0x7c>)
 800391c:	881a      	ldrh	r2, [r3, #0]
 800391e:	4b09      	ldr	r3, [pc, #36]	; (8003944 <ILI9341_Init+0x80>)
 8003920:	801a      	strh	r2, [r3, #0]
	ILI9341_Rotate(ILI9341_Orientation_Portrait_1);
 8003922:	2000      	movs	r0, #0
 8003924:	f000 fa72 	bl	8003e0c <ILI9341_Rotate>
	//ILI9341_Rotate(ILI9341_Orientation_Landscape_1);	//Utiliser cette fonction pour modifier l'orientation en paysage
	
	/* Fill with white color */
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 8003928:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800392c:	f000 f9f8 	bl	8003d20 <ILI9341_Fill>
}
 8003930:	bf00      	nop
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}
 8003936:	bf00      	nop
 8003938:	40010c00 	.word	0x40010c00
 800393c:	40013000 	.word	0x40013000
 8003940:	200010da 	.word	0x200010da
 8003944:	200010d0 	.word	0x200010d0

08003948 <ILI9341_InitLCD>:
/**
 * @brief  Initializes ILI9341 LCD
 * @param  None
 * @retval None
 */
void ILI9341_InitLCD(void) {
 8003948:	b580      	push	{r7, lr}
 800394a:	af00      	add	r7, sp, #0
	/* Force reset */
	ILI9341_RST_RESET();
 800394c:	2200      	movs	r2, #0
 800394e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003952:	4898      	ldr	r0, [pc, #608]	; (8003bb4 <ILI9341_InitLCD+0x26c>)
 8003954:	f001 facf 	bl	8004ef6 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8003958:	2014      	movs	r0, #20
 800395a:	f000 fe77 	bl	800464c <HAL_Delay>
	ILI9341_RST_SET();
 800395e:	2201      	movs	r2, #1
 8003960:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003964:	4893      	ldr	r0, [pc, #588]	; (8003bb4 <ILI9341_InitLCD+0x26c>)
 8003966:	f001 fac6 	bl	8004ef6 <HAL_GPIO_WritePin>
	
	/* Delay for RST response */
	HAL_Delay(20);
 800396a:	2014      	movs	r0, #20
 800396c:	f000 fe6e 	bl	800464c <HAL_Delay>
	
	/* Software reset */
	ILI9341_SendCommand(ILI9341_RESET);
 8003970:	2001      	movs	r0, #1
 8003972:	f000 f921 	bl	8003bb8 <ILI9341_SendCommand>
	HAL_Delay(50);
 8003976:	2032      	movs	r0, #50	; 0x32
 8003978:	f000 fe68 	bl	800464c <HAL_Delay>
	
	// Power control A
	ILI9341_SendCommand(ILI9341_POWERA);
 800397c:	20cb      	movs	r0, #203	; 0xcb
 800397e:	f000 f91b 	bl	8003bb8 <ILI9341_SendCommand>
	ILI9341_SendData(0x39);
 8003982:	2039      	movs	r0, #57	; 0x39
 8003984:	f000 f93c 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x2C);
 8003988:	202c      	movs	r0, #44	; 0x2c
 800398a:	f000 f939 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 800398e:	2000      	movs	r0, #0
 8003990:	f000 f936 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x34);
 8003994:	2034      	movs	r0, #52	; 0x34
 8003996:	f000 f933 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x02);
 800399a:	2002      	movs	r0, #2
 800399c:	f000 f930 	bl	8003c00 <ILI9341_SendData>

	// Power control B
	ILI9341_SendCommand(ILI9341_POWERB);
 80039a0:	20cf      	movs	r0, #207	; 0xcf
 80039a2:	f000 f909 	bl	8003bb8 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80039a6:	2000      	movs	r0, #0
 80039a8:	f000 f92a 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 80039ac:	20c1      	movs	r0, #193	; 0xc1
 80039ae:	f000 f927 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x30);
 80039b2:	2030      	movs	r0, #48	; 0x30
 80039b4:	f000 f924 	bl	8003c00 <ILI9341_SendData>

	// Driver timing control A
	ILI9341_SendCommand(ILI9341_DTCA);
 80039b8:	20e8      	movs	r0, #232	; 0xe8
 80039ba:	f000 f8fd 	bl	8003bb8 <ILI9341_SendCommand>
	ILI9341_SendData(0x85);
 80039be:	2085      	movs	r0, #133	; 0x85
 80039c0:	f000 f91e 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80039c4:	2000      	movs	r0, #0
 80039c6:	f000 f91b 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x78);
 80039ca:	2078      	movs	r0, #120	; 0x78
 80039cc:	f000 f918 	bl	8003c00 <ILI9341_SendData>

	// Driver timing control B
	ILI9341_SendCommand(ILI9341_DTCB);
 80039d0:	20ea      	movs	r0, #234	; 0xea
 80039d2:	f000 f8f1 	bl	8003bb8 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80039d6:	2000      	movs	r0, #0
 80039d8:	f000 f912 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80039dc:	2000      	movs	r0, #0
 80039de:	f000 f90f 	bl	8003c00 <ILI9341_SendData>

	// Power on sequence control
	ILI9341_SendCommand(ILI9341_POWER_SEQ);
 80039e2:	20ed      	movs	r0, #237	; 0xed
 80039e4:	f000 f8e8 	bl	8003bb8 <ILI9341_SendCommand>
	ILI9341_SendData(0x64);
 80039e8:	2064      	movs	r0, #100	; 0x64
 80039ea:	f000 f909 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 80039ee:	2003      	movs	r0, #3
 80039f0:	f000 f906 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x12);
 80039f4:	2012      	movs	r0, #18
 80039f6:	f000 f903 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x81);
 80039fa:	2081      	movs	r0, #129	; 0x81
 80039fc:	f000 f900 	bl	8003c00 <ILI9341_SendData>

	// Pump ratio control
	ILI9341_SendCommand(ILI9341_PRC);
 8003a00:	20f7      	movs	r0, #247	; 0xf7
 8003a02:	f000 f8d9 	bl	8003bb8 <ILI9341_SendCommand>
	ILI9341_SendData(0x20);
 8003a06:	2020      	movs	r0, #32
 8003a08:	f000 f8fa 	bl	8003c00 <ILI9341_SendData>

	// Power control 1
	ILI9341_SendCommand(ILI9341_POWER1);
 8003a0c:	20c0      	movs	r0, #192	; 0xc0
 8003a0e:	f000 f8d3 	bl	8003bb8 <ILI9341_SendCommand>
	ILI9341_SendData(0x23);
 8003a12:	2023      	movs	r0, #35	; 0x23
 8003a14:	f000 f8f4 	bl	8003c00 <ILI9341_SendData>

	// Power control 2
	ILI9341_SendCommand(ILI9341_POWER2);
 8003a18:	20c1      	movs	r0, #193	; 0xc1
 8003a1a:	f000 f8cd 	bl	8003bb8 <ILI9341_SendCommand>
	ILI9341_SendData(0x10);
 8003a1e:	2010      	movs	r0, #16
 8003a20:	f000 f8ee 	bl	8003c00 <ILI9341_SendData>

	// VCOM control 1
	ILI9341_SendCommand(ILI9341_VCOM1);
 8003a24:	20c5      	movs	r0, #197	; 0xc5
 8003a26:	f000 f8c7 	bl	8003bb8 <ILI9341_SendCommand>
	ILI9341_SendData(0x3E);
 8003a2a:	203e      	movs	r0, #62	; 0x3e
 8003a2c:	f000 f8e8 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x28);
 8003a30:	2028      	movs	r0, #40	; 0x28
 8003a32:	f000 f8e5 	bl	8003c00 <ILI9341_SendData>

	// VCOM control 2
	ILI9341_SendCommand(ILI9341_VCOM2);
 8003a36:	20c7      	movs	r0, #199	; 0xc7
 8003a38:	f000 f8be 	bl	8003bb8 <ILI9341_SendCommand>
	ILI9341_SendData(0x86);
 8003a3c:	2086      	movs	r0, #134	; 0x86
 8003a3e:	f000 f8df 	bl	8003c00 <ILI9341_SendData>

	// Memory access control
	ILI9341_SendCommand(ILI9341_MAC);
 8003a42:	2036      	movs	r0, #54	; 0x36
 8003a44:	f000 f8b8 	bl	8003bb8 <ILI9341_SendCommand>
	ILI9341_SendData(0x48);
 8003a48:	2048      	movs	r0, #72	; 0x48
 8003a4a:	f000 f8d9 	bl	8003c00 <ILI9341_SendData>

	// Pixel format set
	ILI9341_SendCommand(ILI9341_PIXEL_FORMAT);
 8003a4e:	203a      	movs	r0, #58	; 0x3a
 8003a50:	f000 f8b2 	bl	8003bb8 <ILI9341_SendCommand>
	ILI9341_SendData(0x55);
 8003a54:	2055      	movs	r0, #85	; 0x55
 8003a56:	f000 f8d3 	bl	8003c00 <ILI9341_SendData>

	// Frame rate control
	ILI9341_SendCommand(ILI9341_FRC);
 8003a5a:	20b1      	movs	r0, #177	; 0xb1
 8003a5c:	f000 f8ac 	bl	8003bb8 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8003a60:	2000      	movs	r0, #0
 8003a62:	f000 f8cd 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x18);
 8003a66:	2018      	movs	r0, #24
 8003a68:	f000 f8ca 	bl	8003c00 <ILI9341_SendData>

	// Display function control
	ILI9341_SendCommand(ILI9341_DFC);
 8003a6c:	20b6      	movs	r0, #182	; 0xb6
 8003a6e:	f000 f8a3 	bl	8003bb8 <ILI9341_SendCommand>
	ILI9341_SendData(0x08);
 8003a72:	2008      	movs	r0, #8
 8003a74:	f000 f8c4 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x82);
 8003a78:	2082      	movs	r0, #130	; 0x82
 8003a7a:	f000 f8c1 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x27);
 8003a7e:	2027      	movs	r0, #39	; 0x27
 8003a80:	f000 f8be 	bl	8003c00 <ILI9341_SendData>

	// 3Gamma function disable
	ILI9341_SendCommand(ILI9341_3GAMMA_EN);
 8003a84:	20f2      	movs	r0, #242	; 0xf2
 8003a86:	f000 f897 	bl	8003bb8 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8003a8a:	2000      	movs	r0, #0
 8003a8c:	f000 f8b8 	bl	8003c00 <ILI9341_SendData>


	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 8003a90:	202a      	movs	r0, #42	; 0x2a
 8003a92:	f000 f891 	bl	8003bb8 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8003a96:	2000      	movs	r0, #0
 8003a98:	f000 f8b2 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003a9c:	2000      	movs	r0, #0
 8003a9e:	f000 f8af 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003aa2:	2000      	movs	r0, #0
 8003aa4:	f000 f8ac 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0xEF);
 8003aa8:	20ef      	movs	r0, #239	; 0xef
 8003aaa:	f000 f8a9 	bl	8003c00 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8003aae:	202b      	movs	r0, #43	; 0x2b
 8003ab0:	f000 f882 	bl	8003bb8 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8003ab4:	2000      	movs	r0, #0
 8003ab6:	f000 f8a3 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003aba:	2000      	movs	r0, #0
 8003abc:	f000 f8a0 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x01);
 8003ac0:	2001      	movs	r0, #1
 8003ac2:	f000 f89d 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x3F);
 8003ac6:	203f      	movs	r0, #63	; 0x3f
 8003ac8:	f000 f89a 	bl	8003c00 <ILI9341_SendData>

	// Gamma curve selected
	ILI9341_SendCommand(ILI9341_GAMMA);
 8003acc:	2026      	movs	r0, #38	; 0x26
 8003ace:	f000 f873 	bl	8003bb8 <ILI9341_SendCommand>
	ILI9341_SendData(0x01);
 8003ad2:	2001      	movs	r0, #1
 8003ad4:	f000 f894 	bl	8003c00 <ILI9341_SendData>

	// Set positive gamma
	ILI9341_SendCommand(ILI9341_PGAMMA);
 8003ad8:	20e0      	movs	r0, #224	; 0xe0
 8003ada:	f000 f86d 	bl	8003bb8 <ILI9341_SendCommand>
	ILI9341_SendData(0x0F);
 8003ade:	200f      	movs	r0, #15
 8003ae0:	f000 f88e 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8003ae4:	2031      	movs	r0, #49	; 0x31
 8003ae6:	f000 f88b 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x2B);
 8003aea:	202b      	movs	r0, #43	; 0x2b
 8003aec:	f000 f888 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8003af0:	200c      	movs	r0, #12
 8003af2:	f000 f885 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8003af6:	200e      	movs	r0, #14
 8003af8:	f000 f882 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8003afc:	2008      	movs	r0, #8
 8003afe:	f000 f87f 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x4E);
 8003b02:	204e      	movs	r0, #78	; 0x4e
 8003b04:	f000 f87c 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0xF1);
 8003b08:	20f1      	movs	r0, #241	; 0xf1
 8003b0a:	f000 f879 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x37);
 8003b0e:	2037      	movs	r0, #55	; 0x37
 8003b10:	f000 f876 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8003b14:	2007      	movs	r0, #7
 8003b16:	f000 f873 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x10);
 8003b1a:	2010      	movs	r0, #16
 8003b1c:	f000 f870 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8003b20:	2003      	movs	r0, #3
 8003b22:	f000 f86d 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8003b26:	200e      	movs	r0, #14
 8003b28:	f000 f86a 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x09);
 8003b2c:	2009      	movs	r0, #9
 8003b2e:	f000 f867 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003b32:	2000      	movs	r0, #0
 8003b34:	f000 f864 	bl	8003c00 <ILI9341_SendData>

	// Set negative gama
	ILI9341_SendCommand(ILI9341_NGAMMA);
 8003b38:	20e1      	movs	r0, #225	; 0xe1
 8003b3a:	f000 f83d 	bl	8003bb8 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8003b3e:	2000      	movs	r0, #0
 8003b40:	f000 f85e 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8003b44:	200e      	movs	r0, #14
 8003b46:	f000 f85b 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x14);
 8003b4a:	2014      	movs	r0, #20
 8003b4c:	f000 f858 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8003b50:	2003      	movs	r0, #3
 8003b52:	f000 f855 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x11);
 8003b56:	2011      	movs	r0, #17
 8003b58:	f000 f852 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8003b5c:	2007      	movs	r0, #7
 8003b5e:	f000 f84f 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8003b62:	2031      	movs	r0, #49	; 0x31
 8003b64:	f000 f84c 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 8003b68:	20c1      	movs	r0, #193	; 0xc1
 8003b6a:	f000 f849 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x48);
 8003b6e:	2048      	movs	r0, #72	; 0x48
 8003b70:	f000 f846 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8003b74:	2008      	movs	r0, #8
 8003b76:	f000 f843 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 8003b7a:	200f      	movs	r0, #15
 8003b7c:	f000 f840 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8003b80:	200c      	movs	r0, #12
 8003b82:	f000 f83d 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8003b86:	2031      	movs	r0, #49	; 0x31
 8003b88:	f000 f83a 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x36);
 8003b8c:	2036      	movs	r0, #54	; 0x36
 8003b8e:	f000 f837 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 8003b92:	200f      	movs	r0, #15
 8003b94:	f000 f834 	bl	8003c00 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_SLEEP_OUT);
 8003b98:	2011      	movs	r0, #17
 8003b9a:	f000 f80d 	bl	8003bb8 <ILI9341_SendCommand>

	HAL_Delay(10);
 8003b9e:	200a      	movs	r0, #10
 8003ba0:	f000 fd54 	bl	800464c <HAL_Delay>

	ILI9341_SendCommand(ILI9341_DISPLAY_ON);
 8003ba4:	2029      	movs	r0, #41	; 0x29
 8003ba6:	f000 f807 	bl	8003bb8 <ILI9341_SendCommand>
	ILI9341_SendCommand(ILI9341_GRAM);
 8003baa:	202c      	movs	r0, #44	; 0x2c
 8003bac:	f000 f804 	bl	8003bb8 <ILI9341_SendCommand>
}
 8003bb0:	bf00      	nop
 8003bb2:	bd80      	pop	{r7, pc}
 8003bb4:	40010c00 	.word	0x40010c00

08003bb8 <ILI9341_SendCommand>:
/**
 * @brief  Sends chosen Command to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendCommand(uint8_t data) {
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b082      	sub	sp, #8
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	71fb      	strb	r3, [r7, #7]
	ILI9341_WRX_RESET();
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	2102      	movs	r1, #2
 8003bc6:	480c      	ldr	r0, [pc, #48]	; (8003bf8 <ILI9341_SendCommand+0x40>)
 8003bc8:	f001 f995 	bl	8004ef6 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8003bcc:	2200      	movs	r2, #0
 8003bce:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003bd2:	4809      	ldr	r0, [pc, #36]	; (8003bf8 <ILI9341_SendCommand+0x40>)
 8003bd4:	f001 f98f 	bl	8004ef6 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI,data);
 8003bd8:	79fb      	ldrb	r3, [r7, #7]
 8003bda:	4619      	mov	r1, r3
 8003bdc:	4807      	ldr	r0, [pc, #28]	; (8003bfc <ILI9341_SendCommand+0x44>)
 8003bde:	f7fe fa5f 	bl	80020a0 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8003be2:	2201      	movs	r2, #1
 8003be4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003be8:	4803      	ldr	r0, [pc, #12]	; (8003bf8 <ILI9341_SendCommand+0x40>)
 8003bea:	f001 f984 	bl	8004ef6 <HAL_GPIO_WritePin>
}
 8003bee:	bf00      	nop
 8003bf0:	3708      	adds	r7, #8
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}
 8003bf6:	bf00      	nop
 8003bf8:	40010c00 	.word	0x40010c00
 8003bfc:	40013000 	.word	0x40013000

08003c00 <ILI9341_SendData>:
/**
 * @brief  Sends chosen Data to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendData(uint8_t data) {
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b082      	sub	sp, #8
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	4603      	mov	r3, r0
 8003c08:	71fb      	strb	r3, [r7, #7]
	//TODO Isnt that redundant
	ILI9341_WRX_SET();
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	2102      	movs	r1, #2
 8003c0e:	480c      	ldr	r0, [pc, #48]	; (8003c40 <ILI9341_SendData+0x40>)
 8003c10:	f001 f971 	bl	8004ef6 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8003c14:	2200      	movs	r2, #0
 8003c16:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003c1a:	4809      	ldr	r0, [pc, #36]	; (8003c40 <ILI9341_SendData+0x40>)
 8003c1c:	f001 f96b 	bl	8004ef6 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI, data);
 8003c20:	79fb      	ldrb	r3, [r7, #7]
 8003c22:	4619      	mov	r1, r3
 8003c24:	4807      	ldr	r0, [pc, #28]	; (8003c44 <ILI9341_SendData+0x44>)
 8003c26:	f7fe fa3b 	bl	80020a0 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8003c2a:	2201      	movs	r2, #1
 8003c2c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003c30:	4803      	ldr	r0, [pc, #12]	; (8003c40 <ILI9341_SendData+0x40>)
 8003c32:	f001 f960 	bl	8004ef6 <HAL_GPIO_WritePin>
}
 8003c36:	bf00      	nop
 8003c38:	3708      	adds	r7, #8
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bd80      	pop	{r7, pc}
 8003c3e:	bf00      	nop
 8003c40:	40010c00 	.word	0x40010c00
 8003c44:	40013000 	.word	0x40013000

08003c48 <ILI9341_DrawPixel>:
 * @param  x: X position for pixel
 * @param  y: Y position for pixel
 * @param  color: Color of pixel
 * @retval None
 */
void ILI9341_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b082      	sub	sp, #8
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	4603      	mov	r3, r0
 8003c50:	80fb      	strh	r3, [r7, #6]
 8003c52:	460b      	mov	r3, r1
 8003c54:	80bb      	strh	r3, [r7, #4]
 8003c56:	4613      	mov	r3, r2
 8003c58:	807b      	strh	r3, [r7, #2]
	ILI9341_SetCursorPosition(x, y, x, y);
 8003c5a:	88bb      	ldrh	r3, [r7, #4]
 8003c5c:	88fa      	ldrh	r2, [r7, #6]
 8003c5e:	88b9      	ldrh	r1, [r7, #4]
 8003c60:	88f8      	ldrh	r0, [r7, #6]
 8003c62:	f000 f813 	bl	8003c8c <ILI9341_SetCursorPosition>

	ILI9341_SendCommand(ILI9341_GRAM);
 8003c66:	202c      	movs	r0, #44	; 0x2c
 8003c68:	f7ff ffa6 	bl	8003bb8 <ILI9341_SendCommand>
	ILI9341_SendData(color >> 8);
 8003c6c:	887b      	ldrh	r3, [r7, #2]
 8003c6e:	0a1b      	lsrs	r3, r3, #8
 8003c70:	b29b      	uxth	r3, r3
 8003c72:	b2db      	uxtb	r3, r3
 8003c74:	4618      	mov	r0, r3
 8003c76:	f7ff ffc3 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(color & 0xFF);
 8003c7a:	887b      	ldrh	r3, [r7, #2]
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	4618      	mov	r0, r3
 8003c80:	f7ff ffbe 	bl	8003c00 <ILI9341_SendData>
}
 8003c84:	bf00      	nop
 8003c86:	3708      	adds	r7, #8
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	bd80      	pop	{r7, pc}

08003c8c <ILI9341_SetCursorPosition>:
 * @param  y1: Y coordinate of top left corner of area
 * @param  x2: X coordinate of bottom right of area
 * @param  y2: Y coordinate of bottom right of area
 * @retval None
 */
void ILI9341_SetCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8003c8c:	b590      	push	{r4, r7, lr}
 8003c8e:	b083      	sub	sp, #12
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	4604      	mov	r4, r0
 8003c94:	4608      	mov	r0, r1
 8003c96:	4611      	mov	r1, r2
 8003c98:	461a      	mov	r2, r3
 8003c9a:	4623      	mov	r3, r4
 8003c9c:	80fb      	strh	r3, [r7, #6]
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	80bb      	strh	r3, [r7, #4]
 8003ca2:	460b      	mov	r3, r1
 8003ca4:	807b      	strh	r3, [r7, #2]
 8003ca6:	4613      	mov	r3, r2
 8003ca8:	803b      	strh	r3, [r7, #0]
	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 8003caa:	202a      	movs	r0, #42	; 0x2a
 8003cac:	f7ff ff84 	bl	8003bb8 <ILI9341_SendCommand>
	ILI9341_SendData(x1 >> 8);
 8003cb0:	88fb      	ldrh	r3, [r7, #6]
 8003cb2:	0a1b      	lsrs	r3, r3, #8
 8003cb4:	b29b      	uxth	r3, r3
 8003cb6:	b2db      	uxtb	r3, r3
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f7ff ffa1 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(x1 & 0xFF);
 8003cbe:	88fb      	ldrh	r3, [r7, #6]
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f7ff ff9c 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(x2 >> 8);
 8003cc8:	887b      	ldrh	r3, [r7, #2]
 8003cca:	0a1b      	lsrs	r3, r3, #8
 8003ccc:	b29b      	uxth	r3, r3
 8003cce:	b2db      	uxtb	r3, r3
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f7ff ff95 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(x2 & 0xFF);
 8003cd6:	887b      	ldrh	r3, [r7, #2]
 8003cd8:	b2db      	uxtb	r3, r3
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f7ff ff90 	bl	8003c00 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8003ce0:	202b      	movs	r0, #43	; 0x2b
 8003ce2:	f7ff ff69 	bl	8003bb8 <ILI9341_SendCommand>
	ILI9341_SendData(y1 >> 8);
 8003ce6:	88bb      	ldrh	r3, [r7, #4]
 8003ce8:	0a1b      	lsrs	r3, r3, #8
 8003cea:	b29b      	uxth	r3, r3
 8003cec:	b2db      	uxtb	r3, r3
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f7ff ff86 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(y1 & 0xFF);
 8003cf4:	88bb      	ldrh	r3, [r7, #4]
 8003cf6:	b2db      	uxtb	r3, r3
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f7ff ff81 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(y2 >> 8);
 8003cfe:	883b      	ldrh	r3, [r7, #0]
 8003d00:	0a1b      	lsrs	r3, r3, #8
 8003d02:	b29b      	uxth	r3, r3
 8003d04:	b2db      	uxtb	r3, r3
 8003d06:	4618      	mov	r0, r3
 8003d08:	f7ff ff7a 	bl	8003c00 <ILI9341_SendData>
	ILI9341_SendData(y2 & 0xFF);
 8003d0c:	883b      	ldrh	r3, [r7, #0]
 8003d0e:	b2db      	uxtb	r3, r3
 8003d10:	4618      	mov	r0, r3
 8003d12:	f7ff ff75 	bl	8003c00 <ILI9341_SendData>
}
 8003d16:	bf00      	nop
 8003d18:	370c      	adds	r7, #12
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd90      	pop	{r4, r7, pc}
	...

08003d20 <ILI9341_Fill>:
/**
 * @brief  Fills entire LCD with color
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_Fill(uint16_t color) {
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b084      	sub	sp, #16
 8003d24:	af02      	add	r7, sp, #8
 8003d26:	4603      	mov	r3, r0
 8003d28:	80fb      	strh	r3, [r7, #6]
	/* Fill entire screen */
	ILI9341_INT_Fill(0, 0, ILI9341_Opts.width - 1, ILI9341_Opts.height, color);
 8003d2a:	4b08      	ldr	r3, [pc, #32]	; (8003d4c <ILI9341_Fill+0x2c>)
 8003d2c:	881b      	ldrh	r3, [r3, #0]
 8003d2e:	3b01      	subs	r3, #1
 8003d30:	b29a      	uxth	r2, r3
 8003d32:	4b06      	ldr	r3, [pc, #24]	; (8003d4c <ILI9341_Fill+0x2c>)
 8003d34:	8859      	ldrh	r1, [r3, #2]
 8003d36:	88fb      	ldrh	r3, [r7, #6]
 8003d38:	9300      	str	r3, [sp, #0]
 8003d3a:	460b      	mov	r3, r1
 8003d3c:	2100      	movs	r1, #0
 8003d3e:	2000      	movs	r0, #0
 8003d40:	f000 f806 	bl	8003d50 <ILI9341_INT_Fill>
}
 8003d44:	bf00      	nop
 8003d46:	3708      	adds	r7, #8
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}
 8003d4c:	200010d4 	.word	0x200010d4

08003d50 <ILI9341_INT_Fill>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_INT_Fill(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 8003d50:	b590      	push	{r4, r7, lr}
 8003d52:	b087      	sub	sp, #28
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	4604      	mov	r4, r0
 8003d58:	4608      	mov	r0, r1
 8003d5a:	4611      	mov	r1, r2
 8003d5c:	461a      	mov	r2, r3
 8003d5e:	4623      	mov	r3, r4
 8003d60:	80fb      	strh	r3, [r7, #6]
 8003d62:	4603      	mov	r3, r0
 8003d64:	80bb      	strh	r3, [r7, #4]
 8003d66:	460b      	mov	r3, r1
 8003d68:	807b      	strh	r3, [r7, #2]
 8003d6a:	4613      	mov	r3, r2
 8003d6c:	803b      	strh	r3, [r7, #0]
	uint32_t pixels_count;
	uint8_t datas[2];
	datas[1] = HIGHINT(color);
 8003d6e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003d70:	0a1b      	lsrs	r3, r3, #8
 8003d72:	b29b      	uxth	r3, r3
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	737b      	strb	r3, [r7, #13]
	datas[0] = LOWINT(color);
 8003d78:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003d7a:	b2db      	uxtb	r3, r3
 8003d7c:	733b      	strb	r3, [r7, #12]

	/* Set cursor position */
	ILI9341_SetCursorPosition(x0, y0, x1, y1);
 8003d7e:	883b      	ldrh	r3, [r7, #0]
 8003d80:	887a      	ldrh	r2, [r7, #2]
 8003d82:	88b9      	ldrh	r1, [r7, #4]
 8003d84:	88f8      	ldrh	r0, [r7, #6]
 8003d86:	f7ff ff81 	bl	8003c8c <ILI9341_SetCursorPosition>

	/* Set command for GRAM data */
	ILI9341_SendCommand(ILI9341_GRAM);
 8003d8a:	202c      	movs	r0, #44	; 0x2c
 8003d8c:	f7ff ff14 	bl	8003bb8 <ILI9341_SendCommand>
	
	/* Calculate pixels count */
	pixels_count = (x1 - x0 + 1) * (y1 - y0 + 1);
 8003d90:	887a      	ldrh	r2, [r7, #2]
 8003d92:	88fb      	ldrh	r3, [r7, #6]
 8003d94:	1ad3      	subs	r3, r2, r3
 8003d96:	3301      	adds	r3, #1
 8003d98:	8839      	ldrh	r1, [r7, #0]
 8003d9a:	88ba      	ldrh	r2, [r7, #4]
 8003d9c:	1a8a      	subs	r2, r1, r2
 8003d9e:	3201      	adds	r2, #1
 8003da0:	fb02 f303 	mul.w	r3, r2, r3
 8003da4:	613b      	str	r3, [r7, #16]

	/* Send everything */
	ILI9341_CS_RESET();
 8003da6:	2200      	movs	r2, #0
 8003da8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003dac:	4815      	ldr	r0, [pc, #84]	; (8003e04 <ILI9341_INT_Fill+0xb4>)
 8003dae:	f001 f8a2 	bl	8004ef6 <HAL_GPIO_WritePin>
	ILI9341_WRX_SET();
 8003db2:	2201      	movs	r2, #1
 8003db4:	2102      	movs	r1, #2
 8003db6:	4813      	ldr	r0, [pc, #76]	; (8003e04 <ILI9341_INT_Fill+0xb4>)
 8003db8:	f001 f89d 	bl	8004ef6 <HAL_GPIO_WritePin>
	
	/* Go to 16-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_16b);
 8003dbc:	2101      	movs	r1, #1
 8003dbe:	4812      	ldr	r0, [pc, #72]	; (8003e08 <ILI9341_INT_Fill+0xb8>)
 8003dc0:	f7fe f9dc 	bl	800217c <TM_SPI_SetDataSize>
	
	/* Send first 65535 bytes, SPI MUST BE IN 16-bit MODE */
	//SPI_DMA_SendHalfWord(ILI9341_SPI, color, (pixels_count > 0xFFFF) ? 0xFFFF : pixels_count);
	uint32_t i;
	for(i=0;i<pixels_count;i++)
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	617b      	str	r3, [r7, #20]
 8003dc8:	e009      	b.n	8003dde <ILI9341_INT_Fill+0x8e>
		SPI_WriteMultiNoRegister(ILI9341_SPI, datas, 1);
 8003dca:	f107 030c 	add.w	r3, r7, #12
 8003dce:	2201      	movs	r2, #1
 8003dd0:	4619      	mov	r1, r3
 8003dd2:	480d      	ldr	r0, [pc, #52]	; (8003e08 <ILI9341_INT_Fill+0xb8>)
 8003dd4:	f7fe f99a 	bl	800210c <SPI_WriteMultiNoRegister>
	for(i=0;i<pixels_count;i++)
 8003dd8:	697b      	ldr	r3, [r7, #20]
 8003dda:	3301      	adds	r3, #1
 8003ddc:	617b      	str	r3, [r7, #20]
 8003dde:	697a      	ldr	r2, [r7, #20]
 8003de0:	693b      	ldr	r3, [r7, #16]
 8003de2:	429a      	cmp	r2, r3
 8003de4:	d3f1      	bcc.n	8003dca <ILI9341_INT_Fill+0x7a>
		//SPI_DMA_SendHalfWord(ILI9341_SPI, color, pixels_count - 0xFFFF);
		/* Wait till done */
		//while (SPI_DMA_Working(ILI9341_SPI));
	//}
	
	ILI9341_CS_SET();
 8003de6:	2201      	movs	r2, #1
 8003de8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003dec:	4805      	ldr	r0, [pc, #20]	; (8003e04 <ILI9341_INT_Fill+0xb4>)
 8003dee:	f001 f882 	bl	8004ef6 <HAL_GPIO_WritePin>

	/* Go back to 8-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_8b);
 8003df2:	2100      	movs	r1, #0
 8003df4:	4804      	ldr	r0, [pc, #16]	; (8003e08 <ILI9341_INT_Fill+0xb8>)
 8003df6:	f7fe f9c1 	bl	800217c <TM_SPI_SetDataSize>
}
 8003dfa:	bf00      	nop
 8003dfc:	371c      	adds	r7, #28
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bd90      	pop	{r4, r7, pc}
 8003e02:	bf00      	nop
 8003e04:	40010c00 	.word	0x40010c00
 8003e08:	40013000 	.word	0x40013000

08003e0c <ILI9341_Rotate>:
/**
 * @brief  Rotates LCD to specific orientation
 * @param  orientation: LCD orientation. This parameter can be a value of @ref ILI9341_Orientation_t enumeration
 * @retval None
 */
void ILI9341_Rotate(ILI9341_Orientation_t orientation) {
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b082      	sub	sp, #8
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	4603      	mov	r3, r0
 8003e14:	71fb      	strb	r3, [r7, #7]
	ILI9341_SendCommand(ILI9341_MAC);
 8003e16:	2036      	movs	r0, #54	; 0x36
 8003e18:	f7ff fece 	bl	8003bb8 <ILI9341_SendCommand>
		ILI9341_SendData(0x68);
		ILI9341_Opts.width = ILI9341_WIDTH;
		ILI9341_Opts.height = ILI9341_HEIGHT;
		ILI9341_Opts.orientation = ILI9341_Orientation_Portrait_1;
#else
	if (orientation == ILI9341_Orientation_Portrait_1) {
 8003e1c:	79fb      	ldrb	r3, [r7, #7]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d103      	bne.n	8003e2a <ILI9341_Rotate+0x1e>
			ILI9341_SendData(0x58);
 8003e22:	2058      	movs	r0, #88	; 0x58
 8003e24:	f7ff feec 	bl	8003c00 <ILI9341_SendData>
 8003e28:	e013      	b.n	8003e52 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Portrait_2) {
 8003e2a:	79fb      	ldrb	r3, [r7, #7]
 8003e2c:	2b01      	cmp	r3, #1
 8003e2e:	d103      	bne.n	8003e38 <ILI9341_Rotate+0x2c>
			ILI9341_SendData(0x88);
 8003e30:	2088      	movs	r0, #136	; 0x88
 8003e32:	f7ff fee5 	bl	8003c00 <ILI9341_SendData>
 8003e36:	e00c      	b.n	8003e52 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_1) {
 8003e38:	79fb      	ldrb	r3, [r7, #7]
 8003e3a:	2b02      	cmp	r3, #2
 8003e3c:	d103      	bne.n	8003e46 <ILI9341_Rotate+0x3a>
			ILI9341_SendData(0x28);
 8003e3e:	2028      	movs	r0, #40	; 0x28
 8003e40:	f7ff fede 	bl	8003c00 <ILI9341_SendData>
 8003e44:	e005      	b.n	8003e52 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_2) {
 8003e46:	79fb      	ldrb	r3, [r7, #7]
 8003e48:	2b03      	cmp	r3, #3
 8003e4a:	d102      	bne.n	8003e52 <ILI9341_Rotate+0x46>
			ILI9341_SendData(0xE8);
 8003e4c:	20e8      	movs	r0, #232	; 0xe8
 8003e4e:	f7ff fed7 	bl	8003c00 <ILI9341_SendData>
		}

	ILI9341_Opts.orientation = orientation;
 8003e52:	4a0e      	ldr	r2, [pc, #56]	; (8003e8c <ILI9341_Rotate+0x80>)
 8003e54:	79fb      	ldrb	r3, [r7, #7]
 8003e56:	7113      	strb	r3, [r2, #4]
	if (orientation == ILI9341_Orientation_Portrait_1 || orientation == ILI9341_Orientation_Portrait_2) {
 8003e58:	79fb      	ldrb	r3, [r7, #7]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d002      	beq.n	8003e64 <ILI9341_Rotate+0x58>
 8003e5e:	79fb      	ldrb	r3, [r7, #7]
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	d107      	bne.n	8003e74 <ILI9341_Rotate+0x68>
		ILI9341_Opts.width = ILI9341_WIDTH;
 8003e64:	4b09      	ldr	r3, [pc, #36]	; (8003e8c <ILI9341_Rotate+0x80>)
 8003e66:	22f0      	movs	r2, #240	; 0xf0
 8003e68:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_HEIGHT;
 8003e6a:	4b08      	ldr	r3, [pc, #32]	; (8003e8c <ILI9341_Rotate+0x80>)
 8003e6c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8003e70:	805a      	strh	r2, [r3, #2]
 8003e72:	e007      	b.n	8003e84 <ILI9341_Rotate+0x78>
	} else {
		ILI9341_Opts.width = ILI9341_HEIGHT;
 8003e74:	4b05      	ldr	r3, [pc, #20]	; (8003e8c <ILI9341_Rotate+0x80>)
 8003e76:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8003e7a:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_WIDTH;
 8003e7c:	4b03      	ldr	r3, [pc, #12]	; (8003e8c <ILI9341_Rotate+0x80>)
 8003e7e:	22f0      	movs	r2, #240	; 0xf0
 8003e80:	805a      	strh	r2, [r3, #2]
	}
#endif
}
 8003e82:	bf00      	nop
 8003e84:	bf00      	nop
 8003e86:	3708      	adds	r7, #8
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bd80      	pop	{r7, pc}
 8003e8c:	200010d4 	.word	0x200010d4

08003e90 <ILI9341_Puts>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  foreground: Color for string
 * @param  background: Color for string background
 * @retval None
 */
void ILI9341_Puts(uint16_t x, uint16_t y, char *str, FontDef_t *font, uint16_t foreground, uint16_t background) {
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b088      	sub	sp, #32
 8003e94:	af02      	add	r7, sp, #8
 8003e96:	60ba      	str	r2, [r7, #8]
 8003e98:	607b      	str	r3, [r7, #4]
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	81fb      	strh	r3, [r7, #14]
 8003e9e:	460b      	mov	r3, r1
 8003ea0:	81bb      	strh	r3, [r7, #12]
	uint16_t startX = x;
 8003ea2:	89fb      	ldrh	r3, [r7, #14]
 8003ea4:	82fb      	strh	r3, [r7, #22]
	
	/* Set X and Y coordinates */
	ILI9341_x = x;
 8003ea6:	4a31      	ldr	r2, [pc, #196]	; (8003f6c <ILI9341_Puts+0xdc>)
 8003ea8:	89fb      	ldrh	r3, [r7, #14]
 8003eaa:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 8003eac:	4a30      	ldr	r2, [pc, #192]	; (8003f70 <ILI9341_Puts+0xe0>)
 8003eae:	89bb      	ldrh	r3, [r7, #12]
 8003eb0:	8013      	strh	r3, [r2, #0]
	
	while (*str) {
 8003eb2:	e051      	b.n	8003f58 <ILI9341_Puts+0xc8>
		/* New line */
		if (*str == '\n') {
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	781b      	ldrb	r3, [r3, #0]
 8003eb8:	2b0a      	cmp	r3, #10
 8003eba:	d11d      	bne.n	8003ef8 <ILI9341_Puts+0x68>
			ILI9341_y += font->FontHeight + 1;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	785b      	ldrb	r3, [r3, #1]
 8003ec0:	b29a      	uxth	r2, r3
 8003ec2:	4b2b      	ldr	r3, [pc, #172]	; (8003f70 <ILI9341_Puts+0xe0>)
 8003ec4:	881b      	ldrh	r3, [r3, #0]
 8003ec6:	4413      	add	r3, r2
 8003ec8:	b29b      	uxth	r3, r3
 8003eca:	3301      	adds	r3, #1
 8003ecc:	b29a      	uxth	r2, r3
 8003ece:	4b28      	ldr	r3, [pc, #160]	; (8003f70 <ILI9341_Puts+0xe0>)
 8003ed0:	801a      	strh	r2, [r3, #0]
			/* if after \n is also \r, than go to the left of the screen */
			if (*(str + 1) == '\r') {
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	3301      	adds	r3, #1
 8003ed6:	781b      	ldrb	r3, [r3, #0]
 8003ed8:	2b0d      	cmp	r3, #13
 8003eda:	d106      	bne.n	8003eea <ILI9341_Puts+0x5a>
				ILI9341_x = 0;
 8003edc:	4b23      	ldr	r3, [pc, #140]	; (8003f6c <ILI9341_Puts+0xdc>)
 8003ede:	2200      	movs	r2, #0
 8003ee0:	801a      	strh	r2, [r3, #0]
				str++;
 8003ee2:	68bb      	ldr	r3, [r7, #8]
 8003ee4:	3301      	adds	r3, #1
 8003ee6:	60bb      	str	r3, [r7, #8]
 8003ee8:	e002      	b.n	8003ef0 <ILI9341_Puts+0x60>
			} else {
				ILI9341_x = startX;
 8003eea:	4a20      	ldr	r2, [pc, #128]	; (8003f6c <ILI9341_Puts+0xdc>)
 8003eec:	8afb      	ldrh	r3, [r7, #22]
 8003eee:	8013      	strh	r3, [r2, #0]
			}
			str++;
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	3301      	adds	r3, #1
 8003ef4:	60bb      	str	r3, [r7, #8]
			continue;
 8003ef6:	e02f      	b.n	8003f58 <ILI9341_Puts+0xc8>
		} else if (*str == '\r') {
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	781b      	ldrb	r3, [r3, #0]
 8003efc:	2b0d      	cmp	r3, #13
 8003efe:	d103      	bne.n	8003f08 <ILI9341_Puts+0x78>
			str++;
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	3301      	adds	r3, #1
 8003f04:	60bb      	str	r3, [r7, #8]
			continue;
 8003f06:	e027      	b.n	8003f58 <ILI9341_Puts+0xc8>
		}
		if(ILI9341_x > ILI9341_Opts.width - font->FontWidth)
 8003f08:	4b18      	ldr	r3, [pc, #96]	; (8003f6c <ILI9341_Puts+0xdc>)
 8003f0a:	881b      	ldrh	r3, [r3, #0]
 8003f0c:	461a      	mov	r2, r3
 8003f0e:	4b19      	ldr	r3, [pc, #100]	; (8003f74 <ILI9341_Puts+0xe4>)
 8003f10:	881b      	ldrh	r3, [r3, #0]
 8003f12:	4619      	mov	r1, r3
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	781b      	ldrb	r3, [r3, #0]
 8003f18:	1acb      	subs	r3, r1, r3
 8003f1a:	429a      	cmp	r2, r3
 8003f1c:	dd0d      	ble.n	8003f3a <ILI9341_Puts+0xaa>
		{  
			//on passe  la ligne suivante, en s'alignant sous le dbut de la premire ligne
			ILI9341_y += font->FontHeight + 1;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	785b      	ldrb	r3, [r3, #1]
 8003f22:	b29a      	uxth	r2, r3
 8003f24:	4b12      	ldr	r3, [pc, #72]	; (8003f70 <ILI9341_Puts+0xe0>)
 8003f26:	881b      	ldrh	r3, [r3, #0]
 8003f28:	4413      	add	r3, r2
 8003f2a:	b29b      	uxth	r3, r3
 8003f2c:	3301      	adds	r3, #1
 8003f2e:	b29a      	uxth	r2, r3
 8003f30:	4b0f      	ldr	r3, [pc, #60]	; (8003f70 <ILI9341_Puts+0xe0>)
 8003f32:	801a      	strh	r2, [r3, #0]
			ILI9341_x = startX;
 8003f34:	4a0d      	ldr	r2, [pc, #52]	; (8003f6c <ILI9341_Puts+0xdc>)
 8003f36:	8afb      	ldrh	r3, [r7, #22]
 8003f38:	8013      	strh	r3, [r2, #0]
		}
		/* Put character to LCD */
		ILI9341_Putc(ILI9341_x, ILI9341_y, *str++, font, foreground, background);
 8003f3a:	4b0c      	ldr	r3, [pc, #48]	; (8003f6c <ILI9341_Puts+0xdc>)
 8003f3c:	8818      	ldrh	r0, [r3, #0]
 8003f3e:	4b0c      	ldr	r3, [pc, #48]	; (8003f70 <ILI9341_Puts+0xe0>)
 8003f40:	8819      	ldrh	r1, [r3, #0]
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	1c5a      	adds	r2, r3, #1
 8003f46:	60ba      	str	r2, [r7, #8]
 8003f48:	781a      	ldrb	r2, [r3, #0]
 8003f4a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003f4c:	9301      	str	r3, [sp, #4]
 8003f4e:	8c3b      	ldrh	r3, [r7, #32]
 8003f50:	9300      	str	r3, [sp, #0]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	f000 f89a 	bl	800408c <ILI9341_Putc>
	while (*str) {
 8003f58:	68bb      	ldr	r3, [r7, #8]
 8003f5a:	781b      	ldrb	r3, [r3, #0]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d1a9      	bne.n	8003eb4 <ILI9341_Puts+0x24>
	}
}
 8003f60:	bf00      	nop
 8003f62:	bf00      	nop
 8003f64:	3718      	adds	r7, #24
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bd80      	pop	{r7, pc}
 8003f6a:	bf00      	nop
 8003f6c:	200010d0 	.word	0x200010d0
 8003f70:	200010da 	.word	0x200010da
 8003f74:	200010d4 	.word	0x200010d4

08003f78 <ILI9341_PutBigs>:
 *	@pre : full_in_bigger doit tre infrieur ou gal  bigger.
 *	exemples :
 *		ILI9341_PutBigs(20, 40, "tst4,3",&Font_16x26, ILI9341_COLOR_BLUE,ILI9341_COLOR_BLACK, 4, 3);
 *	 	ILI9341_PutBigs(20, 40, "test2,2",&Font_16x26, ILI9341_COLOR_BLUE,ILI9341_COLOR_BLACK, 2, 2);
 */
void ILI9341_PutBigs(uint16_t x, uint16_t y, char *str, FontDef_t *font, uint16_t foreground, uint16_t background, uint8_t bigger, uint8_t full_in_bigger) {
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b08a      	sub	sp, #40	; 0x28
 8003f7c:	af04      	add	r7, sp, #16
 8003f7e:	60ba      	str	r2, [r7, #8]
 8003f80:	607b      	str	r3, [r7, #4]
 8003f82:	4603      	mov	r3, r0
 8003f84:	81fb      	strh	r3, [r7, #14]
 8003f86:	460b      	mov	r3, r1
 8003f88:	81bb      	strh	r3, [r7, #12]
	uint16_t startX = x;
 8003f8a:	89fb      	ldrh	r3, [r7, #14]
 8003f8c:	82fb      	strh	r3, [r7, #22]

	/* Set X and Y coordinates */
	ILI9341_x = x;
 8003f8e:	4a3c      	ldr	r2, [pc, #240]	; (8004080 <ILI9341_PutBigs+0x108>)
 8003f90:	89fb      	ldrh	r3, [r7, #14]
 8003f92:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 8003f94:	4a3b      	ldr	r2, [pc, #236]	; (8004084 <ILI9341_PutBigs+0x10c>)
 8003f96:	89bb      	ldrh	r3, [r7, #12]
 8003f98:	8013      	strh	r3, [r2, #0]

	while (*str) {
 8003f9a:	e068      	b.n	800406e <ILI9341_PutBigs+0xf6>
		/* New line */
		if (*str == '\n') {
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	781b      	ldrb	r3, [r3, #0]
 8003fa0:	2b0a      	cmp	r3, #10
 8003fa2:	d123      	bne.n	8003fec <ILI9341_PutBigs+0x74>
			ILI9341_y += font->FontHeight*bigger + bigger;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	785b      	ldrb	r3, [r3, #1]
 8003fa8:	b29b      	uxth	r3, r3
 8003faa:	3301      	adds	r3, #1
 8003fac:	b29b      	uxth	r3, r3
 8003fae:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8003fb2:	b292      	uxth	r2, r2
 8003fb4:	fb02 f303 	mul.w	r3, r2, r3
 8003fb8:	b29a      	uxth	r2, r3
 8003fba:	4b32      	ldr	r3, [pc, #200]	; (8004084 <ILI9341_PutBigs+0x10c>)
 8003fbc:	881b      	ldrh	r3, [r3, #0]
 8003fbe:	4413      	add	r3, r2
 8003fc0:	b29a      	uxth	r2, r3
 8003fc2:	4b30      	ldr	r3, [pc, #192]	; (8004084 <ILI9341_PutBigs+0x10c>)
 8003fc4:	801a      	strh	r2, [r3, #0]
			/* if after \n is also \r, than go to the left of the screen */
			if (*(str + 1) == '\r') {
 8003fc6:	68bb      	ldr	r3, [r7, #8]
 8003fc8:	3301      	adds	r3, #1
 8003fca:	781b      	ldrb	r3, [r3, #0]
 8003fcc:	2b0d      	cmp	r3, #13
 8003fce:	d106      	bne.n	8003fde <ILI9341_PutBigs+0x66>
				ILI9341_x = 0;
 8003fd0:	4b2b      	ldr	r3, [pc, #172]	; (8004080 <ILI9341_PutBigs+0x108>)
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	801a      	strh	r2, [r3, #0]
				str++;
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	3301      	adds	r3, #1
 8003fda:	60bb      	str	r3, [r7, #8]
 8003fdc:	e002      	b.n	8003fe4 <ILI9341_PutBigs+0x6c>
			} else {
				ILI9341_x = startX;
 8003fde:	4a28      	ldr	r2, [pc, #160]	; (8004080 <ILI9341_PutBigs+0x108>)
 8003fe0:	8afb      	ldrh	r3, [r7, #22]
 8003fe2:	8013      	strh	r3, [r2, #0]
			}
			str++;
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	3301      	adds	r3, #1
 8003fe8:	60bb      	str	r3, [r7, #8]
			continue;
 8003fea:	e040      	b.n	800406e <ILI9341_PutBigs+0xf6>
		} else if (*str == '\r') {
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	781b      	ldrb	r3, [r3, #0]
 8003ff0:	2b0d      	cmp	r3, #13
 8003ff2:	d103      	bne.n	8003ffc <ILI9341_PutBigs+0x84>
			str++;
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	3301      	adds	r3, #1
 8003ff8:	60bb      	str	r3, [r7, #8]
			continue;
 8003ffa:	e038      	b.n	800406e <ILI9341_PutBigs+0xf6>
		}
		if(ILI9341_x > ILI9341_Opts.width - font->FontWidth*bigger)
 8003ffc:	4b20      	ldr	r3, [pc, #128]	; (8004080 <ILI9341_PutBigs+0x108>)
 8003ffe:	881b      	ldrh	r3, [r3, #0]
 8004000:	461a      	mov	r2, r3
 8004002:	4b21      	ldr	r3, [pc, #132]	; (8004088 <ILI9341_PutBigs+0x110>)
 8004004:	881b      	ldrh	r3, [r3, #0]
 8004006:	4619      	mov	r1, r3
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	781b      	ldrb	r3, [r3, #0]
 800400c:	4618      	mov	r0, r3
 800400e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004012:	fb03 f300 	mul.w	r3, r3, r0
 8004016:	1acb      	subs	r3, r1, r3
 8004018:	429a      	cmp	r2, r3
 800401a:	dd13      	ble.n	8004044 <ILI9341_PutBigs+0xcc>
		{
			//on passe  la ligne suivante, en s'alignant sous le dbut de la premire ligne
			ILI9341_y += font->FontHeight*bigger + bigger;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	785b      	ldrb	r3, [r3, #1]
 8004020:	b29b      	uxth	r3, r3
 8004022:	3301      	adds	r3, #1
 8004024:	b29b      	uxth	r3, r3
 8004026:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800402a:	b292      	uxth	r2, r2
 800402c:	fb02 f303 	mul.w	r3, r2, r3
 8004030:	b29a      	uxth	r2, r3
 8004032:	4b14      	ldr	r3, [pc, #80]	; (8004084 <ILI9341_PutBigs+0x10c>)
 8004034:	881b      	ldrh	r3, [r3, #0]
 8004036:	4413      	add	r3, r2
 8004038:	b29a      	uxth	r2, r3
 800403a:	4b12      	ldr	r3, [pc, #72]	; (8004084 <ILI9341_PutBigs+0x10c>)
 800403c:	801a      	strh	r2, [r3, #0]
			ILI9341_x = startX;
 800403e:	4a10      	ldr	r2, [pc, #64]	; (8004080 <ILI9341_PutBigs+0x108>)
 8004040:	8afb      	ldrh	r3, [r7, #22]
 8004042:	8013      	strh	r3, [r2, #0]
		}
		/* Put character to LCD */
		ILI9341_PutBigc(ILI9341_x, ILI9341_y, *str++, font, foreground, background, bigger, full_in_bigger);
 8004044:	4b0e      	ldr	r3, [pc, #56]	; (8004080 <ILI9341_PutBigs+0x108>)
 8004046:	8818      	ldrh	r0, [r3, #0]
 8004048:	4b0e      	ldr	r3, [pc, #56]	; (8004084 <ILI9341_PutBigs+0x10c>)
 800404a:	8819      	ldrh	r1, [r3, #0]
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	1c5a      	adds	r2, r3, #1
 8004050:	60ba      	str	r2, [r7, #8]
 8004052:	781a      	ldrb	r2, [r3, #0]
 8004054:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004058:	9303      	str	r3, [sp, #12]
 800405a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800405e:	9302      	str	r3, [sp, #8]
 8004060:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004062:	9301      	str	r3, [sp, #4]
 8004064:	8c3b      	ldrh	r3, [r7, #32]
 8004066:	9300      	str	r3, [sp, #0]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	f000 f8bf 	bl	80041ec <ILI9341_PutBigc>
	while (*str) {
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	781b      	ldrb	r3, [r3, #0]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d192      	bne.n	8003f9c <ILI9341_PutBigs+0x24>
	}
}
 8004076:	bf00      	nop
 8004078:	bf00      	nop
 800407a:	3718      	adds	r7, #24
 800407c:	46bd      	mov	sp, r7
 800407e:	bd80      	pop	{r7, pc}
 8004080:	200010d0 	.word	0x200010d0
 8004084:	200010da 	.word	0x200010da
 8004088:	200010d4 	.word	0x200010d4

0800408c <ILI9341_Putc>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  foreground: Color for char
 * @param  background: Color for char background
 * @retval None
 */
void ILI9341_Putc(uint16_t x, uint16_t y, char c, FontDef_t *font, uint16_t foreground, uint16_t background) {
 800408c:	b590      	push	{r4, r7, lr}
 800408e:	b08d      	sub	sp, #52	; 0x34
 8004090:	af02      	add	r7, sp, #8
 8004092:	607b      	str	r3, [r7, #4]
 8004094:	4603      	mov	r3, r0
 8004096:	81fb      	strh	r3, [r7, #14]
 8004098:	460b      	mov	r3, r1
 800409a:	81bb      	strh	r3, [r7, #12]
 800409c:	4613      	mov	r3, r2
 800409e:	72fb      	strb	r3, [r7, #11]
	uint32_t i, b, j;
	/* Set coordinates */
	ILI9341_x = x;
 80040a0:	4a4f      	ldr	r2, [pc, #316]	; (80041e0 <ILI9341_Putc+0x154>)
 80040a2:	89fb      	ldrh	r3, [r7, #14]
 80040a4:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 80040a6:	4a4f      	ldr	r2, [pc, #316]	; (80041e4 <ILI9341_Putc+0x158>)
 80040a8:	89bb      	ldrh	r3, [r7, #12]
 80040aa:	8013      	strh	r3, [r2, #0]
	
	if ((ILI9341_x + font->FontWidth) > ILI9341_Opts.width) {
 80040ac:	4b4c      	ldr	r3, [pc, #304]	; (80041e0 <ILI9341_Putc+0x154>)
 80040ae:	881b      	ldrh	r3, [r3, #0]
 80040b0:	461a      	mov	r2, r3
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	781b      	ldrb	r3, [r3, #0]
 80040b6:	4413      	add	r3, r2
 80040b8:	4a4b      	ldr	r2, [pc, #300]	; (80041e8 <ILI9341_Putc+0x15c>)
 80040ba:	8812      	ldrh	r2, [r2, #0]
 80040bc:	4293      	cmp	r3, r2
 80040be:	dd0b      	ble.n	80040d8 <ILI9341_Putc+0x4c>
		/* If at the end of a line of display, go to new line and set x to 0 position */
		ILI9341_y += font->FontHeight;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	785b      	ldrb	r3, [r3, #1]
 80040c4:	b29a      	uxth	r2, r3
 80040c6:	4b47      	ldr	r3, [pc, #284]	; (80041e4 <ILI9341_Putc+0x158>)
 80040c8:	881b      	ldrh	r3, [r3, #0]
 80040ca:	4413      	add	r3, r2
 80040cc:	b29a      	uxth	r2, r3
 80040ce:	4b45      	ldr	r3, [pc, #276]	; (80041e4 <ILI9341_Putc+0x158>)
 80040d0:	801a      	strh	r2, [r3, #0]
		ILI9341_x = 0;
 80040d2:	4b43      	ldr	r3, [pc, #268]	; (80041e0 <ILI9341_Putc+0x154>)
 80040d4:	2200      	movs	r2, #0
 80040d6:	801a      	strh	r2, [r3, #0]
	}
	
	/* Draw rectangle for background */
	ILI9341_INT_Fill(ILI9341_x, ILI9341_y, ILI9341_x + font->FontWidth, ILI9341_y + font->FontHeight, background);
 80040d8:	4b41      	ldr	r3, [pc, #260]	; (80041e0 <ILI9341_Putc+0x154>)
 80040da:	8818      	ldrh	r0, [r3, #0]
 80040dc:	4b41      	ldr	r3, [pc, #260]	; (80041e4 <ILI9341_Putc+0x158>)
 80040de:	8819      	ldrh	r1, [r3, #0]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	781b      	ldrb	r3, [r3, #0]
 80040e4:	b29a      	uxth	r2, r3
 80040e6:	4b3e      	ldr	r3, [pc, #248]	; (80041e0 <ILI9341_Putc+0x154>)
 80040e8:	881b      	ldrh	r3, [r3, #0]
 80040ea:	4413      	add	r3, r2
 80040ec:	b29c      	uxth	r4, r3
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	785b      	ldrb	r3, [r3, #1]
 80040f2:	b29a      	uxth	r2, r3
 80040f4:	4b3b      	ldr	r3, [pc, #236]	; (80041e4 <ILI9341_Putc+0x158>)
 80040f6:	881b      	ldrh	r3, [r3, #0]
 80040f8:	4413      	add	r3, r2
 80040fa:	b29a      	uxth	r2, r3
 80040fc:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80040fe:	9300      	str	r3, [sp, #0]
 8004100:	4613      	mov	r3, r2
 8004102:	4622      	mov	r2, r4
 8004104:	f7ff fe24 	bl	8003d50 <ILI9341_INT_Fill>
	

	/* Draw font data */
	for (i = 0; i < font->FontHeight; i++) {
 8004108:	2300      	movs	r3, #0
 800410a:	627b      	str	r3, [r7, #36]	; 0x24
 800410c:	e054      	b.n	80041b8 <ILI9341_Putc+0x12c>


		if(font->datasize == 1)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	7a1b      	ldrb	r3, [r3, #8]
 8004112:	2b01      	cmp	r3, #1
 8004114:	d111      	bne.n	800413a <ILI9341_Putc+0xae>
		{
			uint8_t * data;
			data = (uint8_t *)font->data;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	617b      	str	r3, [r7, #20]
			b = (uint32_t)(data[(c - 32) * font->FontHeight + i]) << 8;
 800411c:	7afb      	ldrb	r3, [r7, #11]
 800411e:	3b20      	subs	r3, #32
 8004120:	687a      	ldr	r2, [r7, #4]
 8004122:	7852      	ldrb	r2, [r2, #1]
 8004124:	fb02 f303 	mul.w	r3, r2, r3
 8004128:	461a      	mov	r2, r3
 800412a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800412c:	4413      	add	r3, r2
 800412e:	697a      	ldr	r2, [r7, #20]
 8004130:	4413      	add	r3, r2
 8004132:	781b      	ldrb	r3, [r3, #0]
 8004134:	021b      	lsls	r3, r3, #8
 8004136:	623b      	str	r3, [r7, #32]
 8004138:	e017      	b.n	800416a <ILI9341_Putc+0xde>
		}
		else if(font->datasize == 2)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	7a1b      	ldrb	r3, [r3, #8]
 800413e:	2b02      	cmp	r3, #2
 8004140:	d111      	bne.n	8004166 <ILI9341_Putc+0xda>
		{
			uint16_t * data;
			data = (uint16_t *)font->data;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	61bb      	str	r3, [r7, #24]
			b = data[(c - 32) * font->FontHeight + i];
 8004148:	7afb      	ldrb	r3, [r7, #11]
 800414a:	3b20      	subs	r3, #32
 800414c:	687a      	ldr	r2, [r7, #4]
 800414e:	7852      	ldrb	r2, [r2, #1]
 8004150:	fb02 f303 	mul.w	r3, r2, r3
 8004154:	461a      	mov	r2, r3
 8004156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004158:	4413      	add	r3, r2
 800415a:	005b      	lsls	r3, r3, #1
 800415c:	69ba      	ldr	r2, [r7, #24]
 800415e:	4413      	add	r3, r2
 8004160:	881b      	ldrh	r3, [r3, #0]
 8004162:	623b      	str	r3, [r7, #32]
 8004164:	e001      	b.n	800416a <ILI9341_Putc+0xde>
		}
		else
			b = 0;	//should never happen
 8004166:	2300      	movs	r3, #0
 8004168:	623b      	str	r3, [r7, #32]
		for (j = 0; j < font->FontWidth; j++) {
 800416a:	2300      	movs	r3, #0
 800416c:	61fb      	str	r3, [r7, #28]
 800416e:	e01a      	b.n	80041a6 <ILI9341_Putc+0x11a>
			if ((b << j) & 0x8000) {
 8004170:	6a3a      	ldr	r2, [r7, #32]
 8004172:	69fb      	ldr	r3, [r7, #28]
 8004174:	fa02 f303 	lsl.w	r3, r2, r3
 8004178:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800417c:	2b00      	cmp	r3, #0
 800417e:	d00f      	beq.n	80041a0 <ILI9341_Putc+0x114>
				ILI9341_DrawPixel(ILI9341_x + j, (ILI9341_y + i), foreground);
 8004180:	69fb      	ldr	r3, [r7, #28]
 8004182:	b29a      	uxth	r2, r3
 8004184:	4b16      	ldr	r3, [pc, #88]	; (80041e0 <ILI9341_Putc+0x154>)
 8004186:	881b      	ldrh	r3, [r3, #0]
 8004188:	4413      	add	r3, r2
 800418a:	b298      	uxth	r0, r3
 800418c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800418e:	b29a      	uxth	r2, r3
 8004190:	4b14      	ldr	r3, [pc, #80]	; (80041e4 <ILI9341_Putc+0x158>)
 8004192:	881b      	ldrh	r3, [r3, #0]
 8004194:	4413      	add	r3, r2
 8004196:	b29b      	uxth	r3, r3
 8004198:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800419a:	4619      	mov	r1, r3
 800419c:	f7ff fd54 	bl	8003c48 <ILI9341_DrawPixel>
		for (j = 0; j < font->FontWidth; j++) {
 80041a0:	69fb      	ldr	r3, [r7, #28]
 80041a2:	3301      	adds	r3, #1
 80041a4:	61fb      	str	r3, [r7, #28]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	781b      	ldrb	r3, [r3, #0]
 80041aa:	461a      	mov	r2, r3
 80041ac:	69fb      	ldr	r3, [r7, #28]
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d3de      	bcc.n	8004170 <ILI9341_Putc+0xe4>
	for (i = 0; i < font->FontHeight; i++) {
 80041b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041b4:	3301      	adds	r3, #1
 80041b6:	627b      	str	r3, [r7, #36]	; 0x24
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	785b      	ldrb	r3, [r3, #1]
 80041bc:	461a      	mov	r2, r3
 80041be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d3a4      	bcc.n	800410e <ILI9341_Putc+0x82>
			}
		}
	}
	
	/* Set new pointer */
	ILI9341_x += font->FontWidth;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	781b      	ldrb	r3, [r3, #0]
 80041c8:	b29a      	uxth	r2, r3
 80041ca:	4b05      	ldr	r3, [pc, #20]	; (80041e0 <ILI9341_Putc+0x154>)
 80041cc:	881b      	ldrh	r3, [r3, #0]
 80041ce:	4413      	add	r3, r2
 80041d0:	b29a      	uxth	r2, r3
 80041d2:	4b03      	ldr	r3, [pc, #12]	; (80041e0 <ILI9341_Putc+0x154>)
 80041d4:	801a      	strh	r2, [r3, #0]
}
 80041d6:	bf00      	nop
 80041d8:	372c      	adds	r7, #44	; 0x2c
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd90      	pop	{r4, r7, pc}
 80041de:	bf00      	nop
 80041e0:	200010d0 	.word	0x200010d0
 80041e4:	200010da 	.word	0x200010da
 80041e8:	200010d4 	.word	0x200010d4

080041ec <ILI9341_PutBigc>:

/*
 * bigger : amplification de la taille du caractre
 * full_in_bigger : sorte de "pourcentage de remplissage" : mettre la mme valeur que bigger... ou moins (essayez pour voir si a vous plait)
 */
void ILI9341_PutBigc(uint16_t x, uint16_t y, char c, FontDef_t *font, uint16_t foreground, uint16_t background, uint8_t bigger, uint8_t full_in_bigger) {
 80041ec:	b590      	push	{r4, r7, lr}
 80041ee:	b08f      	sub	sp, #60	; 0x3c
 80041f0:	af02      	add	r7, sp, #8
 80041f2:	607b      	str	r3, [r7, #4]
 80041f4:	4603      	mov	r3, r0
 80041f6:	81fb      	strh	r3, [r7, #14]
 80041f8:	460b      	mov	r3, r1
 80041fa:	81bb      	strh	r3, [r7, #12]
 80041fc:	4613      	mov	r3, r2
 80041fe:	72fb      	strb	r3, [r7, #11]
	uint32_t i, b, j;
	/* Set coordinates */
	ILI9341_x = x;
 8004200:	4a6e      	ldr	r2, [pc, #440]	; (80043bc <ILI9341_PutBigc+0x1d0>)
 8004202:	89fb      	ldrh	r3, [r7, #14]
 8004204:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 8004206:	4a6e      	ldr	r2, [pc, #440]	; (80043c0 <ILI9341_PutBigc+0x1d4>)
 8004208:	89bb      	ldrh	r3, [r7, #12]
 800420a:	8013      	strh	r3, [r2, #0]

	if ((ILI9341_x + font->FontWidth) > ILI9341_Opts.width) {
 800420c:	4b6b      	ldr	r3, [pc, #428]	; (80043bc <ILI9341_PutBigc+0x1d0>)
 800420e:	881b      	ldrh	r3, [r3, #0]
 8004210:	461a      	mov	r2, r3
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	781b      	ldrb	r3, [r3, #0]
 8004216:	4413      	add	r3, r2
 8004218:	4a6a      	ldr	r2, [pc, #424]	; (80043c4 <ILI9341_PutBigc+0x1d8>)
 800421a:	8812      	ldrh	r2, [r2, #0]
 800421c:	4293      	cmp	r3, r2
 800421e:	dd0b      	ble.n	8004238 <ILI9341_PutBigc+0x4c>
		/* If at the end of a line of display, go to new line and set x to 0 position */
		ILI9341_y += font->FontHeight;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	785b      	ldrb	r3, [r3, #1]
 8004224:	b29a      	uxth	r2, r3
 8004226:	4b66      	ldr	r3, [pc, #408]	; (80043c0 <ILI9341_PutBigc+0x1d4>)
 8004228:	881b      	ldrh	r3, [r3, #0]
 800422a:	4413      	add	r3, r2
 800422c:	b29a      	uxth	r2, r3
 800422e:	4b64      	ldr	r3, [pc, #400]	; (80043c0 <ILI9341_PutBigc+0x1d4>)
 8004230:	801a      	strh	r2, [r3, #0]
		ILI9341_x = 0;
 8004232:	4b62      	ldr	r3, [pc, #392]	; (80043bc <ILI9341_PutBigc+0x1d0>)
 8004234:	2200      	movs	r2, #0
 8004236:	801a      	strh	r2, [r3, #0]
	}

	/* Draw rectangle for background */
	ILI9341_INT_Fill(ILI9341_x, ILI9341_y, ILI9341_x + bigger*font->FontWidth, ILI9341_y + bigger*font->FontHeight, background);
 8004238:	4b60      	ldr	r3, [pc, #384]	; (80043bc <ILI9341_PutBigc+0x1d0>)
 800423a:	8818      	ldrh	r0, [r3, #0]
 800423c:	4b60      	ldr	r3, [pc, #384]	; (80043c0 <ILI9341_PutBigc+0x1d4>)
 800423e:	8819      	ldrh	r1, [r3, #0]
 8004240:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8004244:	b29b      	uxth	r3, r3
 8004246:	687a      	ldr	r2, [r7, #4]
 8004248:	7812      	ldrb	r2, [r2, #0]
 800424a:	b292      	uxth	r2, r2
 800424c:	fb02 f303 	mul.w	r3, r2, r3
 8004250:	b29a      	uxth	r2, r3
 8004252:	4b5a      	ldr	r3, [pc, #360]	; (80043bc <ILI9341_PutBigc+0x1d0>)
 8004254:	881b      	ldrh	r3, [r3, #0]
 8004256:	4413      	add	r3, r2
 8004258:	b29c      	uxth	r4, r3
 800425a:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 800425e:	b29b      	uxth	r3, r3
 8004260:	687a      	ldr	r2, [r7, #4]
 8004262:	7852      	ldrb	r2, [r2, #1]
 8004264:	b292      	uxth	r2, r2
 8004266:	fb02 f303 	mul.w	r3, r2, r3
 800426a:	b29a      	uxth	r2, r3
 800426c:	4b54      	ldr	r3, [pc, #336]	; (80043c0 <ILI9341_PutBigc+0x1d4>)
 800426e:	881b      	ldrh	r3, [r3, #0]
 8004270:	4413      	add	r3, r2
 8004272:	b29a      	uxth	r2, r3
 8004274:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8004278:	9300      	str	r3, [sp, #0]
 800427a:	4613      	mov	r3, r2
 800427c:	4622      	mov	r2, r4
 800427e:	f7ff fd67 	bl	8003d50 <ILI9341_INT_Fill>


	/* Draw font data */
	for (i = 0; i < font->FontHeight; i++) {
 8004282:	2300      	movs	r3, #0
 8004284:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004286:	e07f      	b.n	8004388 <ILI9341_PutBigc+0x19c>


		if(font->datasize == 1)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	7a1b      	ldrb	r3, [r3, #8]
 800428c:	2b01      	cmp	r3, #1
 800428e:	d111      	bne.n	80042b4 <ILI9341_PutBigc+0xc8>
		{
			uint8_t * data;
			data = (uint8_t *)font->data;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	617b      	str	r3, [r7, #20]
			b = (uint32_t)(data[(c - 32) * font->FontHeight + i]) << 8;
 8004296:	7afb      	ldrb	r3, [r7, #11]
 8004298:	3b20      	subs	r3, #32
 800429a:	687a      	ldr	r2, [r7, #4]
 800429c:	7852      	ldrb	r2, [r2, #1]
 800429e:	fb02 f303 	mul.w	r3, r2, r3
 80042a2:	461a      	mov	r2, r3
 80042a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042a6:	4413      	add	r3, r2
 80042a8:	697a      	ldr	r2, [r7, #20]
 80042aa:	4413      	add	r3, r2
 80042ac:	781b      	ldrb	r3, [r3, #0]
 80042ae:	021b      	lsls	r3, r3, #8
 80042b0:	62bb      	str	r3, [r7, #40]	; 0x28
 80042b2:	e017      	b.n	80042e4 <ILI9341_PutBigc+0xf8>
		}
		else if(font->datasize == 2)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	7a1b      	ldrb	r3, [r3, #8]
 80042b8:	2b02      	cmp	r3, #2
 80042ba:	d111      	bne.n	80042e0 <ILI9341_PutBigc+0xf4>
		{
			uint16_t * data;
			data = (uint16_t *)font->data;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	61bb      	str	r3, [r7, #24]
			b = data[(c - 32) * font->FontHeight + i];
 80042c2:	7afb      	ldrb	r3, [r7, #11]
 80042c4:	3b20      	subs	r3, #32
 80042c6:	687a      	ldr	r2, [r7, #4]
 80042c8:	7852      	ldrb	r2, [r2, #1]
 80042ca:	fb02 f303 	mul.w	r3, r2, r3
 80042ce:	461a      	mov	r2, r3
 80042d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042d2:	4413      	add	r3, r2
 80042d4:	005b      	lsls	r3, r3, #1
 80042d6:	69ba      	ldr	r2, [r7, #24]
 80042d8:	4413      	add	r3, r2
 80042da:	881b      	ldrh	r3, [r3, #0]
 80042dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80042de:	e001      	b.n	80042e4 <ILI9341_PutBigc+0xf8>
		}
		else
			b = 0;	//should never happen
 80042e0:	2300      	movs	r3, #0
 80042e2:	62bb      	str	r3, [r7, #40]	; 0x28

		for (j = 0; j < font->FontWidth; j++)
 80042e4:	2300      	movs	r3, #0
 80042e6:	627b      	str	r3, [r7, #36]	; 0x24
 80042e8:	e045      	b.n	8004376 <ILI9341_PutBigc+0x18a>
		{
			if ((b << j) & 0x8000)
 80042ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80042ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ee:	fa02 f303 	lsl.w	r3, r2, r3
 80042f2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d03a      	beq.n	8004370 <ILI9341_PutBigc+0x184>
			{
				uint32_t k, l;

				for(k=0;k<full_in_bigger;k++)
 80042fa:	2300      	movs	r3, #0
 80042fc:	623b      	str	r3, [r7, #32]
 80042fe:	e032      	b.n	8004366 <ILI9341_PutBigc+0x17a>
					for(l=0;l<full_in_bigger;l++)
 8004300:	2300      	movs	r3, #0
 8004302:	61fb      	str	r3, [r7, #28]
 8004304:	e027      	b.n	8004356 <ILI9341_PutBigc+0x16a>
						ILI9341_DrawPixel(ILI9341_x + bigger*j+l, (ILI9341_y + bigger*i+k), foreground);
 8004306:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 800430a:	b29b      	uxth	r3, r3
 800430c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800430e:	b292      	uxth	r2, r2
 8004310:	fb02 f303 	mul.w	r3, r2, r3
 8004314:	b29a      	uxth	r2, r3
 8004316:	4b29      	ldr	r3, [pc, #164]	; (80043bc <ILI9341_PutBigc+0x1d0>)
 8004318:	881b      	ldrh	r3, [r3, #0]
 800431a:	4413      	add	r3, r2
 800431c:	b29a      	uxth	r2, r3
 800431e:	69fb      	ldr	r3, [r7, #28]
 8004320:	b29b      	uxth	r3, r3
 8004322:	4413      	add	r3, r2
 8004324:	b298      	uxth	r0, r3
 8004326:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 800432a:	b29b      	uxth	r3, r3
 800432c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800432e:	b292      	uxth	r2, r2
 8004330:	fb02 f303 	mul.w	r3, r2, r3
 8004334:	b29a      	uxth	r2, r3
 8004336:	4b22      	ldr	r3, [pc, #136]	; (80043c0 <ILI9341_PutBigc+0x1d4>)
 8004338:	881b      	ldrh	r3, [r3, #0]
 800433a:	4413      	add	r3, r2
 800433c:	b29a      	uxth	r2, r3
 800433e:	6a3b      	ldr	r3, [r7, #32]
 8004340:	b29b      	uxth	r3, r3
 8004342:	4413      	add	r3, r2
 8004344:	b29b      	uxth	r3, r3
 8004346:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800434a:	4619      	mov	r1, r3
 800434c:	f7ff fc7c 	bl	8003c48 <ILI9341_DrawPixel>
					for(l=0;l<full_in_bigger;l++)
 8004350:	69fb      	ldr	r3, [r7, #28]
 8004352:	3301      	adds	r3, #1
 8004354:	61fb      	str	r3, [r7, #28]
 8004356:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800435a:	69fa      	ldr	r2, [r7, #28]
 800435c:	429a      	cmp	r2, r3
 800435e:	d3d2      	bcc.n	8004306 <ILI9341_PutBigc+0x11a>
				for(k=0;k<full_in_bigger;k++)
 8004360:	6a3b      	ldr	r3, [r7, #32]
 8004362:	3301      	adds	r3, #1
 8004364:	623b      	str	r3, [r7, #32]
 8004366:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800436a:	6a3a      	ldr	r2, [r7, #32]
 800436c:	429a      	cmp	r2, r3
 800436e:	d3c7      	bcc.n	8004300 <ILI9341_PutBigc+0x114>
		for (j = 0; j < font->FontWidth; j++)
 8004370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004372:	3301      	adds	r3, #1
 8004374:	627b      	str	r3, [r7, #36]	; 0x24
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	781b      	ldrb	r3, [r3, #0]
 800437a:	461a      	mov	r2, r3
 800437c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800437e:	4293      	cmp	r3, r2
 8004380:	d3b3      	bcc.n	80042ea <ILI9341_PutBigc+0xfe>
	for (i = 0; i < font->FontHeight; i++) {
 8004382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004384:	3301      	adds	r3, #1
 8004386:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	785b      	ldrb	r3, [r3, #1]
 800438c:	461a      	mov	r2, r3
 800438e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004390:	4293      	cmp	r3, r2
 8004392:	f4ff af79 	bcc.w	8004288 <ILI9341_PutBigc+0x9c>
			}
		}
	}

	/* Set new pointer */
	ILI9341_x += font->FontWidth*bigger;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	781b      	ldrb	r3, [r3, #0]
 800439a:	b29b      	uxth	r3, r3
 800439c:	f897 2048 	ldrb.w	r2, [r7, #72]	; 0x48
 80043a0:	b292      	uxth	r2, r2
 80043a2:	fb02 f303 	mul.w	r3, r2, r3
 80043a6:	b29a      	uxth	r2, r3
 80043a8:	4b04      	ldr	r3, [pc, #16]	; (80043bc <ILI9341_PutBigc+0x1d0>)
 80043aa:	881b      	ldrh	r3, [r3, #0]
 80043ac:	4413      	add	r3, r2
 80043ae:	b29a      	uxth	r2, r3
 80043b0:	4b02      	ldr	r3, [pc, #8]	; (80043bc <ILI9341_PutBigc+0x1d0>)
 80043b2:	801a      	strh	r2, [r3, #0]
}
 80043b4:	bf00      	nop
 80043b6:	3734      	adds	r7, #52	; 0x34
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd90      	pop	{r4, r7, pc}
 80043bc:	200010d0 	.word	0x200010d0
 80043c0:	200010da 	.word	0x200010da
 80043c4:	200010d4 	.word	0x200010d4

080043c8 <ILI9341_DrawLine>:
 * @param  y1: Y coordinate of ending point
 * @param  color: Line color
 * @retval None
 */
void ILI9341_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color)
{
 80043c8:	b590      	push	{r4, r7, lr}
 80043ca:	b08d      	sub	sp, #52	; 0x34
 80043cc:	af02      	add	r7, sp, #8
 80043ce:	4604      	mov	r4, r0
 80043d0:	4608      	mov	r0, r1
 80043d2:	4611      	mov	r1, r2
 80043d4:	461a      	mov	r2, r3
 80043d6:	4623      	mov	r3, r4
 80043d8:	80fb      	strh	r3, [r7, #6]
 80043da:	4603      	mov	r3, r0
 80043dc:	80bb      	strh	r3, [r7, #4]
 80043de:	460b      	mov	r3, r1
 80043e0:	807b      	strh	r3, [r7, #2]
 80043e2:	4613      	mov	r3, r2
 80043e4:	803b      	strh	r3, [r7, #0]
    //WindowMax();
    int   dx = 0, dy = 0;
 80043e6:	2300      	movs	r3, #0
 80043e8:	61bb      	str	r3, [r7, #24]
 80043ea:	2300      	movs	r3, #0
 80043ec:	617b      	str	r3, [r7, #20]
    int   dx_sym = 0, dy_sym = 0;
 80043ee:	2300      	movs	r3, #0
 80043f0:	627b      	str	r3, [r7, #36]	; 0x24
 80043f2:	2300      	movs	r3, #0
 80043f4:	623b      	str	r3, [r7, #32]
    int   dx_x2 = 0, dy_x2 = 0;
 80043f6:	2300      	movs	r3, #0
 80043f8:	613b      	str	r3, [r7, #16]
 80043fa:	2300      	movs	r3, #0
 80043fc:	60fb      	str	r3, [r7, #12]
    int   di = 0;
 80043fe:	2300      	movs	r3, #0
 8004400:	61fb      	str	r3, [r7, #28]


    dx = x1-x0;
 8004402:	887a      	ldrh	r2, [r7, #2]
 8004404:	88fb      	ldrh	r3, [r7, #6]
 8004406:	1ad3      	subs	r3, r2, r3
 8004408:	61bb      	str	r3, [r7, #24]
    dy = y1-y0;
 800440a:	883a      	ldrh	r2, [r7, #0]
 800440c:	88bb      	ldrh	r3, [r7, #4]
 800440e:	1ad3      	subs	r3, r2, r3
 8004410:	617b      	str	r3, [r7, #20]

    if (dx == 0) {        /* vertical line */
 8004412:	69bb      	ldr	r3, [r7, #24]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d117      	bne.n	8004448 <ILI9341_DrawLine+0x80>
        if (y1 > y0) ILI9341_INT_Fill(x0, y0, x0, y1, color);
 8004418:	883a      	ldrh	r2, [r7, #0]
 800441a:	88bb      	ldrh	r3, [r7, #4]
 800441c:	429a      	cmp	r2, r3
 800441e:	d909      	bls.n	8004434 <ILI9341_DrawLine+0x6c>
 8004420:	883c      	ldrh	r4, [r7, #0]
 8004422:	88fa      	ldrh	r2, [r7, #6]
 8004424:	88b9      	ldrh	r1, [r7, #4]
 8004426:	88f8      	ldrh	r0, [r7, #6]
 8004428:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800442a:	9300      	str	r3, [sp, #0]
 800442c:	4623      	mov	r3, r4
 800442e:	f7ff fc8f 	bl	8003d50 <ILI9341_INT_Fill>
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
        return;
 8004432:	e0a6      	b.n	8004582 <ILI9341_DrawLine+0x1ba>
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
 8004434:	88bc      	ldrh	r4, [r7, #4]
 8004436:	88fa      	ldrh	r2, [r7, #6]
 8004438:	8839      	ldrh	r1, [r7, #0]
 800443a:	88f8      	ldrh	r0, [r7, #6]
 800443c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800443e:	9300      	str	r3, [sp, #0]
 8004440:	4623      	mov	r3, r4
 8004442:	f7ff fc85 	bl	8003d50 <ILI9341_INT_Fill>
        return;
 8004446:	e09c      	b.n	8004582 <ILI9341_DrawLine+0x1ba>
    }

    if (dx > 0) {
 8004448:	69bb      	ldr	r3, [r7, #24]
 800444a:	2b00      	cmp	r3, #0
 800444c:	dd02      	ble.n	8004454 <ILI9341_DrawLine+0x8c>
        dx_sym = 1;
 800444e:	2301      	movs	r3, #1
 8004450:	627b      	str	r3, [r7, #36]	; 0x24
 8004452:	e002      	b.n	800445a <ILI9341_DrawLine+0x92>
    } else {
        dx_sym = -1;
 8004454:	f04f 33ff 	mov.w	r3, #4294967295
 8004458:	627b      	str	r3, [r7, #36]	; 0x24
    }
    if (dy == 0) {        /* horizontal line */
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d117      	bne.n	8004490 <ILI9341_DrawLine+0xc8>
        if (x1 > x0) ILI9341_INT_Fill(x0, y0, x1, y0, color);
 8004460:	887a      	ldrh	r2, [r7, #2]
 8004462:	88fb      	ldrh	r3, [r7, #6]
 8004464:	429a      	cmp	r2, r3
 8004466:	d909      	bls.n	800447c <ILI9341_DrawLine+0xb4>
 8004468:	88bc      	ldrh	r4, [r7, #4]
 800446a:	887a      	ldrh	r2, [r7, #2]
 800446c:	88b9      	ldrh	r1, [r7, #4]
 800446e:	88f8      	ldrh	r0, [r7, #6]
 8004470:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004472:	9300      	str	r3, [sp, #0]
 8004474:	4623      	mov	r3, r4
 8004476:	f7ff fc6b 	bl	8003d50 <ILI9341_INT_Fill>
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
        return;
 800447a:	e082      	b.n	8004582 <ILI9341_DrawLine+0x1ba>
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
 800447c:	88bc      	ldrh	r4, [r7, #4]
 800447e:	88fa      	ldrh	r2, [r7, #6]
 8004480:	88b9      	ldrh	r1, [r7, #4]
 8004482:	8878      	ldrh	r0, [r7, #2]
 8004484:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004486:	9300      	str	r3, [sp, #0]
 8004488:	4623      	mov	r3, r4
 800448a:	f7ff fc61 	bl	8003d50 <ILI9341_INT_Fill>
        return;
 800448e:	e078      	b.n	8004582 <ILI9341_DrawLine+0x1ba>
    }

    if (dy > 0) {
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	2b00      	cmp	r3, #0
 8004494:	dd02      	ble.n	800449c <ILI9341_DrawLine+0xd4>
        dy_sym = 1;
 8004496:	2301      	movs	r3, #1
 8004498:	623b      	str	r3, [r7, #32]
 800449a:	e002      	b.n	80044a2 <ILI9341_DrawLine+0xda>
    } else {
        dy_sym = -1;
 800449c:	f04f 33ff 	mov.w	r3, #4294967295
 80044a0:	623b      	str	r3, [r7, #32]
    }

    dx = dx_sym*dx;
 80044a2:	69bb      	ldr	r3, [r7, #24]
 80044a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044a6:	fb02 f303 	mul.w	r3, r2, r3
 80044aa:	61bb      	str	r3, [r7, #24]
    dy = dy_sym*dy;
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	6a3a      	ldr	r2, [r7, #32]
 80044b0:	fb02 f303 	mul.w	r3, r2, r3
 80044b4:	617b      	str	r3, [r7, #20]

    dx_x2 = dx*2;
 80044b6:	69bb      	ldr	r3, [r7, #24]
 80044b8:	005b      	lsls	r3, r3, #1
 80044ba:	613b      	str	r3, [r7, #16]
    dy_x2 = dy*2;
 80044bc:	697b      	ldr	r3, [r7, #20]
 80044be:	005b      	lsls	r3, r3, #1
 80044c0:	60fb      	str	r3, [r7, #12]

    if (dx >= dy) {
 80044c2:	69ba      	ldr	r2, [r7, #24]
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	429a      	cmp	r2, r3
 80044c8:	db2d      	blt.n	8004526 <ILI9341_DrawLine+0x15e>
        di = dy_x2 - dx;
 80044ca:	68fa      	ldr	r2, [r7, #12]
 80044cc:	69bb      	ldr	r3, [r7, #24]
 80044ce:	1ad3      	subs	r3, r2, r3
 80044d0:	61fb      	str	r3, [r7, #28]
        while (x0 != x1) {
 80044d2:	e01d      	b.n	8004510 <ILI9341_DrawLine+0x148>

        	ILI9341_DrawPixel(x0, y0, color);
 80044d4:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80044d6:	88b9      	ldrh	r1, [r7, #4]
 80044d8:	88fb      	ldrh	r3, [r7, #6]
 80044da:	4618      	mov	r0, r3
 80044dc:	f7ff fbb4 	bl	8003c48 <ILI9341_DrawPixel>
            x0 += dx_sym;
 80044e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044e2:	b29a      	uxth	r2, r3
 80044e4:	88fb      	ldrh	r3, [r7, #6]
 80044e6:	4413      	add	r3, r2
 80044e8:	80fb      	strh	r3, [r7, #6]
            if (di<0) {
 80044ea:	69fb      	ldr	r3, [r7, #28]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	da04      	bge.n	80044fa <ILI9341_DrawLine+0x132>
                di += dy_x2;
 80044f0:	69fa      	ldr	r2, [r7, #28]
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	4413      	add	r3, r2
 80044f6:	61fb      	str	r3, [r7, #28]
 80044f8:	e00a      	b.n	8004510 <ILI9341_DrawLine+0x148>
            } else {
                di += dy_x2 - dx_x2;
 80044fa:	68fa      	ldr	r2, [r7, #12]
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	1ad3      	subs	r3, r2, r3
 8004500:	69fa      	ldr	r2, [r7, #28]
 8004502:	4413      	add	r3, r2
 8004504:	61fb      	str	r3, [r7, #28]
                y0 += dy_sym;
 8004506:	6a3b      	ldr	r3, [r7, #32]
 8004508:	b29a      	uxth	r2, r3
 800450a:	88bb      	ldrh	r3, [r7, #4]
 800450c:	4413      	add	r3, r2
 800450e:	80bb      	strh	r3, [r7, #4]
        while (x0 != x1) {
 8004510:	88fa      	ldrh	r2, [r7, #6]
 8004512:	887b      	ldrh	r3, [r7, #2]
 8004514:	429a      	cmp	r2, r3
 8004516:	d1dd      	bne.n	80044d4 <ILI9341_DrawLine+0x10c>
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
 8004518:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800451a:	88b9      	ldrh	r1, [r7, #4]
 800451c:	88fb      	ldrh	r3, [r7, #6]
 800451e:	4618      	mov	r0, r3
 8004520:	f7ff fb92 	bl	8003c48 <ILI9341_DrawPixel>
                x0 += dx_sym;
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
    }
    return;
 8004524:	e02c      	b.n	8004580 <ILI9341_DrawLine+0x1b8>
        di = dx_x2 - dy;
 8004526:	693a      	ldr	r2, [r7, #16]
 8004528:	697b      	ldr	r3, [r7, #20]
 800452a:	1ad3      	subs	r3, r2, r3
 800452c:	61fb      	str	r3, [r7, #28]
        while (y0 != y1) {
 800452e:	e01d      	b.n	800456c <ILI9341_DrawLine+0x1a4>
        	ILI9341_DrawPixel(x0, y0, color);
 8004530:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8004532:	88b9      	ldrh	r1, [r7, #4]
 8004534:	88fb      	ldrh	r3, [r7, #6]
 8004536:	4618      	mov	r0, r3
 8004538:	f7ff fb86 	bl	8003c48 <ILI9341_DrawPixel>
            y0 += dy_sym;
 800453c:	6a3b      	ldr	r3, [r7, #32]
 800453e:	b29a      	uxth	r2, r3
 8004540:	88bb      	ldrh	r3, [r7, #4]
 8004542:	4413      	add	r3, r2
 8004544:	80bb      	strh	r3, [r7, #4]
            if (di < 0) {
 8004546:	69fb      	ldr	r3, [r7, #28]
 8004548:	2b00      	cmp	r3, #0
 800454a:	da04      	bge.n	8004556 <ILI9341_DrawLine+0x18e>
                di += dx_x2;
 800454c:	69fa      	ldr	r2, [r7, #28]
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	4413      	add	r3, r2
 8004552:	61fb      	str	r3, [r7, #28]
 8004554:	e00a      	b.n	800456c <ILI9341_DrawLine+0x1a4>
                di += dx_x2 - dy_x2;
 8004556:	693a      	ldr	r2, [r7, #16]
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	1ad3      	subs	r3, r2, r3
 800455c:	69fa      	ldr	r2, [r7, #28]
 800455e:	4413      	add	r3, r2
 8004560:	61fb      	str	r3, [r7, #28]
                x0 += dx_sym;
 8004562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004564:	b29a      	uxth	r2, r3
 8004566:	88fb      	ldrh	r3, [r7, #6]
 8004568:	4413      	add	r3, r2
 800456a:	80fb      	strh	r3, [r7, #6]
        while (y0 != y1) {
 800456c:	88ba      	ldrh	r2, [r7, #4]
 800456e:	883b      	ldrh	r3, [r7, #0]
 8004570:	429a      	cmp	r2, r3
 8004572:	d1dd      	bne.n	8004530 <ILI9341_DrawLine+0x168>
        ILI9341_DrawPixel(x0, y0, color);
 8004574:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8004576:	88b9      	ldrh	r1, [r7, #4]
 8004578:	88fb      	ldrh	r3, [r7, #6]
 800457a:	4618      	mov	r0, r3
 800457c:	f7ff fb64 	bl	8003c48 <ILI9341_DrawPixel>
    return;
 8004580:	bf00      	nop
}
 8004582:	372c      	adds	r7, #44	; 0x2c
 8004584:	46bd      	mov	sp, r7
 8004586:	bd90      	pop	{r4, r7, pc}

08004588 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800458c:	4b08      	ldr	r3, [pc, #32]	; (80045b0 <HAL_Init+0x28>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a07      	ldr	r2, [pc, #28]	; (80045b0 <HAL_Init+0x28>)
 8004592:	f043 0310 	orr.w	r3, r3, #16
 8004596:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004598:	2003      	movs	r0, #3
 800459a:	f000 f947 	bl	800482c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800459e:	200f      	movs	r0, #15
 80045a0:	f000 f808 	bl	80045b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80045a4:	f7fd fe52 	bl	800224c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80045a8:	2300      	movs	r3, #0
}
 80045aa:	4618      	mov	r0, r3
 80045ac:	bd80      	pop	{r7, pc}
 80045ae:	bf00      	nop
 80045b0:	40022000 	.word	0x40022000

080045b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b082      	sub	sp, #8
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80045bc:	4b12      	ldr	r3, [pc, #72]	; (8004608 <HAL_InitTick+0x54>)
 80045be:	681a      	ldr	r2, [r3, #0]
 80045c0:	4b12      	ldr	r3, [pc, #72]	; (800460c <HAL_InitTick+0x58>)
 80045c2:	781b      	ldrb	r3, [r3, #0]
 80045c4:	4619      	mov	r1, r3
 80045c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80045ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80045ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80045d2:	4618      	mov	r0, r3
 80045d4:	f000 f95f 	bl	8004896 <HAL_SYSTICK_Config>
 80045d8:	4603      	mov	r3, r0
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d001      	beq.n	80045e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	e00e      	b.n	8004600 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2b0f      	cmp	r3, #15
 80045e6:	d80a      	bhi.n	80045fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80045e8:	2200      	movs	r2, #0
 80045ea:	6879      	ldr	r1, [r7, #4]
 80045ec:	f04f 30ff 	mov.w	r0, #4294967295
 80045f0:	f000 f927 	bl	8004842 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80045f4:	4a06      	ldr	r2, [pc, #24]	; (8004610 <HAL_InitTick+0x5c>)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80045fa:	2300      	movs	r3, #0
 80045fc:	e000      	b.n	8004600 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80045fe:	2301      	movs	r3, #1
}
 8004600:	4618      	mov	r0, r3
 8004602:	3708      	adds	r7, #8
 8004604:	46bd      	mov	sp, r7
 8004606:	bd80      	pop	{r7, pc}
 8004608:	2000005c 	.word	0x2000005c
 800460c:	2000007c 	.word	0x2000007c
 8004610:	20000078 	.word	0x20000078

08004614 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004614:	b480      	push	{r7}
 8004616:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004618:	4b05      	ldr	r3, [pc, #20]	; (8004630 <HAL_IncTick+0x1c>)
 800461a:	781b      	ldrb	r3, [r3, #0]
 800461c:	461a      	mov	r2, r3
 800461e:	4b05      	ldr	r3, [pc, #20]	; (8004634 <HAL_IncTick+0x20>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4413      	add	r3, r2
 8004624:	4a03      	ldr	r2, [pc, #12]	; (8004634 <HAL_IncTick+0x20>)
 8004626:	6013      	str	r3, [r2, #0]
}
 8004628:	bf00      	nop
 800462a:	46bd      	mov	sp, r7
 800462c:	bc80      	pop	{r7}
 800462e:	4770      	bx	lr
 8004630:	2000007c 	.word	0x2000007c
 8004634:	200010dc 	.word	0x200010dc

08004638 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004638:	b480      	push	{r7}
 800463a:	af00      	add	r7, sp, #0
  return uwTick;
 800463c:	4b02      	ldr	r3, [pc, #8]	; (8004648 <HAL_GetTick+0x10>)
 800463e:	681b      	ldr	r3, [r3, #0]
}
 8004640:	4618      	mov	r0, r3
 8004642:	46bd      	mov	sp, r7
 8004644:	bc80      	pop	{r7}
 8004646:	4770      	bx	lr
 8004648:	200010dc 	.word	0x200010dc

0800464c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b084      	sub	sp, #16
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004654:	f7ff fff0 	bl	8004638 <HAL_GetTick>
 8004658:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004664:	d005      	beq.n	8004672 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004666:	4b0a      	ldr	r3, [pc, #40]	; (8004690 <HAL_Delay+0x44>)
 8004668:	781b      	ldrb	r3, [r3, #0]
 800466a:	461a      	mov	r2, r3
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	4413      	add	r3, r2
 8004670:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004672:	bf00      	nop
 8004674:	f7ff ffe0 	bl	8004638 <HAL_GetTick>
 8004678:	4602      	mov	r2, r0
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	1ad3      	subs	r3, r2, r3
 800467e:	68fa      	ldr	r2, [r7, #12]
 8004680:	429a      	cmp	r2, r3
 8004682:	d8f7      	bhi.n	8004674 <HAL_Delay+0x28>
  {
  }
}
 8004684:	bf00      	nop
 8004686:	bf00      	nop
 8004688:	3710      	adds	r7, #16
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}
 800468e:	bf00      	nop
 8004690:	2000007c 	.word	0x2000007c

08004694 <__NVIC_SetPriorityGrouping>:
{
 8004694:	b480      	push	{r7}
 8004696:	b085      	sub	sp, #20
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	f003 0307 	and.w	r3, r3, #7
 80046a2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80046a4:	4b0c      	ldr	r3, [pc, #48]	; (80046d8 <__NVIC_SetPriorityGrouping+0x44>)
 80046a6:	68db      	ldr	r3, [r3, #12]
 80046a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80046aa:	68ba      	ldr	r2, [r7, #8]
 80046ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80046b0:	4013      	ands	r3, r2
 80046b2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80046bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80046c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80046c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80046c6:	4a04      	ldr	r2, [pc, #16]	; (80046d8 <__NVIC_SetPriorityGrouping+0x44>)
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	60d3      	str	r3, [r2, #12]
}
 80046cc:	bf00      	nop
 80046ce:	3714      	adds	r7, #20
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bc80      	pop	{r7}
 80046d4:	4770      	bx	lr
 80046d6:	bf00      	nop
 80046d8:	e000ed00 	.word	0xe000ed00

080046dc <__NVIC_GetPriorityGrouping>:
{
 80046dc:	b480      	push	{r7}
 80046de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80046e0:	4b04      	ldr	r3, [pc, #16]	; (80046f4 <__NVIC_GetPriorityGrouping+0x18>)
 80046e2:	68db      	ldr	r3, [r3, #12]
 80046e4:	0a1b      	lsrs	r3, r3, #8
 80046e6:	f003 0307 	and.w	r3, r3, #7
}
 80046ea:	4618      	mov	r0, r3
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bc80      	pop	{r7}
 80046f0:	4770      	bx	lr
 80046f2:	bf00      	nop
 80046f4:	e000ed00 	.word	0xe000ed00

080046f8 <__NVIC_EnableIRQ>:
{
 80046f8:	b480      	push	{r7}
 80046fa:	b083      	sub	sp, #12
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	4603      	mov	r3, r0
 8004700:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004702:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004706:	2b00      	cmp	r3, #0
 8004708:	db0b      	blt.n	8004722 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800470a:	79fb      	ldrb	r3, [r7, #7]
 800470c:	f003 021f 	and.w	r2, r3, #31
 8004710:	4906      	ldr	r1, [pc, #24]	; (800472c <__NVIC_EnableIRQ+0x34>)
 8004712:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004716:	095b      	lsrs	r3, r3, #5
 8004718:	2001      	movs	r0, #1
 800471a:	fa00 f202 	lsl.w	r2, r0, r2
 800471e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004722:	bf00      	nop
 8004724:	370c      	adds	r7, #12
 8004726:	46bd      	mov	sp, r7
 8004728:	bc80      	pop	{r7}
 800472a:	4770      	bx	lr
 800472c:	e000e100 	.word	0xe000e100

08004730 <__NVIC_SetPriority>:
{
 8004730:	b480      	push	{r7}
 8004732:	b083      	sub	sp, #12
 8004734:	af00      	add	r7, sp, #0
 8004736:	4603      	mov	r3, r0
 8004738:	6039      	str	r1, [r7, #0]
 800473a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800473c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004740:	2b00      	cmp	r3, #0
 8004742:	db0a      	blt.n	800475a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	b2da      	uxtb	r2, r3
 8004748:	490c      	ldr	r1, [pc, #48]	; (800477c <__NVIC_SetPriority+0x4c>)
 800474a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800474e:	0112      	lsls	r2, r2, #4
 8004750:	b2d2      	uxtb	r2, r2
 8004752:	440b      	add	r3, r1
 8004754:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004758:	e00a      	b.n	8004770 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	b2da      	uxtb	r2, r3
 800475e:	4908      	ldr	r1, [pc, #32]	; (8004780 <__NVIC_SetPriority+0x50>)
 8004760:	79fb      	ldrb	r3, [r7, #7]
 8004762:	f003 030f 	and.w	r3, r3, #15
 8004766:	3b04      	subs	r3, #4
 8004768:	0112      	lsls	r2, r2, #4
 800476a:	b2d2      	uxtb	r2, r2
 800476c:	440b      	add	r3, r1
 800476e:	761a      	strb	r2, [r3, #24]
}
 8004770:	bf00      	nop
 8004772:	370c      	adds	r7, #12
 8004774:	46bd      	mov	sp, r7
 8004776:	bc80      	pop	{r7}
 8004778:	4770      	bx	lr
 800477a:	bf00      	nop
 800477c:	e000e100 	.word	0xe000e100
 8004780:	e000ed00 	.word	0xe000ed00

08004784 <NVIC_EncodePriority>:
{
 8004784:	b480      	push	{r7}
 8004786:	b089      	sub	sp, #36	; 0x24
 8004788:	af00      	add	r7, sp, #0
 800478a:	60f8      	str	r0, [r7, #12]
 800478c:	60b9      	str	r1, [r7, #8]
 800478e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	f003 0307 	and.w	r3, r3, #7
 8004796:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004798:	69fb      	ldr	r3, [r7, #28]
 800479a:	f1c3 0307 	rsb	r3, r3, #7
 800479e:	2b04      	cmp	r3, #4
 80047a0:	bf28      	it	cs
 80047a2:	2304      	movcs	r3, #4
 80047a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80047a6:	69fb      	ldr	r3, [r7, #28]
 80047a8:	3304      	adds	r3, #4
 80047aa:	2b06      	cmp	r3, #6
 80047ac:	d902      	bls.n	80047b4 <NVIC_EncodePriority+0x30>
 80047ae:	69fb      	ldr	r3, [r7, #28]
 80047b0:	3b03      	subs	r3, #3
 80047b2:	e000      	b.n	80047b6 <NVIC_EncodePriority+0x32>
 80047b4:	2300      	movs	r3, #0
 80047b6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80047b8:	f04f 32ff 	mov.w	r2, #4294967295
 80047bc:	69bb      	ldr	r3, [r7, #24]
 80047be:	fa02 f303 	lsl.w	r3, r2, r3
 80047c2:	43da      	mvns	r2, r3
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	401a      	ands	r2, r3
 80047c8:	697b      	ldr	r3, [r7, #20]
 80047ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80047cc:	f04f 31ff 	mov.w	r1, #4294967295
 80047d0:	697b      	ldr	r3, [r7, #20]
 80047d2:	fa01 f303 	lsl.w	r3, r1, r3
 80047d6:	43d9      	mvns	r1, r3
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80047dc:	4313      	orrs	r3, r2
}
 80047de:	4618      	mov	r0, r3
 80047e0:	3724      	adds	r7, #36	; 0x24
 80047e2:	46bd      	mov	sp, r7
 80047e4:	bc80      	pop	{r7}
 80047e6:	4770      	bx	lr

080047e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b082      	sub	sp, #8
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	3b01      	subs	r3, #1
 80047f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80047f8:	d301      	bcc.n	80047fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80047fa:	2301      	movs	r3, #1
 80047fc:	e00f      	b.n	800481e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80047fe:	4a0a      	ldr	r2, [pc, #40]	; (8004828 <SysTick_Config+0x40>)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	3b01      	subs	r3, #1
 8004804:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004806:	210f      	movs	r1, #15
 8004808:	f04f 30ff 	mov.w	r0, #4294967295
 800480c:	f7ff ff90 	bl	8004730 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004810:	4b05      	ldr	r3, [pc, #20]	; (8004828 <SysTick_Config+0x40>)
 8004812:	2200      	movs	r2, #0
 8004814:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004816:	4b04      	ldr	r3, [pc, #16]	; (8004828 <SysTick_Config+0x40>)
 8004818:	2207      	movs	r2, #7
 800481a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800481c:	2300      	movs	r3, #0
}
 800481e:	4618      	mov	r0, r3
 8004820:	3708      	adds	r7, #8
 8004822:	46bd      	mov	sp, r7
 8004824:	bd80      	pop	{r7, pc}
 8004826:	bf00      	nop
 8004828:	e000e010 	.word	0xe000e010

0800482c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b082      	sub	sp, #8
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004834:	6878      	ldr	r0, [r7, #4]
 8004836:	f7ff ff2d 	bl	8004694 <__NVIC_SetPriorityGrouping>
}
 800483a:	bf00      	nop
 800483c:	3708      	adds	r7, #8
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}

08004842 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004842:	b580      	push	{r7, lr}
 8004844:	b086      	sub	sp, #24
 8004846:	af00      	add	r7, sp, #0
 8004848:	4603      	mov	r3, r0
 800484a:	60b9      	str	r1, [r7, #8]
 800484c:	607a      	str	r2, [r7, #4]
 800484e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004850:	2300      	movs	r3, #0
 8004852:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004854:	f7ff ff42 	bl	80046dc <__NVIC_GetPriorityGrouping>
 8004858:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800485a:	687a      	ldr	r2, [r7, #4]
 800485c:	68b9      	ldr	r1, [r7, #8]
 800485e:	6978      	ldr	r0, [r7, #20]
 8004860:	f7ff ff90 	bl	8004784 <NVIC_EncodePriority>
 8004864:	4602      	mov	r2, r0
 8004866:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800486a:	4611      	mov	r1, r2
 800486c:	4618      	mov	r0, r3
 800486e:	f7ff ff5f 	bl	8004730 <__NVIC_SetPriority>
}
 8004872:	bf00      	nop
 8004874:	3718      	adds	r7, #24
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}

0800487a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800487a:	b580      	push	{r7, lr}
 800487c:	b082      	sub	sp, #8
 800487e:	af00      	add	r7, sp, #0
 8004880:	4603      	mov	r3, r0
 8004882:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004884:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004888:	4618      	mov	r0, r3
 800488a:	f7ff ff35 	bl	80046f8 <__NVIC_EnableIRQ>
}
 800488e:	bf00      	nop
 8004890:	3708      	adds	r7, #8
 8004892:	46bd      	mov	sp, r7
 8004894:	bd80      	pop	{r7, pc}

08004896 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004896:	b580      	push	{r7, lr}
 8004898:	b082      	sub	sp, #8
 800489a:	af00      	add	r7, sp, #0
 800489c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800489e:	6878      	ldr	r0, [r7, #4]
 80048a0:	f7ff ffa2 	bl	80047e8 <SysTick_Config>
 80048a4:	4603      	mov	r3, r0
}
 80048a6:	4618      	mov	r0, r3
 80048a8:	3708      	adds	r7, #8
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd80      	pop	{r7, pc}

080048ae <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80048ae:	b580      	push	{r7, lr}
 80048b0:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80048b2:	f000 f802 	bl	80048ba <HAL_SYSTICK_Callback>
}
 80048b6:	bf00      	nop
 80048b8:	bd80      	pop	{r7, pc}

080048ba <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80048ba:	b480      	push	{r7}
 80048bc:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80048be:	bf00      	nop
 80048c0:	46bd      	mov	sp, r7
 80048c2:	bc80      	pop	{r7}
 80048c4:	4770      	bx	lr
	...

080048c8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b084      	sub	sp, #16
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048d0:	2300      	movs	r3, #0
 80048d2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80048da:	2b02      	cmp	r3, #2
 80048dc:	d005      	beq.n	80048ea <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2204      	movs	r2, #4
 80048e2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80048e4:	2301      	movs	r3, #1
 80048e6:	73fb      	strb	r3, [r7, #15]
 80048e8:	e051      	b.n	800498e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	681a      	ldr	r2, [r3, #0]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f022 020e 	bic.w	r2, r2, #14
 80048f8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f022 0201 	bic.w	r2, r2, #1
 8004908:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4a22      	ldr	r2, [pc, #136]	; (8004998 <HAL_DMA_Abort_IT+0xd0>)
 8004910:	4293      	cmp	r3, r2
 8004912:	d029      	beq.n	8004968 <HAL_DMA_Abort_IT+0xa0>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4a20      	ldr	r2, [pc, #128]	; (800499c <HAL_DMA_Abort_IT+0xd4>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d022      	beq.n	8004964 <HAL_DMA_Abort_IT+0x9c>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	4a1f      	ldr	r2, [pc, #124]	; (80049a0 <HAL_DMA_Abort_IT+0xd8>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d01a      	beq.n	800495e <HAL_DMA_Abort_IT+0x96>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a1d      	ldr	r2, [pc, #116]	; (80049a4 <HAL_DMA_Abort_IT+0xdc>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d012      	beq.n	8004958 <HAL_DMA_Abort_IT+0x90>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4a1c      	ldr	r2, [pc, #112]	; (80049a8 <HAL_DMA_Abort_IT+0xe0>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d00a      	beq.n	8004952 <HAL_DMA_Abort_IT+0x8a>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a1a      	ldr	r2, [pc, #104]	; (80049ac <HAL_DMA_Abort_IT+0xe4>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d102      	bne.n	800494c <HAL_DMA_Abort_IT+0x84>
 8004946:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800494a:	e00e      	b.n	800496a <HAL_DMA_Abort_IT+0xa2>
 800494c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004950:	e00b      	b.n	800496a <HAL_DMA_Abort_IT+0xa2>
 8004952:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004956:	e008      	b.n	800496a <HAL_DMA_Abort_IT+0xa2>
 8004958:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800495c:	e005      	b.n	800496a <HAL_DMA_Abort_IT+0xa2>
 800495e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004962:	e002      	b.n	800496a <HAL_DMA_Abort_IT+0xa2>
 8004964:	2310      	movs	r3, #16
 8004966:	e000      	b.n	800496a <HAL_DMA_Abort_IT+0xa2>
 8004968:	2301      	movs	r3, #1
 800496a:	4a11      	ldr	r2, [pc, #68]	; (80049b0 <HAL_DMA_Abort_IT+0xe8>)
 800496c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2201      	movs	r2, #1
 8004972:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2200      	movs	r2, #0
 800497a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004982:	2b00      	cmp	r3, #0
 8004984:	d003      	beq.n	800498e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800498a:	6878      	ldr	r0, [r7, #4]
 800498c:	4798      	blx	r3
    } 
  }
  return status;
 800498e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004990:	4618      	mov	r0, r3
 8004992:	3710      	adds	r7, #16
 8004994:	46bd      	mov	sp, r7
 8004996:	bd80      	pop	{r7, pc}
 8004998:	40020008 	.word	0x40020008
 800499c:	4002001c 	.word	0x4002001c
 80049a0:	40020030 	.word	0x40020030
 80049a4:	40020044 	.word	0x40020044
 80049a8:	40020058 	.word	0x40020058
 80049ac:	4002006c 	.word	0x4002006c
 80049b0:	40020000 	.word	0x40020000

080049b4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b084      	sub	sp, #16
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049d0:	2204      	movs	r2, #4
 80049d2:	409a      	lsls	r2, r3
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	4013      	ands	r3, r2
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d04f      	beq.n	8004a7c <HAL_DMA_IRQHandler+0xc8>
 80049dc:	68bb      	ldr	r3, [r7, #8]
 80049de:	f003 0304 	and.w	r3, r3, #4
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d04a      	beq.n	8004a7c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f003 0320 	and.w	r3, r3, #32
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d107      	bne.n	8004a04 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	681a      	ldr	r2, [r3, #0]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f022 0204 	bic.w	r2, r2, #4
 8004a02:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4a66      	ldr	r2, [pc, #408]	; (8004ba4 <HAL_DMA_IRQHandler+0x1f0>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d029      	beq.n	8004a62 <HAL_DMA_IRQHandler+0xae>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a65      	ldr	r2, [pc, #404]	; (8004ba8 <HAL_DMA_IRQHandler+0x1f4>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d022      	beq.n	8004a5e <HAL_DMA_IRQHandler+0xaa>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a63      	ldr	r2, [pc, #396]	; (8004bac <HAL_DMA_IRQHandler+0x1f8>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d01a      	beq.n	8004a58 <HAL_DMA_IRQHandler+0xa4>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4a62      	ldr	r2, [pc, #392]	; (8004bb0 <HAL_DMA_IRQHandler+0x1fc>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d012      	beq.n	8004a52 <HAL_DMA_IRQHandler+0x9e>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a60      	ldr	r2, [pc, #384]	; (8004bb4 <HAL_DMA_IRQHandler+0x200>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d00a      	beq.n	8004a4c <HAL_DMA_IRQHandler+0x98>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a5f      	ldr	r2, [pc, #380]	; (8004bb8 <HAL_DMA_IRQHandler+0x204>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d102      	bne.n	8004a46 <HAL_DMA_IRQHandler+0x92>
 8004a40:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004a44:	e00e      	b.n	8004a64 <HAL_DMA_IRQHandler+0xb0>
 8004a46:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004a4a:	e00b      	b.n	8004a64 <HAL_DMA_IRQHandler+0xb0>
 8004a4c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004a50:	e008      	b.n	8004a64 <HAL_DMA_IRQHandler+0xb0>
 8004a52:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004a56:	e005      	b.n	8004a64 <HAL_DMA_IRQHandler+0xb0>
 8004a58:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004a5c:	e002      	b.n	8004a64 <HAL_DMA_IRQHandler+0xb0>
 8004a5e:	2340      	movs	r3, #64	; 0x40
 8004a60:	e000      	b.n	8004a64 <HAL_DMA_IRQHandler+0xb0>
 8004a62:	2304      	movs	r3, #4
 8004a64:	4a55      	ldr	r2, [pc, #340]	; (8004bbc <HAL_DMA_IRQHandler+0x208>)
 8004a66:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	f000 8094 	beq.w	8004b9a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8004a7a:	e08e      	b.n	8004b9a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a80:	2202      	movs	r2, #2
 8004a82:	409a      	lsls	r2, r3
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	4013      	ands	r3, r2
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d056      	beq.n	8004b3a <HAL_DMA_IRQHandler+0x186>
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	f003 0302 	and.w	r3, r3, #2
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d051      	beq.n	8004b3a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f003 0320 	and.w	r3, r3, #32
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d10b      	bne.n	8004abc <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	681a      	ldr	r2, [r3, #0]
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f022 020a 	bic.w	r2, r2, #10
 8004ab2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a38      	ldr	r2, [pc, #224]	; (8004ba4 <HAL_DMA_IRQHandler+0x1f0>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d029      	beq.n	8004b1a <HAL_DMA_IRQHandler+0x166>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4a37      	ldr	r2, [pc, #220]	; (8004ba8 <HAL_DMA_IRQHandler+0x1f4>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d022      	beq.n	8004b16 <HAL_DMA_IRQHandler+0x162>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a35      	ldr	r2, [pc, #212]	; (8004bac <HAL_DMA_IRQHandler+0x1f8>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d01a      	beq.n	8004b10 <HAL_DMA_IRQHandler+0x15c>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a34      	ldr	r2, [pc, #208]	; (8004bb0 <HAL_DMA_IRQHandler+0x1fc>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d012      	beq.n	8004b0a <HAL_DMA_IRQHandler+0x156>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a32      	ldr	r2, [pc, #200]	; (8004bb4 <HAL_DMA_IRQHandler+0x200>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d00a      	beq.n	8004b04 <HAL_DMA_IRQHandler+0x150>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a31      	ldr	r2, [pc, #196]	; (8004bb8 <HAL_DMA_IRQHandler+0x204>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d102      	bne.n	8004afe <HAL_DMA_IRQHandler+0x14a>
 8004af8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004afc:	e00e      	b.n	8004b1c <HAL_DMA_IRQHandler+0x168>
 8004afe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004b02:	e00b      	b.n	8004b1c <HAL_DMA_IRQHandler+0x168>
 8004b04:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004b08:	e008      	b.n	8004b1c <HAL_DMA_IRQHandler+0x168>
 8004b0a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004b0e:	e005      	b.n	8004b1c <HAL_DMA_IRQHandler+0x168>
 8004b10:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004b14:	e002      	b.n	8004b1c <HAL_DMA_IRQHandler+0x168>
 8004b16:	2320      	movs	r3, #32
 8004b18:	e000      	b.n	8004b1c <HAL_DMA_IRQHandler+0x168>
 8004b1a:	2302      	movs	r3, #2
 8004b1c:	4a27      	ldr	r2, [pc, #156]	; (8004bbc <HAL_DMA_IRQHandler+0x208>)
 8004b1e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2200      	movs	r2, #0
 8004b24:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d034      	beq.n	8004b9a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b34:	6878      	ldr	r0, [r7, #4]
 8004b36:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004b38:	e02f      	b.n	8004b9a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b3e:	2208      	movs	r2, #8
 8004b40:	409a      	lsls	r2, r3
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	4013      	ands	r3, r2
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d028      	beq.n	8004b9c <HAL_DMA_IRQHandler+0x1e8>
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	f003 0308 	and.w	r3, r3, #8
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d023      	beq.n	8004b9c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f022 020e 	bic.w	r2, r2, #14
 8004b62:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b6c:	2101      	movs	r1, #1
 8004b6e:	fa01 f202 	lsl.w	r2, r1, r2
 8004b72:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2201      	movs	r2, #1
 8004b78:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2201      	movs	r2, #1
 8004b7e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2200      	movs	r2, #0
 8004b86:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d004      	beq.n	8004b9c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b96:	6878      	ldr	r0, [r7, #4]
 8004b98:	4798      	blx	r3
    }
  }
  return;
 8004b9a:	bf00      	nop
 8004b9c:	bf00      	nop
}
 8004b9e:	3710      	adds	r7, #16
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bd80      	pop	{r7, pc}
 8004ba4:	40020008 	.word	0x40020008
 8004ba8:	4002001c 	.word	0x4002001c
 8004bac:	40020030 	.word	0x40020030
 8004bb0:	40020044 	.word	0x40020044
 8004bb4:	40020058 	.word	0x40020058
 8004bb8:	4002006c 	.word	0x4002006c
 8004bbc:	40020000 	.word	0x40020000

08004bc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b08b      	sub	sp, #44	; 0x2c
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
 8004bc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004bca:	2300      	movs	r3, #0
 8004bcc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004bce:	2300      	movs	r3, #0
 8004bd0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004bd2:	e169      	b.n	8004ea8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004bd4:	2201      	movs	r2, #1
 8004bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8004bdc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	69fa      	ldr	r2, [r7, #28]
 8004be4:	4013      	ands	r3, r2
 8004be6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004be8:	69ba      	ldr	r2, [r7, #24]
 8004bea:	69fb      	ldr	r3, [r7, #28]
 8004bec:	429a      	cmp	r2, r3
 8004bee:	f040 8158 	bne.w	8004ea2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	4a9a      	ldr	r2, [pc, #616]	; (8004e60 <HAL_GPIO_Init+0x2a0>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d05e      	beq.n	8004cba <HAL_GPIO_Init+0xfa>
 8004bfc:	4a98      	ldr	r2, [pc, #608]	; (8004e60 <HAL_GPIO_Init+0x2a0>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d875      	bhi.n	8004cee <HAL_GPIO_Init+0x12e>
 8004c02:	4a98      	ldr	r2, [pc, #608]	; (8004e64 <HAL_GPIO_Init+0x2a4>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d058      	beq.n	8004cba <HAL_GPIO_Init+0xfa>
 8004c08:	4a96      	ldr	r2, [pc, #600]	; (8004e64 <HAL_GPIO_Init+0x2a4>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d86f      	bhi.n	8004cee <HAL_GPIO_Init+0x12e>
 8004c0e:	4a96      	ldr	r2, [pc, #600]	; (8004e68 <HAL_GPIO_Init+0x2a8>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d052      	beq.n	8004cba <HAL_GPIO_Init+0xfa>
 8004c14:	4a94      	ldr	r2, [pc, #592]	; (8004e68 <HAL_GPIO_Init+0x2a8>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d869      	bhi.n	8004cee <HAL_GPIO_Init+0x12e>
 8004c1a:	4a94      	ldr	r2, [pc, #592]	; (8004e6c <HAL_GPIO_Init+0x2ac>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d04c      	beq.n	8004cba <HAL_GPIO_Init+0xfa>
 8004c20:	4a92      	ldr	r2, [pc, #584]	; (8004e6c <HAL_GPIO_Init+0x2ac>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d863      	bhi.n	8004cee <HAL_GPIO_Init+0x12e>
 8004c26:	4a92      	ldr	r2, [pc, #584]	; (8004e70 <HAL_GPIO_Init+0x2b0>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d046      	beq.n	8004cba <HAL_GPIO_Init+0xfa>
 8004c2c:	4a90      	ldr	r2, [pc, #576]	; (8004e70 <HAL_GPIO_Init+0x2b0>)
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d85d      	bhi.n	8004cee <HAL_GPIO_Init+0x12e>
 8004c32:	2b12      	cmp	r3, #18
 8004c34:	d82a      	bhi.n	8004c8c <HAL_GPIO_Init+0xcc>
 8004c36:	2b12      	cmp	r3, #18
 8004c38:	d859      	bhi.n	8004cee <HAL_GPIO_Init+0x12e>
 8004c3a:	a201      	add	r2, pc, #4	; (adr r2, 8004c40 <HAL_GPIO_Init+0x80>)
 8004c3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c40:	08004cbb 	.word	0x08004cbb
 8004c44:	08004c95 	.word	0x08004c95
 8004c48:	08004ca7 	.word	0x08004ca7
 8004c4c:	08004ce9 	.word	0x08004ce9
 8004c50:	08004cef 	.word	0x08004cef
 8004c54:	08004cef 	.word	0x08004cef
 8004c58:	08004cef 	.word	0x08004cef
 8004c5c:	08004cef 	.word	0x08004cef
 8004c60:	08004cef 	.word	0x08004cef
 8004c64:	08004cef 	.word	0x08004cef
 8004c68:	08004cef 	.word	0x08004cef
 8004c6c:	08004cef 	.word	0x08004cef
 8004c70:	08004cef 	.word	0x08004cef
 8004c74:	08004cef 	.word	0x08004cef
 8004c78:	08004cef 	.word	0x08004cef
 8004c7c:	08004cef 	.word	0x08004cef
 8004c80:	08004cef 	.word	0x08004cef
 8004c84:	08004c9d 	.word	0x08004c9d
 8004c88:	08004cb1 	.word	0x08004cb1
 8004c8c:	4a79      	ldr	r2, [pc, #484]	; (8004e74 <HAL_GPIO_Init+0x2b4>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d013      	beq.n	8004cba <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004c92:	e02c      	b.n	8004cee <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	68db      	ldr	r3, [r3, #12]
 8004c98:	623b      	str	r3, [r7, #32]
          break;
 8004c9a:	e029      	b.n	8004cf0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	68db      	ldr	r3, [r3, #12]
 8004ca0:	3304      	adds	r3, #4
 8004ca2:	623b      	str	r3, [r7, #32]
          break;
 8004ca4:	e024      	b.n	8004cf0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	68db      	ldr	r3, [r3, #12]
 8004caa:	3308      	adds	r3, #8
 8004cac:	623b      	str	r3, [r7, #32]
          break;
 8004cae:	e01f      	b.n	8004cf0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	68db      	ldr	r3, [r3, #12]
 8004cb4:	330c      	adds	r3, #12
 8004cb6:	623b      	str	r3, [r7, #32]
          break;
 8004cb8:	e01a      	b.n	8004cf0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	689b      	ldr	r3, [r3, #8]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d102      	bne.n	8004cc8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004cc2:	2304      	movs	r3, #4
 8004cc4:	623b      	str	r3, [r7, #32]
          break;
 8004cc6:	e013      	b.n	8004cf0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	689b      	ldr	r3, [r3, #8]
 8004ccc:	2b01      	cmp	r3, #1
 8004cce:	d105      	bne.n	8004cdc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004cd0:	2308      	movs	r3, #8
 8004cd2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	69fa      	ldr	r2, [r7, #28]
 8004cd8:	611a      	str	r2, [r3, #16]
          break;
 8004cda:	e009      	b.n	8004cf0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004cdc:	2308      	movs	r3, #8
 8004cde:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	69fa      	ldr	r2, [r7, #28]
 8004ce4:	615a      	str	r2, [r3, #20]
          break;
 8004ce6:	e003      	b.n	8004cf0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	623b      	str	r3, [r7, #32]
          break;
 8004cec:	e000      	b.n	8004cf0 <HAL_GPIO_Init+0x130>
          break;
 8004cee:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004cf0:	69bb      	ldr	r3, [r7, #24]
 8004cf2:	2bff      	cmp	r3, #255	; 0xff
 8004cf4:	d801      	bhi.n	8004cfa <HAL_GPIO_Init+0x13a>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	e001      	b.n	8004cfe <HAL_GPIO_Init+0x13e>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	3304      	adds	r3, #4
 8004cfe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004d00:	69bb      	ldr	r3, [r7, #24]
 8004d02:	2bff      	cmp	r3, #255	; 0xff
 8004d04:	d802      	bhi.n	8004d0c <HAL_GPIO_Init+0x14c>
 8004d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d08:	009b      	lsls	r3, r3, #2
 8004d0a:	e002      	b.n	8004d12 <HAL_GPIO_Init+0x152>
 8004d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d0e:	3b08      	subs	r3, #8
 8004d10:	009b      	lsls	r3, r3, #2
 8004d12:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	681a      	ldr	r2, [r3, #0]
 8004d18:	210f      	movs	r1, #15
 8004d1a:	693b      	ldr	r3, [r7, #16]
 8004d1c:	fa01 f303 	lsl.w	r3, r1, r3
 8004d20:	43db      	mvns	r3, r3
 8004d22:	401a      	ands	r2, r3
 8004d24:	6a39      	ldr	r1, [r7, #32]
 8004d26:	693b      	ldr	r3, [r7, #16]
 8004d28:	fa01 f303 	lsl.w	r3, r1, r3
 8004d2c:	431a      	orrs	r2, r3
 8004d2e:	697b      	ldr	r3, [r7, #20]
 8004d30:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	685b      	ldr	r3, [r3, #4]
 8004d36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	f000 80b1 	beq.w	8004ea2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004d40:	4b4d      	ldr	r3, [pc, #308]	; (8004e78 <HAL_GPIO_Init+0x2b8>)
 8004d42:	699b      	ldr	r3, [r3, #24]
 8004d44:	4a4c      	ldr	r2, [pc, #304]	; (8004e78 <HAL_GPIO_Init+0x2b8>)
 8004d46:	f043 0301 	orr.w	r3, r3, #1
 8004d4a:	6193      	str	r3, [r2, #24]
 8004d4c:	4b4a      	ldr	r3, [pc, #296]	; (8004e78 <HAL_GPIO_Init+0x2b8>)
 8004d4e:	699b      	ldr	r3, [r3, #24]
 8004d50:	f003 0301 	and.w	r3, r3, #1
 8004d54:	60bb      	str	r3, [r7, #8]
 8004d56:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004d58:	4a48      	ldr	r2, [pc, #288]	; (8004e7c <HAL_GPIO_Init+0x2bc>)
 8004d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d5c:	089b      	lsrs	r3, r3, #2
 8004d5e:	3302      	adds	r3, #2
 8004d60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d64:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d68:	f003 0303 	and.w	r3, r3, #3
 8004d6c:	009b      	lsls	r3, r3, #2
 8004d6e:	220f      	movs	r2, #15
 8004d70:	fa02 f303 	lsl.w	r3, r2, r3
 8004d74:	43db      	mvns	r3, r3
 8004d76:	68fa      	ldr	r2, [r7, #12]
 8004d78:	4013      	ands	r3, r2
 8004d7a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	4a40      	ldr	r2, [pc, #256]	; (8004e80 <HAL_GPIO_Init+0x2c0>)
 8004d80:	4293      	cmp	r3, r2
 8004d82:	d013      	beq.n	8004dac <HAL_GPIO_Init+0x1ec>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	4a3f      	ldr	r2, [pc, #252]	; (8004e84 <HAL_GPIO_Init+0x2c4>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d00d      	beq.n	8004da8 <HAL_GPIO_Init+0x1e8>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	4a3e      	ldr	r2, [pc, #248]	; (8004e88 <HAL_GPIO_Init+0x2c8>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d007      	beq.n	8004da4 <HAL_GPIO_Init+0x1e4>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	4a3d      	ldr	r2, [pc, #244]	; (8004e8c <HAL_GPIO_Init+0x2cc>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d101      	bne.n	8004da0 <HAL_GPIO_Init+0x1e0>
 8004d9c:	2303      	movs	r3, #3
 8004d9e:	e006      	b.n	8004dae <HAL_GPIO_Init+0x1ee>
 8004da0:	2304      	movs	r3, #4
 8004da2:	e004      	b.n	8004dae <HAL_GPIO_Init+0x1ee>
 8004da4:	2302      	movs	r3, #2
 8004da6:	e002      	b.n	8004dae <HAL_GPIO_Init+0x1ee>
 8004da8:	2301      	movs	r3, #1
 8004daa:	e000      	b.n	8004dae <HAL_GPIO_Init+0x1ee>
 8004dac:	2300      	movs	r3, #0
 8004dae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004db0:	f002 0203 	and.w	r2, r2, #3
 8004db4:	0092      	lsls	r2, r2, #2
 8004db6:	4093      	lsls	r3, r2
 8004db8:	68fa      	ldr	r2, [r7, #12]
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004dbe:	492f      	ldr	r1, [pc, #188]	; (8004e7c <HAL_GPIO_Init+0x2bc>)
 8004dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dc2:	089b      	lsrs	r3, r3, #2
 8004dc4:	3302      	adds	r3, #2
 8004dc6:	68fa      	ldr	r2, [r7, #12]
 8004dc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d006      	beq.n	8004de6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004dd8:	4b2d      	ldr	r3, [pc, #180]	; (8004e90 <HAL_GPIO_Init+0x2d0>)
 8004dda:	681a      	ldr	r2, [r3, #0]
 8004ddc:	492c      	ldr	r1, [pc, #176]	; (8004e90 <HAL_GPIO_Init+0x2d0>)
 8004dde:	69bb      	ldr	r3, [r7, #24]
 8004de0:	4313      	orrs	r3, r2
 8004de2:	600b      	str	r3, [r1, #0]
 8004de4:	e006      	b.n	8004df4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004de6:	4b2a      	ldr	r3, [pc, #168]	; (8004e90 <HAL_GPIO_Init+0x2d0>)
 8004de8:	681a      	ldr	r2, [r3, #0]
 8004dea:	69bb      	ldr	r3, [r7, #24]
 8004dec:	43db      	mvns	r3, r3
 8004dee:	4928      	ldr	r1, [pc, #160]	; (8004e90 <HAL_GPIO_Init+0x2d0>)
 8004df0:	4013      	ands	r3, r2
 8004df2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d006      	beq.n	8004e0e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004e00:	4b23      	ldr	r3, [pc, #140]	; (8004e90 <HAL_GPIO_Init+0x2d0>)
 8004e02:	685a      	ldr	r2, [r3, #4]
 8004e04:	4922      	ldr	r1, [pc, #136]	; (8004e90 <HAL_GPIO_Init+0x2d0>)
 8004e06:	69bb      	ldr	r3, [r7, #24]
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	604b      	str	r3, [r1, #4]
 8004e0c:	e006      	b.n	8004e1c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004e0e:	4b20      	ldr	r3, [pc, #128]	; (8004e90 <HAL_GPIO_Init+0x2d0>)
 8004e10:	685a      	ldr	r2, [r3, #4]
 8004e12:	69bb      	ldr	r3, [r7, #24]
 8004e14:	43db      	mvns	r3, r3
 8004e16:	491e      	ldr	r1, [pc, #120]	; (8004e90 <HAL_GPIO_Init+0x2d0>)
 8004e18:	4013      	ands	r3, r2
 8004e1a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d006      	beq.n	8004e36 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004e28:	4b19      	ldr	r3, [pc, #100]	; (8004e90 <HAL_GPIO_Init+0x2d0>)
 8004e2a:	689a      	ldr	r2, [r3, #8]
 8004e2c:	4918      	ldr	r1, [pc, #96]	; (8004e90 <HAL_GPIO_Init+0x2d0>)
 8004e2e:	69bb      	ldr	r3, [r7, #24]
 8004e30:	4313      	orrs	r3, r2
 8004e32:	608b      	str	r3, [r1, #8]
 8004e34:	e006      	b.n	8004e44 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004e36:	4b16      	ldr	r3, [pc, #88]	; (8004e90 <HAL_GPIO_Init+0x2d0>)
 8004e38:	689a      	ldr	r2, [r3, #8]
 8004e3a:	69bb      	ldr	r3, [r7, #24]
 8004e3c:	43db      	mvns	r3, r3
 8004e3e:	4914      	ldr	r1, [pc, #80]	; (8004e90 <HAL_GPIO_Init+0x2d0>)
 8004e40:	4013      	ands	r3, r2
 8004e42:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d021      	beq.n	8004e94 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004e50:	4b0f      	ldr	r3, [pc, #60]	; (8004e90 <HAL_GPIO_Init+0x2d0>)
 8004e52:	68da      	ldr	r2, [r3, #12]
 8004e54:	490e      	ldr	r1, [pc, #56]	; (8004e90 <HAL_GPIO_Init+0x2d0>)
 8004e56:	69bb      	ldr	r3, [r7, #24]
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	60cb      	str	r3, [r1, #12]
 8004e5c:	e021      	b.n	8004ea2 <HAL_GPIO_Init+0x2e2>
 8004e5e:	bf00      	nop
 8004e60:	10320000 	.word	0x10320000
 8004e64:	10310000 	.word	0x10310000
 8004e68:	10220000 	.word	0x10220000
 8004e6c:	10210000 	.word	0x10210000
 8004e70:	10120000 	.word	0x10120000
 8004e74:	10110000 	.word	0x10110000
 8004e78:	40021000 	.word	0x40021000
 8004e7c:	40010000 	.word	0x40010000
 8004e80:	40010800 	.word	0x40010800
 8004e84:	40010c00 	.word	0x40010c00
 8004e88:	40011000 	.word	0x40011000
 8004e8c:	40011400 	.word	0x40011400
 8004e90:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004e94:	4b0b      	ldr	r3, [pc, #44]	; (8004ec4 <HAL_GPIO_Init+0x304>)
 8004e96:	68da      	ldr	r2, [r3, #12]
 8004e98:	69bb      	ldr	r3, [r7, #24]
 8004e9a:	43db      	mvns	r3, r3
 8004e9c:	4909      	ldr	r1, [pc, #36]	; (8004ec4 <HAL_GPIO_Init+0x304>)
 8004e9e:	4013      	ands	r3, r2
 8004ea0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8004ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ea4:	3301      	adds	r3, #1
 8004ea6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	681a      	ldr	r2, [r3, #0]
 8004eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eae:	fa22 f303 	lsr.w	r3, r2, r3
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	f47f ae8e 	bne.w	8004bd4 <HAL_GPIO_Init+0x14>
  }
}
 8004eb8:	bf00      	nop
 8004eba:	bf00      	nop
 8004ebc:	372c      	adds	r7, #44	; 0x2c
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bc80      	pop	{r7}
 8004ec2:	4770      	bx	lr
 8004ec4:	40010400 	.word	0x40010400

08004ec8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004ec8:	b480      	push	{r7}
 8004eca:	b085      	sub	sp, #20
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
 8004ed0:	460b      	mov	r3, r1
 8004ed2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	689a      	ldr	r2, [r3, #8]
 8004ed8:	887b      	ldrh	r3, [r7, #2]
 8004eda:	4013      	ands	r3, r2
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d002      	beq.n	8004ee6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	73fb      	strb	r3, [r7, #15]
 8004ee4:	e001      	b.n	8004eea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004eea:	7bfb      	ldrb	r3, [r7, #15]
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	3714      	adds	r7, #20
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bc80      	pop	{r7}
 8004ef4:	4770      	bx	lr

08004ef6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ef6:	b480      	push	{r7}
 8004ef8:	b083      	sub	sp, #12
 8004efa:	af00      	add	r7, sp, #0
 8004efc:	6078      	str	r0, [r7, #4]
 8004efe:	460b      	mov	r3, r1
 8004f00:	807b      	strh	r3, [r7, #2]
 8004f02:	4613      	mov	r3, r2
 8004f04:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004f06:	787b      	ldrb	r3, [r7, #1]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d003      	beq.n	8004f14 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004f0c:	887a      	ldrh	r2, [r7, #2]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004f12:	e003      	b.n	8004f1c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004f14:	887b      	ldrh	r3, [r7, #2]
 8004f16:	041a      	lsls	r2, r3, #16
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	611a      	str	r2, [r3, #16]
}
 8004f1c:	bf00      	nop
 8004f1e:	370c      	adds	r7, #12
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bc80      	pop	{r7}
 8004f24:	4770      	bx	lr
	...

08004f28 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b086      	sub	sp, #24
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d101      	bne.n	8004f3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004f36:	2301      	movs	r3, #1
 8004f38:	e26c      	b.n	8005414 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f003 0301 	and.w	r3, r3, #1
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	f000 8087 	beq.w	8005056 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004f48:	4b92      	ldr	r3, [pc, #584]	; (8005194 <HAL_RCC_OscConfig+0x26c>)
 8004f4a:	685b      	ldr	r3, [r3, #4]
 8004f4c:	f003 030c 	and.w	r3, r3, #12
 8004f50:	2b04      	cmp	r3, #4
 8004f52:	d00c      	beq.n	8004f6e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004f54:	4b8f      	ldr	r3, [pc, #572]	; (8005194 <HAL_RCC_OscConfig+0x26c>)
 8004f56:	685b      	ldr	r3, [r3, #4]
 8004f58:	f003 030c 	and.w	r3, r3, #12
 8004f5c:	2b08      	cmp	r3, #8
 8004f5e:	d112      	bne.n	8004f86 <HAL_RCC_OscConfig+0x5e>
 8004f60:	4b8c      	ldr	r3, [pc, #560]	; (8005194 <HAL_RCC_OscConfig+0x26c>)
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f6c:	d10b      	bne.n	8004f86 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f6e:	4b89      	ldr	r3, [pc, #548]	; (8005194 <HAL_RCC_OscConfig+0x26c>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d06c      	beq.n	8005054 <HAL_RCC_OscConfig+0x12c>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d168      	bne.n	8005054 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004f82:	2301      	movs	r3, #1
 8004f84:	e246      	b.n	8005414 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	685b      	ldr	r3, [r3, #4]
 8004f8a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f8e:	d106      	bne.n	8004f9e <HAL_RCC_OscConfig+0x76>
 8004f90:	4b80      	ldr	r3, [pc, #512]	; (8005194 <HAL_RCC_OscConfig+0x26c>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	4a7f      	ldr	r2, [pc, #508]	; (8005194 <HAL_RCC_OscConfig+0x26c>)
 8004f96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f9a:	6013      	str	r3, [r2, #0]
 8004f9c:	e02e      	b.n	8004ffc <HAL_RCC_OscConfig+0xd4>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	685b      	ldr	r3, [r3, #4]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d10c      	bne.n	8004fc0 <HAL_RCC_OscConfig+0x98>
 8004fa6:	4b7b      	ldr	r3, [pc, #492]	; (8005194 <HAL_RCC_OscConfig+0x26c>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a7a      	ldr	r2, [pc, #488]	; (8005194 <HAL_RCC_OscConfig+0x26c>)
 8004fac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004fb0:	6013      	str	r3, [r2, #0]
 8004fb2:	4b78      	ldr	r3, [pc, #480]	; (8005194 <HAL_RCC_OscConfig+0x26c>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a77      	ldr	r2, [pc, #476]	; (8005194 <HAL_RCC_OscConfig+0x26c>)
 8004fb8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004fbc:	6013      	str	r3, [r2, #0]
 8004fbe:	e01d      	b.n	8004ffc <HAL_RCC_OscConfig+0xd4>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004fc8:	d10c      	bne.n	8004fe4 <HAL_RCC_OscConfig+0xbc>
 8004fca:	4b72      	ldr	r3, [pc, #456]	; (8005194 <HAL_RCC_OscConfig+0x26c>)
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	4a71      	ldr	r2, [pc, #452]	; (8005194 <HAL_RCC_OscConfig+0x26c>)
 8004fd0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004fd4:	6013      	str	r3, [r2, #0]
 8004fd6:	4b6f      	ldr	r3, [pc, #444]	; (8005194 <HAL_RCC_OscConfig+0x26c>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4a6e      	ldr	r2, [pc, #440]	; (8005194 <HAL_RCC_OscConfig+0x26c>)
 8004fdc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fe0:	6013      	str	r3, [r2, #0]
 8004fe2:	e00b      	b.n	8004ffc <HAL_RCC_OscConfig+0xd4>
 8004fe4:	4b6b      	ldr	r3, [pc, #428]	; (8005194 <HAL_RCC_OscConfig+0x26c>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4a6a      	ldr	r2, [pc, #424]	; (8005194 <HAL_RCC_OscConfig+0x26c>)
 8004fea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004fee:	6013      	str	r3, [r2, #0]
 8004ff0:	4b68      	ldr	r3, [pc, #416]	; (8005194 <HAL_RCC_OscConfig+0x26c>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a67      	ldr	r2, [pc, #412]	; (8005194 <HAL_RCC_OscConfig+0x26c>)
 8004ff6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004ffa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	685b      	ldr	r3, [r3, #4]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d013      	beq.n	800502c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005004:	f7ff fb18 	bl	8004638 <HAL_GetTick>
 8005008:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800500a:	e008      	b.n	800501e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800500c:	f7ff fb14 	bl	8004638 <HAL_GetTick>
 8005010:	4602      	mov	r2, r0
 8005012:	693b      	ldr	r3, [r7, #16]
 8005014:	1ad3      	subs	r3, r2, r3
 8005016:	2b64      	cmp	r3, #100	; 0x64
 8005018:	d901      	bls.n	800501e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800501a:	2303      	movs	r3, #3
 800501c:	e1fa      	b.n	8005414 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800501e:	4b5d      	ldr	r3, [pc, #372]	; (8005194 <HAL_RCC_OscConfig+0x26c>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005026:	2b00      	cmp	r3, #0
 8005028:	d0f0      	beq.n	800500c <HAL_RCC_OscConfig+0xe4>
 800502a:	e014      	b.n	8005056 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800502c:	f7ff fb04 	bl	8004638 <HAL_GetTick>
 8005030:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005032:	e008      	b.n	8005046 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005034:	f7ff fb00 	bl	8004638 <HAL_GetTick>
 8005038:	4602      	mov	r2, r0
 800503a:	693b      	ldr	r3, [r7, #16]
 800503c:	1ad3      	subs	r3, r2, r3
 800503e:	2b64      	cmp	r3, #100	; 0x64
 8005040:	d901      	bls.n	8005046 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005042:	2303      	movs	r3, #3
 8005044:	e1e6      	b.n	8005414 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005046:	4b53      	ldr	r3, [pc, #332]	; (8005194 <HAL_RCC_OscConfig+0x26c>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800504e:	2b00      	cmp	r3, #0
 8005050:	d1f0      	bne.n	8005034 <HAL_RCC_OscConfig+0x10c>
 8005052:	e000      	b.n	8005056 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005054:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f003 0302 	and.w	r3, r3, #2
 800505e:	2b00      	cmp	r3, #0
 8005060:	d063      	beq.n	800512a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005062:	4b4c      	ldr	r3, [pc, #304]	; (8005194 <HAL_RCC_OscConfig+0x26c>)
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	f003 030c 	and.w	r3, r3, #12
 800506a:	2b00      	cmp	r3, #0
 800506c:	d00b      	beq.n	8005086 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800506e:	4b49      	ldr	r3, [pc, #292]	; (8005194 <HAL_RCC_OscConfig+0x26c>)
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	f003 030c 	and.w	r3, r3, #12
 8005076:	2b08      	cmp	r3, #8
 8005078:	d11c      	bne.n	80050b4 <HAL_RCC_OscConfig+0x18c>
 800507a:	4b46      	ldr	r3, [pc, #280]	; (8005194 <HAL_RCC_OscConfig+0x26c>)
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005082:	2b00      	cmp	r3, #0
 8005084:	d116      	bne.n	80050b4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005086:	4b43      	ldr	r3, [pc, #268]	; (8005194 <HAL_RCC_OscConfig+0x26c>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f003 0302 	and.w	r3, r3, #2
 800508e:	2b00      	cmp	r3, #0
 8005090:	d005      	beq.n	800509e <HAL_RCC_OscConfig+0x176>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	691b      	ldr	r3, [r3, #16]
 8005096:	2b01      	cmp	r3, #1
 8005098:	d001      	beq.n	800509e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800509a:	2301      	movs	r3, #1
 800509c:	e1ba      	b.n	8005414 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800509e:	4b3d      	ldr	r3, [pc, #244]	; (8005194 <HAL_RCC_OscConfig+0x26c>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	695b      	ldr	r3, [r3, #20]
 80050aa:	00db      	lsls	r3, r3, #3
 80050ac:	4939      	ldr	r1, [pc, #228]	; (8005194 <HAL_RCC_OscConfig+0x26c>)
 80050ae:	4313      	orrs	r3, r2
 80050b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050b2:	e03a      	b.n	800512a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	691b      	ldr	r3, [r3, #16]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d020      	beq.n	80050fe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80050bc:	4b36      	ldr	r3, [pc, #216]	; (8005198 <HAL_RCC_OscConfig+0x270>)
 80050be:	2201      	movs	r2, #1
 80050c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050c2:	f7ff fab9 	bl	8004638 <HAL_GetTick>
 80050c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050c8:	e008      	b.n	80050dc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050ca:	f7ff fab5 	bl	8004638 <HAL_GetTick>
 80050ce:	4602      	mov	r2, r0
 80050d0:	693b      	ldr	r3, [r7, #16]
 80050d2:	1ad3      	subs	r3, r2, r3
 80050d4:	2b02      	cmp	r3, #2
 80050d6:	d901      	bls.n	80050dc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80050d8:	2303      	movs	r3, #3
 80050da:	e19b      	b.n	8005414 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050dc:	4b2d      	ldr	r3, [pc, #180]	; (8005194 <HAL_RCC_OscConfig+0x26c>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f003 0302 	and.w	r3, r3, #2
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d0f0      	beq.n	80050ca <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050e8:	4b2a      	ldr	r3, [pc, #168]	; (8005194 <HAL_RCC_OscConfig+0x26c>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	695b      	ldr	r3, [r3, #20]
 80050f4:	00db      	lsls	r3, r3, #3
 80050f6:	4927      	ldr	r1, [pc, #156]	; (8005194 <HAL_RCC_OscConfig+0x26c>)
 80050f8:	4313      	orrs	r3, r2
 80050fa:	600b      	str	r3, [r1, #0]
 80050fc:	e015      	b.n	800512a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80050fe:	4b26      	ldr	r3, [pc, #152]	; (8005198 <HAL_RCC_OscConfig+0x270>)
 8005100:	2200      	movs	r2, #0
 8005102:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005104:	f7ff fa98 	bl	8004638 <HAL_GetTick>
 8005108:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800510a:	e008      	b.n	800511e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800510c:	f7ff fa94 	bl	8004638 <HAL_GetTick>
 8005110:	4602      	mov	r2, r0
 8005112:	693b      	ldr	r3, [r7, #16]
 8005114:	1ad3      	subs	r3, r2, r3
 8005116:	2b02      	cmp	r3, #2
 8005118:	d901      	bls.n	800511e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800511a:	2303      	movs	r3, #3
 800511c:	e17a      	b.n	8005414 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800511e:	4b1d      	ldr	r3, [pc, #116]	; (8005194 <HAL_RCC_OscConfig+0x26c>)
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f003 0302 	and.w	r3, r3, #2
 8005126:	2b00      	cmp	r3, #0
 8005128:	d1f0      	bne.n	800510c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f003 0308 	and.w	r3, r3, #8
 8005132:	2b00      	cmp	r3, #0
 8005134:	d03a      	beq.n	80051ac <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	699b      	ldr	r3, [r3, #24]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d019      	beq.n	8005172 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800513e:	4b17      	ldr	r3, [pc, #92]	; (800519c <HAL_RCC_OscConfig+0x274>)
 8005140:	2201      	movs	r2, #1
 8005142:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005144:	f7ff fa78 	bl	8004638 <HAL_GetTick>
 8005148:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800514a:	e008      	b.n	800515e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800514c:	f7ff fa74 	bl	8004638 <HAL_GetTick>
 8005150:	4602      	mov	r2, r0
 8005152:	693b      	ldr	r3, [r7, #16]
 8005154:	1ad3      	subs	r3, r2, r3
 8005156:	2b02      	cmp	r3, #2
 8005158:	d901      	bls.n	800515e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800515a:	2303      	movs	r3, #3
 800515c:	e15a      	b.n	8005414 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800515e:	4b0d      	ldr	r3, [pc, #52]	; (8005194 <HAL_RCC_OscConfig+0x26c>)
 8005160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005162:	f003 0302 	and.w	r3, r3, #2
 8005166:	2b00      	cmp	r3, #0
 8005168:	d0f0      	beq.n	800514c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800516a:	2001      	movs	r0, #1
 800516c:	f000 fad8 	bl	8005720 <RCC_Delay>
 8005170:	e01c      	b.n	80051ac <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005172:	4b0a      	ldr	r3, [pc, #40]	; (800519c <HAL_RCC_OscConfig+0x274>)
 8005174:	2200      	movs	r2, #0
 8005176:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005178:	f7ff fa5e 	bl	8004638 <HAL_GetTick>
 800517c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800517e:	e00f      	b.n	80051a0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005180:	f7ff fa5a 	bl	8004638 <HAL_GetTick>
 8005184:	4602      	mov	r2, r0
 8005186:	693b      	ldr	r3, [r7, #16]
 8005188:	1ad3      	subs	r3, r2, r3
 800518a:	2b02      	cmp	r3, #2
 800518c:	d908      	bls.n	80051a0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800518e:	2303      	movs	r3, #3
 8005190:	e140      	b.n	8005414 <HAL_RCC_OscConfig+0x4ec>
 8005192:	bf00      	nop
 8005194:	40021000 	.word	0x40021000
 8005198:	42420000 	.word	0x42420000
 800519c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051a0:	4b9e      	ldr	r3, [pc, #632]	; (800541c <HAL_RCC_OscConfig+0x4f4>)
 80051a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051a4:	f003 0302 	and.w	r3, r3, #2
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d1e9      	bne.n	8005180 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f003 0304 	and.w	r3, r3, #4
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	f000 80a6 	beq.w	8005306 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051ba:	2300      	movs	r3, #0
 80051bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051be:	4b97      	ldr	r3, [pc, #604]	; (800541c <HAL_RCC_OscConfig+0x4f4>)
 80051c0:	69db      	ldr	r3, [r3, #28]
 80051c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d10d      	bne.n	80051e6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051ca:	4b94      	ldr	r3, [pc, #592]	; (800541c <HAL_RCC_OscConfig+0x4f4>)
 80051cc:	69db      	ldr	r3, [r3, #28]
 80051ce:	4a93      	ldr	r2, [pc, #588]	; (800541c <HAL_RCC_OscConfig+0x4f4>)
 80051d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051d4:	61d3      	str	r3, [r2, #28]
 80051d6:	4b91      	ldr	r3, [pc, #580]	; (800541c <HAL_RCC_OscConfig+0x4f4>)
 80051d8:	69db      	ldr	r3, [r3, #28]
 80051da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051de:	60bb      	str	r3, [r7, #8]
 80051e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051e2:	2301      	movs	r3, #1
 80051e4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051e6:	4b8e      	ldr	r3, [pc, #568]	; (8005420 <HAL_RCC_OscConfig+0x4f8>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d118      	bne.n	8005224 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80051f2:	4b8b      	ldr	r3, [pc, #556]	; (8005420 <HAL_RCC_OscConfig+0x4f8>)
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	4a8a      	ldr	r2, [pc, #552]	; (8005420 <HAL_RCC_OscConfig+0x4f8>)
 80051f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051fe:	f7ff fa1b 	bl	8004638 <HAL_GetTick>
 8005202:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005204:	e008      	b.n	8005218 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005206:	f7ff fa17 	bl	8004638 <HAL_GetTick>
 800520a:	4602      	mov	r2, r0
 800520c:	693b      	ldr	r3, [r7, #16]
 800520e:	1ad3      	subs	r3, r2, r3
 8005210:	2b64      	cmp	r3, #100	; 0x64
 8005212:	d901      	bls.n	8005218 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005214:	2303      	movs	r3, #3
 8005216:	e0fd      	b.n	8005414 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005218:	4b81      	ldr	r3, [pc, #516]	; (8005420 <HAL_RCC_OscConfig+0x4f8>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005220:	2b00      	cmp	r3, #0
 8005222:	d0f0      	beq.n	8005206 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	68db      	ldr	r3, [r3, #12]
 8005228:	2b01      	cmp	r3, #1
 800522a:	d106      	bne.n	800523a <HAL_RCC_OscConfig+0x312>
 800522c:	4b7b      	ldr	r3, [pc, #492]	; (800541c <HAL_RCC_OscConfig+0x4f4>)
 800522e:	6a1b      	ldr	r3, [r3, #32]
 8005230:	4a7a      	ldr	r2, [pc, #488]	; (800541c <HAL_RCC_OscConfig+0x4f4>)
 8005232:	f043 0301 	orr.w	r3, r3, #1
 8005236:	6213      	str	r3, [r2, #32]
 8005238:	e02d      	b.n	8005296 <HAL_RCC_OscConfig+0x36e>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	68db      	ldr	r3, [r3, #12]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d10c      	bne.n	800525c <HAL_RCC_OscConfig+0x334>
 8005242:	4b76      	ldr	r3, [pc, #472]	; (800541c <HAL_RCC_OscConfig+0x4f4>)
 8005244:	6a1b      	ldr	r3, [r3, #32]
 8005246:	4a75      	ldr	r2, [pc, #468]	; (800541c <HAL_RCC_OscConfig+0x4f4>)
 8005248:	f023 0301 	bic.w	r3, r3, #1
 800524c:	6213      	str	r3, [r2, #32]
 800524e:	4b73      	ldr	r3, [pc, #460]	; (800541c <HAL_RCC_OscConfig+0x4f4>)
 8005250:	6a1b      	ldr	r3, [r3, #32]
 8005252:	4a72      	ldr	r2, [pc, #456]	; (800541c <HAL_RCC_OscConfig+0x4f4>)
 8005254:	f023 0304 	bic.w	r3, r3, #4
 8005258:	6213      	str	r3, [r2, #32]
 800525a:	e01c      	b.n	8005296 <HAL_RCC_OscConfig+0x36e>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	68db      	ldr	r3, [r3, #12]
 8005260:	2b05      	cmp	r3, #5
 8005262:	d10c      	bne.n	800527e <HAL_RCC_OscConfig+0x356>
 8005264:	4b6d      	ldr	r3, [pc, #436]	; (800541c <HAL_RCC_OscConfig+0x4f4>)
 8005266:	6a1b      	ldr	r3, [r3, #32]
 8005268:	4a6c      	ldr	r2, [pc, #432]	; (800541c <HAL_RCC_OscConfig+0x4f4>)
 800526a:	f043 0304 	orr.w	r3, r3, #4
 800526e:	6213      	str	r3, [r2, #32]
 8005270:	4b6a      	ldr	r3, [pc, #424]	; (800541c <HAL_RCC_OscConfig+0x4f4>)
 8005272:	6a1b      	ldr	r3, [r3, #32]
 8005274:	4a69      	ldr	r2, [pc, #420]	; (800541c <HAL_RCC_OscConfig+0x4f4>)
 8005276:	f043 0301 	orr.w	r3, r3, #1
 800527a:	6213      	str	r3, [r2, #32]
 800527c:	e00b      	b.n	8005296 <HAL_RCC_OscConfig+0x36e>
 800527e:	4b67      	ldr	r3, [pc, #412]	; (800541c <HAL_RCC_OscConfig+0x4f4>)
 8005280:	6a1b      	ldr	r3, [r3, #32]
 8005282:	4a66      	ldr	r2, [pc, #408]	; (800541c <HAL_RCC_OscConfig+0x4f4>)
 8005284:	f023 0301 	bic.w	r3, r3, #1
 8005288:	6213      	str	r3, [r2, #32]
 800528a:	4b64      	ldr	r3, [pc, #400]	; (800541c <HAL_RCC_OscConfig+0x4f4>)
 800528c:	6a1b      	ldr	r3, [r3, #32]
 800528e:	4a63      	ldr	r2, [pc, #396]	; (800541c <HAL_RCC_OscConfig+0x4f4>)
 8005290:	f023 0304 	bic.w	r3, r3, #4
 8005294:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	68db      	ldr	r3, [r3, #12]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d015      	beq.n	80052ca <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800529e:	f7ff f9cb 	bl	8004638 <HAL_GetTick>
 80052a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052a4:	e00a      	b.n	80052bc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052a6:	f7ff f9c7 	bl	8004638 <HAL_GetTick>
 80052aa:	4602      	mov	r2, r0
 80052ac:	693b      	ldr	r3, [r7, #16]
 80052ae:	1ad3      	subs	r3, r2, r3
 80052b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d901      	bls.n	80052bc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80052b8:	2303      	movs	r3, #3
 80052ba:	e0ab      	b.n	8005414 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052bc:	4b57      	ldr	r3, [pc, #348]	; (800541c <HAL_RCC_OscConfig+0x4f4>)
 80052be:	6a1b      	ldr	r3, [r3, #32]
 80052c0:	f003 0302 	and.w	r3, r3, #2
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d0ee      	beq.n	80052a6 <HAL_RCC_OscConfig+0x37e>
 80052c8:	e014      	b.n	80052f4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052ca:	f7ff f9b5 	bl	8004638 <HAL_GetTick>
 80052ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052d0:	e00a      	b.n	80052e8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052d2:	f7ff f9b1 	bl	8004638 <HAL_GetTick>
 80052d6:	4602      	mov	r2, r0
 80052d8:	693b      	ldr	r3, [r7, #16]
 80052da:	1ad3      	subs	r3, r2, r3
 80052dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d901      	bls.n	80052e8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80052e4:	2303      	movs	r3, #3
 80052e6:	e095      	b.n	8005414 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052e8:	4b4c      	ldr	r3, [pc, #304]	; (800541c <HAL_RCC_OscConfig+0x4f4>)
 80052ea:	6a1b      	ldr	r3, [r3, #32]
 80052ec:	f003 0302 	and.w	r3, r3, #2
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d1ee      	bne.n	80052d2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80052f4:	7dfb      	ldrb	r3, [r7, #23]
 80052f6:	2b01      	cmp	r3, #1
 80052f8:	d105      	bne.n	8005306 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052fa:	4b48      	ldr	r3, [pc, #288]	; (800541c <HAL_RCC_OscConfig+0x4f4>)
 80052fc:	69db      	ldr	r3, [r3, #28]
 80052fe:	4a47      	ldr	r2, [pc, #284]	; (800541c <HAL_RCC_OscConfig+0x4f4>)
 8005300:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005304:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	69db      	ldr	r3, [r3, #28]
 800530a:	2b00      	cmp	r3, #0
 800530c:	f000 8081 	beq.w	8005412 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005310:	4b42      	ldr	r3, [pc, #264]	; (800541c <HAL_RCC_OscConfig+0x4f4>)
 8005312:	685b      	ldr	r3, [r3, #4]
 8005314:	f003 030c 	and.w	r3, r3, #12
 8005318:	2b08      	cmp	r3, #8
 800531a:	d061      	beq.n	80053e0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	69db      	ldr	r3, [r3, #28]
 8005320:	2b02      	cmp	r3, #2
 8005322:	d146      	bne.n	80053b2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005324:	4b3f      	ldr	r3, [pc, #252]	; (8005424 <HAL_RCC_OscConfig+0x4fc>)
 8005326:	2200      	movs	r2, #0
 8005328:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800532a:	f7ff f985 	bl	8004638 <HAL_GetTick>
 800532e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005330:	e008      	b.n	8005344 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005332:	f7ff f981 	bl	8004638 <HAL_GetTick>
 8005336:	4602      	mov	r2, r0
 8005338:	693b      	ldr	r3, [r7, #16]
 800533a:	1ad3      	subs	r3, r2, r3
 800533c:	2b02      	cmp	r3, #2
 800533e:	d901      	bls.n	8005344 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005340:	2303      	movs	r3, #3
 8005342:	e067      	b.n	8005414 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005344:	4b35      	ldr	r3, [pc, #212]	; (800541c <HAL_RCC_OscConfig+0x4f4>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800534c:	2b00      	cmp	r3, #0
 800534e:	d1f0      	bne.n	8005332 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6a1b      	ldr	r3, [r3, #32]
 8005354:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005358:	d108      	bne.n	800536c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800535a:	4b30      	ldr	r3, [pc, #192]	; (800541c <HAL_RCC_OscConfig+0x4f4>)
 800535c:	685b      	ldr	r3, [r3, #4]
 800535e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	689b      	ldr	r3, [r3, #8]
 8005366:	492d      	ldr	r1, [pc, #180]	; (800541c <HAL_RCC_OscConfig+0x4f4>)
 8005368:	4313      	orrs	r3, r2
 800536a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800536c:	4b2b      	ldr	r3, [pc, #172]	; (800541c <HAL_RCC_OscConfig+0x4f4>)
 800536e:	685b      	ldr	r3, [r3, #4]
 8005370:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6a19      	ldr	r1, [r3, #32]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800537c:	430b      	orrs	r3, r1
 800537e:	4927      	ldr	r1, [pc, #156]	; (800541c <HAL_RCC_OscConfig+0x4f4>)
 8005380:	4313      	orrs	r3, r2
 8005382:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005384:	4b27      	ldr	r3, [pc, #156]	; (8005424 <HAL_RCC_OscConfig+0x4fc>)
 8005386:	2201      	movs	r2, #1
 8005388:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800538a:	f7ff f955 	bl	8004638 <HAL_GetTick>
 800538e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005390:	e008      	b.n	80053a4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005392:	f7ff f951 	bl	8004638 <HAL_GetTick>
 8005396:	4602      	mov	r2, r0
 8005398:	693b      	ldr	r3, [r7, #16]
 800539a:	1ad3      	subs	r3, r2, r3
 800539c:	2b02      	cmp	r3, #2
 800539e:	d901      	bls.n	80053a4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80053a0:	2303      	movs	r3, #3
 80053a2:	e037      	b.n	8005414 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80053a4:	4b1d      	ldr	r3, [pc, #116]	; (800541c <HAL_RCC_OscConfig+0x4f4>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d0f0      	beq.n	8005392 <HAL_RCC_OscConfig+0x46a>
 80053b0:	e02f      	b.n	8005412 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053b2:	4b1c      	ldr	r3, [pc, #112]	; (8005424 <HAL_RCC_OscConfig+0x4fc>)
 80053b4:	2200      	movs	r2, #0
 80053b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053b8:	f7ff f93e 	bl	8004638 <HAL_GetTick>
 80053bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053be:	e008      	b.n	80053d2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053c0:	f7ff f93a 	bl	8004638 <HAL_GetTick>
 80053c4:	4602      	mov	r2, r0
 80053c6:	693b      	ldr	r3, [r7, #16]
 80053c8:	1ad3      	subs	r3, r2, r3
 80053ca:	2b02      	cmp	r3, #2
 80053cc:	d901      	bls.n	80053d2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80053ce:	2303      	movs	r3, #3
 80053d0:	e020      	b.n	8005414 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053d2:	4b12      	ldr	r3, [pc, #72]	; (800541c <HAL_RCC_OscConfig+0x4f4>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d1f0      	bne.n	80053c0 <HAL_RCC_OscConfig+0x498>
 80053de:	e018      	b.n	8005412 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	69db      	ldr	r3, [r3, #28]
 80053e4:	2b01      	cmp	r3, #1
 80053e6:	d101      	bne.n	80053ec <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80053e8:	2301      	movs	r3, #1
 80053ea:	e013      	b.n	8005414 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80053ec:	4b0b      	ldr	r3, [pc, #44]	; (800541c <HAL_RCC_OscConfig+0x4f4>)
 80053ee:	685b      	ldr	r3, [r3, #4]
 80053f0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6a1b      	ldr	r3, [r3, #32]
 80053fc:	429a      	cmp	r2, r3
 80053fe:	d106      	bne.n	800540e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800540a:	429a      	cmp	r2, r3
 800540c:	d001      	beq.n	8005412 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	e000      	b.n	8005414 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8005412:	2300      	movs	r3, #0
}
 8005414:	4618      	mov	r0, r3
 8005416:	3718      	adds	r7, #24
 8005418:	46bd      	mov	sp, r7
 800541a:	bd80      	pop	{r7, pc}
 800541c:	40021000 	.word	0x40021000
 8005420:	40007000 	.word	0x40007000
 8005424:	42420060 	.word	0x42420060

08005428 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b084      	sub	sp, #16
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
 8005430:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d101      	bne.n	800543c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005438:	2301      	movs	r3, #1
 800543a:	e0d0      	b.n	80055de <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800543c:	4b6a      	ldr	r3, [pc, #424]	; (80055e8 <HAL_RCC_ClockConfig+0x1c0>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f003 0307 	and.w	r3, r3, #7
 8005444:	683a      	ldr	r2, [r7, #0]
 8005446:	429a      	cmp	r2, r3
 8005448:	d910      	bls.n	800546c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800544a:	4b67      	ldr	r3, [pc, #412]	; (80055e8 <HAL_RCC_ClockConfig+0x1c0>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f023 0207 	bic.w	r2, r3, #7
 8005452:	4965      	ldr	r1, [pc, #404]	; (80055e8 <HAL_RCC_ClockConfig+0x1c0>)
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	4313      	orrs	r3, r2
 8005458:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800545a:	4b63      	ldr	r3, [pc, #396]	; (80055e8 <HAL_RCC_ClockConfig+0x1c0>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f003 0307 	and.w	r3, r3, #7
 8005462:	683a      	ldr	r2, [r7, #0]
 8005464:	429a      	cmp	r2, r3
 8005466:	d001      	beq.n	800546c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005468:	2301      	movs	r3, #1
 800546a:	e0b8      	b.n	80055de <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f003 0302 	and.w	r3, r3, #2
 8005474:	2b00      	cmp	r3, #0
 8005476:	d020      	beq.n	80054ba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f003 0304 	and.w	r3, r3, #4
 8005480:	2b00      	cmp	r3, #0
 8005482:	d005      	beq.n	8005490 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005484:	4b59      	ldr	r3, [pc, #356]	; (80055ec <HAL_RCC_ClockConfig+0x1c4>)
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	4a58      	ldr	r2, [pc, #352]	; (80055ec <HAL_RCC_ClockConfig+0x1c4>)
 800548a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800548e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f003 0308 	and.w	r3, r3, #8
 8005498:	2b00      	cmp	r3, #0
 800549a:	d005      	beq.n	80054a8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800549c:	4b53      	ldr	r3, [pc, #332]	; (80055ec <HAL_RCC_ClockConfig+0x1c4>)
 800549e:	685b      	ldr	r3, [r3, #4]
 80054a0:	4a52      	ldr	r2, [pc, #328]	; (80055ec <HAL_RCC_ClockConfig+0x1c4>)
 80054a2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80054a6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80054a8:	4b50      	ldr	r3, [pc, #320]	; (80055ec <HAL_RCC_ClockConfig+0x1c4>)
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	689b      	ldr	r3, [r3, #8]
 80054b4:	494d      	ldr	r1, [pc, #308]	; (80055ec <HAL_RCC_ClockConfig+0x1c4>)
 80054b6:	4313      	orrs	r3, r2
 80054b8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f003 0301 	and.w	r3, r3, #1
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d040      	beq.n	8005548 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	2b01      	cmp	r3, #1
 80054cc:	d107      	bne.n	80054de <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054ce:	4b47      	ldr	r3, [pc, #284]	; (80055ec <HAL_RCC_ClockConfig+0x1c4>)
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d115      	bne.n	8005506 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054da:	2301      	movs	r3, #1
 80054dc:	e07f      	b.n	80055de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	2b02      	cmp	r3, #2
 80054e4:	d107      	bne.n	80054f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054e6:	4b41      	ldr	r3, [pc, #260]	; (80055ec <HAL_RCC_ClockConfig+0x1c4>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d109      	bne.n	8005506 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054f2:	2301      	movs	r3, #1
 80054f4:	e073      	b.n	80055de <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054f6:	4b3d      	ldr	r3, [pc, #244]	; (80055ec <HAL_RCC_ClockConfig+0x1c4>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f003 0302 	and.w	r3, r3, #2
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d101      	bne.n	8005506 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	e06b      	b.n	80055de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005506:	4b39      	ldr	r3, [pc, #228]	; (80055ec <HAL_RCC_ClockConfig+0x1c4>)
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	f023 0203 	bic.w	r2, r3, #3
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	685b      	ldr	r3, [r3, #4]
 8005512:	4936      	ldr	r1, [pc, #216]	; (80055ec <HAL_RCC_ClockConfig+0x1c4>)
 8005514:	4313      	orrs	r3, r2
 8005516:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005518:	f7ff f88e 	bl	8004638 <HAL_GetTick>
 800551c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800551e:	e00a      	b.n	8005536 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005520:	f7ff f88a 	bl	8004638 <HAL_GetTick>
 8005524:	4602      	mov	r2, r0
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	1ad3      	subs	r3, r2, r3
 800552a:	f241 3288 	movw	r2, #5000	; 0x1388
 800552e:	4293      	cmp	r3, r2
 8005530:	d901      	bls.n	8005536 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005532:	2303      	movs	r3, #3
 8005534:	e053      	b.n	80055de <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005536:	4b2d      	ldr	r3, [pc, #180]	; (80055ec <HAL_RCC_ClockConfig+0x1c4>)
 8005538:	685b      	ldr	r3, [r3, #4]
 800553a:	f003 020c 	and.w	r2, r3, #12
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	685b      	ldr	r3, [r3, #4]
 8005542:	009b      	lsls	r3, r3, #2
 8005544:	429a      	cmp	r2, r3
 8005546:	d1eb      	bne.n	8005520 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005548:	4b27      	ldr	r3, [pc, #156]	; (80055e8 <HAL_RCC_ClockConfig+0x1c0>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f003 0307 	and.w	r3, r3, #7
 8005550:	683a      	ldr	r2, [r7, #0]
 8005552:	429a      	cmp	r2, r3
 8005554:	d210      	bcs.n	8005578 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005556:	4b24      	ldr	r3, [pc, #144]	; (80055e8 <HAL_RCC_ClockConfig+0x1c0>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f023 0207 	bic.w	r2, r3, #7
 800555e:	4922      	ldr	r1, [pc, #136]	; (80055e8 <HAL_RCC_ClockConfig+0x1c0>)
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	4313      	orrs	r3, r2
 8005564:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005566:	4b20      	ldr	r3, [pc, #128]	; (80055e8 <HAL_RCC_ClockConfig+0x1c0>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f003 0307 	and.w	r3, r3, #7
 800556e:	683a      	ldr	r2, [r7, #0]
 8005570:	429a      	cmp	r2, r3
 8005572:	d001      	beq.n	8005578 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005574:	2301      	movs	r3, #1
 8005576:	e032      	b.n	80055de <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f003 0304 	and.w	r3, r3, #4
 8005580:	2b00      	cmp	r3, #0
 8005582:	d008      	beq.n	8005596 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005584:	4b19      	ldr	r3, [pc, #100]	; (80055ec <HAL_RCC_ClockConfig+0x1c4>)
 8005586:	685b      	ldr	r3, [r3, #4]
 8005588:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	68db      	ldr	r3, [r3, #12]
 8005590:	4916      	ldr	r1, [pc, #88]	; (80055ec <HAL_RCC_ClockConfig+0x1c4>)
 8005592:	4313      	orrs	r3, r2
 8005594:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f003 0308 	and.w	r3, r3, #8
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d009      	beq.n	80055b6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80055a2:	4b12      	ldr	r3, [pc, #72]	; (80055ec <HAL_RCC_ClockConfig+0x1c4>)
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	691b      	ldr	r3, [r3, #16]
 80055ae:	00db      	lsls	r3, r3, #3
 80055b0:	490e      	ldr	r1, [pc, #56]	; (80055ec <HAL_RCC_ClockConfig+0x1c4>)
 80055b2:	4313      	orrs	r3, r2
 80055b4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80055b6:	f000 f821 	bl	80055fc <HAL_RCC_GetSysClockFreq>
 80055ba:	4602      	mov	r2, r0
 80055bc:	4b0b      	ldr	r3, [pc, #44]	; (80055ec <HAL_RCC_ClockConfig+0x1c4>)
 80055be:	685b      	ldr	r3, [r3, #4]
 80055c0:	091b      	lsrs	r3, r3, #4
 80055c2:	f003 030f 	and.w	r3, r3, #15
 80055c6:	490a      	ldr	r1, [pc, #40]	; (80055f0 <HAL_RCC_ClockConfig+0x1c8>)
 80055c8:	5ccb      	ldrb	r3, [r1, r3]
 80055ca:	fa22 f303 	lsr.w	r3, r2, r3
 80055ce:	4a09      	ldr	r2, [pc, #36]	; (80055f4 <HAL_RCC_ClockConfig+0x1cc>)
 80055d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80055d2:	4b09      	ldr	r3, [pc, #36]	; (80055f8 <HAL_RCC_ClockConfig+0x1d0>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4618      	mov	r0, r3
 80055d8:	f7fe ffec 	bl	80045b4 <HAL_InitTick>

  return HAL_OK;
 80055dc:	2300      	movs	r3, #0
}
 80055de:	4618      	mov	r0, r3
 80055e0:	3710      	adds	r7, #16
 80055e2:	46bd      	mov	sp, r7
 80055e4:	bd80      	pop	{r7, pc}
 80055e6:	bf00      	nop
 80055e8:	40022000 	.word	0x40022000
 80055ec:	40021000 	.word	0x40021000
 80055f0:	0800cf98 	.word	0x0800cf98
 80055f4:	2000005c 	.word	0x2000005c
 80055f8:	20000078 	.word	0x20000078

080055fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80055fc:	b490      	push	{r4, r7}
 80055fe:	b08a      	sub	sp, #40	; 0x28
 8005600:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005602:	4b2a      	ldr	r3, [pc, #168]	; (80056ac <HAL_RCC_GetSysClockFreq+0xb0>)
 8005604:	1d3c      	adds	r4, r7, #4
 8005606:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005608:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800560c:	f240 2301 	movw	r3, #513	; 0x201
 8005610:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005612:	2300      	movs	r3, #0
 8005614:	61fb      	str	r3, [r7, #28]
 8005616:	2300      	movs	r3, #0
 8005618:	61bb      	str	r3, [r7, #24]
 800561a:	2300      	movs	r3, #0
 800561c:	627b      	str	r3, [r7, #36]	; 0x24
 800561e:	2300      	movs	r3, #0
 8005620:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005622:	2300      	movs	r3, #0
 8005624:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005626:	4b22      	ldr	r3, [pc, #136]	; (80056b0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800562c:	69fb      	ldr	r3, [r7, #28]
 800562e:	f003 030c 	and.w	r3, r3, #12
 8005632:	2b04      	cmp	r3, #4
 8005634:	d002      	beq.n	800563c <HAL_RCC_GetSysClockFreq+0x40>
 8005636:	2b08      	cmp	r3, #8
 8005638:	d003      	beq.n	8005642 <HAL_RCC_GetSysClockFreq+0x46>
 800563a:	e02d      	b.n	8005698 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800563c:	4b1d      	ldr	r3, [pc, #116]	; (80056b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800563e:	623b      	str	r3, [r7, #32]
      break;
 8005640:	e02d      	b.n	800569e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005642:	69fb      	ldr	r3, [r7, #28]
 8005644:	0c9b      	lsrs	r3, r3, #18
 8005646:	f003 030f 	and.w	r3, r3, #15
 800564a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800564e:	4413      	add	r3, r2
 8005650:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005654:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005656:	69fb      	ldr	r3, [r7, #28]
 8005658:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800565c:	2b00      	cmp	r3, #0
 800565e:	d013      	beq.n	8005688 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005660:	4b13      	ldr	r3, [pc, #76]	; (80056b0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8005662:	685b      	ldr	r3, [r3, #4]
 8005664:	0c5b      	lsrs	r3, r3, #17
 8005666:	f003 0301 	and.w	r3, r3, #1
 800566a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800566e:	4413      	add	r3, r2
 8005670:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005674:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005676:	697b      	ldr	r3, [r7, #20]
 8005678:	4a0e      	ldr	r2, [pc, #56]	; (80056b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800567a:	fb02 f203 	mul.w	r2, r2, r3
 800567e:	69bb      	ldr	r3, [r7, #24]
 8005680:	fbb2 f3f3 	udiv	r3, r2, r3
 8005684:	627b      	str	r3, [r7, #36]	; 0x24
 8005686:	e004      	b.n	8005692 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005688:	697b      	ldr	r3, [r7, #20]
 800568a:	4a0b      	ldr	r2, [pc, #44]	; (80056b8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800568c:	fb02 f303 	mul.w	r3, r2, r3
 8005690:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8005692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005694:	623b      	str	r3, [r7, #32]
      break;
 8005696:	e002      	b.n	800569e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005698:	4b06      	ldr	r3, [pc, #24]	; (80056b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800569a:	623b      	str	r3, [r7, #32]
      break;
 800569c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800569e:	6a3b      	ldr	r3, [r7, #32]
}
 80056a0:	4618      	mov	r0, r3
 80056a2:	3728      	adds	r7, #40	; 0x28
 80056a4:	46bd      	mov	sp, r7
 80056a6:	bc90      	pop	{r4, r7}
 80056a8:	4770      	bx	lr
 80056aa:	bf00      	nop
 80056ac:	0800cf80 	.word	0x0800cf80
 80056b0:	40021000 	.word	0x40021000
 80056b4:	007a1200 	.word	0x007a1200
 80056b8:	003d0900 	.word	0x003d0900

080056bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80056bc:	b480      	push	{r7}
 80056be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80056c0:	4b02      	ldr	r3, [pc, #8]	; (80056cc <HAL_RCC_GetHCLKFreq+0x10>)
 80056c2:	681b      	ldr	r3, [r3, #0]
}
 80056c4:	4618      	mov	r0, r3
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bc80      	pop	{r7}
 80056ca:	4770      	bx	lr
 80056cc:	2000005c 	.word	0x2000005c

080056d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80056d4:	f7ff fff2 	bl	80056bc <HAL_RCC_GetHCLKFreq>
 80056d8:	4602      	mov	r2, r0
 80056da:	4b05      	ldr	r3, [pc, #20]	; (80056f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	0a1b      	lsrs	r3, r3, #8
 80056e0:	f003 0307 	and.w	r3, r3, #7
 80056e4:	4903      	ldr	r1, [pc, #12]	; (80056f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80056e6:	5ccb      	ldrb	r3, [r1, r3]
 80056e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80056ec:	4618      	mov	r0, r3
 80056ee:	bd80      	pop	{r7, pc}
 80056f0:	40021000 	.word	0x40021000
 80056f4:	0800cfa8 	.word	0x0800cfa8

080056f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80056fc:	f7ff ffde 	bl	80056bc <HAL_RCC_GetHCLKFreq>
 8005700:	4602      	mov	r2, r0
 8005702:	4b05      	ldr	r3, [pc, #20]	; (8005718 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005704:	685b      	ldr	r3, [r3, #4]
 8005706:	0adb      	lsrs	r3, r3, #11
 8005708:	f003 0307 	and.w	r3, r3, #7
 800570c:	4903      	ldr	r1, [pc, #12]	; (800571c <HAL_RCC_GetPCLK2Freq+0x24>)
 800570e:	5ccb      	ldrb	r3, [r1, r3]
 8005710:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005714:	4618      	mov	r0, r3
 8005716:	bd80      	pop	{r7, pc}
 8005718:	40021000 	.word	0x40021000
 800571c:	0800cfa8 	.word	0x0800cfa8

08005720 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005720:	b480      	push	{r7}
 8005722:	b085      	sub	sp, #20
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005728:	4b0a      	ldr	r3, [pc, #40]	; (8005754 <RCC_Delay+0x34>)
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a0a      	ldr	r2, [pc, #40]	; (8005758 <RCC_Delay+0x38>)
 800572e:	fba2 2303 	umull	r2, r3, r2, r3
 8005732:	0a5b      	lsrs	r3, r3, #9
 8005734:	687a      	ldr	r2, [r7, #4]
 8005736:	fb02 f303 	mul.w	r3, r2, r3
 800573a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800573c:	bf00      	nop
  }
  while (Delay --);
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	1e5a      	subs	r2, r3, #1
 8005742:	60fa      	str	r2, [r7, #12]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d1f9      	bne.n	800573c <RCC_Delay+0x1c>
}
 8005748:	bf00      	nop
 800574a:	bf00      	nop
 800574c:	3714      	adds	r7, #20
 800574e:	46bd      	mov	sp, r7
 8005750:	bc80      	pop	{r7}
 8005752:	4770      	bx	lr
 8005754:	2000005c 	.word	0x2000005c
 8005758:	10624dd3 	.word	0x10624dd3

0800575c <HAL_SPI_MspInit>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 800575c:	b480      	push	{r7}
 800575e:	b083      	sub	sp, #12
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
  */
}
 8005764:	bf00      	nop
 8005766:	370c      	adds	r7, #12
 8005768:	46bd      	mov	sp, r7
 800576a:	bc80      	pop	{r7}
 800576c:	4770      	bx	lr

0800576e <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800576e:	b580      	push	{r7, lr}
 8005770:	b08a      	sub	sp, #40	; 0x28
 8005772:	af02      	add	r7, sp, #8
 8005774:	60f8      	str	r0, [r7, #12]
 8005776:	60b9      	str	r1, [r7, #8]
 8005778:	603b      	str	r3, [r7, #0]
 800577a:	4613      	mov	r3, r2
 800577c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 800577e:	2300      	movs	r3, #0
 8005780:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005782:	2300      	movs	r3, #0
 8005784:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800578c:	2b01      	cmp	r3, #1
 800578e:	d101      	bne.n	8005794 <HAL_SPI_Transmit+0x26>
 8005790:	2302      	movs	r3, #2
 8005792:	e148      	b.n	8005a26 <HAL_SPI_Transmit+0x2b8>
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2201      	movs	r2, #1
 8005798:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800579c:	f7fe ff4c 	bl	8004638 <HAL_GetTick>
 80057a0:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	2b01      	cmp	r3, #1
 80057ac:	d002      	beq.n	80057b4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80057ae:	2302      	movs	r3, #2
 80057b0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80057b2:	e12f      	b.n	8005a14 <HAL_SPI_Transmit+0x2a6>
  }

  if((pData == NULL ) || (Size == 0U))
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d002      	beq.n	80057c0 <HAL_SPI_Transmit+0x52>
 80057ba:	88fb      	ldrh	r3, [r7, #6]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d102      	bne.n	80057c6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80057c0:	2301      	movs	r3, #1
 80057c2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80057c4:	e126      	b.n	8005a14 <HAL_SPI_Transmit+0x2a6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	2203      	movs	r2, #3
 80057ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	2200      	movs	r2, #0
 80057d2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	68ba      	ldr	r2, [r7, #8]
 80057d8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	88fa      	ldrh	r2, [r7, #6]
 80057de:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	88fa      	ldrh	r2, [r7, #6]
 80057e4:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2200      	movs	r2, #0
 80057ea:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2200      	movs	r2, #0
 80057f0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	2200      	movs	r2, #0
 80057f6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	2200      	movs	r2, #0
 80057fc:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	2200      	movs	r2, #0
 8005802:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	689b      	ldr	r3, [r3, #8]
 8005808:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800580c:	d107      	bne.n	800581e <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	681a      	ldr	r2, [r3, #0]
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800581c:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005822:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005826:	d110      	bne.n	800584a <HAL_SPI_Transmit+0xdc>
  {
    SPI_RESET_CRC(hspi);
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	6819      	ldr	r1, [r3, #0]
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681a      	ldr	r2, [r3, #0]
 8005832:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8005836:	400b      	ands	r3, r1
 8005838:	6013      	str	r3, [r2, #0]
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	681a      	ldr	r2, [r3, #0]
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005848:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005854:	2b40      	cmp	r3, #64	; 0x40
 8005856:	d007      	beq.n	8005868 <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	681a      	ldr	r2, [r3, #0]
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005866:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	68db      	ldr	r3, [r3, #12]
 800586c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005870:	d147      	bne.n	8005902 <HAL_SPI_Transmit+0x194>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	685b      	ldr	r3, [r3, #4]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d004      	beq.n	8005884 <HAL_SPI_Transmit+0x116>
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800587e:	b29b      	uxth	r3, r3
 8005880:	2b01      	cmp	r3, #1
 8005882:	d138      	bne.n	80058f6 <HAL_SPI_Transmit+0x188>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	881a      	ldrh	r2, [r3, #0]
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 800588e:	68bb      	ldr	r3, [r7, #8]
 8005890:	3302      	adds	r3, #2
 8005892:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005898:	b29b      	uxth	r3, r3
 800589a:	3b01      	subs	r3, #1
 800589c:	b29a      	uxth	r2, r3
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80058a2:	e028      	b.n	80058f6 <HAL_SPI_Transmit+0x188>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	689b      	ldr	r3, [r3, #8]
 80058aa:	f003 0302 	and.w	r3, r3, #2
 80058ae:	2b02      	cmp	r3, #2
 80058b0:	d10f      	bne.n	80058d2 <HAL_SPI_Transmit+0x164>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	881a      	ldrh	r2, [r3, #0]
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	3302      	adds	r3, #2
 80058c0:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058c6:	b29b      	uxth	r3, r3
 80058c8:	3b01      	subs	r3, #1
 80058ca:	b29a      	uxth	r2, r3
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	86da      	strh	r2, [r3, #54]	; 0x36
 80058d0:	e011      	b.n	80058f6 <HAL_SPI_Transmit+0x188>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d00b      	beq.n	80058f0 <HAL_SPI_Transmit+0x182>
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058de:	d00a      	beq.n	80058f6 <HAL_SPI_Transmit+0x188>
 80058e0:	f7fe feaa 	bl	8004638 <HAL_GetTick>
 80058e4:	4602      	mov	r2, r0
 80058e6:	69bb      	ldr	r3, [r7, #24]
 80058e8:	1ad3      	subs	r3, r2, r3
 80058ea:	683a      	ldr	r2, [r7, #0]
 80058ec:	429a      	cmp	r2, r3
 80058ee:	d802      	bhi.n	80058f6 <HAL_SPI_Transmit+0x188>
        {
          errorcode = HAL_TIMEOUT;
 80058f0:	2303      	movs	r3, #3
 80058f2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80058f4:	e08e      	b.n	8005a14 <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058fa:	b29b      	uxth	r3, r3
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d1d1      	bne.n	80058a4 <HAL_SPI_Transmit+0x136>
 8005900:	e048      	b.n	8005994 <HAL_SPI_Transmit+0x226>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	685b      	ldr	r3, [r3, #4]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d004      	beq.n	8005914 <HAL_SPI_Transmit+0x1a6>
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800590e:	b29b      	uxth	r3, r3
 8005910:	2b01      	cmp	r3, #1
 8005912:	d13a      	bne.n	800598a <HAL_SPI_Transmit+0x21c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	330c      	adds	r3, #12
 800591a:	68ba      	ldr	r2, [r7, #8]
 800591c:	7812      	ldrb	r2, [r2, #0]
 800591e:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	3301      	adds	r3, #1
 8005924:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800592a:	b29b      	uxth	r3, r3
 800592c:	3b01      	subs	r3, #1
 800592e:	b29a      	uxth	r2, r3
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005934:	e029      	b.n	800598a <HAL_SPI_Transmit+0x21c>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	689b      	ldr	r3, [r3, #8]
 800593c:	f003 0302 	and.w	r3, r3, #2
 8005940:	2b02      	cmp	r3, #2
 8005942:	d110      	bne.n	8005966 <HAL_SPI_Transmit+0x1f8>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	330c      	adds	r3, #12
 800594a:	68ba      	ldr	r2, [r7, #8]
 800594c:	7812      	ldrb	r2, [r2, #0]
 800594e:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	3301      	adds	r3, #1
 8005954:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800595a:	b29b      	uxth	r3, r3
 800595c:	3b01      	subs	r3, #1
 800595e:	b29a      	uxth	r2, r3
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	86da      	strh	r2, [r3, #54]	; 0x36
 8005964:	e011      	b.n	800598a <HAL_SPI_Transmit+0x21c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d00b      	beq.n	8005984 <HAL_SPI_Transmit+0x216>
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005972:	d00a      	beq.n	800598a <HAL_SPI_Transmit+0x21c>
 8005974:	f7fe fe60 	bl	8004638 <HAL_GetTick>
 8005978:	4602      	mov	r2, r0
 800597a:	69bb      	ldr	r3, [r7, #24]
 800597c:	1ad3      	subs	r3, r2, r3
 800597e:	683a      	ldr	r2, [r7, #0]
 8005980:	429a      	cmp	r2, r3
 8005982:	d802      	bhi.n	800598a <HAL_SPI_Transmit+0x21c>
        {
          errorcode = HAL_TIMEOUT;
 8005984:	2303      	movs	r3, #3
 8005986:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005988:	e044      	b.n	8005a14 <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800598e:	b29b      	uxth	r3, r3
 8005990:	2b00      	cmp	r3, #0
 8005992:	d1d0      	bne.n	8005936 <HAL_SPI_Transmit+0x1c8>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8005994:	69bb      	ldr	r3, [r7, #24]
 8005996:	9300      	str	r3, [sp, #0]
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	2201      	movs	r2, #1
 800599c:	2102      	movs	r1, #2
 800599e:	68f8      	ldr	r0, [r7, #12]
 80059a0:	f000 f845 	bl	8005a2e <SPI_WaitFlagStateUntilTimeout>
 80059a4:	4603      	mov	r3, r0
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d002      	beq.n	80059b0 <HAL_SPI_Transmit+0x242>
  {
    errorcode = HAL_TIMEOUT;
 80059aa:	2303      	movs	r3, #3
 80059ac:	77fb      	strb	r3, [r7, #31]
    goto error;
 80059ae:	e031      	b.n	8005a14 <HAL_SPI_Transmit+0x2a6>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 80059b0:	69ba      	ldr	r2, [r7, #24]
 80059b2:	6839      	ldr	r1, [r7, #0]
 80059b4:	68f8      	ldr	r0, [r7, #12]
 80059b6:	f000 f8a3 	bl	8005b00 <SPI_CheckFlag_BSY>
 80059ba:	4603      	mov	r3, r0
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d005      	beq.n	80059cc <HAL_SPI_Transmit+0x25e>
  {
    errorcode = HAL_ERROR;
 80059c0:	2301      	movs	r3, #1
 80059c2:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	2220      	movs	r2, #32
 80059c8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80059ca:	e023      	b.n	8005a14 <HAL_SPI_Transmit+0x2a6>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	689b      	ldr	r3, [r3, #8]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d10a      	bne.n	80059ea <HAL_SPI_Transmit+0x27c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80059d4:	2300      	movs	r3, #0
 80059d6:	617b      	str	r3, [r7, #20]
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	68db      	ldr	r3, [r3, #12]
 80059de:	617b      	str	r3, [r7, #20]
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	689b      	ldr	r3, [r3, #8]
 80059e6:	617b      	str	r3, [r7, #20]
 80059e8:	697b      	ldr	r3, [r7, #20]
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80059f2:	d107      	bne.n	8005a04 <HAL_SPI_Transmit+0x296>
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	681a      	ldr	r2, [r3, #0]
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005a02:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d002      	beq.n	8005a12 <HAL_SPI_Transmit+0x2a4>
  {
    errorcode = HAL_ERROR;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	77fb      	strb	r3, [r7, #31]
 8005a10:	e000      	b.n	8005a14 <HAL_SPI_Transmit+0x2a6>
  }

error:
 8005a12:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	2201      	movs	r2, #1
 8005a18:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	2200      	movs	r2, #0
 8005a20:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005a24:	7ffb      	ldrb	r3, [r7, #31]
}
 8005a26:	4618      	mov	r0, r3
 8005a28:	3720      	adds	r7, #32
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bd80      	pop	{r7, pc}

08005a2e <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8005a2e:	b580      	push	{r7, lr}
 8005a30:	b084      	sub	sp, #16
 8005a32:	af00      	add	r7, sp, #0
 8005a34:	60f8      	str	r0, [r7, #12]
 8005a36:	60b9      	str	r1, [r7, #8]
 8005a38:	607a      	str	r2, [r7, #4]
 8005a3a:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8005a3c:	e04d      	b.n	8005ada <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a44:	d049      	beq.n	8005ada <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d007      	beq.n	8005a5c <SPI_WaitFlagStateUntilTimeout+0x2e>
 8005a4c:	f7fe fdf4 	bl	8004638 <HAL_GetTick>
 8005a50:	4602      	mov	r2, r0
 8005a52:	69bb      	ldr	r3, [r7, #24]
 8005a54:	1ad3      	subs	r3, r2, r3
 8005a56:	683a      	ldr	r2, [r7, #0]
 8005a58:	429a      	cmp	r2, r3
 8005a5a:	d83e      	bhi.n	8005ada <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	685a      	ldr	r2, [r3, #4]
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005a6a:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	685b      	ldr	r3, [r3, #4]
 8005a70:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005a74:	d111      	bne.n	8005a9a <SPI_WaitFlagStateUntilTimeout+0x6c>
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	689b      	ldr	r3, [r3, #8]
 8005a7a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a7e:	d004      	beq.n	8005a8a <SPI_WaitFlagStateUntilTimeout+0x5c>
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	689b      	ldr	r3, [r3, #8]
 8005a84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a88:	d107      	bne.n	8005a9a <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	681a      	ldr	r2, [r3, #0]
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a98:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a9e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005aa2:	d110      	bne.n	8005ac6 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	6819      	ldr	r1, [r3, #0]
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681a      	ldr	r2, [r3, #0]
 8005aae:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8005ab2:	400b      	ands	r3, r1
 8005ab4:	6013      	str	r3, [r2, #0]
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	681a      	ldr	r2, [r3, #0]
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005ac4:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	2201      	movs	r2, #1
 8005aca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005ad6:	2303      	movs	r3, #3
 8005ad8:	e00e      	b.n	8005af8 <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	689a      	ldr	r2, [r3, #8]
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	4013      	ands	r3, r2
 8005ae4:	68ba      	ldr	r2, [r7, #8]
 8005ae6:	429a      	cmp	r2, r3
 8005ae8:	d101      	bne.n	8005aee <SPI_WaitFlagStateUntilTimeout+0xc0>
 8005aea:	2201      	movs	r2, #1
 8005aec:	e000      	b.n	8005af0 <SPI_WaitFlagStateUntilTimeout+0xc2>
 8005aee:	2200      	movs	r2, #0
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	429a      	cmp	r2, r3
 8005af4:	d1a3      	bne.n	8005a3e <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8005af6:	2300      	movs	r3, #0
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	3710      	adds	r7, #16
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bd80      	pop	{r7, pc}

08005b00 <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b086      	sub	sp, #24
 8005b04:	af02      	add	r7, sp, #8
 8005b06:	60f8      	str	r0, [r7, #12]
 8005b08:	60b9      	str	r1, [r7, #8]
 8005b0a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	9300      	str	r3, [sp, #0]
 8005b10:	68bb      	ldr	r3, [r7, #8]
 8005b12:	2200      	movs	r2, #0
 8005b14:	2180      	movs	r1, #128	; 0x80
 8005b16:	68f8      	ldr	r0, [r7, #12]
 8005b18:	f7ff ff89 	bl	8005a2e <SPI_WaitFlagStateUntilTimeout>
 8005b1c:	4603      	mov	r3, r0
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d007      	beq.n	8005b32 <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b26:	f043 0220 	orr.w	r2, r3, #32
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8005b2e:	2303      	movs	r3, #3
 8005b30:	e000      	b.n	8005b34 <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 8005b32:	2300      	movs	r3, #0
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	3710      	adds	r7, #16
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bd80      	pop	{r7, pc}

08005b3c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b082      	sub	sp, #8
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d101      	bne.n	8005b4e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	e057      	b.n	8005bfe <HAL_SPI_Init+0xc2>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b54:	b2db      	uxtb	r3, r3
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d102      	bne.n	8005b60 <HAL_SPI_Init+0x24>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005b5a:	6878      	ldr	r0, [r7, #4]
 8005b5c:	f7ff fdfe 	bl	800575c <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2202      	movs	r2, #2
 8005b64:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	681a      	ldr	r2, [r3, #0]
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b76:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	685a      	ldr	r2, [r3, #4]
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	689b      	ldr	r3, [r3, #8]
 8005b80:	431a      	orrs	r2, r3
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	68db      	ldr	r3, [r3, #12]
 8005b86:	431a      	orrs	r2, r3
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	691b      	ldr	r3, [r3, #16]
 8005b8c:	431a      	orrs	r2, r3
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	695b      	ldr	r3, [r3, #20]
 8005b92:	431a      	orrs	r2, r3
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	699b      	ldr	r3, [r3, #24]
 8005b98:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005b9c:	431a      	orrs	r2, r3
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	69db      	ldr	r3, [r3, #28]
 8005ba2:	431a      	orrs	r2, r3
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6a1b      	ldr	r3, [r3, #32]
 8005ba8:	ea42 0103 	orr.w	r1, r2, r3
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	430a      	orrs	r2, r1
 8005bb6:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	699b      	ldr	r3, [r3, #24]
 8005bbc:	0c1b      	lsrs	r3, r3, #16
 8005bbe:	f003 0104 	and.w	r1, r3, #4
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	430a      	orrs	r2, r1
 8005bcc:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	687a      	ldr	r2, [r7, #4]
 8005bd4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005bd6:	611a      	str	r2, [r3, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	69da      	ldr	r2, [r3, #28]
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005be6:	61da      	str	r2, [r3, #28]
     Revision ID information is only available in Debug mode, so Workaround could not be implemented
     to distinguish Rev Z devices (issue present) from more recent version (issue fixed).
     So, in case of Revison Z F101 or F103 devices, below variable should be assigned to 1 */
  uCRCErrorWorkaroundCheck = 0U;
#else
  uCRCErrorWorkaroundCheck = 0U;
 8005be8:	4b07      	ldr	r3, [pc, #28]	; (8005c08 <HAL_SPI_Init+0xcc>)
 8005bea:	2200      	movs	r2, #0
 8005bec:	701a      	strb	r2, [r3, #0]
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  return HAL_OK;
 8005bfc:	2300      	movs	r3, #0
}
 8005bfe:	4618      	mov	r0, r3
 8005c00:	3708      	adds	r7, #8
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bd80      	pop	{r7, pc}
 8005c06:	bf00      	nop
 8005c08:	20000ff8 	.word	0x20000ff8

08005c0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b082      	sub	sp, #8
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d101      	bne.n	8005c1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	e01d      	b.n	8005c5a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c24:	b2db      	uxtb	r3, r3
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d106      	bne.n	8005c38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c32:	6878      	ldr	r0, [r7, #4]
 8005c34:	f000 f815 	bl	8005c62 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2202      	movs	r2, #2
 8005c3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681a      	ldr	r2, [r3, #0]
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	3304      	adds	r3, #4
 8005c48:	4619      	mov	r1, r3
 8005c4a:	4610      	mov	r0, r2
 8005c4c:	f000 f836 	bl	8005cbc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2201      	movs	r2, #1
 8005c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c58:	2300      	movs	r3, #0
}
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	3708      	adds	r7, #8
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bd80      	pop	{r7, pc}

08005c62 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005c62:	b480      	push	{r7}
 8005c64:	b083      	sub	sp, #12
 8005c66:	af00      	add	r7, sp, #0
 8005c68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005c6a:	bf00      	nop
 8005c6c:	370c      	adds	r7, #12
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	bc80      	pop	{r7}
 8005c72:	4770      	bx	lr

08005c74 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005c74:	b480      	push	{r7}
 8005c76:	b085      	sub	sp, #20
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	68da      	ldr	r2, [r3, #12]
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f042 0201 	orr.w	r2, r2, #1
 8005c8a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	689b      	ldr	r3, [r3, #8]
 8005c92:	f003 0307 	and.w	r3, r3, #7
 8005c96:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	2b06      	cmp	r3, #6
 8005c9c:	d007      	beq.n	8005cae <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	681a      	ldr	r2, [r3, #0]
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f042 0201 	orr.w	r2, r2, #1
 8005cac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005cae:	2300      	movs	r3, #0
}
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	3714      	adds	r7, #20
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	bc80      	pop	{r7}
 8005cb8:	4770      	bx	lr
	...

08005cbc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b085      	sub	sp, #20
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
 8005cc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	4a29      	ldr	r2, [pc, #164]	; (8005d74 <TIM_Base_SetConfig+0xb8>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d00b      	beq.n	8005cec <TIM_Base_SetConfig+0x30>
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cda:	d007      	beq.n	8005cec <TIM_Base_SetConfig+0x30>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	4a26      	ldr	r2, [pc, #152]	; (8005d78 <TIM_Base_SetConfig+0xbc>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d003      	beq.n	8005cec <TIM_Base_SetConfig+0x30>
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	4a25      	ldr	r2, [pc, #148]	; (8005d7c <TIM_Base_SetConfig+0xc0>)
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d108      	bne.n	8005cfe <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cf2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	68fa      	ldr	r2, [r7, #12]
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	4a1c      	ldr	r2, [pc, #112]	; (8005d74 <TIM_Base_SetConfig+0xb8>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d00b      	beq.n	8005d1e <TIM_Base_SetConfig+0x62>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d0c:	d007      	beq.n	8005d1e <TIM_Base_SetConfig+0x62>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	4a19      	ldr	r2, [pc, #100]	; (8005d78 <TIM_Base_SetConfig+0xbc>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d003      	beq.n	8005d1e <TIM_Base_SetConfig+0x62>
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	4a18      	ldr	r2, [pc, #96]	; (8005d7c <TIM_Base_SetConfig+0xc0>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	d108      	bne.n	8005d30 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	68db      	ldr	r3, [r3, #12]
 8005d2a:	68fa      	ldr	r2, [r7, #12]
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	695b      	ldr	r3, [r3, #20]
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	68fa      	ldr	r2, [r7, #12]
 8005d42:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	689a      	ldr	r2, [r3, #8]
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	681a      	ldr	r2, [r3, #0]
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	4a07      	ldr	r2, [pc, #28]	; (8005d74 <TIM_Base_SetConfig+0xb8>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d103      	bne.n	8005d64 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	691a      	ldr	r2, [r3, #16]
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2201      	movs	r2, #1
 8005d68:	615a      	str	r2, [r3, #20]
}
 8005d6a:	bf00      	nop
 8005d6c:	3714      	adds	r7, #20
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	bc80      	pop	{r7}
 8005d72:	4770      	bx	lr
 8005d74:	40012c00 	.word	0x40012c00
 8005d78:	40000400 	.word	0x40000400
 8005d7c:	40000800 	.word	0x40000800

08005d80 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b082      	sub	sp, #8
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d101      	bne.n	8005d92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005d8e:	2301      	movs	r3, #1
 8005d90:	e03f      	b.n	8005e12 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005d98:	b2db      	uxtb	r3, r3
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d106      	bne.n	8005dac <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2200      	movs	r2, #0
 8005da2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8005da6:	6878      	ldr	r0, [r7, #4]
 8005da8:	f7fd f9fc 	bl	80031a4 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2224      	movs	r2, #36	; 0x24
 8005db0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	68da      	ldr	r2, [r3, #12]
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005dc2:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005dc4:	6878      	ldr	r0, [r7, #4]
 8005dc6:	f000 fae3 	bl	8006390 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	691a      	ldr	r2, [r3, #16]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005dd8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	695a      	ldr	r2, [r3, #20]
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005de8:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	68da      	ldr	r2, [r3, #12]
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005df8:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2220      	movs	r2, #32
 8005e04:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2220      	movs	r2, #32
 8005e0c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8005e10:	2300      	movs	r3, #0
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	3708      	adds	r7, #8
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bd80      	pop	{r7, pc}

08005e1a <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005e1a:	b480      	push	{r7}
 8005e1c:	b085      	sub	sp, #20
 8005e1e:	af00      	add	r7, sp, #0
 8005e20:	60f8      	str	r0, [r7, #12]
 8005e22:	60b9      	str	r1, [r7, #8]
 8005e24:	4613      	mov	r3, r2
 8005e26:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005e2e:	b2db      	uxtb	r3, r3
 8005e30:	2b20      	cmp	r3, #32
 8005e32:	d130      	bne.n	8005e96 <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d002      	beq.n	8005e40 <HAL_UART_Transmit_IT+0x26>
 8005e3a:	88fb      	ldrh	r3, [r7, #6]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d101      	bne.n	8005e44 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8005e40:	2301      	movs	r3, #1
 8005e42:	e029      	b.n	8005e98 <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005e4a:	2b01      	cmp	r3, #1
 8005e4c:	d101      	bne.n	8005e52 <HAL_UART_Transmit_IT+0x38>
 8005e4e:	2302      	movs	r3, #2
 8005e50:	e022      	b.n	8005e98 <HAL_UART_Transmit_IT+0x7e>
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	2201      	movs	r2, #1
 8005e56:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	68ba      	ldr	r2, [r7, #8]
 8005e5e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	88fa      	ldrh	r2, [r7, #6]
 8005e64:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	88fa      	ldrh	r2, [r7, #6]
 8005e6a:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	2200      	movs	r2, #0
 8005e70:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	2221      	movs	r2, #33	; 0x21
 8005e76:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	68da      	ldr	r2, [r3, #12]
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005e90:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005e92:	2300      	movs	r3, #0
 8005e94:	e000      	b.n	8005e98 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8005e96:	2302      	movs	r3, #2
  }
}
 8005e98:	4618      	mov	r0, r3
 8005e9a:	3714      	adds	r7, #20
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	bc80      	pop	{r7}
 8005ea0:	4770      	bx	lr

08005ea2 <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005ea2:	b480      	push	{r7}
 8005ea4:	b085      	sub	sp, #20
 8005ea6:	af00      	add	r7, sp, #0
 8005ea8:	60f8      	str	r0, [r7, #12]
 8005eaa:	60b9      	str	r1, [r7, #8]
 8005eac:	4613      	mov	r3, r2
 8005eae:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005eb6:	b2db      	uxtb	r3, r3
 8005eb8:	2b20      	cmp	r3, #32
 8005eba:	d140      	bne.n	8005f3e <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8005ebc:	68bb      	ldr	r3, [r7, #8]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d002      	beq.n	8005ec8 <HAL_UART_Receive_IT+0x26>
 8005ec2:	88fb      	ldrh	r3, [r7, #6]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d101      	bne.n	8005ecc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005ec8:	2301      	movs	r3, #1
 8005eca:	e039      	b.n	8005f40 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005ed2:	2b01      	cmp	r3, #1
 8005ed4:	d101      	bne.n	8005eda <HAL_UART_Receive_IT+0x38>
 8005ed6:	2302      	movs	r3, #2
 8005ed8:	e032      	b.n	8005f40 <HAL_UART_Receive_IT+0x9e>
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	2201      	movs	r2, #1
 8005ede:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	68ba      	ldr	r2, [r7, #8]
 8005ee6:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	88fa      	ldrh	r2, [r7, #6]
 8005eec:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	88fa      	ldrh	r2, [r7, #6]
 8005ef2:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	2222      	movs	r2, #34	; 0x22
 8005efe:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	2200      	movs	r2, #0
 8005f06:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	68da      	ldr	r2, [r3, #12]
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005f18:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	695a      	ldr	r2, [r3, #20]
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f042 0201 	orr.w	r2, r2, #1
 8005f28:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	68da      	ldr	r2, [r3, #12]
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f042 0220 	orr.w	r2, r2, #32
 8005f38:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	e000      	b.n	8005f40 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8005f3e:	2302      	movs	r3, #2
  }
}
 8005f40:	4618      	mov	r0, r3
 8005f42:	3714      	adds	r7, #20
 8005f44:	46bd      	mov	sp, r7
 8005f46:	bc80      	pop	{r7}
 8005f48:	4770      	bx	lr
	...

08005f4c <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b088      	sub	sp, #32
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	68db      	ldr	r3, [r3, #12]
 8005f62:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	695b      	ldr	r3, [r3, #20]
 8005f6a:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8005f70:	2300      	movs	r3, #0
 8005f72:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005f74:	69fb      	ldr	r3, [r7, #28]
 8005f76:	f003 030f 	and.w	r3, r3, #15
 8005f7a:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8005f7c:	693b      	ldr	r3, [r7, #16]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d10d      	bne.n	8005f9e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005f82:	69fb      	ldr	r3, [r7, #28]
 8005f84:	f003 0320 	and.w	r3, r3, #32
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d008      	beq.n	8005f9e <HAL_UART_IRQHandler+0x52>
 8005f8c:	69bb      	ldr	r3, [r7, #24]
 8005f8e:	f003 0320 	and.w	r3, r3, #32
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d003      	beq.n	8005f9e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005f96:	6878      	ldr	r0, [r7, #4]
 8005f98:	f000 f979 	bl	800628e <UART_Receive_IT>
      return;
 8005f9c:	e0cb      	b.n	8006136 <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005f9e:	693b      	ldr	r3, [r7, #16]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	f000 80ab 	beq.w	80060fc <HAL_UART_IRQHandler+0x1b0>
 8005fa6:	697b      	ldr	r3, [r7, #20]
 8005fa8:	f003 0301 	and.w	r3, r3, #1
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d105      	bne.n	8005fbc <HAL_UART_IRQHandler+0x70>
 8005fb0:	69bb      	ldr	r3, [r7, #24]
 8005fb2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	f000 80a0 	beq.w	80060fc <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005fbc:	69fb      	ldr	r3, [r7, #28]
 8005fbe:	f003 0301 	and.w	r3, r3, #1
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d00a      	beq.n	8005fdc <HAL_UART_IRQHandler+0x90>
 8005fc6:	69bb      	ldr	r3, [r7, #24]
 8005fc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d005      	beq.n	8005fdc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fd4:	f043 0201 	orr.w	r2, r3, #1
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005fdc:	69fb      	ldr	r3, [r7, #28]
 8005fde:	f003 0304 	and.w	r3, r3, #4
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d00a      	beq.n	8005ffc <HAL_UART_IRQHandler+0xb0>
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	f003 0301 	and.w	r3, r3, #1
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d005      	beq.n	8005ffc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ff4:	f043 0202 	orr.w	r2, r3, #2
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005ffc:	69fb      	ldr	r3, [r7, #28]
 8005ffe:	f003 0302 	and.w	r3, r3, #2
 8006002:	2b00      	cmp	r3, #0
 8006004:	d00a      	beq.n	800601c <HAL_UART_IRQHandler+0xd0>
 8006006:	697b      	ldr	r3, [r7, #20]
 8006008:	f003 0301 	and.w	r3, r3, #1
 800600c:	2b00      	cmp	r3, #0
 800600e:	d005      	beq.n	800601c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006014:	f043 0204 	orr.w	r2, r3, #4
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800601c:	69fb      	ldr	r3, [r7, #28]
 800601e:	f003 0308 	and.w	r3, r3, #8
 8006022:	2b00      	cmp	r3, #0
 8006024:	d00a      	beq.n	800603c <HAL_UART_IRQHandler+0xf0>
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	f003 0301 	and.w	r3, r3, #1
 800602c:	2b00      	cmp	r3, #0
 800602e:	d005      	beq.n	800603c <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006034:	f043 0208 	orr.w	r2, r3, #8
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006040:	2b00      	cmp	r3, #0
 8006042:	d077      	beq.n	8006134 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006044:	69fb      	ldr	r3, [r7, #28]
 8006046:	f003 0320 	and.w	r3, r3, #32
 800604a:	2b00      	cmp	r3, #0
 800604c:	d007      	beq.n	800605e <HAL_UART_IRQHandler+0x112>
 800604e:	69bb      	ldr	r3, [r7, #24]
 8006050:	f003 0320 	and.w	r3, r3, #32
 8006054:	2b00      	cmp	r3, #0
 8006056:	d002      	beq.n	800605e <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8006058:	6878      	ldr	r0, [r7, #4]
 800605a:	f000 f918 	bl	800628e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	695b      	ldr	r3, [r3, #20]
 8006064:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006068:	2b00      	cmp	r3, #0
 800606a:	bf14      	ite	ne
 800606c:	2301      	movne	r3, #1
 800606e:	2300      	moveq	r3, #0
 8006070:	b2db      	uxtb	r3, r3
 8006072:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006078:	f003 0308 	and.w	r3, r3, #8
 800607c:	2b00      	cmp	r3, #0
 800607e:	d102      	bne.n	8006086 <HAL_UART_IRQHandler+0x13a>
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d031      	beq.n	80060ea <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006086:	6878      	ldr	r0, [r7, #4]
 8006088:	f000 f863 	bl	8006152 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	695b      	ldr	r3, [r3, #20]
 8006092:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006096:	2b00      	cmp	r3, #0
 8006098:	d023      	beq.n	80060e2 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	695a      	ldr	r2, [r3, #20]
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80060a8:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d013      	beq.n	80060da <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060b6:	4a21      	ldr	r2, [pc, #132]	; (800613c <HAL_UART_IRQHandler+0x1f0>)
 80060b8:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060be:	4618      	mov	r0, r3
 80060c0:	f7fe fc02 	bl	80048c8 <HAL_DMA_Abort_IT>
 80060c4:	4603      	mov	r3, r0
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d016      	beq.n	80060f8 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060d0:	687a      	ldr	r2, [r7, #4]
 80060d2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80060d4:	4610      	mov	r0, r2
 80060d6:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060d8:	e00e      	b.n	80060f8 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 80060da:	6878      	ldr	r0, [r7, #4]
 80060dc:	f7fd f93a 	bl	8003354 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060e0:	e00a      	b.n	80060f8 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 80060e2:	6878      	ldr	r0, [r7, #4]
 80060e4:	f7fd f936 	bl	8003354 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060e8:	e006      	b.n	80060f8 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	f7fd f932 	bl	8003354 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2200      	movs	r2, #0
 80060f4:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80060f6:	e01d      	b.n	8006134 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060f8:	bf00      	nop
    return;
 80060fa:	e01b      	b.n	8006134 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80060fc:	69fb      	ldr	r3, [r7, #28]
 80060fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006102:	2b00      	cmp	r3, #0
 8006104:	d008      	beq.n	8006118 <HAL_UART_IRQHandler+0x1cc>
 8006106:	69bb      	ldr	r3, [r7, #24]
 8006108:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800610c:	2b00      	cmp	r3, #0
 800610e:	d003      	beq.n	8006118 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8006110:	6878      	ldr	r0, [r7, #4]
 8006112:	f000 f84f 	bl	80061b4 <UART_Transmit_IT>
    return;
 8006116:	e00e      	b.n	8006136 <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006118:	69fb      	ldr	r3, [r7, #28]
 800611a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800611e:	2b00      	cmp	r3, #0
 8006120:	d009      	beq.n	8006136 <HAL_UART_IRQHandler+0x1ea>
 8006122:	69bb      	ldr	r3, [r7, #24]
 8006124:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006128:	2b00      	cmp	r3, #0
 800612a:	d004      	beq.n	8006136 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 800612c:	6878      	ldr	r0, [r7, #4]
 800612e:	f000 f896 	bl	800625e <UART_EndTransmit_IT>
    return;
 8006132:	e000      	b.n	8006136 <HAL_UART_IRQHandler+0x1ea>
    return;
 8006134:	bf00      	nop
  }
}
 8006136:	3720      	adds	r7, #32
 8006138:	46bd      	mov	sp, r7
 800613a:	bd80      	pop	{r7, pc}
 800613c:	0800618d 	.word	0x0800618d

08006140 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006140:	b480      	push	{r7}
 8006142:	b083      	sub	sp, #12
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8006148:	bf00      	nop
 800614a:	370c      	adds	r7, #12
 800614c:	46bd      	mov	sp, r7
 800614e:	bc80      	pop	{r7}
 8006150:	4770      	bx	lr

08006152 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006152:	b480      	push	{r7}
 8006154:	b083      	sub	sp, #12
 8006156:	af00      	add	r7, sp, #0
 8006158:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	68da      	ldr	r2, [r3, #12]
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006168:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	695a      	ldr	r2, [r3, #20]
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f022 0201 	bic.w	r2, r2, #1
 8006178:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2220      	movs	r2, #32
 800617e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8006182:	bf00      	nop
 8006184:	370c      	adds	r7, #12
 8006186:	46bd      	mov	sp, r7
 8006188:	bc80      	pop	{r7}
 800618a:	4770      	bx	lr

0800618c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b084      	sub	sp, #16
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006198:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	2200      	movs	r2, #0
 800619e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	2200      	movs	r2, #0
 80061a4:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 80061a6:	68f8      	ldr	r0, [r7, #12]
 80061a8:	f7fd f8d4 	bl	8003354 <HAL_UART_ErrorCallback>
}
 80061ac:	bf00      	nop
 80061ae:	3710      	adds	r7, #16
 80061b0:	46bd      	mov	sp, r7
 80061b2:	bd80      	pop	{r7, pc}

080061b4 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b085      	sub	sp, #20
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80061c2:	b2db      	uxtb	r3, r3
 80061c4:	2b21      	cmp	r3, #33	; 0x21
 80061c6:	d144      	bne.n	8006252 <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	689b      	ldr	r3, [r3, #8]
 80061cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061d0:	d11a      	bne.n	8006208 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6a1b      	ldr	r3, [r3, #32]
 80061d6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	881b      	ldrh	r3, [r3, #0]
 80061dc:	461a      	mov	r2, r3
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80061e6:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	691b      	ldr	r3, [r3, #16]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d105      	bne.n	80061fc <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6a1b      	ldr	r3, [r3, #32]
 80061f4:	1c9a      	adds	r2, r3, #2
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	621a      	str	r2, [r3, #32]
 80061fa:	e00e      	b.n	800621a <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6a1b      	ldr	r3, [r3, #32]
 8006200:	1c5a      	adds	r2, r3, #1
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	621a      	str	r2, [r3, #32]
 8006206:	e008      	b.n	800621a <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6a1b      	ldr	r3, [r3, #32]
 800620c:	1c59      	adds	r1, r3, #1
 800620e:	687a      	ldr	r2, [r7, #4]
 8006210:	6211      	str	r1, [r2, #32]
 8006212:	781a      	ldrb	r2, [r3, #0]
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800621e:	b29b      	uxth	r3, r3
 8006220:	3b01      	subs	r3, #1
 8006222:	b29b      	uxth	r3, r3
 8006224:	687a      	ldr	r2, [r7, #4]
 8006226:	4619      	mov	r1, r3
 8006228:	84d1      	strh	r1, [r2, #38]	; 0x26
 800622a:	2b00      	cmp	r3, #0
 800622c:	d10f      	bne.n	800624e <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	68da      	ldr	r2, [r3, #12]
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800623c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	68da      	ldr	r2, [r3, #12]
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800624c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800624e:	2300      	movs	r3, #0
 8006250:	e000      	b.n	8006254 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8006252:	2302      	movs	r3, #2
  }
}
 8006254:	4618      	mov	r0, r3
 8006256:	3714      	adds	r7, #20
 8006258:	46bd      	mov	sp, r7
 800625a:	bc80      	pop	{r7}
 800625c:	4770      	bx	lr

0800625e <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800625e:	b580      	push	{r7, lr}
 8006260:	b082      	sub	sp, #8
 8006262:	af00      	add	r7, sp, #0
 8006264:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	68da      	ldr	r2, [r3, #12]
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006274:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2220      	movs	r2, #32
 800627a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 800627e:	6878      	ldr	r0, [r7, #4]
 8006280:	f7ff ff5e 	bl	8006140 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8006284:	2300      	movs	r3, #0
}
 8006286:	4618      	mov	r0, r3
 8006288:	3708      	adds	r7, #8
 800628a:	46bd      	mov	sp, r7
 800628c:	bd80      	pop	{r7, pc}

0800628e <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800628e:	b580      	push	{r7, lr}
 8006290:	b084      	sub	sp, #16
 8006292:	af00      	add	r7, sp, #0
 8006294:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800629c:	b2db      	uxtb	r3, r3
 800629e:	2b22      	cmp	r3, #34	; 0x22
 80062a0:	d171      	bne.n	8006386 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	689b      	ldr	r3, [r3, #8]
 80062a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80062aa:	d123      	bne.n	80062f4 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062b0:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	691b      	ldr	r3, [r3, #16]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d10e      	bne.n	80062d8 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	685b      	ldr	r3, [r3, #4]
 80062c0:	b29b      	uxth	r3, r3
 80062c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062c6:	b29a      	uxth	r2, r3
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062d0:	1c9a      	adds	r2, r3, #2
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	629a      	str	r2, [r3, #40]	; 0x28
 80062d6:	e029      	b.n	800632c <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	685b      	ldr	r3, [r3, #4]
 80062de:	b29b      	uxth	r3, r3
 80062e0:	b2db      	uxtb	r3, r3
 80062e2:	b29a      	uxth	r2, r3
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062ec:	1c5a      	adds	r2, r3, #1
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	629a      	str	r2, [r3, #40]	; 0x28
 80062f2:	e01b      	b.n	800632c <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	691b      	ldr	r3, [r3, #16]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d10a      	bne.n	8006312 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	6858      	ldr	r0, [r3, #4]
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006306:	1c59      	adds	r1, r3, #1
 8006308:	687a      	ldr	r2, [r7, #4]
 800630a:	6291      	str	r1, [r2, #40]	; 0x28
 800630c:	b2c2      	uxtb	r2, r0
 800630e:	701a      	strb	r2, [r3, #0]
 8006310:	e00c      	b.n	800632c <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	685b      	ldr	r3, [r3, #4]
 8006318:	b2da      	uxtb	r2, r3
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800631e:	1c58      	adds	r0, r3, #1
 8006320:	6879      	ldr	r1, [r7, #4]
 8006322:	6288      	str	r0, [r1, #40]	; 0x28
 8006324:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006328:	b2d2      	uxtb	r2, r2
 800632a:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006330:	b29b      	uxth	r3, r3
 8006332:	3b01      	subs	r3, #1
 8006334:	b29b      	uxth	r3, r3
 8006336:	687a      	ldr	r2, [r7, #4]
 8006338:	4619      	mov	r1, r3
 800633a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800633c:	2b00      	cmp	r3, #0
 800633e:	d120      	bne.n	8006382 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	68da      	ldr	r2, [r3, #12]
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f022 0220 	bic.w	r2, r2, #32
 800634e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	68da      	ldr	r2, [r3, #12]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800635e:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	695a      	ldr	r2, [r3, #20]
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f022 0201 	bic.w	r2, r2, #1
 800636e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2220      	movs	r2, #32
 8006374:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8006378:	6878      	ldr	r0, [r7, #4]
 800637a:	f7fc fec1 	bl	8003100 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 800637e:	2300      	movs	r3, #0
 8006380:	e002      	b.n	8006388 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8006382:	2300      	movs	r3, #0
 8006384:	e000      	b.n	8006388 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8006386:	2302      	movs	r3, #2
  }
}
 8006388:	4618      	mov	r0, r3
 800638a:	3710      	adds	r7, #16
 800638c:	46bd      	mov	sp, r7
 800638e:	bd80      	pop	{r7, pc}

08006390 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006390:	b5b0      	push	{r4, r5, r7, lr}
 8006392:	b084      	sub	sp, #16
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8006398:	2300      	movs	r3, #0
 800639a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	691b      	ldr	r3, [r3, #16]
 80063a2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	68da      	ldr	r2, [r3, #12]
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	430a      	orrs	r2, r1
 80063b0:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	689a      	ldr	r2, [r3, #8]
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	691b      	ldr	r3, [r3, #16]
 80063ba:	431a      	orrs	r2, r3
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	695b      	ldr	r3, [r3, #20]
 80063c0:	4313      	orrs	r3, r2
 80063c2:	68fa      	ldr	r2, [r7, #12]
 80063c4:	4313      	orrs	r3, r2
 80063c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	68db      	ldr	r3, [r3, #12]
 80063ce:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80063d2:	f023 030c 	bic.w	r3, r3, #12
 80063d6:	687a      	ldr	r2, [r7, #4]
 80063d8:	6812      	ldr	r2, [r2, #0]
 80063da:	68f9      	ldr	r1, [r7, #12]
 80063dc:	430b      	orrs	r3, r1
 80063de:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	695b      	ldr	r3, [r3, #20]
 80063e6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	699a      	ldr	r2, [r3, #24]
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	430a      	orrs	r2, r1
 80063f4:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	4a6f      	ldr	r2, [pc, #444]	; (80065b8 <UART_SetConfig+0x228>)
 80063fc:	4293      	cmp	r3, r2
 80063fe:	d16b      	bne.n	80064d8 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8006400:	f7ff f97a 	bl	80056f8 <HAL_RCC_GetPCLK2Freq>
 8006404:	4602      	mov	r2, r0
 8006406:	4613      	mov	r3, r2
 8006408:	009b      	lsls	r3, r3, #2
 800640a:	4413      	add	r3, r2
 800640c:	009a      	lsls	r2, r3, #2
 800640e:	441a      	add	r2, r3
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	685b      	ldr	r3, [r3, #4]
 8006414:	009b      	lsls	r3, r3, #2
 8006416:	fbb2 f3f3 	udiv	r3, r2, r3
 800641a:	4a68      	ldr	r2, [pc, #416]	; (80065bc <UART_SetConfig+0x22c>)
 800641c:	fba2 2303 	umull	r2, r3, r2, r3
 8006420:	095b      	lsrs	r3, r3, #5
 8006422:	011c      	lsls	r4, r3, #4
 8006424:	f7ff f968 	bl	80056f8 <HAL_RCC_GetPCLK2Freq>
 8006428:	4602      	mov	r2, r0
 800642a:	4613      	mov	r3, r2
 800642c:	009b      	lsls	r3, r3, #2
 800642e:	4413      	add	r3, r2
 8006430:	009a      	lsls	r2, r3, #2
 8006432:	441a      	add	r2, r3
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	685b      	ldr	r3, [r3, #4]
 8006438:	009b      	lsls	r3, r3, #2
 800643a:	fbb2 f5f3 	udiv	r5, r2, r3
 800643e:	f7ff f95b 	bl	80056f8 <HAL_RCC_GetPCLK2Freq>
 8006442:	4602      	mov	r2, r0
 8006444:	4613      	mov	r3, r2
 8006446:	009b      	lsls	r3, r3, #2
 8006448:	4413      	add	r3, r2
 800644a:	009a      	lsls	r2, r3, #2
 800644c:	441a      	add	r2, r3
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	009b      	lsls	r3, r3, #2
 8006454:	fbb2 f3f3 	udiv	r3, r2, r3
 8006458:	4a58      	ldr	r2, [pc, #352]	; (80065bc <UART_SetConfig+0x22c>)
 800645a:	fba2 2303 	umull	r2, r3, r2, r3
 800645e:	095b      	lsrs	r3, r3, #5
 8006460:	2264      	movs	r2, #100	; 0x64
 8006462:	fb02 f303 	mul.w	r3, r2, r3
 8006466:	1aeb      	subs	r3, r5, r3
 8006468:	011b      	lsls	r3, r3, #4
 800646a:	3332      	adds	r3, #50	; 0x32
 800646c:	4a53      	ldr	r2, [pc, #332]	; (80065bc <UART_SetConfig+0x22c>)
 800646e:	fba2 2303 	umull	r2, r3, r2, r3
 8006472:	095b      	lsrs	r3, r3, #5
 8006474:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006478:	441c      	add	r4, r3
 800647a:	f7ff f93d 	bl	80056f8 <HAL_RCC_GetPCLK2Freq>
 800647e:	4602      	mov	r2, r0
 8006480:	4613      	mov	r3, r2
 8006482:	009b      	lsls	r3, r3, #2
 8006484:	4413      	add	r3, r2
 8006486:	009a      	lsls	r2, r3, #2
 8006488:	441a      	add	r2, r3
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	685b      	ldr	r3, [r3, #4]
 800648e:	009b      	lsls	r3, r3, #2
 8006490:	fbb2 f5f3 	udiv	r5, r2, r3
 8006494:	f7ff f930 	bl	80056f8 <HAL_RCC_GetPCLK2Freq>
 8006498:	4602      	mov	r2, r0
 800649a:	4613      	mov	r3, r2
 800649c:	009b      	lsls	r3, r3, #2
 800649e:	4413      	add	r3, r2
 80064a0:	009a      	lsls	r2, r3, #2
 80064a2:	441a      	add	r2, r3
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	685b      	ldr	r3, [r3, #4]
 80064a8:	009b      	lsls	r3, r3, #2
 80064aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80064ae:	4a43      	ldr	r2, [pc, #268]	; (80065bc <UART_SetConfig+0x22c>)
 80064b0:	fba2 2303 	umull	r2, r3, r2, r3
 80064b4:	095b      	lsrs	r3, r3, #5
 80064b6:	2264      	movs	r2, #100	; 0x64
 80064b8:	fb02 f303 	mul.w	r3, r2, r3
 80064bc:	1aeb      	subs	r3, r5, r3
 80064be:	011b      	lsls	r3, r3, #4
 80064c0:	3332      	adds	r3, #50	; 0x32
 80064c2:	4a3e      	ldr	r2, [pc, #248]	; (80065bc <UART_SetConfig+0x22c>)
 80064c4:	fba2 2303 	umull	r2, r3, r2, r3
 80064c8:	095b      	lsrs	r3, r3, #5
 80064ca:	f003 020f 	and.w	r2, r3, #15
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	4422      	add	r2, r4
 80064d4:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80064d6:	e06a      	b.n	80065ae <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80064d8:	f7ff f8fa 	bl	80056d0 <HAL_RCC_GetPCLK1Freq>
 80064dc:	4602      	mov	r2, r0
 80064de:	4613      	mov	r3, r2
 80064e0:	009b      	lsls	r3, r3, #2
 80064e2:	4413      	add	r3, r2
 80064e4:	009a      	lsls	r2, r3, #2
 80064e6:	441a      	add	r2, r3
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	685b      	ldr	r3, [r3, #4]
 80064ec:	009b      	lsls	r3, r3, #2
 80064ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80064f2:	4a32      	ldr	r2, [pc, #200]	; (80065bc <UART_SetConfig+0x22c>)
 80064f4:	fba2 2303 	umull	r2, r3, r2, r3
 80064f8:	095b      	lsrs	r3, r3, #5
 80064fa:	011c      	lsls	r4, r3, #4
 80064fc:	f7ff f8e8 	bl	80056d0 <HAL_RCC_GetPCLK1Freq>
 8006500:	4602      	mov	r2, r0
 8006502:	4613      	mov	r3, r2
 8006504:	009b      	lsls	r3, r3, #2
 8006506:	4413      	add	r3, r2
 8006508:	009a      	lsls	r2, r3, #2
 800650a:	441a      	add	r2, r3
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	685b      	ldr	r3, [r3, #4]
 8006510:	009b      	lsls	r3, r3, #2
 8006512:	fbb2 f5f3 	udiv	r5, r2, r3
 8006516:	f7ff f8db 	bl	80056d0 <HAL_RCC_GetPCLK1Freq>
 800651a:	4602      	mov	r2, r0
 800651c:	4613      	mov	r3, r2
 800651e:	009b      	lsls	r3, r3, #2
 8006520:	4413      	add	r3, r2
 8006522:	009a      	lsls	r2, r3, #2
 8006524:	441a      	add	r2, r3
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	685b      	ldr	r3, [r3, #4]
 800652a:	009b      	lsls	r3, r3, #2
 800652c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006530:	4a22      	ldr	r2, [pc, #136]	; (80065bc <UART_SetConfig+0x22c>)
 8006532:	fba2 2303 	umull	r2, r3, r2, r3
 8006536:	095b      	lsrs	r3, r3, #5
 8006538:	2264      	movs	r2, #100	; 0x64
 800653a:	fb02 f303 	mul.w	r3, r2, r3
 800653e:	1aeb      	subs	r3, r5, r3
 8006540:	011b      	lsls	r3, r3, #4
 8006542:	3332      	adds	r3, #50	; 0x32
 8006544:	4a1d      	ldr	r2, [pc, #116]	; (80065bc <UART_SetConfig+0x22c>)
 8006546:	fba2 2303 	umull	r2, r3, r2, r3
 800654a:	095b      	lsrs	r3, r3, #5
 800654c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006550:	441c      	add	r4, r3
 8006552:	f7ff f8bd 	bl	80056d0 <HAL_RCC_GetPCLK1Freq>
 8006556:	4602      	mov	r2, r0
 8006558:	4613      	mov	r3, r2
 800655a:	009b      	lsls	r3, r3, #2
 800655c:	4413      	add	r3, r2
 800655e:	009a      	lsls	r2, r3, #2
 8006560:	441a      	add	r2, r3
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	685b      	ldr	r3, [r3, #4]
 8006566:	009b      	lsls	r3, r3, #2
 8006568:	fbb2 f5f3 	udiv	r5, r2, r3
 800656c:	f7ff f8b0 	bl	80056d0 <HAL_RCC_GetPCLK1Freq>
 8006570:	4602      	mov	r2, r0
 8006572:	4613      	mov	r3, r2
 8006574:	009b      	lsls	r3, r3, #2
 8006576:	4413      	add	r3, r2
 8006578:	009a      	lsls	r2, r3, #2
 800657a:	441a      	add	r2, r3
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	685b      	ldr	r3, [r3, #4]
 8006580:	009b      	lsls	r3, r3, #2
 8006582:	fbb2 f3f3 	udiv	r3, r2, r3
 8006586:	4a0d      	ldr	r2, [pc, #52]	; (80065bc <UART_SetConfig+0x22c>)
 8006588:	fba2 2303 	umull	r2, r3, r2, r3
 800658c:	095b      	lsrs	r3, r3, #5
 800658e:	2264      	movs	r2, #100	; 0x64
 8006590:	fb02 f303 	mul.w	r3, r2, r3
 8006594:	1aeb      	subs	r3, r5, r3
 8006596:	011b      	lsls	r3, r3, #4
 8006598:	3332      	adds	r3, #50	; 0x32
 800659a:	4a08      	ldr	r2, [pc, #32]	; (80065bc <UART_SetConfig+0x22c>)
 800659c:	fba2 2303 	umull	r2, r3, r2, r3
 80065a0:	095b      	lsrs	r3, r3, #5
 80065a2:	f003 020f 	and.w	r2, r3, #15
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	4422      	add	r2, r4
 80065ac:	609a      	str	r2, [r3, #8]
}
 80065ae:	bf00      	nop
 80065b0:	3710      	adds	r7, #16
 80065b2:	46bd      	mov	sp, r7
 80065b4:	bdb0      	pop	{r4, r5, r7, pc}
 80065b6:	bf00      	nop
 80065b8:	40013800 	.word	0x40013800
 80065bc:	51eb851f 	.word	0x51eb851f

080065c0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80065c0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80065c2:	e003      	b.n	80065cc <LoopCopyDataInit>

080065c4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80065c4:	4b12      	ldr	r3, [pc, #72]	; (8006610 <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 80065c6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80065c8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80065ca:	3104      	adds	r1, #4

080065cc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80065cc:	4811      	ldr	r0, [pc, #68]	; (8006614 <LoopPaintStack+0x24>)
  ldr r3, =_edata
 80065ce:	4b12      	ldr	r3, [pc, #72]	; (8006618 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 80065d0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80065d2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80065d4:	d3f6      	bcc.n	80065c4 <CopyDataInit>
  ldr r2, =_sbss
 80065d6:	4a11      	ldr	r2, [pc, #68]	; (800661c <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 80065d8:	e002      	b.n	80065e0 <LoopFillZerobss>

080065da <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80065da:	2300      	movs	r3, #0
  str r3, [r2], #4
 80065dc:	f842 3b04 	str.w	r3, [r2], #4

080065e0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80065e0:	4b0f      	ldr	r3, [pc, #60]	; (8006620 <LoopPaintStack+0x30>)
  cmp r2, r3
 80065e2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80065e4:	d3f9      	bcc.n	80065da <FillZerobss>

  ldr r3, =0x55555555
 80065e6:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 80065ea:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 80065ee:	4a0c      	ldr	r2, [pc, #48]	; (8006620 <LoopPaintStack+0x30>)

080065f0 <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 80065f0:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 80065f4:	4594      	cmp	ip, r2
	bne LoopPaintStack
 80065f6:	d1fb      	bne.n	80065f0 <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80065f8:	f7fd f848 	bl	800368c <SystemInit>
    bl  SystemCoreClockUpdate
 80065fc:	f7fd f87a 	bl	80036f4 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 8006600:	f7fb fe7e 	bl	8002300 <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 8006604:	f000 f816 	bl	8006634 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8006608:	f7fa fca0 	bl	8000f4c <main>
  b Infinite_Loop
 800660c:	f000 b80a 	b.w	8006624 <Default_Handler>
  ldr r3, =_sidata
 8006610:	0800e498 	.word	0x0800e498
  ldr r0, =_sdata
 8006614:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8006618:	20000a30 	.word	0x20000a30
  ldr r2, =_sbss
 800661c:	20000a30 	.word	0x20000a30
  ldr r3, = _ebss
 8006620:	200010f0 	.word	0x200010f0

08006624 <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006624:	e7fe      	b.n	8006624 <Default_Handler>
	...

08006628 <__errno>:
 8006628:	4b01      	ldr	r3, [pc, #4]	; (8006630 <__errno+0x8>)
 800662a:	6818      	ldr	r0, [r3, #0]
 800662c:	4770      	bx	lr
 800662e:	bf00      	nop
 8006630:	20000080 	.word	0x20000080

08006634 <__libc_init_array>:
 8006634:	b570      	push	{r4, r5, r6, lr}
 8006636:	2600      	movs	r6, #0
 8006638:	4d0c      	ldr	r5, [pc, #48]	; (800666c <__libc_init_array+0x38>)
 800663a:	4c0d      	ldr	r4, [pc, #52]	; (8006670 <__libc_init_array+0x3c>)
 800663c:	1b64      	subs	r4, r4, r5
 800663e:	10a4      	asrs	r4, r4, #2
 8006640:	42a6      	cmp	r6, r4
 8006642:	d109      	bne.n	8006658 <__libc_init_array+0x24>
 8006644:	f006 f930 	bl	800c8a8 <_init>
 8006648:	2600      	movs	r6, #0
 800664a:	4d0a      	ldr	r5, [pc, #40]	; (8006674 <__libc_init_array+0x40>)
 800664c:	4c0a      	ldr	r4, [pc, #40]	; (8006678 <__libc_init_array+0x44>)
 800664e:	1b64      	subs	r4, r4, r5
 8006650:	10a4      	asrs	r4, r4, #2
 8006652:	42a6      	cmp	r6, r4
 8006654:	d105      	bne.n	8006662 <__libc_init_array+0x2e>
 8006656:	bd70      	pop	{r4, r5, r6, pc}
 8006658:	f855 3b04 	ldr.w	r3, [r5], #4
 800665c:	4798      	blx	r3
 800665e:	3601      	adds	r6, #1
 8006660:	e7ee      	b.n	8006640 <__libc_init_array+0xc>
 8006662:	f855 3b04 	ldr.w	r3, [r5], #4
 8006666:	4798      	blx	r3
 8006668:	3601      	adds	r6, #1
 800666a:	e7f2      	b.n	8006652 <__libc_init_array+0x1e>
 800666c:	0800e48c 	.word	0x0800e48c
 8006670:	0800e48c 	.word	0x0800e48c
 8006674:	0800e48c 	.word	0x0800e48c
 8006678:	0800e494 	.word	0x0800e494

0800667c <malloc>:
 800667c:	4b02      	ldr	r3, [pc, #8]	; (8006688 <malloc+0xc>)
 800667e:	4601      	mov	r1, r0
 8006680:	6818      	ldr	r0, [r3, #0]
 8006682:	f000 b803 	b.w	800668c <_malloc_r>
 8006686:	bf00      	nop
 8006688:	20000080 	.word	0x20000080

0800668c <_malloc_r>:
 800668c:	f101 030b 	add.w	r3, r1, #11
 8006690:	2b16      	cmp	r3, #22
 8006692:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006696:	4605      	mov	r5, r0
 8006698:	d906      	bls.n	80066a8 <_malloc_r+0x1c>
 800669a:	f033 0707 	bics.w	r7, r3, #7
 800669e:	d504      	bpl.n	80066aa <_malloc_r+0x1e>
 80066a0:	230c      	movs	r3, #12
 80066a2:	602b      	str	r3, [r5, #0]
 80066a4:	2400      	movs	r4, #0
 80066a6:	e1ae      	b.n	8006a06 <_malloc_r+0x37a>
 80066a8:	2710      	movs	r7, #16
 80066aa:	42b9      	cmp	r1, r7
 80066ac:	d8f8      	bhi.n	80066a0 <_malloc_r+0x14>
 80066ae:	4628      	mov	r0, r5
 80066b0:	f000 fa36 	bl	8006b20 <__malloc_lock>
 80066b4:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 80066b8:	4ec3      	ldr	r6, [pc, #780]	; (80069c8 <_malloc_r+0x33c>)
 80066ba:	d238      	bcs.n	800672e <_malloc_r+0xa2>
 80066bc:	f107 0208 	add.w	r2, r7, #8
 80066c0:	4432      	add	r2, r6
 80066c2:	6854      	ldr	r4, [r2, #4]
 80066c4:	f1a2 0108 	sub.w	r1, r2, #8
 80066c8:	428c      	cmp	r4, r1
 80066ca:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 80066ce:	d102      	bne.n	80066d6 <_malloc_r+0x4a>
 80066d0:	68d4      	ldr	r4, [r2, #12]
 80066d2:	42a2      	cmp	r2, r4
 80066d4:	d010      	beq.n	80066f8 <_malloc_r+0x6c>
 80066d6:	6863      	ldr	r3, [r4, #4]
 80066d8:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 80066dc:	f023 0303 	bic.w	r3, r3, #3
 80066e0:	60ca      	str	r2, [r1, #12]
 80066e2:	4423      	add	r3, r4
 80066e4:	6091      	str	r1, [r2, #8]
 80066e6:	685a      	ldr	r2, [r3, #4]
 80066e8:	f042 0201 	orr.w	r2, r2, #1
 80066ec:	605a      	str	r2, [r3, #4]
 80066ee:	4628      	mov	r0, r5
 80066f0:	f000 fa1c 	bl	8006b2c <__malloc_unlock>
 80066f4:	3408      	adds	r4, #8
 80066f6:	e186      	b.n	8006a06 <_malloc_r+0x37a>
 80066f8:	3302      	adds	r3, #2
 80066fa:	4ab4      	ldr	r2, [pc, #720]	; (80069cc <_malloc_r+0x340>)
 80066fc:	6934      	ldr	r4, [r6, #16]
 80066fe:	4611      	mov	r1, r2
 8006700:	4294      	cmp	r4, r2
 8006702:	d077      	beq.n	80067f4 <_malloc_r+0x168>
 8006704:	6860      	ldr	r0, [r4, #4]
 8006706:	f020 0c03 	bic.w	ip, r0, #3
 800670a:	ebac 0007 	sub.w	r0, ip, r7
 800670e:	280f      	cmp	r0, #15
 8006710:	dd48      	ble.n	80067a4 <_malloc_r+0x118>
 8006712:	19e1      	adds	r1, r4, r7
 8006714:	f040 0301 	orr.w	r3, r0, #1
 8006718:	f047 0701 	orr.w	r7, r7, #1
 800671c:	6067      	str	r7, [r4, #4]
 800671e:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8006722:	e9c1 2202 	strd	r2, r2, [r1, #8]
 8006726:	604b      	str	r3, [r1, #4]
 8006728:	f844 000c 	str.w	r0, [r4, ip]
 800672c:	e7df      	b.n	80066ee <_malloc_r+0x62>
 800672e:	0a7b      	lsrs	r3, r7, #9
 8006730:	d02a      	beq.n	8006788 <_malloc_r+0xfc>
 8006732:	2b04      	cmp	r3, #4
 8006734:	d812      	bhi.n	800675c <_malloc_r+0xd0>
 8006736:	09bb      	lsrs	r3, r7, #6
 8006738:	3338      	adds	r3, #56	; 0x38
 800673a:	1c5a      	adds	r2, r3, #1
 800673c:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8006740:	6854      	ldr	r4, [r2, #4]
 8006742:	f1a2 0c08 	sub.w	ip, r2, #8
 8006746:	4564      	cmp	r4, ip
 8006748:	d006      	beq.n	8006758 <_malloc_r+0xcc>
 800674a:	6862      	ldr	r2, [r4, #4]
 800674c:	f022 0203 	bic.w	r2, r2, #3
 8006750:	1bd0      	subs	r0, r2, r7
 8006752:	280f      	cmp	r0, #15
 8006754:	dd1c      	ble.n	8006790 <_malloc_r+0x104>
 8006756:	3b01      	subs	r3, #1
 8006758:	3301      	adds	r3, #1
 800675a:	e7ce      	b.n	80066fa <_malloc_r+0x6e>
 800675c:	2b14      	cmp	r3, #20
 800675e:	d801      	bhi.n	8006764 <_malloc_r+0xd8>
 8006760:	335b      	adds	r3, #91	; 0x5b
 8006762:	e7ea      	b.n	800673a <_malloc_r+0xae>
 8006764:	2b54      	cmp	r3, #84	; 0x54
 8006766:	d802      	bhi.n	800676e <_malloc_r+0xe2>
 8006768:	0b3b      	lsrs	r3, r7, #12
 800676a:	336e      	adds	r3, #110	; 0x6e
 800676c:	e7e5      	b.n	800673a <_malloc_r+0xae>
 800676e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8006772:	d802      	bhi.n	800677a <_malloc_r+0xee>
 8006774:	0bfb      	lsrs	r3, r7, #15
 8006776:	3377      	adds	r3, #119	; 0x77
 8006778:	e7df      	b.n	800673a <_malloc_r+0xae>
 800677a:	f240 5254 	movw	r2, #1364	; 0x554
 800677e:	4293      	cmp	r3, r2
 8006780:	d804      	bhi.n	800678c <_malloc_r+0x100>
 8006782:	0cbb      	lsrs	r3, r7, #18
 8006784:	337c      	adds	r3, #124	; 0x7c
 8006786:	e7d8      	b.n	800673a <_malloc_r+0xae>
 8006788:	233f      	movs	r3, #63	; 0x3f
 800678a:	e7d6      	b.n	800673a <_malloc_r+0xae>
 800678c:	237e      	movs	r3, #126	; 0x7e
 800678e:	e7d4      	b.n	800673a <_malloc_r+0xae>
 8006790:	2800      	cmp	r0, #0
 8006792:	68e1      	ldr	r1, [r4, #12]
 8006794:	db04      	blt.n	80067a0 <_malloc_r+0x114>
 8006796:	68a3      	ldr	r3, [r4, #8]
 8006798:	60d9      	str	r1, [r3, #12]
 800679a:	608b      	str	r3, [r1, #8]
 800679c:	18a3      	adds	r3, r4, r2
 800679e:	e7a2      	b.n	80066e6 <_malloc_r+0x5a>
 80067a0:	460c      	mov	r4, r1
 80067a2:	e7d0      	b.n	8006746 <_malloc_r+0xba>
 80067a4:	2800      	cmp	r0, #0
 80067a6:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80067aa:	db07      	blt.n	80067bc <_malloc_r+0x130>
 80067ac:	44a4      	add	ip, r4
 80067ae:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80067b2:	f043 0301 	orr.w	r3, r3, #1
 80067b6:	f8cc 3004 	str.w	r3, [ip, #4]
 80067ba:	e798      	b.n	80066ee <_malloc_r+0x62>
 80067bc:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 80067c0:	6870      	ldr	r0, [r6, #4]
 80067c2:	f080 809e 	bcs.w	8006902 <_malloc_r+0x276>
 80067c6:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 80067ca:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 80067ce:	f04f 0c01 	mov.w	ip, #1
 80067d2:	fa0c fc0e 	lsl.w	ip, ip, lr
 80067d6:	ea4c 0000 	orr.w	r0, ip, r0
 80067da:	3201      	adds	r2, #1
 80067dc:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 80067e0:	6070      	str	r0, [r6, #4]
 80067e2:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 80067e6:	3808      	subs	r0, #8
 80067e8:	e9c4 c002 	strd	ip, r0, [r4, #8]
 80067ec:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 80067f0:	f8cc 400c 	str.w	r4, [ip, #12]
 80067f4:	2001      	movs	r0, #1
 80067f6:	109a      	asrs	r2, r3, #2
 80067f8:	fa00 f202 	lsl.w	r2, r0, r2
 80067fc:	6870      	ldr	r0, [r6, #4]
 80067fe:	4290      	cmp	r0, r2
 8006800:	d326      	bcc.n	8006850 <_malloc_r+0x1c4>
 8006802:	4210      	tst	r0, r2
 8006804:	d106      	bne.n	8006814 <_malloc_r+0x188>
 8006806:	f023 0303 	bic.w	r3, r3, #3
 800680a:	0052      	lsls	r2, r2, #1
 800680c:	4210      	tst	r0, r2
 800680e:	f103 0304 	add.w	r3, r3, #4
 8006812:	d0fa      	beq.n	800680a <_malloc_r+0x17e>
 8006814:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8006818:	46c1      	mov	r9, r8
 800681a:	469e      	mov	lr, r3
 800681c:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8006820:	454c      	cmp	r4, r9
 8006822:	f040 80b3 	bne.w	800698c <_malloc_r+0x300>
 8006826:	f10e 0e01 	add.w	lr, lr, #1
 800682a:	f01e 0f03 	tst.w	lr, #3
 800682e:	f109 0908 	add.w	r9, r9, #8
 8006832:	d1f3      	bne.n	800681c <_malloc_r+0x190>
 8006834:	0798      	lsls	r0, r3, #30
 8006836:	f040 80ec 	bne.w	8006a12 <_malloc_r+0x386>
 800683a:	6873      	ldr	r3, [r6, #4]
 800683c:	ea23 0302 	bic.w	r3, r3, r2
 8006840:	6073      	str	r3, [r6, #4]
 8006842:	6870      	ldr	r0, [r6, #4]
 8006844:	0052      	lsls	r2, r2, #1
 8006846:	4290      	cmp	r0, r2
 8006848:	d302      	bcc.n	8006850 <_malloc_r+0x1c4>
 800684a:	2a00      	cmp	r2, #0
 800684c:	f040 80ed 	bne.w	8006a2a <_malloc_r+0x39e>
 8006850:	f8d6 b008 	ldr.w	fp, [r6, #8]
 8006854:	f8db 1004 	ldr.w	r1, [fp, #4]
 8006858:	f021 0903 	bic.w	r9, r1, #3
 800685c:	45b9      	cmp	r9, r7
 800685e:	d304      	bcc.n	800686a <_malloc_r+0x1de>
 8006860:	eba9 0207 	sub.w	r2, r9, r7
 8006864:	2a0f      	cmp	r2, #15
 8006866:	f300 8148 	bgt.w	8006afa <_malloc_r+0x46e>
 800686a:	4a59      	ldr	r2, [pc, #356]	; (80069d0 <_malloc_r+0x344>)
 800686c:	eb0b 0309 	add.w	r3, fp, r9
 8006870:	6811      	ldr	r1, [r2, #0]
 8006872:	2008      	movs	r0, #8
 8006874:	3110      	adds	r1, #16
 8006876:	4439      	add	r1, r7
 8006878:	9301      	str	r3, [sp, #4]
 800687a:	9100      	str	r1, [sp, #0]
 800687c:	f001 fc30 	bl	80080e0 <sysconf>
 8006880:	e9dd 1300 	ldrd	r1, r3, [sp]
 8006884:	4680      	mov	r8, r0
 8006886:	4a53      	ldr	r2, [pc, #332]	; (80069d4 <_malloc_r+0x348>)
 8006888:	6810      	ldr	r0, [r2, #0]
 800688a:	3001      	adds	r0, #1
 800688c:	bf1f      	itttt	ne
 800688e:	f101 31ff 	addne.w	r1, r1, #4294967295
 8006892:	4441      	addne	r1, r8
 8006894:	f1c8 0000 	rsbne	r0, r8, #0
 8006898:	4001      	andne	r1, r0
 800689a:	4628      	mov	r0, r5
 800689c:	e9cd 1300 	strd	r1, r3, [sp]
 80068a0:	f7fb fdca 	bl	8002438 <_sbrk_r>
 80068a4:	1c42      	adds	r2, r0, #1
 80068a6:	4604      	mov	r4, r0
 80068a8:	f000 80fb 	beq.w	8006aa2 <_malloc_r+0x416>
 80068ac:	9b01      	ldr	r3, [sp, #4]
 80068ae:	9900      	ldr	r1, [sp, #0]
 80068b0:	4283      	cmp	r3, r0
 80068b2:	4a48      	ldr	r2, [pc, #288]	; (80069d4 <_malloc_r+0x348>)
 80068b4:	d902      	bls.n	80068bc <_malloc_r+0x230>
 80068b6:	45b3      	cmp	fp, r6
 80068b8:	f040 80f3 	bne.w	8006aa2 <_malloc_r+0x416>
 80068bc:	f8df a120 	ldr.w	sl, [pc, #288]	; 80069e0 <_malloc_r+0x354>
 80068c0:	42a3      	cmp	r3, r4
 80068c2:	f8da 0000 	ldr.w	r0, [sl]
 80068c6:	f108 3cff 	add.w	ip, r8, #4294967295
 80068ca:	eb00 0e01 	add.w	lr, r0, r1
 80068ce:	f8ca e000 	str.w	lr, [sl]
 80068d2:	f040 80ac 	bne.w	8006a2e <_malloc_r+0x3a2>
 80068d6:	ea13 0f0c 	tst.w	r3, ip
 80068da:	f040 80a8 	bne.w	8006a2e <_malloc_r+0x3a2>
 80068de:	68b3      	ldr	r3, [r6, #8]
 80068e0:	4449      	add	r1, r9
 80068e2:	f041 0101 	orr.w	r1, r1, #1
 80068e6:	6059      	str	r1, [r3, #4]
 80068e8:	4a3b      	ldr	r2, [pc, #236]	; (80069d8 <_malloc_r+0x34c>)
 80068ea:	f8da 3000 	ldr.w	r3, [sl]
 80068ee:	6811      	ldr	r1, [r2, #0]
 80068f0:	428b      	cmp	r3, r1
 80068f2:	bf88      	it	hi
 80068f4:	6013      	strhi	r3, [r2, #0]
 80068f6:	4a39      	ldr	r2, [pc, #228]	; (80069dc <_malloc_r+0x350>)
 80068f8:	6811      	ldr	r1, [r2, #0]
 80068fa:	428b      	cmp	r3, r1
 80068fc:	bf88      	it	hi
 80068fe:	6013      	strhi	r3, [r2, #0]
 8006900:	e0cf      	b.n	8006aa2 <_malloc_r+0x416>
 8006902:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8006906:	ea4f 225c 	mov.w	r2, ip, lsr #9
 800690a:	d218      	bcs.n	800693e <_malloc_r+0x2b2>
 800690c:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8006910:	3238      	adds	r2, #56	; 0x38
 8006912:	f102 0e01 	add.w	lr, r2, #1
 8006916:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 800691a:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 800691e:	45f0      	cmp	r8, lr
 8006920:	d12b      	bne.n	800697a <_malloc_r+0x2ee>
 8006922:	f04f 0c01 	mov.w	ip, #1
 8006926:	1092      	asrs	r2, r2, #2
 8006928:	fa0c f202 	lsl.w	r2, ip, r2
 800692c:	4310      	orrs	r0, r2
 800692e:	6070      	str	r0, [r6, #4]
 8006930:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8006934:	f8c8 4008 	str.w	r4, [r8, #8]
 8006938:	f8ce 400c 	str.w	r4, [lr, #12]
 800693c:	e75a      	b.n	80067f4 <_malloc_r+0x168>
 800693e:	2a14      	cmp	r2, #20
 8006940:	d801      	bhi.n	8006946 <_malloc_r+0x2ba>
 8006942:	325b      	adds	r2, #91	; 0x5b
 8006944:	e7e5      	b.n	8006912 <_malloc_r+0x286>
 8006946:	2a54      	cmp	r2, #84	; 0x54
 8006948:	d803      	bhi.n	8006952 <_malloc_r+0x2c6>
 800694a:	ea4f 321c 	mov.w	r2, ip, lsr #12
 800694e:	326e      	adds	r2, #110	; 0x6e
 8006950:	e7df      	b.n	8006912 <_malloc_r+0x286>
 8006952:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8006956:	d803      	bhi.n	8006960 <_malloc_r+0x2d4>
 8006958:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 800695c:	3277      	adds	r2, #119	; 0x77
 800695e:	e7d8      	b.n	8006912 <_malloc_r+0x286>
 8006960:	f240 5e54 	movw	lr, #1364	; 0x554
 8006964:	4572      	cmp	r2, lr
 8006966:	bf96      	itet	ls
 8006968:	ea4f 429c 	movls.w	r2, ip, lsr #18
 800696c:	227e      	movhi	r2, #126	; 0x7e
 800696e:	327c      	addls	r2, #124	; 0x7c
 8006970:	e7cf      	b.n	8006912 <_malloc_r+0x286>
 8006972:	f8de e008 	ldr.w	lr, [lr, #8]
 8006976:	45f0      	cmp	r8, lr
 8006978:	d005      	beq.n	8006986 <_malloc_r+0x2fa>
 800697a:	f8de 2004 	ldr.w	r2, [lr, #4]
 800697e:	f022 0203 	bic.w	r2, r2, #3
 8006982:	4562      	cmp	r2, ip
 8006984:	d8f5      	bhi.n	8006972 <_malloc_r+0x2e6>
 8006986:	f8de 800c 	ldr.w	r8, [lr, #12]
 800698a:	e7d1      	b.n	8006930 <_malloc_r+0x2a4>
 800698c:	6860      	ldr	r0, [r4, #4]
 800698e:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8006992:	f020 0003 	bic.w	r0, r0, #3
 8006996:	eba0 0a07 	sub.w	sl, r0, r7
 800699a:	f1ba 0f0f 	cmp.w	sl, #15
 800699e:	dd21      	ble.n	80069e4 <_malloc_r+0x358>
 80069a0:	68a3      	ldr	r3, [r4, #8]
 80069a2:	19e2      	adds	r2, r4, r7
 80069a4:	f047 0701 	orr.w	r7, r7, #1
 80069a8:	6067      	str	r7, [r4, #4]
 80069aa:	f8c3 c00c 	str.w	ip, [r3, #12]
 80069ae:	f8cc 3008 	str.w	r3, [ip, #8]
 80069b2:	f04a 0301 	orr.w	r3, sl, #1
 80069b6:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80069ba:	e9c2 1102 	strd	r1, r1, [r2, #8]
 80069be:	6053      	str	r3, [r2, #4]
 80069c0:	f844 a000 	str.w	sl, [r4, r0]
 80069c4:	e693      	b.n	80066ee <_malloc_r+0x62>
 80069c6:	bf00      	nop
 80069c8:	200004b0 	.word	0x200004b0
 80069cc:	200004b8 	.word	0x200004b8
 80069d0:	2000102c 	.word	0x2000102c
 80069d4:	200008b8 	.word	0x200008b8
 80069d8:	20001024 	.word	0x20001024
 80069dc:	20001028 	.word	0x20001028
 80069e0:	20000ffc 	.word	0x20000ffc
 80069e4:	f1ba 0f00 	cmp.w	sl, #0
 80069e8:	db11      	blt.n	8006a0e <_malloc_r+0x382>
 80069ea:	4420      	add	r0, r4
 80069ec:	6843      	ldr	r3, [r0, #4]
 80069ee:	f043 0301 	orr.w	r3, r3, #1
 80069f2:	6043      	str	r3, [r0, #4]
 80069f4:	f854 3f08 	ldr.w	r3, [r4, #8]!
 80069f8:	4628      	mov	r0, r5
 80069fa:	f8c3 c00c 	str.w	ip, [r3, #12]
 80069fe:	f8cc 3008 	str.w	r3, [ip, #8]
 8006a02:	f000 f893 	bl	8006b2c <__malloc_unlock>
 8006a06:	4620      	mov	r0, r4
 8006a08:	b003      	add	sp, #12
 8006a0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a0e:	4664      	mov	r4, ip
 8006a10:	e706      	b.n	8006820 <_malloc_r+0x194>
 8006a12:	f858 0908 	ldr.w	r0, [r8], #-8
 8006a16:	3b01      	subs	r3, #1
 8006a18:	4540      	cmp	r0, r8
 8006a1a:	f43f af0b 	beq.w	8006834 <_malloc_r+0x1a8>
 8006a1e:	e710      	b.n	8006842 <_malloc_r+0x1b6>
 8006a20:	3304      	adds	r3, #4
 8006a22:	0052      	lsls	r2, r2, #1
 8006a24:	4210      	tst	r0, r2
 8006a26:	d0fb      	beq.n	8006a20 <_malloc_r+0x394>
 8006a28:	e6f4      	b.n	8006814 <_malloc_r+0x188>
 8006a2a:	4673      	mov	r3, lr
 8006a2c:	e7fa      	b.n	8006a24 <_malloc_r+0x398>
 8006a2e:	6810      	ldr	r0, [r2, #0]
 8006a30:	3001      	adds	r0, #1
 8006a32:	bf1b      	ittet	ne
 8006a34:	1ae3      	subne	r3, r4, r3
 8006a36:	4473      	addne	r3, lr
 8006a38:	6014      	streq	r4, [r2, #0]
 8006a3a:	f8ca 3000 	strne.w	r3, [sl]
 8006a3e:	f014 0307 	ands.w	r3, r4, #7
 8006a42:	bf0e      	itee	eq
 8006a44:	4618      	moveq	r0, r3
 8006a46:	f1c3 0008 	rsbne	r0, r3, #8
 8006a4a:	1824      	addne	r4, r4, r0
 8006a4c:	1862      	adds	r2, r4, r1
 8006a4e:	ea02 010c 	and.w	r1, r2, ip
 8006a52:	4480      	add	r8, r0
 8006a54:	eba8 0801 	sub.w	r8, r8, r1
 8006a58:	ea08 080c 	and.w	r8, r8, ip
 8006a5c:	4641      	mov	r1, r8
 8006a5e:	4628      	mov	r0, r5
 8006a60:	9301      	str	r3, [sp, #4]
 8006a62:	9200      	str	r2, [sp, #0]
 8006a64:	f7fb fce8 	bl	8002438 <_sbrk_r>
 8006a68:	1c43      	adds	r3, r0, #1
 8006a6a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006a6e:	d105      	bne.n	8006a7c <_malloc_r+0x3f0>
 8006a70:	b32b      	cbz	r3, 8006abe <_malloc_r+0x432>
 8006a72:	f04f 0800 	mov.w	r8, #0
 8006a76:	f1a3 0008 	sub.w	r0, r3, #8
 8006a7a:	4410      	add	r0, r2
 8006a7c:	f8da 2000 	ldr.w	r2, [sl]
 8006a80:	1b00      	subs	r0, r0, r4
 8006a82:	4440      	add	r0, r8
 8006a84:	4442      	add	r2, r8
 8006a86:	f040 0001 	orr.w	r0, r0, #1
 8006a8a:	45b3      	cmp	fp, r6
 8006a8c:	60b4      	str	r4, [r6, #8]
 8006a8e:	f8ca 2000 	str.w	r2, [sl]
 8006a92:	6060      	str	r0, [r4, #4]
 8006a94:	f43f af28 	beq.w	80068e8 <_malloc_r+0x25c>
 8006a98:	f1b9 0f0f 	cmp.w	r9, #15
 8006a9c:	d812      	bhi.n	8006ac4 <_malloc_r+0x438>
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	6063      	str	r3, [r4, #4]
 8006aa2:	68b3      	ldr	r3, [r6, #8]
 8006aa4:	685b      	ldr	r3, [r3, #4]
 8006aa6:	f023 0303 	bic.w	r3, r3, #3
 8006aaa:	42bb      	cmp	r3, r7
 8006aac:	eba3 0207 	sub.w	r2, r3, r7
 8006ab0:	d301      	bcc.n	8006ab6 <_malloc_r+0x42a>
 8006ab2:	2a0f      	cmp	r2, #15
 8006ab4:	dc21      	bgt.n	8006afa <_malloc_r+0x46e>
 8006ab6:	4628      	mov	r0, r5
 8006ab8:	f000 f838 	bl	8006b2c <__malloc_unlock>
 8006abc:	e5f2      	b.n	80066a4 <_malloc_r+0x18>
 8006abe:	4610      	mov	r0, r2
 8006ac0:	4698      	mov	r8, r3
 8006ac2:	e7db      	b.n	8006a7c <_malloc_r+0x3f0>
 8006ac4:	2205      	movs	r2, #5
 8006ac6:	f8db 3004 	ldr.w	r3, [fp, #4]
 8006aca:	f1a9 090c 	sub.w	r9, r9, #12
 8006ace:	f029 0907 	bic.w	r9, r9, #7
 8006ad2:	f003 0301 	and.w	r3, r3, #1
 8006ad6:	ea43 0309 	orr.w	r3, r3, r9
 8006ada:	f8cb 3004 	str.w	r3, [fp, #4]
 8006ade:	f1b9 0f0f 	cmp.w	r9, #15
 8006ae2:	eb0b 0309 	add.w	r3, fp, r9
 8006ae6:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8006aea:	f67f aefd 	bls.w	80068e8 <_malloc_r+0x25c>
 8006aee:	4628      	mov	r0, r5
 8006af0:	f10b 0108 	add.w	r1, fp, #8
 8006af4:	f003 fddc 	bl	800a6b0 <_free_r>
 8006af8:	e6f6      	b.n	80068e8 <_malloc_r+0x25c>
 8006afa:	68b4      	ldr	r4, [r6, #8]
 8006afc:	f047 0301 	orr.w	r3, r7, #1
 8006b00:	f042 0201 	orr.w	r2, r2, #1
 8006b04:	4427      	add	r7, r4
 8006b06:	6063      	str	r3, [r4, #4]
 8006b08:	60b7      	str	r7, [r6, #8]
 8006b0a:	607a      	str	r2, [r7, #4]
 8006b0c:	e5ef      	b.n	80066ee <_malloc_r+0x62>
 8006b0e:	bf00      	nop

08006b10 <memset>:
 8006b10:	4603      	mov	r3, r0
 8006b12:	4402      	add	r2, r0
 8006b14:	4293      	cmp	r3, r2
 8006b16:	d100      	bne.n	8006b1a <memset+0xa>
 8006b18:	4770      	bx	lr
 8006b1a:	f803 1b01 	strb.w	r1, [r3], #1
 8006b1e:	e7f9      	b.n	8006b14 <memset+0x4>

08006b20 <__malloc_lock>:
 8006b20:	4801      	ldr	r0, [pc, #4]	; (8006b28 <__malloc_lock+0x8>)
 8006b22:	f003 bff5 	b.w	800ab10 <__retarget_lock_acquire_recursive>
 8006b26:	bf00      	nop
 8006b28:	200010e4 	.word	0x200010e4

08006b2c <__malloc_unlock>:
 8006b2c:	4801      	ldr	r0, [pc, #4]	; (8006b34 <__malloc_unlock+0x8>)
 8006b2e:	f003 bff0 	b.w	800ab12 <__retarget_lock_release_recursive>
 8006b32:	bf00      	nop
 8006b34:	200010e4 	.word	0x200010e4

08006b38 <printf>:
 8006b38:	b40f      	push	{r0, r1, r2, r3}
 8006b3a:	b507      	push	{r0, r1, r2, lr}
 8006b3c:	4906      	ldr	r1, [pc, #24]	; (8006b58 <printf+0x20>)
 8006b3e:	ab04      	add	r3, sp, #16
 8006b40:	6808      	ldr	r0, [r1, #0]
 8006b42:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b46:	6881      	ldr	r1, [r0, #8]
 8006b48:	9301      	str	r3, [sp, #4]
 8006b4a:	f001 fad7 	bl	80080fc <_vfprintf_r>
 8006b4e:	b003      	add	sp, #12
 8006b50:	f85d eb04 	ldr.w	lr, [sp], #4
 8006b54:	b004      	add	sp, #16
 8006b56:	4770      	bx	lr
 8006b58:	20000080 	.word	0x20000080

08006b5c <setvbuf>:
 8006b5c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006b60:	461d      	mov	r5, r3
 8006b62:	4b59      	ldr	r3, [pc, #356]	; (8006cc8 <setvbuf+0x16c>)
 8006b64:	4604      	mov	r4, r0
 8006b66:	681f      	ldr	r7, [r3, #0]
 8006b68:	460e      	mov	r6, r1
 8006b6a:	4690      	mov	r8, r2
 8006b6c:	b127      	cbz	r7, 8006b78 <setvbuf+0x1c>
 8006b6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b70:	b913      	cbnz	r3, 8006b78 <setvbuf+0x1c>
 8006b72:	4638      	mov	r0, r7
 8006b74:	f003 fd0c 	bl	800a590 <__sinit>
 8006b78:	f1b8 0f02 	cmp.w	r8, #2
 8006b7c:	d006      	beq.n	8006b8c <setvbuf+0x30>
 8006b7e:	f1b8 0f01 	cmp.w	r8, #1
 8006b82:	f200 809b 	bhi.w	8006cbc <setvbuf+0x160>
 8006b86:	2d00      	cmp	r5, #0
 8006b88:	f2c0 8098 	blt.w	8006cbc <setvbuf+0x160>
 8006b8c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006b8e:	07db      	lsls	r3, r3, #31
 8006b90:	d405      	bmi.n	8006b9e <setvbuf+0x42>
 8006b92:	89a3      	ldrh	r3, [r4, #12]
 8006b94:	0598      	lsls	r0, r3, #22
 8006b96:	d402      	bmi.n	8006b9e <setvbuf+0x42>
 8006b98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006b9a:	f003 ffb9 	bl	800ab10 <__retarget_lock_acquire_recursive>
 8006b9e:	4621      	mov	r1, r4
 8006ba0:	4638      	mov	r0, r7
 8006ba2:	f003 fc89 	bl	800a4b8 <_fflush_r>
 8006ba6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006ba8:	b141      	cbz	r1, 8006bbc <setvbuf+0x60>
 8006baa:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8006bae:	4299      	cmp	r1, r3
 8006bb0:	d002      	beq.n	8006bb8 <setvbuf+0x5c>
 8006bb2:	4638      	mov	r0, r7
 8006bb4:	f003 fd7c 	bl	800a6b0 <_free_r>
 8006bb8:	2300      	movs	r3, #0
 8006bba:	6323      	str	r3, [r4, #48]	; 0x30
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	61a3      	str	r3, [r4, #24]
 8006bc0:	6063      	str	r3, [r4, #4]
 8006bc2:	89a3      	ldrh	r3, [r4, #12]
 8006bc4:	0619      	lsls	r1, r3, #24
 8006bc6:	d503      	bpl.n	8006bd0 <setvbuf+0x74>
 8006bc8:	4638      	mov	r0, r7
 8006bca:	6921      	ldr	r1, [r4, #16]
 8006bcc:	f003 fd70 	bl	800a6b0 <_free_r>
 8006bd0:	89a3      	ldrh	r3, [r4, #12]
 8006bd2:	f1b8 0f02 	cmp.w	r8, #2
 8006bd6:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8006bda:	f023 0303 	bic.w	r3, r3, #3
 8006bde:	81a3      	strh	r3, [r4, #12]
 8006be0:	d068      	beq.n	8006cb4 <setvbuf+0x158>
 8006be2:	ab01      	add	r3, sp, #4
 8006be4:	466a      	mov	r2, sp
 8006be6:	4621      	mov	r1, r4
 8006be8:	4638      	mov	r0, r7
 8006bea:	f003 ff93 	bl	800ab14 <__swhatbuf_r>
 8006bee:	89a3      	ldrh	r3, [r4, #12]
 8006bf0:	4318      	orrs	r0, r3
 8006bf2:	81a0      	strh	r0, [r4, #12]
 8006bf4:	bb35      	cbnz	r5, 8006c44 <setvbuf+0xe8>
 8006bf6:	9d00      	ldr	r5, [sp, #0]
 8006bf8:	4628      	mov	r0, r5
 8006bfa:	f7ff fd3f 	bl	800667c <malloc>
 8006bfe:	4606      	mov	r6, r0
 8006c00:	2800      	cmp	r0, #0
 8006c02:	d152      	bne.n	8006caa <setvbuf+0x14e>
 8006c04:	f8dd 9000 	ldr.w	r9, [sp]
 8006c08:	45a9      	cmp	r9, r5
 8006c0a:	d147      	bne.n	8006c9c <setvbuf+0x140>
 8006c0c:	f04f 35ff 	mov.w	r5, #4294967295
 8006c10:	2200      	movs	r2, #0
 8006c12:	60a2      	str	r2, [r4, #8]
 8006c14:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006c18:	6022      	str	r2, [r4, #0]
 8006c1a:	6122      	str	r2, [r4, #16]
 8006c1c:	2201      	movs	r2, #1
 8006c1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c22:	6162      	str	r2, [r4, #20]
 8006c24:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006c26:	f043 0302 	orr.w	r3, r3, #2
 8006c2a:	07d2      	lsls	r2, r2, #31
 8006c2c:	81a3      	strh	r3, [r4, #12]
 8006c2e:	d405      	bmi.n	8006c3c <setvbuf+0xe0>
 8006c30:	f413 7f00 	tst.w	r3, #512	; 0x200
 8006c34:	d102      	bne.n	8006c3c <setvbuf+0xe0>
 8006c36:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006c38:	f003 ff6b 	bl	800ab12 <__retarget_lock_release_recursive>
 8006c3c:	4628      	mov	r0, r5
 8006c3e:	b003      	add	sp, #12
 8006c40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006c44:	2e00      	cmp	r6, #0
 8006c46:	d0d7      	beq.n	8006bf8 <setvbuf+0x9c>
 8006c48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c4a:	b913      	cbnz	r3, 8006c52 <setvbuf+0xf6>
 8006c4c:	4638      	mov	r0, r7
 8006c4e:	f003 fc9f 	bl	800a590 <__sinit>
 8006c52:	9b00      	ldr	r3, [sp, #0]
 8006c54:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8006c58:	42ab      	cmp	r3, r5
 8006c5a:	bf18      	it	ne
 8006c5c:	89a3      	ldrhne	r3, [r4, #12]
 8006c5e:	6026      	str	r6, [r4, #0]
 8006c60:	bf1c      	itt	ne
 8006c62:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 8006c66:	81a3      	strhne	r3, [r4, #12]
 8006c68:	f1b8 0f01 	cmp.w	r8, #1
 8006c6c:	bf02      	ittt	eq
 8006c6e:	89a3      	ldrheq	r3, [r4, #12]
 8006c70:	f043 0301 	orreq.w	r3, r3, #1
 8006c74:	81a3      	strheq	r3, [r4, #12]
 8006c76:	89a2      	ldrh	r2, [r4, #12]
 8006c78:	f012 0308 	ands.w	r3, r2, #8
 8006c7c:	d01c      	beq.n	8006cb8 <setvbuf+0x15c>
 8006c7e:	07d3      	lsls	r3, r2, #31
 8006c80:	bf41      	itttt	mi
 8006c82:	2300      	movmi	r3, #0
 8006c84:	426d      	negmi	r5, r5
 8006c86:	60a3      	strmi	r3, [r4, #8]
 8006c88:	61a5      	strmi	r5, [r4, #24]
 8006c8a:	bf58      	it	pl
 8006c8c:	60a5      	strpl	r5, [r4, #8]
 8006c8e:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8006c90:	f015 0501 	ands.w	r5, r5, #1
 8006c94:	d115      	bne.n	8006cc2 <setvbuf+0x166>
 8006c96:	f412 7f00 	tst.w	r2, #512	; 0x200
 8006c9a:	e7cb      	b.n	8006c34 <setvbuf+0xd8>
 8006c9c:	4648      	mov	r0, r9
 8006c9e:	f7ff fced 	bl	800667c <malloc>
 8006ca2:	4606      	mov	r6, r0
 8006ca4:	2800      	cmp	r0, #0
 8006ca6:	d0b1      	beq.n	8006c0c <setvbuf+0xb0>
 8006ca8:	464d      	mov	r5, r9
 8006caa:	89a3      	ldrh	r3, [r4, #12]
 8006cac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006cb0:	81a3      	strh	r3, [r4, #12]
 8006cb2:	e7c9      	b.n	8006c48 <setvbuf+0xec>
 8006cb4:	2500      	movs	r5, #0
 8006cb6:	e7ab      	b.n	8006c10 <setvbuf+0xb4>
 8006cb8:	60a3      	str	r3, [r4, #8]
 8006cba:	e7e8      	b.n	8006c8e <setvbuf+0x132>
 8006cbc:	f04f 35ff 	mov.w	r5, #4294967295
 8006cc0:	e7bc      	b.n	8006c3c <setvbuf+0xe0>
 8006cc2:	2500      	movs	r5, #0
 8006cc4:	e7ba      	b.n	8006c3c <setvbuf+0xe0>
 8006cc6:	bf00      	nop
 8006cc8:	20000080 	.word	0x20000080

08006ccc <snprintf>:
 8006ccc:	b40c      	push	{r2, r3}
 8006cce:	b530      	push	{r4, r5, lr}
 8006cd0:	4b17      	ldr	r3, [pc, #92]	; (8006d30 <snprintf+0x64>)
 8006cd2:	1e0c      	subs	r4, r1, #0
 8006cd4:	681d      	ldr	r5, [r3, #0]
 8006cd6:	b09d      	sub	sp, #116	; 0x74
 8006cd8:	da08      	bge.n	8006cec <snprintf+0x20>
 8006cda:	238b      	movs	r3, #139	; 0x8b
 8006cdc:	f04f 30ff 	mov.w	r0, #4294967295
 8006ce0:	602b      	str	r3, [r5, #0]
 8006ce2:	b01d      	add	sp, #116	; 0x74
 8006ce4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006ce8:	b002      	add	sp, #8
 8006cea:	4770      	bx	lr
 8006cec:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006cf0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006cf4:	bf0c      	ite	eq
 8006cf6:	4623      	moveq	r3, r4
 8006cf8:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006cfc:	9304      	str	r3, [sp, #16]
 8006cfe:	9307      	str	r3, [sp, #28]
 8006d00:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006d04:	9002      	str	r0, [sp, #8]
 8006d06:	9006      	str	r0, [sp, #24]
 8006d08:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006d0c:	4628      	mov	r0, r5
 8006d0e:	ab21      	add	r3, sp, #132	; 0x84
 8006d10:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006d12:	a902      	add	r1, sp, #8
 8006d14:	9301      	str	r3, [sp, #4]
 8006d16:	f000 f80d 	bl	8006d34 <_svfprintf_r>
 8006d1a:	1c43      	adds	r3, r0, #1
 8006d1c:	bfbc      	itt	lt
 8006d1e:	238b      	movlt	r3, #139	; 0x8b
 8006d20:	602b      	strlt	r3, [r5, #0]
 8006d22:	2c00      	cmp	r4, #0
 8006d24:	d0dd      	beq.n	8006ce2 <snprintf+0x16>
 8006d26:	2200      	movs	r2, #0
 8006d28:	9b02      	ldr	r3, [sp, #8]
 8006d2a:	701a      	strb	r2, [r3, #0]
 8006d2c:	e7d9      	b.n	8006ce2 <snprintf+0x16>
 8006d2e:	bf00      	nop
 8006d30:	20000080 	.word	0x20000080

08006d34 <_svfprintf_r>:
 8006d34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d38:	b0d3      	sub	sp, #332	; 0x14c
 8006d3a:	468b      	mov	fp, r1
 8006d3c:	9207      	str	r2, [sp, #28]
 8006d3e:	461e      	mov	r6, r3
 8006d40:	4681      	mov	r9, r0
 8006d42:	f003 fedf 	bl	800ab04 <_localeconv_r>
 8006d46:	6803      	ldr	r3, [r0, #0]
 8006d48:	4618      	mov	r0, r3
 8006d4a:	9318      	str	r3, [sp, #96]	; 0x60
 8006d4c:	f7f9 fa00 	bl	8000150 <strlen>
 8006d50:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8006d54:	9012      	str	r0, [sp, #72]	; 0x48
 8006d56:	061a      	lsls	r2, r3, #24
 8006d58:	d518      	bpl.n	8006d8c <_svfprintf_r+0x58>
 8006d5a:	f8db 3010 	ldr.w	r3, [fp, #16]
 8006d5e:	b9ab      	cbnz	r3, 8006d8c <_svfprintf_r+0x58>
 8006d60:	2140      	movs	r1, #64	; 0x40
 8006d62:	4648      	mov	r0, r9
 8006d64:	f7ff fc92 	bl	800668c <_malloc_r>
 8006d68:	f8cb 0000 	str.w	r0, [fp]
 8006d6c:	f8cb 0010 	str.w	r0, [fp, #16]
 8006d70:	b948      	cbnz	r0, 8006d86 <_svfprintf_r+0x52>
 8006d72:	230c      	movs	r3, #12
 8006d74:	f8c9 3000 	str.w	r3, [r9]
 8006d78:	f04f 33ff 	mov.w	r3, #4294967295
 8006d7c:	9313      	str	r3, [sp, #76]	; 0x4c
 8006d7e:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8006d80:	b053      	add	sp, #332	; 0x14c
 8006d82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d86:	2340      	movs	r3, #64	; 0x40
 8006d88:	f8cb 3014 	str.w	r3, [fp, #20]
 8006d8c:	2500      	movs	r5, #0
 8006d8e:	2200      	movs	r2, #0
 8006d90:	2300      	movs	r3, #0
 8006d92:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8006d96:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8006d9a:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8006d9e:	ac29      	add	r4, sp, #164	; 0xa4
 8006da0:	9426      	str	r4, [sp, #152]	; 0x98
 8006da2:	9508      	str	r5, [sp, #32]
 8006da4:	950e      	str	r5, [sp, #56]	; 0x38
 8006da6:	9516      	str	r5, [sp, #88]	; 0x58
 8006da8:	9519      	str	r5, [sp, #100]	; 0x64
 8006daa:	9513      	str	r5, [sp, #76]	; 0x4c
 8006dac:	9b07      	ldr	r3, [sp, #28]
 8006dae:	461d      	mov	r5, r3
 8006db0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006db4:	b10a      	cbz	r2, 8006dba <_svfprintf_r+0x86>
 8006db6:	2a25      	cmp	r2, #37	; 0x25
 8006db8:	d1f9      	bne.n	8006dae <_svfprintf_r+0x7a>
 8006dba:	9b07      	ldr	r3, [sp, #28]
 8006dbc:	1aef      	subs	r7, r5, r3
 8006dbe:	d00d      	beq.n	8006ddc <_svfprintf_r+0xa8>
 8006dc0:	e9c4 3700 	strd	r3, r7, [r4]
 8006dc4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006dc6:	443b      	add	r3, r7
 8006dc8:	9328      	str	r3, [sp, #160]	; 0xa0
 8006dca:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006dcc:	3301      	adds	r3, #1
 8006dce:	2b07      	cmp	r3, #7
 8006dd0:	9327      	str	r3, [sp, #156]	; 0x9c
 8006dd2:	dc78      	bgt.n	8006ec6 <_svfprintf_r+0x192>
 8006dd4:	3408      	adds	r4, #8
 8006dd6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006dd8:	443b      	add	r3, r7
 8006dda:	9313      	str	r3, [sp, #76]	; 0x4c
 8006ddc:	782b      	ldrb	r3, [r5, #0]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	f001 8142 	beq.w	8008068 <_svfprintf_r+0x1334>
 8006de4:	2300      	movs	r3, #0
 8006de6:	f04f 38ff 	mov.w	r8, #4294967295
 8006dea:	469a      	mov	sl, r3
 8006dec:	270a      	movs	r7, #10
 8006dee:	212b      	movs	r1, #43	; 0x2b
 8006df0:	3501      	adds	r5, #1
 8006df2:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006df6:	9314      	str	r3, [sp, #80]	; 0x50
 8006df8:	462a      	mov	r2, r5
 8006dfa:	f812 3b01 	ldrb.w	r3, [r2], #1
 8006dfe:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e00:	920f      	str	r2, [sp, #60]	; 0x3c
 8006e02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e04:	3b20      	subs	r3, #32
 8006e06:	2b5a      	cmp	r3, #90	; 0x5a
 8006e08:	f200 85a0 	bhi.w	800794c <_svfprintf_r+0xc18>
 8006e0c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8006e10:	059e007e 	.word	0x059e007e
 8006e14:	0086059e 	.word	0x0086059e
 8006e18:	059e059e 	.word	0x059e059e
 8006e1c:	0065059e 	.word	0x0065059e
 8006e20:	059e059e 	.word	0x059e059e
 8006e24:	00930089 	.word	0x00930089
 8006e28:	0090059e 	.word	0x0090059e
 8006e2c:	059e0096 	.word	0x059e0096
 8006e30:	00b300b0 	.word	0x00b300b0
 8006e34:	00b300b3 	.word	0x00b300b3
 8006e38:	00b300b3 	.word	0x00b300b3
 8006e3c:	00b300b3 	.word	0x00b300b3
 8006e40:	00b300b3 	.word	0x00b300b3
 8006e44:	059e059e 	.word	0x059e059e
 8006e48:	059e059e 	.word	0x059e059e
 8006e4c:	059e059e 	.word	0x059e059e
 8006e50:	011d059e 	.word	0x011d059e
 8006e54:	00e0059e 	.word	0x00e0059e
 8006e58:	011d00f3 	.word	0x011d00f3
 8006e5c:	011d011d 	.word	0x011d011d
 8006e60:	059e059e 	.word	0x059e059e
 8006e64:	059e059e 	.word	0x059e059e
 8006e68:	059e00c3 	.word	0x059e00c3
 8006e6c:	0471059e 	.word	0x0471059e
 8006e70:	059e059e 	.word	0x059e059e
 8006e74:	04b8059e 	.word	0x04b8059e
 8006e78:	04da059e 	.word	0x04da059e
 8006e7c:	059e059e 	.word	0x059e059e
 8006e80:	059e04f9 	.word	0x059e04f9
 8006e84:	059e059e 	.word	0x059e059e
 8006e88:	059e059e 	.word	0x059e059e
 8006e8c:	059e059e 	.word	0x059e059e
 8006e90:	011d059e 	.word	0x011d059e
 8006e94:	00e0059e 	.word	0x00e0059e
 8006e98:	011d00f5 	.word	0x011d00f5
 8006e9c:	011d011d 	.word	0x011d011d
 8006ea0:	00f500c6 	.word	0x00f500c6
 8006ea4:	059e00da 	.word	0x059e00da
 8006ea8:	059e00d3 	.word	0x059e00d3
 8006eac:	0473044e 	.word	0x0473044e
 8006eb0:	00da04a7 	.word	0x00da04a7
 8006eb4:	04b8059e 	.word	0x04b8059e
 8006eb8:	04dc007c 	.word	0x04dc007c
 8006ebc:	059e059e 	.word	0x059e059e
 8006ec0:	059e0516 	.word	0x059e0516
 8006ec4:	007c      	.short	0x007c
 8006ec6:	4659      	mov	r1, fp
 8006ec8:	4648      	mov	r0, r9
 8006eca:	aa26      	add	r2, sp, #152	; 0x98
 8006ecc:	f004 fc2c 	bl	800b728 <__ssprint_r>
 8006ed0:	2800      	cmp	r0, #0
 8006ed2:	f040 8128 	bne.w	8007126 <_svfprintf_r+0x3f2>
 8006ed6:	ac29      	add	r4, sp, #164	; 0xa4
 8006ed8:	e77d      	b.n	8006dd6 <_svfprintf_r+0xa2>
 8006eda:	4648      	mov	r0, r9
 8006edc:	f003 fe12 	bl	800ab04 <_localeconv_r>
 8006ee0:	6843      	ldr	r3, [r0, #4]
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	9319      	str	r3, [sp, #100]	; 0x64
 8006ee6:	f7f9 f933 	bl	8000150 <strlen>
 8006eea:	9016      	str	r0, [sp, #88]	; 0x58
 8006eec:	4648      	mov	r0, r9
 8006eee:	f003 fe09 	bl	800ab04 <_localeconv_r>
 8006ef2:	6883      	ldr	r3, [r0, #8]
 8006ef4:	212b      	movs	r1, #43	; 0x2b
 8006ef6:	930e      	str	r3, [sp, #56]	; 0x38
 8006ef8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006efa:	b12b      	cbz	r3, 8006f08 <_svfprintf_r+0x1d4>
 8006efc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006efe:	b11b      	cbz	r3, 8006f08 <_svfprintf_r+0x1d4>
 8006f00:	781b      	ldrb	r3, [r3, #0]
 8006f02:	b10b      	cbz	r3, 8006f08 <_svfprintf_r+0x1d4>
 8006f04:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 8006f08:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006f0a:	e775      	b.n	8006df8 <_svfprintf_r+0xc4>
 8006f0c:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d1f9      	bne.n	8006f08 <_svfprintf_r+0x1d4>
 8006f14:	2320      	movs	r3, #32
 8006f16:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006f1a:	e7f5      	b.n	8006f08 <_svfprintf_r+0x1d4>
 8006f1c:	f04a 0a01 	orr.w	sl, sl, #1
 8006f20:	e7f2      	b.n	8006f08 <_svfprintf_r+0x1d4>
 8006f22:	f856 3b04 	ldr.w	r3, [r6], #4
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	9314      	str	r3, [sp, #80]	; 0x50
 8006f2a:	daed      	bge.n	8006f08 <_svfprintf_r+0x1d4>
 8006f2c:	425b      	negs	r3, r3
 8006f2e:	9314      	str	r3, [sp, #80]	; 0x50
 8006f30:	f04a 0a04 	orr.w	sl, sl, #4
 8006f34:	e7e8      	b.n	8006f08 <_svfprintf_r+0x1d4>
 8006f36:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8006f3a:	e7e5      	b.n	8006f08 <_svfprintf_r+0x1d4>
 8006f3c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006f3e:	f812 3b01 	ldrb.w	r3, [r2], #1
 8006f42:	2b2a      	cmp	r3, #42	; 0x2a
 8006f44:	930b      	str	r3, [sp, #44]	; 0x2c
 8006f46:	d110      	bne.n	8006f6a <_svfprintf_r+0x236>
 8006f48:	f856 0b04 	ldr.w	r0, [r6], #4
 8006f4c:	920f      	str	r2, [sp, #60]	; 0x3c
 8006f4e:	ea40 78e0 	orr.w	r8, r0, r0, asr #31
 8006f52:	e7d9      	b.n	8006f08 <_svfprintf_r+0x1d4>
 8006f54:	fb07 3808 	mla	r8, r7, r8, r3
 8006f58:	f812 3b01 	ldrb.w	r3, [r2], #1
 8006f5c:	930b      	str	r3, [sp, #44]	; 0x2c
 8006f5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f60:	3b30      	subs	r3, #48	; 0x30
 8006f62:	2b09      	cmp	r3, #9
 8006f64:	d9f6      	bls.n	8006f54 <_svfprintf_r+0x220>
 8006f66:	920f      	str	r2, [sp, #60]	; 0x3c
 8006f68:	e74b      	b.n	8006e02 <_svfprintf_r+0xce>
 8006f6a:	f04f 0800 	mov.w	r8, #0
 8006f6e:	e7f6      	b.n	8006f5e <_svfprintf_r+0x22a>
 8006f70:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8006f74:	e7c8      	b.n	8006f08 <_svfprintf_r+0x1d4>
 8006f76:	2300      	movs	r3, #0
 8006f78:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006f7a:	9314      	str	r3, [sp, #80]	; 0x50
 8006f7c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f7e:	9814      	ldr	r0, [sp, #80]	; 0x50
 8006f80:	3b30      	subs	r3, #48	; 0x30
 8006f82:	fb07 3300 	mla	r3, r7, r0, r3
 8006f86:	9314      	str	r3, [sp, #80]	; 0x50
 8006f88:	f812 3b01 	ldrb.w	r3, [r2], #1
 8006f8c:	930b      	str	r3, [sp, #44]	; 0x2c
 8006f8e:	3b30      	subs	r3, #48	; 0x30
 8006f90:	2b09      	cmp	r3, #9
 8006f92:	d9f3      	bls.n	8006f7c <_svfprintf_r+0x248>
 8006f94:	e7e7      	b.n	8006f66 <_svfprintf_r+0x232>
 8006f96:	f04a 0a08 	orr.w	sl, sl, #8
 8006f9a:	e7b5      	b.n	8006f08 <_svfprintf_r+0x1d4>
 8006f9c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006f9e:	781b      	ldrb	r3, [r3, #0]
 8006fa0:	2b68      	cmp	r3, #104	; 0x68
 8006fa2:	bf01      	itttt	eq
 8006fa4:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8006fa6:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 8006faa:	3301      	addeq	r3, #1
 8006fac:	930f      	streq	r3, [sp, #60]	; 0x3c
 8006fae:	bf18      	it	ne
 8006fb0:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8006fb4:	e7a8      	b.n	8006f08 <_svfprintf_r+0x1d4>
 8006fb6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006fb8:	781b      	ldrb	r3, [r3, #0]
 8006fba:	2b6c      	cmp	r3, #108	; 0x6c
 8006fbc:	d105      	bne.n	8006fca <_svfprintf_r+0x296>
 8006fbe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006fc0:	3301      	adds	r3, #1
 8006fc2:	930f      	str	r3, [sp, #60]	; 0x3c
 8006fc4:	f04a 0a20 	orr.w	sl, sl, #32
 8006fc8:	e79e      	b.n	8006f08 <_svfprintf_r+0x1d4>
 8006fca:	f04a 0a10 	orr.w	sl, sl, #16
 8006fce:	e79b      	b.n	8006f08 <_svfprintf_r+0x1d4>
 8006fd0:	4632      	mov	r2, r6
 8006fd2:	2000      	movs	r0, #0
 8006fd4:	f852 3b04 	ldr.w	r3, [r2], #4
 8006fd8:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8006fdc:	920a      	str	r2, [sp, #40]	; 0x28
 8006fde:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8006fe2:	ab39      	add	r3, sp, #228	; 0xe4
 8006fe4:	4607      	mov	r7, r0
 8006fe6:	f04f 0801 	mov.w	r8, #1
 8006fea:	4606      	mov	r6, r0
 8006fec:	4605      	mov	r5, r0
 8006fee:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8006ff2:	9307      	str	r3, [sp, #28]
 8006ff4:	e1a9      	b.n	800734a <_svfprintf_r+0x616>
 8006ff6:	f04a 0a10 	orr.w	sl, sl, #16
 8006ffa:	f01a 0f20 	tst.w	sl, #32
 8006ffe:	d011      	beq.n	8007024 <_svfprintf_r+0x2f0>
 8007000:	3607      	adds	r6, #7
 8007002:	f026 0307 	bic.w	r3, r6, #7
 8007006:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800700a:	930a      	str	r3, [sp, #40]	; 0x28
 800700c:	2e00      	cmp	r6, #0
 800700e:	f177 0300 	sbcs.w	r3, r7, #0
 8007012:	da05      	bge.n	8007020 <_svfprintf_r+0x2ec>
 8007014:	232d      	movs	r3, #45	; 0x2d
 8007016:	4276      	negs	r6, r6
 8007018:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800701c:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007020:	2301      	movs	r3, #1
 8007022:	e377      	b.n	8007714 <_svfprintf_r+0x9e0>
 8007024:	1d33      	adds	r3, r6, #4
 8007026:	f01a 0f10 	tst.w	sl, #16
 800702a:	930a      	str	r3, [sp, #40]	; 0x28
 800702c:	d002      	beq.n	8007034 <_svfprintf_r+0x300>
 800702e:	6836      	ldr	r6, [r6, #0]
 8007030:	17f7      	asrs	r7, r6, #31
 8007032:	e7eb      	b.n	800700c <_svfprintf_r+0x2d8>
 8007034:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8007038:	6836      	ldr	r6, [r6, #0]
 800703a:	d001      	beq.n	8007040 <_svfprintf_r+0x30c>
 800703c:	b236      	sxth	r6, r6
 800703e:	e7f7      	b.n	8007030 <_svfprintf_r+0x2fc>
 8007040:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8007044:	bf18      	it	ne
 8007046:	b276      	sxtbne	r6, r6
 8007048:	e7f2      	b.n	8007030 <_svfprintf_r+0x2fc>
 800704a:	3607      	adds	r6, #7
 800704c:	f026 0307 	bic.w	r3, r6, #7
 8007050:	4619      	mov	r1, r3
 8007052:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8007056:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800705a:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 800705e:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8007062:	910a      	str	r1, [sp, #40]	; 0x28
 8007064:	f04f 32ff 	mov.w	r2, #4294967295
 8007068:	4630      	mov	r0, r6
 800706a:	4629      	mov	r1, r5
 800706c:	4b32      	ldr	r3, [pc, #200]	; (8007138 <_svfprintf_r+0x404>)
 800706e:	f7f9 fccd 	bl	8000a0c <__aeabi_dcmpun>
 8007072:	bb08      	cbnz	r0, 80070b8 <_svfprintf_r+0x384>
 8007074:	f04f 32ff 	mov.w	r2, #4294967295
 8007078:	4630      	mov	r0, r6
 800707a:	4629      	mov	r1, r5
 800707c:	4b2e      	ldr	r3, [pc, #184]	; (8007138 <_svfprintf_r+0x404>)
 800707e:	f7f9 fca7 	bl	80009d0 <__aeabi_dcmple>
 8007082:	b9c8      	cbnz	r0, 80070b8 <_svfprintf_r+0x384>
 8007084:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007088:	2200      	movs	r2, #0
 800708a:	2300      	movs	r3, #0
 800708c:	f7f9 fc96 	bl	80009bc <__aeabi_dcmplt>
 8007090:	b110      	cbz	r0, 8007098 <_svfprintf_r+0x364>
 8007092:	232d      	movs	r3, #45	; 0x2d
 8007094:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007098:	4a28      	ldr	r2, [pc, #160]	; (800713c <_svfprintf_r+0x408>)
 800709a:	4829      	ldr	r0, [pc, #164]	; (8007140 <_svfprintf_r+0x40c>)
 800709c:	4613      	mov	r3, r2
 800709e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80070a0:	2700      	movs	r7, #0
 80070a2:	2947      	cmp	r1, #71	; 0x47
 80070a4:	bfc8      	it	gt
 80070a6:	4603      	movgt	r3, r0
 80070a8:	f04f 0803 	mov.w	r8, #3
 80070ac:	9307      	str	r3, [sp, #28]
 80070ae:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 80070b2:	463e      	mov	r6, r7
 80070b4:	f000 bc24 	b.w	8007900 <_svfprintf_r+0xbcc>
 80070b8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80070bc:	4610      	mov	r0, r2
 80070be:	4619      	mov	r1, r3
 80070c0:	f7f9 fca4 	bl	8000a0c <__aeabi_dcmpun>
 80070c4:	4607      	mov	r7, r0
 80070c6:	b148      	cbz	r0, 80070dc <_svfprintf_r+0x3a8>
 80070c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80070ca:	4a1e      	ldr	r2, [pc, #120]	; (8007144 <_svfprintf_r+0x410>)
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	bfb8      	it	lt
 80070d0:	232d      	movlt	r3, #45	; 0x2d
 80070d2:	481d      	ldr	r0, [pc, #116]	; (8007148 <_svfprintf_r+0x414>)
 80070d4:	bfb8      	it	lt
 80070d6:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 80070da:	e7df      	b.n	800709c <_svfprintf_r+0x368>
 80070dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80070de:	f023 0320 	bic.w	r3, r3, #32
 80070e2:	2b41      	cmp	r3, #65	; 0x41
 80070e4:	930c      	str	r3, [sp, #48]	; 0x30
 80070e6:	d131      	bne.n	800714c <_svfprintf_r+0x418>
 80070e8:	2330      	movs	r3, #48	; 0x30
 80070ea:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80070ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80070f0:	f04a 0a02 	orr.w	sl, sl, #2
 80070f4:	2b61      	cmp	r3, #97	; 0x61
 80070f6:	bf0c      	ite	eq
 80070f8:	2378      	moveq	r3, #120	; 0x78
 80070fa:	2358      	movne	r3, #88	; 0x58
 80070fc:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 8007100:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8007104:	f340 81fa 	ble.w	80074fc <_svfprintf_r+0x7c8>
 8007108:	4648      	mov	r0, r9
 800710a:	f108 0101 	add.w	r1, r8, #1
 800710e:	f7ff fabd 	bl	800668c <_malloc_r>
 8007112:	9007      	str	r0, [sp, #28]
 8007114:	2800      	cmp	r0, #0
 8007116:	f040 81f4 	bne.w	8007502 <_svfprintf_r+0x7ce>
 800711a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800711e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007122:	f8ab 300c 	strh.w	r3, [fp, #12]
 8007126:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800712a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800712e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007130:	bf18      	it	ne
 8007132:	f04f 33ff 	movne.w	r3, #4294967295
 8007136:	e621      	b.n	8006d7c <_svfprintf_r+0x48>
 8007138:	7fefffff 	.word	0x7fefffff
 800713c:	0800e0c8 	.word	0x0800e0c8
 8007140:	0800e0cc 	.word	0x0800e0cc
 8007144:	0800e0d0 	.word	0x0800e0d0
 8007148:	0800e0d4 	.word	0x0800e0d4
 800714c:	f1b8 3fff 	cmp.w	r8, #4294967295
 8007150:	f000 81d9 	beq.w	8007506 <_svfprintf_r+0x7d2>
 8007154:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007156:	2b47      	cmp	r3, #71	; 0x47
 8007158:	d105      	bne.n	8007166 <_svfprintf_r+0x432>
 800715a:	f1b8 0f00 	cmp.w	r8, #0
 800715e:	d102      	bne.n	8007166 <_svfprintf_r+0x432>
 8007160:	4647      	mov	r7, r8
 8007162:	f04f 0801 	mov.w	r8, #1
 8007166:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 800716a:	9315      	str	r3, [sp, #84]	; 0x54
 800716c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800716e:	1e1d      	subs	r5, r3, #0
 8007170:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007172:	9308      	str	r3, [sp, #32]
 8007174:	bfb7      	itett	lt
 8007176:	462b      	movlt	r3, r5
 8007178:	2300      	movge	r3, #0
 800717a:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 800717e:	232d      	movlt	r3, #45	; 0x2d
 8007180:	931c      	str	r3, [sp, #112]	; 0x70
 8007182:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007184:	2b41      	cmp	r3, #65	; 0x41
 8007186:	f040 81d7 	bne.w	8007538 <_svfprintf_r+0x804>
 800718a:	aa20      	add	r2, sp, #128	; 0x80
 800718c:	4629      	mov	r1, r5
 800718e:	9808      	ldr	r0, [sp, #32]
 8007190:	f004 fa40 	bl	800b614 <frexp>
 8007194:	2200      	movs	r2, #0
 8007196:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800719a:	f7f9 f99d 	bl	80004d8 <__aeabi_dmul>
 800719e:	4602      	mov	r2, r0
 80071a0:	460b      	mov	r3, r1
 80071a2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80071a6:	2200      	movs	r2, #0
 80071a8:	2300      	movs	r3, #0
 80071aa:	f7f9 fbfd 	bl	80009a8 <__aeabi_dcmpeq>
 80071ae:	b108      	cbz	r0, 80071b4 <_svfprintf_r+0x480>
 80071b0:	2301      	movs	r3, #1
 80071b2:	9320      	str	r3, [sp, #128]	; 0x80
 80071b4:	4eb4      	ldr	r6, [pc, #720]	; (8007488 <_svfprintf_r+0x754>)
 80071b6:	4bb5      	ldr	r3, [pc, #724]	; (800748c <_svfprintf_r+0x758>)
 80071b8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80071ba:	9d07      	ldr	r5, [sp, #28]
 80071bc:	2a61      	cmp	r2, #97	; 0x61
 80071be:	bf18      	it	ne
 80071c0:	461e      	movne	r6, r3
 80071c2:	9617      	str	r6, [sp, #92]	; 0x5c
 80071c4:	f108 36ff 	add.w	r6, r8, #4294967295
 80071c8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80071cc:	2200      	movs	r2, #0
 80071ce:	4bb0      	ldr	r3, [pc, #704]	; (8007490 <_svfprintf_r+0x75c>)
 80071d0:	f7f9 f982 	bl	80004d8 <__aeabi_dmul>
 80071d4:	4602      	mov	r2, r0
 80071d6:	460b      	mov	r3, r1
 80071d8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80071dc:	f7f9 fc2c 	bl	8000a38 <__aeabi_d2iz>
 80071e0:	901d      	str	r0, [sp, #116]	; 0x74
 80071e2:	f7f9 f90f 	bl	8000404 <__aeabi_i2d>
 80071e6:	4602      	mov	r2, r0
 80071e8:	460b      	mov	r3, r1
 80071ea:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80071ee:	f7f8 ffbb 	bl	8000168 <__aeabi_dsub>
 80071f2:	4602      	mov	r2, r0
 80071f4:	460b      	mov	r3, r1
 80071f6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80071fa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80071fc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80071fe:	960d      	str	r6, [sp, #52]	; 0x34
 8007200:	5c9b      	ldrb	r3, [r3, r2]
 8007202:	f805 3b01 	strb.w	r3, [r5], #1
 8007206:	1c73      	adds	r3, r6, #1
 8007208:	d006      	beq.n	8007218 <_svfprintf_r+0x4e4>
 800720a:	2200      	movs	r2, #0
 800720c:	2300      	movs	r3, #0
 800720e:	3e01      	subs	r6, #1
 8007210:	f7f9 fbca 	bl	80009a8 <__aeabi_dcmpeq>
 8007214:	2800      	cmp	r0, #0
 8007216:	d0d7      	beq.n	80071c8 <_svfprintf_r+0x494>
 8007218:	2200      	movs	r2, #0
 800721a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800721e:	4b9d      	ldr	r3, [pc, #628]	; (8007494 <_svfprintf_r+0x760>)
 8007220:	f7f9 fbea 	bl	80009f8 <__aeabi_dcmpgt>
 8007224:	b960      	cbnz	r0, 8007240 <_svfprintf_r+0x50c>
 8007226:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800722a:	2200      	movs	r2, #0
 800722c:	4b99      	ldr	r3, [pc, #612]	; (8007494 <_svfprintf_r+0x760>)
 800722e:	f7f9 fbbb 	bl	80009a8 <__aeabi_dcmpeq>
 8007232:	2800      	cmp	r0, #0
 8007234:	f000 817b 	beq.w	800752e <_svfprintf_r+0x7fa>
 8007238:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800723a:	07d8      	lsls	r0, r3, #31
 800723c:	f140 8177 	bpl.w	800752e <_svfprintf_r+0x7fa>
 8007240:	2030      	movs	r0, #48	; 0x30
 8007242:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007244:	9524      	str	r5, [sp, #144]	; 0x90
 8007246:	7bd9      	ldrb	r1, [r3, #15]
 8007248:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800724a:	1e53      	subs	r3, r2, #1
 800724c:	9324      	str	r3, [sp, #144]	; 0x90
 800724e:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8007252:	428b      	cmp	r3, r1
 8007254:	f000 815a 	beq.w	800750c <_svfprintf_r+0x7d8>
 8007258:	2b39      	cmp	r3, #57	; 0x39
 800725a:	bf0b      	itete	eq
 800725c:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 800725e:	3301      	addne	r3, #1
 8007260:	7a9b      	ldrbeq	r3, [r3, #10]
 8007262:	b2db      	uxtbne	r3, r3
 8007264:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007268:	9b07      	ldr	r3, [sp, #28]
 800726a:	1aeb      	subs	r3, r5, r3
 800726c:	9308      	str	r3, [sp, #32]
 800726e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007270:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007272:	2b47      	cmp	r3, #71	; 0x47
 8007274:	f040 81ad 	bne.w	80075d2 <_svfprintf_r+0x89e>
 8007278:	1ce9      	adds	r1, r5, #3
 800727a:	db02      	blt.n	8007282 <_svfprintf_r+0x54e>
 800727c:	45a8      	cmp	r8, r5
 800727e:	f280 81cf 	bge.w	8007620 <_svfprintf_r+0x8ec>
 8007282:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007284:	3b02      	subs	r3, #2
 8007286:	930b      	str	r3, [sp, #44]	; 0x2c
 8007288:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800728a:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 800728e:	f021 0120 	bic.w	r1, r1, #32
 8007292:	2941      	cmp	r1, #65	; 0x41
 8007294:	bf08      	it	eq
 8007296:	320f      	addeq	r2, #15
 8007298:	f105 33ff 	add.w	r3, r5, #4294967295
 800729c:	bf06      	itte	eq
 800729e:	b2d2      	uxtbeq	r2, r2
 80072a0:	2101      	moveq	r1, #1
 80072a2:	2100      	movne	r1, #0
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 80072aa:	bfb4      	ite	lt
 80072ac:	222d      	movlt	r2, #45	; 0x2d
 80072ae:	222b      	movge	r2, #43	; 0x2b
 80072b0:	9320      	str	r3, [sp, #128]	; 0x80
 80072b2:	bfb8      	it	lt
 80072b4:	f1c5 0301 	rsblt	r3, r5, #1
 80072b8:	2b09      	cmp	r3, #9
 80072ba:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 80072be:	f340 819e 	ble.w	80075fe <_svfprintf_r+0x8ca>
 80072c2:	260a      	movs	r6, #10
 80072c4:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 80072c8:	fb93 f5f6 	sdiv	r5, r3, r6
 80072cc:	4611      	mov	r1, r2
 80072ce:	fb06 3015 	mls	r0, r6, r5, r3
 80072d2:	3030      	adds	r0, #48	; 0x30
 80072d4:	f801 0c01 	strb.w	r0, [r1, #-1]
 80072d8:	4618      	mov	r0, r3
 80072da:	2863      	cmp	r0, #99	; 0x63
 80072dc:	462b      	mov	r3, r5
 80072de:	f102 32ff 	add.w	r2, r2, #4294967295
 80072e2:	dcf1      	bgt.n	80072c8 <_svfprintf_r+0x594>
 80072e4:	3330      	adds	r3, #48	; 0x30
 80072e6:	1e88      	subs	r0, r1, #2
 80072e8:	f802 3c01 	strb.w	r3, [r2, #-1]
 80072ec:	4603      	mov	r3, r0
 80072ee:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80072f2:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 80072f6:	42ab      	cmp	r3, r5
 80072f8:	f0c0 817c 	bcc.w	80075f4 <_svfprintf_r+0x8c0>
 80072fc:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8007300:	1a52      	subs	r2, r2, r1
 8007302:	42a8      	cmp	r0, r5
 8007304:	bf88      	it	hi
 8007306:	2200      	movhi	r2, #0
 8007308:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 800730c:	441a      	add	r2, r3
 800730e:	ab22      	add	r3, sp, #136	; 0x88
 8007310:	1ad3      	subs	r3, r2, r3
 8007312:	9a08      	ldr	r2, [sp, #32]
 8007314:	931a      	str	r3, [sp, #104]	; 0x68
 8007316:	2a01      	cmp	r2, #1
 8007318:	eb03 0802 	add.w	r8, r3, r2
 800731c:	dc02      	bgt.n	8007324 <_svfprintf_r+0x5f0>
 800731e:	f01a 0f01 	tst.w	sl, #1
 8007322:	d001      	beq.n	8007328 <_svfprintf_r+0x5f4>
 8007324:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007326:	4498      	add	r8, r3
 8007328:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 800732c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007330:	9315      	str	r3, [sp, #84]	; 0x54
 8007332:	2300      	movs	r3, #0
 8007334:	461d      	mov	r5, r3
 8007336:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800733a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800733c:	b113      	cbz	r3, 8007344 <_svfprintf_r+0x610>
 800733e:	232d      	movs	r3, #45	; 0x2d
 8007340:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007344:	2600      	movs	r6, #0
 8007346:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 800734a:	4546      	cmp	r6, r8
 800734c:	4633      	mov	r3, r6
 800734e:	bfb8      	it	lt
 8007350:	4643      	movlt	r3, r8
 8007352:	9315      	str	r3, [sp, #84]	; 0x54
 8007354:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007358:	b113      	cbz	r3, 8007360 <_svfprintf_r+0x62c>
 800735a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800735c:	3301      	adds	r3, #1
 800735e:	9315      	str	r3, [sp, #84]	; 0x54
 8007360:	f01a 0302 	ands.w	r3, sl, #2
 8007364:	931c      	str	r3, [sp, #112]	; 0x70
 8007366:	bf1e      	ittt	ne
 8007368:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 800736a:	3302      	addne	r3, #2
 800736c:	9315      	strne	r3, [sp, #84]	; 0x54
 800736e:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8007372:	931d      	str	r3, [sp, #116]	; 0x74
 8007374:	d121      	bne.n	80073ba <_svfprintf_r+0x686>
 8007376:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800737a:	1a9b      	subs	r3, r3, r2
 800737c:	2b00      	cmp	r3, #0
 800737e:	9317      	str	r3, [sp, #92]	; 0x5c
 8007380:	dd1b      	ble.n	80073ba <_svfprintf_r+0x686>
 8007382:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007386:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007388:	3301      	adds	r3, #1
 800738a:	2810      	cmp	r0, #16
 800738c:	4842      	ldr	r0, [pc, #264]	; (8007498 <_svfprintf_r+0x764>)
 800738e:	f104 0108 	add.w	r1, r4, #8
 8007392:	6020      	str	r0, [r4, #0]
 8007394:	f300 82e6 	bgt.w	8007964 <_svfprintf_r+0xc30>
 8007398:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800739a:	2b07      	cmp	r3, #7
 800739c:	4402      	add	r2, r0
 800739e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80073a2:	6060      	str	r0, [r4, #4]
 80073a4:	f340 82f3 	ble.w	800798e <_svfprintf_r+0xc5a>
 80073a8:	4659      	mov	r1, fp
 80073aa:	4648      	mov	r0, r9
 80073ac:	aa26      	add	r2, sp, #152	; 0x98
 80073ae:	f004 f9bb 	bl	800b728 <__ssprint_r>
 80073b2:	2800      	cmp	r0, #0
 80073b4:	f040 8636 	bne.w	8008024 <_svfprintf_r+0x12f0>
 80073b8:	ac29      	add	r4, sp, #164	; 0xa4
 80073ba:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80073be:	b173      	cbz	r3, 80073de <_svfprintf_r+0x6aa>
 80073c0:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 80073c4:	6023      	str	r3, [r4, #0]
 80073c6:	2301      	movs	r3, #1
 80073c8:	6063      	str	r3, [r4, #4]
 80073ca:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80073cc:	3301      	adds	r3, #1
 80073ce:	9328      	str	r3, [sp, #160]	; 0xa0
 80073d0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80073d2:	3301      	adds	r3, #1
 80073d4:	2b07      	cmp	r3, #7
 80073d6:	9327      	str	r3, [sp, #156]	; 0x9c
 80073d8:	f300 82db 	bgt.w	8007992 <_svfprintf_r+0xc5e>
 80073dc:	3408      	adds	r4, #8
 80073de:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80073e0:	b16b      	cbz	r3, 80073fe <_svfprintf_r+0x6ca>
 80073e2:	ab1f      	add	r3, sp, #124	; 0x7c
 80073e4:	6023      	str	r3, [r4, #0]
 80073e6:	2302      	movs	r3, #2
 80073e8:	6063      	str	r3, [r4, #4]
 80073ea:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80073ec:	3302      	adds	r3, #2
 80073ee:	9328      	str	r3, [sp, #160]	; 0xa0
 80073f0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80073f2:	3301      	adds	r3, #1
 80073f4:	2b07      	cmp	r3, #7
 80073f6:	9327      	str	r3, [sp, #156]	; 0x9c
 80073f8:	f300 82d5 	bgt.w	80079a6 <_svfprintf_r+0xc72>
 80073fc:	3408      	adds	r4, #8
 80073fe:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007400:	2b80      	cmp	r3, #128	; 0x80
 8007402:	d121      	bne.n	8007448 <_svfprintf_r+0x714>
 8007404:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8007408:	1a9b      	subs	r3, r3, r2
 800740a:	2b00      	cmp	r3, #0
 800740c:	9317      	str	r3, [sp, #92]	; 0x5c
 800740e:	dd1b      	ble.n	8007448 <_svfprintf_r+0x714>
 8007410:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007414:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007416:	3301      	adds	r3, #1
 8007418:	2810      	cmp	r0, #16
 800741a:	4820      	ldr	r0, [pc, #128]	; (800749c <_svfprintf_r+0x768>)
 800741c:	f104 0108 	add.w	r1, r4, #8
 8007420:	6020      	str	r0, [r4, #0]
 8007422:	f300 82ca 	bgt.w	80079ba <_svfprintf_r+0xc86>
 8007426:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007428:	2b07      	cmp	r3, #7
 800742a:	4402      	add	r2, r0
 800742c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007430:	6060      	str	r0, [r4, #4]
 8007432:	f340 82d7 	ble.w	80079e4 <_svfprintf_r+0xcb0>
 8007436:	4659      	mov	r1, fp
 8007438:	4648      	mov	r0, r9
 800743a:	aa26      	add	r2, sp, #152	; 0x98
 800743c:	f004 f974 	bl	800b728 <__ssprint_r>
 8007440:	2800      	cmp	r0, #0
 8007442:	f040 85ef 	bne.w	8008024 <_svfprintf_r+0x12f0>
 8007446:	ac29      	add	r4, sp, #164	; 0xa4
 8007448:	eba6 0608 	sub.w	r6, r6, r8
 800744c:	2e00      	cmp	r6, #0
 800744e:	dd27      	ble.n	80074a0 <_svfprintf_r+0x76c>
 8007450:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007454:	4811      	ldr	r0, [pc, #68]	; (800749c <_svfprintf_r+0x768>)
 8007456:	2e10      	cmp	r6, #16
 8007458:	f103 0301 	add.w	r3, r3, #1
 800745c:	f104 0108 	add.w	r1, r4, #8
 8007460:	6020      	str	r0, [r4, #0]
 8007462:	f300 82c1 	bgt.w	80079e8 <_svfprintf_r+0xcb4>
 8007466:	6066      	str	r6, [r4, #4]
 8007468:	2b07      	cmp	r3, #7
 800746a:	4416      	add	r6, r2
 800746c:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8007470:	f340 82cd 	ble.w	8007a0e <_svfprintf_r+0xcda>
 8007474:	4659      	mov	r1, fp
 8007476:	4648      	mov	r0, r9
 8007478:	aa26      	add	r2, sp, #152	; 0x98
 800747a:	f004 f955 	bl	800b728 <__ssprint_r>
 800747e:	2800      	cmp	r0, #0
 8007480:	f040 85d0 	bne.w	8008024 <_svfprintf_r+0x12f0>
 8007484:	ac29      	add	r4, sp, #164	; 0xa4
 8007486:	e00b      	b.n	80074a0 <_svfprintf_r+0x76c>
 8007488:	0800e0d8 	.word	0x0800e0d8
 800748c:	0800e0e9 	.word	0x0800e0e9
 8007490:	40300000 	.word	0x40300000
 8007494:	3fe00000 	.word	0x3fe00000
 8007498:	0800e0fc 	.word	0x0800e0fc
 800749c:	0800e10c 	.word	0x0800e10c
 80074a0:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80074a4:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 80074a6:	f040 82b9 	bne.w	8007a1c <_svfprintf_r+0xce8>
 80074aa:	9b07      	ldr	r3, [sp, #28]
 80074ac:	4446      	add	r6, r8
 80074ae:	e9c4 3800 	strd	r3, r8, [r4]
 80074b2:	9628      	str	r6, [sp, #160]	; 0xa0
 80074b4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80074b6:	3301      	adds	r3, #1
 80074b8:	2b07      	cmp	r3, #7
 80074ba:	9327      	str	r3, [sp, #156]	; 0x9c
 80074bc:	f300 82f4 	bgt.w	8007aa8 <_svfprintf_r+0xd74>
 80074c0:	3408      	adds	r4, #8
 80074c2:	f01a 0f04 	tst.w	sl, #4
 80074c6:	f040 858e 	bne.w	8007fe6 <_svfprintf_r+0x12b2>
 80074ca:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 80074ce:	9915      	ldr	r1, [sp, #84]	; 0x54
 80074d0:	428a      	cmp	r2, r1
 80074d2:	bfac      	ite	ge
 80074d4:	189b      	addge	r3, r3, r2
 80074d6:	185b      	addlt	r3, r3, r1
 80074d8:	9313      	str	r3, [sp, #76]	; 0x4c
 80074da:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80074dc:	b13b      	cbz	r3, 80074ee <_svfprintf_r+0x7ba>
 80074de:	4659      	mov	r1, fp
 80074e0:	4648      	mov	r0, r9
 80074e2:	aa26      	add	r2, sp, #152	; 0x98
 80074e4:	f004 f920 	bl	800b728 <__ssprint_r>
 80074e8:	2800      	cmp	r0, #0
 80074ea:	f040 859b 	bne.w	8008024 <_svfprintf_r+0x12f0>
 80074ee:	2300      	movs	r3, #0
 80074f0:	9327      	str	r3, [sp, #156]	; 0x9c
 80074f2:	2f00      	cmp	r7, #0
 80074f4:	f040 85b2 	bne.w	800805c <_svfprintf_r+0x1328>
 80074f8:	ac29      	add	r4, sp, #164	; 0xa4
 80074fa:	e0e3      	b.n	80076c4 <_svfprintf_r+0x990>
 80074fc:	ab39      	add	r3, sp, #228	; 0xe4
 80074fe:	9307      	str	r3, [sp, #28]
 8007500:	e631      	b.n	8007166 <_svfprintf_r+0x432>
 8007502:	9f07      	ldr	r7, [sp, #28]
 8007504:	e62f      	b.n	8007166 <_svfprintf_r+0x432>
 8007506:	f04f 0806 	mov.w	r8, #6
 800750a:	e62c      	b.n	8007166 <_svfprintf_r+0x432>
 800750c:	f802 0c01 	strb.w	r0, [r2, #-1]
 8007510:	e69a      	b.n	8007248 <_svfprintf_r+0x514>
 8007512:	f803 0b01 	strb.w	r0, [r3], #1
 8007516:	1aca      	subs	r2, r1, r3
 8007518:	2a00      	cmp	r2, #0
 800751a:	dafa      	bge.n	8007512 <_svfprintf_r+0x7de>
 800751c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800751e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007520:	3201      	adds	r2, #1
 8007522:	f103 0301 	add.w	r3, r3, #1
 8007526:	bfb8      	it	lt
 8007528:	2300      	movlt	r3, #0
 800752a:	441d      	add	r5, r3
 800752c:	e69c      	b.n	8007268 <_svfprintf_r+0x534>
 800752e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007530:	462b      	mov	r3, r5
 8007532:	2030      	movs	r0, #48	; 0x30
 8007534:	18a9      	adds	r1, r5, r2
 8007536:	e7ee      	b.n	8007516 <_svfprintf_r+0x7e2>
 8007538:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800753a:	2b46      	cmp	r3, #70	; 0x46
 800753c:	d005      	beq.n	800754a <_svfprintf_r+0x816>
 800753e:	2b45      	cmp	r3, #69	; 0x45
 8007540:	d11b      	bne.n	800757a <_svfprintf_r+0x846>
 8007542:	f108 0601 	add.w	r6, r8, #1
 8007546:	2302      	movs	r3, #2
 8007548:	e001      	b.n	800754e <_svfprintf_r+0x81a>
 800754a:	4646      	mov	r6, r8
 800754c:	2303      	movs	r3, #3
 800754e:	aa24      	add	r2, sp, #144	; 0x90
 8007550:	9204      	str	r2, [sp, #16]
 8007552:	aa21      	add	r2, sp, #132	; 0x84
 8007554:	9203      	str	r2, [sp, #12]
 8007556:	aa20      	add	r2, sp, #128	; 0x80
 8007558:	e9cd 6201 	strd	r6, r2, [sp, #4]
 800755c:	9300      	str	r3, [sp, #0]
 800755e:	4648      	mov	r0, r9
 8007560:	462b      	mov	r3, r5
 8007562:	9a08      	ldr	r2, [sp, #32]
 8007564:	f002 f95c 	bl	8009820 <_dtoa_r>
 8007568:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800756a:	9007      	str	r0, [sp, #28]
 800756c:	2b47      	cmp	r3, #71	; 0x47
 800756e:	d106      	bne.n	800757e <_svfprintf_r+0x84a>
 8007570:	f01a 0f01 	tst.w	sl, #1
 8007574:	d103      	bne.n	800757e <_svfprintf_r+0x84a>
 8007576:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8007578:	e676      	b.n	8007268 <_svfprintf_r+0x534>
 800757a:	4646      	mov	r6, r8
 800757c:	e7e3      	b.n	8007546 <_svfprintf_r+0x812>
 800757e:	9b07      	ldr	r3, [sp, #28]
 8007580:	4433      	add	r3, r6
 8007582:	930d      	str	r3, [sp, #52]	; 0x34
 8007584:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007586:	2b46      	cmp	r3, #70	; 0x46
 8007588:	d111      	bne.n	80075ae <_svfprintf_r+0x87a>
 800758a:	9b07      	ldr	r3, [sp, #28]
 800758c:	781b      	ldrb	r3, [r3, #0]
 800758e:	2b30      	cmp	r3, #48	; 0x30
 8007590:	d109      	bne.n	80075a6 <_svfprintf_r+0x872>
 8007592:	2200      	movs	r2, #0
 8007594:	2300      	movs	r3, #0
 8007596:	4629      	mov	r1, r5
 8007598:	9808      	ldr	r0, [sp, #32]
 800759a:	f7f9 fa05 	bl	80009a8 <__aeabi_dcmpeq>
 800759e:	b910      	cbnz	r0, 80075a6 <_svfprintf_r+0x872>
 80075a0:	f1c6 0601 	rsb	r6, r6, #1
 80075a4:	9620      	str	r6, [sp, #128]	; 0x80
 80075a6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80075a8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80075aa:	441a      	add	r2, r3
 80075ac:	920d      	str	r2, [sp, #52]	; 0x34
 80075ae:	2200      	movs	r2, #0
 80075b0:	2300      	movs	r3, #0
 80075b2:	4629      	mov	r1, r5
 80075b4:	9808      	ldr	r0, [sp, #32]
 80075b6:	f7f9 f9f7 	bl	80009a8 <__aeabi_dcmpeq>
 80075ba:	b108      	cbz	r0, 80075c0 <_svfprintf_r+0x88c>
 80075bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80075be:	9324      	str	r3, [sp, #144]	; 0x90
 80075c0:	2230      	movs	r2, #48	; 0x30
 80075c2:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80075c4:	990d      	ldr	r1, [sp, #52]	; 0x34
 80075c6:	4299      	cmp	r1, r3
 80075c8:	d9d5      	bls.n	8007576 <_svfprintf_r+0x842>
 80075ca:	1c59      	adds	r1, r3, #1
 80075cc:	9124      	str	r1, [sp, #144]	; 0x90
 80075ce:	701a      	strb	r2, [r3, #0]
 80075d0:	e7f7      	b.n	80075c2 <_svfprintf_r+0x88e>
 80075d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80075d4:	2b46      	cmp	r3, #70	; 0x46
 80075d6:	f47f ae57 	bne.w	8007288 <_svfprintf_r+0x554>
 80075da:	f00a 0301 	and.w	r3, sl, #1
 80075de:	2d00      	cmp	r5, #0
 80075e0:	ea43 0308 	orr.w	r3, r3, r8
 80075e4:	dd18      	ble.n	8007618 <_svfprintf_r+0x8e4>
 80075e6:	b383      	cbz	r3, 800764a <_svfprintf_r+0x916>
 80075e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80075ea:	18eb      	adds	r3, r5, r3
 80075ec:	4498      	add	r8, r3
 80075ee:	2366      	movs	r3, #102	; 0x66
 80075f0:	930b      	str	r3, [sp, #44]	; 0x2c
 80075f2:	e030      	b.n	8007656 <_svfprintf_r+0x922>
 80075f4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80075f8:	f802 6b01 	strb.w	r6, [r2], #1
 80075fc:	e67b      	b.n	80072f6 <_svfprintf_r+0x5c2>
 80075fe:	b941      	cbnz	r1, 8007612 <_svfprintf_r+0x8de>
 8007600:	2230      	movs	r2, #48	; 0x30
 8007602:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8007606:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 800760a:	3330      	adds	r3, #48	; 0x30
 800760c:	f802 3b01 	strb.w	r3, [r2], #1
 8007610:	e67d      	b.n	800730e <_svfprintf_r+0x5da>
 8007612:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8007616:	e7f8      	b.n	800760a <_svfprintf_r+0x8d6>
 8007618:	b1cb      	cbz	r3, 800764e <_svfprintf_r+0x91a>
 800761a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800761c:	3301      	adds	r3, #1
 800761e:	e7e5      	b.n	80075ec <_svfprintf_r+0x8b8>
 8007620:	9b08      	ldr	r3, [sp, #32]
 8007622:	429d      	cmp	r5, r3
 8007624:	db07      	blt.n	8007636 <_svfprintf_r+0x902>
 8007626:	f01a 0f01 	tst.w	sl, #1
 800762a:	d029      	beq.n	8007680 <_svfprintf_r+0x94c>
 800762c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800762e:	eb05 0803 	add.w	r8, r5, r3
 8007632:	2367      	movs	r3, #103	; 0x67
 8007634:	e7dc      	b.n	80075f0 <_svfprintf_r+0x8bc>
 8007636:	9b08      	ldr	r3, [sp, #32]
 8007638:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800763a:	2d00      	cmp	r5, #0
 800763c:	eb03 0802 	add.w	r8, r3, r2
 8007640:	dcf7      	bgt.n	8007632 <_svfprintf_r+0x8fe>
 8007642:	f1c5 0301 	rsb	r3, r5, #1
 8007646:	4498      	add	r8, r3
 8007648:	e7f3      	b.n	8007632 <_svfprintf_r+0x8fe>
 800764a:	46a8      	mov	r8, r5
 800764c:	e7cf      	b.n	80075ee <_svfprintf_r+0x8ba>
 800764e:	2366      	movs	r3, #102	; 0x66
 8007650:	f04f 0801 	mov.w	r8, #1
 8007654:	930b      	str	r3, [sp, #44]	; 0x2c
 8007656:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 800765a:	930d      	str	r3, [sp, #52]	; 0x34
 800765c:	d023      	beq.n	80076a6 <_svfprintf_r+0x972>
 800765e:	2300      	movs	r3, #0
 8007660:	2d00      	cmp	r5, #0
 8007662:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8007666:	f77f ae68 	ble.w	800733a <_svfprintf_r+0x606>
 800766a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800766c:	781b      	ldrb	r3, [r3, #0]
 800766e:	2bff      	cmp	r3, #255	; 0xff
 8007670:	d108      	bne.n	8007684 <_svfprintf_r+0x950>
 8007672:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007676:	4413      	add	r3, r2
 8007678:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800767a:	fb02 8803 	mla	r8, r2, r3, r8
 800767e:	e65c      	b.n	800733a <_svfprintf_r+0x606>
 8007680:	46a8      	mov	r8, r5
 8007682:	e7d6      	b.n	8007632 <_svfprintf_r+0x8fe>
 8007684:	42ab      	cmp	r3, r5
 8007686:	daf4      	bge.n	8007672 <_svfprintf_r+0x93e>
 8007688:	1aed      	subs	r5, r5, r3
 800768a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800768c:	785b      	ldrb	r3, [r3, #1]
 800768e:	b133      	cbz	r3, 800769e <_svfprintf_r+0x96a>
 8007690:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007692:	3301      	adds	r3, #1
 8007694:	930d      	str	r3, [sp, #52]	; 0x34
 8007696:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007698:	3301      	adds	r3, #1
 800769a:	930e      	str	r3, [sp, #56]	; 0x38
 800769c:	e7e5      	b.n	800766a <_svfprintf_r+0x936>
 800769e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80076a0:	3301      	adds	r3, #1
 80076a2:	930c      	str	r3, [sp, #48]	; 0x30
 80076a4:	e7e1      	b.n	800766a <_svfprintf_r+0x936>
 80076a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80076a8:	930c      	str	r3, [sp, #48]	; 0x30
 80076aa:	e646      	b.n	800733a <_svfprintf_r+0x606>
 80076ac:	4632      	mov	r2, r6
 80076ae:	f852 3b04 	ldr.w	r3, [r2], #4
 80076b2:	f01a 0f20 	tst.w	sl, #32
 80076b6:	920a      	str	r2, [sp, #40]	; 0x28
 80076b8:	d009      	beq.n	80076ce <_svfprintf_r+0x99a>
 80076ba:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80076bc:	4610      	mov	r0, r2
 80076be:	17d1      	asrs	r1, r2, #31
 80076c0:	e9c3 0100 	strd	r0, r1, [r3]
 80076c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80076c6:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80076c8:	9307      	str	r3, [sp, #28]
 80076ca:	f7ff bb6f 	b.w	8006dac <_svfprintf_r+0x78>
 80076ce:	f01a 0f10 	tst.w	sl, #16
 80076d2:	d002      	beq.n	80076da <_svfprintf_r+0x9a6>
 80076d4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80076d6:	601a      	str	r2, [r3, #0]
 80076d8:	e7f4      	b.n	80076c4 <_svfprintf_r+0x990>
 80076da:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80076de:	d002      	beq.n	80076e6 <_svfprintf_r+0x9b2>
 80076e0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80076e2:	801a      	strh	r2, [r3, #0]
 80076e4:	e7ee      	b.n	80076c4 <_svfprintf_r+0x990>
 80076e6:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80076ea:	d0f3      	beq.n	80076d4 <_svfprintf_r+0x9a0>
 80076ec:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80076ee:	701a      	strb	r2, [r3, #0]
 80076f0:	e7e8      	b.n	80076c4 <_svfprintf_r+0x990>
 80076f2:	f04a 0a10 	orr.w	sl, sl, #16
 80076f6:	f01a 0f20 	tst.w	sl, #32
 80076fa:	d01e      	beq.n	800773a <_svfprintf_r+0xa06>
 80076fc:	3607      	adds	r6, #7
 80076fe:	f026 0307 	bic.w	r3, r6, #7
 8007702:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007706:	930a      	str	r3, [sp, #40]	; 0x28
 8007708:	2300      	movs	r3, #0
 800770a:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800770e:	2200      	movs	r2, #0
 8007710:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8007714:	f1b8 3fff 	cmp.w	r8, #4294967295
 8007718:	f000 84b1 	beq.w	800807e <_svfprintf_r+0x134a>
 800771c:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8007720:	920c      	str	r2, [sp, #48]	; 0x30
 8007722:	ea56 0207 	orrs.w	r2, r6, r7
 8007726:	f040 84b0 	bne.w	800808a <_svfprintf_r+0x1356>
 800772a:	f1b8 0f00 	cmp.w	r8, #0
 800772e:	f000 8103 	beq.w	8007938 <_svfprintf_r+0xc04>
 8007732:	2b01      	cmp	r3, #1
 8007734:	f040 84ac 	bne.w	8008090 <_svfprintf_r+0x135c>
 8007738:	e098      	b.n	800786c <_svfprintf_r+0xb38>
 800773a:	1d33      	adds	r3, r6, #4
 800773c:	f01a 0f10 	tst.w	sl, #16
 8007740:	930a      	str	r3, [sp, #40]	; 0x28
 8007742:	d001      	beq.n	8007748 <_svfprintf_r+0xa14>
 8007744:	6836      	ldr	r6, [r6, #0]
 8007746:	e003      	b.n	8007750 <_svfprintf_r+0xa1c>
 8007748:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800774c:	d002      	beq.n	8007754 <_svfprintf_r+0xa20>
 800774e:	8836      	ldrh	r6, [r6, #0]
 8007750:	2700      	movs	r7, #0
 8007752:	e7d9      	b.n	8007708 <_svfprintf_r+0x9d4>
 8007754:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8007758:	d0f4      	beq.n	8007744 <_svfprintf_r+0xa10>
 800775a:	7836      	ldrb	r6, [r6, #0]
 800775c:	e7f8      	b.n	8007750 <_svfprintf_r+0xa1c>
 800775e:	4633      	mov	r3, r6
 8007760:	f853 6b04 	ldr.w	r6, [r3], #4
 8007764:	2278      	movs	r2, #120	; 0x78
 8007766:	930a      	str	r3, [sp, #40]	; 0x28
 8007768:	f647 0330 	movw	r3, #30768	; 0x7830
 800776c:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8007770:	4ba8      	ldr	r3, [pc, #672]	; (8007a14 <_svfprintf_r+0xce0>)
 8007772:	2700      	movs	r7, #0
 8007774:	931b      	str	r3, [sp, #108]	; 0x6c
 8007776:	f04a 0a02 	orr.w	sl, sl, #2
 800777a:	2302      	movs	r3, #2
 800777c:	920b      	str	r2, [sp, #44]	; 0x2c
 800777e:	e7c6      	b.n	800770e <_svfprintf_r+0x9da>
 8007780:	4632      	mov	r2, r6
 8007782:	2500      	movs	r5, #0
 8007784:	f852 3b04 	ldr.w	r3, [r2], #4
 8007788:	f1b8 3fff 	cmp.w	r8, #4294967295
 800778c:	9307      	str	r3, [sp, #28]
 800778e:	920a      	str	r2, [sp, #40]	; 0x28
 8007790:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8007794:	d010      	beq.n	80077b8 <_svfprintf_r+0xa84>
 8007796:	4642      	mov	r2, r8
 8007798:	4629      	mov	r1, r5
 800779a:	9807      	ldr	r0, [sp, #28]
 800779c:	f003 fa26 	bl	800abec <memchr>
 80077a0:	4607      	mov	r7, r0
 80077a2:	2800      	cmp	r0, #0
 80077a4:	f43f ac85 	beq.w	80070b2 <_svfprintf_r+0x37e>
 80077a8:	9b07      	ldr	r3, [sp, #28]
 80077aa:	462f      	mov	r7, r5
 80077ac:	462e      	mov	r6, r5
 80077ae:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 80077b2:	eba0 0803 	sub.w	r8, r0, r3
 80077b6:	e5c8      	b.n	800734a <_svfprintf_r+0x616>
 80077b8:	9807      	ldr	r0, [sp, #28]
 80077ba:	f7f8 fcc9 	bl	8000150 <strlen>
 80077be:	462f      	mov	r7, r5
 80077c0:	4680      	mov	r8, r0
 80077c2:	e476      	b.n	80070b2 <_svfprintf_r+0x37e>
 80077c4:	f04a 0a10 	orr.w	sl, sl, #16
 80077c8:	f01a 0f20 	tst.w	sl, #32
 80077cc:	d007      	beq.n	80077de <_svfprintf_r+0xaaa>
 80077ce:	3607      	adds	r6, #7
 80077d0:	f026 0307 	bic.w	r3, r6, #7
 80077d4:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80077d8:	930a      	str	r3, [sp, #40]	; 0x28
 80077da:	2301      	movs	r3, #1
 80077dc:	e797      	b.n	800770e <_svfprintf_r+0x9da>
 80077de:	1d33      	adds	r3, r6, #4
 80077e0:	f01a 0f10 	tst.w	sl, #16
 80077e4:	930a      	str	r3, [sp, #40]	; 0x28
 80077e6:	d001      	beq.n	80077ec <_svfprintf_r+0xab8>
 80077e8:	6836      	ldr	r6, [r6, #0]
 80077ea:	e003      	b.n	80077f4 <_svfprintf_r+0xac0>
 80077ec:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80077f0:	d002      	beq.n	80077f8 <_svfprintf_r+0xac4>
 80077f2:	8836      	ldrh	r6, [r6, #0]
 80077f4:	2700      	movs	r7, #0
 80077f6:	e7f0      	b.n	80077da <_svfprintf_r+0xaa6>
 80077f8:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80077fc:	d0f4      	beq.n	80077e8 <_svfprintf_r+0xab4>
 80077fe:	7836      	ldrb	r6, [r6, #0]
 8007800:	e7f8      	b.n	80077f4 <_svfprintf_r+0xac0>
 8007802:	4b85      	ldr	r3, [pc, #532]	; (8007a18 <_svfprintf_r+0xce4>)
 8007804:	f01a 0f20 	tst.w	sl, #32
 8007808:	931b      	str	r3, [sp, #108]	; 0x6c
 800780a:	d019      	beq.n	8007840 <_svfprintf_r+0xb0c>
 800780c:	3607      	adds	r6, #7
 800780e:	f026 0307 	bic.w	r3, r6, #7
 8007812:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007816:	930a      	str	r3, [sp, #40]	; 0x28
 8007818:	f01a 0f01 	tst.w	sl, #1
 800781c:	d00a      	beq.n	8007834 <_svfprintf_r+0xb00>
 800781e:	ea56 0307 	orrs.w	r3, r6, r7
 8007822:	d007      	beq.n	8007834 <_svfprintf_r+0xb00>
 8007824:	2330      	movs	r3, #48	; 0x30
 8007826:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800782a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800782c:	f04a 0a02 	orr.w	sl, sl, #2
 8007830:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8007834:	2302      	movs	r3, #2
 8007836:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800783a:	e768      	b.n	800770e <_svfprintf_r+0x9da>
 800783c:	4b75      	ldr	r3, [pc, #468]	; (8007a14 <_svfprintf_r+0xce0>)
 800783e:	e7e1      	b.n	8007804 <_svfprintf_r+0xad0>
 8007840:	1d33      	adds	r3, r6, #4
 8007842:	f01a 0f10 	tst.w	sl, #16
 8007846:	930a      	str	r3, [sp, #40]	; 0x28
 8007848:	d001      	beq.n	800784e <_svfprintf_r+0xb1a>
 800784a:	6836      	ldr	r6, [r6, #0]
 800784c:	e003      	b.n	8007856 <_svfprintf_r+0xb22>
 800784e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8007852:	d002      	beq.n	800785a <_svfprintf_r+0xb26>
 8007854:	8836      	ldrh	r6, [r6, #0]
 8007856:	2700      	movs	r7, #0
 8007858:	e7de      	b.n	8007818 <_svfprintf_r+0xae4>
 800785a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800785e:	d0f4      	beq.n	800784a <_svfprintf_r+0xb16>
 8007860:	7836      	ldrb	r6, [r6, #0]
 8007862:	e7f8      	b.n	8007856 <_svfprintf_r+0xb22>
 8007864:	2f00      	cmp	r7, #0
 8007866:	bf08      	it	eq
 8007868:	2e0a      	cmpeq	r6, #10
 800786a:	d206      	bcs.n	800787a <_svfprintf_r+0xb46>
 800786c:	3630      	adds	r6, #48	; 0x30
 800786e:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8007872:	f20d 1347 	addw	r3, sp, #327	; 0x147
 8007876:	f000 bc2d 	b.w	80080d4 <_svfprintf_r+0x13a0>
 800787a:	2300      	movs	r3, #0
 800787c:	9308      	str	r3, [sp, #32]
 800787e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007880:	ad52      	add	r5, sp, #328	; 0x148
 8007882:	f403 6a80 	and.w	sl, r3, #1024	; 0x400
 8007886:	1e6b      	subs	r3, r5, #1
 8007888:	9307      	str	r3, [sp, #28]
 800788a:	220a      	movs	r2, #10
 800788c:	2300      	movs	r3, #0
 800788e:	4630      	mov	r0, r6
 8007890:	4639      	mov	r1, r7
 8007892:	f7f9 f949 	bl	8000b28 <__aeabi_uldivmod>
 8007896:	9b08      	ldr	r3, [sp, #32]
 8007898:	3230      	adds	r2, #48	; 0x30
 800789a:	3301      	adds	r3, #1
 800789c:	f805 2c01 	strb.w	r2, [r5, #-1]
 80078a0:	9308      	str	r3, [sp, #32]
 80078a2:	f1ba 0f00 	cmp.w	sl, #0
 80078a6:	d019      	beq.n	80078dc <_svfprintf_r+0xba8>
 80078a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80078aa:	9a08      	ldr	r2, [sp, #32]
 80078ac:	781b      	ldrb	r3, [r3, #0]
 80078ae:	429a      	cmp	r2, r3
 80078b0:	d114      	bne.n	80078dc <_svfprintf_r+0xba8>
 80078b2:	2aff      	cmp	r2, #255	; 0xff
 80078b4:	d012      	beq.n	80078dc <_svfprintf_r+0xba8>
 80078b6:	2f00      	cmp	r7, #0
 80078b8:	bf08      	it	eq
 80078ba:	2e0a      	cmpeq	r6, #10
 80078bc:	d30e      	bcc.n	80078dc <_svfprintf_r+0xba8>
 80078be:	9b07      	ldr	r3, [sp, #28]
 80078c0:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80078c2:	9919      	ldr	r1, [sp, #100]	; 0x64
 80078c4:	1a9b      	subs	r3, r3, r2
 80078c6:	4618      	mov	r0, r3
 80078c8:	9307      	str	r3, [sp, #28]
 80078ca:	f003 ff1a 	bl	800b702 <strncpy>
 80078ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80078d0:	785d      	ldrb	r5, [r3, #1]
 80078d2:	b1ed      	cbz	r5, 8007910 <_svfprintf_r+0xbdc>
 80078d4:	3301      	adds	r3, #1
 80078d6:	930e      	str	r3, [sp, #56]	; 0x38
 80078d8:	2300      	movs	r3, #0
 80078da:	9308      	str	r3, [sp, #32]
 80078dc:	220a      	movs	r2, #10
 80078de:	2300      	movs	r3, #0
 80078e0:	4630      	mov	r0, r6
 80078e2:	4639      	mov	r1, r7
 80078e4:	f7f9 f920 	bl	8000b28 <__aeabi_uldivmod>
 80078e8:	2f00      	cmp	r7, #0
 80078ea:	bf08      	it	eq
 80078ec:	2e0a      	cmpeq	r6, #10
 80078ee:	d20b      	bcs.n	8007908 <_svfprintf_r+0xbd4>
 80078f0:	2700      	movs	r7, #0
 80078f2:	9b07      	ldr	r3, [sp, #28]
 80078f4:	aa52      	add	r2, sp, #328	; 0x148
 80078f6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80078fa:	4646      	mov	r6, r8
 80078fc:	eba2 0803 	sub.w	r8, r2, r3
 8007900:	463d      	mov	r5, r7
 8007902:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 8007906:	e520      	b.n	800734a <_svfprintf_r+0x616>
 8007908:	4606      	mov	r6, r0
 800790a:	460f      	mov	r7, r1
 800790c:	9d07      	ldr	r5, [sp, #28]
 800790e:	e7ba      	b.n	8007886 <_svfprintf_r+0xb52>
 8007910:	9508      	str	r5, [sp, #32]
 8007912:	e7e3      	b.n	80078dc <_svfprintf_r+0xba8>
 8007914:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8007916:	f006 030f 	and.w	r3, r6, #15
 800791a:	5cd3      	ldrb	r3, [r2, r3]
 800791c:	9a07      	ldr	r2, [sp, #28]
 800791e:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8007922:	0933      	lsrs	r3, r6, #4
 8007924:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8007928:	9207      	str	r2, [sp, #28]
 800792a:	093a      	lsrs	r2, r7, #4
 800792c:	461e      	mov	r6, r3
 800792e:	4617      	mov	r7, r2
 8007930:	ea56 0307 	orrs.w	r3, r6, r7
 8007934:	d1ee      	bne.n	8007914 <_svfprintf_r+0xbe0>
 8007936:	e7db      	b.n	80078f0 <_svfprintf_r+0xbbc>
 8007938:	b933      	cbnz	r3, 8007948 <_svfprintf_r+0xc14>
 800793a:	f01a 0f01 	tst.w	sl, #1
 800793e:	d003      	beq.n	8007948 <_svfprintf_r+0xc14>
 8007940:	2330      	movs	r3, #48	; 0x30
 8007942:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8007946:	e794      	b.n	8007872 <_svfprintf_r+0xb3e>
 8007948:	ab52      	add	r3, sp, #328	; 0x148
 800794a:	e3c3      	b.n	80080d4 <_svfprintf_r+0x13a0>
 800794c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800794e:	2b00      	cmp	r3, #0
 8007950:	f000 838a 	beq.w	8008068 <_svfprintf_r+0x1334>
 8007954:	2000      	movs	r0, #0
 8007956:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800795a:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800795e:	960a      	str	r6, [sp, #40]	; 0x28
 8007960:	f7ff bb3f 	b.w	8006fe2 <_svfprintf_r+0x2ae>
 8007964:	2010      	movs	r0, #16
 8007966:	2b07      	cmp	r3, #7
 8007968:	4402      	add	r2, r0
 800796a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800796e:	6060      	str	r0, [r4, #4]
 8007970:	dd08      	ble.n	8007984 <_svfprintf_r+0xc50>
 8007972:	4659      	mov	r1, fp
 8007974:	4648      	mov	r0, r9
 8007976:	aa26      	add	r2, sp, #152	; 0x98
 8007978:	f003 fed6 	bl	800b728 <__ssprint_r>
 800797c:	2800      	cmp	r0, #0
 800797e:	f040 8351 	bne.w	8008024 <_svfprintf_r+0x12f0>
 8007982:	a929      	add	r1, sp, #164	; 0xa4
 8007984:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007986:	460c      	mov	r4, r1
 8007988:	3b10      	subs	r3, #16
 800798a:	9317      	str	r3, [sp, #92]	; 0x5c
 800798c:	e4f9      	b.n	8007382 <_svfprintf_r+0x64e>
 800798e:	460c      	mov	r4, r1
 8007990:	e513      	b.n	80073ba <_svfprintf_r+0x686>
 8007992:	4659      	mov	r1, fp
 8007994:	4648      	mov	r0, r9
 8007996:	aa26      	add	r2, sp, #152	; 0x98
 8007998:	f003 fec6 	bl	800b728 <__ssprint_r>
 800799c:	2800      	cmp	r0, #0
 800799e:	f040 8341 	bne.w	8008024 <_svfprintf_r+0x12f0>
 80079a2:	ac29      	add	r4, sp, #164	; 0xa4
 80079a4:	e51b      	b.n	80073de <_svfprintf_r+0x6aa>
 80079a6:	4659      	mov	r1, fp
 80079a8:	4648      	mov	r0, r9
 80079aa:	aa26      	add	r2, sp, #152	; 0x98
 80079ac:	f003 febc 	bl	800b728 <__ssprint_r>
 80079b0:	2800      	cmp	r0, #0
 80079b2:	f040 8337 	bne.w	8008024 <_svfprintf_r+0x12f0>
 80079b6:	ac29      	add	r4, sp, #164	; 0xa4
 80079b8:	e521      	b.n	80073fe <_svfprintf_r+0x6ca>
 80079ba:	2010      	movs	r0, #16
 80079bc:	2b07      	cmp	r3, #7
 80079be:	4402      	add	r2, r0
 80079c0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80079c4:	6060      	str	r0, [r4, #4]
 80079c6:	dd08      	ble.n	80079da <_svfprintf_r+0xca6>
 80079c8:	4659      	mov	r1, fp
 80079ca:	4648      	mov	r0, r9
 80079cc:	aa26      	add	r2, sp, #152	; 0x98
 80079ce:	f003 feab 	bl	800b728 <__ssprint_r>
 80079d2:	2800      	cmp	r0, #0
 80079d4:	f040 8326 	bne.w	8008024 <_svfprintf_r+0x12f0>
 80079d8:	a929      	add	r1, sp, #164	; 0xa4
 80079da:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80079dc:	460c      	mov	r4, r1
 80079de:	3b10      	subs	r3, #16
 80079e0:	9317      	str	r3, [sp, #92]	; 0x5c
 80079e2:	e515      	b.n	8007410 <_svfprintf_r+0x6dc>
 80079e4:	460c      	mov	r4, r1
 80079e6:	e52f      	b.n	8007448 <_svfprintf_r+0x714>
 80079e8:	2010      	movs	r0, #16
 80079ea:	2b07      	cmp	r3, #7
 80079ec:	4402      	add	r2, r0
 80079ee:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80079f2:	6060      	str	r0, [r4, #4]
 80079f4:	dd08      	ble.n	8007a08 <_svfprintf_r+0xcd4>
 80079f6:	4659      	mov	r1, fp
 80079f8:	4648      	mov	r0, r9
 80079fa:	aa26      	add	r2, sp, #152	; 0x98
 80079fc:	f003 fe94 	bl	800b728 <__ssprint_r>
 8007a00:	2800      	cmp	r0, #0
 8007a02:	f040 830f 	bne.w	8008024 <_svfprintf_r+0x12f0>
 8007a06:	a929      	add	r1, sp, #164	; 0xa4
 8007a08:	460c      	mov	r4, r1
 8007a0a:	3e10      	subs	r6, #16
 8007a0c:	e520      	b.n	8007450 <_svfprintf_r+0x71c>
 8007a0e:	460c      	mov	r4, r1
 8007a10:	e546      	b.n	80074a0 <_svfprintf_r+0x76c>
 8007a12:	bf00      	nop
 8007a14:	0800e0d8 	.word	0x0800e0d8
 8007a18:	0800e0e9 	.word	0x0800e0e9
 8007a1c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a1e:	2b65      	cmp	r3, #101	; 0x65
 8007a20:	f340 824a 	ble.w	8007eb8 <_svfprintf_r+0x1184>
 8007a24:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007a28:	2200      	movs	r2, #0
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	f7f8 ffbc 	bl	80009a8 <__aeabi_dcmpeq>
 8007a30:	2800      	cmp	r0, #0
 8007a32:	d06a      	beq.n	8007b0a <_svfprintf_r+0xdd6>
 8007a34:	4b6f      	ldr	r3, [pc, #444]	; (8007bf4 <_svfprintf_r+0xec0>)
 8007a36:	6023      	str	r3, [r4, #0]
 8007a38:	2301      	movs	r3, #1
 8007a3a:	441e      	add	r6, r3
 8007a3c:	6063      	str	r3, [r4, #4]
 8007a3e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007a40:	9628      	str	r6, [sp, #160]	; 0xa0
 8007a42:	3301      	adds	r3, #1
 8007a44:	2b07      	cmp	r3, #7
 8007a46:	9327      	str	r3, [sp, #156]	; 0x9c
 8007a48:	dc38      	bgt.n	8007abc <_svfprintf_r+0xd88>
 8007a4a:	3408      	adds	r4, #8
 8007a4c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007a4e:	9a08      	ldr	r2, [sp, #32]
 8007a50:	4293      	cmp	r3, r2
 8007a52:	db03      	blt.n	8007a5c <_svfprintf_r+0xd28>
 8007a54:	f01a 0f01 	tst.w	sl, #1
 8007a58:	f43f ad33 	beq.w	80074c2 <_svfprintf_r+0x78e>
 8007a5c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8007a5e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007a60:	6023      	str	r3, [r4, #0]
 8007a62:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007a64:	6063      	str	r3, [r4, #4]
 8007a66:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007a68:	4413      	add	r3, r2
 8007a6a:	9328      	str	r3, [sp, #160]	; 0xa0
 8007a6c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007a6e:	3301      	adds	r3, #1
 8007a70:	2b07      	cmp	r3, #7
 8007a72:	9327      	str	r3, [sp, #156]	; 0x9c
 8007a74:	dc2c      	bgt.n	8007ad0 <_svfprintf_r+0xd9c>
 8007a76:	3408      	adds	r4, #8
 8007a78:	9b08      	ldr	r3, [sp, #32]
 8007a7a:	1e5d      	subs	r5, r3, #1
 8007a7c:	2d00      	cmp	r5, #0
 8007a7e:	f77f ad20 	ble.w	80074c2 <_svfprintf_r+0x78e>
 8007a82:	f04f 0810 	mov.w	r8, #16
 8007a86:	4e5c      	ldr	r6, [pc, #368]	; (8007bf8 <_svfprintf_r+0xec4>)
 8007a88:	2d10      	cmp	r5, #16
 8007a8a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007a8e:	f104 0108 	add.w	r1, r4, #8
 8007a92:	f103 0301 	add.w	r3, r3, #1
 8007a96:	6026      	str	r6, [r4, #0]
 8007a98:	dc24      	bgt.n	8007ae4 <_svfprintf_r+0xdb0>
 8007a9a:	6065      	str	r5, [r4, #4]
 8007a9c:	2b07      	cmp	r3, #7
 8007a9e:	4415      	add	r5, r2
 8007aa0:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8007aa4:	f340 829c 	ble.w	8007fe0 <_svfprintf_r+0x12ac>
 8007aa8:	4659      	mov	r1, fp
 8007aaa:	4648      	mov	r0, r9
 8007aac:	aa26      	add	r2, sp, #152	; 0x98
 8007aae:	f003 fe3b 	bl	800b728 <__ssprint_r>
 8007ab2:	2800      	cmp	r0, #0
 8007ab4:	f040 82b6 	bne.w	8008024 <_svfprintf_r+0x12f0>
 8007ab8:	ac29      	add	r4, sp, #164	; 0xa4
 8007aba:	e502      	b.n	80074c2 <_svfprintf_r+0x78e>
 8007abc:	4659      	mov	r1, fp
 8007abe:	4648      	mov	r0, r9
 8007ac0:	aa26      	add	r2, sp, #152	; 0x98
 8007ac2:	f003 fe31 	bl	800b728 <__ssprint_r>
 8007ac6:	2800      	cmp	r0, #0
 8007ac8:	f040 82ac 	bne.w	8008024 <_svfprintf_r+0x12f0>
 8007acc:	ac29      	add	r4, sp, #164	; 0xa4
 8007ace:	e7bd      	b.n	8007a4c <_svfprintf_r+0xd18>
 8007ad0:	4659      	mov	r1, fp
 8007ad2:	4648      	mov	r0, r9
 8007ad4:	aa26      	add	r2, sp, #152	; 0x98
 8007ad6:	f003 fe27 	bl	800b728 <__ssprint_r>
 8007ada:	2800      	cmp	r0, #0
 8007adc:	f040 82a2 	bne.w	8008024 <_svfprintf_r+0x12f0>
 8007ae0:	ac29      	add	r4, sp, #164	; 0xa4
 8007ae2:	e7c9      	b.n	8007a78 <_svfprintf_r+0xd44>
 8007ae4:	3210      	adds	r2, #16
 8007ae6:	2b07      	cmp	r3, #7
 8007ae8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007aec:	f8c4 8004 	str.w	r8, [r4, #4]
 8007af0:	dd08      	ble.n	8007b04 <_svfprintf_r+0xdd0>
 8007af2:	4659      	mov	r1, fp
 8007af4:	4648      	mov	r0, r9
 8007af6:	aa26      	add	r2, sp, #152	; 0x98
 8007af8:	f003 fe16 	bl	800b728 <__ssprint_r>
 8007afc:	2800      	cmp	r0, #0
 8007afe:	f040 8291 	bne.w	8008024 <_svfprintf_r+0x12f0>
 8007b02:	a929      	add	r1, sp, #164	; 0xa4
 8007b04:	460c      	mov	r4, r1
 8007b06:	3d10      	subs	r5, #16
 8007b08:	e7be      	b.n	8007a88 <_svfprintf_r+0xd54>
 8007b0a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	dc75      	bgt.n	8007bfc <_svfprintf_r+0xec8>
 8007b10:	4b38      	ldr	r3, [pc, #224]	; (8007bf4 <_svfprintf_r+0xec0>)
 8007b12:	6023      	str	r3, [r4, #0]
 8007b14:	2301      	movs	r3, #1
 8007b16:	441e      	add	r6, r3
 8007b18:	6063      	str	r3, [r4, #4]
 8007b1a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007b1c:	9628      	str	r6, [sp, #160]	; 0xa0
 8007b1e:	3301      	adds	r3, #1
 8007b20:	2b07      	cmp	r3, #7
 8007b22:	9327      	str	r3, [sp, #156]	; 0x9c
 8007b24:	dc3e      	bgt.n	8007ba4 <_svfprintf_r+0xe70>
 8007b26:	3408      	adds	r4, #8
 8007b28:	9908      	ldr	r1, [sp, #32]
 8007b2a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007b2c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007b2e:	430a      	orrs	r2, r1
 8007b30:	f00a 0101 	and.w	r1, sl, #1
 8007b34:	430a      	orrs	r2, r1
 8007b36:	f43f acc4 	beq.w	80074c2 <_svfprintf_r+0x78e>
 8007b3a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007b3c:	6022      	str	r2, [r4, #0]
 8007b3e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007b40:	4413      	add	r3, r2
 8007b42:	9328      	str	r3, [sp, #160]	; 0xa0
 8007b44:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007b46:	6062      	str	r2, [r4, #4]
 8007b48:	3301      	adds	r3, #1
 8007b4a:	2b07      	cmp	r3, #7
 8007b4c:	9327      	str	r3, [sp, #156]	; 0x9c
 8007b4e:	dc33      	bgt.n	8007bb8 <_svfprintf_r+0xe84>
 8007b50:	3408      	adds	r4, #8
 8007b52:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007b54:	2d00      	cmp	r5, #0
 8007b56:	da1c      	bge.n	8007b92 <_svfprintf_r+0xe5e>
 8007b58:	4623      	mov	r3, r4
 8007b5a:	f04f 0810 	mov.w	r8, #16
 8007b5e:	4e26      	ldr	r6, [pc, #152]	; (8007bf8 <_svfprintf_r+0xec4>)
 8007b60:	426d      	negs	r5, r5
 8007b62:	2d10      	cmp	r5, #16
 8007b64:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8007b68:	f104 0408 	add.w	r4, r4, #8
 8007b6c:	f102 0201 	add.w	r2, r2, #1
 8007b70:	601e      	str	r6, [r3, #0]
 8007b72:	dc2b      	bgt.n	8007bcc <_svfprintf_r+0xe98>
 8007b74:	605d      	str	r5, [r3, #4]
 8007b76:	2a07      	cmp	r2, #7
 8007b78:	440d      	add	r5, r1
 8007b7a:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8007b7e:	dd08      	ble.n	8007b92 <_svfprintf_r+0xe5e>
 8007b80:	4659      	mov	r1, fp
 8007b82:	4648      	mov	r0, r9
 8007b84:	aa26      	add	r2, sp, #152	; 0x98
 8007b86:	f003 fdcf 	bl	800b728 <__ssprint_r>
 8007b8a:	2800      	cmp	r0, #0
 8007b8c:	f040 824a 	bne.w	8008024 <_svfprintf_r+0x12f0>
 8007b90:	ac29      	add	r4, sp, #164	; 0xa4
 8007b92:	9b07      	ldr	r3, [sp, #28]
 8007b94:	9a08      	ldr	r2, [sp, #32]
 8007b96:	6023      	str	r3, [r4, #0]
 8007b98:	9b08      	ldr	r3, [sp, #32]
 8007b9a:	6063      	str	r3, [r4, #4]
 8007b9c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007b9e:	4413      	add	r3, r2
 8007ba0:	9328      	str	r3, [sp, #160]	; 0xa0
 8007ba2:	e487      	b.n	80074b4 <_svfprintf_r+0x780>
 8007ba4:	4659      	mov	r1, fp
 8007ba6:	4648      	mov	r0, r9
 8007ba8:	aa26      	add	r2, sp, #152	; 0x98
 8007baa:	f003 fdbd 	bl	800b728 <__ssprint_r>
 8007bae:	2800      	cmp	r0, #0
 8007bb0:	f040 8238 	bne.w	8008024 <_svfprintf_r+0x12f0>
 8007bb4:	ac29      	add	r4, sp, #164	; 0xa4
 8007bb6:	e7b7      	b.n	8007b28 <_svfprintf_r+0xdf4>
 8007bb8:	4659      	mov	r1, fp
 8007bba:	4648      	mov	r0, r9
 8007bbc:	aa26      	add	r2, sp, #152	; 0x98
 8007bbe:	f003 fdb3 	bl	800b728 <__ssprint_r>
 8007bc2:	2800      	cmp	r0, #0
 8007bc4:	f040 822e 	bne.w	8008024 <_svfprintf_r+0x12f0>
 8007bc8:	ac29      	add	r4, sp, #164	; 0xa4
 8007bca:	e7c2      	b.n	8007b52 <_svfprintf_r+0xe1e>
 8007bcc:	3110      	adds	r1, #16
 8007bce:	2a07      	cmp	r2, #7
 8007bd0:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8007bd4:	f8c3 8004 	str.w	r8, [r3, #4]
 8007bd8:	dd08      	ble.n	8007bec <_svfprintf_r+0xeb8>
 8007bda:	4659      	mov	r1, fp
 8007bdc:	4648      	mov	r0, r9
 8007bde:	aa26      	add	r2, sp, #152	; 0x98
 8007be0:	f003 fda2 	bl	800b728 <__ssprint_r>
 8007be4:	2800      	cmp	r0, #0
 8007be6:	f040 821d 	bne.w	8008024 <_svfprintf_r+0x12f0>
 8007bea:	ac29      	add	r4, sp, #164	; 0xa4
 8007bec:	4623      	mov	r3, r4
 8007bee:	3d10      	subs	r5, #16
 8007bf0:	e7b7      	b.n	8007b62 <_svfprintf_r+0xe2e>
 8007bf2:	bf00      	nop
 8007bf4:	0800e0fa 	.word	0x0800e0fa
 8007bf8:	0800e10c 	.word	0x0800e10c
 8007bfc:	9b08      	ldr	r3, [sp, #32]
 8007bfe:	42ab      	cmp	r3, r5
 8007c00:	bfa8      	it	ge
 8007c02:	462b      	movge	r3, r5
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	4698      	mov	r8, r3
 8007c08:	dd0b      	ble.n	8007c22 <_svfprintf_r+0xeee>
 8007c0a:	9b07      	ldr	r3, [sp, #28]
 8007c0c:	4446      	add	r6, r8
 8007c0e:	e9c4 3800 	strd	r3, r8, [r4]
 8007c12:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007c14:	9628      	str	r6, [sp, #160]	; 0xa0
 8007c16:	3301      	adds	r3, #1
 8007c18:	2b07      	cmp	r3, #7
 8007c1a:	9327      	str	r3, [sp, #156]	; 0x9c
 8007c1c:	f300 808f 	bgt.w	8007d3e <_svfprintf_r+0x100a>
 8007c20:	3408      	adds	r4, #8
 8007c22:	f1b8 0f00 	cmp.w	r8, #0
 8007c26:	bfb4      	ite	lt
 8007c28:	462e      	movlt	r6, r5
 8007c2a:	eba5 0608 	subge.w	r6, r5, r8
 8007c2e:	2e00      	cmp	r6, #0
 8007c30:	dd1c      	ble.n	8007c6c <_svfprintf_r+0xf38>
 8007c32:	f8df 8280 	ldr.w	r8, [pc, #640]	; 8007eb4 <_svfprintf_r+0x1180>
 8007c36:	2e10      	cmp	r6, #16
 8007c38:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007c3c:	f104 0108 	add.w	r1, r4, #8
 8007c40:	f103 0301 	add.w	r3, r3, #1
 8007c44:	f8c4 8000 	str.w	r8, [r4]
 8007c48:	f300 8083 	bgt.w	8007d52 <_svfprintf_r+0x101e>
 8007c4c:	6066      	str	r6, [r4, #4]
 8007c4e:	2b07      	cmp	r3, #7
 8007c50:	4416      	add	r6, r2
 8007c52:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8007c56:	f340 808f 	ble.w	8007d78 <_svfprintf_r+0x1044>
 8007c5a:	4659      	mov	r1, fp
 8007c5c:	4648      	mov	r0, r9
 8007c5e:	aa26      	add	r2, sp, #152	; 0x98
 8007c60:	f003 fd62 	bl	800b728 <__ssprint_r>
 8007c64:	2800      	cmp	r0, #0
 8007c66:	f040 81dd 	bne.w	8008024 <_svfprintf_r+0x12f0>
 8007c6a:	ac29      	add	r4, sp, #164	; 0xa4
 8007c6c:	9b07      	ldr	r3, [sp, #28]
 8007c6e:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 8007c72:	441d      	add	r5, r3
 8007c74:	d00c      	beq.n	8007c90 <_svfprintf_r+0xf5c>
 8007c76:	4e8f      	ldr	r6, [pc, #572]	; (8007eb4 <_svfprintf_r+0x1180>)
 8007c78:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d17e      	bne.n	8007d7c <_svfprintf_r+0x1048>
 8007c7e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d17e      	bne.n	8007d82 <_svfprintf_r+0x104e>
 8007c84:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8007c88:	4413      	add	r3, r2
 8007c8a:	429d      	cmp	r5, r3
 8007c8c:	bf28      	it	cs
 8007c8e:	461d      	movcs	r5, r3
 8007c90:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007c92:	9a08      	ldr	r2, [sp, #32]
 8007c94:	4293      	cmp	r3, r2
 8007c96:	db02      	blt.n	8007c9e <_svfprintf_r+0xf6a>
 8007c98:	f01a 0f01 	tst.w	sl, #1
 8007c9c:	d00e      	beq.n	8007cbc <_svfprintf_r+0xf88>
 8007c9e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8007ca0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007ca2:	6023      	str	r3, [r4, #0]
 8007ca4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007ca6:	6063      	str	r3, [r4, #4]
 8007ca8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007caa:	4413      	add	r3, r2
 8007cac:	9328      	str	r3, [sp, #160]	; 0xa0
 8007cae:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007cb0:	3301      	adds	r3, #1
 8007cb2:	2b07      	cmp	r3, #7
 8007cb4:	9327      	str	r3, [sp, #156]	; 0x9c
 8007cb6:	f300 80e8 	bgt.w	8007e8a <_svfprintf_r+0x1156>
 8007cba:	3408      	adds	r4, #8
 8007cbc:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8007cbe:	e9dd 3107 	ldrd	r3, r1, [sp, #28]
 8007cc2:	440b      	add	r3, r1
 8007cc4:	1b8e      	subs	r6, r1, r6
 8007cc6:	1b5a      	subs	r2, r3, r5
 8007cc8:	4296      	cmp	r6, r2
 8007cca:	bfa8      	it	ge
 8007ccc:	4616      	movge	r6, r2
 8007cce:	2e00      	cmp	r6, #0
 8007cd0:	dd0b      	ble.n	8007cea <_svfprintf_r+0xfb6>
 8007cd2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007cd4:	e9c4 5600 	strd	r5, r6, [r4]
 8007cd8:	4433      	add	r3, r6
 8007cda:	9328      	str	r3, [sp, #160]	; 0xa0
 8007cdc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007cde:	3301      	adds	r3, #1
 8007ce0:	2b07      	cmp	r3, #7
 8007ce2:	9327      	str	r3, [sp, #156]	; 0x9c
 8007ce4:	f300 80db 	bgt.w	8007e9e <_svfprintf_r+0x116a>
 8007ce8:	3408      	adds	r4, #8
 8007cea:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007cec:	9b08      	ldr	r3, [sp, #32]
 8007cee:	2e00      	cmp	r6, #0
 8007cf0:	eba3 0505 	sub.w	r5, r3, r5
 8007cf4:	bfa8      	it	ge
 8007cf6:	1bad      	subge	r5, r5, r6
 8007cf8:	2d00      	cmp	r5, #0
 8007cfa:	f77f abe2 	ble.w	80074c2 <_svfprintf_r+0x78e>
 8007cfe:	f04f 0810 	mov.w	r8, #16
 8007d02:	4e6c      	ldr	r6, [pc, #432]	; (8007eb4 <_svfprintf_r+0x1180>)
 8007d04:	2d10      	cmp	r5, #16
 8007d06:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007d0a:	f104 0108 	add.w	r1, r4, #8
 8007d0e:	f103 0301 	add.w	r3, r3, #1
 8007d12:	6026      	str	r6, [r4, #0]
 8007d14:	f77f aec1 	ble.w	8007a9a <_svfprintf_r+0xd66>
 8007d18:	3210      	adds	r2, #16
 8007d1a:	2b07      	cmp	r3, #7
 8007d1c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007d20:	f8c4 8004 	str.w	r8, [r4, #4]
 8007d24:	dd08      	ble.n	8007d38 <_svfprintf_r+0x1004>
 8007d26:	4659      	mov	r1, fp
 8007d28:	4648      	mov	r0, r9
 8007d2a:	aa26      	add	r2, sp, #152	; 0x98
 8007d2c:	f003 fcfc 	bl	800b728 <__ssprint_r>
 8007d30:	2800      	cmp	r0, #0
 8007d32:	f040 8177 	bne.w	8008024 <_svfprintf_r+0x12f0>
 8007d36:	a929      	add	r1, sp, #164	; 0xa4
 8007d38:	460c      	mov	r4, r1
 8007d3a:	3d10      	subs	r5, #16
 8007d3c:	e7e2      	b.n	8007d04 <_svfprintf_r+0xfd0>
 8007d3e:	4659      	mov	r1, fp
 8007d40:	4648      	mov	r0, r9
 8007d42:	aa26      	add	r2, sp, #152	; 0x98
 8007d44:	f003 fcf0 	bl	800b728 <__ssprint_r>
 8007d48:	2800      	cmp	r0, #0
 8007d4a:	f040 816b 	bne.w	8008024 <_svfprintf_r+0x12f0>
 8007d4e:	ac29      	add	r4, sp, #164	; 0xa4
 8007d50:	e767      	b.n	8007c22 <_svfprintf_r+0xeee>
 8007d52:	2010      	movs	r0, #16
 8007d54:	2b07      	cmp	r3, #7
 8007d56:	4402      	add	r2, r0
 8007d58:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007d5c:	6060      	str	r0, [r4, #4]
 8007d5e:	dd08      	ble.n	8007d72 <_svfprintf_r+0x103e>
 8007d60:	4659      	mov	r1, fp
 8007d62:	4648      	mov	r0, r9
 8007d64:	aa26      	add	r2, sp, #152	; 0x98
 8007d66:	f003 fcdf 	bl	800b728 <__ssprint_r>
 8007d6a:	2800      	cmp	r0, #0
 8007d6c:	f040 815a 	bne.w	8008024 <_svfprintf_r+0x12f0>
 8007d70:	a929      	add	r1, sp, #164	; 0xa4
 8007d72:	460c      	mov	r4, r1
 8007d74:	3e10      	subs	r6, #16
 8007d76:	e75e      	b.n	8007c36 <_svfprintf_r+0xf02>
 8007d78:	460c      	mov	r4, r1
 8007d7a:	e777      	b.n	8007c6c <_svfprintf_r+0xf38>
 8007d7c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d052      	beq.n	8007e28 <_svfprintf_r+0x10f4>
 8007d82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d84:	3b01      	subs	r3, #1
 8007d86:	930c      	str	r3, [sp, #48]	; 0x30
 8007d88:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007d8a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007d8c:	6023      	str	r3, [r4, #0]
 8007d8e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007d90:	6063      	str	r3, [r4, #4]
 8007d92:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007d94:	4413      	add	r3, r2
 8007d96:	9328      	str	r3, [sp, #160]	; 0xa0
 8007d98:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007d9a:	3301      	adds	r3, #1
 8007d9c:	2b07      	cmp	r3, #7
 8007d9e:	9327      	str	r3, [sp, #156]	; 0x9c
 8007da0:	dc49      	bgt.n	8007e36 <_svfprintf_r+0x1102>
 8007da2:	3408      	adds	r4, #8
 8007da4:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8007da8:	eb03 0802 	add.w	r8, r3, r2
 8007dac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007dae:	eba8 0805 	sub.w	r8, r8, r5
 8007db2:	781b      	ldrb	r3, [r3, #0]
 8007db4:	4598      	cmp	r8, r3
 8007db6:	bfa8      	it	ge
 8007db8:	4698      	movge	r8, r3
 8007dba:	f1b8 0f00 	cmp.w	r8, #0
 8007dbe:	dd0a      	ble.n	8007dd6 <_svfprintf_r+0x10a2>
 8007dc0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007dc2:	e9c4 5800 	strd	r5, r8, [r4]
 8007dc6:	4443      	add	r3, r8
 8007dc8:	9328      	str	r3, [sp, #160]	; 0xa0
 8007dca:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007dcc:	3301      	adds	r3, #1
 8007dce:	2b07      	cmp	r3, #7
 8007dd0:	9327      	str	r3, [sp, #156]	; 0x9c
 8007dd2:	dc3a      	bgt.n	8007e4a <_svfprintf_r+0x1116>
 8007dd4:	3408      	adds	r4, #8
 8007dd6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007dd8:	f1b8 0f00 	cmp.w	r8, #0
 8007ddc:	781b      	ldrb	r3, [r3, #0]
 8007dde:	bfb4      	ite	lt
 8007de0:	4698      	movlt	r8, r3
 8007de2:	eba3 0808 	subge.w	r8, r3, r8
 8007de6:	f1b8 0f00 	cmp.w	r8, #0
 8007dea:	dd19      	ble.n	8007e20 <_svfprintf_r+0x10ec>
 8007dec:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8007df0:	f1b8 0f10 	cmp.w	r8, #16
 8007df4:	f102 0201 	add.w	r2, r2, #1
 8007df8:	f104 0108 	add.w	r1, r4, #8
 8007dfc:	6026      	str	r6, [r4, #0]
 8007dfe:	dc2e      	bgt.n	8007e5e <_svfprintf_r+0x112a>
 8007e00:	4443      	add	r3, r8
 8007e02:	2a07      	cmp	r2, #7
 8007e04:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8007e08:	f8c4 8004 	str.w	r8, [r4, #4]
 8007e0c:	dd3b      	ble.n	8007e86 <_svfprintf_r+0x1152>
 8007e0e:	4659      	mov	r1, fp
 8007e10:	4648      	mov	r0, r9
 8007e12:	aa26      	add	r2, sp, #152	; 0x98
 8007e14:	f003 fc88 	bl	800b728 <__ssprint_r>
 8007e18:	2800      	cmp	r0, #0
 8007e1a:	f040 8103 	bne.w	8008024 <_svfprintf_r+0x12f0>
 8007e1e:	ac29      	add	r4, sp, #164	; 0xa4
 8007e20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007e22:	781b      	ldrb	r3, [r3, #0]
 8007e24:	441d      	add	r5, r3
 8007e26:	e727      	b.n	8007c78 <_svfprintf_r+0xf44>
 8007e28:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007e2a:	3b01      	subs	r3, #1
 8007e2c:	930e      	str	r3, [sp, #56]	; 0x38
 8007e2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e30:	3b01      	subs	r3, #1
 8007e32:	930d      	str	r3, [sp, #52]	; 0x34
 8007e34:	e7a8      	b.n	8007d88 <_svfprintf_r+0x1054>
 8007e36:	4659      	mov	r1, fp
 8007e38:	4648      	mov	r0, r9
 8007e3a:	aa26      	add	r2, sp, #152	; 0x98
 8007e3c:	f003 fc74 	bl	800b728 <__ssprint_r>
 8007e40:	2800      	cmp	r0, #0
 8007e42:	f040 80ef 	bne.w	8008024 <_svfprintf_r+0x12f0>
 8007e46:	ac29      	add	r4, sp, #164	; 0xa4
 8007e48:	e7ac      	b.n	8007da4 <_svfprintf_r+0x1070>
 8007e4a:	4659      	mov	r1, fp
 8007e4c:	4648      	mov	r0, r9
 8007e4e:	aa26      	add	r2, sp, #152	; 0x98
 8007e50:	f003 fc6a 	bl	800b728 <__ssprint_r>
 8007e54:	2800      	cmp	r0, #0
 8007e56:	f040 80e5 	bne.w	8008024 <_svfprintf_r+0x12f0>
 8007e5a:	ac29      	add	r4, sp, #164	; 0xa4
 8007e5c:	e7bb      	b.n	8007dd6 <_svfprintf_r+0x10a2>
 8007e5e:	2010      	movs	r0, #16
 8007e60:	2a07      	cmp	r2, #7
 8007e62:	4403      	add	r3, r0
 8007e64:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8007e68:	6060      	str	r0, [r4, #4]
 8007e6a:	dd08      	ble.n	8007e7e <_svfprintf_r+0x114a>
 8007e6c:	4659      	mov	r1, fp
 8007e6e:	4648      	mov	r0, r9
 8007e70:	aa26      	add	r2, sp, #152	; 0x98
 8007e72:	f003 fc59 	bl	800b728 <__ssprint_r>
 8007e76:	2800      	cmp	r0, #0
 8007e78:	f040 80d4 	bne.w	8008024 <_svfprintf_r+0x12f0>
 8007e7c:	a929      	add	r1, sp, #164	; 0xa4
 8007e7e:	460c      	mov	r4, r1
 8007e80:	f1a8 0810 	sub.w	r8, r8, #16
 8007e84:	e7b2      	b.n	8007dec <_svfprintf_r+0x10b8>
 8007e86:	460c      	mov	r4, r1
 8007e88:	e7ca      	b.n	8007e20 <_svfprintf_r+0x10ec>
 8007e8a:	4659      	mov	r1, fp
 8007e8c:	4648      	mov	r0, r9
 8007e8e:	aa26      	add	r2, sp, #152	; 0x98
 8007e90:	f003 fc4a 	bl	800b728 <__ssprint_r>
 8007e94:	2800      	cmp	r0, #0
 8007e96:	f040 80c5 	bne.w	8008024 <_svfprintf_r+0x12f0>
 8007e9a:	ac29      	add	r4, sp, #164	; 0xa4
 8007e9c:	e70e      	b.n	8007cbc <_svfprintf_r+0xf88>
 8007e9e:	4659      	mov	r1, fp
 8007ea0:	4648      	mov	r0, r9
 8007ea2:	aa26      	add	r2, sp, #152	; 0x98
 8007ea4:	f003 fc40 	bl	800b728 <__ssprint_r>
 8007ea8:	2800      	cmp	r0, #0
 8007eaa:	f040 80bb 	bne.w	8008024 <_svfprintf_r+0x12f0>
 8007eae:	ac29      	add	r4, sp, #164	; 0xa4
 8007eb0:	e71b      	b.n	8007cea <_svfprintf_r+0xfb6>
 8007eb2:	bf00      	nop
 8007eb4:	0800e10c 	.word	0x0800e10c
 8007eb8:	9a08      	ldr	r2, [sp, #32]
 8007eba:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007ebc:	2a01      	cmp	r2, #1
 8007ebe:	9a07      	ldr	r2, [sp, #28]
 8007ec0:	f106 0601 	add.w	r6, r6, #1
 8007ec4:	6022      	str	r2, [r4, #0]
 8007ec6:	f04f 0201 	mov.w	r2, #1
 8007eca:	f103 0301 	add.w	r3, r3, #1
 8007ece:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8007ed2:	f104 0508 	add.w	r5, r4, #8
 8007ed6:	6062      	str	r2, [r4, #4]
 8007ed8:	dc02      	bgt.n	8007ee0 <_svfprintf_r+0x11ac>
 8007eda:	f01a 0f01 	tst.w	sl, #1
 8007ede:	d07a      	beq.n	8007fd6 <_svfprintf_r+0x12a2>
 8007ee0:	2b07      	cmp	r3, #7
 8007ee2:	dd08      	ble.n	8007ef6 <_svfprintf_r+0x11c2>
 8007ee4:	4659      	mov	r1, fp
 8007ee6:	4648      	mov	r0, r9
 8007ee8:	aa26      	add	r2, sp, #152	; 0x98
 8007eea:	f003 fc1d 	bl	800b728 <__ssprint_r>
 8007eee:	2800      	cmp	r0, #0
 8007ef0:	f040 8098 	bne.w	8008024 <_svfprintf_r+0x12f0>
 8007ef4:	ad29      	add	r5, sp, #164	; 0xa4
 8007ef6:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8007ef8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007efa:	602b      	str	r3, [r5, #0]
 8007efc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007efe:	606b      	str	r3, [r5, #4]
 8007f00:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007f02:	4413      	add	r3, r2
 8007f04:	9328      	str	r3, [sp, #160]	; 0xa0
 8007f06:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007f08:	3301      	adds	r3, #1
 8007f0a:	2b07      	cmp	r3, #7
 8007f0c:	9327      	str	r3, [sp, #156]	; 0x9c
 8007f0e:	dc32      	bgt.n	8007f76 <_svfprintf_r+0x1242>
 8007f10:	3508      	adds	r5, #8
 8007f12:	9b08      	ldr	r3, [sp, #32]
 8007f14:	2200      	movs	r2, #0
 8007f16:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007f1a:	1e5c      	subs	r4, r3, #1
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	f7f8 fd43 	bl	80009a8 <__aeabi_dcmpeq>
 8007f22:	2800      	cmp	r0, #0
 8007f24:	d130      	bne.n	8007f88 <_svfprintf_r+0x1254>
 8007f26:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8007f28:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007f2a:	9807      	ldr	r0, [sp, #28]
 8007f2c:	9a08      	ldr	r2, [sp, #32]
 8007f2e:	3101      	adds	r1, #1
 8007f30:	3b01      	subs	r3, #1
 8007f32:	3001      	adds	r0, #1
 8007f34:	4413      	add	r3, r2
 8007f36:	2907      	cmp	r1, #7
 8007f38:	e9c5 0400 	strd	r0, r4, [r5]
 8007f3c:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8007f40:	dd4c      	ble.n	8007fdc <_svfprintf_r+0x12a8>
 8007f42:	4659      	mov	r1, fp
 8007f44:	4648      	mov	r0, r9
 8007f46:	aa26      	add	r2, sp, #152	; 0x98
 8007f48:	f003 fbee 	bl	800b728 <__ssprint_r>
 8007f4c:	2800      	cmp	r0, #0
 8007f4e:	d169      	bne.n	8008024 <_svfprintf_r+0x12f0>
 8007f50:	ad29      	add	r5, sp, #164	; 0xa4
 8007f52:	ab22      	add	r3, sp, #136	; 0x88
 8007f54:	602b      	str	r3, [r5, #0]
 8007f56:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8007f58:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007f5a:	606b      	str	r3, [r5, #4]
 8007f5c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007f5e:	4413      	add	r3, r2
 8007f60:	9328      	str	r3, [sp, #160]	; 0xa0
 8007f62:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007f64:	3301      	adds	r3, #1
 8007f66:	2b07      	cmp	r3, #7
 8007f68:	9327      	str	r3, [sp, #156]	; 0x9c
 8007f6a:	f73f ad9d 	bgt.w	8007aa8 <_svfprintf_r+0xd74>
 8007f6e:	f105 0408 	add.w	r4, r5, #8
 8007f72:	f7ff baa6 	b.w	80074c2 <_svfprintf_r+0x78e>
 8007f76:	4659      	mov	r1, fp
 8007f78:	4648      	mov	r0, r9
 8007f7a:	aa26      	add	r2, sp, #152	; 0x98
 8007f7c:	f003 fbd4 	bl	800b728 <__ssprint_r>
 8007f80:	2800      	cmp	r0, #0
 8007f82:	d14f      	bne.n	8008024 <_svfprintf_r+0x12f0>
 8007f84:	ad29      	add	r5, sp, #164	; 0xa4
 8007f86:	e7c4      	b.n	8007f12 <_svfprintf_r+0x11de>
 8007f88:	2c00      	cmp	r4, #0
 8007f8a:	dde2      	ble.n	8007f52 <_svfprintf_r+0x121e>
 8007f8c:	f04f 0810 	mov.w	r8, #16
 8007f90:	4e51      	ldr	r6, [pc, #324]	; (80080d8 <_svfprintf_r+0x13a4>)
 8007f92:	2c10      	cmp	r4, #16
 8007f94:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007f98:	f105 0108 	add.w	r1, r5, #8
 8007f9c:	f103 0301 	add.w	r3, r3, #1
 8007fa0:	602e      	str	r6, [r5, #0]
 8007fa2:	dc07      	bgt.n	8007fb4 <_svfprintf_r+0x1280>
 8007fa4:	606c      	str	r4, [r5, #4]
 8007fa6:	2b07      	cmp	r3, #7
 8007fa8:	4414      	add	r4, r2
 8007faa:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8007fae:	dcc8      	bgt.n	8007f42 <_svfprintf_r+0x120e>
 8007fb0:	460d      	mov	r5, r1
 8007fb2:	e7ce      	b.n	8007f52 <_svfprintf_r+0x121e>
 8007fb4:	3210      	adds	r2, #16
 8007fb6:	2b07      	cmp	r3, #7
 8007fb8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007fbc:	f8c5 8004 	str.w	r8, [r5, #4]
 8007fc0:	dd06      	ble.n	8007fd0 <_svfprintf_r+0x129c>
 8007fc2:	4659      	mov	r1, fp
 8007fc4:	4648      	mov	r0, r9
 8007fc6:	aa26      	add	r2, sp, #152	; 0x98
 8007fc8:	f003 fbae 	bl	800b728 <__ssprint_r>
 8007fcc:	bb50      	cbnz	r0, 8008024 <_svfprintf_r+0x12f0>
 8007fce:	a929      	add	r1, sp, #164	; 0xa4
 8007fd0:	460d      	mov	r5, r1
 8007fd2:	3c10      	subs	r4, #16
 8007fd4:	e7dd      	b.n	8007f92 <_svfprintf_r+0x125e>
 8007fd6:	2b07      	cmp	r3, #7
 8007fd8:	ddbb      	ble.n	8007f52 <_svfprintf_r+0x121e>
 8007fda:	e7b2      	b.n	8007f42 <_svfprintf_r+0x120e>
 8007fdc:	3508      	adds	r5, #8
 8007fde:	e7b8      	b.n	8007f52 <_svfprintf_r+0x121e>
 8007fe0:	460c      	mov	r4, r1
 8007fe2:	f7ff ba6e 	b.w	80074c2 <_svfprintf_r+0x78e>
 8007fe6:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8007fea:	1a9d      	subs	r5, r3, r2
 8007fec:	2d00      	cmp	r5, #0
 8007fee:	f77f aa6c 	ble.w	80074ca <_svfprintf_r+0x796>
 8007ff2:	f04f 0810 	mov.w	r8, #16
 8007ff6:	4e39      	ldr	r6, [pc, #228]	; (80080dc <_svfprintf_r+0x13a8>)
 8007ff8:	2d10      	cmp	r5, #16
 8007ffa:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007ffe:	6026      	str	r6, [r4, #0]
 8008000:	f103 0301 	add.w	r3, r3, #1
 8008004:	dc17      	bgt.n	8008036 <_svfprintf_r+0x1302>
 8008006:	6065      	str	r5, [r4, #4]
 8008008:	2b07      	cmp	r3, #7
 800800a:	4415      	add	r5, r2
 800800c:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008010:	f77f aa5b 	ble.w	80074ca <_svfprintf_r+0x796>
 8008014:	4659      	mov	r1, fp
 8008016:	4648      	mov	r0, r9
 8008018:	aa26      	add	r2, sp, #152	; 0x98
 800801a:	f003 fb85 	bl	800b728 <__ssprint_r>
 800801e:	2800      	cmp	r0, #0
 8008020:	f43f aa53 	beq.w	80074ca <_svfprintf_r+0x796>
 8008024:	2f00      	cmp	r7, #0
 8008026:	f43f a87e 	beq.w	8007126 <_svfprintf_r+0x3f2>
 800802a:	4639      	mov	r1, r7
 800802c:	4648      	mov	r0, r9
 800802e:	f002 fb3f 	bl	800a6b0 <_free_r>
 8008032:	f7ff b878 	b.w	8007126 <_svfprintf_r+0x3f2>
 8008036:	3210      	adds	r2, #16
 8008038:	2b07      	cmp	r3, #7
 800803a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800803e:	f8c4 8004 	str.w	r8, [r4, #4]
 8008042:	dc02      	bgt.n	800804a <_svfprintf_r+0x1316>
 8008044:	3408      	adds	r4, #8
 8008046:	3d10      	subs	r5, #16
 8008048:	e7d6      	b.n	8007ff8 <_svfprintf_r+0x12c4>
 800804a:	4659      	mov	r1, fp
 800804c:	4648      	mov	r0, r9
 800804e:	aa26      	add	r2, sp, #152	; 0x98
 8008050:	f003 fb6a 	bl	800b728 <__ssprint_r>
 8008054:	2800      	cmp	r0, #0
 8008056:	d1e5      	bne.n	8008024 <_svfprintf_r+0x12f0>
 8008058:	ac29      	add	r4, sp, #164	; 0xa4
 800805a:	e7f4      	b.n	8008046 <_svfprintf_r+0x1312>
 800805c:	4639      	mov	r1, r7
 800805e:	4648      	mov	r0, r9
 8008060:	f002 fb26 	bl	800a6b0 <_free_r>
 8008064:	f7ff ba48 	b.w	80074f8 <_svfprintf_r+0x7c4>
 8008068:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800806a:	2b00      	cmp	r3, #0
 800806c:	f43f a85b 	beq.w	8007126 <_svfprintf_r+0x3f2>
 8008070:	4659      	mov	r1, fp
 8008072:	4648      	mov	r0, r9
 8008074:	aa26      	add	r2, sp, #152	; 0x98
 8008076:	f003 fb57 	bl	800b728 <__ssprint_r>
 800807a:	f7ff b854 	b.w	8007126 <_svfprintf_r+0x3f2>
 800807e:	ea56 0207 	orrs.w	r2, r6, r7
 8008082:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8008086:	f43f ab54 	beq.w	8007732 <_svfprintf_r+0x9fe>
 800808a:	2b01      	cmp	r3, #1
 800808c:	f43f abea 	beq.w	8007864 <_svfprintf_r+0xb30>
 8008090:	2b02      	cmp	r3, #2
 8008092:	ab52      	add	r3, sp, #328	; 0x148
 8008094:	9307      	str	r3, [sp, #28]
 8008096:	f43f ac3d 	beq.w	8007914 <_svfprintf_r+0xbe0>
 800809a:	9907      	ldr	r1, [sp, #28]
 800809c:	f006 0307 	and.w	r3, r6, #7
 80080a0:	460a      	mov	r2, r1
 80080a2:	3330      	adds	r3, #48	; 0x30
 80080a4:	f802 3d01 	strb.w	r3, [r2, #-1]!
 80080a8:	9207      	str	r2, [sp, #28]
 80080aa:	08f2      	lsrs	r2, r6, #3
 80080ac:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 80080b0:	08f8      	lsrs	r0, r7, #3
 80080b2:	4616      	mov	r6, r2
 80080b4:	4607      	mov	r7, r0
 80080b6:	ea56 0207 	orrs.w	r2, r6, r7
 80080ba:	d1ee      	bne.n	800809a <_svfprintf_r+0x1366>
 80080bc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80080be:	07d2      	lsls	r2, r2, #31
 80080c0:	f57f ac16 	bpl.w	80078f0 <_svfprintf_r+0xbbc>
 80080c4:	2b30      	cmp	r3, #48	; 0x30
 80080c6:	f43f ac13 	beq.w	80078f0 <_svfprintf_r+0xbbc>
 80080ca:	2330      	movs	r3, #48	; 0x30
 80080cc:	9a07      	ldr	r2, [sp, #28]
 80080ce:	f802 3c01 	strb.w	r3, [r2, #-1]
 80080d2:	1e8b      	subs	r3, r1, #2
 80080d4:	9307      	str	r3, [sp, #28]
 80080d6:	e40b      	b.n	80078f0 <_svfprintf_r+0xbbc>
 80080d8:	0800e10c 	.word	0x0800e10c
 80080dc:	0800e0fc 	.word	0x0800e0fc

080080e0 <sysconf>:
 80080e0:	2808      	cmp	r0, #8
 80080e2:	b508      	push	{r3, lr}
 80080e4:	d006      	beq.n	80080f4 <sysconf+0x14>
 80080e6:	f7fe fa9f 	bl	8006628 <__errno>
 80080ea:	2316      	movs	r3, #22
 80080ec:	6003      	str	r3, [r0, #0]
 80080ee:	f04f 30ff 	mov.w	r0, #4294967295
 80080f2:	bd08      	pop	{r3, pc}
 80080f4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80080f8:	e7fb      	b.n	80080f2 <sysconf+0x12>
	...

080080fc <_vfprintf_r>:
 80080fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008100:	b0d3      	sub	sp, #332	; 0x14c
 8008102:	468a      	mov	sl, r1
 8008104:	4691      	mov	r9, r2
 8008106:	461c      	mov	r4, r3
 8008108:	461e      	mov	r6, r3
 800810a:	4683      	mov	fp, r0
 800810c:	f002 fcfa 	bl	800ab04 <_localeconv_r>
 8008110:	6803      	ldr	r3, [r0, #0]
 8008112:	4618      	mov	r0, r3
 8008114:	9318      	str	r3, [sp, #96]	; 0x60
 8008116:	f7f8 f81b 	bl	8000150 <strlen>
 800811a:	9012      	str	r0, [sp, #72]	; 0x48
 800811c:	f1bb 0f00 	cmp.w	fp, #0
 8008120:	d005      	beq.n	800812e <_vfprintf_r+0x32>
 8008122:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 8008126:	b913      	cbnz	r3, 800812e <_vfprintf_r+0x32>
 8008128:	4658      	mov	r0, fp
 800812a:	f002 fa31 	bl	800a590 <__sinit>
 800812e:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8008132:	07da      	lsls	r2, r3, #31
 8008134:	d407      	bmi.n	8008146 <_vfprintf_r+0x4a>
 8008136:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800813a:	059b      	lsls	r3, r3, #22
 800813c:	d403      	bmi.n	8008146 <_vfprintf_r+0x4a>
 800813e:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8008142:	f002 fce5 	bl	800ab10 <__retarget_lock_acquire_recursive>
 8008146:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 800814a:	049f      	lsls	r7, r3, #18
 800814c:	d409      	bmi.n	8008162 <_vfprintf_r+0x66>
 800814e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008152:	f8aa 300c 	strh.w	r3, [sl, #12]
 8008156:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800815a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800815e:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 8008162:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8008166:	071d      	lsls	r5, r3, #28
 8008168:	d502      	bpl.n	8008170 <_vfprintf_r+0x74>
 800816a:	f8da 3010 	ldr.w	r3, [sl, #16]
 800816e:	b9c3      	cbnz	r3, 80081a2 <_vfprintf_r+0xa6>
 8008170:	4651      	mov	r1, sl
 8008172:	4658      	mov	r0, fp
 8008174:	f001 fa5c 	bl	8009630 <__swsetup_r>
 8008178:	b198      	cbz	r0, 80081a2 <_vfprintf_r+0xa6>
 800817a:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800817e:	07dc      	lsls	r4, r3, #31
 8008180:	d506      	bpl.n	8008190 <_vfprintf_r+0x94>
 8008182:	f04f 33ff 	mov.w	r3, #4294967295
 8008186:	9313      	str	r3, [sp, #76]	; 0x4c
 8008188:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800818a:	b053      	add	sp, #332	; 0x14c
 800818c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008190:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8008194:	0598      	lsls	r0, r3, #22
 8008196:	d4f4      	bmi.n	8008182 <_vfprintf_r+0x86>
 8008198:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800819c:	f002 fcb9 	bl	800ab12 <__retarget_lock_release_recursive>
 80081a0:	e7ef      	b.n	8008182 <_vfprintf_r+0x86>
 80081a2:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80081a6:	f003 021a 	and.w	r2, r3, #26
 80081aa:	2a0a      	cmp	r2, #10
 80081ac:	d115      	bne.n	80081da <_vfprintf_r+0xde>
 80081ae:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 80081b2:	2a00      	cmp	r2, #0
 80081b4:	db11      	blt.n	80081da <_vfprintf_r+0xde>
 80081b6:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 80081ba:	07d1      	lsls	r1, r2, #31
 80081bc:	d405      	bmi.n	80081ca <_vfprintf_r+0xce>
 80081be:	059a      	lsls	r2, r3, #22
 80081c0:	d403      	bmi.n	80081ca <_vfprintf_r+0xce>
 80081c2:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 80081c6:	f002 fca4 	bl	800ab12 <__retarget_lock_release_recursive>
 80081ca:	4623      	mov	r3, r4
 80081cc:	464a      	mov	r2, r9
 80081ce:	4651      	mov	r1, sl
 80081d0:	4658      	mov	r0, fp
 80081d2:	f001 f9b3 	bl	800953c <__sbprintf>
 80081d6:	9013      	str	r0, [sp, #76]	; 0x4c
 80081d8:	e7d6      	b.n	8008188 <_vfprintf_r+0x8c>
 80081da:	2500      	movs	r5, #0
 80081dc:	2200      	movs	r2, #0
 80081de:	2300      	movs	r3, #0
 80081e0:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 80081e4:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80081e8:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 80081ec:	ac29      	add	r4, sp, #164	; 0xa4
 80081ee:	9426      	str	r4, [sp, #152]	; 0x98
 80081f0:	9508      	str	r5, [sp, #32]
 80081f2:	950e      	str	r5, [sp, #56]	; 0x38
 80081f4:	9516      	str	r5, [sp, #88]	; 0x58
 80081f6:	9519      	str	r5, [sp, #100]	; 0x64
 80081f8:	9513      	str	r5, [sp, #76]	; 0x4c
 80081fa:	464b      	mov	r3, r9
 80081fc:	461d      	mov	r5, r3
 80081fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008202:	b10a      	cbz	r2, 8008208 <_vfprintf_r+0x10c>
 8008204:	2a25      	cmp	r2, #37	; 0x25
 8008206:	d1f9      	bne.n	80081fc <_vfprintf_r+0x100>
 8008208:	ebb5 0709 	subs.w	r7, r5, r9
 800820c:	d00d      	beq.n	800822a <_vfprintf_r+0x12e>
 800820e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008210:	e9c4 9700 	strd	r9, r7, [r4]
 8008214:	443b      	add	r3, r7
 8008216:	9328      	str	r3, [sp, #160]	; 0xa0
 8008218:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800821a:	3301      	adds	r3, #1
 800821c:	2b07      	cmp	r3, #7
 800821e:	9327      	str	r3, [sp, #156]	; 0x9c
 8008220:	dc7a      	bgt.n	8008318 <_vfprintf_r+0x21c>
 8008222:	3408      	adds	r4, #8
 8008224:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008226:	443b      	add	r3, r7
 8008228:	9313      	str	r3, [sp, #76]	; 0x4c
 800822a:	782b      	ldrb	r3, [r5, #0]
 800822c:	2b00      	cmp	r3, #0
 800822e:	f001 813d 	beq.w	80094ac <_vfprintf_r+0x13b0>
 8008232:	2300      	movs	r3, #0
 8008234:	f04f 32ff 	mov.w	r2, #4294967295
 8008238:	4698      	mov	r8, r3
 800823a:	270a      	movs	r7, #10
 800823c:	212b      	movs	r1, #43	; 0x2b
 800823e:	3501      	adds	r5, #1
 8008240:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008244:	9207      	str	r2, [sp, #28]
 8008246:	9314      	str	r3, [sp, #80]	; 0x50
 8008248:	462a      	mov	r2, r5
 800824a:	f812 3b01 	ldrb.w	r3, [r2], #1
 800824e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008250:	4613      	mov	r3, r2
 8008252:	930f      	str	r3, [sp, #60]	; 0x3c
 8008254:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008256:	3b20      	subs	r3, #32
 8008258:	2b5a      	cmp	r3, #90	; 0x5a
 800825a:	f200 85a6 	bhi.w	8008daa <_vfprintf_r+0xcae>
 800825e:	e8df f013 	tbh	[pc, r3, lsl #1]
 8008262:	007e      	.short	0x007e
 8008264:	05a405a4 	.word	0x05a405a4
 8008268:	05a40086 	.word	0x05a40086
 800826c:	05a405a4 	.word	0x05a405a4
 8008270:	05a40065 	.word	0x05a40065
 8008274:	008905a4 	.word	0x008905a4
 8008278:	05a40093 	.word	0x05a40093
 800827c:	00960090 	.word	0x00960090
 8008280:	00b205a4 	.word	0x00b205a4
 8008284:	00b500b5 	.word	0x00b500b5
 8008288:	00b500b5 	.word	0x00b500b5
 800828c:	00b500b5 	.word	0x00b500b5
 8008290:	00b500b5 	.word	0x00b500b5
 8008294:	05a400b5 	.word	0x05a400b5
 8008298:	05a405a4 	.word	0x05a405a4
 800829c:	05a405a4 	.word	0x05a405a4
 80082a0:	05a405a4 	.word	0x05a405a4
 80082a4:	05a4011f 	.word	0x05a4011f
 80082a8:	00f500e2 	.word	0x00f500e2
 80082ac:	011f011f 	.word	0x011f011f
 80082b0:	05a4011f 	.word	0x05a4011f
 80082b4:	05a405a4 	.word	0x05a405a4
 80082b8:	00c505a4 	.word	0x00c505a4
 80082bc:	05a405a4 	.word	0x05a405a4
 80082c0:	05a40484 	.word	0x05a40484
 80082c4:	05a405a4 	.word	0x05a405a4
 80082c8:	05a404cb 	.word	0x05a404cb
 80082cc:	05a404ec 	.word	0x05a404ec
 80082d0:	050b05a4 	.word	0x050b05a4
 80082d4:	05a405a4 	.word	0x05a405a4
 80082d8:	05a405a4 	.word	0x05a405a4
 80082dc:	05a405a4 	.word	0x05a405a4
 80082e0:	05a405a4 	.word	0x05a405a4
 80082e4:	05a4011f 	.word	0x05a4011f
 80082e8:	00f700e2 	.word	0x00f700e2
 80082ec:	011f011f 	.word	0x011f011f
 80082f0:	00c8011f 	.word	0x00c8011f
 80082f4:	00dc00f7 	.word	0x00dc00f7
 80082f8:	00d505a4 	.word	0x00d505a4
 80082fc:	046105a4 	.word	0x046105a4
 8008300:	04ba0486 	.word	0x04ba0486
 8008304:	05a400dc 	.word	0x05a400dc
 8008308:	007c04cb 	.word	0x007c04cb
 800830c:	05a404ee 	.word	0x05a404ee
 8008310:	052805a4 	.word	0x052805a4
 8008314:	007c05a4 	.word	0x007c05a4
 8008318:	4651      	mov	r1, sl
 800831a:	4658      	mov	r0, fp
 800831c:	aa26      	add	r2, sp, #152	; 0x98
 800831e:	f003 fa7e 	bl	800b81e <__sprint_r>
 8008322:	2800      	cmp	r0, #0
 8008324:	f040 8127 	bne.w	8008576 <_vfprintf_r+0x47a>
 8008328:	ac29      	add	r4, sp, #164	; 0xa4
 800832a:	e77b      	b.n	8008224 <_vfprintf_r+0x128>
 800832c:	4658      	mov	r0, fp
 800832e:	f002 fbe9 	bl	800ab04 <_localeconv_r>
 8008332:	6843      	ldr	r3, [r0, #4]
 8008334:	4618      	mov	r0, r3
 8008336:	9319      	str	r3, [sp, #100]	; 0x64
 8008338:	f7f7 ff0a 	bl	8000150 <strlen>
 800833c:	9016      	str	r0, [sp, #88]	; 0x58
 800833e:	4658      	mov	r0, fp
 8008340:	f002 fbe0 	bl	800ab04 <_localeconv_r>
 8008344:	6883      	ldr	r3, [r0, #8]
 8008346:	212b      	movs	r1, #43	; 0x2b
 8008348:	930e      	str	r3, [sp, #56]	; 0x38
 800834a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800834c:	b12b      	cbz	r3, 800835a <_vfprintf_r+0x25e>
 800834e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008350:	b11b      	cbz	r3, 800835a <_vfprintf_r+0x25e>
 8008352:	781b      	ldrb	r3, [r3, #0]
 8008354:	b10b      	cbz	r3, 800835a <_vfprintf_r+0x25e>
 8008356:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 800835a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800835c:	e774      	b.n	8008248 <_vfprintf_r+0x14c>
 800835e:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8008362:	2b00      	cmp	r3, #0
 8008364:	d1f9      	bne.n	800835a <_vfprintf_r+0x25e>
 8008366:	2320      	movs	r3, #32
 8008368:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800836c:	e7f5      	b.n	800835a <_vfprintf_r+0x25e>
 800836e:	f048 0801 	orr.w	r8, r8, #1
 8008372:	e7f2      	b.n	800835a <_vfprintf_r+0x25e>
 8008374:	f856 3b04 	ldr.w	r3, [r6], #4
 8008378:	2b00      	cmp	r3, #0
 800837a:	9314      	str	r3, [sp, #80]	; 0x50
 800837c:	daed      	bge.n	800835a <_vfprintf_r+0x25e>
 800837e:	425b      	negs	r3, r3
 8008380:	9314      	str	r3, [sp, #80]	; 0x50
 8008382:	f048 0804 	orr.w	r8, r8, #4
 8008386:	e7e8      	b.n	800835a <_vfprintf_r+0x25e>
 8008388:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 800838c:	e7e5      	b.n	800835a <_vfprintf_r+0x25e>
 800838e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008390:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008394:	2a2a      	cmp	r2, #42	; 0x2a
 8008396:	920b      	str	r2, [sp, #44]	; 0x2c
 8008398:	d112      	bne.n	80083c0 <_vfprintf_r+0x2c4>
 800839a:	f856 0b04 	ldr.w	r0, [r6], #4
 800839e:	930f      	str	r3, [sp, #60]	; 0x3c
 80083a0:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 80083a4:	9207      	str	r2, [sp, #28]
 80083a6:	e7d8      	b.n	800835a <_vfprintf_r+0x25e>
 80083a8:	9807      	ldr	r0, [sp, #28]
 80083aa:	fb07 2200 	mla	r2, r7, r0, r2
 80083ae:	9207      	str	r2, [sp, #28]
 80083b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80083b4:	920b      	str	r2, [sp, #44]	; 0x2c
 80083b6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80083b8:	3a30      	subs	r2, #48	; 0x30
 80083ba:	2a09      	cmp	r2, #9
 80083bc:	d9f4      	bls.n	80083a8 <_vfprintf_r+0x2ac>
 80083be:	e748      	b.n	8008252 <_vfprintf_r+0x156>
 80083c0:	2200      	movs	r2, #0
 80083c2:	9207      	str	r2, [sp, #28]
 80083c4:	e7f7      	b.n	80083b6 <_vfprintf_r+0x2ba>
 80083c6:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 80083ca:	e7c6      	b.n	800835a <_vfprintf_r+0x25e>
 80083cc:	2200      	movs	r2, #0
 80083ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80083d0:	9214      	str	r2, [sp, #80]	; 0x50
 80083d2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80083d4:	9814      	ldr	r0, [sp, #80]	; 0x50
 80083d6:	3a30      	subs	r2, #48	; 0x30
 80083d8:	fb07 2200 	mla	r2, r7, r0, r2
 80083dc:	9214      	str	r2, [sp, #80]	; 0x50
 80083de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80083e2:	920b      	str	r2, [sp, #44]	; 0x2c
 80083e4:	3a30      	subs	r2, #48	; 0x30
 80083e6:	2a09      	cmp	r2, #9
 80083e8:	d9f3      	bls.n	80083d2 <_vfprintf_r+0x2d6>
 80083ea:	e732      	b.n	8008252 <_vfprintf_r+0x156>
 80083ec:	f048 0808 	orr.w	r8, r8, #8
 80083f0:	e7b3      	b.n	800835a <_vfprintf_r+0x25e>
 80083f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80083f4:	781b      	ldrb	r3, [r3, #0]
 80083f6:	2b68      	cmp	r3, #104	; 0x68
 80083f8:	bf01      	itttt	eq
 80083fa:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 80083fc:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 8008400:	3301      	addeq	r3, #1
 8008402:	930f      	streq	r3, [sp, #60]	; 0x3c
 8008404:	bf18      	it	ne
 8008406:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 800840a:	e7a6      	b.n	800835a <_vfprintf_r+0x25e>
 800840c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800840e:	781b      	ldrb	r3, [r3, #0]
 8008410:	2b6c      	cmp	r3, #108	; 0x6c
 8008412:	d105      	bne.n	8008420 <_vfprintf_r+0x324>
 8008414:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008416:	3301      	adds	r3, #1
 8008418:	930f      	str	r3, [sp, #60]	; 0x3c
 800841a:	f048 0820 	orr.w	r8, r8, #32
 800841e:	e79c      	b.n	800835a <_vfprintf_r+0x25e>
 8008420:	f048 0810 	orr.w	r8, r8, #16
 8008424:	e799      	b.n	800835a <_vfprintf_r+0x25e>
 8008426:	4632      	mov	r2, r6
 8008428:	2000      	movs	r0, #0
 800842a:	f852 3b04 	ldr.w	r3, [r2], #4
 800842e:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8008432:	920a      	str	r2, [sp, #40]	; 0x28
 8008434:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8008438:	2301      	movs	r3, #1
 800843a:	4607      	mov	r7, r0
 800843c:	4606      	mov	r6, r0
 800843e:	4605      	mov	r5, r0
 8008440:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8008444:	9307      	str	r3, [sp, #28]
 8008446:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 800844a:	e1b4      	b.n	80087b6 <_vfprintf_r+0x6ba>
 800844c:	f048 0810 	orr.w	r8, r8, #16
 8008450:	f018 0f20 	tst.w	r8, #32
 8008454:	d011      	beq.n	800847a <_vfprintf_r+0x37e>
 8008456:	3607      	adds	r6, #7
 8008458:	f026 0307 	bic.w	r3, r6, #7
 800845c:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8008460:	930a      	str	r3, [sp, #40]	; 0x28
 8008462:	2e00      	cmp	r6, #0
 8008464:	f177 0300 	sbcs.w	r3, r7, #0
 8008468:	da05      	bge.n	8008476 <_vfprintf_r+0x37a>
 800846a:	232d      	movs	r3, #45	; 0x2d
 800846c:	4276      	negs	r6, r6
 800846e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8008472:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008476:	2301      	movs	r3, #1
 8008478:	e388      	b.n	8008b8c <_vfprintf_r+0xa90>
 800847a:	1d33      	adds	r3, r6, #4
 800847c:	f018 0f10 	tst.w	r8, #16
 8008480:	930a      	str	r3, [sp, #40]	; 0x28
 8008482:	d002      	beq.n	800848a <_vfprintf_r+0x38e>
 8008484:	6836      	ldr	r6, [r6, #0]
 8008486:	17f7      	asrs	r7, r6, #31
 8008488:	e7eb      	b.n	8008462 <_vfprintf_r+0x366>
 800848a:	f018 0f40 	tst.w	r8, #64	; 0x40
 800848e:	6836      	ldr	r6, [r6, #0]
 8008490:	d001      	beq.n	8008496 <_vfprintf_r+0x39a>
 8008492:	b236      	sxth	r6, r6
 8008494:	e7f7      	b.n	8008486 <_vfprintf_r+0x38a>
 8008496:	f418 7f00 	tst.w	r8, #512	; 0x200
 800849a:	bf18      	it	ne
 800849c:	b276      	sxtbne	r6, r6
 800849e:	e7f2      	b.n	8008486 <_vfprintf_r+0x38a>
 80084a0:	3607      	adds	r6, #7
 80084a2:	f026 0307 	bic.w	r3, r6, #7
 80084a6:	4619      	mov	r1, r3
 80084a8:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 80084ac:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80084b0:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 80084b4:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80084b8:	910a      	str	r1, [sp, #40]	; 0x28
 80084ba:	f04f 32ff 	mov.w	r2, #4294967295
 80084be:	4630      	mov	r0, r6
 80084c0:	4629      	mov	r1, r5
 80084c2:	4b3c      	ldr	r3, [pc, #240]	; (80085b4 <_vfprintf_r+0x4b8>)
 80084c4:	f7f8 faa2 	bl	8000a0c <__aeabi_dcmpun>
 80084c8:	bb00      	cbnz	r0, 800850c <_vfprintf_r+0x410>
 80084ca:	f04f 32ff 	mov.w	r2, #4294967295
 80084ce:	4630      	mov	r0, r6
 80084d0:	4629      	mov	r1, r5
 80084d2:	4b38      	ldr	r3, [pc, #224]	; (80085b4 <_vfprintf_r+0x4b8>)
 80084d4:	f7f8 fa7c 	bl	80009d0 <__aeabi_dcmple>
 80084d8:	b9c0      	cbnz	r0, 800850c <_vfprintf_r+0x410>
 80084da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80084de:	2200      	movs	r2, #0
 80084e0:	2300      	movs	r3, #0
 80084e2:	f7f8 fa6b 	bl	80009bc <__aeabi_dcmplt>
 80084e6:	b110      	cbz	r0, 80084ee <_vfprintf_r+0x3f2>
 80084e8:	232d      	movs	r3, #45	; 0x2d
 80084ea:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80084ee:	4a32      	ldr	r2, [pc, #200]	; (80085b8 <_vfprintf_r+0x4bc>)
 80084f0:	4832      	ldr	r0, [pc, #200]	; (80085bc <_vfprintf_r+0x4c0>)
 80084f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80084f4:	2700      	movs	r7, #0
 80084f6:	2b47      	cmp	r3, #71	; 0x47
 80084f8:	bfd4      	ite	le
 80084fa:	4691      	movle	r9, r2
 80084fc:	4681      	movgt	r9, r0
 80084fe:	2303      	movs	r3, #3
 8008500:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 8008504:	9307      	str	r3, [sp, #28]
 8008506:	463e      	mov	r6, r7
 8008508:	f001 b80e 	b.w	8009528 <_vfprintf_r+0x142c>
 800850c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008510:	4610      	mov	r0, r2
 8008512:	4619      	mov	r1, r3
 8008514:	f7f8 fa7a 	bl	8000a0c <__aeabi_dcmpun>
 8008518:	4607      	mov	r7, r0
 800851a:	b148      	cbz	r0, 8008530 <_vfprintf_r+0x434>
 800851c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800851e:	4a28      	ldr	r2, [pc, #160]	; (80085c0 <_vfprintf_r+0x4c4>)
 8008520:	2b00      	cmp	r3, #0
 8008522:	bfb8      	it	lt
 8008524:	232d      	movlt	r3, #45	; 0x2d
 8008526:	4827      	ldr	r0, [pc, #156]	; (80085c4 <_vfprintf_r+0x4c8>)
 8008528:	bfb8      	it	lt
 800852a:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 800852e:	e7e0      	b.n	80084f2 <_vfprintf_r+0x3f6>
 8008530:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008532:	f023 0320 	bic.w	r3, r3, #32
 8008536:	2b41      	cmp	r3, #65	; 0x41
 8008538:	930c      	str	r3, [sp, #48]	; 0x30
 800853a:	d12e      	bne.n	800859a <_vfprintf_r+0x49e>
 800853c:	2330      	movs	r3, #48	; 0x30
 800853e:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8008542:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008544:	f048 0802 	orr.w	r8, r8, #2
 8008548:	2b61      	cmp	r3, #97	; 0x61
 800854a:	bf0c      	ite	eq
 800854c:	2378      	moveq	r3, #120	; 0x78
 800854e:	2358      	movne	r3, #88	; 0x58
 8008550:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8008554:	9b07      	ldr	r3, [sp, #28]
 8008556:	2b63      	cmp	r3, #99	; 0x63
 8008558:	dd36      	ble.n	80085c8 <_vfprintf_r+0x4cc>
 800855a:	4658      	mov	r0, fp
 800855c:	1c59      	adds	r1, r3, #1
 800855e:	f7fe f895 	bl	800668c <_malloc_r>
 8008562:	4681      	mov	r9, r0
 8008564:	2800      	cmp	r0, #0
 8008566:	f040 8201 	bne.w	800896c <_vfprintf_r+0x870>
 800856a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800856e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008572:	f8aa 300c 	strh.w	r3, [sl, #12]
 8008576:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800857a:	07d9      	lsls	r1, r3, #31
 800857c:	d407      	bmi.n	800858e <_vfprintf_r+0x492>
 800857e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8008582:	059a      	lsls	r2, r3, #22
 8008584:	d403      	bmi.n	800858e <_vfprintf_r+0x492>
 8008586:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800858a:	f002 fac2 	bl	800ab12 <__retarget_lock_release_recursive>
 800858e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8008592:	065b      	lsls	r3, r3, #25
 8008594:	f57f adf8 	bpl.w	8008188 <_vfprintf_r+0x8c>
 8008598:	e5f3      	b.n	8008182 <_vfprintf_r+0x86>
 800859a:	9b07      	ldr	r3, [sp, #28]
 800859c:	3301      	adds	r3, #1
 800859e:	f000 81e7 	beq.w	8008970 <_vfprintf_r+0x874>
 80085a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80085a4:	2b47      	cmp	r3, #71	; 0x47
 80085a6:	d111      	bne.n	80085cc <_vfprintf_r+0x4d0>
 80085a8:	9b07      	ldr	r3, [sp, #28]
 80085aa:	b97b      	cbnz	r3, 80085cc <_vfprintf_r+0x4d0>
 80085ac:	461f      	mov	r7, r3
 80085ae:	2301      	movs	r3, #1
 80085b0:	9307      	str	r3, [sp, #28]
 80085b2:	e00b      	b.n	80085cc <_vfprintf_r+0x4d0>
 80085b4:	7fefffff 	.word	0x7fefffff
 80085b8:	0800e0c8 	.word	0x0800e0c8
 80085bc:	0800e0cc 	.word	0x0800e0cc
 80085c0:	0800e0d0 	.word	0x0800e0d0
 80085c4:	0800e0d4 	.word	0x0800e0d4
 80085c8:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 80085cc:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 80085d0:	9315      	str	r3, [sp, #84]	; 0x54
 80085d2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80085d4:	1e1d      	subs	r5, r3, #0
 80085d6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80085d8:	9308      	str	r3, [sp, #32]
 80085da:	bfb7      	itett	lt
 80085dc:	462b      	movlt	r3, r5
 80085de:	2300      	movge	r3, #0
 80085e0:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 80085e4:	232d      	movlt	r3, #45	; 0x2d
 80085e6:	931c      	str	r3, [sp, #112]	; 0x70
 80085e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80085ea:	2b41      	cmp	r3, #65	; 0x41
 80085ec:	f040 81d8 	bne.w	80089a0 <_vfprintf_r+0x8a4>
 80085f0:	aa20      	add	r2, sp, #128	; 0x80
 80085f2:	4629      	mov	r1, r5
 80085f4:	9808      	ldr	r0, [sp, #32]
 80085f6:	f003 f80d 	bl	800b614 <frexp>
 80085fa:	2200      	movs	r2, #0
 80085fc:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8008600:	f7f7 ff6a 	bl	80004d8 <__aeabi_dmul>
 8008604:	4602      	mov	r2, r0
 8008606:	460b      	mov	r3, r1
 8008608:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800860c:	2200      	movs	r2, #0
 800860e:	2300      	movs	r3, #0
 8008610:	f7f8 f9ca 	bl	80009a8 <__aeabi_dcmpeq>
 8008614:	b108      	cbz	r0, 800861a <_vfprintf_r+0x51e>
 8008616:	2301      	movs	r3, #1
 8008618:	9320      	str	r3, [sp, #128]	; 0x80
 800861a:	4bb2      	ldr	r3, [pc, #712]	; (80088e4 <_vfprintf_r+0x7e8>)
 800861c:	4eb2      	ldr	r6, [pc, #712]	; (80088e8 <_vfprintf_r+0x7ec>)
 800861e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008620:	464d      	mov	r5, r9
 8008622:	2a61      	cmp	r2, #97	; 0x61
 8008624:	bf18      	it	ne
 8008626:	461e      	movne	r6, r3
 8008628:	9b07      	ldr	r3, [sp, #28]
 800862a:	9617      	str	r6, [sp, #92]	; 0x5c
 800862c:	1e5e      	subs	r6, r3, #1
 800862e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008632:	2200      	movs	r2, #0
 8008634:	4bad      	ldr	r3, [pc, #692]	; (80088ec <_vfprintf_r+0x7f0>)
 8008636:	f7f7 ff4f 	bl	80004d8 <__aeabi_dmul>
 800863a:	4602      	mov	r2, r0
 800863c:	460b      	mov	r3, r1
 800863e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008642:	f7f8 f9f9 	bl	8000a38 <__aeabi_d2iz>
 8008646:	901d      	str	r0, [sp, #116]	; 0x74
 8008648:	f7f7 fedc 	bl	8000404 <__aeabi_i2d>
 800864c:	4602      	mov	r2, r0
 800864e:	460b      	mov	r3, r1
 8008650:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008654:	f7f7 fd88 	bl	8000168 <__aeabi_dsub>
 8008658:	4602      	mov	r2, r0
 800865a:	460b      	mov	r3, r1
 800865c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008660:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008662:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8008664:	960d      	str	r6, [sp, #52]	; 0x34
 8008666:	5c9b      	ldrb	r3, [r3, r2]
 8008668:	f805 3b01 	strb.w	r3, [r5], #1
 800866c:	1c73      	adds	r3, r6, #1
 800866e:	d006      	beq.n	800867e <_vfprintf_r+0x582>
 8008670:	2200      	movs	r2, #0
 8008672:	2300      	movs	r3, #0
 8008674:	3e01      	subs	r6, #1
 8008676:	f7f8 f997 	bl	80009a8 <__aeabi_dcmpeq>
 800867a:	2800      	cmp	r0, #0
 800867c:	d0d7      	beq.n	800862e <_vfprintf_r+0x532>
 800867e:	2200      	movs	r2, #0
 8008680:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008684:	4b9a      	ldr	r3, [pc, #616]	; (80088f0 <_vfprintf_r+0x7f4>)
 8008686:	f7f8 f9b7 	bl	80009f8 <__aeabi_dcmpgt>
 800868a:	b960      	cbnz	r0, 80086a6 <_vfprintf_r+0x5aa>
 800868c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008690:	2200      	movs	r2, #0
 8008692:	4b97      	ldr	r3, [pc, #604]	; (80088f0 <_vfprintf_r+0x7f4>)
 8008694:	f7f8 f988 	bl	80009a8 <__aeabi_dcmpeq>
 8008698:	2800      	cmp	r0, #0
 800869a:	f000 817c 	beq.w	8008996 <_vfprintf_r+0x89a>
 800869e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80086a0:	07da      	lsls	r2, r3, #31
 80086a2:	f140 8178 	bpl.w	8008996 <_vfprintf_r+0x89a>
 80086a6:	2030      	movs	r0, #48	; 0x30
 80086a8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80086aa:	9524      	str	r5, [sp, #144]	; 0x90
 80086ac:	7bd9      	ldrb	r1, [r3, #15]
 80086ae:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80086b0:	1e53      	subs	r3, r2, #1
 80086b2:	9324      	str	r3, [sp, #144]	; 0x90
 80086b4:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 80086b8:	428b      	cmp	r3, r1
 80086ba:	f000 815b 	beq.w	8008974 <_vfprintf_r+0x878>
 80086be:	2b39      	cmp	r3, #57	; 0x39
 80086c0:	bf0b      	itete	eq
 80086c2:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 80086c4:	3301      	addne	r3, #1
 80086c6:	7a9b      	ldrbeq	r3, [r3, #10]
 80086c8:	b2db      	uxtbne	r3, r3
 80086ca:	f802 3c01 	strb.w	r3, [r2, #-1]
 80086ce:	eba5 0309 	sub.w	r3, r5, r9
 80086d2:	9308      	str	r3, [sp, #32]
 80086d4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80086d6:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80086d8:	2b47      	cmp	r3, #71	; 0x47
 80086da:	f040 81ae 	bne.w	8008a3a <_vfprintf_r+0x93e>
 80086de:	1ceb      	adds	r3, r5, #3
 80086e0:	db03      	blt.n	80086ea <_vfprintf_r+0x5ee>
 80086e2:	9b07      	ldr	r3, [sp, #28]
 80086e4:	429d      	cmp	r5, r3
 80086e6:	f340 81d3 	ble.w	8008a90 <_vfprintf_r+0x994>
 80086ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80086ec:	3b02      	subs	r3, #2
 80086ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80086f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80086f2:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 80086f6:	f021 0120 	bic.w	r1, r1, #32
 80086fa:	2941      	cmp	r1, #65	; 0x41
 80086fc:	bf08      	it	eq
 80086fe:	320f      	addeq	r2, #15
 8008700:	f105 33ff 	add.w	r3, r5, #4294967295
 8008704:	bf06      	itte	eq
 8008706:	b2d2      	uxtbeq	r2, r2
 8008708:	2101      	moveq	r1, #1
 800870a:	2100      	movne	r1, #0
 800870c:	2b00      	cmp	r3, #0
 800870e:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8008712:	bfb4      	ite	lt
 8008714:	222d      	movlt	r2, #45	; 0x2d
 8008716:	222b      	movge	r2, #43	; 0x2b
 8008718:	9320      	str	r3, [sp, #128]	; 0x80
 800871a:	bfb8      	it	lt
 800871c:	f1c5 0301 	rsblt	r3, r5, #1
 8008720:	2b09      	cmp	r3, #9
 8008722:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 8008726:	f340 81a1 	ble.w	8008a6c <_vfprintf_r+0x970>
 800872a:	260a      	movs	r6, #10
 800872c:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8008730:	fb93 f5f6 	sdiv	r5, r3, r6
 8008734:	4611      	mov	r1, r2
 8008736:	fb06 3015 	mls	r0, r6, r5, r3
 800873a:	3030      	adds	r0, #48	; 0x30
 800873c:	f801 0c01 	strb.w	r0, [r1, #-1]
 8008740:	4618      	mov	r0, r3
 8008742:	2863      	cmp	r0, #99	; 0x63
 8008744:	462b      	mov	r3, r5
 8008746:	f102 32ff 	add.w	r2, r2, #4294967295
 800874a:	dcf1      	bgt.n	8008730 <_vfprintf_r+0x634>
 800874c:	3330      	adds	r3, #48	; 0x30
 800874e:	1e88      	subs	r0, r1, #2
 8008750:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008754:	4603      	mov	r3, r0
 8008756:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800875a:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 800875e:	42ab      	cmp	r3, r5
 8008760:	f0c0 817f 	bcc.w	8008a62 <_vfprintf_r+0x966>
 8008764:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8008768:	1a52      	subs	r2, r2, r1
 800876a:	42a8      	cmp	r0, r5
 800876c:	bf88      	it	hi
 800876e:	2200      	movhi	r2, #0
 8008770:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8008774:	441a      	add	r2, r3
 8008776:	ab22      	add	r3, sp, #136	; 0x88
 8008778:	1ad3      	subs	r3, r2, r3
 800877a:	9a08      	ldr	r2, [sp, #32]
 800877c:	931a      	str	r3, [sp, #104]	; 0x68
 800877e:	2a01      	cmp	r2, #1
 8008780:	4413      	add	r3, r2
 8008782:	9307      	str	r3, [sp, #28]
 8008784:	dc02      	bgt.n	800878c <_vfprintf_r+0x690>
 8008786:	f018 0f01 	tst.w	r8, #1
 800878a:	d003      	beq.n	8008794 <_vfprintf_r+0x698>
 800878c:	9b07      	ldr	r3, [sp, #28]
 800878e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008790:	4413      	add	r3, r2
 8008792:	9307      	str	r3, [sp, #28]
 8008794:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 8008798:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800879c:	9315      	str	r3, [sp, #84]	; 0x54
 800879e:	2300      	movs	r3, #0
 80087a0:	461d      	mov	r5, r3
 80087a2:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 80087a6:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80087a8:	b113      	cbz	r3, 80087b0 <_vfprintf_r+0x6b4>
 80087aa:	232d      	movs	r3, #45	; 0x2d
 80087ac:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80087b0:	2600      	movs	r6, #0
 80087b2:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 80087b6:	9b07      	ldr	r3, [sp, #28]
 80087b8:	42b3      	cmp	r3, r6
 80087ba:	bfb8      	it	lt
 80087bc:	4633      	movlt	r3, r6
 80087be:	9315      	str	r3, [sp, #84]	; 0x54
 80087c0:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80087c4:	b113      	cbz	r3, 80087cc <_vfprintf_r+0x6d0>
 80087c6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80087c8:	3301      	adds	r3, #1
 80087ca:	9315      	str	r3, [sp, #84]	; 0x54
 80087cc:	f018 0302 	ands.w	r3, r8, #2
 80087d0:	931c      	str	r3, [sp, #112]	; 0x70
 80087d2:	bf1e      	ittt	ne
 80087d4:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 80087d6:	3302      	addne	r3, #2
 80087d8:	9315      	strne	r3, [sp, #84]	; 0x54
 80087da:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 80087de:	931d      	str	r3, [sp, #116]	; 0x74
 80087e0:	d121      	bne.n	8008826 <_vfprintf_r+0x72a>
 80087e2:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80087e6:	1a9b      	subs	r3, r3, r2
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	9317      	str	r3, [sp, #92]	; 0x5c
 80087ec:	dd1b      	ble.n	8008826 <_vfprintf_r+0x72a>
 80087ee:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80087f2:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80087f4:	3301      	adds	r3, #1
 80087f6:	2810      	cmp	r0, #16
 80087f8:	483e      	ldr	r0, [pc, #248]	; (80088f4 <_vfprintf_r+0x7f8>)
 80087fa:	f104 0108 	add.w	r1, r4, #8
 80087fe:	6020      	str	r0, [r4, #0]
 8008800:	f300 82df 	bgt.w	8008dc2 <_vfprintf_r+0xcc6>
 8008804:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8008806:	2b07      	cmp	r3, #7
 8008808:	4402      	add	r2, r0
 800880a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800880e:	6060      	str	r0, [r4, #4]
 8008810:	f340 82ec 	ble.w	8008dec <_vfprintf_r+0xcf0>
 8008814:	4651      	mov	r1, sl
 8008816:	4658      	mov	r0, fp
 8008818:	aa26      	add	r2, sp, #152	; 0x98
 800881a:	f003 f800 	bl	800b81e <__sprint_r>
 800881e:	2800      	cmp	r0, #0
 8008820:	f040 8622 	bne.w	8009468 <_vfprintf_r+0x136c>
 8008824:	ac29      	add	r4, sp, #164	; 0xa4
 8008826:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800882a:	b173      	cbz	r3, 800884a <_vfprintf_r+0x74e>
 800882c:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8008830:	6023      	str	r3, [r4, #0]
 8008832:	2301      	movs	r3, #1
 8008834:	6063      	str	r3, [r4, #4]
 8008836:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008838:	3301      	adds	r3, #1
 800883a:	9328      	str	r3, [sp, #160]	; 0xa0
 800883c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800883e:	3301      	adds	r3, #1
 8008840:	2b07      	cmp	r3, #7
 8008842:	9327      	str	r3, [sp, #156]	; 0x9c
 8008844:	f300 82d4 	bgt.w	8008df0 <_vfprintf_r+0xcf4>
 8008848:	3408      	adds	r4, #8
 800884a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800884c:	b16b      	cbz	r3, 800886a <_vfprintf_r+0x76e>
 800884e:	ab1f      	add	r3, sp, #124	; 0x7c
 8008850:	6023      	str	r3, [r4, #0]
 8008852:	2302      	movs	r3, #2
 8008854:	6063      	str	r3, [r4, #4]
 8008856:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008858:	3302      	adds	r3, #2
 800885a:	9328      	str	r3, [sp, #160]	; 0xa0
 800885c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800885e:	3301      	adds	r3, #1
 8008860:	2b07      	cmp	r3, #7
 8008862:	9327      	str	r3, [sp, #156]	; 0x9c
 8008864:	f300 82ce 	bgt.w	8008e04 <_vfprintf_r+0xd08>
 8008868:	3408      	adds	r4, #8
 800886a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800886c:	2b80      	cmp	r3, #128	; 0x80
 800886e:	d121      	bne.n	80088b4 <_vfprintf_r+0x7b8>
 8008870:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8008874:	1a9b      	subs	r3, r3, r2
 8008876:	2b00      	cmp	r3, #0
 8008878:	9317      	str	r3, [sp, #92]	; 0x5c
 800887a:	dd1b      	ble.n	80088b4 <_vfprintf_r+0x7b8>
 800887c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008880:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8008882:	3301      	adds	r3, #1
 8008884:	2810      	cmp	r0, #16
 8008886:	481c      	ldr	r0, [pc, #112]	; (80088f8 <_vfprintf_r+0x7fc>)
 8008888:	f104 0108 	add.w	r1, r4, #8
 800888c:	6020      	str	r0, [r4, #0]
 800888e:	f300 82c3 	bgt.w	8008e18 <_vfprintf_r+0xd1c>
 8008892:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8008894:	2b07      	cmp	r3, #7
 8008896:	4402      	add	r2, r0
 8008898:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800889c:	6060      	str	r0, [r4, #4]
 800889e:	f340 82d0 	ble.w	8008e42 <_vfprintf_r+0xd46>
 80088a2:	4651      	mov	r1, sl
 80088a4:	4658      	mov	r0, fp
 80088a6:	aa26      	add	r2, sp, #152	; 0x98
 80088a8:	f002 ffb9 	bl	800b81e <__sprint_r>
 80088ac:	2800      	cmp	r0, #0
 80088ae:	f040 85db 	bne.w	8009468 <_vfprintf_r+0x136c>
 80088b2:	ac29      	add	r4, sp, #164	; 0xa4
 80088b4:	9b07      	ldr	r3, [sp, #28]
 80088b6:	1af6      	subs	r6, r6, r3
 80088b8:	2e00      	cmp	r6, #0
 80088ba:	dd28      	ble.n	800890e <_vfprintf_r+0x812>
 80088bc:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80088c0:	480d      	ldr	r0, [pc, #52]	; (80088f8 <_vfprintf_r+0x7fc>)
 80088c2:	2e10      	cmp	r6, #16
 80088c4:	f103 0301 	add.w	r3, r3, #1
 80088c8:	f104 0108 	add.w	r1, r4, #8
 80088cc:	6020      	str	r0, [r4, #0]
 80088ce:	f300 82ba 	bgt.w	8008e46 <_vfprintf_r+0xd4a>
 80088d2:	6066      	str	r6, [r4, #4]
 80088d4:	2b07      	cmp	r3, #7
 80088d6:	4416      	add	r6, r2
 80088d8:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80088dc:	f340 82c6 	ble.w	8008e6c <_vfprintf_r+0xd70>
 80088e0:	e00c      	b.n	80088fc <_vfprintf_r+0x800>
 80088e2:	bf00      	nop
 80088e4:	0800e0e9 	.word	0x0800e0e9
 80088e8:	0800e0d8 	.word	0x0800e0d8
 80088ec:	40300000 	.word	0x40300000
 80088f0:	3fe00000 	.word	0x3fe00000
 80088f4:	0800e11c 	.word	0x0800e11c
 80088f8:	0800e12c 	.word	0x0800e12c
 80088fc:	4651      	mov	r1, sl
 80088fe:	4658      	mov	r0, fp
 8008900:	aa26      	add	r2, sp, #152	; 0x98
 8008902:	f002 ff8c 	bl	800b81e <__sprint_r>
 8008906:	2800      	cmp	r0, #0
 8008908:	f040 85ae 	bne.w	8009468 <_vfprintf_r+0x136c>
 800890c:	ac29      	add	r4, sp, #164	; 0xa4
 800890e:	f418 7f80 	tst.w	r8, #256	; 0x100
 8008912:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8008914:	f040 82b0 	bne.w	8008e78 <_vfprintf_r+0xd7c>
 8008918:	9b07      	ldr	r3, [sp, #28]
 800891a:	f8c4 9000 	str.w	r9, [r4]
 800891e:	441e      	add	r6, r3
 8008920:	6063      	str	r3, [r4, #4]
 8008922:	9628      	str	r6, [sp, #160]	; 0xa0
 8008924:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008926:	3301      	adds	r3, #1
 8008928:	2b07      	cmp	r3, #7
 800892a:	9327      	str	r3, [sp, #156]	; 0x9c
 800892c:	f300 82ea 	bgt.w	8008f04 <_vfprintf_r+0xe08>
 8008930:	3408      	adds	r4, #8
 8008932:	f018 0f04 	tst.w	r8, #4
 8008936:	f040 8578 	bne.w	800942a <_vfprintf_r+0x132e>
 800893a:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800893e:	9915      	ldr	r1, [sp, #84]	; 0x54
 8008940:	428a      	cmp	r2, r1
 8008942:	bfac      	ite	ge
 8008944:	189b      	addge	r3, r3, r2
 8008946:	185b      	addlt	r3, r3, r1
 8008948:	9313      	str	r3, [sp, #76]	; 0x4c
 800894a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800894c:	b13b      	cbz	r3, 800895e <_vfprintf_r+0x862>
 800894e:	4651      	mov	r1, sl
 8008950:	4658      	mov	r0, fp
 8008952:	aa26      	add	r2, sp, #152	; 0x98
 8008954:	f002 ff63 	bl	800b81e <__sprint_r>
 8008958:	2800      	cmp	r0, #0
 800895a:	f040 8585 	bne.w	8009468 <_vfprintf_r+0x136c>
 800895e:	2300      	movs	r3, #0
 8008960:	9327      	str	r3, [sp, #156]	; 0x9c
 8008962:	2f00      	cmp	r7, #0
 8008964:	f040 859c 	bne.w	80094a0 <_vfprintf_r+0x13a4>
 8008968:	ac29      	add	r4, sp, #164	; 0xa4
 800896a:	e0e7      	b.n	8008b3c <_vfprintf_r+0xa40>
 800896c:	4607      	mov	r7, r0
 800896e:	e62d      	b.n	80085cc <_vfprintf_r+0x4d0>
 8008970:	2306      	movs	r3, #6
 8008972:	e61d      	b.n	80085b0 <_vfprintf_r+0x4b4>
 8008974:	f802 0c01 	strb.w	r0, [r2, #-1]
 8008978:	e699      	b.n	80086ae <_vfprintf_r+0x5b2>
 800897a:	f803 0b01 	strb.w	r0, [r3], #1
 800897e:	1aca      	subs	r2, r1, r3
 8008980:	2a00      	cmp	r2, #0
 8008982:	dafa      	bge.n	800897a <_vfprintf_r+0x87e>
 8008984:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008986:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008988:	3201      	adds	r2, #1
 800898a:	f103 0301 	add.w	r3, r3, #1
 800898e:	bfb8      	it	lt
 8008990:	2300      	movlt	r3, #0
 8008992:	441d      	add	r5, r3
 8008994:	e69b      	b.n	80086ce <_vfprintf_r+0x5d2>
 8008996:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008998:	462b      	mov	r3, r5
 800899a:	2030      	movs	r0, #48	; 0x30
 800899c:	18a9      	adds	r1, r5, r2
 800899e:	e7ee      	b.n	800897e <_vfprintf_r+0x882>
 80089a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80089a2:	2b46      	cmp	r3, #70	; 0x46
 80089a4:	d005      	beq.n	80089b2 <_vfprintf_r+0x8b6>
 80089a6:	2b45      	cmp	r3, #69	; 0x45
 80089a8:	d11b      	bne.n	80089e2 <_vfprintf_r+0x8e6>
 80089aa:	9b07      	ldr	r3, [sp, #28]
 80089ac:	1c5e      	adds	r6, r3, #1
 80089ae:	2302      	movs	r3, #2
 80089b0:	e001      	b.n	80089b6 <_vfprintf_r+0x8ba>
 80089b2:	2303      	movs	r3, #3
 80089b4:	9e07      	ldr	r6, [sp, #28]
 80089b6:	aa24      	add	r2, sp, #144	; 0x90
 80089b8:	9204      	str	r2, [sp, #16]
 80089ba:	aa21      	add	r2, sp, #132	; 0x84
 80089bc:	9203      	str	r2, [sp, #12]
 80089be:	aa20      	add	r2, sp, #128	; 0x80
 80089c0:	e9cd 6201 	strd	r6, r2, [sp, #4]
 80089c4:	9300      	str	r3, [sp, #0]
 80089c6:	4658      	mov	r0, fp
 80089c8:	462b      	mov	r3, r5
 80089ca:	9a08      	ldr	r2, [sp, #32]
 80089cc:	f000 ff28 	bl	8009820 <_dtoa_r>
 80089d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80089d2:	4681      	mov	r9, r0
 80089d4:	2b47      	cmp	r3, #71	; 0x47
 80089d6:	d106      	bne.n	80089e6 <_vfprintf_r+0x8ea>
 80089d8:	f018 0f01 	tst.w	r8, #1
 80089dc:	d103      	bne.n	80089e6 <_vfprintf_r+0x8ea>
 80089de:	9d24      	ldr	r5, [sp, #144]	; 0x90
 80089e0:	e675      	b.n	80086ce <_vfprintf_r+0x5d2>
 80089e2:	9e07      	ldr	r6, [sp, #28]
 80089e4:	e7e3      	b.n	80089ae <_vfprintf_r+0x8b2>
 80089e6:	eb09 0306 	add.w	r3, r9, r6
 80089ea:	930d      	str	r3, [sp, #52]	; 0x34
 80089ec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80089ee:	2b46      	cmp	r3, #70	; 0x46
 80089f0:	d111      	bne.n	8008a16 <_vfprintf_r+0x91a>
 80089f2:	f899 3000 	ldrb.w	r3, [r9]
 80089f6:	2b30      	cmp	r3, #48	; 0x30
 80089f8:	d109      	bne.n	8008a0e <_vfprintf_r+0x912>
 80089fa:	2200      	movs	r2, #0
 80089fc:	2300      	movs	r3, #0
 80089fe:	4629      	mov	r1, r5
 8008a00:	9808      	ldr	r0, [sp, #32]
 8008a02:	f7f7 ffd1 	bl	80009a8 <__aeabi_dcmpeq>
 8008a06:	b910      	cbnz	r0, 8008a0e <_vfprintf_r+0x912>
 8008a08:	f1c6 0601 	rsb	r6, r6, #1
 8008a0c:	9620      	str	r6, [sp, #128]	; 0x80
 8008a0e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008a10:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008a12:	441a      	add	r2, r3
 8008a14:	920d      	str	r2, [sp, #52]	; 0x34
 8008a16:	2200      	movs	r2, #0
 8008a18:	2300      	movs	r3, #0
 8008a1a:	4629      	mov	r1, r5
 8008a1c:	9808      	ldr	r0, [sp, #32]
 8008a1e:	f7f7 ffc3 	bl	80009a8 <__aeabi_dcmpeq>
 8008a22:	b108      	cbz	r0, 8008a28 <_vfprintf_r+0x92c>
 8008a24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008a26:	9324      	str	r3, [sp, #144]	; 0x90
 8008a28:	2230      	movs	r2, #48	; 0x30
 8008a2a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008a2c:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008a2e:	4299      	cmp	r1, r3
 8008a30:	d9d5      	bls.n	80089de <_vfprintf_r+0x8e2>
 8008a32:	1c59      	adds	r1, r3, #1
 8008a34:	9124      	str	r1, [sp, #144]	; 0x90
 8008a36:	701a      	strb	r2, [r3, #0]
 8008a38:	e7f7      	b.n	8008a2a <_vfprintf_r+0x92e>
 8008a3a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008a3c:	2b46      	cmp	r3, #70	; 0x46
 8008a3e:	f47f ae57 	bne.w	80086f0 <_vfprintf_r+0x5f4>
 8008a42:	9a07      	ldr	r2, [sp, #28]
 8008a44:	f008 0301 	and.w	r3, r8, #1
 8008a48:	2d00      	cmp	r5, #0
 8008a4a:	ea43 0302 	orr.w	r3, r3, r2
 8008a4e:	dd1a      	ble.n	8008a86 <_vfprintf_r+0x98a>
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d034      	beq.n	8008abe <_vfprintf_r+0x9c2>
 8008a54:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008a56:	18eb      	adds	r3, r5, r3
 8008a58:	441a      	add	r2, r3
 8008a5a:	9207      	str	r2, [sp, #28]
 8008a5c:	2366      	movs	r3, #102	; 0x66
 8008a5e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008a60:	e033      	b.n	8008aca <_vfprintf_r+0x9ce>
 8008a62:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008a66:	f802 6b01 	strb.w	r6, [r2], #1
 8008a6a:	e678      	b.n	800875e <_vfprintf_r+0x662>
 8008a6c:	b941      	cbnz	r1, 8008a80 <_vfprintf_r+0x984>
 8008a6e:	2230      	movs	r2, #48	; 0x30
 8008a70:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8008a74:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8008a78:	3330      	adds	r3, #48	; 0x30
 8008a7a:	f802 3b01 	strb.w	r3, [r2], #1
 8008a7e:	e67a      	b.n	8008776 <_vfprintf_r+0x67a>
 8008a80:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8008a84:	e7f8      	b.n	8008a78 <_vfprintf_r+0x97c>
 8008a86:	b1e3      	cbz	r3, 8008ac2 <_vfprintf_r+0x9c6>
 8008a88:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008a8a:	9a07      	ldr	r2, [sp, #28]
 8008a8c:	3301      	adds	r3, #1
 8008a8e:	e7e3      	b.n	8008a58 <_vfprintf_r+0x95c>
 8008a90:	9b08      	ldr	r3, [sp, #32]
 8008a92:	429d      	cmp	r5, r3
 8008a94:	db07      	blt.n	8008aa6 <_vfprintf_r+0x9aa>
 8008a96:	f018 0f01 	tst.w	r8, #1
 8008a9a:	d02d      	beq.n	8008af8 <_vfprintf_r+0x9fc>
 8008a9c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008a9e:	18eb      	adds	r3, r5, r3
 8008aa0:	9307      	str	r3, [sp, #28]
 8008aa2:	2367      	movs	r3, #103	; 0x67
 8008aa4:	e7db      	b.n	8008a5e <_vfprintf_r+0x962>
 8008aa6:	9b08      	ldr	r3, [sp, #32]
 8008aa8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008aaa:	2d00      	cmp	r5, #0
 8008aac:	4413      	add	r3, r2
 8008aae:	9307      	str	r3, [sp, #28]
 8008ab0:	dcf7      	bgt.n	8008aa2 <_vfprintf_r+0x9a6>
 8008ab2:	9a07      	ldr	r2, [sp, #28]
 8008ab4:	f1c5 0301 	rsb	r3, r5, #1
 8008ab8:	441a      	add	r2, r3
 8008aba:	4613      	mov	r3, r2
 8008abc:	e7f0      	b.n	8008aa0 <_vfprintf_r+0x9a4>
 8008abe:	9507      	str	r5, [sp, #28]
 8008ac0:	e7cc      	b.n	8008a5c <_vfprintf_r+0x960>
 8008ac2:	2366      	movs	r3, #102	; 0x66
 8008ac4:	930b      	str	r3, [sp, #44]	; 0x2c
 8008ac6:	2301      	movs	r3, #1
 8008ac8:	9307      	str	r3, [sp, #28]
 8008aca:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 8008ace:	930d      	str	r3, [sp, #52]	; 0x34
 8008ad0:	d025      	beq.n	8008b1e <_vfprintf_r+0xa22>
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	2d00      	cmp	r5, #0
 8008ad6:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8008ada:	f77f ae64 	ble.w	80087a6 <_vfprintf_r+0x6aa>
 8008ade:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008ae0:	781b      	ldrb	r3, [r3, #0]
 8008ae2:	2bff      	cmp	r3, #255	; 0xff
 8008ae4:	d10a      	bne.n	8008afc <_vfprintf_r+0xa00>
 8008ae6:	9907      	ldr	r1, [sp, #28]
 8008ae8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008aec:	4413      	add	r3, r2
 8008aee:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008af0:	fb02 1303 	mla	r3, r2, r3, r1
 8008af4:	9307      	str	r3, [sp, #28]
 8008af6:	e656      	b.n	80087a6 <_vfprintf_r+0x6aa>
 8008af8:	9507      	str	r5, [sp, #28]
 8008afa:	e7d2      	b.n	8008aa2 <_vfprintf_r+0x9a6>
 8008afc:	42ab      	cmp	r3, r5
 8008afe:	daf2      	bge.n	8008ae6 <_vfprintf_r+0x9ea>
 8008b00:	1aed      	subs	r5, r5, r3
 8008b02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008b04:	785b      	ldrb	r3, [r3, #1]
 8008b06:	b133      	cbz	r3, 8008b16 <_vfprintf_r+0xa1a>
 8008b08:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008b0a:	3301      	adds	r3, #1
 8008b0c:	930d      	str	r3, [sp, #52]	; 0x34
 8008b0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008b10:	3301      	adds	r3, #1
 8008b12:	930e      	str	r3, [sp, #56]	; 0x38
 8008b14:	e7e3      	b.n	8008ade <_vfprintf_r+0x9e2>
 8008b16:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008b18:	3301      	adds	r3, #1
 8008b1a:	930c      	str	r3, [sp, #48]	; 0x30
 8008b1c:	e7df      	b.n	8008ade <_vfprintf_r+0x9e2>
 8008b1e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008b20:	930c      	str	r3, [sp, #48]	; 0x30
 8008b22:	e640      	b.n	80087a6 <_vfprintf_r+0x6aa>
 8008b24:	4632      	mov	r2, r6
 8008b26:	f852 3b04 	ldr.w	r3, [r2], #4
 8008b2a:	f018 0f20 	tst.w	r8, #32
 8008b2e:	920a      	str	r2, [sp, #40]	; 0x28
 8008b30:	d009      	beq.n	8008b46 <_vfprintf_r+0xa4a>
 8008b32:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008b34:	4610      	mov	r0, r2
 8008b36:	17d1      	asrs	r1, r2, #31
 8008b38:	e9c3 0100 	strd	r0, r1, [r3]
 8008b3c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8008b3e:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 8008b42:	f7ff bb5a 	b.w	80081fa <_vfprintf_r+0xfe>
 8008b46:	f018 0f10 	tst.w	r8, #16
 8008b4a:	d002      	beq.n	8008b52 <_vfprintf_r+0xa56>
 8008b4c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008b4e:	601a      	str	r2, [r3, #0]
 8008b50:	e7f4      	b.n	8008b3c <_vfprintf_r+0xa40>
 8008b52:	f018 0f40 	tst.w	r8, #64	; 0x40
 8008b56:	d002      	beq.n	8008b5e <_vfprintf_r+0xa62>
 8008b58:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008b5a:	801a      	strh	r2, [r3, #0]
 8008b5c:	e7ee      	b.n	8008b3c <_vfprintf_r+0xa40>
 8008b5e:	f418 7f00 	tst.w	r8, #512	; 0x200
 8008b62:	d0f3      	beq.n	8008b4c <_vfprintf_r+0xa50>
 8008b64:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008b66:	701a      	strb	r2, [r3, #0]
 8008b68:	e7e8      	b.n	8008b3c <_vfprintf_r+0xa40>
 8008b6a:	f048 0810 	orr.w	r8, r8, #16
 8008b6e:	f018 0f20 	tst.w	r8, #32
 8008b72:	d01e      	beq.n	8008bb2 <_vfprintf_r+0xab6>
 8008b74:	3607      	adds	r6, #7
 8008b76:	f026 0307 	bic.w	r3, r6, #7
 8008b7a:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8008b7e:	930a      	str	r3, [sp, #40]	; 0x28
 8008b80:	2300      	movs	r3, #0
 8008b82:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8008b86:	2200      	movs	r2, #0
 8008b88:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8008b8c:	9a07      	ldr	r2, [sp, #28]
 8008b8e:	3201      	adds	r2, #1
 8008b90:	f000 849b 	beq.w	80094ca <_vfprintf_r+0x13ce>
 8008b94:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 8008b98:	920c      	str	r2, [sp, #48]	; 0x30
 8008b9a:	ea56 0207 	orrs.w	r2, r6, r7
 8008b9e:	f040 849a 	bne.w	80094d6 <_vfprintf_r+0x13da>
 8008ba2:	9a07      	ldr	r2, [sp, #28]
 8008ba4:	2a00      	cmp	r2, #0
 8008ba6:	f000 80f5 	beq.w	8008d94 <_vfprintf_r+0xc98>
 8008baa:	2b01      	cmp	r3, #1
 8008bac:	f040 8496 	bne.w	80094dc <_vfprintf_r+0x13e0>
 8008bb0:	e097      	b.n	8008ce2 <_vfprintf_r+0xbe6>
 8008bb2:	1d33      	adds	r3, r6, #4
 8008bb4:	f018 0f10 	tst.w	r8, #16
 8008bb8:	930a      	str	r3, [sp, #40]	; 0x28
 8008bba:	d001      	beq.n	8008bc0 <_vfprintf_r+0xac4>
 8008bbc:	6836      	ldr	r6, [r6, #0]
 8008bbe:	e003      	b.n	8008bc8 <_vfprintf_r+0xacc>
 8008bc0:	f018 0f40 	tst.w	r8, #64	; 0x40
 8008bc4:	d002      	beq.n	8008bcc <_vfprintf_r+0xad0>
 8008bc6:	8836      	ldrh	r6, [r6, #0]
 8008bc8:	2700      	movs	r7, #0
 8008bca:	e7d9      	b.n	8008b80 <_vfprintf_r+0xa84>
 8008bcc:	f418 7f00 	tst.w	r8, #512	; 0x200
 8008bd0:	d0f4      	beq.n	8008bbc <_vfprintf_r+0xac0>
 8008bd2:	7836      	ldrb	r6, [r6, #0]
 8008bd4:	e7f8      	b.n	8008bc8 <_vfprintf_r+0xacc>
 8008bd6:	4633      	mov	r3, r6
 8008bd8:	f853 6b04 	ldr.w	r6, [r3], #4
 8008bdc:	2278      	movs	r2, #120	; 0x78
 8008bde:	930a      	str	r3, [sp, #40]	; 0x28
 8008be0:	f647 0330 	movw	r3, #30768	; 0x7830
 8008be4:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8008be8:	4ba1      	ldr	r3, [pc, #644]	; (8008e70 <_vfprintf_r+0xd74>)
 8008bea:	2700      	movs	r7, #0
 8008bec:	931b      	str	r3, [sp, #108]	; 0x6c
 8008bee:	f048 0802 	orr.w	r8, r8, #2
 8008bf2:	2302      	movs	r3, #2
 8008bf4:	920b      	str	r2, [sp, #44]	; 0x2c
 8008bf6:	e7c6      	b.n	8008b86 <_vfprintf_r+0xa8a>
 8008bf8:	4633      	mov	r3, r6
 8008bfa:	2500      	movs	r5, #0
 8008bfc:	f853 9b04 	ldr.w	r9, [r3], #4
 8008c00:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8008c04:	930a      	str	r3, [sp, #40]	; 0x28
 8008c06:	9b07      	ldr	r3, [sp, #28]
 8008c08:	1c5e      	adds	r6, r3, #1
 8008c0a:	d010      	beq.n	8008c2e <_vfprintf_r+0xb32>
 8008c0c:	461a      	mov	r2, r3
 8008c0e:	4629      	mov	r1, r5
 8008c10:	4648      	mov	r0, r9
 8008c12:	f001 ffeb 	bl	800abec <memchr>
 8008c16:	4607      	mov	r7, r0
 8008c18:	2800      	cmp	r0, #0
 8008c1a:	f43f ac74 	beq.w	8008506 <_vfprintf_r+0x40a>
 8008c1e:	eba0 0309 	sub.w	r3, r0, r9
 8008c22:	462f      	mov	r7, r5
 8008c24:	462e      	mov	r6, r5
 8008c26:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8008c2a:	9307      	str	r3, [sp, #28]
 8008c2c:	e5c3      	b.n	80087b6 <_vfprintf_r+0x6ba>
 8008c2e:	4648      	mov	r0, r9
 8008c30:	f7f7 fa8e 	bl	8000150 <strlen>
 8008c34:	462f      	mov	r7, r5
 8008c36:	9007      	str	r0, [sp, #28]
 8008c38:	e465      	b.n	8008506 <_vfprintf_r+0x40a>
 8008c3a:	f048 0810 	orr.w	r8, r8, #16
 8008c3e:	f018 0f20 	tst.w	r8, #32
 8008c42:	d007      	beq.n	8008c54 <_vfprintf_r+0xb58>
 8008c44:	3607      	adds	r6, #7
 8008c46:	f026 0307 	bic.w	r3, r6, #7
 8008c4a:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8008c4e:	930a      	str	r3, [sp, #40]	; 0x28
 8008c50:	2301      	movs	r3, #1
 8008c52:	e798      	b.n	8008b86 <_vfprintf_r+0xa8a>
 8008c54:	1d33      	adds	r3, r6, #4
 8008c56:	f018 0f10 	tst.w	r8, #16
 8008c5a:	930a      	str	r3, [sp, #40]	; 0x28
 8008c5c:	d001      	beq.n	8008c62 <_vfprintf_r+0xb66>
 8008c5e:	6836      	ldr	r6, [r6, #0]
 8008c60:	e003      	b.n	8008c6a <_vfprintf_r+0xb6e>
 8008c62:	f018 0f40 	tst.w	r8, #64	; 0x40
 8008c66:	d002      	beq.n	8008c6e <_vfprintf_r+0xb72>
 8008c68:	8836      	ldrh	r6, [r6, #0]
 8008c6a:	2700      	movs	r7, #0
 8008c6c:	e7f0      	b.n	8008c50 <_vfprintf_r+0xb54>
 8008c6e:	f418 7f00 	tst.w	r8, #512	; 0x200
 8008c72:	d0f4      	beq.n	8008c5e <_vfprintf_r+0xb62>
 8008c74:	7836      	ldrb	r6, [r6, #0]
 8008c76:	e7f8      	b.n	8008c6a <_vfprintf_r+0xb6e>
 8008c78:	4b7e      	ldr	r3, [pc, #504]	; (8008e74 <_vfprintf_r+0xd78>)
 8008c7a:	f018 0f20 	tst.w	r8, #32
 8008c7e:	931b      	str	r3, [sp, #108]	; 0x6c
 8008c80:	d019      	beq.n	8008cb6 <_vfprintf_r+0xbba>
 8008c82:	3607      	adds	r6, #7
 8008c84:	f026 0307 	bic.w	r3, r6, #7
 8008c88:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8008c8c:	930a      	str	r3, [sp, #40]	; 0x28
 8008c8e:	f018 0f01 	tst.w	r8, #1
 8008c92:	d00a      	beq.n	8008caa <_vfprintf_r+0xbae>
 8008c94:	ea56 0307 	orrs.w	r3, r6, r7
 8008c98:	d007      	beq.n	8008caa <_vfprintf_r+0xbae>
 8008c9a:	2330      	movs	r3, #48	; 0x30
 8008c9c:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8008ca0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ca2:	f048 0802 	orr.w	r8, r8, #2
 8008ca6:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8008caa:	2302      	movs	r3, #2
 8008cac:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8008cb0:	e769      	b.n	8008b86 <_vfprintf_r+0xa8a>
 8008cb2:	4b6f      	ldr	r3, [pc, #444]	; (8008e70 <_vfprintf_r+0xd74>)
 8008cb4:	e7e1      	b.n	8008c7a <_vfprintf_r+0xb7e>
 8008cb6:	1d33      	adds	r3, r6, #4
 8008cb8:	f018 0f10 	tst.w	r8, #16
 8008cbc:	930a      	str	r3, [sp, #40]	; 0x28
 8008cbe:	d001      	beq.n	8008cc4 <_vfprintf_r+0xbc8>
 8008cc0:	6836      	ldr	r6, [r6, #0]
 8008cc2:	e003      	b.n	8008ccc <_vfprintf_r+0xbd0>
 8008cc4:	f018 0f40 	tst.w	r8, #64	; 0x40
 8008cc8:	d002      	beq.n	8008cd0 <_vfprintf_r+0xbd4>
 8008cca:	8836      	ldrh	r6, [r6, #0]
 8008ccc:	2700      	movs	r7, #0
 8008cce:	e7de      	b.n	8008c8e <_vfprintf_r+0xb92>
 8008cd0:	f418 7f00 	tst.w	r8, #512	; 0x200
 8008cd4:	d0f4      	beq.n	8008cc0 <_vfprintf_r+0xbc4>
 8008cd6:	7836      	ldrb	r6, [r6, #0]
 8008cd8:	e7f8      	b.n	8008ccc <_vfprintf_r+0xbd0>
 8008cda:	2f00      	cmp	r7, #0
 8008cdc:	bf08      	it	eq
 8008cde:	2e0a      	cmpeq	r6, #10
 8008ce0:	d206      	bcs.n	8008cf0 <_vfprintf_r+0xbf4>
 8008ce2:	3630      	adds	r6, #48	; 0x30
 8008ce4:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8008ce8:	f20d 1947 	addw	r9, sp, #327	; 0x147
 8008cec:	f000 bc14 	b.w	8009518 <_vfprintf_r+0x141c>
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	9308      	str	r3, [sp, #32]
 8008cf4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008cf6:	ad52      	add	r5, sp, #328	; 0x148
 8008cf8:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 8008cfc:	220a      	movs	r2, #10
 8008cfe:	2300      	movs	r3, #0
 8008d00:	4630      	mov	r0, r6
 8008d02:	4639      	mov	r1, r7
 8008d04:	f7f7 ff10 	bl	8000b28 <__aeabi_uldivmod>
 8008d08:	9b08      	ldr	r3, [sp, #32]
 8008d0a:	3230      	adds	r2, #48	; 0x30
 8008d0c:	3301      	adds	r3, #1
 8008d0e:	f105 39ff 	add.w	r9, r5, #4294967295
 8008d12:	f805 2c01 	strb.w	r2, [r5, #-1]
 8008d16:	9308      	str	r3, [sp, #32]
 8008d18:	f1b8 0f00 	cmp.w	r8, #0
 8008d1c:	d019      	beq.n	8008d52 <_vfprintf_r+0xc56>
 8008d1e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008d20:	9a08      	ldr	r2, [sp, #32]
 8008d22:	781b      	ldrb	r3, [r3, #0]
 8008d24:	429a      	cmp	r2, r3
 8008d26:	d114      	bne.n	8008d52 <_vfprintf_r+0xc56>
 8008d28:	2aff      	cmp	r2, #255	; 0xff
 8008d2a:	d012      	beq.n	8008d52 <_vfprintf_r+0xc56>
 8008d2c:	2f00      	cmp	r7, #0
 8008d2e:	bf08      	it	eq
 8008d30:	2e0a      	cmpeq	r6, #10
 8008d32:	d30e      	bcc.n	8008d52 <_vfprintf_r+0xc56>
 8008d34:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008d36:	9919      	ldr	r1, [sp, #100]	; 0x64
 8008d38:	eba9 0903 	sub.w	r9, r9, r3
 8008d3c:	461a      	mov	r2, r3
 8008d3e:	4648      	mov	r0, r9
 8008d40:	f002 fcdf 	bl	800b702 <strncpy>
 8008d44:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008d46:	785d      	ldrb	r5, [r3, #1]
 8008d48:	b195      	cbz	r5, 8008d70 <_vfprintf_r+0xc74>
 8008d4a:	3301      	adds	r3, #1
 8008d4c:	930e      	str	r3, [sp, #56]	; 0x38
 8008d4e:	2300      	movs	r3, #0
 8008d50:	9308      	str	r3, [sp, #32]
 8008d52:	220a      	movs	r2, #10
 8008d54:	2300      	movs	r3, #0
 8008d56:	4630      	mov	r0, r6
 8008d58:	4639      	mov	r1, r7
 8008d5a:	f7f7 fee5 	bl	8000b28 <__aeabi_uldivmod>
 8008d5e:	2f00      	cmp	r7, #0
 8008d60:	bf08      	it	eq
 8008d62:	2e0a      	cmpeq	r6, #10
 8008d64:	f0c0 83d8 	bcc.w	8009518 <_vfprintf_r+0x141c>
 8008d68:	4606      	mov	r6, r0
 8008d6a:	460f      	mov	r7, r1
 8008d6c:	464d      	mov	r5, r9
 8008d6e:	e7c5      	b.n	8008cfc <_vfprintf_r+0xc00>
 8008d70:	9508      	str	r5, [sp, #32]
 8008d72:	e7ee      	b.n	8008d52 <_vfprintf_r+0xc56>
 8008d74:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008d76:	f006 030f 	and.w	r3, r6, #15
 8008d7a:	5cd3      	ldrb	r3, [r2, r3]
 8008d7c:	093a      	lsrs	r2, r7, #4
 8008d7e:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8008d82:	0933      	lsrs	r3, r6, #4
 8008d84:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8008d88:	461e      	mov	r6, r3
 8008d8a:	4617      	mov	r7, r2
 8008d8c:	ea56 0307 	orrs.w	r3, r6, r7
 8008d90:	d1f0      	bne.n	8008d74 <_vfprintf_r+0xc78>
 8008d92:	e3c1      	b.n	8009518 <_vfprintf_r+0x141c>
 8008d94:	b933      	cbnz	r3, 8008da4 <_vfprintf_r+0xca8>
 8008d96:	f018 0f01 	tst.w	r8, #1
 8008d9a:	d003      	beq.n	8008da4 <_vfprintf_r+0xca8>
 8008d9c:	2330      	movs	r3, #48	; 0x30
 8008d9e:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8008da2:	e7a1      	b.n	8008ce8 <_vfprintf_r+0xbec>
 8008da4:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8008da8:	e3b6      	b.n	8009518 <_vfprintf_r+0x141c>
 8008daa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	f000 837d 	beq.w	80094ac <_vfprintf_r+0x13b0>
 8008db2:	2000      	movs	r0, #0
 8008db4:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8008db8:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8008dbc:	960a      	str	r6, [sp, #40]	; 0x28
 8008dbe:	f7ff bb3b 	b.w	8008438 <_vfprintf_r+0x33c>
 8008dc2:	2010      	movs	r0, #16
 8008dc4:	2b07      	cmp	r3, #7
 8008dc6:	4402      	add	r2, r0
 8008dc8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008dcc:	6060      	str	r0, [r4, #4]
 8008dce:	dd08      	ble.n	8008de2 <_vfprintf_r+0xce6>
 8008dd0:	4651      	mov	r1, sl
 8008dd2:	4658      	mov	r0, fp
 8008dd4:	aa26      	add	r2, sp, #152	; 0x98
 8008dd6:	f002 fd22 	bl	800b81e <__sprint_r>
 8008dda:	2800      	cmp	r0, #0
 8008ddc:	f040 8344 	bne.w	8009468 <_vfprintf_r+0x136c>
 8008de0:	a929      	add	r1, sp, #164	; 0xa4
 8008de2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008de4:	460c      	mov	r4, r1
 8008de6:	3b10      	subs	r3, #16
 8008de8:	9317      	str	r3, [sp, #92]	; 0x5c
 8008dea:	e500      	b.n	80087ee <_vfprintf_r+0x6f2>
 8008dec:	460c      	mov	r4, r1
 8008dee:	e51a      	b.n	8008826 <_vfprintf_r+0x72a>
 8008df0:	4651      	mov	r1, sl
 8008df2:	4658      	mov	r0, fp
 8008df4:	aa26      	add	r2, sp, #152	; 0x98
 8008df6:	f002 fd12 	bl	800b81e <__sprint_r>
 8008dfa:	2800      	cmp	r0, #0
 8008dfc:	f040 8334 	bne.w	8009468 <_vfprintf_r+0x136c>
 8008e00:	ac29      	add	r4, sp, #164	; 0xa4
 8008e02:	e522      	b.n	800884a <_vfprintf_r+0x74e>
 8008e04:	4651      	mov	r1, sl
 8008e06:	4658      	mov	r0, fp
 8008e08:	aa26      	add	r2, sp, #152	; 0x98
 8008e0a:	f002 fd08 	bl	800b81e <__sprint_r>
 8008e0e:	2800      	cmp	r0, #0
 8008e10:	f040 832a 	bne.w	8009468 <_vfprintf_r+0x136c>
 8008e14:	ac29      	add	r4, sp, #164	; 0xa4
 8008e16:	e528      	b.n	800886a <_vfprintf_r+0x76e>
 8008e18:	2010      	movs	r0, #16
 8008e1a:	2b07      	cmp	r3, #7
 8008e1c:	4402      	add	r2, r0
 8008e1e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008e22:	6060      	str	r0, [r4, #4]
 8008e24:	dd08      	ble.n	8008e38 <_vfprintf_r+0xd3c>
 8008e26:	4651      	mov	r1, sl
 8008e28:	4658      	mov	r0, fp
 8008e2a:	aa26      	add	r2, sp, #152	; 0x98
 8008e2c:	f002 fcf7 	bl	800b81e <__sprint_r>
 8008e30:	2800      	cmp	r0, #0
 8008e32:	f040 8319 	bne.w	8009468 <_vfprintf_r+0x136c>
 8008e36:	a929      	add	r1, sp, #164	; 0xa4
 8008e38:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008e3a:	460c      	mov	r4, r1
 8008e3c:	3b10      	subs	r3, #16
 8008e3e:	9317      	str	r3, [sp, #92]	; 0x5c
 8008e40:	e51c      	b.n	800887c <_vfprintf_r+0x780>
 8008e42:	460c      	mov	r4, r1
 8008e44:	e536      	b.n	80088b4 <_vfprintf_r+0x7b8>
 8008e46:	2010      	movs	r0, #16
 8008e48:	2b07      	cmp	r3, #7
 8008e4a:	4402      	add	r2, r0
 8008e4c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008e50:	6060      	str	r0, [r4, #4]
 8008e52:	dd08      	ble.n	8008e66 <_vfprintf_r+0xd6a>
 8008e54:	4651      	mov	r1, sl
 8008e56:	4658      	mov	r0, fp
 8008e58:	aa26      	add	r2, sp, #152	; 0x98
 8008e5a:	f002 fce0 	bl	800b81e <__sprint_r>
 8008e5e:	2800      	cmp	r0, #0
 8008e60:	f040 8302 	bne.w	8009468 <_vfprintf_r+0x136c>
 8008e64:	a929      	add	r1, sp, #164	; 0xa4
 8008e66:	460c      	mov	r4, r1
 8008e68:	3e10      	subs	r6, #16
 8008e6a:	e527      	b.n	80088bc <_vfprintf_r+0x7c0>
 8008e6c:	460c      	mov	r4, r1
 8008e6e:	e54e      	b.n	800890e <_vfprintf_r+0x812>
 8008e70:	0800e0d8 	.word	0x0800e0d8
 8008e74:	0800e0e9 	.word	0x0800e0e9
 8008e78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e7a:	2b65      	cmp	r3, #101	; 0x65
 8008e7c:	f340 8238 	ble.w	80092f0 <_vfprintf_r+0x11f4>
 8008e80:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008e84:	2200      	movs	r2, #0
 8008e86:	2300      	movs	r3, #0
 8008e88:	f7f7 fd8e 	bl	80009a8 <__aeabi_dcmpeq>
 8008e8c:	2800      	cmp	r0, #0
 8008e8e:	d06a      	beq.n	8008f66 <_vfprintf_r+0xe6a>
 8008e90:	4b6e      	ldr	r3, [pc, #440]	; (800904c <_vfprintf_r+0xf50>)
 8008e92:	6023      	str	r3, [r4, #0]
 8008e94:	2301      	movs	r3, #1
 8008e96:	441e      	add	r6, r3
 8008e98:	6063      	str	r3, [r4, #4]
 8008e9a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008e9c:	9628      	str	r6, [sp, #160]	; 0xa0
 8008e9e:	3301      	adds	r3, #1
 8008ea0:	2b07      	cmp	r3, #7
 8008ea2:	9327      	str	r3, [sp, #156]	; 0x9c
 8008ea4:	dc38      	bgt.n	8008f18 <_vfprintf_r+0xe1c>
 8008ea6:	3408      	adds	r4, #8
 8008ea8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008eaa:	9a08      	ldr	r2, [sp, #32]
 8008eac:	4293      	cmp	r3, r2
 8008eae:	db03      	blt.n	8008eb8 <_vfprintf_r+0xdbc>
 8008eb0:	f018 0f01 	tst.w	r8, #1
 8008eb4:	f43f ad3d 	beq.w	8008932 <_vfprintf_r+0x836>
 8008eb8:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008eba:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008ebc:	6023      	str	r3, [r4, #0]
 8008ebe:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008ec0:	6063      	str	r3, [r4, #4]
 8008ec2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008ec4:	4413      	add	r3, r2
 8008ec6:	9328      	str	r3, [sp, #160]	; 0xa0
 8008ec8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008eca:	3301      	adds	r3, #1
 8008ecc:	2b07      	cmp	r3, #7
 8008ece:	9327      	str	r3, [sp, #156]	; 0x9c
 8008ed0:	dc2c      	bgt.n	8008f2c <_vfprintf_r+0xe30>
 8008ed2:	3408      	adds	r4, #8
 8008ed4:	9b08      	ldr	r3, [sp, #32]
 8008ed6:	1e5d      	subs	r5, r3, #1
 8008ed8:	2d00      	cmp	r5, #0
 8008eda:	f77f ad2a 	ble.w	8008932 <_vfprintf_r+0x836>
 8008ede:	f04f 0910 	mov.w	r9, #16
 8008ee2:	4e5b      	ldr	r6, [pc, #364]	; (8009050 <_vfprintf_r+0xf54>)
 8008ee4:	2d10      	cmp	r5, #16
 8008ee6:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008eea:	f104 0108 	add.w	r1, r4, #8
 8008eee:	f103 0301 	add.w	r3, r3, #1
 8008ef2:	6026      	str	r6, [r4, #0]
 8008ef4:	dc24      	bgt.n	8008f40 <_vfprintf_r+0xe44>
 8008ef6:	6065      	str	r5, [r4, #4]
 8008ef8:	2b07      	cmp	r3, #7
 8008efa:	4415      	add	r5, r2
 8008efc:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008f00:	f340 8290 	ble.w	8009424 <_vfprintf_r+0x1328>
 8008f04:	4651      	mov	r1, sl
 8008f06:	4658      	mov	r0, fp
 8008f08:	aa26      	add	r2, sp, #152	; 0x98
 8008f0a:	f002 fc88 	bl	800b81e <__sprint_r>
 8008f0e:	2800      	cmp	r0, #0
 8008f10:	f040 82aa 	bne.w	8009468 <_vfprintf_r+0x136c>
 8008f14:	ac29      	add	r4, sp, #164	; 0xa4
 8008f16:	e50c      	b.n	8008932 <_vfprintf_r+0x836>
 8008f18:	4651      	mov	r1, sl
 8008f1a:	4658      	mov	r0, fp
 8008f1c:	aa26      	add	r2, sp, #152	; 0x98
 8008f1e:	f002 fc7e 	bl	800b81e <__sprint_r>
 8008f22:	2800      	cmp	r0, #0
 8008f24:	f040 82a0 	bne.w	8009468 <_vfprintf_r+0x136c>
 8008f28:	ac29      	add	r4, sp, #164	; 0xa4
 8008f2a:	e7bd      	b.n	8008ea8 <_vfprintf_r+0xdac>
 8008f2c:	4651      	mov	r1, sl
 8008f2e:	4658      	mov	r0, fp
 8008f30:	aa26      	add	r2, sp, #152	; 0x98
 8008f32:	f002 fc74 	bl	800b81e <__sprint_r>
 8008f36:	2800      	cmp	r0, #0
 8008f38:	f040 8296 	bne.w	8009468 <_vfprintf_r+0x136c>
 8008f3c:	ac29      	add	r4, sp, #164	; 0xa4
 8008f3e:	e7c9      	b.n	8008ed4 <_vfprintf_r+0xdd8>
 8008f40:	3210      	adds	r2, #16
 8008f42:	2b07      	cmp	r3, #7
 8008f44:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008f48:	f8c4 9004 	str.w	r9, [r4, #4]
 8008f4c:	dd08      	ble.n	8008f60 <_vfprintf_r+0xe64>
 8008f4e:	4651      	mov	r1, sl
 8008f50:	4658      	mov	r0, fp
 8008f52:	aa26      	add	r2, sp, #152	; 0x98
 8008f54:	f002 fc63 	bl	800b81e <__sprint_r>
 8008f58:	2800      	cmp	r0, #0
 8008f5a:	f040 8285 	bne.w	8009468 <_vfprintf_r+0x136c>
 8008f5e:	a929      	add	r1, sp, #164	; 0xa4
 8008f60:	460c      	mov	r4, r1
 8008f62:	3d10      	subs	r5, #16
 8008f64:	e7be      	b.n	8008ee4 <_vfprintf_r+0xde8>
 8008f66:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	dc73      	bgt.n	8009054 <_vfprintf_r+0xf58>
 8008f6c:	4b37      	ldr	r3, [pc, #220]	; (800904c <_vfprintf_r+0xf50>)
 8008f6e:	6023      	str	r3, [r4, #0]
 8008f70:	2301      	movs	r3, #1
 8008f72:	441e      	add	r6, r3
 8008f74:	6063      	str	r3, [r4, #4]
 8008f76:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008f78:	9628      	str	r6, [sp, #160]	; 0xa0
 8008f7a:	3301      	adds	r3, #1
 8008f7c:	2b07      	cmp	r3, #7
 8008f7e:	9327      	str	r3, [sp, #156]	; 0x9c
 8008f80:	dc3c      	bgt.n	8008ffc <_vfprintf_r+0xf00>
 8008f82:	3408      	adds	r4, #8
 8008f84:	9908      	ldr	r1, [sp, #32]
 8008f86:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008f88:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008f8a:	430a      	orrs	r2, r1
 8008f8c:	f008 0101 	and.w	r1, r8, #1
 8008f90:	430a      	orrs	r2, r1
 8008f92:	f43f acce 	beq.w	8008932 <_vfprintf_r+0x836>
 8008f96:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008f98:	6022      	str	r2, [r4, #0]
 8008f9a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008f9c:	4413      	add	r3, r2
 8008f9e:	9328      	str	r3, [sp, #160]	; 0xa0
 8008fa0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008fa2:	6062      	str	r2, [r4, #4]
 8008fa4:	3301      	adds	r3, #1
 8008fa6:	2b07      	cmp	r3, #7
 8008fa8:	9327      	str	r3, [sp, #156]	; 0x9c
 8008faa:	dc31      	bgt.n	8009010 <_vfprintf_r+0xf14>
 8008fac:	3408      	adds	r4, #8
 8008fae:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008fb0:	2d00      	cmp	r5, #0
 8008fb2:	da1a      	bge.n	8008fea <_vfprintf_r+0xeee>
 8008fb4:	4623      	mov	r3, r4
 8008fb6:	4e26      	ldr	r6, [pc, #152]	; (8009050 <_vfprintf_r+0xf54>)
 8008fb8:	426d      	negs	r5, r5
 8008fba:	2d10      	cmp	r5, #16
 8008fbc:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8008fc0:	f104 0408 	add.w	r4, r4, #8
 8008fc4:	f102 0201 	add.w	r2, r2, #1
 8008fc8:	601e      	str	r6, [r3, #0]
 8008fca:	dc2b      	bgt.n	8009024 <_vfprintf_r+0xf28>
 8008fcc:	605d      	str	r5, [r3, #4]
 8008fce:	2a07      	cmp	r2, #7
 8008fd0:	440d      	add	r5, r1
 8008fd2:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8008fd6:	dd08      	ble.n	8008fea <_vfprintf_r+0xeee>
 8008fd8:	4651      	mov	r1, sl
 8008fda:	4658      	mov	r0, fp
 8008fdc:	aa26      	add	r2, sp, #152	; 0x98
 8008fde:	f002 fc1e 	bl	800b81e <__sprint_r>
 8008fe2:	2800      	cmp	r0, #0
 8008fe4:	f040 8240 	bne.w	8009468 <_vfprintf_r+0x136c>
 8008fe8:	ac29      	add	r4, sp, #164	; 0xa4
 8008fea:	9b08      	ldr	r3, [sp, #32]
 8008fec:	9a08      	ldr	r2, [sp, #32]
 8008fee:	6063      	str	r3, [r4, #4]
 8008ff0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008ff2:	f8c4 9000 	str.w	r9, [r4]
 8008ff6:	4413      	add	r3, r2
 8008ff8:	9328      	str	r3, [sp, #160]	; 0xa0
 8008ffa:	e493      	b.n	8008924 <_vfprintf_r+0x828>
 8008ffc:	4651      	mov	r1, sl
 8008ffe:	4658      	mov	r0, fp
 8009000:	aa26      	add	r2, sp, #152	; 0x98
 8009002:	f002 fc0c 	bl	800b81e <__sprint_r>
 8009006:	2800      	cmp	r0, #0
 8009008:	f040 822e 	bne.w	8009468 <_vfprintf_r+0x136c>
 800900c:	ac29      	add	r4, sp, #164	; 0xa4
 800900e:	e7b9      	b.n	8008f84 <_vfprintf_r+0xe88>
 8009010:	4651      	mov	r1, sl
 8009012:	4658      	mov	r0, fp
 8009014:	aa26      	add	r2, sp, #152	; 0x98
 8009016:	f002 fc02 	bl	800b81e <__sprint_r>
 800901a:	2800      	cmp	r0, #0
 800901c:	f040 8224 	bne.w	8009468 <_vfprintf_r+0x136c>
 8009020:	ac29      	add	r4, sp, #164	; 0xa4
 8009022:	e7c4      	b.n	8008fae <_vfprintf_r+0xeb2>
 8009024:	2010      	movs	r0, #16
 8009026:	2a07      	cmp	r2, #7
 8009028:	4401      	add	r1, r0
 800902a:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 800902e:	6058      	str	r0, [r3, #4]
 8009030:	dd08      	ble.n	8009044 <_vfprintf_r+0xf48>
 8009032:	4651      	mov	r1, sl
 8009034:	4658      	mov	r0, fp
 8009036:	aa26      	add	r2, sp, #152	; 0x98
 8009038:	f002 fbf1 	bl	800b81e <__sprint_r>
 800903c:	2800      	cmp	r0, #0
 800903e:	f040 8213 	bne.w	8009468 <_vfprintf_r+0x136c>
 8009042:	ac29      	add	r4, sp, #164	; 0xa4
 8009044:	4623      	mov	r3, r4
 8009046:	3d10      	subs	r5, #16
 8009048:	e7b7      	b.n	8008fba <_vfprintf_r+0xebe>
 800904a:	bf00      	nop
 800904c:	0800e0fa 	.word	0x0800e0fa
 8009050:	0800e12c 	.word	0x0800e12c
 8009054:	9b08      	ldr	r3, [sp, #32]
 8009056:	42ab      	cmp	r3, r5
 8009058:	bfa8      	it	ge
 800905a:	462b      	movge	r3, r5
 800905c:	2b00      	cmp	r3, #0
 800905e:	9307      	str	r3, [sp, #28]
 8009060:	dd0a      	ble.n	8009078 <_vfprintf_r+0xf7c>
 8009062:	441e      	add	r6, r3
 8009064:	e9c4 9300 	strd	r9, r3, [r4]
 8009068:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800906a:	9628      	str	r6, [sp, #160]	; 0xa0
 800906c:	3301      	adds	r3, #1
 800906e:	2b07      	cmp	r3, #7
 8009070:	9327      	str	r3, [sp, #156]	; 0x9c
 8009072:	f300 8088 	bgt.w	8009186 <_vfprintf_r+0x108a>
 8009076:	3408      	adds	r4, #8
 8009078:	9b07      	ldr	r3, [sp, #28]
 800907a:	2b00      	cmp	r3, #0
 800907c:	bfb4      	ite	lt
 800907e:	462e      	movlt	r6, r5
 8009080:	1aee      	subge	r6, r5, r3
 8009082:	2e00      	cmp	r6, #0
 8009084:	dd19      	ble.n	80090ba <_vfprintf_r+0xfbe>
 8009086:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800908a:	4898      	ldr	r0, [pc, #608]	; (80092ec <_vfprintf_r+0x11f0>)
 800908c:	2e10      	cmp	r6, #16
 800908e:	f103 0301 	add.w	r3, r3, #1
 8009092:	f104 0108 	add.w	r1, r4, #8
 8009096:	6020      	str	r0, [r4, #0]
 8009098:	dc7f      	bgt.n	800919a <_vfprintf_r+0x109e>
 800909a:	6066      	str	r6, [r4, #4]
 800909c:	2b07      	cmp	r3, #7
 800909e:	4416      	add	r6, r2
 80090a0:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80090a4:	f340 808c 	ble.w	80091c0 <_vfprintf_r+0x10c4>
 80090a8:	4651      	mov	r1, sl
 80090aa:	4658      	mov	r0, fp
 80090ac:	aa26      	add	r2, sp, #152	; 0x98
 80090ae:	f002 fbb6 	bl	800b81e <__sprint_r>
 80090b2:	2800      	cmp	r0, #0
 80090b4:	f040 81d8 	bne.w	8009468 <_vfprintf_r+0x136c>
 80090b8:	ac29      	add	r4, sp, #164	; 0xa4
 80090ba:	f418 6f80 	tst.w	r8, #1024	; 0x400
 80090be:	444d      	add	r5, r9
 80090c0:	d00a      	beq.n	80090d8 <_vfprintf_r+0xfdc>
 80090c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d17d      	bne.n	80091c4 <_vfprintf_r+0x10c8>
 80090c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d17d      	bne.n	80091ca <_vfprintf_r+0x10ce>
 80090ce:	9b08      	ldr	r3, [sp, #32]
 80090d0:	444b      	add	r3, r9
 80090d2:	429d      	cmp	r5, r3
 80090d4:	bf28      	it	cs
 80090d6:	461d      	movcs	r5, r3
 80090d8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80090da:	9a08      	ldr	r2, [sp, #32]
 80090dc:	4293      	cmp	r3, r2
 80090de:	db02      	blt.n	80090e6 <_vfprintf_r+0xfea>
 80090e0:	f018 0f01 	tst.w	r8, #1
 80090e4:	d00e      	beq.n	8009104 <_vfprintf_r+0x1008>
 80090e6:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80090e8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80090ea:	6023      	str	r3, [r4, #0]
 80090ec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80090ee:	6063      	str	r3, [r4, #4]
 80090f0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80090f2:	4413      	add	r3, r2
 80090f4:	9328      	str	r3, [sp, #160]	; 0xa0
 80090f6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80090f8:	3301      	adds	r3, #1
 80090fa:	2b07      	cmp	r3, #7
 80090fc:	9327      	str	r3, [sp, #156]	; 0x9c
 80090fe:	f300 80e0 	bgt.w	80092c2 <_vfprintf_r+0x11c6>
 8009102:	3408      	adds	r4, #8
 8009104:	9b08      	ldr	r3, [sp, #32]
 8009106:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8009108:	eb09 0203 	add.w	r2, r9, r3
 800910c:	1b9e      	subs	r6, r3, r6
 800910e:	1b52      	subs	r2, r2, r5
 8009110:	4296      	cmp	r6, r2
 8009112:	bfa8      	it	ge
 8009114:	4616      	movge	r6, r2
 8009116:	2e00      	cmp	r6, #0
 8009118:	dd0b      	ble.n	8009132 <_vfprintf_r+0x1036>
 800911a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800911c:	e9c4 5600 	strd	r5, r6, [r4]
 8009120:	4433      	add	r3, r6
 8009122:	9328      	str	r3, [sp, #160]	; 0xa0
 8009124:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009126:	3301      	adds	r3, #1
 8009128:	2b07      	cmp	r3, #7
 800912a:	9327      	str	r3, [sp, #156]	; 0x9c
 800912c:	f300 80d3 	bgt.w	80092d6 <_vfprintf_r+0x11da>
 8009130:	3408      	adds	r4, #8
 8009132:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8009134:	9b08      	ldr	r3, [sp, #32]
 8009136:	2e00      	cmp	r6, #0
 8009138:	eba3 0505 	sub.w	r5, r3, r5
 800913c:	bfa8      	it	ge
 800913e:	1bad      	subge	r5, r5, r6
 8009140:	2d00      	cmp	r5, #0
 8009142:	f77f abf6 	ble.w	8008932 <_vfprintf_r+0x836>
 8009146:	f04f 0910 	mov.w	r9, #16
 800914a:	4e68      	ldr	r6, [pc, #416]	; (80092ec <_vfprintf_r+0x11f0>)
 800914c:	2d10      	cmp	r5, #16
 800914e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009152:	f104 0108 	add.w	r1, r4, #8
 8009156:	f103 0301 	add.w	r3, r3, #1
 800915a:	6026      	str	r6, [r4, #0]
 800915c:	f77f aecb 	ble.w	8008ef6 <_vfprintf_r+0xdfa>
 8009160:	3210      	adds	r2, #16
 8009162:	2b07      	cmp	r3, #7
 8009164:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009168:	f8c4 9004 	str.w	r9, [r4, #4]
 800916c:	dd08      	ble.n	8009180 <_vfprintf_r+0x1084>
 800916e:	4651      	mov	r1, sl
 8009170:	4658      	mov	r0, fp
 8009172:	aa26      	add	r2, sp, #152	; 0x98
 8009174:	f002 fb53 	bl	800b81e <__sprint_r>
 8009178:	2800      	cmp	r0, #0
 800917a:	f040 8175 	bne.w	8009468 <_vfprintf_r+0x136c>
 800917e:	a929      	add	r1, sp, #164	; 0xa4
 8009180:	460c      	mov	r4, r1
 8009182:	3d10      	subs	r5, #16
 8009184:	e7e2      	b.n	800914c <_vfprintf_r+0x1050>
 8009186:	4651      	mov	r1, sl
 8009188:	4658      	mov	r0, fp
 800918a:	aa26      	add	r2, sp, #152	; 0x98
 800918c:	f002 fb47 	bl	800b81e <__sprint_r>
 8009190:	2800      	cmp	r0, #0
 8009192:	f040 8169 	bne.w	8009468 <_vfprintf_r+0x136c>
 8009196:	ac29      	add	r4, sp, #164	; 0xa4
 8009198:	e76e      	b.n	8009078 <_vfprintf_r+0xf7c>
 800919a:	2010      	movs	r0, #16
 800919c:	2b07      	cmp	r3, #7
 800919e:	4402      	add	r2, r0
 80091a0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80091a4:	6060      	str	r0, [r4, #4]
 80091a6:	dd08      	ble.n	80091ba <_vfprintf_r+0x10be>
 80091a8:	4651      	mov	r1, sl
 80091aa:	4658      	mov	r0, fp
 80091ac:	aa26      	add	r2, sp, #152	; 0x98
 80091ae:	f002 fb36 	bl	800b81e <__sprint_r>
 80091b2:	2800      	cmp	r0, #0
 80091b4:	f040 8158 	bne.w	8009468 <_vfprintf_r+0x136c>
 80091b8:	a929      	add	r1, sp, #164	; 0xa4
 80091ba:	460c      	mov	r4, r1
 80091bc:	3e10      	subs	r6, #16
 80091be:	e762      	b.n	8009086 <_vfprintf_r+0xf8a>
 80091c0:	460c      	mov	r4, r1
 80091c2:	e77a      	b.n	80090ba <_vfprintf_r+0xfbe>
 80091c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d04b      	beq.n	8009262 <_vfprintf_r+0x1166>
 80091ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80091cc:	3b01      	subs	r3, #1
 80091ce:	930c      	str	r3, [sp, #48]	; 0x30
 80091d0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80091d2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80091d4:	6023      	str	r3, [r4, #0]
 80091d6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80091d8:	6063      	str	r3, [r4, #4]
 80091da:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80091dc:	4413      	add	r3, r2
 80091de:	9328      	str	r3, [sp, #160]	; 0xa0
 80091e0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80091e2:	3301      	adds	r3, #1
 80091e4:	2b07      	cmp	r3, #7
 80091e6:	9327      	str	r3, [sp, #156]	; 0x9c
 80091e8:	dc42      	bgt.n	8009270 <_vfprintf_r+0x1174>
 80091ea:	3408      	adds	r4, #8
 80091ec:	9b08      	ldr	r3, [sp, #32]
 80091ee:	444b      	add	r3, r9
 80091f0:	1b5a      	subs	r2, r3, r5
 80091f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80091f4:	781b      	ldrb	r3, [r3, #0]
 80091f6:	4293      	cmp	r3, r2
 80091f8:	bfa8      	it	ge
 80091fa:	4613      	movge	r3, r2
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	461e      	mov	r6, r3
 8009200:	dd0a      	ble.n	8009218 <_vfprintf_r+0x111c>
 8009202:	e9c4 5300 	strd	r5, r3, [r4]
 8009206:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009208:	4433      	add	r3, r6
 800920a:	9328      	str	r3, [sp, #160]	; 0xa0
 800920c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800920e:	3301      	adds	r3, #1
 8009210:	2b07      	cmp	r3, #7
 8009212:	9327      	str	r3, [sp, #156]	; 0x9c
 8009214:	dc36      	bgt.n	8009284 <_vfprintf_r+0x1188>
 8009216:	3408      	adds	r4, #8
 8009218:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800921a:	2e00      	cmp	r6, #0
 800921c:	781b      	ldrb	r3, [r3, #0]
 800921e:	bfb4      	ite	lt
 8009220:	461e      	movlt	r6, r3
 8009222:	1b9e      	subge	r6, r3, r6
 8009224:	2e00      	cmp	r6, #0
 8009226:	dd18      	ble.n	800925a <_vfprintf_r+0x115e>
 8009228:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 800922c:	482f      	ldr	r0, [pc, #188]	; (80092ec <_vfprintf_r+0x11f0>)
 800922e:	2e10      	cmp	r6, #16
 8009230:	f102 0201 	add.w	r2, r2, #1
 8009234:	f104 0108 	add.w	r1, r4, #8
 8009238:	6020      	str	r0, [r4, #0]
 800923a:	dc2d      	bgt.n	8009298 <_vfprintf_r+0x119c>
 800923c:	4433      	add	r3, r6
 800923e:	2a07      	cmp	r2, #7
 8009240:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8009244:	6066      	str	r6, [r4, #4]
 8009246:	dd3a      	ble.n	80092be <_vfprintf_r+0x11c2>
 8009248:	4651      	mov	r1, sl
 800924a:	4658      	mov	r0, fp
 800924c:	aa26      	add	r2, sp, #152	; 0x98
 800924e:	f002 fae6 	bl	800b81e <__sprint_r>
 8009252:	2800      	cmp	r0, #0
 8009254:	f040 8108 	bne.w	8009468 <_vfprintf_r+0x136c>
 8009258:	ac29      	add	r4, sp, #164	; 0xa4
 800925a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800925c:	781b      	ldrb	r3, [r3, #0]
 800925e:	441d      	add	r5, r3
 8009260:	e72f      	b.n	80090c2 <_vfprintf_r+0xfc6>
 8009262:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009264:	3b01      	subs	r3, #1
 8009266:	930e      	str	r3, [sp, #56]	; 0x38
 8009268:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800926a:	3b01      	subs	r3, #1
 800926c:	930d      	str	r3, [sp, #52]	; 0x34
 800926e:	e7af      	b.n	80091d0 <_vfprintf_r+0x10d4>
 8009270:	4651      	mov	r1, sl
 8009272:	4658      	mov	r0, fp
 8009274:	aa26      	add	r2, sp, #152	; 0x98
 8009276:	f002 fad2 	bl	800b81e <__sprint_r>
 800927a:	2800      	cmp	r0, #0
 800927c:	f040 80f4 	bne.w	8009468 <_vfprintf_r+0x136c>
 8009280:	ac29      	add	r4, sp, #164	; 0xa4
 8009282:	e7b3      	b.n	80091ec <_vfprintf_r+0x10f0>
 8009284:	4651      	mov	r1, sl
 8009286:	4658      	mov	r0, fp
 8009288:	aa26      	add	r2, sp, #152	; 0x98
 800928a:	f002 fac8 	bl	800b81e <__sprint_r>
 800928e:	2800      	cmp	r0, #0
 8009290:	f040 80ea 	bne.w	8009468 <_vfprintf_r+0x136c>
 8009294:	ac29      	add	r4, sp, #164	; 0xa4
 8009296:	e7bf      	b.n	8009218 <_vfprintf_r+0x111c>
 8009298:	2010      	movs	r0, #16
 800929a:	2a07      	cmp	r2, #7
 800929c:	4403      	add	r3, r0
 800929e:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80092a2:	6060      	str	r0, [r4, #4]
 80092a4:	dd08      	ble.n	80092b8 <_vfprintf_r+0x11bc>
 80092a6:	4651      	mov	r1, sl
 80092a8:	4658      	mov	r0, fp
 80092aa:	aa26      	add	r2, sp, #152	; 0x98
 80092ac:	f002 fab7 	bl	800b81e <__sprint_r>
 80092b0:	2800      	cmp	r0, #0
 80092b2:	f040 80d9 	bne.w	8009468 <_vfprintf_r+0x136c>
 80092b6:	a929      	add	r1, sp, #164	; 0xa4
 80092b8:	460c      	mov	r4, r1
 80092ba:	3e10      	subs	r6, #16
 80092bc:	e7b4      	b.n	8009228 <_vfprintf_r+0x112c>
 80092be:	460c      	mov	r4, r1
 80092c0:	e7cb      	b.n	800925a <_vfprintf_r+0x115e>
 80092c2:	4651      	mov	r1, sl
 80092c4:	4658      	mov	r0, fp
 80092c6:	aa26      	add	r2, sp, #152	; 0x98
 80092c8:	f002 faa9 	bl	800b81e <__sprint_r>
 80092cc:	2800      	cmp	r0, #0
 80092ce:	f040 80cb 	bne.w	8009468 <_vfprintf_r+0x136c>
 80092d2:	ac29      	add	r4, sp, #164	; 0xa4
 80092d4:	e716      	b.n	8009104 <_vfprintf_r+0x1008>
 80092d6:	4651      	mov	r1, sl
 80092d8:	4658      	mov	r0, fp
 80092da:	aa26      	add	r2, sp, #152	; 0x98
 80092dc:	f002 fa9f 	bl	800b81e <__sprint_r>
 80092e0:	2800      	cmp	r0, #0
 80092e2:	f040 80c1 	bne.w	8009468 <_vfprintf_r+0x136c>
 80092e6:	ac29      	add	r4, sp, #164	; 0xa4
 80092e8:	e723      	b.n	8009132 <_vfprintf_r+0x1036>
 80092ea:	bf00      	nop
 80092ec:	0800e12c 	.word	0x0800e12c
 80092f0:	9a08      	ldr	r2, [sp, #32]
 80092f2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80092f4:	2a01      	cmp	r2, #1
 80092f6:	f106 0601 	add.w	r6, r6, #1
 80092fa:	f103 0301 	add.w	r3, r3, #1
 80092fe:	f104 0508 	add.w	r5, r4, #8
 8009302:	dc03      	bgt.n	800930c <_vfprintf_r+0x1210>
 8009304:	f018 0f01 	tst.w	r8, #1
 8009308:	f000 8081 	beq.w	800940e <_vfprintf_r+0x1312>
 800930c:	2201      	movs	r2, #1
 800930e:	2b07      	cmp	r3, #7
 8009310:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8009314:	f8c4 9000 	str.w	r9, [r4]
 8009318:	6062      	str	r2, [r4, #4]
 800931a:	dd08      	ble.n	800932e <_vfprintf_r+0x1232>
 800931c:	4651      	mov	r1, sl
 800931e:	4658      	mov	r0, fp
 8009320:	aa26      	add	r2, sp, #152	; 0x98
 8009322:	f002 fa7c 	bl	800b81e <__sprint_r>
 8009326:	2800      	cmp	r0, #0
 8009328:	f040 809e 	bne.w	8009468 <_vfprintf_r+0x136c>
 800932c:	ad29      	add	r5, sp, #164	; 0xa4
 800932e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009330:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009332:	602b      	str	r3, [r5, #0]
 8009334:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009336:	606b      	str	r3, [r5, #4]
 8009338:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800933a:	4413      	add	r3, r2
 800933c:	9328      	str	r3, [sp, #160]	; 0xa0
 800933e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009340:	3301      	adds	r3, #1
 8009342:	2b07      	cmp	r3, #7
 8009344:	9327      	str	r3, [sp, #156]	; 0x9c
 8009346:	dc32      	bgt.n	80093ae <_vfprintf_r+0x12b2>
 8009348:	3508      	adds	r5, #8
 800934a:	9b08      	ldr	r3, [sp, #32]
 800934c:	2200      	movs	r2, #0
 800934e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009352:	1e5c      	subs	r4, r3, #1
 8009354:	2300      	movs	r3, #0
 8009356:	f7f7 fb27 	bl	80009a8 <__aeabi_dcmpeq>
 800935a:	2800      	cmp	r0, #0
 800935c:	d130      	bne.n	80093c0 <_vfprintf_r+0x12c4>
 800935e:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8009360:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009362:	9a08      	ldr	r2, [sp, #32]
 8009364:	3101      	adds	r1, #1
 8009366:	3b01      	subs	r3, #1
 8009368:	f109 0001 	add.w	r0, r9, #1
 800936c:	4413      	add	r3, r2
 800936e:	2907      	cmp	r1, #7
 8009370:	e9c5 0400 	strd	r0, r4, [r5]
 8009374:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8009378:	dd52      	ble.n	8009420 <_vfprintf_r+0x1324>
 800937a:	4651      	mov	r1, sl
 800937c:	4658      	mov	r0, fp
 800937e:	aa26      	add	r2, sp, #152	; 0x98
 8009380:	f002 fa4d 	bl	800b81e <__sprint_r>
 8009384:	2800      	cmp	r0, #0
 8009386:	d16f      	bne.n	8009468 <_vfprintf_r+0x136c>
 8009388:	ad29      	add	r5, sp, #164	; 0xa4
 800938a:	ab22      	add	r3, sp, #136	; 0x88
 800938c:	602b      	str	r3, [r5, #0]
 800938e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8009390:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009392:	606b      	str	r3, [r5, #4]
 8009394:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009396:	4413      	add	r3, r2
 8009398:	9328      	str	r3, [sp, #160]	; 0xa0
 800939a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800939c:	3301      	adds	r3, #1
 800939e:	2b07      	cmp	r3, #7
 80093a0:	9327      	str	r3, [sp, #156]	; 0x9c
 80093a2:	f73f adaf 	bgt.w	8008f04 <_vfprintf_r+0xe08>
 80093a6:	f105 0408 	add.w	r4, r5, #8
 80093aa:	f7ff bac2 	b.w	8008932 <_vfprintf_r+0x836>
 80093ae:	4651      	mov	r1, sl
 80093b0:	4658      	mov	r0, fp
 80093b2:	aa26      	add	r2, sp, #152	; 0x98
 80093b4:	f002 fa33 	bl	800b81e <__sprint_r>
 80093b8:	2800      	cmp	r0, #0
 80093ba:	d155      	bne.n	8009468 <_vfprintf_r+0x136c>
 80093bc:	ad29      	add	r5, sp, #164	; 0xa4
 80093be:	e7c4      	b.n	800934a <_vfprintf_r+0x124e>
 80093c0:	2c00      	cmp	r4, #0
 80093c2:	dde2      	ble.n	800938a <_vfprintf_r+0x128e>
 80093c4:	f04f 0910 	mov.w	r9, #16
 80093c8:	4e5a      	ldr	r6, [pc, #360]	; (8009534 <_vfprintf_r+0x1438>)
 80093ca:	2c10      	cmp	r4, #16
 80093cc:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80093d0:	f105 0108 	add.w	r1, r5, #8
 80093d4:	f103 0301 	add.w	r3, r3, #1
 80093d8:	602e      	str	r6, [r5, #0]
 80093da:	dc07      	bgt.n	80093ec <_vfprintf_r+0x12f0>
 80093dc:	606c      	str	r4, [r5, #4]
 80093de:	2b07      	cmp	r3, #7
 80093e0:	4414      	add	r4, r2
 80093e2:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 80093e6:	dcc8      	bgt.n	800937a <_vfprintf_r+0x127e>
 80093e8:	460d      	mov	r5, r1
 80093ea:	e7ce      	b.n	800938a <_vfprintf_r+0x128e>
 80093ec:	3210      	adds	r2, #16
 80093ee:	2b07      	cmp	r3, #7
 80093f0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80093f4:	f8c5 9004 	str.w	r9, [r5, #4]
 80093f8:	dd06      	ble.n	8009408 <_vfprintf_r+0x130c>
 80093fa:	4651      	mov	r1, sl
 80093fc:	4658      	mov	r0, fp
 80093fe:	aa26      	add	r2, sp, #152	; 0x98
 8009400:	f002 fa0d 	bl	800b81e <__sprint_r>
 8009404:	bb80      	cbnz	r0, 8009468 <_vfprintf_r+0x136c>
 8009406:	a929      	add	r1, sp, #164	; 0xa4
 8009408:	460d      	mov	r5, r1
 800940a:	3c10      	subs	r4, #16
 800940c:	e7dd      	b.n	80093ca <_vfprintf_r+0x12ce>
 800940e:	2201      	movs	r2, #1
 8009410:	2b07      	cmp	r3, #7
 8009412:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8009416:	f8c4 9000 	str.w	r9, [r4]
 800941a:	6062      	str	r2, [r4, #4]
 800941c:	ddb5      	ble.n	800938a <_vfprintf_r+0x128e>
 800941e:	e7ac      	b.n	800937a <_vfprintf_r+0x127e>
 8009420:	3508      	adds	r5, #8
 8009422:	e7b2      	b.n	800938a <_vfprintf_r+0x128e>
 8009424:	460c      	mov	r4, r1
 8009426:	f7ff ba84 	b.w	8008932 <_vfprintf_r+0x836>
 800942a:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800942e:	1a9d      	subs	r5, r3, r2
 8009430:	2d00      	cmp	r5, #0
 8009432:	f77f aa82 	ble.w	800893a <_vfprintf_r+0x83e>
 8009436:	f04f 0810 	mov.w	r8, #16
 800943a:	4e3f      	ldr	r6, [pc, #252]	; (8009538 <_vfprintf_r+0x143c>)
 800943c:	2d10      	cmp	r5, #16
 800943e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009442:	6026      	str	r6, [r4, #0]
 8009444:	f103 0301 	add.w	r3, r3, #1
 8009448:	dc17      	bgt.n	800947a <_vfprintf_r+0x137e>
 800944a:	6065      	str	r5, [r4, #4]
 800944c:	2b07      	cmp	r3, #7
 800944e:	4415      	add	r5, r2
 8009450:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8009454:	f77f aa71 	ble.w	800893a <_vfprintf_r+0x83e>
 8009458:	4651      	mov	r1, sl
 800945a:	4658      	mov	r0, fp
 800945c:	aa26      	add	r2, sp, #152	; 0x98
 800945e:	f002 f9de 	bl	800b81e <__sprint_r>
 8009462:	2800      	cmp	r0, #0
 8009464:	f43f aa69 	beq.w	800893a <_vfprintf_r+0x83e>
 8009468:	2f00      	cmp	r7, #0
 800946a:	f43f a884 	beq.w	8008576 <_vfprintf_r+0x47a>
 800946e:	4639      	mov	r1, r7
 8009470:	4658      	mov	r0, fp
 8009472:	f001 f91d 	bl	800a6b0 <_free_r>
 8009476:	f7ff b87e 	b.w	8008576 <_vfprintf_r+0x47a>
 800947a:	3210      	adds	r2, #16
 800947c:	2b07      	cmp	r3, #7
 800947e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009482:	f8c4 8004 	str.w	r8, [r4, #4]
 8009486:	dc02      	bgt.n	800948e <_vfprintf_r+0x1392>
 8009488:	3408      	adds	r4, #8
 800948a:	3d10      	subs	r5, #16
 800948c:	e7d6      	b.n	800943c <_vfprintf_r+0x1340>
 800948e:	4651      	mov	r1, sl
 8009490:	4658      	mov	r0, fp
 8009492:	aa26      	add	r2, sp, #152	; 0x98
 8009494:	f002 f9c3 	bl	800b81e <__sprint_r>
 8009498:	2800      	cmp	r0, #0
 800949a:	d1e5      	bne.n	8009468 <_vfprintf_r+0x136c>
 800949c:	ac29      	add	r4, sp, #164	; 0xa4
 800949e:	e7f4      	b.n	800948a <_vfprintf_r+0x138e>
 80094a0:	4639      	mov	r1, r7
 80094a2:	4658      	mov	r0, fp
 80094a4:	f001 f904 	bl	800a6b0 <_free_r>
 80094a8:	f7ff ba5e 	b.w	8008968 <_vfprintf_r+0x86c>
 80094ac:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80094ae:	b91b      	cbnz	r3, 80094b8 <_vfprintf_r+0x13bc>
 80094b0:	2300      	movs	r3, #0
 80094b2:	9327      	str	r3, [sp, #156]	; 0x9c
 80094b4:	f7ff b85f 	b.w	8008576 <_vfprintf_r+0x47a>
 80094b8:	4651      	mov	r1, sl
 80094ba:	4658      	mov	r0, fp
 80094bc:	aa26      	add	r2, sp, #152	; 0x98
 80094be:	f002 f9ae 	bl	800b81e <__sprint_r>
 80094c2:	2800      	cmp	r0, #0
 80094c4:	d0f4      	beq.n	80094b0 <_vfprintf_r+0x13b4>
 80094c6:	f7ff b856 	b.w	8008576 <_vfprintf_r+0x47a>
 80094ca:	ea56 0207 	orrs.w	r2, r6, r7
 80094ce:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 80094d2:	f43f ab6a 	beq.w	8008baa <_vfprintf_r+0xaae>
 80094d6:	2b01      	cmp	r3, #1
 80094d8:	f43f abff 	beq.w	8008cda <_vfprintf_r+0xbde>
 80094dc:	2b02      	cmp	r3, #2
 80094de:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 80094e2:	f43f ac47 	beq.w	8008d74 <_vfprintf_r+0xc78>
 80094e6:	08f2      	lsrs	r2, r6, #3
 80094e8:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 80094ec:	08f8      	lsrs	r0, r7, #3
 80094ee:	f006 0307 	and.w	r3, r6, #7
 80094f2:	4607      	mov	r7, r0
 80094f4:	4616      	mov	r6, r2
 80094f6:	3330      	adds	r3, #48	; 0x30
 80094f8:	ea56 0207 	orrs.w	r2, r6, r7
 80094fc:	4649      	mov	r1, r9
 80094fe:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8009502:	d1f0      	bne.n	80094e6 <_vfprintf_r+0x13ea>
 8009504:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009506:	07d0      	lsls	r0, r2, #31
 8009508:	d506      	bpl.n	8009518 <_vfprintf_r+0x141c>
 800950a:	2b30      	cmp	r3, #48	; 0x30
 800950c:	d004      	beq.n	8009518 <_vfprintf_r+0x141c>
 800950e:	2330      	movs	r3, #48	; 0x30
 8009510:	f809 3c01 	strb.w	r3, [r9, #-1]
 8009514:	f1a1 0902 	sub.w	r9, r1, #2
 8009518:	2700      	movs	r7, #0
 800951a:	ab52      	add	r3, sp, #328	; 0x148
 800951c:	eba3 0309 	sub.w	r3, r3, r9
 8009520:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8009524:	9e07      	ldr	r6, [sp, #28]
 8009526:	9307      	str	r3, [sp, #28]
 8009528:	463d      	mov	r5, r7
 800952a:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 800952e:	f7ff b942 	b.w	80087b6 <_vfprintf_r+0x6ba>
 8009532:	bf00      	nop
 8009534:	0800e12c 	.word	0x0800e12c
 8009538:	0800e11c 	.word	0x0800e11c

0800953c <__sbprintf>:
 800953c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800953e:	461f      	mov	r7, r3
 8009540:	898b      	ldrh	r3, [r1, #12]
 8009542:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8009546:	f023 0302 	bic.w	r3, r3, #2
 800954a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800954e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8009550:	4615      	mov	r5, r2
 8009552:	9319      	str	r3, [sp, #100]	; 0x64
 8009554:	89cb      	ldrh	r3, [r1, #14]
 8009556:	4606      	mov	r6, r0
 8009558:	f8ad 300e 	strh.w	r3, [sp, #14]
 800955c:	69cb      	ldr	r3, [r1, #28]
 800955e:	a816      	add	r0, sp, #88	; 0x58
 8009560:	9307      	str	r3, [sp, #28]
 8009562:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8009564:	460c      	mov	r4, r1
 8009566:	9309      	str	r3, [sp, #36]	; 0x24
 8009568:	ab1a      	add	r3, sp, #104	; 0x68
 800956a:	9300      	str	r3, [sp, #0]
 800956c:	9304      	str	r3, [sp, #16]
 800956e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009572:	9302      	str	r3, [sp, #8]
 8009574:	9305      	str	r3, [sp, #20]
 8009576:	2300      	movs	r3, #0
 8009578:	9306      	str	r3, [sp, #24]
 800957a:	f001 fac7 	bl	800ab0c <__retarget_lock_init_recursive>
 800957e:	462a      	mov	r2, r5
 8009580:	463b      	mov	r3, r7
 8009582:	4669      	mov	r1, sp
 8009584:	4630      	mov	r0, r6
 8009586:	f7fe fdb9 	bl	80080fc <_vfprintf_r>
 800958a:	1e05      	subs	r5, r0, #0
 800958c:	db07      	blt.n	800959e <__sbprintf+0x62>
 800958e:	4669      	mov	r1, sp
 8009590:	4630      	mov	r0, r6
 8009592:	f000 ff91 	bl	800a4b8 <_fflush_r>
 8009596:	2800      	cmp	r0, #0
 8009598:	bf18      	it	ne
 800959a:	f04f 35ff 	movne.w	r5, #4294967295
 800959e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 80095a2:	9816      	ldr	r0, [sp, #88]	; 0x58
 80095a4:	065b      	lsls	r3, r3, #25
 80095a6:	bf42      	ittt	mi
 80095a8:	89a3      	ldrhmi	r3, [r4, #12]
 80095aa:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 80095ae:	81a3      	strhmi	r3, [r4, #12]
 80095b0:	f001 faad 	bl	800ab0e <__retarget_lock_close_recursive>
 80095b4:	4628      	mov	r0, r5
 80095b6:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 80095ba:	bdf0      	pop	{r4, r5, r6, r7, pc}

080095bc <_vsnprintf_r>:
 80095bc:	b530      	push	{r4, r5, lr}
 80095be:	1e14      	subs	r4, r2, #0
 80095c0:	4605      	mov	r5, r0
 80095c2:	b09b      	sub	sp, #108	; 0x6c
 80095c4:	4618      	mov	r0, r3
 80095c6:	da05      	bge.n	80095d4 <_vsnprintf_r+0x18>
 80095c8:	238b      	movs	r3, #139	; 0x8b
 80095ca:	f04f 30ff 	mov.w	r0, #4294967295
 80095ce:	602b      	str	r3, [r5, #0]
 80095d0:	b01b      	add	sp, #108	; 0x6c
 80095d2:	bd30      	pop	{r4, r5, pc}
 80095d4:	f44f 7302 	mov.w	r3, #520	; 0x208
 80095d8:	f8ad 300c 	strh.w	r3, [sp, #12]
 80095dc:	bf0c      	ite	eq
 80095de:	4623      	moveq	r3, r4
 80095e0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80095e4:	9302      	str	r3, [sp, #8]
 80095e6:	9305      	str	r3, [sp, #20]
 80095e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80095ec:	4602      	mov	r2, r0
 80095ee:	9100      	str	r1, [sp, #0]
 80095f0:	9104      	str	r1, [sp, #16]
 80095f2:	f8ad 300e 	strh.w	r3, [sp, #14]
 80095f6:	4669      	mov	r1, sp
 80095f8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80095fa:	4628      	mov	r0, r5
 80095fc:	f7fd fb9a 	bl	8006d34 <_svfprintf_r>
 8009600:	1c43      	adds	r3, r0, #1
 8009602:	bfbc      	itt	lt
 8009604:	238b      	movlt	r3, #139	; 0x8b
 8009606:	602b      	strlt	r3, [r5, #0]
 8009608:	2c00      	cmp	r4, #0
 800960a:	d0e1      	beq.n	80095d0 <_vsnprintf_r+0x14>
 800960c:	2200      	movs	r2, #0
 800960e:	9b00      	ldr	r3, [sp, #0]
 8009610:	701a      	strb	r2, [r3, #0]
 8009612:	e7dd      	b.n	80095d0 <_vsnprintf_r+0x14>

08009614 <vsnprintf>:
 8009614:	b507      	push	{r0, r1, r2, lr}
 8009616:	9300      	str	r3, [sp, #0]
 8009618:	4613      	mov	r3, r2
 800961a:	460a      	mov	r2, r1
 800961c:	4601      	mov	r1, r0
 800961e:	4803      	ldr	r0, [pc, #12]	; (800962c <vsnprintf+0x18>)
 8009620:	6800      	ldr	r0, [r0, #0]
 8009622:	f7ff ffcb 	bl	80095bc <_vsnprintf_r>
 8009626:	b003      	add	sp, #12
 8009628:	f85d fb04 	ldr.w	pc, [sp], #4
 800962c:	20000080 	.word	0x20000080

08009630 <__swsetup_r>:
 8009630:	b538      	push	{r3, r4, r5, lr}
 8009632:	4b2a      	ldr	r3, [pc, #168]	; (80096dc <__swsetup_r+0xac>)
 8009634:	4605      	mov	r5, r0
 8009636:	6818      	ldr	r0, [r3, #0]
 8009638:	460c      	mov	r4, r1
 800963a:	b118      	cbz	r0, 8009644 <__swsetup_r+0x14>
 800963c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800963e:	b90b      	cbnz	r3, 8009644 <__swsetup_r+0x14>
 8009640:	f000 ffa6 	bl	800a590 <__sinit>
 8009644:	89a3      	ldrh	r3, [r4, #12]
 8009646:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800964a:	0718      	lsls	r0, r3, #28
 800964c:	d422      	bmi.n	8009694 <__swsetup_r+0x64>
 800964e:	06d9      	lsls	r1, r3, #27
 8009650:	d407      	bmi.n	8009662 <__swsetup_r+0x32>
 8009652:	2309      	movs	r3, #9
 8009654:	602b      	str	r3, [r5, #0]
 8009656:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800965a:	f04f 30ff 	mov.w	r0, #4294967295
 800965e:	81a3      	strh	r3, [r4, #12]
 8009660:	e034      	b.n	80096cc <__swsetup_r+0x9c>
 8009662:	0758      	lsls	r0, r3, #29
 8009664:	d512      	bpl.n	800968c <__swsetup_r+0x5c>
 8009666:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8009668:	b141      	cbz	r1, 800967c <__swsetup_r+0x4c>
 800966a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800966e:	4299      	cmp	r1, r3
 8009670:	d002      	beq.n	8009678 <__swsetup_r+0x48>
 8009672:	4628      	mov	r0, r5
 8009674:	f001 f81c 	bl	800a6b0 <_free_r>
 8009678:	2300      	movs	r3, #0
 800967a:	6323      	str	r3, [r4, #48]	; 0x30
 800967c:	89a3      	ldrh	r3, [r4, #12]
 800967e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009682:	81a3      	strh	r3, [r4, #12]
 8009684:	2300      	movs	r3, #0
 8009686:	6063      	str	r3, [r4, #4]
 8009688:	6923      	ldr	r3, [r4, #16]
 800968a:	6023      	str	r3, [r4, #0]
 800968c:	89a3      	ldrh	r3, [r4, #12]
 800968e:	f043 0308 	orr.w	r3, r3, #8
 8009692:	81a3      	strh	r3, [r4, #12]
 8009694:	6923      	ldr	r3, [r4, #16]
 8009696:	b94b      	cbnz	r3, 80096ac <__swsetup_r+0x7c>
 8009698:	89a3      	ldrh	r3, [r4, #12]
 800969a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800969e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80096a2:	d003      	beq.n	80096ac <__swsetup_r+0x7c>
 80096a4:	4621      	mov	r1, r4
 80096a6:	4628      	mov	r0, r5
 80096a8:	f001 fa60 	bl	800ab6c <__smakebuf_r>
 80096ac:	89a0      	ldrh	r0, [r4, #12]
 80096ae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80096b2:	f010 0301 	ands.w	r3, r0, #1
 80096b6:	d00a      	beq.n	80096ce <__swsetup_r+0x9e>
 80096b8:	2300      	movs	r3, #0
 80096ba:	60a3      	str	r3, [r4, #8]
 80096bc:	6963      	ldr	r3, [r4, #20]
 80096be:	425b      	negs	r3, r3
 80096c0:	61a3      	str	r3, [r4, #24]
 80096c2:	6923      	ldr	r3, [r4, #16]
 80096c4:	b943      	cbnz	r3, 80096d8 <__swsetup_r+0xa8>
 80096c6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80096ca:	d1c4      	bne.n	8009656 <__swsetup_r+0x26>
 80096cc:	bd38      	pop	{r3, r4, r5, pc}
 80096ce:	0781      	lsls	r1, r0, #30
 80096d0:	bf58      	it	pl
 80096d2:	6963      	ldrpl	r3, [r4, #20]
 80096d4:	60a3      	str	r3, [r4, #8]
 80096d6:	e7f4      	b.n	80096c2 <__swsetup_r+0x92>
 80096d8:	2000      	movs	r0, #0
 80096da:	e7f7      	b.n	80096cc <__swsetup_r+0x9c>
 80096dc:	20000080 	.word	0x20000080

080096e0 <register_fini>:
 80096e0:	4b02      	ldr	r3, [pc, #8]	; (80096ec <register_fini+0xc>)
 80096e2:	b113      	cbz	r3, 80096ea <register_fini+0xa>
 80096e4:	4802      	ldr	r0, [pc, #8]	; (80096f0 <register_fini+0x10>)
 80096e6:	f000 b805 	b.w	80096f4 <atexit>
 80096ea:	4770      	bx	lr
 80096ec:	00000000 	.word	0x00000000
 80096f0:	0800a5e1 	.word	0x0800a5e1

080096f4 <atexit>:
 80096f4:	2300      	movs	r3, #0
 80096f6:	4601      	mov	r1, r0
 80096f8:	461a      	mov	r2, r3
 80096fa:	4618      	mov	r0, r3
 80096fc:	f002 bdde 	b.w	800c2bc <__register_exitproc>

08009700 <quorem>:
 8009700:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009704:	6903      	ldr	r3, [r0, #16]
 8009706:	690c      	ldr	r4, [r1, #16]
 8009708:	4607      	mov	r7, r0
 800970a:	42a3      	cmp	r3, r4
 800970c:	f2c0 8083 	blt.w	8009816 <quorem+0x116>
 8009710:	3c01      	subs	r4, #1
 8009712:	f100 0514 	add.w	r5, r0, #20
 8009716:	f101 0814 	add.w	r8, r1, #20
 800971a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800971e:	9301      	str	r3, [sp, #4]
 8009720:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009724:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009728:	3301      	adds	r3, #1
 800972a:	429a      	cmp	r2, r3
 800972c:	fbb2 f6f3 	udiv	r6, r2, r3
 8009730:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009734:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009738:	d332      	bcc.n	80097a0 <quorem+0xa0>
 800973a:	f04f 0e00 	mov.w	lr, #0
 800973e:	4640      	mov	r0, r8
 8009740:	46ac      	mov	ip, r5
 8009742:	46f2      	mov	sl, lr
 8009744:	f850 2b04 	ldr.w	r2, [r0], #4
 8009748:	b293      	uxth	r3, r2
 800974a:	fb06 e303 	mla	r3, r6, r3, lr
 800974e:	0c12      	lsrs	r2, r2, #16
 8009750:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009754:	fb06 e202 	mla	r2, r6, r2, lr
 8009758:	b29b      	uxth	r3, r3
 800975a:	ebaa 0303 	sub.w	r3, sl, r3
 800975e:	f8dc a000 	ldr.w	sl, [ip]
 8009762:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009766:	fa1f fa8a 	uxth.w	sl, sl
 800976a:	4453      	add	r3, sl
 800976c:	fa1f fa82 	uxth.w	sl, r2
 8009770:	f8dc 2000 	ldr.w	r2, [ip]
 8009774:	4581      	cmp	r9, r0
 8009776:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800977a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800977e:	b29b      	uxth	r3, r3
 8009780:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009784:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009788:	f84c 3b04 	str.w	r3, [ip], #4
 800978c:	d2da      	bcs.n	8009744 <quorem+0x44>
 800978e:	f855 300b 	ldr.w	r3, [r5, fp]
 8009792:	b92b      	cbnz	r3, 80097a0 <quorem+0xa0>
 8009794:	9b01      	ldr	r3, [sp, #4]
 8009796:	3b04      	subs	r3, #4
 8009798:	429d      	cmp	r5, r3
 800979a:	461a      	mov	r2, r3
 800979c:	d32f      	bcc.n	80097fe <quorem+0xfe>
 800979e:	613c      	str	r4, [r7, #16]
 80097a0:	4638      	mov	r0, r7
 80097a2:	f001 fc85 	bl	800b0b0 <__mcmp>
 80097a6:	2800      	cmp	r0, #0
 80097a8:	db25      	blt.n	80097f6 <quorem+0xf6>
 80097aa:	4628      	mov	r0, r5
 80097ac:	f04f 0c00 	mov.w	ip, #0
 80097b0:	3601      	adds	r6, #1
 80097b2:	f858 1b04 	ldr.w	r1, [r8], #4
 80097b6:	f8d0 e000 	ldr.w	lr, [r0]
 80097ba:	b28b      	uxth	r3, r1
 80097bc:	ebac 0303 	sub.w	r3, ip, r3
 80097c0:	fa1f f28e 	uxth.w	r2, lr
 80097c4:	4413      	add	r3, r2
 80097c6:	0c0a      	lsrs	r2, r1, #16
 80097c8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80097cc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80097d0:	b29b      	uxth	r3, r3
 80097d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80097d6:	45c1      	cmp	r9, r8
 80097d8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80097dc:	f840 3b04 	str.w	r3, [r0], #4
 80097e0:	d2e7      	bcs.n	80097b2 <quorem+0xb2>
 80097e2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80097e6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80097ea:	b922      	cbnz	r2, 80097f6 <quorem+0xf6>
 80097ec:	3b04      	subs	r3, #4
 80097ee:	429d      	cmp	r5, r3
 80097f0:	461a      	mov	r2, r3
 80097f2:	d30a      	bcc.n	800980a <quorem+0x10a>
 80097f4:	613c      	str	r4, [r7, #16]
 80097f6:	4630      	mov	r0, r6
 80097f8:	b003      	add	sp, #12
 80097fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097fe:	6812      	ldr	r2, [r2, #0]
 8009800:	3b04      	subs	r3, #4
 8009802:	2a00      	cmp	r2, #0
 8009804:	d1cb      	bne.n	800979e <quorem+0x9e>
 8009806:	3c01      	subs	r4, #1
 8009808:	e7c6      	b.n	8009798 <quorem+0x98>
 800980a:	6812      	ldr	r2, [r2, #0]
 800980c:	3b04      	subs	r3, #4
 800980e:	2a00      	cmp	r2, #0
 8009810:	d1f0      	bne.n	80097f4 <quorem+0xf4>
 8009812:	3c01      	subs	r4, #1
 8009814:	e7eb      	b.n	80097ee <quorem+0xee>
 8009816:	2000      	movs	r0, #0
 8009818:	e7ee      	b.n	80097f8 <quorem+0xf8>
 800981a:	0000      	movs	r0, r0
 800981c:	0000      	movs	r0, r0
	...

08009820 <_dtoa_r>:
 8009820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009824:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8009826:	b097      	sub	sp, #92	; 0x5c
 8009828:	4681      	mov	r9, r0
 800982a:	4614      	mov	r4, r2
 800982c:	461d      	mov	r5, r3
 800982e:	4692      	mov	sl, r2
 8009830:	469b      	mov	fp, r3
 8009832:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 8009834:	b149      	cbz	r1, 800984a <_dtoa_r+0x2a>
 8009836:	2301      	movs	r3, #1
 8009838:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800983a:	4093      	lsls	r3, r2
 800983c:	608b      	str	r3, [r1, #8]
 800983e:	604a      	str	r2, [r1, #4]
 8009840:	f001 fa2f 	bl	800aca2 <_Bfree>
 8009844:	2300      	movs	r3, #0
 8009846:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800984a:	1e2b      	subs	r3, r5, #0
 800984c:	bfad      	iteet	ge
 800984e:	2300      	movge	r3, #0
 8009850:	2201      	movlt	r2, #1
 8009852:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009856:	6033      	strge	r3, [r6, #0]
 8009858:	4ba3      	ldr	r3, [pc, #652]	; (8009ae8 <_dtoa_r+0x2c8>)
 800985a:	bfb8      	it	lt
 800985c:	6032      	strlt	r2, [r6, #0]
 800985e:	ea33 030b 	bics.w	r3, r3, fp
 8009862:	f8cd b00c 	str.w	fp, [sp, #12]
 8009866:	d119      	bne.n	800989c <_dtoa_r+0x7c>
 8009868:	f242 730f 	movw	r3, #9999	; 0x270f
 800986c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800986e:	6013      	str	r3, [r2, #0]
 8009870:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009874:	4323      	orrs	r3, r4
 8009876:	f000 857b 	beq.w	800a370 <_dtoa_r+0xb50>
 800987a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800987c:	b90b      	cbnz	r3, 8009882 <_dtoa_r+0x62>
 800987e:	4b9b      	ldr	r3, [pc, #620]	; (8009aec <_dtoa_r+0x2cc>)
 8009880:	e020      	b.n	80098c4 <_dtoa_r+0xa4>
 8009882:	4b9a      	ldr	r3, [pc, #616]	; (8009aec <_dtoa_r+0x2cc>)
 8009884:	9306      	str	r3, [sp, #24]
 8009886:	3303      	adds	r3, #3
 8009888:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800988a:	6013      	str	r3, [r2, #0]
 800988c:	9806      	ldr	r0, [sp, #24]
 800988e:	b017      	add	sp, #92	; 0x5c
 8009890:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009894:	4b96      	ldr	r3, [pc, #600]	; (8009af0 <_dtoa_r+0x2d0>)
 8009896:	9306      	str	r3, [sp, #24]
 8009898:	3308      	adds	r3, #8
 800989a:	e7f5      	b.n	8009888 <_dtoa_r+0x68>
 800989c:	2200      	movs	r2, #0
 800989e:	2300      	movs	r3, #0
 80098a0:	4650      	mov	r0, sl
 80098a2:	4659      	mov	r1, fp
 80098a4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 80098a8:	f7f7 f87e 	bl	80009a8 <__aeabi_dcmpeq>
 80098ac:	4607      	mov	r7, r0
 80098ae:	b158      	cbz	r0, 80098c8 <_dtoa_r+0xa8>
 80098b0:	2301      	movs	r3, #1
 80098b2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80098b4:	6013      	str	r3, [r2, #0]
 80098b6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	f000 8556 	beq.w	800a36a <_dtoa_r+0xb4a>
 80098be:	488d      	ldr	r0, [pc, #564]	; (8009af4 <_dtoa_r+0x2d4>)
 80098c0:	6018      	str	r0, [r3, #0]
 80098c2:	1e43      	subs	r3, r0, #1
 80098c4:	9306      	str	r3, [sp, #24]
 80098c6:	e7e1      	b.n	800988c <_dtoa_r+0x6c>
 80098c8:	ab14      	add	r3, sp, #80	; 0x50
 80098ca:	9301      	str	r3, [sp, #4]
 80098cc:	ab15      	add	r3, sp, #84	; 0x54
 80098ce:	9300      	str	r3, [sp, #0]
 80098d0:	4648      	mov	r0, r9
 80098d2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80098d6:	f001 fc97 	bl	800b208 <__d2b>
 80098da:	9b03      	ldr	r3, [sp, #12]
 80098dc:	4680      	mov	r8, r0
 80098de:	f3c3 560a 	ubfx	r6, r3, #20, #11
 80098e2:	2e00      	cmp	r6, #0
 80098e4:	d07f      	beq.n	80099e6 <_dtoa_r+0x1c6>
 80098e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80098ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80098ec:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 80098f0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80098f4:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80098f8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80098fc:	9713      	str	r7, [sp, #76]	; 0x4c
 80098fe:	2200      	movs	r2, #0
 8009900:	4b7d      	ldr	r3, [pc, #500]	; (8009af8 <_dtoa_r+0x2d8>)
 8009902:	f7f6 fc31 	bl	8000168 <__aeabi_dsub>
 8009906:	a372      	add	r3, pc, #456	; (adr r3, 8009ad0 <_dtoa_r+0x2b0>)
 8009908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800990c:	f7f6 fde4 	bl	80004d8 <__aeabi_dmul>
 8009910:	a371      	add	r3, pc, #452	; (adr r3, 8009ad8 <_dtoa_r+0x2b8>)
 8009912:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009916:	f7f6 fc29 	bl	800016c <__adddf3>
 800991a:	4604      	mov	r4, r0
 800991c:	4630      	mov	r0, r6
 800991e:	460d      	mov	r5, r1
 8009920:	f7f6 fd70 	bl	8000404 <__aeabi_i2d>
 8009924:	a36e      	add	r3, pc, #440	; (adr r3, 8009ae0 <_dtoa_r+0x2c0>)
 8009926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800992a:	f7f6 fdd5 	bl	80004d8 <__aeabi_dmul>
 800992e:	4602      	mov	r2, r0
 8009930:	460b      	mov	r3, r1
 8009932:	4620      	mov	r0, r4
 8009934:	4629      	mov	r1, r5
 8009936:	f7f6 fc19 	bl	800016c <__adddf3>
 800993a:	4604      	mov	r4, r0
 800993c:	460d      	mov	r5, r1
 800993e:	f7f7 f87b 	bl	8000a38 <__aeabi_d2iz>
 8009942:	2200      	movs	r2, #0
 8009944:	9003      	str	r0, [sp, #12]
 8009946:	2300      	movs	r3, #0
 8009948:	4620      	mov	r0, r4
 800994a:	4629      	mov	r1, r5
 800994c:	f7f7 f836 	bl	80009bc <__aeabi_dcmplt>
 8009950:	b150      	cbz	r0, 8009968 <_dtoa_r+0x148>
 8009952:	9803      	ldr	r0, [sp, #12]
 8009954:	f7f6 fd56 	bl	8000404 <__aeabi_i2d>
 8009958:	4622      	mov	r2, r4
 800995a:	462b      	mov	r3, r5
 800995c:	f7f7 f824 	bl	80009a8 <__aeabi_dcmpeq>
 8009960:	b910      	cbnz	r0, 8009968 <_dtoa_r+0x148>
 8009962:	9b03      	ldr	r3, [sp, #12]
 8009964:	3b01      	subs	r3, #1
 8009966:	9303      	str	r3, [sp, #12]
 8009968:	9b03      	ldr	r3, [sp, #12]
 800996a:	2b16      	cmp	r3, #22
 800996c:	d858      	bhi.n	8009a20 <_dtoa_r+0x200>
 800996e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009972:	9a03      	ldr	r2, [sp, #12]
 8009974:	4b61      	ldr	r3, [pc, #388]	; (8009afc <_dtoa_r+0x2dc>)
 8009976:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800997a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800997e:	f7f7 f81d 	bl	80009bc <__aeabi_dcmplt>
 8009982:	2800      	cmp	r0, #0
 8009984:	d04e      	beq.n	8009a24 <_dtoa_r+0x204>
 8009986:	9b03      	ldr	r3, [sp, #12]
 8009988:	3b01      	subs	r3, #1
 800998a:	9303      	str	r3, [sp, #12]
 800998c:	2300      	movs	r3, #0
 800998e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009990:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009992:	1b9e      	subs	r6, r3, r6
 8009994:	1e73      	subs	r3, r6, #1
 8009996:	9309      	str	r3, [sp, #36]	; 0x24
 8009998:	bf49      	itett	mi
 800999a:	f1c6 0301 	rsbmi	r3, r6, #1
 800999e:	2300      	movpl	r3, #0
 80099a0:	9308      	strmi	r3, [sp, #32]
 80099a2:	2300      	movmi	r3, #0
 80099a4:	bf54      	ite	pl
 80099a6:	9308      	strpl	r3, [sp, #32]
 80099a8:	9309      	strmi	r3, [sp, #36]	; 0x24
 80099aa:	9b03      	ldr	r3, [sp, #12]
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	db3b      	blt.n	8009a28 <_dtoa_r+0x208>
 80099b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099b2:	9a03      	ldr	r2, [sp, #12]
 80099b4:	4413      	add	r3, r2
 80099b6:	9309      	str	r3, [sp, #36]	; 0x24
 80099b8:	2300      	movs	r3, #0
 80099ba:	920e      	str	r2, [sp, #56]	; 0x38
 80099bc:	930a      	str	r3, [sp, #40]	; 0x28
 80099be:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80099c0:	2b09      	cmp	r3, #9
 80099c2:	d86b      	bhi.n	8009a9c <_dtoa_r+0x27c>
 80099c4:	2b05      	cmp	r3, #5
 80099c6:	bfc4      	itt	gt
 80099c8:	3b04      	subgt	r3, #4
 80099ca:	9320      	strgt	r3, [sp, #128]	; 0x80
 80099cc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80099ce:	bfc8      	it	gt
 80099d0:	2400      	movgt	r4, #0
 80099d2:	f1a3 0302 	sub.w	r3, r3, #2
 80099d6:	bfd8      	it	le
 80099d8:	2401      	movle	r4, #1
 80099da:	2b03      	cmp	r3, #3
 80099dc:	d869      	bhi.n	8009ab2 <_dtoa_r+0x292>
 80099de:	e8df f003 	tbb	[pc, r3]
 80099e2:	392c      	.short	0x392c
 80099e4:	5b37      	.short	0x5b37
 80099e6:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 80099ea:	441e      	add	r6, r3
 80099ec:	f206 4332 	addw	r3, r6, #1074	; 0x432
 80099f0:	2b20      	cmp	r3, #32
 80099f2:	dd10      	ble.n	8009a16 <_dtoa_r+0x1f6>
 80099f4:	9a03      	ldr	r2, [sp, #12]
 80099f6:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80099fa:	f206 4012 	addw	r0, r6, #1042	; 0x412
 80099fe:	409a      	lsls	r2, r3
 8009a00:	fa24 f000 	lsr.w	r0, r4, r0
 8009a04:	4310      	orrs	r0, r2
 8009a06:	f7f6 fced 	bl	80003e4 <__aeabi_ui2d>
 8009a0a:	2301      	movs	r3, #1
 8009a0c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8009a10:	3e01      	subs	r6, #1
 8009a12:	9313      	str	r3, [sp, #76]	; 0x4c
 8009a14:	e773      	b.n	80098fe <_dtoa_r+0xde>
 8009a16:	f1c3 0320 	rsb	r3, r3, #32
 8009a1a:	fa04 f003 	lsl.w	r0, r4, r3
 8009a1e:	e7f2      	b.n	8009a06 <_dtoa_r+0x1e6>
 8009a20:	2301      	movs	r3, #1
 8009a22:	e7b4      	b.n	800998e <_dtoa_r+0x16e>
 8009a24:	900f      	str	r0, [sp, #60]	; 0x3c
 8009a26:	e7b3      	b.n	8009990 <_dtoa_r+0x170>
 8009a28:	9b08      	ldr	r3, [sp, #32]
 8009a2a:	9a03      	ldr	r2, [sp, #12]
 8009a2c:	1a9b      	subs	r3, r3, r2
 8009a2e:	9308      	str	r3, [sp, #32]
 8009a30:	4253      	negs	r3, r2
 8009a32:	930a      	str	r3, [sp, #40]	; 0x28
 8009a34:	2300      	movs	r3, #0
 8009a36:	930e      	str	r3, [sp, #56]	; 0x38
 8009a38:	e7c1      	b.n	80099be <_dtoa_r+0x19e>
 8009a3a:	2300      	movs	r3, #0
 8009a3c:	930b      	str	r3, [sp, #44]	; 0x2c
 8009a3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	dc39      	bgt.n	8009ab8 <_dtoa_r+0x298>
 8009a44:	2301      	movs	r3, #1
 8009a46:	461a      	mov	r2, r3
 8009a48:	9304      	str	r3, [sp, #16]
 8009a4a:	9307      	str	r3, [sp, #28]
 8009a4c:	9221      	str	r2, [sp, #132]	; 0x84
 8009a4e:	e00c      	b.n	8009a6a <_dtoa_r+0x24a>
 8009a50:	2301      	movs	r3, #1
 8009a52:	e7f3      	b.n	8009a3c <_dtoa_r+0x21c>
 8009a54:	2300      	movs	r3, #0
 8009a56:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009a58:	930b      	str	r3, [sp, #44]	; 0x2c
 8009a5a:	9b03      	ldr	r3, [sp, #12]
 8009a5c:	4413      	add	r3, r2
 8009a5e:	9304      	str	r3, [sp, #16]
 8009a60:	3301      	adds	r3, #1
 8009a62:	2b01      	cmp	r3, #1
 8009a64:	9307      	str	r3, [sp, #28]
 8009a66:	bfb8      	it	lt
 8009a68:	2301      	movlt	r3, #1
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 8009a70:	2204      	movs	r2, #4
 8009a72:	f102 0014 	add.w	r0, r2, #20
 8009a76:	4298      	cmp	r0, r3
 8009a78:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 8009a7c:	d920      	bls.n	8009ac0 <_dtoa_r+0x2a0>
 8009a7e:	4648      	mov	r0, r9
 8009a80:	f001 f8ea 	bl	800ac58 <_Balloc>
 8009a84:	9006      	str	r0, [sp, #24]
 8009a86:	2800      	cmp	r0, #0
 8009a88:	d13e      	bne.n	8009b08 <_dtoa_r+0x2e8>
 8009a8a:	4602      	mov	r2, r0
 8009a8c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009a90:	4b1b      	ldr	r3, [pc, #108]	; (8009b00 <_dtoa_r+0x2e0>)
 8009a92:	481c      	ldr	r0, [pc, #112]	; (8009b04 <_dtoa_r+0x2e4>)
 8009a94:	f002 fc52 	bl	800c33c <__assert_func>
 8009a98:	2301      	movs	r3, #1
 8009a9a:	e7dc      	b.n	8009a56 <_dtoa_r+0x236>
 8009a9c:	2401      	movs	r4, #1
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	940b      	str	r4, [sp, #44]	; 0x2c
 8009aa2:	9320      	str	r3, [sp, #128]	; 0x80
 8009aa4:	f04f 33ff 	mov.w	r3, #4294967295
 8009aa8:	2200      	movs	r2, #0
 8009aaa:	9304      	str	r3, [sp, #16]
 8009aac:	9307      	str	r3, [sp, #28]
 8009aae:	2312      	movs	r3, #18
 8009ab0:	e7cc      	b.n	8009a4c <_dtoa_r+0x22c>
 8009ab2:	2301      	movs	r3, #1
 8009ab4:	930b      	str	r3, [sp, #44]	; 0x2c
 8009ab6:	e7f5      	b.n	8009aa4 <_dtoa_r+0x284>
 8009ab8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009aba:	9304      	str	r3, [sp, #16]
 8009abc:	9307      	str	r3, [sp, #28]
 8009abe:	e7d4      	b.n	8009a6a <_dtoa_r+0x24a>
 8009ac0:	3101      	adds	r1, #1
 8009ac2:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8009ac6:	0052      	lsls	r2, r2, #1
 8009ac8:	e7d3      	b.n	8009a72 <_dtoa_r+0x252>
 8009aca:	bf00      	nop
 8009acc:	f3af 8000 	nop.w
 8009ad0:	636f4361 	.word	0x636f4361
 8009ad4:	3fd287a7 	.word	0x3fd287a7
 8009ad8:	8b60c8b3 	.word	0x8b60c8b3
 8009adc:	3fc68a28 	.word	0x3fc68a28
 8009ae0:	509f79fb 	.word	0x509f79fb
 8009ae4:	3fd34413 	.word	0x3fd34413
 8009ae8:	7ff00000 	.word	0x7ff00000
 8009aec:	0800e13c 	.word	0x0800e13c
 8009af0:	0800e140 	.word	0x0800e140
 8009af4:	0800e0fb 	.word	0x0800e0fb
 8009af8:	3ff80000 	.word	0x3ff80000
 8009afc:	0800e248 	.word	0x0800e248
 8009b00:	0800e149 	.word	0x0800e149
 8009b04:	0800e15a 	.word	0x0800e15a
 8009b08:	9b06      	ldr	r3, [sp, #24]
 8009b0a:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 8009b0e:	9b07      	ldr	r3, [sp, #28]
 8009b10:	2b0e      	cmp	r3, #14
 8009b12:	f200 80a1 	bhi.w	8009c58 <_dtoa_r+0x438>
 8009b16:	2c00      	cmp	r4, #0
 8009b18:	f000 809e 	beq.w	8009c58 <_dtoa_r+0x438>
 8009b1c:	9b03      	ldr	r3, [sp, #12]
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	dd34      	ble.n	8009b8c <_dtoa_r+0x36c>
 8009b22:	4a96      	ldr	r2, [pc, #600]	; (8009d7c <_dtoa_r+0x55c>)
 8009b24:	f003 030f 	and.w	r3, r3, #15
 8009b28:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009b2c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009b30:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8009b34:	9b03      	ldr	r3, [sp, #12]
 8009b36:	05d8      	lsls	r0, r3, #23
 8009b38:	ea4f 1523 	mov.w	r5, r3, asr #4
 8009b3c:	d516      	bpl.n	8009b6c <_dtoa_r+0x34c>
 8009b3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009b42:	4b8f      	ldr	r3, [pc, #572]	; (8009d80 <_dtoa_r+0x560>)
 8009b44:	2603      	movs	r6, #3
 8009b46:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009b4a:	f7f6 fdef 	bl	800072c <__aeabi_ddiv>
 8009b4e:	4682      	mov	sl, r0
 8009b50:	468b      	mov	fp, r1
 8009b52:	f005 050f 	and.w	r5, r5, #15
 8009b56:	4c8a      	ldr	r4, [pc, #552]	; (8009d80 <_dtoa_r+0x560>)
 8009b58:	b955      	cbnz	r5, 8009b70 <_dtoa_r+0x350>
 8009b5a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009b5e:	4650      	mov	r0, sl
 8009b60:	4659      	mov	r1, fp
 8009b62:	f7f6 fde3 	bl	800072c <__aeabi_ddiv>
 8009b66:	4682      	mov	sl, r0
 8009b68:	468b      	mov	fp, r1
 8009b6a:	e028      	b.n	8009bbe <_dtoa_r+0x39e>
 8009b6c:	2602      	movs	r6, #2
 8009b6e:	e7f2      	b.n	8009b56 <_dtoa_r+0x336>
 8009b70:	07e9      	lsls	r1, r5, #31
 8009b72:	d508      	bpl.n	8009b86 <_dtoa_r+0x366>
 8009b74:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009b78:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009b7c:	f7f6 fcac 	bl	80004d8 <__aeabi_dmul>
 8009b80:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009b84:	3601      	adds	r6, #1
 8009b86:	106d      	asrs	r5, r5, #1
 8009b88:	3408      	adds	r4, #8
 8009b8a:	e7e5      	b.n	8009b58 <_dtoa_r+0x338>
 8009b8c:	f000 809f 	beq.w	8009cce <_dtoa_r+0x4ae>
 8009b90:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009b94:	9b03      	ldr	r3, [sp, #12]
 8009b96:	2602      	movs	r6, #2
 8009b98:	425c      	negs	r4, r3
 8009b9a:	4b78      	ldr	r3, [pc, #480]	; (8009d7c <_dtoa_r+0x55c>)
 8009b9c:	f004 020f 	and.w	r2, r4, #15
 8009ba0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ba8:	f7f6 fc96 	bl	80004d8 <__aeabi_dmul>
 8009bac:	2300      	movs	r3, #0
 8009bae:	4682      	mov	sl, r0
 8009bb0:	468b      	mov	fp, r1
 8009bb2:	4d73      	ldr	r5, [pc, #460]	; (8009d80 <_dtoa_r+0x560>)
 8009bb4:	1124      	asrs	r4, r4, #4
 8009bb6:	2c00      	cmp	r4, #0
 8009bb8:	d17e      	bne.n	8009cb8 <_dtoa_r+0x498>
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d1d3      	bne.n	8009b66 <_dtoa_r+0x346>
 8009bbe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	f000 8086 	beq.w	8009cd2 <_dtoa_r+0x4b2>
 8009bc6:	2200      	movs	r2, #0
 8009bc8:	4650      	mov	r0, sl
 8009bca:	4659      	mov	r1, fp
 8009bcc:	4b6d      	ldr	r3, [pc, #436]	; (8009d84 <_dtoa_r+0x564>)
 8009bce:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 8009bd2:	f7f6 fef3 	bl	80009bc <__aeabi_dcmplt>
 8009bd6:	2800      	cmp	r0, #0
 8009bd8:	d07b      	beq.n	8009cd2 <_dtoa_r+0x4b2>
 8009bda:	9b07      	ldr	r3, [sp, #28]
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d078      	beq.n	8009cd2 <_dtoa_r+0x4b2>
 8009be0:	9b04      	ldr	r3, [sp, #16]
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	dd36      	ble.n	8009c54 <_dtoa_r+0x434>
 8009be6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009bea:	9b03      	ldr	r3, [sp, #12]
 8009bec:	2200      	movs	r2, #0
 8009bee:	1e5d      	subs	r5, r3, #1
 8009bf0:	4b65      	ldr	r3, [pc, #404]	; (8009d88 <_dtoa_r+0x568>)
 8009bf2:	f7f6 fc71 	bl	80004d8 <__aeabi_dmul>
 8009bf6:	4682      	mov	sl, r0
 8009bf8:	468b      	mov	fp, r1
 8009bfa:	9c04      	ldr	r4, [sp, #16]
 8009bfc:	3601      	adds	r6, #1
 8009bfe:	4630      	mov	r0, r6
 8009c00:	f7f6 fc00 	bl	8000404 <__aeabi_i2d>
 8009c04:	4652      	mov	r2, sl
 8009c06:	465b      	mov	r3, fp
 8009c08:	f7f6 fc66 	bl	80004d8 <__aeabi_dmul>
 8009c0c:	2200      	movs	r2, #0
 8009c0e:	4b5f      	ldr	r3, [pc, #380]	; (8009d8c <_dtoa_r+0x56c>)
 8009c10:	f7f6 faac 	bl	800016c <__adddf3>
 8009c14:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8009c18:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009c1c:	9611      	str	r6, [sp, #68]	; 0x44
 8009c1e:	2c00      	cmp	r4, #0
 8009c20:	d15a      	bne.n	8009cd8 <_dtoa_r+0x4b8>
 8009c22:	2200      	movs	r2, #0
 8009c24:	4650      	mov	r0, sl
 8009c26:	4659      	mov	r1, fp
 8009c28:	4b59      	ldr	r3, [pc, #356]	; (8009d90 <_dtoa_r+0x570>)
 8009c2a:	f7f6 fa9d 	bl	8000168 <__aeabi_dsub>
 8009c2e:	4633      	mov	r3, r6
 8009c30:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009c32:	4682      	mov	sl, r0
 8009c34:	468b      	mov	fp, r1
 8009c36:	f7f6 fedf 	bl	80009f8 <__aeabi_dcmpgt>
 8009c3a:	2800      	cmp	r0, #0
 8009c3c:	f040 828b 	bne.w	800a156 <_dtoa_r+0x936>
 8009c40:	4650      	mov	r0, sl
 8009c42:	4659      	mov	r1, fp
 8009c44:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009c46:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8009c4a:	f7f6 feb7 	bl	80009bc <__aeabi_dcmplt>
 8009c4e:	2800      	cmp	r0, #0
 8009c50:	f040 827f 	bne.w	800a152 <_dtoa_r+0x932>
 8009c54:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 8009c58:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	f2c0 814d 	blt.w	8009efa <_dtoa_r+0x6da>
 8009c60:	9a03      	ldr	r2, [sp, #12]
 8009c62:	2a0e      	cmp	r2, #14
 8009c64:	f300 8149 	bgt.w	8009efa <_dtoa_r+0x6da>
 8009c68:	4b44      	ldr	r3, [pc, #272]	; (8009d7c <_dtoa_r+0x55c>)
 8009c6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009c6e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009c72:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009c76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	f280 80d6 	bge.w	8009e2a <_dtoa_r+0x60a>
 8009c7e:	9b07      	ldr	r3, [sp, #28]
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	f300 80d2 	bgt.w	8009e2a <_dtoa_r+0x60a>
 8009c86:	f040 8263 	bne.w	800a150 <_dtoa_r+0x930>
 8009c8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c8e:	2200      	movs	r2, #0
 8009c90:	4b3f      	ldr	r3, [pc, #252]	; (8009d90 <_dtoa_r+0x570>)
 8009c92:	f7f6 fc21 	bl	80004d8 <__aeabi_dmul>
 8009c96:	4652      	mov	r2, sl
 8009c98:	465b      	mov	r3, fp
 8009c9a:	f7f6 fea3 	bl	80009e4 <__aeabi_dcmpge>
 8009c9e:	9c07      	ldr	r4, [sp, #28]
 8009ca0:	4625      	mov	r5, r4
 8009ca2:	2800      	cmp	r0, #0
 8009ca4:	f040 823c 	bne.w	800a120 <_dtoa_r+0x900>
 8009ca8:	2331      	movs	r3, #49	; 0x31
 8009caa:	9e06      	ldr	r6, [sp, #24]
 8009cac:	f806 3b01 	strb.w	r3, [r6], #1
 8009cb0:	9b03      	ldr	r3, [sp, #12]
 8009cb2:	3301      	adds	r3, #1
 8009cb4:	9303      	str	r3, [sp, #12]
 8009cb6:	e237      	b.n	800a128 <_dtoa_r+0x908>
 8009cb8:	07e2      	lsls	r2, r4, #31
 8009cba:	d505      	bpl.n	8009cc8 <_dtoa_r+0x4a8>
 8009cbc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009cc0:	f7f6 fc0a 	bl	80004d8 <__aeabi_dmul>
 8009cc4:	2301      	movs	r3, #1
 8009cc6:	3601      	adds	r6, #1
 8009cc8:	1064      	asrs	r4, r4, #1
 8009cca:	3508      	adds	r5, #8
 8009ccc:	e773      	b.n	8009bb6 <_dtoa_r+0x396>
 8009cce:	2602      	movs	r6, #2
 8009cd0:	e775      	b.n	8009bbe <_dtoa_r+0x39e>
 8009cd2:	9d03      	ldr	r5, [sp, #12]
 8009cd4:	9c07      	ldr	r4, [sp, #28]
 8009cd6:	e792      	b.n	8009bfe <_dtoa_r+0x3de>
 8009cd8:	9906      	ldr	r1, [sp, #24]
 8009cda:	4b28      	ldr	r3, [pc, #160]	; (8009d7c <_dtoa_r+0x55c>)
 8009cdc:	4421      	add	r1, r4
 8009cde:	9112      	str	r1, [sp, #72]	; 0x48
 8009ce0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009ce2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009ce6:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8009cea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009cee:	2900      	cmp	r1, #0
 8009cf0:	d052      	beq.n	8009d98 <_dtoa_r+0x578>
 8009cf2:	2000      	movs	r0, #0
 8009cf4:	4927      	ldr	r1, [pc, #156]	; (8009d94 <_dtoa_r+0x574>)
 8009cf6:	f7f6 fd19 	bl	800072c <__aeabi_ddiv>
 8009cfa:	4632      	mov	r2, r6
 8009cfc:	463b      	mov	r3, r7
 8009cfe:	f7f6 fa33 	bl	8000168 <__aeabi_dsub>
 8009d02:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009d06:	9e06      	ldr	r6, [sp, #24]
 8009d08:	4659      	mov	r1, fp
 8009d0a:	4650      	mov	r0, sl
 8009d0c:	f7f6 fe94 	bl	8000a38 <__aeabi_d2iz>
 8009d10:	4604      	mov	r4, r0
 8009d12:	f7f6 fb77 	bl	8000404 <__aeabi_i2d>
 8009d16:	4602      	mov	r2, r0
 8009d18:	460b      	mov	r3, r1
 8009d1a:	4650      	mov	r0, sl
 8009d1c:	4659      	mov	r1, fp
 8009d1e:	f7f6 fa23 	bl	8000168 <__aeabi_dsub>
 8009d22:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009d26:	3430      	adds	r4, #48	; 0x30
 8009d28:	f806 4b01 	strb.w	r4, [r6], #1
 8009d2c:	4682      	mov	sl, r0
 8009d2e:	468b      	mov	fp, r1
 8009d30:	f7f6 fe44 	bl	80009bc <__aeabi_dcmplt>
 8009d34:	2800      	cmp	r0, #0
 8009d36:	d170      	bne.n	8009e1a <_dtoa_r+0x5fa>
 8009d38:	4652      	mov	r2, sl
 8009d3a:	465b      	mov	r3, fp
 8009d3c:	2000      	movs	r0, #0
 8009d3e:	4911      	ldr	r1, [pc, #68]	; (8009d84 <_dtoa_r+0x564>)
 8009d40:	f7f6 fa12 	bl	8000168 <__aeabi_dsub>
 8009d44:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009d48:	f7f6 fe38 	bl	80009bc <__aeabi_dcmplt>
 8009d4c:	2800      	cmp	r0, #0
 8009d4e:	f040 80b6 	bne.w	8009ebe <_dtoa_r+0x69e>
 8009d52:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009d54:	429e      	cmp	r6, r3
 8009d56:	f43f af7d 	beq.w	8009c54 <_dtoa_r+0x434>
 8009d5a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009d5e:	2200      	movs	r2, #0
 8009d60:	4b09      	ldr	r3, [pc, #36]	; (8009d88 <_dtoa_r+0x568>)
 8009d62:	f7f6 fbb9 	bl	80004d8 <__aeabi_dmul>
 8009d66:	2200      	movs	r2, #0
 8009d68:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009d6c:	4b06      	ldr	r3, [pc, #24]	; (8009d88 <_dtoa_r+0x568>)
 8009d6e:	4650      	mov	r0, sl
 8009d70:	4659      	mov	r1, fp
 8009d72:	f7f6 fbb1 	bl	80004d8 <__aeabi_dmul>
 8009d76:	4682      	mov	sl, r0
 8009d78:	468b      	mov	fp, r1
 8009d7a:	e7c5      	b.n	8009d08 <_dtoa_r+0x4e8>
 8009d7c:	0800e248 	.word	0x0800e248
 8009d80:	0800e220 	.word	0x0800e220
 8009d84:	3ff00000 	.word	0x3ff00000
 8009d88:	40240000 	.word	0x40240000
 8009d8c:	401c0000 	.word	0x401c0000
 8009d90:	40140000 	.word	0x40140000
 8009d94:	3fe00000 	.word	0x3fe00000
 8009d98:	4630      	mov	r0, r6
 8009d9a:	4639      	mov	r1, r7
 8009d9c:	f7f6 fb9c 	bl	80004d8 <__aeabi_dmul>
 8009da0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009da4:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8009da6:	9e06      	ldr	r6, [sp, #24]
 8009da8:	4659      	mov	r1, fp
 8009daa:	4650      	mov	r0, sl
 8009dac:	f7f6 fe44 	bl	8000a38 <__aeabi_d2iz>
 8009db0:	4604      	mov	r4, r0
 8009db2:	f7f6 fb27 	bl	8000404 <__aeabi_i2d>
 8009db6:	4602      	mov	r2, r0
 8009db8:	460b      	mov	r3, r1
 8009dba:	4650      	mov	r0, sl
 8009dbc:	4659      	mov	r1, fp
 8009dbe:	f7f6 f9d3 	bl	8000168 <__aeabi_dsub>
 8009dc2:	3430      	adds	r4, #48	; 0x30
 8009dc4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009dc6:	f806 4b01 	strb.w	r4, [r6], #1
 8009dca:	429e      	cmp	r6, r3
 8009dcc:	4682      	mov	sl, r0
 8009dce:	468b      	mov	fp, r1
 8009dd0:	f04f 0200 	mov.w	r2, #0
 8009dd4:	d123      	bne.n	8009e1e <_dtoa_r+0x5fe>
 8009dd6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009dda:	4bb2      	ldr	r3, [pc, #712]	; (800a0a4 <_dtoa_r+0x884>)
 8009ddc:	f7f6 f9c6 	bl	800016c <__adddf3>
 8009de0:	4602      	mov	r2, r0
 8009de2:	460b      	mov	r3, r1
 8009de4:	4650      	mov	r0, sl
 8009de6:	4659      	mov	r1, fp
 8009de8:	f7f6 fe06 	bl	80009f8 <__aeabi_dcmpgt>
 8009dec:	2800      	cmp	r0, #0
 8009dee:	d166      	bne.n	8009ebe <_dtoa_r+0x69e>
 8009df0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009df4:	2000      	movs	r0, #0
 8009df6:	49ab      	ldr	r1, [pc, #684]	; (800a0a4 <_dtoa_r+0x884>)
 8009df8:	f7f6 f9b6 	bl	8000168 <__aeabi_dsub>
 8009dfc:	4602      	mov	r2, r0
 8009dfe:	460b      	mov	r3, r1
 8009e00:	4650      	mov	r0, sl
 8009e02:	4659      	mov	r1, fp
 8009e04:	f7f6 fdda 	bl	80009bc <__aeabi_dcmplt>
 8009e08:	2800      	cmp	r0, #0
 8009e0a:	f43f af23 	beq.w	8009c54 <_dtoa_r+0x434>
 8009e0e:	463e      	mov	r6, r7
 8009e10:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009e14:	3f01      	subs	r7, #1
 8009e16:	2b30      	cmp	r3, #48	; 0x30
 8009e18:	d0f9      	beq.n	8009e0e <_dtoa_r+0x5ee>
 8009e1a:	9503      	str	r5, [sp, #12]
 8009e1c:	e03e      	b.n	8009e9c <_dtoa_r+0x67c>
 8009e1e:	4ba2      	ldr	r3, [pc, #648]	; (800a0a8 <_dtoa_r+0x888>)
 8009e20:	f7f6 fb5a 	bl	80004d8 <__aeabi_dmul>
 8009e24:	4682      	mov	sl, r0
 8009e26:	468b      	mov	fp, r1
 8009e28:	e7be      	b.n	8009da8 <_dtoa_r+0x588>
 8009e2a:	4654      	mov	r4, sl
 8009e2c:	f04f 0a00 	mov.w	sl, #0
 8009e30:	465d      	mov	r5, fp
 8009e32:	9e06      	ldr	r6, [sp, #24]
 8009e34:	f8df b270 	ldr.w	fp, [pc, #624]	; 800a0a8 <_dtoa_r+0x888>
 8009e38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009e3c:	4620      	mov	r0, r4
 8009e3e:	4629      	mov	r1, r5
 8009e40:	f7f6 fc74 	bl	800072c <__aeabi_ddiv>
 8009e44:	f7f6 fdf8 	bl	8000a38 <__aeabi_d2iz>
 8009e48:	4607      	mov	r7, r0
 8009e4a:	f7f6 fadb 	bl	8000404 <__aeabi_i2d>
 8009e4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009e52:	f7f6 fb41 	bl	80004d8 <__aeabi_dmul>
 8009e56:	4602      	mov	r2, r0
 8009e58:	460b      	mov	r3, r1
 8009e5a:	4620      	mov	r0, r4
 8009e5c:	4629      	mov	r1, r5
 8009e5e:	f7f6 f983 	bl	8000168 <__aeabi_dsub>
 8009e62:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8009e66:	f806 4b01 	strb.w	r4, [r6], #1
 8009e6a:	9c06      	ldr	r4, [sp, #24]
 8009e6c:	9d07      	ldr	r5, [sp, #28]
 8009e6e:	1b34      	subs	r4, r6, r4
 8009e70:	42a5      	cmp	r5, r4
 8009e72:	4602      	mov	r2, r0
 8009e74:	460b      	mov	r3, r1
 8009e76:	d133      	bne.n	8009ee0 <_dtoa_r+0x6c0>
 8009e78:	f7f6 f978 	bl	800016c <__adddf3>
 8009e7c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009e80:	4604      	mov	r4, r0
 8009e82:	460d      	mov	r5, r1
 8009e84:	f7f6 fdb8 	bl	80009f8 <__aeabi_dcmpgt>
 8009e88:	b9c0      	cbnz	r0, 8009ebc <_dtoa_r+0x69c>
 8009e8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009e8e:	4620      	mov	r0, r4
 8009e90:	4629      	mov	r1, r5
 8009e92:	f7f6 fd89 	bl	80009a8 <__aeabi_dcmpeq>
 8009e96:	b108      	cbz	r0, 8009e9c <_dtoa_r+0x67c>
 8009e98:	07fb      	lsls	r3, r7, #31
 8009e9a:	d40f      	bmi.n	8009ebc <_dtoa_r+0x69c>
 8009e9c:	4648      	mov	r0, r9
 8009e9e:	4641      	mov	r1, r8
 8009ea0:	f000 feff 	bl	800aca2 <_Bfree>
 8009ea4:	2300      	movs	r3, #0
 8009ea6:	9803      	ldr	r0, [sp, #12]
 8009ea8:	7033      	strb	r3, [r6, #0]
 8009eaa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009eac:	3001      	adds	r0, #1
 8009eae:	6018      	str	r0, [r3, #0]
 8009eb0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	f43f acea 	beq.w	800988c <_dtoa_r+0x6c>
 8009eb8:	601e      	str	r6, [r3, #0]
 8009eba:	e4e7      	b.n	800988c <_dtoa_r+0x6c>
 8009ebc:	9d03      	ldr	r5, [sp, #12]
 8009ebe:	4633      	mov	r3, r6
 8009ec0:	461e      	mov	r6, r3
 8009ec2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009ec6:	2a39      	cmp	r2, #57	; 0x39
 8009ec8:	d106      	bne.n	8009ed8 <_dtoa_r+0x6b8>
 8009eca:	9a06      	ldr	r2, [sp, #24]
 8009ecc:	429a      	cmp	r2, r3
 8009ece:	d1f7      	bne.n	8009ec0 <_dtoa_r+0x6a0>
 8009ed0:	2230      	movs	r2, #48	; 0x30
 8009ed2:	9906      	ldr	r1, [sp, #24]
 8009ed4:	3501      	adds	r5, #1
 8009ed6:	700a      	strb	r2, [r1, #0]
 8009ed8:	781a      	ldrb	r2, [r3, #0]
 8009eda:	3201      	adds	r2, #1
 8009edc:	701a      	strb	r2, [r3, #0]
 8009ede:	e79c      	b.n	8009e1a <_dtoa_r+0x5fa>
 8009ee0:	4652      	mov	r2, sl
 8009ee2:	465b      	mov	r3, fp
 8009ee4:	f7f6 faf8 	bl	80004d8 <__aeabi_dmul>
 8009ee8:	2200      	movs	r2, #0
 8009eea:	2300      	movs	r3, #0
 8009eec:	4604      	mov	r4, r0
 8009eee:	460d      	mov	r5, r1
 8009ef0:	f7f6 fd5a 	bl	80009a8 <__aeabi_dcmpeq>
 8009ef4:	2800      	cmp	r0, #0
 8009ef6:	d09f      	beq.n	8009e38 <_dtoa_r+0x618>
 8009ef8:	e7d0      	b.n	8009e9c <_dtoa_r+0x67c>
 8009efa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009efc:	2a00      	cmp	r2, #0
 8009efe:	f000 80cb 	beq.w	800a098 <_dtoa_r+0x878>
 8009f02:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009f04:	2a01      	cmp	r2, #1
 8009f06:	f300 80ae 	bgt.w	800a066 <_dtoa_r+0x846>
 8009f0a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009f0c:	2a00      	cmp	r2, #0
 8009f0e:	f000 80a6 	beq.w	800a05e <_dtoa_r+0x83e>
 8009f12:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009f16:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009f18:	9e08      	ldr	r6, [sp, #32]
 8009f1a:	9a08      	ldr	r2, [sp, #32]
 8009f1c:	2101      	movs	r1, #1
 8009f1e:	441a      	add	r2, r3
 8009f20:	9208      	str	r2, [sp, #32]
 8009f22:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009f24:	4648      	mov	r0, r9
 8009f26:	441a      	add	r2, r3
 8009f28:	9209      	str	r2, [sp, #36]	; 0x24
 8009f2a:	f000 ff5b 	bl	800ade4 <__i2b>
 8009f2e:	4605      	mov	r5, r0
 8009f30:	2e00      	cmp	r6, #0
 8009f32:	dd0c      	ble.n	8009f4e <_dtoa_r+0x72e>
 8009f34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	dd09      	ble.n	8009f4e <_dtoa_r+0x72e>
 8009f3a:	42b3      	cmp	r3, r6
 8009f3c:	bfa8      	it	ge
 8009f3e:	4633      	movge	r3, r6
 8009f40:	9a08      	ldr	r2, [sp, #32]
 8009f42:	1af6      	subs	r6, r6, r3
 8009f44:	1ad2      	subs	r2, r2, r3
 8009f46:	9208      	str	r2, [sp, #32]
 8009f48:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009f4a:	1ad3      	subs	r3, r2, r3
 8009f4c:	9309      	str	r3, [sp, #36]	; 0x24
 8009f4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f50:	b1f3      	cbz	r3, 8009f90 <_dtoa_r+0x770>
 8009f52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	f000 80a3 	beq.w	800a0a0 <_dtoa_r+0x880>
 8009f5a:	2c00      	cmp	r4, #0
 8009f5c:	dd10      	ble.n	8009f80 <_dtoa_r+0x760>
 8009f5e:	4629      	mov	r1, r5
 8009f60:	4622      	mov	r2, r4
 8009f62:	4648      	mov	r0, r9
 8009f64:	f000 fff8 	bl	800af58 <__pow5mult>
 8009f68:	4642      	mov	r2, r8
 8009f6a:	4601      	mov	r1, r0
 8009f6c:	4605      	mov	r5, r0
 8009f6e:	4648      	mov	r0, r9
 8009f70:	f000 ff4e 	bl	800ae10 <__multiply>
 8009f74:	4607      	mov	r7, r0
 8009f76:	4641      	mov	r1, r8
 8009f78:	4648      	mov	r0, r9
 8009f7a:	f000 fe92 	bl	800aca2 <_Bfree>
 8009f7e:	46b8      	mov	r8, r7
 8009f80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f82:	1b1a      	subs	r2, r3, r4
 8009f84:	d004      	beq.n	8009f90 <_dtoa_r+0x770>
 8009f86:	4641      	mov	r1, r8
 8009f88:	4648      	mov	r0, r9
 8009f8a:	f000 ffe5 	bl	800af58 <__pow5mult>
 8009f8e:	4680      	mov	r8, r0
 8009f90:	2101      	movs	r1, #1
 8009f92:	4648      	mov	r0, r9
 8009f94:	f000 ff26 	bl	800ade4 <__i2b>
 8009f98:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009f9a:	4604      	mov	r4, r0
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	f340 8085 	ble.w	800a0ac <_dtoa_r+0x88c>
 8009fa2:	461a      	mov	r2, r3
 8009fa4:	4601      	mov	r1, r0
 8009fa6:	4648      	mov	r0, r9
 8009fa8:	f000 ffd6 	bl	800af58 <__pow5mult>
 8009fac:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009fae:	4604      	mov	r4, r0
 8009fb0:	2b01      	cmp	r3, #1
 8009fb2:	dd7e      	ble.n	800a0b2 <_dtoa_r+0x892>
 8009fb4:	2700      	movs	r7, #0
 8009fb6:	6923      	ldr	r3, [r4, #16]
 8009fb8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009fbc:	6918      	ldr	r0, [r3, #16]
 8009fbe:	f000 fec3 	bl	800ad48 <__hi0bits>
 8009fc2:	f1c0 0020 	rsb	r0, r0, #32
 8009fc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009fc8:	4418      	add	r0, r3
 8009fca:	f010 001f 	ands.w	r0, r0, #31
 8009fce:	f000 808e 	beq.w	800a0ee <_dtoa_r+0x8ce>
 8009fd2:	f1c0 0320 	rsb	r3, r0, #32
 8009fd6:	2b04      	cmp	r3, #4
 8009fd8:	f340 8087 	ble.w	800a0ea <_dtoa_r+0x8ca>
 8009fdc:	f1c0 001c 	rsb	r0, r0, #28
 8009fe0:	9b08      	ldr	r3, [sp, #32]
 8009fe2:	4406      	add	r6, r0
 8009fe4:	4403      	add	r3, r0
 8009fe6:	9308      	str	r3, [sp, #32]
 8009fe8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009fea:	4403      	add	r3, r0
 8009fec:	9309      	str	r3, [sp, #36]	; 0x24
 8009fee:	9b08      	ldr	r3, [sp, #32]
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	dd05      	ble.n	800a000 <_dtoa_r+0x7e0>
 8009ff4:	4641      	mov	r1, r8
 8009ff6:	461a      	mov	r2, r3
 8009ff8:	4648      	mov	r0, r9
 8009ffa:	f000 ffed 	bl	800afd8 <__lshift>
 8009ffe:	4680      	mov	r8, r0
 800a000:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a002:	2b00      	cmp	r3, #0
 800a004:	dd05      	ble.n	800a012 <_dtoa_r+0x7f2>
 800a006:	4621      	mov	r1, r4
 800a008:	461a      	mov	r2, r3
 800a00a:	4648      	mov	r0, r9
 800a00c:	f000 ffe4 	bl	800afd8 <__lshift>
 800a010:	4604      	mov	r4, r0
 800a012:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a014:	2b00      	cmp	r3, #0
 800a016:	d06c      	beq.n	800a0f2 <_dtoa_r+0x8d2>
 800a018:	4621      	mov	r1, r4
 800a01a:	4640      	mov	r0, r8
 800a01c:	f001 f848 	bl	800b0b0 <__mcmp>
 800a020:	2800      	cmp	r0, #0
 800a022:	da66      	bge.n	800a0f2 <_dtoa_r+0x8d2>
 800a024:	9b03      	ldr	r3, [sp, #12]
 800a026:	4641      	mov	r1, r8
 800a028:	3b01      	subs	r3, #1
 800a02a:	9303      	str	r3, [sp, #12]
 800a02c:	220a      	movs	r2, #10
 800a02e:	2300      	movs	r3, #0
 800a030:	4648      	mov	r0, r9
 800a032:	f000 fe3f 	bl	800acb4 <__multadd>
 800a036:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a038:	4680      	mov	r8, r0
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	f000 819f 	beq.w	800a37e <_dtoa_r+0xb5e>
 800a040:	2300      	movs	r3, #0
 800a042:	4629      	mov	r1, r5
 800a044:	220a      	movs	r2, #10
 800a046:	4648      	mov	r0, r9
 800a048:	f000 fe34 	bl	800acb4 <__multadd>
 800a04c:	9b04      	ldr	r3, [sp, #16]
 800a04e:	4605      	mov	r5, r0
 800a050:	2b00      	cmp	r3, #0
 800a052:	f300 8089 	bgt.w	800a168 <_dtoa_r+0x948>
 800a056:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a058:	2b02      	cmp	r3, #2
 800a05a:	dc52      	bgt.n	800a102 <_dtoa_r+0x8e2>
 800a05c:	e084      	b.n	800a168 <_dtoa_r+0x948>
 800a05e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a060:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a064:	e757      	b.n	8009f16 <_dtoa_r+0x6f6>
 800a066:	9b07      	ldr	r3, [sp, #28]
 800a068:	1e5c      	subs	r4, r3, #1
 800a06a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a06c:	42a3      	cmp	r3, r4
 800a06e:	bfb7      	itett	lt
 800a070:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800a072:	1b1c      	subge	r4, r3, r4
 800a074:	1ae2      	sublt	r2, r4, r3
 800a076:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800a078:	bfbe      	ittt	lt
 800a07a:	940a      	strlt	r4, [sp, #40]	; 0x28
 800a07c:	189b      	addlt	r3, r3, r2
 800a07e:	930e      	strlt	r3, [sp, #56]	; 0x38
 800a080:	9b07      	ldr	r3, [sp, #28]
 800a082:	bfb8      	it	lt
 800a084:	2400      	movlt	r4, #0
 800a086:	2b00      	cmp	r3, #0
 800a088:	bfb7      	itett	lt
 800a08a:	e9dd 2307 	ldrdlt	r2, r3, [sp, #28]
 800a08e:	e9dd 3607 	ldrdge	r3, r6, [sp, #28]
 800a092:	1a9e      	sublt	r6, r3, r2
 800a094:	2300      	movlt	r3, #0
 800a096:	e740      	b.n	8009f1a <_dtoa_r+0x6fa>
 800a098:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a09a:	9e08      	ldr	r6, [sp, #32]
 800a09c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800a09e:	e747      	b.n	8009f30 <_dtoa_r+0x710>
 800a0a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a0a2:	e770      	b.n	8009f86 <_dtoa_r+0x766>
 800a0a4:	3fe00000 	.word	0x3fe00000
 800a0a8:	40240000 	.word	0x40240000
 800a0ac:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a0ae:	2b01      	cmp	r3, #1
 800a0b0:	dc17      	bgt.n	800a0e2 <_dtoa_r+0x8c2>
 800a0b2:	f1ba 0f00 	cmp.w	sl, #0
 800a0b6:	d114      	bne.n	800a0e2 <_dtoa_r+0x8c2>
 800a0b8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a0bc:	b99b      	cbnz	r3, 800a0e6 <_dtoa_r+0x8c6>
 800a0be:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800a0c2:	0d3f      	lsrs	r7, r7, #20
 800a0c4:	053f      	lsls	r7, r7, #20
 800a0c6:	b137      	cbz	r7, 800a0d6 <_dtoa_r+0x8b6>
 800a0c8:	2701      	movs	r7, #1
 800a0ca:	9b08      	ldr	r3, [sp, #32]
 800a0cc:	3301      	adds	r3, #1
 800a0ce:	9308      	str	r3, [sp, #32]
 800a0d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a0d2:	3301      	adds	r3, #1
 800a0d4:	9309      	str	r3, [sp, #36]	; 0x24
 800a0d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	f47f af6c 	bne.w	8009fb6 <_dtoa_r+0x796>
 800a0de:	2001      	movs	r0, #1
 800a0e0:	e771      	b.n	8009fc6 <_dtoa_r+0x7a6>
 800a0e2:	2700      	movs	r7, #0
 800a0e4:	e7f7      	b.n	800a0d6 <_dtoa_r+0x8b6>
 800a0e6:	4657      	mov	r7, sl
 800a0e8:	e7f5      	b.n	800a0d6 <_dtoa_r+0x8b6>
 800a0ea:	d080      	beq.n	8009fee <_dtoa_r+0x7ce>
 800a0ec:	4618      	mov	r0, r3
 800a0ee:	301c      	adds	r0, #28
 800a0f0:	e776      	b.n	8009fe0 <_dtoa_r+0x7c0>
 800a0f2:	9b07      	ldr	r3, [sp, #28]
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	dc31      	bgt.n	800a15c <_dtoa_r+0x93c>
 800a0f8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a0fa:	2b02      	cmp	r3, #2
 800a0fc:	dd2e      	ble.n	800a15c <_dtoa_r+0x93c>
 800a0fe:	9b07      	ldr	r3, [sp, #28]
 800a100:	9304      	str	r3, [sp, #16]
 800a102:	9b04      	ldr	r3, [sp, #16]
 800a104:	b963      	cbnz	r3, 800a120 <_dtoa_r+0x900>
 800a106:	4621      	mov	r1, r4
 800a108:	2205      	movs	r2, #5
 800a10a:	4648      	mov	r0, r9
 800a10c:	f000 fdd2 	bl	800acb4 <__multadd>
 800a110:	4601      	mov	r1, r0
 800a112:	4604      	mov	r4, r0
 800a114:	4640      	mov	r0, r8
 800a116:	f000 ffcb 	bl	800b0b0 <__mcmp>
 800a11a:	2800      	cmp	r0, #0
 800a11c:	f73f adc4 	bgt.w	8009ca8 <_dtoa_r+0x488>
 800a120:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a122:	9e06      	ldr	r6, [sp, #24]
 800a124:	43db      	mvns	r3, r3
 800a126:	9303      	str	r3, [sp, #12]
 800a128:	2700      	movs	r7, #0
 800a12a:	4621      	mov	r1, r4
 800a12c:	4648      	mov	r0, r9
 800a12e:	f000 fdb8 	bl	800aca2 <_Bfree>
 800a132:	2d00      	cmp	r5, #0
 800a134:	f43f aeb2 	beq.w	8009e9c <_dtoa_r+0x67c>
 800a138:	b12f      	cbz	r7, 800a146 <_dtoa_r+0x926>
 800a13a:	42af      	cmp	r7, r5
 800a13c:	d003      	beq.n	800a146 <_dtoa_r+0x926>
 800a13e:	4639      	mov	r1, r7
 800a140:	4648      	mov	r0, r9
 800a142:	f000 fdae 	bl	800aca2 <_Bfree>
 800a146:	4629      	mov	r1, r5
 800a148:	4648      	mov	r0, r9
 800a14a:	f000 fdaa 	bl	800aca2 <_Bfree>
 800a14e:	e6a5      	b.n	8009e9c <_dtoa_r+0x67c>
 800a150:	2400      	movs	r4, #0
 800a152:	4625      	mov	r5, r4
 800a154:	e7e4      	b.n	800a120 <_dtoa_r+0x900>
 800a156:	9503      	str	r5, [sp, #12]
 800a158:	4625      	mov	r5, r4
 800a15a:	e5a5      	b.n	8009ca8 <_dtoa_r+0x488>
 800a15c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a15e:	2b00      	cmp	r3, #0
 800a160:	f000 80c4 	beq.w	800a2ec <_dtoa_r+0xacc>
 800a164:	9b07      	ldr	r3, [sp, #28]
 800a166:	9304      	str	r3, [sp, #16]
 800a168:	2e00      	cmp	r6, #0
 800a16a:	dd05      	ble.n	800a178 <_dtoa_r+0x958>
 800a16c:	4629      	mov	r1, r5
 800a16e:	4632      	mov	r2, r6
 800a170:	4648      	mov	r0, r9
 800a172:	f000 ff31 	bl	800afd8 <__lshift>
 800a176:	4605      	mov	r5, r0
 800a178:	2f00      	cmp	r7, #0
 800a17a:	d058      	beq.n	800a22e <_dtoa_r+0xa0e>
 800a17c:	4648      	mov	r0, r9
 800a17e:	6869      	ldr	r1, [r5, #4]
 800a180:	f000 fd6a 	bl	800ac58 <_Balloc>
 800a184:	4606      	mov	r6, r0
 800a186:	b920      	cbnz	r0, 800a192 <_dtoa_r+0x972>
 800a188:	4602      	mov	r2, r0
 800a18a:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a18e:	4b80      	ldr	r3, [pc, #512]	; (800a390 <_dtoa_r+0xb70>)
 800a190:	e47f      	b.n	8009a92 <_dtoa_r+0x272>
 800a192:	692a      	ldr	r2, [r5, #16]
 800a194:	f105 010c 	add.w	r1, r5, #12
 800a198:	3202      	adds	r2, #2
 800a19a:	0092      	lsls	r2, r2, #2
 800a19c:	300c      	adds	r0, #12
 800a19e:	f000 fd33 	bl	800ac08 <memcpy>
 800a1a2:	2201      	movs	r2, #1
 800a1a4:	4631      	mov	r1, r6
 800a1a6:	4648      	mov	r0, r9
 800a1a8:	f000 ff16 	bl	800afd8 <__lshift>
 800a1ac:	462f      	mov	r7, r5
 800a1ae:	4605      	mov	r5, r0
 800a1b0:	9b06      	ldr	r3, [sp, #24]
 800a1b2:	9a06      	ldr	r2, [sp, #24]
 800a1b4:	3301      	adds	r3, #1
 800a1b6:	9307      	str	r3, [sp, #28]
 800a1b8:	9b04      	ldr	r3, [sp, #16]
 800a1ba:	4413      	add	r3, r2
 800a1bc:	930a      	str	r3, [sp, #40]	; 0x28
 800a1be:	f00a 0301 	and.w	r3, sl, #1
 800a1c2:	9309      	str	r3, [sp, #36]	; 0x24
 800a1c4:	9b07      	ldr	r3, [sp, #28]
 800a1c6:	4621      	mov	r1, r4
 800a1c8:	4640      	mov	r0, r8
 800a1ca:	f103 3bff 	add.w	fp, r3, #4294967295
 800a1ce:	f7ff fa97 	bl	8009700 <quorem>
 800a1d2:	4639      	mov	r1, r7
 800a1d4:	9004      	str	r0, [sp, #16]
 800a1d6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a1da:	4640      	mov	r0, r8
 800a1dc:	f000 ff68 	bl	800b0b0 <__mcmp>
 800a1e0:	462a      	mov	r2, r5
 800a1e2:	9008      	str	r0, [sp, #32]
 800a1e4:	4621      	mov	r1, r4
 800a1e6:	4648      	mov	r0, r9
 800a1e8:	f000 ff7e 	bl	800b0e8 <__mdiff>
 800a1ec:	68c2      	ldr	r2, [r0, #12]
 800a1ee:	4606      	mov	r6, r0
 800a1f0:	b9fa      	cbnz	r2, 800a232 <_dtoa_r+0xa12>
 800a1f2:	4601      	mov	r1, r0
 800a1f4:	4640      	mov	r0, r8
 800a1f6:	f000 ff5b 	bl	800b0b0 <__mcmp>
 800a1fa:	4602      	mov	r2, r0
 800a1fc:	4631      	mov	r1, r6
 800a1fe:	4648      	mov	r0, r9
 800a200:	920b      	str	r2, [sp, #44]	; 0x2c
 800a202:	f000 fd4e 	bl	800aca2 <_Bfree>
 800a206:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a208:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a20a:	9e07      	ldr	r6, [sp, #28]
 800a20c:	ea43 0102 	orr.w	r1, r3, r2
 800a210:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a212:	430b      	orrs	r3, r1
 800a214:	d10f      	bne.n	800a236 <_dtoa_r+0xa16>
 800a216:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a21a:	d028      	beq.n	800a26e <_dtoa_r+0xa4e>
 800a21c:	9b08      	ldr	r3, [sp, #32]
 800a21e:	2b00      	cmp	r3, #0
 800a220:	dd02      	ble.n	800a228 <_dtoa_r+0xa08>
 800a222:	9b04      	ldr	r3, [sp, #16]
 800a224:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800a228:	f88b a000 	strb.w	sl, [fp]
 800a22c:	e77d      	b.n	800a12a <_dtoa_r+0x90a>
 800a22e:	4628      	mov	r0, r5
 800a230:	e7bc      	b.n	800a1ac <_dtoa_r+0x98c>
 800a232:	2201      	movs	r2, #1
 800a234:	e7e2      	b.n	800a1fc <_dtoa_r+0x9dc>
 800a236:	9b08      	ldr	r3, [sp, #32]
 800a238:	2b00      	cmp	r3, #0
 800a23a:	db04      	blt.n	800a246 <_dtoa_r+0xa26>
 800a23c:	9920      	ldr	r1, [sp, #128]	; 0x80
 800a23e:	430b      	orrs	r3, r1
 800a240:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a242:	430b      	orrs	r3, r1
 800a244:	d120      	bne.n	800a288 <_dtoa_r+0xa68>
 800a246:	2a00      	cmp	r2, #0
 800a248:	ddee      	ble.n	800a228 <_dtoa_r+0xa08>
 800a24a:	4641      	mov	r1, r8
 800a24c:	2201      	movs	r2, #1
 800a24e:	4648      	mov	r0, r9
 800a250:	f000 fec2 	bl	800afd8 <__lshift>
 800a254:	4621      	mov	r1, r4
 800a256:	4680      	mov	r8, r0
 800a258:	f000 ff2a 	bl	800b0b0 <__mcmp>
 800a25c:	2800      	cmp	r0, #0
 800a25e:	dc03      	bgt.n	800a268 <_dtoa_r+0xa48>
 800a260:	d1e2      	bne.n	800a228 <_dtoa_r+0xa08>
 800a262:	f01a 0f01 	tst.w	sl, #1
 800a266:	d0df      	beq.n	800a228 <_dtoa_r+0xa08>
 800a268:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a26c:	d1d9      	bne.n	800a222 <_dtoa_r+0xa02>
 800a26e:	2339      	movs	r3, #57	; 0x39
 800a270:	f88b 3000 	strb.w	r3, [fp]
 800a274:	4633      	mov	r3, r6
 800a276:	461e      	mov	r6, r3
 800a278:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a27c:	3b01      	subs	r3, #1
 800a27e:	2a39      	cmp	r2, #57	; 0x39
 800a280:	d06a      	beq.n	800a358 <_dtoa_r+0xb38>
 800a282:	3201      	adds	r2, #1
 800a284:	701a      	strb	r2, [r3, #0]
 800a286:	e750      	b.n	800a12a <_dtoa_r+0x90a>
 800a288:	2a00      	cmp	r2, #0
 800a28a:	dd07      	ble.n	800a29c <_dtoa_r+0xa7c>
 800a28c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a290:	d0ed      	beq.n	800a26e <_dtoa_r+0xa4e>
 800a292:	f10a 0301 	add.w	r3, sl, #1
 800a296:	f88b 3000 	strb.w	r3, [fp]
 800a29a:	e746      	b.n	800a12a <_dtoa_r+0x90a>
 800a29c:	9b07      	ldr	r3, [sp, #28]
 800a29e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a2a0:	f803 ac01 	strb.w	sl, [r3, #-1]
 800a2a4:	4293      	cmp	r3, r2
 800a2a6:	d041      	beq.n	800a32c <_dtoa_r+0xb0c>
 800a2a8:	4641      	mov	r1, r8
 800a2aa:	2300      	movs	r3, #0
 800a2ac:	220a      	movs	r2, #10
 800a2ae:	4648      	mov	r0, r9
 800a2b0:	f000 fd00 	bl	800acb4 <__multadd>
 800a2b4:	42af      	cmp	r7, r5
 800a2b6:	4680      	mov	r8, r0
 800a2b8:	f04f 0300 	mov.w	r3, #0
 800a2bc:	f04f 020a 	mov.w	r2, #10
 800a2c0:	4639      	mov	r1, r7
 800a2c2:	4648      	mov	r0, r9
 800a2c4:	d107      	bne.n	800a2d6 <_dtoa_r+0xab6>
 800a2c6:	f000 fcf5 	bl	800acb4 <__multadd>
 800a2ca:	4607      	mov	r7, r0
 800a2cc:	4605      	mov	r5, r0
 800a2ce:	9b07      	ldr	r3, [sp, #28]
 800a2d0:	3301      	adds	r3, #1
 800a2d2:	9307      	str	r3, [sp, #28]
 800a2d4:	e776      	b.n	800a1c4 <_dtoa_r+0x9a4>
 800a2d6:	f000 fced 	bl	800acb4 <__multadd>
 800a2da:	4629      	mov	r1, r5
 800a2dc:	4607      	mov	r7, r0
 800a2de:	2300      	movs	r3, #0
 800a2e0:	220a      	movs	r2, #10
 800a2e2:	4648      	mov	r0, r9
 800a2e4:	f000 fce6 	bl	800acb4 <__multadd>
 800a2e8:	4605      	mov	r5, r0
 800a2ea:	e7f0      	b.n	800a2ce <_dtoa_r+0xaae>
 800a2ec:	9b07      	ldr	r3, [sp, #28]
 800a2ee:	9304      	str	r3, [sp, #16]
 800a2f0:	9e06      	ldr	r6, [sp, #24]
 800a2f2:	4621      	mov	r1, r4
 800a2f4:	4640      	mov	r0, r8
 800a2f6:	f7ff fa03 	bl	8009700 <quorem>
 800a2fa:	9b06      	ldr	r3, [sp, #24]
 800a2fc:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a300:	f806 ab01 	strb.w	sl, [r6], #1
 800a304:	1af2      	subs	r2, r6, r3
 800a306:	9b04      	ldr	r3, [sp, #16]
 800a308:	4293      	cmp	r3, r2
 800a30a:	dd07      	ble.n	800a31c <_dtoa_r+0xafc>
 800a30c:	4641      	mov	r1, r8
 800a30e:	2300      	movs	r3, #0
 800a310:	220a      	movs	r2, #10
 800a312:	4648      	mov	r0, r9
 800a314:	f000 fcce 	bl	800acb4 <__multadd>
 800a318:	4680      	mov	r8, r0
 800a31a:	e7ea      	b.n	800a2f2 <_dtoa_r+0xad2>
 800a31c:	9b04      	ldr	r3, [sp, #16]
 800a31e:	2700      	movs	r7, #0
 800a320:	2b00      	cmp	r3, #0
 800a322:	bfcc      	ite	gt
 800a324:	461e      	movgt	r6, r3
 800a326:	2601      	movle	r6, #1
 800a328:	9b06      	ldr	r3, [sp, #24]
 800a32a:	441e      	add	r6, r3
 800a32c:	4641      	mov	r1, r8
 800a32e:	2201      	movs	r2, #1
 800a330:	4648      	mov	r0, r9
 800a332:	f000 fe51 	bl	800afd8 <__lshift>
 800a336:	4621      	mov	r1, r4
 800a338:	4680      	mov	r8, r0
 800a33a:	f000 feb9 	bl	800b0b0 <__mcmp>
 800a33e:	2800      	cmp	r0, #0
 800a340:	dc98      	bgt.n	800a274 <_dtoa_r+0xa54>
 800a342:	d102      	bne.n	800a34a <_dtoa_r+0xb2a>
 800a344:	f01a 0f01 	tst.w	sl, #1
 800a348:	d194      	bne.n	800a274 <_dtoa_r+0xa54>
 800a34a:	4633      	mov	r3, r6
 800a34c:	461e      	mov	r6, r3
 800a34e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a352:	2a30      	cmp	r2, #48	; 0x30
 800a354:	d0fa      	beq.n	800a34c <_dtoa_r+0xb2c>
 800a356:	e6e8      	b.n	800a12a <_dtoa_r+0x90a>
 800a358:	9a06      	ldr	r2, [sp, #24]
 800a35a:	429a      	cmp	r2, r3
 800a35c:	d18b      	bne.n	800a276 <_dtoa_r+0xa56>
 800a35e:	9b03      	ldr	r3, [sp, #12]
 800a360:	3301      	adds	r3, #1
 800a362:	9303      	str	r3, [sp, #12]
 800a364:	2331      	movs	r3, #49	; 0x31
 800a366:	7013      	strb	r3, [r2, #0]
 800a368:	e6df      	b.n	800a12a <_dtoa_r+0x90a>
 800a36a:	4b0a      	ldr	r3, [pc, #40]	; (800a394 <_dtoa_r+0xb74>)
 800a36c:	f7ff baaa 	b.w	80098c4 <_dtoa_r+0xa4>
 800a370:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a372:	2b00      	cmp	r3, #0
 800a374:	f47f aa8e 	bne.w	8009894 <_dtoa_r+0x74>
 800a378:	4b07      	ldr	r3, [pc, #28]	; (800a398 <_dtoa_r+0xb78>)
 800a37a:	f7ff baa3 	b.w	80098c4 <_dtoa_r+0xa4>
 800a37e:	9b04      	ldr	r3, [sp, #16]
 800a380:	2b00      	cmp	r3, #0
 800a382:	dcb5      	bgt.n	800a2f0 <_dtoa_r+0xad0>
 800a384:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a386:	2b02      	cmp	r3, #2
 800a388:	f73f aebb 	bgt.w	800a102 <_dtoa_r+0x8e2>
 800a38c:	e7b0      	b.n	800a2f0 <_dtoa_r+0xad0>
 800a38e:	bf00      	nop
 800a390:	0800e149 	.word	0x0800e149
 800a394:	0800e0fa 	.word	0x0800e0fa
 800a398:	0800e140 	.word	0x0800e140

0800a39c <__sflush_r>:
 800a39c:	898b      	ldrh	r3, [r1, #12]
 800a39e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3a2:	4605      	mov	r5, r0
 800a3a4:	0718      	lsls	r0, r3, #28
 800a3a6:	460c      	mov	r4, r1
 800a3a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a3ac:	d45f      	bmi.n	800a46e <__sflush_r+0xd2>
 800a3ae:	684b      	ldr	r3, [r1, #4]
 800a3b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	818a      	strh	r2, [r1, #12]
 800a3b8:	dc05      	bgt.n	800a3c6 <__sflush_r+0x2a>
 800a3ba:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	dc02      	bgt.n	800a3c6 <__sflush_r+0x2a>
 800a3c0:	2000      	movs	r0, #0
 800a3c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a3c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a3c8:	2e00      	cmp	r6, #0
 800a3ca:	d0f9      	beq.n	800a3c0 <__sflush_r+0x24>
 800a3cc:	2300      	movs	r3, #0
 800a3ce:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a3d2:	682f      	ldr	r7, [r5, #0]
 800a3d4:	602b      	str	r3, [r5, #0]
 800a3d6:	d036      	beq.n	800a446 <__sflush_r+0xaa>
 800a3d8:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800a3da:	89a3      	ldrh	r3, [r4, #12]
 800a3dc:	075a      	lsls	r2, r3, #29
 800a3de:	d505      	bpl.n	800a3ec <__sflush_r+0x50>
 800a3e0:	6863      	ldr	r3, [r4, #4]
 800a3e2:	1ac0      	subs	r0, r0, r3
 800a3e4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800a3e6:	b10b      	cbz	r3, 800a3ec <__sflush_r+0x50>
 800a3e8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a3ea:	1ac0      	subs	r0, r0, r3
 800a3ec:	2300      	movs	r3, #0
 800a3ee:	4602      	mov	r2, r0
 800a3f0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a3f2:	4628      	mov	r0, r5
 800a3f4:	69e1      	ldr	r1, [r4, #28]
 800a3f6:	47b0      	blx	r6
 800a3f8:	1c43      	adds	r3, r0, #1
 800a3fa:	89a3      	ldrh	r3, [r4, #12]
 800a3fc:	d106      	bne.n	800a40c <__sflush_r+0x70>
 800a3fe:	6829      	ldr	r1, [r5, #0]
 800a400:	291d      	cmp	r1, #29
 800a402:	d830      	bhi.n	800a466 <__sflush_r+0xca>
 800a404:	4a2b      	ldr	r2, [pc, #172]	; (800a4b4 <__sflush_r+0x118>)
 800a406:	40ca      	lsrs	r2, r1
 800a408:	07d6      	lsls	r6, r2, #31
 800a40a:	d52c      	bpl.n	800a466 <__sflush_r+0xca>
 800a40c:	2200      	movs	r2, #0
 800a40e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a412:	b21b      	sxth	r3, r3
 800a414:	6062      	str	r2, [r4, #4]
 800a416:	6922      	ldr	r2, [r4, #16]
 800a418:	04d9      	lsls	r1, r3, #19
 800a41a:	81a3      	strh	r3, [r4, #12]
 800a41c:	6022      	str	r2, [r4, #0]
 800a41e:	d504      	bpl.n	800a42a <__sflush_r+0x8e>
 800a420:	1c42      	adds	r2, r0, #1
 800a422:	d101      	bne.n	800a428 <__sflush_r+0x8c>
 800a424:	682b      	ldr	r3, [r5, #0]
 800a426:	b903      	cbnz	r3, 800a42a <__sflush_r+0x8e>
 800a428:	6520      	str	r0, [r4, #80]	; 0x50
 800a42a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800a42c:	602f      	str	r7, [r5, #0]
 800a42e:	2900      	cmp	r1, #0
 800a430:	d0c6      	beq.n	800a3c0 <__sflush_r+0x24>
 800a432:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800a436:	4299      	cmp	r1, r3
 800a438:	d002      	beq.n	800a440 <__sflush_r+0xa4>
 800a43a:	4628      	mov	r0, r5
 800a43c:	f000 f938 	bl	800a6b0 <_free_r>
 800a440:	2000      	movs	r0, #0
 800a442:	6320      	str	r0, [r4, #48]	; 0x30
 800a444:	e7bd      	b.n	800a3c2 <__sflush_r+0x26>
 800a446:	69e1      	ldr	r1, [r4, #28]
 800a448:	2301      	movs	r3, #1
 800a44a:	4628      	mov	r0, r5
 800a44c:	47b0      	blx	r6
 800a44e:	1c41      	adds	r1, r0, #1
 800a450:	d1c3      	bne.n	800a3da <__sflush_r+0x3e>
 800a452:	682b      	ldr	r3, [r5, #0]
 800a454:	2b00      	cmp	r3, #0
 800a456:	d0c0      	beq.n	800a3da <__sflush_r+0x3e>
 800a458:	2b1d      	cmp	r3, #29
 800a45a:	d001      	beq.n	800a460 <__sflush_r+0xc4>
 800a45c:	2b16      	cmp	r3, #22
 800a45e:	d101      	bne.n	800a464 <__sflush_r+0xc8>
 800a460:	602f      	str	r7, [r5, #0]
 800a462:	e7ad      	b.n	800a3c0 <__sflush_r+0x24>
 800a464:	89a3      	ldrh	r3, [r4, #12]
 800a466:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a46a:	81a3      	strh	r3, [r4, #12]
 800a46c:	e7a9      	b.n	800a3c2 <__sflush_r+0x26>
 800a46e:	690f      	ldr	r7, [r1, #16]
 800a470:	2f00      	cmp	r7, #0
 800a472:	d0a5      	beq.n	800a3c0 <__sflush_r+0x24>
 800a474:	079b      	lsls	r3, r3, #30
 800a476:	bf18      	it	ne
 800a478:	2300      	movne	r3, #0
 800a47a:	680e      	ldr	r6, [r1, #0]
 800a47c:	bf08      	it	eq
 800a47e:	694b      	ldreq	r3, [r1, #20]
 800a480:	eba6 0807 	sub.w	r8, r6, r7
 800a484:	600f      	str	r7, [r1, #0]
 800a486:	608b      	str	r3, [r1, #8]
 800a488:	f1b8 0f00 	cmp.w	r8, #0
 800a48c:	dd98      	ble.n	800a3c0 <__sflush_r+0x24>
 800a48e:	4643      	mov	r3, r8
 800a490:	463a      	mov	r2, r7
 800a492:	4628      	mov	r0, r5
 800a494:	69e1      	ldr	r1, [r4, #28]
 800a496:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a498:	47b0      	blx	r6
 800a49a:	2800      	cmp	r0, #0
 800a49c:	dc06      	bgt.n	800a4ac <__sflush_r+0x110>
 800a49e:	89a3      	ldrh	r3, [r4, #12]
 800a4a0:	f04f 30ff 	mov.w	r0, #4294967295
 800a4a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a4a8:	81a3      	strh	r3, [r4, #12]
 800a4aa:	e78a      	b.n	800a3c2 <__sflush_r+0x26>
 800a4ac:	4407      	add	r7, r0
 800a4ae:	eba8 0800 	sub.w	r8, r8, r0
 800a4b2:	e7e9      	b.n	800a488 <__sflush_r+0xec>
 800a4b4:	20400001 	.word	0x20400001

0800a4b8 <_fflush_r>:
 800a4b8:	b538      	push	{r3, r4, r5, lr}
 800a4ba:	460c      	mov	r4, r1
 800a4bc:	4605      	mov	r5, r0
 800a4be:	b118      	cbz	r0, 800a4c8 <_fflush_r+0x10>
 800a4c0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a4c2:	b90b      	cbnz	r3, 800a4c8 <_fflush_r+0x10>
 800a4c4:	f000 f864 	bl	800a590 <__sinit>
 800a4c8:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800a4cc:	b1b8      	cbz	r0, 800a4fe <_fflush_r+0x46>
 800a4ce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a4d0:	07db      	lsls	r3, r3, #31
 800a4d2:	d404      	bmi.n	800a4de <_fflush_r+0x26>
 800a4d4:	0581      	lsls	r1, r0, #22
 800a4d6:	d402      	bmi.n	800a4de <_fflush_r+0x26>
 800a4d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a4da:	f000 fb19 	bl	800ab10 <__retarget_lock_acquire_recursive>
 800a4de:	4628      	mov	r0, r5
 800a4e0:	4621      	mov	r1, r4
 800a4e2:	f7ff ff5b 	bl	800a39c <__sflush_r>
 800a4e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a4e8:	4605      	mov	r5, r0
 800a4ea:	07da      	lsls	r2, r3, #31
 800a4ec:	d405      	bmi.n	800a4fa <_fflush_r+0x42>
 800a4ee:	89a3      	ldrh	r3, [r4, #12]
 800a4f0:	059b      	lsls	r3, r3, #22
 800a4f2:	d402      	bmi.n	800a4fa <_fflush_r+0x42>
 800a4f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a4f6:	f000 fb0c 	bl	800ab12 <__retarget_lock_release_recursive>
 800a4fa:	4628      	mov	r0, r5
 800a4fc:	bd38      	pop	{r3, r4, r5, pc}
 800a4fe:	4605      	mov	r5, r0
 800a500:	e7fb      	b.n	800a4fa <_fflush_r+0x42>
	...

0800a504 <std>:
 800a504:	2300      	movs	r3, #0
 800a506:	b510      	push	{r4, lr}
 800a508:	4604      	mov	r4, r0
 800a50a:	e9c0 3300 	strd	r3, r3, [r0]
 800a50e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a512:	6083      	str	r3, [r0, #8]
 800a514:	8181      	strh	r1, [r0, #12]
 800a516:	6643      	str	r3, [r0, #100]	; 0x64
 800a518:	81c2      	strh	r2, [r0, #14]
 800a51a:	6183      	str	r3, [r0, #24]
 800a51c:	4619      	mov	r1, r3
 800a51e:	2208      	movs	r2, #8
 800a520:	305c      	adds	r0, #92	; 0x5c
 800a522:	f7fc faf5 	bl	8006b10 <memset>
 800a526:	4b07      	ldr	r3, [pc, #28]	; (800a544 <std+0x40>)
 800a528:	61e4      	str	r4, [r4, #28]
 800a52a:	6223      	str	r3, [r4, #32]
 800a52c:	4b06      	ldr	r3, [pc, #24]	; (800a548 <std+0x44>)
 800a52e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a532:	6263      	str	r3, [r4, #36]	; 0x24
 800a534:	4b05      	ldr	r3, [pc, #20]	; (800a54c <std+0x48>)
 800a536:	62a3      	str	r3, [r4, #40]	; 0x28
 800a538:	4b05      	ldr	r3, [pc, #20]	; (800a550 <std+0x4c>)
 800a53a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a53c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a540:	f000 bae4 	b.w	800ab0c <__retarget_lock_init_recursive>
 800a544:	0800b67d 	.word	0x0800b67d
 800a548:	0800b69f 	.word	0x0800b69f
 800a54c:	0800b6d7 	.word	0x0800b6d7
 800a550:	0800b6fb 	.word	0x0800b6fb

0800a554 <_cleanup_r>:
 800a554:	4901      	ldr	r1, [pc, #4]	; (800a55c <_cleanup_r+0x8>)
 800a556:	f000 bab5 	b.w	800aac4 <_fwalk_reent>
 800a55a:	bf00      	nop
 800a55c:	0800c3f5 	.word	0x0800c3f5

0800a560 <__sfp_lock_acquire>:
 800a560:	4801      	ldr	r0, [pc, #4]	; (800a568 <__sfp_lock_acquire+0x8>)
 800a562:	f000 bad5 	b.w	800ab10 <__retarget_lock_acquire_recursive>
 800a566:	bf00      	nop
 800a568:	200010e8 	.word	0x200010e8

0800a56c <__sfp_lock_release>:
 800a56c:	4801      	ldr	r0, [pc, #4]	; (800a574 <__sfp_lock_release+0x8>)
 800a56e:	f000 bad0 	b.w	800ab12 <__retarget_lock_release_recursive>
 800a572:	bf00      	nop
 800a574:	200010e8 	.word	0x200010e8

0800a578 <__sinit_lock_acquire>:
 800a578:	4801      	ldr	r0, [pc, #4]	; (800a580 <__sinit_lock_acquire+0x8>)
 800a57a:	f000 bac9 	b.w	800ab10 <__retarget_lock_acquire_recursive>
 800a57e:	bf00      	nop
 800a580:	200010e3 	.word	0x200010e3

0800a584 <__sinit_lock_release>:
 800a584:	4801      	ldr	r0, [pc, #4]	; (800a58c <__sinit_lock_release+0x8>)
 800a586:	f000 bac4 	b.w	800ab12 <__retarget_lock_release_recursive>
 800a58a:	bf00      	nop
 800a58c:	200010e3 	.word	0x200010e3

0800a590 <__sinit>:
 800a590:	b510      	push	{r4, lr}
 800a592:	4604      	mov	r4, r0
 800a594:	f7ff fff0 	bl	800a578 <__sinit_lock_acquire>
 800a598:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800a59a:	b11a      	cbz	r2, 800a5a4 <__sinit+0x14>
 800a59c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a5a0:	f7ff bff0 	b.w	800a584 <__sinit_lock_release>
 800a5a4:	4b0d      	ldr	r3, [pc, #52]	; (800a5dc <__sinit+0x4c>)
 800a5a6:	2104      	movs	r1, #4
 800a5a8:	63e3      	str	r3, [r4, #60]	; 0x3c
 800a5aa:	2303      	movs	r3, #3
 800a5ac:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 800a5b0:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 800a5b4:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 800a5b8:	6860      	ldr	r0, [r4, #4]
 800a5ba:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 800a5be:	f7ff ffa1 	bl	800a504 <std>
 800a5c2:	2201      	movs	r2, #1
 800a5c4:	2109      	movs	r1, #9
 800a5c6:	68a0      	ldr	r0, [r4, #8]
 800a5c8:	f7ff ff9c 	bl	800a504 <std>
 800a5cc:	2202      	movs	r2, #2
 800a5ce:	2112      	movs	r1, #18
 800a5d0:	68e0      	ldr	r0, [r4, #12]
 800a5d2:	f7ff ff97 	bl	800a504 <std>
 800a5d6:	2301      	movs	r3, #1
 800a5d8:	63a3      	str	r3, [r4, #56]	; 0x38
 800a5da:	e7df      	b.n	800a59c <__sinit+0xc>
 800a5dc:	0800a555 	.word	0x0800a555

0800a5e0 <__libc_fini_array>:
 800a5e0:	b538      	push	{r3, r4, r5, lr}
 800a5e2:	4d07      	ldr	r5, [pc, #28]	; (800a600 <__libc_fini_array+0x20>)
 800a5e4:	4c07      	ldr	r4, [pc, #28]	; (800a604 <__libc_fini_array+0x24>)
 800a5e6:	1b64      	subs	r4, r4, r5
 800a5e8:	10a4      	asrs	r4, r4, #2
 800a5ea:	b91c      	cbnz	r4, 800a5f4 <__libc_fini_array+0x14>
 800a5ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a5f0:	f002 b960 	b.w	800c8b4 <_fini>
 800a5f4:	3c01      	subs	r4, #1
 800a5f6:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800a5fa:	4798      	blx	r3
 800a5fc:	e7f5      	b.n	800a5ea <__libc_fini_array+0xa>
 800a5fe:	bf00      	nop
 800a600:	0800e494 	.word	0x0800e494
 800a604:	0800e498 	.word	0x0800e498

0800a608 <_malloc_trim_r>:
 800a608:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a60c:	4606      	mov	r6, r0
 800a60e:	2008      	movs	r0, #8
 800a610:	460c      	mov	r4, r1
 800a612:	f7fd fd65 	bl	80080e0 <sysconf>
 800a616:	4680      	mov	r8, r0
 800a618:	4f22      	ldr	r7, [pc, #136]	; (800a6a4 <_malloc_trim_r+0x9c>)
 800a61a:	4630      	mov	r0, r6
 800a61c:	f7fc fa80 	bl	8006b20 <__malloc_lock>
 800a620:	68bb      	ldr	r3, [r7, #8]
 800a622:	685d      	ldr	r5, [r3, #4]
 800a624:	f025 0503 	bic.w	r5, r5, #3
 800a628:	1b2c      	subs	r4, r5, r4
 800a62a:	3c11      	subs	r4, #17
 800a62c:	4444      	add	r4, r8
 800a62e:	fbb4 f4f8 	udiv	r4, r4, r8
 800a632:	3c01      	subs	r4, #1
 800a634:	fb08 f404 	mul.w	r4, r8, r4
 800a638:	45a0      	cmp	r8, r4
 800a63a:	dd05      	ble.n	800a648 <_malloc_trim_r+0x40>
 800a63c:	4630      	mov	r0, r6
 800a63e:	f7fc fa75 	bl	8006b2c <__malloc_unlock>
 800a642:	2000      	movs	r0, #0
 800a644:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a648:	2100      	movs	r1, #0
 800a64a:	4630      	mov	r0, r6
 800a64c:	f7f7 fef4 	bl	8002438 <_sbrk_r>
 800a650:	68bb      	ldr	r3, [r7, #8]
 800a652:	442b      	add	r3, r5
 800a654:	4298      	cmp	r0, r3
 800a656:	d1f1      	bne.n	800a63c <_malloc_trim_r+0x34>
 800a658:	4630      	mov	r0, r6
 800a65a:	4261      	negs	r1, r4
 800a65c:	f7f7 feec 	bl	8002438 <_sbrk_r>
 800a660:	3001      	adds	r0, #1
 800a662:	d110      	bne.n	800a686 <_malloc_trim_r+0x7e>
 800a664:	2100      	movs	r1, #0
 800a666:	4630      	mov	r0, r6
 800a668:	f7f7 fee6 	bl	8002438 <_sbrk_r>
 800a66c:	68ba      	ldr	r2, [r7, #8]
 800a66e:	1a83      	subs	r3, r0, r2
 800a670:	2b0f      	cmp	r3, #15
 800a672:	dde3      	ble.n	800a63c <_malloc_trim_r+0x34>
 800a674:	490c      	ldr	r1, [pc, #48]	; (800a6a8 <_malloc_trim_r+0xa0>)
 800a676:	f043 0301 	orr.w	r3, r3, #1
 800a67a:	6809      	ldr	r1, [r1, #0]
 800a67c:	6053      	str	r3, [r2, #4]
 800a67e:	1a40      	subs	r0, r0, r1
 800a680:	490a      	ldr	r1, [pc, #40]	; (800a6ac <_malloc_trim_r+0xa4>)
 800a682:	6008      	str	r0, [r1, #0]
 800a684:	e7da      	b.n	800a63c <_malloc_trim_r+0x34>
 800a686:	68bb      	ldr	r3, [r7, #8]
 800a688:	4a08      	ldr	r2, [pc, #32]	; (800a6ac <_malloc_trim_r+0xa4>)
 800a68a:	1b2d      	subs	r5, r5, r4
 800a68c:	f045 0501 	orr.w	r5, r5, #1
 800a690:	605d      	str	r5, [r3, #4]
 800a692:	6813      	ldr	r3, [r2, #0]
 800a694:	4630      	mov	r0, r6
 800a696:	1b1c      	subs	r4, r3, r4
 800a698:	6014      	str	r4, [r2, #0]
 800a69a:	f7fc fa47 	bl	8006b2c <__malloc_unlock>
 800a69e:	2001      	movs	r0, #1
 800a6a0:	e7d0      	b.n	800a644 <_malloc_trim_r+0x3c>
 800a6a2:	bf00      	nop
 800a6a4:	200004b0 	.word	0x200004b0
 800a6a8:	200008b8 	.word	0x200008b8
 800a6ac:	20000ffc 	.word	0x20000ffc

0800a6b0 <_free_r>:
 800a6b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6b2:	4605      	mov	r5, r0
 800a6b4:	460f      	mov	r7, r1
 800a6b6:	2900      	cmp	r1, #0
 800a6b8:	f000 80b1 	beq.w	800a81e <_free_r+0x16e>
 800a6bc:	f7fc fa30 	bl	8006b20 <__malloc_lock>
 800a6c0:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800a6c4:	4856      	ldr	r0, [pc, #344]	; (800a820 <_free_r+0x170>)
 800a6c6:	f022 0401 	bic.w	r4, r2, #1
 800a6ca:	f1a7 0308 	sub.w	r3, r7, #8
 800a6ce:	eb03 0c04 	add.w	ip, r3, r4
 800a6d2:	6881      	ldr	r1, [r0, #8]
 800a6d4:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800a6d8:	4561      	cmp	r1, ip
 800a6da:	f026 0603 	bic.w	r6, r6, #3
 800a6de:	f002 0201 	and.w	r2, r2, #1
 800a6e2:	d11b      	bne.n	800a71c <_free_r+0x6c>
 800a6e4:	4434      	add	r4, r6
 800a6e6:	b93a      	cbnz	r2, 800a6f8 <_free_r+0x48>
 800a6e8:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800a6ec:	1a9b      	subs	r3, r3, r2
 800a6ee:	4414      	add	r4, r2
 800a6f0:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800a6f4:	60ca      	str	r2, [r1, #12]
 800a6f6:	6091      	str	r1, [r2, #8]
 800a6f8:	f044 0201 	orr.w	r2, r4, #1
 800a6fc:	605a      	str	r2, [r3, #4]
 800a6fe:	6083      	str	r3, [r0, #8]
 800a700:	4b48      	ldr	r3, [pc, #288]	; (800a824 <_free_r+0x174>)
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	42a3      	cmp	r3, r4
 800a706:	d804      	bhi.n	800a712 <_free_r+0x62>
 800a708:	4b47      	ldr	r3, [pc, #284]	; (800a828 <_free_r+0x178>)
 800a70a:	4628      	mov	r0, r5
 800a70c:	6819      	ldr	r1, [r3, #0]
 800a70e:	f7ff ff7b 	bl	800a608 <_malloc_trim_r>
 800a712:	4628      	mov	r0, r5
 800a714:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a718:	f7fc ba08 	b.w	8006b2c <__malloc_unlock>
 800a71c:	f8cc 6004 	str.w	r6, [ip, #4]
 800a720:	2a00      	cmp	r2, #0
 800a722:	d138      	bne.n	800a796 <_free_r+0xe6>
 800a724:	f857 1c08 	ldr.w	r1, [r7, #-8]
 800a728:	f100 0708 	add.w	r7, r0, #8
 800a72c:	1a5b      	subs	r3, r3, r1
 800a72e:	440c      	add	r4, r1
 800a730:	6899      	ldr	r1, [r3, #8]
 800a732:	42b9      	cmp	r1, r7
 800a734:	d031      	beq.n	800a79a <_free_r+0xea>
 800a736:	68df      	ldr	r7, [r3, #12]
 800a738:	60cf      	str	r7, [r1, #12]
 800a73a:	60b9      	str	r1, [r7, #8]
 800a73c:	eb0c 0106 	add.w	r1, ip, r6
 800a740:	6849      	ldr	r1, [r1, #4]
 800a742:	07c9      	lsls	r1, r1, #31
 800a744:	d40b      	bmi.n	800a75e <_free_r+0xae>
 800a746:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800a74a:	4434      	add	r4, r6
 800a74c:	bb3a      	cbnz	r2, 800a79e <_free_r+0xee>
 800a74e:	4e37      	ldr	r6, [pc, #220]	; (800a82c <_free_r+0x17c>)
 800a750:	42b1      	cmp	r1, r6
 800a752:	d124      	bne.n	800a79e <_free_r+0xee>
 800a754:	2201      	movs	r2, #1
 800a756:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a75a:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800a75e:	f044 0101 	orr.w	r1, r4, #1
 800a762:	6059      	str	r1, [r3, #4]
 800a764:	511c      	str	r4, [r3, r4]
 800a766:	2a00      	cmp	r2, #0
 800a768:	d1d3      	bne.n	800a712 <_free_r+0x62>
 800a76a:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 800a76e:	d21b      	bcs.n	800a7a8 <_free_r+0xf8>
 800a770:	0961      	lsrs	r1, r4, #5
 800a772:	08e2      	lsrs	r2, r4, #3
 800a774:	2401      	movs	r4, #1
 800a776:	408c      	lsls	r4, r1
 800a778:	6841      	ldr	r1, [r0, #4]
 800a77a:	3201      	adds	r2, #1
 800a77c:	430c      	orrs	r4, r1
 800a77e:	6044      	str	r4, [r0, #4]
 800a780:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 800a784:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 800a788:	3908      	subs	r1, #8
 800a78a:	e9c3 4102 	strd	r4, r1, [r3, #8]
 800a78e:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 800a792:	60e3      	str	r3, [r4, #12]
 800a794:	e7bd      	b.n	800a712 <_free_r+0x62>
 800a796:	2200      	movs	r2, #0
 800a798:	e7d0      	b.n	800a73c <_free_r+0x8c>
 800a79a:	2201      	movs	r2, #1
 800a79c:	e7ce      	b.n	800a73c <_free_r+0x8c>
 800a79e:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800a7a2:	60ce      	str	r6, [r1, #12]
 800a7a4:	60b1      	str	r1, [r6, #8]
 800a7a6:	e7da      	b.n	800a75e <_free_r+0xae>
 800a7a8:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 800a7ac:	ea4f 2254 	mov.w	r2, r4, lsr #9
 800a7b0:	d214      	bcs.n	800a7dc <_free_r+0x12c>
 800a7b2:	09a2      	lsrs	r2, r4, #6
 800a7b4:	3238      	adds	r2, #56	; 0x38
 800a7b6:	1c51      	adds	r1, r2, #1
 800a7b8:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 800a7bc:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 800a7c0:	428e      	cmp	r6, r1
 800a7c2:	d125      	bne.n	800a810 <_free_r+0x160>
 800a7c4:	2401      	movs	r4, #1
 800a7c6:	1092      	asrs	r2, r2, #2
 800a7c8:	fa04 f202 	lsl.w	r2, r4, r2
 800a7cc:	6844      	ldr	r4, [r0, #4]
 800a7ce:	4322      	orrs	r2, r4
 800a7d0:	6042      	str	r2, [r0, #4]
 800a7d2:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800a7d6:	60b3      	str	r3, [r6, #8]
 800a7d8:	60cb      	str	r3, [r1, #12]
 800a7da:	e79a      	b.n	800a712 <_free_r+0x62>
 800a7dc:	2a14      	cmp	r2, #20
 800a7de:	d801      	bhi.n	800a7e4 <_free_r+0x134>
 800a7e0:	325b      	adds	r2, #91	; 0x5b
 800a7e2:	e7e8      	b.n	800a7b6 <_free_r+0x106>
 800a7e4:	2a54      	cmp	r2, #84	; 0x54
 800a7e6:	d802      	bhi.n	800a7ee <_free_r+0x13e>
 800a7e8:	0b22      	lsrs	r2, r4, #12
 800a7ea:	326e      	adds	r2, #110	; 0x6e
 800a7ec:	e7e3      	b.n	800a7b6 <_free_r+0x106>
 800a7ee:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800a7f2:	d802      	bhi.n	800a7fa <_free_r+0x14a>
 800a7f4:	0be2      	lsrs	r2, r4, #15
 800a7f6:	3277      	adds	r2, #119	; 0x77
 800a7f8:	e7dd      	b.n	800a7b6 <_free_r+0x106>
 800a7fa:	f240 5154 	movw	r1, #1364	; 0x554
 800a7fe:	428a      	cmp	r2, r1
 800a800:	bf96      	itet	ls
 800a802:	0ca2      	lsrls	r2, r4, #18
 800a804:	227e      	movhi	r2, #126	; 0x7e
 800a806:	327c      	addls	r2, #124	; 0x7c
 800a808:	e7d5      	b.n	800a7b6 <_free_r+0x106>
 800a80a:	6889      	ldr	r1, [r1, #8]
 800a80c:	428e      	cmp	r6, r1
 800a80e:	d004      	beq.n	800a81a <_free_r+0x16a>
 800a810:	684a      	ldr	r2, [r1, #4]
 800a812:	f022 0203 	bic.w	r2, r2, #3
 800a816:	42a2      	cmp	r2, r4
 800a818:	d8f7      	bhi.n	800a80a <_free_r+0x15a>
 800a81a:	68ce      	ldr	r6, [r1, #12]
 800a81c:	e7d9      	b.n	800a7d2 <_free_r+0x122>
 800a81e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a820:	200004b0 	.word	0x200004b0
 800a824:	200008bc 	.word	0x200008bc
 800a828:	2000102c 	.word	0x2000102c
 800a82c:	200004b8 	.word	0x200004b8

0800a830 <__sfvwrite_r>:
 800a830:	6893      	ldr	r3, [r2, #8]
 800a832:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a836:	4606      	mov	r6, r0
 800a838:	460c      	mov	r4, r1
 800a83a:	4690      	mov	r8, r2
 800a83c:	b91b      	cbnz	r3, 800a846 <__sfvwrite_r+0x16>
 800a83e:	2000      	movs	r0, #0
 800a840:	b003      	add	sp, #12
 800a842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a846:	898b      	ldrh	r3, [r1, #12]
 800a848:	0718      	lsls	r0, r3, #28
 800a84a:	d550      	bpl.n	800a8ee <__sfvwrite_r+0xbe>
 800a84c:	690b      	ldr	r3, [r1, #16]
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d04d      	beq.n	800a8ee <__sfvwrite_r+0xbe>
 800a852:	89a3      	ldrh	r3, [r4, #12]
 800a854:	f8d8 7000 	ldr.w	r7, [r8]
 800a858:	f013 0902 	ands.w	r9, r3, #2
 800a85c:	d16c      	bne.n	800a938 <__sfvwrite_r+0x108>
 800a85e:	f013 0301 	ands.w	r3, r3, #1
 800a862:	f000 809c 	beq.w	800a99e <__sfvwrite_r+0x16e>
 800a866:	4648      	mov	r0, r9
 800a868:	46ca      	mov	sl, r9
 800a86a:	46cb      	mov	fp, r9
 800a86c:	f1bb 0f00 	cmp.w	fp, #0
 800a870:	f000 8103 	beq.w	800aa7a <__sfvwrite_r+0x24a>
 800a874:	b950      	cbnz	r0, 800a88c <__sfvwrite_r+0x5c>
 800a876:	465a      	mov	r2, fp
 800a878:	210a      	movs	r1, #10
 800a87a:	4650      	mov	r0, sl
 800a87c:	f000 f9b6 	bl	800abec <memchr>
 800a880:	2800      	cmp	r0, #0
 800a882:	f000 80ff 	beq.w	800aa84 <__sfvwrite_r+0x254>
 800a886:	3001      	adds	r0, #1
 800a888:	eba0 090a 	sub.w	r9, r0, sl
 800a88c:	6820      	ldr	r0, [r4, #0]
 800a88e:	6921      	ldr	r1, [r4, #16]
 800a890:	45d9      	cmp	r9, fp
 800a892:	464a      	mov	r2, r9
 800a894:	bf28      	it	cs
 800a896:	465a      	movcs	r2, fp
 800a898:	4288      	cmp	r0, r1
 800a89a:	6963      	ldr	r3, [r4, #20]
 800a89c:	f240 80f5 	bls.w	800aa8a <__sfvwrite_r+0x25a>
 800a8a0:	68a5      	ldr	r5, [r4, #8]
 800a8a2:	441d      	add	r5, r3
 800a8a4:	42aa      	cmp	r2, r5
 800a8a6:	f340 80f0 	ble.w	800aa8a <__sfvwrite_r+0x25a>
 800a8aa:	4651      	mov	r1, sl
 800a8ac:	462a      	mov	r2, r5
 800a8ae:	f000 f9b9 	bl	800ac24 <memmove>
 800a8b2:	6823      	ldr	r3, [r4, #0]
 800a8b4:	4621      	mov	r1, r4
 800a8b6:	442b      	add	r3, r5
 800a8b8:	4630      	mov	r0, r6
 800a8ba:	6023      	str	r3, [r4, #0]
 800a8bc:	f7ff fdfc 	bl	800a4b8 <_fflush_r>
 800a8c0:	2800      	cmp	r0, #0
 800a8c2:	d167      	bne.n	800a994 <__sfvwrite_r+0x164>
 800a8c4:	ebb9 0905 	subs.w	r9, r9, r5
 800a8c8:	f040 80f7 	bne.w	800aaba <__sfvwrite_r+0x28a>
 800a8cc:	4621      	mov	r1, r4
 800a8ce:	4630      	mov	r0, r6
 800a8d0:	f7ff fdf2 	bl	800a4b8 <_fflush_r>
 800a8d4:	2800      	cmp	r0, #0
 800a8d6:	d15d      	bne.n	800a994 <__sfvwrite_r+0x164>
 800a8d8:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800a8dc:	44aa      	add	sl, r5
 800a8de:	ebab 0b05 	sub.w	fp, fp, r5
 800a8e2:	1b55      	subs	r5, r2, r5
 800a8e4:	f8c8 5008 	str.w	r5, [r8, #8]
 800a8e8:	2d00      	cmp	r5, #0
 800a8ea:	d1bf      	bne.n	800a86c <__sfvwrite_r+0x3c>
 800a8ec:	e7a7      	b.n	800a83e <__sfvwrite_r+0xe>
 800a8ee:	4621      	mov	r1, r4
 800a8f0:	4630      	mov	r0, r6
 800a8f2:	f7fe fe9d 	bl	8009630 <__swsetup_r>
 800a8f6:	2800      	cmp	r0, #0
 800a8f8:	d0ab      	beq.n	800a852 <__sfvwrite_r+0x22>
 800a8fa:	f04f 30ff 	mov.w	r0, #4294967295
 800a8fe:	e79f      	b.n	800a840 <__sfvwrite_r+0x10>
 800a900:	e9d7 b900 	ldrd	fp, r9, [r7]
 800a904:	3708      	adds	r7, #8
 800a906:	f1b9 0f00 	cmp.w	r9, #0
 800a90a:	d0f9      	beq.n	800a900 <__sfvwrite_r+0xd0>
 800a90c:	45d1      	cmp	r9, sl
 800a90e:	464b      	mov	r3, r9
 800a910:	465a      	mov	r2, fp
 800a912:	bf28      	it	cs
 800a914:	4653      	movcs	r3, sl
 800a916:	4630      	mov	r0, r6
 800a918:	69e1      	ldr	r1, [r4, #28]
 800a91a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a91c:	47a8      	blx	r5
 800a91e:	2800      	cmp	r0, #0
 800a920:	dd38      	ble.n	800a994 <__sfvwrite_r+0x164>
 800a922:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a926:	4483      	add	fp, r0
 800a928:	eba9 0900 	sub.w	r9, r9, r0
 800a92c:	1a18      	subs	r0, r3, r0
 800a92e:	f8c8 0008 	str.w	r0, [r8, #8]
 800a932:	2800      	cmp	r0, #0
 800a934:	d1e7      	bne.n	800a906 <__sfvwrite_r+0xd6>
 800a936:	e782      	b.n	800a83e <__sfvwrite_r+0xe>
 800a938:	f04f 0b00 	mov.w	fp, #0
 800a93c:	f8df a180 	ldr.w	sl, [pc, #384]	; 800aac0 <__sfvwrite_r+0x290>
 800a940:	46d9      	mov	r9, fp
 800a942:	e7e0      	b.n	800a906 <__sfvwrite_r+0xd6>
 800a944:	e9d7 9a00 	ldrd	r9, sl, [r7]
 800a948:	3708      	adds	r7, #8
 800a94a:	f1ba 0f00 	cmp.w	sl, #0
 800a94e:	d0f9      	beq.n	800a944 <__sfvwrite_r+0x114>
 800a950:	89a3      	ldrh	r3, [r4, #12]
 800a952:	68a2      	ldr	r2, [r4, #8]
 800a954:	0599      	lsls	r1, r3, #22
 800a956:	6820      	ldr	r0, [r4, #0]
 800a958:	d563      	bpl.n	800aa22 <__sfvwrite_r+0x1f2>
 800a95a:	4552      	cmp	r2, sl
 800a95c:	d836      	bhi.n	800a9cc <__sfvwrite_r+0x19c>
 800a95e:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800a962:	d033      	beq.n	800a9cc <__sfvwrite_r+0x19c>
 800a964:	6921      	ldr	r1, [r4, #16]
 800a966:	6965      	ldr	r5, [r4, #20]
 800a968:	eba0 0b01 	sub.w	fp, r0, r1
 800a96c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a970:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a974:	f10b 0201 	add.w	r2, fp, #1
 800a978:	106d      	asrs	r5, r5, #1
 800a97a:	4452      	add	r2, sl
 800a97c:	4295      	cmp	r5, r2
 800a97e:	bf38      	it	cc
 800a980:	4615      	movcc	r5, r2
 800a982:	055b      	lsls	r3, r3, #21
 800a984:	d53d      	bpl.n	800aa02 <__sfvwrite_r+0x1d2>
 800a986:	4629      	mov	r1, r5
 800a988:	4630      	mov	r0, r6
 800a98a:	f7fb fe7f 	bl	800668c <_malloc_r>
 800a98e:	b948      	cbnz	r0, 800a9a4 <__sfvwrite_r+0x174>
 800a990:	230c      	movs	r3, #12
 800a992:	6033      	str	r3, [r6, #0]
 800a994:	89a3      	ldrh	r3, [r4, #12]
 800a996:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a99a:	81a3      	strh	r3, [r4, #12]
 800a99c:	e7ad      	b.n	800a8fa <__sfvwrite_r+0xca>
 800a99e:	4699      	mov	r9, r3
 800a9a0:	469a      	mov	sl, r3
 800a9a2:	e7d2      	b.n	800a94a <__sfvwrite_r+0x11a>
 800a9a4:	465a      	mov	r2, fp
 800a9a6:	6921      	ldr	r1, [r4, #16]
 800a9a8:	9001      	str	r0, [sp, #4]
 800a9aa:	f000 f92d 	bl	800ac08 <memcpy>
 800a9ae:	89a2      	ldrh	r2, [r4, #12]
 800a9b0:	9b01      	ldr	r3, [sp, #4]
 800a9b2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800a9b6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a9ba:	81a2      	strh	r2, [r4, #12]
 800a9bc:	4652      	mov	r2, sl
 800a9be:	6123      	str	r3, [r4, #16]
 800a9c0:	6165      	str	r5, [r4, #20]
 800a9c2:	445b      	add	r3, fp
 800a9c4:	eba5 050b 	sub.w	r5, r5, fp
 800a9c8:	6023      	str	r3, [r4, #0]
 800a9ca:	60a5      	str	r5, [r4, #8]
 800a9cc:	4552      	cmp	r2, sl
 800a9ce:	bf28      	it	cs
 800a9d0:	4652      	movcs	r2, sl
 800a9d2:	4655      	mov	r5, sl
 800a9d4:	4649      	mov	r1, r9
 800a9d6:	6820      	ldr	r0, [r4, #0]
 800a9d8:	9201      	str	r2, [sp, #4]
 800a9da:	f000 f923 	bl	800ac24 <memmove>
 800a9de:	68a3      	ldr	r3, [r4, #8]
 800a9e0:	9a01      	ldr	r2, [sp, #4]
 800a9e2:	1a9b      	subs	r3, r3, r2
 800a9e4:	60a3      	str	r3, [r4, #8]
 800a9e6:	6823      	ldr	r3, [r4, #0]
 800a9e8:	441a      	add	r2, r3
 800a9ea:	6022      	str	r2, [r4, #0]
 800a9ec:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800a9f0:	44a9      	add	r9, r5
 800a9f2:	ebaa 0a05 	sub.w	sl, sl, r5
 800a9f6:	1b45      	subs	r5, r0, r5
 800a9f8:	f8c8 5008 	str.w	r5, [r8, #8]
 800a9fc:	2d00      	cmp	r5, #0
 800a9fe:	d1a4      	bne.n	800a94a <__sfvwrite_r+0x11a>
 800aa00:	e71d      	b.n	800a83e <__sfvwrite_r+0xe>
 800aa02:	462a      	mov	r2, r5
 800aa04:	4630      	mov	r0, r6
 800aa06:	f000 fc5b 	bl	800b2c0 <_realloc_r>
 800aa0a:	4603      	mov	r3, r0
 800aa0c:	2800      	cmp	r0, #0
 800aa0e:	d1d5      	bne.n	800a9bc <__sfvwrite_r+0x18c>
 800aa10:	4630      	mov	r0, r6
 800aa12:	6921      	ldr	r1, [r4, #16]
 800aa14:	f7ff fe4c 	bl	800a6b0 <_free_r>
 800aa18:	89a3      	ldrh	r3, [r4, #12]
 800aa1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800aa1e:	81a3      	strh	r3, [r4, #12]
 800aa20:	e7b6      	b.n	800a990 <__sfvwrite_r+0x160>
 800aa22:	6923      	ldr	r3, [r4, #16]
 800aa24:	4283      	cmp	r3, r0
 800aa26:	d302      	bcc.n	800aa2e <__sfvwrite_r+0x1fe>
 800aa28:	6961      	ldr	r1, [r4, #20]
 800aa2a:	4551      	cmp	r1, sl
 800aa2c:	d915      	bls.n	800aa5a <__sfvwrite_r+0x22a>
 800aa2e:	4552      	cmp	r2, sl
 800aa30:	bf28      	it	cs
 800aa32:	4652      	movcs	r2, sl
 800aa34:	4615      	mov	r5, r2
 800aa36:	4649      	mov	r1, r9
 800aa38:	f000 f8f4 	bl	800ac24 <memmove>
 800aa3c:	68a3      	ldr	r3, [r4, #8]
 800aa3e:	6822      	ldr	r2, [r4, #0]
 800aa40:	1b5b      	subs	r3, r3, r5
 800aa42:	442a      	add	r2, r5
 800aa44:	60a3      	str	r3, [r4, #8]
 800aa46:	6022      	str	r2, [r4, #0]
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d1cf      	bne.n	800a9ec <__sfvwrite_r+0x1bc>
 800aa4c:	4621      	mov	r1, r4
 800aa4e:	4630      	mov	r0, r6
 800aa50:	f7ff fd32 	bl	800a4b8 <_fflush_r>
 800aa54:	2800      	cmp	r0, #0
 800aa56:	d0c9      	beq.n	800a9ec <__sfvwrite_r+0x1bc>
 800aa58:	e79c      	b.n	800a994 <__sfvwrite_r+0x164>
 800aa5a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800aa5e:	459a      	cmp	sl, r3
 800aa60:	bf38      	it	cc
 800aa62:	4653      	movcc	r3, sl
 800aa64:	fb93 f3f1 	sdiv	r3, r3, r1
 800aa68:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800aa6a:	434b      	muls	r3, r1
 800aa6c:	464a      	mov	r2, r9
 800aa6e:	4630      	mov	r0, r6
 800aa70:	69e1      	ldr	r1, [r4, #28]
 800aa72:	47a8      	blx	r5
 800aa74:	1e05      	subs	r5, r0, #0
 800aa76:	dcb9      	bgt.n	800a9ec <__sfvwrite_r+0x1bc>
 800aa78:	e78c      	b.n	800a994 <__sfvwrite_r+0x164>
 800aa7a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800aa7e:	2000      	movs	r0, #0
 800aa80:	3708      	adds	r7, #8
 800aa82:	e6f3      	b.n	800a86c <__sfvwrite_r+0x3c>
 800aa84:	f10b 0901 	add.w	r9, fp, #1
 800aa88:	e700      	b.n	800a88c <__sfvwrite_r+0x5c>
 800aa8a:	4293      	cmp	r3, r2
 800aa8c:	dc08      	bgt.n	800aaa0 <__sfvwrite_r+0x270>
 800aa8e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800aa90:	4652      	mov	r2, sl
 800aa92:	4630      	mov	r0, r6
 800aa94:	69e1      	ldr	r1, [r4, #28]
 800aa96:	47a8      	blx	r5
 800aa98:	1e05      	subs	r5, r0, #0
 800aa9a:	f73f af13 	bgt.w	800a8c4 <__sfvwrite_r+0x94>
 800aa9e:	e779      	b.n	800a994 <__sfvwrite_r+0x164>
 800aaa0:	4651      	mov	r1, sl
 800aaa2:	9201      	str	r2, [sp, #4]
 800aaa4:	f000 f8be 	bl	800ac24 <memmove>
 800aaa8:	9a01      	ldr	r2, [sp, #4]
 800aaaa:	68a3      	ldr	r3, [r4, #8]
 800aaac:	4615      	mov	r5, r2
 800aaae:	1a9b      	subs	r3, r3, r2
 800aab0:	60a3      	str	r3, [r4, #8]
 800aab2:	6823      	ldr	r3, [r4, #0]
 800aab4:	4413      	add	r3, r2
 800aab6:	6023      	str	r3, [r4, #0]
 800aab8:	e704      	b.n	800a8c4 <__sfvwrite_r+0x94>
 800aaba:	2001      	movs	r0, #1
 800aabc:	e70c      	b.n	800a8d8 <__sfvwrite_r+0xa8>
 800aabe:	bf00      	nop
 800aac0:	7ffffc00 	.word	0x7ffffc00

0800aac4 <_fwalk_reent>:
 800aac4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aac8:	4606      	mov	r6, r0
 800aaca:	4688      	mov	r8, r1
 800aacc:	2700      	movs	r7, #0
 800aace:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 800aad2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800aad6:	f1b9 0901 	subs.w	r9, r9, #1
 800aada:	d505      	bpl.n	800aae8 <_fwalk_reent+0x24>
 800aadc:	6824      	ldr	r4, [r4, #0]
 800aade:	2c00      	cmp	r4, #0
 800aae0:	d1f7      	bne.n	800aad2 <_fwalk_reent+0xe>
 800aae2:	4638      	mov	r0, r7
 800aae4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aae8:	89ab      	ldrh	r3, [r5, #12]
 800aaea:	2b01      	cmp	r3, #1
 800aaec:	d907      	bls.n	800aafe <_fwalk_reent+0x3a>
 800aaee:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800aaf2:	3301      	adds	r3, #1
 800aaf4:	d003      	beq.n	800aafe <_fwalk_reent+0x3a>
 800aaf6:	4629      	mov	r1, r5
 800aaf8:	4630      	mov	r0, r6
 800aafa:	47c0      	blx	r8
 800aafc:	4307      	orrs	r7, r0
 800aafe:	3568      	adds	r5, #104	; 0x68
 800ab00:	e7e9      	b.n	800aad6 <_fwalk_reent+0x12>
	...

0800ab04 <_localeconv_r>:
 800ab04:	4800      	ldr	r0, [pc, #0]	; (800ab08 <_localeconv_r+0x4>)
 800ab06:	4770      	bx	lr
 800ab08:	200009b4 	.word	0x200009b4

0800ab0c <__retarget_lock_init_recursive>:
 800ab0c:	4770      	bx	lr

0800ab0e <__retarget_lock_close_recursive>:
 800ab0e:	4770      	bx	lr

0800ab10 <__retarget_lock_acquire_recursive>:
 800ab10:	4770      	bx	lr

0800ab12 <__retarget_lock_release_recursive>:
 800ab12:	4770      	bx	lr

0800ab14 <__swhatbuf_r>:
 800ab14:	b570      	push	{r4, r5, r6, lr}
 800ab16:	460e      	mov	r6, r1
 800ab18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab1c:	4614      	mov	r4, r2
 800ab1e:	2900      	cmp	r1, #0
 800ab20:	461d      	mov	r5, r3
 800ab22:	b096      	sub	sp, #88	; 0x58
 800ab24:	da09      	bge.n	800ab3a <__swhatbuf_r+0x26>
 800ab26:	2200      	movs	r2, #0
 800ab28:	89b3      	ldrh	r3, [r6, #12]
 800ab2a:	602a      	str	r2, [r5, #0]
 800ab2c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800ab30:	d116      	bne.n	800ab60 <__swhatbuf_r+0x4c>
 800ab32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ab36:	6023      	str	r3, [r4, #0]
 800ab38:	e015      	b.n	800ab66 <__swhatbuf_r+0x52>
 800ab3a:	466a      	mov	r2, sp
 800ab3c:	f001 fd2e 	bl	800c59c <_fstat_r>
 800ab40:	2800      	cmp	r0, #0
 800ab42:	dbf0      	blt.n	800ab26 <__swhatbuf_r+0x12>
 800ab44:	9a01      	ldr	r2, [sp, #4]
 800ab46:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800ab4a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ab4e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ab52:	425a      	negs	r2, r3
 800ab54:	415a      	adcs	r2, r3
 800ab56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ab5a:	602a      	str	r2, [r5, #0]
 800ab5c:	6023      	str	r3, [r4, #0]
 800ab5e:	e002      	b.n	800ab66 <__swhatbuf_r+0x52>
 800ab60:	2340      	movs	r3, #64	; 0x40
 800ab62:	4610      	mov	r0, r2
 800ab64:	6023      	str	r3, [r4, #0]
 800ab66:	b016      	add	sp, #88	; 0x58
 800ab68:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ab6c <__smakebuf_r>:
 800ab6c:	898b      	ldrh	r3, [r1, #12]
 800ab6e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ab70:	079d      	lsls	r5, r3, #30
 800ab72:	4606      	mov	r6, r0
 800ab74:	460c      	mov	r4, r1
 800ab76:	d507      	bpl.n	800ab88 <__smakebuf_r+0x1c>
 800ab78:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800ab7c:	6023      	str	r3, [r4, #0]
 800ab7e:	6123      	str	r3, [r4, #16]
 800ab80:	2301      	movs	r3, #1
 800ab82:	6163      	str	r3, [r4, #20]
 800ab84:	b002      	add	sp, #8
 800ab86:	bd70      	pop	{r4, r5, r6, pc}
 800ab88:	466a      	mov	r2, sp
 800ab8a:	ab01      	add	r3, sp, #4
 800ab8c:	f7ff ffc2 	bl	800ab14 <__swhatbuf_r>
 800ab90:	9900      	ldr	r1, [sp, #0]
 800ab92:	4605      	mov	r5, r0
 800ab94:	4630      	mov	r0, r6
 800ab96:	f7fb fd79 	bl	800668c <_malloc_r>
 800ab9a:	b948      	cbnz	r0, 800abb0 <__smakebuf_r+0x44>
 800ab9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aba0:	059a      	lsls	r2, r3, #22
 800aba2:	d4ef      	bmi.n	800ab84 <__smakebuf_r+0x18>
 800aba4:	f023 0303 	bic.w	r3, r3, #3
 800aba8:	f043 0302 	orr.w	r3, r3, #2
 800abac:	81a3      	strh	r3, [r4, #12]
 800abae:	e7e3      	b.n	800ab78 <__smakebuf_r+0xc>
 800abb0:	4b0d      	ldr	r3, [pc, #52]	; (800abe8 <__smakebuf_r+0x7c>)
 800abb2:	63f3      	str	r3, [r6, #60]	; 0x3c
 800abb4:	89a3      	ldrh	r3, [r4, #12]
 800abb6:	6020      	str	r0, [r4, #0]
 800abb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800abbc:	81a3      	strh	r3, [r4, #12]
 800abbe:	9b00      	ldr	r3, [sp, #0]
 800abc0:	6120      	str	r0, [r4, #16]
 800abc2:	6163      	str	r3, [r4, #20]
 800abc4:	9b01      	ldr	r3, [sp, #4]
 800abc6:	b15b      	cbz	r3, 800abe0 <__smakebuf_r+0x74>
 800abc8:	4630      	mov	r0, r6
 800abca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800abce:	f001 fcf7 	bl	800c5c0 <_isatty_r>
 800abd2:	b128      	cbz	r0, 800abe0 <__smakebuf_r+0x74>
 800abd4:	89a3      	ldrh	r3, [r4, #12]
 800abd6:	f023 0303 	bic.w	r3, r3, #3
 800abda:	f043 0301 	orr.w	r3, r3, #1
 800abde:	81a3      	strh	r3, [r4, #12]
 800abe0:	89a0      	ldrh	r0, [r4, #12]
 800abe2:	4305      	orrs	r5, r0
 800abe4:	81a5      	strh	r5, [r4, #12]
 800abe6:	e7cd      	b.n	800ab84 <__smakebuf_r+0x18>
 800abe8:	0800a555 	.word	0x0800a555

0800abec <memchr>:
 800abec:	4603      	mov	r3, r0
 800abee:	b510      	push	{r4, lr}
 800abf0:	b2c9      	uxtb	r1, r1
 800abf2:	4402      	add	r2, r0
 800abf4:	4293      	cmp	r3, r2
 800abf6:	4618      	mov	r0, r3
 800abf8:	d101      	bne.n	800abfe <memchr+0x12>
 800abfa:	2000      	movs	r0, #0
 800abfc:	e003      	b.n	800ac06 <memchr+0x1a>
 800abfe:	7804      	ldrb	r4, [r0, #0]
 800ac00:	3301      	adds	r3, #1
 800ac02:	428c      	cmp	r4, r1
 800ac04:	d1f6      	bne.n	800abf4 <memchr+0x8>
 800ac06:	bd10      	pop	{r4, pc}

0800ac08 <memcpy>:
 800ac08:	440a      	add	r2, r1
 800ac0a:	4291      	cmp	r1, r2
 800ac0c:	f100 33ff 	add.w	r3, r0, #4294967295
 800ac10:	d100      	bne.n	800ac14 <memcpy+0xc>
 800ac12:	4770      	bx	lr
 800ac14:	b510      	push	{r4, lr}
 800ac16:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ac1a:	4291      	cmp	r1, r2
 800ac1c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ac20:	d1f9      	bne.n	800ac16 <memcpy+0xe>
 800ac22:	bd10      	pop	{r4, pc}

0800ac24 <memmove>:
 800ac24:	4288      	cmp	r0, r1
 800ac26:	b510      	push	{r4, lr}
 800ac28:	eb01 0402 	add.w	r4, r1, r2
 800ac2c:	d902      	bls.n	800ac34 <memmove+0x10>
 800ac2e:	4284      	cmp	r4, r0
 800ac30:	4623      	mov	r3, r4
 800ac32:	d807      	bhi.n	800ac44 <memmove+0x20>
 800ac34:	1e43      	subs	r3, r0, #1
 800ac36:	42a1      	cmp	r1, r4
 800ac38:	d008      	beq.n	800ac4c <memmove+0x28>
 800ac3a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ac3e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ac42:	e7f8      	b.n	800ac36 <memmove+0x12>
 800ac44:	4601      	mov	r1, r0
 800ac46:	4402      	add	r2, r0
 800ac48:	428a      	cmp	r2, r1
 800ac4a:	d100      	bne.n	800ac4e <memmove+0x2a>
 800ac4c:	bd10      	pop	{r4, pc}
 800ac4e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ac52:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ac56:	e7f7      	b.n	800ac48 <memmove+0x24>

0800ac58 <_Balloc>:
 800ac58:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800ac5a:	b570      	push	{r4, r5, r6, lr}
 800ac5c:	4605      	mov	r5, r0
 800ac5e:	460c      	mov	r4, r1
 800ac60:	b17b      	cbz	r3, 800ac82 <_Balloc+0x2a>
 800ac62:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800ac64:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800ac68:	b9a0      	cbnz	r0, 800ac94 <_Balloc+0x3c>
 800ac6a:	2101      	movs	r1, #1
 800ac6c:	fa01 f604 	lsl.w	r6, r1, r4
 800ac70:	1d72      	adds	r2, r6, #5
 800ac72:	4628      	mov	r0, r5
 800ac74:	0092      	lsls	r2, r2, #2
 800ac76:	f001 fb7f 	bl	800c378 <_calloc_r>
 800ac7a:	b148      	cbz	r0, 800ac90 <_Balloc+0x38>
 800ac7c:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800ac80:	e00b      	b.n	800ac9a <_Balloc+0x42>
 800ac82:	2221      	movs	r2, #33	; 0x21
 800ac84:	2104      	movs	r1, #4
 800ac86:	f001 fb77 	bl	800c378 <_calloc_r>
 800ac8a:	64e8      	str	r0, [r5, #76]	; 0x4c
 800ac8c:	2800      	cmp	r0, #0
 800ac8e:	d1e8      	bne.n	800ac62 <_Balloc+0xa>
 800ac90:	2000      	movs	r0, #0
 800ac92:	bd70      	pop	{r4, r5, r6, pc}
 800ac94:	6802      	ldr	r2, [r0, #0]
 800ac96:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800ac9a:	2300      	movs	r3, #0
 800ac9c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aca0:	e7f7      	b.n	800ac92 <_Balloc+0x3a>

0800aca2 <_Bfree>:
 800aca2:	b131      	cbz	r1, 800acb2 <_Bfree+0x10>
 800aca4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800aca6:	684a      	ldr	r2, [r1, #4]
 800aca8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800acac:	6008      	str	r0, [r1, #0]
 800acae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800acb2:	4770      	bx	lr

0800acb4 <__multadd>:
 800acb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800acb8:	4698      	mov	r8, r3
 800acba:	460c      	mov	r4, r1
 800acbc:	2300      	movs	r3, #0
 800acbe:	690e      	ldr	r6, [r1, #16]
 800acc0:	4607      	mov	r7, r0
 800acc2:	f101 0014 	add.w	r0, r1, #20
 800acc6:	6805      	ldr	r5, [r0, #0]
 800acc8:	3301      	adds	r3, #1
 800acca:	b2a9      	uxth	r1, r5
 800accc:	fb02 8101 	mla	r1, r2, r1, r8
 800acd0:	0c2d      	lsrs	r5, r5, #16
 800acd2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800acd6:	fb02 c505 	mla	r5, r2, r5, ip
 800acda:	b289      	uxth	r1, r1
 800acdc:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800ace0:	429e      	cmp	r6, r3
 800ace2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800ace6:	f840 1b04 	str.w	r1, [r0], #4
 800acea:	dcec      	bgt.n	800acc6 <__multadd+0x12>
 800acec:	f1b8 0f00 	cmp.w	r8, #0
 800acf0:	d022      	beq.n	800ad38 <__multadd+0x84>
 800acf2:	68a3      	ldr	r3, [r4, #8]
 800acf4:	42b3      	cmp	r3, r6
 800acf6:	dc19      	bgt.n	800ad2c <__multadd+0x78>
 800acf8:	6861      	ldr	r1, [r4, #4]
 800acfa:	4638      	mov	r0, r7
 800acfc:	3101      	adds	r1, #1
 800acfe:	f7ff ffab 	bl	800ac58 <_Balloc>
 800ad02:	4605      	mov	r5, r0
 800ad04:	b928      	cbnz	r0, 800ad12 <__multadd+0x5e>
 800ad06:	4602      	mov	r2, r0
 800ad08:	21b5      	movs	r1, #181	; 0xb5
 800ad0a:	4b0d      	ldr	r3, [pc, #52]	; (800ad40 <__multadd+0x8c>)
 800ad0c:	480d      	ldr	r0, [pc, #52]	; (800ad44 <__multadd+0x90>)
 800ad0e:	f001 fb15 	bl	800c33c <__assert_func>
 800ad12:	6922      	ldr	r2, [r4, #16]
 800ad14:	f104 010c 	add.w	r1, r4, #12
 800ad18:	3202      	adds	r2, #2
 800ad1a:	0092      	lsls	r2, r2, #2
 800ad1c:	300c      	adds	r0, #12
 800ad1e:	f7ff ff73 	bl	800ac08 <memcpy>
 800ad22:	4621      	mov	r1, r4
 800ad24:	4638      	mov	r0, r7
 800ad26:	f7ff ffbc 	bl	800aca2 <_Bfree>
 800ad2a:	462c      	mov	r4, r5
 800ad2c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800ad30:	3601      	adds	r6, #1
 800ad32:	f8c3 8014 	str.w	r8, [r3, #20]
 800ad36:	6126      	str	r6, [r4, #16]
 800ad38:	4620      	mov	r0, r4
 800ad3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad3e:	bf00      	nop
 800ad40:	0800e149 	.word	0x0800e149
 800ad44:	0800e1b9 	.word	0x0800e1b9

0800ad48 <__hi0bits>:
 800ad48:	0c02      	lsrs	r2, r0, #16
 800ad4a:	0412      	lsls	r2, r2, #16
 800ad4c:	4603      	mov	r3, r0
 800ad4e:	b9ca      	cbnz	r2, 800ad84 <__hi0bits+0x3c>
 800ad50:	0403      	lsls	r3, r0, #16
 800ad52:	2010      	movs	r0, #16
 800ad54:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800ad58:	bf04      	itt	eq
 800ad5a:	021b      	lsleq	r3, r3, #8
 800ad5c:	3008      	addeq	r0, #8
 800ad5e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800ad62:	bf04      	itt	eq
 800ad64:	011b      	lsleq	r3, r3, #4
 800ad66:	3004      	addeq	r0, #4
 800ad68:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800ad6c:	bf04      	itt	eq
 800ad6e:	009b      	lsleq	r3, r3, #2
 800ad70:	3002      	addeq	r0, #2
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	db05      	blt.n	800ad82 <__hi0bits+0x3a>
 800ad76:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800ad7a:	f100 0001 	add.w	r0, r0, #1
 800ad7e:	bf08      	it	eq
 800ad80:	2020      	moveq	r0, #32
 800ad82:	4770      	bx	lr
 800ad84:	2000      	movs	r0, #0
 800ad86:	e7e5      	b.n	800ad54 <__hi0bits+0xc>

0800ad88 <__lo0bits>:
 800ad88:	6803      	ldr	r3, [r0, #0]
 800ad8a:	4602      	mov	r2, r0
 800ad8c:	f013 0007 	ands.w	r0, r3, #7
 800ad90:	d00b      	beq.n	800adaa <__lo0bits+0x22>
 800ad92:	07d9      	lsls	r1, r3, #31
 800ad94:	d422      	bmi.n	800addc <__lo0bits+0x54>
 800ad96:	0798      	lsls	r0, r3, #30
 800ad98:	bf49      	itett	mi
 800ad9a:	085b      	lsrmi	r3, r3, #1
 800ad9c:	089b      	lsrpl	r3, r3, #2
 800ad9e:	2001      	movmi	r0, #1
 800ada0:	6013      	strmi	r3, [r2, #0]
 800ada2:	bf5c      	itt	pl
 800ada4:	2002      	movpl	r0, #2
 800ada6:	6013      	strpl	r3, [r2, #0]
 800ada8:	4770      	bx	lr
 800adaa:	b299      	uxth	r1, r3
 800adac:	b909      	cbnz	r1, 800adb2 <__lo0bits+0x2a>
 800adae:	2010      	movs	r0, #16
 800adb0:	0c1b      	lsrs	r3, r3, #16
 800adb2:	f013 0fff 	tst.w	r3, #255	; 0xff
 800adb6:	bf04      	itt	eq
 800adb8:	0a1b      	lsreq	r3, r3, #8
 800adba:	3008      	addeq	r0, #8
 800adbc:	0719      	lsls	r1, r3, #28
 800adbe:	bf04      	itt	eq
 800adc0:	091b      	lsreq	r3, r3, #4
 800adc2:	3004      	addeq	r0, #4
 800adc4:	0799      	lsls	r1, r3, #30
 800adc6:	bf04      	itt	eq
 800adc8:	089b      	lsreq	r3, r3, #2
 800adca:	3002      	addeq	r0, #2
 800adcc:	07d9      	lsls	r1, r3, #31
 800adce:	d403      	bmi.n	800add8 <__lo0bits+0x50>
 800add0:	085b      	lsrs	r3, r3, #1
 800add2:	f100 0001 	add.w	r0, r0, #1
 800add6:	d003      	beq.n	800ade0 <__lo0bits+0x58>
 800add8:	6013      	str	r3, [r2, #0]
 800adda:	4770      	bx	lr
 800addc:	2000      	movs	r0, #0
 800adde:	4770      	bx	lr
 800ade0:	2020      	movs	r0, #32
 800ade2:	4770      	bx	lr

0800ade4 <__i2b>:
 800ade4:	b510      	push	{r4, lr}
 800ade6:	460c      	mov	r4, r1
 800ade8:	2101      	movs	r1, #1
 800adea:	f7ff ff35 	bl	800ac58 <_Balloc>
 800adee:	4602      	mov	r2, r0
 800adf0:	b928      	cbnz	r0, 800adfe <__i2b+0x1a>
 800adf2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800adf6:	4b04      	ldr	r3, [pc, #16]	; (800ae08 <__i2b+0x24>)
 800adf8:	4804      	ldr	r0, [pc, #16]	; (800ae0c <__i2b+0x28>)
 800adfa:	f001 fa9f 	bl	800c33c <__assert_func>
 800adfe:	2301      	movs	r3, #1
 800ae00:	6144      	str	r4, [r0, #20]
 800ae02:	6103      	str	r3, [r0, #16]
 800ae04:	bd10      	pop	{r4, pc}
 800ae06:	bf00      	nop
 800ae08:	0800e149 	.word	0x0800e149
 800ae0c:	0800e1b9 	.word	0x0800e1b9

0800ae10 <__multiply>:
 800ae10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae14:	4614      	mov	r4, r2
 800ae16:	690a      	ldr	r2, [r1, #16]
 800ae18:	6923      	ldr	r3, [r4, #16]
 800ae1a:	460d      	mov	r5, r1
 800ae1c:	429a      	cmp	r2, r3
 800ae1e:	bfbe      	ittt	lt
 800ae20:	460b      	movlt	r3, r1
 800ae22:	4625      	movlt	r5, r4
 800ae24:	461c      	movlt	r4, r3
 800ae26:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800ae2a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800ae2e:	68ab      	ldr	r3, [r5, #8]
 800ae30:	6869      	ldr	r1, [r5, #4]
 800ae32:	eb0a 0709 	add.w	r7, sl, r9
 800ae36:	42bb      	cmp	r3, r7
 800ae38:	b085      	sub	sp, #20
 800ae3a:	bfb8      	it	lt
 800ae3c:	3101      	addlt	r1, #1
 800ae3e:	f7ff ff0b 	bl	800ac58 <_Balloc>
 800ae42:	b930      	cbnz	r0, 800ae52 <__multiply+0x42>
 800ae44:	4602      	mov	r2, r0
 800ae46:	f240 115d 	movw	r1, #349	; 0x15d
 800ae4a:	4b41      	ldr	r3, [pc, #260]	; (800af50 <__multiply+0x140>)
 800ae4c:	4841      	ldr	r0, [pc, #260]	; (800af54 <__multiply+0x144>)
 800ae4e:	f001 fa75 	bl	800c33c <__assert_func>
 800ae52:	f100 0614 	add.w	r6, r0, #20
 800ae56:	4633      	mov	r3, r6
 800ae58:	2200      	movs	r2, #0
 800ae5a:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800ae5e:	4543      	cmp	r3, r8
 800ae60:	d31e      	bcc.n	800aea0 <__multiply+0x90>
 800ae62:	f105 0c14 	add.w	ip, r5, #20
 800ae66:	f104 0314 	add.w	r3, r4, #20
 800ae6a:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800ae6e:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800ae72:	9202      	str	r2, [sp, #8]
 800ae74:	ebac 0205 	sub.w	r2, ip, r5
 800ae78:	3a15      	subs	r2, #21
 800ae7a:	f022 0203 	bic.w	r2, r2, #3
 800ae7e:	3204      	adds	r2, #4
 800ae80:	f105 0115 	add.w	r1, r5, #21
 800ae84:	458c      	cmp	ip, r1
 800ae86:	bf38      	it	cc
 800ae88:	2204      	movcc	r2, #4
 800ae8a:	9201      	str	r2, [sp, #4]
 800ae8c:	9a02      	ldr	r2, [sp, #8]
 800ae8e:	9303      	str	r3, [sp, #12]
 800ae90:	429a      	cmp	r2, r3
 800ae92:	d808      	bhi.n	800aea6 <__multiply+0x96>
 800ae94:	2f00      	cmp	r7, #0
 800ae96:	dc55      	bgt.n	800af44 <__multiply+0x134>
 800ae98:	6107      	str	r7, [r0, #16]
 800ae9a:	b005      	add	sp, #20
 800ae9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aea0:	f843 2b04 	str.w	r2, [r3], #4
 800aea4:	e7db      	b.n	800ae5e <__multiply+0x4e>
 800aea6:	f8b3 a000 	ldrh.w	sl, [r3]
 800aeaa:	f1ba 0f00 	cmp.w	sl, #0
 800aeae:	d020      	beq.n	800aef2 <__multiply+0xe2>
 800aeb0:	46b1      	mov	r9, r6
 800aeb2:	2200      	movs	r2, #0
 800aeb4:	f105 0e14 	add.w	lr, r5, #20
 800aeb8:	f85e 4b04 	ldr.w	r4, [lr], #4
 800aebc:	f8d9 b000 	ldr.w	fp, [r9]
 800aec0:	b2a1      	uxth	r1, r4
 800aec2:	fa1f fb8b 	uxth.w	fp, fp
 800aec6:	fb0a b101 	mla	r1, sl, r1, fp
 800aeca:	4411      	add	r1, r2
 800aecc:	f8d9 2000 	ldr.w	r2, [r9]
 800aed0:	0c24      	lsrs	r4, r4, #16
 800aed2:	0c12      	lsrs	r2, r2, #16
 800aed4:	fb0a 2404 	mla	r4, sl, r4, r2
 800aed8:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800aedc:	b289      	uxth	r1, r1
 800aede:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800aee2:	45f4      	cmp	ip, lr
 800aee4:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800aee8:	f849 1b04 	str.w	r1, [r9], #4
 800aeec:	d8e4      	bhi.n	800aeb8 <__multiply+0xa8>
 800aeee:	9901      	ldr	r1, [sp, #4]
 800aef0:	5072      	str	r2, [r6, r1]
 800aef2:	9a03      	ldr	r2, [sp, #12]
 800aef4:	3304      	adds	r3, #4
 800aef6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800aefa:	f1b9 0f00 	cmp.w	r9, #0
 800aefe:	d01f      	beq.n	800af40 <__multiply+0x130>
 800af00:	46b6      	mov	lr, r6
 800af02:	f04f 0a00 	mov.w	sl, #0
 800af06:	6834      	ldr	r4, [r6, #0]
 800af08:	f105 0114 	add.w	r1, r5, #20
 800af0c:	880a      	ldrh	r2, [r1, #0]
 800af0e:	f8be b002 	ldrh.w	fp, [lr, #2]
 800af12:	b2a4      	uxth	r4, r4
 800af14:	fb09 b202 	mla	r2, r9, r2, fp
 800af18:	4492      	add	sl, r2
 800af1a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800af1e:	f84e 4b04 	str.w	r4, [lr], #4
 800af22:	f851 4b04 	ldr.w	r4, [r1], #4
 800af26:	f8be 2000 	ldrh.w	r2, [lr]
 800af2a:	0c24      	lsrs	r4, r4, #16
 800af2c:	fb09 2404 	mla	r4, r9, r4, r2
 800af30:	458c      	cmp	ip, r1
 800af32:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800af36:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800af3a:	d8e7      	bhi.n	800af0c <__multiply+0xfc>
 800af3c:	9a01      	ldr	r2, [sp, #4]
 800af3e:	50b4      	str	r4, [r6, r2]
 800af40:	3604      	adds	r6, #4
 800af42:	e7a3      	b.n	800ae8c <__multiply+0x7c>
 800af44:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d1a5      	bne.n	800ae98 <__multiply+0x88>
 800af4c:	3f01      	subs	r7, #1
 800af4e:	e7a1      	b.n	800ae94 <__multiply+0x84>
 800af50:	0800e149 	.word	0x0800e149
 800af54:	0800e1b9 	.word	0x0800e1b9

0800af58 <__pow5mult>:
 800af58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af5c:	4615      	mov	r5, r2
 800af5e:	f012 0203 	ands.w	r2, r2, #3
 800af62:	4606      	mov	r6, r0
 800af64:	460f      	mov	r7, r1
 800af66:	d007      	beq.n	800af78 <__pow5mult+0x20>
 800af68:	4c1a      	ldr	r4, [pc, #104]	; (800afd4 <__pow5mult+0x7c>)
 800af6a:	3a01      	subs	r2, #1
 800af6c:	2300      	movs	r3, #0
 800af6e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800af72:	f7ff fe9f 	bl	800acb4 <__multadd>
 800af76:	4607      	mov	r7, r0
 800af78:	10ad      	asrs	r5, r5, #2
 800af7a:	d027      	beq.n	800afcc <__pow5mult+0x74>
 800af7c:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800af7e:	b944      	cbnz	r4, 800af92 <__pow5mult+0x3a>
 800af80:	f240 2171 	movw	r1, #625	; 0x271
 800af84:	4630      	mov	r0, r6
 800af86:	f7ff ff2d 	bl	800ade4 <__i2b>
 800af8a:	2300      	movs	r3, #0
 800af8c:	4604      	mov	r4, r0
 800af8e:	64b0      	str	r0, [r6, #72]	; 0x48
 800af90:	6003      	str	r3, [r0, #0]
 800af92:	f04f 0900 	mov.w	r9, #0
 800af96:	07eb      	lsls	r3, r5, #31
 800af98:	d50a      	bpl.n	800afb0 <__pow5mult+0x58>
 800af9a:	4639      	mov	r1, r7
 800af9c:	4622      	mov	r2, r4
 800af9e:	4630      	mov	r0, r6
 800afa0:	f7ff ff36 	bl	800ae10 <__multiply>
 800afa4:	4680      	mov	r8, r0
 800afa6:	4639      	mov	r1, r7
 800afa8:	4630      	mov	r0, r6
 800afaa:	f7ff fe7a 	bl	800aca2 <_Bfree>
 800afae:	4647      	mov	r7, r8
 800afb0:	106d      	asrs	r5, r5, #1
 800afb2:	d00b      	beq.n	800afcc <__pow5mult+0x74>
 800afb4:	6820      	ldr	r0, [r4, #0]
 800afb6:	b938      	cbnz	r0, 800afc8 <__pow5mult+0x70>
 800afb8:	4622      	mov	r2, r4
 800afba:	4621      	mov	r1, r4
 800afbc:	4630      	mov	r0, r6
 800afbe:	f7ff ff27 	bl	800ae10 <__multiply>
 800afc2:	6020      	str	r0, [r4, #0]
 800afc4:	f8c0 9000 	str.w	r9, [r0]
 800afc8:	4604      	mov	r4, r0
 800afca:	e7e4      	b.n	800af96 <__pow5mult+0x3e>
 800afcc:	4638      	mov	r0, r7
 800afce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800afd2:	bf00      	nop
 800afd4:	0800e310 	.word	0x0800e310

0800afd8 <__lshift>:
 800afd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800afdc:	460c      	mov	r4, r1
 800afde:	4607      	mov	r7, r0
 800afe0:	4691      	mov	r9, r2
 800afe2:	6923      	ldr	r3, [r4, #16]
 800afe4:	6849      	ldr	r1, [r1, #4]
 800afe6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800afea:	68a3      	ldr	r3, [r4, #8]
 800afec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800aff0:	f108 0601 	add.w	r6, r8, #1
 800aff4:	42b3      	cmp	r3, r6
 800aff6:	db0b      	blt.n	800b010 <__lshift+0x38>
 800aff8:	4638      	mov	r0, r7
 800affa:	f7ff fe2d 	bl	800ac58 <_Balloc>
 800affe:	4605      	mov	r5, r0
 800b000:	b948      	cbnz	r0, 800b016 <__lshift+0x3e>
 800b002:	4602      	mov	r2, r0
 800b004:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b008:	4b27      	ldr	r3, [pc, #156]	; (800b0a8 <__lshift+0xd0>)
 800b00a:	4828      	ldr	r0, [pc, #160]	; (800b0ac <__lshift+0xd4>)
 800b00c:	f001 f996 	bl	800c33c <__assert_func>
 800b010:	3101      	adds	r1, #1
 800b012:	005b      	lsls	r3, r3, #1
 800b014:	e7ee      	b.n	800aff4 <__lshift+0x1c>
 800b016:	2300      	movs	r3, #0
 800b018:	f100 0114 	add.w	r1, r0, #20
 800b01c:	f100 0210 	add.w	r2, r0, #16
 800b020:	4618      	mov	r0, r3
 800b022:	4553      	cmp	r3, sl
 800b024:	db33      	blt.n	800b08e <__lshift+0xb6>
 800b026:	6920      	ldr	r0, [r4, #16]
 800b028:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b02c:	f104 0314 	add.w	r3, r4, #20
 800b030:	f019 091f 	ands.w	r9, r9, #31
 800b034:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b038:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b03c:	d02b      	beq.n	800b096 <__lshift+0xbe>
 800b03e:	468a      	mov	sl, r1
 800b040:	2200      	movs	r2, #0
 800b042:	f1c9 0e20 	rsb	lr, r9, #32
 800b046:	6818      	ldr	r0, [r3, #0]
 800b048:	fa00 f009 	lsl.w	r0, r0, r9
 800b04c:	4302      	orrs	r2, r0
 800b04e:	f84a 2b04 	str.w	r2, [sl], #4
 800b052:	f853 2b04 	ldr.w	r2, [r3], #4
 800b056:	459c      	cmp	ip, r3
 800b058:	fa22 f20e 	lsr.w	r2, r2, lr
 800b05c:	d8f3      	bhi.n	800b046 <__lshift+0x6e>
 800b05e:	ebac 0304 	sub.w	r3, ip, r4
 800b062:	3b15      	subs	r3, #21
 800b064:	f023 0303 	bic.w	r3, r3, #3
 800b068:	3304      	adds	r3, #4
 800b06a:	f104 0015 	add.w	r0, r4, #21
 800b06e:	4584      	cmp	ip, r0
 800b070:	bf38      	it	cc
 800b072:	2304      	movcc	r3, #4
 800b074:	50ca      	str	r2, [r1, r3]
 800b076:	b10a      	cbz	r2, 800b07c <__lshift+0xa4>
 800b078:	f108 0602 	add.w	r6, r8, #2
 800b07c:	3e01      	subs	r6, #1
 800b07e:	4638      	mov	r0, r7
 800b080:	4621      	mov	r1, r4
 800b082:	612e      	str	r6, [r5, #16]
 800b084:	f7ff fe0d 	bl	800aca2 <_Bfree>
 800b088:	4628      	mov	r0, r5
 800b08a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b08e:	f842 0f04 	str.w	r0, [r2, #4]!
 800b092:	3301      	adds	r3, #1
 800b094:	e7c5      	b.n	800b022 <__lshift+0x4a>
 800b096:	3904      	subs	r1, #4
 800b098:	f853 2b04 	ldr.w	r2, [r3], #4
 800b09c:	459c      	cmp	ip, r3
 800b09e:	f841 2f04 	str.w	r2, [r1, #4]!
 800b0a2:	d8f9      	bhi.n	800b098 <__lshift+0xc0>
 800b0a4:	e7ea      	b.n	800b07c <__lshift+0xa4>
 800b0a6:	bf00      	nop
 800b0a8:	0800e149 	.word	0x0800e149
 800b0ac:	0800e1b9 	.word	0x0800e1b9

0800b0b0 <__mcmp>:
 800b0b0:	4603      	mov	r3, r0
 800b0b2:	690a      	ldr	r2, [r1, #16]
 800b0b4:	6900      	ldr	r0, [r0, #16]
 800b0b6:	b530      	push	{r4, r5, lr}
 800b0b8:	1a80      	subs	r0, r0, r2
 800b0ba:	d10d      	bne.n	800b0d8 <__mcmp+0x28>
 800b0bc:	3314      	adds	r3, #20
 800b0be:	3114      	adds	r1, #20
 800b0c0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b0c4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b0c8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b0cc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b0d0:	4295      	cmp	r5, r2
 800b0d2:	d002      	beq.n	800b0da <__mcmp+0x2a>
 800b0d4:	d304      	bcc.n	800b0e0 <__mcmp+0x30>
 800b0d6:	2001      	movs	r0, #1
 800b0d8:	bd30      	pop	{r4, r5, pc}
 800b0da:	42a3      	cmp	r3, r4
 800b0dc:	d3f4      	bcc.n	800b0c8 <__mcmp+0x18>
 800b0de:	e7fb      	b.n	800b0d8 <__mcmp+0x28>
 800b0e0:	f04f 30ff 	mov.w	r0, #4294967295
 800b0e4:	e7f8      	b.n	800b0d8 <__mcmp+0x28>
	...

0800b0e8 <__mdiff>:
 800b0e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0ec:	460c      	mov	r4, r1
 800b0ee:	4606      	mov	r6, r0
 800b0f0:	4611      	mov	r1, r2
 800b0f2:	4620      	mov	r0, r4
 800b0f4:	4692      	mov	sl, r2
 800b0f6:	f7ff ffdb 	bl	800b0b0 <__mcmp>
 800b0fa:	1e05      	subs	r5, r0, #0
 800b0fc:	d111      	bne.n	800b122 <__mdiff+0x3a>
 800b0fe:	4629      	mov	r1, r5
 800b100:	4630      	mov	r0, r6
 800b102:	f7ff fda9 	bl	800ac58 <_Balloc>
 800b106:	4602      	mov	r2, r0
 800b108:	b928      	cbnz	r0, 800b116 <__mdiff+0x2e>
 800b10a:	f240 2132 	movw	r1, #562	; 0x232
 800b10e:	4b3c      	ldr	r3, [pc, #240]	; (800b200 <__mdiff+0x118>)
 800b110:	483c      	ldr	r0, [pc, #240]	; (800b204 <__mdiff+0x11c>)
 800b112:	f001 f913 	bl	800c33c <__assert_func>
 800b116:	2301      	movs	r3, #1
 800b118:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b11c:	4610      	mov	r0, r2
 800b11e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b122:	bfa4      	itt	ge
 800b124:	4653      	movge	r3, sl
 800b126:	46a2      	movge	sl, r4
 800b128:	4630      	mov	r0, r6
 800b12a:	f8da 1004 	ldr.w	r1, [sl, #4]
 800b12e:	bfa6      	itte	ge
 800b130:	461c      	movge	r4, r3
 800b132:	2500      	movge	r5, #0
 800b134:	2501      	movlt	r5, #1
 800b136:	f7ff fd8f 	bl	800ac58 <_Balloc>
 800b13a:	4602      	mov	r2, r0
 800b13c:	b918      	cbnz	r0, 800b146 <__mdiff+0x5e>
 800b13e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b142:	4b2f      	ldr	r3, [pc, #188]	; (800b200 <__mdiff+0x118>)
 800b144:	e7e4      	b.n	800b110 <__mdiff+0x28>
 800b146:	f100 0814 	add.w	r8, r0, #20
 800b14a:	f8da 7010 	ldr.w	r7, [sl, #16]
 800b14e:	60c5      	str	r5, [r0, #12]
 800b150:	f04f 0c00 	mov.w	ip, #0
 800b154:	f10a 0514 	add.w	r5, sl, #20
 800b158:	f10a 0010 	add.w	r0, sl, #16
 800b15c:	46c2      	mov	sl, r8
 800b15e:	6926      	ldr	r6, [r4, #16]
 800b160:	f104 0914 	add.w	r9, r4, #20
 800b164:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800b168:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b16c:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800b170:	f859 3b04 	ldr.w	r3, [r9], #4
 800b174:	fa1f f18b 	uxth.w	r1, fp
 800b178:	4461      	add	r1, ip
 800b17a:	fa1f fc83 	uxth.w	ip, r3
 800b17e:	0c1b      	lsrs	r3, r3, #16
 800b180:	eba1 010c 	sub.w	r1, r1, ip
 800b184:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b188:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800b18c:	b289      	uxth	r1, r1
 800b18e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800b192:	454e      	cmp	r6, r9
 800b194:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800b198:	f84a 3b04 	str.w	r3, [sl], #4
 800b19c:	d8e6      	bhi.n	800b16c <__mdiff+0x84>
 800b19e:	1b33      	subs	r3, r6, r4
 800b1a0:	3b15      	subs	r3, #21
 800b1a2:	f023 0303 	bic.w	r3, r3, #3
 800b1a6:	3415      	adds	r4, #21
 800b1a8:	3304      	adds	r3, #4
 800b1aa:	42a6      	cmp	r6, r4
 800b1ac:	bf38      	it	cc
 800b1ae:	2304      	movcc	r3, #4
 800b1b0:	441d      	add	r5, r3
 800b1b2:	4443      	add	r3, r8
 800b1b4:	461e      	mov	r6, r3
 800b1b6:	462c      	mov	r4, r5
 800b1b8:	4574      	cmp	r4, lr
 800b1ba:	d30e      	bcc.n	800b1da <__mdiff+0xf2>
 800b1bc:	f10e 0103 	add.w	r1, lr, #3
 800b1c0:	1b49      	subs	r1, r1, r5
 800b1c2:	f021 0103 	bic.w	r1, r1, #3
 800b1c6:	3d03      	subs	r5, #3
 800b1c8:	45ae      	cmp	lr, r5
 800b1ca:	bf38      	it	cc
 800b1cc:	2100      	movcc	r1, #0
 800b1ce:	4419      	add	r1, r3
 800b1d0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800b1d4:	b18b      	cbz	r3, 800b1fa <__mdiff+0x112>
 800b1d6:	6117      	str	r7, [r2, #16]
 800b1d8:	e7a0      	b.n	800b11c <__mdiff+0x34>
 800b1da:	f854 8b04 	ldr.w	r8, [r4], #4
 800b1de:	fa1f f188 	uxth.w	r1, r8
 800b1e2:	4461      	add	r1, ip
 800b1e4:	1408      	asrs	r0, r1, #16
 800b1e6:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800b1ea:	b289      	uxth	r1, r1
 800b1ec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b1f0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b1f4:	f846 1b04 	str.w	r1, [r6], #4
 800b1f8:	e7de      	b.n	800b1b8 <__mdiff+0xd0>
 800b1fa:	3f01      	subs	r7, #1
 800b1fc:	e7e8      	b.n	800b1d0 <__mdiff+0xe8>
 800b1fe:	bf00      	nop
 800b200:	0800e149 	.word	0x0800e149
 800b204:	0800e1b9 	.word	0x0800e1b9

0800b208 <__d2b>:
 800b208:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800b20c:	2101      	movs	r1, #1
 800b20e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800b212:	4690      	mov	r8, r2
 800b214:	461d      	mov	r5, r3
 800b216:	f7ff fd1f 	bl	800ac58 <_Balloc>
 800b21a:	4604      	mov	r4, r0
 800b21c:	b930      	cbnz	r0, 800b22c <__d2b+0x24>
 800b21e:	4602      	mov	r2, r0
 800b220:	f240 310a 	movw	r1, #778	; 0x30a
 800b224:	4b24      	ldr	r3, [pc, #144]	; (800b2b8 <__d2b+0xb0>)
 800b226:	4825      	ldr	r0, [pc, #148]	; (800b2bc <__d2b+0xb4>)
 800b228:	f001 f888 	bl	800c33c <__assert_func>
 800b22c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800b230:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800b234:	bb2d      	cbnz	r5, 800b282 <__d2b+0x7a>
 800b236:	9301      	str	r3, [sp, #4]
 800b238:	f1b8 0300 	subs.w	r3, r8, #0
 800b23c:	d026      	beq.n	800b28c <__d2b+0x84>
 800b23e:	4668      	mov	r0, sp
 800b240:	9300      	str	r3, [sp, #0]
 800b242:	f7ff fda1 	bl	800ad88 <__lo0bits>
 800b246:	9900      	ldr	r1, [sp, #0]
 800b248:	b1f0      	cbz	r0, 800b288 <__d2b+0x80>
 800b24a:	9a01      	ldr	r2, [sp, #4]
 800b24c:	f1c0 0320 	rsb	r3, r0, #32
 800b250:	fa02 f303 	lsl.w	r3, r2, r3
 800b254:	430b      	orrs	r3, r1
 800b256:	40c2      	lsrs	r2, r0
 800b258:	6163      	str	r3, [r4, #20]
 800b25a:	9201      	str	r2, [sp, #4]
 800b25c:	9b01      	ldr	r3, [sp, #4]
 800b25e:	2b00      	cmp	r3, #0
 800b260:	bf14      	ite	ne
 800b262:	2102      	movne	r1, #2
 800b264:	2101      	moveq	r1, #1
 800b266:	61a3      	str	r3, [r4, #24]
 800b268:	6121      	str	r1, [r4, #16]
 800b26a:	b1c5      	cbz	r5, 800b29e <__d2b+0x96>
 800b26c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b270:	4405      	add	r5, r0
 800b272:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b276:	603d      	str	r5, [r7, #0]
 800b278:	6030      	str	r0, [r6, #0]
 800b27a:	4620      	mov	r0, r4
 800b27c:	b002      	add	sp, #8
 800b27e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b282:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b286:	e7d6      	b.n	800b236 <__d2b+0x2e>
 800b288:	6161      	str	r1, [r4, #20]
 800b28a:	e7e7      	b.n	800b25c <__d2b+0x54>
 800b28c:	a801      	add	r0, sp, #4
 800b28e:	f7ff fd7b 	bl	800ad88 <__lo0bits>
 800b292:	2101      	movs	r1, #1
 800b294:	9b01      	ldr	r3, [sp, #4]
 800b296:	6121      	str	r1, [r4, #16]
 800b298:	6163      	str	r3, [r4, #20]
 800b29a:	3020      	adds	r0, #32
 800b29c:	e7e5      	b.n	800b26a <__d2b+0x62>
 800b29e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800b2a2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b2a6:	6038      	str	r0, [r7, #0]
 800b2a8:	6918      	ldr	r0, [r3, #16]
 800b2aa:	f7ff fd4d 	bl	800ad48 <__hi0bits>
 800b2ae:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800b2b2:	6031      	str	r1, [r6, #0]
 800b2b4:	e7e1      	b.n	800b27a <__d2b+0x72>
 800b2b6:	bf00      	nop
 800b2b8:	0800e149 	.word	0x0800e149
 800b2bc:	0800e1b9 	.word	0x0800e1b9

0800b2c0 <_realloc_r>:
 800b2c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2c4:	460c      	mov	r4, r1
 800b2c6:	4681      	mov	r9, r0
 800b2c8:	4611      	mov	r1, r2
 800b2ca:	b924      	cbnz	r4, 800b2d6 <_realloc_r+0x16>
 800b2cc:	b003      	add	sp, #12
 800b2ce:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2d2:	f7fb b9db 	b.w	800668c <_malloc_r>
 800b2d6:	9201      	str	r2, [sp, #4]
 800b2d8:	f7fb fc22 	bl	8006b20 <__malloc_lock>
 800b2dc:	9901      	ldr	r1, [sp, #4]
 800b2de:	f101 080b 	add.w	r8, r1, #11
 800b2e2:	f1b8 0f16 	cmp.w	r8, #22
 800b2e6:	d90b      	bls.n	800b300 <_realloc_r+0x40>
 800b2e8:	f038 0807 	bics.w	r8, r8, #7
 800b2ec:	d50a      	bpl.n	800b304 <_realloc_r+0x44>
 800b2ee:	230c      	movs	r3, #12
 800b2f0:	f04f 0b00 	mov.w	fp, #0
 800b2f4:	f8c9 3000 	str.w	r3, [r9]
 800b2f8:	4658      	mov	r0, fp
 800b2fa:	b003      	add	sp, #12
 800b2fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b300:	f04f 0810 	mov.w	r8, #16
 800b304:	4588      	cmp	r8, r1
 800b306:	d3f2      	bcc.n	800b2ee <_realloc_r+0x2e>
 800b308:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800b30c:	f1a4 0a08 	sub.w	sl, r4, #8
 800b310:	f025 0603 	bic.w	r6, r5, #3
 800b314:	45b0      	cmp	r8, r6
 800b316:	f340 8173 	ble.w	800b600 <_realloc_r+0x340>
 800b31a:	48aa      	ldr	r0, [pc, #680]	; (800b5c4 <_realloc_r+0x304>)
 800b31c:	eb0a 0306 	add.w	r3, sl, r6
 800b320:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800b324:	685a      	ldr	r2, [r3, #4]
 800b326:	459c      	cmp	ip, r3
 800b328:	9001      	str	r0, [sp, #4]
 800b32a:	d005      	beq.n	800b338 <_realloc_r+0x78>
 800b32c:	f022 0001 	bic.w	r0, r2, #1
 800b330:	4418      	add	r0, r3
 800b332:	6840      	ldr	r0, [r0, #4]
 800b334:	07c7      	lsls	r7, r0, #31
 800b336:	d427      	bmi.n	800b388 <_realloc_r+0xc8>
 800b338:	f022 0203 	bic.w	r2, r2, #3
 800b33c:	459c      	cmp	ip, r3
 800b33e:	eb06 0702 	add.w	r7, r6, r2
 800b342:	d119      	bne.n	800b378 <_realloc_r+0xb8>
 800b344:	f108 0010 	add.w	r0, r8, #16
 800b348:	42b8      	cmp	r0, r7
 800b34a:	dc1f      	bgt.n	800b38c <_realloc_r+0xcc>
 800b34c:	9a01      	ldr	r2, [sp, #4]
 800b34e:	eba7 0708 	sub.w	r7, r7, r8
 800b352:	eb0a 0308 	add.w	r3, sl, r8
 800b356:	f047 0701 	orr.w	r7, r7, #1
 800b35a:	6093      	str	r3, [r2, #8]
 800b35c:	605f      	str	r7, [r3, #4]
 800b35e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800b362:	4648      	mov	r0, r9
 800b364:	f003 0301 	and.w	r3, r3, #1
 800b368:	ea43 0308 	orr.w	r3, r3, r8
 800b36c:	f844 3c04 	str.w	r3, [r4, #-4]
 800b370:	f7fb fbdc 	bl	8006b2c <__malloc_unlock>
 800b374:	46a3      	mov	fp, r4
 800b376:	e7bf      	b.n	800b2f8 <_realloc_r+0x38>
 800b378:	45b8      	cmp	r8, r7
 800b37a:	dc07      	bgt.n	800b38c <_realloc_r+0xcc>
 800b37c:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800b380:	60da      	str	r2, [r3, #12]
 800b382:	6093      	str	r3, [r2, #8]
 800b384:	4655      	mov	r5, sl
 800b386:	e080      	b.n	800b48a <_realloc_r+0x1ca>
 800b388:	2200      	movs	r2, #0
 800b38a:	4613      	mov	r3, r2
 800b38c:	07e8      	lsls	r0, r5, #31
 800b38e:	f100 80e8 	bmi.w	800b562 <_realloc_r+0x2a2>
 800b392:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800b396:	ebaa 0505 	sub.w	r5, sl, r5
 800b39a:	6868      	ldr	r0, [r5, #4]
 800b39c:	f020 0003 	bic.w	r0, r0, #3
 800b3a0:	eb00 0b06 	add.w	fp, r0, r6
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	f000 80a7 	beq.w	800b4f8 <_realloc_r+0x238>
 800b3aa:	459c      	cmp	ip, r3
 800b3ac:	eb02 070b 	add.w	r7, r2, fp
 800b3b0:	d14b      	bne.n	800b44a <_realloc_r+0x18a>
 800b3b2:	f108 0310 	add.w	r3, r8, #16
 800b3b6:	42bb      	cmp	r3, r7
 800b3b8:	f300 809e 	bgt.w	800b4f8 <_realloc_r+0x238>
 800b3bc:	46ab      	mov	fp, r5
 800b3be:	68eb      	ldr	r3, [r5, #12]
 800b3c0:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800b3c4:	60d3      	str	r3, [r2, #12]
 800b3c6:	609a      	str	r2, [r3, #8]
 800b3c8:	1f32      	subs	r2, r6, #4
 800b3ca:	2a24      	cmp	r2, #36	; 0x24
 800b3cc:	d838      	bhi.n	800b440 <_realloc_r+0x180>
 800b3ce:	2a13      	cmp	r2, #19
 800b3d0:	d934      	bls.n	800b43c <_realloc_r+0x17c>
 800b3d2:	6823      	ldr	r3, [r4, #0]
 800b3d4:	2a1b      	cmp	r2, #27
 800b3d6:	60ab      	str	r3, [r5, #8]
 800b3d8:	6863      	ldr	r3, [r4, #4]
 800b3da:	60eb      	str	r3, [r5, #12]
 800b3dc:	d81b      	bhi.n	800b416 <_realloc_r+0x156>
 800b3de:	3408      	adds	r4, #8
 800b3e0:	f105 0310 	add.w	r3, r5, #16
 800b3e4:	6822      	ldr	r2, [r4, #0]
 800b3e6:	601a      	str	r2, [r3, #0]
 800b3e8:	6862      	ldr	r2, [r4, #4]
 800b3ea:	605a      	str	r2, [r3, #4]
 800b3ec:	68a2      	ldr	r2, [r4, #8]
 800b3ee:	609a      	str	r2, [r3, #8]
 800b3f0:	9a01      	ldr	r2, [sp, #4]
 800b3f2:	eba7 0708 	sub.w	r7, r7, r8
 800b3f6:	eb05 0308 	add.w	r3, r5, r8
 800b3fa:	f047 0701 	orr.w	r7, r7, #1
 800b3fe:	6093      	str	r3, [r2, #8]
 800b400:	605f      	str	r7, [r3, #4]
 800b402:	686b      	ldr	r3, [r5, #4]
 800b404:	f003 0301 	and.w	r3, r3, #1
 800b408:	ea43 0308 	orr.w	r3, r3, r8
 800b40c:	606b      	str	r3, [r5, #4]
 800b40e:	4648      	mov	r0, r9
 800b410:	f7fb fb8c 	bl	8006b2c <__malloc_unlock>
 800b414:	e770      	b.n	800b2f8 <_realloc_r+0x38>
 800b416:	68a3      	ldr	r3, [r4, #8]
 800b418:	2a24      	cmp	r2, #36	; 0x24
 800b41a:	612b      	str	r3, [r5, #16]
 800b41c:	68e3      	ldr	r3, [r4, #12]
 800b41e:	bf18      	it	ne
 800b420:	3410      	addne	r4, #16
 800b422:	616b      	str	r3, [r5, #20]
 800b424:	bf09      	itett	eq
 800b426:	6923      	ldreq	r3, [r4, #16]
 800b428:	f105 0318 	addne.w	r3, r5, #24
 800b42c:	61ab      	streq	r3, [r5, #24]
 800b42e:	6962      	ldreq	r2, [r4, #20]
 800b430:	bf02      	ittt	eq
 800b432:	f105 0320 	addeq.w	r3, r5, #32
 800b436:	61ea      	streq	r2, [r5, #28]
 800b438:	3418      	addeq	r4, #24
 800b43a:	e7d3      	b.n	800b3e4 <_realloc_r+0x124>
 800b43c:	465b      	mov	r3, fp
 800b43e:	e7d1      	b.n	800b3e4 <_realloc_r+0x124>
 800b440:	4621      	mov	r1, r4
 800b442:	4658      	mov	r0, fp
 800b444:	f7ff fbee 	bl	800ac24 <memmove>
 800b448:	e7d2      	b.n	800b3f0 <_realloc_r+0x130>
 800b44a:	45b8      	cmp	r8, r7
 800b44c:	dc54      	bgt.n	800b4f8 <_realloc_r+0x238>
 800b44e:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800b452:	4628      	mov	r0, r5
 800b454:	60da      	str	r2, [r3, #12]
 800b456:	6093      	str	r3, [r2, #8]
 800b458:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800b45c:	68eb      	ldr	r3, [r5, #12]
 800b45e:	60d3      	str	r3, [r2, #12]
 800b460:	609a      	str	r2, [r3, #8]
 800b462:	1f32      	subs	r2, r6, #4
 800b464:	2a24      	cmp	r2, #36	; 0x24
 800b466:	d843      	bhi.n	800b4f0 <_realloc_r+0x230>
 800b468:	2a13      	cmp	r2, #19
 800b46a:	d908      	bls.n	800b47e <_realloc_r+0x1be>
 800b46c:	6823      	ldr	r3, [r4, #0]
 800b46e:	2a1b      	cmp	r2, #27
 800b470:	60ab      	str	r3, [r5, #8]
 800b472:	6863      	ldr	r3, [r4, #4]
 800b474:	60eb      	str	r3, [r5, #12]
 800b476:	d828      	bhi.n	800b4ca <_realloc_r+0x20a>
 800b478:	3408      	adds	r4, #8
 800b47a:	f105 0010 	add.w	r0, r5, #16
 800b47e:	6823      	ldr	r3, [r4, #0]
 800b480:	6003      	str	r3, [r0, #0]
 800b482:	6863      	ldr	r3, [r4, #4]
 800b484:	6043      	str	r3, [r0, #4]
 800b486:	68a3      	ldr	r3, [r4, #8]
 800b488:	6083      	str	r3, [r0, #8]
 800b48a:	686a      	ldr	r2, [r5, #4]
 800b48c:	eba7 0008 	sub.w	r0, r7, r8
 800b490:	280f      	cmp	r0, #15
 800b492:	f002 0201 	and.w	r2, r2, #1
 800b496:	eb05 0307 	add.w	r3, r5, r7
 800b49a:	f240 80b3 	bls.w	800b604 <_realloc_r+0x344>
 800b49e:	eb05 0108 	add.w	r1, r5, r8
 800b4a2:	ea48 0202 	orr.w	r2, r8, r2
 800b4a6:	f040 0001 	orr.w	r0, r0, #1
 800b4aa:	606a      	str	r2, [r5, #4]
 800b4ac:	6048      	str	r0, [r1, #4]
 800b4ae:	685a      	ldr	r2, [r3, #4]
 800b4b0:	4648      	mov	r0, r9
 800b4b2:	f042 0201 	orr.w	r2, r2, #1
 800b4b6:	605a      	str	r2, [r3, #4]
 800b4b8:	3108      	adds	r1, #8
 800b4ba:	f7ff f8f9 	bl	800a6b0 <_free_r>
 800b4be:	4648      	mov	r0, r9
 800b4c0:	f7fb fb34 	bl	8006b2c <__malloc_unlock>
 800b4c4:	f105 0b08 	add.w	fp, r5, #8
 800b4c8:	e716      	b.n	800b2f8 <_realloc_r+0x38>
 800b4ca:	68a3      	ldr	r3, [r4, #8]
 800b4cc:	2a24      	cmp	r2, #36	; 0x24
 800b4ce:	612b      	str	r3, [r5, #16]
 800b4d0:	68e3      	ldr	r3, [r4, #12]
 800b4d2:	bf18      	it	ne
 800b4d4:	f105 0018 	addne.w	r0, r5, #24
 800b4d8:	616b      	str	r3, [r5, #20]
 800b4da:	bf09      	itett	eq
 800b4dc:	6923      	ldreq	r3, [r4, #16]
 800b4de:	3410      	addne	r4, #16
 800b4e0:	61ab      	streq	r3, [r5, #24]
 800b4e2:	6963      	ldreq	r3, [r4, #20]
 800b4e4:	bf02      	ittt	eq
 800b4e6:	f105 0020 	addeq.w	r0, r5, #32
 800b4ea:	61eb      	streq	r3, [r5, #28]
 800b4ec:	3418      	addeq	r4, #24
 800b4ee:	e7c6      	b.n	800b47e <_realloc_r+0x1be>
 800b4f0:	4621      	mov	r1, r4
 800b4f2:	f7ff fb97 	bl	800ac24 <memmove>
 800b4f6:	e7c8      	b.n	800b48a <_realloc_r+0x1ca>
 800b4f8:	45d8      	cmp	r8, fp
 800b4fa:	dc32      	bgt.n	800b562 <_realloc_r+0x2a2>
 800b4fc:	4628      	mov	r0, r5
 800b4fe:	68eb      	ldr	r3, [r5, #12]
 800b500:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800b504:	60d3      	str	r3, [r2, #12]
 800b506:	609a      	str	r2, [r3, #8]
 800b508:	1f32      	subs	r2, r6, #4
 800b50a:	2a24      	cmp	r2, #36	; 0x24
 800b50c:	d825      	bhi.n	800b55a <_realloc_r+0x29a>
 800b50e:	2a13      	cmp	r2, #19
 800b510:	d908      	bls.n	800b524 <_realloc_r+0x264>
 800b512:	6823      	ldr	r3, [r4, #0]
 800b514:	2a1b      	cmp	r2, #27
 800b516:	60ab      	str	r3, [r5, #8]
 800b518:	6863      	ldr	r3, [r4, #4]
 800b51a:	60eb      	str	r3, [r5, #12]
 800b51c:	d80a      	bhi.n	800b534 <_realloc_r+0x274>
 800b51e:	3408      	adds	r4, #8
 800b520:	f105 0010 	add.w	r0, r5, #16
 800b524:	6823      	ldr	r3, [r4, #0]
 800b526:	6003      	str	r3, [r0, #0]
 800b528:	6863      	ldr	r3, [r4, #4]
 800b52a:	6043      	str	r3, [r0, #4]
 800b52c:	68a3      	ldr	r3, [r4, #8]
 800b52e:	6083      	str	r3, [r0, #8]
 800b530:	465f      	mov	r7, fp
 800b532:	e7aa      	b.n	800b48a <_realloc_r+0x1ca>
 800b534:	68a3      	ldr	r3, [r4, #8]
 800b536:	2a24      	cmp	r2, #36	; 0x24
 800b538:	612b      	str	r3, [r5, #16]
 800b53a:	68e3      	ldr	r3, [r4, #12]
 800b53c:	bf18      	it	ne
 800b53e:	f105 0018 	addne.w	r0, r5, #24
 800b542:	616b      	str	r3, [r5, #20]
 800b544:	bf09      	itett	eq
 800b546:	6923      	ldreq	r3, [r4, #16]
 800b548:	3410      	addne	r4, #16
 800b54a:	61ab      	streq	r3, [r5, #24]
 800b54c:	6963      	ldreq	r3, [r4, #20]
 800b54e:	bf02      	ittt	eq
 800b550:	f105 0020 	addeq.w	r0, r5, #32
 800b554:	61eb      	streq	r3, [r5, #28]
 800b556:	3418      	addeq	r4, #24
 800b558:	e7e4      	b.n	800b524 <_realloc_r+0x264>
 800b55a:	4621      	mov	r1, r4
 800b55c:	f7ff fb62 	bl	800ac24 <memmove>
 800b560:	e7e6      	b.n	800b530 <_realloc_r+0x270>
 800b562:	4648      	mov	r0, r9
 800b564:	f7fb f892 	bl	800668c <_malloc_r>
 800b568:	4683      	mov	fp, r0
 800b56a:	2800      	cmp	r0, #0
 800b56c:	f43f af4f 	beq.w	800b40e <_realloc_r+0x14e>
 800b570:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800b574:	f1a0 0208 	sub.w	r2, r0, #8
 800b578:	f023 0301 	bic.w	r3, r3, #1
 800b57c:	4453      	add	r3, sl
 800b57e:	4293      	cmp	r3, r2
 800b580:	d105      	bne.n	800b58e <_realloc_r+0x2ce>
 800b582:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800b586:	f027 0703 	bic.w	r7, r7, #3
 800b58a:	4437      	add	r7, r6
 800b58c:	e6fa      	b.n	800b384 <_realloc_r+0xc4>
 800b58e:	1f32      	subs	r2, r6, #4
 800b590:	2a24      	cmp	r2, #36	; 0x24
 800b592:	d831      	bhi.n	800b5f8 <_realloc_r+0x338>
 800b594:	2a13      	cmp	r2, #19
 800b596:	d92c      	bls.n	800b5f2 <_realloc_r+0x332>
 800b598:	6823      	ldr	r3, [r4, #0]
 800b59a:	2a1b      	cmp	r2, #27
 800b59c:	6003      	str	r3, [r0, #0]
 800b59e:	6863      	ldr	r3, [r4, #4]
 800b5a0:	6043      	str	r3, [r0, #4]
 800b5a2:	d811      	bhi.n	800b5c8 <_realloc_r+0x308>
 800b5a4:	f104 0208 	add.w	r2, r4, #8
 800b5a8:	f100 0308 	add.w	r3, r0, #8
 800b5ac:	6811      	ldr	r1, [r2, #0]
 800b5ae:	6019      	str	r1, [r3, #0]
 800b5b0:	6851      	ldr	r1, [r2, #4]
 800b5b2:	6059      	str	r1, [r3, #4]
 800b5b4:	6892      	ldr	r2, [r2, #8]
 800b5b6:	609a      	str	r2, [r3, #8]
 800b5b8:	4621      	mov	r1, r4
 800b5ba:	4648      	mov	r0, r9
 800b5bc:	f7ff f878 	bl	800a6b0 <_free_r>
 800b5c0:	e725      	b.n	800b40e <_realloc_r+0x14e>
 800b5c2:	bf00      	nop
 800b5c4:	200004b0 	.word	0x200004b0
 800b5c8:	68a3      	ldr	r3, [r4, #8]
 800b5ca:	2a24      	cmp	r2, #36	; 0x24
 800b5cc:	6083      	str	r3, [r0, #8]
 800b5ce:	68e3      	ldr	r3, [r4, #12]
 800b5d0:	bf18      	it	ne
 800b5d2:	f104 0210 	addne.w	r2, r4, #16
 800b5d6:	60c3      	str	r3, [r0, #12]
 800b5d8:	bf09      	itett	eq
 800b5da:	6923      	ldreq	r3, [r4, #16]
 800b5dc:	f100 0310 	addne.w	r3, r0, #16
 800b5e0:	6103      	streq	r3, [r0, #16]
 800b5e2:	6961      	ldreq	r1, [r4, #20]
 800b5e4:	bf02      	ittt	eq
 800b5e6:	f104 0218 	addeq.w	r2, r4, #24
 800b5ea:	f100 0318 	addeq.w	r3, r0, #24
 800b5ee:	6141      	streq	r1, [r0, #20]
 800b5f0:	e7dc      	b.n	800b5ac <_realloc_r+0x2ec>
 800b5f2:	4603      	mov	r3, r0
 800b5f4:	4622      	mov	r2, r4
 800b5f6:	e7d9      	b.n	800b5ac <_realloc_r+0x2ec>
 800b5f8:	4621      	mov	r1, r4
 800b5fa:	f7ff fb13 	bl	800ac24 <memmove>
 800b5fe:	e7db      	b.n	800b5b8 <_realloc_r+0x2f8>
 800b600:	4637      	mov	r7, r6
 800b602:	e6bf      	b.n	800b384 <_realloc_r+0xc4>
 800b604:	4317      	orrs	r7, r2
 800b606:	606f      	str	r7, [r5, #4]
 800b608:	685a      	ldr	r2, [r3, #4]
 800b60a:	f042 0201 	orr.w	r2, r2, #1
 800b60e:	605a      	str	r2, [r3, #4]
 800b610:	e755      	b.n	800b4be <_realloc_r+0x1fe>
 800b612:	bf00      	nop

0800b614 <frexp>:
 800b614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b616:	4617      	mov	r7, r2
 800b618:	2200      	movs	r2, #0
 800b61a:	603a      	str	r2, [r7, #0]
 800b61c:	4a14      	ldr	r2, [pc, #80]	; (800b670 <frexp+0x5c>)
 800b61e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800b622:	4296      	cmp	r6, r2
 800b624:	4604      	mov	r4, r0
 800b626:	460d      	mov	r5, r1
 800b628:	460b      	mov	r3, r1
 800b62a:	dc1e      	bgt.n	800b66a <frexp+0x56>
 800b62c:	4602      	mov	r2, r0
 800b62e:	4332      	orrs	r2, r6
 800b630:	d01b      	beq.n	800b66a <frexp+0x56>
 800b632:	4a10      	ldr	r2, [pc, #64]	; (800b674 <frexp+0x60>)
 800b634:	400a      	ands	r2, r1
 800b636:	b952      	cbnz	r2, 800b64e <frexp+0x3a>
 800b638:	2200      	movs	r2, #0
 800b63a:	4b0f      	ldr	r3, [pc, #60]	; (800b678 <frexp+0x64>)
 800b63c:	f7f4 ff4c 	bl	80004d8 <__aeabi_dmul>
 800b640:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800b644:	4604      	mov	r4, r0
 800b646:	460b      	mov	r3, r1
 800b648:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800b64c:	603a      	str	r2, [r7, #0]
 800b64e:	683a      	ldr	r2, [r7, #0]
 800b650:	1536      	asrs	r6, r6, #20
 800b652:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b656:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 800b65a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b65e:	4416      	add	r6, r2
 800b660:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800b664:	603e      	str	r6, [r7, #0]
 800b666:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800b66a:	4620      	mov	r0, r4
 800b66c:	4629      	mov	r1, r5
 800b66e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b670:	7fefffff 	.word	0x7fefffff
 800b674:	7ff00000 	.word	0x7ff00000
 800b678:	43500000 	.word	0x43500000

0800b67c <__sread>:
 800b67c:	b510      	push	{r4, lr}
 800b67e:	460c      	mov	r4, r1
 800b680:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b684:	f000 ffd6 	bl	800c634 <_read_r>
 800b688:	2800      	cmp	r0, #0
 800b68a:	bfab      	itete	ge
 800b68c:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800b68e:	89a3      	ldrhlt	r3, [r4, #12]
 800b690:	181b      	addge	r3, r3, r0
 800b692:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b696:	bfac      	ite	ge
 800b698:	6523      	strge	r3, [r4, #80]	; 0x50
 800b69a:	81a3      	strhlt	r3, [r4, #12]
 800b69c:	bd10      	pop	{r4, pc}

0800b69e <__swrite>:
 800b69e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6a2:	461f      	mov	r7, r3
 800b6a4:	898b      	ldrh	r3, [r1, #12]
 800b6a6:	4605      	mov	r5, r0
 800b6a8:	05db      	lsls	r3, r3, #23
 800b6aa:	460c      	mov	r4, r1
 800b6ac:	4616      	mov	r6, r2
 800b6ae:	d505      	bpl.n	800b6bc <__swrite+0x1e>
 800b6b0:	2302      	movs	r3, #2
 800b6b2:	2200      	movs	r2, #0
 800b6b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b6b8:	f000 ff98 	bl	800c5ec <_lseek_r>
 800b6bc:	89a3      	ldrh	r3, [r4, #12]
 800b6be:	4632      	mov	r2, r6
 800b6c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b6c4:	81a3      	strh	r3, [r4, #12]
 800b6c6:	4628      	mov	r0, r5
 800b6c8:	463b      	mov	r3, r7
 800b6ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b6ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b6d2:	f000 bde1 	b.w	800c298 <_write_r>

0800b6d6 <__sseek>:
 800b6d6:	b510      	push	{r4, lr}
 800b6d8:	460c      	mov	r4, r1
 800b6da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b6de:	f000 ff85 	bl	800c5ec <_lseek_r>
 800b6e2:	1c43      	adds	r3, r0, #1
 800b6e4:	89a3      	ldrh	r3, [r4, #12]
 800b6e6:	bf15      	itete	ne
 800b6e8:	6520      	strne	r0, [r4, #80]	; 0x50
 800b6ea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b6ee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b6f2:	81a3      	strheq	r3, [r4, #12]
 800b6f4:	bf18      	it	ne
 800b6f6:	81a3      	strhne	r3, [r4, #12]
 800b6f8:	bd10      	pop	{r4, pc}

0800b6fa <__sclose>:
 800b6fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b6fe:	f000 be69 	b.w	800c3d4 <_close_r>

0800b702 <strncpy>:
 800b702:	4603      	mov	r3, r0
 800b704:	b510      	push	{r4, lr}
 800b706:	3901      	subs	r1, #1
 800b708:	b132      	cbz	r2, 800b718 <strncpy+0x16>
 800b70a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800b70e:	3a01      	subs	r2, #1
 800b710:	f803 4b01 	strb.w	r4, [r3], #1
 800b714:	2c00      	cmp	r4, #0
 800b716:	d1f7      	bne.n	800b708 <strncpy+0x6>
 800b718:	2100      	movs	r1, #0
 800b71a:	441a      	add	r2, r3
 800b71c:	4293      	cmp	r3, r2
 800b71e:	d100      	bne.n	800b722 <strncpy+0x20>
 800b720:	bd10      	pop	{r4, pc}
 800b722:	f803 1b01 	strb.w	r1, [r3], #1
 800b726:	e7f9      	b.n	800b71c <strncpy+0x1a>

0800b728 <__ssprint_r>:
 800b728:	6893      	ldr	r3, [r2, #8]
 800b72a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b72e:	4680      	mov	r8, r0
 800b730:	460c      	mov	r4, r1
 800b732:	4617      	mov	r7, r2
 800b734:	2b00      	cmp	r3, #0
 800b736:	d061      	beq.n	800b7fc <__ssprint_r+0xd4>
 800b738:	2300      	movs	r3, #0
 800b73a:	469b      	mov	fp, r3
 800b73c:	f8d2 a000 	ldr.w	sl, [r2]
 800b740:	9301      	str	r3, [sp, #4]
 800b742:	f1bb 0f00 	cmp.w	fp, #0
 800b746:	d02b      	beq.n	800b7a0 <__ssprint_r+0x78>
 800b748:	68a6      	ldr	r6, [r4, #8]
 800b74a:	45b3      	cmp	fp, r6
 800b74c:	d342      	bcc.n	800b7d4 <__ssprint_r+0xac>
 800b74e:	89a2      	ldrh	r2, [r4, #12]
 800b750:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b754:	d03e      	beq.n	800b7d4 <__ssprint_r+0xac>
 800b756:	6825      	ldr	r5, [r4, #0]
 800b758:	6921      	ldr	r1, [r4, #16]
 800b75a:	eba5 0901 	sub.w	r9, r5, r1
 800b75e:	6965      	ldr	r5, [r4, #20]
 800b760:	f109 0001 	add.w	r0, r9, #1
 800b764:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b768:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b76c:	106d      	asrs	r5, r5, #1
 800b76e:	4458      	add	r0, fp
 800b770:	4285      	cmp	r5, r0
 800b772:	bf38      	it	cc
 800b774:	4605      	movcc	r5, r0
 800b776:	0553      	lsls	r3, r2, #21
 800b778:	d545      	bpl.n	800b806 <__ssprint_r+0xde>
 800b77a:	4629      	mov	r1, r5
 800b77c:	4640      	mov	r0, r8
 800b77e:	f7fa ff85 	bl	800668c <_malloc_r>
 800b782:	4606      	mov	r6, r0
 800b784:	b9a0      	cbnz	r0, 800b7b0 <__ssprint_r+0x88>
 800b786:	230c      	movs	r3, #12
 800b788:	f8c8 3000 	str.w	r3, [r8]
 800b78c:	89a3      	ldrh	r3, [r4, #12]
 800b78e:	f04f 30ff 	mov.w	r0, #4294967295
 800b792:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b796:	81a3      	strh	r3, [r4, #12]
 800b798:	2300      	movs	r3, #0
 800b79a:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800b79e:	e02f      	b.n	800b800 <__ssprint_r+0xd8>
 800b7a0:	f8da 3000 	ldr.w	r3, [sl]
 800b7a4:	f8da b004 	ldr.w	fp, [sl, #4]
 800b7a8:	9301      	str	r3, [sp, #4]
 800b7aa:	f10a 0a08 	add.w	sl, sl, #8
 800b7ae:	e7c8      	b.n	800b742 <__ssprint_r+0x1a>
 800b7b0:	464a      	mov	r2, r9
 800b7b2:	6921      	ldr	r1, [r4, #16]
 800b7b4:	f7ff fa28 	bl	800ac08 <memcpy>
 800b7b8:	89a2      	ldrh	r2, [r4, #12]
 800b7ba:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800b7be:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b7c2:	81a2      	strh	r2, [r4, #12]
 800b7c4:	6126      	str	r6, [r4, #16]
 800b7c6:	444e      	add	r6, r9
 800b7c8:	6026      	str	r6, [r4, #0]
 800b7ca:	465e      	mov	r6, fp
 800b7cc:	6165      	str	r5, [r4, #20]
 800b7ce:	eba5 0509 	sub.w	r5, r5, r9
 800b7d2:	60a5      	str	r5, [r4, #8]
 800b7d4:	455e      	cmp	r6, fp
 800b7d6:	bf28      	it	cs
 800b7d8:	465e      	movcs	r6, fp
 800b7da:	9901      	ldr	r1, [sp, #4]
 800b7dc:	4632      	mov	r2, r6
 800b7de:	6820      	ldr	r0, [r4, #0]
 800b7e0:	f7ff fa20 	bl	800ac24 <memmove>
 800b7e4:	68a2      	ldr	r2, [r4, #8]
 800b7e6:	1b92      	subs	r2, r2, r6
 800b7e8:	60a2      	str	r2, [r4, #8]
 800b7ea:	6822      	ldr	r2, [r4, #0]
 800b7ec:	4432      	add	r2, r6
 800b7ee:	6022      	str	r2, [r4, #0]
 800b7f0:	68ba      	ldr	r2, [r7, #8]
 800b7f2:	eba2 030b 	sub.w	r3, r2, fp
 800b7f6:	60bb      	str	r3, [r7, #8]
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d1d1      	bne.n	800b7a0 <__ssprint_r+0x78>
 800b7fc:	2000      	movs	r0, #0
 800b7fe:	6078      	str	r0, [r7, #4]
 800b800:	b003      	add	sp, #12
 800b802:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b806:	462a      	mov	r2, r5
 800b808:	4640      	mov	r0, r8
 800b80a:	f7ff fd59 	bl	800b2c0 <_realloc_r>
 800b80e:	4606      	mov	r6, r0
 800b810:	2800      	cmp	r0, #0
 800b812:	d1d7      	bne.n	800b7c4 <__ssprint_r+0x9c>
 800b814:	4640      	mov	r0, r8
 800b816:	6921      	ldr	r1, [r4, #16]
 800b818:	f7fe ff4a 	bl	800a6b0 <_free_r>
 800b81c:	e7b3      	b.n	800b786 <__ssprint_r+0x5e>

0800b81e <__sprint_r>:
 800b81e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b822:	6893      	ldr	r3, [r2, #8]
 800b824:	4680      	mov	r8, r0
 800b826:	460f      	mov	r7, r1
 800b828:	4614      	mov	r4, r2
 800b82a:	b91b      	cbnz	r3, 800b834 <__sprint_r+0x16>
 800b82c:	4618      	mov	r0, r3
 800b82e:	6053      	str	r3, [r2, #4]
 800b830:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b834:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800b836:	049d      	lsls	r5, r3, #18
 800b838:	d520      	bpl.n	800b87c <__sprint_r+0x5e>
 800b83a:	6815      	ldr	r5, [r2, #0]
 800b83c:	3508      	adds	r5, #8
 800b83e:	f04f 0900 	mov.w	r9, #0
 800b842:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800b846:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800b84a:	45ca      	cmp	sl, r9
 800b84c:	dc0b      	bgt.n	800b866 <__sprint_r+0x48>
 800b84e:	68a0      	ldr	r0, [r4, #8]
 800b850:	f026 0603 	bic.w	r6, r6, #3
 800b854:	1b80      	subs	r0, r0, r6
 800b856:	60a0      	str	r0, [r4, #8]
 800b858:	3508      	adds	r5, #8
 800b85a:	2800      	cmp	r0, #0
 800b85c:	d1ef      	bne.n	800b83e <__sprint_r+0x20>
 800b85e:	2300      	movs	r3, #0
 800b860:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800b864:	e7e4      	b.n	800b830 <__sprint_r+0x12>
 800b866:	463a      	mov	r2, r7
 800b868:	4640      	mov	r0, r8
 800b86a:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800b86e:	f000 fe6c 	bl	800c54a <_fputwc_r>
 800b872:	1c43      	adds	r3, r0, #1
 800b874:	d0f3      	beq.n	800b85e <__sprint_r+0x40>
 800b876:	f109 0901 	add.w	r9, r9, #1
 800b87a:	e7e6      	b.n	800b84a <__sprint_r+0x2c>
 800b87c:	f7fe ffd8 	bl	800a830 <__sfvwrite_r>
 800b880:	e7ed      	b.n	800b85e <__sprint_r+0x40>
	...

0800b884 <_vfiprintf_r>:
 800b884:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b888:	b0bb      	sub	sp, #236	; 0xec
 800b88a:	460f      	mov	r7, r1
 800b88c:	461d      	mov	r5, r3
 800b88e:	461c      	mov	r4, r3
 800b890:	4681      	mov	r9, r0
 800b892:	9202      	str	r2, [sp, #8]
 800b894:	b118      	cbz	r0, 800b89e <_vfiprintf_r+0x1a>
 800b896:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b898:	b90b      	cbnz	r3, 800b89e <_vfiprintf_r+0x1a>
 800b89a:	f7fe fe79 	bl	800a590 <__sinit>
 800b89e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b8a0:	07d8      	lsls	r0, r3, #31
 800b8a2:	d405      	bmi.n	800b8b0 <_vfiprintf_r+0x2c>
 800b8a4:	89bb      	ldrh	r3, [r7, #12]
 800b8a6:	0599      	lsls	r1, r3, #22
 800b8a8:	d402      	bmi.n	800b8b0 <_vfiprintf_r+0x2c>
 800b8aa:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b8ac:	f7ff f930 	bl	800ab10 <__retarget_lock_acquire_recursive>
 800b8b0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800b8b4:	049a      	lsls	r2, r3, #18
 800b8b6:	d406      	bmi.n	800b8c6 <_vfiprintf_r+0x42>
 800b8b8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b8bc:	81bb      	strh	r3, [r7, #12]
 800b8be:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b8c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b8c4:	667b      	str	r3, [r7, #100]	; 0x64
 800b8c6:	89bb      	ldrh	r3, [r7, #12]
 800b8c8:	071e      	lsls	r6, r3, #28
 800b8ca:	d501      	bpl.n	800b8d0 <_vfiprintf_r+0x4c>
 800b8cc:	693b      	ldr	r3, [r7, #16]
 800b8ce:	b9ab      	cbnz	r3, 800b8fc <_vfiprintf_r+0x78>
 800b8d0:	4639      	mov	r1, r7
 800b8d2:	4648      	mov	r0, r9
 800b8d4:	f7fd feac 	bl	8009630 <__swsetup_r>
 800b8d8:	b180      	cbz	r0, 800b8fc <_vfiprintf_r+0x78>
 800b8da:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b8dc:	07d8      	lsls	r0, r3, #31
 800b8de:	d506      	bpl.n	800b8ee <_vfiprintf_r+0x6a>
 800b8e0:	f04f 33ff 	mov.w	r3, #4294967295
 800b8e4:	9303      	str	r3, [sp, #12]
 800b8e6:	9803      	ldr	r0, [sp, #12]
 800b8e8:	b03b      	add	sp, #236	; 0xec
 800b8ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8ee:	89bb      	ldrh	r3, [r7, #12]
 800b8f0:	0599      	lsls	r1, r3, #22
 800b8f2:	d4f5      	bmi.n	800b8e0 <_vfiprintf_r+0x5c>
 800b8f4:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b8f6:	f7ff f90c 	bl	800ab12 <__retarget_lock_release_recursive>
 800b8fa:	e7f1      	b.n	800b8e0 <_vfiprintf_r+0x5c>
 800b8fc:	89bb      	ldrh	r3, [r7, #12]
 800b8fe:	f003 021a 	and.w	r2, r3, #26
 800b902:	2a0a      	cmp	r2, #10
 800b904:	d113      	bne.n	800b92e <_vfiprintf_r+0xaa>
 800b906:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800b90a:	2a00      	cmp	r2, #0
 800b90c:	db0f      	blt.n	800b92e <_vfiprintf_r+0xaa>
 800b90e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800b910:	07d2      	lsls	r2, r2, #31
 800b912:	d404      	bmi.n	800b91e <_vfiprintf_r+0x9a>
 800b914:	059e      	lsls	r6, r3, #22
 800b916:	d402      	bmi.n	800b91e <_vfiprintf_r+0x9a>
 800b918:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b91a:	f7ff f8fa 	bl	800ab12 <__retarget_lock_release_recursive>
 800b91e:	462b      	mov	r3, r5
 800b920:	4639      	mov	r1, r7
 800b922:	4648      	mov	r0, r9
 800b924:	9a02      	ldr	r2, [sp, #8]
 800b926:	f000 fc2d 	bl	800c184 <__sbprintf>
 800b92a:	9003      	str	r0, [sp, #12]
 800b92c:	e7db      	b.n	800b8e6 <_vfiprintf_r+0x62>
 800b92e:	2300      	movs	r3, #0
 800b930:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800b934:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800b938:	ae11      	add	r6, sp, #68	; 0x44
 800b93a:	960e      	str	r6, [sp, #56]	; 0x38
 800b93c:	9308      	str	r3, [sp, #32]
 800b93e:	930a      	str	r3, [sp, #40]	; 0x28
 800b940:	9303      	str	r3, [sp, #12]
 800b942:	9b02      	ldr	r3, [sp, #8]
 800b944:	461d      	mov	r5, r3
 800b946:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b94a:	b10a      	cbz	r2, 800b950 <_vfiprintf_r+0xcc>
 800b94c:	2a25      	cmp	r2, #37	; 0x25
 800b94e:	d1f9      	bne.n	800b944 <_vfiprintf_r+0xc0>
 800b950:	9b02      	ldr	r3, [sp, #8]
 800b952:	ebb5 0803 	subs.w	r8, r5, r3
 800b956:	d00d      	beq.n	800b974 <_vfiprintf_r+0xf0>
 800b958:	e9c6 3800 	strd	r3, r8, [r6]
 800b95c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b95e:	4443      	add	r3, r8
 800b960:	9310      	str	r3, [sp, #64]	; 0x40
 800b962:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b964:	3301      	adds	r3, #1
 800b966:	2b07      	cmp	r3, #7
 800b968:	930f      	str	r3, [sp, #60]	; 0x3c
 800b96a:	dc75      	bgt.n	800ba58 <_vfiprintf_r+0x1d4>
 800b96c:	3608      	adds	r6, #8
 800b96e:	9b03      	ldr	r3, [sp, #12]
 800b970:	4443      	add	r3, r8
 800b972:	9303      	str	r3, [sp, #12]
 800b974:	782b      	ldrb	r3, [r5, #0]
 800b976:	2b00      	cmp	r3, #0
 800b978:	f000 83c6 	beq.w	800c108 <_vfiprintf_r+0x884>
 800b97c:	2300      	movs	r3, #0
 800b97e:	f04f 31ff 	mov.w	r1, #4294967295
 800b982:	469a      	mov	sl, r3
 800b984:	1c6a      	adds	r2, r5, #1
 800b986:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800b98a:	9101      	str	r1, [sp, #4]
 800b98c:	9304      	str	r3, [sp, #16]
 800b98e:	f812 3b01 	ldrb.w	r3, [r2], #1
 800b992:	9202      	str	r2, [sp, #8]
 800b994:	f1a3 0220 	sub.w	r2, r3, #32
 800b998:	2a5a      	cmp	r2, #90	; 0x5a
 800b99a:	f200 830e 	bhi.w	800bfba <_vfiprintf_r+0x736>
 800b99e:	e8df f012 	tbh	[pc, r2, lsl #1]
 800b9a2:	0098      	.short	0x0098
 800b9a4:	030c030c 	.word	0x030c030c
 800b9a8:	030c00a0 	.word	0x030c00a0
 800b9ac:	030c030c 	.word	0x030c030c
 800b9b0:	030c0080 	.word	0x030c0080
 800b9b4:	00a3030c 	.word	0x00a3030c
 800b9b8:	030c00ad 	.word	0x030c00ad
 800b9bc:	00af00aa 	.word	0x00af00aa
 800b9c0:	00ca030c 	.word	0x00ca030c
 800b9c4:	00cd00cd 	.word	0x00cd00cd
 800b9c8:	00cd00cd 	.word	0x00cd00cd
 800b9cc:	00cd00cd 	.word	0x00cd00cd
 800b9d0:	00cd00cd 	.word	0x00cd00cd
 800b9d4:	030c00cd 	.word	0x030c00cd
 800b9d8:	030c030c 	.word	0x030c030c
 800b9dc:	030c030c 	.word	0x030c030c
 800b9e0:	030c030c 	.word	0x030c030c
 800b9e4:	030c030c 	.word	0x030c030c
 800b9e8:	010500f7 	.word	0x010500f7
 800b9ec:	030c030c 	.word	0x030c030c
 800b9f0:	030c030c 	.word	0x030c030c
 800b9f4:	030c030c 	.word	0x030c030c
 800b9f8:	030c030c 	.word	0x030c030c
 800b9fc:	030c030c 	.word	0x030c030c
 800ba00:	030c014b 	.word	0x030c014b
 800ba04:	030c030c 	.word	0x030c030c
 800ba08:	030c0191 	.word	0x030c0191
 800ba0c:	030c026f 	.word	0x030c026f
 800ba10:	028d030c 	.word	0x028d030c
 800ba14:	030c030c 	.word	0x030c030c
 800ba18:	030c030c 	.word	0x030c030c
 800ba1c:	030c030c 	.word	0x030c030c
 800ba20:	030c030c 	.word	0x030c030c
 800ba24:	030c030c 	.word	0x030c030c
 800ba28:	010700f7 	.word	0x010700f7
 800ba2c:	030c030c 	.word	0x030c030c
 800ba30:	00dd030c 	.word	0x00dd030c
 800ba34:	00f10107 	.word	0x00f10107
 800ba38:	00ea030c 	.word	0x00ea030c
 800ba3c:	012e030c 	.word	0x012e030c
 800ba40:	0180014d 	.word	0x0180014d
 800ba44:	030c00f1 	.word	0x030c00f1
 800ba48:	00960191 	.word	0x00960191
 800ba4c:	030c0271 	.word	0x030c0271
 800ba50:	0065030c 	.word	0x0065030c
 800ba54:	0096030c 	.word	0x0096030c
 800ba58:	4639      	mov	r1, r7
 800ba5a:	4648      	mov	r0, r9
 800ba5c:	aa0e      	add	r2, sp, #56	; 0x38
 800ba5e:	f7ff fede 	bl	800b81e <__sprint_r>
 800ba62:	2800      	cmp	r0, #0
 800ba64:	f040 832f 	bne.w	800c0c6 <_vfiprintf_r+0x842>
 800ba68:	ae11      	add	r6, sp, #68	; 0x44
 800ba6a:	e780      	b.n	800b96e <_vfiprintf_r+0xea>
 800ba6c:	4a94      	ldr	r2, [pc, #592]	; (800bcc0 <_vfiprintf_r+0x43c>)
 800ba6e:	f01a 0f20 	tst.w	sl, #32
 800ba72:	9206      	str	r2, [sp, #24]
 800ba74:	f000 8224 	beq.w	800bec0 <_vfiprintf_r+0x63c>
 800ba78:	3407      	adds	r4, #7
 800ba7a:	f024 0b07 	bic.w	fp, r4, #7
 800ba7e:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800ba82:	f01a 0f01 	tst.w	sl, #1
 800ba86:	d009      	beq.n	800ba9c <_vfiprintf_r+0x218>
 800ba88:	ea54 0205 	orrs.w	r2, r4, r5
 800ba8c:	bf1f      	itttt	ne
 800ba8e:	2230      	movne	r2, #48	; 0x30
 800ba90:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800ba94:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800ba98:	f04a 0a02 	orrne.w	sl, sl, #2
 800ba9c:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800baa0:	e10b      	b.n	800bcba <_vfiprintf_r+0x436>
 800baa2:	4648      	mov	r0, r9
 800baa4:	f7ff f82e 	bl	800ab04 <_localeconv_r>
 800baa8:	6843      	ldr	r3, [r0, #4]
 800baaa:	4618      	mov	r0, r3
 800baac:	930a      	str	r3, [sp, #40]	; 0x28
 800baae:	f7f4 fb4f 	bl	8000150 <strlen>
 800bab2:	9008      	str	r0, [sp, #32]
 800bab4:	4648      	mov	r0, r9
 800bab6:	f7ff f825 	bl	800ab04 <_localeconv_r>
 800baba:	6883      	ldr	r3, [r0, #8]
 800babc:	9307      	str	r3, [sp, #28]
 800babe:	9b08      	ldr	r3, [sp, #32]
 800bac0:	b12b      	cbz	r3, 800bace <_vfiprintf_r+0x24a>
 800bac2:	9b07      	ldr	r3, [sp, #28]
 800bac4:	b11b      	cbz	r3, 800bace <_vfiprintf_r+0x24a>
 800bac6:	781b      	ldrb	r3, [r3, #0]
 800bac8:	b10b      	cbz	r3, 800bace <_vfiprintf_r+0x24a>
 800baca:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800bace:	9a02      	ldr	r2, [sp, #8]
 800bad0:	e75d      	b.n	800b98e <_vfiprintf_r+0x10a>
 800bad2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d1f9      	bne.n	800bace <_vfiprintf_r+0x24a>
 800bada:	2320      	movs	r3, #32
 800badc:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800bae0:	e7f5      	b.n	800bace <_vfiprintf_r+0x24a>
 800bae2:	f04a 0a01 	orr.w	sl, sl, #1
 800bae6:	e7f2      	b.n	800bace <_vfiprintf_r+0x24a>
 800bae8:	f854 3b04 	ldr.w	r3, [r4], #4
 800baec:	2b00      	cmp	r3, #0
 800baee:	9304      	str	r3, [sp, #16]
 800baf0:	daed      	bge.n	800bace <_vfiprintf_r+0x24a>
 800baf2:	425b      	negs	r3, r3
 800baf4:	9304      	str	r3, [sp, #16]
 800baf6:	f04a 0a04 	orr.w	sl, sl, #4
 800bafa:	e7e8      	b.n	800bace <_vfiprintf_r+0x24a>
 800bafc:	232b      	movs	r3, #43	; 0x2b
 800bafe:	e7ed      	b.n	800badc <_vfiprintf_r+0x258>
 800bb00:	9a02      	ldr	r2, [sp, #8]
 800bb02:	f812 3b01 	ldrb.w	r3, [r2], #1
 800bb06:	2b2a      	cmp	r3, #42	; 0x2a
 800bb08:	d112      	bne.n	800bb30 <_vfiprintf_r+0x2ac>
 800bb0a:	f854 0b04 	ldr.w	r0, [r4], #4
 800bb0e:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800bb12:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800bb16:	e7da      	b.n	800bace <_vfiprintf_r+0x24a>
 800bb18:	200a      	movs	r0, #10
 800bb1a:	9b01      	ldr	r3, [sp, #4]
 800bb1c:	fb00 1303 	mla	r3, r0, r3, r1
 800bb20:	9301      	str	r3, [sp, #4]
 800bb22:	f812 3b01 	ldrb.w	r3, [r2], #1
 800bb26:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800bb2a:	2909      	cmp	r1, #9
 800bb2c:	d9f4      	bls.n	800bb18 <_vfiprintf_r+0x294>
 800bb2e:	e730      	b.n	800b992 <_vfiprintf_r+0x10e>
 800bb30:	2100      	movs	r1, #0
 800bb32:	9101      	str	r1, [sp, #4]
 800bb34:	e7f7      	b.n	800bb26 <_vfiprintf_r+0x2a2>
 800bb36:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800bb3a:	e7c8      	b.n	800bace <_vfiprintf_r+0x24a>
 800bb3c:	2100      	movs	r1, #0
 800bb3e:	9a02      	ldr	r2, [sp, #8]
 800bb40:	9104      	str	r1, [sp, #16]
 800bb42:	200a      	movs	r0, #10
 800bb44:	9904      	ldr	r1, [sp, #16]
 800bb46:	3b30      	subs	r3, #48	; 0x30
 800bb48:	fb00 3301 	mla	r3, r0, r1, r3
 800bb4c:	9304      	str	r3, [sp, #16]
 800bb4e:	f812 3b01 	ldrb.w	r3, [r2], #1
 800bb52:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800bb56:	2909      	cmp	r1, #9
 800bb58:	d9f3      	bls.n	800bb42 <_vfiprintf_r+0x2be>
 800bb5a:	e71a      	b.n	800b992 <_vfiprintf_r+0x10e>
 800bb5c:	9b02      	ldr	r3, [sp, #8]
 800bb5e:	781b      	ldrb	r3, [r3, #0]
 800bb60:	2b68      	cmp	r3, #104	; 0x68
 800bb62:	bf01      	itttt	eq
 800bb64:	9b02      	ldreq	r3, [sp, #8]
 800bb66:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800bb6a:	3301      	addeq	r3, #1
 800bb6c:	9302      	streq	r3, [sp, #8]
 800bb6e:	bf18      	it	ne
 800bb70:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800bb74:	e7ab      	b.n	800bace <_vfiprintf_r+0x24a>
 800bb76:	9b02      	ldr	r3, [sp, #8]
 800bb78:	781b      	ldrb	r3, [r3, #0]
 800bb7a:	2b6c      	cmp	r3, #108	; 0x6c
 800bb7c:	d105      	bne.n	800bb8a <_vfiprintf_r+0x306>
 800bb7e:	9b02      	ldr	r3, [sp, #8]
 800bb80:	3301      	adds	r3, #1
 800bb82:	9302      	str	r3, [sp, #8]
 800bb84:	f04a 0a20 	orr.w	sl, sl, #32
 800bb88:	e7a1      	b.n	800bace <_vfiprintf_r+0x24a>
 800bb8a:	f04a 0a10 	orr.w	sl, sl, #16
 800bb8e:	e79e      	b.n	800bace <_vfiprintf_r+0x24a>
 800bb90:	46a3      	mov	fp, r4
 800bb92:	2100      	movs	r1, #0
 800bb94:	f85b 3b04 	ldr.w	r3, [fp], #4
 800bb98:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800bb9c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800bba0:	2301      	movs	r3, #1
 800bba2:	460d      	mov	r5, r1
 800bba4:	9301      	str	r3, [sp, #4]
 800bba6:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800bbaa:	e0a0      	b.n	800bcee <_vfiprintf_r+0x46a>
 800bbac:	f04a 0a10 	orr.w	sl, sl, #16
 800bbb0:	f01a 0f20 	tst.w	sl, #32
 800bbb4:	d010      	beq.n	800bbd8 <_vfiprintf_r+0x354>
 800bbb6:	3407      	adds	r4, #7
 800bbb8:	f024 0b07 	bic.w	fp, r4, #7
 800bbbc:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800bbc0:	2c00      	cmp	r4, #0
 800bbc2:	f175 0300 	sbcs.w	r3, r5, #0
 800bbc6:	da05      	bge.n	800bbd4 <_vfiprintf_r+0x350>
 800bbc8:	232d      	movs	r3, #45	; 0x2d
 800bbca:	4264      	negs	r4, r4
 800bbcc:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800bbd0:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800bbd4:	2301      	movs	r3, #1
 800bbd6:	e03f      	b.n	800bc58 <_vfiprintf_r+0x3d4>
 800bbd8:	f01a 0f10 	tst.w	sl, #16
 800bbdc:	f104 0b04 	add.w	fp, r4, #4
 800bbe0:	d002      	beq.n	800bbe8 <_vfiprintf_r+0x364>
 800bbe2:	6824      	ldr	r4, [r4, #0]
 800bbe4:	17e5      	asrs	r5, r4, #31
 800bbe6:	e7eb      	b.n	800bbc0 <_vfiprintf_r+0x33c>
 800bbe8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800bbec:	6824      	ldr	r4, [r4, #0]
 800bbee:	d001      	beq.n	800bbf4 <_vfiprintf_r+0x370>
 800bbf0:	b224      	sxth	r4, r4
 800bbf2:	e7f7      	b.n	800bbe4 <_vfiprintf_r+0x360>
 800bbf4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800bbf8:	bf18      	it	ne
 800bbfa:	b264      	sxtbne	r4, r4
 800bbfc:	e7f2      	b.n	800bbe4 <_vfiprintf_r+0x360>
 800bbfe:	f01a 0f20 	tst.w	sl, #32
 800bc02:	f854 3b04 	ldr.w	r3, [r4], #4
 800bc06:	d005      	beq.n	800bc14 <_vfiprintf_r+0x390>
 800bc08:	9a03      	ldr	r2, [sp, #12]
 800bc0a:	4610      	mov	r0, r2
 800bc0c:	17d1      	asrs	r1, r2, #31
 800bc0e:	e9c3 0100 	strd	r0, r1, [r3]
 800bc12:	e696      	b.n	800b942 <_vfiprintf_r+0xbe>
 800bc14:	f01a 0f10 	tst.w	sl, #16
 800bc18:	d002      	beq.n	800bc20 <_vfiprintf_r+0x39c>
 800bc1a:	9a03      	ldr	r2, [sp, #12]
 800bc1c:	601a      	str	r2, [r3, #0]
 800bc1e:	e690      	b.n	800b942 <_vfiprintf_r+0xbe>
 800bc20:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800bc24:	d002      	beq.n	800bc2c <_vfiprintf_r+0x3a8>
 800bc26:	9a03      	ldr	r2, [sp, #12]
 800bc28:	801a      	strh	r2, [r3, #0]
 800bc2a:	e68a      	b.n	800b942 <_vfiprintf_r+0xbe>
 800bc2c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800bc30:	d0f3      	beq.n	800bc1a <_vfiprintf_r+0x396>
 800bc32:	9a03      	ldr	r2, [sp, #12]
 800bc34:	701a      	strb	r2, [r3, #0]
 800bc36:	e684      	b.n	800b942 <_vfiprintf_r+0xbe>
 800bc38:	f04a 0a10 	orr.w	sl, sl, #16
 800bc3c:	f01a 0f20 	tst.w	sl, #32
 800bc40:	d01d      	beq.n	800bc7e <_vfiprintf_r+0x3fa>
 800bc42:	3407      	adds	r4, #7
 800bc44:	f024 0b07 	bic.w	fp, r4, #7
 800bc48:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800bc4c:	2300      	movs	r3, #0
 800bc4e:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800bc52:	2200      	movs	r2, #0
 800bc54:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800bc58:	9a01      	ldr	r2, [sp, #4]
 800bc5a:	3201      	adds	r2, #1
 800bc5c:	f000 8261 	beq.w	800c122 <_vfiprintf_r+0x89e>
 800bc60:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800bc64:	9205      	str	r2, [sp, #20]
 800bc66:	ea54 0205 	orrs.w	r2, r4, r5
 800bc6a:	f040 8260 	bne.w	800c12e <_vfiprintf_r+0x8aa>
 800bc6e:	9a01      	ldr	r2, [sp, #4]
 800bc70:	2a00      	cmp	r2, #0
 800bc72:	f000 8197 	beq.w	800bfa4 <_vfiprintf_r+0x720>
 800bc76:	2b01      	cmp	r3, #1
 800bc78:	f040 825c 	bne.w	800c134 <_vfiprintf_r+0x8b0>
 800bc7c:	e136      	b.n	800beec <_vfiprintf_r+0x668>
 800bc7e:	f01a 0f10 	tst.w	sl, #16
 800bc82:	f104 0b04 	add.w	fp, r4, #4
 800bc86:	d001      	beq.n	800bc8c <_vfiprintf_r+0x408>
 800bc88:	6824      	ldr	r4, [r4, #0]
 800bc8a:	e003      	b.n	800bc94 <_vfiprintf_r+0x410>
 800bc8c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800bc90:	d002      	beq.n	800bc98 <_vfiprintf_r+0x414>
 800bc92:	8824      	ldrh	r4, [r4, #0]
 800bc94:	2500      	movs	r5, #0
 800bc96:	e7d9      	b.n	800bc4c <_vfiprintf_r+0x3c8>
 800bc98:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800bc9c:	d0f4      	beq.n	800bc88 <_vfiprintf_r+0x404>
 800bc9e:	7824      	ldrb	r4, [r4, #0]
 800bca0:	e7f8      	b.n	800bc94 <_vfiprintf_r+0x410>
 800bca2:	f647 0330 	movw	r3, #30768	; 0x7830
 800bca6:	46a3      	mov	fp, r4
 800bca8:	2500      	movs	r5, #0
 800bcaa:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 800bcae:	4b04      	ldr	r3, [pc, #16]	; (800bcc0 <_vfiprintf_r+0x43c>)
 800bcb0:	f85b 4b04 	ldr.w	r4, [fp], #4
 800bcb4:	f04a 0a02 	orr.w	sl, sl, #2
 800bcb8:	9306      	str	r3, [sp, #24]
 800bcba:	2302      	movs	r3, #2
 800bcbc:	e7c9      	b.n	800bc52 <_vfiprintf_r+0x3ce>
 800bcbe:	bf00      	nop
 800bcc0:	0800e0d8 	.word	0x0800e0d8
 800bcc4:	46a3      	mov	fp, r4
 800bcc6:	2500      	movs	r5, #0
 800bcc8:	9b01      	ldr	r3, [sp, #4]
 800bcca:	f85b 8b04 	ldr.w	r8, [fp], #4
 800bcce:	1c5c      	adds	r4, r3, #1
 800bcd0:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800bcd4:	f000 80cf 	beq.w	800be76 <_vfiprintf_r+0x5f2>
 800bcd8:	461a      	mov	r2, r3
 800bcda:	4629      	mov	r1, r5
 800bcdc:	4640      	mov	r0, r8
 800bcde:	f7fe ff85 	bl	800abec <memchr>
 800bce2:	2800      	cmp	r0, #0
 800bce4:	f000 8173 	beq.w	800bfce <_vfiprintf_r+0x74a>
 800bce8:	eba0 0308 	sub.w	r3, r0, r8
 800bcec:	9301      	str	r3, [sp, #4]
 800bcee:	9b01      	ldr	r3, [sp, #4]
 800bcf0:	42ab      	cmp	r3, r5
 800bcf2:	bfb8      	it	lt
 800bcf4:	462b      	movlt	r3, r5
 800bcf6:	9305      	str	r3, [sp, #20]
 800bcf8:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800bcfc:	b113      	cbz	r3, 800bd04 <_vfiprintf_r+0x480>
 800bcfe:	9b05      	ldr	r3, [sp, #20]
 800bd00:	3301      	adds	r3, #1
 800bd02:	9305      	str	r3, [sp, #20]
 800bd04:	f01a 0302 	ands.w	r3, sl, #2
 800bd08:	9309      	str	r3, [sp, #36]	; 0x24
 800bd0a:	bf1e      	ittt	ne
 800bd0c:	9b05      	ldrne	r3, [sp, #20]
 800bd0e:	3302      	addne	r3, #2
 800bd10:	9305      	strne	r3, [sp, #20]
 800bd12:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800bd16:	930b      	str	r3, [sp, #44]	; 0x2c
 800bd18:	d11f      	bne.n	800bd5a <_vfiprintf_r+0x4d6>
 800bd1a:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800bd1e:	1a9c      	subs	r4, r3, r2
 800bd20:	2c00      	cmp	r4, #0
 800bd22:	dd1a      	ble.n	800bd5a <_vfiprintf_r+0x4d6>
 800bd24:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800bd28:	48b4      	ldr	r0, [pc, #720]	; (800bffc <_vfiprintf_r+0x778>)
 800bd2a:	2c10      	cmp	r4, #16
 800bd2c:	f103 0301 	add.w	r3, r3, #1
 800bd30:	f106 0108 	add.w	r1, r6, #8
 800bd34:	6030      	str	r0, [r6, #0]
 800bd36:	f300 814c 	bgt.w	800bfd2 <_vfiprintf_r+0x74e>
 800bd3a:	6074      	str	r4, [r6, #4]
 800bd3c:	2b07      	cmp	r3, #7
 800bd3e:	4414      	add	r4, r2
 800bd40:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800bd44:	f340 8157 	ble.w	800bff6 <_vfiprintf_r+0x772>
 800bd48:	4639      	mov	r1, r7
 800bd4a:	4648      	mov	r0, r9
 800bd4c:	aa0e      	add	r2, sp, #56	; 0x38
 800bd4e:	f7ff fd66 	bl	800b81e <__sprint_r>
 800bd52:	2800      	cmp	r0, #0
 800bd54:	f040 81b7 	bne.w	800c0c6 <_vfiprintf_r+0x842>
 800bd58:	ae11      	add	r6, sp, #68	; 0x44
 800bd5a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800bd5e:	b173      	cbz	r3, 800bd7e <_vfiprintf_r+0x4fa>
 800bd60:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800bd64:	6032      	str	r2, [r6, #0]
 800bd66:	2201      	movs	r2, #1
 800bd68:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bd6a:	6072      	str	r2, [r6, #4]
 800bd6c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800bd6e:	3301      	adds	r3, #1
 800bd70:	3201      	adds	r2, #1
 800bd72:	2b07      	cmp	r3, #7
 800bd74:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800bd78:	f300 8146 	bgt.w	800c008 <_vfiprintf_r+0x784>
 800bd7c:	3608      	adds	r6, #8
 800bd7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd80:	b16b      	cbz	r3, 800bd9e <_vfiprintf_r+0x51a>
 800bd82:	aa0d      	add	r2, sp, #52	; 0x34
 800bd84:	6032      	str	r2, [r6, #0]
 800bd86:	2202      	movs	r2, #2
 800bd88:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bd8a:	6072      	str	r2, [r6, #4]
 800bd8c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800bd8e:	3301      	adds	r3, #1
 800bd90:	3202      	adds	r2, #2
 800bd92:	2b07      	cmp	r3, #7
 800bd94:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800bd98:	f300 813f 	bgt.w	800c01a <_vfiprintf_r+0x796>
 800bd9c:	3608      	adds	r6, #8
 800bd9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bda0:	2b80      	cmp	r3, #128	; 0x80
 800bda2:	d11f      	bne.n	800bde4 <_vfiprintf_r+0x560>
 800bda4:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800bda8:	1a9c      	subs	r4, r3, r2
 800bdaa:	2c00      	cmp	r4, #0
 800bdac:	dd1a      	ble.n	800bde4 <_vfiprintf_r+0x560>
 800bdae:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800bdb2:	4893      	ldr	r0, [pc, #588]	; (800c000 <_vfiprintf_r+0x77c>)
 800bdb4:	2c10      	cmp	r4, #16
 800bdb6:	f103 0301 	add.w	r3, r3, #1
 800bdba:	f106 0108 	add.w	r1, r6, #8
 800bdbe:	6030      	str	r0, [r6, #0]
 800bdc0:	f300 8134 	bgt.w	800c02c <_vfiprintf_r+0x7a8>
 800bdc4:	6074      	str	r4, [r6, #4]
 800bdc6:	2b07      	cmp	r3, #7
 800bdc8:	4414      	add	r4, r2
 800bdca:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800bdce:	f340 813f 	ble.w	800c050 <_vfiprintf_r+0x7cc>
 800bdd2:	4639      	mov	r1, r7
 800bdd4:	4648      	mov	r0, r9
 800bdd6:	aa0e      	add	r2, sp, #56	; 0x38
 800bdd8:	f7ff fd21 	bl	800b81e <__sprint_r>
 800bddc:	2800      	cmp	r0, #0
 800bdde:	f040 8172 	bne.w	800c0c6 <_vfiprintf_r+0x842>
 800bde2:	ae11      	add	r6, sp, #68	; 0x44
 800bde4:	9b01      	ldr	r3, [sp, #4]
 800bde6:	1aec      	subs	r4, r5, r3
 800bde8:	2c00      	cmp	r4, #0
 800bdea:	dd1a      	ble.n	800be22 <_vfiprintf_r+0x59e>
 800bdec:	4d84      	ldr	r5, [pc, #528]	; (800c000 <_vfiprintf_r+0x77c>)
 800bdee:	2c10      	cmp	r4, #16
 800bdf0:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 800bdf4:	f106 0208 	add.w	r2, r6, #8
 800bdf8:	f103 0301 	add.w	r3, r3, #1
 800bdfc:	6035      	str	r5, [r6, #0]
 800bdfe:	f300 8129 	bgt.w	800c054 <_vfiprintf_r+0x7d0>
 800be02:	6074      	str	r4, [r6, #4]
 800be04:	2b07      	cmp	r3, #7
 800be06:	440c      	add	r4, r1
 800be08:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800be0c:	f340 8133 	ble.w	800c076 <_vfiprintf_r+0x7f2>
 800be10:	4639      	mov	r1, r7
 800be12:	4648      	mov	r0, r9
 800be14:	aa0e      	add	r2, sp, #56	; 0x38
 800be16:	f7ff fd02 	bl	800b81e <__sprint_r>
 800be1a:	2800      	cmp	r0, #0
 800be1c:	f040 8153 	bne.w	800c0c6 <_vfiprintf_r+0x842>
 800be20:	ae11      	add	r6, sp, #68	; 0x44
 800be22:	9b01      	ldr	r3, [sp, #4]
 800be24:	9810      	ldr	r0, [sp, #64]	; 0x40
 800be26:	6073      	str	r3, [r6, #4]
 800be28:	4418      	add	r0, r3
 800be2a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800be2c:	f8c6 8000 	str.w	r8, [r6]
 800be30:	3301      	adds	r3, #1
 800be32:	2b07      	cmp	r3, #7
 800be34:	9010      	str	r0, [sp, #64]	; 0x40
 800be36:	930f      	str	r3, [sp, #60]	; 0x3c
 800be38:	f300 811f 	bgt.w	800c07a <_vfiprintf_r+0x7f6>
 800be3c:	f106 0308 	add.w	r3, r6, #8
 800be40:	f01a 0f04 	tst.w	sl, #4
 800be44:	f040 8121 	bne.w	800c08a <_vfiprintf_r+0x806>
 800be48:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800be4c:	9905      	ldr	r1, [sp, #20]
 800be4e:	428a      	cmp	r2, r1
 800be50:	bfac      	ite	ge
 800be52:	189b      	addge	r3, r3, r2
 800be54:	185b      	addlt	r3, r3, r1
 800be56:	9303      	str	r3, [sp, #12]
 800be58:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800be5a:	b13b      	cbz	r3, 800be6c <_vfiprintf_r+0x5e8>
 800be5c:	4639      	mov	r1, r7
 800be5e:	4648      	mov	r0, r9
 800be60:	aa0e      	add	r2, sp, #56	; 0x38
 800be62:	f7ff fcdc 	bl	800b81e <__sprint_r>
 800be66:	2800      	cmp	r0, #0
 800be68:	f040 812d 	bne.w	800c0c6 <_vfiprintf_r+0x842>
 800be6c:	2300      	movs	r3, #0
 800be6e:	465c      	mov	r4, fp
 800be70:	930f      	str	r3, [sp, #60]	; 0x3c
 800be72:	ae11      	add	r6, sp, #68	; 0x44
 800be74:	e565      	b.n	800b942 <_vfiprintf_r+0xbe>
 800be76:	4640      	mov	r0, r8
 800be78:	f7f4 f96a 	bl	8000150 <strlen>
 800be7c:	9001      	str	r0, [sp, #4]
 800be7e:	e736      	b.n	800bcee <_vfiprintf_r+0x46a>
 800be80:	f04a 0a10 	orr.w	sl, sl, #16
 800be84:	f01a 0f20 	tst.w	sl, #32
 800be88:	d006      	beq.n	800be98 <_vfiprintf_r+0x614>
 800be8a:	3407      	adds	r4, #7
 800be8c:	f024 0b07 	bic.w	fp, r4, #7
 800be90:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800be94:	2301      	movs	r3, #1
 800be96:	e6dc      	b.n	800bc52 <_vfiprintf_r+0x3ce>
 800be98:	f01a 0f10 	tst.w	sl, #16
 800be9c:	f104 0b04 	add.w	fp, r4, #4
 800bea0:	d001      	beq.n	800bea6 <_vfiprintf_r+0x622>
 800bea2:	6824      	ldr	r4, [r4, #0]
 800bea4:	e003      	b.n	800beae <_vfiprintf_r+0x62a>
 800bea6:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800beaa:	d002      	beq.n	800beb2 <_vfiprintf_r+0x62e>
 800beac:	8824      	ldrh	r4, [r4, #0]
 800beae:	2500      	movs	r5, #0
 800beb0:	e7f0      	b.n	800be94 <_vfiprintf_r+0x610>
 800beb2:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800beb6:	d0f4      	beq.n	800bea2 <_vfiprintf_r+0x61e>
 800beb8:	7824      	ldrb	r4, [r4, #0]
 800beba:	e7f8      	b.n	800beae <_vfiprintf_r+0x62a>
 800bebc:	4a51      	ldr	r2, [pc, #324]	; (800c004 <_vfiprintf_r+0x780>)
 800bebe:	e5d6      	b.n	800ba6e <_vfiprintf_r+0x1ea>
 800bec0:	f01a 0f10 	tst.w	sl, #16
 800bec4:	f104 0b04 	add.w	fp, r4, #4
 800bec8:	d001      	beq.n	800bece <_vfiprintf_r+0x64a>
 800beca:	6824      	ldr	r4, [r4, #0]
 800becc:	e003      	b.n	800bed6 <_vfiprintf_r+0x652>
 800bece:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800bed2:	d002      	beq.n	800beda <_vfiprintf_r+0x656>
 800bed4:	8824      	ldrh	r4, [r4, #0]
 800bed6:	2500      	movs	r5, #0
 800bed8:	e5d3      	b.n	800ba82 <_vfiprintf_r+0x1fe>
 800beda:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800bede:	d0f4      	beq.n	800beca <_vfiprintf_r+0x646>
 800bee0:	7824      	ldrb	r4, [r4, #0]
 800bee2:	e7f8      	b.n	800bed6 <_vfiprintf_r+0x652>
 800bee4:	2d00      	cmp	r5, #0
 800bee6:	bf08      	it	eq
 800bee8:	2c0a      	cmpeq	r4, #10
 800beea:	d205      	bcs.n	800bef8 <_vfiprintf_r+0x674>
 800beec:	3430      	adds	r4, #48	; 0x30
 800beee:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800bef2:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 800bef6:	e13b      	b.n	800c170 <_vfiprintf_r+0x8ec>
 800bef8:	f04f 0a00 	mov.w	sl, #0
 800befc:	ab3a      	add	r3, sp, #232	; 0xe8
 800befe:	9309      	str	r3, [sp, #36]	; 0x24
 800bf00:	9b05      	ldr	r3, [sp, #20]
 800bf02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bf06:	930b      	str	r3, [sp, #44]	; 0x2c
 800bf08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf0a:	220a      	movs	r2, #10
 800bf0c:	4620      	mov	r0, r4
 800bf0e:	4629      	mov	r1, r5
 800bf10:	f103 38ff 	add.w	r8, r3, #4294967295
 800bf14:	2300      	movs	r3, #0
 800bf16:	f7f4 fe07 	bl	8000b28 <__aeabi_uldivmod>
 800bf1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf1c:	3230      	adds	r2, #48	; 0x30
 800bf1e:	f803 2c01 	strb.w	r2, [r3, #-1]
 800bf22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bf24:	f10a 0a01 	add.w	sl, sl, #1
 800bf28:	b1d3      	cbz	r3, 800bf60 <_vfiprintf_r+0x6dc>
 800bf2a:	9b07      	ldr	r3, [sp, #28]
 800bf2c:	781b      	ldrb	r3, [r3, #0]
 800bf2e:	4553      	cmp	r3, sl
 800bf30:	d116      	bne.n	800bf60 <_vfiprintf_r+0x6dc>
 800bf32:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800bf36:	d013      	beq.n	800bf60 <_vfiprintf_r+0x6dc>
 800bf38:	2d00      	cmp	r5, #0
 800bf3a:	bf08      	it	eq
 800bf3c:	2c0a      	cmpeq	r4, #10
 800bf3e:	d30f      	bcc.n	800bf60 <_vfiprintf_r+0x6dc>
 800bf40:	9b08      	ldr	r3, [sp, #32]
 800bf42:	990a      	ldr	r1, [sp, #40]	; 0x28
 800bf44:	eba8 0803 	sub.w	r8, r8, r3
 800bf48:	461a      	mov	r2, r3
 800bf4a:	4640      	mov	r0, r8
 800bf4c:	f7ff fbd9 	bl	800b702 <strncpy>
 800bf50:	9b07      	ldr	r3, [sp, #28]
 800bf52:	785b      	ldrb	r3, [r3, #1]
 800bf54:	b1a3      	cbz	r3, 800bf80 <_vfiprintf_r+0x6fc>
 800bf56:	f04f 0a00 	mov.w	sl, #0
 800bf5a:	9b07      	ldr	r3, [sp, #28]
 800bf5c:	3301      	adds	r3, #1
 800bf5e:	9307      	str	r3, [sp, #28]
 800bf60:	220a      	movs	r2, #10
 800bf62:	2300      	movs	r3, #0
 800bf64:	4620      	mov	r0, r4
 800bf66:	4629      	mov	r1, r5
 800bf68:	f7f4 fdde 	bl	8000b28 <__aeabi_uldivmod>
 800bf6c:	2d00      	cmp	r5, #0
 800bf6e:	bf08      	it	eq
 800bf70:	2c0a      	cmpeq	r4, #10
 800bf72:	f0c0 80fd 	bcc.w	800c170 <_vfiprintf_r+0x8ec>
 800bf76:	4604      	mov	r4, r0
 800bf78:	460d      	mov	r5, r1
 800bf7a:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800bf7e:	e7c3      	b.n	800bf08 <_vfiprintf_r+0x684>
 800bf80:	469a      	mov	sl, r3
 800bf82:	e7ed      	b.n	800bf60 <_vfiprintf_r+0x6dc>
 800bf84:	9a06      	ldr	r2, [sp, #24]
 800bf86:	f004 030f 	and.w	r3, r4, #15
 800bf8a:	5cd3      	ldrb	r3, [r2, r3]
 800bf8c:	092a      	lsrs	r2, r5, #4
 800bf8e:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800bf92:	0923      	lsrs	r3, r4, #4
 800bf94:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800bf98:	461c      	mov	r4, r3
 800bf9a:	4615      	mov	r5, r2
 800bf9c:	ea54 0305 	orrs.w	r3, r4, r5
 800bfa0:	d1f0      	bne.n	800bf84 <_vfiprintf_r+0x700>
 800bfa2:	e0e5      	b.n	800c170 <_vfiprintf_r+0x8ec>
 800bfa4:	b933      	cbnz	r3, 800bfb4 <_vfiprintf_r+0x730>
 800bfa6:	f01a 0f01 	tst.w	sl, #1
 800bfaa:	d003      	beq.n	800bfb4 <_vfiprintf_r+0x730>
 800bfac:	2330      	movs	r3, #48	; 0x30
 800bfae:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800bfb2:	e79e      	b.n	800bef2 <_vfiprintf_r+0x66e>
 800bfb4:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800bfb8:	e0da      	b.n	800c170 <_vfiprintf_r+0x8ec>
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	f000 80a4 	beq.w	800c108 <_vfiprintf_r+0x884>
 800bfc0:	2100      	movs	r1, #0
 800bfc2:	46a3      	mov	fp, r4
 800bfc4:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800bfc8:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800bfcc:	e5e8      	b.n	800bba0 <_vfiprintf_r+0x31c>
 800bfce:	4605      	mov	r5, r0
 800bfd0:	e68d      	b.n	800bcee <_vfiprintf_r+0x46a>
 800bfd2:	2010      	movs	r0, #16
 800bfd4:	2b07      	cmp	r3, #7
 800bfd6:	4402      	add	r2, r0
 800bfd8:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800bfdc:	6070      	str	r0, [r6, #4]
 800bfde:	dd07      	ble.n	800bff0 <_vfiprintf_r+0x76c>
 800bfe0:	4639      	mov	r1, r7
 800bfe2:	4648      	mov	r0, r9
 800bfe4:	aa0e      	add	r2, sp, #56	; 0x38
 800bfe6:	f7ff fc1a 	bl	800b81e <__sprint_r>
 800bfea:	2800      	cmp	r0, #0
 800bfec:	d16b      	bne.n	800c0c6 <_vfiprintf_r+0x842>
 800bfee:	a911      	add	r1, sp, #68	; 0x44
 800bff0:	460e      	mov	r6, r1
 800bff2:	3c10      	subs	r4, #16
 800bff4:	e696      	b.n	800bd24 <_vfiprintf_r+0x4a0>
 800bff6:	460e      	mov	r6, r1
 800bff8:	e6af      	b.n	800bd5a <_vfiprintf_r+0x4d6>
 800bffa:	bf00      	nop
 800bffc:	0800e31c 	.word	0x0800e31c
 800c000:	0800e32c 	.word	0x0800e32c
 800c004:	0800e0e9 	.word	0x0800e0e9
 800c008:	4639      	mov	r1, r7
 800c00a:	4648      	mov	r0, r9
 800c00c:	aa0e      	add	r2, sp, #56	; 0x38
 800c00e:	f7ff fc06 	bl	800b81e <__sprint_r>
 800c012:	2800      	cmp	r0, #0
 800c014:	d157      	bne.n	800c0c6 <_vfiprintf_r+0x842>
 800c016:	ae11      	add	r6, sp, #68	; 0x44
 800c018:	e6b1      	b.n	800bd7e <_vfiprintf_r+0x4fa>
 800c01a:	4639      	mov	r1, r7
 800c01c:	4648      	mov	r0, r9
 800c01e:	aa0e      	add	r2, sp, #56	; 0x38
 800c020:	f7ff fbfd 	bl	800b81e <__sprint_r>
 800c024:	2800      	cmp	r0, #0
 800c026:	d14e      	bne.n	800c0c6 <_vfiprintf_r+0x842>
 800c028:	ae11      	add	r6, sp, #68	; 0x44
 800c02a:	e6b8      	b.n	800bd9e <_vfiprintf_r+0x51a>
 800c02c:	2010      	movs	r0, #16
 800c02e:	2b07      	cmp	r3, #7
 800c030:	4402      	add	r2, r0
 800c032:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800c036:	6070      	str	r0, [r6, #4]
 800c038:	dd07      	ble.n	800c04a <_vfiprintf_r+0x7c6>
 800c03a:	4639      	mov	r1, r7
 800c03c:	4648      	mov	r0, r9
 800c03e:	aa0e      	add	r2, sp, #56	; 0x38
 800c040:	f7ff fbed 	bl	800b81e <__sprint_r>
 800c044:	2800      	cmp	r0, #0
 800c046:	d13e      	bne.n	800c0c6 <_vfiprintf_r+0x842>
 800c048:	a911      	add	r1, sp, #68	; 0x44
 800c04a:	460e      	mov	r6, r1
 800c04c:	3c10      	subs	r4, #16
 800c04e:	e6ae      	b.n	800bdae <_vfiprintf_r+0x52a>
 800c050:	460e      	mov	r6, r1
 800c052:	e6c7      	b.n	800bde4 <_vfiprintf_r+0x560>
 800c054:	2010      	movs	r0, #16
 800c056:	2b07      	cmp	r3, #7
 800c058:	4401      	add	r1, r0
 800c05a:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800c05e:	6070      	str	r0, [r6, #4]
 800c060:	dd06      	ble.n	800c070 <_vfiprintf_r+0x7ec>
 800c062:	4639      	mov	r1, r7
 800c064:	4648      	mov	r0, r9
 800c066:	aa0e      	add	r2, sp, #56	; 0x38
 800c068:	f7ff fbd9 	bl	800b81e <__sprint_r>
 800c06c:	bb58      	cbnz	r0, 800c0c6 <_vfiprintf_r+0x842>
 800c06e:	aa11      	add	r2, sp, #68	; 0x44
 800c070:	4616      	mov	r6, r2
 800c072:	3c10      	subs	r4, #16
 800c074:	e6bb      	b.n	800bdee <_vfiprintf_r+0x56a>
 800c076:	4616      	mov	r6, r2
 800c078:	e6d3      	b.n	800be22 <_vfiprintf_r+0x59e>
 800c07a:	4639      	mov	r1, r7
 800c07c:	4648      	mov	r0, r9
 800c07e:	aa0e      	add	r2, sp, #56	; 0x38
 800c080:	f7ff fbcd 	bl	800b81e <__sprint_r>
 800c084:	b9f8      	cbnz	r0, 800c0c6 <_vfiprintf_r+0x842>
 800c086:	ab11      	add	r3, sp, #68	; 0x44
 800c088:	e6da      	b.n	800be40 <_vfiprintf_r+0x5bc>
 800c08a:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800c08e:	1a54      	subs	r4, r2, r1
 800c090:	2c00      	cmp	r4, #0
 800c092:	f77f aed9 	ble.w	800be48 <_vfiprintf_r+0x5c4>
 800c096:	2610      	movs	r6, #16
 800c098:	4d39      	ldr	r5, [pc, #228]	; (800c180 <_vfiprintf_r+0x8fc>)
 800c09a:	2c10      	cmp	r4, #16
 800c09c:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800c0a0:	601d      	str	r5, [r3, #0]
 800c0a2:	f102 0201 	add.w	r2, r2, #1
 800c0a6:	dc1d      	bgt.n	800c0e4 <_vfiprintf_r+0x860>
 800c0a8:	605c      	str	r4, [r3, #4]
 800c0aa:	2a07      	cmp	r2, #7
 800c0ac:	440c      	add	r4, r1
 800c0ae:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800c0b2:	f77f aec9 	ble.w	800be48 <_vfiprintf_r+0x5c4>
 800c0b6:	4639      	mov	r1, r7
 800c0b8:	4648      	mov	r0, r9
 800c0ba:	aa0e      	add	r2, sp, #56	; 0x38
 800c0bc:	f7ff fbaf 	bl	800b81e <__sprint_r>
 800c0c0:	2800      	cmp	r0, #0
 800c0c2:	f43f aec1 	beq.w	800be48 <_vfiprintf_r+0x5c4>
 800c0c6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c0c8:	07d9      	lsls	r1, r3, #31
 800c0ca:	d405      	bmi.n	800c0d8 <_vfiprintf_r+0x854>
 800c0cc:	89bb      	ldrh	r3, [r7, #12]
 800c0ce:	059a      	lsls	r2, r3, #22
 800c0d0:	d402      	bmi.n	800c0d8 <_vfiprintf_r+0x854>
 800c0d2:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800c0d4:	f7fe fd1d 	bl	800ab12 <__retarget_lock_release_recursive>
 800c0d8:	89bb      	ldrh	r3, [r7, #12]
 800c0da:	065b      	lsls	r3, r3, #25
 800c0dc:	f57f ac03 	bpl.w	800b8e6 <_vfiprintf_r+0x62>
 800c0e0:	f7ff bbfe 	b.w	800b8e0 <_vfiprintf_r+0x5c>
 800c0e4:	3110      	adds	r1, #16
 800c0e6:	2a07      	cmp	r2, #7
 800c0e8:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800c0ec:	605e      	str	r6, [r3, #4]
 800c0ee:	dc02      	bgt.n	800c0f6 <_vfiprintf_r+0x872>
 800c0f0:	3308      	adds	r3, #8
 800c0f2:	3c10      	subs	r4, #16
 800c0f4:	e7d1      	b.n	800c09a <_vfiprintf_r+0x816>
 800c0f6:	4639      	mov	r1, r7
 800c0f8:	4648      	mov	r0, r9
 800c0fa:	aa0e      	add	r2, sp, #56	; 0x38
 800c0fc:	f7ff fb8f 	bl	800b81e <__sprint_r>
 800c100:	2800      	cmp	r0, #0
 800c102:	d1e0      	bne.n	800c0c6 <_vfiprintf_r+0x842>
 800c104:	ab11      	add	r3, sp, #68	; 0x44
 800c106:	e7f4      	b.n	800c0f2 <_vfiprintf_r+0x86e>
 800c108:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c10a:	b913      	cbnz	r3, 800c112 <_vfiprintf_r+0x88e>
 800c10c:	2300      	movs	r3, #0
 800c10e:	930f      	str	r3, [sp, #60]	; 0x3c
 800c110:	e7d9      	b.n	800c0c6 <_vfiprintf_r+0x842>
 800c112:	4639      	mov	r1, r7
 800c114:	4648      	mov	r0, r9
 800c116:	aa0e      	add	r2, sp, #56	; 0x38
 800c118:	f7ff fb81 	bl	800b81e <__sprint_r>
 800c11c:	2800      	cmp	r0, #0
 800c11e:	d0f5      	beq.n	800c10c <_vfiprintf_r+0x888>
 800c120:	e7d1      	b.n	800c0c6 <_vfiprintf_r+0x842>
 800c122:	ea54 0205 	orrs.w	r2, r4, r5
 800c126:	f8cd a014 	str.w	sl, [sp, #20]
 800c12a:	f43f ada4 	beq.w	800bc76 <_vfiprintf_r+0x3f2>
 800c12e:	2b01      	cmp	r3, #1
 800c130:	f43f aed8 	beq.w	800bee4 <_vfiprintf_r+0x660>
 800c134:	2b02      	cmp	r3, #2
 800c136:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800c13a:	f43f af23 	beq.w	800bf84 <_vfiprintf_r+0x700>
 800c13e:	08e2      	lsrs	r2, r4, #3
 800c140:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 800c144:	08e8      	lsrs	r0, r5, #3
 800c146:	f004 0307 	and.w	r3, r4, #7
 800c14a:	4605      	mov	r5, r0
 800c14c:	4614      	mov	r4, r2
 800c14e:	3330      	adds	r3, #48	; 0x30
 800c150:	ea54 0205 	orrs.w	r2, r4, r5
 800c154:	4641      	mov	r1, r8
 800c156:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800c15a:	d1f0      	bne.n	800c13e <_vfiprintf_r+0x8ba>
 800c15c:	9a05      	ldr	r2, [sp, #20]
 800c15e:	07d0      	lsls	r0, r2, #31
 800c160:	d506      	bpl.n	800c170 <_vfiprintf_r+0x8ec>
 800c162:	2b30      	cmp	r3, #48	; 0x30
 800c164:	d004      	beq.n	800c170 <_vfiprintf_r+0x8ec>
 800c166:	2330      	movs	r3, #48	; 0x30
 800c168:	f808 3c01 	strb.w	r3, [r8, #-1]
 800c16c:	f1a1 0802 	sub.w	r8, r1, #2
 800c170:	ab3a      	add	r3, sp, #232	; 0xe8
 800c172:	eba3 0308 	sub.w	r3, r3, r8
 800c176:	9d01      	ldr	r5, [sp, #4]
 800c178:	f8dd a014 	ldr.w	sl, [sp, #20]
 800c17c:	9301      	str	r3, [sp, #4]
 800c17e:	e5b6      	b.n	800bcee <_vfiprintf_r+0x46a>
 800c180:	0800e31c 	.word	0x0800e31c

0800c184 <__sbprintf>:
 800c184:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c186:	461f      	mov	r7, r3
 800c188:	898b      	ldrh	r3, [r1, #12]
 800c18a:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800c18e:	f023 0302 	bic.w	r3, r3, #2
 800c192:	f8ad 300c 	strh.w	r3, [sp, #12]
 800c196:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800c198:	4615      	mov	r5, r2
 800c19a:	9319      	str	r3, [sp, #100]	; 0x64
 800c19c:	89cb      	ldrh	r3, [r1, #14]
 800c19e:	4606      	mov	r6, r0
 800c1a0:	f8ad 300e 	strh.w	r3, [sp, #14]
 800c1a4:	69cb      	ldr	r3, [r1, #28]
 800c1a6:	a816      	add	r0, sp, #88	; 0x58
 800c1a8:	9307      	str	r3, [sp, #28]
 800c1aa:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800c1ac:	460c      	mov	r4, r1
 800c1ae:	9309      	str	r3, [sp, #36]	; 0x24
 800c1b0:	ab1a      	add	r3, sp, #104	; 0x68
 800c1b2:	9300      	str	r3, [sp, #0]
 800c1b4:	9304      	str	r3, [sp, #16]
 800c1b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c1ba:	9302      	str	r3, [sp, #8]
 800c1bc:	9305      	str	r3, [sp, #20]
 800c1be:	2300      	movs	r3, #0
 800c1c0:	9306      	str	r3, [sp, #24]
 800c1c2:	f7fe fca3 	bl	800ab0c <__retarget_lock_init_recursive>
 800c1c6:	462a      	mov	r2, r5
 800c1c8:	463b      	mov	r3, r7
 800c1ca:	4669      	mov	r1, sp
 800c1cc:	4630      	mov	r0, r6
 800c1ce:	f7ff fb59 	bl	800b884 <_vfiprintf_r>
 800c1d2:	1e05      	subs	r5, r0, #0
 800c1d4:	db07      	blt.n	800c1e6 <__sbprintf+0x62>
 800c1d6:	4669      	mov	r1, sp
 800c1d8:	4630      	mov	r0, r6
 800c1da:	f7fe f96d 	bl	800a4b8 <_fflush_r>
 800c1de:	2800      	cmp	r0, #0
 800c1e0:	bf18      	it	ne
 800c1e2:	f04f 35ff 	movne.w	r5, #4294967295
 800c1e6:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800c1ea:	9816      	ldr	r0, [sp, #88]	; 0x58
 800c1ec:	065b      	lsls	r3, r3, #25
 800c1ee:	bf42      	ittt	mi
 800c1f0:	89a3      	ldrhmi	r3, [r4, #12]
 800c1f2:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800c1f6:	81a3      	strhmi	r3, [r4, #12]
 800c1f8:	f7fe fc89 	bl	800ab0e <__retarget_lock_close_recursive>
 800c1fc:	4628      	mov	r0, r5
 800c1fe:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800c202:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c204 <__swbuf_r>:
 800c204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c206:	460e      	mov	r6, r1
 800c208:	4614      	mov	r4, r2
 800c20a:	4605      	mov	r5, r0
 800c20c:	b118      	cbz	r0, 800c216 <__swbuf_r+0x12>
 800c20e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c210:	b90b      	cbnz	r3, 800c216 <__swbuf_r+0x12>
 800c212:	f7fe f9bd 	bl	800a590 <__sinit>
 800c216:	69a3      	ldr	r3, [r4, #24]
 800c218:	60a3      	str	r3, [r4, #8]
 800c21a:	89a3      	ldrh	r3, [r4, #12]
 800c21c:	0719      	lsls	r1, r3, #28
 800c21e:	d529      	bpl.n	800c274 <__swbuf_r+0x70>
 800c220:	6923      	ldr	r3, [r4, #16]
 800c222:	b33b      	cbz	r3, 800c274 <__swbuf_r+0x70>
 800c224:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c228:	b2f6      	uxtb	r6, r6
 800c22a:	049a      	lsls	r2, r3, #18
 800c22c:	4637      	mov	r7, r6
 800c22e:	d52a      	bpl.n	800c286 <__swbuf_r+0x82>
 800c230:	6823      	ldr	r3, [r4, #0]
 800c232:	6920      	ldr	r0, [r4, #16]
 800c234:	1a18      	subs	r0, r3, r0
 800c236:	6963      	ldr	r3, [r4, #20]
 800c238:	4283      	cmp	r3, r0
 800c23a:	dc04      	bgt.n	800c246 <__swbuf_r+0x42>
 800c23c:	4621      	mov	r1, r4
 800c23e:	4628      	mov	r0, r5
 800c240:	f7fe f93a 	bl	800a4b8 <_fflush_r>
 800c244:	b9e0      	cbnz	r0, 800c280 <__swbuf_r+0x7c>
 800c246:	68a3      	ldr	r3, [r4, #8]
 800c248:	3001      	adds	r0, #1
 800c24a:	3b01      	subs	r3, #1
 800c24c:	60a3      	str	r3, [r4, #8]
 800c24e:	6823      	ldr	r3, [r4, #0]
 800c250:	1c5a      	adds	r2, r3, #1
 800c252:	6022      	str	r2, [r4, #0]
 800c254:	701e      	strb	r6, [r3, #0]
 800c256:	6963      	ldr	r3, [r4, #20]
 800c258:	4283      	cmp	r3, r0
 800c25a:	d004      	beq.n	800c266 <__swbuf_r+0x62>
 800c25c:	89a3      	ldrh	r3, [r4, #12]
 800c25e:	07db      	lsls	r3, r3, #31
 800c260:	d506      	bpl.n	800c270 <__swbuf_r+0x6c>
 800c262:	2e0a      	cmp	r6, #10
 800c264:	d104      	bne.n	800c270 <__swbuf_r+0x6c>
 800c266:	4621      	mov	r1, r4
 800c268:	4628      	mov	r0, r5
 800c26a:	f7fe f925 	bl	800a4b8 <_fflush_r>
 800c26e:	b938      	cbnz	r0, 800c280 <__swbuf_r+0x7c>
 800c270:	4638      	mov	r0, r7
 800c272:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c274:	4621      	mov	r1, r4
 800c276:	4628      	mov	r0, r5
 800c278:	f7fd f9da 	bl	8009630 <__swsetup_r>
 800c27c:	2800      	cmp	r0, #0
 800c27e:	d0d1      	beq.n	800c224 <__swbuf_r+0x20>
 800c280:	f04f 37ff 	mov.w	r7, #4294967295
 800c284:	e7f4      	b.n	800c270 <__swbuf_r+0x6c>
 800c286:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800c28a:	81a3      	strh	r3, [r4, #12]
 800c28c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c28e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c292:	6663      	str	r3, [r4, #100]	; 0x64
 800c294:	e7cc      	b.n	800c230 <__swbuf_r+0x2c>
	...

0800c298 <_write_r>:
 800c298:	b538      	push	{r3, r4, r5, lr}
 800c29a:	4604      	mov	r4, r0
 800c29c:	4608      	mov	r0, r1
 800c29e:	4611      	mov	r1, r2
 800c2a0:	2200      	movs	r2, #0
 800c2a2:	4d05      	ldr	r5, [pc, #20]	; (800c2b8 <_write_r+0x20>)
 800c2a4:	602a      	str	r2, [r5, #0]
 800c2a6:	461a      	mov	r2, r3
 800c2a8:	f7f6 f94c 	bl	8002544 <_write>
 800c2ac:	1c43      	adds	r3, r0, #1
 800c2ae:	d102      	bne.n	800c2b6 <_write_r+0x1e>
 800c2b0:	682b      	ldr	r3, [r5, #0]
 800c2b2:	b103      	cbz	r3, 800c2b6 <_write_r+0x1e>
 800c2b4:	6023      	str	r3, [r4, #0]
 800c2b6:	bd38      	pop	{r3, r4, r5, pc}
 800c2b8:	200010ec 	.word	0x200010ec

0800c2bc <__register_exitproc>:
 800c2bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c2c0:	4d1c      	ldr	r5, [pc, #112]	; (800c334 <__register_exitproc+0x78>)
 800c2c2:	4606      	mov	r6, r0
 800c2c4:	6828      	ldr	r0, [r5, #0]
 800c2c6:	4698      	mov	r8, r3
 800c2c8:	460f      	mov	r7, r1
 800c2ca:	4691      	mov	r9, r2
 800c2cc:	f7fe fc20 	bl	800ab10 <__retarget_lock_acquire_recursive>
 800c2d0:	4b19      	ldr	r3, [pc, #100]	; (800c338 <__register_exitproc+0x7c>)
 800c2d2:	4628      	mov	r0, r5
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800c2da:	b91c      	cbnz	r4, 800c2e4 <__register_exitproc+0x28>
 800c2dc:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800c2e0:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800c2e4:	6865      	ldr	r5, [r4, #4]
 800c2e6:	6800      	ldr	r0, [r0, #0]
 800c2e8:	2d1f      	cmp	r5, #31
 800c2ea:	dd05      	ble.n	800c2f8 <__register_exitproc+0x3c>
 800c2ec:	f7fe fc11 	bl	800ab12 <__retarget_lock_release_recursive>
 800c2f0:	f04f 30ff 	mov.w	r0, #4294967295
 800c2f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c2f8:	b19e      	cbz	r6, 800c322 <__register_exitproc+0x66>
 800c2fa:	2201      	movs	r2, #1
 800c2fc:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800c300:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800c304:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800c308:	40aa      	lsls	r2, r5
 800c30a:	4313      	orrs	r3, r2
 800c30c:	2e02      	cmp	r6, #2
 800c30e:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800c312:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800c316:	bf02      	ittt	eq
 800c318:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800c31c:	431a      	orreq	r2, r3
 800c31e:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 800c322:	1c6b      	adds	r3, r5, #1
 800c324:	3502      	adds	r5, #2
 800c326:	6063      	str	r3, [r4, #4]
 800c328:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800c32c:	f7fe fbf1 	bl	800ab12 <__retarget_lock_release_recursive>
 800c330:	2000      	movs	r0, #0
 800c332:	e7df      	b.n	800c2f4 <__register_exitproc+0x38>
 800c334:	200008c0 	.word	0x200008c0
 800c338:	0800e0c4 	.word	0x0800e0c4

0800c33c <__assert_func>:
 800c33c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c33e:	4614      	mov	r4, r2
 800c340:	461a      	mov	r2, r3
 800c342:	4b09      	ldr	r3, [pc, #36]	; (800c368 <__assert_func+0x2c>)
 800c344:	4605      	mov	r5, r0
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	68d8      	ldr	r0, [r3, #12]
 800c34a:	b14c      	cbz	r4, 800c360 <__assert_func+0x24>
 800c34c:	4b07      	ldr	r3, [pc, #28]	; (800c36c <__assert_func+0x30>)
 800c34e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c352:	9100      	str	r1, [sp, #0]
 800c354:	462b      	mov	r3, r5
 800c356:	4906      	ldr	r1, [pc, #24]	; (800c370 <__assert_func+0x34>)
 800c358:	f000 f8a4 	bl	800c4a4 <fiprintf>
 800c35c:	f000 f99f 	bl	800c69e <abort>
 800c360:	4b04      	ldr	r3, [pc, #16]	; (800c374 <__assert_func+0x38>)
 800c362:	461c      	mov	r4, r3
 800c364:	e7f3      	b.n	800c34e <__assert_func+0x12>
 800c366:	bf00      	nop
 800c368:	20000080 	.word	0x20000080
 800c36c:	0800e33c 	.word	0x0800e33c
 800c370:	0800e349 	.word	0x0800e349
 800c374:	0800e377 	.word	0x0800e377

0800c378 <_calloc_r>:
 800c378:	b510      	push	{r4, lr}
 800c37a:	4351      	muls	r1, r2
 800c37c:	f7fa f986 	bl	800668c <_malloc_r>
 800c380:	4604      	mov	r4, r0
 800c382:	b198      	cbz	r0, 800c3ac <_calloc_r+0x34>
 800c384:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800c388:	f022 0203 	bic.w	r2, r2, #3
 800c38c:	3a04      	subs	r2, #4
 800c38e:	2a24      	cmp	r2, #36	; 0x24
 800c390:	d81b      	bhi.n	800c3ca <_calloc_r+0x52>
 800c392:	2a13      	cmp	r2, #19
 800c394:	d917      	bls.n	800c3c6 <_calloc_r+0x4e>
 800c396:	2100      	movs	r1, #0
 800c398:	2a1b      	cmp	r2, #27
 800c39a:	e9c0 1100 	strd	r1, r1, [r0]
 800c39e:	d807      	bhi.n	800c3b0 <_calloc_r+0x38>
 800c3a0:	f100 0308 	add.w	r3, r0, #8
 800c3a4:	2200      	movs	r2, #0
 800c3a6:	e9c3 2200 	strd	r2, r2, [r3]
 800c3aa:	609a      	str	r2, [r3, #8]
 800c3ac:	4620      	mov	r0, r4
 800c3ae:	bd10      	pop	{r4, pc}
 800c3b0:	2a24      	cmp	r2, #36	; 0x24
 800c3b2:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800c3b6:	bf11      	iteee	ne
 800c3b8:	f100 0310 	addne.w	r3, r0, #16
 800c3bc:	6101      	streq	r1, [r0, #16]
 800c3be:	f100 0318 	addeq.w	r3, r0, #24
 800c3c2:	6141      	streq	r1, [r0, #20]
 800c3c4:	e7ee      	b.n	800c3a4 <_calloc_r+0x2c>
 800c3c6:	4603      	mov	r3, r0
 800c3c8:	e7ec      	b.n	800c3a4 <_calloc_r+0x2c>
 800c3ca:	2100      	movs	r1, #0
 800c3cc:	f7fa fba0 	bl	8006b10 <memset>
 800c3d0:	e7ec      	b.n	800c3ac <_calloc_r+0x34>
	...

0800c3d4 <_close_r>:
 800c3d4:	b538      	push	{r3, r4, r5, lr}
 800c3d6:	2300      	movs	r3, #0
 800c3d8:	4d05      	ldr	r5, [pc, #20]	; (800c3f0 <_close_r+0x1c>)
 800c3da:	4604      	mov	r4, r0
 800c3dc:	4608      	mov	r0, r1
 800c3de:	602b      	str	r3, [r5, #0]
 800c3e0:	f000 fa20 	bl	800c824 <_close>
 800c3e4:	1c43      	adds	r3, r0, #1
 800c3e6:	d102      	bne.n	800c3ee <_close_r+0x1a>
 800c3e8:	682b      	ldr	r3, [r5, #0]
 800c3ea:	b103      	cbz	r3, 800c3ee <_close_r+0x1a>
 800c3ec:	6023      	str	r3, [r4, #0]
 800c3ee:	bd38      	pop	{r3, r4, r5, pc}
 800c3f0:	200010ec 	.word	0x200010ec

0800c3f4 <_fclose_r>:
 800c3f4:	b570      	push	{r4, r5, r6, lr}
 800c3f6:	4606      	mov	r6, r0
 800c3f8:	460c      	mov	r4, r1
 800c3fa:	b911      	cbnz	r1, 800c402 <_fclose_r+0xe>
 800c3fc:	2500      	movs	r5, #0
 800c3fe:	4628      	mov	r0, r5
 800c400:	bd70      	pop	{r4, r5, r6, pc}
 800c402:	b118      	cbz	r0, 800c40c <_fclose_r+0x18>
 800c404:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c406:	b90b      	cbnz	r3, 800c40c <_fclose_r+0x18>
 800c408:	f7fe f8c2 	bl	800a590 <__sinit>
 800c40c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c40e:	07d8      	lsls	r0, r3, #31
 800c410:	d405      	bmi.n	800c41e <_fclose_r+0x2a>
 800c412:	89a3      	ldrh	r3, [r4, #12]
 800c414:	0599      	lsls	r1, r3, #22
 800c416:	d402      	bmi.n	800c41e <_fclose_r+0x2a>
 800c418:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c41a:	f7fe fb79 	bl	800ab10 <__retarget_lock_acquire_recursive>
 800c41e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c422:	b93b      	cbnz	r3, 800c434 <_fclose_r+0x40>
 800c424:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800c426:	f015 0501 	ands.w	r5, r5, #1
 800c42a:	d1e7      	bne.n	800c3fc <_fclose_r+0x8>
 800c42c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c42e:	f7fe fb70 	bl	800ab12 <__retarget_lock_release_recursive>
 800c432:	e7e4      	b.n	800c3fe <_fclose_r+0xa>
 800c434:	4621      	mov	r1, r4
 800c436:	4630      	mov	r0, r6
 800c438:	f7fd ffb0 	bl	800a39c <__sflush_r>
 800c43c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800c43e:	4605      	mov	r5, r0
 800c440:	b133      	cbz	r3, 800c450 <_fclose_r+0x5c>
 800c442:	4630      	mov	r0, r6
 800c444:	69e1      	ldr	r1, [r4, #28]
 800c446:	4798      	blx	r3
 800c448:	2800      	cmp	r0, #0
 800c44a:	bfb8      	it	lt
 800c44c:	f04f 35ff 	movlt.w	r5, #4294967295
 800c450:	89a3      	ldrh	r3, [r4, #12]
 800c452:	061a      	lsls	r2, r3, #24
 800c454:	d503      	bpl.n	800c45e <_fclose_r+0x6a>
 800c456:	4630      	mov	r0, r6
 800c458:	6921      	ldr	r1, [r4, #16]
 800c45a:	f7fe f929 	bl	800a6b0 <_free_r>
 800c45e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800c460:	b141      	cbz	r1, 800c474 <_fclose_r+0x80>
 800c462:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800c466:	4299      	cmp	r1, r3
 800c468:	d002      	beq.n	800c470 <_fclose_r+0x7c>
 800c46a:	4630      	mov	r0, r6
 800c46c:	f7fe f920 	bl	800a6b0 <_free_r>
 800c470:	2300      	movs	r3, #0
 800c472:	6323      	str	r3, [r4, #48]	; 0x30
 800c474:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800c476:	b121      	cbz	r1, 800c482 <_fclose_r+0x8e>
 800c478:	4630      	mov	r0, r6
 800c47a:	f7fe f919 	bl	800a6b0 <_free_r>
 800c47e:	2300      	movs	r3, #0
 800c480:	6463      	str	r3, [r4, #68]	; 0x44
 800c482:	f7fe f86d 	bl	800a560 <__sfp_lock_acquire>
 800c486:	2300      	movs	r3, #0
 800c488:	81a3      	strh	r3, [r4, #12]
 800c48a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c48c:	07db      	lsls	r3, r3, #31
 800c48e:	d402      	bmi.n	800c496 <_fclose_r+0xa2>
 800c490:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c492:	f7fe fb3e 	bl	800ab12 <__retarget_lock_release_recursive>
 800c496:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c498:	f7fe fb39 	bl	800ab0e <__retarget_lock_close_recursive>
 800c49c:	f7fe f866 	bl	800a56c <__sfp_lock_release>
 800c4a0:	e7ad      	b.n	800c3fe <_fclose_r+0xa>
	...

0800c4a4 <fiprintf>:
 800c4a4:	b40e      	push	{r1, r2, r3}
 800c4a6:	b503      	push	{r0, r1, lr}
 800c4a8:	4601      	mov	r1, r0
 800c4aa:	ab03      	add	r3, sp, #12
 800c4ac:	4805      	ldr	r0, [pc, #20]	; (800c4c4 <fiprintf+0x20>)
 800c4ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800c4b2:	6800      	ldr	r0, [r0, #0]
 800c4b4:	9301      	str	r3, [sp, #4]
 800c4b6:	f7ff f9e5 	bl	800b884 <_vfiprintf_r>
 800c4ba:	b002      	add	sp, #8
 800c4bc:	f85d eb04 	ldr.w	lr, [sp], #4
 800c4c0:	b003      	add	sp, #12
 800c4c2:	4770      	bx	lr
 800c4c4:	20000080 	.word	0x20000080

0800c4c8 <__fputwc>:
 800c4c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c4cc:	4680      	mov	r8, r0
 800c4ce:	460e      	mov	r6, r1
 800c4d0:	4615      	mov	r5, r2
 800c4d2:	f000 f885 	bl	800c5e0 <__locale_mb_cur_max>
 800c4d6:	2801      	cmp	r0, #1
 800c4d8:	4604      	mov	r4, r0
 800c4da:	d11b      	bne.n	800c514 <__fputwc+0x4c>
 800c4dc:	1e73      	subs	r3, r6, #1
 800c4de:	2bfe      	cmp	r3, #254	; 0xfe
 800c4e0:	d818      	bhi.n	800c514 <__fputwc+0x4c>
 800c4e2:	f88d 6004 	strb.w	r6, [sp, #4]
 800c4e6:	2700      	movs	r7, #0
 800c4e8:	f10d 0904 	add.w	r9, sp, #4
 800c4ec:	42a7      	cmp	r7, r4
 800c4ee:	d020      	beq.n	800c532 <__fputwc+0x6a>
 800c4f0:	68ab      	ldr	r3, [r5, #8]
 800c4f2:	f817 1009 	ldrb.w	r1, [r7, r9]
 800c4f6:	3b01      	subs	r3, #1
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	60ab      	str	r3, [r5, #8]
 800c4fc:	da04      	bge.n	800c508 <__fputwc+0x40>
 800c4fe:	69aa      	ldr	r2, [r5, #24]
 800c500:	4293      	cmp	r3, r2
 800c502:	db1a      	blt.n	800c53a <__fputwc+0x72>
 800c504:	290a      	cmp	r1, #10
 800c506:	d018      	beq.n	800c53a <__fputwc+0x72>
 800c508:	682b      	ldr	r3, [r5, #0]
 800c50a:	1c5a      	adds	r2, r3, #1
 800c50c:	602a      	str	r2, [r5, #0]
 800c50e:	7019      	strb	r1, [r3, #0]
 800c510:	3701      	adds	r7, #1
 800c512:	e7eb      	b.n	800c4ec <__fputwc+0x24>
 800c514:	4632      	mov	r2, r6
 800c516:	4640      	mov	r0, r8
 800c518:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800c51c:	a901      	add	r1, sp, #4
 800c51e:	f000 f89b 	bl	800c658 <_wcrtomb_r>
 800c522:	1c42      	adds	r2, r0, #1
 800c524:	4604      	mov	r4, r0
 800c526:	d1de      	bne.n	800c4e6 <__fputwc+0x1e>
 800c528:	4606      	mov	r6, r0
 800c52a:	89ab      	ldrh	r3, [r5, #12]
 800c52c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c530:	81ab      	strh	r3, [r5, #12]
 800c532:	4630      	mov	r0, r6
 800c534:	b003      	add	sp, #12
 800c536:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c53a:	462a      	mov	r2, r5
 800c53c:	4640      	mov	r0, r8
 800c53e:	f7ff fe61 	bl	800c204 <__swbuf_r>
 800c542:	1c43      	adds	r3, r0, #1
 800c544:	d1e4      	bne.n	800c510 <__fputwc+0x48>
 800c546:	4606      	mov	r6, r0
 800c548:	e7f3      	b.n	800c532 <__fputwc+0x6a>

0800c54a <_fputwc_r>:
 800c54a:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800c54c:	b570      	push	{r4, r5, r6, lr}
 800c54e:	07db      	lsls	r3, r3, #31
 800c550:	4605      	mov	r5, r0
 800c552:	460e      	mov	r6, r1
 800c554:	4614      	mov	r4, r2
 800c556:	d405      	bmi.n	800c564 <_fputwc_r+0x1a>
 800c558:	8993      	ldrh	r3, [r2, #12]
 800c55a:	0598      	lsls	r0, r3, #22
 800c55c:	d402      	bmi.n	800c564 <_fputwc_r+0x1a>
 800c55e:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800c560:	f7fe fad6 	bl	800ab10 <__retarget_lock_acquire_recursive>
 800c564:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c568:	0499      	lsls	r1, r3, #18
 800c56a:	d406      	bmi.n	800c57a <_fputwc_r+0x30>
 800c56c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800c570:	81a3      	strh	r3, [r4, #12]
 800c572:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c574:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800c578:	6663      	str	r3, [r4, #100]	; 0x64
 800c57a:	4622      	mov	r2, r4
 800c57c:	4628      	mov	r0, r5
 800c57e:	4631      	mov	r1, r6
 800c580:	f7ff ffa2 	bl	800c4c8 <__fputwc>
 800c584:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c586:	4605      	mov	r5, r0
 800c588:	07da      	lsls	r2, r3, #31
 800c58a:	d405      	bmi.n	800c598 <_fputwc_r+0x4e>
 800c58c:	89a3      	ldrh	r3, [r4, #12]
 800c58e:	059b      	lsls	r3, r3, #22
 800c590:	d402      	bmi.n	800c598 <_fputwc_r+0x4e>
 800c592:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c594:	f7fe fabd 	bl	800ab12 <__retarget_lock_release_recursive>
 800c598:	4628      	mov	r0, r5
 800c59a:	bd70      	pop	{r4, r5, r6, pc}

0800c59c <_fstat_r>:
 800c59c:	b538      	push	{r3, r4, r5, lr}
 800c59e:	2300      	movs	r3, #0
 800c5a0:	4d06      	ldr	r5, [pc, #24]	; (800c5bc <_fstat_r+0x20>)
 800c5a2:	4604      	mov	r4, r0
 800c5a4:	4608      	mov	r0, r1
 800c5a6:	4611      	mov	r1, r2
 800c5a8:	602b      	str	r3, [r5, #0]
 800c5aa:	f7f5 fef3 	bl	8002394 <_fstat>
 800c5ae:	1c43      	adds	r3, r0, #1
 800c5b0:	d102      	bne.n	800c5b8 <_fstat_r+0x1c>
 800c5b2:	682b      	ldr	r3, [r5, #0]
 800c5b4:	b103      	cbz	r3, 800c5b8 <_fstat_r+0x1c>
 800c5b6:	6023      	str	r3, [r4, #0]
 800c5b8:	bd38      	pop	{r3, r4, r5, pc}
 800c5ba:	bf00      	nop
 800c5bc:	200010ec 	.word	0x200010ec

0800c5c0 <_isatty_r>:
 800c5c0:	b538      	push	{r3, r4, r5, lr}
 800c5c2:	2300      	movs	r3, #0
 800c5c4:	4d05      	ldr	r5, [pc, #20]	; (800c5dc <_isatty_r+0x1c>)
 800c5c6:	4604      	mov	r4, r0
 800c5c8:	4608      	mov	r0, r1
 800c5ca:	602b      	str	r3, [r5, #0]
 800c5cc:	f000 f950 	bl	800c870 <_isatty>
 800c5d0:	1c43      	adds	r3, r0, #1
 800c5d2:	d102      	bne.n	800c5da <_isatty_r+0x1a>
 800c5d4:	682b      	ldr	r3, [r5, #0]
 800c5d6:	b103      	cbz	r3, 800c5da <_isatty_r+0x1a>
 800c5d8:	6023      	str	r3, [r4, #0]
 800c5da:	bd38      	pop	{r3, r4, r5, pc}
 800c5dc:	200010ec 	.word	0x200010ec

0800c5e0 <__locale_mb_cur_max>:
 800c5e0:	4b01      	ldr	r3, [pc, #4]	; (800c5e8 <__locale_mb_cur_max+0x8>)
 800c5e2:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800c5e6:	4770      	bx	lr
 800c5e8:	200008c4 	.word	0x200008c4

0800c5ec <_lseek_r>:
 800c5ec:	b538      	push	{r3, r4, r5, lr}
 800c5ee:	4604      	mov	r4, r0
 800c5f0:	4608      	mov	r0, r1
 800c5f2:	4611      	mov	r1, r2
 800c5f4:	2200      	movs	r2, #0
 800c5f6:	4d05      	ldr	r5, [pc, #20]	; (800c60c <_lseek_r+0x20>)
 800c5f8:	602a      	str	r2, [r5, #0]
 800c5fa:	461a      	mov	r2, r3
 800c5fc:	f000 f902 	bl	800c804 <_lseek>
 800c600:	1c43      	adds	r3, r0, #1
 800c602:	d102      	bne.n	800c60a <_lseek_r+0x1e>
 800c604:	682b      	ldr	r3, [r5, #0]
 800c606:	b103      	cbz	r3, 800c60a <_lseek_r+0x1e>
 800c608:	6023      	str	r3, [r4, #0]
 800c60a:	bd38      	pop	{r3, r4, r5, pc}
 800c60c:	200010ec 	.word	0x200010ec

0800c610 <__ascii_mbtowc>:
 800c610:	b082      	sub	sp, #8
 800c612:	b901      	cbnz	r1, 800c616 <__ascii_mbtowc+0x6>
 800c614:	a901      	add	r1, sp, #4
 800c616:	b142      	cbz	r2, 800c62a <__ascii_mbtowc+0x1a>
 800c618:	b14b      	cbz	r3, 800c62e <__ascii_mbtowc+0x1e>
 800c61a:	7813      	ldrb	r3, [r2, #0]
 800c61c:	600b      	str	r3, [r1, #0]
 800c61e:	7812      	ldrb	r2, [r2, #0]
 800c620:	1e10      	subs	r0, r2, #0
 800c622:	bf18      	it	ne
 800c624:	2001      	movne	r0, #1
 800c626:	b002      	add	sp, #8
 800c628:	4770      	bx	lr
 800c62a:	4610      	mov	r0, r2
 800c62c:	e7fb      	b.n	800c626 <__ascii_mbtowc+0x16>
 800c62e:	f06f 0001 	mvn.w	r0, #1
 800c632:	e7f8      	b.n	800c626 <__ascii_mbtowc+0x16>

0800c634 <_read_r>:
 800c634:	b538      	push	{r3, r4, r5, lr}
 800c636:	4604      	mov	r4, r0
 800c638:	4608      	mov	r0, r1
 800c63a:	4611      	mov	r1, r2
 800c63c:	2200      	movs	r2, #0
 800c63e:	4d05      	ldr	r5, [pc, #20]	; (800c654 <_read_r+0x20>)
 800c640:	602a      	str	r2, [r5, #0]
 800c642:	461a      	mov	r2, r3
 800c644:	f7f5 ff40 	bl	80024c8 <_read>
 800c648:	1c43      	adds	r3, r0, #1
 800c64a:	d102      	bne.n	800c652 <_read_r+0x1e>
 800c64c:	682b      	ldr	r3, [r5, #0]
 800c64e:	b103      	cbz	r3, 800c652 <_read_r+0x1e>
 800c650:	6023      	str	r3, [r4, #0]
 800c652:	bd38      	pop	{r3, r4, r5, pc}
 800c654:	200010ec 	.word	0x200010ec

0800c658 <_wcrtomb_r>:
 800c658:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c65a:	4c09      	ldr	r4, [pc, #36]	; (800c680 <_wcrtomb_r+0x28>)
 800c65c:	4605      	mov	r5, r0
 800c65e:	461e      	mov	r6, r3
 800c660:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800c664:	b085      	sub	sp, #20
 800c666:	b909      	cbnz	r1, 800c66c <_wcrtomb_r+0x14>
 800c668:	460a      	mov	r2, r1
 800c66a:	a901      	add	r1, sp, #4
 800c66c:	47b8      	blx	r7
 800c66e:	1c43      	adds	r3, r0, #1
 800c670:	bf01      	itttt	eq
 800c672:	2300      	moveq	r3, #0
 800c674:	6033      	streq	r3, [r6, #0]
 800c676:	238a      	moveq	r3, #138	; 0x8a
 800c678:	602b      	streq	r3, [r5, #0]
 800c67a:	b005      	add	sp, #20
 800c67c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c67e:	bf00      	nop
 800c680:	200008c4 	.word	0x200008c4

0800c684 <__ascii_wctomb>:
 800c684:	4603      	mov	r3, r0
 800c686:	4608      	mov	r0, r1
 800c688:	b141      	cbz	r1, 800c69c <__ascii_wctomb+0x18>
 800c68a:	2aff      	cmp	r2, #255	; 0xff
 800c68c:	d904      	bls.n	800c698 <__ascii_wctomb+0x14>
 800c68e:	228a      	movs	r2, #138	; 0x8a
 800c690:	f04f 30ff 	mov.w	r0, #4294967295
 800c694:	601a      	str	r2, [r3, #0]
 800c696:	4770      	bx	lr
 800c698:	2001      	movs	r0, #1
 800c69a:	700a      	strb	r2, [r1, #0]
 800c69c:	4770      	bx	lr

0800c69e <abort>:
 800c69e:	2006      	movs	r0, #6
 800c6a0:	b508      	push	{r3, lr}
 800c6a2:	f000 f82d 	bl	800c700 <raise>
 800c6a6:	2001      	movs	r0, #1
 800c6a8:	f7f5 fe68 	bl	800237c <_exit>

0800c6ac <_raise_r>:
 800c6ac:	291f      	cmp	r1, #31
 800c6ae:	b538      	push	{r3, r4, r5, lr}
 800c6b0:	4604      	mov	r4, r0
 800c6b2:	460d      	mov	r5, r1
 800c6b4:	d904      	bls.n	800c6c0 <_raise_r+0x14>
 800c6b6:	2316      	movs	r3, #22
 800c6b8:	6003      	str	r3, [r0, #0]
 800c6ba:	f04f 30ff 	mov.w	r0, #4294967295
 800c6be:	bd38      	pop	{r3, r4, r5, pc}
 800c6c0:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800c6c4:	b112      	cbz	r2, 800c6cc <_raise_r+0x20>
 800c6c6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c6ca:	b94b      	cbnz	r3, 800c6e0 <_raise_r+0x34>
 800c6cc:	4620      	mov	r0, r4
 800c6ce:	f000 f831 	bl	800c734 <_getpid_r>
 800c6d2:	462a      	mov	r2, r5
 800c6d4:	4601      	mov	r1, r0
 800c6d6:	4620      	mov	r0, r4
 800c6d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c6dc:	f000 b818 	b.w	800c710 <_kill_r>
 800c6e0:	2b01      	cmp	r3, #1
 800c6e2:	d00a      	beq.n	800c6fa <_raise_r+0x4e>
 800c6e4:	1c59      	adds	r1, r3, #1
 800c6e6:	d103      	bne.n	800c6f0 <_raise_r+0x44>
 800c6e8:	2316      	movs	r3, #22
 800c6ea:	6003      	str	r3, [r0, #0]
 800c6ec:	2001      	movs	r0, #1
 800c6ee:	e7e6      	b.n	800c6be <_raise_r+0x12>
 800c6f0:	2400      	movs	r4, #0
 800c6f2:	4628      	mov	r0, r5
 800c6f4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c6f8:	4798      	blx	r3
 800c6fa:	2000      	movs	r0, #0
 800c6fc:	e7df      	b.n	800c6be <_raise_r+0x12>
	...

0800c700 <raise>:
 800c700:	4b02      	ldr	r3, [pc, #8]	; (800c70c <raise+0xc>)
 800c702:	4601      	mov	r1, r0
 800c704:	6818      	ldr	r0, [r3, #0]
 800c706:	f7ff bfd1 	b.w	800c6ac <_raise_r>
 800c70a:	bf00      	nop
 800c70c:	20000080 	.word	0x20000080

0800c710 <_kill_r>:
 800c710:	b538      	push	{r3, r4, r5, lr}
 800c712:	2300      	movs	r3, #0
 800c714:	4d06      	ldr	r5, [pc, #24]	; (800c730 <_kill_r+0x20>)
 800c716:	4604      	mov	r4, r0
 800c718:	4608      	mov	r0, r1
 800c71a:	4611      	mov	r1, r2
 800c71c:	602b      	str	r3, [r5, #0]
 800c71e:	f7f5 fe4f 	bl	80023c0 <_kill>
 800c722:	1c43      	adds	r3, r0, #1
 800c724:	d102      	bne.n	800c72c <_kill_r+0x1c>
 800c726:	682b      	ldr	r3, [r5, #0]
 800c728:	b103      	cbz	r3, 800c72c <_kill_r+0x1c>
 800c72a:	6023      	str	r3, [r4, #0]
 800c72c:	bd38      	pop	{r3, r4, r5, pc}
 800c72e:	bf00      	nop
 800c730:	200010ec 	.word	0x200010ec

0800c734 <_getpid_r>:
 800c734:	f7f5 be3d 	b.w	80023b2 <_getpid>

0800c738 <findslot>:
 800c738:	4b0a      	ldr	r3, [pc, #40]	; (800c764 <findslot+0x2c>)
 800c73a:	b510      	push	{r4, lr}
 800c73c:	4604      	mov	r4, r0
 800c73e:	6818      	ldr	r0, [r3, #0]
 800c740:	b118      	cbz	r0, 800c74a <findslot+0x12>
 800c742:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c744:	b90b      	cbnz	r3, 800c74a <findslot+0x12>
 800c746:	f7fd ff23 	bl	800a590 <__sinit>
 800c74a:	2c13      	cmp	r4, #19
 800c74c:	d807      	bhi.n	800c75e <findslot+0x26>
 800c74e:	4806      	ldr	r0, [pc, #24]	; (800c768 <findslot+0x30>)
 800c750:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800c754:	3201      	adds	r2, #1
 800c756:	d002      	beq.n	800c75e <findslot+0x26>
 800c758:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800c75c:	bd10      	pop	{r4, pc}
 800c75e:	2000      	movs	r0, #0
 800c760:	e7fc      	b.n	800c75c <findslot+0x24>
 800c762:	bf00      	nop
 800c764:	20000080 	.word	0x20000080
 800c768:	20001030 	.word	0x20001030

0800c76c <checkerror>:
 800c76c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c76e:	1c43      	adds	r3, r0, #1
 800c770:	4604      	mov	r4, r0
 800c772:	d109      	bne.n	800c788 <checkerror+0x1c>
 800c774:	f7f9 ff58 	bl	8006628 <__errno>
 800c778:	2613      	movs	r6, #19
 800c77a:	4605      	mov	r5, r0
 800c77c:	2700      	movs	r7, #0
 800c77e:	4630      	mov	r0, r6
 800c780:	4639      	mov	r1, r7
 800c782:	beab      	bkpt	0x00ab
 800c784:	4606      	mov	r6, r0
 800c786:	602e      	str	r6, [r5, #0]
 800c788:	4620      	mov	r0, r4
 800c78a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c78c <_swilseek>:
 800c78c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c78e:	460c      	mov	r4, r1
 800c790:	4616      	mov	r6, r2
 800c792:	f7ff ffd1 	bl	800c738 <findslot>
 800c796:	4605      	mov	r5, r0
 800c798:	b940      	cbnz	r0, 800c7ac <_swilseek+0x20>
 800c79a:	f7f9 ff45 	bl	8006628 <__errno>
 800c79e:	2309      	movs	r3, #9
 800c7a0:	6003      	str	r3, [r0, #0]
 800c7a2:	f04f 34ff 	mov.w	r4, #4294967295
 800c7a6:	4620      	mov	r0, r4
 800c7a8:	b003      	add	sp, #12
 800c7aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c7ac:	2e02      	cmp	r6, #2
 800c7ae:	d903      	bls.n	800c7b8 <_swilseek+0x2c>
 800c7b0:	f7f9 ff3a 	bl	8006628 <__errno>
 800c7b4:	2316      	movs	r3, #22
 800c7b6:	e7f3      	b.n	800c7a0 <_swilseek+0x14>
 800c7b8:	2e01      	cmp	r6, #1
 800c7ba:	d112      	bne.n	800c7e2 <_swilseek+0x56>
 800c7bc:	6843      	ldr	r3, [r0, #4]
 800c7be:	18e4      	adds	r4, r4, r3
 800c7c0:	d4f6      	bmi.n	800c7b0 <_swilseek+0x24>
 800c7c2:	682b      	ldr	r3, [r5, #0]
 800c7c4:	260a      	movs	r6, #10
 800c7c6:	466f      	mov	r7, sp
 800c7c8:	e9cd 3400 	strd	r3, r4, [sp]
 800c7cc:	4630      	mov	r0, r6
 800c7ce:	4639      	mov	r1, r7
 800c7d0:	beab      	bkpt	0x00ab
 800c7d2:	4606      	mov	r6, r0
 800c7d4:	4630      	mov	r0, r6
 800c7d6:	f7ff ffc9 	bl	800c76c <checkerror>
 800c7da:	2800      	cmp	r0, #0
 800c7dc:	dbe1      	blt.n	800c7a2 <_swilseek+0x16>
 800c7de:	606c      	str	r4, [r5, #4]
 800c7e0:	e7e1      	b.n	800c7a6 <_swilseek+0x1a>
 800c7e2:	2e02      	cmp	r6, #2
 800c7e4:	d1ed      	bne.n	800c7c2 <_swilseek+0x36>
 800c7e6:	6803      	ldr	r3, [r0, #0]
 800c7e8:	260c      	movs	r6, #12
 800c7ea:	466f      	mov	r7, sp
 800c7ec:	9300      	str	r3, [sp, #0]
 800c7ee:	4630      	mov	r0, r6
 800c7f0:	4639      	mov	r1, r7
 800c7f2:	beab      	bkpt	0x00ab
 800c7f4:	4606      	mov	r6, r0
 800c7f6:	4630      	mov	r0, r6
 800c7f8:	f7ff ffb8 	bl	800c76c <checkerror>
 800c7fc:	1c43      	adds	r3, r0, #1
 800c7fe:	d0d0      	beq.n	800c7a2 <_swilseek+0x16>
 800c800:	4404      	add	r4, r0
 800c802:	e7de      	b.n	800c7c2 <_swilseek+0x36>

0800c804 <_lseek>:
 800c804:	f7ff bfc2 	b.w	800c78c <_swilseek>

0800c808 <_swiclose>:
 800c808:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c80a:	2402      	movs	r4, #2
 800c80c:	9001      	str	r0, [sp, #4]
 800c80e:	ad01      	add	r5, sp, #4
 800c810:	4620      	mov	r0, r4
 800c812:	4629      	mov	r1, r5
 800c814:	beab      	bkpt	0x00ab
 800c816:	4604      	mov	r4, r0
 800c818:	4620      	mov	r0, r4
 800c81a:	f7ff ffa7 	bl	800c76c <checkerror>
 800c81e:	b003      	add	sp, #12
 800c820:	bd30      	pop	{r4, r5, pc}
	...

0800c824 <_close>:
 800c824:	b538      	push	{r3, r4, r5, lr}
 800c826:	4605      	mov	r5, r0
 800c828:	f7ff ff86 	bl	800c738 <findslot>
 800c82c:	4604      	mov	r4, r0
 800c82e:	b930      	cbnz	r0, 800c83e <_close+0x1a>
 800c830:	f7f9 fefa 	bl	8006628 <__errno>
 800c834:	2309      	movs	r3, #9
 800c836:	6003      	str	r3, [r0, #0]
 800c838:	f04f 30ff 	mov.w	r0, #4294967295
 800c83c:	bd38      	pop	{r3, r4, r5, pc}
 800c83e:	3d01      	subs	r5, #1
 800c840:	2d01      	cmp	r5, #1
 800c842:	d809      	bhi.n	800c858 <_close+0x34>
 800c844:	4b09      	ldr	r3, [pc, #36]	; (800c86c <_close+0x48>)
 800c846:	689a      	ldr	r2, [r3, #8]
 800c848:	691b      	ldr	r3, [r3, #16]
 800c84a:	429a      	cmp	r2, r3
 800c84c:	d104      	bne.n	800c858 <_close+0x34>
 800c84e:	f04f 33ff 	mov.w	r3, #4294967295
 800c852:	6003      	str	r3, [r0, #0]
 800c854:	2000      	movs	r0, #0
 800c856:	e7f1      	b.n	800c83c <_close+0x18>
 800c858:	6820      	ldr	r0, [r4, #0]
 800c85a:	f7ff ffd5 	bl	800c808 <_swiclose>
 800c85e:	2800      	cmp	r0, #0
 800c860:	d1ec      	bne.n	800c83c <_close+0x18>
 800c862:	f04f 33ff 	mov.w	r3, #4294967295
 800c866:	6023      	str	r3, [r4, #0]
 800c868:	e7e8      	b.n	800c83c <_close+0x18>
 800c86a:	bf00      	nop
 800c86c:	20001030 	.word	0x20001030

0800c870 <_isatty>:
 800c870:	b570      	push	{r4, r5, r6, lr}
 800c872:	f7ff ff61 	bl	800c738 <findslot>
 800c876:	2509      	movs	r5, #9
 800c878:	4604      	mov	r4, r0
 800c87a:	b920      	cbnz	r0, 800c886 <_isatty+0x16>
 800c87c:	f7f9 fed4 	bl	8006628 <__errno>
 800c880:	6005      	str	r5, [r0, #0]
 800c882:	4620      	mov	r0, r4
 800c884:	bd70      	pop	{r4, r5, r6, pc}
 800c886:	4628      	mov	r0, r5
 800c888:	4621      	mov	r1, r4
 800c88a:	beab      	bkpt	0x00ab
 800c88c:	4604      	mov	r4, r0
 800c88e:	2c01      	cmp	r4, #1
 800c890:	d0f7      	beq.n	800c882 <_isatty+0x12>
 800c892:	f7f9 fec9 	bl	8006628 <__errno>
 800c896:	2400      	movs	r4, #0
 800c898:	4605      	mov	r5, r0
 800c89a:	2613      	movs	r6, #19
 800c89c:	4630      	mov	r0, r6
 800c89e:	4621      	mov	r1, r4
 800c8a0:	beab      	bkpt	0x00ab
 800c8a2:	4606      	mov	r6, r0
 800c8a4:	602e      	str	r6, [r5, #0]
 800c8a6:	e7ec      	b.n	800c882 <_isatty+0x12>

0800c8a8 <_init>:
 800c8a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8aa:	bf00      	nop
 800c8ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c8ae:	bc08      	pop	{r3}
 800c8b0:	469e      	mov	lr, r3
 800c8b2:	4770      	bx	lr

0800c8b4 <_fini>:
 800c8b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8b6:	bf00      	nop
 800c8b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c8ba:	bc08      	pop	{r3}
 800c8bc:	469e      	mov	lr, r3
 800c8be:	4770      	bx	lr
