****************************************
Report : Averaged Power
	-hierarchy
	-nosplit
Design : heepocrates
Version: U-2022.12-SP1
Date   : Mon Jul 24 15:18:49 2023
****************************************



                                      Int      Switch   Leak     Total
Hierarchy                             Power    Power    Power    Power    %
----------------------------------------------------------------------------------
heepocrates                           1.37e-02 1.70e-03 3.53e-04 1.58e-02 100.0
  sync_mem4_sw2_fb_i (sync_1_19)      2.38e-06 3.93e-08 8.02e-09 2.43e-06   0.0
  cgra_logic_powergate_iso_read (read_1029)    0.000    0.000    0.000    0.000   N/A
  sync_coubertin_sw1_fb_i (sync_1_0)  2.39e-06 3.99e-08 8.03e-09 2.44e-06   0.0
  sync_mem1_sw1_fb_i (sync_1_32)      2.39e-06 4.04e-08 8.02e-09 2.44e-06   0.0
  sync_mem7_sw2_fb_i (sync_1_7)       2.39e-06 3.95e-08 8.03e-09 2.43e-06   0.0
  sync_mem4_sw1_fb_i (sync_1_20)      2.39e-06 4.00e-08 8.02e-09 2.44e-06   0.0
  cgra_memory_powergate_switch_ack_read (read_1025)    0.000    0.000    0.000    0.000   N/A
  sync_mem1_sw0_fb_i (sync_1_33)      2.39e-06 3.95e-08 8.03e-09 2.43e-06   0.0
  sync_coubertin_sw0_fb_i (sync_1_1)  2.39e-06 3.98e-08 8.03e-09 2.44e-06   0.0
  sync_mem7_sw1_fb_i (sync_1_8)       2.39e-06 4.00e-08 8.03e-09 2.44e-06   0.0
  sync_mem4_sw0_fb_i (sync_1_21)      2.39e-06 4.00e-08 8.03e-09 2.44e-06   0.0
  sync_mem7_sw0_fb_i (sync_1_9)       2.38e-06 3.86e-08 8.03e-09 2.43e-06   0.0
  sync_cgra_mem_sw3_fb_i (sync_1_2)   2.38e-06 3.93e-08 8.02e-09 2.43e-06   0.0
  sync_cgra_mem_sw2_fb_i (sync_1_3)   2.39e-06 3.97e-08 8.03e-09 2.43e-06   0.0
  core_v_mini_mcu_i (core_v_mini_mcu_EXT_XBAR_NMASTER4) 1.00e-02 4.03e-04 1.61e-04 1.06e-02  67.0
    ao_peripheral_subsystem_i (ao_peripheral_subsystem) 4.67e-03 6.12e-05 6.66e-05 4.80e-03  30.4
      reg_demux_i (reg_demux_NoPorts13_096242) 8.75e-06 1.65e-05 6.19e-07 2.59e-05   0.2
      spi_subsystem_i (spi_subsystem) 1.46e-03 1.03e-05 2.47e-05 1.49e-03   9.4
        ot_spi_i (spi_host_643242_0)  1.17e-03 5.71e-07 2.34e-05 1.19e-03   7.6
          u_cmd_queue (spi_host_command_queue_CmdDepth4_0) 3.75e-05    0.000 1.09e-06 3.86e-05   0.2
            cmd_fifo (prim_fifo_sync_Width61_Pass1_Depth4_0) 3.75e-05    0.000 1.09e-06 3.86e-05   0.2
              clk_gate_gen_normal_fifo_fifo_rptr_reg (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width61_Pass1_Depth4_1_5) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_fifo_wptr_reg (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width61_Pass1_Depth4_1_6) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_0_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width61_Pass1_Depth4_1_1) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_1_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width61_Pass1_Depth4_1_2) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_2_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width61_Pass1_Depth4_1_3) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_3_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width61_Pass1_Depth4_1_4) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          u_data_fifos (spi_host_data_fifos_72_64_0_0) 8.55e-04    0.000 1.90e-05 8.74e-04   5.5
            u_rx_fifo (prim_fifo_sync_Width32_Pass1_Depth64_0) 4.03e-04    0.000 8.39e-06 4.11e-04   2.6
              clk_gate_gen_normal_fifo_storage_reg_30_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_31) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_fifo_rptr_reg (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_65) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_31_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_32) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_32_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_33) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_33_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_34) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_34_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_35) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_35_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_36) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_36_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_37) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_37_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_38) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_38_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_39) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_39_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_40) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_60_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_61) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_61_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_62) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_62_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_63) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_63_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_64) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_10_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_11) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_11_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_12) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_12_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_13) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_13_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_14) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_14_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_15) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_15_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_16) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_16_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_17) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_17_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_18) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_18_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_19) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_19_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_20) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_40_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_41) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_41_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_42) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_42_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_43) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_43_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_44) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_44_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_45) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_45_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_46) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_46_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_47) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_47_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_48) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_48_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_49) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_49_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_50) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_20_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_21) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_21_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_22) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_22_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_23) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_23_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_24) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_24_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_25) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_25_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_26) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_26_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_27) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_27_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_28) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_28_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_29) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_29_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_30) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_50_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_51) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_fifo_wptr_reg (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_66) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_51_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_52) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_52_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_53) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_0_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_1) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_53_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_54) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_1_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_2) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_54_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_55) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_2_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_3) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_55_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_56) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_3_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_4) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_56_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_57) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_4_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_5) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_57_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_58) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_5_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_6) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_58_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_59) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_6_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_7) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_59_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_60) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_7_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_8) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_8_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_9) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_9_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_10) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            u_tx_fifo (prim_fifo_sync_Width36_Pass1_Depth72_0) 4.52e-04    0.000 1.06e-05 4.62e-04   2.9
              clk_gate_gen_normal_fifo_storage_reg_53_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_54) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_54_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_55) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_55_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_56) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_56_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_57) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_57_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_58) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_58_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_59) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_59_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_60) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_60_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_61) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_61_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_62) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_62_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_63) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_63_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_64) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_64_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_65) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_65_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_66) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_66_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_67) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_67_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_68) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_10_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_11) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_68_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_69) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_11_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_12) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_69_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_70) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_12_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_13) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_13_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_14) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_14_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_15) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_15_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_16) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_16_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_17) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_17_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_18) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_18_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_19) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_19_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_20) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_70_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_71) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_71_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_72) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_20_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_21) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_21_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_22) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_22_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_23) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_23_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_24) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_24_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_25) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_25_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_26) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_26_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_27) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_27_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_28) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_28_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_29) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_29_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_30) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_fifo_wptr_reg (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_74) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_30_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_31) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_31_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_32) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_32_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_33) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_0_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_1) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_33_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_34) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_1_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_2) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_34_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_35) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_2_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_3) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_35_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_36) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_3_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_4) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_36_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_37) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_4_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_5) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_37_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_38) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_5_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_6) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_38_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_39) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_6_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_7) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_39_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_40) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_7_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_8) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_8_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_9) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_9_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_10) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_40_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_41) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_41_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_42) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_42_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_43) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_fifo_rptr_reg (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_73) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_43_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_44) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_44_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_45) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_45_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_46) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_46_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_47) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_47_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_48) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_48_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_49) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_49_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_50) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_50_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_51) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_51_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_52) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_gen_normal_fifo_storage_reg_52_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_53) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          intr_hw_spi_event (prim_intr_hw_Width1_24) 9.78e-07    0.000 5.80e-09 9.84e-07   0.0
          u_window (spi_host_window_643242_0)    0.000    0.000 6.62e-09 6.62e-09   0.0
          u_reg (spi_host_reg_top_643242_0) 1.64e-04 5.36e-10 1.12e-06 1.65e-04   1.0
            u_control_rx_watermark (prim_subreg_8_RW_7f_0) 7.07e-06    0.000 4.68e-08 7.11e-06   0.0
              clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_7f_1_1) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_1)    0.000    0.000 2.01e-09 2.01e-09   0.0
            u_error_enable_cmdinval (prim_subreg_1_RW_1_1) 1.97e-06    0.000 8.32e-09 1.98e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_9)    0.000    0.000 2.51e-10 2.51e-10   0.0
            u_configopts_0_csnlead_0 (prim_subreg_4_RW_0_3) 7.07e-06    0.000 2.65e-08 7.09e-06   0.0
              clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_4_RW_0_12_4) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW4_SWACCESSRW_3)    0.000    0.000 1.00e-09 1.00e-09   0.0
            u_event_enable_idle (prim_subreg_1_RW_0_2) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_2)    0.000    0.000 2.51e-10 2.51e-10   0.0
            u_error_enable_underflow (prim_subreg_1_RW_1_2) 1.97e-06    0.000 8.32e-09 1.98e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_10)    0.000    0.000 2.51e-10 2.51e-10   0.0
            u_csid (prim_subreg_32_RW_00000000_27) 7.07e-06    0.000 1.30e-07 7.20e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_27)    0.000    0.000 8.02e-09 8.02e-09   0.0
              clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_29_1) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            u_error_status_cmdbusy (prim_subreg_1_W1C_0_5) 1.96e-06    0.000 9.89e-09 1.97e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_5)    0.000    0.000 2.61e-09 2.61e-09   0.0
            u_configopts_0_csnidle_0 (prim_subreg_4_RW_0_5) 7.07e-06    0.000 2.65e-08 7.09e-06   0.0
              clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_4_RW_0_12_6) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW4_SWACCESSRW_5)    0.000    0.000 1.00e-09 1.00e-09   0.0
            u_configopts_0_cpha_0 (prim_subreg_1_RW_0_12) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_17)    0.000    0.000 2.51e-10 2.51e-10   0.0
            u_event_enable_ready (prim_subreg_1_RW_0_3) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_3)    0.000    0.000 2.51e-10 2.51e-10   0.0
            u_error_status_csidinval (prim_subreg_1_W1C_0_1) 1.96e-06    0.000 9.89e-09 1.97e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_1)    0.000    0.000 2.61e-09 2.61e-09   0.0
            u_error_status_cmdinval (prim_subreg_1_W1C_0_2) 1.96e-06    0.000 9.89e-09 1.97e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_2)    0.000    0.000 2.61e-09 2.61e-09   0.0
            u_status_txwm (prim_subreg_1_RO_0_5) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_5)    0.000    0.000    0.000    0.000   N/A
            u_control_tx_watermark (prim_subreg_8_RW_00_0) 7.07e-06    0.000 4.10e-08 7.11e-06   0.0
              clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_1) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_0)    0.000    0.000 2.01e-09 2.01e-09   0.0
            u_configopts_1_fullcyc_1 (prim_subreg_1_RW_0_10) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_15)    0.000    0.000 2.51e-10 2.51e-10   0.0
            u_control_output_en (prim_subreg_1_RW_0_16) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_21)    0.000    0.000 2.51e-10 2.51e-10   0.0
            u_status_byteorder (prim_subreg_1_RO_0_9) 1.01e-06 1.09e-10 3.06e-09 1.01e-06   0.0
            u_status_rxwm (prim_subreg_1_RO_0_10) 1.01e-06 1.09e-10 3.06e-09 1.01e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_10)    0.000    0.000    0.000    0.000   N/A
            u_status_rxfull (prim_subreg_1_RO_0_6) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_6)    0.000    0.000    0.000    0.000   N/A
            u_error_enable_csidinval (prim_subreg_1_RW_1_0) 1.97e-06    0.000 8.32e-09 1.98e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_8)    0.000    0.000 2.51e-10 2.51e-10   0.0
            i_reg_demux (reg_demux_NoPorts3_096242_0)    0.000    0.000 1.51e-07 1.51e-07   0.0
            u_command_len (prim_subreg_ext_DW24_0)    0.000    0.000    0.000    0.000   N/A
            u_configopts_0_cpol_0 (prim_subreg_1_RW_0_11) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_16)    0.000    0.000 2.51e-10 2.51e-10   0.0
            u_control_sw_rst (prim_subreg_1_RW_0_15) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_20)    0.000    0.000 2.51e-10 2.51e-10   0.0
            u_status_ready (prim_subreg_1_RO_0_0) 1.01e-06 1.04e-10 3.06e-09 1.01e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_0)    0.000    0.000    0.000    0.000   N/A
            u_command_speed (prim_subreg_ext_DW2_1)    0.000    0.000    0.000    0.000   N/A
            u_error_status_accessinval (prim_subreg_1_W1C_0_0) 1.96e-06    0.000 9.89e-09 1.97e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_0)    0.000    0.000 2.61e-09 2.61e-09   0.0
            u_configopts_1_clkdiv_1 (prim_subreg_16_RW_0000_0) 7.07e-06    0.000 7.11e-08 7.14e-06   0.0
              clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_16_RW_0000_12_1) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW16_SWACCESSRW_0)    0.000    0.000 4.01e-09 4.01e-09   0.0
            u_intr_state_error (prim_subreg_1_W1C_0_7) 1.96e-06    0.000 1.15e-08 1.97e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_7)    0.000    0.000 3.73e-09 3.73e-09   0.0
            u_status_rxstall (prim_subreg_1_RO_0_8) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_8)    0.000    0.000    0.000    0.000   N/A
            u_intr_enable_spi_event (prim_subreg_1_RW_0_17) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_22)    0.000    0.000 2.51e-10 2.51e-10   0.0
            u_status_rxempty (prim_subreg_1_RO_0_7) 1.01e-06 1.09e-10 3.06e-09 1.01e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_7)    0.000    0.000    0.000    0.000   N/A
            u_configopts_1_csnlead_1 (prim_subreg_4_RW_0_0) 7.07e-06    0.000 2.65e-08 7.09e-06   0.0
              clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_4_RW_0_12_1) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW4_SWACCESSRW_0)    0.000    0.000 1.00e-09 1.00e-09   0.0
            u_configopts_0_csntrail_0 (prim_subreg_4_RW_0_4) 7.07e-06    0.000 2.65e-08 7.09e-06   0.0
              clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_4_RW_0_12_5) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW4_SWACCESSRW_4)    0.000    0.000 1.00e-09 1.00e-09   0.0
            u_configopts_1_csntrail_1 (prim_subreg_4_RW_0_1) 7.07e-06    0.000 2.65e-08 7.09e-06   0.0
              clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_4_RW_0_12_2) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW4_SWACCESSRW_1)    0.000    0.000 1.00e-09 1.00e-09   0.0
            u_event_enable_txwm (prim_subreg_1_RW_0_4) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_4)    0.000    0.000 2.51e-10 2.51e-10   0.0
            u_intr_test_spi_event (prim_subreg_ext_DW1_2)    0.000    0.000    0.000    0.000   N/A
            u_configopts_1_cpha_1 (prim_subreg_1_RW_0_9) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_14)    0.000    0.000 2.51e-10 2.51e-10   0.0
            u_event_enable_rxwm (prim_subreg_1_RW_0_5) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_5)    0.000    0.000 2.51e-10 2.51e-10   0.0
            u_event_enable_rxfull (prim_subreg_1_RW_0_7) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_7)    0.000    0.000 2.51e-10 2.51e-10   0.0
            u_status_txqd (prim_subreg_8_RO_00_1) 6.84e-06    0.000 2.13e-08 6.87e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRO_1)    0.000    0.000    0.000    0.000   N/A
            u_configopts_1_csnidle_1 (prim_subreg_4_RW_0_2) 7.07e-06    0.000 2.65e-08 7.09e-06   0.0
              clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_4_RW_0_12_3) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW4_SWACCESSRW_2)    0.000    0.000 1.00e-09 1.00e-09   0.0
            u_status_rxqd (prim_subreg_8_RO_00_0) 6.84e-06    0.000 2.13e-08 6.87e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRO_0)    0.000    0.000    0.000    0.000   N/A
            u_error_status_underflow (prim_subreg_1_W1C_0_3) 1.96e-06    0.000 9.89e-09 1.97e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_3)    0.000    0.000 2.61e-09 2.61e-09   0.0
            u_status_active (prim_subreg_1_RO_0_1) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_1)    0.000    0.000    0.000    0.000   N/A
            u_alert_test (prim_subreg_ext_DW1_1)    0.000    0.000    0.000    0.000   N/A
            u_status_txstall (prim_subreg_1_RO_0_4) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_4)    0.000    0.000    0.000    0.000   N/A
            u_configopts_1_cpol_1 (prim_subreg_1_RW_0_8) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_13)    0.000    0.000 2.51e-10 2.51e-10   0.0
            u_configopts_0_fullcyc_0 (prim_subreg_1_RW_0_13) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_18)    0.000    0.000 2.51e-10 2.51e-10   0.0
            u_command_direction (prim_subreg_ext_DW2_0)    0.000    0.000    0.000    0.000   N/A
            u_intr_state_spi_event (prim_subreg_1_W1C_0_6) 1.96e-06    0.000 1.04e-08 1.97e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_6)    0.000    0.000 2.61e-09 2.61e-09   0.0
            u_control_spien (prim_subreg_1_RW_0_14) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_19)    0.000    0.000 2.51e-10 2.51e-10   0.0
            u_status_txempty (prim_subreg_1_RO_0_3) 1.01e-06 1.05e-10 3.06e-09 1.01e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_3)    0.000    0.000    0.000    0.000   N/A
            u_status_cmdqd (prim_subreg_4_RO_0_1) 2.93e-06    0.000 9.13e-09 2.94e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW4_SWACCESSRO_1)    0.000    0.000    0.000    0.000   N/A
            u_command_csaat (prim_subreg_ext_DW1_0)    0.000    0.000    0.000    0.000   N/A
            u_configopts_0_clkdiv_0 (prim_subreg_16_RW_0000_1) 7.07e-06    0.000 7.11e-08 7.14e-06   0.0
              clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_16_RW_0000_12_2) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW16_SWACCESSRW_1)    0.000    0.000 4.01e-09 4.01e-09   0.0
            u_intr_test_error (prim_subreg_ext_DW1_3)    0.000    0.000    0.000    0.000   N/A
            u_status_txfull (prim_subreg_1_RO_0_2) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_2)    0.000    0.000    0.000    0.000   N/A
            u_intr_enable_error (prim_subreg_1_RW_0_18) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_23)    0.000    0.000 2.51e-10 2.51e-10   0.0
            u_error_status_overflow (prim_subreg_1_W1C_0_4) 1.96e-06    0.000 9.89e-09 1.97e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_4)    0.000    0.000 2.61e-09 2.61e-09   0.0
            u_event_enable_txempty (prim_subreg_1_RW_0_6) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_6)    0.000    0.000 2.51e-10 2.51e-10   0.0
            u_error_enable_cmdbusy (prim_subreg_1_RW_1_4) 1.97e-06    0.000 8.32e-09 1.98e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_12)    0.000    0.000 2.51e-10 2.51e-10   0.0
            u_error_enable_overflow (prim_subreg_1_RW_1_3) 1.97e-06    0.000 8.32e-09 1.98e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_11)    0.000    0.000 2.51e-10 2.51e-10   0.0
          gen_alert_tx_0__u_prim_alert_sender (prim_alert_sender_1_1_0) 1.91e-05 5.69e-07 9.09e-08 1.98e-05   0.1
            i_decode_ping (prim_diff_decode_1_1) 4.96e-06 4.17e-10 2.25e-08 4.98e-06   0.0
              gen_async_i_sync_n (prim_flop_2sync_1_1_1) 1.98e-06    0.000 7.66e-09 1.99e-06   0.0
                gen_generic_u_impl_generic (prim_generic_flop_2sync_1_1_1) 1.98e-06    0.000 7.66e-09 1.99e-06   0.0
                  u_sync_2 (prim_flop_1_1_2) 9.92e-07    0.000 3.83e-09 9.96e-07   0.0
                    gen_generic_u_impl_generic (prim_generic_flop_1_1_2) 9.92e-07    0.000 3.83e-09 9.96e-07   0.0
                  u_sync_1 (prim_flop_1_1_3) 9.92e-07    0.000 3.83e-09 9.96e-07   0.0
                    gen_generic_u_impl_generic (prim_generic_flop_1_1_3) 9.92e-07    0.000 3.83e-09 9.96e-07   0.0
            u_prim_buf_n (prim_buf_0)    0.000    0.000    0.000    0.000   N/A
              gen_generic_u_impl_generic (prim_generic_buf_Width1_0)    0.000    0.000    0.000    0.000   N/A
            u_prim_buf_p (prim_buf_1)    0.000    0.000    0.000    0.000   N/A
              gen_generic_u_impl_generic (prim_generic_buf_Width1_1)    0.000    0.000    0.000    0.000   N/A
            i_decode_ack (prim_diff_decode_1_0) 4.96e-06 4.17e-10 2.25e-08 4.98e-06   0.0
              gen_async_i_sync_n (prim_flop_2sync_1_1_0) 1.98e-06    0.000 7.66e-09 1.99e-06   0.0
                gen_generic_u_impl_generic (prim_generic_flop_2sync_1_1_0) 1.98e-06    0.000 7.66e-09 1.99e-06   0.0
                  u_sync_2 (prim_flop_1_1_0) 9.92e-07    0.000 3.83e-09 9.96e-07   0.0
                    gen_generic_u_impl_generic (prim_generic_flop_1_1_0) 9.92e-07    0.000 3.83e-09 9.96e-07   0.0
                  u_sync_1 (prim_flop_1_1_1) 9.92e-07    0.000 3.83e-09 9.96e-07   0.0
                    gen_generic_u_impl_generic (prim_generic_flop_1_1_1) 9.92e-07    0.000 3.83e-09 9.96e-07   0.0
          intr_hw_error (prim_intr_hw_Width1_25) 9.78e-07    0.000 5.64e-09 9.83e-07   0.0
          u_spi_core (spi_host_core_NumCS2_0) 8.61e-05 1.76e-09 1.94e-06 8.80e-05   0.6
            u_merge (spi_host_byte_merge_0) 8.06e-06    0.000 1.66e-07 8.23e-06   0.1
              u_packer (prim_packer_fifo_InW8_OutW32_0) 7.08e-06    0.000 1.52e-07 7.23e-06   0.0
                clk_gate_depth_q_reg (SNPS_CLOCK_GATE_HIGH_prim_packer_fifo_InW8_OutW32_1_1) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            u_shift_reg (spi_host_shift_register_0) 1.92e-05    0.000 1.79e-07 1.94e-05   0.1
              clk_gate_rx_buf_q_reg (SNPS_CLOCK_GATE_HIGH_spi_host_shift_register_1_3) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_sd_i_q_reg (SNPS_CLOCK_GATE_HIGH_spi_host_shift_register_1_2) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_sr_q_reg (SNPS_CLOCK_GATE_HIGH_spi_host_shift_register_1_1) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            u_select (spi_host_byte_select_0) 1.93e-05    0.000 2.32e-07 1.95e-05   0.1
              u_packer (prim_packer_fifo_InW36_OutW9_0) 1.93e-05    0.000 2.22e-07 1.95e-05   0.1
                clk_gate_gen_unpack_mode_ptr_q_reg (SNPS_CLOCK_GATE_HIGH_prim_packer_fifo_InW36_OutW9_1_1) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
                clk_gate_depth_q_reg (SNPS_CLOCK_GATE_HIGH_prim_packer_fifo_InW36_OutW9_1_3) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
                clk_gate_data_q_reg (SNPS_CLOCK_GATE_HIGH_prim_packer_fifo_InW36_OutW9_1_2) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            u_fsm (spi_host_fsm_NumCS2_0) 3.95e-05 1.76e-09 1.36e-06 4.09e-05   0.3
              clk_gate_byte_cntr_cpha0_q_reg (SNPS_CLOCK_GATE_HIGH_spi_host_fsm_NumCS2_1_2) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_clk_cntr_q_reg (SNPS_CLOCK_GATE_HIGH_spi_host_fsm_NumCS2_1_5) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_new_command_cpha1_reg (SNPS_CLOCK_GATE_HIGH_spi_host_fsm_NumCS2_1_4) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              u_sck_flop (prim_flop_en_0) 9.85e-07 9.64e-11 5.03e-09 9.90e-07   0.0
                gen_generic_u_impl_generic (prim_generic_flop_en_1_0_0) 9.85e-07 9.64e-11 5.03e-09 9.90e-07   0.0
              clk_gate_cmd_len_q_reg (SNPS_CLOCK_GATE_HIGH_spi_host_fsm_NumCS2_1_6) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_byte_cntr_cpha1_q_reg (SNPS_CLOCK_GATE_HIGH_spi_host_fsm_NumCS2_1_1) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_bit_cntr_q_reg (SNPS_CLOCK_GATE_HIGH_spi_host_fsm_NumCS2_1_3) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        obi_spimemio_i (obi_spimemio) 2.86e-04 1.57e-06 1.33e-06 2.89e-04   1.8
          obi_to_picorv32_i (obi_to_picorv32) 3.93e-05    0.000 2.48e-07 3.96e-05   0.3
            clk_gate_addr_buf_reg (SNPS_CLOCK_GATE_HIGH_obi_to_picorv32) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          obi_spimemio_reg_top_i (obi_spimemio_reg_top_643242) 1.96e-06    0.000 1.42e-08 1.97e-06   0.0
            u_start_spimem (prim_subreg_1_RW_0_19) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
              wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_24)    0.000    0.000 2.51e-10 2.51e-10   0.0
          spimemio_i (spimemio)       2.45e-04 1.57e-06 1.03e-06 2.47e-04   1.6
            clk_gate_state_reg (SNPS_CLOCK_GATE_HIGH_spimemio_2) 6.19e-06 1.12e-09 9.01e-09 6.20e-06   0.0
            clk_gate_buffer_reg_0 (SNPS_CLOCK_GATE_HIGH_spimemio_5) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_buffer_reg_1 (SNPS_CLOCK_GATE_HIGH_spimemio_4) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_config_csb_reg (SNPS_CLOCK_GATE_HIGH_spimemio_9) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_rd_addr_reg (SNPS_CLOCK_GATE_HIGH_spimemio_3) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_config_oe_reg (SNPS_CLOCK_GATE_HIGH_spimemio_8) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_buffer_reg (SNPS_CLOCK_GATE_HIGH_spimemio_6) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_config_ddr_reg (SNPS_CLOCK_GATE_HIGH_spimemio_0) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            xfer (spimemio_xfer)      3.72e-05 6.17e-10 2.58e-07 3.75e-05   0.2
              clk_gate_count_reg (SNPS_CLOCK_GATE_HIGH_spimemio_xfer_2) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_xfer_tag_reg (SNPS_CLOCK_GATE_HIGH_spimemio_xfer_0) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_ibuffer_reg (SNPS_CLOCK_GATE_HIGH_spimemio_xfer_3) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_obuffer_reg (SNPS_CLOCK_GATE_HIGH_spimemio_xfer_4) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_dummy_count_reg (SNPS_CLOCK_GATE_HIGH_spimemio_xfer_1) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_din_tag_reg (SNPS_CLOCK_GATE_HIGH_spimemio_1) 6.95e-05 4.12e-07 1.20e-08 6.99e-05   0.4
            clk_gate_din_data_reg (SNPS_CLOCK_GATE_HIGH_spimemio_7) 6.60e-05 1.13e-06 1.20e-08 6.71e-05   0.4
      boot_rom_i (boot_rom)           6.77e-06 6.43e-06 2.32e-07 1.34e-05   0.1
      power_manager_i (power_manager_643242) 6.03e-04 9.70e-07 4.29e-06 6.08e-04   3.9
        power_manager_sequence_ram_3_switch_i (power_manager_sequence_1_1_23) 7.20e-06 2.56e-09 2.97e-08 7.24e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_1_0_15) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        power_manager_sequence_ram_7_iso_i (power_manager_sequence_1_1_10) 7.21e-06 2.69e-09 3.24e-08 7.24e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_1_1_3) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        power_manager_sequence_ram_6_switch_i (power_manager_sequence_1_1_14) 7.20e-06 2.56e-09 2.97e-08 7.24e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_1_0_9) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        reg_to_counter_cpu_reset_assert_i (reg_to_counter_32_0_5) 1.96e-06    0.000 7.75e-08 2.03e-06   0.0
        power_manager_sequence_ram_1_switch_i (power_manager_sequence_1_1_29) 7.20e-06 2.56e-09 2.97e-08 7.24e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_1_0_19) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        power_manager_sequence_ram_4_iso_i (power_manager_sequence_1_1_19) 7.21e-06 2.69e-09 3.24e-08 7.24e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_1_1_6) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        sync_ram_5_ack_i (sync_0_5)   2.17e-06 3.83e-08 6.67e-09 2.22e-06   0.0
        power_manager_sequence_ram_1_iso_i (power_manager_sequence_1_1_28) 7.21e-06 2.69e-09 3.24e-08 7.24e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_1_1_9) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        power_manager_sequence_external_2_switch_i (power_manager_sequence_1_1_2) 7.20e-06 2.56e-09 2.97e-08 7.24e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_1_0_1) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        sync_ram_2_ack_i (sync_0_8)   2.18e-06 3.87e-08 6.67e-09 2.22e-06   0.0
        power_manager_sequence_external_1_iso_i (power_manager_sequence_1_1_4) 7.20e-06 2.33e-09 3.24e-08 7.24e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_1_1_1) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        power_manager_sequence_ram_3_retentive_i (power_manager_sequence_1_1_21) 7.20e-06 3.61e-09 2.97e-08 7.24e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_1_0_14) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        power_manager_sequence_ram_3_iso_i (power_manager_sequence_1_1_22) 7.21e-06 2.69e-09 3.24e-08 7.24e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_1_1_7) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        power_manager_counter_sequence_cpu_iso_i (power_manager_counter_sequence_1_1_0) 7.21e-06 3.25e-09 3.39e-08 7.24e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_counter_sequence_1_1_0) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        reg_to_counter_cpu_powergate_iso_off_i (reg_to_counter_32_0_1) 1.96e-06    0.000 7.75e-08 2.03e-06   0.0
        power_manager_sequence_ram_0_iso_i (power_manager_sequence_1_1_31) 7.21e-06 2.59e-09 3.24e-08 7.24e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_1_1_10) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        power_manager_sequence_external_ram_0_retentive_i (power_manager_sequence_1_1_6) 7.20e-06 2.29e-09 2.97e-08 7.24e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_1_0_4) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        sync_ram_1_ack_i (sync_0_9)   2.18e-06 3.83e-08 6.68e-09 2.22e-06   0.0
        power_manager_sequence_external_0_iso_i (power_manager_sequence_1_1_7) 7.20e-06 2.33e-09 3.24e-08 7.24e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_1_1_2) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        power_manager_sequence_ram_5_retentive_i (power_manager_sequence_1_1_15) 7.20e-06 3.61e-09 2.97e-08 7.24e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_1_0_10) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        reg_to_counter_cpu_powergate_switch_on_i (reg_to_counter_32_0_2) 1.96e-06    0.000 7.75e-08 2.03e-06   0.0
        power_manager_sequence_ram_2_switch_i (power_manager_sequence_1_1_26) 7.20e-06 2.56e-09 2.97e-08 7.24e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_1_0_17) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        power_manager_sequence_ram_2_iso_i (power_manager_sequence_1_1_25) 7.21e-06 2.69e-09 3.24e-08 7.24e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_1_1_8) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        power_manager_sequence_ram_5_switch_i (power_manager_sequence_1_1_17) 7.20e-06 2.56e-09 2.97e-08 7.24e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_1_0_11) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        power_manager_sequence_external_2_iso_i (power_manager_sequence_1_1_1) 7.21e-06 2.69e-09 3.24e-08 7.24e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_1_1_0) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        power_manager_sequence_external_0_reset_i (power_manager_sequence_1_0_2) 7.21e-06 2.63e-09 3.31e-08 7.25e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_0_0_2) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        power_manager_sequence_ram_0_switch_i (power_manager_sequence_1_1_32) 7.20e-06 2.45e-09 2.97e-08 7.24e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_1_0_21) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        power_manager_counter_sequence_cpu_switch_i (power_manager_counter_sequence_1_1_1) 7.14e-06 2.47e-09 3.35e-08 7.17e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_counter_sequence_1_1_1) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        power_manager_sequence_ram_7_retentive_i (power_manager_sequence_1_1_9) 7.20e-06 3.61e-09 2.97e-08 7.24e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_1_0_6) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        power_manager_sequence_external_1_switch_i (power_manager_sequence_1_1_5) 7.20e-06 2.56e-09 2.97e-08 7.24e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_1_0_3) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        power_manager_sequence_ram_1_retentive_i (power_manager_sequence_1_1_27) 7.20e-06 3.61e-09 2.97e-08 7.24e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_1_0_18) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        reg_to_counter_cpu_powergate_iso_on_i (reg_to_counter_32_0_0) 1.96e-06    0.000 7.75e-08 2.03e-06   0.0
        power_manager_sequence_periph_reset_i (power_manager_sequence_1_0_3) 7.21e-06 3.28e-09 3.31e-08 7.25e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_0_0_3) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        power_manager_sequence_external_2_reset_i (power_manager_sequence_1_0_0) 7.21e-06 3.11e-09 3.31e-08 7.25e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_0_0_0) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        power_manager_sequence_ram_2_retentive_i (power_manager_sequence_1_1_24) 7.20e-06 3.61e-09 2.97e-08 7.24e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_1_0_16) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        power_manager_counter_sequence_cpu_reset_i (power_manager_counter_sequence_1_0) 7.21e-06 1.14e-08 3.51e-08 7.26e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_counter_sequence_1_0) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        reg_to_counter_cpu_powergate_switch_off_i (reg_to_counter_32_0_3) 1.96e-06    0.000 7.75e-08 2.03e-06   0.0
        power_manager_reg_top_i (power_manager_reg_top_643242) 2.62e-04 3.78e-07 2.38e-06 2.65e-04   1.7
          u_monitor_power_gate_ram_block_0 (prim_subreg_2_RO_0_7) 2.02e-06 2.08e-10 6.12e-09 2.02e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW2_SWACCESSRO_7)    0.000    0.000    0.000    0.000   N/A
          u_monitor_power_gate_ram_block_1 (prim_subreg_2_RO_0_6) 2.02e-06 2.18e-10 6.12e-09 2.02e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW2_SWACCESSRO_6)    0.000    0.000    0.000    0.000   N/A
          u_monitor_power_gate_ram_block_2 (prim_subreg_2_RO_0_5) 2.02e-06 2.18e-10 6.12e-09 2.02e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW2_SWACCESSRO_5)    0.000    0.000    0.000    0.000   N/A
          u_monitor_power_gate_ram_block_3 (prim_subreg_2_RO_0_4) 2.02e-06 2.13e-10 6.12e-09 2.02e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW2_SWACCESSRO_4)    0.000    0.000    0.000    0.000   N/A
          u_monitor_power_gate_ram_block_4 (prim_subreg_2_RO_0_3) 2.02e-06 2.08e-10 6.12e-09 2.02e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW2_SWACCESSRO_3)    0.000    0.000    0.000    0.000   N/A
          u_master_cpu_force_switch_off (prim_subreg_1_RW_0_207) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_213)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_monitor_power_gate_ram_block_5 (prim_subreg_2_RO_0_2) 2.02e-06 2.13e-10 6.12e-09 2.02e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW2_SWACCESSRO_2)    0.000    0.000    0.000    0.000   N/A
          u_monitor_power_gate_ram_block_6 (prim_subreg_2_RO_0_1) 2.02e-06 2.18e-10 6.12e-09 2.02e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW2_SWACCESSRO_1)    0.000    0.000    0.000    0.000   N/A
          u_monitor_power_gate_ram_block_7 (prim_subreg_2_RO_0_0) 2.02e-06 2.13e-10 6.12e-09 2.02e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW2_SWACCESSRO_0)    0.000    0.000    0.000    0.000   N/A
          u_power_gate_external_0_ack (prim_subreg_1_RO_0_78) 1.08e-06 2.77e-08 3.34e-09 1.11e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_78)    0.000    0.000    0.000    0.000   N/A
          u_external_1_switch (prim_subreg_1_RW_0_216) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_222)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_ram_3_iso (prim_subreg_1_RW_0_240) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_246)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_periph_iso (prim_subreg_1_RW_0_255) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_261)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_ram_5_retentive (prim_subreg_1_RW_0_231) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_237)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_ram_3_switch (prim_subreg_1_RW_0_242) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_248)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_power_gate_ram_block_3_ack (prim_subreg_1_RO_0_83) 1.08e-06 2.81e-08 3.34e-09 1.11e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_83)    0.000    0.000    0.000    0.000   N/A
          u_cpu_switch_on_counter (prim_subreg_32_RW_00000000_57) 7.07e-06    0.000 1.92e-07 7.26e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_28_7) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_67)    0.000    0.000 5.47e-08 5.47e-08   0.0
          u_cpu_reset_deassert_counter (prim_subreg_32_RW_00000000_59) 7.07e-06    0.000 1.91e-07 7.26e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_28_9) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_69)    0.000    0.000 5.47e-08 5.47e-08   0.0
          u_master_cpu_force_reset_assert (prim_subreg_1_RW_0_205) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_211)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_master_cpu_force_switch_on (prim_subreg_1_RW_0_206) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_212)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_ram_2_retentive (prim_subreg_1_RW_0_243) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_249)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_master_cpu_force_iso_off (prim_subreg_1_RW_0_203) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_209)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_power_gate_external_2_ack (prim_subreg_1_RO_0_76) 1.08e-06 2.79e-08 3.34e-09 1.12e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_76)    0.000    0.000    0.000    0.000   N/A
          u_external_0_wait_ack_switch_on (prim_subreg_1_RW_0_220) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_226)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_monitor_power_gate_periph (prim_subreg_3_RO_0_3) 3.03e-06 3.13e-10 9.18e-09 3.03e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRO_3)    0.000    0.000    0.000    0.000   N/A
          u_ram_5_iso (prim_subreg_1_RW_0_232) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_238)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_intr_state (prim_subreg_32_RW_00000000_61) 3.23e-05 2.42e-09 1.24e-07 3.24e-05   0.2
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_71) 3.49e-09 1.35e-09 2.40e-08 2.89e-08   0.0
          u_external_0_iso (prim_subreg_1_RW_0_219) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_225)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_ram_4_retentive (prim_subreg_1_RW_0_235) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_241)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_external_2_switch (prim_subreg_1_RW_0_211) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_217)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_external_1_wait_ack_switch_on (prim_subreg_1_RW_0_215) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_221)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_ram_6_wait_ack_switch_on (prim_subreg_1_RW_0_229) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_235)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_power_gate_ram_block_5_ack (prim_subreg_1_RO_0_81) 1.08e-06 2.75e-08 3.34e-09 1.11e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_81)    0.000    0.000    0.000    0.000   N/A
          u_external_2_reset (prim_subreg_1_RW_0_212) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_218)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_ram_0_iso (prim_subreg_1_RW_0_252) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_258)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_en_wait_for_intr (prim_subreg_32_RW_00000000_62) 7.07e-06    0.000 1.31e-07 7.20e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_29_11) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_72)    0.000    0.000 1.10e-08 1.10e-08   0.0
          u_cpu_reset_assert_counter (prim_subreg_32_RW_00000000_60) 7.07e-06    0.000 1.92e-07 7.26e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_28_10) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_70)    0.000    0.000 5.47e-08 5.47e-08   0.0
          u_cpu_counters_stop_cpu_switch_on_stop_bit_counter (prim_subreg_1_RW_0_261) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_267)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_external_ram_1_retentive (prim_subreg_1_RW_0_213) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_219)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_external_2_wait_ack_switch_on (prim_subreg_1_RW_0_210) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_216)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_ram_4_switch (prim_subreg_1_RW_0_238) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_244)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_ram_7_wait_ack_switch_on (prim_subreg_1_RW_0_225) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_231)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_ram_1_switch (prim_subreg_1_RW_0_250) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_256)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_ram_1_retentive (prim_subreg_1_RW_0_247) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_253)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_ram_6_switch (prim_subreg_1_RW_0_230) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_236)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_cpu_switch_off_counter (prim_subreg_32_RW_00000000_58) 7.07e-06    0.000 1.91e-07 7.26e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_28_8) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_68)    0.000    0.000 5.47e-08 5.47e-08   0.0
          u_cpu_iso_on_counter (prim_subreg_32_RW_00000000_55) 7.07e-06    0.000 1.91e-07 7.26e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_28_5) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_65)    0.000    0.000 5.47e-08 5.47e-08   0.0
          u_ram_7_iso (prim_subreg_1_RW_0_224) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_230)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_external_2_iso (prim_subreg_1_RW_0_209) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_215)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_ram_7_retentive (prim_subreg_1_RW_0_223) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_229)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_power_gate_ram_block_7_ack (prim_subreg_1_RO_0_79) 1.09e-06 2.79e-08 3.34e-09 1.12e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_79)    0.000    0.000    0.000    0.000   N/A
          u_master_cpu_force_reset_deassert (prim_subreg_1_RW_0_204) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_210)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_ram_2_iso (prim_subreg_1_RW_0_244) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_250)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_master_cpu_force_iso_on (prim_subreg_1_RW_0_202) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_208)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_external_0_switch (prim_subreg_1_RW_0_221) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_227)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_external_ram_0_retentive (prim_subreg_1_RW_0_218) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_224)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_power_gate_ram_block_2_ack (prim_subreg_1_RO_0_84) 1.08e-06 2.98e-08 3.34e-09 1.12e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_84)    0.000    0.000    0.000    0.000   N/A
          u_cpu_counters_stop_cpu_switch_off_stop_bit_counter (prim_subreg_1_RW_0_262) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_268)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_power_gate_periph_ack (prim_subreg_1_RO_0_87) 1.09e-06 2.84e-08 3.34e-09 1.12e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_87)    0.000    0.000    0.000    0.000   N/A
          u_ram_0_wait_ack_switch_on (prim_subreg_1_RW_0_253) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_259)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_monitor_power_gate_core (prim_subreg_3_RO_0_4) 3.03e-06 3.04e-10 9.18e-09 3.04e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRO_4)    0.000    0.000    0.000    0.000   N/A
          u_ram_2_switch (prim_subreg_1_RW_0_246) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_252)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_ram_7_switch (prim_subreg_1_RW_0_226) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_232)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_power_gate_external_1_ack (prim_subreg_1_RO_0_77) 1.08e-06 2.83e-08 3.34e-09 1.12e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_77)    0.000    0.000    0.000    0.000   N/A
          u_ram_6_retentive (prim_subreg_1_RW_0_227) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_233)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_ram_4_iso (prim_subreg_1_RW_0_236) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_242)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_ram_1_wait_ack_switch_on (prim_subreg_1_RW_0_249) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_255)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_external_0_reset (prim_subreg_1_RW_0_222) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_228)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_periph_reset (prim_subreg_1_RW_0_258) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_264)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_restore_address (prim_subreg_32_RW_00000000_63) 7.07e-06    0.000 1.31e-07 7.20e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_29_12) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_73)    0.000    0.000 1.00e-08 1.00e-08   0.0
          u_power_gate_ram_block_4_ack (prim_subreg_1_RO_0_82) 1.09e-06 2.80e-08 3.34e-09 1.12e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_82)    0.000    0.000    0.000    0.000   N/A
          u_ram_3_retentive (prim_subreg_1_RW_0_239) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_245)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_ram_2_wait_ack_switch_on (prim_subreg_1_RW_0_245) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_251)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_cpu_counters_stop_cpu_reset_assert_stop_bit_counter (prim_subreg_1_RW_0_264) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_270)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_cpu_wait_ack_switch_on_counter (prim_subreg_1_RW_0_265) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_271)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_ram_3_wait_ack_switch_on (prim_subreg_1_RW_0_241) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_247)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_ram_0_retentive (prim_subreg_1_RW_0_251) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_257)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_cpu_counters_stop_cpu_reset_deassert_stop_bit_counter (prim_subreg_1_RW_0_263) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_269)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_periph_switch (prim_subreg_1_RW_0_257) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_263)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_ram_6_iso (prim_subreg_1_RW_0_228) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_234)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_ram_0_switch (prim_subreg_1_RW_0_254) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_260)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_external_1_iso (prim_subreg_1_RW_0_214) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_220)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_monitor_power_gate_external_0 (prim_subreg_3_RO_0_2) 3.03e-06 3.57e-10 9.18e-09 3.04e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRO_2)    0.000    0.000    0.000    0.000   N/A
          u_monitor_power_gate_external_1 (prim_subreg_3_RO_0_1) 3.03e-06 3.39e-10 9.18e-09 3.03e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRO_1)    0.000    0.000    0.000    0.000   N/A
          u_external_1_reset (prim_subreg_1_RW_0_217) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_223)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_monitor_power_gate_external_2 (prim_subreg_3_RO_0_0) 3.03e-06 3.22e-10 9.18e-09 3.03e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRO_0)    0.000    0.000    0.000    0.000   N/A
          u_ram_5_switch (prim_subreg_1_RW_0_234) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_240)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_ram_4_wait_ack_switch_on (prim_subreg_1_RW_0_237) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_243)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_wakeup_state (prim_subreg_1_RW_0_267) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_273)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_power_gate_ram_block_6_ack (prim_subreg_1_RO_0_80) 1.09e-06 2.86e-08 3.34e-09 1.12e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_80)    0.000    0.000    0.000    0.000   N/A
          u_cpu_counters_stop_cpu_iso_on_stop_bit_counter (prim_subreg_1_RW_0_259) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_265)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_cpu_iso_off_counter (prim_subreg_32_RW_00000000_56) 7.07e-06    0.000 1.91e-07 7.26e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_28_6) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_66)    0.000    0.000 5.47e-08 5.47e-08   0.0
          u_external_ram_2_retentive (prim_subreg_1_RW_0_208) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_214)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_ram_1_iso (prim_subreg_1_RW_0_248) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_254)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_power_gate_core (prim_subreg_1_RW_0_266) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_272)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_power_gate_core_ack (prim_subreg_1_RO_0_88) 1.09e-06 2.83e-08 3.34e-09 1.12e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_88)    0.000    0.000    0.000    0.000   N/A
          u_ram_5_wait_ack_switch_on (prim_subreg_1_RW_0_233) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_239)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_cpu_counters_stop_cpu_iso_off_stop_bit_counter (prim_subreg_1_RW_0_260) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_266)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_periph_wait_ack_switch_on (prim_subreg_1_RW_0_256) 1.96e-06    0.000 7.26e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_262)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_power_gate_ram_block_1_ack (prim_subreg_1_RO_0_85) 1.08e-06 2.82e-08 3.34e-09 1.11e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_85)    0.000    0.000    0.000    0.000   N/A
        power_manager_sequence_ram_4_switch_i (power_manager_sequence_1_1_20) 7.20e-06 2.56e-09 2.97e-08 7.24e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_1_0_13) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        power_manager_sequence_external_1_reset_i (power_manager_sequence_1_0_1) 7.21e-06 3.11e-09 3.31e-08 7.25e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_0_0_1) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        power_manager_sequence_ram_7_switch_i (power_manager_sequence_1_1_11) 7.20e-06 2.56e-09 2.97e-08 7.24e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_1_0_7) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        sync_external_1_ack_i (sync_0_1) 2.18e-06 3.85e-08 6.68e-09 2.22e-06   0.0
        power_manager_sequence_periph_switch_i (power_manager_sequence_1_1_34) 7.14e-06 2.56e-09 3.16e-08 7.17e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_1_0_22) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        power_manager_sequence_ram_4_retentive_i (power_manager_sequence_1_1_18) 7.20e-06 3.61e-09 2.97e-08 7.24e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_1_0_12) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        power_manager_sequence_external_0_switch_i (power_manager_sequence_1_1_8) 7.14e-06 2.56e-09 3.16e-08 7.17e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_1_0_5) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        power_manager_sequence_ram_6_iso_i (power_manager_sequence_1_1_13) 7.21e-06 2.69e-09 3.24e-08 7.24e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_1_1_4) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        power_manager_sequence_external_ram_1_retentive_i (power_manager_sequence_1_1_3) 7.20e-06 2.19e-09 2.97e-08 7.24e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_1_0_2) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        sync_ram_7_ack_i (sync_0_3)   2.18e-06 3.87e-08 6.68e-09 2.22e-06   0.0
        sync_ram_4_ack_i (sync_0_6)   2.18e-06 3.89e-08 6.68e-09 2.23e-06   0.0
        power_manager_sequence_ram_6_retentive_i (power_manager_sequence_1_1_12) 7.20e-06 3.61e-09 2.97e-08 7.24e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_1_0_8) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        sync_external_0_ack_i (sync_0_2) 2.18e-06 3.85e-08 6.67e-09 2.22e-06   0.0
        reg_to_counter_cpu_reset_deassert_i (reg_to_counter_32_0_4) 1.96e-06    0.000 7.75e-08 2.03e-06   0.0
        power_manager_sequence_ram_5_iso_i (power_manager_sequence_1_1_16) 7.21e-06 2.69e-09 3.24e-08 7.24e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_1_1_5) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        power_manager_sequence_ram_0_retentive_i (power_manager_sequence_1_1_30) 7.20e-06 3.61e-09 2.97e-08 7.24e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_1_0_20) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        sync_periph_ack_i (sync_0_11) 2.19e-06 3.95e-08 6.68e-09 2.23e-06   0.0
        sync_ram_6_ack_i (sync_0_4)   2.18e-06 3.89e-08 6.68e-09 2.23e-06   0.0
        sync_cpu_ack_i (sync_0_12)    2.18e-06 3.92e-08 6.68e-09 2.23e-06   0.0
        sync_external_2_ack_i (sync_0_0) 2.18e-06 3.87e-08 6.67e-09 2.22e-06   0.0
        power_manager_sequence_external_ram_2_retentive_i (power_manager_sequence_1_1_0) 7.20e-06 2.29e-09 2.97e-08 7.24e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_1_0_0) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
        sync_ram_3_ack_i (sync_0_7)   2.18e-06 3.82e-08 6.68e-09 2.22e-06   0.0
        power_manager_sequence_periph_iso_i (power_manager_sequence_1_1_33) 7.21e-06 2.90e-09 3.24e-08 7.24e-06   0.0
          clk_gate_sequence_curr_state_reg (SNPS_CLOCK_GATE_HIGH_power_manager_sequence_1_1_1_11) 6.20e-06 6.74e-10 9.01e-09 6.21e-06   0.0
      periph_to_reg_i (periph_to_reg_IW1_096242_1) 3.97e-05 6.24e-06 1.15e-07 4.60e-05   0.3
      fast_intr_ctrl_i (fast_intr_ctrl_643242) 1.32e-05    0.000 1.93e-07 1.34e-05   0.1
        fast_intr_ctrl_reg_top_i (fast_intr_ctrl_reg_top_643242) 1.32e-05    0.000 1.55e-07 1.33e-05   0.1
          u_fast_intr_clear (prim_subreg_16_RW_0000_13) 7.07e-06    0.000 7.12e-08 7.14e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_16_RW_0000_13) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW16_SWACCESSRW_13)    0.000    0.000 5.36e-09 5.36e-09   0.0
          u_fast_intr_pending (prim_subreg_16_RO_0000) 6.09e-06    0.000 5.61e-08 6.15e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_16_RO_0000) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW16_SWACCESSRO)    0.000    0.000    0.000    0.000   N/A
      dma_i (dma_576242)              9.78e-05 2.02e-10 2.51e-06 1.00e-04   0.6
        clk_gate_read_ptr_reg_reg (SNPS_CLOCK_GATE_HIGH_dma_576242_0) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        dma_fifo_i (fifo_v3_00000004) 3.44e-05    0.000 5.65e-07 3.49e-05   0.2
          clk_gate_mem_q_reg_0_ (SNPS_CLOCK_GATE_HIGH_fifo_v3_00000004_1) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          clk_gate_mem_q_reg_1_ (SNPS_CLOCK_GATE_HIGH_fifo_v3_00000004_2) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          clk_gate_mem_q_reg_2_ (SNPS_CLOCK_GATE_HIGH_fifo_v3_00000004_3) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          clk_gate_mem_q_reg_3_ (SNPS_CLOCK_GATE_HIGH_fifo_v3_00000004_4) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          clk_gate_status_cnt_q_reg (SNPS_CLOCK_GATE_HIGH_fifo_v3_00000004_0) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        dma_reg_top_i (dma_reg_top_643242) 4.64e-05 2.02e-10 7.70e-07 4.71e-05   0.3
          u_spi_mode (prim_subreg_3_RW_0_67) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_66_1) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_67)    0.000    0.000 7.52e-10 7.52e-10   0.0
          u_dst_ptr_inc (prim_subreg_32_RW_00000004_0) 7.07e-06    0.000 1.30e-07 7.20e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000004_0_0) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_52)    0.000    0.000 9.77e-09 9.77e-09   0.0
          u_ptr_out (prim_subreg_32_RW_00000000_49) 7.07e-06    0.000 1.30e-07 7.20e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_29_9) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_55)    0.000    0.000 9.03e-09 9.03e-09   0.0
          u_ptr_in (prim_subreg_32_RW_00000000_50) 7.07e-06    0.000 1.31e-07 7.20e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_56)    0.000    0.000 9.77e-09 9.77e-09   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_29_10) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          u_done (prim_subreg_32_RO_00000001) 1.02e-06 9.64e-11 5.69e-09 1.03e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRO_5)    0.000    0.000    0.000    0.000   N/A
          u_dma_start (prim_subreg_32_RW_00000000_48) 7.07e-06    0.000 1.30e-07 7.20e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_48) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_54)    0.000    0.000 9.37e-09 9.37e-09   0.0
          u_data_type (prim_subreg_2_RW_0_3) 2.93e-06    0.000 1.20e-08 2.95e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW2_SWACCESSRW_3)    0.000    0.000 5.01e-10 5.01e-10   0.0
          u_src_ptr_inc (prim_subreg_32_RW_00000004_1) 7.07e-06    0.000 1.28e-07 7.20e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000004_0_1) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_53)    0.000    0.000 8.02e-09 8.02e-09   0.0
        clk_gate_write_ptr_reg_reg (SNPS_CLOCK_GATE_HIGH_dma_576242_1) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
      rv_timer_0_1_i (rv_timer_1)     1.29e-04    0.000 2.92e-06 1.32e-04   0.8
        gen_harts_0__u_intr_hw (prim_intr_hw_Width1_29) 9.78e-07    0.000 5.78e-09 9.84e-07   0.0
        u_reg (rv_timer_reg_top_1)    1.04e-04    0.000 1.87e-06 1.05e-04   0.7
          u_intr_state0 (prim_subreg_1_W1C_0_35) 1.96e-06    0.000 1.13e-08 1.97e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_35)    0.000    0.000 3.51e-09 3.51e-09   0.0
          u_intr_state1 (prim_subreg_1_W1C_0_34) 1.96e-06    0.000 1.13e-08 1.97e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_34)    0.000    0.000 3.36e-09 3.36e-09   0.0
          u_intr_enable0 (prim_subreg_1_RW_0_199) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_205)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_intr_enable1 (prim_subreg_1_RW_0_198) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_204)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_compare_upper0_0 (prim_subreg_32_RW_ffffffff_6) 7.07e-06    0.000 1.51e-07 7.22e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_ffffffff_4_2) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_61)    0.000    0.000 8.02e-09 8.02e-09   0.0
          u_intr_test0 (prim_subreg_ext_DW1_47)    0.000    0.000    0.000    0.000   N/A
          u_intr_test1 (prim_subreg_ext_DW1_46)    0.000    0.000    0.000    0.000   N/A
          u_compare_upper1_0 (prim_subreg_32_RW_ffffffff_4) 7.07e-06    0.000 1.51e-07 7.22e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_ffffffff_4_0) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_57)    0.000    0.000 8.02e-09 8.02e-09   0.0
          u_cfg1_prescale (prim_subreg_12_RW_000_2) 7.07e-06    0.000 5.62e-08 7.12e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_12_RW_000_2_0) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW12_SWACCESSRW_2)    0.000    0.000 3.01e-09 3.01e-09   0.0
          u_timer_v_lower0 (prim_subreg_32_RW_00000000_54) 7.07e-06    0.000 1.62e-07 7.23e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_28_4) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_64)    0.000    0.000 4.13e-08 4.13e-08   0.0
          u_timer_v_lower1 (prim_subreg_32_RW_00000000_52) 7.07e-06    0.000 1.61e-07 7.23e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_28_2) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_60)    0.000    0.000 4.13e-08 4.13e-08   0.0
          u_cfg1_step (prim_subreg_8_RW_01_2) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_01_2_0) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_4)    0.000    0.000 2.01e-09 2.01e-09   0.0
          u_reg_if (tlul_adapter_reg_EnableDataIntgGen0_RegAw10_RegDw32_2) 7.07e-06    0.000 2.04e-07 7.27e-06   0.0
            clk_gate_rspop_reg (SNPS_CLOCK_GATE_HIGH_tlul_adapter_reg_EnableDataIntgGen0_RegAw10_RegDw32_2) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            u_err (tlul_err_6)           0.000    0.000 2.46e-09 2.46e-09   0.0
          u_cfg0_step (prim_subreg_8_RW_01_3) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_01_2_1) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_5)    0.000    0.000 2.01e-09 2.01e-09   0.0
          u_cfg0_prescale (prim_subreg_12_RW_000_3) 7.07e-06    0.000 5.62e-08 7.12e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_12_RW_000_2_1) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW12_SWACCESSRW_3)    0.000    0.000 3.01e-09 3.01e-09   0.0
          u_timer_v_upper0 (prim_subreg_32_RW_00000000_53) 7.07e-06    0.000 1.63e-07 7.23e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_28_3) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_63)    0.000    0.000 4.25e-08 4.25e-08   0.0
          u_timer_v_upper1 (prim_subreg_32_RW_00000000_51) 7.07e-06    0.000 1.64e-07 7.23e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_28_1) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_59)    0.000    0.000 4.44e-08 4.44e-08   0.0
          u_ctrl_active_0 (prim_subreg_1_RW_0_201) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_207)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_ctrl_active_1 (prim_subreg_1_RW_0_200) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_206)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_compare_lower0_0 (prim_subreg_32_RW_ffffffff_7) 7.07e-06    0.000 1.53e-07 7.22e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_ffffffff_4_3) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_62)    0.000    0.000 9.03e-09 9.03e-09   0.0
          u_compare_lower1_0 (prim_subreg_32_RW_ffffffff_5) 7.07e-06    0.000 1.53e-07 7.22e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_ffffffff_4_1) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_58)    0.000    0.000 9.68e-09 9.68e-09   0.0
        gen_harts_1__u_intr_hw (prim_intr_hw_Width1_28) 9.78e-07    0.000 5.94e-09 9.84e-07   0.0
        gen_harts_1__u_core (timer_core_N1_2) 1.17e-05    0.000 5.12e-07 1.22e-05   0.1
        gen_harts_0__u_core (timer_core_N1_3) 1.17e-05    0.000 5.11e-07 1.22e-05   0.1
      reg_to_tlul_uart_i (reg_to_tlul_008000_0_4_475242_4)    0.000    0.000 1.64e-09 1.64e-09   0.0
      soc_ctrl_i (soc_ctrl_643242)    3.03e-05 1.28e-07 5.15e-07 3.09e-05   0.2
        soc_ctrl_reg_top_i (soc_ctrl_reg_top_643242) 3.03e-05 1.28e-07 5.15e-07 3.09e-05   0.2
          u_boot_address (prim_subreg_32_RW_00000180) 7.07e-06    0.000 1.29e-07 7.20e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000180) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_76)    0.000    0.000 8.02e-09 8.02e-09   0.0
          u_exit_value (prim_subreg_32_RW_00000000_65) 7.07e-06    0.000 1.28e-07 7.20e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_29_14) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_77)    0.000    0.000 8.02e-09 8.02e-09   0.0
          u_boot_select (prim_subreg_1_RO_0_100) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_100)    0.000    0.000    0.000    0.000   N/A
          u_enable_spi_sel (prim_subreg_1_RW_0_285) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_296)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_exit_valid (prim_subreg_1_RW_0_287) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_299)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_system_frequency_hz (prim_subreg_32_RW_00000001) 7.07e-06    0.000 1.29e-07 7.20e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000001) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_75)    0.000    0.000 8.02e-09 8.02e-09   0.0
          u_use_spimemio (prim_subreg_1_RW_1_11) 1.97e-06    0.000 9.70e-09 1.98e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_297)    0.000    0.000 1.86e-09 1.86e-09   0.0
          u_boot_exit_loop (prim_subreg_1_RW_0_286) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_298)    0.000    0.000 2.51e-10 2.51e-10   0.0
      rv_timer_reg_to_tlul_i (reg_to_tlul_008000_0_4_475242_6)    0.000    0.000 1.64e-09 1.64e-09   0.0
      gpio_ao_i (gpio_1)              1.76e-04 1.51e-07 2.23e-06 1.78e-04   1.1
        clk_gate_cio_gpio_q_reg_0 (SNPS_CLOCK_GATE_HIGH_gpio_1_3) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        clk_gate_cio_gpio_en_q_reg_0 (SNPS_CLOCK_GATE_HIGH_gpio_1_1) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        gen_filter_3__filter (prim_filter_ctr_Cycles16_60) 6.02e-06 1.89e-08 3.28e-08 6.07e-06   0.0
        gen_filter_7__filter (prim_filter_ctr_Cycles16_56) 6.02e-06 1.89e-08 3.28e-08 6.07e-06   0.0
        gen_filter_2__filter (prim_filter_ctr_Cycles16_61) 6.02e-06 1.89e-08 3.28e-08 6.07e-06   0.0
        gen_filter_6__filter (prim_filter_ctr_Cycles16_57) 6.02e-06 1.89e-08 3.28e-08 6.07e-06   0.0
        intr_hw (prim_intr_hw_Width32_1) 3.13e-05    0.000 2.24e-07 3.15e-05   0.2
        u_reg (gpio_reg_top_1)        6.44e-05    0.000 1.33e-06 6.57e-05   0.4
          u_direct_oe (prim_subreg_ext_DW32_3)    0.000    0.000    0.000    0.000   N/A
          u_masked_oe_lower_mask (prim_subreg_ext_DW16_13)    0.000    0.000    0.000    0.000   N/A
          u_direct_out (prim_subreg_ext_DW32_4)    0.000    0.000    0.000    0.000   N/A
          u_ctrl_en_input_filter (prim_subreg_32_RW_00000000_42) 7.07e-06    0.000 1.29e-07 7.20e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_29_3) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_46)    0.000    0.000 8.02e-09 8.02e-09   0.0
          u_masked_out_lower_data (prim_subreg_ext_DW16_18)    0.000    0.000    0.000    0.000   N/A
          u_intr_state (prim_subreg_32_W1C_00000000_1) 7.07e-06    0.000 1.75e-07 7.24e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_W1C_00000000_1) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSW1C_1)    0.000    0.000 5.43e-08 5.43e-08   0.0
          u_intr_ctrl_en_lvlhigh (prim_subreg_32_RW_00000000_44) 7.07e-06    0.000 1.29e-07 7.20e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_29_5) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_48)    0.000    0.000 8.02e-09 8.02e-09   0.0
          u_intr_test (prim_subreg_ext_DW32_5)    0.000    0.000    0.000    0.000   N/A
          u_intr_ctrl_en_falling (prim_subreg_32_RW_00000000_45) 7.07e-06    0.000 1.28e-07 7.20e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_29_6) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_49)    0.000    0.000 8.02e-09 8.02e-09   0.0
          u_masked_oe_upper_mask (prim_subreg_ext_DW16_11)    0.000    0.000    0.000    0.000   N/A
          u_masked_oe_lower_data (prim_subreg_ext_DW16_14)    0.000    0.000    0.000    0.000   N/A
          u_intr_ctrl_en_lvllow (prim_subreg_32_RW_00000000_43) 7.07e-06    0.000 1.29e-07 7.20e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_29_4) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_47)    0.000    0.000 8.02e-09 8.02e-09   0.0
          u_masked_out_upper_mask (prim_subreg_ext_DW16_15)    0.000    0.000    0.000    0.000   N/A
          u_reg_if (tlul_adapter_reg_EnableDataIntgGen0_RegAw6_RegDw32_2) 7.07e-06    0.000 2.04e-07 7.27e-06   0.0
            clk_gate_rspop_reg (SNPS_CLOCK_GATE_HIGH_tlul_adapter_reg_EnableDataIntgGen0_RegAw6_RegDw32_2) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            u_err (tlul_err_5)           0.000    0.000 2.33e-09 2.33e-09   0.0
          u_intr_ctrl_en_rising (prim_subreg_32_RW_00000000_46) 7.07e-06    0.000 1.29e-07 7.20e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_29_7) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_50)    0.000    0.000 8.02e-09 8.02e-09   0.0
          u_intr_enable (prim_subreg_32_RW_00000000_47) 7.07e-06    0.000 1.29e-07 7.20e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_29_8) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_51)    0.000    0.000 8.02e-09 8.02e-09   0.0
          u_masked_oe_upper_data (prim_subreg_ext_DW16_12)    0.000    0.000    0.000    0.000   N/A
          u_masked_out_upper_data (prim_subreg_ext_DW16_16)    0.000    0.000    0.000    0.000   N/A
          u_data_in (prim_subreg_32_RO_00000000_4) 7.82e-06    0.000 2.44e-08 7.85e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRO_4)    0.000    0.000    0.000    0.000   N/A
          u_masked_out_lower_mask (prim_subreg_ext_DW16_17)    0.000    0.000    0.000    0.000   N/A
        gen_filter_1__filter (prim_filter_ctr_Cycles16_62) 6.02e-06 1.89e-08 3.28e-08 6.07e-06   0.0
        clk_gate_cio_gpio_en_q_reg (SNPS_CLOCK_GATE_HIGH_gpio_1_2) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        gen_filter_5__filter (prim_filter_ctr_Cycles16_58) 6.02e-06 1.89e-08 3.28e-08 6.07e-06   0.0
        gen_filter_0__filter (prim_filter_ctr_Cycles16_63) 6.02e-06 1.89e-08 3.28e-08 6.07e-06   0.0
        gen_filter_4__filter (prim_filter_ctr_Cycles16_59) 6.02e-06 1.89e-08 3.28e-08 6.07e-06   0.0
        clk_gate_cio_gpio_q_reg (SNPS_CLOCK_GATE_HIGH_gpio_1_0) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
      i_addr_decode_soc_regbus_periph_xbar (addr_decode_NoIndices13_NoRules13_962242) 2.70e-06 3.05e-06 2.90e-07 6.04e-06   0.0
      spi_host_dma_i (spi_host_643242_1) 1.17e-03 9.01e-06 2.35e-05 1.21e-03   7.6
        u_cmd_queue (spi_host_command_queue_CmdDepth4_1) 3.75e-05    0.000 1.10e-06 3.86e-05   0.2
          cmd_fifo (prim_fifo_sync_Width61_Pass1_Depth4_1) 3.75e-05    0.000 1.10e-06 3.86e-05   0.2
            clk_gate_gen_normal_fifo_fifo_rptr_reg (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width61_Pass1_Depth4_1_11) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_fifo_wptr_reg (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width61_Pass1_Depth4_1_0) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_0_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width61_Pass1_Depth4_1_7) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_1_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width61_Pass1_Depth4_1_8) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_2_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width61_Pass1_Depth4_1_9) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_3_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width61_Pass1_Depth4_1_10) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        u_data_fifos (spi_host_data_fifos_72_64_0_1) 8.55e-04    0.000 1.90e-05 8.74e-04   5.5
          u_rx_fifo (prim_fifo_sync_Width32_Pass1_Depth64_1) 4.03e-04    0.000 8.40e-06 4.11e-04   2.6
            clk_gate_gen_normal_fifo_storage_reg_30_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_97) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_fifo_rptr_reg (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_131) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_31_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_98) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_32_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_99) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_33_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_100) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_34_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_101) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_35_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_102) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_36_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_103) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_37_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_104) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_38_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_105) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_39_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_106) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_60_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_127) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_61_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_128) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_62_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_129) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_63_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_130) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_10_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_77) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_11_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_78) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_12_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_79) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_13_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_80) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_14_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_81) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_15_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_82) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_16_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_83) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_17_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_84) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_18_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_85) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_19_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_86) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_40_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_107) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_41_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_108) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_42_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_109) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_43_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_110) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_44_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_111) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_45_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_112) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_46_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_113) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_47_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_114) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_48_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_115) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_49_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_116) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_20_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_87) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_21_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_88) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_22_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_89) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_23_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_90) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_24_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_91) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_25_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_92) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_26_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_93) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_27_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_94) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_28_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_95) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_29_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_96) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_50_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_117) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_fifo_wptr_reg (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_0) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_51_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_118) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_52_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_119) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_0_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_67) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_53_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_120) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_1_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_68) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_54_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_121) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_2_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_69) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_55_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_122) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_3_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_70) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_56_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_123) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_4_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_71) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_57_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_124) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_5_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_72) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_58_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_125) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_6_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_73) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_59_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_126) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_7_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_74) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_8_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_75) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_9_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width32_Pass1_Depth64_1_76) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          u_tx_fifo (prim_fifo_sync_Width36_Pass1_Depth72_1) 4.52e-04    0.000 1.06e-05 4.62e-04   2.9
            clk_gate_gen_normal_fifo_storage_reg_53_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_128) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_54_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_129) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_55_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_130) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_56_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_131) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_57_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_132) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_58_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_133) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_59_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_134) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_60_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_135) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_61_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_136) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_62_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_137) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_63_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_138) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_64_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_139) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_65_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_140) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_66_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_141) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_67_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_142) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_10_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_85) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_68_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_143) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_11_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_86) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_69_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_144) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_12_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_87) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_13_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_88) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_14_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_89) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_15_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_90) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_16_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_91) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_17_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_92) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_18_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_93) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_19_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_94) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_70_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_145) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_71_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_146) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_20_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_95) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_21_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_96) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_22_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_97) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_23_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_98) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_24_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_99) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_25_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_100) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_26_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_101) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_27_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_102) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_28_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_103) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_29_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_104) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_fifo_wptr_reg (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_0) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_30_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_105) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_31_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_106) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_32_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_107) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_0_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_75) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_33_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_108) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_1_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_76) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_34_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_109) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_2_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_77) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_35_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_110) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_3_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_78) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_36_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_111) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_4_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_79) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_37_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_112) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_5_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_80) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_38_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_113) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_6_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_81) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_39_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_114) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_7_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_82) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_8_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_83) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_9_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_84) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_40_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_115) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_41_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_116) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_42_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_117) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_fifo_rptr_reg (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_147) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_43_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_118) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_44_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_119) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_45_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_120) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_46_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_121) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_47_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_122) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_48_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_123) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_49_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_124) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_50_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_125) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_51_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_126) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_52_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_Width36_Pass1_Depth72_1_127) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        intr_hw_spi_event (prim_intr_hw_Width1_30) 9.78e-07    0.000 5.64e-09 9.83e-07   0.0
        u_window (spi_host_window_643242_1)    0.000    0.000 6.62e-09 6.62e-09   0.0
        u_reg (spi_host_reg_top_643242_1) 1.64e-04 5.36e-10 1.13e-06 1.65e-04   1.0
          u_control_rx_watermark (prim_subreg_8_RW_7f_1) 7.07e-06    0.000 4.68e-08 7.11e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_7f_1_0) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_7)    0.000    0.000 2.01e-09 2.01e-09   0.0
          u_error_enable_cmdinval (prim_subreg_1_RW_1_7) 1.97e-06    0.000 8.32e-09 1.98e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_281)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_configopts_0_csnlead_0 (prim_subreg_4_RW_0_9) 7.07e-06    0.000 2.65e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_4_RW_0_12_10) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW4_SWACCESSRW_9)    0.000    0.000 1.00e-09 1.00e-09   0.0
          u_event_enable_idle (prim_subreg_1_RW_0_268) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_274)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_error_enable_underflow (prim_subreg_1_RW_1_8) 1.97e-06    0.000 8.32e-09 1.98e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_282)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_csid (prim_subreg_32_RW_00000000_64) 7.07e-06    0.000 1.29e-07 7.20e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_29_13) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_74)    0.000    0.000 8.02e-09 8.02e-09   0.0
          u_error_status_cmdbusy (prim_subreg_1_W1C_0_41) 1.96e-06    0.000 9.89e-09 1.97e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_41)    0.000    0.000 2.61e-09 2.61e-09   0.0
          u_configopts_0_csnidle_0 (prim_subreg_4_RW_0_11) 7.07e-06    0.000 2.65e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_4_RW_0_12_12) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW4_SWACCESSRW_11)    0.000    0.000 1.00e-09 1.00e-09   0.0
          u_configopts_0_cpha_0 (prim_subreg_1_RW_0_278) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_289)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_event_enable_ready (prim_subreg_1_RW_0_269) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_275)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_error_status_csidinval (prim_subreg_1_W1C_0_37) 1.96e-06    0.000 9.89e-09 1.97e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_37)    0.000    0.000 2.61e-09 2.61e-09   0.0
          u_error_status_cmdinval (prim_subreg_1_W1C_0_38) 1.96e-06    0.000 9.89e-09 1.97e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_38)    0.000    0.000 2.61e-09 2.61e-09   0.0
          u_status_txwm (prim_subreg_1_RO_0_94) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_94)    0.000    0.000    0.000    0.000   N/A
          u_control_tx_watermark (prim_subreg_8_RW_00_1) 7.07e-06    0.000 4.10e-08 7.11e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_2) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_6)    0.000    0.000 2.01e-09 2.01e-09   0.0
          u_configopts_1_fullcyc_1 (prim_subreg_1_RW_0_276) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_287)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_control_output_en (prim_subreg_1_RW_0_282) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_293)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_status_byteorder (prim_subreg_1_RO_0_98) 1.01e-06 1.09e-10 3.06e-09 1.01e-06   0.0
          u_status_rxwm (prim_subreg_1_RO_0_99) 1.01e-06 1.09e-10 3.06e-09 1.01e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_99)    0.000    0.000    0.000    0.000   N/A
          u_status_rxfull (prim_subreg_1_RO_0_95) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_95)    0.000    0.000    0.000    0.000   N/A
          u_error_enable_csidinval (prim_subreg_1_RW_1_6) 1.97e-06    0.000 8.32e-09 1.98e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_280)    0.000    0.000 2.51e-10 2.51e-10   0.0
          i_reg_demux (reg_demux_NoPorts3_096242_1)    0.000    0.000 1.60e-07 1.60e-07   0.0
          u_command_len (prim_subreg_ext_DW24_1)    0.000    0.000    0.000    0.000   N/A
          u_configopts_0_cpol_0 (prim_subreg_1_RW_0_277) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_288)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_control_sw_rst (prim_subreg_1_RW_0_281) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_292)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_status_ready (prim_subreg_1_RO_0_89) 1.01e-06 1.04e-10 3.06e-09 1.01e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_89)    0.000    0.000    0.000    0.000   N/A
          u_command_speed (prim_subreg_ext_DW2_4)    0.000    0.000    0.000    0.000   N/A
          u_error_status_accessinval (prim_subreg_1_W1C_0_36) 1.96e-06    0.000 9.89e-09 1.97e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_36)    0.000    0.000 2.61e-09 2.61e-09   0.0
          u_configopts_1_clkdiv_1 (prim_subreg_16_RW_0000_14) 7.07e-06    0.000 7.11e-08 7.14e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_16_RW_0000_12_3) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW16_SWACCESSRW_14)    0.000    0.000 4.01e-09 4.01e-09   0.0
          u_intr_state_error (prim_subreg_1_W1C_0_43) 1.96e-06    0.000 1.32e-08 1.97e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_43)    0.000    0.000 5.36e-09 5.36e-09   0.0
          u_status_rxstall (prim_subreg_1_RO_0_97) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_97)    0.000    0.000    0.000    0.000   N/A
          u_intr_enable_spi_event (prim_subreg_1_RW_0_283) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_294)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_status_rxempty (prim_subreg_1_RO_0_96) 1.01e-06 1.09e-10 3.06e-09 1.01e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_96)    0.000    0.000    0.000    0.000   N/A
          u_configopts_1_csnlead_1 (prim_subreg_4_RW_0_6) 7.07e-06    0.000 2.65e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_4_RW_0_12_7) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW4_SWACCESSRW_6)    0.000    0.000 1.00e-09 1.00e-09   0.0
          u_configopts_0_csntrail_0 (prim_subreg_4_RW_0_10) 7.07e-06    0.000 2.65e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_4_RW_0_12_11) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW4_SWACCESSRW_10)    0.000    0.000 1.00e-09 1.00e-09   0.0
          u_configopts_1_csntrail_1 (prim_subreg_4_RW_0_7) 7.07e-06    0.000 2.65e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_4_RW_0_12_8) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW4_SWACCESSRW_7)    0.000    0.000 1.00e-09 1.00e-09   0.0
          u_event_enable_txwm (prim_subreg_1_RW_0_270) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_276)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_intr_test_spi_event (prim_subreg_ext_DW1_50)    0.000    0.000    0.000    0.000   N/A
          u_configopts_1_cpha_1 (prim_subreg_1_RW_0_275) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_286)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_event_enable_rxwm (prim_subreg_1_RW_0_271) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_277)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_event_enable_rxfull (prim_subreg_1_RW_0_273) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_279)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_status_txqd (prim_subreg_8_RO_00_3) 6.84e-06    0.000 2.13e-08 6.87e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRO_3)    0.000    0.000    0.000    0.000   N/A
          u_configopts_1_csnidle_1 (prim_subreg_4_RW_0_8) 7.07e-06    0.000 2.65e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_4_RW_0_12_9) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW4_SWACCESSRW_8)    0.000    0.000 1.00e-09 1.00e-09   0.0
          u_status_rxqd (prim_subreg_8_RO_00_2) 6.84e-06    0.000 2.13e-08 6.87e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRO_2)    0.000    0.000    0.000    0.000   N/A
          u_error_status_underflow (prim_subreg_1_W1C_0_39) 1.96e-06    0.000 9.89e-09 1.97e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_39)    0.000    0.000 2.61e-09 2.61e-09   0.0
          u_status_active (prim_subreg_1_RO_0_90) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_90)    0.000    0.000    0.000    0.000   N/A
          u_alert_test (prim_subreg_ext_DW1_49)    0.000    0.000    0.000    0.000   N/A
          u_status_txstall (prim_subreg_1_RO_0_93) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_93)    0.000    0.000    0.000    0.000   N/A
          u_configopts_1_cpol_1 (prim_subreg_1_RW_0_274) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_285)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_configopts_0_fullcyc_0 (prim_subreg_1_RW_0_279) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_290)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_command_direction (prim_subreg_ext_DW2_3)    0.000    0.000    0.000    0.000   N/A
          u_intr_state_spi_event (prim_subreg_1_W1C_0_42) 1.96e-06    0.000 1.07e-08 1.97e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_42)    0.000    0.000 2.92e-09 2.92e-09   0.0
          u_control_spien (prim_subreg_1_RW_0_280) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_291)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_status_txempty (prim_subreg_1_RO_0_92) 1.01e-06 1.05e-10 3.06e-09 1.01e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_92)    0.000    0.000    0.000    0.000   N/A
          u_status_cmdqd (prim_subreg_4_RO_0_2) 2.93e-06    0.000 9.13e-09 2.94e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW4_SWACCESSRO_2)    0.000    0.000    0.000    0.000   N/A
          u_command_csaat (prim_subreg_ext_DW1_48)    0.000    0.000    0.000    0.000   N/A
          u_configopts_0_clkdiv_0 (prim_subreg_16_RW_0000_15) 7.07e-06    0.000 7.10e-08 7.14e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_16_RW_0000_12_4) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW16_SWACCESSRW_15)    0.000    0.000 4.01e-09 4.01e-09   0.0
          u_intr_test_error (prim_subreg_ext_DW1_51)    0.000    0.000    0.000    0.000   N/A
          u_status_txfull (prim_subreg_1_RO_0_91) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_91)    0.000    0.000    0.000    0.000   N/A
          u_intr_enable_error (prim_subreg_1_RW_0_284) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_295)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_error_status_overflow (prim_subreg_1_W1C_0_40) 1.96e-06    0.000 9.89e-09 1.97e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_40)    0.000    0.000 2.61e-09 2.61e-09   0.0
          u_event_enable_txempty (prim_subreg_1_RW_0_272) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_278)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_error_enable_cmdbusy (prim_subreg_1_RW_1_10) 1.97e-06    0.000 8.32e-09 1.98e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_284)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_error_enable_overflow (prim_subreg_1_RW_1_9) 1.97e-06    0.000 8.32e-09 1.98e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_283)    0.000    0.000 2.51e-10 2.51e-10   0.0
        gen_alert_tx_0__u_prim_alert_sender (prim_alert_sender_1_1_1) 1.91e-05 5.69e-07 8.97e-08 1.98e-05   0.1
          i_decode_ping (prim_diff_decode_1_3) 4.96e-06 4.17e-10 2.25e-08 4.98e-06   0.0
            gen_async_i_sync_n (prim_flop_2sync_1_1_3) 1.98e-06    0.000 7.66e-09 1.99e-06   0.0
              gen_generic_u_impl_generic (prim_generic_flop_2sync_1_1_3) 1.98e-06    0.000 7.66e-09 1.99e-06   0.0
                u_sync_2 (prim_flop_1_1_6) 9.92e-07    0.000 3.83e-09 9.96e-07   0.0
                  gen_generic_u_impl_generic (prim_generic_flop_1_1_6) 9.92e-07    0.000 3.83e-09 9.96e-07   0.0
                u_sync_1 (prim_flop_1_1_7) 9.92e-07    0.000 3.83e-09 9.96e-07   0.0
                  gen_generic_u_impl_generic (prim_generic_flop_1_1_7) 9.92e-07    0.000 3.83e-09 9.96e-07   0.0
          u_prim_buf_n (prim_buf_2)      0.000    0.000    0.000    0.000   N/A
            gen_generic_u_impl_generic (prim_generic_buf_Width1_2)    0.000    0.000    0.000    0.000   N/A
          u_prim_buf_p (prim_buf_3)      0.000    0.000    0.000    0.000   N/A
            gen_generic_u_impl_generic (prim_generic_buf_Width1_3)    0.000    0.000    0.000    0.000   N/A
          i_decode_ack (prim_diff_decode_1_2) 4.96e-06 4.17e-10 2.25e-08 4.98e-06   0.0
            gen_async_i_sync_n (prim_flop_2sync_1_1_2) 1.98e-06    0.000 7.66e-09 1.99e-06   0.0
              gen_generic_u_impl_generic (prim_generic_flop_2sync_1_1_2) 1.98e-06    0.000 7.66e-09 1.99e-06   0.0
                u_sync_2 (prim_flop_1_1_4) 9.92e-07    0.000 3.83e-09 9.96e-07   0.0
                  gen_generic_u_impl_generic (prim_generic_flop_1_1_4) 9.92e-07    0.000 3.83e-09 9.96e-07   0.0
                u_sync_1 (prim_flop_1_1_5) 9.92e-07    0.000 3.83e-09 9.96e-07   0.0
                  gen_generic_u_impl_generic (prim_generic_flop_1_1_5) 9.92e-07    0.000 3.83e-09 9.96e-07   0.0
        intr_hw_error (prim_intr_hw_Width1_31) 9.78e-07    0.000 7.62e-09 9.85e-07   0.0
        u_spi_core (spi_host_core_NumCS2_1) 8.93e-05 8.44e-06 2.03e-06 9.98e-05   0.6
          u_merge (spi_host_byte_merge_1) 8.06e-06    0.000 1.68e-07 8.23e-06   0.1
            u_packer (prim_packer_fifo_InW8_OutW32_1) 7.08e-06    0.000 1.54e-07 7.24e-06   0.0
              clk_gate_depth_q_reg (SNPS_CLOCK_GATE_HIGH_prim_packer_fifo_InW8_OutW32_1_0) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          u_shift_reg (spi_host_shift_register_1) 1.92e-05    0.000 1.67e-07 1.94e-05   0.1
            clk_gate_sr_q_reg (SNPS_CLOCK_GATE_HIGH_spi_host_shift_register_1_4) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_sd_i_q_reg (SNPS_CLOCK_GATE_HIGH_spi_host_shift_register_1_5) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_rx_buf_q_reg (SNPS_CLOCK_GATE_HIGH_spi_host_shift_register_1_0) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          u_select (spi_host_byte_select_1) 1.93e-05    0.000 2.34e-07 1.95e-05   0.1
            u_packer (prim_packer_fifo_InW36_OutW9_1) 1.93e-05    0.000 2.23e-07 1.95e-05   0.1
              clk_gate_gen_unpack_mode_ptr_q_reg (SNPS_CLOCK_GATE_HIGH_prim_packer_fifo_InW36_OutW9_1_4) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_depth_q_reg (SNPS_CLOCK_GATE_HIGH_prim_packer_fifo_InW36_OutW9_1_0) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
              clk_gate_data_q_reg (SNPS_CLOCK_GATE_HIGH_prim_packer_fifo_InW36_OutW9_1_5) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          u_fsm (spi_host_fsm_NumCS2_1) 4.28e-05 8.44e-06 1.46e-06 5.27e-05   0.3
            clk_gate_byte_cntr_cpha0_q_reg (SNPS_CLOCK_GATE_HIGH_spi_host_fsm_NumCS2_1_8) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_clk_cntr_q_reg (SNPS_CLOCK_GATE_HIGH_spi_host_fsm_NumCS2_1_11) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_new_command_cpha1_reg (SNPS_CLOCK_GATE_HIGH_spi_host_fsm_NumCS2_1_10) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            u_sck_flop (prim_flop_en_1) 4.24e-06 8.44e-06 7.87e-09 1.27e-05   0.1
              gen_generic_u_impl_generic (prim_generic_flop_en_1_0_1) 4.24e-06 8.44e-06 7.87e-09 1.27e-05   0.1
            clk_gate_cmd_len_q_reg (SNPS_CLOCK_GATE_HIGH_spi_host_fsm_NumCS2_1_0) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_byte_cntr_cpha1_q_reg (SNPS_CLOCK_GATE_HIGH_spi_host_fsm_NumCS2_1_7) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_bit_cntr_q_reg (SNPS_CLOCK_GATE_HIGH_spi_host_fsm_NumCS2_1_9) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
      reg_to_tlul_gpio_ao_i (reg_to_tlul_008000_0_4_475242_5)    0.000    0.000 1.73e-09 1.73e-09   0.0
      uart_i (uart)                   9.38e-04 8.09e-06 4.34e-06 9.51e-04   6.0
        uart_core (uart_core)         8.42e-04 8.09e-06 3.56e-06 8.54e-04   5.4
          uart_rx (uart_rx)           2.22e-04 2.62e-06 1.49e-07 2.25e-04   1.4
            clk_gate_idle_q_reg (SNPS_CLOCK_GATE_HIGH_uart_rx_0) 6.81e-05 6.96e-07 1.20e-08 6.88e-05   0.4
            clk_gate_baud_div_q_reg (SNPS_CLOCK_GATE_HIGH_uart_rx_1) 6.88e-05 5.50e-07 1.20e-08 6.94e-05   0.4
            clk_gate_sreg_q_reg (SNPS_CLOCK_GATE_HIGH_uart_rx_2) 6.49e-05 1.37e-06 1.20e-08 6.63e-05   0.4
          clk_gate_nco_sum_q_reg (SNPS_CLOCK_GATE_HIGH_uart_core_3) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          uart_tx (uart_tx)           8.33e-05 2.17e-06 1.18e-07 8.56e-05   0.5
            clk_gate_bit_cnt_q_reg (SNPS_CLOCK_GATE_HIGH_uart_tx_1) 6.13e-05 2.17e-06 1.20e-08 6.35e-05   0.4
            clk_gate_baud_div_q_reg (SNPS_CLOCK_GATE_HIGH_uart_tx_0) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          u_uart_txfifo (prim_fifo_sync_8_0_32_2) 2.08e-04    0.000 1.35e-06 2.09e-04   1.3
            clk_gate_gen_normal_fifo_storage_reg_22_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_56) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_5_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_39) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_23_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_57) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_6_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_40) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_24_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_58) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_7_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_41) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_25_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_59) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_8_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_42) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_26_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_60) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_9_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_43) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_27_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_61) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_28_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_62) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_29_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_63) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_10_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_44) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_30_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_64) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_11_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_45) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_31_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_65) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_12_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_46) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_13_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_47) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_14_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_48) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_fifo_rptr_reg (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_66) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_15_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_49) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_fifo_wptr_reg (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_67) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_16_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_50) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_17_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_51) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_18_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_52) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_0_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_34) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_19_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_53) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_1_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_35) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_2_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_36) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_20_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_54) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_3_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_37) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_21_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_55) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_4_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_38) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          intr_hw_rx_parity_err (prim_intr_hw_Width1_16) 9.78e-07    0.000 5.66e-09 9.84e-07   0.0
          clk_gate_rx_val_q_reg (SNPS_CLOCK_GATE_HIGH_uart_core_2) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          clk_gate_rx_timeout_count_q_reg (SNPS_CLOCK_GATE_HIGH_uart_core_1) 5.62e-05 3.30e-06 1.20e-08 5.95e-05   0.4
          sync_rx (prim_flop_2sync_1_1_4) 1.98e-06    0.000 7.66e-09 1.99e-06   0.0
            gen_generic_u_impl_generic (prim_generic_flop_2sync_1_1_4) 1.98e-06    0.000 7.66e-09 1.99e-06   0.0
              u_sync_2 (prim_flop_1_1_8) 9.92e-07    0.000 3.83e-09 9.96e-07   0.0
                gen_generic_u_impl_generic (prim_generic_flop_1_1_8) 9.92e-07    0.000 3.83e-09 9.96e-07   0.0
              u_sync_1 (prim_flop_1_1_9) 9.92e-07    0.000 3.83e-09 9.96e-07   0.0
                gen_generic_u_impl_generic (prim_generic_flop_1_1_9) 9.92e-07    0.000 3.83e-09 9.96e-07   0.0
          clk_gate_allzero_cnt_q_reg (SNPS_CLOCK_GATE_HIGH_uart_core_0) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          intr_hw_rx_watermark (prim_intr_hw_Width1_22) 9.78e-07    0.000 5.66e-09 9.84e-07   0.0
          intr_hw_tx_watermark (prim_intr_hw_Width1_23) 9.78e-07 5.88e-10 5.32e-09 9.84e-07   0.0
          intr_hw_rx_frame_err (prim_intr_hw_Width1_19) 9.78e-07    0.000 5.66e-09 9.84e-07   0.0
          intr_hw_rx_break_err (prim_intr_hw_Width1_18) 9.78e-07    0.000 5.66e-09 9.84e-07   0.0
          intr_hw_tx_empty (prim_intr_hw_Width1_21) 9.78e-07 5.88e-10 5.32e-09 9.84e-07   0.0
          intr_hw_rx_overflow (prim_intr_hw_Width1_20) 9.78e-07    0.000 5.66e-09 9.84e-07   0.0
          u_uart_rxfifo (prim_fifo_sync_8_0_32_1) 2.08e-04    0.000 1.36e-06 2.09e-04   1.3
            clk_gate_gen_normal_fifo_storage_reg_22_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_23) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_5_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_6) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_23_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_24) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_6_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_7) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_24_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_25) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_7_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_8) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_25_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_26) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_8_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_9) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_26_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_27) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_9_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_10) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_27_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_28) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_28_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_29) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_29_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_30) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_10_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_11) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_30_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_31) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_11_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_12) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_31_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_32) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_12_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_13) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_13_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_14) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_14_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_15) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_fifo_rptr_reg (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_33) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_15_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_16) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_fifo_wptr_reg (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_0) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_16_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_17) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_17_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_18) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_18_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_19) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_0_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_1) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_19_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_20) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_1_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_2) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_2_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_3) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_20_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_21) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_3_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_4) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_21_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_22) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_4_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_1_5) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          intr_hw_rx_timeout (prim_intr_hw_Width1_17) 9.78e-07    0.000 5.66e-09 9.84e-07   0.0
        u_reg (uart_reg_top)          9.60e-05 2.40e-09 7.83e-07 9.68e-05   0.6
          u_intr_enable_rx_break_err (prim_subreg_1_RW_0_192) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_198)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_ctrl_slpbk (prim_subreg_1_RW_0_186) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_192)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_fifo_status_rxlvl (prim_subreg_ext_DW6_5)    0.000    0.000    0.000    0.000   N/A
          u_timeout_ctrl_en (prim_subreg_1_RW_0_180) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_186)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_fifo_ctrl_txilvl (prim_subreg_2_RW_0_1) 2.93e-06    0.000 1.20e-08 2.95e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW2_SWACCESSRW_1)    0.000    0.000 5.01e-10 5.01e-10   0.0
          u_val (prim_subreg_ext_DW16_10)    0.000    0.000    0.000    0.000   N/A
          u_intr_test_rx_overflow (prim_subreg_ext_DW1_42)    0.000    0.000    0.000    0.000   N/A
          u_intr_enable_tx_empty (prim_subreg_1_RW_0_195) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_201)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_intr_enable_rx_timeout (prim_subreg_1_RW_0_191) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_197)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_fifo_ctrl_rxilvl (prim_subreg_3_RW_0_66) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_66_0) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_66)    0.000    0.000 7.52e-10 7.52e-10   0.0
          u_intr_state_rx_timeout (prim_subreg_1_W1C_0_27) 1.96e-06    0.000 1.07e-08 1.97e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_27)    0.000    0.000 2.92e-09 2.92e-09   0.0
          u_ctrl_rxblvl (prim_subreg_2_RW_0_2) 2.93e-06    0.000 1.20e-08 2.95e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW2_SWACCESSRW_2)    0.000    0.000 5.01e-10 5.01e-10   0.0
          u_fifo_ctrl_txrst (prim_subreg_1_WO_0_9) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSWO_9)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_intr_test_tx_empty (prim_subreg_ext_DW1_43)    0.000    0.000    0.000    0.000   N/A
          u_status_txempty (prim_subreg_ext_DW1_35)    0.000    0.000    0.000    0.000   N/A
          u_status_txfull (prim_subreg_ext_DW1_37)    0.000    0.000    0.000    0.000   N/A
          u_status_txidle (prim_subreg_ext_DW1_34)    0.000    0.000    0.000    0.000   N/A
          u_intr_test_rx_parity_err (prim_subreg_ext_DW1_38)    0.000    0.000    0.000    0.000   N/A
          u_intr_enable_rx_overflow (prim_subreg_1_RW_0_194) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_200)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_status_rxfull (prim_subreg_ext_DW1_36)    0.000    0.000    0.000    0.000   N/A
          u_ctrl_nco (prim_subreg_16_RW_0000_12) 7.07e-06    0.000 6.99e-08 7.14e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_16_RW_0000_12_0) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW16_SWACCESSRW_12)    0.000    0.000 4.01e-09 4.01e-09   0.0
          u_intr_state_rx_overflow (prim_subreg_1_W1C_0_30) 1.96e-06    0.000 1.07e-08 1.97e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_30)    0.000    0.000 2.92e-09 2.92e-09   0.0
          u_timeout_ctrl_val (prim_subreg_24_RW_000000) 7.07e-06    0.000 9.88e-08 7.17e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_24_RW_000000) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW24_SWACCESSRW)    0.000    0.000 6.02e-09 6.02e-09   0.0
          u_status_rxidle (prim_subreg_ext_DW1_33)    0.000    0.000    0.000    0.000   N/A
          u_ctrl_rx (prim_subreg_1_RW_0_188) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_194)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_ctrl_parity_en (prim_subreg_1_RW_0_184) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_190)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_wdata (prim_subreg_8_WO_00_2) 7.07e-06    0.000 4.10e-08 7.11e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_WO_00_2) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSWO_2)    0.000    0.000 2.01e-09 2.01e-09   0.0
          u_intr_state_rx_parity_err (prim_subreg_1_W1C_0_26) 1.96e-06    0.000 1.07e-08 1.97e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_26)    0.000    0.000 2.92e-09 2.92e-09   0.0
          u_status_rxempty (prim_subreg_ext_DW1_32)    0.000    0.000    0.000    0.000   N/A
          u_ctrl_nf (prim_subreg_1_RW_0_187) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_193)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_fifo_status_txlvl (prim_subreg_ext_DW6_6)    0.000    0.000    0.000    0.000   N/A
          u_intr_enable_rx_frame_err (prim_subreg_1_RW_0_193) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_199)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_reg_if (tlul_adapter_reg_EnableDataIntgGen0_RegAw6_RegDw32_1) 7.07e-06    0.000 2.01e-07 7.27e-06   0.0
            clk_gate_rspop_reg (SNPS_CLOCK_GATE_HIGH_tlul_adapter_reg_EnableDataIntgGen0_RegAw6_RegDw32_1) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            u_err (tlul_err_4)           0.000    0.000 2.46e-09 2.46e-09   0.0
          u_ctrl_llpbk (prim_subreg_1_RW_0_185) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_191)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_rdata (prim_subreg_ext_DW8_2)    0.000    0.000    0.000    0.000   N/A
          u_intr_state_tx_empty (prim_subreg_1_W1C_0_31) 1.99e-06 9.69e-10 1.17e-08 2.00e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_31) 5.79e-10 2.10e-10 3.65e-09 4.44e-09   0.0
          u_intr_enable_rx_parity_err (prim_subreg_1_RW_0_190) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_196)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_fifo_ctrl_rxrst (prim_subreg_1_WO_0_10) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSWO_10)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_intr_test_rx_frame_err (prim_subreg_ext_DW1_41)    0.000    0.000    0.000    0.000   N/A
          u_intr_state_rx_watermark (prim_subreg_1_W1C_0_32) 1.96e-06    0.000 1.07e-08 1.97e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_32)    0.000    0.000 2.92e-09 2.92e-09   0.0
          u_intr_enable_rx_watermark (prim_subreg_1_RW_0_196) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_202)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_intr_test_rx_break_err (prim_subreg_ext_DW1_40)    0.000    0.000    0.000    0.000   N/A
          u_intr_state_tx_watermark (prim_subreg_1_W1C_0_33) 1.99e-06 9.69e-10 1.17e-08 2.00e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_33) 5.79e-10 2.10e-10 3.65e-09 4.44e-09   0.0
          u_intr_enable_tx_watermark (prim_subreg_1_RW_0_197) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_203)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_intr_test_rx_timeout (prim_subreg_ext_DW1_39)    0.000    0.000    0.000    0.000   N/A
          u_ctrl_tx (prim_subreg_1_RW_0_189) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_195)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_ctrl_parity_odd (prim_subreg_1_RW_0_183) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_189)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_ovrd_txval (prim_subreg_1_RW_0_181) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_187)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_intr_test_rx_watermark (prim_subreg_ext_DW1_44)    0.000    0.000    0.000    0.000   N/A
          u_intr_test_tx_watermark (prim_subreg_ext_DW1_45)    0.000    0.000    0.000    0.000   N/A
          u_ovrd_txen (prim_subreg_1_RW_0_182) 1.96e-06    0.000 7.53e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_188)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_intr_state_rx_frame_err (prim_subreg_1_W1C_0_29) 1.96e-06    0.000 1.07e-08 1.97e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_29)    0.000    0.000 2.92e-09 2.92e-09   0.0
          u_intr_state_rx_break_err (prim_subreg_1_W1C_0_28) 1.96e-06    0.000 1.07e-08 1.97e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_28)    0.000    0.000 2.92e-09 2.92e-09   0.0
    cpu_subsystem_i (cpu_subsystem_20010000_0_0_0_1_10000800) 7.10e-04 1.80e-04 1.53e-05 9.05e-04   5.7
      gen_cv32e20_cv32e20_i (ibex_core_1_10000800_00000000) 4.94e-04 1.68e-04 1.04e-05 6.73e-04   4.3
        sleep_unit_i (cve2_sleep_unit) 3.35e-05 2.13e-05 2.06e-08 5.48e-05   0.3
          core_clock_gate_i (cve2_clock_gate) 3.14e-05 2.13e-05 1.20e-08 5.28e-05   0.3
            clk_gate_i (tsmc65_clk_gating_32) 3.14e-05 2.13e-05 1.20e-08 5.28e-05   0.3
        ex_block_i (ibex_ex_block_2_0_0) 3.37e-05 3.79e-05 3.71e-06 7.53e-05   0.5
          alu_i (ibex_alu_RV32B0)     2.94e-05 3.71e-05 1.32e-06 6.78e-05   0.4
          gen_multdiv_fast_multdiv_i (ibex_multdiv_fast_RV32M2) 3.73e-06 5.95e-07 2.31e-06 6.64e-06   0.0
            clk_gate_div_by_zero_q_reg (SNPS_CLOCK_GATE_HIGH_ibex_multdiv_fast_RV32M2) 9.77e-07    0.000 9.00e-09 9.86e-07   0.0
        load_store_unit_i (ibex_load_store_unit) 2.22e-05 4.54e-06 4.17e-07 2.72e-05   0.2
          clk_gate_addr_last_q_reg (SNPS_CLOCK_GATE_HIGH_ibex_load_store_unit_1) 2.33e-06 6.88e-07 9.54e-09 3.03e-06   0.0
          clk_gate_data_we_q_reg (SNPS_CLOCK_GATE_HIGH_ibex_load_store_unit_2) 2.54e-06 1.29e-07 9.54e-09 2.68e-06   0.0
          clk_gate_rdata_q_reg (SNPS_CLOCK_GATE_HIGH_ibex_load_store_unit_0) 9.77e-07    0.000 9.00e-09 9.86e-07   0.0
        id_stage_i (ibex_id_stage_0_2_0_0_0_0_0) 4.89e-05 3.45e-05 1.50e-06 8.49e-05   0.5
          decoder_i (ibex_decoder_0_2_0_0) 1.19e-05 1.50e-05 4.36e-07 2.74e-05   0.2
          controller_i (ibex_controller_0_0) 1.90e-05 2.05e-06 1.87e-07 2.12e-05   0.1
            clk_gate_ctrl_fsm_cs_reg (SNPS_CLOCK_GATE_HIGH_ibex_controller_0_0) 9.44e-06 6.84e-07 1.20e-08 1.01e-05   0.1
          clk_gate_imd_val_q_reg_0_ (SNPS_CLOCK_GATE_HIGH_ibex_id_stage_0_2_0_0_0_0_0_0) 9.77e-07    0.000 9.00e-09 9.86e-07   0.0
          clk_gate_imd_val_q_reg_1_ (SNPS_CLOCK_GATE_HIGH_ibex_id_stage_0_2_0_0_0_0_0_1) 9.77e-07    0.000 9.00e-09 9.86e-07   0.0
        cs_registers_i (ibex_cs_registers_0_00000001_0_0_0_0_00000000_00000028_0_00000000_00000004_0_2_0) 1.42e-04 2.00e-05 2.69e-06 1.65e-04   1.0
          u_mscratch_csr (ibex_csr_32_0_0_5) 1.40e-06 6.59e-09 1.18e-07 1.53e-06   0.0
            clk_gate_rdata_q_reg (SNPS_CLOCK_GATE_HIGH_ibex_csr_32_0_0_5) 9.77e-07    0.000 9.00e-09 9.86e-07   0.0
          u_mie_csr (ibex_csr_18_0_0) 1.34e-06    0.000 7.00e-08 1.41e-06   0.0
            clk_gate_rdata_q_reg (SNPS_CLOCK_GATE_HIGH_ibex_csr_18_0_0) 9.77e-07    0.000 9.00e-09 9.86e-07   0.0
          u_depc_csr (ibex_csr_32_0_0_3) 1.38e-06 5.83e-09 1.15e-07 1.50e-06   0.0
            clk_gate_rdata_q_reg (SNPS_CLOCK_GATE_HIGH_ibex_csr_32_0_0_3) 9.77e-07    0.000 9.00e-09 9.86e-07   0.0
          u_dcsr_csr (ibex_csr_32_0_40000003) 9.78e-07 5.08e-09 1.18e-07 1.10e-06   0.0
            clk_gate_rdata_q_reg (SNPS_CLOCK_GATE_HIGH_ibex_csr_32_0_40000003) 9.77e-07    0.000 9.00e-09 9.86e-07   0.0
          u_mstack_epc_csr (ibex_csr_32_0_0_0) 9.77e-07    0.000 1.13e-07 1.09e-06   0.0
            clk_gate_rdata_q_reg (SNPS_CLOCK_GATE_HIGH_ibex_csr_32_0_0_0) 9.77e-07    0.000 9.00e-09 9.86e-07   0.0
          u_cpuctrl_csr (ibex_csr_8_0_0) 9.77e-07    0.000 3.59e-08 1.01e-06   0.0
            clk_gate_rdata_q_reg (SNPS_CLOCK_GATE_HIGH_ibex_csr_8_0_0) 9.77e-07    0.000 9.00e-09 9.86e-07   0.0
          u_mtval_csr (ibex_csr_32_0_0_4) 1.38e-06 7.35e-09 1.18e-07 1.50e-06   0.0
            clk_gate_rdata_q_reg (SNPS_CLOCK_GATE_HIGH_ibex_csr_32_0_0_4) 9.77e-07    0.000 9.00e-09 9.86e-07   0.0
          u_dscratch0_csr (ibex_csr_32_0_0_2) 1.40e-06    0.000 1.17e-07 1.52e-06   0.0
            clk_gate_rdata_q_reg (SNPS_CLOCK_GATE_HIGH_ibex_csr_32_0_0_2) 9.77e-07    0.000 9.00e-09 9.86e-07   0.0
          u_mtvec_csr (ibex_csr_32_0_00000001) 1.36e-06 1.73e-08 9.19e-08 1.47e-06   0.0
            clk_gate_rdata_q_reg (SNPS_CLOCK_GATE_HIGH_ibex_csr_32_0_00000001) 1.01e-06 1.08e-08 9.01e-09 1.03e-06   0.0
          u_mstatus_csr (ibex_csr_6_0_10) 9.77e-07    0.000 2.95e-08 1.01e-06   0.0
            clk_gate_rdata_q_reg (SNPS_CLOCK_GATE_HIGH_ibex_csr_6_0_10) 9.77e-07    0.000 9.00e-09 9.86e-07   0.0
          mcycle_counter_i (ibex_counter_CounterWidth64) 8.06e-05 1.01e-05 5.08e-07 9.12e-05   0.6
            clk_gate_counter_q_reg_0 (SNPS_CLOCK_GATE_HIGH_ibex_counter_CounterWidth64_1) 8.05e-06 4.37e-06 1.20e-08 1.24e-05   0.1
            clk_gate_counter_q_reg (SNPS_CLOCK_GATE_HIGH_ibex_counter_CounterWidth64_0) 8.05e-06 4.37e-06 1.20e-08 1.24e-05   0.1
          minstret_counter_i (ibex_counter_CounterWidth64_ProvideValUpd1) 3.74e-05 8.03e-06 4.87e-07 4.59e-05   0.3
            clk_gate_counter_q_reg_0 (SNPS_CLOCK_GATE_HIGH_ibex_counter_CounterWidth64_ProvideValUpd1_1) 4.40e-06 1.83e-06 1.04e-08 6.24e-06   0.0
            clk_gate_counter_q_reg (SNPS_CLOCK_GATE_HIGH_ibex_counter_CounterWidth64_ProvideValUpd1_0) 4.40e-06 1.83e-06 1.04e-08 6.24e-06   0.0
          u_mstack_csr (ibex_csr_3_0_4) 9.77e-07    0.000 1.94e-08 9.96e-07   0.0
            clk_gate_rdata_q_reg (SNPS_CLOCK_GATE_HIGH_ibex_csr_3_0_4) 9.77e-07    0.000 9.00e-09 9.86e-07   0.0
          u_mepc_csr (ibex_csr_32_0_0_6) 1.38e-06    0.000 1.14e-07 1.49e-06   0.0
            clk_gate_rdata_q_reg (SNPS_CLOCK_GATE_HIGH_ibex_csr_32_0_0_6) 9.77e-07    0.000 9.00e-09 9.86e-07   0.0
          u_mstack_cause_csr (ibex_csr_6_0_0_0) 9.77e-07    0.000 2.91e-08 1.01e-06   0.0
            clk_gate_rdata_q_reg (SNPS_CLOCK_GATE_HIGH_ibex_csr_6_0_0_0) 9.77e-07    0.000 9.00e-09 9.86e-07   0.0
          u_mcause_csr (ibex_csr_6_0_0_1) 1.10e-06    0.000 2.92e-08 1.13e-06   0.0
            clk_gate_rdata_q_reg (SNPS_CLOCK_GATE_HIGH_ibex_csr_6_0_0_1) 9.77e-07    0.000 9.00e-09 9.86e-07   0.0
          u_dscratch1_csr (ibex_csr_32_0_0_1) 1.40e-06 6.59e-09 1.18e-07 1.53e-06   0.0
            clk_gate_rdata_q_reg (SNPS_CLOCK_GATE_HIGH_ibex_csr_32_0_0_1) 9.77e-07    0.000 9.00e-09 9.86e-07   0.0
        if_stage_i (ibex_if_stage_10000800_00000000_0_0_0_00000020_00000016_00000040_0_1_ac533bf4_0_559255) 2.14e-04 4.95e-05 2.02e-06 2.65e-04   1.7
          gen_prefetch_buffer_prefetch_buffer_i (ibex_prefetch_buffer_1) 1.29e-04 2.74e-05 1.30e-06 1.58e-04   1.0
            clk_gate_stored_addr_q_reg (SNPS_CLOCK_GATE_HIGH_ibex_prefetch_buffer_1_0) 1.44e-06 2.17e-07 9.18e-09 1.67e-06   0.0
            fifo_i (ibex_fetch_fifo_00000002_1) 9.11e-05 1.94e-05 7.97e-07 1.11e-04   0.7
              clk_gate_instr_addr_q_reg (SNPS_CLOCK_GATE_HIGH_ibex_fetch_fifo_00000002_1_0) 5.15e-06 2.24e-06 1.07e-08 7.40e-06   0.0
              clk_gate_err_q_reg (SNPS_CLOCK_GATE_HIGH_ibex_fetch_fifo_00000002_1_3) 4.33e-06 1.83e-06 1.04e-08 6.17e-06   0.0
              clk_gate_err_q_reg_0 (SNPS_CLOCK_GATE_HIGH_ibex_fetch_fifo_00000002_1_2) 3.61e-06 1.37e-06 1.01e-08 4.99e-06   0.0
              clk_gate_err_q_reg_1 (SNPS_CLOCK_GATE_HIGH_ibex_fetch_fifo_00000002_1_1) 2.33e-06 6.88e-07 9.55e-09 3.03e-06   0.0
            clk_gate_fetch_addr_q_reg (SNPS_CLOCK_GATE_HIGH_ibex_prefetch_buffer_1_1) 5.82e-06 2.60e-06 1.10e-08 8.44e-06   0.1
          compressed_decoder_i (ibex_compressed_decoder) 3.30e-06 4.83e-06 1.16e-07 8.24e-06   0.1
          clk_gate_pc_id_o_reg (SNPS_CLOCK_GATE_HIGH_ibex_if_stage_10000800_00000000_0_0_0_00000020_00000016_00000040_0_1_ac533bf4_0_559255) 4.61e-06 9.09e-06 1.07e-08 1.37e-05   0.1
        wb_stage_i (ibex_wb_stage_1_0) 5.02e-07 2.00e-07 2.00e-08 7.22e-07   0.0
      gen_cv32e20_cv32e20_register_file_i (cv32e40p_register_file_ADDR_WIDTH6) 2.16e-04 1.17e-05 4.87e-06 2.33e-04   1.5
        clk_gate_mem_reg_12_ (SNPS_CLOCK_GATE_HIGH_cv32e40p_register_file_ADDR_WIDTH6_20) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
        clk_gate_mem_reg_13_ (SNPS_CLOCK_GATE_HIGH_cv32e40p_register_file_ADDR_WIDTH6_19) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
        clk_gate_mem_reg_14_ (SNPS_CLOCK_GATE_HIGH_cv32e40p_register_file_ADDR_WIDTH6_18) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
        clk_gate_mem_reg_15_ (SNPS_CLOCK_GATE_HIGH_cv32e40p_register_file_ADDR_WIDTH6_17) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
        clk_gate_mem_reg_16_ (SNPS_CLOCK_GATE_HIGH_cv32e40p_register_file_ADDR_WIDTH6_16) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
        clk_gate_mem_reg_17_ (SNPS_CLOCK_GATE_HIGH_cv32e40p_register_file_ADDR_WIDTH6_15) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
        clk_gate_mem_reg_18_ (SNPS_CLOCK_GATE_HIGH_cv32e40p_register_file_ADDR_WIDTH6_14) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
        clk_gate_mem_reg_19_ (SNPS_CLOCK_GATE_HIGH_cv32e40p_register_file_ADDR_WIDTH6_13) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
        clk_gate_mem_reg_20_ (SNPS_CLOCK_GATE_HIGH_cv32e40p_register_file_ADDR_WIDTH6_12) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
        clk_gate_mem_reg_21_ (SNPS_CLOCK_GATE_HIGH_cv32e40p_register_file_ADDR_WIDTH6_11) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
        clk_gate_mem_reg_22_ (SNPS_CLOCK_GATE_HIGH_cv32e40p_register_file_ADDR_WIDTH6_10) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
        clk_gate_mem_reg_23_ (SNPS_CLOCK_GATE_HIGH_cv32e40p_register_file_ADDR_WIDTH6_9) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
        clk_gate_mem_reg_24_ (SNPS_CLOCK_GATE_HIGH_cv32e40p_register_file_ADDR_WIDTH6_8) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
        clk_gate_mem_reg_25_ (SNPS_CLOCK_GATE_HIGH_cv32e40p_register_file_ADDR_WIDTH6_7) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
        clk_gate_mem_reg_26_ (SNPS_CLOCK_GATE_HIGH_cv32e40p_register_file_ADDR_WIDTH6_6) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
        clk_gate_mem_reg_27_ (SNPS_CLOCK_GATE_HIGH_cv32e40p_register_file_ADDR_WIDTH6_5) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
        clk_gate_mem_reg_28_ (SNPS_CLOCK_GATE_HIGH_cv32e40p_register_file_ADDR_WIDTH6_4) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
        clk_gate_mem_reg_29_ (SNPS_CLOCK_GATE_HIGH_cv32e40p_register_file_ADDR_WIDTH6_3) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
        clk_gate_mem_reg_30_ (SNPS_CLOCK_GATE_HIGH_cv32e40p_register_file_ADDR_WIDTH6_2) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
        clk_gate_mem_reg_31_ (SNPS_CLOCK_GATE_HIGH_cv32e40p_register_file_ADDR_WIDTH6_1) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
        clk_gate_mem_reg_1_ (SNPS_CLOCK_GATE_HIGH_cv32e40p_register_file_ADDR_WIDTH6_0) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
        clk_gate_mem_reg_2_ (SNPS_CLOCK_GATE_HIGH_cv32e40p_register_file_ADDR_WIDTH6_30) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
        clk_gate_mem_reg_3_ (SNPS_CLOCK_GATE_HIGH_cv32e40p_register_file_ADDR_WIDTH6_29) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
        clk_gate_mem_reg_4_ (SNPS_CLOCK_GATE_HIGH_cv32e40p_register_file_ADDR_WIDTH6_28) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
        clk_gate_mem_reg_5_ (SNPS_CLOCK_GATE_HIGH_cv32e40p_register_file_ADDR_WIDTH6_27) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
        clk_gate_mem_reg_6_ (SNPS_CLOCK_GATE_HIGH_cv32e40p_register_file_ADDR_WIDTH6_26) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
        clk_gate_mem_reg_7_ (SNPS_CLOCK_GATE_HIGH_cv32e40p_register_file_ADDR_WIDTH6_25) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
        clk_gate_mem_reg_8_ (SNPS_CLOCK_GATE_HIGH_cv32e40p_register_file_ADDR_WIDTH6_24) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
        clk_gate_mem_reg_10_ (SNPS_CLOCK_GATE_HIGH_cv32e40p_register_file_ADDR_WIDTH6_22) 1.35e-05 6.86e-07 9.55e-09 1.42e-05   0.1
        clk_gate_mem_reg_9_ (SNPS_CLOCK_GATE_HIGH_cv32e40p_register_file_ADDR_WIDTH6_23) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
        clk_gate_mem_reg_11_ (SNPS_CLOCK_GATE_HIGH_cv32e40p_register_file_ADDR_WIDTH6_21) 1.10e-05 4.62e-07 9.36e-09 1.15e-05   0.1
    debug_subsystem_i (debug_subsystem_10001c05) 9.89e-04 7.01e-05 5.22e-06 1.06e-03   6.7
      dm_obi_top_i (dm_obi_top)       8.13e-04 6.38e-05 3.50e-06 8.80e-04   5.6
        i_dm_top (dm_top_00000001_00000020_00001000_1) 8.12e-04 6.38e-05 3.49e-06 8.79e-04   5.6
          i_dm_mem (dm_mem_00000001_00000020_1_00001000) 1.80e-05    0.000 7.94e-07 1.88e-05   0.1
            gen_rom_snd_scratch_i_debug_rom (debug_rom) 6.09e-06    0.000 1.17e-07 6.21e-06   0.0
              clk_gate_addr_q_reg (SNPS_CLOCK_GATE_HIGH_debug_rom) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_rdata_q_reg (SNPS_CLOCK_GATE_HIGH_dm_mem_00000001_00000020_1_00001000) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          i_dm_csrs (dm_csrs_00000001_00000020_1) 7.88e-04 6.38e-05 2.42e-06 8.54e-04   5.4
            clk_gate_sbcs_q_reg_zero0_ (SNPS_CLOCK_GATE_HIGH_dm_csrs_00000001_00000020_1_3) 6.36e-05 1.66e-06 1.20e-08 6.52e-05   0.4
            clk_gate_sbcs_q_reg_sberror_ (SNPS_CLOCK_GATE_HIGH_dm_csrs_00000001_00000020_1_2) 6.95e-05 4.12e-07 1.20e-08 6.99e-05   0.4
            clk_gate_data_q_reg_1_ (SNPS_CLOCK_GATE_HIGH_dm_csrs_00000001_00000020_1_4) 4.16e-05 8.79e-06 1.20e-08 5.04e-05   0.3
            clk_gate_dmcontrol_q_reg_haltreq_ (SNPS_CLOCK_GATE_HIGH_dm_csrs_00000001_00000020_1_0) 2.67e-05 4.41e-05 1.20e-08 7.08e-05   0.4
            i_fifo (fifo_v2_DEPTH2_335242) 1.61e-05    0.000 2.91e-07 1.64e-05   0.1
              i_fifo_v3 (fifo_v3_0_00000020_00000002_605242) 1.61e-05    0.000 2.91e-07 1.64e-05   0.1
                clk_gate_mem_q_reg_0_ (SNPS_CLOCK_GATE_HIGH_fifo_v3_0_00000020_00000002_605242_1) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
                clk_gate_mem_q_reg_1_ (SNPS_CLOCK_GATE_HIGH_fifo_v3_0_00000020_00000002_605242_0) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            clk_gate_sbdata_q_reg (SNPS_CLOCK_GATE_HIGH_dm_csrs_00000001_00000020_1_1) 4.16e-05 8.79e-06 1.20e-08 5.04e-05   0.3
          i_dm_sba (dm_sba_00000020_1) 6.09e-06 1.63e-09 2.80e-07 6.37e-06   0.0
            clk_gate_state_q_reg (SNPS_CLOCK_GATE_HIGH_dm_sba_00000020_1) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
      dmi_jtag_i (dmi_jtag_10001c05)  1.76e-04 6.36e-06 1.71e-06 1.84e-04   1.2
        clk_gate_dtmcs_q_reg_zero1_ (SNPS_CLOCK_GATE_HIGH_dmi_jtag_10001c05_0) 2.00e-07    0.000 9.00e-09 2.09e-07   0.0
        clk_gate_dr_q_reg (SNPS_CLOCK_GATE_HIGH_dmi_jtag_10001c05_3) 2.00e-07    0.000 9.00e-09 2.09e-07   0.0
        i_dmi_jtag_tap (dmi_jtag_tap_5_10001c05) 2.65e-06 9.70e-08 2.07e-07 2.95e-06   0.0
          i_tck_inv (cluster_clock_inverter) 3.18e-08 2.91e-08 3.63e-10 6.12e-08   0.0
            clk_inv_i (tsmc65_clk_inverter) 3.18e-08 2.91e-08 3.63e-10 6.12e-08   0.0
          clk_gate_jtag_ir_q_reg (SNPS_CLOCK_GATE_HIGH_dmi_jtag_tap_5_10001c05_0) 2.00e-07    0.000 9.00e-09 2.09e-07   0.0
          clk_gate_jtag_ir_shift_q_reg (SNPS_CLOCK_GATE_HIGH_dmi_jtag_tap_5_10001c05_2) 2.00e-07    0.000 9.00e-09 2.09e-07   0.0
          clk_gate_idcode_q_reg (SNPS_CLOCK_GATE_HIGH_dmi_jtag_tap_5_10001c05_1) 2.00e-07    0.000 9.00e-09 2.09e-07   0.0
          i_dft_tck_mux (pulp_clock_mux2_0) 1.28e-07 6.79e-08 1.49e-09 1.98e-07   0.0
            clk_mux2_i (tsmc65_clk_mux2_0) 1.28e-07 6.79e-08 1.49e-09 1.98e-07   0.0
        clk_gate_address_q_reg (SNPS_CLOCK_GATE_HIGH_dmi_jtag_10001c05_2) 2.00e-07    0.000 9.00e-09 2.09e-07   0.0
        i_dmi_cdc (dmi_cdc)           1.71e-04 6.26e-06 1.07e-06 1.78e-04   1.1
          i_cdc_resp (cdc_2phase_clearable_042242) 1.17e-04 4.68e-06 4.96e-07 1.22e-04   0.8
            i_cdc_reset_ctrlr (cdc_reset_ctrlr_00000002_0) 2.65e-05 1.46e-07 1.94e-07 2.68e-05   0.2
              i_cdc_reset_ctrlr_half_b (cdc_reset_ctrlr_half_00000002_1_0) 6.50e-06 1.38e-07 8.99e-08 6.72e-06   0.0
                i_state_transition_cdc_dst (cdc_4phase_dst_SYNC_STAGES2_DECOUPLED0_343242_0) 1.21e-06    0.000 1.32e-08 1.22e-06   0.0
                  i_sync (sync_00000002_0) 4.83e-07    0.000 3.72e-09 4.87e-07   0.0
                clk_gate_initiator_state_q_reg (SNPS_CLOCK_GATE_HIGH_cdc_reset_ctrlr_half_00000002_1_0_0) 1.75e-06 1.38e-07 1.20e-08 1.90e-06   0.0
                i_state_transition_cdc_src (cdc_4phase_src_2_0_1_1_778242_0) 2.09e-06    0.000 2.08e-08 2.11e-06   0.0
                  i_sync (sync_00000002_1) 6.76e-07    0.000 4.31e-09 6.81e-07   0.0
              i_cdc_reset_ctrlr_half_a (cdc_reset_ctrlr_half_00000002_1_1) 2.00e-05 8.18e-09 1.04e-07 2.01e-05   0.1
                i_state_transition_cdc_dst (cdc_4phase_dst_SYNC_STAGES2_DECOUPLED0_343242_1) 5.02e-06 4.42e-09 1.91e-08 5.04e-06   0.0
                  i_sync (sync_00000002_2) 2.02e-06 3.86e-10 6.12e-09 2.02e-06   0.0
                clk_gate_initiator_state_q_reg (SNPS_CLOCK_GATE_HIGH_cdc_reset_ctrlr_half_00000002_1_1_0) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
                i_state_transition_cdc_src (cdc_4phase_src_2_0_1_1_778242_1) 6.87e-06    0.000 2.75e-08 6.90e-06   0.0
                  i_sync (sync_00000002_3) 1.96e-06    0.000 6.09e-09 1.96e-06   0.0
            i_dst (cdc_2phase_dst_clearable_00000003_902242) 1.41e-06    0.000 1.33e-07 1.54e-06   0.0
              i_sync (sync_00000003_0) 7.24e-07    0.000 5.58e-09 7.30e-07   0.0
              clk_gate_data_dst_q_reg_data_ (SNPS_CLOCK_GATE_HIGH_cdc_2phase_dst_clearable_00000003_902242) 2.00e-07    0.000 9.00e-09 2.09e-07   0.0
            i_src (cdc_2phase_src_clearable_00000003_902242) 8.64e-05 4.53e-06 1.58e-07 9.11e-05   0.6
              i_sync (sync_00000003_1) 2.93e-06    0.000 9.13e-09 2.94e-06   0.0
              clk_gate_data_src_q_reg_data_ (SNPS_CLOCK_GATE_HIGH_cdc_2phase_src_clearable_00000003_902242) 5.21e-05 4.53e-06 1.20e-08 5.66e-05   0.4
          i_cdc_req (cdc_2phase_clearable_304242) 5.22e-05 1.58e-06 5.65e-07 5.44e-05   0.3
            i_cdc_reset_ctrlr (cdc_reset_ctrlr_00000002_1) 2.65e-05 1.46e-07 1.94e-07 2.68e-05   0.2
              i_cdc_reset_ctrlr_half_b (cdc_reset_ctrlr_half_00000002_1_2) 2.00e-05 8.44e-09 1.04e-07 2.01e-05   0.1
                i_state_transition_cdc_dst (cdc_4phase_dst_SYNC_STAGES2_DECOUPLED0_343242_2) 5.02e-06 4.42e-09 1.91e-08 5.04e-06   0.0
                  i_sync (sync_00000002_4) 2.02e-06 3.86e-10 6.12e-09 2.02e-06   0.0
                clk_gate_initiator_state_q_reg (SNPS_CLOCK_GATE_HIGH_cdc_reset_ctrlr_half_00000002_1_1_1) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
                i_state_transition_cdc_src (cdc_4phase_src_2_0_1_1_778242_2) 6.87e-06    0.000 2.75e-08 6.90e-06   0.0
                  i_sync (sync_00000002_5) 1.96e-06    0.000 6.09e-09 1.96e-06   0.0
              i_cdc_reset_ctrlr_half_a (cdc_reset_ctrlr_half_00000002_1_3) 6.50e-06 1.38e-07 8.99e-08 6.72e-06   0.0
                i_state_transition_cdc_dst (cdc_4phase_dst_SYNC_STAGES2_DECOUPLED0_343242_3) 1.21e-06    0.000 1.32e-08 1.22e-06   0.0
                  i_sync (sync_00000002_6) 4.83e-07    0.000 3.72e-09 4.87e-07   0.0
                clk_gate_initiator_state_q_reg (SNPS_CLOCK_GATE_HIGH_cdc_reset_ctrlr_half_00000002_1_0_1) 1.75e-06 1.38e-07 1.20e-08 1.90e-06   0.0
                i_state_transition_cdc_src (cdc_4phase_src_2_0_1_1_778242_3) 2.09e-06    0.000 2.08e-08 2.11e-06   0.0
                  i_sync (sync_00000002_7) 6.76e-07    0.000 4.31e-09 6.81e-07   0.0
            i_dst (cdc_2phase_dst_clearable_00000003_522242) 1.10e-05 1.03e-10 1.70e-07 1.11e-05   0.1
              i_sync (sync_00000003_2) 2.93e-06    0.000 9.13e-09 2.94e-06   0.0
              clk_gate_data_dst_q_reg_addr_ (SNPS_CLOCK_GATE_HIGH_cdc_2phase_dst_clearable_00000003_522242) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            i_src (cdc_2phase_src_clearable_00000003_522242) 1.21e-05 1.43e-06 1.89e-07 1.37e-05   0.1
              i_sync (sync_00000003_3) 7.24e-07    0.000 5.58e-09 7.30e-07   0.0
              clk_gate_data_src_q_reg_addr_ (SNPS_CLOCK_GATE_HIGH_cdc_2phase_src_clearable_00000003_522242) 1.57e-06 1.43e-06 1.20e-08 3.01e-06   0.0
        clk_gate_data_q_reg (SNPS_CLOCK_GATE_HIGH_dmi_jtag_10001c05_1) 2.00e-07    0.000 9.00e-09 2.09e-07   0.0
    system_bus_i (system_bus_00000008_4) 2.86e-04 4.16e-05 7.28e-06 3.35e-04   2.1
      system_xbar_i (system_xbar_XBAR_NMASTER9_XBAR_NSLAVE14) 2.86e-04 4.16e-05 7.28e-06 3.35e-04   2.1
        gen_addr_decoders_NtoM_gen_addr_decoders_3__addr_decode_i (addr_decode_NoIndices14_NoRules14_962242_5)    0.000    0.000 6.29e-08 6.29e-08   0.0
        gen_addr_decoders_NtoM_gen_addr_decoders_7__addr_decode_i (addr_decode_NoIndices14_NoRules14_962242_1) 1.64e-09 8.06e-10 6.20e-08 6.44e-08   0.0
        gen_addr_decoders_NtoM_gen_addr_decoders_2__addr_decode_i (addr_decode_NoIndices14_NoRules14_962242_6)    0.000    0.000 4.54e-08 4.54e-08   0.0
        gen_addr_decoders_NtoM_gen_addr_decoders_6__addr_decode_i (addr_decode_NoIndices14_NoRules14_962242_2)    0.000    0.000 6.92e-08 6.92e-08   0.0
        gen_addr_decoders_NtoM_gen_addr_decoders_1__addr_decode_i (addr_decode_NoIndices14_NoRules14_962242_7) 2.16e-06 2.53e-06 1.28e-07 4.82e-06   0.0
        gen_addr_decoders_NtoM_gen_addr_decoders_0__addr_decode_i (addr_decode_NoIndices14_NoRules14_962242_8) 8.91e-09 1.01e-08 1.44e-07 1.63e-07   0.0
        gen_addr_decoders_NtoM_gen_addr_decoders_5__addr_decode_i (addr_decode_NoIndices14_NoRules14_962242_3) 5.79e-09 2.67e-09 6.40e-08 7.25e-08   0.0
        gen_xbar_NtoM_i_xbar (xbar_varlat_1_9_14_00000045_00000020) 2.84e-04 3.91e-05 6.58e-06 3.29e-04   2.1
          gen_inputs_3__i_addr_dec_resp_mux (addr_dec_resp_mux_varlat_00000001_0000000e_00000045_00000020_5) 7.44e-06    0.000 2.35e-07 7.68e-06   0.0
            clk_gate_gen_several_outputs_bank_sel_q_reg (SNPS_CLOCK_GATE_HIGH_addr_dec_resp_mux_varlat_00000001_0000000e_00000045_00000020_5) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          gen_inputs_2__i_addr_dec_resp_mux (addr_dec_resp_mux_varlat_00000001_0000000e_00000045_00000020_6) 7.44e-06    0.000 2.32e-07 7.67e-06   0.0
            clk_gate_gen_several_outputs_bank_sel_q_reg (SNPS_CLOCK_GATE_HIGH_addr_dec_resp_mux_varlat_00000001_0000000e_00000045_00000020_6_0) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          gen_outputs_4__gen_rr_arb_tree_i_rr_arb_tree (rr_arb_tree_00000009_00000045_0_9) 6.10e-06 3.00e-09 2.53e-07 6.35e-06   0.0
            gen_arbiter_gen_int_rr_gen_fair_arb_i_lzc_upper (lzc_00000009_0_19)    0.000    0.000 1.40e-08 1.40e-08   0.0
            gen_arbiter_gen_int_rr_gen_fair_arb_i_lzc_lower (lzc_00000009_0_18)    0.000    0.000 1.54e-08 1.54e-08   0.0
            clk_gate_gen_arbiter_rr_q_reg (SNPS_CLOCK_GATE_HIGH_rr_arb_tree_00000009_00000045_0_9) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          gen_outputs_7__gen_rr_arb_tree_i_rr_arb_tree (rr_arb_tree_00000009_00000045_0_6) 6.10e-06 3.00e-09 2.54e-07 6.36e-06   0.0
            gen_arbiter_gen_int_rr_gen_fair_arb_i_lzc_upper (lzc_00000009_0_13)    0.000    0.000 1.40e-08 1.40e-08   0.0
            gen_arbiter_gen_int_rr_gen_fair_arb_i_lzc_lower (lzc_00000009_0_12)    0.000    0.000 1.54e-08 1.54e-08   0.0
            clk_gate_gen_arbiter_rr_q_reg (SNPS_CLOCK_GATE_HIGH_rr_arb_tree_00000009_00000045_0_6) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          gen_inputs_7__i_addr_dec_resp_mux (addr_dec_resp_mux_varlat_00000001_0000000e_00000045_00000020_1) 7.47e-06 2.29e-07 2.44e-07 7.94e-06   0.1
            clk_gate_gen_several_outputs_bank_sel_q_reg (SNPS_CLOCK_GATE_HIGH_addr_dec_resp_mux_varlat_00000001_0000000e_00000045_00000020_0_1) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          gen_inputs_6__i_addr_dec_resp_mux (addr_dec_resp_mux_varlat_00000001_0000000e_00000045_00000020_2) 7.44e-06    0.000 2.51e-07 7.69e-06   0.0
            clk_gate_gen_several_outputs_bank_sel_q_reg (SNPS_CLOCK_GATE_HIGH_addr_dec_resp_mux_varlat_00000001_0000000e_00000045_00000020_0_2) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          gen_outputs_9__gen_rr_arb_tree_i_rr_arb_tree (rr_arb_tree_00000009_00000045_0_4) 6.10e-06 3.00e-09 2.64e-07 6.37e-06   0.0
            gen_arbiter_gen_int_rr_gen_fair_arb_i_lzc_upper (lzc_00000009_0_9)    0.000    0.000 1.40e-08 1.40e-08   0.0
            gen_arbiter_gen_int_rr_gen_fair_arb_i_lzc_lower (lzc_00000009_0_8)    0.000    0.000 1.54e-08 1.54e-08   0.0
            clk_gate_gen_arbiter_rr_q_reg (SNPS_CLOCK_GATE_HIGH_rr_arb_tree_00000009_00000045_0_4) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          gen_outputs_6__gen_rr_arb_tree_i_rr_arb_tree (rr_arb_tree_00000009_00000045_0_7) 6.10e-06 3.00e-09 2.53e-07 6.35e-06   0.0
            gen_arbiter_gen_int_rr_gen_fair_arb_i_lzc_upper (lzc_00000009_0_15)    0.000    0.000 1.40e-08 1.40e-08   0.0
            gen_arbiter_gen_int_rr_gen_fair_arb_i_lzc_lower (lzc_00000009_0_14)    0.000    0.000 1.54e-08 1.54e-08   0.0
            clk_gate_gen_arbiter_rr_q_reg (SNPS_CLOCK_GATE_HIGH_rr_arb_tree_00000009_00000045_0_7) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          gen_outputs_11__gen_rr_arb_tree_i_rr_arb_tree (rr_arb_tree_00000009_00000045_0_2) 6.10e-06 3.00e-09 3.20e-07 6.42e-06   0.0
            gen_arbiter_gen_int_rr_gen_fair_arb_i_lzc_upper (lzc_00000009_0_5)    0.000    0.000 1.40e-08 1.40e-08   0.0
            gen_arbiter_gen_int_rr_gen_fair_arb_i_lzc_lower (lzc_00000009_0_4)    0.000    0.000 1.54e-08 1.54e-08   0.0
            clk_gate_gen_arbiter_rr_q_reg (SNPS_CLOCK_GATE_HIGH_rr_arb_tree_00000009_00000045_0_2) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          gen_outputs_13__gen_rr_arb_tree_i_rr_arb_tree (rr_arb_tree_00000009_00000045_0_0) 6.10e-06 3.00e-09 2.49e-07 6.35e-06   0.0
            gen_arbiter_gen_int_rr_gen_fair_arb_i_lzc_upper (lzc_00000009_0_1)    0.000    0.000 1.40e-08 1.40e-08   0.0
            gen_arbiter_gen_int_rr_gen_fair_arb_i_lzc_lower (lzc_00000009_0_0)    0.000    0.000 1.54e-08 1.54e-08   0.0
            clk_gate_gen_arbiter_rr_q_reg (SNPS_CLOCK_GATE_HIGH_rr_arb_tree_00000009_00000045_0_0) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          gen_outputs_10__gen_rr_arb_tree_i_rr_arb_tree (rr_arb_tree_00000009_00000045_0_3) 7.44e-05 2.09e-05 9.62e-07 9.62e-05   0.6
            gen_arbiter_gen_int_rr_gen_fair_arb_i_lzc_upper (lzc_00000009_0_7) 1.78e-07 3.31e-07 1.34e-08 5.22e-07   0.0
            gen_arbiter_gen_int_rr_gen_fair_arb_i_lzc_lower (lzc_00000009_0_6) 2.13e-07 2.20e-07 1.27e-08 4.46e-07   0.0
            clk_gate_gen_arbiter_rr_q_reg (SNPS_CLOCK_GATE_HIGH_rr_arb_tree_00000009_00000045_0_3) 5.56e-05 4.32e-07 1.15e-08 5.60e-05   0.4
          gen_outputs_1__gen_rr_arb_tree_i_rr_arb_tree (rr_arb_tree_00000009_00000045_0_12) 6.10e-06 3.00e-09 2.53e-07 6.35e-06   0.0
            gen_arbiter_gen_int_rr_gen_fair_arb_i_lzc_upper (lzc_00000009_0_25)    0.000    0.000 1.40e-08 1.40e-08   0.0
            gen_arbiter_gen_int_rr_gen_fair_arb_i_lzc_lower (lzc_00000009_0_24)    0.000    0.000 1.54e-08 1.54e-08   0.0
            clk_gate_gen_arbiter_rr_q_reg (SNPS_CLOCK_GATE_HIGH_rr_arb_tree_00000009_00000045_0_12) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          gen_inputs_0__i_addr_dec_resp_mux (addr_dec_resp_mux_varlat_00000001_0000000e_00000045_00000020_8) 5.65e-05 6.54e-06 2.72e-07 6.33e-05   0.4
            clk_gate_gen_several_outputs_bank_sel_q_reg (SNPS_CLOCK_GATE_HIGH_addr_dec_resp_mux_varlat_00000001_0000000e_00000045_00000020_6_2) 4.58e-05 3.46e-07 1.10e-08 4.62e-05   0.3
          gen_inputs_1__i_addr_dec_resp_mux (addr_dec_resp_mux_varlat_00000001_0000000e_00000045_00000020_7) 2.56e-05 8.73e-06 2.75e-07 3.46e-05   0.2
            clk_gate_gen_several_outputs_bank_sel_q_reg (SNPS_CLOCK_GATE_HIGH_addr_dec_resp_mux_varlat_00000001_0000000e_00000045_00000020_6_1) 1.61e-05 8.60e-08 9.56e-09 1.62e-05   0.1
          gen_inputs_4__i_addr_dec_resp_mux (addr_dec_resp_mux_varlat_00000001_0000000e_00000045_00000020_4) 7.14e-06    0.000 2.41e-07 7.38e-06   0.0
            clk_gate_gen_several_outputs_bank_sel_q_reg (SNPS_CLOCK_GATE_HIGH_addr_dec_resp_mux_varlat_00000001_0000000e_00000045_00000020_4) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          gen_inputs_5__i_addr_dec_resp_mux (addr_dec_resp_mux_varlat_00000001_0000000e_00000045_00000020_3) 7.47e-06 2.63e-07 2.59e-07 7.99e-06   0.1
            clk_gate_gen_several_outputs_bank_sel_q_reg (SNPS_CLOCK_GATE_HIGH_addr_dec_resp_mux_varlat_00000001_0000000e_00000045_00000020_0_3) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          gen_outputs_12__gen_rr_arb_tree_i_rr_arb_tree (rr_arb_tree_00000009_00000045_0_1) 6.10e-06 3.00e-09 2.90e-07 6.39e-06   0.0
            gen_arbiter_gen_int_rr_gen_fair_arb_i_lzc_upper (lzc_00000009_0_3)    0.000    0.000 1.40e-08 1.40e-08   0.0
            gen_arbiter_gen_int_rr_gen_fair_arb_i_lzc_lower (lzc_00000009_0_2)    0.000    0.000 1.54e-08 1.54e-08   0.0
            clk_gate_gen_arbiter_rr_q_reg (SNPS_CLOCK_GATE_HIGH_rr_arb_tree_00000009_00000045_0_1) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          gen_inputs_8__i_addr_dec_resp_mux (addr_dec_resp_mux_varlat_00000001_0000000e_00000045_00000020_0) 7.44e-06    0.000 2.37e-07 7.68e-06   0.0
            clk_gate_gen_several_outputs_bank_sel_q_reg (SNPS_CLOCK_GATE_HIGH_addr_dec_resp_mux_varlat_00000001_0000000e_00000045_00000020_0_0) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          gen_outputs_0__gen_rr_arb_tree_i_rr_arb_tree (rr_arb_tree_00000009_00000045_0_13) 3.03e-09    0.000 1.98e-07 2.01e-07   0.0
            gen_arbiter_gen_int_rr_gen_fair_arb_i_lzc_upper (lzc_00000009_0_27)    0.000    0.000 1.45e-08 1.45e-08   0.0
            gen_arbiter_gen_int_rr_gen_fair_arb_i_lzc_lower (lzc_00000009_0_26)    0.000    0.000 5.12e-10 5.12e-10   0.0
          gen_outputs_3__gen_rr_arb_tree_i_rr_arb_tree (rr_arb_tree_00000009_00000045_0_10) 6.10e-06 3.00e-09 2.53e-07 6.35e-06   0.0
            gen_arbiter_gen_int_rr_gen_fair_arb_i_lzc_upper (lzc_00000009_0_21)    0.000    0.000 1.40e-08 1.40e-08   0.0
            gen_arbiter_gen_int_rr_gen_fair_arb_i_lzc_lower (lzc_00000009_0_20)    0.000    0.000 1.54e-08 1.54e-08   0.0
            clk_gate_gen_arbiter_rr_q_reg (SNPS_CLOCK_GATE_HIGH_rr_arb_tree_00000009_00000045_0_10) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          gen_outputs_8__gen_rr_arb_tree_i_rr_arb_tree (rr_arb_tree_00000009_00000045_0_5) 6.10e-06 3.00e-09 2.53e-07 6.35e-06   0.0
            gen_arbiter_gen_int_rr_gen_fair_arb_i_lzc_upper (lzc_00000009_0_11)    0.000    0.000 1.40e-08 1.40e-08   0.0
            gen_arbiter_gen_int_rr_gen_fair_arb_i_lzc_lower (lzc_00000009_0_10)    0.000    0.000 1.54e-08 1.54e-08   0.0
            clk_gate_gen_arbiter_rr_q_reg (SNPS_CLOCK_GATE_HIGH_rr_arb_tree_00000009_00000045_0_5) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
          gen_outputs_2__gen_rr_arb_tree_i_rr_arb_tree (rr_arb_tree_00000009_00000045_0_11) 7.86e-06 4.53e-07 2.54e-07 8.57e-06   0.1
            gen_arbiter_gen_int_rr_gen_fair_arb_i_lzc_upper (lzc_00000009_0_23) 1.92e-08 2.09e-08 1.40e-08 5.41e-08   0.0
            gen_arbiter_gen_int_rr_gen_fair_arb_i_lzc_lower (lzc_00000009_0_22) 1.64e-08 1.24e-08 1.54e-08 4.42e-08   0.0
            clk_gate_gen_arbiter_rr_q_reg (SNPS_CLOCK_GATE_HIGH_rr_arb_tree_00000009_00000045_0_11) 7.43e-06 1.15e-08 9.08e-09 7.45e-06   0.0
          gen_outputs_5__gen_rr_arb_tree_i_rr_arb_tree (rr_arb_tree_00000009_00000045_0_8) 6.10e-06 3.00e-09 2.53e-07 6.35e-06   0.0
            gen_arbiter_gen_int_rr_gen_fair_arb_i_lzc_upper (lzc_00000009_0_17)    0.000    0.000 1.40e-08 1.40e-08   0.0
            gen_arbiter_gen_int_rr_gen_fair_arb_i_lzc_lower (lzc_00000009_0_16)    0.000    0.000 1.54e-08 1.54e-08   0.0
            clk_gate_gen_arbiter_rr_q_reg (SNPS_CLOCK_GATE_HIGH_rr_arb_tree_00000009_00000045_0_8) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        gen_addr_decoders_NtoM_gen_addr_decoders_4__addr_decode_i (addr_decode_NoIndices14_NoRules14_962242_4)    0.000    0.000 5.88e-08 5.88e-08   0.0
        gen_addr_decoders_NtoM_gen_addr_decoders_8__addr_decode_i (addr_decode_NoIndices14_NoRules14_962242_0)    0.000    0.000 6.44e-08 6.44e-08   0.0
    memory_subsystem_i (memory_subsystem_00000008) 6.63e-04 4.33e-05 4.58e-05 7.52e-04   4.8
      gen_sram_4__ram_i (sram_wrapper_8192_00000020_3) 7.11e-05 8.34e-07 5.67e-06 7.76e-05   0.5
      gen_sram_7__ram_i (sram_wrapper_8192_00000020_0) 7.11e-05 8.34e-07 5.67e-06 7.76e-05   0.5
      gen_sram_6__ram_i (sram_wrapper_8192_00000020_1) 7.11e-05 8.34e-07 5.67e-06 7.76e-05   0.5
      gen_sram_0__ram_i (sram_wrapper_8192_00000020_7) 7.12e-05 4.69e-06 5.67e-06 8.15e-05   0.5
      gen_sram_3__ram_i (sram_wrapper_8192_00000020_4) 7.11e-05 8.34e-07 5.67e-06 7.76e-05   0.5
      gen_sram_2__ram_i (sram_wrapper_8192_00000020_5) 7.11e-05 8.34e-07 5.67e-06 7.76e-05   0.5
      gen_sram_1__ram_i (sram_wrapper_8192_00000020_6) 1.39e-04 1.10e-06 5.67e-06 1.46e-04   0.9
      gen_sram_5__ram_i (sram_wrapper_8192_00000020_2) 7.11e-05 8.34e-07 5.67e-06 7.76e-05   0.5
    peripheral_subsystem_i (peripheral_subsystem_NEXT_INT15) 2.69e-03 3.32e-06 2.09e-05 2.71e-03  17.2
      rv_timer_2_3_i (rv_timer_0)     1.29e-04 9.87e-08 3.03e-06 1.32e-04   0.8
        gen_harts_0__u_intr_hw (prim_intr_hw_Width1_27) 9.78e-07    0.000 7.46e-09 9.85e-07   0.0
        u_reg (rv_timer_reg_top_0)    1.04e-04 7.12e-08 2.08e-06 1.06e-04   0.7
          u_intr_state0 (prim_subreg_1_W1C_0_9) 1.96e-06    0.000 1.09e-08 1.97e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_9)    0.000    0.000 3.07e-09 3.07e-09   0.0
          u_intr_state1 (prim_subreg_1_W1C_0_8) 1.96e-06    0.000 1.12e-08 1.97e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_8)    0.000    0.000 3.07e-09 3.07e-09   0.0
          u_intr_enable0 (prim_subreg_1_RW_0_22) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_28)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_intr_enable1 (prim_subreg_1_RW_0_21) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_27)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_compare_upper0_0 (prim_subreg_32_RW_ffffffff_2) 7.08e-06    0.000 1.86e-07 7.27e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_ffffffff_0_2) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_35)    0.000    0.000 8.01e-09 8.01e-09   0.0
          u_intr_test0 (prim_subreg_ext_DW1_5)    0.000    0.000    0.000    0.000   N/A
          u_intr_test1 (prim_subreg_ext_DW1_4)    0.000    0.000    0.000    0.000   N/A
          u_compare_upper1_0 (prim_subreg_32_RW_ffffffff_0) 7.08e-06 5.70e-09 1.87e-07 7.28e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_ffffffff_0_0) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_31)    0.000    0.000 8.01e-09 8.01e-09   0.0
          u_cfg1_prescale (prim_subreg_12_RW_000_0) 7.07e-06 3.29e-09 5.61e-08 7.13e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_12_RW_000_0_0) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW12_SWACCESSRW_0)    0.000    0.000 3.01e-09 3.01e-09   0.0
          u_timer_v_lower0 (prim_subreg_32_RW_00000000_34) 7.07e-06    0.000 1.60e-07 7.23e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_31_3) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_38)    0.000    0.000 3.98e-08 3.98e-08   0.0
          u_timer_v_lower1 (prim_subreg_32_RW_00000000_32) 7.07e-06    0.000 1.62e-07 7.23e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_31_1) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_34)    0.000    0.000 3.98e-08 3.98e-08   0.0
          u_cfg1_step (prim_subreg_8_RW_01_0) 7.07e-06    0.000 4.27e-08 7.11e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_01_0_0) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_2)    0.000    0.000 2.00e-09 2.00e-09   0.0
          u_reg_if (tlul_adapter_reg_EnableDataIntgGen0_RegAw10_RegDw32_0) 7.07e-06 4.05e-09 2.07e-07 7.28e-06   0.0
            clk_gate_rspop_reg (SNPS_CLOCK_GATE_HIGH_tlul_adapter_reg_EnableDataIntgGen0_RegAw10_RegDw32_0) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            u_err (tlul_err_0)           0.000    0.000 3.64e-09 3.64e-09   0.0
          u_cfg0_step (prim_subreg_8_RW_01_1) 7.07e-06    0.000 4.27e-08 7.11e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_01_0_1) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_3)    0.000    0.000 2.00e-09 2.00e-09   0.0
          u_cfg0_prescale (prim_subreg_12_RW_000_1) 7.07e-06    0.000 5.53e-08 7.12e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_12_RW_000_0_1) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW12_SWACCESSRW_1)    0.000    0.000 3.01e-09 3.01e-09   0.0
          u_timer_v_upper0 (prim_subreg_32_RW_00000000_33) 7.07e-06    0.000 1.62e-07 7.23e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_31_2) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_37)    0.000    0.000 4.24e-08 4.24e-08   0.0
          u_timer_v_upper1 (prim_subreg_32_RW_00000000_31) 7.07e-06 5.83e-09 1.62e-07 7.24e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_31_0) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_33)    0.000    0.000 4.11e-08 4.11e-08   0.0
          u_ctrl_active_0 (prim_subreg_1_RW_0_24) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_30)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ctrl_active_1 (prim_subreg_1_RW_0_23) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_29)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_compare_lower0_0 (prim_subreg_32_RW_ffffffff_3) 7.09e-06 8.29e-09 1.87e-07 7.28e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_ffffffff_0_3) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_36)    0.000    0.000 8.01e-09 8.01e-09   0.0
          u_compare_lower1_0 (prim_subreg_32_RW_ffffffff_1) 7.08e-06 4.66e-09 1.87e-07 7.28e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_ffffffff_0_1) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_32)    0.000    0.000 8.01e-09 8.01e-09   0.0
        gen_harts_1__u_intr_hw (prim_intr_hw_Width1_26) 9.78e-07    0.000 7.46e-09 9.85e-07   0.0
        gen_harts_1__u_core (timer_core_N1_0) 1.17e-05    0.000 4.67e-07 1.22e-05   0.1
        gen_harts_0__u_core (timer_core_N1_1) 1.17e-05 3.04e-09 4.61e-07 1.22e-05   0.1
      reg_to_tlul_gpio_i (reg_to_tlul_008000_0_4_475242_2)    0.000    0.000 2.21e-09 2.21e-09   0.0
      i_addr_decode_soc_regbus_periph_xbar (addr_decode_NoIndices4_NoRules4_962242_0)    0.000    0.000 2.72e-08 2.72e-08   0.0
      reg_demux_i (reg_demux_NoPorts4_096242_0)    0.000    0.000 1.81e-07 1.81e-07   0.0
      periph_to_reg_i (periph_to_reg_IW1_096242_0) 3.32e-05 7.35e-09 1.06e-07 3.34e-05   0.2
      reg_to_tlul_i2c_i (reg_to_tlul_008000_0_4_475242_1)    0.000    0.000 2.39e-09 2.39e-09   0.0
      gpio_i (gpio_0)                 3.03e-04 5.83e-07 2.95e-06 3.06e-04   1.9
        gen_filter_28__filter (prim_filter_ctr_Cycles16_3) 6.02e-06 1.89e-08 3.27e-08 6.07e-06   0.0
        gen_filter_23__filter (prim_filter_ctr_Cycles16_8) 6.02e-06 1.89e-08 3.27e-08 6.07e-06   0.0
        gen_filter_31__filter (prim_filter_ctr_Cycles16_0) 6.02e-06 1.89e-08 3.27e-08 6.07e-06   0.0
        clk_gate_cio_gpio_q_reg_0 (SNPS_CLOCK_GATE_HIGH_gpio_0_3) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
        clk_gate_cio_gpio_en_q_reg_0 (SNPS_CLOCK_GATE_HIGH_gpio_0_1) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
        gen_filter_27__filter (prim_filter_ctr_Cycles16_4) 6.02e-06 1.89e-08 3.27e-08 6.07e-06   0.0
        gen_filter_30__filter (prim_filter_ctr_Cycles16_1) 6.02e-06 1.89e-08 3.27e-08 6.07e-06   0.0
        gen_filter_8__filter (prim_filter_ctr_Cycles16_23) 6.02e-06 1.89e-08 3.27e-08 6.07e-06   0.0
        gen_filter_19__filter (prim_filter_ctr_Cycles16_12) 6.02e-06 1.89e-08 3.27e-08 6.07e-06   0.0
        gen_filter_14__filter (prim_filter_ctr_Cycles16_17) 6.02e-06 1.89e-08 3.27e-08 6.07e-06   0.0
        gen_filter_22__filter (prim_filter_ctr_Cycles16_9) 6.02e-06 1.89e-08 3.27e-08 6.07e-06   0.0
        gen_filter_18__filter (prim_filter_ctr_Cycles16_13) 6.02e-06 1.89e-08 3.27e-08 6.07e-06   0.0
        gen_filter_13__filter (prim_filter_ctr_Cycles16_18) 6.02e-06 1.89e-08 3.27e-08 6.07e-06   0.0
        intr_hw (prim_intr_hw_Width32_0) 3.13e-05    0.000 2.28e-07 3.15e-05   0.2
        gen_filter_26__filter (prim_filter_ctr_Cycles16_5) 6.02e-06 1.89e-08 3.27e-08 6.07e-06   0.0
        gen_filter_21__filter (prim_filter_ctr_Cycles16_10) 6.02e-06 1.89e-08 3.27e-08 6.07e-06   0.0
        gen_filter_17__filter (prim_filter_ctr_Cycles16_14) 6.02e-06 1.89e-08 3.27e-08 6.07e-06   0.0
        gen_filter_25__filter (prim_filter_ctr_Cycles16_6) 6.02e-06 1.89e-08 3.27e-08 6.07e-06   0.0
        gen_filter_20__filter (prim_filter_ctr_Cycles16_11) 6.02e-06 1.89e-08 3.27e-08 6.07e-06   0.0
        u_reg (gpio_reg_top_0)        8.00e-05 4.99e-08 1.41e-06 8.15e-05   0.5
          u_direct_oe (prim_subreg_ext_DW32_0)    0.000    0.000    0.000    0.000   N/A
          u_masked_oe_lower_mask (prim_subreg_ext_DW16_4)    0.000    0.000    0.000    0.000   N/A
          u_direct_out (prim_subreg_ext_DW32_1)    0.000    0.000    0.000    0.000   N/A
          u_ctrl_en_input_filter (prim_subreg_32_RW_00000000_36) 7.07e-06 8.11e-09 1.32e-07 7.21e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_40)    0.000    0.000 1.08e-08 1.08e-08   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_35_1) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
          u_masked_out_lower_data (prim_subreg_ext_DW16_9)    0.000    0.000    0.000    0.000   N/A
          u_intr_state (prim_subreg_32_W1C_00000000_0) 7.07e-06 4.05e-09 1.79e-07 7.25e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_W1C_00000000_0) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSW1C_0)    0.000    0.000 5.91e-08 5.91e-08   0.0
          u_intr_ctrl_en_lvlhigh (prim_subreg_32_RW_00000000_38) 7.07e-06 8.11e-09 1.31e-07 7.21e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_35_3) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_42)    0.000    0.000 1.08e-08 1.08e-08   0.0
          u_intr_test (prim_subreg_ext_DW32_2)    0.000    0.000    0.000    0.000   N/A
          u_intr_ctrl_en_falling (prim_subreg_32_RW_00000000_39) 7.07e-06 5.32e-09 1.32e-07 7.21e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_43)    0.000    0.000 1.08e-08 1.08e-08   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_35_4) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
          u_masked_oe_upper_mask (prim_subreg_ext_DW16_2)    0.000    0.000    0.000    0.000   N/A
          u_masked_oe_lower_data (prim_subreg_ext_DW16_5)    0.000    0.000    0.000    0.000   N/A
          u_intr_ctrl_en_lvllow (prim_subreg_32_RW_00000000_37) 7.07e-06 8.11e-09 1.32e-07 7.21e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_41)    0.000    0.000 1.08e-08 1.08e-08   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_35_2) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
          u_masked_out_upper_mask (prim_subreg_ext_DW16_6)    0.000    0.000    0.000    0.000   N/A
          u_reg_if (tlul_adapter_reg_EnableDataIntgGen0_RegAw6_RegDw32_0) 7.07e-06    0.000 2.06e-07 7.27e-06   0.0
            clk_gate_rspop_reg (SNPS_CLOCK_GATE_HIGH_tlul_adapter_reg_EnableDataIntgGen0_RegAw6_RegDw32_0) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            u_err (tlul_err_2)           0.000    0.000 3.64e-09 3.64e-09   0.0
          u_intr_ctrl_en_rising (prim_subreg_32_RW_00000000_40) 7.07e-06 8.11e-09 1.32e-07 7.21e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_44)    0.000    0.000 1.08e-08 1.08e-08   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_35_5) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
          u_intr_enable (prim_subreg_32_RW_00000000_41) 7.07e-06 8.11e-09 1.32e-07 7.21e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_45)    0.000    0.000 1.08e-08 1.08e-08   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_35_6) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
          u_masked_oe_upper_data (prim_subreg_ext_DW16_3)    0.000    0.000    0.000    0.000   N/A
          u_masked_out_upper_data (prim_subreg_ext_DW16_7)    0.000    0.000    0.000    0.000   N/A
          u_data_in (prim_subreg_32_RO_00000000_3) 2.35e-05    0.000 7.29e-08 2.35e-05   0.1
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRO_3)    0.000    0.000    0.000    0.000   N/A
          u_masked_out_lower_mask (prim_subreg_ext_DW16_8)    0.000    0.000    0.000    0.000   N/A
        clk_gate_cio_gpio_en_q_reg (SNPS_CLOCK_GATE_HIGH_gpio_0_2) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
        gen_filter_12__filter (prim_filter_ctr_Cycles16_19) 6.02e-06 1.89e-08 3.27e-08 6.07e-06   0.0
        gen_filter_9__filter (prim_filter_ctr_Cycles16_22) 6.02e-06 1.89e-08 3.27e-08 6.07e-06   0.0
        gen_filter_16__filter (prim_filter_ctr_Cycles16_15) 6.02e-06 1.89e-08 3.27e-08 6.07e-06   0.0
        gen_filter_11__filter (prim_filter_ctr_Cycles16_20) 6.02e-06 1.89e-08 3.27e-08 6.07e-06   0.0
        gen_filter_29__filter (prim_filter_ctr_Cycles16_2) 6.02e-06 1.89e-08 3.27e-08 6.07e-06   0.0
        gen_filter_24__filter (prim_filter_ctr_Cycles16_7) 6.02e-06 1.89e-08 3.27e-08 6.07e-06   0.0
        clk_gate_cio_gpio_q_reg (SNPS_CLOCK_GATE_HIGH_gpio_0_0) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
        gen_filter_15__filter (prim_filter_ctr_Cycles16_16) 6.02e-06 1.89e-08 3.27e-08 6.07e-06   0.0
        gen_filter_10__filter (prim_filter_ctr_Cycles16_21) 6.02e-06 1.89e-08 3.27e-08 6.07e-06   0.0
      i2c_i (i2c)                     1.30e-03 2.42e-06 1.05e-05 1.32e-03   8.3
        u_reg (i2c_reg_top)           2.44e-04 1.04e-07 2.13e-06 2.46e-04   1.6
          u_intr_enable_acq_overflow (prim_subreg_1_RW_0_37) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_43)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_fifo_ctrl_fmtrst (prim_subreg_1_WO_0_2) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSWO_2)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_fifo_ctrl_rxilvl (prim_subreg_3_RW_0_0) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_0) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_0)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_intr_state_sda_interference (prim_subreg_1_W1C_0_19) 1.96e-06    0.000 1.10e-08 1.97e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_19)    0.000    0.000 3.19e-09 3.19e-09   0.0
          u_fdata_read (prim_subreg_1_WO_0_6) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSWO_6)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_status_hostidle (prim_subreg_ext_DW1_12)    0.000    0.000    0.000    0.000   N/A
          u_fifo_status_acqlvl (prim_subreg_ext_DW6_0)    0.000    0.000    0.000    0.000   N/A
          u_fdata_start (prim_subreg_1_WO_0_8) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSWO_8)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_timing3_thd_dat (prim_subreg_16_RW_0000_4) 7.07e-06 3.55e-09 7.05e-08 7.14e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_16_RW_0000_2_2) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW16_SWACCESSRW_4)    0.000    0.000 4.01e-09 4.01e-09   0.0
          u_intr_test_scl_interference (prim_subreg_ext_DW1_26)    0.000    0.000    0.000    0.000   N/A
          u_fifo_ctrl_fmtilvl (prim_subreg_2_RW_0_0) 2.93e-06    0.000 1.20e-08 2.95e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW2_SWACCESSRW_0)    0.000    0.000 5.01e-10 5.01e-10   0.0
          u_ctrl_enablehost (prim_subreg_1_RW_0_34) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_40)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_intr_test_tx_empty (prim_subreg_ext_DW1_21)    0.000    0.000    0.000    0.000   N/A
          u_intr_state_fmt_overflow (prim_subreg_1_W1C_0_23) 1.96e-06    0.000 1.13e-08 1.97e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_23)    0.000    0.000 3.19e-09 3.19e-09   0.0
          u_timing4_t_buf (prim_subreg_16_RW_0000_2) 7.07e-06    0.000 6.98e-08 7.14e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_16_RW_0000_2_0) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW16_SWACCESSRW_2)    0.000    0.000 4.01e-09 4.01e-09   0.0
          u_intr_state_tx_empty (prim_subreg_1_W1C_0_15) 1.96e-06    0.000 1.17e-08 1.97e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_15)    0.000    0.000 3.77e-09 3.77e-09   0.0
          u_fifo_ctrl_acqrst (prim_subreg_1_WO_0_1) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSWO_1)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_status_acqfull (prim_subreg_ext_DW1_8)    0.000    0.000    0.000    0.000   N/A
          u_txdata (prim_subreg_8_WO_00_0) 7.07e-06 2.28e-09 4.16e-08 7.11e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_WO_00_0_0) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSWO_0)    0.000    0.000 2.00e-09 2.00e-09   0.0
          u_timing2_thd_sta (prim_subreg_16_RW_0000_6) 7.07e-06 4.05e-09 7.15e-08 7.14e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_16_RW_0000_2_4) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW16_SWACCESSRW_6)    0.000    0.000 5.01e-09 5.01e-09   0.0
          u_intr_test_rx_watermark (prim_subreg_ext_DW1_30)    0.000    0.000    0.000    0.000   N/A
          u_intr_enable_rx_overflow (prim_subreg_1_RW_0_47) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_53)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_fdata_nakok (prim_subreg_1_WO_0_4) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSWO_4)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_intr_enable_sda_unstable (prim_subreg_1_RW_0_42) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_48)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_intr_test_fmt_overflow (prim_subreg_ext_DW1_29)    0.000    0.000    0.000    0.000   N/A
          u_stretch_ctrl_stop (prim_subreg_1_RW_0_25) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_31)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_status_fmtempty (prim_subreg_ext_DW1_13)    0.000    0.000    0.000    0.000   N/A
          u_intr_test_fmt_watermark (prim_subreg_ext_DW1_31)    0.000    0.000    0.000    0.000   N/A
          u_host_timeout_ctrl (prim_subreg_32_RW_00000000_35) 7.07e-06    0.000 1.27e-07 7.20e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_35_0) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_39)    0.000    0.000 8.01e-09 8.01e-09   0.0
          u_fdata_fbyte (prim_subreg_8_WO_00_1) 7.07e-06 2.28e-09 4.16e-08 7.11e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_WO_00_0_1) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSWO_1)    0.000    0.000 2.00e-09 2.00e-09   0.0
          u_ovrd_sclval (prim_subreg_1_RW_0_31) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_37)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_timeout_ctrl_en (prim_subreg_1_RW_0_29) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_35)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_intr_test_host_timeout (prim_subreg_ext_DW1_16)    0.000    0.000    0.000    0.000   N/A
          u_fifo_status_rxlvl (prim_subreg_ext_DW6_1)    0.000    0.000    0.000    0.000   N/A
          u_target_id_address0 (prim_subreg_7_RW_00_3) 7.07e-06    0.000 3.73e-08 7.11e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_7_RW_00_0_3) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW7_SWACCESSRW_3)    0.000    0.000 1.75e-09 1.75e-09   0.0
          u_target_id_address1 (prim_subreg_7_RW_00_1) 7.07e-06    0.000 3.73e-08 7.11e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_7_RW_00_0_1) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW7_SWACCESSRW_1)    0.000    0.000 1.75e-09 1.75e-09   0.0
          u_intr_enable_ack_stop (prim_subreg_1_RW_0_36) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_42)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_intr_state_rx_watermark (prim_subreg_1_W1C_0_24) 1.96e-06    0.000 1.13e-08 1.97e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_24)    0.000    0.000 3.19e-09 3.19e-09   0.0
          u_intr_enable_tx_nonempty (prim_subreg_1_RW_0_39) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_45)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_target_id_mask0 (prim_subreg_7_RW_00_2) 7.07e-06    0.000 3.73e-08 7.11e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_7_RW_00_0_2) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW7_SWACCESSRW_2)    0.000    0.000 1.75e-09 1.75e-09   0.0
          u_target_id_mask1 (prim_subreg_7_RW_00_0) 7.07e-06    0.000 3.73e-08 7.11e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_7_RW_00_0_0) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW7_SWACCESSRW_0)    0.000    0.000 1.75e-09 1.75e-09   0.0
          u_status_rxfull (prim_subreg_ext_DW1_14)    0.000    0.000    0.000    0.000   N/A
          u_intr_state_fmt_watermark (prim_subreg_1_W1C_0_25) 1.96e-06    0.000 1.13e-08 1.97e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_25)    0.000    0.000 3.19e-09 3.19e-09   0.0
          u_intr_test_trans_complete (prim_subreg_ext_DW1_22)    0.000    0.000    0.000    0.000   N/A
          u_timing1_t_f (prim_subreg_16_RW_0000_8) 7.07e-06 4.05e-09 7.05e-08 7.14e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_16_RW_0000_2_6) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW16_SWACCESSRW_8)    0.000    0.000 4.01e-09 4.01e-09   0.0
          u_intr_state_scl_interference (prim_subreg_1_W1C_0_20) 1.96e-06    0.000 1.08e-08 1.97e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_20)    0.000    0.000 3.19e-09 3.19e-09   0.0
          u_val_scl_rx (prim_subreg_ext_DW16_1)    0.000    0.000    0.000    0.000   N/A
          u_timing1_t_r (prim_subreg_16_RW_0000_9) 7.07e-06    0.000 6.98e-08 7.14e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_16_RW_0000_2_7) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW16_SWACCESSRW_9)    0.000    0.000 4.01e-09 4.01e-09   0.0
          u_intr_enable_trans_complete (prim_subreg_1_RW_0_41) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_47)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_intr_enable_sda_interference (prim_subreg_1_RW_0_44) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_50)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_intr_enable_fmt_overflow (prim_subreg_1_RW_0_48) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_54)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_intr_test_nak (prim_subreg_ext_DW1_27)    0.000    0.000    0.000    0.000   N/A
          u_intr_test_sda_interference (prim_subreg_ext_DW1_25)    0.000    0.000    0.000    0.000   N/A
          u_timing0_thigh (prim_subreg_16_RW_0000_11) 7.07e-06    0.000 7.15e-08 7.14e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_16_RW_0000_2_9) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW16_SWACCESSRW_11)    0.000    0.000 5.76e-09 5.76e-09   0.0
          u_intr_state_host_timeout (prim_subreg_1_W1C_0_10) 1.96e-06    0.000 1.10e-08 1.97e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_10)    0.000    0.000 3.19e-09 3.19e-09   0.0
          u_stretch_ctrl_enableacq (prim_subreg_1_RW_0_26) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_32)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_fifo_status_txlvl (prim_subreg_ext_DW6_2)    0.000    0.000    0.000    0.000   N/A
          u_status_txfull (prim_subreg_ext_DW1_9)    0.000    0.000    0.000    0.000   N/A
          u_intr_test_acq_overflow (prim_subreg_ext_DW1_18)    0.000    0.000    0.000    0.000   N/A
          u_ovrd_sdaval (prim_subreg_1_RW_0_30) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_36)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_intr_enable_tx_overflow (prim_subreg_1_RW_0_38) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_44)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ovrd_txovrden (prim_subreg_1_RW_0_32) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_38)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_intr_state_sda_unstable (prim_subreg_1_W1C_0_17) 1.96e-06    0.000 1.13e-08 1.97e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_17)    0.000    0.000 3.34e-09 3.34e-09   0.0
          u_intr_enable_stretch_timeout (prim_subreg_1_RW_0_43) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_49)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_intr_test_ack_stop (prim_subreg_ext_DW1_17)    0.000    0.000    0.000    0.000   N/A
          u_intr_test_rx_overflow (prim_subreg_ext_DW1_28)    0.000    0.000    0.000    0.000   N/A
          u_timeout_ctrl_val (prim_subreg_31_RW_00000000) 7.07e-06    0.000 1.24e-07 7.19e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_31_RW_00000000) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW31_SWACCESSRW)    0.000    0.000 7.76e-09 7.76e-09   0.0
          u_intr_state_ack_stop (prim_subreg_1_W1C_0_11) 1.96e-06    0.000 1.10e-08 1.97e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_11)    0.000    0.000 3.19e-09 3.19e-09   0.0
          u_intr_state_rx_overflow (prim_subreg_1_W1C_0_22) 1.96e-06    0.000 1.10e-08 1.97e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_22)    0.000    0.000 3.19e-09 3.19e-09   0.0
          u_fifo_ctrl_rxrst (prim_subreg_1_WO_0_3) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSWO_3)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_val_sda_rx (prim_subreg_ext_DW16_0)    0.000    0.000    0.000    0.000   N/A
          u_intr_enable_rx_watermark (prim_subreg_1_RW_0_49) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_55)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_intr_state_acq_overflow (prim_subreg_1_W1C_0_12) 1.96e-06    0.000 1.17e-08 1.97e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_12)    0.000    0.000 3.76e-09 3.76e-09   0.0
          u_rdata (prim_subreg_ext_DW8_1)    0.000    0.000    0.000    0.000   N/A
          u_status_txempty (prim_subreg_ext_DW1_7)    0.000    0.000    0.000    0.000   N/A
          u_intr_test_sda_unstable (prim_subreg_ext_DW1_23)    0.000    0.000    0.000    0.000   N/A
          u_stretch_ctrl_enabletx (prim_subreg_1_RW_0_27) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_33)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_status_fmtfull (prim_subreg_ext_DW1_15)    0.000    0.000    0.000    0.000   N/A
          u_timing0_tlow (prim_subreg_16_RW_0000_10) 7.07e-06    0.000 7.08e-08 7.14e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_16_RW_0000_2_8) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW16_SWACCESSRW_10)    0.000    0.000 5.01e-09 5.01e-09   0.0
          u_intr_test_tx_nonempty (prim_subreg_ext_DW1_20)    0.000    0.000    0.000    0.000   N/A
          u_status_rxempty (prim_subreg_ext_DW1_10)    0.000    0.000    0.000    0.000   N/A
          u_intr_enable_scl_interference (prim_subreg_1_RW_0_45) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_51)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_intr_state_tx_nonempty (prim_subreg_1_W1C_0_14) 1.96e-06    0.000 1.17e-08 1.97e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_14)    0.000    0.000 3.77e-09 3.77e-09   0.0
          u_intr_test_stretch_timeout (prim_subreg_ext_DW1_24)    0.000    0.000    0.000    0.000   N/A
          u_intr_state_stretch_timeout (prim_subreg_1_W1C_0_18) 1.96e-06    0.000 1.10e-08 1.97e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_18)    0.000    0.000 3.19e-09 3.19e-09   0.0
          u_intr_enable_host_timeout (prim_subreg_1_RW_0_35) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_41)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_fifo_ctrl_txrst (prim_subreg_1_WO_0_0) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSWO_0)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_fdata_stop (prim_subreg_1_WO_0_7) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSWO_7)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_stretch_ctrl_enableaddr (prim_subreg_1_RW_0_28) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_34)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_intr_state_trans_complete (prim_subreg_1_W1C_0_16) 1.96e-06    0.000 1.17e-08 1.97e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_16)    0.000    0.000 3.77e-09 3.77e-09   0.0
          u_intr_state_nak (prim_subreg_1_W1C_0_21) 1.96e-06    0.000 1.17e-08 1.97e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_21)    0.000    0.000 3.77e-09 3.77e-09   0.0
          u_intr_enable_tx_empty (prim_subreg_1_RW_0_40) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_46)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_timing3_tsu_dat (prim_subreg_16_RW_0000_5) 7.07e-06 4.31e-09 7.09e-08 7.14e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_16_RW_0000_2_3) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW16_SWACCESSRW_5)    0.000    0.000 4.01e-09 4.01e-09   0.0
          u_acqdata_signal (prim_subreg_ext_DW2_2)    0.000    0.000    0.000    0.000   N/A
          u_fifo_status_fmtlvl (prim_subreg_ext_DW6_3)    0.000    0.000    0.000    0.000   N/A
          u_ctrl_enabletarget (prim_subreg_1_RW_0_33) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_39)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_intr_enable_nak (prim_subreg_1_RW_0_46) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_52)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_timing2_tsu_sta (prim_subreg_16_RW_0000_7) 7.07e-06 4.05e-09 7.23e-08 7.14e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_16_RW_0000_2_5) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW16_SWACCESSRW_7)    0.000    0.000 5.76e-09 5.76e-09   0.0
          u_intr_test_tx_overflow (prim_subreg_ext_DW1_19)    0.000    0.000    0.000    0.000   N/A
          u_acqdata_abyte (prim_subreg_ext_DW8_0)    0.000    0.000    0.000    0.000   N/A
          u_reg_if (tlul_adapter_reg_EnableDataIntgGen0_RegAw7_RegDw32) 7.07e-06 8.87e-09 2.07e-07 7.29e-06   0.0
            clk_gate_rspop_reg (SNPS_CLOCK_GATE_HIGH_tlul_adapter_reg_EnableDataIntgGen0_RegAw7_RegDw32) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            u_err (tlul_err_1)           0.000    0.000 2.63e-09 2.63e-09   0.0
          u_intr_state_tx_overflow (prim_subreg_1_W1C_0_13) 1.96e-06    0.000 1.17e-08 1.97e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSW1C_13)    0.000    0.000 3.76e-09 3.76e-09   0.0
          u_status_targetidle (prim_subreg_ext_DW1_11)    0.000    0.000    0.000    0.000   N/A
          u_status_acqempty (prim_subreg_ext_DW1_6)    0.000    0.000    0.000    0.000   N/A
          u_fdata_rcont (prim_subreg_1_WO_0_5) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSWO_5)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_intr_enable_fmt_watermark (prim_subreg_1_RW_0_50) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_56)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_timing4_tsu_sto (prim_subreg_16_RW_0000_3) 7.07e-06 3.04e-09 7.05e-08 7.14e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_16_RW_0000_2_1) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW16_SWACCESSRW_3)    0.000    0.000 4.01e-09 4.01e-09   0.0
        i2c_core (i2c_core)           1.06e-03 2.32e-06 8.33e-06 1.07e-03   6.8
          intr_hw_nak (prim_intr_hw_Width1_11) 9.78e-07    0.000 7.48e-09 9.85e-07   0.0
          intr_hw_fmt_overflow (prim_intr_hw_Width1_13) 9.78e-07    0.000 5.79e-09 9.84e-07   0.0
          intr_hw_sda_unstable (prim_intr_hw_Width1_7) 9.78e-07    0.000 5.79e-09 9.84e-07   0.0
          intr_hw_rx_watermark (prim_intr_hw_Width1_14) 9.78e-07    0.000 5.79e-09 9.84e-07   0.0
          u_i2c_txfifo (prim_fifo_sync_8_1_32) 2.08e-04 3.72e-09 1.40e-06 2.09e-04   1.3
            clk_gate_gen_normal_fifo_storage_reg_22_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_1_32_23) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_5_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_1_32_6) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_23_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_1_32_24) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_6_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_1_32_7) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_24_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_1_32_25) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_7_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_1_32_8) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_25_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_1_32_26) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_8_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_1_32_9) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_26_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_1_32_27) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_9_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_1_32_10) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_27_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_1_32_28) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_28_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_1_32_29) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_29_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_1_32_30) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_10_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_1_32_11) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_30_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_1_32_31) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_11_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_1_32_12) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_31_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_1_32_32) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_12_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_1_32_13) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_13_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_1_32_14) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_14_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_1_32_15) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_fifo_rptr_reg (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_1_32_33) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_15_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_1_32_16) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_fifo_wptr_reg (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_1_32_0) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_16_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_1_32_17) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_17_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_1_32_18) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_18_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_1_32_19) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_0_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_1_32_1) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_19_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_1_32_20) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_1_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_1_32_2) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_2_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_1_32_3) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_20_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_1_32_21) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_3_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_1_32_4) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_21_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_1_32_22) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_4_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_1_32_5) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
          intr_hw_ack_stop (prim_intr_hw_Width1_1) 9.78e-07    0.000 7.34e-09 9.85e-07   0.0
          intr_hw_fmt_watermark (prim_intr_hw_Width1_15) 9.78e-07    0.000 5.79e-09 9.84e-07   0.0
          intr_hw_tx_nonempty (prim_intr_hw_Width1_4) 9.78e-07    0.000 7.48e-09 9.85e-07   0.0
          intr_hw_tx_empty (prim_intr_hw_Width1_5) 9.78e-07    0.000 7.48e-09 9.85e-07   0.0
          intr_hw_sda_interference (prim_intr_hw_Width1_9) 9.78e-07    0.000 7.34e-09 9.85e-07   0.0
          intr_hw_stretch_timeout (prim_intr_hw_Width1_8) 9.78e-07    0.000 7.34e-09 9.85e-07   0.0
          intr_hw_acq_overflow (prim_intr_hw_Width1_2) 9.78e-07    0.000 7.48e-09 9.85e-07   0.0
          intr_hw_trans_complete (prim_intr_hw_Width1_6) 9.78e-07    0.000 7.48e-09 9.85e-07   0.0
          intr_hw_scl_interference (prim_intr_hw_Width1_10) 9.78e-07    0.000 7.34e-09 9.85e-07   0.0
          u_i2c_rxfifo (prim_fifo_sync_8_0_32_0) 2.08e-04 4.22e-10 1.35e-06 2.09e-04   1.3
            clk_gate_gen_normal_fifo_storage_reg_22_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_0_23) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_5_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_0_6) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_23_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_0_24) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_6_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_0_7) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_24_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_0_25) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_7_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_0_8) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_25_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_0_26) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_8_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_0_9) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_26_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_0_27) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_9_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_0_10) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_27_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_0_28) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_28_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_0_29) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_29_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_0_30) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_10_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_0_11) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_30_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_0_31) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_11_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_0_12) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_31_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_0_32) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_12_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_0_13) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_13_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_0_14) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_14_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_0_15) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_fifo_rptr_reg (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_0_33) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_15_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_0_16) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_fifo_wptr_reg (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_0_0) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_16_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_0_17) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_17_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_0_18) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_18_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_0_19) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_0_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_0_1) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_19_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_0_20) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_1_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_0_2) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_2_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_0_3) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_20_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_0_21) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_3_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_0_4) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_21_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_0_22) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_4_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_8_0_32_0_5) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
          u_i2c_fsm (i2c_fsm)         1.79e-04 2.28e-06 1.74e-06 1.83e-04   1.2
            clk_gate_bit_index_reg (SNPS_CLOCK_GATE_HIGH_i2c_fsm_6) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_byte_index_reg (SNPS_CLOCK_GATE_HIGH_i2c_fsm_4) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_read_byte_reg (SNPS_CLOCK_GATE_HIGH_i2c_fsm_5) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_tcount_q_reg (SNPS_CLOCK_GATE_HIGH_i2c_fsm_0) 6.35e-06 1.44e-08 9.01e-09 6.37e-06   0.0
            clk_gate_input_byte_reg (SNPS_CLOCK_GATE_HIGH_i2c_fsm_2) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_bit_idx_reg (SNPS_CLOCK_GATE_HIGH_i2c_fsm_3) 6.40e-06 3.38e-09 9.01e-09 6.41e-06   0.0
            clk_gate_state_q_reg (SNPS_CLOCK_GATE_HIGH_i2c_fsm_1) 6.69e-05 9.62e-07 1.20e-08 6.78e-05   0.4
          intr_hw_rx_overflow (prim_intr_hw_Width1_12) 9.78e-07    0.000 7.48e-09 9.85e-07   0.0
          intr_hw_host_timeout (prim_intr_hw_Width1_0) 9.78e-07    0.000 7.34e-09 9.85e-07   0.0
          u_i2c_acqfifo (prim_fifo_sync_10_0_32) 2.08e-04 6.39e-10 1.59e-06 2.10e-04   1.3
            clk_gate_gen_normal_fifo_storage_reg_22_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_10_0_32_23) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_5_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_10_0_32_6) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_23_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_10_0_32_24) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_6_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_10_0_32_7) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_24_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_10_0_32_25) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_7_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_10_0_32_8) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_25_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_10_0_32_26) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_8_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_10_0_32_9) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_26_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_10_0_32_27) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_9_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_10_0_32_10) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_27_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_10_0_32_28) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_28_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_10_0_32_29) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_29_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_10_0_32_30) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_10_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_10_0_32_11) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_30_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_10_0_32_31) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_11_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_10_0_32_12) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_31_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_10_0_32_32) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_12_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_10_0_32_13) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_13_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_10_0_32_14) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_14_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_10_0_32_15) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_fifo_rptr_reg (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_10_0_32_33) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_15_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_10_0_32_16) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_fifo_wptr_reg (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_10_0_32_0) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_16_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_10_0_32_17) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_17_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_10_0_32_18) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_18_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_10_0_32_19) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_0_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_10_0_32_1) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_19_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_10_0_32_20) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_1_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_10_0_32_2) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_2_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_10_0_32_3) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_20_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_10_0_32_21) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_3_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_10_0_32_4) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_21_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_10_0_32_22) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_4_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_10_0_32_5) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
          u_i2c_fmtfifo (prim_fifo_sync_13_1_32) 2.08e-04 3.94e-09 2.00e-06 2.10e-04   1.3
            clk_gate_gen_normal_fifo_storage_reg_22_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_13_1_32_23) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_5_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_13_1_32_6) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_23_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_13_1_32_24) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_6_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_13_1_32_7) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_24_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_13_1_32_25) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_7_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_13_1_32_8) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_25_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_13_1_32_26) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_8_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_13_1_32_9) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_26_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_13_1_32_27) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_9_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_13_1_32_10) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_27_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_13_1_32_28) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_28_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_13_1_32_29) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_29_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_13_1_32_30) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_10_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_13_1_32_11) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_30_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_13_1_32_31) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_11_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_13_1_32_12) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_31_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_13_1_32_32) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_12_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_13_1_32_13) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_13_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_13_1_32_14) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_14_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_13_1_32_15) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_fifo_rptr_reg (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_13_1_32_33) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_15_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_13_1_32_16) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_fifo_wptr_reg (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_13_1_32_0) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_16_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_13_1_32_17) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_17_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_13_1_32_18) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_18_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_13_1_32_19) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_0_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_13_1_32_1) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_19_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_13_1_32_20) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_1_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_13_1_32_2) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_2_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_13_1_32_3) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_20_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_13_1_32_21) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_3_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_13_1_32_4) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_21_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_13_1_32_22) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            clk_gate_gen_normal_fifo_storage_reg_4_ (SNPS_CLOCK_GATE_HIGH_prim_fifo_sync_13_1_32_5) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
          intr_hw_tx_overflow (prim_intr_hw_Width1_3) 9.78e-07    0.000 7.48e-09 9.85e-07   0.0
      rv_plic_i (rv_plic)             9.17e-04 1.98e-07 4.17e-06 9.22e-04   5.8
        gen_target_0__u_target (rv_plic_target_N_SOURCE64_MAX_PRIO7) 6.84e-06    0.000 4.01e-07 7.25e-06   0.0
        u_reg (rv_plic_reg_top)       7.67e-04 1.54e-07 3.07e-06 7.70e-04   4.9
          u_ie0_0_e_20 (prim_subreg_1_RW_0_95) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_101)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_0_e_21 (prim_subreg_1_RW_0_94) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_100)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_0_e_22 (prim_subreg_1_RW_0_93) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_99)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_0_e_23 (prim_subreg_1_RW_0_92) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_98)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_0_e_24 (prim_subreg_1_RW_0_91) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_97)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_0_e_25 (prim_subreg_1_RW_0_90) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_96)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_0_e_26 (prim_subreg_1_RW_0_89) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_95)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_0_e_27 (prim_subreg_1_RW_0_88) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_94)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_0_e_28 (prim_subreg_1_RW_0_87) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_93)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_0_e_29 (prim_subreg_1_RW_0_86) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_92)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_0_e_30 (prim_subreg_1_RW_0_85) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_91)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_0_e_31 (prim_subreg_1_RW_0_84) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_90)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_cc0 (prim_subreg_ext_DW6_4)    0.000    0.000    0.000    0.000   N/A
          u_ie0_1_e_32 (prim_subreg_1_RW_0_83) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_89)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_1_e_33 (prim_subreg_1_RW_0_82) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_88)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_1_e_34 (prim_subreg_1_RW_0_81) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_87)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_1_e_35 (prim_subreg_1_RW_0_80) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_86)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_1_e_36 (prim_subreg_1_RW_0_79) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_85)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_1_e_37 (prim_subreg_1_RW_0_78) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_84)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_1_e_38 (prim_subreg_1_RW_0_77) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_83)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_1_e_39 (prim_subreg_1_RW_0_76) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_82)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_1_e_40 (prim_subreg_1_RW_0_75) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_81)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_1_e_41 (prim_subreg_1_RW_0_74) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_80)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_1_e_42 (prim_subreg_1_RW_0_73) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_79)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_1_e_43 (prim_subreg_1_RW_0_72) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_78)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_1_e_44 (prim_subreg_1_RW_0_71) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_77)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_1_le_32 (prim_subreg_1_RW_0_147) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_153)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_1_e_45 (prim_subreg_1_RW_0_70) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_76)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_1_le_33 (prim_subreg_1_RW_0_146) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_152)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_1_e_46 (prim_subreg_1_RW_0_69) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_75)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_1_le_34 (prim_subreg_1_RW_0_145) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_151)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_1_e_47 (prim_subreg_1_RW_0_68) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_74)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_1_le_35 (prim_subreg_1_RW_0_144) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_150)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_1_e_48 (prim_subreg_1_RW_0_67) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_73)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_1_le_36 (prim_subreg_1_RW_0_143) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_149)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_1_e_49 (prim_subreg_1_RW_0_66) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_72)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_1_le_37 (prim_subreg_1_RW_0_142) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_148)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_1_le_38 (prim_subreg_1_RW_0_141) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_147)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_1_le_39 (prim_subreg_1_RW_0_140) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_146)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_1_e_50 (prim_subreg_1_RW_0_65) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_71)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_1_e_51 (prim_subreg_1_RW_0_64) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_70)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_1_e_52 (prim_subreg_1_RW_0_63) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_69)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_1_le_40 (prim_subreg_1_RW_0_139) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_145)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_1_e_53 (prim_subreg_1_RW_0_62) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_68)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_1_le_41 (prim_subreg_1_RW_0_138) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_144)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_1_e_54 (prim_subreg_1_RW_0_61) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_67)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_1_le_42 (prim_subreg_1_RW_0_137) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_143)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_1_e_55 (prim_subreg_1_RW_0_60) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_66)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_1_le_43 (prim_subreg_1_RW_0_136) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_142)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_1_e_56 (prim_subreg_1_RW_0_59) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_65)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_1_le_44 (prim_subreg_1_RW_0_135) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_141)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_1_e_57 (prim_subreg_1_RW_0_58) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_64)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_1_le_45 (prim_subreg_1_RW_0_134) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_140)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_1_e_58 (prim_subreg_1_RW_0_57) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_63)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_1_le_46 (prim_subreg_1_RW_0_133) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_139)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_1_e_59 (prim_subreg_1_RW_0_56) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_62)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_1_le_47 (prim_subreg_1_RW_0_132) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_138)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_1_le_48 (prim_subreg_1_RW_0_131) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_137)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_1_le_49 (prim_subreg_1_RW_0_130) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_136)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_1_e_60 (prim_subreg_1_RW_0_55) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_61)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_1_e_61 (prim_subreg_1_RW_0_54) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_60)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_1_e_62 (prim_subreg_1_RW_0_53) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_59)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_1_le_50 (prim_subreg_1_RW_0_129) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_135)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_1_e_63 (prim_subreg_1_RW_0_52) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_58)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_1_le_51 (prim_subreg_1_RW_0_128) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_134)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_1_le_52 (prim_subreg_1_RW_0_127) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_133)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_1_le_53 (prim_subreg_1_RW_0_126) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_132)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_1_le_54 (prim_subreg_1_RW_0_125) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_131)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_1_le_55 (prim_subreg_1_RW_0_124) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_130)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_1_le_56 (prim_subreg_1_RW_0_123) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_129)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_1_le_57 (prim_subreg_1_RW_0_122) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_128)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_1_le_58 (prim_subreg_1_RW_0_121) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_127)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_1_le_59 (prim_subreg_1_RW_0_120) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_126)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_1_le_60 (prim_subreg_1_RW_0_119) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_125)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_1_le_61 (prim_subreg_1_RW_0_118) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_124)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_1_le_62 (prim_subreg_1_RW_0_117) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_123)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_1_le_63 (prim_subreg_1_RW_0_116) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_122)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_prio0 (prim_subreg_3_RW_0_65) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_65) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_65)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio1 (prim_subreg_3_RW_0_64) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_64) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_64)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio2 (prim_subreg_3_RW_0_63) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_63) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_63)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio3 (prim_subreg_3_RW_0_62) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_62) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_62)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_ip_0_p_10 (prim_subreg_1_RO_0_65) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_65)    0.000    0.000    0.000    0.000   N/A
          u_prio4 (prim_subreg_3_RW_0_61) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_61) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_61)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_ip_0_p_11 (prim_subreg_1_RO_0_64) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_64)    0.000    0.000    0.000    0.000   N/A
          u_prio10 (prim_subreg_3_RW_0_55) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_55) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_55)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio5 (prim_subreg_3_RW_0_60) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_60) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_60)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_ip_0_p_12 (prim_subreg_1_RO_0_63) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_63)    0.000    0.000    0.000    0.000   N/A
          u_prio11 (prim_subreg_3_RW_0_54) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_54) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_54)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio6 (prim_subreg_3_RW_0_59) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_59) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_59)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_ip_0_p_13 (prim_subreg_1_RO_0_62) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_62)    0.000    0.000    0.000    0.000   N/A
          u_prio12 (prim_subreg_3_RW_0_53) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_53) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_53)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio7 (prim_subreg_3_RW_0_58) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_58) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_58)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_ip_0_p_14 (prim_subreg_1_RO_0_61) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_61)    0.000    0.000    0.000    0.000   N/A
          u_prio13 (prim_subreg_3_RW_0_52) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_52) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_52)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio8 (prim_subreg_3_RW_0_57) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_57) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_57)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_ip_0_p_15 (prim_subreg_1_RO_0_60) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_60)    0.000    0.000    0.000    0.000   N/A
          u_prio14 (prim_subreg_3_RW_0_51) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_51) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_51)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio9 (prim_subreg_3_RW_0_56) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_56) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_56)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_ip_0_p_16 (prim_subreg_1_RO_0_59) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_59)    0.000    0.000    0.000    0.000   N/A
          u_prio15 (prim_subreg_3_RW_0_50) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_50) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_50)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_ip_0_p_17 (prim_subreg_1_RO_0_58) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_58)    0.000    0.000    0.000    0.000   N/A
          u_prio16 (prim_subreg_3_RW_0_49) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_49) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_49)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_ip_0_p_18 (prim_subreg_1_RO_0_57) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_57)    0.000    0.000    0.000    0.000   N/A
          u_prio17 (prim_subreg_3_RW_0_48) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_48) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_48)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_ip_0_p_19 (prim_subreg_1_RO_0_56) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_56)    0.000    0.000    0.000    0.000   N/A
          u_prio18 (prim_subreg_3_RW_0_47) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_47) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_47)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio19 (prim_subreg_3_RW_0_46) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_46) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_46)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_ip_0_p_20 (prim_subreg_1_RO_0_55) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_55)    0.000    0.000    0.000    0.000   N/A
          u_ip_0_p_21 (prim_subreg_1_RO_0_54) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_54)    0.000    0.000    0.000    0.000   N/A
          u_prio20 (prim_subreg_3_RW_0_45) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_45) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_45)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_ip_0_p_22 (prim_subreg_1_RO_0_53) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_53)    0.000    0.000    0.000    0.000   N/A
          u_prio21 (prim_subreg_3_RW_0_44) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_44) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_44)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_ip_0_p_23 (prim_subreg_1_RO_0_52) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_52)    0.000    0.000    0.000    0.000   N/A
          u_prio22 (prim_subreg_3_RW_0_43) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_43) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_43)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_ip_0_p_24 (prim_subreg_1_RO_0_51) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_51)    0.000    0.000    0.000    0.000   N/A
          u_prio23 (prim_subreg_3_RW_0_42) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_42) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_42)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_ip_0_p_25 (prim_subreg_1_RO_0_50) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_50)    0.000    0.000    0.000    0.000   N/A
          u_prio24 (prim_subreg_3_RW_0_41) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_41) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_41)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_ip_0_p_26 (prim_subreg_1_RO_0_49) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_49)    0.000    0.000    0.000    0.000   N/A
          u_prio25 (prim_subreg_3_RW_0_40) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_40) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_40)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_ip_0_p_27 (prim_subreg_1_RO_0_48) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_48)    0.000    0.000    0.000    0.000   N/A
          u_prio26 (prim_subreg_3_RW_0_39) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_39) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_39)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_ip_0_p_28 (prim_subreg_1_RO_0_47) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_47)    0.000    0.000    0.000    0.000   N/A
          u_ip_0_p_29 (prim_subreg_1_RO_0_46) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_46)    0.000    0.000    0.000    0.000   N/A
          u_prio27 (prim_subreg_3_RW_0_38) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_38) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_38)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio28 (prim_subreg_3_RW_0_37) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_37) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_37)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio29 (prim_subreg_3_RW_0_36) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_36) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_36)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_ip_0_p_30 (prim_subreg_1_RO_0_45) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_45)    0.000    0.000    0.000    0.000   N/A
          u_ip_0_p_31 (prim_subreg_1_RO_0_44) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_44)    0.000    0.000    0.000    0.000   N/A
          u_prio30 (prim_subreg_3_RW_0_35) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_35) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_35)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio31 (prim_subreg_3_RW_0_34) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_34) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_34)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio32 (prim_subreg_3_RW_0_33) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_33) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_33)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio33 (prim_subreg_3_RW_0_32) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_32) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_32)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio34 (prim_subreg_3_RW_0_31) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_31) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_31)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio35 (prim_subreg_3_RW_0_30) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_30) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_30)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio36 (prim_subreg_3_RW_0_29) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_29) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_29)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio37 (prim_subreg_3_RW_0_28) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_28) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_28)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio38 (prim_subreg_3_RW_0_27) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_27) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_27)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio39 (prim_subreg_3_RW_0_26) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_26) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_26)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio40 (prim_subreg_3_RW_0_25) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_25) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_25)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio41 (prim_subreg_3_RW_0_24) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_24) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_24)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio42 (prim_subreg_3_RW_0_23) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_23) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_23)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio43 (prim_subreg_3_RW_0_22) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_22) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_22)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio44 (prim_subreg_3_RW_0_21) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_21) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_21)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio45 (prim_subreg_3_RW_0_20) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_20) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_20)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio46 (prim_subreg_3_RW_0_19) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_19) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_19)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio47 (prim_subreg_3_RW_0_18) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_18) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_18)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio48 (prim_subreg_3_RW_0_17) 7.07e-06    0.000 2.39e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_17) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_17)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio49 (prim_subreg_3_RW_0_16) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_16) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_16)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_ip_1_p_32 (prim_subreg_1_RO_0_43) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_43)    0.000    0.000    0.000    0.000   N/A
          u_ip_1_p_33 (prim_subreg_1_RO_0_42) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_42)    0.000    0.000    0.000    0.000   N/A
          u_ip_1_p_34 (prim_subreg_1_RO_0_41) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_41)    0.000    0.000    0.000    0.000   N/A
          u_ip_1_p_35 (prim_subreg_1_RO_0_40) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_40)    0.000    0.000    0.000    0.000   N/A
          u_ip_1_p_36 (prim_subreg_1_RO_0_39) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_39)    0.000    0.000    0.000    0.000   N/A
          u_ip_1_p_37 (prim_subreg_1_RO_0_38) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_38)    0.000    0.000    0.000    0.000   N/A
          u_ip_1_p_38 (prim_subreg_1_RO_0_37) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_37)    0.000    0.000    0.000    0.000   N/A
          u_ip_1_p_39 (prim_subreg_1_RO_0_36) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_36)    0.000    0.000    0.000    0.000   N/A
          u_prio50 (prim_subreg_3_RW_0_15) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_15) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_15)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio51 (prim_subreg_3_RW_0_14) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_14) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_14)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio52 (prim_subreg_3_RW_0_13) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_13) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_13)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio53 (prim_subreg_3_RW_0_12) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_12) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_12)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio54 (prim_subreg_3_RW_0_11) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_11) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_11)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio55 (prim_subreg_3_RW_0_10) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_10) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_10)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio56 (prim_subreg_3_RW_0_9) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_9) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_9)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio57 (prim_subreg_3_RW_0_8) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_8) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_8)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio58 (prim_subreg_3_RW_0_7) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_7) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_7)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio59 (prim_subreg_3_RW_0_6) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_6) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_6)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_ip_1_p_40 (prim_subreg_1_RO_0_35) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_35)    0.000    0.000    0.000    0.000   N/A
          u_ip_1_p_41 (prim_subreg_1_RO_0_34) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_34)    0.000    0.000    0.000    0.000   N/A
          u_ip_1_p_42 (prim_subreg_1_RO_0_33) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_33)    0.000    0.000    0.000    0.000   N/A
          u_ip_1_p_43 (prim_subreg_1_RO_0_32) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_32)    0.000    0.000    0.000    0.000   N/A
          u_ip_1_p_44 (prim_subreg_1_RO_0_31) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_31)    0.000    0.000    0.000    0.000   N/A
          u_ip_1_p_45 (prim_subreg_1_RO_0_30) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_30)    0.000    0.000    0.000    0.000   N/A
          u_ip_1_p_46 (prim_subreg_1_RO_0_29) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_29)    0.000    0.000    0.000    0.000   N/A
          u_ip_1_p_47 (prim_subreg_1_RO_0_28) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_28)    0.000    0.000    0.000    0.000   N/A
          u_ip_1_p_48 (prim_subreg_1_RO_0_27) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_27)    0.000    0.000    0.000    0.000   N/A
          u_ip_1_p_49 (prim_subreg_1_RO_0_26) 9.59e-07 9.43e-11 3.32e-09 9.62e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_26)    0.000    0.000    0.000    0.000   N/A
          u_prio60 (prim_subreg_3_RW_0_5) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_5) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_5)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio61 (prim_subreg_3_RW_0_4) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_4) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_4)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio62 (prim_subreg_3_RW_0_3) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_3) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_3)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_prio63 (prim_subreg_3_RW_0_2) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_2) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_2)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_le_0_le_10 (prim_subreg_1_RW_0_169) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_175)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_0_le_11 (prim_subreg_1_RW_0_168) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_174)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_0_le_12 (prim_subreg_1_RW_0_167) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_173)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_0_le_13 (prim_subreg_1_RW_0_166) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_172)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_0_le_14 (prim_subreg_1_RW_0_165) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_171)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_0_le_15 (prim_subreg_1_RW_0_164) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_170)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_0_le_16 (prim_subreg_1_RW_0_163) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_169)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_0_le_17 (prim_subreg_1_RW_0_162) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_168)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_0_le_18 (prim_subreg_1_RW_0_161) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_167)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_0_le_19 (prim_subreg_1_RW_0_160) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_166)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_0_le_20 (prim_subreg_1_RW_0_159) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_165)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_0_le_21 (prim_subreg_1_RW_0_158) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_164)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_0_le_22 (prim_subreg_1_RW_0_157) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_163)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_0_le_23 (prim_subreg_1_RW_0_156) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_162)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_0_le_24 (prim_subreg_1_RW_0_155) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_161)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_0_le_25 (prim_subreg_1_RW_0_154) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_160)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_0_le_26 (prim_subreg_1_RW_0_153) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_159)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_0_le_27 (prim_subreg_1_RW_0_152) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_158)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_0_le_28 (prim_subreg_1_RW_0_151) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_157)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_0_le_29 (prim_subreg_1_RW_0_150) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_156)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_0_le_30 (prim_subreg_1_RW_0_149) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_155)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_0_le_31 (prim_subreg_1_RW_0_148) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_154)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_0_le_0 (prim_subreg_1_RW_0_179) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_185)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_0_le_1 (prim_subreg_1_RW_0_178) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_184)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_0_le_2 (prim_subreg_1_RW_0_177) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_183)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_0_le_3 (prim_subreg_1_RW_0_176) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_182)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_0_le_4 (prim_subreg_1_RW_0_175) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_181)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_0_le_5 (prim_subreg_1_RW_0_174) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_180)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_0_le_6 (prim_subreg_1_RW_0_173) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_179)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_0_le_7 (prim_subreg_1_RW_0_172) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_178)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_0_le_8 (prim_subreg_1_RW_0_171) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_177)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_le_0_le_9 (prim_subreg_1_RW_0_170) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_176)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_threshold0 (prim_subreg_3_RW_0_1) 7.07e-06    0.000 2.29e-08 7.09e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_3_RW_0_0_1) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW3_SWACCESSRW_1)    0.000    0.000 7.51e-10 7.51e-10   0.0
          u_msip0 (prim_subreg_1_RW_0_51) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_57)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_0_e_0 (prim_subreg_1_RW_0_115) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_121)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_0_e_1 (prim_subreg_1_RW_0_114) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_120)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_0_e_2 (prim_subreg_1_RW_0_113) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_119)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_0_e_3 (prim_subreg_1_RW_0_112) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_118)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_0_e_4 (prim_subreg_1_RW_0_111) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_117)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_0_e_5 (prim_subreg_1_RW_0_110) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_116)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_0_e_6 (prim_subreg_1_RW_0_109) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_115)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_0_e_7 (prim_subreg_1_RW_0_108) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_114)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_0_e_8 (prim_subreg_1_RW_0_107) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_113)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_0_e_9 (prim_subreg_1_RW_0_106) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_112)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_0_e_10 (prim_subreg_1_RW_0_105) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_111)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_0_e_11 (prim_subreg_1_RW_0_104) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_110)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_0_e_12 (prim_subreg_1_RW_0_103) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_109)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_0_e_13 (prim_subreg_1_RW_0_102) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_108)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_0_e_14 (prim_subreg_1_RW_0_101) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_107)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_0_e_15 (prim_subreg_1_RW_0_100) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_106)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_0_e_16 (prim_subreg_1_RW_0_99) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_105)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_0_e_17 (prim_subreg_1_RW_0_98) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_104)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_0_e_18 (prim_subreg_1_RW_0_97) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_103)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ie0_0_e_19 (prim_subreg_1_RW_0_96) 1.96e-06    0.000 7.52e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_102)    0.000    0.000 2.50e-10 2.50e-10   0.0
          u_ip_0_p_1 (prim_subreg_1_RO_0_74) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_74)    0.000    0.000    0.000    0.000   N/A
          u_reg_if (tlul_adapter_reg_EnableDataIntgGen0_RegAw10_RegDw32_1) 7.07e-06 3.04e-09 2.05e-07 7.28e-06   0.0
            clk_gate_rspop_reg (SNPS_CLOCK_GATE_HIGH_tlul_adapter_reg_EnableDataIntgGen0_RegAw10_RegDw32_1) 6.09e-06    0.000 9.00e-09 6.10e-06   0.0
            u_err (tlul_err_3)           0.000    0.000 2.63e-09 2.63e-09   0.0
          u_ip_0_p_2 (prim_subreg_1_RO_0_73) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_73)    0.000    0.000    0.000    0.000   N/A
          u_ip_0_p_3 (prim_subreg_1_RO_0_72) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_72)    0.000    0.000    0.000    0.000   N/A
          u_ip_0_p_4 (prim_subreg_1_RO_0_71) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_71)    0.000    0.000    0.000    0.000   N/A
          u_ip_0_p_5 (prim_subreg_1_RO_0_70) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_70)    0.000    0.000    0.000    0.000   N/A
          u_ip_0_p_6 (prim_subreg_1_RO_0_69) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_69)    0.000    0.000    0.000    0.000   N/A
          u_ip_0_p_7 (prim_subreg_1_RO_0_68) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_68)    0.000    0.000    0.000    0.000   N/A
          u_ip_0_p_8 (prim_subreg_1_RO_0_67) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_67)    0.000    0.000    0.000    0.000   N/A
          u_ip_0_p_9 (prim_subreg_1_RO_0_66) 9.78e-07    0.000 3.04e-09 9.81e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_66)    0.000    0.000    0.000    0.000   N/A
        u_gateway (rv_plic_gateway_N_SOURCE64) 1.44e-04 4.02e-08 6.72e-07 1.44e-04   0.9
      rv_timer_reg_to_tlul_i (reg_to_tlul_008000_0_4_475242_0)    0.000    0.000 2.06e-09 2.06e-09   0.0
      reg_to_tlul_plic_i (reg_to_tlul_008000_0_4_475242_3)    0.000    0.000 1.57e-09 1.57e-09   0.0
  sync_mem3_sw3_fb_i (sync_1_22)      2.38e-06 3.91e-08 8.02e-09 2.43e-06   0.0
  coubertin_subsystem_powergate_switch_ack_read (read_1024)    0.000    0.000    0.000    0.000   N/A
  sync_cgra_mem_sw1_fb_i (sync_1_4)   2.38e-06 3.89e-08 8.03e-09 2.43e-06   0.0
  sync_mem6_sw3_fb_i (sync_1_10)      2.39e-06 4.05e-08 8.03e-09 2.44e-06   0.0
  sync_mem3_sw2_fb_i (sync_1_23)      2.39e-06 3.96e-08 8.02e-09 2.43e-06   0.0
  sync_cgra_mem_sw0_fb_i (sync_1_5)   2.37e-06 3.81e-08 8.03e-09 2.42e-06   0.0
  sync_mem6_sw2_fb_i (sync_1_11)      2.38e-06 3.94e-08 8.03e-09 2.43e-06   0.0
  sync_mem3_sw1_fb_i (sync_1_24)      2.39e-06 3.95e-08 8.03e-09 2.43e-06   0.0
  sync_mem6_sw1_fb_i (sync_1_12)      2.38e-06 3.87e-08 8.02e-09 2.43e-06   0.0
  sync_mem3_sw0_fb_i (sync_1_25)      2.38e-06 3.88e-08 8.02e-09 2.43e-06   0.0
  sync_mem6_sw0_fb_i (sync_1_13)      2.39e-06 3.94e-08 8.02e-09 2.43e-06   0.0
  heepocrates_peripheral_i (heepocrates_peripheral_EXT_XBAR_NMASTER4) 1.28e-03 1.28e-03 1.88e-04 2.75e-03  17.4
    cgra_top_wrapper_i (cgra_top_wrapper) 1.19e-03 4.12e-04 1.82e-04 1.78e-03  11.3
      cgra_top_i (cgra_top)           1.15e-03 3.69e-04 1.79e-04 1.70e-03  10.8
        rcs_col_cg_gen_3__clk_gate_rcs_col_i (cgra_clock_gate_32) 5.36e-06 7.87e-06 1.12e-08 1.32e-05   0.1
          clk_gate_i (tsmc65_clk_gating_33) 5.36e-06 7.87e-06 1.12e-08 1.32e-05   0.1
        cgra_context_memory_decoder_i (context_memory_decoder) 1.96e-06    0.000 1.12e-06 3.08e-06   0.0
          clk_gate_ker_conf_mem_reg_0_ (SNPS_CLOCK_GATE_HIGH_context_memory_decoder_0)    0.000    0.000 8.24e-09 8.24e-09   0.0
          clk_gate_ker_conf_mem_reg_1_ (SNPS_CLOCK_GATE_HIGH_context_memory_decoder_15)    0.000    0.000 8.24e-09 8.24e-09   0.0
          clk_gate_ker_conf_mem_reg_2_ (SNPS_CLOCK_GATE_HIGH_context_memory_decoder_14)    0.000    0.000 8.24e-09 8.24e-09   0.0
          clk_gate_ker_conf_mem_reg_3_ (SNPS_CLOCK_GATE_HIGH_context_memory_decoder_13)    0.000    0.000 8.24e-09 8.24e-09   0.0
          clk_gate_ker_conf_mem_reg_4_ (SNPS_CLOCK_GATE_HIGH_context_memory_decoder_12)    0.000    0.000 8.24e-09 8.24e-09   0.0
          clk_gate_ker_conf_mem_reg_5_ (SNPS_CLOCK_GATE_HIGH_context_memory_decoder_11)    0.000    0.000 8.24e-09 8.24e-09   0.0
          clk_gate_ker_conf_mem_reg_6_ (SNPS_CLOCK_GATE_HIGH_context_memory_decoder_10)    0.000    0.000 8.24e-09 8.24e-09   0.0
          clk_gate_ker_conf_mem_reg_10_ (SNPS_CLOCK_GATE_HIGH_context_memory_decoder_6)    0.000    0.000 8.24e-09 8.24e-09   0.0
          clk_gate_ker_conf_mem_reg_7_ (SNPS_CLOCK_GATE_HIGH_context_memory_decoder_9)    0.000    0.000 8.24e-09 8.24e-09   0.0
          clk_gate_ker_conf_mem_reg_11_ (SNPS_CLOCK_GATE_HIGH_context_memory_decoder_5)    0.000    0.000 8.24e-09 8.24e-09   0.0
          clk_gate_ker_conf_mem_reg_8_ (SNPS_CLOCK_GATE_HIGH_context_memory_decoder_8)    0.000    0.000 8.24e-09 8.24e-09   0.0
          clk_gate_ker_conf_mem_reg_12_ (SNPS_CLOCK_GATE_HIGH_context_memory_decoder_4)    0.000    0.000 8.24e-09 8.24e-09   0.0
          clk_gate_ker_conf_mem_reg_9_ (SNPS_CLOCK_GATE_HIGH_context_memory_decoder_7)    0.000    0.000 8.24e-09 8.24e-09   0.0
          clk_gate_ker_conf_mem_reg_13_ (SNPS_CLOCK_GATE_HIGH_context_memory_decoder_3)    0.000    0.000 8.24e-09 8.24e-09   0.0
          clk_gate_ker_conf_mem_reg_14_ (SNPS_CLOCK_GATE_HIGH_context_memory_decoder_2)    0.000    0.000 8.24e-09 8.24e-09   0.0
          clk_gate_ker_conf_mem_reg_15_ (SNPS_CLOCK_GATE_HIGH_context_memory_decoder_1)    0.000    0.000 8.24e-09 8.24e-09   0.0
        cgra_data_handler_i (data_bus_handler) 2.08e-05 1.48e-06 2.80e-06 2.51e-05   0.2
          clk_gate_bus_rdata_reg_reg_0_ (SNPS_CLOCK_GATE_HIGH_data_bus_handler_10) 1.05e-06 5.57e-08 9.04e-09 1.12e-06   0.0
          clk_gate_bus_rdata_reg_reg_1_ (SNPS_CLOCK_GATE_HIGH_data_bus_handler_7) 9.46e-07    0.000 9.00e-09 9.55e-07   0.0
          clk_gate_bus_rdata_reg_reg_2_ (SNPS_CLOCK_GATE_HIGH_data_bus_handler_4) 1.00e-06 2.78e-08 9.02e-09 1.04e-06   0.0
          clk_gate_bus_rdata_reg_reg_3_ (SNPS_CLOCK_GATE_HIGH_data_bus_handler_1) 9.46e-07    0.000 9.00e-09 9.55e-07   0.0
          clk_gate_wr_data_cnt_col_reg_0_ (SNPS_CLOCK_GATE_HIGH_data_bus_handler_11) 1.00e-06 2.78e-08 9.02e-09 1.04e-06   0.0
          clk_gate_wr_data_cnt_col_reg_1_ (SNPS_CLOCK_GATE_HIGH_data_bus_handler_8) 1.00e-06 2.78e-08 9.02e-09 1.04e-06   0.0
          clk_gate_wr_data_cnt_col_reg_2_ (SNPS_CLOCK_GATE_HIGH_data_bus_handler_5) 1.05e-06 5.57e-08 9.04e-09 1.12e-06   0.0
          clk_gate_wr_data_cnt_col_reg_3_ (SNPS_CLOCK_GATE_HIGH_data_bus_handler_2) 1.00e-06 2.78e-08 9.02e-09 1.04e-06   0.0
          clk_gate_rd_data_cnt_col_reg_0_ (SNPS_CLOCK_GATE_HIGH_data_bus_handler_0) 1.11e-06 8.35e-08 9.07e-09 1.20e-06   0.0
          clk_gate_rd_data_cnt_col_reg_1_ (SNPS_CLOCK_GATE_HIGH_data_bus_handler_9) 1.00e-06 2.78e-08 9.02e-09 1.04e-06   0.0
          clk_gate_rd_data_cnt_col_reg_2_ (SNPS_CLOCK_GATE_HIGH_data_bus_handler_6) 1.00e-06 2.78e-08 9.02e-09 1.04e-06   0.0
          clk_gate_rd_data_cnt_col_reg_3_ (SNPS_CLOCK_GATE_HIGH_data_bus_handler_3) 1.00e-06 2.78e-08 9.02e-09 1.04e-06   0.0
        rcs_col_cg_gen_1__clk_gate_rcs_col_i (cgra_clock_gate_34) 5.50e-06 8.17e-06 1.12e-08 1.37e-05   0.1
          clk_gate_i (tsmc65_clk_gating_35) 5.50e-06 8.17e-06 1.12e-08 1.37e-05   0.1
        cgra_rcs_i (cgra)             7.95e-04 2.99e-04 1.68e-04 1.26e-03   8.0
          clk_gate_rcs_res_reg_reg_3__2_ (SNPS_CLOCK_GATE_HIGH_cgra_9) 2.08e-06 1.04e-06 9.45e-09 3.13e-06   0.0
          rc_row_gen_2__rc_col_gen_2__rc_i (reconfigurable_cell_5) 2.91e-05 7.32e-06 1.01e-05 4.65e-05   0.3
            rc_datapath (datapath_5)  2.61e-06 3.37e-07 4.96e-06 7.92e-06   0.1
              reg_file_i (reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_5) 2.60e-06 3.27e-07 5.21e-07 3.45e-06   0.0
                clk_gate_reg_file_mem_reg_2_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_5_2) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
                clk_gate_reg_file_mem_reg_3_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_5_1) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
                u_clk_gate (cgra_clock_gate_5) 6.46e-07 2.68e-08 8.80e-09 6.82e-07   0.0
                  clk_gate_i (tsmc65_clk_gating_5) 6.46e-07 2.68e-08 8.80e-09 6.82e-07   0.0
                clk_gate_reg_file_mem_reg_0_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_5_0) 8.04e-08 5.74e-08 9.19e-09 1.47e-07   0.0
                clk_gate_reg_file_mem_reg_1_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_5_3) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
              mux_b_i (mux_MUX_NUM_INPUTS16_MUX_INPUTS_WIDTH32_10) 1.42e-09    0.000 1.38e-07 1.40e-07   0.0
              rc_alu (alu_5)             0.000    0.000 4.08e-06 4.08e-06   0.0
                mult_read_gen_30__alu_mult_opb_i (read_322)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_6__alu_mult_opb_i (read_370)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_17__alu_mult_opa_i (read_349)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_20__alu_mult_opb_i (read_342)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_28__alu_mult_opb_i (read_326)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_4__alu_mult_opa_i (read_375)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_18__alu_mult_opb_i (read_346)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_2__alu_mult_opb_i (read_378)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_26__alu_mult_opa_i (read_331)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_13__alu_mult_opa_i (read_357)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_24__alu_mult_opb_i (read_334)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_0__alu_mult_opa_i (read_383)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_14__alu_mult_opb_i (read_354)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_8__alu_mult_opa_i (read_367)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_22__alu_mult_opa_i (read_339)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_1__alu_mult_opb_i (read_380)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_9__alu_mult_opb_i (read_364)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_12__alu_mult_opa_i (read_359)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_23__alu_mult_opb_i (read_336)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_10__alu_mult_opb_i (read_362)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_7__alu_mult_opa_i (read_369)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_5__alu_mult_opb_i (read_372)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_29__alu_mult_opa_i (read_325)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_16__alu_mult_opa_i (read_351)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_27__alu_mult_opb_i (read_328)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_3__alu_mult_opa_i (read_377)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_17__alu_mult_opb_i (read_348)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_25__alu_mult_opa_i (read_333)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_4__alu_mult_opb_i (read_374)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_15__alu_mult_opa_i (read_353)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_26__alu_mult_opb_i (read_330)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_31__alu_mult_opa_i (read_321)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_13__alu_mult_opb_i (read_356)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_21__alu_mult_opa_i (read_341)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_0__alu_mult_opb_i (read_382)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_8__alu_mult_opb_i (read_366)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_11__alu_mult_opa_i (read_361)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_19__alu_mult_opa_i (read_345)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_22__alu_mult_opb_i (read_338)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_30__alu_mult_opa_i (read_323)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_12__alu_mult_opb_i (read_358)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_6__alu_mult_opa_i (read_371)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_20__alu_mult_opa_i (read_343)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_28__alu_mult_opa_i (read_327)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_7__alu_mult_opb_i (read_368)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_18__alu_mult_opa_i (read_347)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_2__alu_mult_opa_i (read_379)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_29__alu_mult_opb_i (read_324)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_16__alu_mult_opb_i (read_350)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_24__alu_mult_opa_i (read_335)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_3__alu_mult_opb_i (read_376)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_14__alu_mult_opa_i (read_355)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_25__alu_mult_opb_i (read_332)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_1__alu_mult_opa_i (read_381)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_15__alu_mult_opb_i (read_352)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_9__alu_mult_opa_i (read_365)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_31__alu_mult_opb_i (read_320)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_23__alu_mult_opa_i (read_337)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_10__alu_mult_opa_i (read_363)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_21__alu_mult_opb_i (read_340)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_11__alu_mult_opb_i (read_360)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_5__alu_mult_opa_i (read_373)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_19__alu_mult_opb_i (read_344)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_27__alu_mult_opa_i (read_329)    0.000    0.000    0.000    0.000   N/A
              mux_a_i (mux_MUX_NUM_INPUTS16_MUX_INPUTS_WIDTH32_11) 1.42e-09    0.000 1.01e-07 1.02e-07   0.0
              mux_flag_i (mux_MUX_NUM_INPUTS8_MUX_INPUTS_WIDTH2_5) 1.16e-09 7.57e-10 7.01e-09 8.93e-09   0.0
            rc_conf_registers (conf_reg_file_5) 2.64e-05 6.98e-06 5.15e-06 3.86e-05   0.2
              clk_gate_conf_mem_reg_20_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_5_21)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_21_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_5_22)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_22_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_5_23)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_23_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_5_24)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_24_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_5_25)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_25_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_5_26)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_26_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_5_27)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_27_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_5_28)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_28_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_5_29)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_29_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_5_30)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_10_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_5_11)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_11_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_5_12)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_12_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_5_13)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_13_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_5_14)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_14_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_5_15)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_15_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_5_16)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_0_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_5_1) 7.31e-09    0.000 8.56e-09 1.59e-08   0.0
              clk_gate_conf_mem_reg_16_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_5_17)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_1_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_5_2) 2.33e-07    0.000 8.44e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_17_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_5_18)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_2_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_5_3) 2.34e-07    0.000 8.43e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_18_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_5_19)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_3_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_5_4) 2.33e-07    0.000 8.43e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_19_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_5_20)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_4_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_5_5) 7.31e-09    0.000 8.25e-09 1.56e-08   0.0
              clk_gate_conf_mem_reg_5_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_5_6) 7.29e-09    0.000 8.26e-09 1.55e-08   0.0
              clk_gate_conf_mem_reg_6_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_5_7) 7.29e-09    0.000 8.26e-09 1.55e-08   0.0
              clk_gate_conf_mem_reg_7_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_5_8)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_8_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_5_9)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_9_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_5_10)    0.000    0.000 8.24e-09 8.24e-09   0.0
              u_clk_gate (cgra_clock_gate_21) 5.48e-07    0.000 8.76e-09 5.57e-07   0.0
                clk_gate_i (tsmc65_clk_gating_21) 5.48e-07    0.000 8.76e-09 5.57e-07   0.0
              clk_gate_conf_o_reg (SNPS_CLOCK_GATE_HIGH_conf_reg_file_5_0) 4.37e-06 2.90e-06 1.07e-08 7.28e-06   0.0
              clk_gate_conf_mem_reg_30_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_5_31)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_31_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_5_32)    0.000    0.000 8.24e-09 8.24e-09   0.0
          clk_gate_rcs_res_reg_reg_3__3_ (SNPS_CLOCK_GATE_HIGH_cgra_1) 3.29e-06 2.04e-06 1.01e-08 5.35e-06   0.0
          rc_row_gen_1__rc_col_gen_1__rc_i (reconfigurable_cell_10) 2.90e-05 6.90e-06 1.01e-05 4.60e-05   0.3
            rc_datapath (datapath_10) 2.62e-06 3.47e-07 4.96e-06 7.93e-06   0.1
              reg_file_i (reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_10) 2.61e-06 3.38e-07 5.26e-07 3.47e-06   0.0
                clk_gate_reg_file_mem_reg_2_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_10_2) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
                clk_gate_reg_file_mem_reg_3_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_10_1) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
                u_clk_gate (cgra_clock_gate_10) 6.56e-07 2.68e-08 8.81e-09 6.92e-07   0.0
                  clk_gate_i (tsmc65_clk_gating_10) 6.56e-07 2.68e-08 8.81e-09 6.92e-07   0.0
                clk_gate_reg_file_mem_reg_0_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_10_0) 8.04e-08 5.74e-08 9.19e-09 1.47e-07   0.0
                clk_gate_reg_file_mem_reg_1_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_10_3) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
              mux_b_i (mux_MUX_NUM_INPUTS16_MUX_INPUTS_WIDTH32_20) 1.60e-09    0.000 1.22e-07 1.23e-07   0.0
              rc_alu (alu_10)            0.000    0.000 4.09e-06 4.09e-06   0.0
                mult_read_gen_30__alu_mult_opb_i (read_642)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_6__alu_mult_opb_i (read_690)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_17__alu_mult_opa_i (read_669)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_20__alu_mult_opb_i (read_662)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_28__alu_mult_opb_i (read_646)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_4__alu_mult_opa_i (read_695)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_18__alu_mult_opb_i (read_666)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_2__alu_mult_opb_i (read_698)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_26__alu_mult_opa_i (read_651)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_13__alu_mult_opa_i (read_677)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_24__alu_mult_opb_i (read_654)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_0__alu_mult_opa_i (read_703)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_14__alu_mult_opb_i (read_674)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_8__alu_mult_opa_i (read_687)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_22__alu_mult_opa_i (read_659)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_1__alu_mult_opb_i (read_700)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_9__alu_mult_opb_i (read_684)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_12__alu_mult_opa_i (read_679)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_23__alu_mult_opb_i (read_656)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_10__alu_mult_opb_i (read_682)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_7__alu_mult_opa_i (read_689)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_5__alu_mult_opb_i (read_692)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_29__alu_mult_opa_i (read_645)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_16__alu_mult_opa_i (read_671)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_27__alu_mult_opb_i (read_648)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_3__alu_mult_opa_i (read_697)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_17__alu_mult_opb_i (read_668)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_25__alu_mult_opa_i (read_653)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_4__alu_mult_opb_i (read_694)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_15__alu_mult_opa_i (read_673)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_26__alu_mult_opb_i (read_650)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_31__alu_mult_opa_i (read_641)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_13__alu_mult_opb_i (read_676)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_21__alu_mult_opa_i (read_661)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_0__alu_mult_opb_i (read_702)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_8__alu_mult_opb_i (read_686)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_11__alu_mult_opa_i (read_681)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_19__alu_mult_opa_i (read_665)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_22__alu_mult_opb_i (read_658)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_30__alu_mult_opa_i (read_643)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_12__alu_mult_opb_i (read_678)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_6__alu_mult_opa_i (read_691)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_20__alu_mult_opa_i (read_663)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_28__alu_mult_opa_i (read_647)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_7__alu_mult_opb_i (read_688)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_18__alu_mult_opa_i (read_667)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_2__alu_mult_opa_i (read_699)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_29__alu_mult_opb_i (read_644)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_16__alu_mult_opb_i (read_670)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_24__alu_mult_opa_i (read_655)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_3__alu_mult_opb_i (read_696)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_14__alu_mult_opa_i (read_675)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_25__alu_mult_opb_i (read_652)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_1__alu_mult_opa_i (read_701)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_15__alu_mult_opb_i (read_672)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_9__alu_mult_opa_i (read_685)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_31__alu_mult_opb_i (read_640)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_23__alu_mult_opa_i (read_657)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_10__alu_mult_opa_i (read_683)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_21__alu_mult_opb_i (read_660)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_11__alu_mult_opb_i (read_680)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_5__alu_mult_opa_i (read_693)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_19__alu_mult_opb_i (read_664)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_27__alu_mult_opa_i (read_649)    0.000    0.000    0.000    0.000   N/A
              mux_a_i (mux_MUX_NUM_INPUTS16_MUX_INPUTS_WIDTH32_21) 1.51e-09    0.000 9.96e-08 1.01e-07   0.0
              mux_flag_i (mux_MUX_NUM_INPUTS8_MUX_INPUTS_WIDTH2_10) 5.39e-11    0.000 7.01e-09 7.06e-09   0.0
            rc_conf_registers (conf_reg_file_10) 2.63e-05 6.55e-06 5.13e-06 3.80e-05   0.2
              clk_gate_conf_mem_reg_20_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_10_21)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_21_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_10_22)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_22_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_10_23)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_23_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_10_24)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_24_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_10_25)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_25_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_10_26)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_26_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_10_27)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_27_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_10_28)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_28_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_10_29)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_29_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_10_30)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_10_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_10_11)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_11_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_10_12)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_12_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_10_13)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_13_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_10_14)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_14_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_10_15)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_15_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_10_16)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_0_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_10_1) 7.31e-09    0.000 8.56e-09 1.59e-08   0.0
              clk_gate_conf_mem_reg_16_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_10_17)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_1_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_10_2) 2.34e-07    0.000 8.44e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_17_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_10_18)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_2_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_10_3) 2.33e-07    0.000 8.43e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_18_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_10_19)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_3_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_10_4) 2.34e-07    0.000 8.43e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_19_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_10_20)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_4_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_10_5) 7.31e-09    0.000 8.25e-09 1.56e-08   0.0
              clk_gate_conf_mem_reg_5_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_10_6) 7.30e-09    0.000 8.26e-09 1.56e-08   0.0
              clk_gate_conf_mem_reg_6_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_10_7) 7.29e-09    0.000 8.26e-09 1.55e-08   0.0
              clk_gate_conf_mem_reg_7_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_10_8)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_8_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_10_9)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_9_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_10_10)    0.000    0.000 8.24e-09 8.24e-09   0.0
              u_clk_gate (cgra_clock_gate_26) 5.58e-07    0.000 8.77e-09 5.67e-07   0.0
                clk_gate_i (tsmc65_clk_gating_26) 5.58e-07    0.000 8.77e-09 5.67e-07   0.0
              clk_gate_conf_o_reg (SNPS_CLOCK_GATE_HIGH_conf_reg_file_10_0) 4.39e-06 2.90e-06 1.07e-08 7.29e-06   0.0
              clk_gate_conf_mem_reg_30_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_10_31)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_31_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_10_32)    0.000    0.000 8.24e-09 8.24e-09   0.0
          rc_row_gen_1__rc_col_gen_3__rc_i (reconfigurable_cell_8) 2.91e-05 7.25e-06 1.01e-05 4.64e-05   0.3
            rc_datapath (datapath_8)  2.61e-06 3.40e-07 4.99e-06 7.94e-06   0.1
              reg_file_i (reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_8) 2.59e-06 3.32e-07 5.24e-07 3.44e-06   0.0
                clk_gate_reg_file_mem_reg_2_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_8_2) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
                clk_gate_reg_file_mem_reg_3_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_8_1) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
                u_clk_gate (cgra_clock_gate_8) 6.36e-07 2.68e-08 8.79e-09 6.71e-07   0.0
                  clk_gate_i (tsmc65_clk_gating_8) 6.36e-07 2.68e-08 8.79e-09 6.71e-07   0.0
                clk_gate_reg_file_mem_reg_0_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_8_0) 8.04e-08 5.74e-08 9.19e-09 1.47e-07   0.0
                clk_gate_reg_file_mem_reg_1_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_8_3) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
              mux_b_i (mux_MUX_NUM_INPUTS16_MUX_INPUTS_WIDTH32_16) 2.31e-09    0.000 1.38e-07 1.40e-07   0.0
              rc_alu (alu_8)             0.000    0.000 4.11e-06 4.11e-06   0.0
                mult_read_gen_30__alu_mult_opb_i (read_514)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_6__alu_mult_opb_i (read_562)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_17__alu_mult_opa_i (read_541)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_20__alu_mult_opb_i (read_534)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_28__alu_mult_opb_i (read_518)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_4__alu_mult_opa_i (read_567)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_18__alu_mult_opb_i (read_538)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_2__alu_mult_opb_i (read_570)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_26__alu_mult_opa_i (read_523)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_13__alu_mult_opa_i (read_549)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_24__alu_mult_opb_i (read_526)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_0__alu_mult_opa_i (read_575)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_14__alu_mult_opb_i (read_546)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_8__alu_mult_opa_i (read_559)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_22__alu_mult_opa_i (read_531)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_1__alu_mult_opb_i (read_572)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_9__alu_mult_opb_i (read_556)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_12__alu_mult_opa_i (read_551)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_23__alu_mult_opb_i (read_528)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_10__alu_mult_opb_i (read_554)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_7__alu_mult_opa_i (read_561)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_5__alu_mult_opb_i (read_564)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_29__alu_mult_opa_i (read_517)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_16__alu_mult_opa_i (read_543)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_27__alu_mult_opb_i (read_520)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_3__alu_mult_opa_i (read_569)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_17__alu_mult_opb_i (read_540)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_25__alu_mult_opa_i (read_525)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_4__alu_mult_opb_i (read_566)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_15__alu_mult_opa_i (read_545)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_26__alu_mult_opb_i (read_522)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_31__alu_mult_opa_i (read_513)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_13__alu_mult_opb_i (read_548)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_21__alu_mult_opa_i (read_533)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_0__alu_mult_opb_i (read_574)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_8__alu_mult_opb_i (read_558)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_11__alu_mult_opa_i (read_553)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_19__alu_mult_opa_i (read_537)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_22__alu_mult_opb_i (read_530)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_30__alu_mult_opa_i (read_515)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_12__alu_mult_opb_i (read_550)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_6__alu_mult_opa_i (read_563)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_20__alu_mult_opa_i (read_535)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_28__alu_mult_opa_i (read_519)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_7__alu_mult_opb_i (read_560)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_18__alu_mult_opa_i (read_539)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_2__alu_mult_opa_i (read_571)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_29__alu_mult_opb_i (read_516)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_16__alu_mult_opb_i (read_542)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_24__alu_mult_opa_i (read_527)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_3__alu_mult_opb_i (read_568)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_14__alu_mult_opa_i (read_547)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_25__alu_mult_opb_i (read_524)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_1__alu_mult_opa_i (read_573)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_15__alu_mult_opb_i (read_544)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_9__alu_mult_opa_i (read_557)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_31__alu_mult_opb_i (read_512)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_23__alu_mult_opa_i (read_529)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_10__alu_mult_opa_i (read_555)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_21__alu_mult_opb_i (read_532)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_11__alu_mult_opb_i (read_552)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_5__alu_mult_opa_i (read_565)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_19__alu_mult_opb_i (read_536)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_27__alu_mult_opa_i (read_521)    0.000    0.000    0.000    0.000   N/A
              mux_a_i (mux_MUX_NUM_INPUTS16_MUX_INPUTS_WIDTH32_17) 1.59e-09    0.000 1.00e-07 1.02e-07   0.0
              mux_flag_i (mux_MUX_NUM_INPUTS8_MUX_INPUTS_WIDTH2_8) 1.50e-09    0.000 7.03e-09 8.53e-09   0.0
            rc_conf_registers (conf_reg_file_8) 2.65e-05 6.91e-06 5.09e-06 3.85e-05   0.2
              clk_gate_conf_mem_reg_20_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_8_21)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_21_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_8_22)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_22_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_8_23)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_23_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_8_24)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_24_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_8_25)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_25_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_8_26)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_26_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_8_27)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_27_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_8_28)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_28_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_8_29)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_29_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_8_30)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_10_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_8_11)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_11_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_8_12)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_12_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_8_13)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_13_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_8_14)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_14_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_8_15)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_15_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_8_16)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_0_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_8_1) 7.31e-09    0.000 8.56e-09 1.59e-08   0.0
              clk_gate_conf_mem_reg_16_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_8_17)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_1_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_8_2) 2.34e-07    0.000 8.44e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_17_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_8_18)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_2_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_8_3) 2.34e-07    0.000 8.43e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_18_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_8_19)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_3_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_8_4) 2.34e-07    0.000 8.43e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_19_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_8_20)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_4_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_8_5) 7.31e-09    0.000 8.25e-09 1.56e-08   0.0
              clk_gate_conf_mem_reg_5_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_8_6) 7.31e-09    0.000 8.26e-09 1.56e-08   0.0
              clk_gate_conf_mem_reg_6_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_8_7) 7.30e-09    0.000 8.26e-09 1.56e-08   0.0
              clk_gate_conf_mem_reg_7_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_8_8)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_8_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_8_9)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_9_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_8_10)    0.000    0.000 8.24e-09 8.24e-09   0.0
              u_clk_gate (cgra_clock_gate_24) 5.38e-07    0.000 8.75e-09 5.46e-07   0.0
                clk_gate_i (tsmc65_clk_gating_24) 5.38e-07    0.000 8.75e-09 5.46e-07   0.0
              clk_gate_conf_o_reg (SNPS_CLOCK_GATE_HIGH_conf_reg_file_8_0) 4.36e-06 2.90e-06 1.07e-08 7.27e-06   0.0
              clk_gate_conf_mem_reg_30_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_8_31)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_31_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_8_32)    0.000    0.000 8.24e-09 8.24e-09   0.0
          clk_gate_rcs_res_reg_reg_2__0_ (SNPS_CLOCK_GATE_HIGH_cgra_26) 6.62e-07 6.10e-08 8.82e-09 7.32e-07   0.0
          clk_gate_rcs_res_reg_reg_2__1_ (SNPS_CLOCK_GATE_HIGH_cgra_18) 6.52e-07 6.10e-08 8.81e-09 7.22e-07   0.0
          clk_gate_rcs_res_reg_reg_2__2_ (SNPS_CLOCK_GATE_HIGH_cgra_10) 6.42e-07 6.10e-08 8.80e-09 7.12e-07   0.0
          clk_gate_rcs_res_reg_reg_2__3_ (SNPS_CLOCK_GATE_HIGH_cgra_2) 6.32e-07 6.10e-08 8.79e-09 7.01e-07   0.0
          rc_row_gen_2__rc_col_gen_0__rc_i (reconfigurable_cell_7) 3.00e-05 7.22e-06 1.01e-05 4.73e-05   0.3
            rc_datapath (datapath_7)  2.64e-06 3.45e-07 5.01e-06 7.99e-06   0.1
              reg_file_i (reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_7) 2.62e-06 3.35e-07 5.26e-07 3.48e-06   0.0
                clk_gate_reg_file_mem_reg_2_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_7_2) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
                clk_gate_reg_file_mem_reg_3_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_7_1) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
                u_clk_gate (cgra_clock_gate_7) 6.66e-07 2.68e-08 8.82e-09 7.02e-07   0.0
                  clk_gate_i (tsmc65_clk_gating_7) 6.66e-07 2.68e-08 8.82e-09 7.02e-07   0.0
                clk_gate_reg_file_mem_reg_0_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_7_0) 8.04e-08 5.74e-08 9.19e-09 1.47e-07   0.0
                clk_gate_reg_file_mem_reg_1_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_7_3) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
              mux_b_i (mux_MUX_NUM_INPUTS16_MUX_INPUTS_WIDTH32_14) 1.45e-09    0.000 1.33e-07 1.34e-07   0.0
              rc_alu (alu_7)             0.000    0.000 4.12e-06 4.12e-06   0.0
                mult_read_gen_30__alu_mult_opb_i (read_450)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_6__alu_mult_opb_i (read_498)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_17__alu_mult_opa_i (read_477)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_20__alu_mult_opb_i (read_470)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_28__alu_mult_opb_i (read_454)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_4__alu_mult_opa_i (read_503)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_18__alu_mult_opb_i (read_474)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_2__alu_mult_opb_i (read_506)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_26__alu_mult_opa_i (read_459)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_13__alu_mult_opa_i (read_485)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_24__alu_mult_opb_i (read_462)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_0__alu_mult_opa_i (read_511)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_14__alu_mult_opb_i (read_482)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_8__alu_mult_opa_i (read_495)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_22__alu_mult_opa_i (read_467)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_1__alu_mult_opb_i (read_508)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_9__alu_mult_opb_i (read_492)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_12__alu_mult_opa_i (read_487)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_23__alu_mult_opb_i (read_464)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_10__alu_mult_opb_i (read_490)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_7__alu_mult_opa_i (read_497)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_5__alu_mult_opb_i (read_500)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_29__alu_mult_opa_i (read_453)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_16__alu_mult_opa_i (read_479)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_27__alu_mult_opb_i (read_456)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_3__alu_mult_opa_i (read_505)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_17__alu_mult_opb_i (read_476)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_25__alu_mult_opa_i (read_461)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_4__alu_mult_opb_i (read_502)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_15__alu_mult_opa_i (read_481)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_26__alu_mult_opb_i (read_458)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_31__alu_mult_opa_i (read_449)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_13__alu_mult_opb_i (read_484)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_21__alu_mult_opa_i (read_469)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_0__alu_mult_opb_i (read_510)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_8__alu_mult_opb_i (read_494)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_11__alu_mult_opa_i (read_489)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_19__alu_mult_opa_i (read_473)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_22__alu_mult_opb_i (read_466)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_30__alu_mult_opa_i (read_451)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_12__alu_mult_opb_i (read_486)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_6__alu_mult_opa_i (read_499)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_20__alu_mult_opa_i (read_471)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_28__alu_mult_opa_i (read_455)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_7__alu_mult_opb_i (read_496)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_18__alu_mult_opa_i (read_475)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_2__alu_mult_opa_i (read_507)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_29__alu_mult_opb_i (read_452)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_16__alu_mult_opb_i (read_478)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_24__alu_mult_opa_i (read_463)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_3__alu_mult_opb_i (read_504)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_14__alu_mult_opa_i (read_483)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_25__alu_mult_opb_i (read_460)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_1__alu_mult_opa_i (read_509)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_15__alu_mult_opb_i (read_480)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_9__alu_mult_opa_i (read_493)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_31__alu_mult_opb_i (read_448)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_23__alu_mult_opa_i (read_465)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_10__alu_mult_opa_i (read_491)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_21__alu_mult_opb_i (read_468)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_11__alu_mult_opb_i (read_488)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_5__alu_mult_opa_i (read_501)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_19__alu_mult_opb_i (read_472)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_27__alu_mult_opa_i (read_457)    0.000    0.000    0.000    0.000   N/A
              mux_a_i (mux_MUX_NUM_INPUTS16_MUX_INPUTS_WIDTH32_15) 1.45e-09    0.000 1.04e-07 1.06e-07   0.0
              mux_flag_i (mux_MUX_NUM_INPUTS8_MUX_INPUTS_WIDTH2_7) 1.20e-09 7.57e-10 7.01e-09 8.96e-09   0.0
            rc_conf_registers (conf_reg_file_7) 2.73e-05 6.88e-06 5.09e-06 3.93e-05   0.2
              clk_gate_conf_mem_reg_20_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_7_21)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_21_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_7_22)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_22_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_7_23)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_23_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_7_24)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_24_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_7_25)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_25_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_7_26)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_26_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_7_27)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_27_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_7_28)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_28_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_7_29)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_29_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_7_30)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_10_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_7_11)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_11_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_7_12)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_12_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_7_13)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_13_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_7_14)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_14_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_7_15)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_15_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_7_16)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_0_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_7_1) 7.31e-09    0.000 8.56e-09 1.59e-08   0.0
              clk_gate_conf_mem_reg_16_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_7_17)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_1_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_7_2) 2.33e-07    0.000 8.44e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_17_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_7_18)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_2_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_7_3) 2.34e-07    0.000 8.43e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_18_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_7_19)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_3_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_7_4) 2.33e-07    0.000 8.43e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_19_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_7_20)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_4_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_7_5) 7.31e-09    0.000 8.25e-09 1.56e-08   0.0
              clk_gate_conf_mem_reg_5_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_7_6) 7.30e-09    0.000 8.26e-09 1.56e-08   0.0
              clk_gate_conf_mem_reg_6_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_7_7) 7.30e-09    0.000 8.26e-09 1.56e-08   0.0
              clk_gate_conf_mem_reg_7_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_7_8)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_8_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_7_9)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_9_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_7_10)    0.000    0.000 8.24e-09 8.24e-09   0.0
              u_clk_gate (cgra_clock_gate_23) 5.68e-07    0.000 8.78e-09 5.77e-07   0.0
                clk_gate_i (tsmc65_clk_gating_23) 5.68e-07    0.000 8.78e-09 5.77e-07   0.0
              clk_gate_conf_o_reg (SNPS_CLOCK_GATE_HIGH_conf_reg_file_7_0) 4.38e-06 3.24e-06 1.07e-08 7.64e-06   0.0
              clk_gate_conf_mem_reg_30_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_7_31)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_31_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_7_32)    0.000    0.000 8.24e-09 8.24e-09   0.0
          rc_row_gen_0__rc_col_gen_2__rc_i (reconfigurable_cell_13) 7.00e-05 4.64e-05 1.02e-05 1.27e-04   0.8
            rc_datapath (datapath_13) 3.63e-05 3.60e-05 4.99e-06 7.74e-05   0.5
              reg_file_i (reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_13) 8.35e-06 1.60e-06 5.34e-07 1.05e-05   0.1
                clk_gate_reg_file_mem_reg_2_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_13_2) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
                clk_gate_reg_file_mem_reg_3_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_13_1) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
                u_clk_gate (cgra_clock_gate_13) 6.46e-07 2.68e-08 8.80e-09 6.82e-07   0.0
                  clk_gate_i (tsmc65_clk_gating_13) 6.46e-07 2.68e-08 8.80e-09 6.82e-07   0.0
                clk_gate_reg_file_mem_reg_0_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_13_0) 8.04e-08 5.74e-08 9.19e-09 1.47e-07   0.0
                clk_gate_reg_file_mem_reg_1_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_13_3) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
              mux_b_i (mux_MUX_NUM_INPUTS16_MUX_INPUTS_WIDTH32_26) 1.86e-06 3.61e-06 1.44e-07 5.62e-06   0.0
              rc_alu (alu_13)         2.08e-05 2.36e-05 4.09e-06 4.85e-05   0.3
                mult_read_gen_30__alu_mult_opb_i (read_834)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_6__alu_mult_opb_i (read_882)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_17__alu_mult_opa_i (read_861)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_20__alu_mult_opb_i (read_854)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_28__alu_mult_opb_i (read_838)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_4__alu_mult_opa_i (read_887)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_18__alu_mult_opb_i (read_858)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_2__alu_mult_opb_i (read_890)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_26__alu_mult_opa_i (read_843)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_13__alu_mult_opa_i (read_869)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_24__alu_mult_opb_i (read_846)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_0__alu_mult_opa_i (read_895)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_14__alu_mult_opb_i (read_866)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_8__alu_mult_opa_i (read_879)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_22__alu_mult_opa_i (read_851)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_1__alu_mult_opb_i (read_892)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_9__alu_mult_opb_i (read_876)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_12__alu_mult_opa_i (read_871)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_23__alu_mult_opb_i (read_848)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_10__alu_mult_opb_i (read_874)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_7__alu_mult_opa_i (read_881)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_5__alu_mult_opb_i (read_884)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_29__alu_mult_opa_i (read_837)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_16__alu_mult_opa_i (read_863)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_27__alu_mult_opb_i (read_840)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_3__alu_mult_opa_i (read_889)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_17__alu_mult_opb_i (read_860)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_25__alu_mult_opa_i (read_845)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_4__alu_mult_opb_i (read_886)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_15__alu_mult_opa_i (read_865)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_26__alu_mult_opb_i (read_842)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_31__alu_mult_opa_i (read_833)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_13__alu_mult_opb_i (read_868)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_21__alu_mult_opa_i (read_853)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_0__alu_mult_opb_i (read_894)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_8__alu_mult_opb_i (read_878)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_11__alu_mult_opa_i (read_873)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_19__alu_mult_opa_i (read_857)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_22__alu_mult_opb_i (read_850)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_30__alu_mult_opa_i (read_835)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_12__alu_mult_opb_i (read_870)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_6__alu_mult_opa_i (read_883)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_20__alu_mult_opa_i (read_855)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_28__alu_mult_opa_i (read_839)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_7__alu_mult_opb_i (read_880)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_18__alu_mult_opa_i (read_859)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_2__alu_mult_opa_i (read_891)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_29__alu_mult_opb_i (read_836)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_16__alu_mult_opb_i (read_862)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_24__alu_mult_opa_i (read_847)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_3__alu_mult_opb_i (read_888)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_14__alu_mult_opa_i (read_867)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_25__alu_mult_opb_i (read_844)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_1__alu_mult_opa_i (read_893)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_15__alu_mult_opb_i (read_864)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_9__alu_mult_opa_i (read_877)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_31__alu_mult_opb_i (read_832)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_23__alu_mult_opa_i (read_849)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_10__alu_mult_opa_i (read_875)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_21__alu_mult_opb_i (read_852)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_11__alu_mult_opb_i (read_872)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_5__alu_mult_opa_i (read_885)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_19__alu_mult_opb_i (read_856)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_27__alu_mult_opa_i (read_841)    0.000    0.000    0.000    0.000   N/A
              mux_a_i (mux_MUX_NUM_INPUTS16_MUX_INPUTS_WIDTH32_27) 3.17e-06 6.32e-06 1.10e-07 9.60e-06   0.1
              mux_flag_i (mux_MUX_NUM_INPUTS8_MUX_INPUTS_WIDTH2_13) 1.29e-08 2.38e-09 7.16e-09 2.24e-08   0.0
            rc_conf_registers (conf_reg_file_13) 3.36e-05 1.04e-05 5.19e-06 4.92e-05   0.3
              clk_gate_conf_mem_reg_20_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_13_21)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_21_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_13_22)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_22_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_13_23)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_23_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_13_24)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_24_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_13_25)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_25_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_13_26)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_26_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_13_27)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_27_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_13_28)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_28_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_13_29)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_29_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_13_30)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_10_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_13_11)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_11_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_13_12)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_12_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_13_13)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_13_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_13_14)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_14_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_13_15)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_15_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_13_16)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_0_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_13_1) 7.31e-09    0.000 8.56e-09 1.59e-08   0.0
              clk_gate_conf_mem_reg_16_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_13_17)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_1_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_13_2) 2.33e-07    0.000 8.44e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_17_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_13_18)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_2_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_13_3) 2.34e-07    0.000 8.43e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_18_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_13_19)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_3_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_13_4) 2.33e-07    0.000 8.43e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_19_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_13_20)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_4_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_13_5) 7.31e-09    0.000 8.25e-09 1.56e-08   0.0
              clk_gate_conf_mem_reg_5_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_13_6) 7.30e-09    0.000 8.26e-09 1.56e-08   0.0
              clk_gate_conf_mem_reg_6_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_13_7) 7.31e-09    0.000 8.26e-09 1.56e-08   0.0
              clk_gate_conf_mem_reg_7_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_13_8)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_8_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_13_9)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_9_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_13_10)    0.000    0.000 8.24e-09 8.24e-09   0.0
              u_clk_gate (cgra_clock_gate_29) 5.48e-07    0.000 8.76e-09 5.57e-07   0.0
                clk_gate_i (tsmc65_clk_gating_29) 5.48e-07    0.000 8.76e-09 5.57e-07   0.0
              clk_gate_conf_o_reg (SNPS_CLOCK_GATE_HIGH_conf_reg_file_13_0) 4.36e-06 3.10e-06 1.07e-08 7.47e-06   0.0
              clk_gate_conf_mem_reg_30_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_13_31)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_31_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_13_32)    0.000    0.000 8.24e-09 8.24e-09   0.0
          clk_gate_rcs_res_reg_reg_1__0_ (SNPS_CLOCK_GATE_HIGH_cgra_27) 2.14e-06 1.07e-06 9.49e-09 3.22e-06   0.0
          clk_gate_rcs_res_reg_reg_1__1_ (SNPS_CLOCK_GATE_HIGH_cgra_19) 6.52e-07 6.10e-08 8.81e-09 7.22e-07   0.0
          clk_gate_rcs_res_reg_reg_1__2_ (SNPS_CLOCK_GATE_HIGH_cgra_11) 6.42e-07 6.10e-08 8.80e-09 7.12e-07   0.0
          clk_gate_rcs_res_reg_reg_1__3_ (SNPS_CLOCK_GATE_HIGH_cgra_3) 6.32e-07 6.10e-08 8.79e-09 7.01e-07   0.0
          rc_row_gen_3__rc_col_gen_0__rc_i (reconfigurable_cell_3) 5.63e-05 2.68e-05 1.01e-05 9.33e-05   0.6
            rc_datapath (datapath_3)  2.54e-05 1.85e-05 5.00e-06 4.89e-05   0.3
              reg_file_i (reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_3) 4.00e-06 6.20e-07 5.33e-07 5.15e-06   0.0
                clk_gate_reg_file_mem_reg_2_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_3_2) 1.10e-07 5.74e-08 8.29e-09 1.75e-07   0.0
                clk_gate_reg_file_mem_reg_3_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_3_1) 1.10e-07 5.74e-08 8.29e-09 1.75e-07   0.0
                u_clk_gate (cgra_clock_gate_3) 7.15e-07 4.02e-08 8.84e-09 7.64e-07   0.0
                  clk_gate_i (tsmc65_clk_gating_3) 7.15e-07 4.02e-08 8.84e-09 7.64e-07   0.0
                clk_gate_reg_file_mem_reg_0_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_3_0) 1.21e-07 8.61e-08 9.20e-09 2.16e-07   0.0
                clk_gate_reg_file_mem_reg_1_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_3_3) 1.10e-07 5.74e-08 8.29e-09 1.75e-07   0.0
              mux_b_i (mux_MUX_NUM_INPUTS16_MUX_INPUTS_WIDTH32_6) 9.45e-07 2.09e-06 1.37e-07 3.17e-06   0.0
              rc_alu (alu_3)          1.88e-05 1.30e-05 4.09e-06 3.59e-05   0.2
                mult_read_gen_30__alu_mult_opb_i (read_194)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_6__alu_mult_opb_i (read_242)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_17__alu_mult_opa_i (read_221)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_20__alu_mult_opb_i (read_214)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_28__alu_mult_opb_i (read_198)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_4__alu_mult_opa_i (read_247)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_18__alu_mult_opb_i (read_218)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_2__alu_mult_opb_i (read_250)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_26__alu_mult_opa_i (read_203)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_13__alu_mult_opa_i (read_229)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_24__alu_mult_opb_i (read_206)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_0__alu_mult_opa_i (read_255)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_14__alu_mult_opb_i (read_226)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_8__alu_mult_opa_i (read_239)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_22__alu_mult_opa_i (read_211)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_1__alu_mult_opb_i (read_252)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_9__alu_mult_opb_i (read_236)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_12__alu_mult_opa_i (read_231)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_23__alu_mult_opb_i (read_208)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_10__alu_mult_opb_i (read_234)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_7__alu_mult_opa_i (read_241)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_5__alu_mult_opb_i (read_244)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_29__alu_mult_opa_i (read_197)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_16__alu_mult_opa_i (read_223)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_27__alu_mult_opb_i (read_200)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_3__alu_mult_opa_i (read_249)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_17__alu_mult_opb_i (read_220)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_25__alu_mult_opa_i (read_205)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_4__alu_mult_opb_i (read_246)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_15__alu_mult_opa_i (read_225)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_26__alu_mult_opb_i (read_202)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_31__alu_mult_opa_i (read_193)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_13__alu_mult_opb_i (read_228)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_21__alu_mult_opa_i (read_213)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_0__alu_mult_opb_i (read_254)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_8__alu_mult_opb_i (read_238)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_11__alu_mult_opa_i (read_233)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_19__alu_mult_opa_i (read_217)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_22__alu_mult_opb_i (read_210)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_30__alu_mult_opa_i (read_195)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_12__alu_mult_opb_i (read_230)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_6__alu_mult_opa_i (read_243)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_20__alu_mult_opa_i (read_215)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_28__alu_mult_opa_i (read_199)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_7__alu_mult_opb_i (read_240)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_18__alu_mult_opa_i (read_219)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_2__alu_mult_opa_i (read_251)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_29__alu_mult_opb_i (read_196)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_16__alu_mult_opb_i (read_222)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_24__alu_mult_opa_i (read_207)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_3__alu_mult_opb_i (read_248)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_14__alu_mult_opa_i (read_227)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_25__alu_mult_opb_i (read_204)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_1__alu_mult_opa_i (read_253)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_15__alu_mult_opb_i (read_224)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_9__alu_mult_opa_i (read_237)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_31__alu_mult_opb_i (read_192)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_23__alu_mult_opa_i (read_209)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_10__alu_mult_opa_i (read_235)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_21__alu_mult_opb_i (read_212)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_11__alu_mult_opb_i (read_232)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_5__alu_mult_opa_i (read_245)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_19__alu_mult_opb_i (read_216)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_27__alu_mult_opa_i (read_201)    0.000    0.000    0.000    0.000   N/A
              mux_a_i (mux_MUX_NUM_INPUTS16_MUX_INPUTS_WIDTH32_7) 8.13e-07 1.95e-06 1.08e-07 2.87e-06   0.0
              mux_flag_i (mux_MUX_NUM_INPUTS8_MUX_INPUTS_WIDTH2_3) 4.81e-09 2.39e-09 7.03e-09 1.42e-08   0.0
            rc_conf_registers (conf_reg_file_3) 3.09e-05 8.33e-06 5.09e-06 4.43e-05   0.3
              clk_gate_conf_mem_reg_20_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_3_21)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_21_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_3_22)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_22_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_3_23)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_23_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_3_24)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_24_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_3_25)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_25_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_3_26)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_26_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_3_27)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_27_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_3_28)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_28_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_3_29)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_29_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_3_30)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_10_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_3_11)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_11_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_3_12)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_12_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_3_13)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_13_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_3_14)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_14_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_3_15)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_15_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_3_16)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_0_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_3_1) 7.31e-09    0.000 8.56e-09 1.59e-08   0.0
              clk_gate_conf_mem_reg_16_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_3_17)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_1_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_3_2) 2.33e-07    0.000 8.44e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_17_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_3_18)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_2_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_3_3) 2.34e-07    0.000 8.43e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_18_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_3_19)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_3_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_3_4) 2.33e-07    0.000 8.43e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_19_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_3_20)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_4_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_3_5) 7.31e-09    0.000 8.25e-09 1.56e-08   0.0
              clk_gate_conf_mem_reg_5_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_3_6) 7.30e-09    0.000 8.26e-09 1.56e-08   0.0
              clk_gate_conf_mem_reg_6_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_3_7) 7.30e-09    0.000 8.26e-09 1.56e-08   0.0
              clk_gate_conf_mem_reg_7_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_3_8)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_8_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_3_9)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_9_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_3_10)    0.000    0.000 8.24e-09 8.24e-09   0.0
              u_clk_gate (cgra_clock_gate_19) 5.68e-07    0.000 8.78e-09 5.77e-07   0.0
                clk_gate_i (tsmc65_clk_gating_19) 5.68e-07    0.000 8.78e-09 5.77e-07   0.0
              clk_gate_conf_o_reg (SNPS_CLOCK_GATE_HIGH_conf_reg_file_3_0) 4.39e-06 3.00e-06 1.07e-08 7.40e-06   0.0
              clk_gate_conf_mem_reg_30_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_3_31)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_31_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_3_32)    0.000    0.000 8.24e-09 8.24e-09   0.0
          rc_row_gen_3__rc_col_gen_2__rc_i (reconfigurable_cell_1) 5.11e-05 2.60e-05 1.01e-05 8.72e-05   0.6
            rc_datapath (datapath_1)  2.16e-05 1.80e-05 4.99e-06 4.46e-05   0.3
              reg_file_i (reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_1) 8.00e-06 1.52e-06 5.27e-07 1.01e-05   0.1
                clk_gate_reg_file_mem_reg_2_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_1_2) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
                clk_gate_reg_file_mem_reg_3_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_1_1) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
                u_clk_gate (cgra_clock_gate_1) 6.46e-07 2.68e-08 8.80e-09 6.82e-07   0.0
                  clk_gate_i (tsmc65_clk_gating_1) 6.46e-07 2.68e-08 8.80e-09 6.82e-07   0.0
                clk_gate_reg_file_mem_reg_0_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_1_0) 8.04e-08 5.74e-08 9.19e-09 1.47e-07   0.0
                clk_gate_reg_file_mem_reg_1_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_1_3) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
              mux_b_i (mux_MUX_NUM_INPUTS16_MUX_INPUTS_WIDTH32_2) 7.61e-07 1.78e-06 1.48e-07 2.69e-06   0.0
              rc_alu (alu_1)          9.28e-06 1.01e-05 4.09e-06 2.35e-05   0.1
                mult_read_gen_30__alu_mult_opb_i (read_66)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_6__alu_mult_opb_i (read_114)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_17__alu_mult_opa_i (read_93)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_20__alu_mult_opb_i (read_86)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_28__alu_mult_opb_i (read_70)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_4__alu_mult_opa_i (read_119)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_18__alu_mult_opb_i (read_90)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_2__alu_mult_opb_i (read_122)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_26__alu_mult_opa_i (read_75)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_13__alu_mult_opa_i (read_101)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_24__alu_mult_opb_i (read_78)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_0__alu_mult_opa_i (read_127)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_14__alu_mult_opb_i (read_98)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_8__alu_mult_opa_i (read_111)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_22__alu_mult_opa_i (read_83)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_1__alu_mult_opb_i (read_124)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_9__alu_mult_opb_i (read_108)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_12__alu_mult_opa_i (read_103)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_23__alu_mult_opb_i (read_80)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_10__alu_mult_opb_i (read_106)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_7__alu_mult_opa_i (read_113)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_5__alu_mult_opb_i (read_116)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_29__alu_mult_opa_i (read_69)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_16__alu_mult_opa_i (read_95)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_27__alu_mult_opb_i (read_72)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_3__alu_mult_opa_i (read_121)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_17__alu_mult_opb_i (read_92)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_25__alu_mult_opa_i (read_77)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_4__alu_mult_opb_i (read_118)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_15__alu_mult_opa_i (read_97)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_26__alu_mult_opb_i (read_74)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_31__alu_mult_opa_i (read_65)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_13__alu_mult_opb_i (read_100)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_21__alu_mult_opa_i (read_85)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_0__alu_mult_opb_i (read_126)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_8__alu_mult_opb_i (read_110)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_11__alu_mult_opa_i (read_105)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_19__alu_mult_opa_i (read_89)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_22__alu_mult_opb_i (read_82)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_30__alu_mult_opa_i (read_67)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_12__alu_mult_opb_i (read_102)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_6__alu_mult_opa_i (read_115)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_20__alu_mult_opa_i (read_87)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_28__alu_mult_opa_i (read_71)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_7__alu_mult_opb_i (read_112)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_18__alu_mult_opa_i (read_91)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_2__alu_mult_opa_i (read_123)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_29__alu_mult_opb_i (read_68)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_16__alu_mult_opb_i (read_94)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_24__alu_mult_opa_i (read_79)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_3__alu_mult_opb_i (read_120)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_14__alu_mult_opa_i (read_99)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_25__alu_mult_opb_i (read_76)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_1__alu_mult_opa_i (read_125)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_15__alu_mult_opb_i (read_96)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_9__alu_mult_opa_i (read_109)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_31__alu_mult_opb_i (read_64)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_23__alu_mult_opa_i (read_81)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_10__alu_mult_opa_i (read_107)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_21__alu_mult_opb_i (read_84)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_11__alu_mult_opb_i (read_104)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_5__alu_mult_opa_i (read_117)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_19__alu_mult_opb_i (read_88)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_27__alu_mult_opa_i (read_73)    0.000    0.000    0.000    0.000   N/A
              mux_a_i (mux_MUX_NUM_INPUTS16_MUX_INPUTS_WIDTH32_3) 1.78e-06 3.87e-06 1.09e-07 5.76e-06   0.0
              mux_flag_i (mux_MUX_NUM_INPUTS8_MUX_INPUTS_WIDTH2_1) 6.27e-09 2.75e-09 7.04e-09 1.61e-08   0.0
            rc_conf_registers (conf_reg_file_1) 2.95e-05 7.98e-06 5.12e-06 4.26e-05   0.3
              clk_gate_conf_mem_reg_20_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_1_21)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_21_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_1_22)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_22_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_1_23)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_23_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_1_24)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_24_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_1_25)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_25_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_1_26)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_26_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_1_27)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_27_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_1_28)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_28_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_1_29)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_29_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_1_30)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_10_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_1_11)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_11_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_1_12)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_12_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_1_13)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_13_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_1_14)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_14_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_1_15)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_15_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_1_16)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_0_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_1_1) 7.31e-09    0.000 8.56e-09 1.59e-08   0.0
              clk_gate_conf_mem_reg_16_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_1_17)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_1_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_1_2) 2.33e-07    0.000 8.44e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_17_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_1_18)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_2_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_1_3) 2.34e-07    0.000 8.43e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_18_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_1_19)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_3_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_1_4) 2.33e-07    0.000 8.43e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_19_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_1_20)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_4_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_1_5) 7.31e-09    0.000 8.25e-09 1.56e-08   0.0
              clk_gate_conf_mem_reg_5_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_1_6) 7.30e-09    0.000 8.26e-09 1.56e-08   0.0
              clk_gate_conf_mem_reg_6_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_1_7) 7.29e-09    0.000 8.26e-09 1.55e-08   0.0
              clk_gate_conf_mem_reg_7_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_1_8)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_8_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_1_9)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_9_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_1_10)    0.000    0.000 8.24e-09 8.24e-09   0.0
              u_clk_gate (cgra_clock_gate_17) 5.48e-07    0.000 8.76e-09 5.57e-07   0.0
                clk_gate_i (tsmc65_clk_gating_17) 5.48e-07    0.000 8.76e-09 5.57e-07   0.0
              clk_gate_conf_o_reg (SNPS_CLOCK_GATE_HIGH_conf_reg_file_1_0) 4.37e-06 3.00e-06 1.07e-08 7.38e-06   0.0
              clk_gate_conf_mem_reg_30_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_1_31)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_31_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_1_32)    0.000    0.000 8.24e-09 8.24e-09   0.0
          clk_gate_rcs_res_reg_temp_reg_3__0_ (SNPS_CLOCK_GATE_HIGH_cgra_29) 6.62e-07 6.10e-08 8.82e-09 7.32e-07   0.0
          clk_gate_rcs_res_reg_temp_reg_3__1_ (SNPS_CLOCK_GATE_HIGH_cgra_21) 6.52e-07 6.10e-08 8.81e-09 7.22e-07   0.0
          clk_gate_rcs_res_reg_temp_reg_3__2_ (SNPS_CLOCK_GATE_HIGH_cgra_13) 6.42e-07 6.10e-08 8.80e-09 7.12e-07   0.0
          clk_gate_rcs_res_reg_temp_reg_3__3_ (SNPS_CLOCK_GATE_HIGH_cgra_5) 6.32e-07 6.10e-08 8.79e-09 7.01e-07   0.0
          rc_row_gen_0__rc_col_gen_0__rc_i (reconfigurable_cell_15) 5.40e-05 2.77e-05 1.02e-05 9.19e-05   0.6
            rc_datapath (datapath_15) 2.35e-05 1.89e-05 5.03e-06 4.74e-05   0.3
              reg_file_i (reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_15) 8.23e-06 1.59e-06 5.36e-07 1.04e-05   0.1
                clk_gate_reg_file_mem_reg_2_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_15_2) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
                clk_gate_reg_file_mem_reg_3_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_15_1) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
                u_clk_gate (cgra_clock_gate_15) 6.66e-07 2.68e-08 8.82e-09 7.02e-07   0.0
                  clk_gate_i (tsmc65_clk_gating_15) 6.66e-07 2.68e-08 8.82e-09 7.02e-07   0.0
                clk_gate_reg_file_mem_reg_0_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_15_0) 8.04e-08 5.74e-08 9.19e-09 1.47e-07   0.0
                clk_gate_reg_file_mem_reg_1_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_15_3) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
              mux_b_i (mux_MUX_NUM_INPUTS16_MUX_INPUTS_WIDTH32_30) 9.35e-07 1.83e-06 1.41e-07 2.91e-06   0.0
              rc_alu (alu_15)         1.04e-05 1.04e-05 4.11e-06 2.48e-05   0.2
                mult_read_gen_30__alu_mult_opb_i (read_962)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_6__alu_mult_opb_i (read_1010)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_17__alu_mult_opa_i (read_989)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_20__alu_mult_opb_i (read_982)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_28__alu_mult_opb_i (read_966)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_4__alu_mult_opa_i (read_1015)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_18__alu_mult_opb_i (read_986)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_2__alu_mult_opb_i (read_1018)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_26__alu_mult_opa_i (read_971)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_13__alu_mult_opa_i (read_997)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_24__alu_mult_opb_i (read_974)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_0__alu_mult_opa_i (read_1023)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_14__alu_mult_opb_i (read_994)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_8__alu_mult_opa_i (read_1007)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_22__alu_mult_opa_i (read_979)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_1__alu_mult_opb_i (read_1020)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_9__alu_mult_opb_i (read_1004)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_12__alu_mult_opa_i (read_999)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_23__alu_mult_opb_i (read_976)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_10__alu_mult_opb_i (read_1002)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_7__alu_mult_opa_i (read_1009)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_5__alu_mult_opb_i (read_1012)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_29__alu_mult_opa_i (read_965)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_16__alu_mult_opa_i (read_991)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_27__alu_mult_opb_i (read_968)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_3__alu_mult_opa_i (read_1017)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_17__alu_mult_opb_i (read_988)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_25__alu_mult_opa_i (read_973)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_4__alu_mult_opb_i (read_1014)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_15__alu_mult_opa_i (read_993)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_26__alu_mult_opb_i (read_970)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_31__alu_mult_opa_i (read_961)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_13__alu_mult_opb_i (read_996)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_21__alu_mult_opa_i (read_981)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_0__alu_mult_opb_i (read_1022)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_8__alu_mult_opb_i (read_1006)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_11__alu_mult_opa_i (read_1001)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_19__alu_mult_opa_i (read_985)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_22__alu_mult_opb_i (read_978)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_30__alu_mult_opa_i (read_963)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_12__alu_mult_opb_i (read_998)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_6__alu_mult_opa_i (read_1011)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_20__alu_mult_opa_i (read_983)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_28__alu_mult_opa_i (read_967)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_7__alu_mult_opb_i (read_1008)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_18__alu_mult_opa_i (read_987)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_2__alu_mult_opa_i (read_1019)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_29__alu_mult_opb_i (read_964)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_16__alu_mult_opb_i (read_990)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_24__alu_mult_opa_i (read_975)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_3__alu_mult_opb_i (read_1016)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_14__alu_mult_opa_i (read_995)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_25__alu_mult_opb_i (read_972)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_1__alu_mult_opa_i (read_1021)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_15__alu_mult_opb_i (read_992)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_9__alu_mult_opa_i (read_1005)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_31__alu_mult_opb_i (read_960)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_23__alu_mult_opa_i (read_977)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_10__alu_mult_opa_i (read_1003)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_21__alu_mult_opb_i (read_980)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_11__alu_mult_opb_i (read_1000)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_5__alu_mult_opa_i (read_1013)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_19__alu_mult_opb_i (read_984)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_27__alu_mult_opa_i (read_969)    0.000    0.000    0.000    0.000   N/A
              mux_a_i (mux_MUX_NUM_INPUTS16_MUX_INPUTS_WIDTH32_31) 1.92e-06 4.21e-06 1.10e-07 6.24e-06   0.0
              mux_flag_i (mux_MUX_NUM_INPUTS8_MUX_INPUTS_WIDTH2_15) 6.34e-09 2.66e-09 7.26e-09 1.63e-08   0.0
            rc_conf_registers (conf_reg_file_15) 3.05e-05 8.83e-06 5.16e-06 4.45e-05   0.3
              clk_gate_conf_mem_reg_20_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_15_21)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_21_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_15_22)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_22_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_15_23)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_23_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_15_24)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_24_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_15_25)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_25_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_15_26)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_26_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_15_27)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_27_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_15_28)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_28_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_15_29)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_29_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_15_30)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_10_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_15_11)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_11_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_15_12)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_12_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_15_13)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_13_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_15_14)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_14_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_15_15)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_15_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_15_16)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_0_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_15_1) 7.31e-09    0.000 8.56e-09 1.59e-08   0.0
              clk_gate_conf_mem_reg_16_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_15_17)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_1_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_15_2) 2.34e-07    0.000 8.44e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_17_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_15_18)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_2_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_15_3) 2.34e-07    0.000 8.43e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_18_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_15_19)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_3_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_15_4) 2.33e-07    0.000 8.43e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_19_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_15_20)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_4_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_15_5) 7.31e-09    0.000 8.25e-09 1.56e-08   0.0
              clk_gate_conf_mem_reg_5_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_15_6) 7.29e-09    0.000 8.26e-09 1.55e-08   0.0
              clk_gate_conf_mem_reg_6_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_15_7) 7.29e-09    0.000 8.26e-09 1.55e-08   0.0
              clk_gate_conf_mem_reg_7_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_15_8)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_8_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_15_9)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_9_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_15_10)    0.000    0.000 8.24e-09 8.24e-09   0.0
              u_clk_gate (cgra_clock_gate_31) 5.68e-07    0.000 8.78e-09 5.77e-07   0.0
                clk_gate_i (tsmc65_clk_gating_31) 5.68e-07    0.000 8.78e-09 5.77e-07   0.0
              clk_gate_conf_o_reg (SNPS_CLOCK_GATE_HIGH_conf_reg_file_15_0) 4.39e-06 3.05e-06 1.07e-08 7.45e-06   0.0
              clk_gate_conf_mem_reg_30_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_15_31)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_31_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_15_32)    0.000    0.000 8.24e-09 8.24e-09   0.0
          clk_gate_rcs_res_reg_reg_0__0_ (SNPS_CLOCK_GATE_HIGH_cgra_28) 2.10e-06 1.04e-06 9.47e-09 3.15e-06   0.0
          clk_gate_rcs_res_reg_reg_0__1_ (SNPS_CLOCK_GATE_HIGH_cgra_20) 6.99e-07 9.15e-08 8.83e-09 7.99e-07   0.0
          clk_gate_rcs_res_reg_reg_0__2_ (SNPS_CLOCK_GATE_HIGH_cgra_12) 3.35e-06 2.07e-06 1.01e-08 5.43e-06   0.0
          clk_gate_rcs_res_reg_reg_0__3_ (SNPS_CLOCK_GATE_HIGH_cgra_4) 2.07e-06 1.04e-06 9.44e-09 3.12e-06   0.0
          rc_row_gen_2__rc_col_gen_1__rc_i (reconfigurable_cell_6) 2.95e-05 7.09e-06 1.01e-05 4.68e-05   0.3
            rc_datapath (datapath_6)  2.62e-06 3.41e-07 5.02e-06 7.98e-06   0.1
              reg_file_i (reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_6) 2.61e-06 3.32e-07 5.24e-07 3.46e-06   0.0
                clk_gate_reg_file_mem_reg_2_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_6_2) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
                clk_gate_reg_file_mem_reg_3_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_6_1) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
                u_clk_gate (cgra_clock_gate_6) 6.56e-07 2.68e-08 8.81e-09 6.92e-07   0.0
                  clk_gate_i (tsmc65_clk_gating_6) 6.56e-07 2.68e-08 8.81e-09 6.92e-07   0.0
                clk_gate_reg_file_mem_reg_0_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_6_0) 8.04e-08 5.74e-08 9.19e-09 1.47e-07   0.0
                clk_gate_reg_file_mem_reg_1_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_6_3) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
              mux_b_i (mux_MUX_NUM_INPUTS16_MUX_INPUTS_WIDTH32_12)    0.000    0.000 1.30e-07 1.30e-07   0.0
              rc_alu (alu_6)             0.000    0.000 4.14e-06 4.14e-06   0.0
                mult_read_gen_30__alu_mult_opb_i (read_386)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_6__alu_mult_opb_i (read_434)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_17__alu_mult_opa_i (read_413)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_20__alu_mult_opb_i (read_406)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_28__alu_mult_opb_i (read_390)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_4__alu_mult_opa_i (read_439)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_18__alu_mult_opb_i (read_410)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_2__alu_mult_opb_i (read_442)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_26__alu_mult_opa_i (read_395)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_13__alu_mult_opa_i (read_421)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_24__alu_mult_opb_i (read_398)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_0__alu_mult_opa_i (read_447)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_14__alu_mult_opb_i (read_418)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_8__alu_mult_opa_i (read_431)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_22__alu_mult_opa_i (read_403)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_1__alu_mult_opb_i (read_444)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_9__alu_mult_opb_i (read_428)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_12__alu_mult_opa_i (read_423)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_23__alu_mult_opb_i (read_400)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_10__alu_mult_opb_i (read_426)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_7__alu_mult_opa_i (read_433)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_5__alu_mult_opb_i (read_436)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_29__alu_mult_opa_i (read_389)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_16__alu_mult_opa_i (read_415)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_27__alu_mult_opb_i (read_392)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_3__alu_mult_opa_i (read_441)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_17__alu_mult_opb_i (read_412)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_25__alu_mult_opa_i (read_397)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_4__alu_mult_opb_i (read_438)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_15__alu_mult_opa_i (read_417)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_26__alu_mult_opb_i (read_394)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_31__alu_mult_opa_i (read_385)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_13__alu_mult_opb_i (read_420)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_21__alu_mult_opa_i (read_405)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_0__alu_mult_opb_i (read_446)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_8__alu_mult_opb_i (read_430)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_11__alu_mult_opa_i (read_425)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_19__alu_mult_opa_i (read_409)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_22__alu_mult_opb_i (read_402)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_30__alu_mult_opa_i (read_387)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_12__alu_mult_opb_i (read_422)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_6__alu_mult_opa_i (read_435)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_20__alu_mult_opa_i (read_407)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_28__alu_mult_opa_i (read_391)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_7__alu_mult_opb_i (read_432)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_18__alu_mult_opa_i (read_411)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_2__alu_mult_opa_i (read_443)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_29__alu_mult_opb_i (read_388)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_16__alu_mult_opb_i (read_414)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_24__alu_mult_opa_i (read_399)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_3__alu_mult_opb_i (read_440)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_14__alu_mult_opa_i (read_419)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_25__alu_mult_opb_i (read_396)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_1__alu_mult_opa_i (read_445)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_15__alu_mult_opb_i (read_416)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_9__alu_mult_opa_i (read_429)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_31__alu_mult_opb_i (read_384)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_23__alu_mult_opa_i (read_401)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_10__alu_mult_opa_i (read_427)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_21__alu_mult_opb_i (read_404)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_11__alu_mult_opb_i (read_424)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_5__alu_mult_opa_i (read_437)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_19__alu_mult_opb_i (read_408)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_27__alu_mult_opa_i (read_393)    0.000    0.000    0.000    0.000   N/A
              mux_a_i (mux_MUX_NUM_INPUTS16_MUX_INPUTS_WIDTH32_13)    0.000    0.000 9.53e-08 9.53e-08   0.0
              mux_flag_i (mux_MUX_NUM_INPUTS8_MUX_INPUTS_WIDTH2_6)    0.000    0.000 7.01e-09 7.01e-09   0.0
            rc_conf_registers (conf_reg_file_6) 2.69e-05 6.75e-06 5.12e-06 3.88e-05   0.2
              clk_gate_conf_mem_reg_20_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_6_21)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_21_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_6_22)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_22_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_6_23)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_23_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_6_24)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_24_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_6_25)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_25_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_6_26)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_26_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_6_27)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_27_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_6_28)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_28_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_6_29)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_29_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_6_30)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_10_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_6_11)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_11_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_6_12)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_12_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_6_13)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_13_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_6_14)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_14_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_6_15)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_15_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_6_16)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_0_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_6_1) 7.31e-09    0.000 8.56e-09 1.59e-08   0.0
              clk_gate_conf_mem_reg_16_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_6_17)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_1_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_6_2) 2.34e-07    0.000 8.44e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_17_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_6_18)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_2_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_6_3) 2.33e-07    0.000 8.43e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_18_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_6_19)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_3_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_6_4) 2.34e-07    0.000 8.43e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_19_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_6_20)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_4_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_6_5) 7.31e-09    0.000 8.25e-09 1.56e-08   0.0
              clk_gate_conf_mem_reg_5_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_6_6) 7.29e-09    0.000 8.26e-09 1.55e-08   0.0
              clk_gate_conf_mem_reg_6_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_6_7) 7.29e-09    0.000 8.26e-09 1.55e-08   0.0
              clk_gate_conf_mem_reg_7_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_6_8)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_8_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_6_9)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_9_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_6_10)    0.000    0.000 8.24e-09 8.24e-09   0.0
              u_clk_gate (cgra_clock_gate_22) 5.58e-07    0.000 8.77e-09 5.67e-07   0.0
                clk_gate_i (tsmc65_clk_gating_22) 5.58e-07    0.000 8.77e-09 5.67e-07   0.0
              clk_gate_conf_o_reg (SNPS_CLOCK_GATE_HIGH_conf_reg_file_6_0) 4.37e-06 3.15e-06 1.07e-08 7.53e-06   0.0
              clk_gate_conf_mem_reg_30_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_6_31)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_31_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_6_32)    0.000    0.000 8.24e-09 8.24e-09   0.0
          rc_row_gen_2__rc_col_gen_3__rc_i (reconfigurable_cell_4) 2.89e-05 6.87e-06 1.00e-05 4.58e-05   0.3
            rc_datapath (datapath_4)  2.60e-06 3.45e-07 4.94e-06 7.89e-06   0.1
              reg_file_i (reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_4) 2.59e-06 3.35e-07 5.25e-07 3.45e-06   0.0
                clk_gate_reg_file_mem_reg_2_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_4_2) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
                clk_gate_reg_file_mem_reg_3_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_4_1) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
                u_clk_gate (cgra_clock_gate_4) 6.36e-07 2.68e-08 8.79e-09 6.71e-07   0.0
                  clk_gate_i (tsmc65_clk_gating_4) 6.36e-07 2.68e-08 8.79e-09 6.71e-07   0.0
                clk_gate_reg_file_mem_reg_0_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_4_0) 8.04e-08 5.74e-08 9.19e-09 1.47e-07   0.0
                clk_gate_reg_file_mem_reg_1_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_4_3) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
              mux_b_i (mux_MUX_NUM_INPUTS16_MUX_INPUTS_WIDTH32_8) 3.51e-10    0.000 1.22e-07 1.22e-07   0.0
              rc_alu (alu_4)             0.000    0.000 4.08e-06 4.08e-06   0.0
                mult_read_gen_30__alu_mult_opb_i (read_258)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_6__alu_mult_opb_i (read_306)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_17__alu_mult_opa_i (read_285)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_20__alu_mult_opb_i (read_278)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_28__alu_mult_opb_i (read_262)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_4__alu_mult_opa_i (read_311)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_18__alu_mult_opb_i (read_282)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_2__alu_mult_opb_i (read_314)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_26__alu_mult_opa_i (read_267)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_13__alu_mult_opa_i (read_293)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_24__alu_mult_opb_i (read_270)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_0__alu_mult_opa_i (read_319)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_14__alu_mult_opb_i (read_290)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_8__alu_mult_opa_i (read_303)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_22__alu_mult_opa_i (read_275)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_1__alu_mult_opb_i (read_316)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_9__alu_mult_opb_i (read_300)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_12__alu_mult_opa_i (read_295)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_23__alu_mult_opb_i (read_272)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_10__alu_mult_opb_i (read_298)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_7__alu_mult_opa_i (read_305)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_5__alu_mult_opb_i (read_308)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_29__alu_mult_opa_i (read_261)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_16__alu_mult_opa_i (read_287)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_27__alu_mult_opb_i (read_264)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_3__alu_mult_opa_i (read_313)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_17__alu_mult_opb_i (read_284)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_25__alu_mult_opa_i (read_269)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_4__alu_mult_opb_i (read_310)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_15__alu_mult_opa_i (read_289)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_26__alu_mult_opb_i (read_266)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_31__alu_mult_opa_i (read_257)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_13__alu_mult_opb_i (read_292)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_21__alu_mult_opa_i (read_277)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_0__alu_mult_opb_i (read_318)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_8__alu_mult_opb_i (read_302)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_11__alu_mult_opa_i (read_297)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_19__alu_mult_opa_i (read_281)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_22__alu_mult_opb_i (read_274)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_30__alu_mult_opa_i (read_259)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_12__alu_mult_opb_i (read_294)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_6__alu_mult_opa_i (read_307)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_20__alu_mult_opa_i (read_279)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_28__alu_mult_opa_i (read_263)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_7__alu_mult_opb_i (read_304)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_18__alu_mult_opa_i (read_283)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_2__alu_mult_opa_i (read_315)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_29__alu_mult_opb_i (read_260)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_16__alu_mult_opb_i (read_286)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_24__alu_mult_opa_i (read_271)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_3__alu_mult_opb_i (read_312)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_14__alu_mult_opa_i (read_291)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_25__alu_mult_opb_i (read_268)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_1__alu_mult_opa_i (read_317)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_15__alu_mult_opb_i (read_288)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_9__alu_mult_opa_i (read_301)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_31__alu_mult_opb_i (read_256)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_23__alu_mult_opa_i (read_273)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_10__alu_mult_opa_i (read_299)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_21__alu_mult_opb_i (read_276)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_11__alu_mult_opb_i (read_296)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_5__alu_mult_opa_i (read_309)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_19__alu_mult_opb_i (read_280)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_27__alu_mult_opa_i (read_265)    0.000    0.000    0.000    0.000   N/A
              mux_a_i (mux_MUX_NUM_INPUTS16_MUX_INPUTS_WIDTH32_9) 3.51e-10    0.000 9.85e-08 9.88e-08   0.0
              mux_flag_i (mux_MUX_NUM_INPUTS8_MUX_INPUTS_WIDTH2_4) 1.16e-09 7.57e-10 7.01e-09 8.93e-09   0.0
            rc_conf_registers (conf_reg_file_4) 2.63e-05 6.53e-06 5.07e-06 3.79e-05   0.2
              clk_gate_conf_mem_reg_20_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_4_21)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_21_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_4_22)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_22_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_4_23)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_23_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_4_24)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_24_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_4_25)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_25_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_4_26)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_26_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_4_27)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_27_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_4_28)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_28_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_4_29)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_29_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_4_30)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_10_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_4_11)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_11_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_4_12)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_12_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_4_13)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_13_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_4_14)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_14_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_4_15)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_15_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_4_16)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_0_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_4_1) 7.31e-09    0.000 8.56e-09 1.59e-08   0.0
              clk_gate_conf_mem_reg_16_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_4_17)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_1_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_4_2) 2.34e-07    0.000 8.44e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_17_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_4_18)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_2_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_4_3) 2.34e-07    0.000 8.43e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_18_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_4_19)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_3_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_4_4) 2.34e-07    0.000 8.43e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_19_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_4_20)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_4_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_4_5) 7.31e-09    0.000 8.25e-09 1.56e-08   0.0
              clk_gate_conf_mem_reg_5_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_4_6) 7.29e-09    0.000 8.26e-09 1.55e-08   0.0
              clk_gate_conf_mem_reg_6_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_4_7) 7.30e-09    0.000 8.26e-09 1.56e-08   0.0
              clk_gate_conf_mem_reg_7_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_4_8)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_8_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_4_9)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_9_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_4_10)    0.000    0.000 8.24e-09 8.24e-09   0.0
              u_clk_gate (cgra_clock_gate_20) 5.38e-07    0.000 8.75e-09 5.46e-07   0.0
                clk_gate_i (tsmc65_clk_gating_20) 5.38e-07    0.000 8.75e-09 5.46e-07   0.0
              clk_gate_conf_o_reg (SNPS_CLOCK_GATE_HIGH_conf_reg_file_4_0) 4.36e-06 2.90e-06 1.07e-08 7.27e-06   0.0
              clk_gate_conf_mem_reg_30_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_4_31)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_31_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_4_32)    0.000    0.000 8.24e-09 8.24e-09   0.0
          clk_gate_rcs_res_reg_temp_reg_2__0_ (SNPS_CLOCK_GATE_HIGH_cgra_30) 6.62e-07 6.10e-08 8.82e-09 7.32e-07   0.0
          clk_gate_rcs_res_reg_temp_reg_2__1_ (SNPS_CLOCK_GATE_HIGH_cgra_22) 6.52e-07 6.10e-08 8.81e-09 7.22e-07   0.0
          clk_gate_rcs_res_reg_temp_reg_2__2_ (SNPS_CLOCK_GATE_HIGH_cgra_14) 6.42e-07 6.10e-08 8.80e-09 7.12e-07   0.0
          clk_gate_rcs_res_reg_temp_reg_2__3_ (SNPS_CLOCK_GATE_HIGH_cgra_6) 6.32e-07 6.10e-08 8.79e-09 7.01e-07   0.0
          rc_row_gen_1__rc_col_gen_2__rc_i (reconfigurable_cell_9) 2.90e-05 6.99e-06 1.01e-05 4.61e-05   0.3
            rc_datapath (datapath_9)  2.62e-06 3.42e-07 4.98e-06 7.94e-06   0.1
              reg_file_i (reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_9) 2.60e-06 3.33e-07 5.24e-07 3.46e-06   0.0
                clk_gate_reg_file_mem_reg_2_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_9_2) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
                clk_gate_reg_file_mem_reg_3_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_9_1) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
                u_clk_gate (cgra_clock_gate_9) 6.46e-07 2.68e-08 8.80e-09 6.82e-07   0.0
                  clk_gate_i (tsmc65_clk_gating_9) 6.46e-07 2.68e-08 8.80e-09 6.82e-07   0.0
                clk_gate_reg_file_mem_reg_0_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_9_0) 8.04e-08 5.74e-08 9.19e-09 1.47e-07   0.0
                clk_gate_reg_file_mem_reg_1_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_9_3) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
              mux_b_i (mux_MUX_NUM_INPUTS16_MUX_INPUTS_WIDTH32_18) 1.61e-09    0.000 1.43e-07 1.44e-07   0.0
              rc_alu (alu_9)             0.000    0.000 4.09e-06 4.09e-06   0.0
                mult_read_gen_30__alu_mult_opb_i (read_578)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_6__alu_mult_opb_i (read_626)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_17__alu_mult_opa_i (read_605)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_20__alu_mult_opb_i (read_598)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_28__alu_mult_opb_i (read_582)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_4__alu_mult_opa_i (read_631)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_18__alu_mult_opb_i (read_602)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_2__alu_mult_opb_i (read_634)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_26__alu_mult_opa_i (read_587)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_13__alu_mult_opa_i (read_613)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_24__alu_mult_opb_i (read_590)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_0__alu_mult_opa_i (read_639)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_14__alu_mult_opb_i (read_610)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_8__alu_mult_opa_i (read_623)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_22__alu_mult_opa_i (read_595)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_1__alu_mult_opb_i (read_636)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_9__alu_mult_opb_i (read_620)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_12__alu_mult_opa_i (read_615)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_23__alu_mult_opb_i (read_592)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_10__alu_mult_opb_i (read_618)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_7__alu_mult_opa_i (read_625)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_5__alu_mult_opb_i (read_628)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_29__alu_mult_opa_i (read_581)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_16__alu_mult_opa_i (read_607)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_27__alu_mult_opb_i (read_584)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_3__alu_mult_opa_i (read_633)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_17__alu_mult_opb_i (read_604)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_25__alu_mult_opa_i (read_589)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_4__alu_mult_opb_i (read_630)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_15__alu_mult_opa_i (read_609)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_26__alu_mult_opb_i (read_586)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_31__alu_mult_opa_i (read_577)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_13__alu_mult_opb_i (read_612)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_21__alu_mult_opa_i (read_597)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_0__alu_mult_opb_i (read_638)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_8__alu_mult_opb_i (read_622)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_11__alu_mult_opa_i (read_617)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_19__alu_mult_opa_i (read_601)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_22__alu_mult_opb_i (read_594)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_30__alu_mult_opa_i (read_579)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_12__alu_mult_opb_i (read_614)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_6__alu_mult_opa_i (read_627)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_20__alu_mult_opa_i (read_599)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_28__alu_mult_opa_i (read_583)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_7__alu_mult_opb_i (read_624)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_18__alu_mult_opa_i (read_603)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_2__alu_mult_opa_i (read_635)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_29__alu_mult_opb_i (read_580)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_16__alu_mult_opb_i (read_606)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_24__alu_mult_opa_i (read_591)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_3__alu_mult_opb_i (read_632)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_14__alu_mult_opa_i (read_611)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_25__alu_mult_opb_i (read_588)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_1__alu_mult_opa_i (read_637)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_15__alu_mult_opb_i (read_608)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_9__alu_mult_opa_i (read_621)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_31__alu_mult_opb_i (read_576)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_23__alu_mult_opa_i (read_593)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_10__alu_mult_opa_i (read_619)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_21__alu_mult_opb_i (read_596)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_11__alu_mult_opb_i (read_616)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_5__alu_mult_opa_i (read_629)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_19__alu_mult_opb_i (read_600)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_27__alu_mult_opa_i (read_585)    0.000    0.000    0.000    0.000   N/A
              mux_a_i (mux_MUX_NUM_INPUTS16_MUX_INPUTS_WIDTH32_19) 1.50e-09    0.000 1.02e-07 1.03e-07   0.0
              mux_flag_i (mux_MUX_NUM_INPUTS8_MUX_INPUTS_WIDTH2_9) 3.45e-11    0.000 7.01e-09 7.05e-09   0.0
            rc_conf_registers (conf_reg_file_9) 2.63e-05 6.64e-06 5.14e-06 3.81e-05   0.2
              clk_gate_conf_mem_reg_20_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_9_21)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_21_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_9_22)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_22_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_9_23)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_23_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_9_24)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_24_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_9_25)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_25_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_9_26)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_26_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_9_27)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_27_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_9_28)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_28_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_9_29)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_29_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_9_30)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_10_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_9_11)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_11_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_9_12)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_12_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_9_13)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_13_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_9_14)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_14_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_9_15)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_15_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_9_16)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_0_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_9_1) 7.31e-09    0.000 8.56e-09 1.59e-08   0.0
              clk_gate_conf_mem_reg_16_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_9_17)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_1_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_9_2) 2.33e-07    0.000 8.44e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_17_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_9_18)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_2_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_9_3) 2.33e-07    0.000 8.43e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_18_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_9_19)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_3_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_9_4) 2.33e-07    0.000 8.43e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_19_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_9_20)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_4_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_9_5) 7.31e-09    0.000 8.25e-09 1.56e-08   0.0
              clk_gate_conf_mem_reg_5_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_9_6) 7.29e-09    0.000 8.26e-09 1.55e-08   0.0
              clk_gate_conf_mem_reg_6_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_9_7) 7.29e-09    0.000 8.26e-09 1.55e-08   0.0
              clk_gate_conf_mem_reg_7_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_9_8)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_8_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_9_9)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_9_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_9_10)    0.000    0.000 8.24e-09 8.24e-09   0.0
              u_clk_gate (cgra_clock_gate_25) 5.48e-07    0.000 8.76e-09 5.57e-07   0.0
                clk_gate_i (tsmc65_clk_gating_25) 5.48e-07    0.000 8.76e-09 5.57e-07   0.0
              clk_gate_conf_o_reg (SNPS_CLOCK_GATE_HIGH_conf_reg_file_9_0) 4.37e-06 2.90e-06 1.07e-08 7.28e-06   0.0
              clk_gate_conf_mem_reg_30_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_9_31)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_31_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_9_32)    0.000    0.000 8.24e-09 8.24e-09   0.0
          clk_gate_rcs_res_reg_temp_reg_1__0_ (SNPS_CLOCK_GATE_HIGH_cgra_31) 7.09e-07 9.15e-08 8.84e-09 8.09e-07   0.0
          clk_gate_rcs_res_reg_temp_reg_1__1_ (SNPS_CLOCK_GATE_HIGH_cgra_23) 6.52e-07 6.10e-08 8.81e-09 7.22e-07   0.0
          clk_gate_rcs_res_reg_temp_reg_1__2_ (SNPS_CLOCK_GATE_HIGH_cgra_15) 6.42e-07 6.10e-08 8.80e-09 7.12e-07   0.0
          clk_gate_rcs_res_reg_temp_reg_1__3_ (SNPS_CLOCK_GATE_HIGH_cgra_7) 6.32e-07 6.10e-08 8.79e-09 7.01e-07   0.0
          rc_row_gen_0__rc_col_gen_1__rc_i (reconfigurable_cell_14) 2.93e-05 7.26e-06 1.01e-05 4.67e-05   0.3
            rc_datapath (datapath_14) 2.71e-06 5.31e-07 5.00e-06 8.24e-06   0.1
              reg_file_i (reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_14) 2.61e-06 3.39e-07 5.27e-07 3.47e-06   0.0
                clk_gate_reg_file_mem_reg_2_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_14_2) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
                clk_gate_reg_file_mem_reg_3_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_14_1) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
                u_clk_gate (cgra_clock_gate_14) 6.56e-07 2.68e-08 8.81e-09 6.92e-07   0.0
                  clk_gate_i (tsmc65_clk_gating_14) 6.56e-07 2.68e-08 8.81e-09 6.92e-07   0.0
                clk_gate_reg_file_mem_reg_0_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_14_0) 8.04e-08 5.74e-08 9.19e-09 1.47e-07   0.0
                clk_gate_reg_file_mem_reg_1_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_14_3) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
              mux_b_i (mux_MUX_NUM_INPUTS16_MUX_INPUTS_WIDTH32_28) 2.91e-08 4.99e-08 1.34e-07 2.13e-07   0.0
              rc_alu (alu_14)         2.69e-08 8.44e-08 4.11e-06 4.22e-06   0.0
                mult_read_gen_30__alu_mult_opb_i (read_898)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_6__alu_mult_opb_i (read_946)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_17__alu_mult_opa_i (read_925)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_20__alu_mult_opb_i (read_918)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_28__alu_mult_opb_i (read_902)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_4__alu_mult_opa_i (read_951)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_18__alu_mult_opb_i (read_922)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_2__alu_mult_opb_i (read_954)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_26__alu_mult_opa_i (read_907)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_13__alu_mult_opa_i (read_933)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_24__alu_mult_opb_i (read_910)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_0__alu_mult_opa_i (read_959)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_14__alu_mult_opb_i (read_930)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_8__alu_mult_opa_i (read_943)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_22__alu_mult_opa_i (read_915)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_1__alu_mult_opb_i (read_956)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_9__alu_mult_opb_i (read_940)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_12__alu_mult_opa_i (read_935)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_23__alu_mult_opb_i (read_912)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_10__alu_mult_opb_i (read_938)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_7__alu_mult_opa_i (read_945)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_5__alu_mult_opb_i (read_948)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_29__alu_mult_opa_i (read_901)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_16__alu_mult_opa_i (read_927)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_27__alu_mult_opb_i (read_904)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_3__alu_mult_opa_i (read_953)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_17__alu_mult_opb_i (read_924)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_25__alu_mult_opa_i (read_909)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_4__alu_mult_opb_i (read_950)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_15__alu_mult_opa_i (read_929)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_26__alu_mult_opb_i (read_906)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_31__alu_mult_opa_i (read_897)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_13__alu_mult_opb_i (read_932)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_21__alu_mult_opa_i (read_917)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_0__alu_mult_opb_i (read_958)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_8__alu_mult_opb_i (read_942)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_11__alu_mult_opa_i (read_937)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_19__alu_mult_opa_i (read_921)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_22__alu_mult_opb_i (read_914)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_30__alu_mult_opa_i (read_899)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_12__alu_mult_opb_i (read_934)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_6__alu_mult_opa_i (read_947)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_20__alu_mult_opa_i (read_919)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_28__alu_mult_opa_i (read_903)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_7__alu_mult_opb_i (read_944)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_18__alu_mult_opa_i (read_923)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_2__alu_mult_opa_i (read_955)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_29__alu_mult_opb_i (read_900)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_16__alu_mult_opb_i (read_926)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_24__alu_mult_opa_i (read_911)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_3__alu_mult_opb_i (read_952)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_14__alu_mult_opa_i (read_931)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_25__alu_mult_opb_i (read_908)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_1__alu_mult_opa_i (read_957)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_15__alu_mult_opb_i (read_928)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_9__alu_mult_opa_i (read_941)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_31__alu_mult_opb_i (read_896)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_23__alu_mult_opa_i (read_913)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_10__alu_mult_opa_i (read_939)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_21__alu_mult_opb_i (read_916)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_11__alu_mult_opb_i (read_936)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_5__alu_mult_opa_i (read_949)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_19__alu_mult_opb_i (read_920)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_27__alu_mult_opa_i (read_905)    0.000    0.000    0.000    0.000   N/A
              mux_a_i (mux_MUX_NUM_INPUTS16_MUX_INPUTS_WIDTH32_29) 1.62e-08 3.47e-08 1.05e-07 1.55e-07   0.0
              mux_flag_i (mux_MUX_NUM_INPUTS8_MUX_INPUTS_WIDTH2_14) 5.01e-09 1.63e-09 7.44e-09 1.41e-08   0.0
            rc_conf_registers (conf_reg_file_14) 2.66e-05 6.73e-06 5.13e-06 3.85e-05   0.2
              clk_gate_conf_mem_reg_20_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_14_21)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_21_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_14_22)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_22_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_14_23)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_23_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_14_24)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_24_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_14_25)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_25_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_14_26)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_26_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_14_27)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_27_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_14_28)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_28_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_14_29)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_29_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_14_30)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_10_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_14_11)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_11_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_14_12)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_12_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_14_13)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_13_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_14_14)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_14_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_14_15)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_15_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_14_16)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_0_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_14_1) 7.31e-09    0.000 8.56e-09 1.59e-08   0.0
              clk_gate_conf_mem_reg_16_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_14_17)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_1_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_14_2) 2.34e-07    0.000 8.44e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_17_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_14_18)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_2_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_14_3) 2.34e-07    0.000 8.43e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_18_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_14_19)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_3_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_14_4) 2.34e-07    0.000 8.43e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_19_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_14_20)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_4_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_14_5) 7.31e-09    0.000 8.25e-09 1.56e-08   0.0
              clk_gate_conf_mem_reg_5_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_14_6) 7.30e-09    0.000 8.26e-09 1.56e-08   0.0
              clk_gate_conf_mem_reg_6_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_14_7) 7.29e-09    0.000 8.26e-09 1.55e-08   0.0
              clk_gate_conf_mem_reg_7_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_14_8)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_8_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_14_9)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_9_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_14_10)    0.000    0.000 8.24e-09 8.24e-09   0.0
              u_clk_gate (cgra_clock_gate_30) 5.58e-07    0.000 8.77e-09 5.67e-07   0.0
                clk_gate_i (tsmc65_clk_gating_30) 5.58e-07    0.000 8.77e-09 5.67e-07   0.0
              clk_gate_conf_o_reg (SNPS_CLOCK_GATE_HIGH_conf_reg_file_14_0) 4.38e-06 2.95e-06 1.07e-08 7.34e-06   0.0
              clk_gate_conf_mem_reg_30_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_14_31)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_31_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_14_32)    0.000    0.000 8.24e-09 8.24e-09   0.0
          rc_row_gen_0__rc_col_gen_3__rc_i (reconfigurable_cell_12) 4.71e-05 2.53e-05 1.01e-05 8.25e-05   0.5
            rc_datapath (datapath_12) 1.66e-05 1.70e-05 4.99e-06 3.86e-05   0.2
              reg_file_i (reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_12) 2.92e-06 4.09e-07 5.25e-07 3.85e-06   0.0
                clk_gate_reg_file_mem_reg_2_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_12_2) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
                clk_gate_reg_file_mem_reg_3_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_12_1) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
                u_clk_gate (cgra_clock_gate_12) 6.36e-07 2.68e-08 8.79e-09 6.71e-07   0.0
                  clk_gate_i (tsmc65_clk_gating_12) 6.36e-07 2.68e-08 8.79e-09 6.71e-07   0.0
                clk_gate_reg_file_mem_reg_0_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_12_0) 8.04e-08 5.74e-08 9.19e-09 1.47e-07   0.0
                clk_gate_reg_file_mem_reg_1_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_12_3) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
              mux_b_i (mux_MUX_NUM_INPUTS16_MUX_INPUTS_WIDTH32_24) 1.41e-06 2.69e-06 1.35e-07 4.23e-06   0.0
              rc_alu (alu_12)         9.68e-06 1.00e-05 4.10e-06 2.38e-05   0.2
                mult_read_gen_30__alu_mult_opb_i (read_770)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_6__alu_mult_opb_i (read_818)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_17__alu_mult_opa_i (read_797)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_20__alu_mult_opb_i (read_790)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_28__alu_mult_opb_i (read_774)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_4__alu_mult_opa_i (read_823)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_18__alu_mult_opb_i (read_794)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_2__alu_mult_opb_i (read_826)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_26__alu_mult_opa_i (read_779)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_13__alu_mult_opa_i (read_805)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_24__alu_mult_opb_i (read_782)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_0__alu_mult_opa_i (read_831)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_14__alu_mult_opb_i (read_802)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_8__alu_mult_opa_i (read_815)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_22__alu_mult_opa_i (read_787)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_1__alu_mult_opb_i (read_828)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_9__alu_mult_opb_i (read_812)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_12__alu_mult_opa_i (read_807)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_23__alu_mult_opb_i (read_784)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_10__alu_mult_opb_i (read_810)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_7__alu_mult_opa_i (read_817)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_5__alu_mult_opb_i (read_820)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_29__alu_mult_opa_i (read_773)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_16__alu_mult_opa_i (read_799)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_27__alu_mult_opb_i (read_776)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_3__alu_mult_opa_i (read_825)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_17__alu_mult_opb_i (read_796)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_25__alu_mult_opa_i (read_781)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_4__alu_mult_opb_i (read_822)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_15__alu_mult_opa_i (read_801)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_26__alu_mult_opb_i (read_778)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_31__alu_mult_opa_i (read_769)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_13__alu_mult_opb_i (read_804)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_21__alu_mult_opa_i (read_789)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_0__alu_mult_opb_i (read_830)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_8__alu_mult_opb_i (read_814)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_11__alu_mult_opa_i (read_809)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_19__alu_mult_opa_i (read_793)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_22__alu_mult_opb_i (read_786)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_30__alu_mult_opa_i (read_771)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_12__alu_mult_opb_i (read_806)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_6__alu_mult_opa_i (read_819)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_20__alu_mult_opa_i (read_791)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_28__alu_mult_opa_i (read_775)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_7__alu_mult_opb_i (read_816)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_18__alu_mult_opa_i (read_795)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_2__alu_mult_opa_i (read_827)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_29__alu_mult_opb_i (read_772)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_16__alu_mult_opb_i (read_798)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_24__alu_mult_opa_i (read_783)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_3__alu_mult_opb_i (read_824)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_14__alu_mult_opa_i (read_803)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_25__alu_mult_opb_i (read_780)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_1__alu_mult_opa_i (read_829)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_15__alu_mult_opb_i (read_800)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_9__alu_mult_opa_i (read_813)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_31__alu_mult_opb_i (read_768)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_23__alu_mult_opa_i (read_785)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_10__alu_mult_opa_i (read_811)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_21__alu_mult_opb_i (read_788)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_11__alu_mult_opb_i (read_808)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_5__alu_mult_opa_i (read_821)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_19__alu_mult_opb_i (read_792)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_27__alu_mult_opa_i (read_777)    0.000    0.000    0.000    0.000   N/A
              mux_a_i (mux_MUX_NUM_INPUTS16_MUX_INPUTS_WIDTH32_25) 2.32e-06 3.71e-06 1.06e-07 6.13e-06   0.0
              mux_flag_i (mux_MUX_NUM_INPUTS8_MUX_INPUTS_WIDTH2_12) 3.11e-08 1.36e-08 7.24e-09 5.19e-08   0.0
            rc_conf_registers (conf_reg_file_12) 3.05e-05 8.30e-06 5.09e-06 4.38e-05   0.3
              clk_gate_conf_mem_reg_20_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_12_21)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_21_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_12_22)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_22_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_12_23)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_23_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_12_24)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_24_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_12_25)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_25_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_12_26)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_26_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_12_27)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_27_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_12_28)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_28_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_12_29)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_29_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_12_30)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_10_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_12_11)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_11_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_12_12)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_12_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_12_13)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_13_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_12_14)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_14_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_12_15)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_15_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_12_16)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_0_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_12_1) 7.31e-09    0.000 8.56e-09 1.59e-08   0.0
              clk_gate_conf_mem_reg_16_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_12_17)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_1_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_12_2) 2.34e-07    0.000 8.44e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_17_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_12_18)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_2_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_12_3) 2.34e-07    0.000 8.43e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_18_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_12_19)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_3_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_12_4) 2.34e-07    0.000 8.43e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_19_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_12_20)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_4_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_12_5) 7.31e-09    0.000 8.25e-09 1.56e-08   0.0
              clk_gate_conf_mem_reg_5_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_12_6) 7.29e-09    0.000 8.26e-09 1.55e-08   0.0
              clk_gate_conf_mem_reg_6_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_12_7) 7.30e-09    0.000 8.26e-09 1.56e-08   0.0
              clk_gate_conf_mem_reg_7_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_12_8)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_8_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_12_9)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_9_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_12_10)    0.000    0.000 8.24e-09 8.24e-09   0.0
              u_clk_gate (cgra_clock_gate_28) 5.38e-07    0.000 8.75e-09 5.46e-07   0.0
                clk_gate_i (tsmc65_clk_gating_28) 5.38e-07    0.000 8.75e-09 5.46e-07   0.0
              clk_gate_conf_o_reg (SNPS_CLOCK_GATE_HIGH_conf_reg_file_12_0) 4.35e-06 3.00e-06 1.07e-08 7.36e-06   0.0
              clk_gate_conf_mem_reg_30_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_12_31)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_31_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_12_32)    0.000    0.000 8.24e-09 8.24e-09   0.0
          rc_row_gen_1__rc_col_gen_0__rc_i (reconfigurable_cell_11) 6.04e-05 3.16e-05 1.01e-05 1.02e-04   0.6
            rc_datapath (datapath_11) 2.84e-05 2.29e-05 5.02e-06 5.63e-05   0.4
              reg_file_i (reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_11) 8.25e-06 1.58e-06 5.33e-07 1.04e-05   0.1
                clk_gate_reg_file_mem_reg_2_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_11_2) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
                clk_gate_reg_file_mem_reg_3_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_11_1) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
                u_clk_gate (cgra_clock_gate_11) 6.66e-07 2.68e-08 8.82e-09 7.02e-07   0.0
                  clk_gate_i (tsmc65_clk_gating_11) 6.66e-07 2.68e-08 8.82e-09 7.02e-07   0.0
                clk_gate_reg_file_mem_reg_0_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_11_0) 8.04e-08 5.74e-08 9.19e-09 1.47e-07   0.0
                clk_gate_reg_file_mem_reg_1_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_11_3) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
              mux_b_i (mux_MUX_NUM_INPUTS16_MUX_INPUTS_WIDTH32_22) 1.44e-06 2.53e-06 1.42e-07 4.11e-06   0.0
              rc_alu (alu_11)         1.46e-05 1.40e-05 4.11e-06 3.27e-05   0.2
                mult_read_gen_30__alu_mult_opb_i (read_706)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_6__alu_mult_opb_i (read_754)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_17__alu_mult_opa_i (read_733)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_20__alu_mult_opb_i (read_726)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_28__alu_mult_opb_i (read_710)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_4__alu_mult_opa_i (read_759)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_18__alu_mult_opb_i (read_730)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_2__alu_mult_opb_i (read_762)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_26__alu_mult_opa_i (read_715)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_13__alu_mult_opa_i (read_741)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_24__alu_mult_opb_i (read_718)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_0__alu_mult_opa_i (read_767)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_14__alu_mult_opb_i (read_738)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_8__alu_mult_opa_i (read_751)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_22__alu_mult_opa_i (read_723)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_1__alu_mult_opb_i (read_764)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_9__alu_mult_opb_i (read_748)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_12__alu_mult_opa_i (read_743)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_23__alu_mult_opb_i (read_720)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_10__alu_mult_opb_i (read_746)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_7__alu_mult_opa_i (read_753)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_5__alu_mult_opb_i (read_756)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_29__alu_mult_opa_i (read_709)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_16__alu_mult_opa_i (read_735)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_27__alu_mult_opb_i (read_712)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_3__alu_mult_opa_i (read_761)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_17__alu_mult_opb_i (read_732)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_25__alu_mult_opa_i (read_717)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_4__alu_mult_opb_i (read_758)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_15__alu_mult_opa_i (read_737)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_26__alu_mult_opb_i (read_714)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_31__alu_mult_opa_i (read_705)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_13__alu_mult_opb_i (read_740)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_21__alu_mult_opa_i (read_725)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_0__alu_mult_opb_i (read_766)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_8__alu_mult_opb_i (read_750)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_11__alu_mult_opa_i (read_745)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_19__alu_mult_opa_i (read_729)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_22__alu_mult_opb_i (read_722)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_30__alu_mult_opa_i (read_707)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_12__alu_mult_opb_i (read_742)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_6__alu_mult_opa_i (read_755)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_20__alu_mult_opa_i (read_727)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_28__alu_mult_opa_i (read_711)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_7__alu_mult_opb_i (read_752)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_18__alu_mult_opa_i (read_731)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_2__alu_mult_opa_i (read_763)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_29__alu_mult_opb_i (read_708)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_16__alu_mult_opb_i (read_734)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_24__alu_mult_opa_i (read_719)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_3__alu_mult_opb_i (read_760)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_14__alu_mult_opa_i (read_739)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_25__alu_mult_opb_i (read_716)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_1__alu_mult_opa_i (read_765)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_15__alu_mult_opb_i (read_736)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_9__alu_mult_opa_i (read_749)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_31__alu_mult_opb_i (read_704)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_23__alu_mult_opa_i (read_721)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_10__alu_mult_opa_i (read_747)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_21__alu_mult_opb_i (read_724)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_11__alu_mult_opb_i (read_744)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_5__alu_mult_opa_i (read_757)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_19__alu_mult_opb_i (read_728)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_27__alu_mult_opa_i (read_713)    0.000    0.000    0.000    0.000   N/A
              mux_a_i (mux_MUX_NUM_INPUTS16_MUX_INPUTS_WIDTH32_23) 2.05e-06 3.96e-06 1.03e-07 6.11e-06   0.0
              mux_flag_i (mux_MUX_NUM_INPUTS8_MUX_INPUTS_WIDTH2_11) 5.11e-09 2.26e-09 7.05e-09 1.44e-08   0.0
            rc_conf_registers (conf_reg_file_11) 3.20e-05 8.75e-06 5.11e-06 4.58e-05   0.3
              clk_gate_conf_mem_reg_20_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_11_21)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_21_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_11_22)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_22_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_11_23)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_23_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_11_24)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_24_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_11_25)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_25_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_11_26)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_26_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_11_27)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_27_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_11_28)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_28_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_11_29)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_29_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_11_30)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_10_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_11_11)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_11_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_11_12)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_12_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_11_13)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_13_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_11_14)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_14_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_11_15)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_15_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_11_16)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_0_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_11_1) 7.31e-09    0.000 8.56e-09 1.59e-08   0.0
              clk_gate_conf_mem_reg_16_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_11_17)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_1_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_11_2) 2.33e-07    0.000 8.44e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_17_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_11_18)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_2_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_11_3) 2.34e-07    0.000 8.43e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_18_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_11_19)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_3_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_11_4) 2.34e-07    0.000 8.43e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_19_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_11_20)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_4_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_11_5) 7.31e-09    0.000 8.25e-09 1.56e-08   0.0
              clk_gate_conf_mem_reg_5_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_11_6) 7.30e-09    0.000 8.26e-09 1.56e-08   0.0
              clk_gate_conf_mem_reg_6_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_11_7) 7.31e-09    0.000 8.26e-09 1.56e-08   0.0
              clk_gate_conf_mem_reg_7_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_11_8)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_8_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_11_9)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_9_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_11_10)    0.000    0.000 8.24e-09 8.24e-09   0.0
              u_clk_gate (cgra_clock_gate_27) 5.68e-07    0.000 8.78e-09 5.77e-07   0.0
                clk_gate_i (tsmc65_clk_gating_27) 5.68e-07    0.000 8.78e-09 5.77e-07   0.0
              clk_gate_conf_o_reg (SNPS_CLOCK_GATE_HIGH_conf_reg_file_11_0) 4.38e-06 3.24e-06 1.07e-08 7.64e-06   0.0
              clk_gate_conf_mem_reg_30_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_11_31)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_31_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_11_32)    0.000    0.000 8.24e-09 8.24e-09   0.0
          clk_gate_rcs_res_reg_temp_reg_0__0_ (SNPS_CLOCK_GATE_HIGH_cgra_0) 6.62e-07 6.10e-08 8.82e-09 7.32e-07   0.0
          rc_row_gen_3__rc_col_gen_1__rc_i (reconfigurable_cell_2) 2.91e-05 6.94e-06 1.00e-05 4.61e-05   0.3
            rc_datapath (datapath_2)  2.63e-06 3.45e-07 4.96e-06 7.93e-06   0.1
              reg_file_i (reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_2) 2.61e-06 3.36e-07 5.25e-07 3.47e-06   0.0
                clk_gate_reg_file_mem_reg_2_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_2_2) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
                clk_gate_reg_file_mem_reg_3_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_2_1) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
                u_clk_gate (cgra_clock_gate_2) 6.56e-07 2.68e-08 8.81e-09 6.92e-07   0.0
                  clk_gate_i (tsmc65_clk_gating_2) 6.56e-07 2.68e-08 8.81e-09 6.92e-07   0.0
                clk_gate_reg_file_mem_reg_0_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_2_0) 8.04e-08 5.74e-08 9.19e-09 1.47e-07   0.0
                clk_gate_reg_file_mem_reg_1_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_2_3) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
              mux_b_i (mux_MUX_NUM_INPUTS16_MUX_INPUTS_WIDTH32_4) 1.44e-09    0.000 1.26e-07 1.28e-07   0.0
              rc_alu (alu_2)             0.000    0.000 4.09e-06 4.09e-06   0.0
                mult_read_gen_30__alu_mult_opb_i (read_130)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_6__alu_mult_opb_i (read_178)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_17__alu_mult_opa_i (read_157)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_20__alu_mult_opb_i (read_150)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_28__alu_mult_opb_i (read_134)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_4__alu_mult_opa_i (read_183)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_18__alu_mult_opb_i (read_154)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_2__alu_mult_opb_i (read_186)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_26__alu_mult_opa_i (read_139)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_13__alu_mult_opa_i (read_165)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_24__alu_mult_opb_i (read_142)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_0__alu_mult_opa_i (read_191)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_14__alu_mult_opb_i (read_162)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_8__alu_mult_opa_i (read_175)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_22__alu_mult_opa_i (read_147)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_1__alu_mult_opb_i (read_188)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_9__alu_mult_opb_i (read_172)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_12__alu_mult_opa_i (read_167)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_23__alu_mult_opb_i (read_144)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_10__alu_mult_opb_i (read_170)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_7__alu_mult_opa_i (read_177)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_5__alu_mult_opb_i (read_180)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_29__alu_mult_opa_i (read_133)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_16__alu_mult_opa_i (read_159)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_27__alu_mult_opb_i (read_136)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_3__alu_mult_opa_i (read_185)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_17__alu_mult_opb_i (read_156)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_25__alu_mult_opa_i (read_141)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_4__alu_mult_opb_i (read_182)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_15__alu_mult_opa_i (read_161)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_26__alu_mult_opb_i (read_138)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_31__alu_mult_opa_i (read_129)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_13__alu_mult_opb_i (read_164)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_21__alu_mult_opa_i (read_149)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_0__alu_mult_opb_i (read_190)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_8__alu_mult_opb_i (read_174)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_11__alu_mult_opa_i (read_169)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_19__alu_mult_opa_i (read_153)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_22__alu_mult_opb_i (read_146)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_30__alu_mult_opa_i (read_131)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_12__alu_mult_opb_i (read_166)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_6__alu_mult_opa_i (read_179)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_20__alu_mult_opa_i (read_151)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_28__alu_mult_opa_i (read_135)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_7__alu_mult_opb_i (read_176)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_18__alu_mult_opa_i (read_155)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_2__alu_mult_opa_i (read_187)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_29__alu_mult_opb_i (read_132)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_16__alu_mult_opb_i (read_158)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_24__alu_mult_opa_i (read_143)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_3__alu_mult_opb_i (read_184)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_14__alu_mult_opa_i (read_163)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_25__alu_mult_opb_i (read_140)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_1__alu_mult_opa_i (read_189)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_15__alu_mult_opb_i (read_160)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_9__alu_mult_opa_i (read_173)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_31__alu_mult_opb_i (read_128)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_23__alu_mult_opa_i (read_145)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_10__alu_mult_opa_i (read_171)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_21__alu_mult_opb_i (read_148)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_11__alu_mult_opb_i (read_168)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_5__alu_mult_opa_i (read_181)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_19__alu_mult_opb_i (read_152)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_27__alu_mult_opa_i (read_137)    0.000    0.000    0.000    0.000   N/A
              mux_a_i (mux_MUX_NUM_INPUTS16_MUX_INPUTS_WIDTH32_5) 1.44e-09    0.000 9.95e-08 1.01e-07   0.0
              mux_flag_i (mux_MUX_NUM_INPUTS8_MUX_INPUTS_WIDTH2_2) 2.10e-09 7.57e-10 7.02e-09 9.88e-09   0.0
            rc_conf_registers (conf_reg_file_2) 2.65e-05 6.59e-06 5.09e-06 3.82e-05   0.2
              clk_gate_conf_mem_reg_20_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_2_21)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_21_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_2_22)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_22_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_2_23)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_23_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_2_24)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_24_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_2_25)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_25_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_2_26)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_26_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_2_27)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_27_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_2_28)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_28_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_2_29)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_29_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_2_30)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_10_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_2_11)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_11_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_2_12)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_12_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_2_13)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_13_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_2_14)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_14_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_2_15)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_15_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_2_16)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_0_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_2_1) 7.31e-09    0.000 8.56e-09 1.59e-08   0.0
              clk_gate_conf_mem_reg_16_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_2_17)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_1_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_2_2) 2.33e-07    0.000 8.44e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_17_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_2_18)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_2_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_2_3) 2.34e-07    0.000 8.43e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_18_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_2_19)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_3_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_2_4) 2.33e-07    0.000 8.43e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_19_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_2_20)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_4_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_2_5) 7.31e-09    0.000 8.25e-09 1.56e-08   0.0
              clk_gate_conf_mem_reg_5_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_2_6) 7.30e-09    0.000 8.26e-09 1.56e-08   0.0
              clk_gate_conf_mem_reg_6_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_2_7) 7.30e-09    0.000 8.26e-09 1.56e-08   0.0
              clk_gate_conf_mem_reg_7_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_2_8)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_8_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_2_9)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_9_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_2_10)    0.000    0.000 8.24e-09 8.24e-09   0.0
              u_clk_gate (cgra_clock_gate_18) 5.58e-07    0.000 8.77e-09 5.67e-07   0.0
                clk_gate_i (tsmc65_clk_gating_18) 5.58e-07    0.000 8.77e-09 5.67e-07   0.0
              clk_gate_conf_o_reg (SNPS_CLOCK_GATE_HIGH_conf_reg_file_2_0) 4.38e-06 2.95e-06 1.07e-08 7.34e-06   0.0
              clk_gate_conf_mem_reg_30_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_2_31)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_31_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_2_32)    0.000    0.000 8.24e-09 8.24e-09   0.0
          clk_gate_rcs_res_reg_temp_reg_0__1_ (SNPS_CLOCK_GATE_HIGH_cgra_24) 6.52e-07 6.10e-08 8.81e-09 7.22e-07   0.0
          clk_gate_rcs_res_reg_temp_reg_0__2_ (SNPS_CLOCK_GATE_HIGH_cgra_16) 6.42e-07 6.10e-08 8.80e-09 7.11e-07   0.0
          clk_gate_rcs_res_reg_temp_reg_0__3_ (SNPS_CLOCK_GATE_HIGH_cgra_8) 6.32e-07 6.10e-08 8.79e-09 7.01e-07   0.0
          rc_row_gen_3__rc_col_gen_3__rc_i (reconfigurable_cell_0) 4.41e-05 2.17e-05 1.01e-05 7.59e-05   0.5
            rc_datapath (datapath_0)  1.41e-05 1.35e-05 4.99e-06 3.26e-05   0.2
              reg_file_i (reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_0) 5.05e-06 8.83e-07 5.28e-07 6.46e-06   0.0
                clk_gate_reg_file_mem_reg_2_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_0_2) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
                clk_gate_reg_file_mem_reg_3_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_0_1) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
                u_clk_gate (cgra_clock_gate_0) 6.36e-07 2.68e-08 8.79e-09 6.71e-07   0.0
                  clk_gate_i (tsmc65_clk_gating_0) 6.36e-07 2.68e-08 8.79e-09 6.71e-07   0.0
                clk_gate_reg_file_mem_reg_0_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_0_0) 8.04e-08 5.74e-08 9.19e-09 1.47e-07   0.0
                clk_gate_reg_file_mem_reg_1_ (SNPS_CLOCK_GATE_HIGH_reg_file_REGFILE_DEPTH4_REGFILE_WIDTH32_0_3) 1.05e-07 5.74e-08 8.29e-09 1.70e-07   0.0
              mux_b_i (mux_MUX_NUM_INPUTS16_MUX_INPUTS_WIDTH32_0) 1.04e-06 1.86e-06 1.39e-07 3.03e-06   0.0
              rc_alu (alu_0)          6.06e-06 7.77e-06 4.09e-06 1.79e-05   0.1
                mult_read_gen_30__alu_mult_opb_i (read_2)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_6__alu_mult_opb_i (read_50)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_17__alu_mult_opa_i (read_29)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_20__alu_mult_opb_i (read_22)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_28__alu_mult_opb_i (read_6)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_4__alu_mult_opa_i (read_55)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_18__alu_mult_opb_i (read_26)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_2__alu_mult_opb_i (read_58)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_26__alu_mult_opa_i (read_11)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_13__alu_mult_opa_i (read_37)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_24__alu_mult_opb_i (read_14)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_0__alu_mult_opa_i (read_63)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_14__alu_mult_opb_i (read_34)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_8__alu_mult_opa_i (read_47)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_22__alu_mult_opa_i (read_19)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_1__alu_mult_opb_i (read_60)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_9__alu_mult_opb_i (read_44)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_12__alu_mult_opa_i (read_39)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_23__alu_mult_opb_i (read_16)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_10__alu_mult_opb_i (read_42)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_7__alu_mult_opa_i (read_49)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_5__alu_mult_opb_i (read_52)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_29__alu_mult_opa_i (read_5)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_16__alu_mult_opa_i (read_31)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_27__alu_mult_opb_i (read_8)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_3__alu_mult_opa_i (read_57)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_17__alu_mult_opb_i (read_28)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_25__alu_mult_opa_i (read_13)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_4__alu_mult_opb_i (read_54)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_15__alu_mult_opa_i (read_33)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_26__alu_mult_opb_i (read_10)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_31__alu_mult_opa_i (read_1)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_13__alu_mult_opb_i (read_36)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_21__alu_mult_opa_i (read_21)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_0__alu_mult_opb_i (read_62)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_8__alu_mult_opb_i (read_46)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_11__alu_mult_opa_i (read_41)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_19__alu_mult_opa_i (read_25)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_22__alu_mult_opb_i (read_18)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_30__alu_mult_opa_i (read_3)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_12__alu_mult_opb_i (read_38)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_6__alu_mult_opa_i (read_51)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_20__alu_mult_opa_i (read_23)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_28__alu_mult_opa_i (read_7)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_7__alu_mult_opb_i (read_48)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_18__alu_mult_opa_i (read_27)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_2__alu_mult_opa_i (read_59)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_29__alu_mult_opb_i (read_4)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_16__alu_mult_opb_i (read_30)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_24__alu_mult_opa_i (read_15)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_3__alu_mult_opb_i (read_56)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_14__alu_mult_opa_i (read_35)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_25__alu_mult_opb_i (read_12)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_1__alu_mult_opa_i (read_61)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_15__alu_mult_opb_i (read_32)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_9__alu_mult_opa_i (read_45)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_31__alu_mult_opb_i (read_0)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_23__alu_mult_opa_i (read_17)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_10__alu_mult_opa_i (read_43)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_21__alu_mult_opb_i (read_20)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_11__alu_mult_opb_i (read_40)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_5__alu_mult_opa_i (read_53)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_19__alu_mult_opb_i (read_24)    0.000    0.000    0.000    0.000   N/A
                mult_read_gen_27__alu_mult_opa_i (read_9)    0.000    0.000    0.000    0.000   N/A
              mux_a_i (mux_MUX_NUM_INPUTS16_MUX_INPUTS_WIDTH32_1) 7.18e-07 1.76e-06 1.11e-07 2.59e-06   0.0
              mux_flag_i (mux_MUX_NUM_INPUTS8_MUX_INPUTS_WIDTH2_0) 1.42e-08 7.93e-09 7.02e-09 2.92e-08   0.0
            rc_conf_registers (conf_reg_file_0) 3.00e-05 8.21e-06 5.10e-06 4.33e-05   0.3
              clk_gate_conf_mem_reg_20_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_0_21)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_21_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_0_22)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_22_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_0_23)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_23_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_0_24)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_24_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_0_25)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_25_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_0_26)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_26_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_0_27)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_27_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_0_28)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_28_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_0_29)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_29_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_0_30)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_10_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_0_11)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_11_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_0_12)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_12_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_0_13)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_13_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_0_14)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_14_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_0_15)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_15_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_0_16)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_0_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_0_1) 7.31e-09    0.000 8.56e-09 1.59e-08   0.0
              clk_gate_conf_mem_reg_16_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_0_17)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_1_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_0_2) 2.33e-07    0.000 8.44e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_17_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_0_18)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_2_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_0_3) 2.33e-07    0.000 8.43e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_18_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_0_19)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_3_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_0_4) 2.33e-07    0.000 8.43e-09 2.42e-07   0.0
              clk_gate_conf_mem_reg_19_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_0_20)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_4_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_0_5) 7.31e-09    0.000 8.25e-09 1.56e-08   0.0
              clk_gate_conf_mem_reg_5_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_0_6) 7.31e-09    0.000 8.26e-09 1.56e-08   0.0
              clk_gate_conf_mem_reg_6_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_0_7) 7.30e-09    0.000 8.26e-09 1.56e-08   0.0
              clk_gate_conf_mem_reg_7_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_0_8)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_8_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_0_9)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_9_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_0_10)    0.000    0.000 8.24e-09 8.24e-09   0.0
              u_clk_gate (cgra_clock_gate_16) 5.38e-07    0.000 8.75e-09 5.46e-07   0.0
                clk_gate_i (tsmc65_clk_gating_16) 5.38e-07    0.000 8.75e-09 5.46e-07   0.0
              clk_gate_conf_o_reg (SNPS_CLOCK_GATE_HIGH_conf_reg_file_0_0) 4.36e-06 2.90e-06 1.07e-08 7.27e-06   0.0
              clk_gate_conf_mem_reg_30_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_0_31)    0.000    0.000 8.24e-09 8.24e-09   0.0
              clk_gate_conf_mem_reg_31_ (SNPS_CLOCK_GATE_HIGH_conf_reg_file_0_32)    0.000    0.000 8.24e-09 8.24e-09   0.0
          clk_gate_rcs_res_reg_reg_3__0_ (SNPS_CLOCK_GATE_HIGH_cgra_25) 2.14e-06 1.07e-06 9.49e-09 3.22e-06   0.0
          clk_gate_rcs_res_reg_reg_3__1_ (SNPS_CLOCK_GATE_HIGH_cgra_17) 6.52e-07 6.10e-08 8.81e-09 7.22e-07   0.0
        rcs_col_cg_gen_2__clk_gate_rcs_col_i (cgra_clock_gate_33) 5.43e-06 8.02e-06 1.12e-08 1.35e-05   0.1
          clk_gate_i (tsmc65_clk_gating_34) 5.43e-06 8.02e-06 1.12e-08 1.35e-05   0.1
        cgra_ctrl_i (cgra_controller) 7.87e-05 1.48e-05 8.75e-07 9.44e-05   0.6
          clk_gate_rcs_fsm_state_reg_0_ (SNPS_CLOCK_GATE_HIGH_cgra_controller_0) 1.25e-06 1.30e-08 9.11e-09 1.28e-06   0.0
          clk_gate_rcs_fsm_state_reg_1_ (SNPS_CLOCK_GATE_HIGH_cgra_controller_7) 1.25e-06 1.30e-08 9.11e-09 1.28e-06   0.0
          rcs_pc_gen_1__rcs_pc_i (program_counter_CNT_N_BITS5_2) 1.19e-05 3.09e-06 7.80e-08 1.51e-05   0.1
            clk_gate_pc_cnt_reg (SNPS_CLOCK_GATE_HIGH_program_counter_CNT_N_BITS5_0_2) 6.42e-06 4.39e-07 1.11e-08 6.87e-06   0.0
          clk_gate_col_ker_id_reg_0_ (SNPS_CLOCK_GATE_HIGH_cgra_controller_8) 1.01e-06 3.48e-09 9.02e-09 1.02e-06   0.0
          clk_gate_rcs_fsm_state_reg_2_ (SNPS_CLOCK_GATE_HIGH_cgra_controller_5) 1.25e-06 1.30e-08 9.11e-09 1.28e-06   0.0
          clk_gate_col_ker_id_reg_1_ (SNPS_CLOCK_GATE_HIGH_cgra_controller_6) 1.01e-06 3.48e-09 9.02e-09 1.02e-06   0.0
          rcs_pc_gen_3__rcs_pc_i (program_counter_CNT_N_BITS5_0) 1.20e-05 3.59e-06 7.75e-08 1.57e-05   0.1
            clk_gate_pc_cnt_reg (SNPS_CLOCK_GATE_HIGH_program_counter_CNT_N_BITS5_0_0) 6.42e-06 4.39e-07 1.11e-08 6.87e-06   0.0
          clk_gate_rcs_fsm_state_reg_3_ (SNPS_CLOCK_GATE_HIGH_cgra_controller_3) 1.25e-06 1.30e-08 9.11e-09 1.27e-06   0.0
          clk_gate_col_ker_id_reg_2_ (SNPS_CLOCK_GATE_HIGH_cgra_controller_4) 1.01e-06 3.48e-09 9.02e-09 1.02e-06   0.0
          rcs_pc_gen_0__rcs_pc_i (program_counter_CNT_N_BITS5_3) 1.21e-05 3.32e-06 6.90e-08 1.55e-05   0.1
            clk_gate_pc_cnt_reg (SNPS_CLOCK_GATE_HIGH_program_counter_CNT_N_BITS5_0_3) 6.42e-06 4.39e-07 1.11e-08 6.87e-06   0.0
          clk_gate_col_ker_id_reg_3_ (SNPS_CLOCK_GATE_HIGH_cgra_controller_2) 1.01e-06 3.48e-09 9.02e-09 1.02e-06   0.0
          rcs_pc_gen_2__rcs_pc_i (program_counter_CNT_N_BITS5_1) 1.19e-05 2.97e-06 7.56e-08 1.50e-05   0.1
            clk_gate_pc_cnt_reg (SNPS_CLOCK_GATE_HIGH_program_counter_CNT_N_BITS5_0_1) 6.42e-06 4.39e-07 1.11e-08 6.87e-06   0.0
          clk_gate_imem_radd_s_reg (SNPS_CLOCK_GATE_HIGH_cgra_controller_1) 1.01e-06 6.09e-09 9.02e-09 1.02e-06   0.0
        rcs_col_cg_gen_0__clk_gate_rcs_col_i (cgra_clock_gate_35) 5.58e-06 8.31e-06 1.13e-08 1.39e-05   0.1
          clk_gate_i (tsmc65_clk_gating_36) 5.58e-06 8.31e-06 1.13e-08 1.39e-05   0.1
        cgra_synchronizer_i (synchronizer) 2.31e-04 2.13e-05 6.48e-06 2.59e-04   1.6
          clk_gate_acc_req_reg_reg (SNPS_CLOCK_GATE_HIGH_synchronizer_5) 1.07e-06 6.96e-09 9.04e-09 1.09e-06   0.0
          clk_gate_ker_col_req_reg_reg (SNPS_CLOCK_GATE_HIGH_synchronizer_6) 1.01e-06 3.48e-09 9.02e-09 1.02e-06   0.0
          peripheral_regs_i (peripheral_regs) 2.16e-04 2.09e-05 5.01e-06 2.42e-04   1.5
            cgra_reg_top_i (cgra_reg_top_643242) 2.15e-04 1.99e-05 4.58e-06 2.39e-04   1.5
              u_perf_cnt_total_kernels (prim_subreg_32_RW_00000000_8) 2.19e-06 3.38e-08 1.85e-07 2.41e-06   0.0
                wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_8) 6.59e-09 4.35e-09 6.25e-08 7.34e-08   0.0
                clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_0_8) 1.00e-06 2.78e-08 9.02e-09 1.04e-06   0.0
              u_col_status (prim_subreg_4_RO_0_0) 1.16e-06 3.00e-08 2.38e-08 1.22e-06   0.0
                clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_4_RO_0_0) 1.07e-06 6.96e-09 9.04e-09 1.09e-06   0.0
                wr_en_data_arb (prim_subreg_arb_DW4_SWACCESSRO_0)    0.000    0.000    0.000    0.000   N/A
              u_slot1_ptr_out_c0 (prim_subreg_32_RW_00000000_15) 1.92e-06    0.000 1.31e-07 2.06e-06   0.0
                wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_15) 5.99e-12    0.000 1.00e-08 1.00e-08   0.0
                clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_9_6) 9.46e-07    0.000 9.00e-09 9.55e-07   0.0
              u_slot1_ptr_out_c1 (prim_subreg_32_RW_00000000_13) 1.92e-06    0.000 1.33e-07 2.06e-06   0.0
                wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_13) 5.99e-12    0.000 1.07e-08 1.07e-08   0.0
                clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_9_4) 9.46e-07    0.000 9.00e-09 9.55e-07   0.0
              u_slot1_ptr_out_c2 (prim_subreg_32_RW_00000000_11) 1.92e-06    0.000 1.31e-07 2.06e-06   0.0
                clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_9_2) 9.46e-07    0.000 9.00e-09 9.55e-07   0.0
                wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_11) 5.99e-12    0.000 1.00e-08 1.00e-08   0.0
              u_slot1_ptr_out_c3 (prim_subreg_32_RW_00000000_9) 1.92e-06    0.000 1.31e-07 2.06e-06   0.0
                clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_9_0) 9.46e-07    0.000 9.00e-09 9.55e-07   0.0
                wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_9) 5.99e-12    0.000 1.00e-08 1.00e-08   0.0
              u_perf_cnt_c3_active_cycles (prim_subreg_32_RW_00000000_1) 3.08e-05 3.71e-06 1.82e-07 3.47e-05   0.2
                clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_0_1) 6.11e-06 3.17e-06 1.13e-08 9.29e-06   0.1
                wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_1) 3.03e-07 2.33e-07 6.38e-08 6.00e-07   0.0
              u_slot0_ker_id (prim_subreg_32_RW_00000000_26) 4.01e-05 4.40e-06 1.22e-07 4.46e-05   0.3
                clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_25_1) 7.77e-06 4.40e-06 1.20e-08 1.22e-05   0.1
                wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_26) 5.59e-09 1.25e-09 8.75e-09 1.56e-08   0.0
              u_perf_cnt_c1_active_cycles (prim_subreg_32_RW_00000000_5) 3.08e-05 3.70e-06 1.82e-07 3.47e-05   0.2
                wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_5) 3.04e-07 2.33e-07 6.43e-08 6.02e-07   0.0
                clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_0_5) 6.11e-06 3.17e-06 1.13e-08 9.29e-06   0.1
              u_perf_cnt_enable (prim_subreg_1_RW_0_1) 1.99e-06    0.000 8.07e-09 1.99e-06   0.0
                wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_1) 5.99e-12    0.000 2.53e-10 2.59e-10   0.0
              u_perf_cnt_c2_stall_cycles (prim_subreg_32_RW_00000000_2) 2.71e-06 9.91e-08 1.84e-07 3.00e-06   0.0
                clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_0_2) 1.11e-06 8.35e-08 9.07e-09 1.20e-06   0.0
                wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_2) 1.47e-08 9.60e-09 6.29e-08 8.73e-08   0.0
              u_slot1_ptr_in_c0 (prim_subreg_32_RW_00000000_16) 1.92e-06    0.000 1.31e-07 2.06e-06   0.0
                clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_9_7) 9.46e-07    0.000 9.00e-09 9.55e-07   0.0
                wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_16) 5.99e-12    0.000 1.00e-08 1.00e-08   0.0
              u_perf_cnt_c3_stall_cycles (prim_subreg_32_RW_00000000_0) 2.71e-06 9.91e-08 1.85e-07 3.00e-06   0.0
                wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_0) 1.48e-08 9.60e-09 6.29e-08 8.73e-08   0.0
                clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_0_0) 1.11e-06 8.35e-08 9.07e-09 1.20e-06   0.0
              u_slot1_ptr_in_c1 (prim_subreg_32_RW_00000000_14) 1.92e-06    0.000 1.31e-07 2.06e-06   0.0
                wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_14) 5.99e-12    0.000 1.00e-08 1.00e-08   0.0
                clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_9_5) 9.46e-07    0.000 9.00e-09 9.55e-07   0.0
              u_slot1_ptr_in_c2 (prim_subreg_32_RW_00000000_12) 1.92e-06    0.000 1.32e-07 2.06e-06   0.0
                wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_12) 5.99e-12    0.000 1.08e-08 1.08e-08   0.0
                clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_9_3) 9.46e-07    0.000 9.00e-09 9.55e-07   0.0
              u_slot1_ptr_in_c3 (prim_subreg_32_RW_00000000_10) 1.92e-06    0.000 1.31e-07 2.05e-06   0.0
                clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_9_1) 9.46e-07    0.000 9.00e-09 9.55e-07   0.0
                wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_10) 5.99e-12    0.000 1.00e-08 1.00e-08   0.0
              u_perf_cnt_c2_active_cycles (prim_subreg_32_RW_00000000_3) 3.08e-05 3.71e-06 1.80e-07 3.47e-05   0.2
                clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_0_3) 6.11e-06 3.17e-06 1.13e-08 9.29e-06   0.1
                wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_3) 3.01e-07 2.33e-07 6.38e-08 5.98e-07   0.0
              u_perf_cnt_reset (prim_subreg_1_RW_0_0) 1.96e-06    0.000 8.61e-09 1.96e-06   0.0
                wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_0) 5.99e-12    0.000 1.61e-09 1.61e-09   0.0
              u_perf_cnt_c0_active_cycles (prim_subreg_32_RW_00000000_7) 3.08e-05 3.71e-06 1.81e-07 3.47e-05   0.2
                clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_0_7) 6.11e-06 3.17e-06 1.13e-08 9.29e-06   0.1
                wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_7) 3.05e-07 2.33e-07 6.43e-08 6.02e-07   0.0
              u_slot1_ker_id (prim_subreg_32_RW_00000000_25) 2.18e-06 2.90e-08 1.30e-07 2.34e-06   0.0
                clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_25_0) 1.00e-06 2.78e-08 9.02e-09 1.04e-06   0.0
                wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_25) 2.88e-09 1.13e-09 9.36e-09 1.34e-08   0.0
              u_slot0_ptr_out_c0 (prim_subreg_32_RW_00000000_23) 1.92e-06    0.000 1.39e-07 2.06e-06   0.0
                wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_23) 5.99e-12    0.000 1.00e-08 1.00e-08   0.0
                clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_9_14) 9.46e-07    0.000 9.00e-09 9.55e-07   0.0
              u_slot0_ptr_out_c1 (prim_subreg_32_RW_00000000_21) 1.92e-06    0.000 1.39e-07 2.06e-06   0.0
                wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_21) 5.99e-12    0.000 1.07e-08 1.07e-08   0.0
                clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_9_12) 9.46e-07    0.000 9.00e-09 9.55e-07   0.0
              u_slot0_ptr_out_c2 (prim_subreg_32_RW_00000000_19) 1.92e-06    0.000 1.39e-07 2.06e-06   0.0
                clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_9_10) 9.46e-07    0.000 9.00e-09 9.55e-07   0.0
                wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_19) 5.99e-12    0.000 1.00e-08 1.00e-08   0.0
              u_slot0_ptr_out_c3 (prim_subreg_32_RW_00000000_17) 1.92e-06    0.000 1.39e-07 2.06e-06   0.0
                clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_9_8) 9.46e-07    0.000 9.00e-09 9.55e-07   0.0
                wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_17) 5.99e-12    0.000 1.00e-08 1.00e-08   0.0
              u_perf_cnt_c1_stall_cycles (prim_subreg_32_RW_00000000_4) 2.71e-06 9.91e-08 1.85e-07 3.00e-06   0.0
                wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_4) 1.48e-08 9.60e-09 6.29e-08 8.74e-08   0.0
                clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_0_4) 1.11e-06 8.35e-08 9.07e-09 1.20e-06   0.0
              u_slot0_ptr_in_c0 (prim_subreg_32_RW_00000000_24) 1.92e-06    0.000 1.39e-07 2.06e-06   0.0
                wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_24) 5.99e-12    0.000 1.08e-08 1.08e-08   0.0
                clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_9_15) 9.46e-07    0.000 9.00e-09 9.55e-07   0.0
              u_slot0_ptr_in_c1 (prim_subreg_32_RW_00000000_22) 1.92e-06    0.000 1.36e-07 2.06e-06   0.0
                clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_9_13) 9.46e-07    0.000 9.00e-09 9.55e-07   0.0
                wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_22) 5.99e-12    0.000 8.02e-09 8.02e-09   0.0
              u_slot0_ptr_in_c2 (prim_subreg_32_RW_00000000_20) 1.92e-06    0.000 1.39e-07 2.06e-06   0.0
                wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_20) 5.99e-12    0.000 1.00e-08 1.00e-08   0.0
                clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_9_11) 9.46e-07    0.000 9.00e-09 9.55e-07   0.0
              u_slot0_ptr_in_c3 (prim_subreg_32_RW_00000000_18) 1.92e-06    0.000 1.37e-07 2.06e-06   0.0
                wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_18) 5.99e-12    0.000 8.81e-09 8.82e-09   0.0
                clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_9_9) 9.46e-07    0.000 9.00e-09 9.55e-07   0.0
              u_perf_cnt_c0_stall_cycles (prim_subreg_32_RW_00000000_6) 2.71e-06 9.92e-08 1.84e-07 3.00e-06   0.0
                clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_0_6) 1.11e-06 8.35e-08 9.07e-09 1.20e-06   0.0
                wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_6) 1.48e-08 9.60e-09 6.29e-08 8.74e-08   0.0
          clk_gate_col_acc_map_reg_reg_0_ (SNPS_CLOCK_GATE_HIGH_synchronizer_4) 1.01e-06 3.48e-09 9.02e-09 1.02e-06   0.0
          clk_gate_conf_w_add_reg_reg (SNPS_CLOCK_GATE_HIGH_synchronizer_7) 1.01e-06 3.48e-09 9.02e-09 1.02e-06   0.0
          clk_gate_rd_ptr_o_reg_0_ (SNPS_CLOCK_GATE_HIGH_synchronizer_0) 9.95e-07 2.30e-07 9.02e-09 1.23e-06   0.0
          clk_gate_col_acc_map_reg_reg_1_ (SNPS_CLOCK_GATE_HIGH_synchronizer_3) 1.01e-06 3.48e-09 9.02e-09 1.02e-06   0.0
          clk_gate_col_acc_map_reg_reg_2_ (SNPS_CLOCK_GATE_HIGH_synchronizer_2) 1.01e-06 3.48e-09 9.02e-09 1.02e-06   0.0
          clk_gate_col_acc_map_reg_reg_3_ (SNPS_CLOCK_GATE_HIGH_synchronizer_1) 1.01e-06 3.48e-09 9.02e-09 1.02e-06   0.0
      clk_gate_logic_i (cgra_clock_gate_36) 2.69e-05 4.27e-05 1.20e-08 6.96e-05   0.4
        clk_gate_i (tsmc65_clk_gating_38) 2.69e-05 4.27e-05 1.20e-08 6.96e-05   0.4
      clk_gate_mem_i (cgra_clock_gate_37) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        clk_gate_i (tsmc65_clk_gating_39) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
      cgra_context_memory_i (context_memory)    0.000    0.000 1.37e-06 1.37e-06   0.0
        sram_macro_gen_0__cgra_ram0_i (cgra_sram_wrapper_128_00000020_3)    0.000    0.000 3.42e-07 3.42e-07   0.0
        sram_macro_gen_3__cgra_ram0_i (cgra_sram_wrapper_128_00000020_0)    0.000    0.000 3.42e-07 3.42e-07   0.0
        sram_macro_gen_2__cgra_ram0_i (cgra_sram_wrapper_128_00000020_1)    0.000    0.000 3.42e-07 3.42e-07   0.0
        sram_macro_gen_1__cgra_ram0_i (cgra_sram_wrapper_128_00000020_2)    0.000    0.000 3.42e-07 3.42e-07   0.0
    heepocrates_ctrl_i (heepocrates_ctrl_643242) 3.99e-05 4.94e-07 1.76e-07 4.06e-05   0.3
      heepocrates_ctrl_reg_top_i (heepocrates_ctrl_reg_top_643242) 3.99e-05 4.94e-07 1.76e-07 4.06e-05   0.3
        u_mem6_sw_monitor (prim_subreg_4_RO_0_5) 4.34e-06 5.52e-08 1.34e-08 4.40e-06   0.0
          wr_en_data_arb (prim_subreg_arb_DW4_SWACCESSRO_5)    0.000    0.000    0.000    0.000   N/A
        u_mem4_sw_monitor (prim_subreg_4_RO_0_7) 4.34e-06 4.94e-08 1.34e-08 4.40e-06   0.0
          wr_en_data_arb (prim_subreg_arb_DW4_SWACCESSRO_7)    0.000    0.000    0.000    0.000   N/A
        u_mem2_sw_monitor (prim_subreg_4_RO_0_9) 4.34e-06 6.03e-08 1.34e-08 4.41e-06   0.0
          wr_en_data_arb (prim_subreg_arb_DW4_SWACCESSRO_9)    0.000    0.000    0.000    0.000   N/A
        u_cgra_mem_sw_monitor (prim_subreg_4_RO_0_3) 4.33e-06 4.98e-08 1.34e-08 4.39e-06   0.0
          wr_en_data_arb (prim_subreg_arb_DW4_SWACCESSRO_3)    0.000    0.000    0.000    0.000   N/A
        u_coubertin_sw_monitor (prim_subreg_2_RO_0_8) 2.17e-06 2.43e-08 6.68e-09 2.20e-06   0.0
          wr_en_data_arb (prim_subreg_arb_DW2_SWACCESSRO_8)    0.000    0.000    0.000    0.000   N/A
        u_cgra_enable (prim_subreg_2_RW_1) 2.96e-06    0.000 1.29e-08 2.97e-06   0.0
          wr_en_data_arb (prim_subreg_arb_DW2_SWACCESSRW_4)    0.000    0.000 5.01e-10 5.01e-10   0.0
        u_mem7_sw_monitor (prim_subreg_4_RO_0_4) 4.33e-06 5.50e-08 1.34e-08 4.40e-06   0.0
          wr_en_data_arb (prim_subreg_arb_DW4_SWACCESSRO_4)    0.000    0.000    0.000    0.000   N/A
        u_mem5_sw_monitor (prim_subreg_4_RO_0_6) 4.34e-06 5.09e-08 1.34e-08 4.40e-06   0.0
          wr_en_data_arb (prim_subreg_arb_DW4_SWACCESSRO_6)    0.000    0.000    0.000    0.000   N/A
        u_mem3_sw_monitor (prim_subreg_4_RO_0_8) 4.33e-06 5.08e-08 1.34e-08 4.40e-06   0.0
          wr_en_data_arb (prim_subreg_arb_DW4_SWACCESSRO_8)    0.000    0.000    0.000    0.000   N/A
        u_mem1_sw_monitor (prim_subreg_4_RO_0_10) 4.34e-06 4.96e-08 1.34e-08 4.40e-06   0.0
          wr_en_data_arb (prim_subreg_arb_DW4_SWACCESSRO_10)    0.000    0.000    0.000    0.000   N/A
    fll_subsystem_i (fll_subsystem)   1.12e-05 8.66e-04 1.12e-07 8.77e-04   5.6
      clk_mux_fll_soc_i (pulp_clock_mux2_1) 3.84e-06 8.64e-04 7.96e-09 8.68e-04   5.5
        clk_mux2_i (tsmc65_clk_mux2_1) 3.84e-06 8.64e-04 7.96e-09 8.68e-04   5.5
      apb_fll_if_i (apb_fll_if)       7.37e-06 1.17e-07 1.04e-07 7.59e-06   0.0
    coubertin_subsystem_i (coubertin_subsystem_643242) 4.51e-05 1.63e-06 5.71e-06 5.24e-05   0.3
      coubertin_controller_i (coubertin_controller_643242) 3.66e-05    0.000 7.68e-07 3.73e-05   0.2
        coubertin_controller_reg_top_i (coubertin_controller_reg_top_643242) 3.46e-05    0.000 6.99e-07 3.53e-05   0.2
          u_saen (prim_subreg_1_RW_0_20) 1.96e-06    0.000 8.61e-09 1.96e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_26)    0.000    0.000 1.60e-09 1.60e-09   0.0
          u_latency (prim_subreg_32_RW_00000000_28) 7.07e-06    0.000 2.23e-07 7.29e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_28_0) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_28)    0.000    0.000 8.56e-08 8.56e-08   0.0
          u_ready (prim_subreg_1_RO_0_11) 9.78e-07    0.000 4.24e-09 9.82e-07   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRO_11)    0.000    0.000    0.000    0.000   N/A
          u_coubertin_clk_gate (prim_subreg_1_RW_1_5) 1.97e-06    0.000 8.05e-09 1.98e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW1_SWACCESSRW_25)    0.000    0.000 2.51e-10 2.51e-10   0.0
          u_r0 (prim_subreg_32_RW_00000000_30) 7.07e-06    0.000 1.31e-07 7.20e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_29_2) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_30)    0.000    0.000 1.03e-08 1.03e-08   0.0
          u_r1 (prim_subreg_32_RW_00000000_29) 7.07e-06    0.000 1.29e-07 7.20e-06   0.0
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RW_00000000_29_0) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRW_29)    0.000    0.000 9.68e-09 9.68e-09   0.0
          u_r2 (prim_subreg_32_RO_00000000_2) 8.49e-06    0.000 1.25e-07 8.62e-06   0.1
            clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_32_RO_00000000_2) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
            wr_en_data_arb (prim_subreg_arb_DW32_SWACCESSRO_2)    0.000    0.000    0.000    0.000   N/A
      coubertin_clk_gating_i (tc_clk_gating) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        clk_gate_i (tsmc65_clk_gating_37) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
  cgra_logic_powergate_switch_ack_read (read_1026)    0.000    0.000    0.000    0.000   N/A
  cgra_logic_powergate_switch_read (read_1032)    0.000    0.000    0.000    0.000   N/A
  rstgen_i (rstgen)                   1.71e-09    0.000 1.27e-08 1.44e-08   0.0
    i_rstgen_bypass (rstgen_bypass)   1.71e-09    0.000 1.27e-08 1.44e-08   0.0
      i_tc_clk_mux2_init_no (tc_clk_mux2_0)    0.000    0.000    0.000    0.000   N/A
        tsmc65_clk_mux2_i (tsmc65_clk_mux2_2)    0.000    0.000    0.000    0.000   N/A
      i_tc_clk_mux2_rst_no (tc_clk_mux2_1)    0.000    0.000    0.000    0.000   N/A
        tsmc65_clk_mux2_i (tsmc65_clk_mux2_3)    0.000    0.000    0.000    0.000   N/A
      i_tc_clk_mux2_rst_n (tc_clk_mux2_2)    0.000    0.000    0.000    0.000   N/A
        tsmc65_clk_mux2_i (tsmc65_clk_mux2_4)    0.000    0.000    0.000    0.000   N/A
  coubertin_subsystem_powergate_switch_read (read_1030)    0.000    0.000    0.000    0.000   N/A
  cgra_memory_powergate_iso_read (read_1028)    0.000    0.000    0.000    0.000   N/A
  sync_mem2_sw3_fb_i (sync_1_26)      2.38e-06 3.88e-08 8.03e-09 2.43e-06   0.0
  sync_mem5_sw3_fb_i (sync_1_14)      2.39e-06 3.98e-08 8.03e-09 2.44e-06   0.0
  sync_mem2_sw2_fb_i (sync_1_27)      2.39e-06 3.97e-08 8.03e-09 2.43e-06   0.0
  sync_mem5_sw2_fb_i (sync_1_15)      2.39e-06 4.01e-08 8.02e-09 2.44e-06   0.0
  sync_mem2_sw1_fb_i (sync_1_28)      2.39e-06 4.01e-08 8.02e-09 2.44e-06   0.0
  sync_mem5_sw1_fb_i (sync_1_16)      2.39e-06 3.95e-08 8.03e-09 2.43e-06   0.0
  sync_mem2_sw0_fb_i (sync_1_29)      2.38e-06 3.93e-08 8.02e-09 2.43e-06   0.0
  cgra_memory_powergate_switch_read (read_1031)    0.000    0.000    0.000    0.000   N/A
  sync_mem5_sw0_fb_i (sync_1_17)      2.38e-06 3.91e-08 8.03e-09 2.43e-06   0.0
  coubertin_subsystem_powergate_iso_read (read_1027)    0.000    0.000    0.000    0.000   N/A
  i_clk_int_div (clk_int_div_DIV_VALUE_WIDTH10_DEFAULT_DIV_VALUE1023) 1.45e-05 1.10e-06 7.71e-08 1.56e-05   0.1
    i_clk_mux (tc_clk_mux2_4)            0.000    0.000    0.000    0.000   N/A
      tsmc65_clk_mux2_i (tsmc65_clk_mux2_6)    0.000    0.000    0.000    0.000   N/A
    i_clk_gate (tc_clk_gating_IS_FUNCTIONAL1) 1.93e-09    0.000 1.05e-08 1.24e-08   0.0
      clk_gate_i (tsmc65_clk_gating_40) 1.93e-09    0.000 1.05e-08 1.24e-08   0.0
    i_clk_bypass_mux (tc_clk_mux2_3)  -1.3e-08 8.66e-10 1.46e-09 -1.1e-08   N/A
      tsmc65_clk_mux2_i (tsmc65_clk_mux2_5) -1.3e-08 8.66e-10 1.46e-09 -1.1e-08   N/A
    i_odd_clk_xor (tc_clk_xor2)       1.40e-09 1.93e-10 1.97e-09 3.57e-09   0.0
      tsmc65_clk_xor2_i (tsmc65_clk_xor2) 1.40e-09 1.93e-10 1.97e-09 3.57e-09   0.0
  heepocrates_bus_i (heepocrates_bus) 9.88e-07 5.44e-08 2.81e-07 1.32e-06   0.0
    heepocrates_xbar_i (heepocrates_xbar_XBAR_NSLAVE1) 9.78e-07    0.000 1.32e-08 9.91e-07   0.0
      i_xbar_slave (xbar_varlat_0_1_1_00000045_00000020) 9.78e-07    0.000 6.72e-09 9.85e-07   0.0
        gen_inputs_0__i_addr_dec_resp_mux (addr_dec_resp_mux_varlat_00000000_00000001_00000045_00000020) 9.78e-07    0.000 6.72e-09 9.85e-07   0.0
      addr_decode_i (addr_decode_NoIndices1_NoRules1_962242)    0.000    0.000 6.45e-09 6.45e-09   0.0
    heepocrates_peripheral_addr_decode_i (addr_decode_NoIndices4_NoRules4_962242_1)    0.000    0.000 5.31e-08 5.31e-08   0.0
    heepocrates_reg_demux_i (reg_demux_NoPorts4_096242_1) 9.90e-09 5.44e-08 2.15e-07 2.79e-07   0.0
  heepocrates_pad_ring_i (heepocrates_pad_ring) 1.82e-03 8.93e-06 2.51e-07 1.83e-03  11.6
    pad_jtag_trst_i (pad_cell_input_PADATTR8_7)    0.000    0.000 3.61e-09 3.61e-09   0.0
    pad_rst_i (pad_cell_input_PADATTR8_12)    0.000    0.000 3.61e-09 3.61e-09   0.0
    pad_gpio_1_i (pad_cell_inout_PADATTR8_39)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_bladetest_SCin_i (pad_cell_input_PADATTR8_3)    0.000    0.000 3.61e-09 3.61e-09   0.0
    pad_jtag_tdo_i (pad_cell_output_PADATTR8_2)    0.000    0.000 4.27e-09 4.27e-09   0.0
    pad_gpio_13_i (pad_cell_inout_PADATTR8_27)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_bladetest_OSCen_i (pad_cell_input_PADATTR8_0)    0.000    0.000 3.61e-09 3.61e-09   0.0
    pad_spi_flash_sd_2_i (pad_cell_inout_PADATTR8_12)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_gpio_8_i (pad_cell_inout_PADATTR8_32)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_spi_cs_1_i (pad_cell_inout_PADATTR8_8)    0.000    0.000 4.93e-09 4.93e-09   0.0
    pad_spi_flash_sck_i (pad_cell_inout_PADATTR8_16)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_spi_flash_cs_0_i (pad_cell_inout_PADATTR8_15)    0.000    0.000 4.93e-09 4.93e-09   0.0
    pad_ref_clk_i (pad_cell_input_PADATTR8_5) 1.28e-07 1.08e-09 3.28e-09 1.32e-07   0.0
    pad_spi_sd_3_i (pad_cell_inout_PADATTR8_4)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_uart_rx_i (pad_cell_inout_PADATTR8_43)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_gpio_11_i (pad_cell_inout_PADATTR8_29)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_execute_from_flash_i (pad_cell_input_PADATTR8_10)    0.000    0.000 3.61e-09 3.61e-09   0.0
    pad_spi_flash_sd_0_i (pad_cell_inout_PADATTR8_14)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_gpio_6_i (pad_cell_inout_PADATTR8_34)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_i2c_sda_i (pad_cell_inout_PADATTR8_2)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_gpio_22_i (pad_cell_inout_PADATTR8_18)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_gpio_18_i (pad_cell_inout_PADATTR8_22)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_spi_sd_1_i (pad_cell_inout_PADATTR8_6)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_jtag_tms_i (pad_cell_input_PADATTR8_8)    0.000    0.000 3.61e-09 3.61e-09   0.0
    pad_exit_value_i (pad_cell_inout_PADATTR8_0)    0.000    0.000 4.63e-09 4.63e-09   0.0
    pad_gpio_4_i (pad_cell_inout_PADATTR8_36)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_gpio_20_i (pad_cell_inout_PADATTR8_20)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_gpio_16_i (pad_cell_inout_PADATTR8_24)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_uart_tx_i (pad_cell_inout_PADATTR8_42) 5.55e-06 2.70e-10 4.63e-09 5.55e-06   0.0
    pad_jtag_tdi_i (pad_cell_input_PADATTR8_6)    0.000    0.000 3.61e-09 3.61e-09   0.0
    pad_i2c_scl_i (pad_cell_inout_PADATTR8_3)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_gpio_2_i (pad_cell_inout_PADATTR8_38)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_gpio_14_i (pad_cell_inout_PADATTR8_26)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_spi_flash_sd_3_i (pad_cell_inout_PADATTR8_11)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_gpio_9_i (pad_cell_inout_PADATTR8_31)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_boot_select_i (pad_cell_input_PADATTR8_11)    0.000    0.000 3.61e-09 3.61e-09   0.0
    pad_exit_valid_i (pad_cell_inout_PADATTR8_41)    0.000    0.000 4.63e-09 4.63e-09   0.0
    pad_gpio_0_i (pad_cell_inout_PADATTR8_40)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_gpio_12_i (pad_cell_inout_PADATTR8_28)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_bladetest_SCout_i (pad_cell_output_PADATTR8_1) 8.64e-04    0.000 4.27e-09 8.64e-04   5.5
    pad_bypass_fll_i (pad_cell_input_PADATTR8_4)    0.000    0.000 3.61e-09 3.61e-09   0.0
    pad_spi_flash_sd_1_i (pad_cell_inout_PADATTR8_13)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_gpio_7_i (pad_cell_inout_PADATTR8_33)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_spi_cs_0_i (pad_cell_inout_PADATTR8_9)    0.000    0.000 4.93e-09 4.93e-09   0.0
    pad_jtag_tck_i (pad_cell_input_PADATTR8_9) 9.60e-05 8.93e-06 3.28e-09 1.05e-04   0.7
    pad_gpio_23_i (pad_cell_inout_PADATTR8_17)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_bladetest_scen_i (pad_cell_input_PADATTR8_1)    0.000    0.000 3.61e-09 3.61e-09   0.0
    pad_gpio_19_i (pad_cell_inout_PADATTR8_21)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_spi_sd_2_i (pad_cell_inout_PADATTR8_5)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_spi_sck_i (pad_cell_inout_PADATTR8_10)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_gpio_10_i (pad_cell_inout_PADATTR8_30)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_bladetest_ck_i (pad_cell_input_PADATTR8_2)    0.000    0.000 3.61e-09 3.61e-09   0.0
    pad_gpio_5_i (pad_cell_inout_PADATTR8_35)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_gpio_21_i (pad_cell_inout_PADATTR8_19)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_gpio_17_i (pad_cell_inout_PADATTR8_23)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_spi_sd_0_i (pad_cell_inout_PADATTR8_7)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_fll_clk_div_i (pad_cell_inout_PADATTR8_1)    0.000    0.000 4.63e-09 4.63e-09   0.0
    pad_gpio_3_i (pad_cell_inout_PADATTR8_37)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_gpio_15_i (pad_cell_inout_PADATTR8_25)    0.000    0.000 4.28e-09 4.28e-09   0.0
    pad_bladetest_oscOut_i (pad_cell_output_PADATTR8_0) 8.59e-04    0.000 4.27e-09 8.59e-04   5.4
  sync_mem1_sw3_fb_i (sync_1_30)      2.39e-06 4.01e-08 8.03e-09 2.44e-06   0.0
  sync_mem4_sw3_fb_i (sync_1_18)      2.39e-06 3.99e-08 8.02e-09 2.44e-06   0.0
  sync_mem1_sw2_fb_i (sync_1_31)      2.39e-06 3.96e-08 8.03e-09 2.43e-06   0.0
  pad_control_i (pad_control_NUM_PAD64_643242) 5.09e-04    0.000 3.11e-06 5.12e-04   3.2
    pad_control_reg_top_i (pad_control_reg_top_643242) 5.09e-04    0.000 3.11e-06 5.12e-04   3.2
      u_pad_attribute_bladetest_oscout (prim_subreg_8_RW_00_2) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_0) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_8)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_i2c_scl (prim_subreg_8_RW_00_13) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_13) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_19)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_mux_exit_valid (prim_subreg_4_RW_0_17) 7.07e-06    0.000 2.65e-08 7.09e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_4_RW_0_12_17) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW4_SWACCESSRW_17)    0.000    0.000 1.00e-09 1.00e-09   0.0
      u_pad_attribute_i2c_sda (prim_subreg_8_RW_00_12) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_12) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_18)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_clk (prim_subreg_8_RW_00_65) 7.07e-06    0.000 4.10e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_65) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_71)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_spi_flash_sd_0 (prim_subreg_8_RW_00_24) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_24) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_30)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_spi_flash_sd_1 (prim_subreg_8_RW_00_23) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_23) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_29)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_spi_flash_sd_2 (prim_subreg_8_RW_00_22) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_22) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_28)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_spi_flash_sd_3 (prim_subreg_8_RW_00_21) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_21) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_27)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_uart_rx (prim_subreg_8_RW_00_56) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_56) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_62)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_execute_from_flash (prim_subreg_8_RW_00_62) 7.07e-06    0.000 4.10e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_62) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_68)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_jtag_trst (prim_subreg_8_RW_00_59) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_59) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_65)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_spi_cs_0 (prim_subreg_8_RW_00_19) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_19) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_25)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_spi_cs_1 (prim_subreg_8_RW_00_18) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_18) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_24)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_jtag_tck (prim_subreg_8_RW_00_61) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_61) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_67)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_uart_tx (prim_subreg_8_RW_00_55) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_55) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_61)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_rst (prim_subreg_8_RW_00_64) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_64) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_70)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_jtag_tdi (prim_subreg_8_RW_00_58) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_58) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_64)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_jtag_tdo (prim_subreg_8_RW_00_57) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_57) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_63)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_exit_value (prim_subreg_8_RW_00_8) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_8) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_14)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_fll_clk_div (prim_subreg_8_RW_00_9) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_9) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_15)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_ref_clk (prim_subreg_8_RW_00_11) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_11) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_17)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_spi_sck (prim_subreg_8_RW_00_20) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_20) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_26)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_bladetest_scen (prim_subreg_8_RW_00_4) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_4) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_10)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_spi_flash_cs_0 (prim_subreg_8_RW_00_26) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_26) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_32)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_spi_flash_cs_1 (prim_subreg_8_RW_00_25) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_25) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_31)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_boot_select (prim_subreg_8_RW_00_63) 7.07e-06    0.000 4.10e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_63) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_69)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_mux_exit_value (prim_subreg_4_RW_0_12) 7.07e-06    0.000 2.65e-08 7.09e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_4_RW_0_12_0) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW4_SWACCESSRW_12)    0.000    0.000 1.00e-09 1.00e-09   0.0
      u_pad_attribute_bladetest_oscen (prim_subreg_8_RW_00_3) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_3) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_9)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_bladetest_scout (prim_subreg_8_RW_00_6) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_6) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_12)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_mux_uart_rx (prim_subreg_4_RW_0_19) 7.07e-06    0.000 2.65e-08 7.09e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_4_RW_0_12_19) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW4_SWACCESSRW_19)    0.000    0.000 1.00e-09 1.00e-09   0.0
      u_pad_mux_spi_cs_1 (prim_subreg_4_RW_0_16) 7.07e-06    0.000 2.65e-08 7.09e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_4_RW_0_12_16) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW4_SWACCESSRW_16)    0.000    0.000 1.00e-09 1.00e-09   0.0
      u_pad_attribute_bypass_fll (prim_subreg_8_RW_00_10) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_10) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_16)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_bladetest_scin (prim_subreg_8_RW_00_7) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_7) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_13)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_jtag_tms (prim_subreg_8_RW_00_60) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_60) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_66)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_mux_uart_tx (prim_subreg_4_RW_0_18) 7.07e-06    0.000 2.65e-08 7.09e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_4_RW_0_12_18) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW4_SWACCESSRW_18)    0.000    0.000 1.00e-09 1.00e-09   0.0
      u_pad_mux_i2c_scl (prim_subreg_4_RW_0_15) 7.07e-06    0.000 2.65e-08 7.09e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_4_RW_0_12_15) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW4_SWACCESSRW_15)    0.000    0.000 1.00e-09 1.00e-09   0.0
      u_pad_attribute_spi_sd_0 (prim_subreg_8_RW_00_17) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_17) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_23)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_spi_sd_1 (prim_subreg_8_RW_00_16) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_16) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_22)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_spi_sd_2 (prim_subreg_8_RW_00_15) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_15) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_21)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_spi_sd_3 (prim_subreg_8_RW_00_14) 7.07e-06    0.000 4.10e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_14) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_20)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_mux_i2c_sda (prim_subreg_4_RW_0_14) 7.07e-06    0.000 2.65e-08 7.09e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_4_RW_0_12_14) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW4_SWACCESSRW_14)    0.000    0.000 1.00e-09 1.00e-09   0.0
      u_pad_attribute_exit_valid (prim_subreg_8_RW_00_54) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_54) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_60)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_gpio_0 (prim_subreg_8_RW_00_53) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_53) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_59)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_gpio_1 (prim_subreg_8_RW_00_52) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_52) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_58)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_gpio_2 (prim_subreg_8_RW_00_51) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_51) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_57)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_gpio_3 (prim_subreg_8_RW_00_50) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_50) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_56)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_gpio_4 (prim_subreg_8_RW_00_49) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_49) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_55)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_gpio_5 (prim_subreg_8_RW_00_48) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_48) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_54)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_gpio_6 (prim_subreg_8_RW_00_47) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_47) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_53)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_gpio_7 (prim_subreg_8_RW_00_46) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_46) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_52)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_gpio_8 (prim_subreg_8_RW_00_45) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_45) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_51)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_gpio_9 (prim_subreg_8_RW_00_44) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_44) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_50)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_mux_fll_clk_div (prim_subreg_4_RW_0_13) 7.07e-06    0.000 2.65e-08 7.09e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_4_RW_0_12_13) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW4_SWACCESSRW_13)    0.000    0.000 1.00e-09 1.00e-09   0.0
      u_pad_attribute_bladetest_ck (prim_subreg_8_RW_00_5) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_5) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_11)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_gpio_10 (prim_subreg_8_RW_00_43) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_43) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_49)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_gpio_11 (prim_subreg_8_RW_00_42) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_42) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_48)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_gpio_12 (prim_subreg_8_RW_00_41) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_41) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_47)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_gpio_13 (prim_subreg_8_RW_00_40) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_40) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_46)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_gpio_14 (prim_subreg_8_RW_00_39) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_39) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_45)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_gpio_15 (prim_subreg_8_RW_00_38) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_38) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_44)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_gpio_16 (prim_subreg_8_RW_00_37) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_37) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_43)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_gpio_17 (prim_subreg_8_RW_00_36) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_36) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_42)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_gpio_18 (prim_subreg_8_RW_00_35) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_35) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_41)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_gpio_19 (prim_subreg_8_RW_00_34) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_34) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_40)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_spi_flash_sck (prim_subreg_8_RW_00_27) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_27) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_33)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_gpio_20 (prim_subreg_8_RW_00_33) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_33) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_39)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_gpio_21 (prim_subreg_8_RW_00_32) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_32) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_38)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_gpio_22 (prim_subreg_8_RW_00_31) 7.07e-06    0.000 4.10e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_31) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_37)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_gpio_23 (prim_subreg_8_RW_00_30) 7.07e-06    0.000 4.10e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_30) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_36)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_gpio_28 (prim_subreg_8_RW_00_29) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_29) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_35)    0.000    0.000 2.01e-09 2.01e-09   0.0
      u_pad_attribute_gpio_29 (prim_subreg_8_RW_00_28) 7.07e-06    0.000 4.17e-08 7.11e-06   0.0
        clk_gate_q_reg (SNPS_CLOCK_GATE_HIGH_prim_subreg_8_RW_00_2_28) 6.09e-06    0.000 9.01e-09 6.10e-06   0.0
        wr_en_data_arb (prim_subreg_arb_DW8_SWACCESSRW_34)    0.000    0.000 2.01e-09 2.01e-09   0.0
  sync_mem7_sw3_fb_i (sync_1_6)       2.39e-06 3.95e-08 8.03e-09 2.43e-06   0.0
1
