
*** Running vivado
    with args -log AD9481.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AD9481.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source AD9481.tcl -notrace
Command: synth_design -top AD9481 -part xc7z035ffg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z035'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17672 
WARNING: [Synth 8-2611] redeclaration of ansi port dac_data is not allowed [E:/1PD/FPGA/My/SramOfSendCircle6/PLToPS1.srcs/sources_1/imports/imports/AD9481.v:127]
WARNING: [Synth 8-2611] redeclaration of ansi port dac_data is not allowed [E:/1PD/FPGA/My/SramOfSendCircle6/PLToPS1.srcs/sources_1/imports/imports/AD9481.v:138]
WARNING: [Synth 8-976] dac_data has already been declared [E:/1PD/FPGA/My/SramOfSendCircle6/PLToPS1.srcs/sources_1/imports/imports/AD9481.v:138]
WARNING: [Synth 8-2654] second declaration of dac_data ignored [E:/1PD/FPGA/My/SramOfSendCircle6/PLToPS1.srcs/sources_1/imports/imports/AD9481.v:138]
INFO: [Synth 8-994] dac_data is declared here [E:/1PD/FPGA/My/SramOfSendCircle6/PLToPS1.srcs/sources_1/imports/imports/AD9481.v:127]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 402.824 ; gain = 113.016
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AD9481' [E:/1PD/FPGA/My/SramOfSendCircle6/PLToPS1.srcs/sources_1/imports/imports/AD9481.v:22]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [E:/1PD/FPGA/My/SramOfSendCircle6/PLToPS1.srcs/sources_1/imports/imports/AD9481.v:85]
INFO: [Synth 8-256] done synthesizing module 'AD9481' (1#1) [E:/1PD/FPGA/My/SramOfSendCircle6/PLToPS1.srcs/sources_1/imports/imports/AD9481.v:22]
WARNING: [Synth 8-3917] design AD9481 has port pen driven by constant 1
WARNING: [Synth 8-3917] design AD9481 has port pll_ce driven by constant 1
WARNING: [Synth 8-3917] design AD9481 has port pll_rst_n driven by constant 1
WARNING: [Synth 8-3917] design AD9481 has port adc_pd driven by constant 0
WARNING: [Synth 8-3917] design AD9481 has port dac_rst driven by constant 0
WARNING: [Synth 8-3917] design AD9481 has port dac_data[9] driven by constant 1
WARNING: [Synth 8-3917] design AD9481 has port dac_data[8] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 432.898 ; gain = 143.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 432.898 ; gain = 143.090
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z035ffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/1PD/FPGA/My/SramOfSendCircle6/PLToPS1.srcs/AD9481/new/AD9481_ooc.xdc]
Finished Parsing XDC File [E:/1PD/FPGA/My/SramOfSendCircle6/PLToPS1.srcs/AD9481/new/AD9481_ooc.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 853.664 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 853.664 ; gain = 563.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z035ffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 853.664 ; gain = 563.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 853.664 ; gain = 563.855
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/1PD/FPGA/My/SramOfSendCircle6/PLToPS1.srcs/sources_1/imports/imports/AD9481.v:117]
INFO: [Synth 8-5546] ROM "up" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element dac_ramp_reg was removed.  [E:/1PD/FPGA/My/SramOfSendCircle6/PLToPS1.srcs/sources_1/imports/imports/AD9481.v:119]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 853.664 ; gain = 563.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AD9481 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1000 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "up" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element dac_ramp_reg was removed.  [E:/1PD/FPGA/My/SramOfSendCircle6/PLToPS1.srcs/sources_1/imports/imports/AD9481.v:119]
WARNING: [Synth 8-3917] design AD9481 has port pen driven by constant 1
WARNING: [Synth 8-3917] design AD9481 has port pll_ce driven by constant 1
WARNING: [Synth 8-3917] design AD9481 has port pll_rst_n driven by constant 1
WARNING: [Synth 8-3917] design AD9481 has port adc_pd driven by constant 0
WARNING: [Synth 8-3917] design AD9481 has port dac_rst driven by constant 0
WARNING: [Synth 8-3917] design AD9481 has port dac_data[9] driven by constant 1
WARNING: [Synth 8-3917] design AD9481 has port dac_data[8] driven by constant 1
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dac_p2_t_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dac_p2_t_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dac_p1_t_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dac_p1_t_reg[9] )
INFO: [Synth 8-3886] merging instance 'dac_p2_reg[8]' (FDE) to 'dac_p1_reg[8]'
INFO: [Synth 8-3886] merging instance 'dac_p2_reg[9]' (FDE) to 'dac_p1_reg[8]'
INFO: [Synth 8-3886] merging instance 'dac_p1_reg[8]' (FDE) to 'dac_p1_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dac_p1_reg[9] )
WARNING: [Synth 8-3332] Sequential element (dac_p1_t_reg[9]) is unused and will be removed from module AD9481.
WARNING: [Synth 8-3332] Sequential element (dac_p1_t_reg[8]) is unused and will be removed from module AD9481.
WARNING: [Synth 8-3332] Sequential element (dac_p2_t_reg[9]) is unused and will be removed from module AD9481.
WARNING: [Synth 8-3332] Sequential element (dac_p2_t_reg[8]) is unused and will be removed from module AD9481.
WARNING: [Synth 8-3332] Sequential element (dac_p1_reg[9]) is unused and will be removed from module AD9481.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 853.664 ; gain = 563.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 853.664 ; gain = 563.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 853.664 ; gain = 563.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 873.055 ; gain = 583.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 873.055 ; gain = 583.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 873.055 ; gain = 583.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 873.055 ; gain = 583.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 873.055 ; gain = 583.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 873.055 ; gain = 583.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 873.055 ; gain = 583.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     2|
|2     |LUT1   |     4|
|3     |LUT2   |     8|
|4     |LUT3   |     9|
|5     |LUT5   |     2|
|6     |FDRE   |    50|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    75|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 873.055 ; gain = 583.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 873.055 ; gain = 162.480
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 873.055 ; gain = 583.246
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 882.105 ; gain = 604.656
INFO: [Common 17-1381] The checkpoint 'E:/1PD/FPGA/My/SramOfSendCircle6/PLToPS1.runs/AD9481_synth_1/AD9481.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AD9481_utilization_synth.rpt -pb AD9481_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 882.105 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec 17 20:50:13 2019...
