# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
vsim work.cpu_tb
# vsim work.cpu_tb 
# Start time: 07:37:34 on Apr 22,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(85): (vopt-2685) [TFMPC] - Too few port connections for 'if_stage_inst'.  Expected 7, found 6.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(85): (vopt-2718) [TFMPC] - Missing connection for port 'instruction_i'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.cpu_tb(fast)
# Load canceled
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
vsim work.cpu_tb
# End time: 07:38:47 on Apr 22,2023, Elapsed time: 0:01:13
# Errors: 0, Warnings: 5
# vsim work.cpu_tb 
# Start time: 07:38:47 on Apr 22,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error (suppressible): C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(85): (vopt-2912) Port 'stall_i' not found in module 'if_stage' (5th connection).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 07:38:47 on Apr 22,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
vsim work.cpu_tb -voptargs=+acc
# vsim work.cpu_tb -voptargs="+acc" 
# Start time: 07:39:29 on Apr 22,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(85): (vopt-2685) [TFMPC] - Too few port connections for 'if_stage_inst'.  Expected 6, found 5.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(85): (vopt-2718) [TFMPC] - Missing connection for port 'instruction_i'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
add wave -position insertpoint sim:/cpu_tb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jules  Hostname: Jules-Laptop  ProcessID: 36617
#           Attempting to use alternate WLF file "./wlft1m0nwc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1m0nwc
add wave -position insertpoint  \
sim:/cpu_tb/cpu_inst/reg_file_inst/registers
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(85): (vopt-2685) [TFMPC] - Too few port connections for 'if_stage_inst'.  Expected 6, found 5.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(85): (vopt-2718) [TFMPC] - Missing connection for port 'instruction_i'.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(187): (vopt-2685) [TFMPC] - Too few port connections for 'ex_mem_register_inst'.  Expected 23, found 22.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(187): (vopt-2718) [TFMPC] - Missing connection for port 'flush_i'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=5.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
add wave -position insertpoint sim:/cpu_tb/cpu_inst/ex_mem_register_inst/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=5.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(85): (vopt-2685) [TFMPC] - Too few port connections for 'if_stage_inst'.  Expected 6, found 5.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(85): (vopt-2718) [TFMPC] - Missing connection for port 'instruction_i'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Warning in wave window restart: (vish-4014) No objects found matching '/cpu_tb/cpu_inst/ex_mem_register_inst/flush_i'. 
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
add wave -position insertpoint sim:/cpu_tb/ram_init/*
# Note :: PA Debug File '' not found. PA Dataflow Coloring not enabled.
add wave -position insertpoint  \
sim:/cpu_tb/ram_init/mem
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
restart
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
add wave -position insertpoint sim:/cpu_tb/cpu_inst/ex_mem_register_inst/*
add wave -position insertpoint sim:/cpu_tb/cpu_inst/mem_wb_register_inst/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
add wave -position insertpoint sim:/cpu_tb/cpu_inst/ex_stage_inst/alu_inst/*
run -all
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
view -new wave
# .main_pane.wave1.interior.cs.body.pw.wf
add wave -position insertpoint sim:/cpu_tb/*
add wave -position insertpoint  \
sim:/cpu_tb/cpu_inst/reg_file_inst/registers
add wave -position insertpoint  \
sim:/cpu_tb/ram_init/mem
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(85): (vopt-2685) [TFMPC] - Too few port connections for 'if_stage_inst'.  Expected 6, found 5.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(85): (vopt-2718) [TFMPC] - Missing connection for port 'instruction_i'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(85): (vopt-2685) [TFMPC] - Too few port connections for 'if_stage_inst'.  Expected 6, found 5.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(85): (vopt-2718) [TFMPC] - Missing connection for port 'instruction_i'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(187): (vopt-2912) Port 'flush_i' not found in module 'ex_mem_register' (13th connection).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
run -all
# No Design Loaded!
vsim -voptargs=+acc work.cpu_tb
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 07:39:29 on Apr 22,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(188): (vopt-2912) Port 'flush_i' not found in module 'ex_mem_register' (13th connection).
# ** Error (suppressible): C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(85): (vopt-2912) Port 'stall_i' not found in module 'if_stage' (5th connection).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=2.
# Error loading design
# End time: 08:35:57 on Apr 22,2023, Elapsed time: 0:56:28
# Errors: 3, Warnings: 4
# Load canceled
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.cpu_tb
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 08:36:58 on Apr 22,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(85): (vopt-2685) [TFMPC] - Too few port connections for 'if_stage_inst'.  Expected 6, found 5.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(85): (vopt-2718) [TFMPC] - Missing connection for port 'instruction_i'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jules  Hostname: Jules-Laptop  ProcessID: 36617
#           Attempting to use alternate WLF file "./wlfts0e5f2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfts0e5f2
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
add wave -position insertpoint sim:/cpu_tb/cpu_inst/ex_stage_inst/alu_inst/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
add wave -position insertpoint sim:/cpu_tb/cpu_inst/if_stage_inst/*
add wave -position insertpoint sim:/cpu_tb/cpu_inst/id_stage_inst/*
add wave -position insertpoint sim:/cpu_tb/cpu_inst/ex_stage_inst/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(85): (vopt-2685) [TFMPC] - Too few port connections for 'if_stage_inst'.  Expected 6, found 5.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(85): (vopt-2718) [TFMPC] - Missing connection for port 'stall_i'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Warning in wave window restart: (vish-4014) No objects found matching '/cpu_tb/cpu_inst/if_stage_inst/instruction_i'. 
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
add wave -position insertpoint sim:/cpu_tb/cpu_inst/if_id_register_inst/*
add wave -position insertpoint sim:/cpu_tb/cpu_inst/id_ex_register_inst/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
add wave -position insertpoint sim:/cpu_tb/cpu_inst/ex_mem_register_inst/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
add wave -position insertpoint  \
sim:/cpu_tb/ram_init/mem
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 15040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# 22 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
add wave -position insertpoint sim:/cpu_tb/cpu_inst/flush_controller_inst/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v failed with 2 errors.
# 23 compiles, 1 failed with 2 errors.
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
# Warning in wave window restart: (vish-4014) No objects found matching '/cpu_tb/cpu_inst/flush_controller_inst/flush'. 
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v failed with 1 errors.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# 23 compiles, 1 failed with 1 error.
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# 23 compiles, 0 failed with no errors.
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(87): (vopt-2912) Port 'flush_i' not found in module 'if_stage' (6th connection).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# No Design Loaded!

vsim -voptargs=+acc work.cpu_tb
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 08:36:58 on Apr 22,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=2.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jules  Hostname: Jules-Laptop  ProcessID: 36617
#           Attempting to use alternate WLF file "./wlftxtsy4i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxtsy4i
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# 23 compiles, 0 failed with no errors.
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# 23 compiles, 0 failed with no errors.
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# Compile of br_predictor.v failed with 12 errors.
# 24 compiles, 1 failed with 12 errors.
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# Compile of br_predictor.v failed with 11 errors.
# 24 compiles, 1 failed with 11 errors.
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# Compile of br_predictor.v failed with 10 errors.
# 24 compiles, 1 failed with 10 errors.
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# Compile of br_predictor.v was successful.
# 24 compiles, 0 failed with no errors.
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# Compile of br_predictor.v was successful.
# 24 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.cpu_tb
# End time: 02:01:00 on Apr 23,2023, Elapsed time: 17:24:02
# Errors: 0, Warnings: 9
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 02:01:00 on Apr 23,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(158): (vopt-2912) Port 'id_ex_br_pred_i' not found in module 'id_ex_register' (16th connection).
# ** Error (suppressible): C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(158): (vopt-2912) Port 'id_ex_new_pc_pred_i' not found in module 'id_ex_register' (17th connection).
# ** Error (suppressible): C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(158): (vopt-2912) Port 'id_ex_br_pred_o' not found in module 'id_ex_register' (33rd connection).
# ** Error (suppressible): C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(158): (vopt-2912) Port 'id_ex_new_pc_pred_o' not found in module 'id_ex_register' (34th connection).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=1.
# Error loading design
# End time: 02:01:01 on Apr 23,2023, Elapsed time: 0:00:01
# Errors: 4, Warnings: 2
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# Compile of br_predictor.v was successful.
# 24 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.cpu_tb
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 02:02:27 on Apr 23,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(213): (vopt-2685) [TFMPC] - Too few port connections for 'ex_mem_register_inst'.  Expected 29, found 27.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(213): (vopt-2718) [TFMPC] - Missing connection for port 'pc_o'.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(213): (vopt-2718) [TFMPC] - Missing connection for port 'pc_i'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.br_predictor(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'br_pred_o'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/fetch/if_stage.v(11).
#    Time: 0 us  Iteration: 0  Instance: /cpu_tb/cpu_inst/if_stage_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'br_pred'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/fetch/pc.v(5).
#    Time: 0 us  Iteration: 0  Instance: /cpu_tb/cpu_inst/if_stage_inst/pc_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/fetch/if_stage.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'new_pc_pred_o'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/fetch/br_predictor.v(7).
#    Time: 0 us  Iteration: 0  Instance: /cpu_tb/cpu_inst/if_stage_inst/br_predictor_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/fetch/if_stage.v Line: 31
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'br_pred_o'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/fetch/br_predictor.v(8).
#    Time: 0 us  Iteration: 0  Instance: /cpu_tb/cpu_inst/if_stage_inst/br_predictor_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/fetch/if_stage.v Line: 31
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# Compile of br_predictor.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.br_predictor(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'new_pc_pred_o'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/fetch/br_predictor.v(7).
#    Time: 0 us  Iteration: 0  Instance: /cpu_tb/cpu_inst/if_stage_inst/br_predictor_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/fetch/if_stage.v Line: 31
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# Compile of br_predictor.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.br_predictor(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
add wave -position insertpoint sim:/cpu_tb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jules  Hostname: Jules-Laptop  ProcessID: 36617
#           Attempting to use alternate WLF file "./wlft7rzb54".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7rzb54
add wave -position insertpoint  \
sim:/cpu_tb/cpu_inst/reg_file_inst/registers
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Causality operation skipped due to absence of debug database file
add wave -position insertpoint sim:/cpu_tb/cpu_inst/if_stage_inst/pc_inst/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.br_predictor(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# Compile of br_predictor.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.br_predictor(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# Compile of br_predictor.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.br_predictor(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
add wave -position insertpoint sim:/cpu_tb/cpu_inst/if_stage_inst/br_predictor_inst/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.br_predictor(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# Compile of br_predictor.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.br_predictor(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# Compile of br_predictor.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.br_predictor(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# Compile of br_predictor.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/fetch/br_predictor.v(23): Register is illegal in left-hand side of continuous assignment
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# Compile of br_predictor.v was successful.
# 24 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.cpu_tb
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 02:02:27 on Apr 23,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(213): (vopt-2685) [TFMPC] - Too few port connections for 'ex_mem_register_inst'.  Expected 29, found 27.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(213): (vopt-2718) [TFMPC] - Missing connection for port 'pc_o'.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(213): (vopt-2718) [TFMPC] - Missing connection for port 'pc_i'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=5.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.br_predictor(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jules  Hostname: Jules-Laptop  ProcessID: 36617
#           Attempting to use alternate WLF file "./wlftqnmn5v".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqnmn5v
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# Compile of br_predictor.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.br_predictor(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
add wave -position insertpoint sim:/cpu_tb/cpu_inst/if_stage_inst/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.br_predictor(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
add wave -position insertpoint sim:/cpu_tb/cpu_inst/ex_stage_inst/br_inst/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.br_predictor(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# Compile of br_predictor.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(97): (vopt-2912) Port 'br_taken_pred_i' not found in module 'if_stage' (6th connection).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# Compile of br_predictor.v was successful.
# 24 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.cpu_tb
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 02:02:27 on Apr 23,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(215): (vopt-2685) [TFMPC] - Too few port connections for 'ex_mem_register_inst'.  Expected 29, found 27.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(215): (vopt-2718) [TFMPC] - Missing connection for port 'pc_o'.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(215): (vopt-2718) [TFMPC] - Missing connection for port 'pc_i'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=5.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.br_predictor(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'new_pc_pred_i'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/fetch/if_stage.v(9).
#    Time: 0 us  Iteration: 0  Instance: /cpu_tb/cpu_inst/if_stage_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'new_pc_pred'. The port definition is at: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/fetch/pc.v(6).
#    Time: 0 us  Iteration: 0  Instance: /cpu_tb/cpu_inst/if_stage_inst/pc_inst File: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/fetch/if_stage.v Line: 20
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jules  Hostname: Jules-Laptop  ProcessID: 36617
#           Attempting to use alternate WLF file "./wlft3hzxfz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3hzxfz
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# Compile of br_predictor.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(158): (vopt-2912) Port 'id_ex_new_pc_pred_o' not found in module 'id_ex_register' (34th connection).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# Compile of br_predictor.v was successful.
# 24 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.cpu_tb
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 02:02:27 on Apr 23,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(97): (vopt-2685) [TFMPC] - Too few port connections for 'if_stage_inst'.  Expected 11, found 10.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(97): (vopt-2718) [TFMPC] - Missing connection for port 'br_pred_i'.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(212): (vopt-2685) [TFMPC] - Too few port connections for 'ex_mem_register_inst'.  Expected 29, found 27.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(212): (vopt-2718) [TFMPC] - Missing connection for port 'pc_o'.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(212): (vopt-2718) [TFMPC] - Missing connection for port 'pc_i'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=7.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.br_predictor(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jules  Hostname: Jules-Laptop  ProcessID: 36617
#           Attempting to use alternate WLF file "./wlft9237vr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9237vr
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# Compile of br_predictor.v was successful.
# 24 compiles, 0 failed with no errors.
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# Compile of br_predictor.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(213): (vopt-2685) [TFMPC] - Too few port connections for 'ex_mem_register_inst'.  Expected 29, found 27.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(213): (vopt-2718) [TFMPC] - Missing connection for port 'pc_o'.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(213): (vopt-2718) [TFMPC] - Missing connection for port 'pc_i'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.br_predictor(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
add wave -position insertpoint sim:/cpu_tb/cpu_inst/if_id_register_inst/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.br_predictor(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# Compile of br_predictor.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.br_predictor(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
add wave -position insertpoint  \
sim:/cpu_tb/ram_init/mem
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.br_predictor(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
add wave -position insertpoint sim:/cpu_tb/cpu_inst/ex_stage_inst/alu_inst/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.br_predictor(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
restart
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
add wave -position insertpoint sim:/cpu_tb/cpu_inst/if_id_register_inst/*
add wave -position insertpoint sim:/cpu_tb/cpu_inst/id_ex_register_inst/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.br_predictor(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
add wave -position insertpoint sim:/cpu_tb/cpu_inst/if_stage_inst/*
add wave -position insertpoint sim:/cpu_tb/cpu_inst/flush_controller_inst/*
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# Compile of br_predictor.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.br_predictor(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
run -all
# Break key hit
# Simulation stop requested.
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of flush_controller.v was successful.
# Compile of br_predictor.v was successful.
# 24 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.br_predictor(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Loading work.flush_controller(fast)
# Warning in wave window restart: (vish-4014) No objects found matching '/cpu_tb/cpu_inst/flush_controller_inst/flush'. 
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of br_predictor.v was successful.
# 23 compiles, 1 failed with no errors.
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of br_predictor.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(211): (vopt-2685) [TFMPC] - Too few port connections for 'ex_mem_register_inst'.  Expected 29, found 27.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(211): (vopt-2718) [TFMPC] - Missing connection for port 'pc_o'.
# ** Warning: C:/Users/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v(211): (vopt-2718) [TFMPC] - Missing connection for port 'pc_i'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.br_predictor(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
# Warning in wave window restart: (vish-4014) No objects found matching '/cpu_tb/cpu_inst/flush_controller_inst/clk'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/cpu_tb/cpu_inst/flush_controller_inst/reset_n'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/cpu_tb/cpu_inst/flush_controller_inst/miss_pred_i'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/cpu_tb/cpu_inst/flush_controller_inst/flush_o'. 
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 30040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of br_predictor.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.br_predictor(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 25040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
# Compile of cpu.v was successful.
# Compile of ram.v was successful.
# Compile of register_file.v was successful.
# Compile of rom.v was successful.
# Compile of controller.v was successful.
# Compile of id_stage.v was successful.
# Compile of alu.v was successful.
# Compile of br.v was successful.
# Compile of ex_stage.v was successful.
# Compile of mux2x32.v was successful.
# Compile of if_stage.v was successful.
# Compile of pc.v was successful.
# Compile of lsu.v was successful.
# Compile of mem_stage.v was successful.
# Compile of ex_mem_register.v was successful.
# Compile of id_ex_register.v was successful.
# Compile of if_id_register.v was successful.
# Compile of mem_wb_register.v was successful.
# Compile of mux3x32.v was successful.
# Compile of wb_stage.v was successful.
# Compile of cpu_tb.v was successful.
# Compile of hazard_detection_unit.v was successful.
# Compile of br_predictor.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_tb(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.cpu(fast)
# Loading work.if_stage(fast)
# Loading work.pc(fast)
# Loading work.br_predictor(fast)
# Loading work.if_id_register(fast)
# Loading work.id_stage(fast)
# Loading work.controller(fast)
# Loading work.hazard_detection_unit(fast)
# Loading work.id_ex_register(fast)
# Loading work.ex_stage(fast)
# Loading work.mux2x32(fast)
# Loading work.alu(fast)
# Loading work.br(fast)
# Loading work.ex_mem_register(fast)
# Loading work.mem_stage(fast)
# Loading work.lsu(fast)
# Loading work.mem_wb_register(fast)
# Loading work.wb_stage(fast)
# Loading work.mux3x32(fast)
# Loading work.register_file(fast)
run -all
# ** Note: $stop    : C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v(58)
#    Time: 25040 ms  Iteration: 0  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v line 58
