// Generated by CIRCT firtool-1.79.0-17-ga13c2c336-dirty
// external module yosys_builtin_cell$_SDFF_PP0_

module basic(
  input  [3:0] in,
               in2,
  output [3:0] out
);

  wire [3:0] _GEN;
  wire       _GEN_0 = in2[1] ^ in[1];
  wire       _GEN_1 = in2[0] & in[0];
  assign _GEN[2'h1] = ~_GEN_1 & _GEN_0 | _GEN_1 & ~_GEN_0;
  wire       _GEN_2 = in2[2] ^ in[2];
  wire       _GEN_3 = ~(in2[1] & in[1]) & ~(_GEN_0 & _GEN_1);
  assign _GEN[2'h2] = _GEN_3 & _GEN_2 | ~_GEN_3 & ~_GEN_2;
  assign _GEN[2'h3] =
    ~(in2[2] & in[2]) & ~(_GEN_2 & ~_GEN_3) ^ (in2[3] & in[3] | ~(in2[3]) & ~(in[3]));
  assign _GEN[2'h0] = in2[0] ^ in[0];
  assign out = _GEN;
endmodule

module counter(
  input        clk,
               srst,
  output [3:0] o
);

  wire [3:0] _GEN;
  wire [3:0] _GEN_0;
  wire [3:0] _GEN_1;
  wire [3:0] _GEN_2;
  wire [3:0] _GEN_3;
  wire [3:0] _GEN_4;
  assign _GEN_4[2'h1 +: 3] = _GEN[3:1];
  assign _GEN_2[2'h0] = _GEN_3[0];
  assign _GEN_4[2'h0] = ~(_GEN[0]);
  assign _GEN_2[2'h1] = _GEN[1] ^ _GEN[0];
  wire       _GEN_5 = _GEN[1] & _GEN[0];
  assign _GEN_2[2'h2] = ~_GEN_5 & _GEN[2] | _GEN_5 & ~(_GEN[2]);
  assign _GEN_2[2'h3] = _GEN[2] & _GEN_5 ^ _GEN[3];
  assign _GEN_3 = _GEN_4;
  assign _GEN_1 = _GEN_2;
  assign _GEN = _GEN_0;
  yosys_builtin_cell$_SDFF_PP0_ _$auto$ff_cc3A2663Aslice$94 (
    .C (clk),
    .D (_GEN_2[2'h0]),
    .Q (_GEN_0[2'h0]),
    .R (srst)
  );
  yosys_builtin_cell$_SDFF_PP0_ _$auto$ff_cc3A2663Aslice$95 (
    .C (clk),
    .D (_GEN_1[1]),
    .Q (_GEN_0[2'h1]),
    .R (srst)
  );
  yosys_builtin_cell$_SDFF_PP0_ _$auto$ff_cc3A2663Aslice$96 (
    .C (clk),
    .D (_GEN_1[2]),
    .Q (_GEN_0[2'h2]),
    .R (srst)
  );
  yosys_builtin_cell$_SDFF_PP0_ _$auto$ff_cc3A2663Aslice$97 (
    .C (clk),
    .D (_GEN_1[3]),
    .Q (_GEN_0[2'h3]),
    .R (srst)
  );
  assign o = _GEN;
endmodule

