// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "07/04/2019 18:12:05"

// 
// Device: Altera EP1C3T144C6 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module tx_serial (
	clk_tx,
	rst_tx,
	load_tx,
	sel_paridade_tx,
	sel_baudrate_tx,
	out_tx,
	ssd1_tx,
	ssd2_tx,
	ssd3_tx,
	ssd4_tx,
	ssd5_tx,
	ssd6_tx,
	ssd7_tx,
	ssd8_tx,
	baudrate_tx,
	led_baudrate_tx1,
	led_baudrate_tx2,
	led_baudrate_tx3,
	led_baudrate_tx4);
input 	clk_tx;
input 	rst_tx;
input 	load_tx;
input 	sel_paridade_tx;
input 	[1:0] sel_baudrate_tx;
output 	out_tx;
output 	[6:0] ssd1_tx;
output 	[6:0] ssd2_tx;
output 	[6:0] ssd3_tx;
output 	[6:0] ssd4_tx;
output 	[6:0] ssd5_tx;
output 	[6:0] ssd6_tx;
output 	[6:0] ssd7_tx;
output 	[6:0] ssd8_tx;
output 	baudrate_tx;
output 	led_baudrate_tx1;
output 	led_baudrate_tx2;
output 	led_baudrate_tx3;
output 	led_baudrate_tx4;

// Design Ports Information
// out_tx	=>  Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd1_tx[0]	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd1_tx[1]	=>  Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd1_tx[2]	=>  Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd1_tx[3]	=>  Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd1_tx[4]	=>  Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd1_tx[5]	=>  Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd1_tx[6]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd2_tx[0]	=>  Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd2_tx[1]	=>  Location: PIN_11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd2_tx[2]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd2_tx[3]	=>  Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd2_tx[4]	=>  Location: PIN_109,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd2_tx[5]	=>  Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd2_tx[6]	=>  Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd3_tx[0]	=>  Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd3_tx[1]	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd3_tx[2]	=>  Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd3_tx[3]	=>  Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd3_tx[4]	=>  Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd3_tx[5]	=>  Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd3_tx[6]	=>  Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd4_tx[0]	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd4_tx[1]	=>  Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd4_tx[2]	=>  Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd4_tx[3]	=>  Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd4_tx[4]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd4_tx[5]	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd4_tx[6]	=>  Location: PIN_108,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd5_tx[0]	=>  Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd5_tx[1]	=>  Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd5_tx[2]	=>  Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd5_tx[3]	=>  Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd5_tx[4]	=>  Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd5_tx[5]	=>  Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd5_tx[6]	=>  Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd6_tx[0]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd6_tx[1]	=>  Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd6_tx[2]	=>  Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd6_tx[3]	=>  Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd6_tx[4]	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd6_tx[5]	=>  Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd6_tx[6]	=>  Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd7_tx[0]	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd7_tx[1]	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd7_tx[2]	=>  Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd7_tx[3]	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd7_tx[4]	=>  Location: PIN_140,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd7_tx[5]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd7_tx[6]	=>  Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd8_tx[0]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd8_tx[1]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd8_tx[2]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd8_tx[3]	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd8_tx[4]	=>  Location: PIN_111,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd8_tx[5]	=>  Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ssd8_tx[6]	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// baudrate_tx	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led_baudrate_tx1	=>  Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led_baudrate_tx2	=>  Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led_baudrate_tx3	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led_baudrate_tx4	=>  Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sel_paridade_tx	=>  Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// load_tx	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sel_baudrate_tx[0]	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sel_baudrate_tx[1]	=>  Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk_tx	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst_tx	=>  Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ent|Add0~10 ;
wire \rst_tx~combout ;
wire \gdb|cnt_05[0]~1 ;
wire \gdb|cnt_05[0]~1COUT1_75 ;
wire \gdb|cnt_05[1]~3 ;
wire \gdb|cnt_05[1]~3COUT1_77 ;
wire \gdb|cnt_05[2]~5 ;
wire \gdb|cnt_05[3]~7 ;
wire \gdb|cnt_05[3]~7COUT1_79 ;
wire \gdb|cnt_05[4]~11 ;
wire \gdb|cnt_05[4]~11COUT1_81 ;
wire \gdb|cnt_05[5]~13 ;
wire \gdb|cnt_05[5]~13COUT1_83 ;
wire \gdb|cnt_05[6]~15 ;
wire \gdb|cnt_05[6]~15COUT1_85 ;
wire \gdb|cnt_05[7]~9 ;
wire \gdb|cnt_05[8]~17 ;
wire \gdb|cnt_05[8]~17COUT1_87 ;
wire \gdb|cnt_05[9]~19 ;
wire \gdb|cnt_05[9]~19COUT1_89 ;
wire \gdb|cnt_05[10]~21 ;
wire \gdb|cnt_05[10]~21COUT1_91 ;
wire \gdb|cnt_05[11]~23 ;
wire \gdb|cnt_05[11]~23COUT1_93 ;
wire \gdb|cnt_05[12]~25 ;
wire \gdb|cnt_05[13]~27 ;
wire \gdb|cnt_05[13]~27COUT1_95 ;
wire \gdb|cnt_05[14]~29 ;
wire \gdb|cnt_05[14]~29COUT1_97 ;
wire \gdb|cnt_05[15]~31 ;
wire \gdb|cnt_05[15]~31COUT1_99 ;
wire \gdb|cnt_05[16]~33 ;
wire \gdb|cnt_05[16]~33COUT1_101 ;
wire \gdb|cnt_05[17]~37 ;
wire \gdb|cnt_05[18]~35 ;
wire \gdb|cnt_05[18]~35COUT1_103 ;
wire \gdb|cnt_05[19]~39 ;
wire \gdb|cnt_05[19]~39COUT1_105 ;
wire \gdb|cnt_05[20]~41 ;
wire \gdb|cnt_05[20]~41COUT1_107 ;
wire \gdb|cnt_05[21]~43 ;
wire \gdb|cnt_05[21]~43COUT1_109 ;
wire \gdb|cnt_05[22]~45 ;
wire \gdb|cnt_05[23]~47 ;
wire \gdb|cnt_05[23]~47COUT1_111 ;
wire \gdb|Equal2~6_combout ;
wire \gdb|cnt_05[24]~49 ;
wire \gdb|cnt_05[24]~49COUT1_113 ;
wire \gdb|Equal2~5_combout ;
wire \gdb|Equal2~7_combout ;
wire \gdb|cnt_05[4]~52_combout ;
wire \gdb|Equal2~0_combout ;
wire \gdb|Equal2~2_combout ;
wire \gdb|Equal2~3_combout ;
wire \gdb|Equal2~1_combout ;
wire \gdb|Equal2~4_combout ;
wire \gdb|clk_05~regout ;
wire \gdb|cnt_025[26]~54_combout ;
wire \gdb|cnt_025[0]~1 ;
wire \gdb|cnt_025[0]~1COUT1_78 ;
wire \gdb|cnt_025[1]~3 ;
wire \gdb|cnt_025[1]~3COUT1_80 ;
wire \gdb|cnt_025[2]~5 ;
wire \gdb|cnt_025[3]~7 ;
wire \gdb|cnt_025[3]~7COUT1_82 ;
wire \gdb|cnt_025[4]~9 ;
wire \gdb|cnt_025[4]~9COUT1_84 ;
wire \gdb|cnt_025[5]~11 ;
wire \gdb|cnt_025[5]~11COUT1_86 ;
wire \gdb|cnt_025[6]~13 ;
wire \gdb|cnt_025[6]~13COUT1_88 ;
wire \gdb|cnt_025[7]~15 ;
wire \gdb|cnt_025[8]~17 ;
wire \gdb|cnt_025[8]~17COUT1_90 ;
wire \gdb|cnt_025[9]~19 ;
wire \gdb|cnt_025[9]~19COUT1_92 ;
wire \gdb|cnt_025[10]~21 ;
wire \gdb|cnt_025[10]~21COUT1_94 ;
wire \gdb|cnt_025[11]~23 ;
wire \gdb|cnt_025[11]~23COUT1_96 ;
wire \gdb|cnt_025[12]~25 ;
wire \gdb|cnt_025[13]~27 ;
wire \gdb|cnt_025[13]~27COUT1_98 ;
wire \gdb|cnt_025[14]~29 ;
wire \gdb|cnt_025[14]~29COUT1_100 ;
wire \gdb|cnt_025[15]~31 ;
wire \gdb|cnt_025[15]~31COUT1_102 ;
wire \gdb|cnt_025[16]~37 ;
wire \gdb|cnt_025[16]~37COUT1_104 ;
wire \gdb|cnt_025[17]~33 ;
wire \gdb|cnt_025[18]~39 ;
wire \gdb|cnt_025[18]~39COUT1_106 ;
wire \gdb|cnt_025[19]~35 ;
wire \gdb|cnt_025[19]~35COUT1_108 ;
wire \gdb|cnt_025[20]~41 ;
wire \gdb|cnt_025[20]~41COUT1_110 ;
wire \gdb|cnt_025[21]~43 ;
wire \gdb|cnt_025[21]~43COUT1_112 ;
wire \gdb|cnt_025[22]~45 ;
wire \gdb|cnt_025[23]~47 ;
wire \gdb|cnt_025[23]~47COUT1_114 ;
wire \gdb|cnt_025[24]~51 ;
wire \gdb|cnt_025[24]~51COUT1_116 ;
wire \gdb|cnt_025[25]~49 ;
wire \gdb|cnt_025[25]~49COUT1_118 ;
wire \gdb|Equal3~7_combout ;
wire \gdb|Equal3~6_combout ;
wire \gdb|Equal3~5_combout ;
wire \gdb|Equal3~2_combout ;
wire \gdb|Equal3~3_combout ;
wire \gdb|Equal3~0_combout ;
wire \gdb|Equal3~1_combout ;
wire \gdb|Equal3~4_combout ;
wire \gdb|Equal3~8_combout ;
wire \gdb|clk_025~regout ;
wire \gdb|Mux0~1_combout ;
wire \gdb|cnt_1[8]~50_combout ;
wire \gdb|cnt_1[0]~1 ;
wire \gdb|cnt_1[0]~1COUT1_72 ;
wire \gdb|cnt_1[1]~3 ;
wire \gdb|cnt_1[2]~5 ;
wire \gdb|cnt_1[2]~5COUT1_74 ;
wire \gdb|cnt_1[3]~7 ;
wire \gdb|cnt_1[3]~7COUT1_76 ;
wire \gdb|cnt_1[4]~13 ;
wire \gdb|cnt_1[4]~13COUT1_78 ;
wire \gdb|cnt_1[5]~15 ;
wire \gdb|cnt_1[5]~15COUT1_80 ;
wire \gdb|cnt_1[6]~9 ;
wire \gdb|cnt_1[7]~11 ;
wire \gdb|cnt_1[7]~11COUT1_82 ;
wire \gdb|cnt_1[8]~17 ;
wire \gdb|cnt_1[8]~17COUT1_84 ;
wire \gdb|cnt_1[9]~19 ;
wire \gdb|cnt_1[9]~19COUT1_86 ;
wire \gdb|cnt_1[10]~21 ;
wire \gdb|cnt_1[10]~21COUT1_88 ;
wire \gdb|cnt_1[11]~23 ;
wire \gdb|cnt_1[12]~27 ;
wire \gdb|cnt_1[12]~27COUT1_90 ;
wire \gdb|cnt_1[13]~29 ;
wire \gdb|cnt_1[13]~29COUT1_92 ;
wire \gdb|cnt_1[14]~31 ;
wire \gdb|cnt_1[14]~31COUT1_94 ;
wire \gdb|cnt_1[15]~25 ;
wire \gdb|cnt_1[15]~25COUT1_96 ;
wire \gdb|cnt_1[16]~35 ;
wire \gdb|cnt_1[17]~33 ;
wire \gdb|cnt_1[17]~33COUT1_98 ;
wire \gdb|cnt_1[18]~37 ;
wire \gdb|cnt_1[18]~37COUT1_100 ;
wire \gdb|cnt_1[19]~39 ;
wire \gdb|cnt_1[19]~39COUT1_102 ;
wire \gdb|cnt_1[20]~43 ;
wire \gdb|cnt_1[20]~43COUT1_104 ;
wire \gdb|cnt_1[21]~45 ;
wire \gdb|cnt_1[22]~47 ;
wire \gdb|cnt_1[22]~47COUT1_106 ;
wire \gdb|cnt_1[23]~41 ;
wire \gdb|cnt_1[23]~41COUT1_108 ;
wire \gdb|Equal1~5_combout ;
wire \gdb|Equal1~6_combout ;
wire \gdb|Equal1~3_combout ;
wire \gdb|Equal1~0_combout ;
wire \gdb|Equal1~2_combout ;
wire \gdb|Equal1~1_combout ;
wire \gdb|Equal1~4_combout ;
wire \gdb|Equal1~7_combout ;
wire \gdb|clk_1~regout ;
wire \gdb|cnt_9600[0]~3 ;
wire \gdb|cnt_9600[1]~5 ;
wire \gdb|cnt_9600[1]~5COUT1_35 ;
wire \gdb|cnt_9600[2]~1 ;
wire \gdb|cnt_9600[2]~1COUT1_37 ;
wire \gdb|cnt_9600[3]~7 ;
wire \gdb|cnt_9600[3]~7COUT1_39 ;
wire \gdb|cnt_9600[4]~9 ;
wire \gdb|cnt_9600[4]~9COUT1_41 ;
wire \gdb|cnt_9600[5]~15 ;
wire \gdb|cnt_9600[6]~11 ;
wire \gdb|cnt_9600[6]~11COUT1_43 ;
wire \gdb|cnt_9600[7]~13 ;
wire \gdb|cnt_9600[7]~13COUT1_45 ;
wire \gdb|cnt_9600[8]~17 ;
wire \gdb|cnt_9600[8]~17COUT1_47 ;
wire \gdb|cnt_9600[9]~21 ;
wire \gdb|cnt_9600[9]~21COUT1_49 ;
wire \gdb|cnt_9600[10]~19 ;
wire \gdb|Equal0~2_combout ;
wire \gdb|Equal0~1_combout ;
wire \gdb|cnt_9600[3]~24_combout ;
wire \gdb|Equal0~0_combout ;
wire \gdb|Equal0~3_combout ;
wire \gdb|clk_9600~regout ;
wire \gdb|Mux0~0_combout ;
wire \gdb|Mux0~combout ;
wire \conv|Add0~0_combout ;
wire \load_tx~combout ;
wire \conv|Add0~6_combout ;
wire \conv|Add0~8 ;
wire \conv|Add0~8COUT1_190 ;
wire \conv|Add0~19 ;
wire \conv|Add0~19COUT1_192 ;
wire \conv|Add0~12_combout ;
wire \conv|cont[3]~0_combout ;
wire \conv|Add0~139_combout ;
wire \conv|Add0~141 ;
wire \conv|Add0~141COUT1_230 ;
wire \conv|Add0~144_combout ;
wire \conv|Add0~146 ;
wire \conv|Add0~146COUT1_232 ;
wire \conv|Add0~149_combout ;
wire \conv|Add0~151 ;
wire \conv|Add0~151COUT1_234 ;
wire \conv|Add0~154_combout ;
wire \conv|LessThan0~7_combout ;
wire \conv|Add0~14 ;
wire \conv|Add0~14COUT1_194 ;
wire \conv|Add0~29_combout ;
wire \conv|Add0~31 ;
wire \conv|Add0~31COUT1_196 ;
wire \conv|Add0~34_combout ;
wire \conv|Add0~36 ;
wire \conv|Add0~39_combout ;
wire \conv|Add0~41 ;
wire \conv|Add0~41COUT1_198 ;
wire \conv|Add0~44_combout ;
wire \conv|Add0~46 ;
wire \conv|Add0~46COUT1_200 ;
wire \conv|Add0~49_combout ;
wire \conv|Add0~51 ;
wire \conv|Add0~51COUT1_202 ;
wire \conv|Add0~54_combout ;
wire \conv|Add0~56 ;
wire \conv|Add0~56COUT1_204 ;
wire \conv|Add0~59_combout ;
wire \conv|Add0~61 ;
wire \conv|Add0~64_combout ;
wire \conv|Add0~66 ;
wire \conv|Add0~66COUT1_206 ;
wire \conv|Add0~69_combout ;
wire \conv|Add0~71 ;
wire \conv|Add0~71COUT1_208 ;
wire \conv|Add0~74_combout ;
wire \conv|Add0~76 ;
wire \conv|Add0~76COUT1_210 ;
wire \conv|Add0~79_combout ;
wire \conv|Add0~81 ;
wire \conv|Add0~81COUT1_212 ;
wire \conv|Add0~84_combout ;
wire \conv|Add0~86 ;
wire \conv|Add0~89_combout ;
wire \conv|Add0~91 ;
wire \conv|Add0~91COUT1_214 ;
wire \conv|Add0~94_combout ;
wire \conv|Add0~96 ;
wire \conv|Add0~96COUT1_216 ;
wire \conv|Add0~99_combout ;
wire \conv|Add0~101 ;
wire \conv|Add0~101COUT1_218 ;
wire \conv|Add0~104_combout ;
wire \conv|Add0~106 ;
wire \conv|Add0~106COUT1_220 ;
wire \conv|Add0~109_combout ;
wire \conv|Add0~111 ;
wire \conv|Add0~114_combout ;
wire \conv|Add0~116 ;
wire \conv|Add0~116COUT1_222 ;
wire \conv|Add0~119_combout ;
wire \conv|Add0~121 ;
wire \conv|Add0~121COUT1_224 ;
wire \conv|Add0~124_combout ;
wire \conv|LessThan0~5_combout ;
wire \conv|Add0~126 ;
wire \conv|Add0~126COUT1_226 ;
wire \conv|Add0~129_combout ;
wire \conv|LessThan0~6_combout ;
wire \conv|LessThan0~3_combout ;
wire \conv|LessThan0~2_combout ;
wire \conv|LessThan0~1_combout ;
wire \conv|LessThan0~0_combout ;
wire \conv|LessThan0~4_combout ;
wire \conv|LessThan0~8_combout ;
wire \conv|cont[3]~1_combout ;
wire \conv|Add0~131 ;
wire \conv|Add0~131COUT1_228 ;
wire \conv|Add0~134_combout ;
wire \conv|Add0~136 ;
wire \conv|Add0~156 ;
wire \conv|Add0~156COUT1_236 ;
wire \conv|Add0~159_combout ;
wire \conv|Add0~161 ;
wire \conv|Add0~23_combout ;
wire \conv|LessThan0~9_combout ;
wire \conv|LessThan0~10_combout ;
wire \conv|Add0~2 ;
wire \conv|Add0~17_combout ;
wire \sel_paridade_tx~combout ;
wire \ent|Add1~105_combout ;
wire \ent|Add1~107 ;
wire \ent|Add1~107COUT1_218 ;
wire \ent|Add1~110_combout ;
wire \ent|Add1~15_combout ;
wire \ent|Add1~17 ;
wire \ent|Add1~17COUT1_186 ;
wire \ent|Add1~0_combout ;
wire \ent|Add1~2 ;
wire \ent|Add1~2COUT1_188 ;
wire \ent|Add1~5_combout ;
wire \ent|Equal0~0 ;
wire \ent|Add1~30_combout ;
wire \ent|Add1~32 ;
wire \ent|Add1~32COUT1_194 ;
wire \ent|Add1~35_combout ;
wire \ent|Add1~7 ;
wire \ent|Add1~7COUT1_190 ;
wire \ent|Add1~20_combout ;
wire \ent|Equal0~1 ;
wire \ent|Add1~55_combout ;
wire \ent|Add1~57 ;
wire \ent|Add1~57COUT1_202 ;
wire \ent|Add1~60_combout ;
wire \ent|Add1~62 ;
wire \ent|Add1~62COUT1_204 ;
wire \ent|Add1~65_combout ;
wire \ent|Add1~67 ;
wire \ent|Add1~67COUT1_206 ;
wire \ent|Add1~70_combout ;
wire \ent|Equal0~3 ;
wire \ent|Add1~37 ;
wire \ent|Add1~37COUT1_196 ;
wire \ent|Add1~42 ;
wire \ent|Add1~42COUT1_198 ;
wire \ent|Add1~45_combout ;
wire \ent|Add1~40_combout ;
wire \ent|Equal0~2 ;
wire \ent|Equal0~4_combout ;
wire \ent|Add1~10_combout ;
wire \ent|Add1~12 ;
wire \ent|Add1~22 ;
wire \ent|Add1~22COUT1_192 ;
wire \ent|Add1~25_combout ;
wire \ent|Add1~27 ;
wire \ent|Add1~47 ;
wire \ent|Add1~47COUT1_200 ;
wire \ent|Add1~50_combout ;
wire \ent|Add1~52 ;
wire \ent|Add1~72 ;
wire \ent|Add1~72COUT1_208 ;
wire \ent|Add1~75_combout ;
wire \ent|Add1~77 ;
wire \ent|Add1~80_combout ;
wire \ent|Add1~82 ;
wire \ent|Add1~82COUT1_210 ;
wire \ent|Add1~85_combout ;
wire \ent|Add1~87 ;
wire \ent|Add1~87COUT1_212 ;
wire \ent|Add1~90_combout ;
wire \ent|Add1~92 ;
wire \ent|Add1~92COUT1_214 ;
wire \ent|Add1~95_combout ;
wire \ent|Add1~97 ;
wire \ent|Add1~97COUT1_216 ;
wire \ent|Add1~100_combout ;
wire \ent|Add1~102 ;
wire \ent|Add1~112 ;
wire \ent|Add1~112COUT1_220 ;
wire \ent|Add1~115_combout ;
wire \ent|Equal0~6 ;
wire \ent|Add1~117 ;
wire \ent|Add1~117COUT1_222 ;
wire \ent|Add1~122COUT1_224 ;
wire \ent|Add1~127 ;
wire \ent|Add1~130_combout ;
wire \ent|Add1~120_combout ;
wire \ent|Add1~132 ;
wire \ent|Add1~132COUT1_226 ;
wire \ent|Add1~135_combout ;
wire \ent|Add1~122 ;
wire \ent|Add1~125_combout ;
wire \ent|Equal0~7 ;
wire \ent|Equal0~5 ;
wire \ent|Add1~137 ;
wire \ent|Add1~137COUT1_228 ;
wire \ent|Add1~142COUT1_230 ;
wire \ent|Add1~147 ;
wire \ent|Add1~147COUT1_232 ;
wire \ent|Add1~150_combout ;
wire \ent|Add1~152 ;
wire \ent|Add1~155_combout ;
wire \ent|Add1~140_combout ;
wire \ent|Add1~142 ;
wire \ent|Add1~145_combout ;
wire \ent|Equal0~8 ;
wire \ent|Equal0~9_combout ;
wire \ent|cont[2]~0_combout ;
wire \ent|Add0~12_cout0 ;
wire \ent|Add0~12COUT1_19 ;
wire \ent|Add0~5_combout ;
wire \ent|Add0~7 ;
wire \ent|Add0~7COUT1_21 ;
wire \ent|Add0~0_combout ;
wire \conv|paridade|par_out~0_combout ;
wire \conv|paridade|par_out~1_combout ;
wire \conv|Mux0~3_combout ;
wire \conv|Mux0~0_combout ;
wire \conv|Mux0~1_combout ;
wire \conv|Mux0~2_combout ;
wire \conv|Mux0~4_combout ;
wire \conv|Mux0~5_combout ;
wire \conv|Mux0~6_combout ;
wire \conv|Mux0~7_combout ;
wire \conv|serie~regout ;
wire \clk_tx~combout ;
wire \gdb|led_baudrate_gbd1~regout ;
wire \gdb|led_baudrate_gbd2~regout ;
wire \gdb|led_baudrate_gbd3~regout ;
wire \gdb|led_baudrate_gbd4~regout ;
wire [6:0] \ent|load_out_ent ;
wire [31:0] \ent|cont2 ;
wire [31:0] \ent|cont ;
wire [31:0] \conv|cont ;
wire [11:0] \gdb|cnt_9600 ;
wire [24:0] \gdb|cnt_1 ;
wire [25:0] \gdb|cnt_05 ;
wire [26:0] \gdb|cnt_025 ;
wire [1:0] \sel_baudrate_tx~combout ;


// Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \rst_tx~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rst_tx~combout ),
	.regout(),
	.padio(rst_tx));
// synopsys translate_off
defparam \rst_tx~I .input_async_reset = "none";
defparam \rst_tx~I .input_power_up = "low";
defparam \rst_tx~I .input_register_mode = "none";
defparam \rst_tx~I .input_sync_reset = "none";
defparam \rst_tx~I .oe_async_reset = "none";
defparam \rst_tx~I .oe_power_up = "low";
defparam \rst_tx~I .oe_register_mode = "none";
defparam \rst_tx~I .oe_sync_reset = "none";
defparam \rst_tx~I .operation_mode = "input";
defparam \rst_tx~I .output_async_reset = "none";
defparam \rst_tx~I .output_power_up = "low";
defparam \rst_tx~I .output_register_mode = "none";
defparam \rst_tx~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X17_Y6_N2
cyclone_lcell \gdb|cnt_05[0] (
// Equation(s):
// \gdb|cnt_05 [0] = DFFEAS(((!\gdb|cnt_05 [0])), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_05[4]~52_combout , )
// \gdb|cnt_05[0]~1  = CARRY(((\gdb|cnt_05 [0])))
// \gdb|cnt_05[0]~1COUT1_75  = CARRY(((\gdb|cnt_05 [0])))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_05 [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_05[4]~52_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_05 [0]),
	.cout(),
	.cout0(\gdb|cnt_05[0]~1 ),
	.cout1(\gdb|cnt_05[0]~1COUT1_75 ));
// synopsys translate_off
defparam \gdb|cnt_05[0] .lut_mask = "33cc";
defparam \gdb|cnt_05[0] .operation_mode = "arithmetic";
defparam \gdb|cnt_05[0] .output_mode = "reg_only";
defparam \gdb|cnt_05[0] .register_cascade_mode = "off";
defparam \gdb|cnt_05[0] .sum_lutc_input = "datac";
defparam \gdb|cnt_05[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y6_N3
cyclone_lcell \gdb|cnt_05[1] (
// Equation(s):
// \gdb|cnt_05 [1] = DFFEAS((\gdb|cnt_05 [1] $ ((\gdb|cnt_05[0]~1 ))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_05[4]~52_combout , )
// \gdb|cnt_05[1]~3  = CARRY(((!\gdb|cnt_05[0]~1 ) # (!\gdb|cnt_05 [1])))
// \gdb|cnt_05[1]~3COUT1_77  = CARRY(((!\gdb|cnt_05[0]~1COUT1_75 ) # (!\gdb|cnt_05 [1])))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_05 [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_05[4]~52_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\gdb|cnt_05[0]~1 ),
	.cin1(\gdb|cnt_05[0]~1COUT1_75 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_05 [1]),
	.cout(),
	.cout0(\gdb|cnt_05[1]~3 ),
	.cout1(\gdb|cnt_05[1]~3COUT1_77 ));
// synopsys translate_off
defparam \gdb|cnt_05[1] .cin0_used = "true";
defparam \gdb|cnt_05[1] .cin1_used = "true";
defparam \gdb|cnt_05[1] .lut_mask = "3c3f";
defparam \gdb|cnt_05[1] .operation_mode = "arithmetic";
defparam \gdb|cnt_05[1] .output_mode = "reg_only";
defparam \gdb|cnt_05[1] .register_cascade_mode = "off";
defparam \gdb|cnt_05[1] .sum_lutc_input = "cin";
defparam \gdb|cnt_05[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y6_N4
cyclone_lcell \gdb|cnt_05[2] (
// Equation(s):
// \gdb|cnt_05 [2] = DFFEAS((\gdb|cnt_05 [2] $ ((!\gdb|cnt_05[1]~3 ))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_05[4]~52_combout , )
// \gdb|cnt_05[2]~5  = CARRY(((\gdb|cnt_05 [2] & !\gdb|cnt_05[1]~3COUT1_77 )))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_05 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_05[4]~52_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\gdb|cnt_05[1]~3 ),
	.cin1(\gdb|cnt_05[1]~3COUT1_77 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_05 [2]),
	.cout(\gdb|cnt_05[2]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|cnt_05[2] .cin0_used = "true";
defparam \gdb|cnt_05[2] .cin1_used = "true";
defparam \gdb|cnt_05[2] .lut_mask = "c30c";
defparam \gdb|cnt_05[2] .operation_mode = "arithmetic";
defparam \gdb|cnt_05[2] .output_mode = "reg_only";
defparam \gdb|cnt_05[2] .register_cascade_mode = "off";
defparam \gdb|cnt_05[2] .sum_lutc_input = "cin";
defparam \gdb|cnt_05[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y6_N5
cyclone_lcell \gdb|cnt_05[3] (
// Equation(s):
// \gdb|cnt_05 [3] = DFFEAS((\gdb|cnt_05 [3] $ ((\gdb|cnt_05[2]~5 ))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_05[4]~52_combout , )
// \gdb|cnt_05[3]~7  = CARRY(((!\gdb|cnt_05[2]~5 ) # (!\gdb|cnt_05 [3])))
// \gdb|cnt_05[3]~7COUT1_79  = CARRY(((!\gdb|cnt_05[2]~5 ) # (!\gdb|cnt_05 [3])))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_05 [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_05[4]~52_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_05[2]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_05 [3]),
	.cout(),
	.cout0(\gdb|cnt_05[3]~7 ),
	.cout1(\gdb|cnt_05[3]~7COUT1_79 ));
// synopsys translate_off
defparam \gdb|cnt_05[3] .cin_used = "true";
defparam \gdb|cnt_05[3] .lut_mask = "3c3f";
defparam \gdb|cnt_05[3] .operation_mode = "arithmetic";
defparam \gdb|cnt_05[3] .output_mode = "reg_only";
defparam \gdb|cnt_05[3] .register_cascade_mode = "off";
defparam \gdb|cnt_05[3] .sum_lutc_input = "cin";
defparam \gdb|cnt_05[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y6_N6
cyclone_lcell \gdb|cnt_05[4] (
// Equation(s):
// \gdb|cnt_05 [4] = DFFEAS((\gdb|cnt_05 [4] $ ((!(!\gdb|cnt_05[2]~5  & \gdb|cnt_05[3]~7 ) # (\gdb|cnt_05[2]~5  & \gdb|cnt_05[3]~7COUT1_79 )))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_05[4]~52_combout , )
// \gdb|cnt_05[4]~11  = CARRY(((\gdb|cnt_05 [4] & !\gdb|cnt_05[3]~7 )))
// \gdb|cnt_05[4]~11COUT1_81  = CARRY(((\gdb|cnt_05 [4] & !\gdb|cnt_05[3]~7COUT1_79 )))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_05 [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_05[4]~52_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_05[2]~5 ),
	.cin0(\gdb|cnt_05[3]~7 ),
	.cin1(\gdb|cnt_05[3]~7COUT1_79 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_05 [4]),
	.cout(),
	.cout0(\gdb|cnt_05[4]~11 ),
	.cout1(\gdb|cnt_05[4]~11COUT1_81 ));
// synopsys translate_off
defparam \gdb|cnt_05[4] .cin0_used = "true";
defparam \gdb|cnt_05[4] .cin1_used = "true";
defparam \gdb|cnt_05[4] .cin_used = "true";
defparam \gdb|cnt_05[4] .lut_mask = "c30c";
defparam \gdb|cnt_05[4] .operation_mode = "arithmetic";
defparam \gdb|cnt_05[4] .output_mode = "reg_only";
defparam \gdb|cnt_05[4] .register_cascade_mode = "off";
defparam \gdb|cnt_05[4] .sum_lutc_input = "cin";
defparam \gdb|cnt_05[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y6_N7
cyclone_lcell \gdb|cnt_05[5] (
// Equation(s):
// \gdb|cnt_05 [5] = DFFEAS(\gdb|cnt_05 [5] $ (((((!\gdb|cnt_05[2]~5  & \gdb|cnt_05[4]~11 ) # (\gdb|cnt_05[2]~5  & \gdb|cnt_05[4]~11COUT1_81 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_05[4]~52_combout , )
// \gdb|cnt_05[5]~13  = CARRY(((!\gdb|cnt_05[4]~11 )) # (!\gdb|cnt_05 [5]))
// \gdb|cnt_05[5]~13COUT1_83  = CARRY(((!\gdb|cnt_05[4]~11COUT1_81 )) # (!\gdb|cnt_05 [5]))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_05 [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_05[4]~52_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_05[2]~5 ),
	.cin0(\gdb|cnt_05[4]~11 ),
	.cin1(\gdb|cnt_05[4]~11COUT1_81 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_05 [5]),
	.cout(),
	.cout0(\gdb|cnt_05[5]~13 ),
	.cout1(\gdb|cnt_05[5]~13COUT1_83 ));
// synopsys translate_off
defparam \gdb|cnt_05[5] .cin0_used = "true";
defparam \gdb|cnt_05[5] .cin1_used = "true";
defparam \gdb|cnt_05[5] .cin_used = "true";
defparam \gdb|cnt_05[5] .lut_mask = "5a5f";
defparam \gdb|cnt_05[5] .operation_mode = "arithmetic";
defparam \gdb|cnt_05[5] .output_mode = "reg_only";
defparam \gdb|cnt_05[5] .register_cascade_mode = "off";
defparam \gdb|cnt_05[5] .sum_lutc_input = "cin";
defparam \gdb|cnt_05[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y6_N8
cyclone_lcell \gdb|cnt_05[6] (
// Equation(s):
// \gdb|cnt_05 [6] = DFFEAS(\gdb|cnt_05 [6] $ ((((!(!\gdb|cnt_05[2]~5  & \gdb|cnt_05[5]~13 ) # (\gdb|cnt_05[2]~5  & \gdb|cnt_05[5]~13COUT1_83 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_05[4]~52_combout , )
// \gdb|cnt_05[6]~15  = CARRY((\gdb|cnt_05 [6] & ((!\gdb|cnt_05[5]~13 ))))
// \gdb|cnt_05[6]~15COUT1_85  = CARRY((\gdb|cnt_05 [6] & ((!\gdb|cnt_05[5]~13COUT1_83 ))))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_05 [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_05[4]~52_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_05[2]~5 ),
	.cin0(\gdb|cnt_05[5]~13 ),
	.cin1(\gdb|cnt_05[5]~13COUT1_83 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_05 [6]),
	.cout(),
	.cout0(\gdb|cnt_05[6]~15 ),
	.cout1(\gdb|cnt_05[6]~15COUT1_85 ));
// synopsys translate_off
defparam \gdb|cnt_05[6] .cin0_used = "true";
defparam \gdb|cnt_05[6] .cin1_used = "true";
defparam \gdb|cnt_05[6] .cin_used = "true";
defparam \gdb|cnt_05[6] .lut_mask = "a50a";
defparam \gdb|cnt_05[6] .operation_mode = "arithmetic";
defparam \gdb|cnt_05[6] .output_mode = "reg_only";
defparam \gdb|cnt_05[6] .register_cascade_mode = "off";
defparam \gdb|cnt_05[6] .sum_lutc_input = "cin";
defparam \gdb|cnt_05[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y6_N9
cyclone_lcell \gdb|cnt_05[7] (
// Equation(s):
// \gdb|cnt_05 [7] = DFFEAS(\gdb|cnt_05 [7] $ (((((!\gdb|cnt_05[2]~5  & \gdb|cnt_05[6]~15 ) # (\gdb|cnt_05[2]~5  & \gdb|cnt_05[6]~15COUT1_85 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_05[4]~52_combout , )
// \gdb|cnt_05[7]~9  = CARRY(((!\gdb|cnt_05[6]~15COUT1_85 )) # (!\gdb|cnt_05 [7]))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_05 [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_05[4]~52_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_05[2]~5 ),
	.cin0(\gdb|cnt_05[6]~15 ),
	.cin1(\gdb|cnt_05[6]~15COUT1_85 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_05 [7]),
	.cout(\gdb|cnt_05[7]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|cnt_05[7] .cin0_used = "true";
defparam \gdb|cnt_05[7] .cin1_used = "true";
defparam \gdb|cnt_05[7] .cin_used = "true";
defparam \gdb|cnt_05[7] .lut_mask = "5a5f";
defparam \gdb|cnt_05[7] .operation_mode = "arithmetic";
defparam \gdb|cnt_05[7] .output_mode = "reg_only";
defparam \gdb|cnt_05[7] .register_cascade_mode = "off";
defparam \gdb|cnt_05[7] .sum_lutc_input = "cin";
defparam \gdb|cnt_05[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y5_N0
cyclone_lcell \gdb|cnt_05[8] (
// Equation(s):
// \gdb|cnt_05 [8] = DFFEAS((\gdb|cnt_05 [8] $ ((!\gdb|cnt_05[7]~9 ))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_05[4]~52_combout , )
// \gdb|cnt_05[8]~17  = CARRY(((\gdb|cnt_05 [8] & !\gdb|cnt_05[7]~9 )))
// \gdb|cnt_05[8]~17COUT1_87  = CARRY(((\gdb|cnt_05 [8] & !\gdb|cnt_05[7]~9 )))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_05 [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_05[4]~52_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_05[7]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_05 [8]),
	.cout(),
	.cout0(\gdb|cnt_05[8]~17 ),
	.cout1(\gdb|cnt_05[8]~17COUT1_87 ));
// synopsys translate_off
defparam \gdb|cnt_05[8] .cin_used = "true";
defparam \gdb|cnt_05[8] .lut_mask = "c30c";
defparam \gdb|cnt_05[8] .operation_mode = "arithmetic";
defparam \gdb|cnt_05[8] .output_mode = "reg_only";
defparam \gdb|cnt_05[8] .register_cascade_mode = "off";
defparam \gdb|cnt_05[8] .sum_lutc_input = "cin";
defparam \gdb|cnt_05[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y5_N1
cyclone_lcell \gdb|cnt_05[9] (
// Equation(s):
// \gdb|cnt_05 [9] = DFFEAS(\gdb|cnt_05 [9] $ (((((!\gdb|cnt_05[7]~9  & \gdb|cnt_05[8]~17 ) # (\gdb|cnt_05[7]~9  & \gdb|cnt_05[8]~17COUT1_87 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_05[4]~52_combout , )
// \gdb|cnt_05[9]~19  = CARRY(((!\gdb|cnt_05[8]~17 )) # (!\gdb|cnt_05 [9]))
// \gdb|cnt_05[9]~19COUT1_89  = CARRY(((!\gdb|cnt_05[8]~17COUT1_87 )) # (!\gdb|cnt_05 [9]))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_05 [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_05[4]~52_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_05[7]~9 ),
	.cin0(\gdb|cnt_05[8]~17 ),
	.cin1(\gdb|cnt_05[8]~17COUT1_87 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_05 [9]),
	.cout(),
	.cout0(\gdb|cnt_05[9]~19 ),
	.cout1(\gdb|cnt_05[9]~19COUT1_89 ));
// synopsys translate_off
defparam \gdb|cnt_05[9] .cin0_used = "true";
defparam \gdb|cnt_05[9] .cin1_used = "true";
defparam \gdb|cnt_05[9] .cin_used = "true";
defparam \gdb|cnt_05[9] .lut_mask = "5a5f";
defparam \gdb|cnt_05[9] .operation_mode = "arithmetic";
defparam \gdb|cnt_05[9] .output_mode = "reg_only";
defparam \gdb|cnt_05[9] .register_cascade_mode = "off";
defparam \gdb|cnt_05[9] .sum_lutc_input = "cin";
defparam \gdb|cnt_05[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y5_N2
cyclone_lcell \gdb|cnt_05[10] (
// Equation(s):
// \gdb|cnt_05 [10] = DFFEAS(\gdb|cnt_05 [10] $ ((((!(!\gdb|cnt_05[7]~9  & \gdb|cnt_05[9]~19 ) # (\gdb|cnt_05[7]~9  & \gdb|cnt_05[9]~19COUT1_89 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_05[4]~52_combout , )
// \gdb|cnt_05[10]~21  = CARRY((\gdb|cnt_05 [10] & ((!\gdb|cnt_05[9]~19 ))))
// \gdb|cnt_05[10]~21COUT1_91  = CARRY((\gdb|cnt_05 [10] & ((!\gdb|cnt_05[9]~19COUT1_89 ))))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_05 [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_05[4]~52_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_05[7]~9 ),
	.cin0(\gdb|cnt_05[9]~19 ),
	.cin1(\gdb|cnt_05[9]~19COUT1_89 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_05 [10]),
	.cout(),
	.cout0(\gdb|cnt_05[10]~21 ),
	.cout1(\gdb|cnt_05[10]~21COUT1_91 ));
// synopsys translate_off
defparam \gdb|cnt_05[10] .cin0_used = "true";
defparam \gdb|cnt_05[10] .cin1_used = "true";
defparam \gdb|cnt_05[10] .cin_used = "true";
defparam \gdb|cnt_05[10] .lut_mask = "a50a";
defparam \gdb|cnt_05[10] .operation_mode = "arithmetic";
defparam \gdb|cnt_05[10] .output_mode = "reg_only";
defparam \gdb|cnt_05[10] .register_cascade_mode = "off";
defparam \gdb|cnt_05[10] .sum_lutc_input = "cin";
defparam \gdb|cnt_05[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y5_N3
cyclone_lcell \gdb|cnt_05[11] (
// Equation(s):
// \gdb|cnt_05 [11] = DFFEAS((\gdb|cnt_05 [11] $ (((!\gdb|cnt_05[7]~9  & \gdb|cnt_05[10]~21 ) # (\gdb|cnt_05[7]~9  & \gdb|cnt_05[10]~21COUT1_91 )))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_05[4]~52_combout , )
// \gdb|cnt_05[11]~23  = CARRY(((!\gdb|cnt_05[10]~21 ) # (!\gdb|cnt_05 [11])))
// \gdb|cnt_05[11]~23COUT1_93  = CARRY(((!\gdb|cnt_05[10]~21COUT1_91 ) # (!\gdb|cnt_05 [11])))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_05 [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_05[4]~52_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_05[7]~9 ),
	.cin0(\gdb|cnt_05[10]~21 ),
	.cin1(\gdb|cnt_05[10]~21COUT1_91 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_05 [11]),
	.cout(),
	.cout0(\gdb|cnt_05[11]~23 ),
	.cout1(\gdb|cnt_05[11]~23COUT1_93 ));
// synopsys translate_off
defparam \gdb|cnt_05[11] .cin0_used = "true";
defparam \gdb|cnt_05[11] .cin1_used = "true";
defparam \gdb|cnt_05[11] .cin_used = "true";
defparam \gdb|cnt_05[11] .lut_mask = "3c3f";
defparam \gdb|cnt_05[11] .operation_mode = "arithmetic";
defparam \gdb|cnt_05[11] .output_mode = "reg_only";
defparam \gdb|cnt_05[11] .register_cascade_mode = "off";
defparam \gdb|cnt_05[11] .sum_lutc_input = "cin";
defparam \gdb|cnt_05[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y5_N4
cyclone_lcell \gdb|cnt_05[12] (
// Equation(s):
// \gdb|cnt_05 [12] = DFFEAS((\gdb|cnt_05 [12] $ ((!(!\gdb|cnt_05[7]~9  & \gdb|cnt_05[11]~23 ) # (\gdb|cnt_05[7]~9  & \gdb|cnt_05[11]~23COUT1_93 )))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_05[4]~52_combout , )
// \gdb|cnt_05[12]~25  = CARRY(((\gdb|cnt_05 [12] & !\gdb|cnt_05[11]~23COUT1_93 )))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_05 [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_05[4]~52_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_05[7]~9 ),
	.cin0(\gdb|cnt_05[11]~23 ),
	.cin1(\gdb|cnt_05[11]~23COUT1_93 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_05 [12]),
	.cout(\gdb|cnt_05[12]~25 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|cnt_05[12] .cin0_used = "true";
defparam \gdb|cnt_05[12] .cin1_used = "true";
defparam \gdb|cnt_05[12] .cin_used = "true";
defparam \gdb|cnt_05[12] .lut_mask = "c30c";
defparam \gdb|cnt_05[12] .operation_mode = "arithmetic";
defparam \gdb|cnt_05[12] .output_mode = "reg_only";
defparam \gdb|cnt_05[12] .register_cascade_mode = "off";
defparam \gdb|cnt_05[12] .sum_lutc_input = "cin";
defparam \gdb|cnt_05[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y5_N5
cyclone_lcell \gdb|cnt_05[13] (
// Equation(s):
// \gdb|cnt_05 [13] = DFFEAS((\gdb|cnt_05 [13] $ ((\gdb|cnt_05[12]~25 ))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_05[4]~52_combout , )
// \gdb|cnt_05[13]~27  = CARRY(((!\gdb|cnt_05[12]~25 ) # (!\gdb|cnt_05 [13])))
// \gdb|cnt_05[13]~27COUT1_95  = CARRY(((!\gdb|cnt_05[12]~25 ) # (!\gdb|cnt_05 [13])))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_05 [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_05[4]~52_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_05[12]~25 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_05 [13]),
	.cout(),
	.cout0(\gdb|cnt_05[13]~27 ),
	.cout1(\gdb|cnt_05[13]~27COUT1_95 ));
// synopsys translate_off
defparam \gdb|cnt_05[13] .cin_used = "true";
defparam \gdb|cnt_05[13] .lut_mask = "3c3f";
defparam \gdb|cnt_05[13] .operation_mode = "arithmetic";
defparam \gdb|cnt_05[13] .output_mode = "reg_only";
defparam \gdb|cnt_05[13] .register_cascade_mode = "off";
defparam \gdb|cnt_05[13] .sum_lutc_input = "cin";
defparam \gdb|cnt_05[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y5_N6
cyclone_lcell \gdb|cnt_05[14] (
// Equation(s):
// \gdb|cnt_05 [14] = DFFEAS(\gdb|cnt_05 [14] $ ((((!(!\gdb|cnt_05[12]~25  & \gdb|cnt_05[13]~27 ) # (\gdb|cnt_05[12]~25  & \gdb|cnt_05[13]~27COUT1_95 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_05[4]~52_combout , )
// \gdb|cnt_05[14]~29  = CARRY((\gdb|cnt_05 [14] & ((!\gdb|cnt_05[13]~27 ))))
// \gdb|cnt_05[14]~29COUT1_97  = CARRY((\gdb|cnt_05 [14] & ((!\gdb|cnt_05[13]~27COUT1_95 ))))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_05 [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_05[4]~52_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_05[12]~25 ),
	.cin0(\gdb|cnt_05[13]~27 ),
	.cin1(\gdb|cnt_05[13]~27COUT1_95 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_05 [14]),
	.cout(),
	.cout0(\gdb|cnt_05[14]~29 ),
	.cout1(\gdb|cnt_05[14]~29COUT1_97 ));
// synopsys translate_off
defparam \gdb|cnt_05[14] .cin0_used = "true";
defparam \gdb|cnt_05[14] .cin1_used = "true";
defparam \gdb|cnt_05[14] .cin_used = "true";
defparam \gdb|cnt_05[14] .lut_mask = "a50a";
defparam \gdb|cnt_05[14] .operation_mode = "arithmetic";
defparam \gdb|cnt_05[14] .output_mode = "reg_only";
defparam \gdb|cnt_05[14] .register_cascade_mode = "off";
defparam \gdb|cnt_05[14] .sum_lutc_input = "cin";
defparam \gdb|cnt_05[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y5_N7
cyclone_lcell \gdb|cnt_05[15] (
// Equation(s):
// \gdb|cnt_05 [15] = DFFEAS(\gdb|cnt_05 [15] $ (((((!\gdb|cnt_05[12]~25  & \gdb|cnt_05[14]~29 ) # (\gdb|cnt_05[12]~25  & \gdb|cnt_05[14]~29COUT1_97 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_05[4]~52_combout , )
// \gdb|cnt_05[15]~31  = CARRY(((!\gdb|cnt_05[14]~29 )) # (!\gdb|cnt_05 [15]))
// \gdb|cnt_05[15]~31COUT1_99  = CARRY(((!\gdb|cnt_05[14]~29COUT1_97 )) # (!\gdb|cnt_05 [15]))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_05 [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_05[4]~52_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_05[12]~25 ),
	.cin0(\gdb|cnt_05[14]~29 ),
	.cin1(\gdb|cnt_05[14]~29COUT1_97 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_05 [15]),
	.cout(),
	.cout0(\gdb|cnt_05[15]~31 ),
	.cout1(\gdb|cnt_05[15]~31COUT1_99 ));
// synopsys translate_off
defparam \gdb|cnt_05[15] .cin0_used = "true";
defparam \gdb|cnt_05[15] .cin1_used = "true";
defparam \gdb|cnt_05[15] .cin_used = "true";
defparam \gdb|cnt_05[15] .lut_mask = "5a5f";
defparam \gdb|cnt_05[15] .operation_mode = "arithmetic";
defparam \gdb|cnt_05[15] .output_mode = "reg_only";
defparam \gdb|cnt_05[15] .register_cascade_mode = "off";
defparam \gdb|cnt_05[15] .sum_lutc_input = "cin";
defparam \gdb|cnt_05[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y5_N8
cyclone_lcell \gdb|cnt_05[16] (
// Equation(s):
// \gdb|cnt_05 [16] = DFFEAS((\gdb|cnt_05 [16] $ ((!(!\gdb|cnt_05[12]~25  & \gdb|cnt_05[15]~31 ) # (\gdb|cnt_05[12]~25  & \gdb|cnt_05[15]~31COUT1_99 )))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_05[4]~52_combout , )
// \gdb|cnt_05[16]~33  = CARRY(((\gdb|cnt_05 [16] & !\gdb|cnt_05[15]~31 )))
// \gdb|cnt_05[16]~33COUT1_101  = CARRY(((\gdb|cnt_05 [16] & !\gdb|cnt_05[15]~31COUT1_99 )))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_05 [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_05[4]~52_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_05[12]~25 ),
	.cin0(\gdb|cnt_05[15]~31 ),
	.cin1(\gdb|cnt_05[15]~31COUT1_99 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_05 [16]),
	.cout(),
	.cout0(\gdb|cnt_05[16]~33 ),
	.cout1(\gdb|cnt_05[16]~33COUT1_101 ));
// synopsys translate_off
defparam \gdb|cnt_05[16] .cin0_used = "true";
defparam \gdb|cnt_05[16] .cin1_used = "true";
defparam \gdb|cnt_05[16] .cin_used = "true";
defparam \gdb|cnt_05[16] .lut_mask = "c30c";
defparam \gdb|cnt_05[16] .operation_mode = "arithmetic";
defparam \gdb|cnt_05[16] .output_mode = "reg_only";
defparam \gdb|cnt_05[16] .register_cascade_mode = "off";
defparam \gdb|cnt_05[16] .sum_lutc_input = "cin";
defparam \gdb|cnt_05[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y5_N9
cyclone_lcell \gdb|cnt_05[17] (
// Equation(s):
// \gdb|cnt_05 [17] = DFFEAS(\gdb|cnt_05 [17] $ (((((!\gdb|cnt_05[12]~25  & \gdb|cnt_05[16]~33 ) # (\gdb|cnt_05[12]~25  & \gdb|cnt_05[16]~33COUT1_101 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_05[4]~52_combout , )
// \gdb|cnt_05[17]~37  = CARRY(((!\gdb|cnt_05[16]~33COUT1_101 )) # (!\gdb|cnt_05 [17]))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_05 [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_05[4]~52_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_05[12]~25 ),
	.cin0(\gdb|cnt_05[16]~33 ),
	.cin1(\gdb|cnt_05[16]~33COUT1_101 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_05 [17]),
	.cout(\gdb|cnt_05[17]~37 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|cnt_05[17] .cin0_used = "true";
defparam \gdb|cnt_05[17] .cin1_used = "true";
defparam \gdb|cnt_05[17] .cin_used = "true";
defparam \gdb|cnt_05[17] .lut_mask = "5a5f";
defparam \gdb|cnt_05[17] .operation_mode = "arithmetic";
defparam \gdb|cnt_05[17] .output_mode = "reg_only";
defparam \gdb|cnt_05[17] .register_cascade_mode = "off";
defparam \gdb|cnt_05[17] .sum_lutc_input = "cin";
defparam \gdb|cnt_05[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y4_N0
cyclone_lcell \gdb|cnt_05[18] (
// Equation(s):
// \gdb|cnt_05 [18] = DFFEAS((\gdb|cnt_05 [18] $ ((!\gdb|cnt_05[17]~37 ))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_05[4]~52_combout , )
// \gdb|cnt_05[18]~35  = CARRY(((\gdb|cnt_05 [18] & !\gdb|cnt_05[17]~37 )))
// \gdb|cnt_05[18]~35COUT1_103  = CARRY(((\gdb|cnt_05 [18] & !\gdb|cnt_05[17]~37 )))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_05 [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_05[4]~52_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_05[17]~37 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_05 [18]),
	.cout(),
	.cout0(\gdb|cnt_05[18]~35 ),
	.cout1(\gdb|cnt_05[18]~35COUT1_103 ));
// synopsys translate_off
defparam \gdb|cnt_05[18] .cin_used = "true";
defparam \gdb|cnt_05[18] .lut_mask = "c30c";
defparam \gdb|cnt_05[18] .operation_mode = "arithmetic";
defparam \gdb|cnt_05[18] .output_mode = "reg_only";
defparam \gdb|cnt_05[18] .register_cascade_mode = "off";
defparam \gdb|cnt_05[18] .sum_lutc_input = "cin";
defparam \gdb|cnt_05[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y4_N1
cyclone_lcell \gdb|cnt_05[19] (
// Equation(s):
// \gdb|cnt_05 [19] = DFFEAS(\gdb|cnt_05 [19] $ (((((!\gdb|cnt_05[17]~37  & \gdb|cnt_05[18]~35 ) # (\gdb|cnt_05[17]~37  & \gdb|cnt_05[18]~35COUT1_103 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_05[4]~52_combout , )
// \gdb|cnt_05[19]~39  = CARRY(((!\gdb|cnt_05[18]~35 )) # (!\gdb|cnt_05 [19]))
// \gdb|cnt_05[19]~39COUT1_105  = CARRY(((!\gdb|cnt_05[18]~35COUT1_103 )) # (!\gdb|cnt_05 [19]))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_05 [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_05[4]~52_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_05[17]~37 ),
	.cin0(\gdb|cnt_05[18]~35 ),
	.cin1(\gdb|cnt_05[18]~35COUT1_103 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_05 [19]),
	.cout(),
	.cout0(\gdb|cnt_05[19]~39 ),
	.cout1(\gdb|cnt_05[19]~39COUT1_105 ));
// synopsys translate_off
defparam \gdb|cnt_05[19] .cin0_used = "true";
defparam \gdb|cnt_05[19] .cin1_used = "true";
defparam \gdb|cnt_05[19] .cin_used = "true";
defparam \gdb|cnt_05[19] .lut_mask = "5a5f";
defparam \gdb|cnt_05[19] .operation_mode = "arithmetic";
defparam \gdb|cnt_05[19] .output_mode = "reg_only";
defparam \gdb|cnt_05[19] .register_cascade_mode = "off";
defparam \gdb|cnt_05[19] .sum_lutc_input = "cin";
defparam \gdb|cnt_05[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y4_N2
cyclone_lcell \gdb|cnt_05[20] (
// Equation(s):
// \gdb|cnt_05 [20] = DFFEAS(\gdb|cnt_05 [20] $ ((((!(!\gdb|cnt_05[17]~37  & \gdb|cnt_05[19]~39 ) # (\gdb|cnt_05[17]~37  & \gdb|cnt_05[19]~39COUT1_105 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_05[4]~52_combout , )
// \gdb|cnt_05[20]~41  = CARRY((\gdb|cnt_05 [20] & ((!\gdb|cnt_05[19]~39 ))))
// \gdb|cnt_05[20]~41COUT1_107  = CARRY((\gdb|cnt_05 [20] & ((!\gdb|cnt_05[19]~39COUT1_105 ))))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_05 [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_05[4]~52_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_05[17]~37 ),
	.cin0(\gdb|cnt_05[19]~39 ),
	.cin1(\gdb|cnt_05[19]~39COUT1_105 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_05 [20]),
	.cout(),
	.cout0(\gdb|cnt_05[20]~41 ),
	.cout1(\gdb|cnt_05[20]~41COUT1_107 ));
// synopsys translate_off
defparam \gdb|cnt_05[20] .cin0_used = "true";
defparam \gdb|cnt_05[20] .cin1_used = "true";
defparam \gdb|cnt_05[20] .cin_used = "true";
defparam \gdb|cnt_05[20] .lut_mask = "a50a";
defparam \gdb|cnt_05[20] .operation_mode = "arithmetic";
defparam \gdb|cnt_05[20] .output_mode = "reg_only";
defparam \gdb|cnt_05[20] .register_cascade_mode = "off";
defparam \gdb|cnt_05[20] .sum_lutc_input = "cin";
defparam \gdb|cnt_05[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y4_N3
cyclone_lcell \gdb|cnt_05[21] (
// Equation(s):
// \gdb|cnt_05 [21] = DFFEAS((\gdb|cnt_05 [21] $ (((!\gdb|cnt_05[17]~37  & \gdb|cnt_05[20]~41 ) # (\gdb|cnt_05[17]~37  & \gdb|cnt_05[20]~41COUT1_107 )))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_05[4]~52_combout , )
// \gdb|cnt_05[21]~43  = CARRY(((!\gdb|cnt_05[20]~41 ) # (!\gdb|cnt_05 [21])))
// \gdb|cnt_05[21]~43COUT1_109  = CARRY(((!\gdb|cnt_05[20]~41COUT1_107 ) # (!\gdb|cnt_05 [21])))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_05 [21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_05[4]~52_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_05[17]~37 ),
	.cin0(\gdb|cnt_05[20]~41 ),
	.cin1(\gdb|cnt_05[20]~41COUT1_107 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_05 [21]),
	.cout(),
	.cout0(\gdb|cnt_05[21]~43 ),
	.cout1(\gdb|cnt_05[21]~43COUT1_109 ));
// synopsys translate_off
defparam \gdb|cnt_05[21] .cin0_used = "true";
defparam \gdb|cnt_05[21] .cin1_used = "true";
defparam \gdb|cnt_05[21] .cin_used = "true";
defparam \gdb|cnt_05[21] .lut_mask = "3c3f";
defparam \gdb|cnt_05[21] .operation_mode = "arithmetic";
defparam \gdb|cnt_05[21] .output_mode = "reg_only";
defparam \gdb|cnt_05[21] .register_cascade_mode = "off";
defparam \gdb|cnt_05[21] .sum_lutc_input = "cin";
defparam \gdb|cnt_05[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y4_N4
cyclone_lcell \gdb|cnt_05[22] (
// Equation(s):
// \gdb|cnt_05 [22] = DFFEAS((\gdb|cnt_05 [22] $ ((!(!\gdb|cnt_05[17]~37  & \gdb|cnt_05[21]~43 ) # (\gdb|cnt_05[17]~37  & \gdb|cnt_05[21]~43COUT1_109 )))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_05[4]~52_combout , )
// \gdb|cnt_05[22]~45  = CARRY(((\gdb|cnt_05 [22] & !\gdb|cnt_05[21]~43COUT1_109 )))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_05 [22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_05[4]~52_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_05[17]~37 ),
	.cin0(\gdb|cnt_05[21]~43 ),
	.cin1(\gdb|cnt_05[21]~43COUT1_109 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_05 [22]),
	.cout(\gdb|cnt_05[22]~45 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|cnt_05[22] .cin0_used = "true";
defparam \gdb|cnt_05[22] .cin1_used = "true";
defparam \gdb|cnt_05[22] .cin_used = "true";
defparam \gdb|cnt_05[22] .lut_mask = "c30c";
defparam \gdb|cnt_05[22] .operation_mode = "arithmetic";
defparam \gdb|cnt_05[22] .output_mode = "reg_only";
defparam \gdb|cnt_05[22] .register_cascade_mode = "off";
defparam \gdb|cnt_05[22] .sum_lutc_input = "cin";
defparam \gdb|cnt_05[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y4_N5
cyclone_lcell \gdb|cnt_05[23] (
// Equation(s):
// \gdb|cnt_05 [23] = DFFEAS((\gdb|cnt_05 [23] $ ((\gdb|cnt_05[22]~45 ))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_05[4]~52_combout , )
// \gdb|cnt_05[23]~47  = CARRY(((!\gdb|cnt_05[22]~45 ) # (!\gdb|cnt_05 [23])))
// \gdb|cnt_05[23]~47COUT1_111  = CARRY(((!\gdb|cnt_05[22]~45 ) # (!\gdb|cnt_05 [23])))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_05 [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_05[4]~52_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_05[22]~45 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_05 [23]),
	.cout(),
	.cout0(\gdb|cnt_05[23]~47 ),
	.cout1(\gdb|cnt_05[23]~47COUT1_111 ));
// synopsys translate_off
defparam \gdb|cnt_05[23] .cin_used = "true";
defparam \gdb|cnt_05[23] .lut_mask = "3c3f";
defparam \gdb|cnt_05[23] .operation_mode = "arithmetic";
defparam \gdb|cnt_05[23] .output_mode = "reg_only";
defparam \gdb|cnt_05[23] .register_cascade_mode = "off";
defparam \gdb|cnt_05[23] .sum_lutc_input = "cin";
defparam \gdb|cnt_05[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y4_N6
cyclone_lcell \gdb|cnt_05[24] (
// Equation(s):
// \gdb|cnt_05 [24] = DFFEAS(\gdb|cnt_05 [24] $ ((((!(!\gdb|cnt_05[22]~45  & \gdb|cnt_05[23]~47 ) # (\gdb|cnt_05[22]~45  & \gdb|cnt_05[23]~47COUT1_111 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_05[4]~52_combout , )
// \gdb|cnt_05[24]~49  = CARRY((\gdb|cnt_05 [24] & ((!\gdb|cnt_05[23]~47 ))))
// \gdb|cnt_05[24]~49COUT1_113  = CARRY((\gdb|cnt_05 [24] & ((!\gdb|cnt_05[23]~47COUT1_111 ))))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_05 [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_05[4]~52_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_05[22]~45 ),
	.cin0(\gdb|cnt_05[23]~47 ),
	.cin1(\gdb|cnt_05[23]~47COUT1_111 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_05 [24]),
	.cout(),
	.cout0(\gdb|cnt_05[24]~49 ),
	.cout1(\gdb|cnt_05[24]~49COUT1_113 ));
// synopsys translate_off
defparam \gdb|cnt_05[24] .cin0_used = "true";
defparam \gdb|cnt_05[24] .cin1_used = "true";
defparam \gdb|cnt_05[24] .cin_used = "true";
defparam \gdb|cnt_05[24] .lut_mask = "a50a";
defparam \gdb|cnt_05[24] .operation_mode = "arithmetic";
defparam \gdb|cnt_05[24] .output_mode = "reg_only";
defparam \gdb|cnt_05[24] .register_cascade_mode = "off";
defparam \gdb|cnt_05[24] .sum_lutc_input = "cin";
defparam \gdb|cnt_05[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X17_Y4_N9
cyclone_lcell \gdb|Equal2~6 (
// Equation(s):
// \gdb|Equal2~6_combout  = (((!\gdb|cnt_05 [23]) # (!\gdb|cnt_05 [22])) # (!\gdb|cnt_05 [21])) # (!\gdb|cnt_05 [20])

	.clk(gnd),
	.dataa(\gdb|cnt_05 [20]),
	.datab(\gdb|cnt_05 [21]),
	.datac(\gdb|cnt_05 [22]),
	.datad(\gdb|cnt_05 [23]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|Equal2~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|Equal2~6 .lut_mask = "7fff";
defparam \gdb|Equal2~6 .operation_mode = "normal";
defparam \gdb|Equal2~6 .output_mode = "comb_only";
defparam \gdb|Equal2~6 .register_cascade_mode = "off";
defparam \gdb|Equal2~6 .sum_lutc_input = "datac";
defparam \gdb|Equal2~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y4_N7
cyclone_lcell \gdb|cnt_05[25] (
// Equation(s):
// \gdb|cnt_05 [25] = DFFEAS(\gdb|cnt_05 [25] $ (((((!\gdb|cnt_05[22]~45  & \gdb|cnt_05[24]~49 ) # (\gdb|cnt_05[22]~45  & \gdb|cnt_05[24]~49COUT1_113 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_05[4]~52_combout , )

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_05 [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_05[4]~52_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_05[22]~45 ),
	.cin0(\gdb|cnt_05[24]~49 ),
	.cin1(\gdb|cnt_05[24]~49COUT1_113 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_05 [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|cnt_05[25] .cin0_used = "true";
defparam \gdb|cnt_05[25] .cin1_used = "true";
defparam \gdb|cnt_05[25] .cin_used = "true";
defparam \gdb|cnt_05[25] .lut_mask = "5a5a";
defparam \gdb|cnt_05[25] .operation_mode = "normal";
defparam \gdb|cnt_05[25] .output_mode = "reg_only";
defparam \gdb|cnt_05[25] .register_cascade_mode = "off";
defparam \gdb|cnt_05[25] .sum_lutc_input = "cin";
defparam \gdb|cnt_05[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y4_N6
cyclone_lcell \gdb|Equal2~5 (
// Equation(s):
// \gdb|Equal2~5_combout  = (\gdb|cnt_05 [16]) # (((\gdb|cnt_05 [18]) # (!\gdb|cnt_05 [17])) # (!\gdb|cnt_05 [19]))

	.clk(gnd),
	.dataa(\gdb|cnt_05 [16]),
	.datab(\gdb|cnt_05 [19]),
	.datac(\gdb|cnt_05 [18]),
	.datad(\gdb|cnt_05 [17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|Equal2~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|Equal2~5 .lut_mask = "fbff";
defparam \gdb|Equal2~5 .operation_mode = "normal";
defparam \gdb|Equal2~5 .output_mode = "comb_only";
defparam \gdb|Equal2~5 .register_cascade_mode = "off";
defparam \gdb|Equal2~5 .sum_lutc_input = "datac";
defparam \gdb|Equal2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N7
cyclone_lcell \gdb|Equal2~7 (
// Equation(s):
// \gdb|Equal2~7_combout  = (\gdb|cnt_05 [24]) # ((\gdb|Equal2~6_combout ) # ((\gdb|Equal2~5_combout ) # (!\gdb|cnt_05 [25])))

	.clk(gnd),
	.dataa(\gdb|cnt_05 [24]),
	.datab(\gdb|Equal2~6_combout ),
	.datac(\gdb|cnt_05 [25]),
	.datad(\gdb|Equal2~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|Equal2~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|Equal2~7 .lut_mask = "ffef";
defparam \gdb|Equal2~7 .operation_mode = "normal";
defparam \gdb|Equal2~7 .output_mode = "comb_only";
defparam \gdb|Equal2~7 .register_cascade_mode = "off";
defparam \gdb|Equal2~7 .sum_lutc_input = "datac";
defparam \gdb|Equal2~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N9
cyclone_lcell \gdb|cnt_05[4]~52 (
// Equation(s):
// \gdb|cnt_05[4]~52_combout  = (\rst_tx~combout ) # (((!\gdb|Equal2~7_combout  & !\gdb|Equal2~4_combout )))

	.clk(gnd),
	.dataa(\rst_tx~combout ),
	.datab(vcc),
	.datac(\gdb|Equal2~7_combout ),
	.datad(\gdb|Equal2~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|cnt_05[4]~52_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|cnt_05[4]~52 .lut_mask = "aaaf";
defparam \gdb|cnt_05[4]~52 .operation_mode = "normal";
defparam \gdb|cnt_05[4]~52 .output_mode = "comb_only";
defparam \gdb|cnt_05[4]~52 .register_cascade_mode = "off";
defparam \gdb|cnt_05[4]~52 .sum_lutc_input = "datac";
defparam \gdb|cnt_05[4]~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y6_N1
cyclone_lcell \gdb|Equal2~0 (
// Equation(s):
// \gdb|Equal2~0_combout  = (((!\gdb|cnt_05 [3]) # (!\gdb|cnt_05 [2])) # (!\gdb|cnt_05 [1])) # (!\gdb|cnt_05 [0])

	.clk(gnd),
	.dataa(\gdb|cnt_05 [0]),
	.datab(\gdb|cnt_05 [1]),
	.datac(\gdb|cnt_05 [2]),
	.datad(\gdb|cnt_05 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|Equal2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|Equal2~0 .lut_mask = "7fff";
defparam \gdb|Equal2~0 .operation_mode = "normal";
defparam \gdb|Equal2~0 .output_mode = "comb_only";
defparam \gdb|Equal2~0 .register_cascade_mode = "off";
defparam \gdb|Equal2~0 .sum_lutc_input = "datac";
defparam \gdb|Equal2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N3
cyclone_lcell \gdb|Equal2~2 (
// Equation(s):
// \gdb|Equal2~2_combout  = (\gdb|cnt_05 [8]) # ((\gdb|cnt_05 [9]) # ((\gdb|cnt_05 [11]) # (\gdb|cnt_05 [10])))

	.clk(gnd),
	.dataa(\gdb|cnt_05 [8]),
	.datab(\gdb|cnt_05 [9]),
	.datac(\gdb|cnt_05 [11]),
	.datad(\gdb|cnt_05 [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|Equal2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|Equal2~2 .lut_mask = "fffe";
defparam \gdb|Equal2~2 .operation_mode = "normal";
defparam \gdb|Equal2~2 .output_mode = "comb_only";
defparam \gdb|Equal2~2 .register_cascade_mode = "off";
defparam \gdb|Equal2~2 .sum_lutc_input = "datac";
defparam \gdb|Equal2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N2
cyclone_lcell \gdb|Equal2~3 (
// Equation(s):
// \gdb|Equal2~3_combout  = (((!\gdb|cnt_05 [15]) # (!\gdb|cnt_05 [12])) # (!\gdb|cnt_05 [14])) # (!\gdb|cnt_05 [13])

	.clk(gnd),
	.dataa(\gdb|cnt_05 [13]),
	.datab(\gdb|cnt_05 [14]),
	.datac(\gdb|cnt_05 [12]),
	.datad(\gdb|cnt_05 [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|Equal2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|Equal2~3 .lut_mask = "7fff";
defparam \gdb|Equal2~3 .operation_mode = "normal";
defparam \gdb|Equal2~3 .output_mode = "comb_only";
defparam \gdb|Equal2~3 .register_cascade_mode = "off";
defparam \gdb|Equal2~3 .sum_lutc_input = "datac";
defparam \gdb|Equal2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X17_Y6_N0
cyclone_lcell \gdb|Equal2~1 (
// Equation(s):
// \gdb|Equal2~1_combout  = (((\gdb|cnt_05 [7]) # (!\gdb|cnt_05 [4])) # (!\gdb|cnt_05 [6])) # (!\gdb|cnt_05 [5])

	.clk(gnd),
	.dataa(\gdb|cnt_05 [5]),
	.datab(\gdb|cnt_05 [6]),
	.datac(\gdb|cnt_05 [7]),
	.datad(\gdb|cnt_05 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|Equal2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|Equal2~1 .lut_mask = "f7ff";
defparam \gdb|Equal2~1 .operation_mode = "normal";
defparam \gdb|Equal2~1 .output_mode = "comb_only";
defparam \gdb|Equal2~1 .register_cascade_mode = "off";
defparam \gdb|Equal2~1 .sum_lutc_input = "datac";
defparam \gdb|Equal2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N8
cyclone_lcell \gdb|Equal2~4 (
// Equation(s):
// \gdb|Equal2~4_combout  = (\gdb|Equal2~0_combout ) # ((\gdb|Equal2~2_combout ) # ((\gdb|Equal2~3_combout ) # (\gdb|Equal2~1_combout )))

	.clk(gnd),
	.dataa(\gdb|Equal2~0_combout ),
	.datab(\gdb|Equal2~2_combout ),
	.datac(\gdb|Equal2~3_combout ),
	.datad(\gdb|Equal2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|Equal2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|Equal2~4 .lut_mask = "fffe";
defparam \gdb|Equal2~4 .operation_mode = "normal";
defparam \gdb|Equal2~4 .output_mode = "comb_only";
defparam \gdb|Equal2~4 .register_cascade_mode = "off";
defparam \gdb|Equal2~4 .sum_lutc_input = "datac";
defparam \gdb|Equal2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N4
cyclone_lcell \gdb|clk_05 (
// Equation(s):
// \gdb|clk_05~regout  = DFFEAS((!\rst_tx~combout  & (\gdb|clk_05~regout  $ (((!\gdb|Equal2~4_combout  & !\gdb|Equal2~7_combout ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , , )

	.clk(\clk_tx~combout ),
	.dataa(\rst_tx~combout ),
	.datab(\gdb|Equal2~4_combout ),
	.datac(\gdb|Equal2~7_combout ),
	.datad(\gdb|clk_05~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|clk_05~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|clk_05 .lut_mask = "5401";
defparam \gdb|clk_05 .operation_mode = "normal";
defparam \gdb|clk_05 .output_mode = "reg_only";
defparam \gdb|clk_05 .register_cascade_mode = "off";
defparam \gdb|clk_05 .sum_lutc_input = "datac";
defparam \gdb|clk_05 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y3_N4
cyclone_lcell \gdb|cnt_025[26]~54 (
// Equation(s):
// \gdb|cnt_025[26]~54_combout  = (\rst_tx~combout ) # (((!\gdb|Equal3~8_combout )))

	.clk(gnd),
	.dataa(\rst_tx~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\gdb|Equal3~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|cnt_025[26]~54_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|cnt_025[26]~54 .lut_mask = "aaff";
defparam \gdb|cnt_025[26]~54 .operation_mode = "normal";
defparam \gdb|cnt_025[26]~54 .output_mode = "comb_only";
defparam \gdb|cnt_025[26]~54 .register_cascade_mode = "off";
defparam \gdb|cnt_025[26]~54 .sum_lutc_input = "datac";
defparam \gdb|cnt_025[26]~54 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
cyclone_lcell \gdb|cnt_025[0] (
// Equation(s):
// \gdb|cnt_025 [0] = DFFEAS((!\gdb|cnt_025 [0]), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_025[26]~54_combout , )
// \gdb|cnt_025[0]~1  = CARRY((\gdb|cnt_025 [0]))
// \gdb|cnt_025[0]~1COUT1_78  = CARRY((\gdb|cnt_025 [0]))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_025 [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_025[26]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_025 [0]),
	.cout(),
	.cout0(\gdb|cnt_025[0]~1 ),
	.cout1(\gdb|cnt_025[0]~1COUT1_78 ));
// synopsys translate_off
defparam \gdb|cnt_025[0] .lut_mask = "55aa";
defparam \gdb|cnt_025[0] .operation_mode = "arithmetic";
defparam \gdb|cnt_025[0] .output_mode = "reg_only";
defparam \gdb|cnt_025[0] .register_cascade_mode = "off";
defparam \gdb|cnt_025[0] .sum_lutc_input = "datac";
defparam \gdb|cnt_025[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N3
cyclone_lcell \gdb|cnt_025[1] (
// Equation(s):
// \gdb|cnt_025 [1] = DFFEAS((\gdb|cnt_025 [1] $ ((\gdb|cnt_025[0]~1 ))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_025[26]~54_combout , )
// \gdb|cnt_025[1]~3  = CARRY(((!\gdb|cnt_025[0]~1 ) # (!\gdb|cnt_025 [1])))
// \gdb|cnt_025[1]~3COUT1_80  = CARRY(((!\gdb|cnt_025[0]~1COUT1_78 ) # (!\gdb|cnt_025 [1])))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_025 [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_025[26]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\gdb|cnt_025[0]~1 ),
	.cin1(\gdb|cnt_025[0]~1COUT1_78 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_025 [1]),
	.cout(),
	.cout0(\gdb|cnt_025[1]~3 ),
	.cout1(\gdb|cnt_025[1]~3COUT1_80 ));
// synopsys translate_off
defparam \gdb|cnt_025[1] .cin0_used = "true";
defparam \gdb|cnt_025[1] .cin1_used = "true";
defparam \gdb|cnt_025[1] .lut_mask = "3c3f";
defparam \gdb|cnt_025[1] .operation_mode = "arithmetic";
defparam \gdb|cnt_025[1] .output_mode = "reg_only";
defparam \gdb|cnt_025[1] .register_cascade_mode = "off";
defparam \gdb|cnt_025[1] .sum_lutc_input = "cin";
defparam \gdb|cnt_025[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N4
cyclone_lcell \gdb|cnt_025[2] (
// Equation(s):
// \gdb|cnt_025 [2] = DFFEAS((\gdb|cnt_025 [2] $ ((!\gdb|cnt_025[1]~3 ))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_025[26]~54_combout , )
// \gdb|cnt_025[2]~5  = CARRY(((\gdb|cnt_025 [2] & !\gdb|cnt_025[1]~3COUT1_80 )))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_025 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_025[26]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\gdb|cnt_025[1]~3 ),
	.cin1(\gdb|cnt_025[1]~3COUT1_80 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_025 [2]),
	.cout(\gdb|cnt_025[2]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|cnt_025[2] .cin0_used = "true";
defparam \gdb|cnt_025[2] .cin1_used = "true";
defparam \gdb|cnt_025[2] .lut_mask = "c30c";
defparam \gdb|cnt_025[2] .operation_mode = "arithmetic";
defparam \gdb|cnt_025[2] .output_mode = "reg_only";
defparam \gdb|cnt_025[2] .register_cascade_mode = "off";
defparam \gdb|cnt_025[2] .sum_lutc_input = "cin";
defparam \gdb|cnt_025[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N5
cyclone_lcell \gdb|cnt_025[3] (
// Equation(s):
// \gdb|cnt_025 [3] = DFFEAS((\gdb|cnt_025 [3] $ ((\gdb|cnt_025[2]~5 ))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_025[26]~54_combout , )
// \gdb|cnt_025[3]~7  = CARRY(((!\gdb|cnt_025[2]~5 ) # (!\gdb|cnt_025 [3])))
// \gdb|cnt_025[3]~7COUT1_82  = CARRY(((!\gdb|cnt_025[2]~5 ) # (!\gdb|cnt_025 [3])))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_025 [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_025[26]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_025[2]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_025 [3]),
	.cout(),
	.cout0(\gdb|cnt_025[3]~7 ),
	.cout1(\gdb|cnt_025[3]~7COUT1_82 ));
// synopsys translate_off
defparam \gdb|cnt_025[3] .cin_used = "true";
defparam \gdb|cnt_025[3] .lut_mask = "3c3f";
defparam \gdb|cnt_025[3] .operation_mode = "arithmetic";
defparam \gdb|cnt_025[3] .output_mode = "reg_only";
defparam \gdb|cnt_025[3] .register_cascade_mode = "off";
defparam \gdb|cnt_025[3] .sum_lutc_input = "cin";
defparam \gdb|cnt_025[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N6
cyclone_lcell \gdb|cnt_025[4] (
// Equation(s):
// \gdb|cnt_025 [4] = DFFEAS(\gdb|cnt_025 [4] $ ((((!(!\gdb|cnt_025[2]~5  & \gdb|cnt_025[3]~7 ) # (\gdb|cnt_025[2]~5  & \gdb|cnt_025[3]~7COUT1_82 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_025[26]~54_combout , )
// \gdb|cnt_025[4]~9  = CARRY((\gdb|cnt_025 [4] & ((!\gdb|cnt_025[3]~7 ))))
// \gdb|cnt_025[4]~9COUT1_84  = CARRY((\gdb|cnt_025 [4] & ((!\gdb|cnt_025[3]~7COUT1_82 ))))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_025 [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_025[26]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_025[2]~5 ),
	.cin0(\gdb|cnt_025[3]~7 ),
	.cin1(\gdb|cnt_025[3]~7COUT1_82 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_025 [4]),
	.cout(),
	.cout0(\gdb|cnt_025[4]~9 ),
	.cout1(\gdb|cnt_025[4]~9COUT1_84 ));
// synopsys translate_off
defparam \gdb|cnt_025[4] .cin0_used = "true";
defparam \gdb|cnt_025[4] .cin1_used = "true";
defparam \gdb|cnt_025[4] .cin_used = "true";
defparam \gdb|cnt_025[4] .lut_mask = "a50a";
defparam \gdb|cnt_025[4] .operation_mode = "arithmetic";
defparam \gdb|cnt_025[4] .output_mode = "reg_only";
defparam \gdb|cnt_025[4] .register_cascade_mode = "off";
defparam \gdb|cnt_025[4] .sum_lutc_input = "cin";
defparam \gdb|cnt_025[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N7
cyclone_lcell \gdb|cnt_025[5] (
// Equation(s):
// \gdb|cnt_025 [5] = DFFEAS((\gdb|cnt_025 [5] $ (((!\gdb|cnt_025[2]~5  & \gdb|cnt_025[4]~9 ) # (\gdb|cnt_025[2]~5  & \gdb|cnt_025[4]~9COUT1_84 )))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_025[26]~54_combout , )
// \gdb|cnt_025[5]~11  = CARRY(((!\gdb|cnt_025[4]~9 ) # (!\gdb|cnt_025 [5])))
// \gdb|cnt_025[5]~11COUT1_86  = CARRY(((!\gdb|cnt_025[4]~9COUT1_84 ) # (!\gdb|cnt_025 [5])))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_025 [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_025[26]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_025[2]~5 ),
	.cin0(\gdb|cnt_025[4]~9 ),
	.cin1(\gdb|cnt_025[4]~9COUT1_84 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_025 [5]),
	.cout(),
	.cout0(\gdb|cnt_025[5]~11 ),
	.cout1(\gdb|cnt_025[5]~11COUT1_86 ));
// synopsys translate_off
defparam \gdb|cnt_025[5] .cin0_used = "true";
defparam \gdb|cnt_025[5] .cin1_used = "true";
defparam \gdb|cnt_025[5] .cin_used = "true";
defparam \gdb|cnt_025[5] .lut_mask = "3c3f";
defparam \gdb|cnt_025[5] .operation_mode = "arithmetic";
defparam \gdb|cnt_025[5] .output_mode = "reg_only";
defparam \gdb|cnt_025[5] .register_cascade_mode = "off";
defparam \gdb|cnt_025[5] .sum_lutc_input = "cin";
defparam \gdb|cnt_025[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N8
cyclone_lcell \gdb|cnt_025[6] (
// Equation(s):
// \gdb|cnt_025 [6] = DFFEAS(\gdb|cnt_025 [6] $ ((((!(!\gdb|cnt_025[2]~5  & \gdb|cnt_025[5]~11 ) # (\gdb|cnt_025[2]~5  & \gdb|cnt_025[5]~11COUT1_86 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_025[26]~54_combout , )
// \gdb|cnt_025[6]~13  = CARRY((\gdb|cnt_025 [6] & ((!\gdb|cnt_025[5]~11 ))))
// \gdb|cnt_025[6]~13COUT1_88  = CARRY((\gdb|cnt_025 [6] & ((!\gdb|cnt_025[5]~11COUT1_86 ))))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_025 [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_025[26]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_025[2]~5 ),
	.cin0(\gdb|cnt_025[5]~11 ),
	.cin1(\gdb|cnt_025[5]~11COUT1_86 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_025 [6]),
	.cout(),
	.cout0(\gdb|cnt_025[6]~13 ),
	.cout1(\gdb|cnt_025[6]~13COUT1_88 ));
// synopsys translate_off
defparam \gdb|cnt_025[6] .cin0_used = "true";
defparam \gdb|cnt_025[6] .cin1_used = "true";
defparam \gdb|cnt_025[6] .cin_used = "true";
defparam \gdb|cnt_025[6] .lut_mask = "a50a";
defparam \gdb|cnt_025[6] .operation_mode = "arithmetic";
defparam \gdb|cnt_025[6] .output_mode = "reg_only";
defparam \gdb|cnt_025[6] .register_cascade_mode = "off";
defparam \gdb|cnt_025[6] .sum_lutc_input = "cin";
defparam \gdb|cnt_025[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N9
cyclone_lcell \gdb|cnt_025[7] (
// Equation(s):
// \gdb|cnt_025 [7] = DFFEAS(\gdb|cnt_025 [7] $ (((((!\gdb|cnt_025[2]~5  & \gdb|cnt_025[6]~13 ) # (\gdb|cnt_025[2]~5  & \gdb|cnt_025[6]~13COUT1_88 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_025[26]~54_combout , )
// \gdb|cnt_025[7]~15  = CARRY(((!\gdb|cnt_025[6]~13COUT1_88 )) # (!\gdb|cnt_025 [7]))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_025 [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_025[26]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_025[2]~5 ),
	.cin0(\gdb|cnt_025[6]~13 ),
	.cin1(\gdb|cnt_025[6]~13COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_025 [7]),
	.cout(\gdb|cnt_025[7]~15 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|cnt_025[7] .cin0_used = "true";
defparam \gdb|cnt_025[7] .cin1_used = "true";
defparam \gdb|cnt_025[7] .cin_used = "true";
defparam \gdb|cnt_025[7] .lut_mask = "5a5f";
defparam \gdb|cnt_025[7] .operation_mode = "arithmetic";
defparam \gdb|cnt_025[7] .output_mode = "reg_only";
defparam \gdb|cnt_025[7] .register_cascade_mode = "off";
defparam \gdb|cnt_025[7] .sum_lutc_input = "cin";
defparam \gdb|cnt_025[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y3_N0
cyclone_lcell \gdb|cnt_025[8] (
// Equation(s):
// \gdb|cnt_025 [8] = DFFEAS((\gdb|cnt_025 [8] $ ((!\gdb|cnt_025[7]~15 ))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_025[26]~54_combout , )
// \gdb|cnt_025[8]~17  = CARRY(((\gdb|cnt_025 [8] & !\gdb|cnt_025[7]~15 )))
// \gdb|cnt_025[8]~17COUT1_90  = CARRY(((\gdb|cnt_025 [8] & !\gdb|cnt_025[7]~15 )))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_025 [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_025[26]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_025[7]~15 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_025 [8]),
	.cout(),
	.cout0(\gdb|cnt_025[8]~17 ),
	.cout1(\gdb|cnt_025[8]~17COUT1_90 ));
// synopsys translate_off
defparam \gdb|cnt_025[8] .cin_used = "true";
defparam \gdb|cnt_025[8] .lut_mask = "c30c";
defparam \gdb|cnt_025[8] .operation_mode = "arithmetic";
defparam \gdb|cnt_025[8] .output_mode = "reg_only";
defparam \gdb|cnt_025[8] .register_cascade_mode = "off";
defparam \gdb|cnt_025[8] .sum_lutc_input = "cin";
defparam \gdb|cnt_025[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y3_N1
cyclone_lcell \gdb|cnt_025[9] (
// Equation(s):
// \gdb|cnt_025 [9] = DFFEAS(\gdb|cnt_025 [9] $ (((((!\gdb|cnt_025[7]~15  & \gdb|cnt_025[8]~17 ) # (\gdb|cnt_025[7]~15  & \gdb|cnt_025[8]~17COUT1_90 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_025[26]~54_combout , )
// \gdb|cnt_025[9]~19  = CARRY(((!\gdb|cnt_025[8]~17 )) # (!\gdb|cnt_025 [9]))
// \gdb|cnt_025[9]~19COUT1_92  = CARRY(((!\gdb|cnt_025[8]~17COUT1_90 )) # (!\gdb|cnt_025 [9]))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_025 [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_025[26]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_025[7]~15 ),
	.cin0(\gdb|cnt_025[8]~17 ),
	.cin1(\gdb|cnt_025[8]~17COUT1_90 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_025 [9]),
	.cout(),
	.cout0(\gdb|cnt_025[9]~19 ),
	.cout1(\gdb|cnt_025[9]~19COUT1_92 ));
// synopsys translate_off
defparam \gdb|cnt_025[9] .cin0_used = "true";
defparam \gdb|cnt_025[9] .cin1_used = "true";
defparam \gdb|cnt_025[9] .cin_used = "true";
defparam \gdb|cnt_025[9] .lut_mask = "5a5f";
defparam \gdb|cnt_025[9] .operation_mode = "arithmetic";
defparam \gdb|cnt_025[9] .output_mode = "reg_only";
defparam \gdb|cnt_025[9] .register_cascade_mode = "off";
defparam \gdb|cnt_025[9] .sum_lutc_input = "cin";
defparam \gdb|cnt_025[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y3_N2
cyclone_lcell \gdb|cnt_025[10] (
// Equation(s):
// \gdb|cnt_025 [10] = DFFEAS(\gdb|cnt_025 [10] $ ((((!(!\gdb|cnt_025[7]~15  & \gdb|cnt_025[9]~19 ) # (\gdb|cnt_025[7]~15  & \gdb|cnt_025[9]~19COUT1_92 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_025[26]~54_combout , )
// \gdb|cnt_025[10]~21  = CARRY((\gdb|cnt_025 [10] & ((!\gdb|cnt_025[9]~19 ))))
// \gdb|cnt_025[10]~21COUT1_94  = CARRY((\gdb|cnt_025 [10] & ((!\gdb|cnt_025[9]~19COUT1_92 ))))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_025 [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_025[26]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_025[7]~15 ),
	.cin0(\gdb|cnt_025[9]~19 ),
	.cin1(\gdb|cnt_025[9]~19COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_025 [10]),
	.cout(),
	.cout0(\gdb|cnt_025[10]~21 ),
	.cout1(\gdb|cnt_025[10]~21COUT1_94 ));
// synopsys translate_off
defparam \gdb|cnt_025[10] .cin0_used = "true";
defparam \gdb|cnt_025[10] .cin1_used = "true";
defparam \gdb|cnt_025[10] .cin_used = "true";
defparam \gdb|cnt_025[10] .lut_mask = "a50a";
defparam \gdb|cnt_025[10] .operation_mode = "arithmetic";
defparam \gdb|cnt_025[10] .output_mode = "reg_only";
defparam \gdb|cnt_025[10] .register_cascade_mode = "off";
defparam \gdb|cnt_025[10] .sum_lutc_input = "cin";
defparam \gdb|cnt_025[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y3_N3
cyclone_lcell \gdb|cnt_025[11] (
// Equation(s):
// \gdb|cnt_025 [11] = DFFEAS((\gdb|cnt_025 [11] $ (((!\gdb|cnt_025[7]~15  & \gdb|cnt_025[10]~21 ) # (\gdb|cnt_025[7]~15  & \gdb|cnt_025[10]~21COUT1_94 )))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_025[26]~54_combout , )
// \gdb|cnt_025[11]~23  = CARRY(((!\gdb|cnt_025[10]~21 ) # (!\gdb|cnt_025 [11])))
// \gdb|cnt_025[11]~23COUT1_96  = CARRY(((!\gdb|cnt_025[10]~21COUT1_94 ) # (!\gdb|cnt_025 [11])))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_025 [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_025[26]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_025[7]~15 ),
	.cin0(\gdb|cnt_025[10]~21 ),
	.cin1(\gdb|cnt_025[10]~21COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_025 [11]),
	.cout(),
	.cout0(\gdb|cnt_025[11]~23 ),
	.cout1(\gdb|cnt_025[11]~23COUT1_96 ));
// synopsys translate_off
defparam \gdb|cnt_025[11] .cin0_used = "true";
defparam \gdb|cnt_025[11] .cin1_used = "true";
defparam \gdb|cnt_025[11] .cin_used = "true";
defparam \gdb|cnt_025[11] .lut_mask = "3c3f";
defparam \gdb|cnt_025[11] .operation_mode = "arithmetic";
defparam \gdb|cnt_025[11] .output_mode = "reg_only";
defparam \gdb|cnt_025[11] .register_cascade_mode = "off";
defparam \gdb|cnt_025[11] .sum_lutc_input = "cin";
defparam \gdb|cnt_025[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y3_N4
cyclone_lcell \gdb|cnt_025[12] (
// Equation(s):
// \gdb|cnt_025 [12] = DFFEAS((\gdb|cnt_025 [12] $ ((!(!\gdb|cnt_025[7]~15  & \gdb|cnt_025[11]~23 ) # (\gdb|cnt_025[7]~15  & \gdb|cnt_025[11]~23COUT1_96 )))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_025[26]~54_combout , )
// \gdb|cnt_025[12]~25  = CARRY(((\gdb|cnt_025 [12] & !\gdb|cnt_025[11]~23COUT1_96 )))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_025 [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_025[26]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_025[7]~15 ),
	.cin0(\gdb|cnt_025[11]~23 ),
	.cin1(\gdb|cnt_025[11]~23COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_025 [12]),
	.cout(\gdb|cnt_025[12]~25 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|cnt_025[12] .cin0_used = "true";
defparam \gdb|cnt_025[12] .cin1_used = "true";
defparam \gdb|cnt_025[12] .cin_used = "true";
defparam \gdb|cnt_025[12] .lut_mask = "c30c";
defparam \gdb|cnt_025[12] .operation_mode = "arithmetic";
defparam \gdb|cnt_025[12] .output_mode = "reg_only";
defparam \gdb|cnt_025[12] .register_cascade_mode = "off";
defparam \gdb|cnt_025[12] .sum_lutc_input = "cin";
defparam \gdb|cnt_025[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y3_N5
cyclone_lcell \gdb|cnt_025[13] (
// Equation(s):
// \gdb|cnt_025 [13] = DFFEAS((\gdb|cnt_025 [13] $ ((\gdb|cnt_025[12]~25 ))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_025[26]~54_combout , )
// \gdb|cnt_025[13]~27  = CARRY(((!\gdb|cnt_025[12]~25 ) # (!\gdb|cnt_025 [13])))
// \gdb|cnt_025[13]~27COUT1_98  = CARRY(((!\gdb|cnt_025[12]~25 ) # (!\gdb|cnt_025 [13])))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_025 [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_025[26]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_025[12]~25 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_025 [13]),
	.cout(),
	.cout0(\gdb|cnt_025[13]~27 ),
	.cout1(\gdb|cnt_025[13]~27COUT1_98 ));
// synopsys translate_off
defparam \gdb|cnt_025[13] .cin_used = "true";
defparam \gdb|cnt_025[13] .lut_mask = "3c3f";
defparam \gdb|cnt_025[13] .operation_mode = "arithmetic";
defparam \gdb|cnt_025[13] .output_mode = "reg_only";
defparam \gdb|cnt_025[13] .register_cascade_mode = "off";
defparam \gdb|cnt_025[13] .sum_lutc_input = "cin";
defparam \gdb|cnt_025[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y3_N6
cyclone_lcell \gdb|cnt_025[14] (
// Equation(s):
// \gdb|cnt_025 [14] = DFFEAS(\gdb|cnt_025 [14] $ ((((!(!\gdb|cnt_025[12]~25  & \gdb|cnt_025[13]~27 ) # (\gdb|cnt_025[12]~25  & \gdb|cnt_025[13]~27COUT1_98 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_025[26]~54_combout , )
// \gdb|cnt_025[14]~29  = CARRY((\gdb|cnt_025 [14] & ((!\gdb|cnt_025[13]~27 ))))
// \gdb|cnt_025[14]~29COUT1_100  = CARRY((\gdb|cnt_025 [14] & ((!\gdb|cnt_025[13]~27COUT1_98 ))))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_025 [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_025[26]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_025[12]~25 ),
	.cin0(\gdb|cnt_025[13]~27 ),
	.cin1(\gdb|cnt_025[13]~27COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_025 [14]),
	.cout(),
	.cout0(\gdb|cnt_025[14]~29 ),
	.cout1(\gdb|cnt_025[14]~29COUT1_100 ));
// synopsys translate_off
defparam \gdb|cnt_025[14] .cin0_used = "true";
defparam \gdb|cnt_025[14] .cin1_used = "true";
defparam \gdb|cnt_025[14] .cin_used = "true";
defparam \gdb|cnt_025[14] .lut_mask = "a50a";
defparam \gdb|cnt_025[14] .operation_mode = "arithmetic";
defparam \gdb|cnt_025[14] .output_mode = "reg_only";
defparam \gdb|cnt_025[14] .register_cascade_mode = "off";
defparam \gdb|cnt_025[14] .sum_lutc_input = "cin";
defparam \gdb|cnt_025[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y3_N7
cyclone_lcell \gdb|cnt_025[15] (
// Equation(s):
// \gdb|cnt_025 [15] = DFFEAS(\gdb|cnt_025 [15] $ (((((!\gdb|cnt_025[12]~25  & \gdb|cnt_025[14]~29 ) # (\gdb|cnt_025[12]~25  & \gdb|cnt_025[14]~29COUT1_100 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_025[26]~54_combout , )
// \gdb|cnt_025[15]~31  = CARRY(((!\gdb|cnt_025[14]~29 )) # (!\gdb|cnt_025 [15]))
// \gdb|cnt_025[15]~31COUT1_102  = CARRY(((!\gdb|cnt_025[14]~29COUT1_100 )) # (!\gdb|cnt_025 [15]))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_025 [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_025[26]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_025[12]~25 ),
	.cin0(\gdb|cnt_025[14]~29 ),
	.cin1(\gdb|cnt_025[14]~29COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_025 [15]),
	.cout(),
	.cout0(\gdb|cnt_025[15]~31 ),
	.cout1(\gdb|cnt_025[15]~31COUT1_102 ));
// synopsys translate_off
defparam \gdb|cnt_025[15] .cin0_used = "true";
defparam \gdb|cnt_025[15] .cin1_used = "true";
defparam \gdb|cnt_025[15] .cin_used = "true";
defparam \gdb|cnt_025[15] .lut_mask = "5a5f";
defparam \gdb|cnt_025[15] .operation_mode = "arithmetic";
defparam \gdb|cnt_025[15] .output_mode = "reg_only";
defparam \gdb|cnt_025[15] .register_cascade_mode = "off";
defparam \gdb|cnt_025[15] .sum_lutc_input = "cin";
defparam \gdb|cnt_025[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y3_N8
cyclone_lcell \gdb|cnt_025[16] (
// Equation(s):
// \gdb|cnt_025 [16] = DFFEAS((\gdb|cnt_025 [16] $ ((!(!\gdb|cnt_025[12]~25  & \gdb|cnt_025[15]~31 ) # (\gdb|cnt_025[12]~25  & \gdb|cnt_025[15]~31COUT1_102 )))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_025[26]~54_combout , )
// \gdb|cnt_025[16]~37  = CARRY(((\gdb|cnt_025 [16] & !\gdb|cnt_025[15]~31 )))
// \gdb|cnt_025[16]~37COUT1_104  = CARRY(((\gdb|cnt_025 [16] & !\gdb|cnt_025[15]~31COUT1_102 )))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_025 [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_025[26]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_025[12]~25 ),
	.cin0(\gdb|cnt_025[15]~31 ),
	.cin1(\gdb|cnt_025[15]~31COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_025 [16]),
	.cout(),
	.cout0(\gdb|cnt_025[16]~37 ),
	.cout1(\gdb|cnt_025[16]~37COUT1_104 ));
// synopsys translate_off
defparam \gdb|cnt_025[16] .cin0_used = "true";
defparam \gdb|cnt_025[16] .cin1_used = "true";
defparam \gdb|cnt_025[16] .cin_used = "true";
defparam \gdb|cnt_025[16] .lut_mask = "c30c";
defparam \gdb|cnt_025[16] .operation_mode = "arithmetic";
defparam \gdb|cnt_025[16] .output_mode = "reg_only";
defparam \gdb|cnt_025[16] .register_cascade_mode = "off";
defparam \gdb|cnt_025[16] .sum_lutc_input = "cin";
defparam \gdb|cnt_025[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y3_N9
cyclone_lcell \gdb|cnt_025[17] (
// Equation(s):
// \gdb|cnt_025 [17] = DFFEAS(\gdb|cnt_025 [17] $ (((((!\gdb|cnt_025[12]~25  & \gdb|cnt_025[16]~37 ) # (\gdb|cnt_025[12]~25  & \gdb|cnt_025[16]~37COUT1_104 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_025[26]~54_combout , )
// \gdb|cnt_025[17]~33  = CARRY(((!\gdb|cnt_025[16]~37COUT1_104 )) # (!\gdb|cnt_025 [17]))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_025 [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_025[26]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_025[12]~25 ),
	.cin0(\gdb|cnt_025[16]~37 ),
	.cin1(\gdb|cnt_025[16]~37COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_025 [17]),
	.cout(\gdb|cnt_025[17]~33 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|cnt_025[17] .cin0_used = "true";
defparam \gdb|cnt_025[17] .cin1_used = "true";
defparam \gdb|cnt_025[17] .cin_used = "true";
defparam \gdb|cnt_025[17] .lut_mask = "5a5f";
defparam \gdb|cnt_025[17] .operation_mode = "arithmetic";
defparam \gdb|cnt_025[17] .output_mode = "reg_only";
defparam \gdb|cnt_025[17] .register_cascade_mode = "off";
defparam \gdb|cnt_025[17] .sum_lutc_input = "cin";
defparam \gdb|cnt_025[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y2_N0
cyclone_lcell \gdb|cnt_025[18] (
// Equation(s):
// \gdb|cnt_025 [18] = DFFEAS((\gdb|cnt_025 [18] $ ((!\gdb|cnt_025[17]~33 ))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_025[26]~54_combout , )
// \gdb|cnt_025[18]~39  = CARRY(((\gdb|cnt_025 [18] & !\gdb|cnt_025[17]~33 )))
// \gdb|cnt_025[18]~39COUT1_106  = CARRY(((\gdb|cnt_025 [18] & !\gdb|cnt_025[17]~33 )))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_025 [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_025[26]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_025[17]~33 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_025 [18]),
	.cout(),
	.cout0(\gdb|cnt_025[18]~39 ),
	.cout1(\gdb|cnt_025[18]~39COUT1_106 ));
// synopsys translate_off
defparam \gdb|cnt_025[18] .cin_used = "true";
defparam \gdb|cnt_025[18] .lut_mask = "c30c";
defparam \gdb|cnt_025[18] .operation_mode = "arithmetic";
defparam \gdb|cnt_025[18] .output_mode = "reg_only";
defparam \gdb|cnt_025[18] .register_cascade_mode = "off";
defparam \gdb|cnt_025[18] .sum_lutc_input = "cin";
defparam \gdb|cnt_025[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y2_N1
cyclone_lcell \gdb|cnt_025[19] (
// Equation(s):
// \gdb|cnt_025 [19] = DFFEAS(\gdb|cnt_025 [19] $ (((((!\gdb|cnt_025[17]~33  & \gdb|cnt_025[18]~39 ) # (\gdb|cnt_025[17]~33  & \gdb|cnt_025[18]~39COUT1_106 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_025[26]~54_combout , )
// \gdb|cnt_025[19]~35  = CARRY(((!\gdb|cnt_025[18]~39 )) # (!\gdb|cnt_025 [19]))
// \gdb|cnt_025[19]~35COUT1_108  = CARRY(((!\gdb|cnt_025[18]~39COUT1_106 )) # (!\gdb|cnt_025 [19]))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_025 [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_025[26]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_025[17]~33 ),
	.cin0(\gdb|cnt_025[18]~39 ),
	.cin1(\gdb|cnt_025[18]~39COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_025 [19]),
	.cout(),
	.cout0(\gdb|cnt_025[19]~35 ),
	.cout1(\gdb|cnt_025[19]~35COUT1_108 ));
// synopsys translate_off
defparam \gdb|cnt_025[19] .cin0_used = "true";
defparam \gdb|cnt_025[19] .cin1_used = "true";
defparam \gdb|cnt_025[19] .cin_used = "true";
defparam \gdb|cnt_025[19] .lut_mask = "5a5f";
defparam \gdb|cnt_025[19] .operation_mode = "arithmetic";
defparam \gdb|cnt_025[19] .output_mode = "reg_only";
defparam \gdb|cnt_025[19] .register_cascade_mode = "off";
defparam \gdb|cnt_025[19] .sum_lutc_input = "cin";
defparam \gdb|cnt_025[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y2_N2
cyclone_lcell \gdb|cnt_025[20] (
// Equation(s):
// \gdb|cnt_025 [20] = DFFEAS(\gdb|cnt_025 [20] $ ((((!(!\gdb|cnt_025[17]~33  & \gdb|cnt_025[19]~35 ) # (\gdb|cnt_025[17]~33  & \gdb|cnt_025[19]~35COUT1_108 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_025[26]~54_combout , )
// \gdb|cnt_025[20]~41  = CARRY((\gdb|cnt_025 [20] & ((!\gdb|cnt_025[19]~35 ))))
// \gdb|cnt_025[20]~41COUT1_110  = CARRY((\gdb|cnt_025 [20] & ((!\gdb|cnt_025[19]~35COUT1_108 ))))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_025 [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_025[26]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_025[17]~33 ),
	.cin0(\gdb|cnt_025[19]~35 ),
	.cin1(\gdb|cnt_025[19]~35COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_025 [20]),
	.cout(),
	.cout0(\gdb|cnt_025[20]~41 ),
	.cout1(\gdb|cnt_025[20]~41COUT1_110 ));
// synopsys translate_off
defparam \gdb|cnt_025[20] .cin0_used = "true";
defparam \gdb|cnt_025[20] .cin1_used = "true";
defparam \gdb|cnt_025[20] .cin_used = "true";
defparam \gdb|cnt_025[20] .lut_mask = "a50a";
defparam \gdb|cnt_025[20] .operation_mode = "arithmetic";
defparam \gdb|cnt_025[20] .output_mode = "reg_only";
defparam \gdb|cnt_025[20] .register_cascade_mode = "off";
defparam \gdb|cnt_025[20] .sum_lutc_input = "cin";
defparam \gdb|cnt_025[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y2_N3
cyclone_lcell \gdb|cnt_025[21] (
// Equation(s):
// \gdb|cnt_025 [21] = DFFEAS((\gdb|cnt_025 [21] $ (((!\gdb|cnt_025[17]~33  & \gdb|cnt_025[20]~41 ) # (\gdb|cnt_025[17]~33  & \gdb|cnt_025[20]~41COUT1_110 )))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_025[26]~54_combout , )
// \gdb|cnt_025[21]~43  = CARRY(((!\gdb|cnt_025[20]~41 ) # (!\gdb|cnt_025 [21])))
// \gdb|cnt_025[21]~43COUT1_112  = CARRY(((!\gdb|cnt_025[20]~41COUT1_110 ) # (!\gdb|cnt_025 [21])))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_025 [21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_025[26]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_025[17]~33 ),
	.cin0(\gdb|cnt_025[20]~41 ),
	.cin1(\gdb|cnt_025[20]~41COUT1_110 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_025 [21]),
	.cout(),
	.cout0(\gdb|cnt_025[21]~43 ),
	.cout1(\gdb|cnt_025[21]~43COUT1_112 ));
// synopsys translate_off
defparam \gdb|cnt_025[21] .cin0_used = "true";
defparam \gdb|cnt_025[21] .cin1_used = "true";
defparam \gdb|cnt_025[21] .cin_used = "true";
defparam \gdb|cnt_025[21] .lut_mask = "3c3f";
defparam \gdb|cnt_025[21] .operation_mode = "arithmetic";
defparam \gdb|cnt_025[21] .output_mode = "reg_only";
defparam \gdb|cnt_025[21] .register_cascade_mode = "off";
defparam \gdb|cnt_025[21] .sum_lutc_input = "cin";
defparam \gdb|cnt_025[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y2_N4
cyclone_lcell \gdb|cnt_025[22] (
// Equation(s):
// \gdb|cnt_025 [22] = DFFEAS((\gdb|cnt_025 [22] $ ((!(!\gdb|cnt_025[17]~33  & \gdb|cnt_025[21]~43 ) # (\gdb|cnt_025[17]~33  & \gdb|cnt_025[21]~43COUT1_112 )))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_025[26]~54_combout , )
// \gdb|cnt_025[22]~45  = CARRY(((\gdb|cnt_025 [22] & !\gdb|cnt_025[21]~43COUT1_112 )))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_025 [22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_025[26]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_025[17]~33 ),
	.cin0(\gdb|cnt_025[21]~43 ),
	.cin1(\gdb|cnt_025[21]~43COUT1_112 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_025 [22]),
	.cout(\gdb|cnt_025[22]~45 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|cnt_025[22] .cin0_used = "true";
defparam \gdb|cnt_025[22] .cin1_used = "true";
defparam \gdb|cnt_025[22] .cin_used = "true";
defparam \gdb|cnt_025[22] .lut_mask = "c30c";
defparam \gdb|cnt_025[22] .operation_mode = "arithmetic";
defparam \gdb|cnt_025[22] .output_mode = "reg_only";
defparam \gdb|cnt_025[22] .register_cascade_mode = "off";
defparam \gdb|cnt_025[22] .sum_lutc_input = "cin";
defparam \gdb|cnt_025[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y2_N5
cyclone_lcell \gdb|cnt_025[23] (
// Equation(s):
// \gdb|cnt_025 [23] = DFFEAS((\gdb|cnt_025 [23] $ ((\gdb|cnt_025[22]~45 ))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_025[26]~54_combout , )
// \gdb|cnt_025[23]~47  = CARRY(((!\gdb|cnt_025[22]~45 ) # (!\gdb|cnt_025 [23])))
// \gdb|cnt_025[23]~47COUT1_114  = CARRY(((!\gdb|cnt_025[22]~45 ) # (!\gdb|cnt_025 [23])))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_025 [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_025[26]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_025[22]~45 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_025 [23]),
	.cout(),
	.cout0(\gdb|cnt_025[23]~47 ),
	.cout1(\gdb|cnt_025[23]~47COUT1_114 ));
// synopsys translate_off
defparam \gdb|cnt_025[23] .cin_used = "true";
defparam \gdb|cnt_025[23] .lut_mask = "3c3f";
defparam \gdb|cnt_025[23] .operation_mode = "arithmetic";
defparam \gdb|cnt_025[23] .output_mode = "reg_only";
defparam \gdb|cnt_025[23] .register_cascade_mode = "off";
defparam \gdb|cnt_025[23] .sum_lutc_input = "cin";
defparam \gdb|cnt_025[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y2_N6
cyclone_lcell \gdb|cnt_025[24] (
// Equation(s):
// \gdb|cnt_025 [24] = DFFEAS(\gdb|cnt_025 [24] $ ((((!(!\gdb|cnt_025[22]~45  & \gdb|cnt_025[23]~47 ) # (\gdb|cnt_025[22]~45  & \gdb|cnt_025[23]~47COUT1_114 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_025[26]~54_combout , )
// \gdb|cnt_025[24]~51  = CARRY((\gdb|cnt_025 [24] & ((!\gdb|cnt_025[23]~47 ))))
// \gdb|cnt_025[24]~51COUT1_116  = CARRY((\gdb|cnt_025 [24] & ((!\gdb|cnt_025[23]~47COUT1_114 ))))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_025 [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_025[26]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_025[22]~45 ),
	.cin0(\gdb|cnt_025[23]~47 ),
	.cin1(\gdb|cnt_025[23]~47COUT1_114 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_025 [24]),
	.cout(),
	.cout0(\gdb|cnt_025[24]~51 ),
	.cout1(\gdb|cnt_025[24]~51COUT1_116 ));
// synopsys translate_off
defparam \gdb|cnt_025[24] .cin0_used = "true";
defparam \gdb|cnt_025[24] .cin1_used = "true";
defparam \gdb|cnt_025[24] .cin_used = "true";
defparam \gdb|cnt_025[24] .lut_mask = "a50a";
defparam \gdb|cnt_025[24] .operation_mode = "arithmetic";
defparam \gdb|cnt_025[24] .output_mode = "reg_only";
defparam \gdb|cnt_025[24] .register_cascade_mode = "off";
defparam \gdb|cnt_025[24] .sum_lutc_input = "cin";
defparam \gdb|cnt_025[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y2_N7
cyclone_lcell \gdb|cnt_025[25] (
// Equation(s):
// \gdb|cnt_025 [25] = DFFEAS(\gdb|cnt_025 [25] $ (((((!\gdb|cnt_025[22]~45  & \gdb|cnt_025[24]~51 ) # (\gdb|cnt_025[22]~45  & \gdb|cnt_025[24]~51COUT1_116 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_025[26]~54_combout , )
// \gdb|cnt_025[25]~49  = CARRY(((!\gdb|cnt_025[24]~51 )) # (!\gdb|cnt_025 [25]))
// \gdb|cnt_025[25]~49COUT1_118  = CARRY(((!\gdb|cnt_025[24]~51COUT1_116 )) # (!\gdb|cnt_025 [25]))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_025 [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_025[26]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_025[22]~45 ),
	.cin0(\gdb|cnt_025[24]~51 ),
	.cin1(\gdb|cnt_025[24]~51COUT1_116 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_025 [25]),
	.cout(),
	.cout0(\gdb|cnt_025[25]~49 ),
	.cout1(\gdb|cnt_025[25]~49COUT1_118 ));
// synopsys translate_off
defparam \gdb|cnt_025[25] .cin0_used = "true";
defparam \gdb|cnt_025[25] .cin1_used = "true";
defparam \gdb|cnt_025[25] .cin_used = "true";
defparam \gdb|cnt_025[25] .lut_mask = "5a5f";
defparam \gdb|cnt_025[25] .operation_mode = "arithmetic";
defparam \gdb|cnt_025[25] .output_mode = "reg_only";
defparam \gdb|cnt_025[25] .register_cascade_mode = "off";
defparam \gdb|cnt_025[25] .sum_lutc_input = "cin";
defparam \gdb|cnt_025[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y2_N8
cyclone_lcell \gdb|cnt_025[26] (
// Equation(s):
// \gdb|cnt_025 [26] = DFFEAS((\gdb|cnt_025 [26] $ ((!(!\gdb|cnt_025[22]~45  & \gdb|cnt_025[25]~49 ) # (\gdb|cnt_025[22]~45  & \gdb|cnt_025[25]~49COUT1_118 )))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_025[26]~54_combout , )

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_025 [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_025[26]~54_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_025[22]~45 ),
	.cin0(\gdb|cnt_025[25]~49 ),
	.cin1(\gdb|cnt_025[25]~49COUT1_118 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_025 [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|cnt_025[26] .cin0_used = "true";
defparam \gdb|cnt_025[26] .cin1_used = "true";
defparam \gdb|cnt_025[26] .cin_used = "true";
defparam \gdb|cnt_025[26] .lut_mask = "c3c3";
defparam \gdb|cnt_025[26] .operation_mode = "normal";
defparam \gdb|cnt_025[26] .output_mode = "reg_only";
defparam \gdb|cnt_025[26] .register_cascade_mode = "off";
defparam \gdb|cnt_025[26] .sum_lutc_input = "cin";
defparam \gdb|cnt_025[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y3_N7
cyclone_lcell \gdb|Equal3~7 (
// Equation(s):
// \gdb|Equal3~7_combout  = (((\gdb|cnt_025 [25]) # (!\gdb|cnt_025 [26])) # (!\gdb|cnt_025 [24]))

	.clk(gnd),
	.dataa(vcc),
	.datab(\gdb|cnt_025 [24]),
	.datac(\gdb|cnt_025 [26]),
	.datad(\gdb|cnt_025 [25]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|Equal3~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|Equal3~7 .lut_mask = "ff3f";
defparam \gdb|Equal3~7 .operation_mode = "normal";
defparam \gdb|Equal3~7 .output_mode = "comb_only";
defparam \gdb|Equal3~7 .register_cascade_mode = "off";
defparam \gdb|Equal3~7 .sum_lutc_input = "datac";
defparam \gdb|Equal3~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N9
cyclone_lcell \gdb|Equal3~6 (
// Equation(s):
// \gdb|Equal3~6_combout  = (((!\gdb|cnt_025 [21]) # (!\gdb|cnt_025 [22])) # (!\gdb|cnt_025 [23])) # (!\gdb|cnt_025 [20])

	.clk(gnd),
	.dataa(\gdb|cnt_025 [20]),
	.datab(\gdb|cnt_025 [23]),
	.datac(\gdb|cnt_025 [22]),
	.datad(\gdb|cnt_025 [21]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|Equal3~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|Equal3~6 .lut_mask = "7fff";
defparam \gdb|Equal3~6 .operation_mode = "normal";
defparam \gdb|Equal3~6 .output_mode = "comb_only";
defparam \gdb|Equal3~6 .register_cascade_mode = "off";
defparam \gdb|Equal3~6 .sum_lutc_input = "datac";
defparam \gdb|Equal3~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y3_N9
cyclone_lcell \gdb|Equal3~5 (
// Equation(s):
// \gdb|Equal3~5_combout  = ((\gdb|cnt_025 [19]) # ((\gdb|cnt_025 [17]) # (!\gdb|cnt_025 [18]))) # (!\gdb|cnt_025 [16])

	.clk(gnd),
	.dataa(\gdb|cnt_025 [16]),
	.datab(\gdb|cnt_025 [19]),
	.datac(\gdb|cnt_025 [18]),
	.datad(\gdb|cnt_025 [17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|Equal3~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|Equal3~5 .lut_mask = "ffdf";
defparam \gdb|Equal3~5 .operation_mode = "normal";
defparam \gdb|Equal3~5 .output_mode = "comb_only";
defparam \gdb|Equal3~5 .register_cascade_mode = "off";
defparam \gdb|Equal3~5 .sum_lutc_input = "datac";
defparam \gdb|Equal3~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y3_N6
cyclone_lcell \gdb|Equal3~2 (
// Equation(s):
// \gdb|Equal3~2_combout  = (\gdb|cnt_025 [11]) # ((\gdb|cnt_025 [10]) # ((\gdb|cnt_025 [8]) # (\gdb|cnt_025 [9])))

	.clk(gnd),
	.dataa(\gdb|cnt_025 [11]),
	.datab(\gdb|cnt_025 [10]),
	.datac(\gdb|cnt_025 [8]),
	.datad(\gdb|cnt_025 [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|Equal3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|Equal3~2 .lut_mask = "fffe";
defparam \gdb|Equal3~2 .operation_mode = "normal";
defparam \gdb|Equal3~2 .output_mode = "comb_only";
defparam \gdb|Equal3~2 .register_cascade_mode = "off";
defparam \gdb|Equal3~2 .sum_lutc_input = "datac";
defparam \gdb|Equal3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y3_N8
cyclone_lcell \gdb|Equal3~3 (
// Equation(s):
// \gdb|Equal3~3_combout  = (((\gdb|cnt_025 [12]) # (!\gdb|cnt_025 [13])) # (!\gdb|cnt_025 [15])) # (!\gdb|cnt_025 [14])

	.clk(gnd),
	.dataa(\gdb|cnt_025 [14]),
	.datab(\gdb|cnt_025 [15]),
	.datac(\gdb|cnt_025 [13]),
	.datad(\gdb|cnt_025 [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|Equal3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|Equal3~3 .lut_mask = "ff7f";
defparam \gdb|Equal3~3 .operation_mode = "normal";
defparam \gdb|Equal3~3 .output_mode = "comb_only";
defparam \gdb|Equal3~3 .register_cascade_mode = "off";
defparam \gdb|Equal3~3 .sum_lutc_input = "datac";
defparam \gdb|Equal3~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
cyclone_lcell \gdb|Equal3~0 (
// Equation(s):
// \gdb|Equal3~0_combout  = (((!\gdb|cnt_025 [1]) # (!\gdb|cnt_025 [2])) # (!\gdb|cnt_025 [3])) # (!\gdb|cnt_025 [0])

	.clk(gnd),
	.dataa(\gdb|cnt_025 [0]),
	.datab(\gdb|cnt_025 [3]),
	.datac(\gdb|cnt_025 [2]),
	.datad(\gdb|cnt_025 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|Equal3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|Equal3~0 .lut_mask = "7fff";
defparam \gdb|Equal3~0 .operation_mode = "normal";
defparam \gdb|Equal3~0 .output_mode = "comb_only";
defparam \gdb|Equal3~0 .register_cascade_mode = "off";
defparam \gdb|Equal3~0 .sum_lutc_input = "datac";
defparam \gdb|Equal3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
cyclone_lcell \gdb|Equal3~1 (
// Equation(s):
// \gdb|Equal3~1_combout  = (((!\gdb|cnt_025 [4]) # (!\gdb|cnt_025 [7])) # (!\gdb|cnt_025 [6])) # (!\gdb|cnt_025 [5])

	.clk(gnd),
	.dataa(\gdb|cnt_025 [5]),
	.datab(\gdb|cnt_025 [6]),
	.datac(\gdb|cnt_025 [7]),
	.datad(\gdb|cnt_025 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|Equal3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|Equal3~1 .lut_mask = "7fff";
defparam \gdb|Equal3~1 .operation_mode = "normal";
defparam \gdb|Equal3~1 .output_mode = "comb_only";
defparam \gdb|Equal3~1 .register_cascade_mode = "off";
defparam \gdb|Equal3~1 .sum_lutc_input = "datac";
defparam \gdb|Equal3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y3_N2
cyclone_lcell \gdb|Equal3~4 (
// Equation(s):
// \gdb|Equal3~4_combout  = (\gdb|Equal3~2_combout ) # ((\gdb|Equal3~3_combout ) # ((\gdb|Equal3~0_combout ) # (\gdb|Equal3~1_combout )))

	.clk(gnd),
	.dataa(\gdb|Equal3~2_combout ),
	.datab(\gdb|Equal3~3_combout ),
	.datac(\gdb|Equal3~0_combout ),
	.datad(\gdb|Equal3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|Equal3~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|Equal3~4 .lut_mask = "fffe";
defparam \gdb|Equal3~4 .operation_mode = "normal";
defparam \gdb|Equal3~4 .output_mode = "comb_only";
defparam \gdb|Equal3~4 .register_cascade_mode = "off";
defparam \gdb|Equal3~4 .sum_lutc_input = "datac";
defparam \gdb|Equal3~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y3_N3
cyclone_lcell \gdb|Equal3~8 (
// Equation(s):
// \gdb|Equal3~8_combout  = (\gdb|Equal3~7_combout ) # ((\gdb|Equal3~6_combout ) # ((\gdb|Equal3~5_combout ) # (\gdb|Equal3~4_combout )))

	.clk(gnd),
	.dataa(\gdb|Equal3~7_combout ),
	.datab(\gdb|Equal3~6_combout ),
	.datac(\gdb|Equal3~5_combout ),
	.datad(\gdb|Equal3~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|Equal3~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|Equal3~8 .lut_mask = "fffe";
defparam \gdb|Equal3~8 .operation_mode = "normal";
defparam \gdb|Equal3~8 .output_mode = "comb_only";
defparam \gdb|Equal3~8 .register_cascade_mode = "off";
defparam \gdb|Equal3~8 .sum_lutc_input = "datac";
defparam \gdb|Equal3~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y3_N5
cyclone_lcell \gdb|clk_025 (
// Equation(s):
// \gdb|clk_025~regout  = DFFEAS((!\rst_tx~combout  & (\gdb|clk_025~regout  $ (((!\gdb|Equal3~8_combout ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , , )

	.clk(\clk_tx~combout ),
	.dataa(\rst_tx~combout ),
	.datab(\gdb|clk_025~regout ),
	.datac(vcc),
	.datad(\gdb|Equal3~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|clk_025~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|clk_025 .lut_mask = "4411";
defparam \gdb|clk_025 .operation_mode = "normal";
defparam \gdb|clk_025 .output_mode = "reg_only";
defparam \gdb|clk_025 .register_cascade_mode = "off";
defparam \gdb|clk_025 .sum_lutc_input = "datac";
defparam \gdb|clk_025 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \sel_baudrate_tx[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sel_baudrate_tx~combout [0]),
	.regout(),
	.padio(sel_baudrate_tx[0]));
// synopsys translate_off
defparam \sel_baudrate_tx[0]~I .input_async_reset = "none";
defparam \sel_baudrate_tx[0]~I .input_power_up = "low";
defparam \sel_baudrate_tx[0]~I .input_register_mode = "none";
defparam \sel_baudrate_tx[0]~I .input_sync_reset = "none";
defparam \sel_baudrate_tx[0]~I .oe_async_reset = "none";
defparam \sel_baudrate_tx[0]~I .oe_power_up = "low";
defparam \sel_baudrate_tx[0]~I .oe_register_mode = "none";
defparam \sel_baudrate_tx[0]~I .oe_sync_reset = "none";
defparam \sel_baudrate_tx[0]~I .operation_mode = "input";
defparam \sel_baudrate_tx[0]~I .output_async_reset = "none";
defparam \sel_baudrate_tx[0]~I .output_power_up = "low";
defparam \sel_baudrate_tx[0]~I .output_register_mode = "none";
defparam \sel_baudrate_tx[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X8_Y4_N5
cyclone_lcell \gdb|Mux0~1 (
// Equation(s):
// \gdb|Mux0~1_combout  = ((\sel_baudrate_tx~combout [0] & ((\gdb|clk_025~regout ))) # (!\sel_baudrate_tx~combout [0] & (\gdb|clk_05~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\gdb|clk_05~regout ),
	.datac(\gdb|clk_025~regout ),
	.datad(\sel_baudrate_tx~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|Mux0~1 .lut_mask = "f0cc";
defparam \gdb|Mux0~1 .operation_mode = "normal";
defparam \gdb|Mux0~1 .output_mode = "comb_only";
defparam \gdb|Mux0~1 .register_cascade_mode = "off";
defparam \gdb|Mux0~1 .sum_lutc_input = "datac";
defparam \gdb|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N3
cyclone_lcell \gdb|cnt_1[8]~50 (
// Equation(s):
// \gdb|cnt_1[8]~50_combout  = (\rst_tx~combout ) # (((!\gdb|Equal1~7_combout )))

	.clk(gnd),
	.dataa(\rst_tx~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\gdb|Equal1~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|cnt_1[8]~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|cnt_1[8]~50 .lut_mask = "aaff";
defparam \gdb|cnt_1[8]~50 .operation_mode = "normal";
defparam \gdb|cnt_1[8]~50 .output_mode = "comb_only";
defparam \gdb|cnt_1[8]~50 .register_cascade_mode = "off";
defparam \gdb|cnt_1[8]~50 .sum_lutc_input = "datac";
defparam \gdb|cnt_1[8]~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N3
cyclone_lcell \gdb|cnt_1[0] (
// Equation(s):
// \gdb|cnt_1 [0] = DFFEAS(((!\gdb|cnt_1 [0])), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_1[8]~50_combout , )
// \gdb|cnt_1[0]~1  = CARRY(((\gdb|cnt_1 [0])))
// \gdb|cnt_1[0]~1COUT1_72  = CARRY(((\gdb|cnt_1 [0])))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_1 [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_1[8]~50_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_1 [0]),
	.cout(),
	.cout0(\gdb|cnt_1[0]~1 ),
	.cout1(\gdb|cnt_1[0]~1COUT1_72 ));
// synopsys translate_off
defparam \gdb|cnt_1[0] .lut_mask = "33cc";
defparam \gdb|cnt_1[0] .operation_mode = "arithmetic";
defparam \gdb|cnt_1[0] .output_mode = "reg_only";
defparam \gdb|cnt_1[0] .register_cascade_mode = "off";
defparam \gdb|cnt_1[0] .sum_lutc_input = "datac";
defparam \gdb|cnt_1[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N4
cyclone_lcell \gdb|cnt_1[1] (
// Equation(s):
// \gdb|cnt_1 [1] = DFFEAS(\gdb|cnt_1 [1] $ ((((\gdb|cnt_1[0]~1 )))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_1[8]~50_combout , )
// \gdb|cnt_1[1]~3  = CARRY(((!\gdb|cnt_1[0]~1COUT1_72 )) # (!\gdb|cnt_1 [1]))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_1 [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_1[8]~50_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\gdb|cnt_1[0]~1 ),
	.cin1(\gdb|cnt_1[0]~1COUT1_72 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_1 [1]),
	.cout(\gdb|cnt_1[1]~3 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|cnt_1[1] .cin0_used = "true";
defparam \gdb|cnt_1[1] .cin1_used = "true";
defparam \gdb|cnt_1[1] .lut_mask = "5a5f";
defparam \gdb|cnt_1[1] .operation_mode = "arithmetic";
defparam \gdb|cnt_1[1] .output_mode = "reg_only";
defparam \gdb|cnt_1[1] .register_cascade_mode = "off";
defparam \gdb|cnt_1[1] .sum_lutc_input = "cin";
defparam \gdb|cnt_1[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N5
cyclone_lcell \gdb|cnt_1[2] (
// Equation(s):
// \gdb|cnt_1 [2] = DFFEAS((\gdb|cnt_1 [2] $ ((!\gdb|cnt_1[1]~3 ))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_1[8]~50_combout , )
// \gdb|cnt_1[2]~5  = CARRY(((\gdb|cnt_1 [2] & !\gdb|cnt_1[1]~3 )))
// \gdb|cnt_1[2]~5COUT1_74  = CARRY(((\gdb|cnt_1 [2] & !\gdb|cnt_1[1]~3 )))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_1 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_1[8]~50_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_1[1]~3 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_1 [2]),
	.cout(),
	.cout0(\gdb|cnt_1[2]~5 ),
	.cout1(\gdb|cnt_1[2]~5COUT1_74 ));
// synopsys translate_off
defparam \gdb|cnt_1[2] .cin_used = "true";
defparam \gdb|cnt_1[2] .lut_mask = "c30c";
defparam \gdb|cnt_1[2] .operation_mode = "arithmetic";
defparam \gdb|cnt_1[2] .output_mode = "reg_only";
defparam \gdb|cnt_1[2] .register_cascade_mode = "off";
defparam \gdb|cnt_1[2] .sum_lutc_input = "cin";
defparam \gdb|cnt_1[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N6
cyclone_lcell \gdb|cnt_1[3] (
// Equation(s):
// \gdb|cnt_1 [3] = DFFEAS(\gdb|cnt_1 [3] $ (((((!\gdb|cnt_1[1]~3  & \gdb|cnt_1[2]~5 ) # (\gdb|cnt_1[1]~3  & \gdb|cnt_1[2]~5COUT1_74 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_1[8]~50_combout , )
// \gdb|cnt_1[3]~7  = CARRY(((!\gdb|cnt_1[2]~5 )) # (!\gdb|cnt_1 [3]))
// \gdb|cnt_1[3]~7COUT1_76  = CARRY(((!\gdb|cnt_1[2]~5COUT1_74 )) # (!\gdb|cnt_1 [3]))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_1 [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_1[8]~50_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_1[1]~3 ),
	.cin0(\gdb|cnt_1[2]~5 ),
	.cin1(\gdb|cnt_1[2]~5COUT1_74 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_1 [3]),
	.cout(),
	.cout0(\gdb|cnt_1[3]~7 ),
	.cout1(\gdb|cnt_1[3]~7COUT1_76 ));
// synopsys translate_off
defparam \gdb|cnt_1[3] .cin0_used = "true";
defparam \gdb|cnt_1[3] .cin1_used = "true";
defparam \gdb|cnt_1[3] .cin_used = "true";
defparam \gdb|cnt_1[3] .lut_mask = "5a5f";
defparam \gdb|cnt_1[3] .operation_mode = "arithmetic";
defparam \gdb|cnt_1[3] .output_mode = "reg_only";
defparam \gdb|cnt_1[3] .register_cascade_mode = "off";
defparam \gdb|cnt_1[3] .sum_lutc_input = "cin";
defparam \gdb|cnt_1[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N7
cyclone_lcell \gdb|cnt_1[4] (
// Equation(s):
// \gdb|cnt_1 [4] = DFFEAS(\gdb|cnt_1 [4] $ ((((!(!\gdb|cnt_1[1]~3  & \gdb|cnt_1[3]~7 ) # (\gdb|cnt_1[1]~3  & \gdb|cnt_1[3]~7COUT1_76 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_1[8]~50_combout , )
// \gdb|cnt_1[4]~13  = CARRY((\gdb|cnt_1 [4] & ((!\gdb|cnt_1[3]~7 ))))
// \gdb|cnt_1[4]~13COUT1_78  = CARRY((\gdb|cnt_1 [4] & ((!\gdb|cnt_1[3]~7COUT1_76 ))))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_1 [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_1[8]~50_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_1[1]~3 ),
	.cin0(\gdb|cnt_1[3]~7 ),
	.cin1(\gdb|cnt_1[3]~7COUT1_76 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_1 [4]),
	.cout(),
	.cout0(\gdb|cnt_1[4]~13 ),
	.cout1(\gdb|cnt_1[4]~13COUT1_78 ));
// synopsys translate_off
defparam \gdb|cnt_1[4] .cin0_used = "true";
defparam \gdb|cnt_1[4] .cin1_used = "true";
defparam \gdb|cnt_1[4] .cin_used = "true";
defparam \gdb|cnt_1[4] .lut_mask = "a50a";
defparam \gdb|cnt_1[4] .operation_mode = "arithmetic";
defparam \gdb|cnt_1[4] .output_mode = "reg_only";
defparam \gdb|cnt_1[4] .register_cascade_mode = "off";
defparam \gdb|cnt_1[4] .sum_lutc_input = "cin";
defparam \gdb|cnt_1[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N8
cyclone_lcell \gdb|cnt_1[5] (
// Equation(s):
// \gdb|cnt_1 [5] = DFFEAS((\gdb|cnt_1 [5] $ (((!\gdb|cnt_1[1]~3  & \gdb|cnt_1[4]~13 ) # (\gdb|cnt_1[1]~3  & \gdb|cnt_1[4]~13COUT1_78 )))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_1[8]~50_combout , )
// \gdb|cnt_1[5]~15  = CARRY(((!\gdb|cnt_1[4]~13 ) # (!\gdb|cnt_1 [5])))
// \gdb|cnt_1[5]~15COUT1_80  = CARRY(((!\gdb|cnt_1[4]~13COUT1_78 ) # (!\gdb|cnt_1 [5])))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_1 [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_1[8]~50_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_1[1]~3 ),
	.cin0(\gdb|cnt_1[4]~13 ),
	.cin1(\gdb|cnt_1[4]~13COUT1_78 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_1 [5]),
	.cout(),
	.cout0(\gdb|cnt_1[5]~15 ),
	.cout1(\gdb|cnt_1[5]~15COUT1_80 ));
// synopsys translate_off
defparam \gdb|cnt_1[5] .cin0_used = "true";
defparam \gdb|cnt_1[5] .cin1_used = "true";
defparam \gdb|cnt_1[5] .cin_used = "true";
defparam \gdb|cnt_1[5] .lut_mask = "3c3f";
defparam \gdb|cnt_1[5] .operation_mode = "arithmetic";
defparam \gdb|cnt_1[5] .output_mode = "reg_only";
defparam \gdb|cnt_1[5] .register_cascade_mode = "off";
defparam \gdb|cnt_1[5] .sum_lutc_input = "cin";
defparam \gdb|cnt_1[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N9
cyclone_lcell \gdb|cnt_1[6] (
// Equation(s):
// \gdb|cnt_1 [6] = DFFEAS(\gdb|cnt_1 [6] $ ((((!(!\gdb|cnt_1[1]~3  & \gdb|cnt_1[5]~15 ) # (\gdb|cnt_1[1]~3  & \gdb|cnt_1[5]~15COUT1_80 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_1[8]~50_combout , )
// \gdb|cnt_1[6]~9  = CARRY((\gdb|cnt_1 [6] & ((!\gdb|cnt_1[5]~15COUT1_80 ))))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_1 [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_1[8]~50_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_1[1]~3 ),
	.cin0(\gdb|cnt_1[5]~15 ),
	.cin1(\gdb|cnt_1[5]~15COUT1_80 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_1 [6]),
	.cout(\gdb|cnt_1[6]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|cnt_1[6] .cin0_used = "true";
defparam \gdb|cnt_1[6] .cin1_used = "true";
defparam \gdb|cnt_1[6] .cin_used = "true";
defparam \gdb|cnt_1[6] .lut_mask = "a50a";
defparam \gdb|cnt_1[6] .operation_mode = "arithmetic";
defparam \gdb|cnt_1[6] .output_mode = "reg_only";
defparam \gdb|cnt_1[6] .register_cascade_mode = "off";
defparam \gdb|cnt_1[6] .sum_lutc_input = "cin";
defparam \gdb|cnt_1[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N0
cyclone_lcell \gdb|cnt_1[7] (
// Equation(s):
// \gdb|cnt_1 [7] = DFFEAS((\gdb|cnt_1 [7] $ ((\gdb|cnt_1[6]~9 ))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_1[8]~50_combout , )
// \gdb|cnt_1[7]~11  = CARRY(((!\gdb|cnt_1[6]~9 ) # (!\gdb|cnt_1 [7])))
// \gdb|cnt_1[7]~11COUT1_82  = CARRY(((!\gdb|cnt_1[6]~9 ) # (!\gdb|cnt_1 [7])))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_1 [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_1[8]~50_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_1[6]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_1 [7]),
	.cout(),
	.cout0(\gdb|cnt_1[7]~11 ),
	.cout1(\gdb|cnt_1[7]~11COUT1_82 ));
// synopsys translate_off
defparam \gdb|cnt_1[7] .cin_used = "true";
defparam \gdb|cnt_1[7] .lut_mask = "3c3f";
defparam \gdb|cnt_1[7] .operation_mode = "arithmetic";
defparam \gdb|cnt_1[7] .output_mode = "reg_only";
defparam \gdb|cnt_1[7] .register_cascade_mode = "off";
defparam \gdb|cnt_1[7] .sum_lutc_input = "cin";
defparam \gdb|cnt_1[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N1
cyclone_lcell \gdb|cnt_1[8] (
// Equation(s):
// \gdb|cnt_1 [8] = DFFEAS(\gdb|cnt_1 [8] $ ((((!(!\gdb|cnt_1[6]~9  & \gdb|cnt_1[7]~11 ) # (\gdb|cnt_1[6]~9  & \gdb|cnt_1[7]~11COUT1_82 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_1[8]~50_combout , )
// \gdb|cnt_1[8]~17  = CARRY((\gdb|cnt_1 [8] & ((!\gdb|cnt_1[7]~11 ))))
// \gdb|cnt_1[8]~17COUT1_84  = CARRY((\gdb|cnt_1 [8] & ((!\gdb|cnt_1[7]~11COUT1_82 ))))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_1 [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_1[8]~50_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_1[6]~9 ),
	.cin0(\gdb|cnt_1[7]~11 ),
	.cin1(\gdb|cnt_1[7]~11COUT1_82 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_1 [8]),
	.cout(),
	.cout0(\gdb|cnt_1[8]~17 ),
	.cout1(\gdb|cnt_1[8]~17COUT1_84 ));
// synopsys translate_off
defparam \gdb|cnt_1[8] .cin0_used = "true";
defparam \gdb|cnt_1[8] .cin1_used = "true";
defparam \gdb|cnt_1[8] .cin_used = "true";
defparam \gdb|cnt_1[8] .lut_mask = "a50a";
defparam \gdb|cnt_1[8] .operation_mode = "arithmetic";
defparam \gdb|cnt_1[8] .output_mode = "reg_only";
defparam \gdb|cnt_1[8] .register_cascade_mode = "off";
defparam \gdb|cnt_1[8] .sum_lutc_input = "cin";
defparam \gdb|cnt_1[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N2
cyclone_lcell \gdb|cnt_1[9] (
// Equation(s):
// \gdb|cnt_1 [9] = DFFEAS(\gdb|cnt_1 [9] $ (((((!\gdb|cnt_1[6]~9  & \gdb|cnt_1[8]~17 ) # (\gdb|cnt_1[6]~9  & \gdb|cnt_1[8]~17COUT1_84 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_1[8]~50_combout , )
// \gdb|cnt_1[9]~19  = CARRY(((!\gdb|cnt_1[8]~17 )) # (!\gdb|cnt_1 [9]))
// \gdb|cnt_1[9]~19COUT1_86  = CARRY(((!\gdb|cnt_1[8]~17COUT1_84 )) # (!\gdb|cnt_1 [9]))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_1 [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_1[8]~50_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_1[6]~9 ),
	.cin0(\gdb|cnt_1[8]~17 ),
	.cin1(\gdb|cnt_1[8]~17COUT1_84 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_1 [9]),
	.cout(),
	.cout0(\gdb|cnt_1[9]~19 ),
	.cout1(\gdb|cnt_1[9]~19COUT1_86 ));
// synopsys translate_off
defparam \gdb|cnt_1[9] .cin0_used = "true";
defparam \gdb|cnt_1[9] .cin1_used = "true";
defparam \gdb|cnt_1[9] .cin_used = "true";
defparam \gdb|cnt_1[9] .lut_mask = "5a5f";
defparam \gdb|cnt_1[9] .operation_mode = "arithmetic";
defparam \gdb|cnt_1[9] .output_mode = "reg_only";
defparam \gdb|cnt_1[9] .register_cascade_mode = "off";
defparam \gdb|cnt_1[9] .sum_lutc_input = "cin";
defparam \gdb|cnt_1[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N3
cyclone_lcell \gdb|cnt_1[10] (
// Equation(s):
// \gdb|cnt_1 [10] = DFFEAS((\gdb|cnt_1 [10] $ ((!(!\gdb|cnt_1[6]~9  & \gdb|cnt_1[9]~19 ) # (\gdb|cnt_1[6]~9  & \gdb|cnt_1[9]~19COUT1_86 )))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_1[8]~50_combout , )
// \gdb|cnt_1[10]~21  = CARRY(((\gdb|cnt_1 [10] & !\gdb|cnt_1[9]~19 )))
// \gdb|cnt_1[10]~21COUT1_88  = CARRY(((\gdb|cnt_1 [10] & !\gdb|cnt_1[9]~19COUT1_86 )))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_1 [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_1[8]~50_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_1[6]~9 ),
	.cin0(\gdb|cnt_1[9]~19 ),
	.cin1(\gdb|cnt_1[9]~19COUT1_86 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_1 [10]),
	.cout(),
	.cout0(\gdb|cnt_1[10]~21 ),
	.cout1(\gdb|cnt_1[10]~21COUT1_88 ));
// synopsys translate_off
defparam \gdb|cnt_1[10] .cin0_used = "true";
defparam \gdb|cnt_1[10] .cin1_used = "true";
defparam \gdb|cnt_1[10] .cin_used = "true";
defparam \gdb|cnt_1[10] .lut_mask = "c30c";
defparam \gdb|cnt_1[10] .operation_mode = "arithmetic";
defparam \gdb|cnt_1[10] .output_mode = "reg_only";
defparam \gdb|cnt_1[10] .register_cascade_mode = "off";
defparam \gdb|cnt_1[10] .sum_lutc_input = "cin";
defparam \gdb|cnt_1[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N4
cyclone_lcell \gdb|cnt_1[11] (
// Equation(s):
// \gdb|cnt_1 [11] = DFFEAS((\gdb|cnt_1 [11] $ (((!\gdb|cnt_1[6]~9  & \gdb|cnt_1[10]~21 ) # (\gdb|cnt_1[6]~9  & \gdb|cnt_1[10]~21COUT1_88 )))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_1[8]~50_combout , )
// \gdb|cnt_1[11]~23  = CARRY(((!\gdb|cnt_1[10]~21COUT1_88 ) # (!\gdb|cnt_1 [11])))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_1 [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_1[8]~50_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_1[6]~9 ),
	.cin0(\gdb|cnt_1[10]~21 ),
	.cin1(\gdb|cnt_1[10]~21COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_1 [11]),
	.cout(\gdb|cnt_1[11]~23 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|cnt_1[11] .cin0_used = "true";
defparam \gdb|cnt_1[11] .cin1_used = "true";
defparam \gdb|cnt_1[11] .cin_used = "true";
defparam \gdb|cnt_1[11] .lut_mask = "3c3f";
defparam \gdb|cnt_1[11] .operation_mode = "arithmetic";
defparam \gdb|cnt_1[11] .output_mode = "reg_only";
defparam \gdb|cnt_1[11] .register_cascade_mode = "off";
defparam \gdb|cnt_1[11] .sum_lutc_input = "cin";
defparam \gdb|cnt_1[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N5
cyclone_lcell \gdb|cnt_1[12] (
// Equation(s):
// \gdb|cnt_1 [12] = DFFEAS((\gdb|cnt_1 [12] $ ((!\gdb|cnt_1[11]~23 ))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_1[8]~50_combout , )
// \gdb|cnt_1[12]~27  = CARRY(((\gdb|cnt_1 [12] & !\gdb|cnt_1[11]~23 )))
// \gdb|cnt_1[12]~27COUT1_90  = CARRY(((\gdb|cnt_1 [12] & !\gdb|cnt_1[11]~23 )))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_1 [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_1[8]~50_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_1[11]~23 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_1 [12]),
	.cout(),
	.cout0(\gdb|cnt_1[12]~27 ),
	.cout1(\gdb|cnt_1[12]~27COUT1_90 ));
// synopsys translate_off
defparam \gdb|cnt_1[12] .cin_used = "true";
defparam \gdb|cnt_1[12] .lut_mask = "c30c";
defparam \gdb|cnt_1[12] .operation_mode = "arithmetic";
defparam \gdb|cnt_1[12] .output_mode = "reg_only";
defparam \gdb|cnt_1[12] .register_cascade_mode = "off";
defparam \gdb|cnt_1[12] .sum_lutc_input = "cin";
defparam \gdb|cnt_1[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N6
cyclone_lcell \gdb|cnt_1[13] (
// Equation(s):
// \gdb|cnt_1 [13] = DFFEAS(\gdb|cnt_1 [13] $ (((((!\gdb|cnt_1[11]~23  & \gdb|cnt_1[12]~27 ) # (\gdb|cnt_1[11]~23  & \gdb|cnt_1[12]~27COUT1_90 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_1[8]~50_combout , )
// \gdb|cnt_1[13]~29  = CARRY(((!\gdb|cnt_1[12]~27 )) # (!\gdb|cnt_1 [13]))
// \gdb|cnt_1[13]~29COUT1_92  = CARRY(((!\gdb|cnt_1[12]~27COUT1_90 )) # (!\gdb|cnt_1 [13]))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_1 [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_1[8]~50_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_1[11]~23 ),
	.cin0(\gdb|cnt_1[12]~27 ),
	.cin1(\gdb|cnt_1[12]~27COUT1_90 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_1 [13]),
	.cout(),
	.cout0(\gdb|cnt_1[13]~29 ),
	.cout1(\gdb|cnt_1[13]~29COUT1_92 ));
// synopsys translate_off
defparam \gdb|cnt_1[13] .cin0_used = "true";
defparam \gdb|cnt_1[13] .cin1_used = "true";
defparam \gdb|cnt_1[13] .cin_used = "true";
defparam \gdb|cnt_1[13] .lut_mask = "5a5f";
defparam \gdb|cnt_1[13] .operation_mode = "arithmetic";
defparam \gdb|cnt_1[13] .output_mode = "reg_only";
defparam \gdb|cnt_1[13] .register_cascade_mode = "off";
defparam \gdb|cnt_1[13] .sum_lutc_input = "cin";
defparam \gdb|cnt_1[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N7
cyclone_lcell \gdb|cnt_1[14] (
// Equation(s):
// \gdb|cnt_1 [14] = DFFEAS(\gdb|cnt_1 [14] $ ((((!(!\gdb|cnt_1[11]~23  & \gdb|cnt_1[13]~29 ) # (\gdb|cnt_1[11]~23  & \gdb|cnt_1[13]~29COUT1_92 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_1[8]~50_combout , )
// \gdb|cnt_1[14]~31  = CARRY((\gdb|cnt_1 [14] & ((!\gdb|cnt_1[13]~29 ))))
// \gdb|cnt_1[14]~31COUT1_94  = CARRY((\gdb|cnt_1 [14] & ((!\gdb|cnt_1[13]~29COUT1_92 ))))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_1 [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_1[8]~50_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_1[11]~23 ),
	.cin0(\gdb|cnt_1[13]~29 ),
	.cin1(\gdb|cnt_1[13]~29COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_1 [14]),
	.cout(),
	.cout0(\gdb|cnt_1[14]~31 ),
	.cout1(\gdb|cnt_1[14]~31COUT1_94 ));
// synopsys translate_off
defparam \gdb|cnt_1[14] .cin0_used = "true";
defparam \gdb|cnt_1[14] .cin1_used = "true";
defparam \gdb|cnt_1[14] .cin_used = "true";
defparam \gdb|cnt_1[14] .lut_mask = "a50a";
defparam \gdb|cnt_1[14] .operation_mode = "arithmetic";
defparam \gdb|cnt_1[14] .output_mode = "reg_only";
defparam \gdb|cnt_1[14] .register_cascade_mode = "off";
defparam \gdb|cnt_1[14] .sum_lutc_input = "cin";
defparam \gdb|cnt_1[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N8
cyclone_lcell \gdb|cnt_1[15] (
// Equation(s):
// \gdb|cnt_1 [15] = DFFEAS((\gdb|cnt_1 [15] $ (((!\gdb|cnt_1[11]~23  & \gdb|cnt_1[14]~31 ) # (\gdb|cnt_1[11]~23  & \gdb|cnt_1[14]~31COUT1_94 )))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_1[8]~50_combout , )
// \gdb|cnt_1[15]~25  = CARRY(((!\gdb|cnt_1[14]~31 ) # (!\gdb|cnt_1 [15])))
// \gdb|cnt_1[15]~25COUT1_96  = CARRY(((!\gdb|cnt_1[14]~31COUT1_94 ) # (!\gdb|cnt_1 [15])))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_1 [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_1[8]~50_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_1[11]~23 ),
	.cin0(\gdb|cnt_1[14]~31 ),
	.cin1(\gdb|cnt_1[14]~31COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_1 [15]),
	.cout(),
	.cout0(\gdb|cnt_1[15]~25 ),
	.cout1(\gdb|cnt_1[15]~25COUT1_96 ));
// synopsys translate_off
defparam \gdb|cnt_1[15] .cin0_used = "true";
defparam \gdb|cnt_1[15] .cin1_used = "true";
defparam \gdb|cnt_1[15] .cin_used = "true";
defparam \gdb|cnt_1[15] .lut_mask = "3c3f";
defparam \gdb|cnt_1[15] .operation_mode = "arithmetic";
defparam \gdb|cnt_1[15] .output_mode = "reg_only";
defparam \gdb|cnt_1[15] .register_cascade_mode = "off";
defparam \gdb|cnt_1[15] .sum_lutc_input = "cin";
defparam \gdb|cnt_1[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N9
cyclone_lcell \gdb|cnt_1[16] (
// Equation(s):
// \gdb|cnt_1 [16] = DFFEAS(\gdb|cnt_1 [16] $ ((((!(!\gdb|cnt_1[11]~23  & \gdb|cnt_1[15]~25 ) # (\gdb|cnt_1[11]~23  & \gdb|cnt_1[15]~25COUT1_96 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_1[8]~50_combout , )
// \gdb|cnt_1[16]~35  = CARRY((\gdb|cnt_1 [16] & ((!\gdb|cnt_1[15]~25COUT1_96 ))))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_1 [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_1[8]~50_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_1[11]~23 ),
	.cin0(\gdb|cnt_1[15]~25 ),
	.cin1(\gdb|cnt_1[15]~25COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_1 [16]),
	.cout(\gdb|cnt_1[16]~35 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|cnt_1[16] .cin0_used = "true";
defparam \gdb|cnt_1[16] .cin1_used = "true";
defparam \gdb|cnt_1[16] .cin_used = "true";
defparam \gdb|cnt_1[16] .lut_mask = "a50a";
defparam \gdb|cnt_1[16] .operation_mode = "arithmetic";
defparam \gdb|cnt_1[16] .output_mode = "reg_only";
defparam \gdb|cnt_1[16] .register_cascade_mode = "off";
defparam \gdb|cnt_1[16] .sum_lutc_input = "cin";
defparam \gdb|cnt_1[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N0
cyclone_lcell \gdb|cnt_1[17] (
// Equation(s):
// \gdb|cnt_1 [17] = DFFEAS((\gdb|cnt_1 [17] $ ((\gdb|cnt_1[16]~35 ))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_1[8]~50_combout , )
// \gdb|cnt_1[17]~33  = CARRY(((!\gdb|cnt_1[16]~35 ) # (!\gdb|cnt_1 [17])))
// \gdb|cnt_1[17]~33COUT1_98  = CARRY(((!\gdb|cnt_1[16]~35 ) # (!\gdb|cnt_1 [17])))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_1 [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_1[8]~50_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_1[16]~35 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_1 [17]),
	.cout(),
	.cout0(\gdb|cnt_1[17]~33 ),
	.cout1(\gdb|cnt_1[17]~33COUT1_98 ));
// synopsys translate_off
defparam \gdb|cnt_1[17] .cin_used = "true";
defparam \gdb|cnt_1[17] .lut_mask = "3c3f";
defparam \gdb|cnt_1[17] .operation_mode = "arithmetic";
defparam \gdb|cnt_1[17] .output_mode = "reg_only";
defparam \gdb|cnt_1[17] .register_cascade_mode = "off";
defparam \gdb|cnt_1[17] .sum_lutc_input = "cin";
defparam \gdb|cnt_1[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N1
cyclone_lcell \gdb|cnt_1[18] (
// Equation(s):
// \gdb|cnt_1 [18] = DFFEAS(\gdb|cnt_1 [18] $ ((((!(!\gdb|cnt_1[16]~35  & \gdb|cnt_1[17]~33 ) # (\gdb|cnt_1[16]~35  & \gdb|cnt_1[17]~33COUT1_98 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_1[8]~50_combout , )
// \gdb|cnt_1[18]~37  = CARRY((\gdb|cnt_1 [18] & ((!\gdb|cnt_1[17]~33 ))))
// \gdb|cnt_1[18]~37COUT1_100  = CARRY((\gdb|cnt_1 [18] & ((!\gdb|cnt_1[17]~33COUT1_98 ))))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_1 [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_1[8]~50_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_1[16]~35 ),
	.cin0(\gdb|cnt_1[17]~33 ),
	.cin1(\gdb|cnt_1[17]~33COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_1 [18]),
	.cout(),
	.cout0(\gdb|cnt_1[18]~37 ),
	.cout1(\gdb|cnt_1[18]~37COUT1_100 ));
// synopsys translate_off
defparam \gdb|cnt_1[18] .cin0_used = "true";
defparam \gdb|cnt_1[18] .cin1_used = "true";
defparam \gdb|cnt_1[18] .cin_used = "true";
defparam \gdb|cnt_1[18] .lut_mask = "a50a";
defparam \gdb|cnt_1[18] .operation_mode = "arithmetic";
defparam \gdb|cnt_1[18] .output_mode = "reg_only";
defparam \gdb|cnt_1[18] .register_cascade_mode = "off";
defparam \gdb|cnt_1[18] .sum_lutc_input = "cin";
defparam \gdb|cnt_1[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N2
cyclone_lcell \gdb|cnt_1[19] (
// Equation(s):
// \gdb|cnt_1 [19] = DFFEAS(\gdb|cnt_1 [19] $ (((((!\gdb|cnt_1[16]~35  & \gdb|cnt_1[18]~37 ) # (\gdb|cnt_1[16]~35  & \gdb|cnt_1[18]~37COUT1_100 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_1[8]~50_combout , )
// \gdb|cnt_1[19]~39  = CARRY(((!\gdb|cnt_1[18]~37 )) # (!\gdb|cnt_1 [19]))
// \gdb|cnt_1[19]~39COUT1_102  = CARRY(((!\gdb|cnt_1[18]~37COUT1_100 )) # (!\gdb|cnt_1 [19]))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_1 [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_1[8]~50_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_1[16]~35 ),
	.cin0(\gdb|cnt_1[18]~37 ),
	.cin1(\gdb|cnt_1[18]~37COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_1 [19]),
	.cout(),
	.cout0(\gdb|cnt_1[19]~39 ),
	.cout1(\gdb|cnt_1[19]~39COUT1_102 ));
// synopsys translate_off
defparam \gdb|cnt_1[19] .cin0_used = "true";
defparam \gdb|cnt_1[19] .cin1_used = "true";
defparam \gdb|cnt_1[19] .cin_used = "true";
defparam \gdb|cnt_1[19] .lut_mask = "5a5f";
defparam \gdb|cnt_1[19] .operation_mode = "arithmetic";
defparam \gdb|cnt_1[19] .output_mode = "reg_only";
defparam \gdb|cnt_1[19] .register_cascade_mode = "off";
defparam \gdb|cnt_1[19] .sum_lutc_input = "cin";
defparam \gdb|cnt_1[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N3
cyclone_lcell \gdb|cnt_1[20] (
// Equation(s):
// \gdb|cnt_1 [20] = DFFEAS((\gdb|cnt_1 [20] $ ((!(!\gdb|cnt_1[16]~35  & \gdb|cnt_1[19]~39 ) # (\gdb|cnt_1[16]~35  & \gdb|cnt_1[19]~39COUT1_102 )))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_1[8]~50_combout , )
// \gdb|cnt_1[20]~43  = CARRY(((\gdb|cnt_1 [20] & !\gdb|cnt_1[19]~39 )))
// \gdb|cnt_1[20]~43COUT1_104  = CARRY(((\gdb|cnt_1 [20] & !\gdb|cnt_1[19]~39COUT1_102 )))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_1 [20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_1[8]~50_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_1[16]~35 ),
	.cin0(\gdb|cnt_1[19]~39 ),
	.cin1(\gdb|cnt_1[19]~39COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_1 [20]),
	.cout(),
	.cout0(\gdb|cnt_1[20]~43 ),
	.cout1(\gdb|cnt_1[20]~43COUT1_104 ));
// synopsys translate_off
defparam \gdb|cnt_1[20] .cin0_used = "true";
defparam \gdb|cnt_1[20] .cin1_used = "true";
defparam \gdb|cnt_1[20] .cin_used = "true";
defparam \gdb|cnt_1[20] .lut_mask = "c30c";
defparam \gdb|cnt_1[20] .operation_mode = "arithmetic";
defparam \gdb|cnt_1[20] .output_mode = "reg_only";
defparam \gdb|cnt_1[20] .register_cascade_mode = "off";
defparam \gdb|cnt_1[20] .sum_lutc_input = "cin";
defparam \gdb|cnt_1[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N4
cyclone_lcell \gdb|cnt_1[21] (
// Equation(s):
// \gdb|cnt_1 [21] = DFFEAS((\gdb|cnt_1 [21] $ (((!\gdb|cnt_1[16]~35  & \gdb|cnt_1[20]~43 ) # (\gdb|cnt_1[16]~35  & \gdb|cnt_1[20]~43COUT1_104 )))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_1[8]~50_combout , )
// \gdb|cnt_1[21]~45  = CARRY(((!\gdb|cnt_1[20]~43COUT1_104 ) # (!\gdb|cnt_1 [21])))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_1 [21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_1[8]~50_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_1[16]~35 ),
	.cin0(\gdb|cnt_1[20]~43 ),
	.cin1(\gdb|cnt_1[20]~43COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_1 [21]),
	.cout(\gdb|cnt_1[21]~45 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|cnt_1[21] .cin0_used = "true";
defparam \gdb|cnt_1[21] .cin1_used = "true";
defparam \gdb|cnt_1[21] .cin_used = "true";
defparam \gdb|cnt_1[21] .lut_mask = "3c3f";
defparam \gdb|cnt_1[21] .operation_mode = "arithmetic";
defparam \gdb|cnt_1[21] .output_mode = "reg_only";
defparam \gdb|cnt_1[21] .register_cascade_mode = "off";
defparam \gdb|cnt_1[21] .sum_lutc_input = "cin";
defparam \gdb|cnt_1[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N5
cyclone_lcell \gdb|cnt_1[22] (
// Equation(s):
// \gdb|cnt_1 [22] = DFFEAS(\gdb|cnt_1 [22] $ ((((!\gdb|cnt_1[21]~45 )))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_1[8]~50_combout , )
// \gdb|cnt_1[22]~47  = CARRY((\gdb|cnt_1 [22] & ((!\gdb|cnt_1[21]~45 ))))
// \gdb|cnt_1[22]~47COUT1_106  = CARRY((\gdb|cnt_1 [22] & ((!\gdb|cnt_1[21]~45 ))))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_1 [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_1[8]~50_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_1[21]~45 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_1 [22]),
	.cout(),
	.cout0(\gdb|cnt_1[22]~47 ),
	.cout1(\gdb|cnt_1[22]~47COUT1_106 ));
// synopsys translate_off
defparam \gdb|cnt_1[22] .cin_used = "true";
defparam \gdb|cnt_1[22] .lut_mask = "a50a";
defparam \gdb|cnt_1[22] .operation_mode = "arithmetic";
defparam \gdb|cnt_1[22] .output_mode = "reg_only";
defparam \gdb|cnt_1[22] .register_cascade_mode = "off";
defparam \gdb|cnt_1[22] .sum_lutc_input = "cin";
defparam \gdb|cnt_1[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N6
cyclone_lcell \gdb|cnt_1[23] (
// Equation(s):
// \gdb|cnt_1 [23] = DFFEAS((\gdb|cnt_1 [23] $ (((!\gdb|cnt_1[21]~45  & \gdb|cnt_1[22]~47 ) # (\gdb|cnt_1[21]~45  & \gdb|cnt_1[22]~47COUT1_106 )))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_1[8]~50_combout , )
// \gdb|cnt_1[23]~41  = CARRY(((!\gdb|cnt_1[22]~47 ) # (!\gdb|cnt_1 [23])))
// \gdb|cnt_1[23]~41COUT1_108  = CARRY(((!\gdb|cnt_1[22]~47COUT1_106 ) # (!\gdb|cnt_1 [23])))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_1 [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_1[8]~50_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_1[21]~45 ),
	.cin0(\gdb|cnt_1[22]~47 ),
	.cin1(\gdb|cnt_1[22]~47COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_1 [23]),
	.cout(),
	.cout0(\gdb|cnt_1[23]~41 ),
	.cout1(\gdb|cnt_1[23]~41COUT1_108 ));
// synopsys translate_off
defparam \gdb|cnt_1[23] .cin0_used = "true";
defparam \gdb|cnt_1[23] .cin1_used = "true";
defparam \gdb|cnt_1[23] .cin_used = "true";
defparam \gdb|cnt_1[23] .lut_mask = "3c3f";
defparam \gdb|cnt_1[23] .operation_mode = "arithmetic";
defparam \gdb|cnt_1[23] .output_mode = "reg_only";
defparam \gdb|cnt_1[23] .register_cascade_mode = "off";
defparam \gdb|cnt_1[23] .sum_lutc_input = "cin";
defparam \gdb|cnt_1[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N7
cyclone_lcell \gdb|cnt_1[24] (
// Equation(s):
// \gdb|cnt_1 [24] = DFFEAS(\gdb|cnt_1 [24] $ ((((!(!\gdb|cnt_1[21]~45  & \gdb|cnt_1[23]~41 ) # (\gdb|cnt_1[21]~45  & \gdb|cnt_1[23]~41COUT1_108 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_1[8]~50_combout , )

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_1 [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_1[8]~50_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_1[21]~45 ),
	.cin0(\gdb|cnt_1[23]~41 ),
	.cin1(\gdb|cnt_1[23]~41COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_1 [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|cnt_1[24] .cin0_used = "true";
defparam \gdb|cnt_1[24] .cin1_used = "true";
defparam \gdb|cnt_1[24] .cin_used = "true";
defparam \gdb|cnt_1[24] .lut_mask = "a5a5";
defparam \gdb|cnt_1[24] .operation_mode = "normal";
defparam \gdb|cnt_1[24] .output_mode = "reg_only";
defparam \gdb|cnt_1[24] .register_cascade_mode = "off";
defparam \gdb|cnt_1[24] .sum_lutc_input = "cin";
defparam \gdb|cnt_1[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N0
cyclone_lcell \gdb|Equal1~5 (
// Equation(s):
// \gdb|Equal1~5_combout  = (((\gdb|cnt_1 [17]) # (!\gdb|cnt_1 [16])) # (!\gdb|cnt_1 [18])) # (!\gdb|cnt_1 [19])

	.clk(gnd),
	.dataa(\gdb|cnt_1 [19]),
	.datab(\gdb|cnt_1 [18]),
	.datac(\gdb|cnt_1 [16]),
	.datad(\gdb|cnt_1 [17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|Equal1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|Equal1~5 .lut_mask = "ff7f";
defparam \gdb|Equal1~5 .operation_mode = "normal";
defparam \gdb|Equal1~5 .output_mode = "comb_only";
defparam \gdb|Equal1~5 .register_cascade_mode = "off";
defparam \gdb|Equal1~5 .sum_lutc_input = "datac";
defparam \gdb|Equal1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N9
cyclone_lcell \gdb|Equal1~6 (
// Equation(s):
// \gdb|Equal1~6_combout  = (\gdb|cnt_1 [23]) # (((!\gdb|cnt_1 [22]) # (!\gdb|cnt_1 [21])) # (!\gdb|cnt_1 [20]))

	.clk(gnd),
	.dataa(\gdb|cnt_1 [23]),
	.datab(\gdb|cnt_1 [20]),
	.datac(\gdb|cnt_1 [21]),
	.datad(\gdb|cnt_1 [22]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|Equal1~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|Equal1~6 .lut_mask = "bfff";
defparam \gdb|Equal1~6 .operation_mode = "normal";
defparam \gdb|Equal1~6 .output_mode = "comb_only";
defparam \gdb|Equal1~6 .register_cascade_mode = "off";
defparam \gdb|Equal1~6 .sum_lutc_input = "datac";
defparam \gdb|Equal1~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N9
cyclone_lcell \gdb|Equal1~3 (
// Equation(s):
// \gdb|Equal1~3_combout  = (((\gdb|cnt_1 [15]) # (!\gdb|cnt_1 [12])) # (!\gdb|cnt_1 [13])) # (!\gdb|cnt_1 [14])

	.clk(gnd),
	.dataa(\gdb|cnt_1 [14]),
	.datab(\gdb|cnt_1 [13]),
	.datac(\gdb|cnt_1 [12]),
	.datad(\gdb|cnt_1 [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|Equal1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|Equal1~3 .lut_mask = "ff7f";
defparam \gdb|Equal1~3 .operation_mode = "normal";
defparam \gdb|Equal1~3 .output_mode = "comb_only";
defparam \gdb|Equal1~3 .register_cascade_mode = "off";
defparam \gdb|Equal1~3 .sum_lutc_input = "datac";
defparam \gdb|Equal1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N0
cyclone_lcell \gdb|Equal1~0 (
// Equation(s):
// \gdb|Equal1~0_combout  = (((!\gdb|cnt_1 [0]) # (!\gdb|cnt_1 [1])) # (!\gdb|cnt_1 [2])) # (!\gdb|cnt_1 [3])

	.clk(gnd),
	.dataa(\gdb|cnt_1 [3]),
	.datab(\gdb|cnt_1 [2]),
	.datac(\gdb|cnt_1 [1]),
	.datad(\gdb|cnt_1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|Equal1~0 .lut_mask = "7fff";
defparam \gdb|Equal1~0 .operation_mode = "normal";
defparam \gdb|Equal1~0 .output_mode = "comb_only";
defparam \gdb|Equal1~0 .register_cascade_mode = "off";
defparam \gdb|Equal1~0 .sum_lutc_input = "datac";
defparam \gdb|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N7
cyclone_lcell \gdb|Equal1~2 (
// Equation(s):
// \gdb|Equal1~2_combout  = (\gdb|cnt_1 [8]) # (((\gdb|cnt_1 [9]) # (\gdb|cnt_1 [10])) # (!\gdb|cnt_1 [11]))

	.clk(gnd),
	.dataa(\gdb|cnt_1 [8]),
	.datab(\gdb|cnt_1 [11]),
	.datac(\gdb|cnt_1 [9]),
	.datad(\gdb|cnt_1 [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|Equal1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|Equal1~2 .lut_mask = "fffb";
defparam \gdb|Equal1~2 .operation_mode = "normal";
defparam \gdb|Equal1~2 .output_mode = "comb_only";
defparam \gdb|Equal1~2 .register_cascade_mode = "off";
defparam \gdb|Equal1~2 .sum_lutc_input = "datac";
defparam \gdb|Equal1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N5
cyclone_lcell \gdb|Equal1~1 (
// Equation(s):
// \gdb|Equal1~1_combout  = ((\gdb|cnt_1 [6]) # ((\gdb|cnt_1 [7]) # (!\gdb|cnt_1 [5]))) # (!\gdb|cnt_1 [4])

	.clk(gnd),
	.dataa(\gdb|cnt_1 [4]),
	.datab(\gdb|cnt_1 [6]),
	.datac(\gdb|cnt_1 [5]),
	.datad(\gdb|cnt_1 [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|Equal1~1 .lut_mask = "ffdf";
defparam \gdb|Equal1~1 .operation_mode = "normal";
defparam \gdb|Equal1~1 .output_mode = "comb_only";
defparam \gdb|Equal1~1 .register_cascade_mode = "off";
defparam \gdb|Equal1~1 .sum_lutc_input = "datac";
defparam \gdb|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N6
cyclone_lcell \gdb|Equal1~4 (
// Equation(s):
// \gdb|Equal1~4_combout  = (\gdb|Equal1~3_combout ) # ((\gdb|Equal1~0_combout ) # ((\gdb|Equal1~2_combout ) # (\gdb|Equal1~1_combout )))

	.clk(gnd),
	.dataa(\gdb|Equal1~3_combout ),
	.datab(\gdb|Equal1~0_combout ),
	.datac(\gdb|Equal1~2_combout ),
	.datad(\gdb|Equal1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|Equal1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|Equal1~4 .lut_mask = "fffe";
defparam \gdb|Equal1~4 .operation_mode = "normal";
defparam \gdb|Equal1~4 .output_mode = "comb_only";
defparam \gdb|Equal1~4 .register_cascade_mode = "off";
defparam \gdb|Equal1~4 .sum_lutc_input = "datac";
defparam \gdb|Equal1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N2
cyclone_lcell \gdb|Equal1~7 (
// Equation(s):
// \gdb|Equal1~7_combout  = ((\gdb|Equal1~5_combout ) # ((\gdb|Equal1~6_combout ) # (\gdb|Equal1~4_combout ))) # (!\gdb|cnt_1 [24])

	.clk(gnd),
	.dataa(\gdb|cnt_1 [24]),
	.datab(\gdb|Equal1~5_combout ),
	.datac(\gdb|Equal1~6_combout ),
	.datad(\gdb|Equal1~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|Equal1~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|Equal1~7 .lut_mask = "fffd";
defparam \gdb|Equal1~7 .operation_mode = "normal";
defparam \gdb|Equal1~7 .output_mode = "comb_only";
defparam \gdb|Equal1~7 .register_cascade_mode = "off";
defparam \gdb|Equal1~7 .sum_lutc_input = "datac";
defparam \gdb|Equal1~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N8
cyclone_lcell \gdb|clk_1 (
// Equation(s):
// \gdb|clk_1~regout  = DFFEAS((!\rst_tx~combout  & ((\gdb|Equal1~7_combout  $ (!\gdb|clk_1~regout )))), GLOBAL(\clk_tx~combout ), VCC, , , , , , )

	.clk(\clk_tx~combout ),
	.dataa(\rst_tx~combout ),
	.datab(vcc),
	.datac(\gdb|Equal1~7_combout ),
	.datad(\gdb|clk_1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|clk_1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|clk_1 .lut_mask = "5005";
defparam \gdb|clk_1 .operation_mode = "normal";
defparam \gdb|clk_1 .output_mode = "reg_only";
defparam \gdb|clk_1 .register_cascade_mode = "off";
defparam \gdb|clk_1 .sum_lutc_input = "datac";
defparam \gdb|clk_1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
cyclone_lcell \gdb|cnt_9600[0] (
// Equation(s):
// \gdb|cnt_9600 [0] = DFFEAS(((!\gdb|cnt_9600 [0])), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_9600[3]~24_combout , )
// \gdb|cnt_9600[0]~3  = CARRY(((\gdb|cnt_9600 [0])))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_9600 [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_9600[3]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_9600 [0]),
	.cout(\gdb|cnt_9600[0]~3 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|cnt_9600[0] .lut_mask = "33cc";
defparam \gdb|cnt_9600[0] .operation_mode = "arithmetic";
defparam \gdb|cnt_9600[0] .output_mode = "reg_only";
defparam \gdb|cnt_9600[0] .register_cascade_mode = "off";
defparam \gdb|cnt_9600[0] .sum_lutc_input = "datac";
defparam \gdb|cnt_9600[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N5
cyclone_lcell \gdb|cnt_9600[1] (
// Equation(s):
// \gdb|cnt_9600 [1] = DFFEAS(\gdb|cnt_9600 [1] $ ((((\gdb|cnt_9600[0]~3 )))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_9600[3]~24_combout , )
// \gdb|cnt_9600[1]~5  = CARRY(((!\gdb|cnt_9600[0]~3 )) # (!\gdb|cnt_9600 [1]))
// \gdb|cnt_9600[1]~5COUT1_35  = CARRY(((!\gdb|cnt_9600[0]~3 )) # (!\gdb|cnt_9600 [1]))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_9600 [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_9600[3]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_9600[0]~3 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_9600 [1]),
	.cout(),
	.cout0(\gdb|cnt_9600[1]~5 ),
	.cout1(\gdb|cnt_9600[1]~5COUT1_35 ));
// synopsys translate_off
defparam \gdb|cnt_9600[1] .cin_used = "true";
defparam \gdb|cnt_9600[1] .lut_mask = "5a5f";
defparam \gdb|cnt_9600[1] .operation_mode = "arithmetic";
defparam \gdb|cnt_9600[1] .output_mode = "reg_only";
defparam \gdb|cnt_9600[1] .register_cascade_mode = "off";
defparam \gdb|cnt_9600[1] .sum_lutc_input = "cin";
defparam \gdb|cnt_9600[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N6
cyclone_lcell \gdb|cnt_9600[2] (
// Equation(s):
// \gdb|cnt_9600 [2] = DFFEAS((\gdb|cnt_9600 [2] $ ((!(!\gdb|cnt_9600[0]~3  & \gdb|cnt_9600[1]~5 ) # (\gdb|cnt_9600[0]~3  & \gdb|cnt_9600[1]~5COUT1_35 )))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_9600[3]~24_combout , )
// \gdb|cnt_9600[2]~1  = CARRY(((\gdb|cnt_9600 [2] & !\gdb|cnt_9600[1]~5 )))
// \gdb|cnt_9600[2]~1COUT1_37  = CARRY(((\gdb|cnt_9600 [2] & !\gdb|cnt_9600[1]~5COUT1_35 )))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_9600 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_9600[3]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_9600[0]~3 ),
	.cin0(\gdb|cnt_9600[1]~5 ),
	.cin1(\gdb|cnt_9600[1]~5COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_9600 [2]),
	.cout(),
	.cout0(\gdb|cnt_9600[2]~1 ),
	.cout1(\gdb|cnt_9600[2]~1COUT1_37 ));
// synopsys translate_off
defparam \gdb|cnt_9600[2] .cin0_used = "true";
defparam \gdb|cnt_9600[2] .cin1_used = "true";
defparam \gdb|cnt_9600[2] .cin_used = "true";
defparam \gdb|cnt_9600[2] .lut_mask = "c30c";
defparam \gdb|cnt_9600[2] .operation_mode = "arithmetic";
defparam \gdb|cnt_9600[2] .output_mode = "reg_only";
defparam \gdb|cnt_9600[2] .register_cascade_mode = "off";
defparam \gdb|cnt_9600[2] .sum_lutc_input = "cin";
defparam \gdb|cnt_9600[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N7
cyclone_lcell \gdb|cnt_9600[3] (
// Equation(s):
// \gdb|cnt_9600 [3] = DFFEAS(\gdb|cnt_9600 [3] $ (((((!\gdb|cnt_9600[0]~3  & \gdb|cnt_9600[2]~1 ) # (\gdb|cnt_9600[0]~3  & \gdb|cnt_9600[2]~1COUT1_37 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_9600[3]~24_combout , )
// \gdb|cnt_9600[3]~7  = CARRY(((!\gdb|cnt_9600[2]~1 )) # (!\gdb|cnt_9600 [3]))
// \gdb|cnt_9600[3]~7COUT1_39  = CARRY(((!\gdb|cnt_9600[2]~1COUT1_37 )) # (!\gdb|cnt_9600 [3]))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_9600 [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_9600[3]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_9600[0]~3 ),
	.cin0(\gdb|cnt_9600[2]~1 ),
	.cin1(\gdb|cnt_9600[2]~1COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_9600 [3]),
	.cout(),
	.cout0(\gdb|cnt_9600[3]~7 ),
	.cout1(\gdb|cnt_9600[3]~7COUT1_39 ));
// synopsys translate_off
defparam \gdb|cnt_9600[3] .cin0_used = "true";
defparam \gdb|cnt_9600[3] .cin1_used = "true";
defparam \gdb|cnt_9600[3] .cin_used = "true";
defparam \gdb|cnt_9600[3] .lut_mask = "5a5f";
defparam \gdb|cnt_9600[3] .operation_mode = "arithmetic";
defparam \gdb|cnt_9600[3] .output_mode = "reg_only";
defparam \gdb|cnt_9600[3] .register_cascade_mode = "off";
defparam \gdb|cnt_9600[3] .sum_lutc_input = "cin";
defparam \gdb|cnt_9600[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N8
cyclone_lcell \gdb|cnt_9600[4] (
// Equation(s):
// \gdb|cnt_9600 [4] = DFFEAS((\gdb|cnt_9600 [4] $ ((!(!\gdb|cnt_9600[0]~3  & \gdb|cnt_9600[3]~7 ) # (\gdb|cnt_9600[0]~3  & \gdb|cnt_9600[3]~7COUT1_39 )))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_9600[3]~24_combout , )
// \gdb|cnt_9600[4]~9  = CARRY(((\gdb|cnt_9600 [4] & !\gdb|cnt_9600[3]~7 )))
// \gdb|cnt_9600[4]~9COUT1_41  = CARRY(((\gdb|cnt_9600 [4] & !\gdb|cnt_9600[3]~7COUT1_39 )))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_9600 [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_9600[3]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_9600[0]~3 ),
	.cin0(\gdb|cnt_9600[3]~7 ),
	.cin1(\gdb|cnt_9600[3]~7COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_9600 [4]),
	.cout(),
	.cout0(\gdb|cnt_9600[4]~9 ),
	.cout1(\gdb|cnt_9600[4]~9COUT1_41 ));
// synopsys translate_off
defparam \gdb|cnt_9600[4] .cin0_used = "true";
defparam \gdb|cnt_9600[4] .cin1_used = "true";
defparam \gdb|cnt_9600[4] .cin_used = "true";
defparam \gdb|cnt_9600[4] .lut_mask = "c30c";
defparam \gdb|cnt_9600[4] .operation_mode = "arithmetic";
defparam \gdb|cnt_9600[4] .output_mode = "reg_only";
defparam \gdb|cnt_9600[4] .register_cascade_mode = "off";
defparam \gdb|cnt_9600[4] .sum_lutc_input = "cin";
defparam \gdb|cnt_9600[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N9
cyclone_lcell \gdb|cnt_9600[5] (
// Equation(s):
// \gdb|cnt_9600 [5] = DFFEAS(\gdb|cnt_9600 [5] $ (((((!\gdb|cnt_9600[0]~3  & \gdb|cnt_9600[4]~9 ) # (\gdb|cnt_9600[0]~3  & \gdb|cnt_9600[4]~9COUT1_41 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_9600[3]~24_combout , )
// \gdb|cnt_9600[5]~15  = CARRY(((!\gdb|cnt_9600[4]~9COUT1_41 )) # (!\gdb|cnt_9600 [5]))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_9600 [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_9600[3]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_9600[0]~3 ),
	.cin0(\gdb|cnt_9600[4]~9 ),
	.cin1(\gdb|cnt_9600[4]~9COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_9600 [5]),
	.cout(\gdb|cnt_9600[5]~15 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|cnt_9600[5] .cin0_used = "true";
defparam \gdb|cnt_9600[5] .cin1_used = "true";
defparam \gdb|cnt_9600[5] .cin_used = "true";
defparam \gdb|cnt_9600[5] .lut_mask = "5a5f";
defparam \gdb|cnt_9600[5] .operation_mode = "arithmetic";
defparam \gdb|cnt_9600[5] .output_mode = "reg_only";
defparam \gdb|cnt_9600[5] .register_cascade_mode = "off";
defparam \gdb|cnt_9600[5] .sum_lutc_input = "cin";
defparam \gdb|cnt_9600[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N0
cyclone_lcell \gdb|cnt_9600[6] (
// Equation(s):
// \gdb|cnt_9600 [6] = DFFEAS((\gdb|cnt_9600 [6] $ ((!\gdb|cnt_9600[5]~15 ))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_9600[3]~24_combout , )
// \gdb|cnt_9600[6]~11  = CARRY(((\gdb|cnt_9600 [6] & !\gdb|cnt_9600[5]~15 )))
// \gdb|cnt_9600[6]~11COUT1_43  = CARRY(((\gdb|cnt_9600 [6] & !\gdb|cnt_9600[5]~15 )))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_9600 [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_9600[3]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_9600[5]~15 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_9600 [6]),
	.cout(),
	.cout0(\gdb|cnt_9600[6]~11 ),
	.cout1(\gdb|cnt_9600[6]~11COUT1_43 ));
// synopsys translate_off
defparam \gdb|cnt_9600[6] .cin_used = "true";
defparam \gdb|cnt_9600[6] .lut_mask = "c30c";
defparam \gdb|cnt_9600[6] .operation_mode = "arithmetic";
defparam \gdb|cnt_9600[6] .output_mode = "reg_only";
defparam \gdb|cnt_9600[6] .register_cascade_mode = "off";
defparam \gdb|cnt_9600[6] .sum_lutc_input = "cin";
defparam \gdb|cnt_9600[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N1
cyclone_lcell \gdb|cnt_9600[7] (
// Equation(s):
// \gdb|cnt_9600 [7] = DFFEAS(\gdb|cnt_9600 [7] $ (((((!\gdb|cnt_9600[5]~15  & \gdb|cnt_9600[6]~11 ) # (\gdb|cnt_9600[5]~15  & \gdb|cnt_9600[6]~11COUT1_43 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_9600[3]~24_combout , )
// \gdb|cnt_9600[7]~13  = CARRY(((!\gdb|cnt_9600[6]~11 )) # (!\gdb|cnt_9600 [7]))
// \gdb|cnt_9600[7]~13COUT1_45  = CARRY(((!\gdb|cnt_9600[6]~11COUT1_43 )) # (!\gdb|cnt_9600 [7]))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_9600 [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_9600[3]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_9600[5]~15 ),
	.cin0(\gdb|cnt_9600[6]~11 ),
	.cin1(\gdb|cnt_9600[6]~11COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_9600 [7]),
	.cout(),
	.cout0(\gdb|cnt_9600[7]~13 ),
	.cout1(\gdb|cnt_9600[7]~13COUT1_45 ));
// synopsys translate_off
defparam \gdb|cnt_9600[7] .cin0_used = "true";
defparam \gdb|cnt_9600[7] .cin1_used = "true";
defparam \gdb|cnt_9600[7] .cin_used = "true";
defparam \gdb|cnt_9600[7] .lut_mask = "5a5f";
defparam \gdb|cnt_9600[7] .operation_mode = "arithmetic";
defparam \gdb|cnt_9600[7] .output_mode = "reg_only";
defparam \gdb|cnt_9600[7] .register_cascade_mode = "off";
defparam \gdb|cnt_9600[7] .sum_lutc_input = "cin";
defparam \gdb|cnt_9600[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N2
cyclone_lcell \gdb|cnt_9600[8] (
// Equation(s):
// \gdb|cnt_9600 [8] = DFFEAS(\gdb|cnt_9600 [8] $ ((((!(!\gdb|cnt_9600[5]~15  & \gdb|cnt_9600[7]~13 ) # (\gdb|cnt_9600[5]~15  & \gdb|cnt_9600[7]~13COUT1_45 ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_9600[3]~24_combout , )
// \gdb|cnt_9600[8]~17  = CARRY((\gdb|cnt_9600 [8] & ((!\gdb|cnt_9600[7]~13 ))))
// \gdb|cnt_9600[8]~17COUT1_47  = CARRY((\gdb|cnt_9600 [8] & ((!\gdb|cnt_9600[7]~13COUT1_45 ))))

	.clk(\clk_tx~combout ),
	.dataa(\gdb|cnt_9600 [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_9600[3]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_9600[5]~15 ),
	.cin0(\gdb|cnt_9600[7]~13 ),
	.cin1(\gdb|cnt_9600[7]~13COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_9600 [8]),
	.cout(),
	.cout0(\gdb|cnt_9600[8]~17 ),
	.cout1(\gdb|cnt_9600[8]~17COUT1_47 ));
// synopsys translate_off
defparam \gdb|cnt_9600[8] .cin0_used = "true";
defparam \gdb|cnt_9600[8] .cin1_used = "true";
defparam \gdb|cnt_9600[8] .cin_used = "true";
defparam \gdb|cnt_9600[8] .lut_mask = "a50a";
defparam \gdb|cnt_9600[8] .operation_mode = "arithmetic";
defparam \gdb|cnt_9600[8] .output_mode = "reg_only";
defparam \gdb|cnt_9600[8] .register_cascade_mode = "off";
defparam \gdb|cnt_9600[8] .sum_lutc_input = "cin";
defparam \gdb|cnt_9600[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N3
cyclone_lcell \gdb|cnt_9600[9] (
// Equation(s):
// \gdb|cnt_9600 [9] = DFFEAS((\gdb|cnt_9600 [9] $ (((!\gdb|cnt_9600[5]~15  & \gdb|cnt_9600[8]~17 ) # (\gdb|cnt_9600[5]~15  & \gdb|cnt_9600[8]~17COUT1_47 )))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_9600[3]~24_combout , )
// \gdb|cnt_9600[9]~21  = CARRY(((!\gdb|cnt_9600[8]~17 ) # (!\gdb|cnt_9600 [9])))
// \gdb|cnt_9600[9]~21COUT1_49  = CARRY(((!\gdb|cnt_9600[8]~17COUT1_47 ) # (!\gdb|cnt_9600 [9])))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_9600 [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_9600[3]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_9600[5]~15 ),
	.cin0(\gdb|cnt_9600[8]~17 ),
	.cin1(\gdb|cnt_9600[8]~17COUT1_47 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_9600 [9]),
	.cout(),
	.cout0(\gdb|cnt_9600[9]~21 ),
	.cout1(\gdb|cnt_9600[9]~21COUT1_49 ));
// synopsys translate_off
defparam \gdb|cnt_9600[9] .cin0_used = "true";
defparam \gdb|cnt_9600[9] .cin1_used = "true";
defparam \gdb|cnt_9600[9] .cin_used = "true";
defparam \gdb|cnt_9600[9] .lut_mask = "3c3f";
defparam \gdb|cnt_9600[9] .operation_mode = "arithmetic";
defparam \gdb|cnt_9600[9] .output_mode = "reg_only";
defparam \gdb|cnt_9600[9] .register_cascade_mode = "off";
defparam \gdb|cnt_9600[9] .sum_lutc_input = "cin";
defparam \gdb|cnt_9600[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N4
cyclone_lcell \gdb|cnt_9600[10] (
// Equation(s):
// \gdb|cnt_9600 [10] = DFFEAS((\gdb|cnt_9600 [10] $ ((!(!\gdb|cnt_9600[5]~15  & \gdb|cnt_9600[9]~21 ) # (\gdb|cnt_9600[5]~15  & \gdb|cnt_9600[9]~21COUT1_49 )))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_9600[3]~24_combout , )
// \gdb|cnt_9600[10]~19  = CARRY(((\gdb|cnt_9600 [10] & !\gdb|cnt_9600[9]~21COUT1_49 )))

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\gdb|cnt_9600 [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_9600[3]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_9600[5]~15 ),
	.cin0(\gdb|cnt_9600[9]~21 ),
	.cin1(\gdb|cnt_9600[9]~21COUT1_49 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_9600 [10]),
	.cout(\gdb|cnt_9600[10]~19 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|cnt_9600[10] .cin0_used = "true";
defparam \gdb|cnt_9600[10] .cin1_used = "true";
defparam \gdb|cnt_9600[10] .cin_used = "true";
defparam \gdb|cnt_9600[10] .lut_mask = "c30c";
defparam \gdb|cnt_9600[10] .operation_mode = "arithmetic";
defparam \gdb|cnt_9600[10] .output_mode = "reg_only";
defparam \gdb|cnt_9600[10] .register_cascade_mode = "off";
defparam \gdb|cnt_9600[10] .sum_lutc_input = "cin";
defparam \gdb|cnt_9600[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N5
cyclone_lcell \gdb|cnt_9600[11] (
// Equation(s):
// \gdb|cnt_9600 [11] = DFFEAS(((\gdb|cnt_9600[10]~19  $ (\gdb|cnt_9600 [11]))), GLOBAL(\clk_tx~combout ), VCC, , , , , \gdb|cnt_9600[3]~24_combout , )

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\gdb|cnt_9600 [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\gdb|cnt_9600[3]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\gdb|cnt_9600[10]~19 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|cnt_9600 [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|cnt_9600[11] .cin_used = "true";
defparam \gdb|cnt_9600[11] .lut_mask = "0ff0";
defparam \gdb|cnt_9600[11] .operation_mode = "normal";
defparam \gdb|cnt_9600[11] .output_mode = "reg_only";
defparam \gdb|cnt_9600[11] .register_cascade_mode = "off";
defparam \gdb|cnt_9600[11] .sum_lutc_input = "cin";
defparam \gdb|cnt_9600[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N7
cyclone_lcell \gdb|Equal0~2 (
// Equation(s):
// \gdb|Equal0~2_combout  = (\gdb|cnt_9600 [8]) # (((\gdb|cnt_9600 [10]) # (!\gdb|cnt_9600 [11])) # (!\gdb|cnt_9600 [9]))

	.clk(gnd),
	.dataa(\gdb|cnt_9600 [8]),
	.datab(\gdb|cnt_9600 [9]),
	.datac(\gdb|cnt_9600 [10]),
	.datad(\gdb|cnt_9600 [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|Equal0~2 .lut_mask = "fbff";
defparam \gdb|Equal0~2 .operation_mode = "normal";
defparam \gdb|Equal0~2 .output_mode = "comb_only";
defparam \gdb|Equal0~2 .register_cascade_mode = "off";
defparam \gdb|Equal0~2 .sum_lutc_input = "datac";
defparam \gdb|Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
cyclone_lcell \gdb|Equal0~1 (
// Equation(s):
// \gdb|Equal0~1_combout  = (\gdb|cnt_9600 [7]) # ((\gdb|cnt_9600 [6]) # ((\gdb|cnt_9600 [4]) # (!\gdb|cnt_9600 [5])))

	.clk(gnd),
	.dataa(\gdb|cnt_9600 [7]),
	.datab(\gdb|cnt_9600 [6]),
	.datac(\gdb|cnt_9600 [4]),
	.datad(\gdb|cnt_9600 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|Equal0~1 .lut_mask = "feff";
defparam \gdb|Equal0~1 .operation_mode = "normal";
defparam \gdb|Equal0~1 .output_mode = "comb_only";
defparam \gdb|Equal0~1 .register_cascade_mode = "off";
defparam \gdb|Equal0~1 .sum_lutc_input = "datac";
defparam \gdb|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
cyclone_lcell \gdb|cnt_9600[3]~24 (
// Equation(s):
// \gdb|cnt_9600[3]~24_combout  = (\rst_tx~combout ) # ((!\gdb|Equal0~2_combout  & (!\gdb|Equal0~1_combout  & !\gdb|Equal0~0_combout )))

	.clk(gnd),
	.dataa(\gdb|Equal0~2_combout ),
	.datab(\rst_tx~combout ),
	.datac(\gdb|Equal0~1_combout ),
	.datad(\gdb|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|cnt_9600[3]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|cnt_9600[3]~24 .lut_mask = "cccd";
defparam \gdb|cnt_9600[3]~24 .operation_mode = "normal";
defparam \gdb|cnt_9600[3]~24 .output_mode = "comb_only";
defparam \gdb|cnt_9600[3]~24 .register_cascade_mode = "off";
defparam \gdb|cnt_9600[3]~24 .sum_lutc_input = "datac";
defparam \gdb|cnt_9600[3]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N3
cyclone_lcell \gdb|Equal0~0 (
// Equation(s):
// \gdb|Equal0~0_combout  = (\gdb|cnt_9600 [2]) # (((!\gdb|cnt_9600 [1]) # (!\gdb|cnt_9600 [3])) # (!\gdb|cnt_9600 [0]))

	.clk(gnd),
	.dataa(\gdb|cnt_9600 [2]),
	.datab(\gdb|cnt_9600 [0]),
	.datac(\gdb|cnt_9600 [3]),
	.datad(\gdb|cnt_9600 [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|Equal0~0 .lut_mask = "bfff";
defparam \gdb|Equal0~0 .operation_mode = "normal";
defparam \gdb|Equal0~0 .output_mode = "comb_only";
defparam \gdb|Equal0~0 .register_cascade_mode = "off";
defparam \gdb|Equal0~0 .sum_lutc_input = "datac";
defparam \gdb|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N9
cyclone_lcell \gdb|Equal0~3 (
// Equation(s):
// \gdb|Equal0~3_combout  = (((\gdb|Equal0~2_combout ) # (\gdb|Equal0~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\gdb|Equal0~2_combout ),
	.datad(\gdb|Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|Equal0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|Equal0~3 .lut_mask = "fff0";
defparam \gdb|Equal0~3 .operation_mode = "normal";
defparam \gdb|Equal0~3 .output_mode = "comb_only";
defparam \gdb|Equal0~3 .register_cascade_mode = "off";
defparam \gdb|Equal0~3 .sum_lutc_input = "datac";
defparam \gdb|Equal0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N9
cyclone_lcell \gdb|clk_9600 (
// Equation(s):
// \gdb|clk_9600~regout  = DFFEAS((!\rst_tx~combout  & (\gdb|clk_9600~regout  $ (((!\gdb|Equal0~0_combout  & !\gdb|Equal0~3_combout ))))), GLOBAL(\clk_tx~combout ), VCC, , , , , , )

	.clk(\clk_tx~combout ),
	.dataa(\rst_tx~combout ),
	.datab(\gdb|Equal0~0_combout ),
	.datac(\gdb|clk_9600~regout ),
	.datad(\gdb|Equal0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|clk_9600~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|clk_9600 .lut_mask = "5041";
defparam \gdb|clk_9600 .operation_mode = "normal";
defparam \gdb|clk_9600 .output_mode = "reg_only";
defparam \gdb|clk_9600 .register_cascade_mode = "off";
defparam \gdb|clk_9600 .sum_lutc_input = "datac";
defparam \gdb|clk_9600 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N4
cyclone_lcell \gdb|Mux0~0 (
// Equation(s):
// \gdb|Mux0~0_combout  = ((\sel_baudrate_tx~combout [0] & (\gdb|clk_1~regout )) # (!\sel_baudrate_tx~combout [0] & ((\gdb|clk_9600~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\gdb|clk_1~regout ),
	.datac(\gdb|clk_9600~regout ),
	.datad(\sel_baudrate_tx~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|Mux0~0 .lut_mask = "ccf0";
defparam \gdb|Mux0~0 .operation_mode = "normal";
defparam \gdb|Mux0~0 .output_mode = "comb_only";
defparam \gdb|Mux0~0 .register_cascade_mode = "off";
defparam \gdb|Mux0~0 .sum_lutc_input = "datac";
defparam \gdb|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \sel_baudrate_tx[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sel_baudrate_tx~combout [1]),
	.regout(),
	.padio(sel_baudrate_tx[1]));
// synopsys translate_off
defparam \sel_baudrate_tx[1]~I .input_async_reset = "none";
defparam \sel_baudrate_tx[1]~I .input_power_up = "low";
defparam \sel_baudrate_tx[1]~I .input_register_mode = "none";
defparam \sel_baudrate_tx[1]~I .input_sync_reset = "none";
defparam \sel_baudrate_tx[1]~I .oe_async_reset = "none";
defparam \sel_baudrate_tx[1]~I .oe_power_up = "low";
defparam \sel_baudrate_tx[1]~I .oe_register_mode = "none";
defparam \sel_baudrate_tx[1]~I .oe_sync_reset = "none";
defparam \sel_baudrate_tx[1]~I .operation_mode = "input";
defparam \sel_baudrate_tx[1]~I .output_async_reset = "none";
defparam \sel_baudrate_tx[1]~I .output_power_up = "low";
defparam \sel_baudrate_tx[1]~I .output_register_mode = "none";
defparam \sel_baudrate_tx[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X8_Y6_N2
cyclone_lcell \gdb|Mux0 (
// Equation(s):
// \gdb|Mux0~combout  = LCELL(((\sel_baudrate_tx~combout [1] & (!\gdb|Mux0~1_combout )) # (!\sel_baudrate_tx~combout [1] & ((!\gdb|Mux0~0_combout )))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\gdb|Mux0~1_combout ),
	.datac(\gdb|Mux0~0_combout ),
	.datad(\sel_baudrate_tx~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\gdb|Mux0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|Mux0 .lut_mask = "330f";
defparam \gdb|Mux0 .operation_mode = "normal";
defparam \gdb|Mux0 .output_mode = "comb_only";
defparam \gdb|Mux0 .register_cascade_mode = "off";
defparam \gdb|Mux0 .sum_lutc_input = "datac";
defparam \gdb|Mux0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y4_N4
cyclone_lcell \conv|Add0~0 (
// Equation(s):
// \conv|Add0~0_combout  = (!\conv|cont [0])
// \conv|Add0~2  = CARRY((\conv|cont [0]))

	.clk(gnd),
	.dataa(\conv|cont [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Add0~0_combout ),
	.regout(),
	.cout(\conv|Add0~2 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|Add0~0 .lut_mask = "55aa";
defparam \conv|Add0~0 .operation_mode = "arithmetic";
defparam \conv|Add0~0 .output_mode = "comb_only";
defparam \conv|Add0~0 .register_cascade_mode = "off";
defparam \conv|Add0~0 .sum_lutc_input = "datac";
defparam \conv|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \load_tx~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\load_tx~combout ),
	.regout(),
	.padio(load_tx));
// synopsys translate_off
defparam \load_tx~I .input_async_reset = "none";
defparam \load_tx~I .input_power_up = "low";
defparam \load_tx~I .input_register_mode = "none";
defparam \load_tx~I .input_sync_reset = "none";
defparam \load_tx~I .oe_async_reset = "none";
defparam \load_tx~I .oe_power_up = "low";
defparam \load_tx~I .oe_register_mode = "none";
defparam \load_tx~I .oe_sync_reset = "none";
defparam \load_tx~I .operation_mode = "input";
defparam \load_tx~I .output_async_reset = "none";
defparam \load_tx~I .output_power_up = "low";
defparam \load_tx~I .output_register_mode = "none";
defparam \load_tx~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X24_Y4_N5
cyclone_lcell \conv|Add0~6 (
// Equation(s):
// \conv|Add0~6_combout  = (\conv|cont [1] $ ((\conv|Add0~2 )))
// \conv|Add0~8  = CARRY(((!\conv|Add0~2 ) # (!\conv|cont [1])))
// \conv|Add0~8COUT1_190  = CARRY(((!\conv|Add0~2 ) # (!\conv|cont [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\conv|cont [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\conv|Add0~2 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Add0~6_combout ),
	.regout(),
	.cout(),
	.cout0(\conv|Add0~8 ),
	.cout1(\conv|Add0~8COUT1_190 ));
// synopsys translate_off
defparam \conv|Add0~6 .cin_used = "true";
defparam \conv|Add0~6 .lut_mask = "3c3f";
defparam \conv|Add0~6 .operation_mode = "arithmetic";
defparam \conv|Add0~6 .output_mode = "comb_only";
defparam \conv|Add0~6 .register_cascade_mode = "off";
defparam \conv|Add0~6 .sum_lutc_input = "cin";
defparam \conv|Add0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y4_N0
cyclone_lcell \conv|cont[1] (
// Equation(s):
// \conv|cont [1] = DFFEAS((((\conv|Add0~6_combout  & \conv|LessThan0~10_combout ))), GLOBAL(\gdb|Mux0~combout ), VCC, , \conv|cont[3]~1_combout , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\conv|Add0~6_combout ),
	.datad(\conv|LessThan0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conv|cont[3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conv|cont [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|cont[1] .lut_mask = "f000";
defparam \conv|cont[1] .operation_mode = "normal";
defparam \conv|cont[1] .output_mode = "reg_only";
defparam \conv|cont[1] .register_cascade_mode = "off";
defparam \conv|cont[1] .sum_lutc_input = "datac";
defparam \conv|cont[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y4_N6
cyclone_lcell \conv|Add0~17 (
// Equation(s):
// \conv|Add0~17_combout  = (\conv|cont [2] $ ((!(!\conv|Add0~2  & \conv|Add0~8 ) # (\conv|Add0~2  & \conv|Add0~8COUT1_190 ))))
// \conv|Add0~19  = CARRY(((\conv|cont [2] & !\conv|Add0~8 )))
// \conv|Add0~19COUT1_192  = CARRY(((\conv|cont [2] & !\conv|Add0~8COUT1_190 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\conv|cont [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\conv|Add0~2 ),
	.cin0(\conv|Add0~8 ),
	.cin1(\conv|Add0~8COUT1_190 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Add0~17_combout ),
	.regout(),
	.cout(),
	.cout0(\conv|Add0~19 ),
	.cout1(\conv|Add0~19COUT1_192 ));
// synopsys translate_off
defparam \conv|Add0~17 .cin0_used = "true";
defparam \conv|Add0~17 .cin1_used = "true";
defparam \conv|Add0~17 .cin_used = "true";
defparam \conv|Add0~17 .lut_mask = "c30c";
defparam \conv|Add0~17 .operation_mode = "arithmetic";
defparam \conv|Add0~17 .output_mode = "comb_only";
defparam \conv|Add0~17 .register_cascade_mode = "off";
defparam \conv|Add0~17 .sum_lutc_input = "cin";
defparam \conv|Add0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y4_N7
cyclone_lcell \conv|Add0~12 (
// Equation(s):
// \conv|Add0~12_combout  = (\conv|cont [3] $ (((!\conv|Add0~2  & \conv|Add0~19 ) # (\conv|Add0~2  & \conv|Add0~19COUT1_192 ))))
// \conv|Add0~14  = CARRY(((!\conv|Add0~19 ) # (!\conv|cont [3])))
// \conv|Add0~14COUT1_194  = CARRY(((!\conv|Add0~19COUT1_192 ) # (!\conv|cont [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\conv|cont [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\conv|Add0~2 ),
	.cin0(\conv|Add0~19 ),
	.cin1(\conv|Add0~19COUT1_192 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Add0~12_combout ),
	.regout(),
	.cout(),
	.cout0(\conv|Add0~14 ),
	.cout1(\conv|Add0~14COUT1_194 ));
// synopsys translate_off
defparam \conv|Add0~12 .cin0_used = "true";
defparam \conv|Add0~12 .cin1_used = "true";
defparam \conv|Add0~12 .cin_used = "true";
defparam \conv|Add0~12 .lut_mask = "3c3f";
defparam \conv|Add0~12 .operation_mode = "arithmetic";
defparam \conv|Add0~12 .output_mode = "comb_only";
defparam \conv|Add0~12 .register_cascade_mode = "off";
defparam \conv|Add0~12 .sum_lutc_input = "cin";
defparam \conv|Add0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y5_N9
cyclone_lcell \conv|cont[3] (
// Equation(s):
// \conv|cont [3] = DFFEAS((\conv|cont[3]~1_combout  & (\conv|LessThan0~10_combout  & ((\conv|Add0~12_combout )))) # (!\conv|cont[3]~1_combout  & (((\conv|cont [3])))), GLOBAL(\gdb|Mux0~combout ), VCC, , , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(\conv|LessThan0~10_combout ),
	.datab(\conv|cont [3]),
	.datac(\conv|Add0~12_combout ),
	.datad(\conv|cont[3]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conv|cont [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|cont[3] .lut_mask = "a0cc";
defparam \conv|cont[3] .operation_mode = "normal";
defparam \conv|cont[3] .output_mode = "reg_only";
defparam \conv|cont[3] .register_cascade_mode = "off";
defparam \conv|cont[3] .sum_lutc_input = "datac";
defparam \conv|cont[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y4_N3
cyclone_lcell \conv|cont[3]~0 (
// Equation(s):
// \conv|cont[3]~0_combout  = (!\conv|cont [0] & (!\conv|cont [2] & (\conv|cont [1] & \conv|cont [3])))

	.clk(gnd),
	.dataa(\conv|cont [0]),
	.datab(\conv|cont [2]),
	.datac(\conv|cont [1]),
	.datad(\conv|cont [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|cont[3]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|cont[3]~0 .lut_mask = "1000";
defparam \conv|cont[3]~0 .operation_mode = "normal";
defparam \conv|cont[3]~0 .output_mode = "comb_only";
defparam \conv|cont[3]~0 .register_cascade_mode = "off";
defparam \conv|cont[3]~0 .sum_lutc_input = "datac";
defparam \conv|cont[3]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y1_N0
cyclone_lcell \conv|Add0~139 (
// Equation(s):
// \conv|Add0~139_combout  = \conv|cont [26] $ ((((!\conv|Add0~136 ))))
// \conv|Add0~141  = CARRY((\conv|cont [26] & ((!\conv|Add0~136 ))))
// \conv|Add0~141COUT1_230  = CARRY((\conv|cont [26] & ((!\conv|Add0~136 ))))

	.clk(gnd),
	.dataa(\conv|cont [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\conv|Add0~136 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Add0~139_combout ),
	.regout(),
	.cout(),
	.cout0(\conv|Add0~141 ),
	.cout1(\conv|Add0~141COUT1_230 ));
// synopsys translate_off
defparam \conv|Add0~139 .cin_used = "true";
defparam \conv|Add0~139 .lut_mask = "a50a";
defparam \conv|Add0~139 .operation_mode = "arithmetic";
defparam \conv|Add0~139 .output_mode = "comb_only";
defparam \conv|Add0~139 .register_cascade_mode = "off";
defparam \conv|Add0~139 .sum_lutc_input = "cin";
defparam \conv|Add0~139 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y1_N7
cyclone_lcell \conv|cont[26] (
// Equation(s):
// \conv|cont [26] = DFFEAS((\conv|cont[3]~1_combout  & (((\conv|Add0~139_combout  & \conv|LessThan0~10_combout )))) # (!\conv|cont[3]~1_combout  & (\conv|cont [26])), GLOBAL(\gdb|Mux0~combout ), VCC, , , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(\conv|cont [26]),
	.datab(\conv|Add0~139_combout ),
	.datac(\conv|LessThan0~10_combout ),
	.datad(\conv|cont[3]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conv|cont [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|cont[26] .lut_mask = "c0aa";
defparam \conv|cont[26] .operation_mode = "normal";
defparam \conv|cont[26] .output_mode = "reg_only";
defparam \conv|cont[26] .register_cascade_mode = "off";
defparam \conv|cont[26] .sum_lutc_input = "datac";
defparam \conv|cont[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y1_N1
cyclone_lcell \conv|Add0~144 (
// Equation(s):
// \conv|Add0~144_combout  = (\conv|cont [27] $ (((!\conv|Add0~136  & \conv|Add0~141 ) # (\conv|Add0~136  & \conv|Add0~141COUT1_230 ))))
// \conv|Add0~146  = CARRY(((!\conv|Add0~141 ) # (!\conv|cont [27])))
// \conv|Add0~146COUT1_232  = CARRY(((!\conv|Add0~141COUT1_230 ) # (!\conv|cont [27])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\conv|cont [27]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\conv|Add0~136 ),
	.cin0(\conv|Add0~141 ),
	.cin1(\conv|Add0~141COUT1_230 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Add0~144_combout ),
	.regout(),
	.cout(),
	.cout0(\conv|Add0~146 ),
	.cout1(\conv|Add0~146COUT1_232 ));
// synopsys translate_off
defparam \conv|Add0~144 .cin0_used = "true";
defparam \conv|Add0~144 .cin1_used = "true";
defparam \conv|Add0~144 .cin_used = "true";
defparam \conv|Add0~144 .lut_mask = "3c3f";
defparam \conv|Add0~144 .operation_mode = "arithmetic";
defparam \conv|Add0~144 .output_mode = "comb_only";
defparam \conv|Add0~144 .register_cascade_mode = "off";
defparam \conv|Add0~144 .sum_lutc_input = "cin";
defparam \conv|Add0~144 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y1_N6
cyclone_lcell \conv|cont[27] (
// Equation(s):
// \conv|cont [27] = DFFEAS((\conv|cont[3]~1_combout  & (\conv|Add0~144_combout  & ((\conv|LessThan0~10_combout )))) # (!\conv|cont[3]~1_combout  & (((\conv|cont [27])))), GLOBAL(\gdb|Mux0~combout ), VCC, , , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(\conv|Add0~144_combout ),
	.datab(\conv|cont [27]),
	.datac(\conv|LessThan0~10_combout ),
	.datad(\conv|cont[3]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conv|cont [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|cont[27] .lut_mask = "a0cc";
defparam \conv|cont[27] .operation_mode = "normal";
defparam \conv|cont[27] .output_mode = "reg_only";
defparam \conv|cont[27] .register_cascade_mode = "off";
defparam \conv|cont[27] .sum_lutc_input = "datac";
defparam \conv|cont[27] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y1_N2
cyclone_lcell \conv|Add0~149 (
// Equation(s):
// \conv|Add0~149_combout  = (\conv|cont [28] $ ((!(!\conv|Add0~136  & \conv|Add0~146 ) # (\conv|Add0~136  & \conv|Add0~146COUT1_232 ))))
// \conv|Add0~151  = CARRY(((\conv|cont [28] & !\conv|Add0~146 )))
// \conv|Add0~151COUT1_234  = CARRY(((\conv|cont [28] & !\conv|Add0~146COUT1_232 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\conv|cont [28]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\conv|Add0~136 ),
	.cin0(\conv|Add0~146 ),
	.cin1(\conv|Add0~146COUT1_232 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Add0~149_combout ),
	.regout(),
	.cout(),
	.cout0(\conv|Add0~151 ),
	.cout1(\conv|Add0~151COUT1_234 ));
// synopsys translate_off
defparam \conv|Add0~149 .cin0_used = "true";
defparam \conv|Add0~149 .cin1_used = "true";
defparam \conv|Add0~149 .cin_used = "true";
defparam \conv|Add0~149 .lut_mask = "c30c";
defparam \conv|Add0~149 .operation_mode = "arithmetic";
defparam \conv|Add0~149 .output_mode = "comb_only";
defparam \conv|Add0~149 .register_cascade_mode = "off";
defparam \conv|Add0~149 .sum_lutc_input = "cin";
defparam \conv|Add0~149 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y5_N8
cyclone_lcell \conv|cont[28] (
// Equation(s):
// \conv|cont [28] = DFFEAS((\conv|cont[3]~1_combout  & (((\conv|LessThan0~10_combout  & \conv|Add0~149_combout )))) # (!\conv|cont[3]~1_combout  & (\conv|cont [28])), GLOBAL(\gdb|Mux0~combout ), VCC, , , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(\conv|cont [28]),
	.datab(\conv|cont[3]~1_combout ),
	.datac(\conv|LessThan0~10_combout ),
	.datad(\conv|Add0~149_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conv|cont [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|cont[28] .lut_mask = "e222";
defparam \conv|cont[28] .operation_mode = "normal";
defparam \conv|cont[28] .output_mode = "reg_only";
defparam \conv|cont[28] .register_cascade_mode = "off";
defparam \conv|cont[28] .sum_lutc_input = "datac";
defparam \conv|cont[28] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y1_N3
cyclone_lcell \conv|Add0~154 (
// Equation(s):
// \conv|Add0~154_combout  = (\conv|cont [29] $ (((!\conv|Add0~136  & \conv|Add0~151 ) # (\conv|Add0~136  & \conv|Add0~151COUT1_234 ))))
// \conv|Add0~156  = CARRY(((!\conv|Add0~151 ) # (!\conv|cont [29])))
// \conv|Add0~156COUT1_236  = CARRY(((!\conv|Add0~151COUT1_234 ) # (!\conv|cont [29])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\conv|cont [29]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\conv|Add0~136 ),
	.cin0(\conv|Add0~151 ),
	.cin1(\conv|Add0~151COUT1_234 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Add0~154_combout ),
	.regout(),
	.cout(),
	.cout0(\conv|Add0~156 ),
	.cout1(\conv|Add0~156COUT1_236 ));
// synopsys translate_off
defparam \conv|Add0~154 .cin0_used = "true";
defparam \conv|Add0~154 .cin1_used = "true";
defparam \conv|Add0~154 .cin_used = "true";
defparam \conv|Add0~154 .lut_mask = "3c3f";
defparam \conv|Add0~154 .operation_mode = "arithmetic";
defparam \conv|Add0~154 .output_mode = "comb_only";
defparam \conv|Add0~154 .register_cascade_mode = "off";
defparam \conv|Add0~154 .sum_lutc_input = "cin";
defparam \conv|Add0~154 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y5_N2
cyclone_lcell \conv|cont[29] (
// Equation(s):
// \conv|cont [29] = DFFEAS((\conv|cont[3]~1_combout  & (\conv|LessThan0~10_combout  & ((\conv|Add0~154_combout )))) # (!\conv|cont[3]~1_combout  & (((\conv|cont [29])))), GLOBAL(\gdb|Mux0~combout ), VCC, , , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(\conv|LessThan0~10_combout ),
	.datab(\conv|cont [29]),
	.datac(\conv|cont[3]~1_combout ),
	.datad(\conv|Add0~154_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conv|cont [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|cont[29] .lut_mask = "ac0c";
defparam \conv|cont[29] .operation_mode = "normal";
defparam \conv|cont[29] .output_mode = "reg_only";
defparam \conv|cont[29] .register_cascade_mode = "off";
defparam \conv|cont[29] .sum_lutc_input = "datac";
defparam \conv|cont[29] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y5_N6
cyclone_lcell \conv|LessThan0~7 (
// Equation(s):
// \conv|LessThan0~7_combout  = ((!\conv|cont [29] & (!\conv|cont [28] & !\conv|cont [30])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\conv|cont [29]),
	.datac(\conv|cont [28]),
	.datad(\conv|cont [30]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|LessThan0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|LessThan0~7 .lut_mask = "0003";
defparam \conv|LessThan0~7 .operation_mode = "normal";
defparam \conv|LessThan0~7 .output_mode = "comb_only";
defparam \conv|LessThan0~7 .register_cascade_mode = "off";
defparam \conv|LessThan0~7 .sum_lutc_input = "datac";
defparam \conv|LessThan0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y4_N8
cyclone_lcell \conv|Add0~29 (
// Equation(s):
// \conv|Add0~29_combout  = (\conv|cont [4] $ ((!(!\conv|Add0~2  & \conv|Add0~14 ) # (\conv|Add0~2  & \conv|Add0~14COUT1_194 ))))
// \conv|Add0~31  = CARRY(((\conv|cont [4] & !\conv|Add0~14 )))
// \conv|Add0~31COUT1_196  = CARRY(((\conv|cont [4] & !\conv|Add0~14COUT1_194 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\conv|cont [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\conv|Add0~2 ),
	.cin0(\conv|Add0~14 ),
	.cin1(\conv|Add0~14COUT1_194 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Add0~29_combout ),
	.regout(),
	.cout(),
	.cout0(\conv|Add0~31 ),
	.cout1(\conv|Add0~31COUT1_196 ));
// synopsys translate_off
defparam \conv|Add0~29 .cin0_used = "true";
defparam \conv|Add0~29 .cin1_used = "true";
defparam \conv|Add0~29 .cin_used = "true";
defparam \conv|Add0~29 .lut_mask = "c30c";
defparam \conv|Add0~29 .operation_mode = "arithmetic";
defparam \conv|Add0~29 .output_mode = "comb_only";
defparam \conv|Add0~29 .register_cascade_mode = "off";
defparam \conv|Add0~29 .sum_lutc_input = "cin";
defparam \conv|Add0~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y4_N0
cyclone_lcell \conv|cont[4] (
// Equation(s):
// \conv|cont [4] = DFFEAS((\conv|cont[3]~1_combout  & (((\conv|Add0~29_combout  & \conv|LessThan0~10_combout )))) # (!\conv|cont[3]~1_combout  & (\conv|cont [4])), GLOBAL(\gdb|Mux0~combout ), VCC, , , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(\conv|cont [4]),
	.datab(\conv|Add0~29_combout ),
	.datac(\conv|cont[3]~1_combout ),
	.datad(\conv|LessThan0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conv|cont [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|cont[4] .lut_mask = "ca0a";
defparam \conv|cont[4] .operation_mode = "normal";
defparam \conv|cont[4] .output_mode = "reg_only";
defparam \conv|cont[4] .register_cascade_mode = "off";
defparam \conv|cont[4] .sum_lutc_input = "datac";
defparam \conv|cont[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y4_N9
cyclone_lcell \conv|Add0~34 (
// Equation(s):
// \conv|Add0~34_combout  = (\conv|cont [5] $ (((!\conv|Add0~2  & \conv|Add0~31 ) # (\conv|Add0~2  & \conv|Add0~31COUT1_196 ))))
// \conv|Add0~36  = CARRY(((!\conv|Add0~31COUT1_196 ) # (!\conv|cont [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\conv|cont [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\conv|Add0~2 ),
	.cin0(\conv|Add0~31 ),
	.cin1(\conv|Add0~31COUT1_196 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Add0~34_combout ),
	.regout(),
	.cout(\conv|Add0~36 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|Add0~34 .cin0_used = "true";
defparam \conv|Add0~34 .cin1_used = "true";
defparam \conv|Add0~34 .cin_used = "true";
defparam \conv|Add0~34 .lut_mask = "3c3f";
defparam \conv|Add0~34 .operation_mode = "arithmetic";
defparam \conv|Add0~34 .output_mode = "comb_only";
defparam \conv|Add0~34 .register_cascade_mode = "off";
defparam \conv|Add0~34 .sum_lutc_input = "cin";
defparam \conv|Add0~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y5_N5
cyclone_lcell \conv|cont[5] (
// Equation(s):
// \conv|cont [5] = DFFEAS((\conv|cont[3]~1_combout  & (\conv|LessThan0~10_combout  & ((\conv|Add0~34_combout )))) # (!\conv|cont[3]~1_combout  & (((\conv|cont [5])))), GLOBAL(\gdb|Mux0~combout ), VCC, , , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(\conv|LessThan0~10_combout ),
	.datab(\conv|cont [5]),
	.datac(\conv|Add0~34_combout ),
	.datad(\conv|cont[3]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conv|cont [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|cont[5] .lut_mask = "a0cc";
defparam \conv|cont[5] .operation_mode = "normal";
defparam \conv|cont[5] .output_mode = "reg_only";
defparam \conv|cont[5] .register_cascade_mode = "off";
defparam \conv|cont[5] .sum_lutc_input = "datac";
defparam \conv|cont[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y3_N0
cyclone_lcell \conv|Add0~39 (
// Equation(s):
// \conv|Add0~39_combout  = (\conv|cont [6] $ ((!\conv|Add0~36 )))
// \conv|Add0~41  = CARRY(((\conv|cont [6] & !\conv|Add0~36 )))
// \conv|Add0~41COUT1_198  = CARRY(((\conv|cont [6] & !\conv|Add0~36 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\conv|cont [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\conv|Add0~36 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Add0~39_combout ),
	.regout(),
	.cout(),
	.cout0(\conv|Add0~41 ),
	.cout1(\conv|Add0~41COUT1_198 ));
// synopsys translate_off
defparam \conv|Add0~39 .cin_used = "true";
defparam \conv|Add0~39 .lut_mask = "c30c";
defparam \conv|Add0~39 .operation_mode = "arithmetic";
defparam \conv|Add0~39 .output_mode = "comb_only";
defparam \conv|Add0~39 .register_cascade_mode = "off";
defparam \conv|Add0~39 .sum_lutc_input = "cin";
defparam \conv|Add0~39 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y5_N3
cyclone_lcell \conv|cont[6] (
// Equation(s):
// \conv|cont [6] = DFFEAS((\conv|cont[3]~1_combout  & (\conv|LessThan0~10_combout  & ((\conv|Add0~39_combout )))) # (!\conv|cont[3]~1_combout  & (((\conv|cont [6])))), GLOBAL(\gdb|Mux0~combout ), VCC, , , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(\conv|LessThan0~10_combout ),
	.datab(\conv|cont [6]),
	.datac(\conv|cont[3]~1_combout ),
	.datad(\conv|Add0~39_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conv|cont [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|cont[6] .lut_mask = "ac0c";
defparam \conv|cont[6] .operation_mode = "normal";
defparam \conv|cont[6] .output_mode = "reg_only";
defparam \conv|cont[6] .register_cascade_mode = "off";
defparam \conv|cont[6] .sum_lutc_input = "datac";
defparam \conv|cont[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y3_N1
cyclone_lcell \conv|Add0~44 (
// Equation(s):
// \conv|Add0~44_combout  = (\conv|cont [7] $ (((!\conv|Add0~36  & \conv|Add0~41 ) # (\conv|Add0~36  & \conv|Add0~41COUT1_198 ))))
// \conv|Add0~46  = CARRY(((!\conv|Add0~41 ) # (!\conv|cont [7])))
// \conv|Add0~46COUT1_200  = CARRY(((!\conv|Add0~41COUT1_198 ) # (!\conv|cont [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\conv|cont [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\conv|Add0~36 ),
	.cin0(\conv|Add0~41 ),
	.cin1(\conv|Add0~41COUT1_198 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Add0~44_combout ),
	.regout(),
	.cout(),
	.cout0(\conv|Add0~46 ),
	.cout1(\conv|Add0~46COUT1_200 ));
// synopsys translate_off
defparam \conv|Add0~44 .cin0_used = "true";
defparam \conv|Add0~44 .cin1_used = "true";
defparam \conv|Add0~44 .cin_used = "true";
defparam \conv|Add0~44 .lut_mask = "3c3f";
defparam \conv|Add0~44 .operation_mode = "arithmetic";
defparam \conv|Add0~44 .output_mode = "comb_only";
defparam \conv|Add0~44 .register_cascade_mode = "off";
defparam \conv|Add0~44 .sum_lutc_input = "cin";
defparam \conv|Add0~44 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y5_N1
cyclone_lcell \conv|cont[7] (
// Equation(s):
// \conv|cont [7] = DFFEAS((\conv|cont[3]~1_combout  & (\conv|LessThan0~10_combout  & ((\conv|Add0~44_combout )))) # (!\conv|cont[3]~1_combout  & (((\conv|cont [7])))), GLOBAL(\gdb|Mux0~combout ), VCC, , , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(\conv|LessThan0~10_combout ),
	.datab(\conv|cont [7]),
	.datac(\conv|Add0~44_combout ),
	.datad(\conv|cont[3]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conv|cont [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|cont[7] .lut_mask = "a0cc";
defparam \conv|cont[7] .operation_mode = "normal";
defparam \conv|cont[7] .output_mode = "reg_only";
defparam \conv|cont[7] .register_cascade_mode = "off";
defparam \conv|cont[7] .sum_lutc_input = "datac";
defparam \conv|cont[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y3_N2
cyclone_lcell \conv|Add0~49 (
// Equation(s):
// \conv|Add0~49_combout  = (\conv|cont [8] $ ((!(!\conv|Add0~36  & \conv|Add0~46 ) # (\conv|Add0~36  & \conv|Add0~46COUT1_200 ))))
// \conv|Add0~51  = CARRY(((\conv|cont [8] & !\conv|Add0~46 )))
// \conv|Add0~51COUT1_202  = CARRY(((\conv|cont [8] & !\conv|Add0~46COUT1_200 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\conv|cont [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\conv|Add0~36 ),
	.cin0(\conv|Add0~46 ),
	.cin1(\conv|Add0~46COUT1_200 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Add0~49_combout ),
	.regout(),
	.cout(),
	.cout0(\conv|Add0~51 ),
	.cout1(\conv|Add0~51COUT1_202 ));
// synopsys translate_off
defparam \conv|Add0~49 .cin0_used = "true";
defparam \conv|Add0~49 .cin1_used = "true";
defparam \conv|Add0~49 .cin_used = "true";
defparam \conv|Add0~49 .lut_mask = "c30c";
defparam \conv|Add0~49 .operation_mode = "arithmetic";
defparam \conv|Add0~49 .output_mode = "comb_only";
defparam \conv|Add0~49 .register_cascade_mode = "off";
defparam \conv|Add0~49 .sum_lutc_input = "cin";
defparam \conv|Add0~49 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y5_N3
cyclone_lcell \conv|cont[8] (
// Equation(s):
// \conv|cont [8] = DFFEAS((\conv|cont[3]~1_combout  & (\conv|LessThan0~10_combout  & ((\conv|Add0~49_combout )))) # (!\conv|cont[3]~1_combout  & (((\conv|cont [8])))), GLOBAL(\gdb|Mux0~combout ), VCC, , , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(\conv|LessThan0~10_combout ),
	.datab(\conv|cont [8]),
	.datac(\conv|cont[3]~1_combout ),
	.datad(\conv|Add0~49_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conv|cont [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|cont[8] .lut_mask = "ac0c";
defparam \conv|cont[8] .operation_mode = "normal";
defparam \conv|cont[8] .output_mode = "reg_only";
defparam \conv|cont[8] .register_cascade_mode = "off";
defparam \conv|cont[8] .sum_lutc_input = "datac";
defparam \conv|cont[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y3_N3
cyclone_lcell \conv|Add0~54 (
// Equation(s):
// \conv|Add0~54_combout  = (\conv|cont [9] $ (((!\conv|Add0~36  & \conv|Add0~51 ) # (\conv|Add0~36  & \conv|Add0~51COUT1_202 ))))
// \conv|Add0~56  = CARRY(((!\conv|Add0~51 ) # (!\conv|cont [9])))
// \conv|Add0~56COUT1_204  = CARRY(((!\conv|Add0~51COUT1_202 ) # (!\conv|cont [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\conv|cont [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\conv|Add0~36 ),
	.cin0(\conv|Add0~51 ),
	.cin1(\conv|Add0~51COUT1_202 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Add0~54_combout ),
	.regout(),
	.cout(),
	.cout0(\conv|Add0~56 ),
	.cout1(\conv|Add0~56COUT1_204 ));
// synopsys translate_off
defparam \conv|Add0~54 .cin0_used = "true";
defparam \conv|Add0~54 .cin1_used = "true";
defparam \conv|Add0~54 .cin_used = "true";
defparam \conv|Add0~54 .lut_mask = "3c3f";
defparam \conv|Add0~54 .operation_mode = "arithmetic";
defparam \conv|Add0~54 .output_mode = "comb_only";
defparam \conv|Add0~54 .register_cascade_mode = "off";
defparam \conv|Add0~54 .sum_lutc_input = "cin";
defparam \conv|Add0~54 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y5_N4
cyclone_lcell \conv|cont[9] (
// Equation(s):
// \conv|cont [9] = DFFEAS((\conv|cont[3]~1_combout  & (((\conv|LessThan0~10_combout  & \conv|Add0~54_combout )))) # (!\conv|cont[3]~1_combout  & (\conv|cont [9])), GLOBAL(\gdb|Mux0~combout ), VCC, , , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(\conv|cont [9]),
	.datab(\conv|LessThan0~10_combout ),
	.datac(\conv|cont[3]~1_combout ),
	.datad(\conv|Add0~54_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conv|cont [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|cont[9] .lut_mask = "ca0a";
defparam \conv|cont[9] .operation_mode = "normal";
defparam \conv|cont[9] .output_mode = "reg_only";
defparam \conv|cont[9] .register_cascade_mode = "off";
defparam \conv|cont[9] .sum_lutc_input = "datac";
defparam \conv|cont[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y3_N4
cyclone_lcell \conv|Add0~59 (
// Equation(s):
// \conv|Add0~59_combout  = \conv|cont [10] $ ((((!(!\conv|Add0~36  & \conv|Add0~56 ) # (\conv|Add0~36  & \conv|Add0~56COUT1_204 )))))
// \conv|Add0~61  = CARRY((\conv|cont [10] & ((!\conv|Add0~56COUT1_204 ))))

	.clk(gnd),
	.dataa(\conv|cont [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\conv|Add0~36 ),
	.cin0(\conv|Add0~56 ),
	.cin1(\conv|Add0~56COUT1_204 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Add0~59_combout ),
	.regout(),
	.cout(\conv|Add0~61 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|Add0~59 .cin0_used = "true";
defparam \conv|Add0~59 .cin1_used = "true";
defparam \conv|Add0~59 .cin_used = "true";
defparam \conv|Add0~59 .lut_mask = "a50a";
defparam \conv|Add0~59 .operation_mode = "arithmetic";
defparam \conv|Add0~59 .output_mode = "comb_only";
defparam \conv|Add0~59 .register_cascade_mode = "off";
defparam \conv|Add0~59 .sum_lutc_input = "cin";
defparam \conv|Add0~59 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y5_N5
cyclone_lcell \conv|cont[10] (
// Equation(s):
// \conv|cont [10] = DFFEAS((\conv|cont[3]~1_combout  & (((\conv|LessThan0~10_combout  & \conv|Add0~59_combout )))) # (!\conv|cont[3]~1_combout  & (\conv|cont [10])), GLOBAL(\gdb|Mux0~combout ), VCC, , , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(\conv|cont [10]),
	.datab(\conv|LessThan0~10_combout ),
	.datac(\conv|Add0~59_combout ),
	.datad(\conv|cont[3]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conv|cont [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|cont[10] .lut_mask = "c0aa";
defparam \conv|cont[10] .operation_mode = "normal";
defparam \conv|cont[10] .output_mode = "reg_only";
defparam \conv|cont[10] .register_cascade_mode = "off";
defparam \conv|cont[10] .sum_lutc_input = "datac";
defparam \conv|cont[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y3_N5
cyclone_lcell \conv|Add0~64 (
// Equation(s):
// \conv|Add0~64_combout  = (\conv|cont [11] $ ((\conv|Add0~61 )))
// \conv|Add0~66  = CARRY(((!\conv|Add0~61 ) # (!\conv|cont [11])))
// \conv|Add0~66COUT1_206  = CARRY(((!\conv|Add0~61 ) # (!\conv|cont [11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\conv|cont [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\conv|Add0~61 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Add0~64_combout ),
	.regout(),
	.cout(),
	.cout0(\conv|Add0~66 ),
	.cout1(\conv|Add0~66COUT1_206 ));
// synopsys translate_off
defparam \conv|Add0~64 .cin_used = "true";
defparam \conv|Add0~64 .lut_mask = "3c3f";
defparam \conv|Add0~64 .operation_mode = "arithmetic";
defparam \conv|Add0~64 .output_mode = "comb_only";
defparam \conv|Add0~64 .register_cascade_mode = "off";
defparam \conv|Add0~64 .sum_lutc_input = "cin";
defparam \conv|Add0~64 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y5_N7
cyclone_lcell \conv|cont[11] (
// Equation(s):
// \conv|cont [11] = DFFEAS((\conv|cont[3]~1_combout  & (((\conv|LessThan0~10_combout  & \conv|Add0~64_combout )))) # (!\conv|cont[3]~1_combout  & (\conv|cont [11])), GLOBAL(\gdb|Mux0~combout ), VCC, , , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(\conv|cont [11]),
	.datab(\conv|LessThan0~10_combout ),
	.datac(\conv|cont[3]~1_combout ),
	.datad(\conv|Add0~64_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conv|cont [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|cont[11] .lut_mask = "ca0a";
defparam \conv|cont[11] .operation_mode = "normal";
defparam \conv|cont[11] .output_mode = "reg_only";
defparam \conv|cont[11] .register_cascade_mode = "off";
defparam \conv|cont[11] .sum_lutc_input = "datac";
defparam \conv|cont[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y3_N6
cyclone_lcell \conv|Add0~69 (
// Equation(s):
// \conv|Add0~69_combout  = \conv|cont [12] $ ((((!(!\conv|Add0~61  & \conv|Add0~66 ) # (\conv|Add0~61  & \conv|Add0~66COUT1_206 )))))
// \conv|Add0~71  = CARRY((\conv|cont [12] & ((!\conv|Add0~66 ))))
// \conv|Add0~71COUT1_208  = CARRY((\conv|cont [12] & ((!\conv|Add0~66COUT1_206 ))))

	.clk(gnd),
	.dataa(\conv|cont [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\conv|Add0~61 ),
	.cin0(\conv|Add0~66 ),
	.cin1(\conv|Add0~66COUT1_206 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Add0~69_combout ),
	.regout(),
	.cout(),
	.cout0(\conv|Add0~71 ),
	.cout1(\conv|Add0~71COUT1_208 ));
// synopsys translate_off
defparam \conv|Add0~69 .cin0_used = "true";
defparam \conv|Add0~69 .cin1_used = "true";
defparam \conv|Add0~69 .cin_used = "true";
defparam \conv|Add0~69 .lut_mask = "a50a";
defparam \conv|Add0~69 .operation_mode = "arithmetic";
defparam \conv|Add0~69 .output_mode = "comb_only";
defparam \conv|Add0~69 .register_cascade_mode = "off";
defparam \conv|Add0~69 .sum_lutc_input = "cin";
defparam \conv|Add0~69 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y5_N6
cyclone_lcell \conv|cont[12] (
// Equation(s):
// \conv|cont [12] = DFFEAS((\conv|cont[3]~1_combout  & (((\conv|LessThan0~10_combout  & \conv|Add0~69_combout )))) # (!\conv|cont[3]~1_combout  & (\conv|cont [12])), GLOBAL(\gdb|Mux0~combout ), VCC, , , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(\conv|cont [12]),
	.datab(\conv|LessThan0~10_combout ),
	.datac(\conv|cont[3]~1_combout ),
	.datad(\conv|Add0~69_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conv|cont [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|cont[12] .lut_mask = "ca0a";
defparam \conv|cont[12] .operation_mode = "normal";
defparam \conv|cont[12] .output_mode = "reg_only";
defparam \conv|cont[12] .register_cascade_mode = "off";
defparam \conv|cont[12] .sum_lutc_input = "datac";
defparam \conv|cont[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y3_N7
cyclone_lcell \conv|Add0~74 (
// Equation(s):
// \conv|Add0~74_combout  = (\conv|cont [13] $ (((!\conv|Add0~61  & \conv|Add0~71 ) # (\conv|Add0~61  & \conv|Add0~71COUT1_208 ))))
// \conv|Add0~76  = CARRY(((!\conv|Add0~71 ) # (!\conv|cont [13])))
// \conv|Add0~76COUT1_210  = CARRY(((!\conv|Add0~71COUT1_208 ) # (!\conv|cont [13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\conv|cont [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\conv|Add0~61 ),
	.cin0(\conv|Add0~71 ),
	.cin1(\conv|Add0~71COUT1_208 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Add0~74_combout ),
	.regout(),
	.cout(),
	.cout0(\conv|Add0~76 ),
	.cout1(\conv|Add0~76COUT1_210 ));
// synopsys translate_off
defparam \conv|Add0~74 .cin0_used = "true";
defparam \conv|Add0~74 .cin1_used = "true";
defparam \conv|Add0~74 .cin_used = "true";
defparam \conv|Add0~74 .lut_mask = "3c3f";
defparam \conv|Add0~74 .operation_mode = "arithmetic";
defparam \conv|Add0~74 .output_mode = "comb_only";
defparam \conv|Add0~74 .register_cascade_mode = "off";
defparam \conv|Add0~74 .sum_lutc_input = "cin";
defparam \conv|Add0~74 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y5_N8
cyclone_lcell \conv|cont[13] (
// Equation(s):
// \conv|cont [13] = DFFEAS((\conv|cont[3]~1_combout  & (((\conv|Add0~74_combout  & \conv|LessThan0~10_combout )))) # (!\conv|cont[3]~1_combout  & (\conv|cont [13])), GLOBAL(\gdb|Mux0~combout ), VCC, , , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(\conv|cont[3]~1_combout ),
	.datab(\conv|cont [13]),
	.datac(\conv|Add0~74_combout ),
	.datad(\conv|LessThan0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conv|cont [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|cont[13] .lut_mask = "e444";
defparam \conv|cont[13] .operation_mode = "normal";
defparam \conv|cont[13] .output_mode = "reg_only";
defparam \conv|cont[13] .register_cascade_mode = "off";
defparam \conv|cont[13] .sum_lutc_input = "datac";
defparam \conv|cont[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y3_N8
cyclone_lcell \conv|Add0~79 (
// Equation(s):
// \conv|Add0~79_combout  = (\conv|cont [14] $ ((!(!\conv|Add0~61  & \conv|Add0~76 ) # (\conv|Add0~61  & \conv|Add0~76COUT1_210 ))))
// \conv|Add0~81  = CARRY(((\conv|cont [14] & !\conv|Add0~76 )))
// \conv|Add0~81COUT1_212  = CARRY(((\conv|cont [14] & !\conv|Add0~76COUT1_210 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\conv|cont [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\conv|Add0~61 ),
	.cin0(\conv|Add0~76 ),
	.cin1(\conv|Add0~76COUT1_210 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Add0~79_combout ),
	.regout(),
	.cout(),
	.cout0(\conv|Add0~81 ),
	.cout1(\conv|Add0~81COUT1_212 ));
// synopsys translate_off
defparam \conv|Add0~79 .cin0_used = "true";
defparam \conv|Add0~79 .cin1_used = "true";
defparam \conv|Add0~79 .cin_used = "true";
defparam \conv|Add0~79 .lut_mask = "c30c";
defparam \conv|Add0~79 .operation_mode = "arithmetic";
defparam \conv|Add0~79 .output_mode = "comb_only";
defparam \conv|Add0~79 .register_cascade_mode = "off";
defparam \conv|Add0~79 .sum_lutc_input = "cin";
defparam \conv|Add0~79 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y5_N9
cyclone_lcell \conv|cont[14] (
// Equation(s):
// \conv|cont [14] = DFFEAS((\conv|cont[3]~1_combout  & (((\conv|LessThan0~10_combout  & \conv|Add0~79_combout )))) # (!\conv|cont[3]~1_combout  & (\conv|cont [14])), GLOBAL(\gdb|Mux0~combout ), VCC, , , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(\conv|cont [14]),
	.datab(\conv|LessThan0~10_combout ),
	.datac(\conv|cont[3]~1_combout ),
	.datad(\conv|Add0~79_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conv|cont [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|cont[14] .lut_mask = "ca0a";
defparam \conv|cont[14] .operation_mode = "normal";
defparam \conv|cont[14] .output_mode = "reg_only";
defparam \conv|cont[14] .register_cascade_mode = "off";
defparam \conv|cont[14] .sum_lutc_input = "datac";
defparam \conv|cont[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y3_N9
cyclone_lcell \conv|Add0~84 (
// Equation(s):
// \conv|Add0~84_combout  = \conv|cont [15] $ (((((!\conv|Add0~61  & \conv|Add0~81 ) # (\conv|Add0~61  & \conv|Add0~81COUT1_212 )))))
// \conv|Add0~86  = CARRY(((!\conv|Add0~81COUT1_212 )) # (!\conv|cont [15]))

	.clk(gnd),
	.dataa(\conv|cont [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\conv|Add0~61 ),
	.cin0(\conv|Add0~81 ),
	.cin1(\conv|Add0~81COUT1_212 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Add0~84_combout ),
	.regout(),
	.cout(\conv|Add0~86 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|Add0~84 .cin0_used = "true";
defparam \conv|Add0~84 .cin1_used = "true";
defparam \conv|Add0~84 .cin_used = "true";
defparam \conv|Add0~84 .lut_mask = "5a5f";
defparam \conv|Add0~84 .operation_mode = "arithmetic";
defparam \conv|Add0~84 .output_mode = "comb_only";
defparam \conv|Add0~84 .register_cascade_mode = "off";
defparam \conv|Add0~84 .sum_lutc_input = "cin";
defparam \conv|Add0~84 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y5_N1
cyclone_lcell \conv|cont[15] (
// Equation(s):
// \conv|cont [15] = DFFEAS((\conv|cont[3]~1_combout  & (\conv|LessThan0~10_combout  & ((\conv|Add0~84_combout )))) # (!\conv|cont[3]~1_combout  & (((\conv|cont [15])))), GLOBAL(\gdb|Mux0~combout ), VCC, , , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(\conv|LessThan0~10_combout ),
	.datab(\conv|cont [15]),
	.datac(\conv|cont[3]~1_combout ),
	.datad(\conv|Add0~84_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conv|cont [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|cont[15] .lut_mask = "ac0c";
defparam \conv|cont[15] .operation_mode = "normal";
defparam \conv|cont[15] .output_mode = "reg_only";
defparam \conv|cont[15] .register_cascade_mode = "off";
defparam \conv|cont[15] .sum_lutc_input = "datac";
defparam \conv|cont[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y2_N0
cyclone_lcell \conv|Add0~89 (
// Equation(s):
// \conv|Add0~89_combout  = (\conv|cont [16] $ ((!\conv|Add0~86 )))
// \conv|Add0~91  = CARRY(((\conv|cont [16] & !\conv|Add0~86 )))
// \conv|Add0~91COUT1_214  = CARRY(((\conv|cont [16] & !\conv|Add0~86 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\conv|cont [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\conv|Add0~86 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Add0~89_combout ),
	.regout(),
	.cout(),
	.cout0(\conv|Add0~91 ),
	.cout1(\conv|Add0~91COUT1_214 ));
// synopsys translate_off
defparam \conv|Add0~89 .cin_used = "true";
defparam \conv|Add0~89 .lut_mask = "c30c";
defparam \conv|Add0~89 .operation_mode = "arithmetic";
defparam \conv|Add0~89 .output_mode = "comb_only";
defparam \conv|Add0~89 .register_cascade_mode = "off";
defparam \conv|Add0~89 .sum_lutc_input = "cin";
defparam \conv|Add0~89 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y5_N7
cyclone_lcell \conv|cont[16] (
// Equation(s):
// \conv|cont [16] = DFFEAS((\conv|cont[3]~1_combout  & (((\conv|LessThan0~10_combout  & \conv|Add0~89_combout )))) # (!\conv|cont[3]~1_combout  & (\conv|cont [16])), GLOBAL(\gdb|Mux0~combout ), VCC, , , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(\conv|cont [16]),
	.datab(\conv|cont[3]~1_combout ),
	.datac(\conv|LessThan0~10_combout ),
	.datad(\conv|Add0~89_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conv|cont [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|cont[16] .lut_mask = "e222";
defparam \conv|cont[16] .operation_mode = "normal";
defparam \conv|cont[16] .output_mode = "reg_only";
defparam \conv|cont[16] .register_cascade_mode = "off";
defparam \conv|cont[16] .sum_lutc_input = "datac";
defparam \conv|cont[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y2_N1
cyclone_lcell \conv|Add0~94 (
// Equation(s):
// \conv|Add0~94_combout  = (\conv|cont [17] $ (((!\conv|Add0~86  & \conv|Add0~91 ) # (\conv|Add0~86  & \conv|Add0~91COUT1_214 ))))
// \conv|Add0~96  = CARRY(((!\conv|Add0~91 ) # (!\conv|cont [17])))
// \conv|Add0~96COUT1_216  = CARRY(((!\conv|Add0~91COUT1_214 ) # (!\conv|cont [17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\conv|cont [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\conv|Add0~86 ),
	.cin0(\conv|Add0~91 ),
	.cin1(\conv|Add0~91COUT1_214 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Add0~94_combout ),
	.regout(),
	.cout(),
	.cout0(\conv|Add0~96 ),
	.cout1(\conv|Add0~96COUT1_216 ));
// synopsys translate_off
defparam \conv|Add0~94 .cin0_used = "true";
defparam \conv|Add0~94 .cin1_used = "true";
defparam \conv|Add0~94 .cin_used = "true";
defparam \conv|Add0~94 .lut_mask = "3c3f";
defparam \conv|Add0~94 .operation_mode = "arithmetic";
defparam \conv|Add0~94 .output_mode = "comb_only";
defparam \conv|Add0~94 .register_cascade_mode = "off";
defparam \conv|Add0~94 .sum_lutc_input = "cin";
defparam \conv|Add0~94 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y5_N0
cyclone_lcell \conv|cont[17] (
// Equation(s):
// \conv|cont [17] = DFFEAS((\conv|cont[3]~1_combout  & (\conv|LessThan0~10_combout  & ((\conv|Add0~94_combout )))) # (!\conv|cont[3]~1_combout  & (((\conv|cont [17])))), GLOBAL(\gdb|Mux0~combout ), VCC, , , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(\conv|LessThan0~10_combout ),
	.datab(\conv|cont [17]),
	.datac(\conv|cont[3]~1_combout ),
	.datad(\conv|Add0~94_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conv|cont [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|cont[17] .lut_mask = "ac0c";
defparam \conv|cont[17] .operation_mode = "normal";
defparam \conv|cont[17] .output_mode = "reg_only";
defparam \conv|cont[17] .register_cascade_mode = "off";
defparam \conv|cont[17] .sum_lutc_input = "datac";
defparam \conv|cont[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y2_N2
cyclone_lcell \conv|Add0~99 (
// Equation(s):
// \conv|Add0~99_combout  = \conv|cont [18] $ ((((!(!\conv|Add0~86  & \conv|Add0~96 ) # (\conv|Add0~86  & \conv|Add0~96COUT1_216 )))))
// \conv|Add0~101  = CARRY((\conv|cont [18] & ((!\conv|Add0~96 ))))
// \conv|Add0~101COUT1_218  = CARRY((\conv|cont [18] & ((!\conv|Add0~96COUT1_216 ))))

	.clk(gnd),
	.dataa(\conv|cont [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\conv|Add0~86 ),
	.cin0(\conv|Add0~96 ),
	.cin1(\conv|Add0~96COUT1_216 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Add0~99_combout ),
	.regout(),
	.cout(),
	.cout0(\conv|Add0~101 ),
	.cout1(\conv|Add0~101COUT1_218 ));
// synopsys translate_off
defparam \conv|Add0~99 .cin0_used = "true";
defparam \conv|Add0~99 .cin1_used = "true";
defparam \conv|Add0~99 .cin_used = "true";
defparam \conv|Add0~99 .lut_mask = "a50a";
defparam \conv|Add0~99 .operation_mode = "arithmetic";
defparam \conv|Add0~99 .output_mode = "comb_only";
defparam \conv|Add0~99 .register_cascade_mode = "off";
defparam \conv|Add0~99 .sum_lutc_input = "cin";
defparam \conv|Add0~99 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y5_N8
cyclone_lcell \conv|cont[18] (
// Equation(s):
// \conv|cont [18] = DFFEAS((\conv|cont[3]~1_combout  & (\conv|LessThan0~10_combout  & ((\conv|Add0~99_combout )))) # (!\conv|cont[3]~1_combout  & (((\conv|cont [18])))), GLOBAL(\gdb|Mux0~combout ), VCC, , , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(\conv|LessThan0~10_combout ),
	.datab(\conv|cont [18]),
	.datac(\conv|Add0~99_combout ),
	.datad(\conv|cont[3]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conv|cont [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|cont[18] .lut_mask = "a0cc";
defparam \conv|cont[18] .operation_mode = "normal";
defparam \conv|cont[18] .output_mode = "reg_only";
defparam \conv|cont[18] .register_cascade_mode = "off";
defparam \conv|cont[18] .sum_lutc_input = "datac";
defparam \conv|cont[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y2_N3
cyclone_lcell \conv|Add0~104 (
// Equation(s):
// \conv|Add0~104_combout  = (\conv|cont [19] $ (((!\conv|Add0~86  & \conv|Add0~101 ) # (\conv|Add0~86  & \conv|Add0~101COUT1_218 ))))
// \conv|Add0~106  = CARRY(((!\conv|Add0~101 ) # (!\conv|cont [19])))
// \conv|Add0~106COUT1_220  = CARRY(((!\conv|Add0~101COUT1_218 ) # (!\conv|cont [19])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\conv|cont [19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\conv|Add0~86 ),
	.cin0(\conv|Add0~101 ),
	.cin1(\conv|Add0~101COUT1_218 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Add0~104_combout ),
	.regout(),
	.cout(),
	.cout0(\conv|Add0~106 ),
	.cout1(\conv|Add0~106COUT1_220 ));
// synopsys translate_off
defparam \conv|Add0~104 .cin0_used = "true";
defparam \conv|Add0~104 .cin1_used = "true";
defparam \conv|Add0~104 .cin_used = "true";
defparam \conv|Add0~104 .lut_mask = "3c3f";
defparam \conv|Add0~104 .operation_mode = "arithmetic";
defparam \conv|Add0~104 .output_mode = "comb_only";
defparam \conv|Add0~104 .register_cascade_mode = "off";
defparam \conv|Add0~104 .sum_lutc_input = "cin";
defparam \conv|Add0~104 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y5_N4
cyclone_lcell \conv|cont[19] (
// Equation(s):
// \conv|cont [19] = DFFEAS((\conv|cont[3]~1_combout  & (\conv|LessThan0~10_combout  & ((\conv|Add0~104_combout )))) # (!\conv|cont[3]~1_combout  & (((\conv|cont [19])))), GLOBAL(\gdb|Mux0~combout ), VCC, , , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(\conv|LessThan0~10_combout ),
	.datab(\conv|cont [19]),
	.datac(\conv|cont[3]~1_combout ),
	.datad(\conv|Add0~104_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conv|cont [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|cont[19] .lut_mask = "ac0c";
defparam \conv|cont[19] .operation_mode = "normal";
defparam \conv|cont[19] .output_mode = "reg_only";
defparam \conv|cont[19] .register_cascade_mode = "off";
defparam \conv|cont[19] .sum_lutc_input = "datac";
defparam \conv|cont[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y2_N4
cyclone_lcell \conv|Add0~109 (
// Equation(s):
// \conv|Add0~109_combout  = (\conv|cont [20] $ ((!(!\conv|Add0~86  & \conv|Add0~106 ) # (\conv|Add0~86  & \conv|Add0~106COUT1_220 ))))
// \conv|Add0~111  = CARRY(((\conv|cont [20] & !\conv|Add0~106COUT1_220 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\conv|cont [20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\conv|Add0~86 ),
	.cin0(\conv|Add0~106 ),
	.cin1(\conv|Add0~106COUT1_220 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Add0~109_combout ),
	.regout(),
	.cout(\conv|Add0~111 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|Add0~109 .cin0_used = "true";
defparam \conv|Add0~109 .cin1_used = "true";
defparam \conv|Add0~109 .cin_used = "true";
defparam \conv|Add0~109 .lut_mask = "c30c";
defparam \conv|Add0~109 .operation_mode = "arithmetic";
defparam \conv|Add0~109 .output_mode = "comb_only";
defparam \conv|Add0~109 .register_cascade_mode = "off";
defparam \conv|Add0~109 .sum_lutc_input = "cin";
defparam \conv|Add0~109 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y2_N9
cyclone_lcell \conv|cont[20] (
// Equation(s):
// \conv|cont [20] = DFFEAS((\conv|cont[3]~1_combout  & (((\conv|LessThan0~10_combout  & \conv|Add0~109_combout )))) # (!\conv|cont[3]~1_combout  & (\conv|cont [20])), GLOBAL(\gdb|Mux0~combout ), VCC, , , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(\conv|cont [20]),
	.datab(\conv|LessThan0~10_combout ),
	.datac(\conv|Add0~109_combout ),
	.datad(\conv|cont[3]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conv|cont [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|cont[20] .lut_mask = "c0aa";
defparam \conv|cont[20] .operation_mode = "normal";
defparam \conv|cont[20] .output_mode = "reg_only";
defparam \conv|cont[20] .register_cascade_mode = "off";
defparam \conv|cont[20] .sum_lutc_input = "datac";
defparam \conv|cont[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y2_N5
cyclone_lcell \conv|Add0~114 (
// Equation(s):
// \conv|Add0~114_combout  = (\conv|cont [21] $ ((\conv|Add0~111 )))
// \conv|Add0~116  = CARRY(((!\conv|Add0~111 ) # (!\conv|cont [21])))
// \conv|Add0~116COUT1_222  = CARRY(((!\conv|Add0~111 ) # (!\conv|cont [21])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\conv|cont [21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\conv|Add0~111 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Add0~114_combout ),
	.regout(),
	.cout(),
	.cout0(\conv|Add0~116 ),
	.cout1(\conv|Add0~116COUT1_222 ));
// synopsys translate_off
defparam \conv|Add0~114 .cin_used = "true";
defparam \conv|Add0~114 .lut_mask = "3c3f";
defparam \conv|Add0~114 .operation_mode = "arithmetic";
defparam \conv|Add0~114 .output_mode = "comb_only";
defparam \conv|Add0~114 .register_cascade_mode = "off";
defparam \conv|Add0~114 .sum_lutc_input = "cin";
defparam \conv|Add0~114 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y2_N5
cyclone_lcell \conv|cont[21] (
// Equation(s):
// \conv|cont [21] = DFFEAS((\conv|cont[3]~1_combout  & (((\conv|LessThan0~10_combout  & \conv|Add0~114_combout )))) # (!\conv|cont[3]~1_combout  & (\conv|cont [21])), GLOBAL(\gdb|Mux0~combout ), VCC, , , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(\conv|cont [21]),
	.datab(\conv|LessThan0~10_combout ),
	.datac(\conv|Add0~114_combout ),
	.datad(\conv|cont[3]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conv|cont [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|cont[21] .lut_mask = "c0aa";
defparam \conv|cont[21] .operation_mode = "normal";
defparam \conv|cont[21] .output_mode = "reg_only";
defparam \conv|cont[21] .register_cascade_mode = "off";
defparam \conv|cont[21] .sum_lutc_input = "datac";
defparam \conv|cont[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y2_N6
cyclone_lcell \conv|Add0~119 (
// Equation(s):
// \conv|Add0~119_combout  = \conv|cont [22] $ ((((!(!\conv|Add0~111  & \conv|Add0~116 ) # (\conv|Add0~111  & \conv|Add0~116COUT1_222 )))))
// \conv|Add0~121  = CARRY((\conv|cont [22] & ((!\conv|Add0~116 ))))
// \conv|Add0~121COUT1_224  = CARRY((\conv|cont [22] & ((!\conv|Add0~116COUT1_222 ))))

	.clk(gnd),
	.dataa(\conv|cont [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\conv|Add0~111 ),
	.cin0(\conv|Add0~116 ),
	.cin1(\conv|Add0~116COUT1_222 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Add0~119_combout ),
	.regout(),
	.cout(),
	.cout0(\conv|Add0~121 ),
	.cout1(\conv|Add0~121COUT1_224 ));
// synopsys translate_off
defparam \conv|Add0~119 .cin0_used = "true";
defparam \conv|Add0~119 .cin1_used = "true";
defparam \conv|Add0~119 .cin_used = "true";
defparam \conv|Add0~119 .lut_mask = "a50a";
defparam \conv|Add0~119 .operation_mode = "arithmetic";
defparam \conv|Add0~119 .output_mode = "comb_only";
defparam \conv|Add0~119 .register_cascade_mode = "off";
defparam \conv|Add0~119 .sum_lutc_input = "cin";
defparam \conv|Add0~119 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y2_N2
cyclone_lcell \conv|cont[22] (
// Equation(s):
// \conv|cont [22] = DFFEAS((\conv|cont[3]~1_combout  & (\conv|Add0~119_combout  & (\conv|LessThan0~10_combout ))) # (!\conv|cont[3]~1_combout  & (((\conv|cont [22])))), GLOBAL(\gdb|Mux0~combout ), VCC, , , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(\conv|Add0~119_combout ),
	.datab(\conv|LessThan0~10_combout ),
	.datac(\conv|cont [22]),
	.datad(\conv|cont[3]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conv|cont [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|cont[22] .lut_mask = "88f0";
defparam \conv|cont[22] .operation_mode = "normal";
defparam \conv|cont[22] .output_mode = "reg_only";
defparam \conv|cont[22] .register_cascade_mode = "off";
defparam \conv|cont[22] .sum_lutc_input = "datac";
defparam \conv|cont[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y2_N7
cyclone_lcell \conv|Add0~124 (
// Equation(s):
// \conv|Add0~124_combout  = \conv|cont [23] $ (((((!\conv|Add0~111  & \conv|Add0~121 ) # (\conv|Add0~111  & \conv|Add0~121COUT1_224 )))))
// \conv|Add0~126  = CARRY(((!\conv|Add0~121 )) # (!\conv|cont [23]))
// \conv|Add0~126COUT1_226  = CARRY(((!\conv|Add0~121COUT1_224 )) # (!\conv|cont [23]))

	.clk(gnd),
	.dataa(\conv|cont [23]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\conv|Add0~111 ),
	.cin0(\conv|Add0~121 ),
	.cin1(\conv|Add0~121COUT1_224 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Add0~124_combout ),
	.regout(),
	.cout(),
	.cout0(\conv|Add0~126 ),
	.cout1(\conv|Add0~126COUT1_226 ));
// synopsys translate_off
defparam \conv|Add0~124 .cin0_used = "true";
defparam \conv|Add0~124 .cin1_used = "true";
defparam \conv|Add0~124 .cin_used = "true";
defparam \conv|Add0~124 .lut_mask = "5a5f";
defparam \conv|Add0~124 .operation_mode = "arithmetic";
defparam \conv|Add0~124 .output_mode = "comb_only";
defparam \conv|Add0~124 .register_cascade_mode = "off";
defparam \conv|Add0~124 .sum_lutc_input = "cin";
defparam \conv|Add0~124 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y2_N3
cyclone_lcell \conv|cont[23] (
// Equation(s):
// \conv|cont [23] = DFFEAS((\conv|cont[3]~1_combout  & (\conv|Add0~124_combout  & (\conv|LessThan0~10_combout ))) # (!\conv|cont[3]~1_combout  & (((\conv|cont [23])))), GLOBAL(\gdb|Mux0~combout ), VCC, , , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(\conv|Add0~124_combout ),
	.datab(\conv|LessThan0~10_combout ),
	.datac(\conv|cont [23]),
	.datad(\conv|cont[3]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conv|cont [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|cont[23] .lut_mask = "88f0";
defparam \conv|cont[23] .operation_mode = "normal";
defparam \conv|cont[23] .output_mode = "reg_only";
defparam \conv|cont[23] .register_cascade_mode = "off";
defparam \conv|cont[23] .sum_lutc_input = "datac";
defparam \conv|cont[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y2_N6
cyclone_lcell \conv|LessThan0~5 (
// Equation(s):
// \conv|LessThan0~5_combout  = (!\conv|cont [22] & (!\conv|cont [21] & (!\conv|cont [20] & !\conv|cont [23])))

	.clk(gnd),
	.dataa(\conv|cont [22]),
	.datab(\conv|cont [21]),
	.datac(\conv|cont [20]),
	.datad(\conv|cont [23]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|LessThan0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|LessThan0~5 .lut_mask = "0001";
defparam \conv|LessThan0~5 .operation_mode = "normal";
defparam \conv|LessThan0~5 .output_mode = "comb_only";
defparam \conv|LessThan0~5 .register_cascade_mode = "off";
defparam \conv|LessThan0~5 .sum_lutc_input = "datac";
defparam \conv|LessThan0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y2_N8
cyclone_lcell \conv|Add0~129 (
// Equation(s):
// \conv|Add0~129_combout  = (\conv|cont [24] $ ((!(!\conv|Add0~111  & \conv|Add0~126 ) # (\conv|Add0~111  & \conv|Add0~126COUT1_226 ))))
// \conv|Add0~131  = CARRY(((\conv|cont [24] & !\conv|Add0~126 )))
// \conv|Add0~131COUT1_228  = CARRY(((\conv|cont [24] & !\conv|Add0~126COUT1_226 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\conv|cont [24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\conv|Add0~111 ),
	.cin0(\conv|Add0~126 ),
	.cin1(\conv|Add0~126COUT1_226 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Add0~129_combout ),
	.regout(),
	.cout(),
	.cout0(\conv|Add0~131 ),
	.cout1(\conv|Add0~131COUT1_228 ));
// synopsys translate_off
defparam \conv|Add0~129 .cin0_used = "true";
defparam \conv|Add0~129 .cin1_used = "true";
defparam \conv|Add0~129 .cin_used = "true";
defparam \conv|Add0~129 .lut_mask = "c30c";
defparam \conv|Add0~129 .operation_mode = "arithmetic";
defparam \conv|Add0~129 .output_mode = "comb_only";
defparam \conv|Add0~129 .register_cascade_mode = "off";
defparam \conv|Add0~129 .sum_lutc_input = "cin";
defparam \conv|Add0~129 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y5_N4
cyclone_lcell \conv|cont[24] (
// Equation(s):
// \conv|cont [24] = DFFEAS((\conv|cont[3]~1_combout  & (\conv|LessThan0~10_combout  & ((\conv|Add0~129_combout )))) # (!\conv|cont[3]~1_combout  & (((\conv|cont [24])))), GLOBAL(\gdb|Mux0~combout ), VCC, , , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(\conv|LessThan0~10_combout ),
	.datab(\conv|cont[3]~1_combout ),
	.datac(\conv|cont [24]),
	.datad(\conv|Add0~129_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conv|cont [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|cont[24] .lut_mask = "b830";
defparam \conv|cont[24] .operation_mode = "normal";
defparam \conv|cont[24] .output_mode = "reg_only";
defparam \conv|cont[24] .register_cascade_mode = "off";
defparam \conv|cont[24] .sum_lutc_input = "datac";
defparam \conv|cont[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y5_N7
cyclone_lcell \conv|LessThan0~6 (
// Equation(s):
// \conv|LessThan0~6_combout  = (!\conv|cont [25] & (!\conv|cont [24] & (!\conv|cont [26] & !\conv|cont [27])))

	.clk(gnd),
	.dataa(\conv|cont [25]),
	.datab(\conv|cont [24]),
	.datac(\conv|cont [26]),
	.datad(\conv|cont [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|LessThan0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|LessThan0~6 .lut_mask = "0001";
defparam \conv|LessThan0~6 .operation_mode = "normal";
defparam \conv|LessThan0~6 .output_mode = "comb_only";
defparam \conv|LessThan0~6 .register_cascade_mode = "off";
defparam \conv|LessThan0~6 .sum_lutc_input = "datac";
defparam \conv|LessThan0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y5_N6
cyclone_lcell \conv|LessThan0~3 (
// Equation(s):
// \conv|LessThan0~3_combout  = (!\conv|cont [16] & (!\conv|cont [19] & (!\conv|cont [18] & !\conv|cont [17])))

	.clk(gnd),
	.dataa(\conv|cont [16]),
	.datab(\conv|cont [19]),
	.datac(\conv|cont [18]),
	.datad(\conv|cont [17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|LessThan0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|LessThan0~3 .lut_mask = "0001";
defparam \conv|LessThan0~3 .operation_mode = "normal";
defparam \conv|LessThan0~3 .output_mode = "comb_only";
defparam \conv|LessThan0~3 .register_cascade_mode = "off";
defparam \conv|LessThan0~3 .sum_lutc_input = "datac";
defparam \conv|LessThan0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y5_N0
cyclone_lcell \conv|LessThan0~2 (
// Equation(s):
// \conv|LessThan0~2_combout  = (!\conv|cont [12] & (!\conv|cont [13] & (!\conv|cont [14] & !\conv|cont [15])))

	.clk(gnd),
	.dataa(\conv|cont [12]),
	.datab(\conv|cont [13]),
	.datac(\conv|cont [14]),
	.datad(\conv|cont [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|LessThan0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|LessThan0~2 .lut_mask = "0001";
defparam \conv|LessThan0~2 .operation_mode = "normal";
defparam \conv|LessThan0~2 .output_mode = "comb_only";
defparam \conv|LessThan0~2 .register_cascade_mode = "off";
defparam \conv|LessThan0~2 .sum_lutc_input = "datac";
defparam \conv|LessThan0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y5_N2
cyclone_lcell \conv|LessThan0~1 (
// Equation(s):
// \conv|LessThan0~1_combout  = (!\conv|cont [11] & (!\conv|cont [10] & (!\conv|cont [9] & !\conv|cont [8])))

	.clk(gnd),
	.dataa(\conv|cont [11]),
	.datab(\conv|cont [10]),
	.datac(\conv|cont [9]),
	.datad(\conv|cont [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|LessThan0~1 .lut_mask = "0001";
defparam \conv|LessThan0~1 .operation_mode = "normal";
defparam \conv|LessThan0~1 .output_mode = "comb_only";
defparam \conv|LessThan0~1 .register_cascade_mode = "off";
defparam \conv|LessThan0~1 .sum_lutc_input = "datac";
defparam \conv|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y5_N5
cyclone_lcell \conv|LessThan0~0 (
// Equation(s):
// \conv|LessThan0~0_combout  = (!\conv|cont [7] & (!\conv|cont [5] & (!\conv|cont [6] & !\conv|cont [4])))

	.clk(gnd),
	.dataa(\conv|cont [7]),
	.datab(\conv|cont [5]),
	.datac(\conv|cont [6]),
	.datad(\conv|cont [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|LessThan0~0 .lut_mask = "0001";
defparam \conv|LessThan0~0 .operation_mode = "normal";
defparam \conv|LessThan0~0 .output_mode = "comb_only";
defparam \conv|LessThan0~0 .register_cascade_mode = "off";
defparam \conv|LessThan0~0 .sum_lutc_input = "datac";
defparam \conv|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y5_N0
cyclone_lcell \conv|LessThan0~4 (
// Equation(s):
// \conv|LessThan0~4_combout  = (\conv|LessThan0~3_combout  & (\conv|LessThan0~2_combout  & (\conv|LessThan0~1_combout  & \conv|LessThan0~0_combout )))

	.clk(gnd),
	.dataa(\conv|LessThan0~3_combout ),
	.datab(\conv|LessThan0~2_combout ),
	.datac(\conv|LessThan0~1_combout ),
	.datad(\conv|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|LessThan0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|LessThan0~4 .lut_mask = "8000";
defparam \conv|LessThan0~4 .operation_mode = "normal";
defparam \conv|LessThan0~4 .output_mode = "comb_only";
defparam \conv|LessThan0~4 .register_cascade_mode = "off";
defparam \conv|LessThan0~4 .sum_lutc_input = "datac";
defparam \conv|LessThan0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y5_N1
cyclone_lcell \conv|LessThan0~8 (
// Equation(s):
// \conv|LessThan0~8_combout  = (\conv|LessThan0~7_combout  & (\conv|LessThan0~5_combout  & (\conv|LessThan0~6_combout  & \conv|LessThan0~4_combout )))

	.clk(gnd),
	.dataa(\conv|LessThan0~7_combout ),
	.datab(\conv|LessThan0~5_combout ),
	.datac(\conv|LessThan0~6_combout ),
	.datad(\conv|LessThan0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|LessThan0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|LessThan0~8 .lut_mask = "8000";
defparam \conv|LessThan0~8 .operation_mode = "normal";
defparam \conv|LessThan0~8 .output_mode = "comb_only";
defparam \conv|LessThan0~8 .register_cascade_mode = "off";
defparam \conv|LessThan0~8 .sum_lutc_input = "datac";
defparam \conv|LessThan0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y5_N3
cyclone_lcell \conv|cont[3]~1 (
// Equation(s):
// \conv|cont[3]~1_combout  = (\load_tx~combout  & ((\conv|LessThan0~10_combout ) # ((\conv|cont[3]~0_combout  & \conv|LessThan0~8_combout ))))

	.clk(gnd),
	.dataa(\load_tx~combout ),
	.datab(\conv|cont[3]~0_combout ),
	.datac(\conv|LessThan0~10_combout ),
	.datad(\conv|LessThan0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|cont[3]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|cont[3]~1 .lut_mask = "a8a0";
defparam \conv|cont[3]~1 .operation_mode = "normal";
defparam \conv|cont[3]~1 .output_mode = "comb_only";
defparam \conv|cont[3]~1 .register_cascade_mode = "off";
defparam \conv|cont[3]~1 .sum_lutc_input = "datac";
defparam \conv|cont[3]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y2_N9
cyclone_lcell \conv|Add0~134 (
// Equation(s):
// \conv|Add0~134_combout  = (\conv|cont [25] $ (((!\conv|Add0~111  & \conv|Add0~131 ) # (\conv|Add0~111  & \conv|Add0~131COUT1_228 ))))
// \conv|Add0~136  = CARRY(((!\conv|Add0~131COUT1_228 ) # (!\conv|cont [25])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\conv|cont [25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\conv|Add0~111 ),
	.cin0(\conv|Add0~131 ),
	.cin1(\conv|Add0~131COUT1_228 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Add0~134_combout ),
	.regout(),
	.cout(\conv|Add0~136 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|Add0~134 .cin0_used = "true";
defparam \conv|Add0~134 .cin1_used = "true";
defparam \conv|Add0~134 .cin_used = "true";
defparam \conv|Add0~134 .lut_mask = "3c3f";
defparam \conv|Add0~134 .operation_mode = "arithmetic";
defparam \conv|Add0~134 .output_mode = "comb_only";
defparam \conv|Add0~134 .register_cascade_mode = "off";
defparam \conv|Add0~134 .sum_lutc_input = "cin";
defparam \conv|Add0~134 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y5_N9
cyclone_lcell \conv|cont[25] (
// Equation(s):
// \conv|cont [25] = DFFEAS((\conv|cont[3]~1_combout  & (((\conv|LessThan0~10_combout  & \conv|Add0~134_combout )))) # (!\conv|cont[3]~1_combout  & (\conv|cont [25])), GLOBAL(\gdb|Mux0~combout ), VCC, , , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(\conv|cont [25]),
	.datab(\conv|cont[3]~1_combout ),
	.datac(\conv|LessThan0~10_combout ),
	.datad(\conv|Add0~134_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conv|cont [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|cont[25] .lut_mask = "e222";
defparam \conv|cont[25] .operation_mode = "normal";
defparam \conv|cont[25] .output_mode = "reg_only";
defparam \conv|cont[25] .register_cascade_mode = "off";
defparam \conv|cont[25] .sum_lutc_input = "datac";
defparam \conv|cont[25] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y1_N4
cyclone_lcell \conv|Add0~159 (
// Equation(s):
// \conv|Add0~159_combout  = \conv|cont [30] $ ((((!(!\conv|Add0~136  & \conv|Add0~156 ) # (\conv|Add0~136  & \conv|Add0~156COUT1_236 )))))
// \conv|Add0~161  = CARRY((\conv|cont [30] & ((!\conv|Add0~156COUT1_236 ))))

	.clk(gnd),
	.dataa(\conv|cont [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\conv|Add0~136 ),
	.cin0(\conv|Add0~156 ),
	.cin1(\conv|Add0~156COUT1_236 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Add0~159_combout ),
	.regout(),
	.cout(\conv|Add0~161 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|Add0~159 .cin0_used = "true";
defparam \conv|Add0~159 .cin1_used = "true";
defparam \conv|Add0~159 .cin_used = "true";
defparam \conv|Add0~159 .lut_mask = "a50a";
defparam \conv|Add0~159 .operation_mode = "arithmetic";
defparam \conv|Add0~159 .output_mode = "comb_only";
defparam \conv|Add0~159 .register_cascade_mode = "off";
defparam \conv|Add0~159 .sum_lutc_input = "cin";
defparam \conv|Add0~159 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y1_N8
cyclone_lcell \conv|cont[30] (
// Equation(s):
// \conv|cont [30] = DFFEAS((\conv|cont[3]~1_combout  & (((\conv|Add0~159_combout  & \conv|LessThan0~10_combout )))) # (!\conv|cont[3]~1_combout  & (\conv|cont [30])), GLOBAL(\gdb|Mux0~combout ), VCC, , , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(\conv|cont [30]),
	.datab(\conv|Add0~159_combout ),
	.datac(\conv|LessThan0~10_combout ),
	.datad(\conv|cont[3]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conv|cont [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|cont[30] .lut_mask = "c0aa";
defparam \conv|cont[30] .operation_mode = "normal";
defparam \conv|cont[30] .output_mode = "reg_only";
defparam \conv|cont[30] .register_cascade_mode = "off";
defparam \conv|cont[30] .sum_lutc_input = "datac";
defparam \conv|cont[30] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y1_N5
cyclone_lcell \conv|Add0~23 (
// Equation(s):
// \conv|Add0~23_combout  = \conv|cont [31] $ ((((\conv|Add0~161 ))))

	.clk(gnd),
	.dataa(\conv|cont [31]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\conv|Add0~161 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Add0~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|Add0~23 .cin_used = "true";
defparam \conv|Add0~23 .lut_mask = "5a5a";
defparam \conv|Add0~23 .operation_mode = "normal";
defparam \conv|Add0~23 .output_mode = "comb_only";
defparam \conv|Add0~23 .register_cascade_mode = "off";
defparam \conv|Add0~23 .sum_lutc_input = "cin";
defparam \conv|Add0~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y1_N9
cyclone_lcell \conv|cont[31] (
// Equation(s):
// \conv|cont [31] = DFFEAS((((\conv|LessThan0~10_combout  & \conv|Add0~23_combout ))), GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\conv|LessThan0~10_combout ),
	.datad(\conv|Add0~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conv|cont [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|cont[31] .lut_mask = "f000";
defparam \conv|cont[31] .operation_mode = "normal";
defparam \conv|cont[31] .output_mode = "reg_only";
defparam \conv|cont[31] .register_cascade_mode = "off";
defparam \conv|cont[31] .sum_lutc_input = "datac";
defparam \conv|cont[31] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y4_N6
cyclone_lcell \conv|LessThan0~9 (
// Equation(s):
// \conv|LessThan0~9_combout  = (((!\conv|cont [2] & !\conv|cont [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\conv|cont [2]),
	.datad(\conv|cont [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|LessThan0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|LessThan0~9 .lut_mask = "000f";
defparam \conv|LessThan0~9 .operation_mode = "normal";
defparam \conv|LessThan0~9 .output_mode = "comb_only";
defparam \conv|LessThan0~9 .register_cascade_mode = "off";
defparam \conv|LessThan0~9 .sum_lutc_input = "datac";
defparam \conv|LessThan0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y5_N2
cyclone_lcell \conv|LessThan0~10 (
// Equation(s):
// \conv|LessThan0~10_combout  = (\conv|cont [31]) # ((\conv|LessThan0~8_combout  & ((\conv|LessThan0~9_combout ) # (!\conv|cont [3]))))

	.clk(gnd),
	.dataa(\conv|cont [31]),
	.datab(\conv|cont [3]),
	.datac(\conv|LessThan0~9_combout ),
	.datad(\conv|LessThan0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|LessThan0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|LessThan0~10 .lut_mask = "fbaa";
defparam \conv|LessThan0~10 .operation_mode = "normal";
defparam \conv|LessThan0~10 .output_mode = "comb_only";
defparam \conv|LessThan0~10 .register_cascade_mode = "off";
defparam \conv|LessThan0~10 .sum_lutc_input = "datac";
defparam \conv|LessThan0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y4_N2
cyclone_lcell \conv|cont[0] (
// Equation(s):
// \conv|cont [0] = DFFEAS((((\conv|Add0~0_combout  & \conv|LessThan0~10_combout ))), GLOBAL(\gdb|Mux0~combout ), VCC, , \conv|cont[3]~1_combout , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\conv|Add0~0_combout ),
	.datad(\conv|LessThan0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conv|cont[3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conv|cont [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|cont[0] .lut_mask = "f000";
defparam \conv|cont[0] .operation_mode = "normal";
defparam \conv|cont[0] .output_mode = "reg_only";
defparam \conv|cont[0] .register_cascade_mode = "off";
defparam \conv|cont[0] .sum_lutc_input = "datac";
defparam \conv|cont[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y4_N7
cyclone_lcell \conv|cont[2] (
// Equation(s):
// \conv|cont [2] = DFFEAS((((\conv|Add0~17_combout  & \conv|LessThan0~10_combout ))), GLOBAL(\gdb|Mux0~combout ), VCC, , \conv|cont[3]~1_combout , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\conv|Add0~17_combout ),
	.datad(\conv|LessThan0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conv|cont[3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conv|cont [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|cont[2] .lut_mask = "f000";
defparam \conv|cont[2] .operation_mode = "normal";
defparam \conv|cont[2] .output_mode = "reg_only";
defparam \conv|cont[2] .register_cascade_mode = "off";
defparam \conv|cont[2] .sum_lutc_input = "datac";
defparam \conv|cont[2] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \sel_paridade_tx~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sel_paridade_tx~combout ),
	.regout(),
	.padio(sel_paridade_tx));
// synopsys translate_off
defparam \sel_paridade_tx~I .input_async_reset = "none";
defparam \sel_paridade_tx~I .input_power_up = "low";
defparam \sel_paridade_tx~I .input_register_mode = "none";
defparam \sel_paridade_tx~I .input_sync_reset = "none";
defparam \sel_paridade_tx~I .oe_async_reset = "none";
defparam \sel_paridade_tx~I .oe_power_up = "low";
defparam \sel_paridade_tx~I .oe_register_mode = "none";
defparam \sel_paridade_tx~I .oe_sync_reset = "none";
defparam \sel_paridade_tx~I .operation_mode = "input";
defparam \sel_paridade_tx~I .output_async_reset = "none";
defparam \sel_paridade_tx~I .output_power_up = "low";
defparam \sel_paridade_tx~I .output_register_mode = "none";
defparam \sel_paridade_tx~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X21_Y2_N5
cyclone_lcell \ent|Add1~105 (
// Equation(s):
// \ent|Add1~105_combout  = (\ent|cont2 [21] $ ((\ent|Add1~102 )))
// \ent|Add1~107  = CARRY(((!\ent|Add1~102 ) # (!\ent|cont2 [21])))
// \ent|Add1~107COUT1_218  = CARRY(((!\ent|Add1~102 ) # (!\ent|cont2 [21])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ent|cont2 [21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ent|Add1~102 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Add1~105_combout ),
	.regout(),
	.cout(),
	.cout0(\ent|Add1~107 ),
	.cout1(\ent|Add1~107COUT1_218 ));
// synopsys translate_off
defparam \ent|Add1~105 .cin_used = "true";
defparam \ent|Add1~105 .lut_mask = "3c3f";
defparam \ent|Add1~105 .operation_mode = "arithmetic";
defparam \ent|Add1~105 .output_mode = "comb_only";
defparam \ent|Add1~105 .register_cascade_mode = "off";
defparam \ent|Add1~105 .sum_lutc_input = "cin";
defparam \ent|Add1~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y2_N5
cyclone_lcell \ent|cont2[21] (
// Equation(s):
// \ent|cont2 [21] = DFFEAS(GND, GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , \ent|Add1~105_combout , , , VCC)

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ent|Add1~105_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ent|cont2 [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont2[21] .lut_mask = "0000";
defparam \ent|cont2[21] .operation_mode = "normal";
defparam \ent|cont2[21] .output_mode = "reg_only";
defparam \ent|cont2[21] .register_cascade_mode = "off";
defparam \ent|cont2[21] .sum_lutc_input = "datac";
defparam \ent|cont2[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y2_N6
cyclone_lcell \ent|Add1~110 (
// Equation(s):
// \ent|Add1~110_combout  = (\ent|cont2 [22] $ ((!(!\ent|Add1~102  & \ent|Add1~107 ) # (\ent|Add1~102  & \ent|Add1~107COUT1_218 ))))
// \ent|Add1~112  = CARRY(((\ent|cont2 [22] & !\ent|Add1~107 )))
// \ent|Add1~112COUT1_220  = CARRY(((\ent|cont2 [22] & !\ent|Add1~107COUT1_218 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ent|cont2 [22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ent|Add1~102 ),
	.cin0(\ent|Add1~107 ),
	.cin1(\ent|Add1~107COUT1_218 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Add1~110_combout ),
	.regout(),
	.cout(),
	.cout0(\ent|Add1~112 ),
	.cout1(\ent|Add1~112COUT1_220 ));
// synopsys translate_off
defparam \ent|Add1~110 .cin0_used = "true";
defparam \ent|Add1~110 .cin1_used = "true";
defparam \ent|Add1~110 .cin_used = "true";
defparam \ent|Add1~110 .lut_mask = "c30c";
defparam \ent|Add1~110 .operation_mode = "arithmetic";
defparam \ent|Add1~110 .output_mode = "comb_only";
defparam \ent|Add1~110 .register_cascade_mode = "off";
defparam \ent|Add1~110 .sum_lutc_input = "cin";
defparam \ent|Add1~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y2_N4
cyclone_lcell \ent|cont2[22] (
// Equation(s):
// \ent|cont2 [22] = DFFEAS((((\ent|Add1~110_combout ))), GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ent|Add1~110_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ent|cont2 [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont2[22] .lut_mask = "ff00";
defparam \ent|cont2[22] .operation_mode = "normal";
defparam \ent|cont2[22] .output_mode = "reg_only";
defparam \ent|cont2[22] .register_cascade_mode = "off";
defparam \ent|cont2[22] .sum_lutc_input = "datac";
defparam \ent|cont2[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y4_N5
cyclone_lcell \ent|Add1~15 (
// Equation(s):
// \ent|Add1~15_combout  = \ent|cont2 [1] $ ((((\ent|Add1~12 ))))
// \ent|Add1~17  = CARRY(((!\ent|Add1~12 )) # (!\ent|cont2 [1]))
// \ent|Add1~17COUT1_186  = CARRY(((!\ent|Add1~12 )) # (!\ent|cont2 [1]))

	.clk(gnd),
	.dataa(\ent|cont2 [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ent|Add1~12 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Add1~15_combout ),
	.regout(),
	.cout(),
	.cout0(\ent|Add1~17 ),
	.cout1(\ent|Add1~17COUT1_186 ));
// synopsys translate_off
defparam \ent|Add1~15 .cin_used = "true";
defparam \ent|Add1~15 .lut_mask = "5a5f";
defparam \ent|Add1~15 .operation_mode = "arithmetic";
defparam \ent|Add1~15 .output_mode = "comb_only";
defparam \ent|Add1~15 .register_cascade_mode = "off";
defparam \ent|Add1~15 .sum_lutc_input = "cin";
defparam \ent|Add1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y4_N1
cyclone_lcell \ent|cont2[1] (
// Equation(s):
// \ent|Equal0~0  = (!\ent|cont2 [0] & (\ent|cont2 [3] & (!D1_cont2[1] & \ent|cont2 [2])))
// \ent|cont2 [1] = DFFEAS(\ent|Equal0~0 , GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , \ent|Add1~15_combout , , , VCC)

	.clk(\gdb|Mux0~combout ),
	.dataa(\ent|cont2 [0]),
	.datab(\ent|cont2 [3]),
	.datac(\ent|Add1~15_combout ),
	.datad(\ent|cont2 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Equal0~0 ),
	.regout(\ent|cont2 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont2[1] .lut_mask = "0400";
defparam \ent|cont2[1] .operation_mode = "normal";
defparam \ent|cont2[1] .output_mode = "reg_and_comb";
defparam \ent|cont2[1] .register_cascade_mode = "off";
defparam \ent|cont2[1] .sum_lutc_input = "qfbk";
defparam \ent|cont2[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y4_N6
cyclone_lcell \ent|Add1~0 (
// Equation(s):
// \ent|Add1~0_combout  = (\ent|cont2 [2] $ ((!(!\ent|Add1~12  & \ent|Add1~17 ) # (\ent|Add1~12  & \ent|Add1~17COUT1_186 ))))
// \ent|Add1~2  = CARRY(((\ent|cont2 [2] & !\ent|Add1~17 )))
// \ent|Add1~2COUT1_188  = CARRY(((\ent|cont2 [2] & !\ent|Add1~17COUT1_186 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ent|cont2 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ent|Add1~12 ),
	.cin0(\ent|Add1~17 ),
	.cin1(\ent|Add1~17COUT1_186 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(\ent|Add1~2 ),
	.cout1(\ent|Add1~2COUT1_188 ));
// synopsys translate_off
defparam \ent|Add1~0 .cin0_used = "true";
defparam \ent|Add1~0 .cin1_used = "true";
defparam \ent|Add1~0 .cin_used = "true";
defparam \ent|Add1~0 .lut_mask = "c30c";
defparam \ent|Add1~0 .operation_mode = "arithmetic";
defparam \ent|Add1~0 .output_mode = "comb_only";
defparam \ent|Add1~0 .register_cascade_mode = "off";
defparam \ent|Add1~0 .sum_lutc_input = "cin";
defparam \ent|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y4_N3
cyclone_lcell \ent|cont2[2] (
// Equation(s):
// \ent|cont2 [2] = DFFEAS((\ent|Add1~0_combout  & (((!\ent|Equal0~9_combout ) # (!\ent|Equal0~4_combout )))), GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(\ent|Add1~0_combout ),
	.datab(vcc),
	.datac(\ent|Equal0~4_combout ),
	.datad(\ent|Equal0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ent|cont2 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont2[2] .lut_mask = "0aaa";
defparam \ent|cont2[2] .operation_mode = "normal";
defparam \ent|cont2[2] .output_mode = "reg_only";
defparam \ent|cont2[2] .register_cascade_mode = "off";
defparam \ent|cont2[2] .sum_lutc_input = "datac";
defparam \ent|cont2[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y4_N7
cyclone_lcell \ent|Add1~5 (
// Equation(s):
// \ent|Add1~5_combout  = (\ent|cont2 [3] $ (((!\ent|Add1~12  & \ent|Add1~2 ) # (\ent|Add1~12  & \ent|Add1~2COUT1_188 ))))
// \ent|Add1~7  = CARRY(((!\ent|Add1~2 ) # (!\ent|cont2 [3])))
// \ent|Add1~7COUT1_190  = CARRY(((!\ent|Add1~2COUT1_188 ) # (!\ent|cont2 [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ent|cont2 [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ent|Add1~12 ),
	.cin0(\ent|Add1~2 ),
	.cin1(\ent|Add1~2COUT1_188 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Add1~5_combout ),
	.regout(),
	.cout(),
	.cout0(\ent|Add1~7 ),
	.cout1(\ent|Add1~7COUT1_190 ));
// synopsys translate_off
defparam \ent|Add1~5 .cin0_used = "true";
defparam \ent|Add1~5 .cin1_used = "true";
defparam \ent|Add1~5 .cin_used = "true";
defparam \ent|Add1~5 .lut_mask = "3c3f";
defparam \ent|Add1~5 .operation_mode = "arithmetic";
defparam \ent|Add1~5 .output_mode = "comb_only";
defparam \ent|Add1~5 .register_cascade_mode = "off";
defparam \ent|Add1~5 .sum_lutc_input = "cin";
defparam \ent|Add1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y4_N0
cyclone_lcell \ent|cont2[3] (
// Equation(s):
// \ent|cont2 [3] = DFFEAS(((\ent|Add1~5_combout  & ((!\ent|Equal0~9_combout ) # (!\ent|Equal0~4_combout )))), GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(\ent|Equal0~4_combout ),
	.datac(\ent|Add1~5_combout ),
	.datad(\ent|Equal0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ent|cont2 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont2[3] .lut_mask = "30f0";
defparam \ent|cont2[3] .operation_mode = "normal";
defparam \ent|cont2[3] .output_mode = "reg_only";
defparam \ent|cont2[3] .register_cascade_mode = "off";
defparam \ent|cont2[3] .sum_lutc_input = "datac";
defparam \ent|cont2[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y3_N0
cyclone_lcell \ent|Add1~30 (
// Equation(s):
// \ent|Add1~30_combout  = (\ent|cont2 [6] $ ((!\ent|Add1~27 )))
// \ent|Add1~32  = CARRY(((\ent|cont2 [6] & !\ent|Add1~27 )))
// \ent|Add1~32COUT1_194  = CARRY(((\ent|cont2 [6] & !\ent|Add1~27 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ent|cont2 [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ent|Add1~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Add1~30_combout ),
	.regout(),
	.cout(),
	.cout0(\ent|Add1~32 ),
	.cout1(\ent|Add1~32COUT1_194 ));
// synopsys translate_off
defparam \ent|Add1~30 .cin_used = "true";
defparam \ent|Add1~30 .lut_mask = "c30c";
defparam \ent|Add1~30 .operation_mode = "arithmetic";
defparam \ent|Add1~30 .output_mode = "comb_only";
defparam \ent|Add1~30 .register_cascade_mode = "off";
defparam \ent|Add1~30 .sum_lutc_input = "cin";
defparam \ent|Add1~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y3_N9
cyclone_lcell \ent|cont2[6] (
// Equation(s):
// \ent|cont2 [6] = DFFEAS(GND, GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , \ent|Add1~30_combout , , , VCC)

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ent|Add1~30_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ent|cont2 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont2[6] .lut_mask = "0000";
defparam \ent|cont2[6] .operation_mode = "normal";
defparam \ent|cont2[6] .output_mode = "reg_only";
defparam \ent|cont2[6] .register_cascade_mode = "off";
defparam \ent|cont2[6] .sum_lutc_input = "datac";
defparam \ent|cont2[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y3_N1
cyclone_lcell \ent|Add1~35 (
// Equation(s):
// \ent|Add1~35_combout  = \ent|cont2 [7] $ (((((!\ent|Add1~27  & \ent|Add1~32 ) # (\ent|Add1~27  & \ent|Add1~32COUT1_194 )))))
// \ent|Add1~37  = CARRY(((!\ent|Add1~32 )) # (!\ent|cont2 [7]))
// \ent|Add1~37COUT1_196  = CARRY(((!\ent|Add1~32COUT1_194 )) # (!\ent|cont2 [7]))

	.clk(gnd),
	.dataa(\ent|cont2 [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ent|Add1~27 ),
	.cin0(\ent|Add1~32 ),
	.cin1(\ent|Add1~32COUT1_194 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Add1~35_combout ),
	.regout(),
	.cout(),
	.cout0(\ent|Add1~37 ),
	.cout1(\ent|Add1~37COUT1_196 ));
// synopsys translate_off
defparam \ent|Add1~35 .cin0_used = "true";
defparam \ent|Add1~35 .cin1_used = "true";
defparam \ent|Add1~35 .cin_used = "true";
defparam \ent|Add1~35 .lut_mask = "5a5f";
defparam \ent|Add1~35 .operation_mode = "arithmetic";
defparam \ent|Add1~35 .output_mode = "comb_only";
defparam \ent|Add1~35 .register_cascade_mode = "off";
defparam \ent|Add1~35 .sum_lutc_input = "cin";
defparam \ent|Add1~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y3_N7
cyclone_lcell \ent|cont2[7] (
// Equation(s):
// \ent|cont2 [7] = DFFEAS((((\ent|Add1~35_combout ))), GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ent|Add1~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ent|cont2 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont2[7] .lut_mask = "ff00";
defparam \ent|cont2[7] .operation_mode = "normal";
defparam \ent|cont2[7] .output_mode = "reg_only";
defparam \ent|cont2[7] .register_cascade_mode = "off";
defparam \ent|cont2[7] .sum_lutc_input = "datac";
defparam \ent|cont2[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y4_N0
cyclone_lcell \ent|cont2[4] (
// Equation(s):
// \ent|Equal0~1  = (!\ent|cont2 [5] & (!\ent|cont2 [7] & (!D1_cont2[4] & !\ent|cont2 [6])))
// \ent|cont2 [4] = DFFEAS(\ent|Equal0~1 , GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , \ent|Add1~20_combout , , , VCC)

	.clk(\gdb|Mux0~combout ),
	.dataa(\ent|cont2 [5]),
	.datab(\ent|cont2 [7]),
	.datac(\ent|Add1~20_combout ),
	.datad(\ent|cont2 [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Equal0~1 ),
	.regout(\ent|cont2 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont2[4] .lut_mask = "0001";
defparam \ent|cont2[4] .operation_mode = "normal";
defparam \ent|cont2[4] .output_mode = "reg_and_comb";
defparam \ent|cont2[4] .register_cascade_mode = "off";
defparam \ent|cont2[4] .sum_lutc_input = "qfbk";
defparam \ent|cont2[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y4_N8
cyclone_lcell \ent|Add1~20 (
// Equation(s):
// \ent|Add1~20_combout  = (\ent|cont2 [4] $ ((!(!\ent|Add1~12  & \ent|Add1~7 ) # (\ent|Add1~12  & \ent|Add1~7COUT1_190 ))))
// \ent|Add1~22  = CARRY(((\ent|cont2 [4] & !\ent|Add1~7 )))
// \ent|Add1~22COUT1_192  = CARRY(((\ent|cont2 [4] & !\ent|Add1~7COUT1_190 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ent|cont2 [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ent|Add1~12 ),
	.cin0(\ent|Add1~7 ),
	.cin1(\ent|Add1~7COUT1_190 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Add1~20_combout ),
	.regout(),
	.cout(),
	.cout0(\ent|Add1~22 ),
	.cout1(\ent|Add1~22COUT1_192 ));
// synopsys translate_off
defparam \ent|Add1~20 .cin0_used = "true";
defparam \ent|Add1~20 .cin1_used = "true";
defparam \ent|Add1~20 .cin_used = "true";
defparam \ent|Add1~20 .lut_mask = "c30c";
defparam \ent|Add1~20 .operation_mode = "arithmetic";
defparam \ent|Add1~20 .output_mode = "comb_only";
defparam \ent|Add1~20 .register_cascade_mode = "off";
defparam \ent|Add1~20 .sum_lutc_input = "cin";
defparam \ent|Add1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y3_N5
cyclone_lcell \ent|Add1~55 (
// Equation(s):
// \ent|Add1~55_combout  = \ent|cont2 [11] $ ((((\ent|Add1~52 ))))
// \ent|Add1~57  = CARRY(((!\ent|Add1~52 )) # (!\ent|cont2 [11]))
// \ent|Add1~57COUT1_202  = CARRY(((!\ent|Add1~52 )) # (!\ent|cont2 [11]))

	.clk(gnd),
	.dataa(\ent|cont2 [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ent|Add1~52 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Add1~55_combout ),
	.regout(),
	.cout(),
	.cout0(\ent|Add1~57 ),
	.cout1(\ent|Add1~57COUT1_202 ));
// synopsys translate_off
defparam \ent|Add1~55 .cin_used = "true";
defparam \ent|Add1~55 .lut_mask = "5a5f";
defparam \ent|Add1~55 .operation_mode = "arithmetic";
defparam \ent|Add1~55 .output_mode = "comb_only";
defparam \ent|Add1~55 .register_cascade_mode = "off";
defparam \ent|Add1~55 .sum_lutc_input = "cin";
defparam \ent|Add1~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y3_N8
cyclone_lcell \ent|cont2[11] (
// Equation(s):
// \ent|cont2 [11] = DFFEAS(GND, GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , \ent|Add1~55_combout , , , VCC)

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ent|Add1~55_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ent|cont2 [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont2[11] .lut_mask = "0000";
defparam \ent|cont2[11] .operation_mode = "normal";
defparam \ent|cont2[11] .output_mode = "reg_only";
defparam \ent|cont2[11] .register_cascade_mode = "off";
defparam \ent|cont2[11] .sum_lutc_input = "datac";
defparam \ent|cont2[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y3_N6
cyclone_lcell \ent|Add1~60 (
// Equation(s):
// \ent|Add1~60_combout  = (\ent|cont2 [12] $ ((!(!\ent|Add1~52  & \ent|Add1~57 ) # (\ent|Add1~52  & \ent|Add1~57COUT1_202 ))))
// \ent|Add1~62  = CARRY(((\ent|cont2 [12] & !\ent|Add1~57 )))
// \ent|Add1~62COUT1_204  = CARRY(((\ent|cont2 [12] & !\ent|Add1~57COUT1_202 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ent|cont2 [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ent|Add1~52 ),
	.cin0(\ent|Add1~57 ),
	.cin1(\ent|Add1~57COUT1_202 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Add1~60_combout ),
	.regout(),
	.cout(),
	.cout0(\ent|Add1~62 ),
	.cout1(\ent|Add1~62COUT1_204 ));
// synopsys translate_off
defparam \ent|Add1~60 .cin0_used = "true";
defparam \ent|Add1~60 .cin1_used = "true";
defparam \ent|Add1~60 .cin_used = "true";
defparam \ent|Add1~60 .lut_mask = "c30c";
defparam \ent|Add1~60 .operation_mode = "arithmetic";
defparam \ent|Add1~60 .output_mode = "comb_only";
defparam \ent|Add1~60 .register_cascade_mode = "off";
defparam \ent|Add1~60 .sum_lutc_input = "cin";
defparam \ent|Add1~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y3_N4
cyclone_lcell \ent|cont2[12] (
// Equation(s):
// \ent|Equal0~3  = (!\ent|cont2 [14] & (!\ent|cont2 [13] & (!D1_cont2[12] & !\ent|cont2 [15])))
// \ent|cont2 [12] = DFFEAS(\ent|Equal0~3 , GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , \ent|Add1~60_combout , , , VCC)

	.clk(\gdb|Mux0~combout ),
	.dataa(\ent|cont2 [14]),
	.datab(\ent|cont2 [13]),
	.datac(\ent|Add1~60_combout ),
	.datad(\ent|cont2 [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Equal0~3 ),
	.regout(\ent|cont2 [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont2[12] .lut_mask = "0001";
defparam \ent|cont2[12] .operation_mode = "normal";
defparam \ent|cont2[12] .output_mode = "reg_and_comb";
defparam \ent|cont2[12] .register_cascade_mode = "off";
defparam \ent|cont2[12] .sum_lutc_input = "qfbk";
defparam \ent|cont2[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y3_N7
cyclone_lcell \ent|Add1~65 (
// Equation(s):
// \ent|Add1~65_combout  = (\ent|cont2 [13] $ (((!\ent|Add1~52  & \ent|Add1~62 ) # (\ent|Add1~52  & \ent|Add1~62COUT1_204 ))))
// \ent|Add1~67  = CARRY(((!\ent|Add1~62 ) # (!\ent|cont2 [13])))
// \ent|Add1~67COUT1_206  = CARRY(((!\ent|Add1~62COUT1_204 ) # (!\ent|cont2 [13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ent|cont2 [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ent|Add1~52 ),
	.cin0(\ent|Add1~62 ),
	.cin1(\ent|Add1~62COUT1_204 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Add1~65_combout ),
	.regout(),
	.cout(),
	.cout0(\ent|Add1~67 ),
	.cout1(\ent|Add1~67COUT1_206 ));
// synopsys translate_off
defparam \ent|Add1~65 .cin0_used = "true";
defparam \ent|Add1~65 .cin1_used = "true";
defparam \ent|Add1~65 .cin_used = "true";
defparam \ent|Add1~65 .lut_mask = "3c3f";
defparam \ent|Add1~65 .operation_mode = "arithmetic";
defparam \ent|Add1~65 .output_mode = "comb_only";
defparam \ent|Add1~65 .register_cascade_mode = "off";
defparam \ent|Add1~65 .sum_lutc_input = "cin";
defparam \ent|Add1~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y3_N0
cyclone_lcell \ent|cont2[13] (
// Equation(s):
// \ent|cont2 [13] = DFFEAS((((\ent|Add1~65_combout ))), GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ent|Add1~65_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ent|cont2 [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont2[13] .lut_mask = "ff00";
defparam \ent|cont2[13] .operation_mode = "normal";
defparam \ent|cont2[13] .output_mode = "reg_only";
defparam \ent|cont2[13] .register_cascade_mode = "off";
defparam \ent|cont2[13] .sum_lutc_input = "datac";
defparam \ent|cont2[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y3_N8
cyclone_lcell \ent|Add1~70 (
// Equation(s):
// \ent|Add1~70_combout  = \ent|cont2 [14] $ ((((!(!\ent|Add1~52  & \ent|Add1~67 ) # (\ent|Add1~52  & \ent|Add1~67COUT1_206 )))))
// \ent|Add1~72  = CARRY((\ent|cont2 [14] & ((!\ent|Add1~67 ))))
// \ent|Add1~72COUT1_208  = CARRY((\ent|cont2 [14] & ((!\ent|Add1~67COUT1_206 ))))

	.clk(gnd),
	.dataa(\ent|cont2 [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ent|Add1~52 ),
	.cin0(\ent|Add1~67 ),
	.cin1(\ent|Add1~67COUT1_206 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Add1~70_combout ),
	.regout(),
	.cout(),
	.cout0(\ent|Add1~72 ),
	.cout1(\ent|Add1~72COUT1_208 ));
// synopsys translate_off
defparam \ent|Add1~70 .cin0_used = "true";
defparam \ent|Add1~70 .cin1_used = "true";
defparam \ent|Add1~70 .cin_used = "true";
defparam \ent|Add1~70 .lut_mask = "a50a";
defparam \ent|Add1~70 .operation_mode = "arithmetic";
defparam \ent|Add1~70 .output_mode = "comb_only";
defparam \ent|Add1~70 .register_cascade_mode = "off";
defparam \ent|Add1~70 .sum_lutc_input = "cin";
defparam \ent|Add1~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y3_N1
cyclone_lcell \ent|cont2[14] (
// Equation(s):
// \ent|cont2 [14] = DFFEAS(GND, GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , \ent|Add1~70_combout , , , VCC)

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ent|Add1~70_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ent|cont2 [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont2[14] .lut_mask = "0000";
defparam \ent|cont2[14] .operation_mode = "normal";
defparam \ent|cont2[14] .output_mode = "reg_only";
defparam \ent|cont2[14] .register_cascade_mode = "off";
defparam \ent|cont2[14] .sum_lutc_input = "datac";
defparam \ent|cont2[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y3_N2
cyclone_lcell \ent|Add1~40 (
// Equation(s):
// \ent|Add1~40_combout  = \ent|cont2 [8] $ ((((!(!\ent|Add1~27  & \ent|Add1~37 ) # (\ent|Add1~27  & \ent|Add1~37COUT1_196 )))))
// \ent|Add1~42  = CARRY((\ent|cont2 [8] & ((!\ent|Add1~37 ))))
// \ent|Add1~42COUT1_198  = CARRY((\ent|cont2 [8] & ((!\ent|Add1~37COUT1_196 ))))

	.clk(gnd),
	.dataa(\ent|cont2 [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ent|Add1~27 ),
	.cin0(\ent|Add1~37 ),
	.cin1(\ent|Add1~37COUT1_196 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Add1~40_combout ),
	.regout(),
	.cout(),
	.cout0(\ent|Add1~42 ),
	.cout1(\ent|Add1~42COUT1_198 ));
// synopsys translate_off
defparam \ent|Add1~40 .cin0_used = "true";
defparam \ent|Add1~40 .cin1_used = "true";
defparam \ent|Add1~40 .cin_used = "true";
defparam \ent|Add1~40 .lut_mask = "a50a";
defparam \ent|Add1~40 .operation_mode = "arithmetic";
defparam \ent|Add1~40 .output_mode = "comb_only";
defparam \ent|Add1~40 .register_cascade_mode = "off";
defparam \ent|Add1~40 .sum_lutc_input = "cin";
defparam \ent|Add1~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y3_N3
cyclone_lcell \ent|Add1~45 (
// Equation(s):
// \ent|Add1~45_combout  = (\ent|cont2 [9] $ (((!\ent|Add1~27  & \ent|Add1~42 ) # (\ent|Add1~27  & \ent|Add1~42COUT1_198 ))))
// \ent|Add1~47  = CARRY(((!\ent|Add1~42 ) # (!\ent|cont2 [9])))
// \ent|Add1~47COUT1_200  = CARRY(((!\ent|Add1~42COUT1_198 ) # (!\ent|cont2 [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ent|cont2 [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ent|Add1~27 ),
	.cin0(\ent|Add1~42 ),
	.cin1(\ent|Add1~42COUT1_198 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Add1~45_combout ),
	.regout(),
	.cout(),
	.cout0(\ent|Add1~47 ),
	.cout1(\ent|Add1~47COUT1_200 ));
// synopsys translate_off
defparam \ent|Add1~45 .cin0_used = "true";
defparam \ent|Add1~45 .cin1_used = "true";
defparam \ent|Add1~45 .cin_used = "true";
defparam \ent|Add1~45 .lut_mask = "3c3f";
defparam \ent|Add1~45 .operation_mode = "arithmetic";
defparam \ent|Add1~45 .output_mode = "comb_only";
defparam \ent|Add1~45 .register_cascade_mode = "off";
defparam \ent|Add1~45 .sum_lutc_input = "cin";
defparam \ent|Add1~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y3_N5
cyclone_lcell \ent|cont2[9] (
// Equation(s):
// \ent|cont2 [9] = DFFEAS(GND, GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , \ent|Add1~45_combout , , , VCC)

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ent|Add1~45_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ent|cont2 [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont2[9] .lut_mask = "0000";
defparam \ent|cont2[9] .operation_mode = "normal";
defparam \ent|cont2[9] .output_mode = "reg_only";
defparam \ent|cont2[9] .register_cascade_mode = "off";
defparam \ent|cont2[9] .sum_lutc_input = "datac";
defparam \ent|cont2[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y3_N2
cyclone_lcell \ent|cont2[8] (
// Equation(s):
// \ent|Equal0~2  = (!\ent|cont2 [10] & (!\ent|cont2 [11] & (!D1_cont2[8] & !\ent|cont2 [9])))
// \ent|cont2 [8] = DFFEAS(\ent|Equal0~2 , GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , \ent|Add1~40_combout , , , VCC)

	.clk(\gdb|Mux0~combout ),
	.dataa(\ent|cont2 [10]),
	.datab(\ent|cont2 [11]),
	.datac(\ent|Add1~40_combout ),
	.datad(\ent|cont2 [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Equal0~2 ),
	.regout(\ent|cont2 [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont2[8] .lut_mask = "0001";
defparam \ent|cont2[8] .operation_mode = "normal";
defparam \ent|cont2[8] .output_mode = "reg_and_comb";
defparam \ent|cont2[8] .register_cascade_mode = "off";
defparam \ent|cont2[8] .sum_lutc_input = "qfbk";
defparam \ent|cont2[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y4_N5
cyclone_lcell \ent|Equal0~4 (
// Equation(s):
// \ent|Equal0~4_combout  = (\ent|Equal0~0  & (\ent|Equal0~1  & (\ent|Equal0~3  & \ent|Equal0~2 )))

	.clk(gnd),
	.dataa(\ent|Equal0~0 ),
	.datab(\ent|Equal0~1 ),
	.datac(\ent|Equal0~3 ),
	.datad(\ent|Equal0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|Equal0~4 .lut_mask = "8000";
defparam \ent|Equal0~4 .operation_mode = "normal";
defparam \ent|Equal0~4 .output_mode = "comb_only";
defparam \ent|Equal0~4 .register_cascade_mode = "off";
defparam \ent|Equal0~4 .sum_lutc_input = "datac";
defparam \ent|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y4_N4
cyclone_lcell \ent|Add1~10 (
// Equation(s):
// \ent|Add1~10_combout  = (!\ent|cont2 [0])
// \ent|Add1~12  = CARRY((\ent|cont2 [0]))

	.clk(gnd),
	.dataa(\ent|cont2 [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Add1~10_combout ),
	.regout(),
	.cout(\ent|Add1~12 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|Add1~10 .lut_mask = "55aa";
defparam \ent|Add1~10 .operation_mode = "arithmetic";
defparam \ent|Add1~10 .output_mode = "comb_only";
defparam \ent|Add1~10 .register_cascade_mode = "off";
defparam \ent|Add1~10 .sum_lutc_input = "datac";
defparam \ent|Add1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y4_N2
cyclone_lcell \ent|cont2[0] (
// Equation(s):
// \ent|cont2 [0] = DFFEAS(((\ent|Add1~10_combout  & ((!\ent|Equal0~9_combout ) # (!\ent|Equal0~4_combout )))), GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(\ent|Equal0~4_combout ),
	.datac(\ent|Add1~10_combout ),
	.datad(\ent|Equal0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ent|cont2 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont2[0] .lut_mask = "30f0";
defparam \ent|cont2[0] .operation_mode = "normal";
defparam \ent|cont2[0] .output_mode = "reg_only";
defparam \ent|cont2[0] .register_cascade_mode = "off";
defparam \ent|cont2[0] .sum_lutc_input = "datac";
defparam \ent|cont2[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y4_N9
cyclone_lcell \ent|Add1~25 (
// Equation(s):
// \ent|Add1~25_combout  = (\ent|cont2 [5] $ (((!\ent|Add1~12  & \ent|Add1~22 ) # (\ent|Add1~12  & \ent|Add1~22COUT1_192 ))))
// \ent|Add1~27  = CARRY(((!\ent|Add1~22COUT1_192 ) # (!\ent|cont2 [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ent|cont2 [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ent|Add1~12 ),
	.cin0(\ent|Add1~22 ),
	.cin1(\ent|Add1~22COUT1_192 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Add1~25_combout ),
	.regout(),
	.cout(\ent|Add1~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|Add1~25 .cin0_used = "true";
defparam \ent|Add1~25 .cin1_used = "true";
defparam \ent|Add1~25 .cin_used = "true";
defparam \ent|Add1~25 .lut_mask = "3c3f";
defparam \ent|Add1~25 .operation_mode = "arithmetic";
defparam \ent|Add1~25 .output_mode = "comb_only";
defparam \ent|Add1~25 .register_cascade_mode = "off";
defparam \ent|Add1~25 .sum_lutc_input = "cin";
defparam \ent|Add1~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y4_N9
cyclone_lcell \ent|cont2[5] (
// Equation(s):
// \ent|cont2 [5] = DFFEAS((((\ent|Add1~25_combout ))), GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ent|Add1~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ent|cont2 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont2[5] .lut_mask = "ff00";
defparam \ent|cont2[5] .operation_mode = "normal";
defparam \ent|cont2[5] .output_mode = "reg_only";
defparam \ent|cont2[5] .register_cascade_mode = "off";
defparam \ent|cont2[5] .sum_lutc_input = "datac";
defparam \ent|cont2[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y3_N4
cyclone_lcell \ent|Add1~50 (
// Equation(s):
// \ent|Add1~50_combout  = \ent|cont2 [10] $ ((((!(!\ent|Add1~27  & \ent|Add1~47 ) # (\ent|Add1~27  & \ent|Add1~47COUT1_200 )))))
// \ent|Add1~52  = CARRY((\ent|cont2 [10] & ((!\ent|Add1~47COUT1_200 ))))

	.clk(gnd),
	.dataa(\ent|cont2 [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ent|Add1~27 ),
	.cin0(\ent|Add1~47 ),
	.cin1(\ent|Add1~47COUT1_200 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Add1~50_combout ),
	.regout(),
	.cout(\ent|Add1~52 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|Add1~50 .cin0_used = "true";
defparam \ent|Add1~50 .cin1_used = "true";
defparam \ent|Add1~50 .cin_used = "true";
defparam \ent|Add1~50 .lut_mask = "a50a";
defparam \ent|Add1~50 .operation_mode = "arithmetic";
defparam \ent|Add1~50 .output_mode = "comb_only";
defparam \ent|Add1~50 .register_cascade_mode = "off";
defparam \ent|Add1~50 .sum_lutc_input = "cin";
defparam \ent|Add1~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y3_N6
cyclone_lcell \ent|cont2[10] (
// Equation(s):
// \ent|cont2 [10] = DFFEAS((((\ent|Add1~50_combout ))), GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ent|Add1~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ent|cont2 [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont2[10] .lut_mask = "ff00";
defparam \ent|cont2[10] .operation_mode = "normal";
defparam \ent|cont2[10] .output_mode = "reg_only";
defparam \ent|cont2[10] .register_cascade_mode = "off";
defparam \ent|cont2[10] .sum_lutc_input = "datac";
defparam \ent|cont2[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y3_N9
cyclone_lcell \ent|Add1~75 (
// Equation(s):
// \ent|Add1~75_combout  = \ent|cont2 [15] $ (((((!\ent|Add1~52  & \ent|Add1~72 ) # (\ent|Add1~52  & \ent|Add1~72COUT1_208 )))))
// \ent|Add1~77  = CARRY(((!\ent|Add1~72COUT1_208 )) # (!\ent|cont2 [15]))

	.clk(gnd),
	.dataa(\ent|cont2 [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ent|Add1~52 ),
	.cin0(\ent|Add1~72 ),
	.cin1(\ent|Add1~72COUT1_208 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Add1~75_combout ),
	.regout(),
	.cout(\ent|Add1~77 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|Add1~75 .cin0_used = "true";
defparam \ent|Add1~75 .cin1_used = "true";
defparam \ent|Add1~75 .cin_used = "true";
defparam \ent|Add1~75 .lut_mask = "5a5f";
defparam \ent|Add1~75 .operation_mode = "arithmetic";
defparam \ent|Add1~75 .output_mode = "comb_only";
defparam \ent|Add1~75 .register_cascade_mode = "off";
defparam \ent|Add1~75 .sum_lutc_input = "cin";
defparam \ent|Add1~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y3_N3
cyclone_lcell \ent|cont2[15] (
// Equation(s):
// \ent|cont2 [15] = DFFEAS((((\ent|Add1~75_combout ))), GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ent|Add1~75_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ent|cont2 [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont2[15] .lut_mask = "ff00";
defparam \ent|cont2[15] .operation_mode = "normal";
defparam \ent|cont2[15] .output_mode = "reg_only";
defparam \ent|cont2[15] .register_cascade_mode = "off";
defparam \ent|cont2[15] .sum_lutc_input = "datac";
defparam \ent|cont2[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y2_N0
cyclone_lcell \ent|Add1~80 (
// Equation(s):
// \ent|Add1~80_combout  = \ent|cont2 [16] $ ((((!\ent|Add1~77 ))))
// \ent|Add1~82  = CARRY((\ent|cont2 [16] & ((!\ent|Add1~77 ))))
// \ent|Add1~82COUT1_210  = CARRY((\ent|cont2 [16] & ((!\ent|Add1~77 ))))

	.clk(gnd),
	.dataa(\ent|cont2 [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ent|Add1~77 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Add1~80_combout ),
	.regout(),
	.cout(),
	.cout0(\ent|Add1~82 ),
	.cout1(\ent|Add1~82COUT1_210 ));
// synopsys translate_off
defparam \ent|Add1~80 .cin_used = "true";
defparam \ent|Add1~80 .lut_mask = "a50a";
defparam \ent|Add1~80 .operation_mode = "arithmetic";
defparam \ent|Add1~80 .output_mode = "comb_only";
defparam \ent|Add1~80 .register_cascade_mode = "off";
defparam \ent|Add1~80 .sum_lutc_input = "cin";
defparam \ent|Add1~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y2_N2
cyclone_lcell \ent|cont2[16] (
// Equation(s):
// \ent|Equal0~5  = (!\ent|cont2 [19] & (!\ent|cont2 [18] & (!D1_cont2[16] & !\ent|cont2 [17])))
// \ent|cont2 [16] = DFFEAS(\ent|Equal0~5 , GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , \ent|Add1~80_combout , , , VCC)

	.clk(\gdb|Mux0~combout ),
	.dataa(\ent|cont2 [19]),
	.datab(\ent|cont2 [18]),
	.datac(\ent|Add1~80_combout ),
	.datad(\ent|cont2 [17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Equal0~5 ),
	.regout(\ent|cont2 [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont2[16] .lut_mask = "0001";
defparam \ent|cont2[16] .operation_mode = "normal";
defparam \ent|cont2[16] .output_mode = "reg_and_comb";
defparam \ent|cont2[16] .register_cascade_mode = "off";
defparam \ent|cont2[16] .sum_lutc_input = "qfbk";
defparam \ent|cont2[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y2_N1
cyclone_lcell \ent|Add1~85 (
// Equation(s):
// \ent|Add1~85_combout  = (\ent|cont2 [17] $ (((!\ent|Add1~77  & \ent|Add1~82 ) # (\ent|Add1~77  & \ent|Add1~82COUT1_210 ))))
// \ent|Add1~87  = CARRY(((!\ent|Add1~82 ) # (!\ent|cont2 [17])))
// \ent|Add1~87COUT1_212  = CARRY(((!\ent|Add1~82COUT1_210 ) # (!\ent|cont2 [17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ent|cont2 [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ent|Add1~77 ),
	.cin0(\ent|Add1~82 ),
	.cin1(\ent|Add1~82COUT1_210 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Add1~85_combout ),
	.regout(),
	.cout(),
	.cout0(\ent|Add1~87 ),
	.cout1(\ent|Add1~87COUT1_212 ));
// synopsys translate_off
defparam \ent|Add1~85 .cin0_used = "true";
defparam \ent|Add1~85 .cin1_used = "true";
defparam \ent|Add1~85 .cin_used = "true";
defparam \ent|Add1~85 .lut_mask = "3c3f";
defparam \ent|Add1~85 .operation_mode = "arithmetic";
defparam \ent|Add1~85 .output_mode = "comb_only";
defparam \ent|Add1~85 .register_cascade_mode = "off";
defparam \ent|Add1~85 .sum_lutc_input = "cin";
defparam \ent|Add1~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y2_N2
cyclone_lcell \ent|cont2[17] (
// Equation(s):
// \ent|cont2 [17] = DFFEAS((((\ent|Add1~85_combout ))), GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ent|Add1~85_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ent|cont2 [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont2[17] .lut_mask = "ff00";
defparam \ent|cont2[17] .operation_mode = "normal";
defparam \ent|cont2[17] .output_mode = "reg_only";
defparam \ent|cont2[17] .register_cascade_mode = "off";
defparam \ent|cont2[17] .sum_lutc_input = "datac";
defparam \ent|cont2[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y2_N2
cyclone_lcell \ent|Add1~90 (
// Equation(s):
// \ent|Add1~90_combout  = \ent|cont2 [18] $ ((((!(!\ent|Add1~77  & \ent|Add1~87 ) # (\ent|Add1~77  & \ent|Add1~87COUT1_212 )))))
// \ent|Add1~92  = CARRY((\ent|cont2 [18] & ((!\ent|Add1~87 ))))
// \ent|Add1~92COUT1_214  = CARRY((\ent|cont2 [18] & ((!\ent|Add1~87COUT1_212 ))))

	.clk(gnd),
	.dataa(\ent|cont2 [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ent|Add1~77 ),
	.cin0(\ent|Add1~87 ),
	.cin1(\ent|Add1~87COUT1_212 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Add1~90_combout ),
	.regout(),
	.cout(),
	.cout0(\ent|Add1~92 ),
	.cout1(\ent|Add1~92COUT1_214 ));
// synopsys translate_off
defparam \ent|Add1~90 .cin0_used = "true";
defparam \ent|Add1~90 .cin1_used = "true";
defparam \ent|Add1~90 .cin_used = "true";
defparam \ent|Add1~90 .lut_mask = "a50a";
defparam \ent|Add1~90 .operation_mode = "arithmetic";
defparam \ent|Add1~90 .output_mode = "comb_only";
defparam \ent|Add1~90 .register_cascade_mode = "off";
defparam \ent|Add1~90 .sum_lutc_input = "cin";
defparam \ent|Add1~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y2_N8
cyclone_lcell \ent|cont2[18] (
// Equation(s):
// \ent|cont2 [18] = DFFEAS(GND, GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , \ent|Add1~90_combout , , , VCC)

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ent|Add1~90_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ent|cont2 [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont2[18] .lut_mask = "0000";
defparam \ent|cont2[18] .operation_mode = "normal";
defparam \ent|cont2[18] .output_mode = "reg_only";
defparam \ent|cont2[18] .register_cascade_mode = "off";
defparam \ent|cont2[18] .sum_lutc_input = "datac";
defparam \ent|cont2[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y2_N3
cyclone_lcell \ent|Add1~95 (
// Equation(s):
// \ent|Add1~95_combout  = (\ent|cont2 [19] $ (((!\ent|Add1~77  & \ent|Add1~92 ) # (\ent|Add1~77  & \ent|Add1~92COUT1_214 ))))
// \ent|Add1~97  = CARRY(((!\ent|Add1~92 ) # (!\ent|cont2 [19])))
// \ent|Add1~97COUT1_216  = CARRY(((!\ent|Add1~92COUT1_214 ) # (!\ent|cont2 [19])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ent|cont2 [19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ent|Add1~77 ),
	.cin0(\ent|Add1~92 ),
	.cin1(\ent|Add1~92COUT1_214 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Add1~95_combout ),
	.regout(),
	.cout(),
	.cout0(\ent|Add1~97 ),
	.cout1(\ent|Add1~97COUT1_216 ));
// synopsys translate_off
defparam \ent|Add1~95 .cin0_used = "true";
defparam \ent|Add1~95 .cin1_used = "true";
defparam \ent|Add1~95 .cin_used = "true";
defparam \ent|Add1~95 .lut_mask = "3c3f";
defparam \ent|Add1~95 .operation_mode = "arithmetic";
defparam \ent|Add1~95 .output_mode = "comb_only";
defparam \ent|Add1~95 .register_cascade_mode = "off";
defparam \ent|Add1~95 .sum_lutc_input = "cin";
defparam \ent|Add1~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y2_N8
cyclone_lcell \ent|cont2[19] (
// Equation(s):
// \ent|cont2 [19] = DFFEAS(GND, GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , \ent|Add1~95_combout , , , VCC)

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ent|Add1~95_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ent|cont2 [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont2[19] .lut_mask = "0000";
defparam \ent|cont2[19] .operation_mode = "normal";
defparam \ent|cont2[19] .output_mode = "reg_only";
defparam \ent|cont2[19] .register_cascade_mode = "off";
defparam \ent|cont2[19] .sum_lutc_input = "datac";
defparam \ent|cont2[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y2_N4
cyclone_lcell \ent|Add1~100 (
// Equation(s):
// \ent|Add1~100_combout  = (\ent|cont2 [20] $ ((!(!\ent|Add1~77  & \ent|Add1~97 ) # (\ent|Add1~77  & \ent|Add1~97COUT1_216 ))))
// \ent|Add1~102  = CARRY(((\ent|cont2 [20] & !\ent|Add1~97COUT1_216 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ent|cont2 [20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ent|Add1~77 ),
	.cin0(\ent|Add1~97 ),
	.cin1(\ent|Add1~97COUT1_216 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Add1~100_combout ),
	.regout(),
	.cout(\ent|Add1~102 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|Add1~100 .cin0_used = "true";
defparam \ent|Add1~100 .cin1_used = "true";
defparam \ent|Add1~100 .cin_used = "true";
defparam \ent|Add1~100 .lut_mask = "c30c";
defparam \ent|Add1~100 .operation_mode = "arithmetic";
defparam \ent|Add1~100 .output_mode = "comb_only";
defparam \ent|Add1~100 .register_cascade_mode = "off";
defparam \ent|Add1~100 .sum_lutc_input = "cin";
defparam \ent|Add1~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y2_N9
cyclone_lcell \ent|cont2[20] (
// Equation(s):
// \ent|Equal0~6  = (!\ent|cont2 [23] & (!\ent|cont2 [22] & (!D1_cont2[20] & !\ent|cont2 [21])))
// \ent|cont2 [20] = DFFEAS(\ent|Equal0~6 , GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , \ent|Add1~100_combout , , , VCC)

	.clk(\gdb|Mux0~combout ),
	.dataa(\ent|cont2 [23]),
	.datab(\ent|cont2 [22]),
	.datac(\ent|Add1~100_combout ),
	.datad(\ent|cont2 [21]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Equal0~6 ),
	.regout(\ent|cont2 [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont2[20] .lut_mask = "0001";
defparam \ent|cont2[20] .operation_mode = "normal";
defparam \ent|cont2[20] .output_mode = "reg_and_comb";
defparam \ent|cont2[20] .register_cascade_mode = "off";
defparam \ent|cont2[20] .sum_lutc_input = "qfbk";
defparam \ent|cont2[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y2_N7
cyclone_lcell \ent|Add1~115 (
// Equation(s):
// \ent|Add1~115_combout  = \ent|cont2 [23] $ (((((!\ent|Add1~102  & \ent|Add1~112 ) # (\ent|Add1~102  & \ent|Add1~112COUT1_220 )))))
// \ent|Add1~117  = CARRY(((!\ent|Add1~112 )) # (!\ent|cont2 [23]))
// \ent|Add1~117COUT1_222  = CARRY(((!\ent|Add1~112COUT1_220 )) # (!\ent|cont2 [23]))

	.clk(gnd),
	.dataa(\ent|cont2 [23]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ent|Add1~102 ),
	.cin0(\ent|Add1~112 ),
	.cin1(\ent|Add1~112COUT1_220 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Add1~115_combout ),
	.regout(),
	.cout(),
	.cout0(\ent|Add1~117 ),
	.cout1(\ent|Add1~117COUT1_222 ));
// synopsys translate_off
defparam \ent|Add1~115 .cin0_used = "true";
defparam \ent|Add1~115 .cin1_used = "true";
defparam \ent|Add1~115 .cin_used = "true";
defparam \ent|Add1~115 .lut_mask = "5a5f";
defparam \ent|Add1~115 .operation_mode = "arithmetic";
defparam \ent|Add1~115 .output_mode = "comb_only";
defparam \ent|Add1~115 .register_cascade_mode = "off";
defparam \ent|Add1~115 .sum_lutc_input = "cin";
defparam \ent|Add1~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y2_N7
cyclone_lcell \ent|cont2[23] (
// Equation(s):
// \ent|cont2 [23] = DFFEAS(GND, GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , \ent|Add1~115_combout , , , VCC)

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ent|Add1~115_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ent|cont2 [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont2[23] .lut_mask = "0000";
defparam \ent|cont2[23] .operation_mode = "normal";
defparam \ent|cont2[23] .output_mode = "reg_only";
defparam \ent|cont2[23] .register_cascade_mode = "off";
defparam \ent|cont2[23] .sum_lutc_input = "datac";
defparam \ent|cont2[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y2_N8
cyclone_lcell \ent|Add1~120 (
// Equation(s):
// \ent|Add1~120_combout  = (\ent|cont2 [24] $ ((!(!\ent|Add1~102  & \ent|Add1~117 ) # (\ent|Add1~102  & \ent|Add1~117COUT1_222 ))))
// \ent|Add1~122  = CARRY(((\ent|cont2 [24] & !\ent|Add1~117 )))
// \ent|Add1~122COUT1_224  = CARRY(((\ent|cont2 [24] & !\ent|Add1~117COUT1_222 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ent|cont2 [24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ent|Add1~102 ),
	.cin0(\ent|Add1~117 ),
	.cin1(\ent|Add1~117COUT1_222 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Add1~120_combout ),
	.regout(),
	.cout(),
	.cout0(\ent|Add1~122 ),
	.cout1(\ent|Add1~122COUT1_224 ));
// synopsys translate_off
defparam \ent|Add1~120 .cin0_used = "true";
defparam \ent|Add1~120 .cin1_used = "true";
defparam \ent|Add1~120 .cin_used = "true";
defparam \ent|Add1~120 .lut_mask = "c30c";
defparam \ent|Add1~120 .operation_mode = "arithmetic";
defparam \ent|Add1~120 .output_mode = "comb_only";
defparam \ent|Add1~120 .register_cascade_mode = "off";
defparam \ent|Add1~120 .sum_lutc_input = "cin";
defparam \ent|Add1~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y2_N9
cyclone_lcell \ent|Add1~125 (
// Equation(s):
// \ent|Add1~125_combout  = \ent|cont2 [25] $ (((((!\ent|Add1~102  & \ent|Add1~122 ) # (\ent|Add1~102  & \ent|Add1~122COUT1_224 )))))
// \ent|Add1~127  = CARRY(((!\ent|Add1~122COUT1_224 )) # (!\ent|cont2 [25]))

	.clk(gnd),
	.dataa(\ent|cont2 [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ent|Add1~102 ),
	.cin0(\ent|Add1~122 ),
	.cin1(\ent|Add1~122COUT1_224 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Add1~125_combout ),
	.regout(),
	.cout(\ent|Add1~127 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|Add1~125 .cin0_used = "true";
defparam \ent|Add1~125 .cin1_used = "true";
defparam \ent|Add1~125 .cin_used = "true";
defparam \ent|Add1~125 .lut_mask = "5a5f";
defparam \ent|Add1~125 .operation_mode = "arithmetic";
defparam \ent|Add1~125 .output_mode = "comb_only";
defparam \ent|Add1~125 .register_cascade_mode = "off";
defparam \ent|Add1~125 .sum_lutc_input = "cin";
defparam \ent|Add1~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y1_N0
cyclone_lcell \ent|Add1~130 (
// Equation(s):
// \ent|Add1~130_combout  = \ent|cont2 [26] $ ((((!\ent|Add1~127 ))))
// \ent|Add1~132  = CARRY((\ent|cont2 [26] & ((!\ent|Add1~127 ))))
// \ent|Add1~132COUT1_226  = CARRY((\ent|cont2 [26] & ((!\ent|Add1~127 ))))

	.clk(gnd),
	.dataa(\ent|cont2 [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ent|Add1~127 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Add1~130_combout ),
	.regout(),
	.cout(),
	.cout0(\ent|Add1~132 ),
	.cout1(\ent|Add1~132COUT1_226 ));
// synopsys translate_off
defparam \ent|Add1~130 .cin_used = "true";
defparam \ent|Add1~130 .lut_mask = "a50a";
defparam \ent|Add1~130 .operation_mode = "arithmetic";
defparam \ent|Add1~130 .output_mode = "comb_only";
defparam \ent|Add1~130 .register_cascade_mode = "off";
defparam \ent|Add1~130 .sum_lutc_input = "cin";
defparam \ent|Add1~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y1_N9
cyclone_lcell \ent|cont2[26] (
// Equation(s):
// \ent|cont2 [26] = DFFEAS((((\ent|Add1~130_combout ))), GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ent|Add1~130_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ent|cont2 [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont2[26] .lut_mask = "ff00";
defparam \ent|cont2[26] .operation_mode = "normal";
defparam \ent|cont2[26] .output_mode = "reg_only";
defparam \ent|cont2[26] .register_cascade_mode = "off";
defparam \ent|cont2[26] .sum_lutc_input = "datac";
defparam \ent|cont2[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y1_N1
cyclone_lcell \ent|Add1~135 (
// Equation(s):
// \ent|Add1~135_combout  = \ent|cont2 [27] $ (((((!\ent|Add1~127  & \ent|Add1~132 ) # (\ent|Add1~127  & \ent|Add1~132COUT1_226 )))))
// \ent|Add1~137  = CARRY(((!\ent|Add1~132 )) # (!\ent|cont2 [27]))
// \ent|Add1~137COUT1_228  = CARRY(((!\ent|Add1~132COUT1_226 )) # (!\ent|cont2 [27]))

	.clk(gnd),
	.dataa(\ent|cont2 [27]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ent|Add1~127 ),
	.cin0(\ent|Add1~132 ),
	.cin1(\ent|Add1~132COUT1_226 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Add1~135_combout ),
	.regout(),
	.cout(),
	.cout0(\ent|Add1~137 ),
	.cout1(\ent|Add1~137COUT1_228 ));
// synopsys translate_off
defparam \ent|Add1~135 .cin0_used = "true";
defparam \ent|Add1~135 .cin1_used = "true";
defparam \ent|Add1~135 .cin_used = "true";
defparam \ent|Add1~135 .lut_mask = "5a5f";
defparam \ent|Add1~135 .operation_mode = "arithmetic";
defparam \ent|Add1~135 .output_mode = "comb_only";
defparam \ent|Add1~135 .register_cascade_mode = "off";
defparam \ent|Add1~135 .sum_lutc_input = "cin";
defparam \ent|Add1~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y1_N2
cyclone_lcell \ent|cont2[27] (
// Equation(s):
// \ent|cont2 [27] = DFFEAS((((\ent|Add1~135_combout ))), GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ent|Add1~135_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ent|cont2 [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont2[27] .lut_mask = "ff00";
defparam \ent|cont2[27] .operation_mode = "normal";
defparam \ent|cont2[27] .output_mode = "reg_only";
defparam \ent|cont2[27] .register_cascade_mode = "off";
defparam \ent|cont2[27] .sum_lutc_input = "datac";
defparam \ent|cont2[27] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y2_N0
cyclone_lcell \ent|cont2[24] (
// Equation(s):
// \ent|Equal0~7  = (!\ent|cont2 [25] & (!\ent|cont2 [26] & (!D1_cont2[24] & !\ent|cont2 [27])))
// \ent|cont2 [24] = DFFEAS(\ent|Equal0~7 , GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , \ent|Add1~120_combout , , , VCC)

	.clk(\gdb|Mux0~combout ),
	.dataa(\ent|cont2 [25]),
	.datab(\ent|cont2 [26]),
	.datac(\ent|Add1~120_combout ),
	.datad(\ent|cont2 [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Equal0~7 ),
	.regout(\ent|cont2 [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont2[24] .lut_mask = "0001";
defparam \ent|cont2[24] .operation_mode = "normal";
defparam \ent|cont2[24] .output_mode = "reg_and_comb";
defparam \ent|cont2[24] .register_cascade_mode = "off";
defparam \ent|cont2[24] .sum_lutc_input = "qfbk";
defparam \ent|cont2[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X22_Y2_N1
cyclone_lcell \ent|cont2[25] (
// Equation(s):
// \ent|cont2 [25] = DFFEAS((((\ent|Add1~125_combout ))), GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ent|Add1~125_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ent|cont2 [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont2[25] .lut_mask = "ff00";
defparam \ent|cont2[25] .operation_mode = "normal";
defparam \ent|cont2[25] .output_mode = "reg_only";
defparam \ent|cont2[25] .register_cascade_mode = "off";
defparam \ent|cont2[25] .sum_lutc_input = "datac";
defparam \ent|cont2[25] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y1_N2
cyclone_lcell \ent|Add1~140 (
// Equation(s):
// \ent|Add1~140_combout  = (\ent|cont2 [28] $ ((!(!\ent|Add1~127  & \ent|Add1~137 ) # (\ent|Add1~127  & \ent|Add1~137COUT1_228 ))))
// \ent|Add1~142  = CARRY(((\ent|cont2 [28] & !\ent|Add1~137 )))
// \ent|Add1~142COUT1_230  = CARRY(((\ent|cont2 [28] & !\ent|Add1~137COUT1_228 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ent|cont2 [28]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ent|Add1~127 ),
	.cin0(\ent|Add1~137 ),
	.cin1(\ent|Add1~137COUT1_228 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Add1~140_combout ),
	.regout(),
	.cout(),
	.cout0(\ent|Add1~142 ),
	.cout1(\ent|Add1~142COUT1_230 ));
// synopsys translate_off
defparam \ent|Add1~140 .cin0_used = "true";
defparam \ent|Add1~140 .cin1_used = "true";
defparam \ent|Add1~140 .cin_used = "true";
defparam \ent|Add1~140 .lut_mask = "c30c";
defparam \ent|Add1~140 .operation_mode = "arithmetic";
defparam \ent|Add1~140 .output_mode = "comb_only";
defparam \ent|Add1~140 .register_cascade_mode = "off";
defparam \ent|Add1~140 .sum_lutc_input = "cin";
defparam \ent|Add1~140 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y1_N3
cyclone_lcell \ent|Add1~145 (
// Equation(s):
// \ent|Add1~145_combout  = (\ent|cont2 [29] $ (((!\ent|Add1~127  & \ent|Add1~142 ) # (\ent|Add1~127  & \ent|Add1~142COUT1_230 ))))
// \ent|Add1~147  = CARRY(((!\ent|Add1~142 ) # (!\ent|cont2 [29])))
// \ent|Add1~147COUT1_232  = CARRY(((!\ent|Add1~142COUT1_230 ) # (!\ent|cont2 [29])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ent|cont2 [29]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ent|Add1~127 ),
	.cin0(\ent|Add1~142 ),
	.cin1(\ent|Add1~142COUT1_230 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Add1~145_combout ),
	.regout(),
	.cout(),
	.cout0(\ent|Add1~147 ),
	.cout1(\ent|Add1~147COUT1_232 ));
// synopsys translate_off
defparam \ent|Add1~145 .cin0_used = "true";
defparam \ent|Add1~145 .cin1_used = "true";
defparam \ent|Add1~145 .cin_used = "true";
defparam \ent|Add1~145 .lut_mask = "3c3f";
defparam \ent|Add1~145 .operation_mode = "arithmetic";
defparam \ent|Add1~145 .output_mode = "comb_only";
defparam \ent|Add1~145 .register_cascade_mode = "off";
defparam \ent|Add1~145 .sum_lutc_input = "cin";
defparam \ent|Add1~145 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y1_N4
cyclone_lcell \ent|Add1~150 (
// Equation(s):
// \ent|Add1~150_combout  = \ent|cont2 [30] $ ((((!(!\ent|Add1~127  & \ent|Add1~147 ) # (\ent|Add1~127  & \ent|Add1~147COUT1_232 )))))
// \ent|Add1~152  = CARRY((\ent|cont2 [30] & ((!\ent|Add1~147COUT1_232 ))))

	.clk(gnd),
	.dataa(\ent|cont2 [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ent|Add1~127 ),
	.cin0(\ent|Add1~147 ),
	.cin1(\ent|Add1~147COUT1_232 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Add1~150_combout ),
	.regout(),
	.cout(\ent|Add1~152 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|Add1~150 .cin0_used = "true";
defparam \ent|Add1~150 .cin1_used = "true";
defparam \ent|Add1~150 .cin_used = "true";
defparam \ent|Add1~150 .lut_mask = "a50a";
defparam \ent|Add1~150 .operation_mode = "arithmetic";
defparam \ent|Add1~150 .output_mode = "comb_only";
defparam \ent|Add1~150 .register_cascade_mode = "off";
defparam \ent|Add1~150 .sum_lutc_input = "cin";
defparam \ent|Add1~150 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y1_N6
cyclone_lcell \ent|cont2[30] (
// Equation(s):
// \ent|cont2 [30] = DFFEAS(GND, GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , \ent|Add1~150_combout , , , VCC)

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ent|Add1~150_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ent|cont2 [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont2[30] .lut_mask = "0000";
defparam \ent|cont2[30] .operation_mode = "normal";
defparam \ent|cont2[30] .output_mode = "reg_only";
defparam \ent|cont2[30] .register_cascade_mode = "off";
defparam \ent|cont2[30] .sum_lutc_input = "datac";
defparam \ent|cont2[30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y1_N5
cyclone_lcell \ent|Add1~155 (
// Equation(s):
// \ent|Add1~155_combout  = \ent|cont2 [31] $ ((((\ent|Add1~152 ))))

	.clk(gnd),
	.dataa(\ent|cont2 [31]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ent|Add1~152 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Add1~155_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|Add1~155 .cin_used = "true";
defparam \ent|Add1~155 .lut_mask = "5a5a";
defparam \ent|Add1~155 .operation_mode = "normal";
defparam \ent|Add1~155 .output_mode = "comb_only";
defparam \ent|Add1~155 .register_cascade_mode = "off";
defparam \ent|Add1~155 .sum_lutc_input = "cin";
defparam \ent|Add1~155 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y1_N7
cyclone_lcell \ent|cont2[31] (
// Equation(s):
// \ent|cont2 [31] = DFFEAS((((\ent|Add1~155_combout ))), GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ent|Add1~155_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ent|cont2 [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont2[31] .lut_mask = "ff00";
defparam \ent|cont2[31] .operation_mode = "normal";
defparam \ent|cont2[31] .output_mode = "reg_only";
defparam \ent|cont2[31] .register_cascade_mode = "off";
defparam \ent|cont2[31] .sum_lutc_input = "datac";
defparam \ent|cont2[31] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y2_N6
cyclone_lcell \ent|cont2[28] (
// Equation(s):
// \ent|Equal0~8  = (!\ent|cont2 [29] & (!\ent|cont2 [31] & (!D1_cont2[28] & !\ent|cont2 [30])))
// \ent|cont2 [28] = DFFEAS(\ent|Equal0~8 , GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , \ent|Add1~140_combout , , , VCC)

	.clk(\gdb|Mux0~combout ),
	.dataa(\ent|cont2 [29]),
	.datab(\ent|cont2 [31]),
	.datac(\ent|Add1~140_combout ),
	.datad(\ent|cont2 [30]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Equal0~8 ),
	.regout(\ent|cont2 [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont2[28] .lut_mask = "0001";
defparam \ent|cont2[28] .operation_mode = "normal";
defparam \ent|cont2[28] .output_mode = "reg_and_comb";
defparam \ent|cont2[28] .register_cascade_mode = "off";
defparam \ent|cont2[28] .sum_lutc_input = "qfbk";
defparam \ent|cont2[28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X21_Y1_N8
cyclone_lcell \ent|cont2[29] (
// Equation(s):
// \ent|cont2 [29] = DFFEAS((((\ent|Add1~145_combout ))), GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ent|Add1~145_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ent|cont2 [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont2[29] .lut_mask = "ff00";
defparam \ent|cont2[29] .operation_mode = "normal";
defparam \ent|cont2[29] .output_mode = "reg_only";
defparam \ent|cont2[29] .register_cascade_mode = "off";
defparam \ent|cont2[29] .sum_lutc_input = "datac";
defparam \ent|cont2[29] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y2_N3
cyclone_lcell \ent|Equal0~9 (
// Equation(s):
// \ent|Equal0~9_combout  = (\ent|Equal0~6  & (\ent|Equal0~7  & (\ent|Equal0~5  & \ent|Equal0~8 )))

	.clk(gnd),
	.dataa(\ent|Equal0~6 ),
	.datab(\ent|Equal0~7 ),
	.datac(\ent|Equal0~5 ),
	.datad(\ent|Equal0~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Equal0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|Equal0~9 .lut_mask = "8000";
defparam \ent|Equal0~9 .operation_mode = "normal";
defparam \ent|Equal0~9 .output_mode = "comb_only";
defparam \ent|Equal0~9 .register_cascade_mode = "off";
defparam \ent|Equal0~9 .sum_lutc_input = "datac";
defparam \ent|Equal0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y4_N6
cyclone_lcell \ent|cont[2]~0 (
// Equation(s):
// \ent|cont[2]~0_combout  = ((\load_tx~combout  & (\ent|Equal0~9_combout  & \ent|Equal0~4_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\load_tx~combout ),
	.datac(\ent|Equal0~9_combout ),
	.datad(\ent|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|cont[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont[2]~0 .lut_mask = "c000";
defparam \ent|cont[2]~0 .operation_mode = "normal";
defparam \ent|cont[2]~0 .output_mode = "comb_only";
defparam \ent|cont[2]~0 .register_cascade_mode = "off";
defparam \ent|cont[2]~0 .sum_lutc_input = "datac";
defparam \ent|cont[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y4_N8
cyclone_lcell \ent|cont[0] (
// Equation(s):
// \ent|cont [0] = DFFEAS((((!\ent|cont [0]))), GLOBAL(\gdb|Mux0~combout ), VCC, , \ent|cont[2]~0_combout , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ent|cont [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ent|cont[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ent|cont [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont[0] .lut_mask = "0f0f";
defparam \ent|cont[0] .operation_mode = "normal";
defparam \ent|cont[0] .output_mode = "reg_only";
defparam \ent|cont[0] .register_cascade_mode = "off";
defparam \ent|cont[0] .sum_lutc_input = "datac";
defparam \ent|cont[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y4_N2
cyclone_lcell \ent|Add0~12 (
// Equation(s):
// \ent|Add0~12_cout0  = CARRY(((!\ent|cont [0])))
// \ent|Add0~12COUT1_19  = CARRY(((!\ent|cont [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ent|cont [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Add0~10 ),
	.regout(),
	.cout(),
	.cout0(\ent|Add0~12_cout0 ),
	.cout1(\ent|Add0~12COUT1_19 ));
// synopsys translate_off
defparam \ent|Add0~12 .lut_mask = "ff33";
defparam \ent|Add0~12 .operation_mode = "arithmetic";
defparam \ent|Add0~12 .output_mode = "none";
defparam \ent|Add0~12 .register_cascade_mode = "off";
defparam \ent|Add0~12 .sum_lutc_input = "datac";
defparam \ent|Add0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y4_N3
cyclone_lcell \ent|Add0~5 (
// Equation(s):
// \ent|Add0~5_combout  = \ent|cont [1] $ ((((\ent|Add0~12_cout0 ))))
// \ent|Add0~7  = CARRY(((!\ent|Add0~12_cout0 )) # (!\ent|cont [1]))
// \ent|Add0~7COUT1_21  = CARRY(((!\ent|Add0~12COUT1_19 )) # (!\ent|cont [1]))

	.clk(gnd),
	.dataa(\ent|cont [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ent|Add0~12_cout0 ),
	.cin1(\ent|Add0~12COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\ent|Add0~7 ),
	.cout1(\ent|Add0~7COUT1_21 ));
// synopsys translate_off
defparam \ent|Add0~5 .cin0_used = "true";
defparam \ent|Add0~5 .cin1_used = "true";
defparam \ent|Add0~5 .lut_mask = "5a5f";
defparam \ent|Add0~5 .operation_mode = "arithmetic";
defparam \ent|Add0~5 .output_mode = "comb_only";
defparam \ent|Add0~5 .register_cascade_mode = "off";
defparam \ent|Add0~5 .sum_lutc_input = "cin";
defparam \ent|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y4_N7
cyclone_lcell \ent|cont[1] (
// Equation(s):
// \ent|cont [1] = DFFEAS((((\ent|Add0~5_combout ))), GLOBAL(\gdb|Mux0~combout ), VCC, , \ent|cont[2]~0_combout , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ent|Add0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ent|cont[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ent|cont [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont[1] .lut_mask = "ff00";
defparam \ent|cont[1] .operation_mode = "normal";
defparam \ent|cont[1] .output_mode = "reg_only";
defparam \ent|cont[1] .register_cascade_mode = "off";
defparam \ent|cont[1] .sum_lutc_input = "datac";
defparam \ent|cont[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y4_N4
cyclone_lcell \ent|Add0~0 (
// Equation(s):
// \ent|Add0~0_combout  = ((\ent|Add0~7  $ (!\ent|cont [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ent|cont [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ent|Add0~7 ),
	.cin1(\ent|Add0~7COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ent|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|Add0~0 .cin0_used = "true";
defparam \ent|Add0~0 .cin1_used = "true";
defparam \ent|Add0~0 .lut_mask = "f00f";
defparam \ent|Add0~0 .operation_mode = "normal";
defparam \ent|Add0~0 .output_mode = "comb_only";
defparam \ent|Add0~0 .register_cascade_mode = "off";
defparam \ent|Add0~0 .sum_lutc_input = "cin";
defparam \ent|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y4_N1
cyclone_lcell \ent|cont[2] (
// Equation(s):
// \ent|cont [2] = DFFEAS(GND, GLOBAL(\gdb|Mux0~combout ), VCC, , \ent|cont[2]~0_combout , \ent|Add0~0_combout , , , VCC)

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ent|Add0~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ent|cont[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ent|cont [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|cont[2] .lut_mask = "0000";
defparam \ent|cont[2] .operation_mode = "normal";
defparam \ent|cont[2] .output_mode = "reg_only";
defparam \ent|cont[2] .register_cascade_mode = "off";
defparam \ent|cont[2] .sum_lutc_input = "datac";
defparam \ent|cont[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X23_Y3_N5
cyclone_lcell \ent|load_out_ent[5] (
// Equation(s):
// \ent|load_out_ent [5] = DFFEAS((((\ent|cont [2]) # (!\ent|cont [1]))), GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ent|cont [1]),
	.datad(\ent|cont [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ent|load_out_ent [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|load_out_ent[5] .lut_mask = "ff0f";
defparam \ent|load_out_ent[5] .operation_mode = "normal";
defparam \ent|load_out_ent[5] .output_mode = "reg_only";
defparam \ent|load_out_ent[5] .register_cascade_mode = "off";
defparam \ent|load_out_ent[5] .sum_lutc_input = "datac";
defparam \ent|load_out_ent[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y3_N6
cyclone_lcell \ent|load_out_ent[6] (
// Equation(s):
// \ent|load_out_ent [6] = DFFEAS(((!\ent|cont [2] & ((\ent|cont [1]) # (!\ent|cont [0])))), GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(\ent|cont [1]),
	.datac(\ent|cont [0]),
	.datad(\ent|cont [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ent|load_out_ent [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|load_out_ent[6] .lut_mask = "00cf";
defparam \ent|load_out_ent[6] .operation_mode = "normal";
defparam \ent|load_out_ent[6] .output_mode = "reg_only";
defparam \ent|load_out_ent[6] .register_cascade_mode = "off";
defparam \ent|load_out_ent[6] .sum_lutc_input = "datac";
defparam \ent|load_out_ent[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y3_N0
cyclone_lcell \ent|load_out_ent[4] (
// Equation(s):
// \ent|load_out_ent [4] = DFFEAS(((\ent|cont [2]) # (\ent|cont [1] $ (\ent|cont [0]))), GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(\ent|cont [1]),
	.datac(\ent|cont [0]),
	.datad(\ent|cont [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ent|load_out_ent [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|load_out_ent[4] .lut_mask = "ff3c";
defparam \ent|load_out_ent[4] .operation_mode = "normal";
defparam \ent|load_out_ent[4] .output_mode = "reg_only";
defparam \ent|load_out_ent[4] .register_cascade_mode = "off";
defparam \ent|load_out_ent[4] .sum_lutc_input = "datac";
defparam \ent|load_out_ent[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y4_N1
cyclone_lcell \conv|paridade|par_out~0 (
// Equation(s):
// \conv|paridade|par_out~0_combout  = \sel_paridade_tx~combout  $ (\ent|load_out_ent [5] $ (\ent|load_out_ent [6] $ (\ent|load_out_ent [4])))

	.clk(gnd),
	.dataa(\sel_paridade_tx~combout ),
	.datab(\ent|load_out_ent [5]),
	.datac(\ent|load_out_ent [6]),
	.datad(\ent|load_out_ent [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|paridade|par_out~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|paridade|par_out~0 .lut_mask = "6996";
defparam \conv|paridade|par_out~0 .operation_mode = "normal";
defparam \conv|paridade|par_out~0 .output_mode = "comb_only";
defparam \conv|paridade|par_out~0 .register_cascade_mode = "off";
defparam \conv|paridade|par_out~0 .sum_lutc_input = "datac";
defparam \conv|paridade|par_out~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y3_N9
cyclone_lcell \ent|load_out_ent[0] (
// Equation(s):
// \ent|load_out_ent [0] = DFFEAS(((\ent|cont [0] & ((\ent|cont [2]) # (!\ent|cont [1])))), GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(\ent|cont [1]),
	.datac(\ent|cont [0]),
	.datad(\ent|cont [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ent|load_out_ent [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|load_out_ent[0] .lut_mask = "f030";
defparam \ent|load_out_ent[0] .operation_mode = "normal";
defparam \ent|load_out_ent[0] .output_mode = "reg_only";
defparam \ent|load_out_ent[0] .register_cascade_mode = "off";
defparam \ent|load_out_ent[0] .sum_lutc_input = "datac";
defparam \ent|load_out_ent[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y3_N4
cyclone_lcell \ent|load_out_ent[3] (
// Equation(s):
// \ent|load_out_ent [3] = DFFEAS(((\ent|cont [1] & (\ent|cont [0] & !\ent|cont [2]))), GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(\ent|cont [1]),
	.datac(\ent|cont [0]),
	.datad(\ent|cont [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ent|load_out_ent [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|load_out_ent[3] .lut_mask = "00c0";
defparam \ent|load_out_ent[3] .operation_mode = "normal";
defparam \ent|load_out_ent[3] .output_mode = "reg_only";
defparam \ent|load_out_ent[3] .register_cascade_mode = "off";
defparam \ent|load_out_ent[3] .sum_lutc_input = "datac";
defparam \ent|load_out_ent[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y3_N7
cyclone_lcell \ent|load_out_ent[1] (
// Equation(s):
// \ent|load_out_ent [1] = DFFEAS(((\ent|cont [2] & (\ent|cont [1] $ (!\ent|cont [0])))), GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(\ent|cont [1]),
	.datac(\ent|cont [0]),
	.datad(\ent|cont [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ent|load_out_ent [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|load_out_ent[1] .lut_mask = "c300";
defparam \ent|load_out_ent[1] .operation_mode = "normal";
defparam \ent|load_out_ent[1] .output_mode = "reg_only";
defparam \ent|load_out_ent[1] .register_cascade_mode = "off";
defparam \ent|load_out_ent[1] .sum_lutc_input = "datac";
defparam \ent|load_out_ent[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y3_N1
cyclone_lcell \ent|load_out_ent[2] (
// Equation(s):
// \ent|load_out_ent [2] = DFFEAS((\ent|cont [2] $ (((\ent|cont [0]) # (!\ent|cont [1])))), GLOBAL(\gdb|Mux0~combout ), VCC, , \load_tx~combout , , , , )

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(\ent|cont [1]),
	.datac(\ent|cont [0]),
	.datad(\ent|cont [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_tx~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ent|load_out_ent [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ent|load_out_ent[2] .lut_mask = "0cf3";
defparam \ent|load_out_ent[2] .operation_mode = "normal";
defparam \ent|load_out_ent[2] .output_mode = "reg_only";
defparam \ent|load_out_ent[2] .register_cascade_mode = "off";
defparam \ent|load_out_ent[2] .sum_lutc_input = "datac";
defparam \ent|load_out_ent[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y3_N8
cyclone_lcell \conv|paridade|par_out~1 (
// Equation(s):
// \conv|paridade|par_out~1_combout  = \ent|load_out_ent [0] $ (\ent|load_out_ent [3] $ (\ent|load_out_ent [1] $ (\ent|load_out_ent [2])))

	.clk(gnd),
	.dataa(\ent|load_out_ent [0]),
	.datab(\ent|load_out_ent [3]),
	.datac(\ent|load_out_ent [1]),
	.datad(\ent|load_out_ent [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|paridade|par_out~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|paridade|par_out~1 .lut_mask = "6996";
defparam \conv|paridade|par_out~1 .operation_mode = "normal";
defparam \conv|paridade|par_out~1 .output_mode = "comb_only";
defparam \conv|paridade|par_out~1 .register_cascade_mode = "off";
defparam \conv|paridade|par_out~1 .sum_lutc_input = "datac";
defparam \conv|paridade|par_out~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y4_N5
cyclone_lcell \conv|Mux0~3 (
// Equation(s):
// \conv|Mux0~3_combout  = (!\conv|cont [1] & (\conv|cont [3] & (\conv|paridade|par_out~0_combout  $ (!\conv|paridade|par_out~1_combout ))))

	.clk(gnd),
	.dataa(\conv|paridade|par_out~0_combout ),
	.datab(\conv|cont [1]),
	.datac(\conv|cont [3]),
	.datad(\conv|paridade|par_out~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|Mux0~3 .lut_mask = "2010";
defparam \conv|Mux0~3 .operation_mode = "normal";
defparam \conv|Mux0~3 .output_mode = "comb_only";
defparam \conv|Mux0~3 .register_cascade_mode = "off";
defparam \conv|Mux0~3 .sum_lutc_input = "datac";
defparam \conv|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X24_Y4_N1
cyclone_lcell \conv|Mux0~0 (
// Equation(s):
// \conv|Mux0~0_combout  = (\conv|cont [0] & (\conv|cont [1])) # (!\conv|cont [0] & ((\conv|cont [1] & ((\ent|load_out_ent [5]))) # (!\conv|cont [1] & (\ent|load_out_ent [3]))))

	.clk(gnd),
	.dataa(\conv|cont [0]),
	.datab(\conv|cont [1]),
	.datac(\ent|load_out_ent [3]),
	.datad(\ent|load_out_ent [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|Mux0~0 .lut_mask = "dc98";
defparam \conv|Mux0~0 .operation_mode = "normal";
defparam \conv|Mux0~0 .output_mode = "comb_only";
defparam \conv|Mux0~0 .register_cascade_mode = "off";
defparam \conv|Mux0~0 .sum_lutc_input = "datac";
defparam \conv|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y4_N8
cyclone_lcell \conv|Mux0~1 (
// Equation(s):
// \conv|Mux0~1_combout  = (\conv|cont [0] & ((\conv|Mux0~0_combout  & ((\ent|load_out_ent [6]))) # (!\conv|Mux0~0_combout  & (\ent|load_out_ent [4])))) # (!\conv|cont [0] & (((\conv|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\conv|cont [0]),
	.datab(\ent|load_out_ent [4]),
	.datac(\ent|load_out_ent [6]),
	.datad(\conv|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|Mux0~1 .lut_mask = "f588";
defparam \conv|Mux0~1 .operation_mode = "normal";
defparam \conv|Mux0~1 .output_mode = "comb_only";
defparam \conv|Mux0~1 .register_cascade_mode = "off";
defparam \conv|Mux0~1 .sum_lutc_input = "datac";
defparam \conv|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y4_N9
cyclone_lcell \conv|Mux0~2 (
// Equation(s):
// \conv|Mux0~2_combout  = (((!\conv|cont [3] & \conv|Mux0~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\conv|cont [3]),
	.datad(\conv|Mux0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Mux0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|Mux0~2 .lut_mask = "0f00";
defparam \conv|Mux0~2 .operation_mode = "normal";
defparam \conv|Mux0~2 .output_mode = "comb_only";
defparam \conv|Mux0~2 .register_cascade_mode = "off";
defparam \conv|Mux0~2 .sum_lutc_input = "datac";
defparam \conv|Mux0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y3_N2
cyclone_lcell \conv|Mux0~4 (
// Equation(s):
// \conv|Mux0~4_combout  = ((\conv|cont [1] & (\ent|load_out_ent [2])) # (!\conv|cont [1] & ((\ent|load_out_ent [0]))))

	.clk(gnd),
	.dataa(\ent|load_out_ent [2]),
	.datab(vcc),
	.datac(\ent|load_out_ent [0]),
	.datad(\conv|cont [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Mux0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|Mux0~4 .lut_mask = "aaf0";
defparam \conv|Mux0~4 .operation_mode = "normal";
defparam \conv|Mux0~4 .output_mode = "comb_only";
defparam \conv|Mux0~4 .register_cascade_mode = "off";
defparam \conv|Mux0~4 .sum_lutc_input = "datac";
defparam \conv|Mux0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y3_N3
cyclone_lcell \conv|Mux0~5 (
// Equation(s):
// \conv|Mux0~5_combout  = (\conv|cont [0] & (((\conv|Mux0~4_combout )))) # (!\conv|cont [0] & (\conv|cont [1] & (\ent|load_out_ent [1])))

	.clk(gnd),
	.dataa(\conv|cont [1]),
	.datab(\conv|cont [0]),
	.datac(\ent|load_out_ent [1]),
	.datad(\conv|Mux0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Mux0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|Mux0~5 .lut_mask = "ec20";
defparam \conv|Mux0~5 .operation_mode = "normal";
defparam \conv|Mux0~5 .output_mode = "comb_only";
defparam \conv|Mux0~5 .register_cascade_mode = "off";
defparam \conv|Mux0~5 .sum_lutc_input = "datac";
defparam \conv|Mux0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y4_N2
cyclone_lcell \conv|Mux0~6 (
// Equation(s):
// \conv|Mux0~6_combout  = (\conv|cont [3] & (\conv|cont [0] $ ((\conv|cont [1])))) # (!\conv|cont [3] & (((\conv|Mux0~5_combout ))))

	.clk(gnd),
	.dataa(\conv|cont [0]),
	.datab(\conv|cont [1]),
	.datac(\conv|cont [3]),
	.datad(\conv|Mux0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Mux0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|Mux0~6 .lut_mask = "6f60";
defparam \conv|Mux0~6 .operation_mode = "normal";
defparam \conv|Mux0~6 .output_mode = "comb_only";
defparam \conv|Mux0~6 .register_cascade_mode = "off";
defparam \conv|Mux0~6 .sum_lutc_input = "datac";
defparam \conv|Mux0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y4_N3
cyclone_lcell \conv|Mux0~7 (
// Equation(s):
// \conv|Mux0~7_combout  = (\conv|cont [2] & (((\conv|Mux0~2_combout )))) # (!\conv|cont [2] & ((\conv|Mux0~3_combout ) # ((\conv|Mux0~6_combout ))))

	.clk(gnd),
	.dataa(\conv|cont [2]),
	.datab(\conv|Mux0~3_combout ),
	.datac(\conv|Mux0~2_combout ),
	.datad(\conv|Mux0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\conv|Mux0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|Mux0~7 .lut_mask = "f5e4";
defparam \conv|Mux0~7 .operation_mode = "normal";
defparam \conv|Mux0~7 .output_mode = "comb_only";
defparam \conv|Mux0~7 .register_cascade_mode = "off";
defparam \conv|Mux0~7 .sum_lutc_input = "datac";
defparam \conv|Mux0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X23_Y4_N4
cyclone_lcell \conv|serie (
// Equation(s):
// \conv|serie~regout  = DFFEAS((((\conv|Mux0~7_combout ))), GLOBAL(\gdb|Mux0~combout ), VCC, , , VCC, , , !\load_tx~combout )

	.clk(\gdb|Mux0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\conv|Mux0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\load_tx~combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conv|serie~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conv|serie .lut_mask = "ff00";
defparam \conv|serie .operation_mode = "normal";
defparam \conv|serie .output_mode = "reg_only";
defparam \conv|serie .register_cascade_mode = "off";
defparam \conv|serie .sum_lutc_input = "datac";
defparam \conv|serie .synch_mode = "on";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \clk_tx~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk_tx~combout ),
	.regout(),
	.padio(clk_tx));
// synopsys translate_off
defparam \clk_tx~I .input_async_reset = "none";
defparam \clk_tx~I .input_power_up = "low";
defparam \clk_tx~I .input_register_mode = "none";
defparam \clk_tx~I .input_sync_reset = "none";
defparam \clk_tx~I .oe_async_reset = "none";
defparam \clk_tx~I .oe_power_up = "low";
defparam \clk_tx~I .oe_register_mode = "none";
defparam \clk_tx~I .oe_sync_reset = "none";
defparam \clk_tx~I .operation_mode = "input";
defparam \clk_tx~I .output_async_reset = "none";
defparam \clk_tx~I .output_power_up = "low";
defparam \clk_tx~I .output_register_mode = "none";
defparam \clk_tx~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X8_Y1_N2
cyclone_lcell \gdb|led_baudrate_gbd1 (
// Equation(s):
// \gdb|led_baudrate_gbd1~regout  = DFFEAS(((!\sel_baudrate_tx~combout [1] & ((!\sel_baudrate_tx~combout [0])))), GLOBAL(\clk_tx~combout ), VCC, , , , , , )

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\sel_baudrate_tx~combout [1]),
	.datac(vcc),
	.datad(\sel_baudrate_tx~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|led_baudrate_gbd1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|led_baudrate_gbd1 .lut_mask = "0033";
defparam \gdb|led_baudrate_gbd1 .operation_mode = "normal";
defparam \gdb|led_baudrate_gbd1 .output_mode = "reg_only";
defparam \gdb|led_baudrate_gbd1 .register_cascade_mode = "off";
defparam \gdb|led_baudrate_gbd1 .sum_lutc_input = "datac";
defparam \gdb|led_baudrate_gbd1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y1_N4
cyclone_lcell \gdb|led_baudrate_gbd2 (
// Equation(s):
// \gdb|led_baudrate_gbd2~regout  = DFFEAS(((!\sel_baudrate_tx~combout [1] & ((\sel_baudrate_tx~combout [0])))), GLOBAL(\clk_tx~combout ), VCC, , , , , , )

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\sel_baudrate_tx~combout [1]),
	.datac(vcc),
	.datad(\sel_baudrate_tx~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|led_baudrate_gbd2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|led_baudrate_gbd2 .lut_mask = "3300";
defparam \gdb|led_baudrate_gbd2 .operation_mode = "normal";
defparam \gdb|led_baudrate_gbd2 .output_mode = "reg_only";
defparam \gdb|led_baudrate_gbd2 .register_cascade_mode = "off";
defparam \gdb|led_baudrate_gbd2 .sum_lutc_input = "datac";
defparam \gdb|led_baudrate_gbd2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y1_N6
cyclone_lcell \gdb|led_baudrate_gbd3 (
// Equation(s):
// \gdb|led_baudrate_gbd3~regout  = DFFEAS(((\sel_baudrate_tx~combout [1] & ((!\sel_baudrate_tx~combout [0])))), GLOBAL(\clk_tx~combout ), VCC, , , , , , )

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\sel_baudrate_tx~combout [1]),
	.datac(vcc),
	.datad(\sel_baudrate_tx~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|led_baudrate_gbd3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|led_baudrate_gbd3 .lut_mask = "00cc";
defparam \gdb|led_baudrate_gbd3 .operation_mode = "normal";
defparam \gdb|led_baudrate_gbd3 .output_mode = "reg_only";
defparam \gdb|led_baudrate_gbd3 .register_cascade_mode = "off";
defparam \gdb|led_baudrate_gbd3 .sum_lutc_input = "datac";
defparam \gdb|led_baudrate_gbd3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y1_N5
cyclone_lcell \gdb|led_baudrate_gbd4 (
// Equation(s):
// \gdb|led_baudrate_gbd4~regout  = DFFEAS(((\sel_baudrate_tx~combout [1] & ((\sel_baudrate_tx~combout [0])))), GLOBAL(\clk_tx~combout ), VCC, , , , , , )

	.clk(\clk_tx~combout ),
	.dataa(vcc),
	.datab(\sel_baudrate_tx~combout [1]),
	.datac(vcc),
	.datad(\sel_baudrate_tx~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\gdb|led_baudrate_gbd4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \gdb|led_baudrate_gbd4 .lut_mask = "cc00";
defparam \gdb|led_baudrate_gbd4 .operation_mode = "normal";
defparam \gdb|led_baudrate_gbd4 .output_mode = "reg_only";
defparam \gdb|led_baudrate_gbd4 .register_cascade_mode = "off";
defparam \gdb|led_baudrate_gbd4 .sum_lutc_input = "datac";
defparam \gdb|led_baudrate_gbd4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \out_tx~I (
	.datain(\conv|serie~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(out_tx));
// synopsys translate_off
defparam \out_tx~I .input_async_reset = "none";
defparam \out_tx~I .input_power_up = "low";
defparam \out_tx~I .input_register_mode = "none";
defparam \out_tx~I .input_sync_reset = "none";
defparam \out_tx~I .oe_async_reset = "none";
defparam \out_tx~I .oe_power_up = "low";
defparam \out_tx~I .oe_register_mode = "none";
defparam \out_tx~I .oe_sync_reset = "none";
defparam \out_tx~I .operation_mode = "output";
defparam \out_tx~I .output_async_reset = "none";
defparam \out_tx~I .output_power_up = "low";
defparam \out_tx~I .output_register_mode = "none";
defparam \out_tx~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd1_tx[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd1_tx[0]));
// synopsys translate_off
defparam \ssd1_tx[0]~I .input_async_reset = "none";
defparam \ssd1_tx[0]~I .input_power_up = "low";
defparam \ssd1_tx[0]~I .input_register_mode = "none";
defparam \ssd1_tx[0]~I .input_sync_reset = "none";
defparam \ssd1_tx[0]~I .oe_async_reset = "none";
defparam \ssd1_tx[0]~I .oe_power_up = "low";
defparam \ssd1_tx[0]~I .oe_register_mode = "none";
defparam \ssd1_tx[0]~I .oe_sync_reset = "none";
defparam \ssd1_tx[0]~I .operation_mode = "output";
defparam \ssd1_tx[0]~I .output_async_reset = "none";
defparam \ssd1_tx[0]~I .output_power_up = "low";
defparam \ssd1_tx[0]~I .output_register_mode = "none";
defparam \ssd1_tx[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd1_tx[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd1_tx[1]));
// synopsys translate_off
defparam \ssd1_tx[1]~I .input_async_reset = "none";
defparam \ssd1_tx[1]~I .input_power_up = "low";
defparam \ssd1_tx[1]~I .input_register_mode = "none";
defparam \ssd1_tx[1]~I .input_sync_reset = "none";
defparam \ssd1_tx[1]~I .oe_async_reset = "none";
defparam \ssd1_tx[1]~I .oe_power_up = "low";
defparam \ssd1_tx[1]~I .oe_register_mode = "none";
defparam \ssd1_tx[1]~I .oe_sync_reset = "none";
defparam \ssd1_tx[1]~I .operation_mode = "output";
defparam \ssd1_tx[1]~I .output_async_reset = "none";
defparam \ssd1_tx[1]~I .output_power_up = "low";
defparam \ssd1_tx[1]~I .output_register_mode = "none";
defparam \ssd1_tx[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd1_tx[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd1_tx[2]));
// synopsys translate_off
defparam \ssd1_tx[2]~I .input_async_reset = "none";
defparam \ssd1_tx[2]~I .input_power_up = "low";
defparam \ssd1_tx[2]~I .input_register_mode = "none";
defparam \ssd1_tx[2]~I .input_sync_reset = "none";
defparam \ssd1_tx[2]~I .oe_async_reset = "none";
defparam \ssd1_tx[2]~I .oe_power_up = "low";
defparam \ssd1_tx[2]~I .oe_register_mode = "none";
defparam \ssd1_tx[2]~I .oe_sync_reset = "none";
defparam \ssd1_tx[2]~I .operation_mode = "output";
defparam \ssd1_tx[2]~I .output_async_reset = "none";
defparam \ssd1_tx[2]~I .output_power_up = "low";
defparam \ssd1_tx[2]~I .output_register_mode = "none";
defparam \ssd1_tx[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd1_tx[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd1_tx[3]));
// synopsys translate_off
defparam \ssd1_tx[3]~I .input_async_reset = "none";
defparam \ssd1_tx[3]~I .input_power_up = "low";
defparam \ssd1_tx[3]~I .input_register_mode = "none";
defparam \ssd1_tx[3]~I .input_sync_reset = "none";
defparam \ssd1_tx[3]~I .oe_async_reset = "none";
defparam \ssd1_tx[3]~I .oe_power_up = "low";
defparam \ssd1_tx[3]~I .oe_register_mode = "none";
defparam \ssd1_tx[3]~I .oe_sync_reset = "none";
defparam \ssd1_tx[3]~I .operation_mode = "output";
defparam \ssd1_tx[3]~I .output_async_reset = "none";
defparam \ssd1_tx[3]~I .output_power_up = "low";
defparam \ssd1_tx[3]~I .output_register_mode = "none";
defparam \ssd1_tx[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd1_tx[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd1_tx[4]));
// synopsys translate_off
defparam \ssd1_tx[4]~I .input_async_reset = "none";
defparam \ssd1_tx[4]~I .input_power_up = "low";
defparam \ssd1_tx[4]~I .input_register_mode = "none";
defparam \ssd1_tx[4]~I .input_sync_reset = "none";
defparam \ssd1_tx[4]~I .oe_async_reset = "none";
defparam \ssd1_tx[4]~I .oe_power_up = "low";
defparam \ssd1_tx[4]~I .oe_register_mode = "none";
defparam \ssd1_tx[4]~I .oe_sync_reset = "none";
defparam \ssd1_tx[4]~I .operation_mode = "output";
defparam \ssd1_tx[4]~I .output_async_reset = "none";
defparam \ssd1_tx[4]~I .output_power_up = "low";
defparam \ssd1_tx[4]~I .output_register_mode = "none";
defparam \ssd1_tx[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd1_tx[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd1_tx[5]));
// synopsys translate_off
defparam \ssd1_tx[5]~I .input_async_reset = "none";
defparam \ssd1_tx[5]~I .input_power_up = "low";
defparam \ssd1_tx[5]~I .input_register_mode = "none";
defparam \ssd1_tx[5]~I .input_sync_reset = "none";
defparam \ssd1_tx[5]~I .oe_async_reset = "none";
defparam \ssd1_tx[5]~I .oe_power_up = "low";
defparam \ssd1_tx[5]~I .oe_register_mode = "none";
defparam \ssd1_tx[5]~I .oe_sync_reset = "none";
defparam \ssd1_tx[5]~I .operation_mode = "output";
defparam \ssd1_tx[5]~I .output_async_reset = "none";
defparam \ssd1_tx[5]~I .output_power_up = "low";
defparam \ssd1_tx[5]~I .output_register_mode = "none";
defparam \ssd1_tx[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd1_tx[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd1_tx[6]));
// synopsys translate_off
defparam \ssd1_tx[6]~I .input_async_reset = "none";
defparam \ssd1_tx[6]~I .input_power_up = "low";
defparam \ssd1_tx[6]~I .input_register_mode = "none";
defparam \ssd1_tx[6]~I .input_sync_reset = "none";
defparam \ssd1_tx[6]~I .oe_async_reset = "none";
defparam \ssd1_tx[6]~I .oe_power_up = "low";
defparam \ssd1_tx[6]~I .oe_register_mode = "none";
defparam \ssd1_tx[6]~I .oe_sync_reset = "none";
defparam \ssd1_tx[6]~I .operation_mode = "output";
defparam \ssd1_tx[6]~I .output_async_reset = "none";
defparam \ssd1_tx[6]~I .output_power_up = "low";
defparam \ssd1_tx[6]~I .output_register_mode = "none";
defparam \ssd1_tx[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd2_tx[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd2_tx[0]));
// synopsys translate_off
defparam \ssd2_tx[0]~I .input_async_reset = "none";
defparam \ssd2_tx[0]~I .input_power_up = "low";
defparam \ssd2_tx[0]~I .input_register_mode = "none";
defparam \ssd2_tx[0]~I .input_sync_reset = "none";
defparam \ssd2_tx[0]~I .oe_async_reset = "none";
defparam \ssd2_tx[0]~I .oe_power_up = "low";
defparam \ssd2_tx[0]~I .oe_register_mode = "none";
defparam \ssd2_tx[0]~I .oe_sync_reset = "none";
defparam \ssd2_tx[0]~I .operation_mode = "output";
defparam \ssd2_tx[0]~I .output_async_reset = "none";
defparam \ssd2_tx[0]~I .output_power_up = "low";
defparam \ssd2_tx[0]~I .output_register_mode = "none";
defparam \ssd2_tx[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd2_tx[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd2_tx[1]));
// synopsys translate_off
defparam \ssd2_tx[1]~I .input_async_reset = "none";
defparam \ssd2_tx[1]~I .input_power_up = "low";
defparam \ssd2_tx[1]~I .input_register_mode = "none";
defparam \ssd2_tx[1]~I .input_sync_reset = "none";
defparam \ssd2_tx[1]~I .oe_async_reset = "none";
defparam \ssd2_tx[1]~I .oe_power_up = "low";
defparam \ssd2_tx[1]~I .oe_register_mode = "none";
defparam \ssd2_tx[1]~I .oe_sync_reset = "none";
defparam \ssd2_tx[1]~I .operation_mode = "output";
defparam \ssd2_tx[1]~I .output_async_reset = "none";
defparam \ssd2_tx[1]~I .output_power_up = "low";
defparam \ssd2_tx[1]~I .output_register_mode = "none";
defparam \ssd2_tx[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd2_tx[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd2_tx[2]));
// synopsys translate_off
defparam \ssd2_tx[2]~I .input_async_reset = "none";
defparam \ssd2_tx[2]~I .input_power_up = "low";
defparam \ssd2_tx[2]~I .input_register_mode = "none";
defparam \ssd2_tx[2]~I .input_sync_reset = "none";
defparam \ssd2_tx[2]~I .oe_async_reset = "none";
defparam \ssd2_tx[2]~I .oe_power_up = "low";
defparam \ssd2_tx[2]~I .oe_register_mode = "none";
defparam \ssd2_tx[2]~I .oe_sync_reset = "none";
defparam \ssd2_tx[2]~I .operation_mode = "output";
defparam \ssd2_tx[2]~I .output_async_reset = "none";
defparam \ssd2_tx[2]~I .output_power_up = "low";
defparam \ssd2_tx[2]~I .output_register_mode = "none";
defparam \ssd2_tx[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd2_tx[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd2_tx[3]));
// synopsys translate_off
defparam \ssd2_tx[3]~I .input_async_reset = "none";
defparam \ssd2_tx[3]~I .input_power_up = "low";
defparam \ssd2_tx[3]~I .input_register_mode = "none";
defparam \ssd2_tx[3]~I .input_sync_reset = "none";
defparam \ssd2_tx[3]~I .oe_async_reset = "none";
defparam \ssd2_tx[3]~I .oe_power_up = "low";
defparam \ssd2_tx[3]~I .oe_register_mode = "none";
defparam \ssd2_tx[3]~I .oe_sync_reset = "none";
defparam \ssd2_tx[3]~I .operation_mode = "output";
defparam \ssd2_tx[3]~I .output_async_reset = "none";
defparam \ssd2_tx[3]~I .output_power_up = "low";
defparam \ssd2_tx[3]~I .output_register_mode = "none";
defparam \ssd2_tx[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_109,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd2_tx[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd2_tx[4]));
// synopsys translate_off
defparam \ssd2_tx[4]~I .input_async_reset = "none";
defparam \ssd2_tx[4]~I .input_power_up = "low";
defparam \ssd2_tx[4]~I .input_register_mode = "none";
defparam \ssd2_tx[4]~I .input_sync_reset = "none";
defparam \ssd2_tx[4]~I .oe_async_reset = "none";
defparam \ssd2_tx[4]~I .oe_power_up = "low";
defparam \ssd2_tx[4]~I .oe_register_mode = "none";
defparam \ssd2_tx[4]~I .oe_sync_reset = "none";
defparam \ssd2_tx[4]~I .operation_mode = "output";
defparam \ssd2_tx[4]~I .output_async_reset = "none";
defparam \ssd2_tx[4]~I .output_power_up = "low";
defparam \ssd2_tx[4]~I .output_register_mode = "none";
defparam \ssd2_tx[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd2_tx[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd2_tx[5]));
// synopsys translate_off
defparam \ssd2_tx[5]~I .input_async_reset = "none";
defparam \ssd2_tx[5]~I .input_power_up = "low";
defparam \ssd2_tx[5]~I .input_register_mode = "none";
defparam \ssd2_tx[5]~I .input_sync_reset = "none";
defparam \ssd2_tx[5]~I .oe_async_reset = "none";
defparam \ssd2_tx[5]~I .oe_power_up = "low";
defparam \ssd2_tx[5]~I .oe_register_mode = "none";
defparam \ssd2_tx[5]~I .oe_sync_reset = "none";
defparam \ssd2_tx[5]~I .operation_mode = "output";
defparam \ssd2_tx[5]~I .output_async_reset = "none";
defparam \ssd2_tx[5]~I .output_power_up = "low";
defparam \ssd2_tx[5]~I .output_register_mode = "none";
defparam \ssd2_tx[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd2_tx[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd2_tx[6]));
// synopsys translate_off
defparam \ssd2_tx[6]~I .input_async_reset = "none";
defparam \ssd2_tx[6]~I .input_power_up = "low";
defparam \ssd2_tx[6]~I .input_register_mode = "none";
defparam \ssd2_tx[6]~I .input_sync_reset = "none";
defparam \ssd2_tx[6]~I .oe_async_reset = "none";
defparam \ssd2_tx[6]~I .oe_power_up = "low";
defparam \ssd2_tx[6]~I .oe_register_mode = "none";
defparam \ssd2_tx[6]~I .oe_sync_reset = "none";
defparam \ssd2_tx[6]~I .operation_mode = "output";
defparam \ssd2_tx[6]~I .output_async_reset = "none";
defparam \ssd2_tx[6]~I .output_power_up = "low";
defparam \ssd2_tx[6]~I .output_register_mode = "none";
defparam \ssd2_tx[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd3_tx[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd3_tx[0]));
// synopsys translate_off
defparam \ssd3_tx[0]~I .input_async_reset = "none";
defparam \ssd3_tx[0]~I .input_power_up = "low";
defparam \ssd3_tx[0]~I .input_register_mode = "none";
defparam \ssd3_tx[0]~I .input_sync_reset = "none";
defparam \ssd3_tx[0]~I .oe_async_reset = "none";
defparam \ssd3_tx[0]~I .oe_power_up = "low";
defparam \ssd3_tx[0]~I .oe_register_mode = "none";
defparam \ssd3_tx[0]~I .oe_sync_reset = "none";
defparam \ssd3_tx[0]~I .operation_mode = "output";
defparam \ssd3_tx[0]~I .output_async_reset = "none";
defparam \ssd3_tx[0]~I .output_power_up = "low";
defparam \ssd3_tx[0]~I .output_register_mode = "none";
defparam \ssd3_tx[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd3_tx[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd3_tx[1]));
// synopsys translate_off
defparam \ssd3_tx[1]~I .input_async_reset = "none";
defparam \ssd3_tx[1]~I .input_power_up = "low";
defparam \ssd3_tx[1]~I .input_register_mode = "none";
defparam \ssd3_tx[1]~I .input_sync_reset = "none";
defparam \ssd3_tx[1]~I .oe_async_reset = "none";
defparam \ssd3_tx[1]~I .oe_power_up = "low";
defparam \ssd3_tx[1]~I .oe_register_mode = "none";
defparam \ssd3_tx[1]~I .oe_sync_reset = "none";
defparam \ssd3_tx[1]~I .operation_mode = "output";
defparam \ssd3_tx[1]~I .output_async_reset = "none";
defparam \ssd3_tx[1]~I .output_power_up = "low";
defparam \ssd3_tx[1]~I .output_register_mode = "none";
defparam \ssd3_tx[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd3_tx[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd3_tx[2]));
// synopsys translate_off
defparam \ssd3_tx[2]~I .input_async_reset = "none";
defparam \ssd3_tx[2]~I .input_power_up = "low";
defparam \ssd3_tx[2]~I .input_register_mode = "none";
defparam \ssd3_tx[2]~I .input_sync_reset = "none";
defparam \ssd3_tx[2]~I .oe_async_reset = "none";
defparam \ssd3_tx[2]~I .oe_power_up = "low";
defparam \ssd3_tx[2]~I .oe_register_mode = "none";
defparam \ssd3_tx[2]~I .oe_sync_reset = "none";
defparam \ssd3_tx[2]~I .operation_mode = "output";
defparam \ssd3_tx[2]~I .output_async_reset = "none";
defparam \ssd3_tx[2]~I .output_power_up = "low";
defparam \ssd3_tx[2]~I .output_register_mode = "none";
defparam \ssd3_tx[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd3_tx[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd3_tx[3]));
// synopsys translate_off
defparam \ssd3_tx[3]~I .input_async_reset = "none";
defparam \ssd3_tx[3]~I .input_power_up = "low";
defparam \ssd3_tx[3]~I .input_register_mode = "none";
defparam \ssd3_tx[3]~I .input_sync_reset = "none";
defparam \ssd3_tx[3]~I .oe_async_reset = "none";
defparam \ssd3_tx[3]~I .oe_power_up = "low";
defparam \ssd3_tx[3]~I .oe_register_mode = "none";
defparam \ssd3_tx[3]~I .oe_sync_reset = "none";
defparam \ssd3_tx[3]~I .operation_mode = "output";
defparam \ssd3_tx[3]~I .output_async_reset = "none";
defparam \ssd3_tx[3]~I .output_power_up = "low";
defparam \ssd3_tx[3]~I .output_register_mode = "none";
defparam \ssd3_tx[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd3_tx[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd3_tx[4]));
// synopsys translate_off
defparam \ssd3_tx[4]~I .input_async_reset = "none";
defparam \ssd3_tx[4]~I .input_power_up = "low";
defparam \ssd3_tx[4]~I .input_register_mode = "none";
defparam \ssd3_tx[4]~I .input_sync_reset = "none";
defparam \ssd3_tx[4]~I .oe_async_reset = "none";
defparam \ssd3_tx[4]~I .oe_power_up = "low";
defparam \ssd3_tx[4]~I .oe_register_mode = "none";
defparam \ssd3_tx[4]~I .oe_sync_reset = "none";
defparam \ssd3_tx[4]~I .operation_mode = "output";
defparam \ssd3_tx[4]~I .output_async_reset = "none";
defparam \ssd3_tx[4]~I .output_power_up = "low";
defparam \ssd3_tx[4]~I .output_register_mode = "none";
defparam \ssd3_tx[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd3_tx[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd3_tx[5]));
// synopsys translate_off
defparam \ssd3_tx[5]~I .input_async_reset = "none";
defparam \ssd3_tx[5]~I .input_power_up = "low";
defparam \ssd3_tx[5]~I .input_register_mode = "none";
defparam \ssd3_tx[5]~I .input_sync_reset = "none";
defparam \ssd3_tx[5]~I .oe_async_reset = "none";
defparam \ssd3_tx[5]~I .oe_power_up = "low";
defparam \ssd3_tx[5]~I .oe_register_mode = "none";
defparam \ssd3_tx[5]~I .oe_sync_reset = "none";
defparam \ssd3_tx[5]~I .operation_mode = "output";
defparam \ssd3_tx[5]~I .output_async_reset = "none";
defparam \ssd3_tx[5]~I .output_power_up = "low";
defparam \ssd3_tx[5]~I .output_register_mode = "none";
defparam \ssd3_tx[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd3_tx[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd3_tx[6]));
// synopsys translate_off
defparam \ssd3_tx[6]~I .input_async_reset = "none";
defparam \ssd3_tx[6]~I .input_power_up = "low";
defparam \ssd3_tx[6]~I .input_register_mode = "none";
defparam \ssd3_tx[6]~I .input_sync_reset = "none";
defparam \ssd3_tx[6]~I .oe_async_reset = "none";
defparam \ssd3_tx[6]~I .oe_power_up = "low";
defparam \ssd3_tx[6]~I .oe_register_mode = "none";
defparam \ssd3_tx[6]~I .oe_sync_reset = "none";
defparam \ssd3_tx[6]~I .operation_mode = "output";
defparam \ssd3_tx[6]~I .output_async_reset = "none";
defparam \ssd3_tx[6]~I .output_power_up = "low";
defparam \ssd3_tx[6]~I .output_register_mode = "none";
defparam \ssd3_tx[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd4_tx[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd4_tx[0]));
// synopsys translate_off
defparam \ssd4_tx[0]~I .input_async_reset = "none";
defparam \ssd4_tx[0]~I .input_power_up = "low";
defparam \ssd4_tx[0]~I .input_register_mode = "none";
defparam \ssd4_tx[0]~I .input_sync_reset = "none";
defparam \ssd4_tx[0]~I .oe_async_reset = "none";
defparam \ssd4_tx[0]~I .oe_power_up = "low";
defparam \ssd4_tx[0]~I .oe_register_mode = "none";
defparam \ssd4_tx[0]~I .oe_sync_reset = "none";
defparam \ssd4_tx[0]~I .operation_mode = "output";
defparam \ssd4_tx[0]~I .output_async_reset = "none";
defparam \ssd4_tx[0]~I .output_power_up = "low";
defparam \ssd4_tx[0]~I .output_register_mode = "none";
defparam \ssd4_tx[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd4_tx[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd4_tx[1]));
// synopsys translate_off
defparam \ssd4_tx[1]~I .input_async_reset = "none";
defparam \ssd4_tx[1]~I .input_power_up = "low";
defparam \ssd4_tx[1]~I .input_register_mode = "none";
defparam \ssd4_tx[1]~I .input_sync_reset = "none";
defparam \ssd4_tx[1]~I .oe_async_reset = "none";
defparam \ssd4_tx[1]~I .oe_power_up = "low";
defparam \ssd4_tx[1]~I .oe_register_mode = "none";
defparam \ssd4_tx[1]~I .oe_sync_reset = "none";
defparam \ssd4_tx[1]~I .operation_mode = "output";
defparam \ssd4_tx[1]~I .output_async_reset = "none";
defparam \ssd4_tx[1]~I .output_power_up = "low";
defparam \ssd4_tx[1]~I .output_register_mode = "none";
defparam \ssd4_tx[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd4_tx[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd4_tx[2]));
// synopsys translate_off
defparam \ssd4_tx[2]~I .input_async_reset = "none";
defparam \ssd4_tx[2]~I .input_power_up = "low";
defparam \ssd4_tx[2]~I .input_register_mode = "none";
defparam \ssd4_tx[2]~I .input_sync_reset = "none";
defparam \ssd4_tx[2]~I .oe_async_reset = "none";
defparam \ssd4_tx[2]~I .oe_power_up = "low";
defparam \ssd4_tx[2]~I .oe_register_mode = "none";
defparam \ssd4_tx[2]~I .oe_sync_reset = "none";
defparam \ssd4_tx[2]~I .operation_mode = "output";
defparam \ssd4_tx[2]~I .output_async_reset = "none";
defparam \ssd4_tx[2]~I .output_power_up = "low";
defparam \ssd4_tx[2]~I .output_register_mode = "none";
defparam \ssd4_tx[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd4_tx[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd4_tx[3]));
// synopsys translate_off
defparam \ssd4_tx[3]~I .input_async_reset = "none";
defparam \ssd4_tx[3]~I .input_power_up = "low";
defparam \ssd4_tx[3]~I .input_register_mode = "none";
defparam \ssd4_tx[3]~I .input_sync_reset = "none";
defparam \ssd4_tx[3]~I .oe_async_reset = "none";
defparam \ssd4_tx[3]~I .oe_power_up = "low";
defparam \ssd4_tx[3]~I .oe_register_mode = "none";
defparam \ssd4_tx[3]~I .oe_sync_reset = "none";
defparam \ssd4_tx[3]~I .operation_mode = "output";
defparam \ssd4_tx[3]~I .output_async_reset = "none";
defparam \ssd4_tx[3]~I .output_power_up = "low";
defparam \ssd4_tx[3]~I .output_register_mode = "none";
defparam \ssd4_tx[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd4_tx[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd4_tx[4]));
// synopsys translate_off
defparam \ssd4_tx[4]~I .input_async_reset = "none";
defparam \ssd4_tx[4]~I .input_power_up = "low";
defparam \ssd4_tx[4]~I .input_register_mode = "none";
defparam \ssd4_tx[4]~I .input_sync_reset = "none";
defparam \ssd4_tx[4]~I .oe_async_reset = "none";
defparam \ssd4_tx[4]~I .oe_power_up = "low";
defparam \ssd4_tx[4]~I .oe_register_mode = "none";
defparam \ssd4_tx[4]~I .oe_sync_reset = "none";
defparam \ssd4_tx[4]~I .operation_mode = "output";
defparam \ssd4_tx[4]~I .output_async_reset = "none";
defparam \ssd4_tx[4]~I .output_power_up = "low";
defparam \ssd4_tx[4]~I .output_register_mode = "none";
defparam \ssd4_tx[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd4_tx[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd4_tx[5]));
// synopsys translate_off
defparam \ssd4_tx[5]~I .input_async_reset = "none";
defparam \ssd4_tx[5]~I .input_power_up = "low";
defparam \ssd4_tx[5]~I .input_register_mode = "none";
defparam \ssd4_tx[5]~I .input_sync_reset = "none";
defparam \ssd4_tx[5]~I .oe_async_reset = "none";
defparam \ssd4_tx[5]~I .oe_power_up = "low";
defparam \ssd4_tx[5]~I .oe_register_mode = "none";
defparam \ssd4_tx[5]~I .oe_sync_reset = "none";
defparam \ssd4_tx[5]~I .operation_mode = "output";
defparam \ssd4_tx[5]~I .output_async_reset = "none";
defparam \ssd4_tx[5]~I .output_power_up = "low";
defparam \ssd4_tx[5]~I .output_register_mode = "none";
defparam \ssd4_tx[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_108,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd4_tx[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd4_tx[6]));
// synopsys translate_off
defparam \ssd4_tx[6]~I .input_async_reset = "none";
defparam \ssd4_tx[6]~I .input_power_up = "low";
defparam \ssd4_tx[6]~I .input_register_mode = "none";
defparam \ssd4_tx[6]~I .input_sync_reset = "none";
defparam \ssd4_tx[6]~I .oe_async_reset = "none";
defparam \ssd4_tx[6]~I .oe_power_up = "low";
defparam \ssd4_tx[6]~I .oe_register_mode = "none";
defparam \ssd4_tx[6]~I .oe_sync_reset = "none";
defparam \ssd4_tx[6]~I .operation_mode = "output";
defparam \ssd4_tx[6]~I .output_async_reset = "none";
defparam \ssd4_tx[6]~I .output_power_up = "low";
defparam \ssd4_tx[6]~I .output_register_mode = "none";
defparam \ssd4_tx[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd5_tx[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd5_tx[0]));
// synopsys translate_off
defparam \ssd5_tx[0]~I .input_async_reset = "none";
defparam \ssd5_tx[0]~I .input_power_up = "low";
defparam \ssd5_tx[0]~I .input_register_mode = "none";
defparam \ssd5_tx[0]~I .input_sync_reset = "none";
defparam \ssd5_tx[0]~I .oe_async_reset = "none";
defparam \ssd5_tx[0]~I .oe_power_up = "low";
defparam \ssd5_tx[0]~I .oe_register_mode = "none";
defparam \ssd5_tx[0]~I .oe_sync_reset = "none";
defparam \ssd5_tx[0]~I .operation_mode = "output";
defparam \ssd5_tx[0]~I .output_async_reset = "none";
defparam \ssd5_tx[0]~I .output_power_up = "low";
defparam \ssd5_tx[0]~I .output_register_mode = "none";
defparam \ssd5_tx[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd5_tx[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd5_tx[1]));
// synopsys translate_off
defparam \ssd5_tx[1]~I .input_async_reset = "none";
defparam \ssd5_tx[1]~I .input_power_up = "low";
defparam \ssd5_tx[1]~I .input_register_mode = "none";
defparam \ssd5_tx[1]~I .input_sync_reset = "none";
defparam \ssd5_tx[1]~I .oe_async_reset = "none";
defparam \ssd5_tx[1]~I .oe_power_up = "low";
defparam \ssd5_tx[1]~I .oe_register_mode = "none";
defparam \ssd5_tx[1]~I .oe_sync_reset = "none";
defparam \ssd5_tx[1]~I .operation_mode = "output";
defparam \ssd5_tx[1]~I .output_async_reset = "none";
defparam \ssd5_tx[1]~I .output_power_up = "low";
defparam \ssd5_tx[1]~I .output_register_mode = "none";
defparam \ssd5_tx[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd5_tx[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd5_tx[2]));
// synopsys translate_off
defparam \ssd5_tx[2]~I .input_async_reset = "none";
defparam \ssd5_tx[2]~I .input_power_up = "low";
defparam \ssd5_tx[2]~I .input_register_mode = "none";
defparam \ssd5_tx[2]~I .input_sync_reset = "none";
defparam \ssd5_tx[2]~I .oe_async_reset = "none";
defparam \ssd5_tx[2]~I .oe_power_up = "low";
defparam \ssd5_tx[2]~I .oe_register_mode = "none";
defparam \ssd5_tx[2]~I .oe_sync_reset = "none";
defparam \ssd5_tx[2]~I .operation_mode = "output";
defparam \ssd5_tx[2]~I .output_async_reset = "none";
defparam \ssd5_tx[2]~I .output_power_up = "low";
defparam \ssd5_tx[2]~I .output_register_mode = "none";
defparam \ssd5_tx[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd5_tx[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd5_tx[3]));
// synopsys translate_off
defparam \ssd5_tx[3]~I .input_async_reset = "none";
defparam \ssd5_tx[3]~I .input_power_up = "low";
defparam \ssd5_tx[3]~I .input_register_mode = "none";
defparam \ssd5_tx[3]~I .input_sync_reset = "none";
defparam \ssd5_tx[3]~I .oe_async_reset = "none";
defparam \ssd5_tx[3]~I .oe_power_up = "low";
defparam \ssd5_tx[3]~I .oe_register_mode = "none";
defparam \ssd5_tx[3]~I .oe_sync_reset = "none";
defparam \ssd5_tx[3]~I .operation_mode = "output";
defparam \ssd5_tx[3]~I .output_async_reset = "none";
defparam \ssd5_tx[3]~I .output_power_up = "low";
defparam \ssd5_tx[3]~I .output_register_mode = "none";
defparam \ssd5_tx[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd5_tx[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd5_tx[4]));
// synopsys translate_off
defparam \ssd5_tx[4]~I .input_async_reset = "none";
defparam \ssd5_tx[4]~I .input_power_up = "low";
defparam \ssd5_tx[4]~I .input_register_mode = "none";
defparam \ssd5_tx[4]~I .input_sync_reset = "none";
defparam \ssd5_tx[4]~I .oe_async_reset = "none";
defparam \ssd5_tx[4]~I .oe_power_up = "low";
defparam \ssd5_tx[4]~I .oe_register_mode = "none";
defparam \ssd5_tx[4]~I .oe_sync_reset = "none";
defparam \ssd5_tx[4]~I .operation_mode = "output";
defparam \ssd5_tx[4]~I .output_async_reset = "none";
defparam \ssd5_tx[4]~I .output_power_up = "low";
defparam \ssd5_tx[4]~I .output_register_mode = "none";
defparam \ssd5_tx[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd5_tx[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd5_tx[5]));
// synopsys translate_off
defparam \ssd5_tx[5]~I .input_async_reset = "none";
defparam \ssd5_tx[5]~I .input_power_up = "low";
defparam \ssd5_tx[5]~I .input_register_mode = "none";
defparam \ssd5_tx[5]~I .input_sync_reset = "none";
defparam \ssd5_tx[5]~I .oe_async_reset = "none";
defparam \ssd5_tx[5]~I .oe_power_up = "low";
defparam \ssd5_tx[5]~I .oe_register_mode = "none";
defparam \ssd5_tx[5]~I .oe_sync_reset = "none";
defparam \ssd5_tx[5]~I .operation_mode = "output";
defparam \ssd5_tx[5]~I .output_async_reset = "none";
defparam \ssd5_tx[5]~I .output_power_up = "low";
defparam \ssd5_tx[5]~I .output_register_mode = "none";
defparam \ssd5_tx[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd5_tx[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd5_tx[6]));
// synopsys translate_off
defparam \ssd5_tx[6]~I .input_async_reset = "none";
defparam \ssd5_tx[6]~I .input_power_up = "low";
defparam \ssd5_tx[6]~I .input_register_mode = "none";
defparam \ssd5_tx[6]~I .input_sync_reset = "none";
defparam \ssd5_tx[6]~I .oe_async_reset = "none";
defparam \ssd5_tx[6]~I .oe_power_up = "low";
defparam \ssd5_tx[6]~I .oe_register_mode = "none";
defparam \ssd5_tx[6]~I .oe_sync_reset = "none";
defparam \ssd5_tx[6]~I .operation_mode = "output";
defparam \ssd5_tx[6]~I .output_async_reset = "none";
defparam \ssd5_tx[6]~I .output_power_up = "low";
defparam \ssd5_tx[6]~I .output_register_mode = "none";
defparam \ssd5_tx[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd6_tx[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd6_tx[0]));
// synopsys translate_off
defparam \ssd6_tx[0]~I .input_async_reset = "none";
defparam \ssd6_tx[0]~I .input_power_up = "low";
defparam \ssd6_tx[0]~I .input_register_mode = "none";
defparam \ssd6_tx[0]~I .input_sync_reset = "none";
defparam \ssd6_tx[0]~I .oe_async_reset = "none";
defparam \ssd6_tx[0]~I .oe_power_up = "low";
defparam \ssd6_tx[0]~I .oe_register_mode = "none";
defparam \ssd6_tx[0]~I .oe_sync_reset = "none";
defparam \ssd6_tx[0]~I .operation_mode = "output";
defparam \ssd6_tx[0]~I .output_async_reset = "none";
defparam \ssd6_tx[0]~I .output_power_up = "low";
defparam \ssd6_tx[0]~I .output_register_mode = "none";
defparam \ssd6_tx[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd6_tx[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd6_tx[1]));
// synopsys translate_off
defparam \ssd6_tx[1]~I .input_async_reset = "none";
defparam \ssd6_tx[1]~I .input_power_up = "low";
defparam \ssd6_tx[1]~I .input_register_mode = "none";
defparam \ssd6_tx[1]~I .input_sync_reset = "none";
defparam \ssd6_tx[1]~I .oe_async_reset = "none";
defparam \ssd6_tx[1]~I .oe_power_up = "low";
defparam \ssd6_tx[1]~I .oe_register_mode = "none";
defparam \ssd6_tx[1]~I .oe_sync_reset = "none";
defparam \ssd6_tx[1]~I .operation_mode = "output";
defparam \ssd6_tx[1]~I .output_async_reset = "none";
defparam \ssd6_tx[1]~I .output_power_up = "low";
defparam \ssd6_tx[1]~I .output_register_mode = "none";
defparam \ssd6_tx[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd6_tx[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd6_tx[2]));
// synopsys translate_off
defparam \ssd6_tx[2]~I .input_async_reset = "none";
defparam \ssd6_tx[2]~I .input_power_up = "low";
defparam \ssd6_tx[2]~I .input_register_mode = "none";
defparam \ssd6_tx[2]~I .input_sync_reset = "none";
defparam \ssd6_tx[2]~I .oe_async_reset = "none";
defparam \ssd6_tx[2]~I .oe_power_up = "low";
defparam \ssd6_tx[2]~I .oe_register_mode = "none";
defparam \ssd6_tx[2]~I .oe_sync_reset = "none";
defparam \ssd6_tx[2]~I .operation_mode = "output";
defparam \ssd6_tx[2]~I .output_async_reset = "none";
defparam \ssd6_tx[2]~I .output_power_up = "low";
defparam \ssd6_tx[2]~I .output_register_mode = "none";
defparam \ssd6_tx[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd6_tx[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd6_tx[3]));
// synopsys translate_off
defparam \ssd6_tx[3]~I .input_async_reset = "none";
defparam \ssd6_tx[3]~I .input_power_up = "low";
defparam \ssd6_tx[3]~I .input_register_mode = "none";
defparam \ssd6_tx[3]~I .input_sync_reset = "none";
defparam \ssd6_tx[3]~I .oe_async_reset = "none";
defparam \ssd6_tx[3]~I .oe_power_up = "low";
defparam \ssd6_tx[3]~I .oe_register_mode = "none";
defparam \ssd6_tx[3]~I .oe_sync_reset = "none";
defparam \ssd6_tx[3]~I .operation_mode = "output";
defparam \ssd6_tx[3]~I .output_async_reset = "none";
defparam \ssd6_tx[3]~I .output_power_up = "low";
defparam \ssd6_tx[3]~I .output_register_mode = "none";
defparam \ssd6_tx[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd6_tx[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd6_tx[4]));
// synopsys translate_off
defparam \ssd6_tx[4]~I .input_async_reset = "none";
defparam \ssd6_tx[4]~I .input_power_up = "low";
defparam \ssd6_tx[4]~I .input_register_mode = "none";
defparam \ssd6_tx[4]~I .input_sync_reset = "none";
defparam \ssd6_tx[4]~I .oe_async_reset = "none";
defparam \ssd6_tx[4]~I .oe_power_up = "low";
defparam \ssd6_tx[4]~I .oe_register_mode = "none";
defparam \ssd6_tx[4]~I .oe_sync_reset = "none";
defparam \ssd6_tx[4]~I .operation_mode = "output";
defparam \ssd6_tx[4]~I .output_async_reset = "none";
defparam \ssd6_tx[4]~I .output_power_up = "low";
defparam \ssd6_tx[4]~I .output_register_mode = "none";
defparam \ssd6_tx[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd6_tx[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd6_tx[5]));
// synopsys translate_off
defparam \ssd6_tx[5]~I .input_async_reset = "none";
defparam \ssd6_tx[5]~I .input_power_up = "low";
defparam \ssd6_tx[5]~I .input_register_mode = "none";
defparam \ssd6_tx[5]~I .input_sync_reset = "none";
defparam \ssd6_tx[5]~I .oe_async_reset = "none";
defparam \ssd6_tx[5]~I .oe_power_up = "low";
defparam \ssd6_tx[5]~I .oe_register_mode = "none";
defparam \ssd6_tx[5]~I .oe_sync_reset = "none";
defparam \ssd6_tx[5]~I .operation_mode = "output";
defparam \ssd6_tx[5]~I .output_async_reset = "none";
defparam \ssd6_tx[5]~I .output_power_up = "low";
defparam \ssd6_tx[5]~I .output_register_mode = "none";
defparam \ssd6_tx[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd6_tx[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd6_tx[6]));
// synopsys translate_off
defparam \ssd6_tx[6]~I .input_async_reset = "none";
defparam \ssd6_tx[6]~I .input_power_up = "low";
defparam \ssd6_tx[6]~I .input_register_mode = "none";
defparam \ssd6_tx[6]~I .input_sync_reset = "none";
defparam \ssd6_tx[6]~I .oe_async_reset = "none";
defparam \ssd6_tx[6]~I .oe_power_up = "low";
defparam \ssd6_tx[6]~I .oe_register_mode = "none";
defparam \ssd6_tx[6]~I .oe_sync_reset = "none";
defparam \ssd6_tx[6]~I .operation_mode = "output";
defparam \ssd6_tx[6]~I .output_async_reset = "none";
defparam \ssd6_tx[6]~I .output_power_up = "low";
defparam \ssd6_tx[6]~I .output_register_mode = "none";
defparam \ssd6_tx[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd7_tx[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd7_tx[0]));
// synopsys translate_off
defparam \ssd7_tx[0]~I .input_async_reset = "none";
defparam \ssd7_tx[0]~I .input_power_up = "low";
defparam \ssd7_tx[0]~I .input_register_mode = "none";
defparam \ssd7_tx[0]~I .input_sync_reset = "none";
defparam \ssd7_tx[0]~I .oe_async_reset = "none";
defparam \ssd7_tx[0]~I .oe_power_up = "low";
defparam \ssd7_tx[0]~I .oe_register_mode = "none";
defparam \ssd7_tx[0]~I .oe_sync_reset = "none";
defparam \ssd7_tx[0]~I .operation_mode = "output";
defparam \ssd7_tx[0]~I .output_async_reset = "none";
defparam \ssd7_tx[0]~I .output_power_up = "low";
defparam \ssd7_tx[0]~I .output_register_mode = "none";
defparam \ssd7_tx[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd7_tx[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd7_tx[1]));
// synopsys translate_off
defparam \ssd7_tx[1]~I .input_async_reset = "none";
defparam \ssd7_tx[1]~I .input_power_up = "low";
defparam \ssd7_tx[1]~I .input_register_mode = "none";
defparam \ssd7_tx[1]~I .input_sync_reset = "none";
defparam \ssd7_tx[1]~I .oe_async_reset = "none";
defparam \ssd7_tx[1]~I .oe_power_up = "low";
defparam \ssd7_tx[1]~I .oe_register_mode = "none";
defparam \ssd7_tx[1]~I .oe_sync_reset = "none";
defparam \ssd7_tx[1]~I .operation_mode = "output";
defparam \ssd7_tx[1]~I .output_async_reset = "none";
defparam \ssd7_tx[1]~I .output_power_up = "low";
defparam \ssd7_tx[1]~I .output_register_mode = "none";
defparam \ssd7_tx[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd7_tx[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd7_tx[2]));
// synopsys translate_off
defparam \ssd7_tx[2]~I .input_async_reset = "none";
defparam \ssd7_tx[2]~I .input_power_up = "low";
defparam \ssd7_tx[2]~I .input_register_mode = "none";
defparam \ssd7_tx[2]~I .input_sync_reset = "none";
defparam \ssd7_tx[2]~I .oe_async_reset = "none";
defparam \ssd7_tx[2]~I .oe_power_up = "low";
defparam \ssd7_tx[2]~I .oe_register_mode = "none";
defparam \ssd7_tx[2]~I .oe_sync_reset = "none";
defparam \ssd7_tx[2]~I .operation_mode = "output";
defparam \ssd7_tx[2]~I .output_async_reset = "none";
defparam \ssd7_tx[2]~I .output_power_up = "low";
defparam \ssd7_tx[2]~I .output_register_mode = "none";
defparam \ssd7_tx[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd7_tx[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd7_tx[3]));
// synopsys translate_off
defparam \ssd7_tx[3]~I .input_async_reset = "none";
defparam \ssd7_tx[3]~I .input_power_up = "low";
defparam \ssd7_tx[3]~I .input_register_mode = "none";
defparam \ssd7_tx[3]~I .input_sync_reset = "none";
defparam \ssd7_tx[3]~I .oe_async_reset = "none";
defparam \ssd7_tx[3]~I .oe_power_up = "low";
defparam \ssd7_tx[3]~I .oe_register_mode = "none";
defparam \ssd7_tx[3]~I .oe_sync_reset = "none";
defparam \ssd7_tx[3]~I .operation_mode = "output";
defparam \ssd7_tx[3]~I .output_async_reset = "none";
defparam \ssd7_tx[3]~I .output_power_up = "low";
defparam \ssd7_tx[3]~I .output_register_mode = "none";
defparam \ssd7_tx[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_140,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd7_tx[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd7_tx[4]));
// synopsys translate_off
defparam \ssd7_tx[4]~I .input_async_reset = "none";
defparam \ssd7_tx[4]~I .input_power_up = "low";
defparam \ssd7_tx[4]~I .input_register_mode = "none";
defparam \ssd7_tx[4]~I .input_sync_reset = "none";
defparam \ssd7_tx[4]~I .oe_async_reset = "none";
defparam \ssd7_tx[4]~I .oe_power_up = "low";
defparam \ssd7_tx[4]~I .oe_register_mode = "none";
defparam \ssd7_tx[4]~I .oe_sync_reset = "none";
defparam \ssd7_tx[4]~I .operation_mode = "output";
defparam \ssd7_tx[4]~I .output_async_reset = "none";
defparam \ssd7_tx[4]~I .output_power_up = "low";
defparam \ssd7_tx[4]~I .output_register_mode = "none";
defparam \ssd7_tx[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd7_tx[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd7_tx[5]));
// synopsys translate_off
defparam \ssd7_tx[5]~I .input_async_reset = "none";
defparam \ssd7_tx[5]~I .input_power_up = "low";
defparam \ssd7_tx[5]~I .input_register_mode = "none";
defparam \ssd7_tx[5]~I .input_sync_reset = "none";
defparam \ssd7_tx[5]~I .oe_async_reset = "none";
defparam \ssd7_tx[5]~I .oe_power_up = "low";
defparam \ssd7_tx[5]~I .oe_register_mode = "none";
defparam \ssd7_tx[5]~I .oe_sync_reset = "none";
defparam \ssd7_tx[5]~I .operation_mode = "output";
defparam \ssd7_tx[5]~I .output_async_reset = "none";
defparam \ssd7_tx[5]~I .output_power_up = "low";
defparam \ssd7_tx[5]~I .output_register_mode = "none";
defparam \ssd7_tx[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd7_tx[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd7_tx[6]));
// synopsys translate_off
defparam \ssd7_tx[6]~I .input_async_reset = "none";
defparam \ssd7_tx[6]~I .input_power_up = "low";
defparam \ssd7_tx[6]~I .input_register_mode = "none";
defparam \ssd7_tx[6]~I .input_sync_reset = "none";
defparam \ssd7_tx[6]~I .oe_async_reset = "none";
defparam \ssd7_tx[6]~I .oe_power_up = "low";
defparam \ssd7_tx[6]~I .oe_register_mode = "none";
defparam \ssd7_tx[6]~I .oe_sync_reset = "none";
defparam \ssd7_tx[6]~I .operation_mode = "output";
defparam \ssd7_tx[6]~I .output_async_reset = "none";
defparam \ssd7_tx[6]~I .output_power_up = "low";
defparam \ssd7_tx[6]~I .output_register_mode = "none";
defparam \ssd7_tx[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd8_tx[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd8_tx[0]));
// synopsys translate_off
defparam \ssd8_tx[0]~I .input_async_reset = "none";
defparam \ssd8_tx[0]~I .input_power_up = "low";
defparam \ssd8_tx[0]~I .input_register_mode = "none";
defparam \ssd8_tx[0]~I .input_sync_reset = "none";
defparam \ssd8_tx[0]~I .oe_async_reset = "none";
defparam \ssd8_tx[0]~I .oe_power_up = "low";
defparam \ssd8_tx[0]~I .oe_register_mode = "none";
defparam \ssd8_tx[0]~I .oe_sync_reset = "none";
defparam \ssd8_tx[0]~I .operation_mode = "output";
defparam \ssd8_tx[0]~I .output_async_reset = "none";
defparam \ssd8_tx[0]~I .output_power_up = "low";
defparam \ssd8_tx[0]~I .output_register_mode = "none";
defparam \ssd8_tx[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd8_tx[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd8_tx[1]));
// synopsys translate_off
defparam \ssd8_tx[1]~I .input_async_reset = "none";
defparam \ssd8_tx[1]~I .input_power_up = "low";
defparam \ssd8_tx[1]~I .input_register_mode = "none";
defparam \ssd8_tx[1]~I .input_sync_reset = "none";
defparam \ssd8_tx[1]~I .oe_async_reset = "none";
defparam \ssd8_tx[1]~I .oe_power_up = "low";
defparam \ssd8_tx[1]~I .oe_register_mode = "none";
defparam \ssd8_tx[1]~I .oe_sync_reset = "none";
defparam \ssd8_tx[1]~I .operation_mode = "output";
defparam \ssd8_tx[1]~I .output_async_reset = "none";
defparam \ssd8_tx[1]~I .output_power_up = "low";
defparam \ssd8_tx[1]~I .output_register_mode = "none";
defparam \ssd8_tx[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd8_tx[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd8_tx[2]));
// synopsys translate_off
defparam \ssd8_tx[2]~I .input_async_reset = "none";
defparam \ssd8_tx[2]~I .input_power_up = "low";
defparam \ssd8_tx[2]~I .input_register_mode = "none";
defparam \ssd8_tx[2]~I .input_sync_reset = "none";
defparam \ssd8_tx[2]~I .oe_async_reset = "none";
defparam \ssd8_tx[2]~I .oe_power_up = "low";
defparam \ssd8_tx[2]~I .oe_register_mode = "none";
defparam \ssd8_tx[2]~I .oe_sync_reset = "none";
defparam \ssd8_tx[2]~I .operation_mode = "output";
defparam \ssd8_tx[2]~I .output_async_reset = "none";
defparam \ssd8_tx[2]~I .output_power_up = "low";
defparam \ssd8_tx[2]~I .output_register_mode = "none";
defparam \ssd8_tx[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd8_tx[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd8_tx[3]));
// synopsys translate_off
defparam \ssd8_tx[3]~I .input_async_reset = "none";
defparam \ssd8_tx[3]~I .input_power_up = "low";
defparam \ssd8_tx[3]~I .input_register_mode = "none";
defparam \ssd8_tx[3]~I .input_sync_reset = "none";
defparam \ssd8_tx[3]~I .oe_async_reset = "none";
defparam \ssd8_tx[3]~I .oe_power_up = "low";
defparam \ssd8_tx[3]~I .oe_register_mode = "none";
defparam \ssd8_tx[3]~I .oe_sync_reset = "none";
defparam \ssd8_tx[3]~I .operation_mode = "output";
defparam \ssd8_tx[3]~I .output_async_reset = "none";
defparam \ssd8_tx[3]~I .output_power_up = "low";
defparam \ssd8_tx[3]~I .output_register_mode = "none";
defparam \ssd8_tx[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_111,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd8_tx[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd8_tx[4]));
// synopsys translate_off
defparam \ssd8_tx[4]~I .input_async_reset = "none";
defparam \ssd8_tx[4]~I .input_power_up = "low";
defparam \ssd8_tx[4]~I .input_register_mode = "none";
defparam \ssd8_tx[4]~I .input_sync_reset = "none";
defparam \ssd8_tx[4]~I .oe_async_reset = "none";
defparam \ssd8_tx[4]~I .oe_power_up = "low";
defparam \ssd8_tx[4]~I .oe_register_mode = "none";
defparam \ssd8_tx[4]~I .oe_sync_reset = "none";
defparam \ssd8_tx[4]~I .operation_mode = "output";
defparam \ssd8_tx[4]~I .output_async_reset = "none";
defparam \ssd8_tx[4]~I .output_power_up = "low";
defparam \ssd8_tx[4]~I .output_register_mode = "none";
defparam \ssd8_tx[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd8_tx[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd8_tx[5]));
// synopsys translate_off
defparam \ssd8_tx[5]~I .input_async_reset = "none";
defparam \ssd8_tx[5]~I .input_power_up = "low";
defparam \ssd8_tx[5]~I .input_register_mode = "none";
defparam \ssd8_tx[5]~I .input_sync_reset = "none";
defparam \ssd8_tx[5]~I .oe_async_reset = "none";
defparam \ssd8_tx[5]~I .oe_power_up = "low";
defparam \ssd8_tx[5]~I .oe_register_mode = "none";
defparam \ssd8_tx[5]~I .oe_sync_reset = "none";
defparam \ssd8_tx[5]~I .operation_mode = "output";
defparam \ssd8_tx[5]~I .output_async_reset = "none";
defparam \ssd8_tx[5]~I .output_power_up = "low";
defparam \ssd8_tx[5]~I .output_register_mode = "none";
defparam \ssd8_tx[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ssd8_tx[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ssd8_tx[6]));
// synopsys translate_off
defparam \ssd8_tx[6]~I .input_async_reset = "none";
defparam \ssd8_tx[6]~I .input_power_up = "low";
defparam \ssd8_tx[6]~I .input_register_mode = "none";
defparam \ssd8_tx[6]~I .input_sync_reset = "none";
defparam \ssd8_tx[6]~I .oe_async_reset = "none";
defparam \ssd8_tx[6]~I .oe_power_up = "low";
defparam \ssd8_tx[6]~I .oe_register_mode = "none";
defparam \ssd8_tx[6]~I .oe_sync_reset = "none";
defparam \ssd8_tx[6]~I .operation_mode = "output";
defparam \ssd8_tx[6]~I .output_async_reset = "none";
defparam \ssd8_tx[6]~I .output_power_up = "low";
defparam \ssd8_tx[6]~I .output_register_mode = "none";
defparam \ssd8_tx[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \baudrate_tx~I (
	.datain(\gdb|Mux0~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(baudrate_tx));
// synopsys translate_off
defparam \baudrate_tx~I .input_async_reset = "none";
defparam \baudrate_tx~I .input_power_up = "low";
defparam \baudrate_tx~I .input_register_mode = "none";
defparam \baudrate_tx~I .input_sync_reset = "none";
defparam \baudrate_tx~I .oe_async_reset = "none";
defparam \baudrate_tx~I .oe_power_up = "low";
defparam \baudrate_tx~I .oe_register_mode = "none";
defparam \baudrate_tx~I .oe_sync_reset = "none";
defparam \baudrate_tx~I .operation_mode = "output";
defparam \baudrate_tx~I .output_async_reset = "none";
defparam \baudrate_tx~I .output_power_up = "low";
defparam \baudrate_tx~I .output_register_mode = "none";
defparam \baudrate_tx~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \led_baudrate_tx1~I (
	.datain(\gdb|led_baudrate_gbd1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(led_baudrate_tx1));
// synopsys translate_off
defparam \led_baudrate_tx1~I .input_async_reset = "none";
defparam \led_baudrate_tx1~I .input_power_up = "low";
defparam \led_baudrate_tx1~I .input_register_mode = "none";
defparam \led_baudrate_tx1~I .input_sync_reset = "none";
defparam \led_baudrate_tx1~I .oe_async_reset = "none";
defparam \led_baudrate_tx1~I .oe_power_up = "low";
defparam \led_baudrate_tx1~I .oe_register_mode = "none";
defparam \led_baudrate_tx1~I .oe_sync_reset = "none";
defparam \led_baudrate_tx1~I .operation_mode = "output";
defparam \led_baudrate_tx1~I .output_async_reset = "none";
defparam \led_baudrate_tx1~I .output_power_up = "low";
defparam \led_baudrate_tx1~I .output_register_mode = "none";
defparam \led_baudrate_tx1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \led_baudrate_tx2~I (
	.datain(\gdb|led_baudrate_gbd2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(led_baudrate_tx2));
// synopsys translate_off
defparam \led_baudrate_tx2~I .input_async_reset = "none";
defparam \led_baudrate_tx2~I .input_power_up = "low";
defparam \led_baudrate_tx2~I .input_register_mode = "none";
defparam \led_baudrate_tx2~I .input_sync_reset = "none";
defparam \led_baudrate_tx2~I .oe_async_reset = "none";
defparam \led_baudrate_tx2~I .oe_power_up = "low";
defparam \led_baudrate_tx2~I .oe_register_mode = "none";
defparam \led_baudrate_tx2~I .oe_sync_reset = "none";
defparam \led_baudrate_tx2~I .operation_mode = "output";
defparam \led_baudrate_tx2~I .output_async_reset = "none";
defparam \led_baudrate_tx2~I .output_power_up = "low";
defparam \led_baudrate_tx2~I .output_register_mode = "none";
defparam \led_baudrate_tx2~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \led_baudrate_tx3~I (
	.datain(\gdb|led_baudrate_gbd3~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(led_baudrate_tx3));
// synopsys translate_off
defparam \led_baudrate_tx3~I .input_async_reset = "none";
defparam \led_baudrate_tx3~I .input_power_up = "low";
defparam \led_baudrate_tx3~I .input_register_mode = "none";
defparam \led_baudrate_tx3~I .input_sync_reset = "none";
defparam \led_baudrate_tx3~I .oe_async_reset = "none";
defparam \led_baudrate_tx3~I .oe_power_up = "low";
defparam \led_baudrate_tx3~I .oe_register_mode = "none";
defparam \led_baudrate_tx3~I .oe_sync_reset = "none";
defparam \led_baudrate_tx3~I .operation_mode = "output";
defparam \led_baudrate_tx3~I .output_async_reset = "none";
defparam \led_baudrate_tx3~I .output_power_up = "low";
defparam \led_baudrate_tx3~I .output_register_mode = "none";
defparam \led_baudrate_tx3~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \led_baudrate_tx4~I (
	.datain(\gdb|led_baudrate_gbd4~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(led_baudrate_tx4));
// synopsys translate_off
defparam \led_baudrate_tx4~I .input_async_reset = "none";
defparam \led_baudrate_tx4~I .input_power_up = "low";
defparam \led_baudrate_tx4~I .input_register_mode = "none";
defparam \led_baudrate_tx4~I .input_sync_reset = "none";
defparam \led_baudrate_tx4~I .oe_async_reset = "none";
defparam \led_baudrate_tx4~I .oe_power_up = "low";
defparam \led_baudrate_tx4~I .oe_register_mode = "none";
defparam \led_baudrate_tx4~I .oe_sync_reset = "none";
defparam \led_baudrate_tx4~I .operation_mode = "output";
defparam \led_baudrate_tx4~I .output_async_reset = "none";
defparam \led_baudrate_tx4~I .output_power_up = "low";
defparam \led_baudrate_tx4~I .output_register_mode = "none";
defparam \led_baudrate_tx4~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
