
pci.h,1205
#define __IF_PCI_H__52,1598
#define PCI_TYPE_ZERO	59,1722
#define PCI_TYPE_ONE	60,1750
#define PCI_VENDOR_ID_OFFSET	69,2058
#define PCI_DEVICE_ID_OFFSET	70,2092
#define PCI_COMMAND_REG_OFFSET 71,2126
#define PCI_STATUS_REG_OFFSET 72,2163
#define PCI_REVISION_ID_OFFSET 73,2200
#define PCI_PROG_IF_OFFSET 74,2237
#define PCI_SUB_CLASS_OFFSET 75,2274
#define PCI_LATENCY_OFFSET 76,2311
#define PCI_IO_BASE_OFFSET 77,2348
#define PCI_MMIO_BASE_OFFSET	78,2385
#define PCI_RESERVED_OFFSET 79,2419
#define PCI_INTR_LINE_OFFSET 80,2488
#define PCI_COMMAND_BMEN	86,2565
#define PCI_COMMAND_MEMEN 87,2597
#define PCI_COMMAND_IOEN 88,2636
#define PCI_STATUS_FBTBC	93,2713
#define PCI_STATUS_DATAPERR	94,2745
#define PCI_STATUS_DEVSEL 95,2780
#define PCI_STATUS_STABORT	96,2816
#define PCI_STATUS_RTABORT	97,2850
#define PCI_STATUS_RMBORT	98,2884
#define PCI_STATUS_SERR	99,2917
#define PCI_STATUS_PERR	100,2949
#define PCI_DEVICE_NOT_PRESENT 102,2982
#define PCI_LATENCY_TIMER_DEFAULT 103,3027
#define DECPPB_VENDOR_DEVICE_ID 104,3072
#define PCI_BRIDGE_ID 105,3145
typedef struct pci_bridge_config_t_ pci_bridge_config_t_110,3254
} pci_bridge_config_t;pci_bridge_config_t133,4201
