void p1022rdk_set_pixel_clock(unsigned int pixclock)\r\n{\r\nstruct device_node *guts_np = NULL;\r\nstruct ccsr_guts __iomem *guts;\r\nunsigned long freq;\r\nu64 temp;\r\nu32 pxclk;\r\nguts_np = of_find_compatible_node(NULL, NULL, "fsl,p1022-guts");\r\nif (!guts_np) {\r\npr_err("p1022rdk: missing global utilties device node\n");\r\nreturn;\r\n}\r\nguts = of_iomap(guts_np, 0);\r\nof_node_put(guts_np);\r\nif (!guts) {\r\npr_err("p1022rdk: could not map global utilties device\n");\r\nreturn;\r\n}\r\ntemp = 1000000000000ULL;\r\ndo_div(temp, pixclock);\r\nfreq = temp;\r\npxclk = DIV_ROUND_CLOSEST(fsl_get_sys_freq(), freq);\r\npxclk = clamp_t(u32, pxclk, 2, 255);\r\nclrbits32(&guts->clkdvdr,\r\nCLKDVDR_PXCKEN | CLKDVDR_PXCKDLY | CLKDVDR_PXCLK_MASK);\r\nsetbits32(&guts->clkdvdr, CLKDVDR_PXCKEN | (pxclk << 16));\r\niounmap(guts);\r\n}\r\nenum fsl_diu_monitor_port\r\np1022rdk_valid_monitor_port(enum fsl_diu_monitor_port port)\r\n{\r\nreturn FSL_DIU_PORT_DVI;\r\n}\r\nvoid __init p1022_rdk_pic_init(void)\r\n{\r\nstruct mpic *mpic = mpic_alloc(NULL, 0, MPIC_BIG_ENDIAN |\r\nMPIC_SINGLE_DEST_CPU,\r\n0, 256, " OpenPIC ");\r\nBUG_ON(mpic == NULL);\r\nmpic_init(mpic);\r\n}\r\nstatic void __init p1022_rdk_setup_arch(void)\r\n{\r\nif (ppc_md.progress)\r\nppc_md.progress("p1022_rdk_setup_arch()", 0);\r\n#if defined(CONFIG_FB_FSL_DIU) || defined(CONFIG_FB_FSL_DIU_MODULE)\r\ndiu_ops.set_pixel_clock = p1022rdk_set_pixel_clock;\r\ndiu_ops.valid_monitor_port = p1022rdk_valid_monitor_port;\r\n#endif\r\nmpc85xx_smp_init();\r\nfsl_pci_assign_primary();\r\nswiotlb_detect_4g();\r\npr_info("Freescale / iVeia P1022 RDK reference board\n");\r\n}\r\nstatic int __init p1022_rdk_probe(void)\r\n{\r\nunsigned long root = of_get_flat_dt_root();\r\nreturn of_flat_dt_is_compatible(root, "fsl,p1022rdk");\r\n}
