<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>MPAMF_PRI_IDR</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">MPAMF_PRI_IDR, MPAM Priority Partitioning Identification Register</h1><p>The MPAMF_PRI_IDR characteristics are:</p><h2>Purpose</h2><p>Indicates which MPAM priority partitioning features are present on this MSC. </p><p>MPAMF_PRI_IDR_s indicates priority partitioning features accessed from the Secure MPAM feature page. 
MPAMF_PRI_IDR_ns indicates priority partitioning features accessed from the Non-secure MPAM feature page.
MPAMF_PRI_IDR_rt indicates priority partitioning features accessed from the Root MPAM feature page.
MPAMF_PRI_IDR_rl indicates priority partitioning features accessed from the Realm MPAM feature page.</p><p>When MPAMF_IDR.HAS_RIS is 1, some fields in this register give information for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS. The description of every field that is affected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS has that information within the field description.</p><h2>Configuration</h2><p><ins>The power domain of MPAMF_PRI_IDR is </ins><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins>.
    </ins></p><p>This register is present only when FEAT_MPAM is implemented and MPAMF_IDR.HAS_PRI_PART == 1. Otherwise, direct accesses to MPAMF_PRI_IDR are <span class="arm-defined-word">RES0</span>.</p><p>The power and reset domain of each MSC component is specific to that component.</p><h2>Attributes</h2><p>MPAMF_PRI_IDR is a 32-bit register.</p><h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="6"><a href="#fieldset_0-31_26">RES0</a></td><td class="lr" colspan="6"><a href="#fieldset_0-25_20">DSPRI_WD</a></td><td class="lr" colspan="2"><a href="#fieldset_0-19_18">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-17_17">DSPRI_0_IS_LOW</a></td><td class="lr" colspan="1"><a href="#fieldset_0-16_16">HAS_DSPRI</a></td><td class="lr" colspan="6"><a href="#fieldset_0-15_10">RES0</a></td><td class="lr" colspan="6"><a href="#fieldset_0-9_4">INTPRI_WD</a></td><td class="lr" colspan="2"><a href="#fieldset_0-3_2">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-1_1">INTPRI_0_IS_LOW</a></td><td class="lr" colspan="1"><a href="#fieldset_0-0_0">HAS_INTPRI</a></td></tr></tbody></table><h4 id="fieldset_0-31_26">Bits [31:26]</h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-25_20">DSPRI_WD, bits [25:20]</h4><div class="field"><p>Number of implemented bits in the downstream priority field (DSPRI) of <a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a>.</p><p>If HAS_DSPRI == 1, this field must contain a value from 1 to 16, inclusive.</p><p>If HAS_DSPRI == 0, this field must be 0.</p><p>If RIS is implemented, this field indicates the number of downstream priority bits for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p></div><h4 id="fieldset_0-19_18">Bits [19:18]</h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-17_17">DSPRI_0_IS_LOW, bit [17]</h4><div class="field"><p>Indicates whether 0 in <a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a>.DSPRI is the lowest or the highest downstream priority.</p><table class="valuetable"><tr><th>DSPRI_0_IS_LOW</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>In the <a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a>.DSPRI field, a value of 0 means the highest priority.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>In the <a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a>.DSPRI field, a value of 0 means the lowest priority.</p></td></tr></table><p>If RIS is implemented, this field indicates that 0 is the lowest downstream priority for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p></div><h4 id="fieldset_0-16_16">HAS_DSPRI, bit [16]</h4><div class="field"><p>Indicates that the <a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a> register implements the DSPRI field.</p><table class="valuetable"><tr><th>HAS_DSPRI</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>This MSC supports priority partitioning, but does not implement a downstream priority (DSPRI) field in the <a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a> register.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>This MSC supports downstream priority partitioning and implements the downstream priority (DSPRI) field in the <a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a> register.</p></td></tr></table><p>If RIS is implemented, this field indicates that downstream priority is implemented for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p></div><h4 id="fieldset_0-15_10">Bits [15:10]</h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-9_4">INTPRI_WD, bits [9:4]</h4><div class="field"><p>Number of implemented bits in the internal priority field (INTPRI) in the <a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a> register.</p><p>If HAS_INTPRI == 1, this field must contain a value from 1 to 16, inclusive.</p><p>If HAS_INTPRI == 0, this field must be 0.</p><p>If RIS is implemented, this field indicates the number of internal priority bits for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p></div><h4 id="fieldset_0-3_2">Bits [3:2]</h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-1_1">INTPRI_0_IS_LOW, bit [1]</h4><div class="field"><p>Indicates whether 0 in <a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a>.INTPRI is the lowest or the highest internal priority.</p><table class="valuetable"><tr><th>INTPRI_0_IS_LOW</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>In the <a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a>.INTPRI field, a value of 0 means the highest priority.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>In the <a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a>.INTPRI field, a value of 0 means the lowest priority.</p></td></tr></table><p>If RIS is implemented, this field indicates that 0 is the lowest internal priority for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p></div><h4 id="fieldset_0-0_0">HAS_INTPRI, bit [0]</h4><div class="field"><p>Indicates that this MSC implements the INTPRI field in the <a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a> register.</p><table class="valuetable"><tr><th>HAS_INTPRI</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>This MSC supports priority partitioning, but does not implement the internal priority (INTPRI) field in the <a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a> register.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>This MSC supports internal priority partitioning and implements the internal priority (INTPRI) field in the <a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a> register.</p></td></tr></table><p>If RIS is implemented, this field indicates that internal priority is implemented for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p></div><h2>Accessing MPAMF_PRI_IDR</h2><p>This register is within the MPAM feature page memory frames. In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps.</p><p>MPAMF_PRI_IDR is read-only.</p><p>MPAMF_PRI_IDR must be readable from the Non-secure, Secure, Root, and Realm MPAM feature pages.</p><p>MPAMF_PRI_IDR is permitted to have the same contents when read from the Secure, Non-secure, Root, and Realm MPAM feature pages unless the register contents are different for the different versions:</p><ul><li>MPAMF_PRI_IDR_s is permitted to have either the same or different contents to MPAMF_PRI_IDR_ns, MPAMF_PRI_IDR_rt, or MPAMF_PRI_IDR_rl.
</li><li>MPAMF_PRI_IDR_ns is permitted to have either the same or different contents to MPAMF_PRI_IDR_rt or MPAMF_PRI_IDR_rl.
</li><li>MPAMF_PRI_IDR_rt is permitted to have either the same or different contents to MPAMF_PRI_IDR_rl.
</li></ul><p>There must be separate registers in the Secure (MPAMF_PRI_IDR_s), Non-secure (MPAMF_PRI_IDR_ns), Root (MPAMF_PRI_IDR_rt), and Realm (MPAMF_PRI_IDR_rl) MPAM feature pages.</p><p>When <a href="ext-mpamf_idr.html">MPAMF_IDR</a>.HAS_RIS is 1, MPAMF_PRI_IDR shows the configuration of priority partitioning for the  resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS. Fields that mention RIS in their field descriptions have values that track the implemented properties of the resource instance. Fields that do not mention RIS are constant across all resource instances.</p><h4>MPAMF_PRI_IDR can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_s</td><td><span class="hexnumber">0x0048</span></td><td>MPAMF_PRI_IDR_s</td></tr></table><p>Accesses on this interface are <span class="access_level">RO</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_ns</td><td><span class="hexnumber">0x0048</span></td><td>MPAMF_PRI_IDR_ns</td></tr></table><p>Accesses on this interface are <span class="access_level">RO</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_rt</td><td><span class="hexnumber">0x0048</span></td><td>MPAMF_PRI_IDR_rt</td></tr></table><p>When FEAT_RME is implemented, accesses on this interface are <span class="access_level">RO</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_rl</td><td><span class="hexnumber">0x0048</span></td><td>MPAMF_PRI_IDR_rl</td></tr></table><p>When FEAT_RME is implemented, accesses on this interface are <span class="access_level">RO</span>.</p><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>30</ins><del>28</del>/03/2023 <ins>19</ins><del>16</del>:<ins>07</ins><del>02</del>; <ins>997dd0cf3258cacf72aa7cf7a885f19a4758c3af</ins><del>72747e43966d6b97dcbd230a1b3f0421d1ea3d94</del></p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>