# ğŸ“˜ VLSI Verilog Projects  
A collection of Verilog RTL modules and their testbenches designed for learning and practicing Digital Design & Verification.

---

## ğŸ”§ What This Repository Contains  
This repo includes commonly used digital blocks written in Verilog HDL along with structured testbenches and waveform outputs.

---

## ğŸ“‚ Project Structure  

---

## ğŸ›  RTL Modules Included  

### âœ” 1. Full Adder (1-bit)
- RTL: `src/full_adder.v`  
- Testbench: `tb/full_adder_tb.v`  

### âœ” 2. 4-bit Synchronous Counter
- RTL: `src/counter_sync.v`  
- Testbench: `tb/counter_sync_tb.v`  

### âœ” 3. 4-bit Asynchronous Counter
- RTL: `src/counter_async.v`  
- Testbench: `tb/counter_async_tb.v`  

### âœ” 4. Multiplexer (4:1)
- RTL: `src/mux4to1.v`  
- Testbench: `tb/mux4to1_tb.v`  

### âœ” 5. Encoder / Decoder
- RTL: `src/encoder.v`, `src/decoder.v`  
- Testbench: `tb/encoder_tb.v`, `tb/decoder_tb.v`  

### âœ” 6. FSM (Moore / Mealy)
- RTL: `src/fsm_moore.v`  
- Testbench: `tb/fsm_moore_tb.v`

---

## â–¶ï¸ Simulation  
Testbenches can be run using:

- ModelSim  
- QuestaSim  
- Vivado  
- Icarus Verilog (free)

---

## ğŸ“¸ Waveforms  
All waveform images will be stored in the **waveforms/** folder.

---

## ğŸ‘¤ Author  
**Tagore Sanjay**  
Aspiring VLSI Verification Engineer  
