#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Thu Sep 17 23:10:33 2015
# Process ID: 28202
# Log file: /home/thnguyn2/source_code/ECE_527_MP/mp2/test_oled_ip/test_oled_ip.runs/OLED_ip_0_impl_1/OLED_ip_0.vdi
# Journal file: /home/thnguyn2/source_code/ECE_527_MP/mp2/test_oled_ip/test_oled_ip.runs/OLED_ip_0_impl_1/vivado.jou
#-----------------------------------------------------------
source OLED_ip_0.tcl -notrace
Command: open_checkpoint -netlist_only /home/thnguyn2/source_code/ECE_527_MP/mp2/test_oled_ip/test_oled_ip.runs/OLED_ip_0_synth_1/OLED_ip_0.dcp
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1215546
Parsing XDC File [/home/thnguyn2/source_code/ECE_527_MP/mp2/test_oled_ip/test_oled_ip.srcs/sources_1/ip/OLED_ip_0/OLED_porting_2.srcs/constrs_1/new/OLED_porting_2_constr.xdc] for cell 'inst'
Finished Parsing XDC File [/home/thnguyn2/source_code/ECE_527_MP/mp2/test_oled_ip/test_oled_ip.srcs/sources_1/ip/OLED_ip_0/OLED_porting_2.srcs/constrs_1/new/OLED_porting_2_constr.xdc] for cell 'inst'
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1205.594 ; gain = 10.895 ; free physical = 2758 ; free virtual = 11484
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b71df990

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1693.117 ; gain = 0.000 ; free physical = 2409 ; free virtual = 11135

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 1afd738a2

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1693.117 ; gain = 0.000 ; free physical = 2409 ; free virtual = 11135

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 47 unconnected nets.
INFO: [Opt 31-11] Eliminated 1 unconnected cells.
Phase 3 Sweep | Checksum: 71f40a7b

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1693.117 ; gain = 0.000 ; free physical = 2409 ; free virtual = 11135

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1693.117 ; gain = 0.000 ; free physical = 2409 ; free virtual = 11135
Ending Logic Optimization Task | Checksum: 71f40a7b

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1693.117 ; gain = 0.000 ; free physical = 2409 ; free virtual = 11135
Implement Debug Cores | Checksum: aa6ca452
Logic Optimization | Checksum: aa6ca452

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 71f40a7b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1693.125 ; gain = 0.000 ; free physical = 2393 ; free virtual = 11119
Ending Power Optimization Task | Checksum: 71f40a7b

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1693.125 ; gain = 0.008 ; free physical = 2393 ; free virtual = 11119
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1693.125 ; gain = 499.559 ; free physical = 2393 ; free virtual = 11119
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/thnguyn2/source_code/ECE_527_MP/mp2/test_oled_ip/test_oled_ip.runs/OLED_ip_0_impl_1/OLED_ip_0_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 64294bd2

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1763.590 ; gain = 0.004 ; free physical = 2360 ; free virtual = 11087

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1763.590 ; gain = 0.000 ; free physical = 2360 ; free virtual = 11087
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1763.590 ; gain = 0.000 ; free physical = 2360 ; free virtual = 11087

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1763.590 ; gain = 0.004 ; free physical = 2359 ; free virtual = 11086
ERROR: [Place 30-188] UnBuffered IOs: CLK has following unbuffered loads :  FSM_onehot_current_state_reg[0](FDSE)  FSM_onehot_current_state_reg[1](FDRE)  FSM_onehot_current_state_reg[2](FDRE)  FSM_onehot_current_state_reg[3](FDRE)  after_char_state_reg[0](FDRE)  after_char_state_reg[2](FDRE)  after_page_state_reg[0](FDRE)  after_page_state_reg[1](FDRE)  after_page_state_reg[24](FDRE)  after_page_state_reg[2](FDRE)  after_page_state_reg[33](FDRE)  after_page_state_reg[45](FDRE)  after_page_state_reg[62](FDRE)  after_page_state_reg[94](FDRE)  after_state_reg[0](FDRE)  after_state_reg[10](FDRE)  after_state_reg[12](FDRE)  after_state_reg[13](FDRE)  after_state_reg[17](FDRE)  after_state_reg[18](FDRE)  after_state_reg[19](FDRE)  after_state_reg[1](FDRE)  after_state_reg[20](FDRE)  after_state_reg[21](FDRE)  after_state_reg[24](FDRE)  after_state_reg[26](FDRE)  after_state_reg[27](FDRE)  after_state_reg[2](FDRE)  after_state_reg[32](FDRE)  after_state_reg[33](FDRE)  after_state_reg[34](FDRE)  after_state_reg[35](FDRE)  after_state_reg[36](FDRE)  after_state_reg[37](FDRE)  after_state_reg[3](FDRE)  after_state_reg[40](FDRE)  after_state_reg[41](FDRE)  after_state_reg[42](FDRE)  after_state_reg[43](FDRE)  after_state_reg[44](FDRE)  after_state_reg[45](FDRE)  after_state_reg[46](FDRE)  after_state_reg[48](FDRE)  after_state_reg[4](FDRE)  after_state_reg[50](FDRE)  after_state_reg[52](FDRE)  after_state_reg[56](FDRE)  after_state_reg[62](FDRE)  after_state_reg[64](FDRE)  after_state_reg[65](FDRE)  after_state_reg[66](FDRE)  after_state_reg[6](FDRE)  after_state_reg[70](FDRE)  after_state_reg[88](FDRE)  after_state_reg[8](FDRE)  current_screen_reg[0][0][0](FDRE)  current_screen_reg[0][0][1](FDRE)  current_screen_reg[0][0][2](FDRE)  current_screen_reg[0][0][3](FDRE)  current_screen_reg[0][0][4](FDRE)  current_screen_reg[0][0][5](FDRE)  current_screen_reg[0][0][6](FDRE)  current_screen_reg[0][0][7](FDRE)  current_screen_reg[0][10][0](FDRE)  current_screen_reg[0][10][1](FDRE)  current_screen_reg[0][10][2](FDRE)  current_screen_reg[0][10][3](FDRE)  current_screen_reg[0][10][4](FDRE)  current_screen_reg[0][10][5](FDRE)  current_screen_reg[0][10][6](FDRE)  current_screen_reg[0][10][7](FDRE)  current_screen_reg[0][11][0](FDRE)  current_screen_reg[0][11][1](FDRE)  current_screen_reg[0][11][2](FDRE)  current_screen_reg[0][11][3](FDRE)  current_screen_reg[0][11][4](FDRE)  current_screen_reg[0][11][5](FDRE)  current_screen_reg[0][11][6](FDRE)  current_screen_reg[0][11][7](FDRE)  current_screen_reg[0][12][0](FDRE)  current_screen_reg[0][12][1](FDRE)  current_screen_reg[0][12][2](FDRE)  current_screen_reg[0][12][3](FDRE)  current_screen_reg[0][12][4](FDRE)  current_screen_reg[0][12][5](FDRE)  current_screen_reg[0][12][6](FDRE)  current_screen_reg[0][12][7](FDRE)  current_screen_reg[0][13][0](FDRE)  current_screen_reg[0][13][1](FDRE)  current_screen_reg[0][13][2](FDRE)  current_screen_reg[0][13][3](FDRE)  current_screen_reg[0][13][4](FDRE)  current_screen_reg[0][13][5](FDRE)  current_screen_reg[0][13][6](FDRE)  current_screen_reg[0][13][7](FDRE)  current_screen_reg[0][14][0](FDRE)  current_screen_reg[0][14][1](FDRE)  current_screen_reg[0][14][2](FDRE)  current_screen_reg[0][14][3](FDRE)  current_screen_reg[0][14][4](FDRE)  current_screen_reg[0][14][5](FDRE)  current_screen_reg[0][14][6](FDRE)  current_screen_reg[0][14][7](FDRE)  current_screen_reg[0][15][0](FDRE)  current_screen_reg[0][15][1](FDRE)  current_screen_reg[0][15][2](FDRE)  current_screen_reg[0][15][3](FDRE)  current_screen_reg[0][15][4](FDRE)  current_screen_reg[0][15][5](FDRE)  current_screen_reg[0][15][6](FDRE)  current_screen_reg[0][15][7](FDRE)  current_screen_reg[0][1][0](FDRE)  current_screen_reg[0][1][1](FDRE)  current_screen_reg[0][1][2](FDRE)  current_screen_reg[0][1][3](FDRE)  current_screen_reg[0][1][4](FDRE)  current_screen_reg[0][1][5](FDRE)  current_screen_reg[0][1][6](FDRE)  current_screen_reg[0][1][7](FDRE)  current_screen_reg[0][2][0](FDRE)  current_screen_reg[0][2][1](FDRE)  current_screen_reg[0][2][2](FDRE)  current_screen_reg[0][2][3](FDRE)  current_screen_reg[0][2][4](FDRE)  current_screen_reg[0][2][5](FDRE)  current_screen_reg[0][2][6](FDRE)  current_screen_reg[0][2][7](FDRE)  current_screen_reg[0][3][0](FDRE)  current_screen_reg[0][3][1](FDRE)  current_screen_reg[0][3][2](FDRE)  current_screen_reg[0][3][3](FDRE)  current_screen_reg[0][3][4](FDRE)  current_screen_reg[0][3][5](FDRE)  current_screen_reg[0][3][6](FDRE)  current_screen_reg[0][3][7](FDRE)  current_screen_reg[0][4][0](FDRE)  current_screen_reg[0][4][1](FDRE)  current_screen_reg[0][4][2](FDRE)  current_screen_reg[0][4][3](FDRE)  current_screen_reg[0][4][4](FDRE)  current_screen_reg[0][4][5](FDRE)  current_screen_reg[0][4][6](FDRE)  current_screen_reg[0][4][7](FDRE)  current_screen_reg[0][5][0](FDRE)  current_screen_reg[0][5][1](FDRE)  current_screen_reg[0][5][2](FDRE)  current_screen_reg[0][5][3](FDRE)  current_screen_reg[0][5][4](FDRE)  current_screen_reg[0][5][5](FDRE)  current_screen_reg[0][5][6](FDRE)  current_screen_reg[0][5][7](FDRE)  current_screen_reg[0][6][0](FDRE)  current_screen_reg[0][6][1](FDRE)  current_screen_reg[0][6][2](FDRE)  current_screen_reg[0][6][3](FDRE)  current_screen_reg[0][6][4](FDRE)  current_screen_reg[0][6][5](FDRE)  current_screen_reg[0][6][6](FDRE)  current_screen_reg[0][6][7](FDRE)  current_screen_reg[0][7][0](FDRE)  current_screen_reg[0][7][1](FDRE)  current_screen_reg[0][7][2](FDRE)  current_screen_reg[0][7][3](FDRE)  current_screen_reg[0][7][4](FDRE)  current_screen_reg[0][7][5](FDRE)  current_screen_reg[0][7][6](FDRE)  current_screen_reg[0][7][7](FDRE)  current_screen_reg[0][8][0](FDRE)  current_screen_reg[0][8][1](FDRE)  current_screen_reg[0][8][2](FDRE)  current_screen_reg[0][8][3](FDRE)  current_screen_reg[0][8][4](FDRE)  current_screen_reg[0][8][5](FDRE)  current_screen_reg[0][8][6](FDRE)  current_screen_reg[0][8][7](FDRE)  current_screen_reg[0][9][0](FDRE)  current_screen_reg[0][9][1](FDRE)  current_screen_reg[0][9][2](FDRE)  current_screen_reg[0][9][3](FDRE)  current_screen_reg[0][9][4](FDRE)  current_screen_reg[0][9][5](FDRE)  current_screen_reg[0][9][6](FDRE)  current_screen_reg[0][9][7](FDRE)  current_screen_reg[1][0][0](FDRE)  current_screen_reg[1][0][1](FDRE)  current_screen_reg[1][0][2](FDRE)  current_screen_reg[1][0][3](FDRE)  current_screen_reg[1][0][4](FDRE)  current_screen_reg[1][0][5](FDRE)  current_screen_reg[1][0][6](FDRE)  current_screen_reg[1][0][7](FDRE)  current_screen_reg[1][10][0](FDRE)  current_screen_reg[1][10][1](FDRE)  current_screen_reg[1][10][2](FDRE)  current_screen_reg[1][10][3](FDRE)  current_screen_reg[1][10][4](FDRE)  current_screen_reg[1][10][5](FDRE)  current_screen_reg[1][10][6](FDRE)  current_screen_reg[1][10][7](FDRE)  current_screen_reg[1][11][0](FDRE)  current_screen_reg[1][11][1](FDRE)  current_screen_reg[1][11][2](FDRE)  current_screen_reg[1][11][3](FDRE)  current_screen_reg[1][11][4](FDRE)  current_screen_reg[1][11][5](FDRE)  current_screen_reg[1][11][6](FDRE)  current_screen_reg[1][11][7](FDRE)  current_screen_reg[1][12][0](FDRE)  current_screen_reg[1][12][1](FDRE)  current_screen_reg[1][12][2](FDRE)  current_screen_reg[1][12][3](FDRE)  current_screen_reg[1][12][4](FDRE)  current_screen_reg[1][12][5](FDRE)  current_screen_reg[1][12][6](FDRE)  current_screen_reg[1][12][7](FDRE)  current_screen_reg[1][13][0](FDRE)  current_screen_reg[1][13][1](FDRE)  current_screen_reg[1][13][2](FDRE)  current_screen_reg[1][13][3](FDRE)  current_screen_reg[1][13][4](FDRE)  current_screen_reg[1][13][5](FDRE)  current_screen_reg[1][13][6](FDRE)  current_screen_reg[1][13][7](FDRE)  current_screen_reg[1][14][0](FDRE)  current_screen_reg[1][14][1](FDRE)  current_screen_reg[1][14][2](FDRE)  current_screen_reg[1][14][3](FDRE)  current_screen_reg[1][14][4](FDRE)  current_screen_reg[1][14][5](FDRE)  current_screen_reg[1][14][6](FDRE)  current_screen_reg[1][14][7](FDRE)  current_screen_reg[1][15][0](FDRE)  current_screen_reg[1][15][1](FDRE)  current_screen_reg[1][15][2](FDRE)  current_screen_reg[1][15][3](FDRE)  current_screen_reg[1][15][4](FDRE)  current_screen_reg[1][15][5](FDRE)  current_screen_reg[1][15][6](FDRE)  current_screen_reg[1][15][7](FDRE)  current_screen_reg[1][1][0](FDRE)  current_screen_reg[1][1][1](FDRE)  current_screen_reg[1][1][2](FDRE)  current_screen_reg[1][1][3](FDRE)  current_screen_reg[1][1][4](FDRE)  current_screen_reg[1][1][5](FDRE)  current_screen_reg[1][1][6](FDRE)  current_screen_reg[1][1][7](FDRE)  current_screen_reg[1][2][0](FDRE)  current_screen_reg[1][2][1](FDRE)  current_screen_reg[1][2][2](FDRE)  current_screen_reg[1][2][3](FDRE)  current_screen_reg[1][2][4](FDRE)  current_screen_reg[1][2][5](FDRE)  current_screen_reg[1][2][6](FDRE)  current_screen_reg[1][2][7](FDRE)  current_screen_reg[1][3][0](FDRE)  current_screen_reg[1][3][1](FDRE)  current_screen_reg[1][3][2](FDRE)  current_screen_reg[1][3][3](FDRE)  current_screen_reg[1][3][4](FDRE)  current_screen_reg[1][3][5](FDRE)  current_screen_reg[1][3][6](FDRE)  current_screen_reg[1][3][7](FDRE)  current_screen_reg[1][4][0](FDRE)  current_screen_reg[1][4][1](FDRE)  current_screen_reg[1][4][2](FDRE)  current_screen_reg[1][4][3](FDRE)  current_screen_reg[1][4][4](FDRE)  current_screen_reg[1][4][5](FDRE)  current_screen_reg[1][4][6](FDRE)  current_screen_reg[1][4][7](FDRE)  current_screen_reg[1][5][0](FDRE)  current_screen_reg[1][5][1](FDRE)  current_screen_reg[1][5][2](FDRE)  current_screen_reg[1][5][3](FDRE)  current_screen_reg[1][5][4](FDRE)  current_screen_reg[1][5][5](FDRE)  current_screen_reg[1][5][6](FDRE)  current_screen_reg[1][5][7](FDRE)  current_screen_reg[1][6][0](FDRE)  current_screen_reg[1][6][1](FDRE)  current_screen_reg[1][6][2](FDRE)  current_screen_reg[1][6][3](FDRE)  current_screen_reg[1][6][4](FDRE)  current_screen_reg[1][6][5](FDRE)  current_screen_reg[1][6][6](FDRE)  current_screen_reg[1][6][7](FDRE)  current_screen_reg[1][7][0](FDRE)  current_screen_reg[1][7][1](FDRE)  current_screen_reg[1][7][2](FDRE)  current_screen_reg[1][7][3](FDRE)  current_screen_reg[1][7][4](FDRE)  current_screen_reg[1][7][5](FDRE)  current_screen_reg[1][7][6](FDRE)  current_screen_reg[1][7][7](FDRE)  current_screen_reg[1][8][0](FDRE)  current_screen_reg[1][8][1](FDRE)  current_screen_reg[1][8][2](FDRE)  current_screen_reg[1][8][3](FDRE)  current_screen_reg[1][8][4](FDRE)  current_screen_reg[1][8][5](FDRE)  current_screen_reg[1][8][6](FDRE)  current_screen_reg[1][8][7](FDRE)  current_screen_reg[1][9][0](FDRE)  current_screen_reg[1][9][1](FDRE)  current_screen_reg[1][9][2](FDRE)  current_screen_reg[1][9][3](FDRE)  current_screen_reg[1][9][4](FDRE)  current_screen_reg[1][9][5](FDRE)  current_screen_reg[1][9][6](FDRE)  current_screen_reg[1][9][7](FDRE)  current_screen_reg[2][0][0](FDRE)  current_screen_reg[2][0][1](FDRE)  current_screen_reg[2][0][2](FDRE)  current_screen_reg[2][0][3](FDRE)  current_screen_reg[2][0][4](FDRE)  current_screen_reg[2][0][5](FDRE)  current_screen_reg[2][0][6](FDRE)  current_screen_reg[2][0][7](FDRE)  current_screen_reg[2][10][0](FDRE)  current_screen_reg[2][10][1](FDRE)  current_screen_reg[2][10][2](FDRE)  current_screen_reg[2][10][3](FDRE)  current_screen_reg[2][10][4](FDRE)  current_screen_reg[2][10][5](FDRE)  current_screen_reg[2][10][6](FDRE)  current_screen_reg[2][10][7](FDRE)  current_screen_reg[2][11][0](FDRE)  current_screen_reg[2][11][1](FDRE)  current_screen_reg[2][11][2](FDRE)  current_screen_reg[2][11][3](FDRE)  current_screen_reg[2][11][4](FDRE)  current_screen_reg[2][11][5](FDRE)  current_screen_reg[2][11][6](FDRE)  current_screen_reg[2][11][7](FDRE)  current_screen_reg[2][12][0](FDRE)  current_screen_reg[2][12][1](FDRE)  current_screen_reg[2][12][2](FDRE)  current_screen_reg[2][12][3](FDRE)  current_screen_reg[2][12][4](FDRE)  current_screen_reg[2][12][5](FDRE)  current_screen_reg[2][12][6](FDRE)  current_screen_reg[2][12][7](FDRE)  current_screen_reg[2][13][0](FDRE)  current_screen_reg[2][13][1](FDRE)  current_screen_reg[2][13][2](FDRE)  current_screen_reg[2][13][3](FDRE)  current_screen_reg[2][13][4](FDRE)  current_screen_reg[2][13][5](FDRE)  current_screen_reg[2][13][6](FDRE)  current_screen_reg[2][13][7](FDRE)  current_screen_reg[2][14][0](FDRE)  current_screen_reg[2][14][1](FDRE)  current_screen_reg[2][14][2](FDRE)  current_screen_reg[2][14][3](FDRE)  current_screen_reg[2][14][4](FDRE)  current_screen_reg[2][14][5](FDRE)  current_screen_reg[2][14][6](FDRE)  current_screen_reg[2][14][7](FDRE)  current_screen_reg[2][15][0](FDRE)  current_screen_reg[2][15][1](FDRE)  current_screen_reg[2][15][2](FDRE)  current_screen_reg[2][15][3](FDRE)  current_screen_reg[2][15][4](FDRE)  current_screen_reg[2][15][5](FDRE)  current_screen_reg[2][15][6](FDRE)  current_screen_reg[2][15][7](FDRE)  current_screen_reg[2][1][0](FDRE)  current_screen_reg[2][1][1](FDRE)  current_screen_reg[2][1][2](FDRE)  current_screen_reg[2][1][3](FDRE)  current_screen_reg[2][1][4](FDRE)  current_screen_reg[2][1][5](FDRE)  current_screen_reg[2][1][6](FDRE)  current_screen_reg[2][1][7](FDRE)  current_screen_reg[2][2][0](FDRE)  current_screen_reg[2][2][1](FDRE)  current_screen_reg[2][2][2](FDRE)  current_screen_reg[2][2][3](FDRE)  current_screen_reg[2][2][4](FDRE)  current_screen_reg[2][2][5](FDRE)  current_screen_reg[2][2][6](FDRE)  current_screen_reg[2][2][7](FDRE)  current_screen_reg[2][3][0](FDRE)  current_screen_reg[2][3][1](FDRE)  current_screen_reg[2][3][2](FDRE)  current_screen_reg[2][3][3](FDRE)  current_screen_reg[2][3][4](FDRE)  current_screen_reg[2][3][5](FDRE)  current_screen_reg[2][3][6](FDRE)  current_screen_reg[2][3][7](FDRE)  current_screen_reg[2][4][0](FDRE)  current_screen_reg[2][4][1](FDRE)  current_screen_reg[2][4][2](FDRE)  current_screen_reg[2][4][3](FDRE)  current_screen_reg[2][4][4](FDRE)  current_screen_reg[2][4][5](FDRE)  current_screen_reg[2][4][6](FDRE)  current_screen_reg[2][4][7](FDRE)  current_screen_reg[2][5][0](FDRE)  current_screen_reg[2][5][1](FDRE)  current_screen_reg[2][5][2](FDRE)  current_screen_reg[2][5][3](FDRE)  current_screen_reg[2][5][4](FDRE)  current_screen_reg[2][5][5](FDRE)  current_screen_reg[2][5][6](FDRE)  current_screen_reg[2][5][7](FDRE)  current_screen_reg[2][6][0](FDRE)  current_screen_reg[2][6][1](FDRE)  current_screen_reg[2][6][2](FDRE)  current_screen_reg[2][6][3](FDRE)  current_screen_reg[2][6][4](FDRE)  current_screen_reg[2][6][5](FDRE)  current_screen_reg[2][6][6](FDRE)  current_screen_reg[2][6][7](FDRE)  current_screen_reg[2][7][0](FDRE)  current_screen_reg[2][7][1](FDRE)  current_screen_reg[2][7][2](FDRE)  current_screen_reg[2][7][3](FDRE)  current_screen_reg[2][7][4](FDRE)  current_screen_reg[2][7][5](FDRE)  current_screen_reg[2][7][6](FDRE)  current_screen_reg[2][7][7](FDRE)  current_screen_reg[2][8][0](FDRE)  current_screen_reg[2][8][1](FDRE)  current_screen_reg[2][8][2](FDRE)  current_screen_reg[2][8][3](FDRE)  current_screen_reg[2][8][4](FDRE)  current_screen_reg[2][8][5](FDRE)  current_screen_reg[2][8][6](FDRE)  current_screen_reg[2][8][7](FDRE)  current_screen_reg[2][9][0](FDRE)  current_screen_reg[2][9][1](FDRE)  current_screen_reg[2][9][2](FDRE)  current_screen_reg[2][9][3](FDRE)  current_screen_reg[2][9][4](FDRE)  current_screen_reg[2][9][5](FDRE)  current_screen_reg[2][9][6](FDRE)  current_screen_reg[2][9][7](FDRE)  current_screen_reg[3][0][0](FDRE)  current_screen_reg[3][0][1](FDRE)  current_screen_reg[3][0][2](FDRE)  current_screen_reg[3][0][3](FDRE)  current_screen_reg[3][0][4](FDRE)  current_screen_reg[3][0][5](FDRE)  current_screen_reg[3][0][6](FDRE)  current_screen_reg[3][0][7](FDRE)  current_screen_reg[3][10][0](FDRE)  current_screen_reg[3][10][1](FDRE)  current_screen_reg[3][10][2](FDRE)  current_screen_reg[3][10][3](FDRE)  current_screen_reg[3][10][4](FDRE)  current_screen_reg[3][10][5](FDRE)  current_screen_reg[3][10][6](FDRE)  current_screen_reg[3][10][7](FDRE)  current_screen_reg[3][11][0](FDRE)  current_screen_reg[3][11][1](FDRE)  current_screen_reg[3][11][2](FDRE)  current_screen_reg[3][11][3](FDRE)  current_screen_reg[3][11][4](FDRE)  current_screen_reg[3][11][5](FDRE)  current_screen_reg[3][11][6](FDRE)  current_screen_reg[3][11][7](FDRE)  current_screen_reg[3][12][0](FDRE)  current_screen_reg[3][12][1](FDRE)  current_screen_reg[3][12][2](FDRE)  current_screen_reg[3][12][3](FDRE)  current_screen_reg[3][12][4](FDRE)  current_screen_reg[3][12][5](FDRE)  current_screen_reg[3][12][6](FDRE)  current_screen_reg[3][12][7](FDRE)  current_screen_reg[3][13][0](FDRE)  current_screen_reg[3][13][1](FDRE)  current_screen_reg[3][13][2](FDRE)  current_screen_reg[3][13][3](FDRE)  current_screen_reg[3][13][4](FDRE)  current_screen_reg[3][13][5](FDRE)  current_screen_reg[3][13][6](FDRE)  current_screen_reg[3][13][7](FDRE)  current_screen_reg[3][14][0](FDRE)  current_screen_reg[3][14][1](FDRE)  current_screen_reg[3][14][2](FDRE)  current_screen_reg[3][14][3](FDRE)  current_screen_reg[3][14][4](FDRE)  current_screen_reg[3][14][5](FDRE)  current_screen_reg[3][14][6](FDRE)  current_screen_reg[3][14][7](FDRE)  current_screen_reg[3][15][0](FDRE)  current_screen_reg[3][15][1](FDRE)  current_screen_reg[3][15][2](FDRE)  current_screen_reg[3][15][3](FDRE)  current_screen_reg[3][15][4](FDRE)  current_screen_reg[3][15][5](FDRE)  current_screen_reg[3][15][6](FDRE)  current_screen_reg[3][15][7](FDRE)  current_screen_reg[3][1][0](FDRE)  current_screen_reg[3][1][1](FDRE)  current_screen_reg[3][1][2](FDRE)  current_screen_reg[3][1][3](FDRE)  current_screen_reg[3][1][4](FDRE)  current_screen_reg[3][1][5](FDRE)  current_screen_reg[3][1][6](FDRE)  current_screen_reg[3][1][7](FDRE)  current_screen_reg[3][2][0](FDRE)  current_screen_reg[3][2][1](FDRE)  current_screen_reg[3][2][2](FDRE)  current_screen_reg[3][2][3](FDRE)  current_screen_reg[3][2][4](FDRE)  current_screen_reg[3][2][5](FDRE)  current_screen_reg[3][2][6](FDRE)  current_screen_reg[3][2][7](FDRE)  current_screen_reg[3][3][0](FDRE)  current_screen_reg[3][3][1](FDRE)  current_screen_reg[3][3][2](FDRE)  current_screen_reg[3][3][3](FDRE)  current_screen_reg[3][3][4](FDRE)  current_screen_reg[3][3][5](FDRE)  current_screen_reg[3][3][6](FDRE)  current_screen_reg[3][3][7](FDRE)  current_screen_reg[3][4][0](FDRE)  current_screen_reg[3][4][1](FDRE)  current_screen_reg[3][4][2](FDRE)  current_screen_reg[3][4][3](FDRE)  current_screen_reg[3][4][4](FDRE)  current_screen_reg[3][4][5](FDRE)  current_screen_reg[3][4][6](FDRE)  current_screen_reg[3][4][7](FDRE)  current_screen_reg[3][5][0](FDRE)  current_screen_reg[3][5][1](FDRE)  current_screen_reg[3][5][2](FDRE)  current_screen_reg[3][5][3](FDRE)  current_screen_reg[3][5][4](FDRE)  current_screen_reg[3][5][5](FDRE)  current_screen_reg[3][5][6](FDRE)  current_screen_reg[3][5][7](FDRE)  current_screen_reg[3][6][0](FDRE)  current_screen_reg[3][6][1](FDRE)  current_screen_reg[3][6][2](FDRE)  current_screen_reg[3][6][3](FDRE)  current_screen_reg[3][6][4](FDRE)  current_screen_reg[3][6][5](FDRE)  current_screen_reg[3][6][6](FDRE)  current_screen_reg[3][6][7](FDRE)  current_screen_reg[3][7][0](FDRE)  current_screen_reg[3][7][1](FDRE)  current_screen_reg[3][7][2](FDRE)  current_screen_reg[3][7][3](FDRE)  current_screen_reg[3][7][4](FDRE)  current_screen_reg[3][7][5](FDRE)  current_screen_reg[3][7][6](FDRE)  current_screen_reg[3][7][7](FDRE)  current_screen_reg[3][8][0](FDRE)  current_screen_reg[3][8][1](FDRE)  current_screen_reg[3][8][2](FDRE)  current_screen_reg[3][8][3](FDRE)  current_screen_reg[3][8][4](FDRE)  current_screen_reg[3][8][5](FDRE)  current_screen_reg[3][8][6](FDRE)  current_screen_reg[3][8][7](FDRE)  current_screen_reg[3][9][0](FDRE)  current_screen_reg[3][9][1](FDRE)  current_screen_reg[3][9][2](FDRE)  current_screen_reg[3][9][3](FDRE)  current_screen_reg[3][9][4](FDRE)  current_screen_reg[3][9][5](FDRE)  current_screen_reg[3][9][6](FDRE)  current_screen_reg[3][9][7](FDRE)  current_state_reg[0](FDRE)  current_state_reg[10](FDRE)  current_state_reg[11](FDRE)  current_state_reg[12](FDRE)  current_state_reg[13](FDRE)  current_state_reg[16](FDRE)  current_state_reg[17](FDRE)  current_state_reg[18](FDRE)  current_state_reg[19](FDRE)  current_state_reg[1](FDRE)  current_state_reg[20](FDRE)  current_state_reg[21](FDRE)  current_state_reg[24](FDRE)  current_state_reg[25](FDRE)  current_state_reg[26](FDRE)  current_state_reg[27](FDRE)  current_state_reg[28](FDRE)  current_state_reg[29](FDRE)  current_state_reg[2](FDRE)  current_state_reg[32](FDRE)  current_state_reg[33](FDRE)  current_state_reg[34](FDRE)  current_state_reg[35](FDRE)  current_state_reg[36](FDRE)  current_state_reg[37](FDRE)  current_state_reg[38](FDRE)  current_state_reg[3](FDRE)  current_state_reg[40](FDRE)  current_state_reg[41](FDRE)  current_state_reg[42](FDRE)  current_state_reg[43](FDSE)  current_state_reg[44](FDRE)  current_state_reg[45](FDRE)  current_state_reg[46](FDRE)  current_state_reg[48](FDRE)  current_state_reg[49](FDRE)  current_state_reg[4](FDRE)  current_state_reg[50](FDRE)  current_state_reg[52](FDRE)  current_state_reg[53](FDRE)  current_state_reg[56](FDRE)  current_state_reg[57](FDRE)  current_state_reg[59](FDRE)  current_state_reg[60](FDRE)  current_state_reg[62](FDRE)  current_state_reg[64](FDRE)  current_state_reg[65](FDRE)  current_state_reg[66](FDRE)  current_state_reg[68](FDRE)  current_state_reg[69](FDSE)  current_state_reg[6](FDRE)  current_state_reg[70](FDRE)  current_state_reg[82](FDSE)  current_state_reg[84](FDSE)  current_state_reg[88](FDRE)  current_state_reg[8](FDRE)  current_state_reg[9](FDRE)  temp_addr_reg[0](FDRE)  temp_addr_reg[10](FDRE)  temp_addr_reg[1](FDRE)  temp_addr_reg[2](FDRE)  temp_addr_reg[3](FDRE)  temp_addr_reg[4](FDRE)  temp_addr_reg[5](FDRE)  temp_addr_reg[6](FDRE)  temp_addr_reg[7](FDRE)  temp_addr_reg[8](FDRE)  temp_addr_reg[9](FDRE)  temp_char_reg[0](FDRE)  temp_char_reg[1](FDRE)  temp_char_reg[2](FDRE)  temp_char_reg[3](FDRE)  temp_char_reg[4](FDRE)  temp_char_reg[5](FDRE)  temp_char_reg[6](FDRE)  temp_char_reg[7](FDRE)  temp_dc_reg(FDRE)  temp_delay_en_reg(FDRE)  temp_index_reg[0](FDRE)  temp_index_reg[1](FDRE)  temp_index_reg[2](FDRE)  temp_index_reg[3](FDRE)  temp_page_reg[0](FDRE)  temp_page_reg[1](FDRE)  temp_spi_data_reg[0](FDRE)  temp_spi_data_reg[1](FDRE)  temp_spi_data_reg[2](FDRE)  temp_spi_data_reg[3](FDRE)  temp_spi_data_reg[4](FDRE)  temp_spi_data_reg[5](FDRE)  temp_spi_data_reg[6](FDRE)  temp_spi_data_reg[7](FDRE)  temp_spi_en_reg(FDRE)  clk_counter_reg[0](FDRE)  clk_counter_reg[10](FDRE)  clk_counter_reg[11](FDRE)  clk_counter_reg[12](FDRE)  clk_counter_reg[13](FDRE)  clk_counter_reg[14](FDRE)  clk_counter_reg[15](FDRE)  clk_counter_reg[16](FDRE)  clk_counter_reg[1](FDRE)  clk_counter_reg[2](FDRE)  clk_counter_reg[3](FDRE)  clk_counter_reg[4](FDRE)  clk_counter_reg[5](FDRE)  clk_counter_reg[6](FDRE)  clk_counter_reg[7](FDRE)  clk_counter_reg[8](FDRE)  clk_counter_reg[9](FDRE)  current_state_reg[0](FDSE)  current_state_reg[19](FDRE)  current_state_reg[24](FDSE)  current_state_reg[26](FDRE)  current_state_reg[27](FDSE)  ms_counter_reg[0](FDRE)  ms_counter_reg[10](FDRE)  ms_counter_reg[11](FDRE)  ms_counter_reg[1](FDRE)  ms_counter_reg[2](FDRE)  ms_counter_reg[3](FDRE)  ms_counter_reg[4](FDRE)  ms_counter_reg[5](FDRE)  ms_counter_reg[6](FDRE)  ms_counter_reg[7](FDRE)  ms_counter_reg[8](FDRE)  ms_counter_reg[9](FDRE)  FSM_sequential_current_state_reg[0](FDRE)  FSM_sequential_current_state_reg[1](FDRE)  FSM_sequential_current_state_reg[2](FDRE)  counter_reg[0](FDRE)  counter_reg[1](FDRE)  counter_reg[2](FDRE)  counter_reg[3](FDRE)  counter_reg[4](FDRE)  falling_reg(FDRE)  shift_counter_reg[0](FDRE)  shift_counter_reg[1](FDRE)  shift_counter_reg[2](FDRE)  shift_counter_reg[3](FDRE)  shift_register_reg[0](FDRE)  shift_register_reg[1](FDRE)  shift_register_reg[2](FDRE)  shift_register_reg[3](FDRE)  shift_register_reg[4](FDRE)  shift_register_reg[5](FDRE)  shift_register_reg[6](FDRE)  shift_register_reg[7](FDRE)  temp_sdo_reg(FDSE)  DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram(RAMB18E1)  DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram(RAMB18E1)  after_state_reg[0](FDRE)  after_state_reg[10](FDRE)  after_state_reg[11](FDRE)  after_state_reg[13](FDRE)  after_state_reg[16](FDRE)  after_state_reg[17](FDRE)  after_state_reg[18](FDRE)  after_state_reg[19](FDRE)  after_state_reg[1](FDRE)  after_state_reg[20](FDRE)  after_state_reg[21](FDRE)  after_state_reg[24](FDRE)  after_state_reg[25](FDRE)  after_state_reg[26](FDRE)  after_state_reg[27](FDRE)  after_state_reg[28](FDRE)  after_state_reg[32](FDRE)  after_state_reg[33](FDRE)  after_state_reg[34](FDRE)  after_state_reg[35](FDRE)  after_state_reg[36](FDRE)  after_state_reg[37](FDRE)  after_state_reg[3](FDRE)  after_state_reg[40](FDRE)  after_state_reg[41](FDRE)  after_state_reg[42](FDRE)  after_state_reg[43](FDRE)  after_state_reg[44](FDRE)  after_state_reg[46](FDRE)  after_state_reg[48](FDRE)  after_state_reg[49](FDRE)  after_state_reg[50](FDRE)  after_state_reg[52](FDRE)  after_state_reg[53](FDRE)  after_state_reg[54](FDRE)  after_state_reg[57](FDRE)  after_state_reg[58](FDRE)  after_state_reg[59](FDRE)  after_state_reg[60](FDRE)  after_state_reg[62](FDRE)  after_state_reg[64](FDRE)  after_state_reg[66](FDRE)  after_state_reg[67](FDRE)  after_state_reg[68](FDRE)  after_state_reg[69](FDRE)  after_state_reg[6](FDRE)  after_state_reg[74](FDRE)  after_state_reg[75](FDRE)  after_state_reg[76](FDRE)  after_state_reg[78](FDRE)  after_state_reg[81](FDRE)  after_state_reg[86](FDRE)  after_state_reg[8](FDRE)  after_state_reg[94](FDRE)  after_state_reg[9](FDRE)  current_state_reg[0](FDSE)  current_state_reg[10](FDSE)  current_state_reg[11](FDSE)  current_state_reg[12](FDRE)  current_state_reg[13](FDSE)  current_state_reg[16](FDRE)  current_state_reg[17](FDRE)  current_state_reg[18](FDSE)  current_state_reg[19](FDRE)  current_state_reg[1](FDRE)  current_state_reg[20](FDRE)  current_state_reg[21](FDSE)  current_state_reg[24](FDSE)  current_state_reg[25](FDRE)  current_state_reg[26](FDRE)  current_state_reg[27](FDSE)  current_state_reg[28](FDRE)  current_state_reg[2](FDSE)  current_state_reg[32](FDRE)  current_state_reg[33](FDRE)  current_state_reg[34](FDRE)  current_state_reg[35](FDRE)  current_state_reg[36](FDRE)  current_state_reg[37](FDRE)  current_state_reg[38](FDRE)  current_state_reg[3](FDRE)  current_state_reg[40](FDRE)  current_state_reg[41](FDRE)  current_state_reg[42](FDRE)  current_state_reg[43](FDRE)  current_state_reg[44](FDRE)  current_state_reg[45](FDRE)  current_state_reg[46](FDRE)  current_state_reg[48](FDRE)  current_state_reg[49](FDRE)  current_state_reg[4](FDRE)  current_state_reg[50](FDRE)  current_state_reg[51](FDRE)  current_state_reg[52](FDRE)  current_state_reg[53](FDRE)  current_state_reg[57](FDRE)  current_state_reg[58](FDRE)  current_state_reg[59](FDRE)  current_state_reg[60](FDRE)  current_state_reg[62](FDRE)  current_state_reg[64](FDRE)  current_state_reg[65](FDRE)  current_state_reg[66](FDRE)  current_state_reg[68](FDRE)  current_state_reg[69](FDRE)  current_state_reg[6](FDSE)  current_state_reg[70](FDRE)  current_state_reg[72](FDRE)  current_state_reg[73](FDRE)  current_state_reg[75](FDRE)  current_state_reg[76](FDRE)  current_state_reg[77](FDRE)  current_state_reg[80](FDRE)  current_state_reg[81](FDRE)  current_state_reg[82](FDRE)  current_state_reg[83](FDRE)  current_state_reg[84](FDRE)  current_state_reg[8](FDRE)  current_state_reg[9](FDRE)  temp_delay_en_reg(FDRE)  temp_fin_reg(FDRE)  temp_res_reg(FDRE)  temp_spi_data_reg[0](FDRE)  temp_spi_data_reg[1](FDRE)  temp_spi_data_reg[2](FDRE)  temp_spi_data_reg[3](FDRE)  temp_spi_data_reg[4](FDRE)  temp_spi_data_reg[5](FDRE)  temp_spi_data_reg[6](FDRE)  temp_spi_data_reg[7](FDRE)  temp_spi_en_reg(FDRE)  temp_vbat_reg(FDRE)  temp_vdd_reg(FDRE)  clk_counter_reg[0](FDRE)  clk_counter_reg[10](FDRE)  clk_counter_reg[11](FDRE)  clk_counter_reg[12](FDRE)  clk_counter_reg[13](FDRE)  clk_counter_reg[14](FDRE)  clk_counter_reg[15](FDRE)  clk_counter_reg[16](FDRE)  clk_counter_reg[1](FDRE)  clk_counter_reg[2](FDRE)  clk_counter_reg[3](FDRE)  clk_counter_reg[4](FDRE)  clk_counter_reg[5](FDRE)  clk_counter_reg[6](FDRE)  clk_counter_reg[7](FDRE)  clk_counter_reg[8](FDRE)  clk_counter_reg[9](FDRE)  current_state_reg[0](FDSE)  current_state_reg[19](FDRE)  current_state_reg[24](FDSE)  current_state_reg[26](FDRE)  current_state_reg[27](FDSE)  ms_counter_reg[0](FDRE)  ms_counter_reg[10](FDRE)  ms_counter_reg[11](FDRE)  ms_counter_reg[1](FDRE)  ms_counter_reg[2](FDRE)  ms_counter_reg[3](FDRE)  ms_counter_reg[4](FDRE)  ms_counter_reg[5](FDRE)  ms_counter_reg[6](FDRE)  ms_counter_reg[7](FDRE)  ms_counter_reg[8](FDRE)  ms_counter_reg[9](FDRE)  FSM_sequential_current_state_reg[0](FDRE)  FSM_sequential_current_state_reg[1](FDRE)  FSM_sequential_current_state_reg[2](FDRE)  counter_reg[0](FDRE)  counter_reg[1](FDRE)  counter_reg[2](FDRE)  counter_reg[3](FDRE)  counter_reg[4](FDRE)  falling_reg(FDRE)  shift_counter_reg[0](FDRE)  shift_counter_reg[1](FDRE)  shift_counter_reg[2](FDRE)  shift_counter_reg[3](FDRE)  shift_register_reg[0](FDRE)  shift_register_reg[1](FDRE)  shift_register_reg[2](FDRE)  shift_register_reg[3](FDRE)  shift_register_reg[4](FDRE)  shift_register_reg[5](FDRE)  shift_register_reg[6](FDRE)  shift_register_reg[7](FDRE)  temp_sdo_reg(FDSE)
ERROR: [Place 30-188] UnBuffered IOs: DC has following unbuffered src :  DC_INST_0(LUT2)
ERROR: [Place 30-188] UnBuffered IOs: RES has following unbuffered src :  temp_res_reg(FDRE)
ERROR: [Place 30-188] UnBuffered IOs: RST has following unbuffered loads :  FSM_onehot_current_state_reg[1](FDRE)  FSM_onehot_current_state_reg[2](FDRE)  FSM_onehot_current_state_reg[3](FDRE)  current_state_reg[19](FDRE)  current_state_reg[26](FDRE)  current_state_reg[0](FDSE)  current_state_reg[24](FDSE)  current_state_reg[27](FDSE)  FSM_sequential_current_state_reg[0](FDRE)  FSM_sequential_current_state_reg[1](FDRE)  FSM_sequential_current_state_reg[2](FDRE)  after_state[21]_i_1__0(LUT6)  temp_res_i_1(LUT3)  after_state[94]_i_1(LUT4)  temp_delay_en_i_7(LUT6)  temp_fin_i_8(LUT6)  temp_spi_en_i_12(LUT6)  temp_vbat_i_9(LUT6)  temp_vdd_i_8(LUT6)  temp_spi_data[7]_i_1(LUT6)  current_state_reg[12](FDRE)  current_state_reg[16](FDRE)  current_state_reg[17](FDRE)  current_state_reg[19](FDRE)  current_state_reg[1](FDRE)  current_state_reg[20](FDRE)  current_state_reg[25](FDRE)  current_state_reg[26](FDRE)  current_state_reg[28](FDRE)  current_state_reg[32](FDRE)  current_state_reg[33](FDRE)  current_state_reg[34](FDRE)  current_state_reg[35](FDRE)  current_state_reg[36](FDRE)  current_state_reg[37](FDRE)  current_state_reg[38](FDRE)  current_state_reg[3](FDRE)  current_state_reg[40](FDRE)  current_state_reg[41](FDRE)  current_state_reg[42](FDRE)  current_state_reg[43](FDRE)  current_state_reg[44](FDRE)  current_state_reg[45](FDRE)  current_state_reg[46](FDRE)  current_state_reg[48](FDRE)  current_state_reg[49](FDRE)  current_state_reg[4](FDRE)  current_state_reg[50](FDRE)  current_state_reg[51](FDRE)  current_state_reg[52](FDRE)  current_state_reg[53](FDRE)  current_state_reg[57](FDRE)  current_state_reg[58](FDRE)  current_state_reg[59](FDRE)  current_state_reg[60](FDRE)  current_state_reg[62](FDRE)  current_state_reg[64](FDRE)  current_state_reg[65](FDRE)  current_state_reg[66](FDRE)  current_state_reg[68](FDRE)  current_state_reg[69](FDRE)  current_state_reg[70](FDRE)  current_state_reg[72](FDRE)  current_state_reg[73](FDRE)  current_state_reg[75](FDRE)  current_state_reg[76](FDRE)  current_state_reg[77](FDRE)  current_state_reg[80](FDRE)  current_state_reg[81](FDRE)  current_state_reg[82](FDRE)  current_state_reg[83](FDRE)  current_state_reg[84](FDRE)  current_state_reg[8](FDRE)  current_state_reg[9](FDRE)  current_state_reg[19](FDRE)  current_state_reg[26](FDRE)  current_state_reg[0](FDSE)  current_state_reg[24](FDSE)  current_state_reg[27](FDSE)  FSM_sequential_current_state_reg[0](FDRE)  FSM_sequential_current_state_reg[1](FDRE)  FSM_sequential_current_state_reg[2](FDRE)  current_state_reg[0](FDSE)  current_state_reg[10](FDSE)  current_state_reg[11](FDSE)  current_state_reg[13](FDSE)  current_state_reg[18](FDSE)  current_state_reg[21](FDSE)  current_state_reg[24](FDSE)  current_state_reg[27](FDSE)  current_state_reg[2](FDSE)  current_state_reg[6](FDSE)  FSM_onehot_current_state_reg[0](FDSE)
ERROR: [Place 30-188] UnBuffered IOs: SCLK has following unbuffered src :  SCLK_INST_0(LUT3)
ERROR: [Place 30-188] UnBuffered IOs: SDIN has following unbuffered src :  SDIN_INST_0(LUT3)
ERROR: [Place 30-188] UnBuffered IOs: VBAT has following unbuffered src :  temp_vbat_reg(FDRE)
ERROR: [Place 30-188] UnBuffered IOs: VDD has following unbuffered src :  temp_vdd_reg(FDRE)
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8566ea45

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1811.609 ; gain = 48.023 ; free physical = 2359 ; free virtual = 11086
Phase 2 Placer Initialization | Checksum: 8566ea45

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1811.609 ; gain = 48.023 ; free physical = 2359 ; free virtual = 11086
ERROR: [Place 30-99] Placer failed with error: 'Implementation Feasibility check failed, Please see the previously displayed individual error or warning messages for more details.'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: 8566ea45

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1811.609 ; gain = 48.023 ; free physical = 2359 ; free virtual = 11086
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 10 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Thu Sep 17 23:10:57 2015...
