
STM32F3x.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013f40  08000188  08000188  00008188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM          00000008  080140c8  080140c8  0001c0c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000008  080140d0  080140d0  0001c0d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080140d8  080140d8  0001c0d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000904  20000000  080140e0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000011c  20000904  20000904  00020904  2**2
                  ALLOC
  7 ._user_heap_stack 00000200  20000a20  20000a20  00020904  2**0
                  ALLOC
  8 .ARM.attributes 00000032  00000000  00000000  00020904  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000d247  00000000  00000000  00020936  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001d64  00000000  00000000  0002db7d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00005ce4  00000000  00000000  0002f8e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000288  00000000  00000000  000355c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00012189  00000000  00000000  00035850  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000063cb  00000000  00000000  000479d9  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0005df04  00000000  00000000  0004dda4  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      00000070  00000000  00000000  000abca8  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000040dc  00000000  00000000  000abd18  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 00000020  00000000  00000000  000afdf8  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4804      	ldr	r0, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b110      	cbz	r0, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2101      	movs	r1, #1
 800019c:	7021      	strb	r1, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000904 	.word	0x20000904
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080140b0 	.word	0x080140b0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b06      	ldr	r3, [pc, #24]	; (80001c8 <frame_dummy+0x1c>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4806      	ldr	r0, [pc, #24]	; (80001cc <frame_dummy+0x20>)
 80001b4:	4906      	ldr	r1, [pc, #24]	; (80001d0 <frame_dummy+0x24>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	4806      	ldr	r0, [pc, #24]	; (80001d4 <frame_dummy+0x28>)
 80001bc:	6801      	ldr	r1, [r0, #0]
 80001be:	b111      	cbz	r1, 80001c6 <frame_dummy+0x1a>
 80001c0:	4a05      	ldr	r2, [pc, #20]	; (80001d8 <frame_dummy+0x2c>)
 80001c2:	b102      	cbz	r2, 80001c6 <frame_dummy+0x1a>
 80001c4:	4790      	blx	r2
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	080140b0 	.word	0x080140b0
 80001d0:	20000908 	.word	0x20000908
 80001d4:	20000904 	.word	0x20000904
 80001d8:	00000000 	.word	0x00000000

080001dc <_Z10blink_ledsv>:
 */

#include "debug.h"

void blink_leds(void)
{
 80001dc:	b580      	push	{r7, lr}
 80001de:	b082      	sub	sp, #8
 80001e0:	af00      	add	r7, sp, #0
	int foo = 0;
 80001e2:	f04f 0300 	mov.w	r3, #0
 80001e6:	607b      	str	r3, [r7, #4]
	for(foo = 0; foo < 160000; ++foo){
 80001e8:	f04f 0300 	mov.w	r3, #0
 80001ec:	607b      	str	r3, [r7, #4]
 80001ee:	e00d      	b.n	800020c <_Z10blink_ledsv+0x30>
		GPIO_WriteBit(GPIOE, GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_15, Bit_SET);
 80001f0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80001f4:	f6c4 0000 	movt	r0, #18432	; 0x4800
 80001f8:	f44f 4103 	mov.w	r1, #33536	; 0x8300
 80001fc:	f04f 0201 	mov.w	r2, #1
 8000200:	f005 ffea 	bl	80061d8 <GPIO_WriteBit>
#include "debug.h"

void blink_leds(void)
{
	int foo = 0;
	for(foo = 0; foo < 160000; ++foo){
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	f103 0301 	add.w	r3, r3, #1
 800020a:	607b      	str	r3, [r7, #4]
 800020c:	687a      	ldr	r2, [r7, #4]
 800020e:	f247 03ff 	movw	r3, #28927	; 0x70ff
 8000212:	f2c0 0302 	movt	r3, #2
 8000216:	429a      	cmp	r2, r3
 8000218:	bfcc      	ite	gt
 800021a:	2300      	movgt	r3, #0
 800021c:	2301      	movle	r3, #1
 800021e:	b2db      	uxtb	r3, r3
 8000220:	2b00      	cmp	r3, #0
 8000222:	d1e5      	bne.n	80001f0 <_Z10blink_ledsv+0x14>
		GPIO_WriteBit(GPIOE, GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_15, Bit_SET);
	}
	for(foo = 0; foo < 160000; ++foo){
 8000224:	f04f 0300 	mov.w	r3, #0
 8000228:	607b      	str	r3, [r7, #4]
 800022a:	e00d      	b.n	8000248 <_Z10blink_ledsv+0x6c>
		GPIO_WriteBit(GPIOE, GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_15, Bit_RESET);
 800022c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000230:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8000234:	f44f 4103 	mov.w	r1, #33536	; 0x8300
 8000238:	f04f 0200 	mov.w	r2, #0
 800023c:	f005 ffcc 	bl	80061d8 <GPIO_WriteBit>
{
	int foo = 0;
	for(foo = 0; foo < 160000; ++foo){
		GPIO_WriteBit(GPIOE, GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_15, Bit_SET);
	}
	for(foo = 0; foo < 160000; ++foo){
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	f103 0301 	add.w	r3, r3, #1
 8000246:	607b      	str	r3, [r7, #4]
 8000248:	687a      	ldr	r2, [r7, #4]
 800024a:	f247 03ff 	movw	r3, #28927	; 0x70ff
 800024e:	f2c0 0302 	movt	r3, #2
 8000252:	429a      	cmp	r2, r3
 8000254:	bfcc      	ite	gt
 8000256:	2300      	movgt	r3, #0
 8000258:	2301      	movle	r3, #1
 800025a:	b2db      	uxtb	r3, r3
 800025c:	2b00      	cmp	r3, #0
 800025e:	d1e5      	bne.n	800022c <_Z10blink_ledsv+0x50>
		GPIO_WriteBit(GPIOE, GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_15, Bit_RESET);
	}
}
 8000260:	f107 0708 	add.w	r7, r7, #8
 8000264:	46bd      	mov	sp, r7
 8000266:	bd80      	pop	{r7, pc}

08000268 <_Z10UART1_initv>:
 * @Args: None
 * @Return Val: None
 */

void UART1_init(void)
{
 8000268:	b580      	push	{r7, lr}
 800026a:	b088      	sub	sp, #32
 800026c:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef a;

	USART_InitTypeDef u1;

	u1.USART_BaudRate = 115200;
 800026e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000272:	603b      	str	r3, [r7, #0]
	u1.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8000274:	f04f 0300 	mov.w	r3, #0
 8000278:	617b      	str	r3, [r7, #20]
	u1.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800027a:	f04f 030c 	mov.w	r3, #12
 800027e:	613b      	str	r3, [r7, #16]
	u1.USART_Parity = USART_Parity_No;
 8000280:	f04f 0300 	mov.w	r3, #0
 8000284:	60fb      	str	r3, [r7, #12]
	u1.USART_StopBits = USART_StopBits_1;
 8000286:	f04f 0300 	mov.w	r3, #0
 800028a:	60bb      	str	r3, [r7, #8]
	u1.USART_WordLength = USART_WordLength_8b;
 800028c:	f04f 0300 	mov.w	r3, #0
 8000290:	607b      	str	r3, [r7, #4]

	a.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10;
 8000292:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000296:	61bb      	str	r3, [r7, #24]
	a.GPIO_Mode = GPIO_Mode_AF;
 8000298:	f04f 0302 	mov.w	r3, #2
 800029c:	773b      	strb	r3, [r7, #28]
	a.GPIO_OType = GPIO_OType_PP;
 800029e:	f04f 0300 	mov.w	r3, #0
 80002a2:	77bb      	strb	r3, [r7, #30]
	a.GPIO_Speed = GPIO_Speed_50MHz;
 80002a4:	f04f 0303 	mov.w	r3, #3
 80002a8:	777b      	strb	r3, [r7, #29]
	a.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80002aa:	f04f 0300 	mov.w	r3, #0
 80002ae:	77fb      	strb	r3, [r7, #31]

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 80002b0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80002b4:	f04f 0101 	mov.w	r1, #1
 80002b8:	f006 ff86 	bl	80071c8 <RCC_APB2PeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 80002bc:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80002c0:	f04f 0101 	mov.w	r1, #1
 80002c4:	f006 ff56 	bl	8007174 <RCC_AHBPeriphClockCmd>

	GPIO_PinAFConfig(GPIOA, GPIO_PinSource9, GPIO_AF_7);
 80002c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002cc:	f04f 0109 	mov.w	r1, #9
 80002d0:	f04f 0207 	mov.w	r2, #7
 80002d4:	f005 ffa6 	bl	8006224 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource10, GPIO_AF_7);
 80002d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002dc:	f04f 010a 	mov.w	r1, #10
 80002e0:	f04f 0207 	mov.w	r2, #7
 80002e4:	f005 ff9e 	bl	8006224 <GPIO_PinAFConfig>

	GPIO_Init(GPIOA, &a);
 80002e8:	f107 0318 	add.w	r3, r7, #24
 80002ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002f0:	4619      	mov	r1, r3
 80002f2:	f005 fe11 	bl	8005f18 <GPIO_Init>

	USART_Init(USART1, &u1);
 80002f6:	463b      	mov	r3, r7
 80002f8:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 80002fc:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000300:	4619      	mov	r1, r3
 8000302:	f00a f971 	bl	800a5e8 <USART_Init>
	USART_Cmd(USART1, ENABLE);
 8000306:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 800030a:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800030e:	f04f 0101 	mov.w	r1, #1
 8000312:	f00a fa93 	bl	800a83c <USART_Cmd>

	/* Wait until Receive enable acknowledge flag is set */
	while(USART_GetFlagStatus(USART1, USART_FLAG_REACK) == RESET)
 8000316:	bf00      	nop
 8000318:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 800031c:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000320:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8000324:	f00a fece 	bl	800b0c4 <USART_GetFlagStatus>
 8000328:	4603      	mov	r3, r0
 800032a:	2b00      	cmp	r3, #0
 800032c:	bf14      	ite	ne
 800032e:	2300      	movne	r3, #0
 8000330:	2301      	moveq	r3, #1
 8000332:	b2db      	uxtb	r3, r3
 8000334:	2b00      	cmp	r3, #0
 8000336:	d1ef      	bne.n	8000318 <_Z10UART1_initv+0xb0>
	{}

	/* Wait until Transmit enable acknowledge flag is set */
	while(USART_GetFlagStatus(USART1, USART_FLAG_TEACK) == RESET)
 8000338:	bf00      	nop
 800033a:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 800033e:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000342:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8000346:	f00a febd 	bl	800b0c4 <USART_GetFlagStatus>
 800034a:	4603      	mov	r3, r0
 800034c:	2b00      	cmp	r3, #0
 800034e:	bf14      	ite	ne
 8000350:	2300      	movne	r3, #0
 8000352:	2301      	moveq	r3, #1
 8000354:	b2db      	uxtb	r3, r3
 8000356:	2b00      	cmp	r3, #0
 8000358:	d1ef      	bne.n	800033a <_Z10UART1_initv+0xd2>
	{}
}
 800035a:	f107 0720 	add.w	r7, r7, #32
 800035e:	46bd      	mov	sp, r7
 8000360:	bd80      	pop	{r7, pc}
 8000362:	bf00      	nop

08000364 <_Z19LED_MATRIX_ISR_initv>:
 * along with some eye candy
 * Priority: 6 (LOW)
 */

void LED_MATRIX_ISR_init(void)
{
 8000364:	b580      	push	{r7, lr}
 8000366:	b086      	sub	sp, #24
 8000368:	af00      	add	r7, sp, #0
	// GPIO Init:

	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOE, ENABLE);
 800036a:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800036e:	f04f 0101 	mov.w	r1, #1
 8000372:	f006 feff 	bl	8007174 <RCC_AHBPeriphClockCmd>

	GPIO_InitTypeDef a;

	a.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_10 | GPIO_Pin_11 | GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_15;
 8000376:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800037a:	613b      	str	r3, [r7, #16]
	a.GPIO_Mode = GPIO_Mode_OUT;
 800037c:	f04f 0301 	mov.w	r3, #1
 8000380:	753b      	strb	r3, [r7, #20]
	a.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000382:	f04f 0300 	mov.w	r3, #0
 8000386:	75fb      	strb	r3, [r7, #23]
	a.GPIO_OType = GPIO_OType_PP;
 8000388:	f04f 0300 	mov.w	r3, #0
 800038c:	75bb      	strb	r3, [r7, #22]
	a.GPIO_Speed = GPIO_Speed_Level_2;
 800038e:	f04f 0302 	mov.w	r3, #2
 8000392:	757b      	strb	r3, [r7, #21]

	GPIO_Init(GPIOE, &a);
 8000394:	f107 0310 	add.w	r3, r7, #16
 8000398:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800039c:	f6c4 0000 	movt	r0, #18432	; 0x4800
 80003a0:	4619      	mov	r1, r3
 80003a2:	f005 fdb9 	bl	8005f18 <GPIO_Init>

	NVIC_InitTypeDef nv;
	TIM_TimeBaseInitTypeDef TIM6_init;

	nv.NVIC_IRQChannel = TIM6_DAC_IRQn;
 80003a6:	f04f 0336 	mov.w	r3, #54	; 0x36
 80003aa:	733b      	strb	r3, [r7, #12]
	nv.NVIC_IRQChannelPreemptionPriority = 6; // Low-priority interrupt since this is just eye-candy...
 80003ac:	f04f 0306 	mov.w	r3, #6
 80003b0:	737b      	strb	r3, [r7, #13]
	nv.NVIC_IRQChannelSubPriority = 0;
 80003b2:	f04f 0300 	mov.w	r3, #0
 80003b6:	73bb      	strb	r3, [r7, #14]
	nv.NVIC_IRQChannelCmd = ENABLE;
 80003b8:	f04f 0301 	mov.w	r3, #1
 80003bc:	73fb      	strb	r3, [r7, #15]

	NVIC_Init(&nv);
 80003be:	f107 030c 	add.w	r3, r7, #12
 80003c2:	4618      	mov	r0, r3
 80003c4:	f005 ff96 	bl	80062f4 <NVIC_Init>

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM6, ENABLE); //Enable TIM4 on APB1
 80003c8:	f04f 0010 	mov.w	r0, #16
 80003cc:	f04f 0101 	mov.w	r1, #1
 80003d0:	f006 ff24 	bl	800721c <RCC_APB1PeriphClockCmd>
	 * 	  Prescaler -> PRESCALER
	 * 	  Period -> ARR
	 * 	  RepetitionCounter -> REPCOUNTER
	 */

	TIM6_init.TIM_Period = (10*DT_LED_MATRIX)-1;
 80003d4:	f240 3383 	movw	r3, #899	; 0x383
 80003d8:	607b      	str	r3, [r7, #4]
	TIM6_init.TIM_Prescaler = 7199;
 80003da:	f641 431f 	movw	r3, #7199	; 0x1c1f
 80003de:	803b      	strh	r3, [r7, #0]
	TIM6_init.TIM_RepetitionCounter = 0;
 80003e0:	f04f 0300 	mov.w	r3, #0
 80003e4:	72bb      	strb	r3, [r7, #10]
	TIM6_init.TIM_ClockDivision = 0;
 80003e6:	f04f 0300 	mov.w	r3, #0
 80003ea:	813b      	strh	r3, [r7, #8]
	TIM6_init.TIM_CounterMode = TIM_CounterMode_Up;
 80003ec:	f04f 0300 	mov.w	r3, #0
 80003f0:	807b      	strh	r3, [r7, #2]

	TIM_TimeBaseInit(TIM6, &TIM6_init);
 80003f2:	463b      	mov	r3, r7
 80003f4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80003f8:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80003fc:	4619      	mov	r1, r3
 80003fe:	f008 f879 	bl	80084f4 <TIM_TimeBaseInit>

	TIM_ITConfig(TIM6, TIM_IT_Update, ENABLE);
 8000402:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000406:	f2c4 0000 	movt	r0, #16384	; 0x4000
 800040a:	f04f 0101 	mov.w	r1, #1
 800040e:	f04f 0201 	mov.w	r2, #1
 8000412:	f009 fcc9 	bl	8009da8 <TIM_ITConfig>
	TIM_Cmd(TIM6, ENABLE);
 8000416:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800041a:	f2c4 0000 	movt	r0, #16384	; 0x4000
 800041e:	f04f 0101 	mov.w	r1, #1
 8000422:	f008 fa2b 	bl	800887c <TIM_Cmd>
}
 8000426:	f107 0718 	add.w	r7, r7, #24
 800042a:	46bd      	mov	sp, r7
 800042c:	bd80      	pop	{r7, pc}
 800042e:	bf00      	nop

08000430 <_Z17TIM8_init_encoderv>:
 *      Author: root
 */
#include "encoder.h"

void TIM8_init_encoder(void)	// PC6, PC7 -> TIM8 CH1 and CH2 mappings:
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b086      	sub	sp, #24
 8000434:	af00      	add	r7, sp, #0
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC, ENABLE);
 8000436:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800043a:	f04f 0101 	mov.w	r1, #1
 800043e:	f006 fe99 	bl	8007174 <RCC_AHBPeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;
 8000442:	f04f 03c0 	mov.w	r3, #192	; 0xc0
 8000446:	607b      	str	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8000448:	f04f 0302 	mov.w	r3, #2
 800044c:	723b      	strb	r3, [r7, #8]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800044e:	f04f 0300 	mov.w	r3, #0
 8000452:	72bb      	strb	r3, [r7, #10]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000454:	f04f 0303 	mov.w	r3, #3
 8000458:	727b      	strb	r3, [r7, #9]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;//UP;
 800045a:	f04f 0300 	mov.w	r3, #0
 800045e:	72fb      	strb	r3, [r7, #11]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000460:	f107 0304 	add.w	r3, r7, #4
 8000464:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000468:	f6c4 0000 	movt	r0, #18432	; 0x4800
 800046c:	4619      	mov	r1, r3
 800046e:	f005 fd53 	bl	8005f18 <GPIO_Init>

	GPIO_PinAFConfig(GPIOC, GPIO_PinSource6, GPIO_AF_4);
 8000472:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000476:	f6c4 0000 	movt	r0, #18432	; 0x4800
 800047a:	f04f 0106 	mov.w	r1, #6
 800047e:	f04f 0204 	mov.w	r2, #4
 8000482:	f005 fecf 	bl	8006224 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOC, GPIO_PinSource7, GPIO_AF_4);
 8000486:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800048a:	f6c4 0000 	movt	r0, #18432	; 0x4800
 800048e:	f04f 0107 	mov.w	r1, #7
 8000492:	f04f 0204 	mov.w	r2, #4
 8000496:	f005 fec5 	bl	8006224 <GPIO_PinAFConfig>

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM8, ENABLE);
 800049a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800049e:	f04f 0101 	mov.w	r1, #1
 80004a2:	f006 fe91 	bl	80071c8 <RCC_APB2PeriphClockCmd>
	TIM_TimeBaseStructure.TIM_Period = 0xFFFF;
 80004a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80004aa:	613b      	str	r3, [r7, #16]
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 80004ac:	f04f 0300 	mov.w	r3, #0
 80004b0:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 80004b2:	f04f 0300 	mov.w	r3, #0
 80004b6:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80004b8:	f04f 0300 	mov.w	r3, #0
 80004bc:	81fb      	strh	r3, [r7, #14]
	TIM_EncoderInterfaceConfig(TIM8,TIM_EncoderMode_TI12,TIM_ICPolarity_Falling,
	TIM_ICPolarity_Falling);
 80004be:	f44f 5050 	mov.w	r0, #13312	; 0x3400
 80004c2:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80004c6:	f04f 0103 	mov.w	r1, #3
 80004ca:	f04f 0202 	mov.w	r2, #2
 80004ce:	f04f 0302 	mov.w	r3, #2
 80004d2:	f009 fe89 	bl	800a1e8 <TIM_EncoderInterfaceConfig>
	TIM_TimeBaseInit(TIM8, &TIM_TimeBaseStructure);
 80004d6:	f107 030c 	add.w	r3, r7, #12
 80004da:	f44f 5050 	mov.w	r0, #13312	; 0x3400
 80004de:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80004e2:	4619      	mov	r1, r3
 80004e4:	f008 f806 	bl	80084f4 <TIM_TimeBaseInit>
	TIM_Cmd(TIM8, ENABLE);
 80004e8:	f44f 5050 	mov.w	r0, #13312	; 0x3400
 80004ec:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80004f0:	f04f 0101 	mov.w	r1, #1
 80004f4:	f008 f9c2 	bl	800887c <TIM_Cmd>

	TIM_SetCounter(TIM8, 0);
 80004f8:	f44f 5050 	mov.w	r0, #13312	; 0x3400
 80004fc:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000500:	f04f 0100 	mov.w	r1, #0
 8000504:	f008 f8cc 	bl	80086a0 <TIM_SetCounter>
}
 8000508:	f107 0718 	add.w	r7, r7, #24
 800050c:	46bd      	mov	sp, r7
 800050e:	bd80      	pop	{r7, pc}

08000510 <_Z17TIM2_init_encoderv>:

void TIM2_init_encoder(void) // PA0, PA1 -> TIM2 CH1 and CH2 mappings:
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b086      	sub	sp, #24
 8000514:	af00      	add	r7, sp, #0
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8000516:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800051a:	f04f 0101 	mov.w	r1, #1
 800051e:	f006 fe29 	bl	8007174 <RCC_AHBPeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1;
 8000522:	f04f 0303 	mov.w	r3, #3
 8000526:	607b      	str	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8000528:	f04f 0302 	mov.w	r3, #2
 800052c:	723b      	strb	r3, [r7, #8]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800052e:	f04f 0300 	mov.w	r3, #0
 8000532:	72bb      	strb	r3, [r7, #10]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000534:	f04f 0303 	mov.w	r3, #3
 8000538:	727b      	strb	r3, [r7, #9]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800053a:	f04f 0300 	mov.w	r3, #0
 800053e:	72fb      	strb	r3, [r7, #11]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000540:	f107 0304 	add.w	r3, r7, #4
 8000544:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000548:	4619      	mov	r1, r3
 800054a:	f005 fce5 	bl	8005f18 <GPIO_Init>

	GPIO_PinAFConfig(GPIOA, GPIO_PinSource0, GPIO_AF_1);
 800054e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000552:	f04f 0100 	mov.w	r1, #0
 8000556:	f04f 0201 	mov.w	r2, #1
 800055a:	f005 fe63 	bl	8006224 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource1, GPIO_AF_1);
 800055e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000562:	f04f 0101 	mov.w	r1, #1
 8000566:	f04f 0201 	mov.w	r2, #1
 800056a:	f005 fe5b 	bl	8006224 <GPIO_PinAFConfig>

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 800056e:	f04f 0001 	mov.w	r0, #1
 8000572:	f04f 0101 	mov.w	r1, #1
 8000576:	f006 fe51 	bl	800721c <RCC_APB1PeriphClockCmd>
	TIM_TimeBaseStructure.TIM_Period = 0xFFFFFFFF;
 800057a:	f04f 33ff 	mov.w	r3, #4294967295
 800057e:	613b      	str	r3, [r7, #16]
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 8000580:	f04f 0300 	mov.w	r3, #0
 8000584:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8000586:	f04f 0300 	mov.w	r3, #0
 800058a:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800058c:	f04f 0300 	mov.w	r3, #0
 8000590:	81fb      	strh	r3, [r7, #14]
	TIM_EncoderInterfaceConfig(TIM2,TIM_EncoderMode_TI12,TIM_ICPolarity_Falling,
	TIM_ICPolarity_Falling);
 8000592:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000596:	f04f 0103 	mov.w	r1, #3
 800059a:	f04f 0202 	mov.w	r2, #2
 800059e:	f04f 0302 	mov.w	r3, #2
 80005a2:	f009 fe21 	bl	800a1e8 <TIM_EncoderInterfaceConfig>
	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 80005a6:	f107 030c 	add.w	r3, r7, #12
 80005aa:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80005ae:	4619      	mov	r1, r3
 80005b0:	f007 ffa0 	bl	80084f4 <TIM_TimeBaseInit>
	TIM_Cmd(TIM2, ENABLE);
 80005b4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80005b8:	f04f 0101 	mov.w	r1, #1
 80005bc:	f008 f95e 	bl	800887c <TIM_Cmd>

	TIM_SetCounter(TIM2, 0);
 80005c0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80005c4:	f04f 0100 	mov.w	r1, #0
 80005c8:	f008 f86a 	bl	80086a0 <TIM_SetCounter>
}
 80005cc:	f107 0718 	add.w	r7, r7, #24
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bd80      	pop	{r7, pc}

080005d4 <_Z17TIM4_init_encoderv>:

void TIM4_init_encoder(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b086      	sub	sp, #24
 80005d8:	af00      	add	r7, sp, #0
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOD, ENABLE);
 80005da:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80005de:	f04f 0101 	mov.w	r1, #1
 80005e2:	f006 fdc7 	bl	8007174 <RCC_AHBPeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12 | GPIO_Pin_13;
 80005e6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80005ea:	607b      	str	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80005ec:	f04f 0302 	mov.w	r3, #2
 80005f0:	723b      	strb	r3, [r7, #8]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80005f2:	f04f 0300 	mov.w	r3, #0
 80005f6:	72bb      	strb	r3, [r7, #10]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80005f8:	f04f 0303 	mov.w	r3, #3
 80005fc:	727b      	strb	r3, [r7, #9]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80005fe:	f04f 0300 	mov.w	r3, #0
 8000602:	72fb      	strb	r3, [r7, #11]
	GPIO_Init(GPIOD, &GPIO_InitStructure);
 8000604:	f107 0304 	add.w	r3, r7, #4
 8000608:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 800060c:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8000610:	4619      	mov	r1, r3
 8000612:	f005 fc81 	bl	8005f18 <GPIO_Init>

	GPIO_PinAFConfig(GPIOD, GPIO_PinSource12, GPIO_AF_2); //10??
 8000616:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 800061a:	f6c4 0000 	movt	r0, #18432	; 0x4800
 800061e:	f04f 010c 	mov.w	r1, #12
 8000622:	f04f 0202 	mov.w	r2, #2
 8000626:	f005 fdfd 	bl	8006224 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource13, GPIO_AF_2); //10??
 800062a:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 800062e:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8000632:	f04f 010d 	mov.w	r1, #13
 8000636:	f04f 0202 	mov.w	r2, #2
 800063a:	f005 fdf3 	bl	8006224 <GPIO_PinAFConfig>

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 800063e:	f04f 0004 	mov.w	r0, #4
 8000642:	f04f 0101 	mov.w	r1, #1
 8000646:	f006 fde9 	bl	800721c <RCC_APB1PeriphClockCmd>
	TIM_TimeBaseStructure.TIM_Period = 0xFFFFFFFF;
 800064a:	f04f 33ff 	mov.w	r3, #4294967295
 800064e:	613b      	str	r3, [r7, #16]
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 8000650:	f04f 0300 	mov.w	r3, #0
 8000654:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8000656:	f04f 0300 	mov.w	r3, #0
 800065a:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800065c:	f04f 0300 	mov.w	r3, #0
 8000660:	81fb      	strh	r3, [r7, #14]
	TIM_EncoderInterfaceConfig(TIM4,TIM_EncoderMode_TI12,TIM_ICPolarity_Falling,
	TIM_ICPolarity_Falling);
 8000662:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000666:	f2c4 0000 	movt	r0, #16384	; 0x4000
 800066a:	f04f 0103 	mov.w	r1, #3
 800066e:	f04f 0202 	mov.w	r2, #2
 8000672:	f04f 0302 	mov.w	r3, #2
 8000676:	f009 fdb7 	bl	800a1e8 <TIM_EncoderInterfaceConfig>
	TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 800067a:	f107 030c 	add.w	r3, r7, #12
 800067e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000682:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000686:	4619      	mov	r1, r3
 8000688:	f007 ff34 	bl	80084f4 <TIM_TimeBaseInit>
	TIM_Cmd(TIM4, ENABLE);
 800068c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000690:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000694:	f04f 0101 	mov.w	r1, #1
 8000698:	f008 f8f0 	bl	800887c <TIM_Cmd>

	TIM_SetCounter(TIM4, 0);
 800069c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80006a0:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80006a4:	f04f 0100 	mov.w	r1, #0
 80006a8:	f007 fffa 	bl	80086a0 <TIM_SetCounter>
}
 80006ac:	f107 0718 	add.w	r7, r7, #24
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}

080006b4 <_Z23encoder_update_ISR_initv>:

// Initializes the ISR that updates the raw state (position, velocity, acceleration) of each encoder.
// Interrupt Priority: NEXT-HIGHEST (1)

void encoder_update_ISR_init(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b084      	sub	sp, #16
 80006b8:	af00      	add	r7, sp, #0
	NVIC_InitTypeDef nv;
	TIM_TimeBaseInitTypeDef TIM7_init;

	nv.NVIC_IRQChannel = TIM7_IRQn;
 80006ba:	f04f 0337 	mov.w	r3, #55	; 0x37
 80006be:	733b      	strb	r3, [r7, #12]
	nv.NVIC_IRQChannelPreemptionPriority = 0;//
 80006c0:	f04f 0300 	mov.w	r3, #0
 80006c4:	737b      	strb	r3, [r7, #13]
	nv.NVIC_IRQChannelSubPriority = 0;
 80006c6:	f04f 0300 	mov.w	r3, #0
 80006ca:	73bb      	strb	r3, [r7, #14]
	nv.NVIC_IRQChannelCmd = ENABLE;
 80006cc:	f04f 0301 	mov.w	r3, #1
 80006d0:	73fb      	strb	r3, [r7, #15]

	NVIC_Init(&nv);
 80006d2:	f107 030c 	add.w	r3, r7, #12
 80006d6:	4618      	mov	r0, r3
 80006d8:	f005 fe0c 	bl	80062f4 <NVIC_Init>

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM7, ENABLE); //TIM2 on APB1
 80006dc:	f04f 0020 	mov.w	r0, #32
 80006e0:	f04f 0101 	mov.w	r1, #1
 80006e4:	f006 fd9a 	bl	800721c <RCC_APB1PeriphClockCmd>
	 * 	  Prescaler -> PRESCALER
	 * 	  Period -> ARR
	 * 	  RepetitionCounter -> REPCOUNTER
	 */

	TIM7_init.TIM_Period = (10*DT_ENCODER)-1;
 80006e8:	f04f 03f9 	mov.w	r3, #249	; 0xf9
 80006ec:	607b      	str	r3, [r7, #4]
	TIM7_init.TIM_Prescaler = 7199;
 80006ee:	f641 431f 	movw	r3, #7199	; 0x1c1f
 80006f2:	803b      	strh	r3, [r7, #0]
	TIM7_init.TIM_RepetitionCounter = 0;
 80006f4:	f04f 0300 	mov.w	r3, #0
 80006f8:	72bb      	strb	r3, [r7, #10]
	TIM7_init.TIM_ClockDivision = 0;
 80006fa:	f04f 0300 	mov.w	r3, #0
 80006fe:	813b      	strh	r3, [r7, #8]
	TIM7_init.TIM_CounterMode = TIM_CounterMode_Up;
 8000700:	f04f 0300 	mov.w	r3, #0
 8000704:	807b      	strh	r3, [r7, #2]

	TIM_TimeBaseInit(TIM7, &TIM7_init);
 8000706:	463b      	mov	r3, r7
 8000708:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 800070c:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000710:	4619      	mov	r1, r3
 8000712:	f007 feef 	bl	80084f4 <TIM_TimeBaseInit>

	TIM_ITConfig(TIM7, TIM_IT_Update, ENABLE);
 8000716:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 800071a:	f2c4 0000 	movt	r0, #16384	; 0x4000
 800071e:	f04f 0101 	mov.w	r1, #1
 8000722:	f04f 0201 	mov.w	r2, #1
 8000726:	f009 fb3f 	bl	8009da8 <TIM_ITConfig>
	TIM_Cmd(TIM7, ENABLE);
 800072a:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 800072e:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000732:	f04f 0101 	mov.w	r1, #1
 8000736:	f008 f8a1 	bl	800887c <TIM_Cmd>

}
 800073a:	f107 0710 	add.w	r7, r7, #16
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop

08000744 <_Z19init_encoder_structP12encoderState>:
void init_encoder_struct(encoderState* enc)
{
 8000744:	b480      	push	{r7}
 8000746:	b083      	sub	sp, #12
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
	enc->position = 0;
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	f04f 0200 	mov.w	r2, #0
 8000752:	601a      	str	r2, [r3, #0]
	enc->speed = 0;
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	f04f 0200 	mov.w	r2, #0
 800075a:	605a      	str	r2, [r3, #4]
	enc->acceleration = 0;
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	f04f 0200 	mov.w	r2, #0
 8000762:	609a      	str	r2, [r3, #8]
	enc->m = MODE_OPENLOOP;
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	f04f 0200 	mov.w	r2, #0
 800076a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	enc->integral = 0;
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	f04f 0200 	mov.w	r2, #0
 8000774:	615a      	str	r2, [r3, #20]
	enc->position_target = 0;
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	f04f 0200 	mov.w	r2, #0
 800077c:	60da      	str	r2, [r3, #12]
	enc->speed_target = 0;
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	f04f 0200 	mov.w	r2, #0
 8000784:	611a      	str	r2, [r3, #16]
	enc->last_error = 0;
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	f04f 0200 	mov.w	r2, #0
 800078c:	619a      	str	r2, [r3, #24]
	enc->last_speed_error = 0;
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	f04f 0200 	mov.w	r2, #0
 8000794:	61da      	str	r2, [r3, #28]
	enc->vel_cmd = 0.5f;
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800079c:	621a      	str	r2, [r3, #32]
}
 800079e:	f107 070c 	add.w	r7, r7, #12
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bc80      	pop	{r7}
 80007a6:	4770      	bx	lr

080007a8 <TIM7_IRQHandler>:

void update_pid(void);

	void TIM7_IRQHandler(void) // ISR that performs encoder state update:
										// Runs every DT milliseconds
	{
 80007a8:	b590      	push	{r4, r7, lr}
 80007aa:	b099      	sub	sp, #100	; 0x64
 80007ac:	af00      	add	r7, sp, #0
		float left_out, right_out;
		int error, abs_err;

		TIM_ClearITPendingBit(TIM7, TIM_IT_Update);
 80007ae:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 80007b2:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80007b6:	f04f 0101 	mov.w	r1, #1
 80007ba:	f009 fb81 	bl	8009ec0 <TIM_ClearITPendingBit>

		encoderState left_temp, right_temp;

		left_temp.position = left_enc.position;
 80007be:	f640 1324 	movw	r3, #2340	; 0x924
 80007c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	603b      	str	r3, [r7, #0]
		left_temp.speed = left_enc.speed;
 80007ca:	f640 1324 	movw	r3, #2340	; 0x924
 80007ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007d2:	685b      	ldr	r3, [r3, #4]
 80007d4:	607b      	str	r3, [r7, #4]
		left_temp.acceleration = left_enc.acceleration;
 80007d6:	f640 1324 	movw	r3, #2340	; 0x924
 80007da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007de:	689b      	ldr	r3, [r3, #8]
 80007e0:	60bb      	str	r3, [r7, #8]

		right_temp.position = right_enc.position;
 80007e2:	f640 134c 	movw	r3, #2380	; 0x94c
 80007e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	62bb      	str	r3, [r7, #40]	; 0x28
		right_temp.speed = right_enc.speed;
 80007ee:	f640 134c 	movw	r3, #2380	; 0x94c
 80007f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007f6:	685b      	ldr	r3, [r3, #4]
 80007f8:	62fb      	str	r3, [r7, #44]	; 0x2c
		right_temp.acceleration = right_enc.acceleration;
 80007fa:	f640 134c 	movw	r3, #2380	; 0x94c
 80007fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000802:	689b      	ldr	r3, [r3, #8]
 8000804:	633b      	str	r3, [r7, #48]	; 0x30

		left_enc.position = left_temp.position + (int16_t)TIM_GetCounter(TIM4); //Instead of TIM2 on other boards with functional TIM2
 8000806:	683c      	ldr	r4, [r7, #0]
 8000808:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800080c:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000810:	f007 ff62 	bl	80086d8 <TIM_GetCounter>
 8000814:	4603      	mov	r3, r0
 8000816:	b29b      	uxth	r3, r3
 8000818:	b21b      	sxth	r3, r3
 800081a:	18e2      	adds	r2, r4, r3
 800081c:	f640 1324 	movw	r3, #2340	; 0x924
 8000820:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000824:	601a      	str	r2, [r3, #0]
		TIM_SetCounter(TIM4, 0);
 8000826:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800082a:	f2c4 0000 	movt	r0, #16384	; 0x4000
 800082e:	f04f 0100 	mov.w	r1, #0
 8000832:	f007 ff35 	bl	80086a0 <TIM_SetCounter>
		left_enc.speed = (float)((left_enc.position - left_temp.position)*1000)/(float)DT_ENCODER; // Since DT is in milliseconds...
 8000836:	f640 1324 	movw	r3, #2340	; 0x924
 800083a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800083e:	681a      	ldr	r2, [r3, #0]
 8000840:	683b      	ldr	r3, [r7, #0]
 8000842:	1ad3      	subs	r3, r2, r3
 8000844:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000848:	fb02 f303 	mul.w	r3, r2, r3
 800084c:	ee07 3a90 	vmov	s15, r3
 8000850:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000854:	eef3 7a09 	vmov.f32	s15, #57	; 0x39
 8000858:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800085c:	f640 1324 	movw	r3, #2340	; 0x924
 8000860:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000864:	edc3 7a01 	vstr	s15, [r3, #4]
		left_enc.acceleration = (float)((left_enc.speed - left_temp.speed)*1000)/(float)DT_ENCODER;
 8000868:	f640 1324 	movw	r3, #2340	; 0x924
 800086c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000870:	ed93 7a01 	vldr	s14, [r3, #4]
 8000874:	edd7 7a01 	vldr	s15, [r7, #4]
 8000878:	ee37 7a67 	vsub.f32	s14, s14, s15
 800087c:	eddf 7ada 	vldr	s15, [pc, #872]	; 8000be8 <TIM7_IRQHandler+0x440>
 8000880:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000884:	eef3 7a09 	vmov.f32	s15, #57	; 0x39
 8000888:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800088c:	f640 1324 	movw	r3, #2340	; 0x924
 8000890:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000894:	edc3 7a02 	vstr	s15, [r3, #8]

		right_enc.position = right_temp.position + (int16_t)(TIM_GetCounter(TIM8));
 8000898:	6abc      	ldr	r4, [r7, #40]	; 0x28
 800089a:	f44f 5050 	mov.w	r0, #13312	; 0x3400
 800089e:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80008a2:	f007 ff19 	bl	80086d8 <TIM_GetCounter>
 80008a6:	4603      	mov	r3, r0
 80008a8:	b29b      	uxth	r3, r3
 80008aa:	b21b      	sxth	r3, r3
 80008ac:	18e2      	adds	r2, r4, r3
 80008ae:	f640 134c 	movw	r3, #2380	; 0x94c
 80008b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008b6:	601a      	str	r2, [r3, #0]
		TIM_SetCounter(TIM8, 0); // To get around the stupid 16-bit counter limitation present on all timers except timer 2
 80008b8:	f44f 5050 	mov.w	r0, #13312	; 0x3400
 80008bc:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80008c0:	f04f 0100 	mov.w	r1, #0
 80008c4:	f007 feec 	bl	80086a0 <TIM_SetCounter>
		right_enc.speed = (float)((right_enc.position - right_temp.position)*1000)/(float)DT_ENCODER;
 80008c8:	f640 134c 	movw	r3, #2380	; 0x94c
 80008cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008d0:	681a      	ldr	r2, [r3, #0]
 80008d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80008d4:	1ad3      	subs	r3, r2, r3
 80008d6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80008da:	fb02 f303 	mul.w	r3, r2, r3
 80008de:	ee07 3a90 	vmov	s15, r3
 80008e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80008e6:	eef3 7a09 	vmov.f32	s15, #57	; 0x39
 80008ea:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80008ee:	f640 134c 	movw	r3, #2380	; 0x94c
 80008f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008f6:	edc3 7a01 	vstr	s15, [r3, #4]
		right_enc.acceleration = (float)((right_enc.speed - right_temp.speed)*1000)/(float)DT_ENCODER;
 80008fa:	f640 134c 	movw	r3, #2380	; 0x94c
 80008fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000902:	ed93 7a01 	vldr	s14, [r3, #4]
 8000906:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800090a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800090e:	eddf 7ab6 	vldr	s15, [pc, #728]	; 8000be8 <TIM7_IRQHandler+0x440>
 8000912:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000916:	eef3 7a09 	vmov.f32	s15, #57	; 0x39
 800091a:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800091e:	f640 134c 	movw	r3, #2380	; 0x94c
 8000922:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000926:	edc3 7a02 	vstr	s15, [r3, #8]

		if(left_enc.m == MODE_POSITION)
 800092a:	f640 1324 	movw	r3, #2340	; 0x924
 800092e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000932:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000936:	2b01      	cmp	r3, #1
 8000938:	d15d      	bne.n	80009f6 <TIM7_IRQHandler+0x24e>
		{
			left_out = ((float)k_p * (float)(left_enc.position_target - left_enc.position))
					+ ((float)k_i*(float)(left_enc.integral))
					+ ((float)k_d*(float)left_enc.speed);
 800093a:	f640 1324 	movw	r3, #2340	; 0x924
 800093e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000942:	68da      	ldr	r2, [r3, #12]
 8000944:	f640 1324 	movw	r3, #2340	; 0x924
 8000948:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	1ad3      	subs	r3, r2, r3
 8000950:	ee07 3a10 	vmov	s14, r3
 8000954:	eef8 7ac7 	vcvt.f32.s32	s15, s14
 8000958:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800095c:	f640 1324 	movw	r3, #2340	; 0x924
 8000960:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000964:	edd3 7a05 	vldr	s15, [r3, #20]
 8000968:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800096c:	eddf 7a9f 	vldr	s15, [pc, #636]	; 8000bec <TIM7_IRQHandler+0x444>
 8000970:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000974:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000978:	f640 1324 	movw	r3, #2340	; 0x924
 800097c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000980:	edd3 6a01 	vldr	s13, [r3, #4]
 8000984:	eddf 7a9a 	vldr	s15, [pc, #616]	; 8000bf0 <TIM7_IRQHandler+0x448>
 8000988:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800098c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000990:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
			left_out = (left_out > 100) ? 100 : ((left_out < -100) ? -100 : left_out);
 8000994:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8000998:	eddf 7a96 	vldr	s15, [pc, #600]	; 8000bf4 <TIM7_IRQHandler+0x44c>
 800099c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80009a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009a4:	dd04      	ble.n	80009b0 <TIM7_IRQHandler+0x208>
 80009a6:	f04f 0300 	mov.w	r3, #0
 80009aa:	f2c4 23c8 	movt	r3, #17096	; 0x42c8
 80009ae:	e00e      	b.n	80009ce <TIM7_IRQHandler+0x226>
 80009b0:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80009b4:	eddf 7a90 	vldr	s15, [pc, #576]	; 8000bf8 <TIM7_IRQHandler+0x450>
 80009b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80009bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009c0:	d504      	bpl.n	80009cc <TIM7_IRQHandler+0x224>
 80009c2:	f04f 0300 	mov.w	r3, #0
 80009c6:	f2cc 23c8 	movt	r3, #49864	; 0xc2c8
 80009ca:	e000      	b.n	80009ce <TIM7_IRQHandler+0x226>
 80009cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80009ce:	65fb      	str	r3, [r7, #92]	; 0x5c

			pwm2_output(100-((float)(left_out+100)/(float)2));
 80009d0:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80009d4:	eddf 7a87 	vldr	s15, [pc, #540]	; 8000bf4 <TIM7_IRQHandler+0x44c>
 80009d8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80009dc:	eef0 7a00 	vmov.f32	s15, #0
 80009e0:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80009e4:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8000bf4 <TIM7_IRQHandler+0x44c>
 80009e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80009ec:	eeb0 0a67 	vmov.f32	s0, s15
 80009f0:	f002 ffae 	bl	8003950 <_Z11pwm2_outputf>
 80009f4:	e00b      	b.n	8000a0e <TIM7_IRQHandler+0x266>
		}
		else if(left_enc.m == MODE_SPEED)
 80009f6:	f640 1324 	movw	r3, #2340	; 0x924
 80009fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80009fe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000a02:	2b02      	cmp	r3, #2
 8000a04:	d103      	bne.n	8000a0e <TIM7_IRQHandler+0x266>
		{
			pwm2_output(0);
 8000a06:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 8000bfc <TIM7_IRQHandler+0x454>
 8000a0a:	f002 ffa1 	bl	8003950 <_Z11pwm2_outputf>
		}

		if(right_enc.m == MODE_POSITION)
 8000a0e:	f640 134c 	movw	r3, #2380	; 0x94c
 8000a12:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a16:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000a1a:	2b01      	cmp	r3, #1
 8000a1c:	f040 8100 	bne.w	8000c20 <TIM7_IRQHandler+0x478>
		{
			error = right_enc.position - right_enc.position_target;
 8000a20:	f640 134c 	movw	r3, #2380	; 0x94c
 8000a24:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a28:	681a      	ldr	r2, [r3, #0]
 8000a2a:	f640 134c 	movw	r3, #2380	; 0x94c
 8000a2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a32:	68db      	ldr	r3, [r3, #12]
 8000a34:	1ad3      	subs	r3, r2, r3
 8000a36:	65bb      	str	r3, [r7, #88]	; 0x58
			right_enc.integral += (float)(error) * (float)DT_ENCODER / (float)1000;
 8000a38:	f640 134c 	movw	r3, #2380	; 0x94c
 8000a3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a40:	edd3 7a05 	vldr	s15, [r3, #20]
 8000a44:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000a48:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8000a4c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000a50:	eef3 7a09 	vmov.f32	s15, #57	; 0x39
 8000a54:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000a58:	eddf 7a63 	vldr	s15, [pc, #396]	; 8000be8 <TIM7_IRQHandler+0x440>
 8000a5c:	eec6 7aa7 	vdiv.f32	s15, s13, s15
 8000a60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a64:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000a68:	f640 134c 	movw	r3, #2380	; 0x94c
 8000a6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a70:	edc3 7a05 	vstr	s15, [r3, #20]

			if(right_enc.integral * k_i > 100 || right_enc.integral * k_i < -100)
 8000a74:	f640 134c 	movw	r3, #2380	; 0x94c
 8000a78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a7c:	695b      	ldr	r3, [r3, #20]
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f00b fa0c 	bl	800be9c <__aeabi_i2d>
 8000a84:	4602      	mov	r2, r0
 8000a86:	460b      	mov	r3, r1
 8000a88:	4610      	mov	r0, r2
 8000a8a:	4619      	mov	r1, r3
 8000a8c:	a354      	add	r3, pc, #336	; (adr r3, 8000be0 <TIM7_IRQHandler+0x438>)
 8000a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a92:	f00b fa69 	bl	800bf68 <__aeabi_dmul>
 8000a96:	4602      	mov	r2, r0
 8000a98:	460b      	mov	r3, r1
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	f04f 0200 	mov.w	r2, #0
 8000aa2:	f04f 0300 	mov.w	r3, #0
 8000aa6:	f2c4 0359 	movt	r3, #16473	; 0x4059
 8000aaa:	f00b fced 	bl	800c488 <__aeabi_dcmpgt>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d11f      	bne.n	8000af4 <TIM7_IRQHandler+0x34c>
 8000ab4:	f640 134c 	movw	r3, #2380	; 0x94c
 8000ab8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000abc:	695b      	ldr	r3, [r3, #20]
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f00b f9ec 	bl	800be9c <__aeabi_i2d>
 8000ac4:	4602      	mov	r2, r0
 8000ac6:	460b      	mov	r3, r1
 8000ac8:	4610      	mov	r0, r2
 8000aca:	4619      	mov	r1, r3
 8000acc:	a344      	add	r3, pc, #272	; (adr r3, 8000be0 <TIM7_IRQHandler+0x438>)
 8000ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ad2:	f00b fa49 	bl	800bf68 <__aeabi_dmul>
 8000ad6:	4602      	mov	r2, r0
 8000ad8:	460b      	mov	r3, r1
 8000ada:	4610      	mov	r0, r2
 8000adc:	4619      	mov	r1, r3
 8000ade:	f04f 0200 	mov.w	r2, #0
 8000ae2:	f04f 0300 	mov.w	r3, #0
 8000ae6:	f2cc 0359 	movt	r3, #49241	; 0xc059
 8000aea:	f00b fcaf 	bl	800c44c <__aeabi_dcmplt>
 8000aee:	4603      	mov	r3, r0
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d006      	beq.n	8000b02 <TIM7_IRQHandler+0x35a>
			{
				right_enc.integral = (float)100/(float)k_i;
 8000af4:	f640 134c 	movw	r3, #2380	; 0x94c
 8000af8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000afc:	f240 229a 	movw	r2, #666	; 0x29a
 8000b00:	615a      	str	r2, [r3, #20]
			}

			right_out = ((float)k_p * (float)error)
					+ ((float)k_i*(float)(right_enc.integral))
					+ ((float)k_d*(float)(error - right_enc.last_error)/(float)(DT_ENCODER/(float)1000));
 8000b02:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8000b06:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000b0a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000b0e:	f640 134c 	movw	r3, #2380	; 0x94c
 8000b12:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b16:	edd3 7a05 	vldr	s15, [r3, #20]
 8000b1a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000b1e:	eddf 7a33 	vldr	s15, [pc, #204]	; 8000bec <TIM7_IRQHandler+0x444>
 8000b22:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000b26:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000b2a:	f640 134c 	movw	r3, #2380	; 0x94c
 8000b2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b32:	699b      	ldr	r3, [r3, #24]
 8000b34:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8000b36:	1ad3      	subs	r3, r2, r3
 8000b38:	ee07 3a90 	vmov	s15, r3
 8000b3c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000b40:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8000bf0 <TIM7_IRQHandler+0x448>
 8000b44:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000b48:	eddf 7a2e 	vldr	s15, [pc, #184]	; 8000c04 <TIM7_IRQHandler+0x45c>
 8000b4c:	eec6 7aa7 	vdiv.f32	s15, s13, s15
 8000b50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b54:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
			right_out = (right_out > 100) ? 100 : ((right_out < -100) ? -100 : right_out);
 8000b58:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8000b5c:	eddf 7a25 	vldr	s15, [pc, #148]	; 8000bf4 <TIM7_IRQHandler+0x44c>
 8000b60:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000b64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b68:	dd04      	ble.n	8000b74 <TIM7_IRQHandler+0x3cc>
 8000b6a:	f04f 0300 	mov.w	r3, #0
 8000b6e:	f2c4 23c8 	movt	r3, #17096	; 0x42c8
 8000b72:	e00e      	b.n	8000b92 <TIM7_IRQHandler+0x3ea>
 8000b74:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8000b78:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8000bf8 <TIM7_IRQHandler+0x450>
 8000b7c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000b80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b84:	d504      	bpl.n	8000b90 <TIM7_IRQHandler+0x3e8>
 8000b86:	f04f 0300 	mov.w	r3, #0
 8000b8a:	f2cc 23c8 	movt	r3, #49864	; 0xc2c8
 8000b8e:	e000      	b.n	8000b92 <TIM7_IRQHandler+0x3ea>
 8000b90:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000b92:	657b      	str	r3, [r7, #84]	; 0x54
			right_enc.last_error = error;
 8000b94:	f640 134c 	movw	r3, #2380	; 0x94c
 8000b98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b9c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8000b9e:	619a      	str	r2, [r3, #24]

			abs_err = (error > 0) ? error : (error*-1);
 8000ba0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	bfb8      	it	lt
 8000ba6:	425b      	neglt	r3, r3
 8000ba8:	653b      	str	r3, [r7, #80]	; 0x50

			if(error > 10 || error < -10)
 8000baa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000bac:	2b0a      	cmp	r3, #10
 8000bae:	dc03      	bgt.n	8000bb8 <TIM7_IRQHandler+0x410>
 8000bb0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000bb2:	f113 0f0a 	cmn.w	r3, #10
 8000bb6:	da27      	bge.n	8000c08 <TIM7_IRQHandler+0x460>
			{
				pwm1_output((((float)(right_out+100)/(float)2))*(float)0.01);
 8000bb8:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8000bbc:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8000bf4 <TIM7_IRQHandler+0x44c>
 8000bc0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000bc4:	eef0 7a00 	vmov.f32	s15, #0
 8000bc8:	ee87 7a27 	vdiv.f32	s14, s14, s15
 8000bcc:	eddf 7a0c 	vldr	s15, [pc, #48]	; 8000c00 <TIM7_IRQHandler+0x458>
 8000bd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000bd4:	eeb0 0a67 	vmov.f32	s0, s15
 8000bd8:	f002 fdee 	bl	80037b8 <_Z11pwm1_outputf>
 8000bdc:	e020      	b.n	8000c20 <TIM7_IRQHandler+0x478>
 8000bde:	bf00      	nop
 8000be0:	33333333 	.word	0x33333333
 8000be4:	3fc33333 	.word	0x3fc33333
 8000be8:	447a0000 	.word	0x447a0000
 8000bec:	3e19999a 	.word	0x3e19999a
 8000bf0:	3f35c28f 	.word	0x3f35c28f
 8000bf4:	42c80000 	.word	0x42c80000
 8000bf8:	c2c80000 	.word	0xc2c80000
 8000bfc:	00000000 	.word	0x00000000
 8000c00:	3c23d70a 	.word	0x3c23d70a
 8000c04:	3ccccccd 	.word	0x3ccccccd
			}
			else
			{
				pwm1_output(0.50f);
 8000c08:	eeb6 0a00 	vmov.f32	s0, #96	; 0x60
 8000c0c:	f002 fdd4 	bl	80037b8 <_Z11pwm1_outputf>
				right_enc.m = MODE_OPENLOOP;
 8000c10:	f640 134c 	movw	r3, #2380	; 0x94c
 8000c14:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c18:	f04f 0200 	mov.w	r2, #0
 8000c1c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			}
		}
		update_pid();
 8000c20:	f000 fb10 	bl	8001244 <update_pid>
		if(state > ST_READY)
 8000c24:	f640 13cc 	movw	r3, #2508	; 0x9cc
 8000c28:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	db0f      	blt.n	8000c52 <TIM7_IRQHandler+0x4aa>
		{
			match_time_counter += (float)DT_ENCODER/(float)1000; // Increment main match time counter by DT_ENCODER ms
 8000c32:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8000c36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c3a:	ed93 7a00 	vldr	s14, [r3]
 8000c3e:	ed5f 7a0f 	vldr	s15, [pc, #-60]	; 8000c04 <TIM7_IRQHandler+0x45c>
 8000c42:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c46:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8000c4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c4e:	edc3 7a00 	vstr	s15, [r3]
			pwm1_output(0.50f);

			right_enc.last_speed_error = error;
		}
		*/
	}
 8000c52:	f107 0764 	add.w	r7, r7, #100	; 0x64
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd90      	pop	{r4, r7, pc}
 8000c5a:	bf00      	nop

08000c5c <TIM1_TRG_COM_TIM17_IRQHandler>:

	void TIM1_TRG_COM_TIM17_IRQHandler(void)
	{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b086      	sub	sp, #24
 8000c60:	af00      	add	r7, sp, #0

		TIM_ClearITPendingBit(TIM17, TIM_IT_Update);
 8000c62:	f44f 4090 	mov.w	r0, #18432	; 0x4800
 8000c66:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000c6a:	f04f 0101 	mov.w	r1, #1
 8000c6e:	f009 f927 	bl	8009ec0 <TIM_ClearITPendingBit>
		 * Below: code required to trigger the ping sensor:
		 */

		EXTI_InitTypeDef e;

		e.EXTI_Line = EXTI_Line9;
 8000c72:	f04f 0309 	mov.w	r3, #9
 8000c76:	60fb      	str	r3, [r7, #12]
		e.EXTI_LineCmd = DISABLE;
 8000c78:	f04f 0300 	mov.w	r3, #0
 8000c7c:	74bb      	strb	r3, [r7, #18]
		e.EXTI_Mode = EXTI_Mode_Interrupt;
 8000c7e:	f04f 0300 	mov.w	r3, #0
 8000c82:	743b      	strb	r3, [r7, #16]
		e.EXTI_Trigger = EXTI_Trigger_Rising;
 8000c84:	f04f 0308 	mov.w	r3, #8
 8000c88:	747b      	strb	r3, [r7, #17]

		EXTI_Init(&e);
 8000c8a:	f107 030c 	add.w	r3, r7, #12
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f004 fe9a 	bl	80059c8 <EXTI_Init>

		GPIO_InitTypeDef g;
		g.GPIO_Mode = GPIO_Mode_OUT;
 8000c94:	f04f 0301 	mov.w	r3, #1
 8000c98:	723b      	strb	r3, [r7, #8]
		g.GPIO_OType = GPIO_OType_PP;
 8000c9a:	f04f 0300 	mov.w	r3, #0
 8000c9e:	72bb      	strb	r3, [r7, #10]
		g.GPIO_Pin = GPIO_Pin_0;
 8000ca0:	f04f 0301 	mov.w	r3, #1
 8000ca4:	607b      	str	r3, [r7, #4]
		g.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000ca6:	f04f 0300 	mov.w	r3, #0
 8000caa:	72fb      	strb	r3, [r7, #11]
		g.GPIO_Speed = GPIO_Speed_Level_1;
 8000cac:	f04f 0301 	mov.w	r3, #1
 8000cb0:	727b      	strb	r3, [r7, #9]

		GPIO_Init(GPIOB, &g);
 8000cb2:	f107 0304 	add.w	r3, r7, #4
 8000cb6:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000cba:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	f005 f92a 	bl	8005f18 <GPIO_Init>
		int iter = 0;
 8000cc4:	f04f 0300 	mov.w	r3, #0
 8000cc8:	617b      	str	r3, [r7, #20]

		for(iter=0;iter<10;++iter)
 8000cca:	f04f 0300 	mov.w	r3, #0
 8000cce:	617b      	str	r3, [r7, #20]
 8000cd0:	e00d      	b.n	8000cee <TIM1_TRG_COM_TIM17_IRQHandler+0x92>
		{
			GPIO_WriteBit(GPIOB, GPIO_Pin_0, Bit_SET);
 8000cd2:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000cd6:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8000cda:	f04f 0101 	mov.w	r1, #1
 8000cde:	f04f 0201 	mov.w	r2, #1
 8000ce2:	f005 fa79 	bl	80061d8 <GPIO_WriteBit>
		g.GPIO_Speed = GPIO_Speed_Level_1;

		GPIO_Init(GPIOB, &g);
		int iter = 0;

		for(iter=0;iter<10;++iter)
 8000ce6:	697b      	ldr	r3, [r7, #20]
 8000ce8:	f103 0301 	add.w	r3, r3, #1
 8000cec:	617b      	str	r3, [r7, #20]
 8000cee:	697b      	ldr	r3, [r7, #20]
 8000cf0:	2b09      	cmp	r3, #9
 8000cf2:	bfcc      	ite	gt
 8000cf4:	2300      	movgt	r3, #0
 8000cf6:	2301      	movle	r3, #1
 8000cf8:	b2db      	uxtb	r3, r3
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d1e9      	bne.n	8000cd2 <TIM1_TRG_COM_TIM17_IRQHandler+0x76>
		{
			GPIO_WriteBit(GPIOB, GPIO_Pin_0, Bit_SET);
		}

		GPIO_WriteBit(GPIOB, GPIO_Pin_0, Bit_RESET);
 8000cfe:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000d02:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8000d06:	f04f 0101 	mov.w	r1, #1
 8000d0a:	f04f 0200 	mov.w	r2, #0
 8000d0e:	f005 fa63 	bl	80061d8 <GPIO_WriteBit>


		g.GPIO_Mode = GPIO_Mode_IN;
 8000d12:	f04f 0300 	mov.w	r3, #0
 8000d16:	723b      	strb	r3, [r7, #8]
		g.GPIO_OType = GPIO_OType_OD;
 8000d18:	f04f 0301 	mov.w	r3, #1
 8000d1c:	72bb      	strb	r3, [r7, #10]
		g.GPIO_Pin = GPIO_Pin_0;
 8000d1e:	f04f 0301 	mov.w	r3, #1
 8000d22:	607b      	str	r3, [r7, #4]
		g.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000d24:	f04f 0300 	mov.w	r3, #0
 8000d28:	72fb      	strb	r3, [r7, #11]
		g.GPIO_Speed = GPIO_Speed_Level_1;
 8000d2a:	f04f 0301 	mov.w	r3, #1
 8000d2e:	727b      	strb	r3, [r7, #9]

		GPIO_Init(GPIOB, &g);
 8000d30:	f107 0304 	add.w	r3, r7, #4
 8000d34:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000d38:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	f005 f8eb 	bl	8005f18 <GPIO_Init>

		TIM_SetCounter(TIM2, 0);
 8000d42:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000d46:	f04f 0100 	mov.w	r1, #0
 8000d4a:	f007 fca9 	bl	80086a0 <TIM_SetCounter>

		stage = 0;
 8000d4e:	f640 13a4 	movw	r3, #2468	; 0x9a4
 8000d52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d56:	f04f 0200 	mov.w	r2, #0
 8000d5a:	601a      	str	r2, [r3, #0]

		e.EXTI_Line = EXTI_Line9;
 8000d5c:	f04f 0309 	mov.w	r3, #9
 8000d60:	60fb      	str	r3, [r7, #12]
		e.EXTI_LineCmd = ENABLE;
 8000d62:	f04f 0301 	mov.w	r3, #1
 8000d66:	74bb      	strb	r3, [r7, #18]
		e.EXTI_Mode = EXTI_Mode_Interrupt;
 8000d68:	f04f 0300 	mov.w	r3, #0
 8000d6c:	743b      	strb	r3, [r7, #16]
		e.EXTI_Trigger = EXTI_Trigger_Rising;
 8000d6e:	f04f 0308 	mov.w	r3, #8
 8000d72:	747b      	strb	r3, [r7, #17]

		EXTI_Init(&e);
 8000d74:	f107 030c 	add.w	r3, r7, #12
 8000d78:	4618      	mov	r0, r3
 8000d7a:	f004 fe25 	bl	80059c8 <EXTI_Init>

		NVIC_InitTypeDef nv;

		nv.NVIC_IRQChannel = EXTI9_5_IRQn;
 8000d7e:	f04f 0317 	mov.w	r3, #23
 8000d82:	703b      	strb	r3, [r7, #0]
		nv.NVIC_IRQChannelCmd = ENABLE;
 8000d84:	f04f 0301 	mov.w	r3, #1
 8000d88:	70fb      	strb	r3, [r7, #3]
		nv.NVIC_IRQChannelPreemptionPriority = 0;
 8000d8a:	f04f 0300 	mov.w	r3, #0
 8000d8e:	707b      	strb	r3, [r7, #1]
		nv.NVIC_IRQChannelSubPriority = 0;
 8000d90:	f04f 0300 	mov.w	r3, #0
 8000d94:	70bb      	strb	r3, [r7, #2]

		NVIC_Init(&nv);
 8000d96:	463b      	mov	r3, r7
 8000d98:	4618      	mov	r0, r3
 8000d9a:	f005 faab 	bl	80062f4 <NVIC_Init>

	}
 8000d9e:	f107 0718 	add.w	r7, r7, #24
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop

08000da8 <TIM6_DAC_IRQHandler>:
	void TIM6_DAC_IRQHandler(void)
	{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	af00      	add	r7, sp, #0
		TIM_ClearITPendingBit(TIM6, TIM_IT_Update);
 8000dac:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000db0:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000db4:	f04f 0101 	mov.w	r1, #1
 8000db8:	f009 f882 	bl	8009ec0 <TIM_ClearITPendingBit>
		if(state == ST_READY)
 8000dbc:	f640 13cc 	movw	r3, #2508	; 0x9cc
 8000dc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000dca:	d116      	bne.n	8000dfa <TIM6_DAC_IRQHandler+0x52>
		{
			GPIO_Write(GPIOE, led_matrix[2] | led_matrix[5]); 	// Two greens
 8000dcc:	f240 0300 	movw	r3, #0
 8000dd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000dd4:	689b      	ldr	r3, [r3, #8]
 8000dd6:	b29a      	uxth	r2, r3
 8000dd8:	f240 0300 	movw	r3, #0
 8000ddc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000de0:	695b      	ldr	r3, [r3, #20]
 8000de2:	b29b      	uxth	r3, r3
 8000de4:	4313      	orrs	r3, r2
 8000de6:	b29b      	uxth	r3, r3
 8000de8:	b29b      	uxth	r3, r3
 8000dea:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000dee:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8000df2:	4619      	mov	r1, r3
 8000df4:	f005 fa08 	bl	8006208 <GPIO_Write>
 8000df8:	e101      	b.n	8000ffe <TIM6_DAC_IRQHandler+0x256>
		}
		else if(state == ST_WANDER)
 8000dfa:	f640 13cc 	movw	r3, #2508	; 0x9cc
 8000dfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d116      	bne.n	8000e36 <TIM6_DAC_IRQHandler+0x8e>
		{
			GPIO_Write(GPIOE, led_matrix[6] | led_matrix[0]);					// Two Orange (one's lit via PWM pin for ESC control)
 8000e08:	f240 0300 	movw	r3, #0
 8000e0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e10:	699b      	ldr	r3, [r3, #24]
 8000e12:	b29a      	uxth	r2, r3
 8000e14:	f240 0300 	movw	r3, #0
 8000e18:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	b29b      	uxth	r3, r3
 8000e20:	4313      	orrs	r3, r2
 8000e22:	b29b      	uxth	r3, r3
 8000e24:	b29b      	uxth	r3, r3
 8000e26:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000e2a:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8000e2e:	4619      	mov	r1, r3
 8000e30:	f005 f9ea 	bl	8006208 <GPIO_Write>
 8000e34:	e0e3      	b.n	8000ffe <TIM6_DAC_IRQHandler+0x256>
		}
		else if(state == ST_HOMING)
 8000e36:	f640 13cc 	movw	r3, #2508	; 0x9cc
 8000e3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	2b01      	cmp	r3, #1
 8000e42:	d11e      	bne.n	8000e82 <TIM6_DAC_IRQHandler+0xda>
		{
			GPIO_Write(GPIOE, led_matrix[0] | led_matrix[1] | led_matrix[3]);	// Two orange + Two red
 8000e44:	f240 0300 	movw	r3, #0
 8000e48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	b29a      	uxth	r2, r3
 8000e50:	f240 0300 	movw	r3, #0
 8000e54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e58:	685b      	ldr	r3, [r3, #4]
 8000e5a:	b29b      	uxth	r3, r3
 8000e5c:	4313      	orrs	r3, r2
 8000e5e:	b29a      	uxth	r2, r3
 8000e60:	f240 0300 	movw	r3, #0
 8000e64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e68:	68db      	ldr	r3, [r3, #12]
 8000e6a:	b29b      	uxth	r3, r3
 8000e6c:	4313      	orrs	r3, r2
 8000e6e:	b29b      	uxth	r3, r3
 8000e70:	b29b      	uxth	r3, r3
 8000e72:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000e76:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	f005 f9c4 	bl	8006208 <GPIO_Write>
 8000e80:	e0bd      	b.n	8000ffe <TIM6_DAC_IRQHandler+0x256>
		}
		else if(state == ST_FIREFIGHT)
 8000e82:	f640 13cc 	movw	r3, #2508	; 0x9cc
 8000e86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	2b02      	cmp	r3, #2
 8000e8e:	d126      	bne.n	8000ede <TIM6_DAC_IRQHandler+0x136>
		{
			GPIO_Write(GPIOE, led_matrix[0] | led_matrix[1] | led_matrix[3] | led_matrix[6]);
 8000e90:	f240 0300 	movw	r3, #0
 8000e94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	b29a      	uxth	r2, r3
 8000e9c:	f240 0300 	movw	r3, #0
 8000ea0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ea4:	685b      	ldr	r3, [r3, #4]
 8000ea6:	b29b      	uxth	r3, r3
 8000ea8:	4313      	orrs	r3, r2
 8000eaa:	b29a      	uxth	r2, r3
 8000eac:	f240 0300 	movw	r3, #0
 8000eb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000eb4:	68db      	ldr	r3, [r3, #12]
 8000eb6:	b29b      	uxth	r3, r3
 8000eb8:	4313      	orrs	r3, r2
 8000eba:	b29a      	uxth	r2, r3
 8000ebc:	f240 0300 	movw	r3, #0
 8000ec0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ec4:	699b      	ldr	r3, [r3, #24]
 8000ec6:	b29b      	uxth	r3, r3
 8000ec8:	4313      	orrs	r3, r2
 8000eca:	b29b      	uxth	r3, r3
 8000ecc:	b29b      	uxth	r3, r3
 8000ece:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000ed2:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8000ed6:	4619      	mov	r1, r3
 8000ed8:	f005 f996 	bl	8006208 <GPIO_Write>
 8000edc:	e08f      	b.n	8000ffe <TIM6_DAC_IRQHandler+0x256>
		}
		else if (state == ST_CANDLE_BLOWOUT)
 8000ede:	f640 13cc 	movw	r3, #2508	; 0x9cc
 8000ee2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	2b03      	cmp	r3, #3
 8000eea:	d13e      	bne.n	8000f6a <TIM6_DAC_IRQHandler+0x1c2>
		{
			GPIO_Write(GPIOE, led_matrix[0] | led_matrix[1] | led_matrix[2] | led_matrix[3] |
 8000eec:	f240 0300 	movw	r3, #0
 8000ef0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ef4:	681b      	ldr	r3, [r3, #0]
							  led_matrix[4] | led_matrix[5] | led_matrix[6]); // All LED's
 8000ef6:	b29a      	uxth	r2, r3
		{
			GPIO_Write(GPIOE, led_matrix[0] | led_matrix[1] | led_matrix[3] | led_matrix[6]);
		}
		else if (state == ST_CANDLE_BLOWOUT)
		{
			GPIO_Write(GPIOE, led_matrix[0] | led_matrix[1] | led_matrix[2] | led_matrix[3] |
 8000ef8:	f240 0300 	movw	r3, #0
 8000efc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f00:	685b      	ldr	r3, [r3, #4]
							  led_matrix[4] | led_matrix[5] | led_matrix[6]); // All LED's
 8000f02:	b29b      	uxth	r3, r3
 8000f04:	4313      	orrs	r3, r2
 8000f06:	b29a      	uxth	r2, r3
		{
			GPIO_Write(GPIOE, led_matrix[0] | led_matrix[1] | led_matrix[3] | led_matrix[6]);
		}
		else if (state == ST_CANDLE_BLOWOUT)
		{
			GPIO_Write(GPIOE, led_matrix[0] | led_matrix[1] | led_matrix[2] | led_matrix[3] |
 8000f08:	f240 0300 	movw	r3, #0
 8000f0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f10:	689b      	ldr	r3, [r3, #8]
							  led_matrix[4] | led_matrix[5] | led_matrix[6]); // All LED's
 8000f12:	b29b      	uxth	r3, r3
 8000f14:	4313      	orrs	r3, r2
 8000f16:	b29a      	uxth	r2, r3
		{
			GPIO_Write(GPIOE, led_matrix[0] | led_matrix[1] | led_matrix[3] | led_matrix[6]);
		}
		else if (state == ST_CANDLE_BLOWOUT)
		{
			GPIO_Write(GPIOE, led_matrix[0] | led_matrix[1] | led_matrix[2] | led_matrix[3] |
 8000f18:	f240 0300 	movw	r3, #0
 8000f1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f20:	68db      	ldr	r3, [r3, #12]
							  led_matrix[4] | led_matrix[5] | led_matrix[6]); // All LED's
 8000f22:	b29b      	uxth	r3, r3
 8000f24:	4313      	orrs	r3, r2
 8000f26:	b29a      	uxth	r2, r3
 8000f28:	f240 0300 	movw	r3, #0
 8000f2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f30:	691b      	ldr	r3, [r3, #16]
 8000f32:	b29b      	uxth	r3, r3
 8000f34:	4313      	orrs	r3, r2
 8000f36:	b29a      	uxth	r2, r3
 8000f38:	f240 0300 	movw	r3, #0
 8000f3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f40:	695b      	ldr	r3, [r3, #20]
 8000f42:	b29b      	uxth	r3, r3
 8000f44:	4313      	orrs	r3, r2
 8000f46:	b29a      	uxth	r2, r3
 8000f48:	f240 0300 	movw	r3, #0
 8000f4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f50:	699b      	ldr	r3, [r3, #24]
 8000f52:	b29b      	uxth	r3, r3
 8000f54:	4313      	orrs	r3, r2
 8000f56:	b29b      	uxth	r3, r3
 8000f58:	b29b      	uxth	r3, r3
 8000f5a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000f5e:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8000f62:	4619      	mov	r1, r3
 8000f64:	f005 f950 	bl	8006208 <GPIO_Write>
 8000f68:	e049      	b.n	8000ffe <TIM6_DAC_IRQHandler+0x256>
		}
		else if (state == ST_DONE)
 8000f6a:	f640 13cc 	movw	r3, #2508	; 0x9cc
 8000f6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	2b04      	cmp	r3, #4
 8000f76:	d142      	bne.n	8000ffe <TIM6_DAC_IRQHandler+0x256>
		{
			++led_iter;
 8000f78:	f640 1320 	movw	r3, #2336	; 0x920
 8000f7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	f103 0201 	add.w	r2, r3, #1
 8000f86:	f640 1320 	movw	r3, #2336	; 0x920
 8000f8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f8e:	601a      	str	r2, [r3, #0]
			GPIO_Write(GPIOE, led_matrix[led_iter] | led_matrix[6-led_iter]);
 8000f90:	f640 1320 	movw	r3, #2336	; 0x920
 8000f94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f98:	681a      	ldr	r2, [r3, #0]
 8000f9a:	f240 0300 	movw	r3, #0
 8000f9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fa2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fa6:	b29a      	uxth	r2, r3
 8000fa8:	f640 1320 	movw	r3, #2336	; 0x920
 8000fac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	f1c3 0106 	rsb	r1, r3, #6
 8000fb6:	f240 0300 	movw	r3, #0
 8000fba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fbe:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000fc2:	b29b      	uxth	r3, r3
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	b29b      	uxth	r3, r3
 8000fc8:	b29b      	uxth	r3, r3
 8000fca:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000fce:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	f005 f918 	bl	8006208 <GPIO_Write>
			if(led_iter > 6)
 8000fd8:	f640 1320 	movw	r3, #2336	; 0x920
 8000fdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	2b06      	cmp	r3, #6
 8000fe4:	bfd4      	ite	le
 8000fe6:	2300      	movle	r3, #0
 8000fe8:	2301      	movgt	r3, #1
 8000fea:	b2db      	uxtb	r3, r3
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d006      	beq.n	8000ffe <TIM6_DAC_IRQHandler+0x256>
			{
				led_iter = 0;
 8000ff0:	f640 1320 	movw	r3, #2336	; 0x920
 8000ff4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ff8:	f04f 0200 	mov.w	r2, #0
 8000ffc:	601a      	str	r2, [r3, #0]
			}
		}
	}
 8000ffe:	bd80      	pop	{r7, pc}

08001000 <ADC1_2_IRQHandler>:
	void ADC1_2_IRQHandler(void)
	{
 8001000:	b580      	push	{r7, lr}
 8001002:	af00      	add	r7, sp, #0
		if(ADC_GetITStatus(ADC1, ADC_IT_EOC) == SET)
 8001004:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001008:	f04f 0104 	mov.w	r1, #4
 800100c:	f004 f88e 	bl	800512c <ADC_GetITStatus>
 8001010:	4603      	mov	r3, r0
 8001012:	2b01      	cmp	r3, #1
 8001014:	bf14      	ite	ne
 8001016:	2300      	movne	r3, #0
 8001018:	2301      	moveq	r3, #1
 800101a:	b2db      	uxtb	r3, r3
 800101c:	2b00      	cmp	r3, #0
 800101e:	d010      	beq.n	8001042 <ADC1_2_IRQHandler+0x42>
		{
			adcval = ADC_GetConversionValue(ADC1);
 8001020:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001024:	f003 fd6a 	bl	8004afc <ADC_GetConversionValue>
 8001028:	4603      	mov	r3, r0
 800102a:	461a      	mov	r2, r3
 800102c:	f640 137c 	movw	r3, #2428	; 0x97c
 8001030:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001034:	601a      	str	r2, [r3, #0]
			ADC_ClearITPendingBit(ADC1, ADC_IT_EOC);
 8001036:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800103a:	f04f 0104 	mov.w	r1, #4
 800103e:	f004 f8a5 	bl	800518c <ADC_ClearITPendingBit>
		}
	}
 8001042:	bd80      	pop	{r7, pc}

08001044 <DMA1_Channel1_IRQHandler>:

	void DMA1_Channel1_IRQHandler(void)
	{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
		DMA_ClearITPendingBit(DMA1_IT_TC1);
 8001048:	f04f 0002 	mov.w	r0, #2
 800104c:	f004 fc46 	bl	80058dc <DMA_ClearITPendingBit>
		new_data = 1;
 8001050:	f640 1388 	movw	r3, #2440	; 0x988
 8001054:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001058:	f04f 0201 	mov.w	r2, #1
 800105c:	601a      	str	r2, [r3, #0]
	}
 800105e:	bd80      	pop	{r7, pc}

08001060 <DMA2_Channel1_IRQHandler>:

	void DMA2_Channel1_IRQHandler(void)
	{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
		DMA_ClearITPendingBit(DMA2_IT_TC1);
 8001064:	f04f 0002 	mov.w	r0, #2
 8001068:	f2c1 0000 	movt	r0, #4096	; 0x1000
 800106c:	f004 fc36 	bl	80058dc <DMA_ClearITPendingBit>
		adc2_new_data = 1;
 8001070:	f640 139c 	movw	r3, #2460	; 0x99c
 8001074:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001078:	f04f 0201 	mov.w	r2, #1
 800107c:	701a      	strb	r2, [r3, #0]
	}
 800107e:	bd80      	pop	{r7, pc}

08001080 <ADC3_IRQHandler>:

	void ADC3_IRQHandler(void)
	{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
		int i = 0;
 8001086:	f04f 0300 	mov.w	r3, #0
 800108a:	607b      	str	r3, [r7, #4]
		int sum = 0;
 800108c:	f04f 0300 	mov.w	r3, #0
 8001090:	603b      	str	r3, [r7, #0]
		if(ADC_GetITStatus(ADC3, ADC_IT_AWD1) != RESET)
 8001092:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001096:	f2c5 0000 	movt	r0, #20480	; 0x5000
 800109a:	f04f 0180 	mov.w	r1, #128	; 0x80
 800109e:	f004 f845 	bl	800512c <ADC_GetITStatus>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	bf0c      	ite	eq
 80010a8:	2300      	moveq	r3, #0
 80010aa:	2301      	movne	r3, #1
 80010ac:	b2db      	uxtb	r3, r3
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d038      	beq.n	8001124 <ADC3_IRQHandler+0xa4>
		{
			ADC_ClearITPendingBit(ADC3, ADC_IT_AWD1);
 80010b2:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80010b6:	f2c5 0000 	movt	r0, #20480	; 0x5000
 80010ba:	f04f 0180 	mov.w	r1, #128	; 0x80
 80010be:	f004 f865 	bl	800518c <ADC_ClearITPendingBit>
			for(i=0; i<35;++i)
 80010c2:	f04f 0300 	mov.w	r3, #0
 80010c6:	607b      	str	r3, [r7, #4]
 80010c8:	e00d      	b.n	80010e6 <ADC3_IRQHandler+0x66>
			{
				sum += ADC_GetConversionValue(ADC3);
 80010ca:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80010ce:	f2c5 0000 	movt	r0, #20480	; 0x5000
 80010d2:	f003 fd13 	bl	8004afc <ADC_GetConversionValue>
 80010d6:	4603      	mov	r3, r0
 80010d8:	683a      	ldr	r2, [r7, #0]
 80010da:	18d3      	adds	r3, r2, r3
 80010dc:	603b      	str	r3, [r7, #0]
		int i = 0;
		int sum = 0;
		if(ADC_GetITStatus(ADC3, ADC_IT_AWD1) != RESET)
		{
			ADC_ClearITPendingBit(ADC3, ADC_IT_AWD1);
			for(i=0; i<35;++i)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	f103 0301 	add.w	r3, r3, #1
 80010e4:	607b      	str	r3, [r7, #4]
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	2b22      	cmp	r3, #34	; 0x22
 80010ea:	bfcc      	ite	gt
 80010ec:	2300      	movgt	r3, #0
 80010ee:	2301      	movle	r3, #1
 80010f0:	b2db      	uxtb	r3, r3
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d1e9      	bne.n	80010ca <ADC3_IRQHandler+0x4a>
			{
				sum += ADC_GetConversionValue(ADC3);
			}
			if((float)sum/float(35) > 2048)
 80010f6:	edd7 7a00 	vldr	s15, [r7]
 80010fa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010fe:	eddf 7a1b 	vldr	s15, [pc, #108]	; 800116c <ADC3_IRQHandler+0xec>
 8001102:	ee87 7a27 	vdiv.f32	s14, s14, s15
 8001106:	eddf 7a1a 	vldr	s15, [pc, #104]	; 8001170 <ADC3_IRQHandler+0xf0>
 800110a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800110e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001112:	dd26      	ble.n	8001162 <ADC3_IRQHandler+0xe2>
			{
				adc3_awd1 = 1;
 8001114:	f640 139d 	movw	r3, #2461	; 0x99d
 8001118:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800111c:	f04f 0201 	mov.w	r2, #1
 8001120:	701a      	strb	r2, [r3, #0]
 8001122:	e01e      	b.n	8001162 <ADC3_IRQHandler+0xe2>
			}
		}
		else if (ADC_GetITStatus(ADC3, ADC_IT_AWD2) != RESET)
 8001124:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001128:	f2c5 0000 	movt	r0, #20480	; 0x5000
 800112c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001130:	f003 fffc 	bl	800512c <ADC_GetITStatus>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	bf0c      	ite	eq
 800113a:	2300      	moveq	r3, #0
 800113c:	2301      	movne	r3, #1
 800113e:	b2db      	uxtb	r3, r3
 8001140:	2b00      	cmp	r3, #0
 8001142:	d00e      	beq.n	8001162 <ADC3_IRQHandler+0xe2>
		{
			ADC_ClearITPendingBit(ADC3, ADC_IT_AWD2);
 8001144:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001148:	f2c5 0000 	movt	r0, #20480	; 0x5000
 800114c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001150:	f004 f81c 	bl	800518c <ADC_ClearITPendingBit>
			adc3_awd2 = 1;
 8001154:	f640 139e 	movw	r3, #2462	; 0x99e
 8001158:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800115c:	f04f 0201 	mov.w	r2, #1
 8001160:	701a      	strb	r2, [r3, #0]
		}
	}
 8001162:	f107 0708 	add.w	r7, r7, #8
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	420c0000 	.word	0x420c0000
 8001170:	45000000 	.word	0x45000000

08001174 <EXTI9_5_IRQHandler>:

	void EXTI9_5_IRQHandler(void)//EXTI5_IRQHandler(void)
	{
 8001174:	b580      	push	{r7, lr}
 8001176:	b084      	sub	sp, #16
 8001178:	af00      	add	r7, sp, #0
		EXTI_ClearITPendingBit(EXTI_Line9);
 800117a:	f04f 0009 	mov.w	r0, #9
 800117e:	f004 fe33 	bl	8005de8 <EXTI_ClearITPendingBit>
		if(stage == 0)
 8001182:	f640 13a4 	movw	r3, #2468	; 0x9a4
 8001186:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d124      	bne.n	80011da <EXTI9_5_IRQHandler+0x66>
		{
			TIM_SetCounter(TIM2, 0);
 8001190:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001194:	f04f 0100 	mov.w	r1, #0
 8001198:	f007 fa82 	bl	80086a0 <TIM_SetCounter>
			TIM_Cmd(TIM2, ENABLE);
 800119c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80011a0:	f04f 0101 	mov.w	r1, #1
 80011a4:	f007 fb6a 	bl	800887c <TIM_Cmd>

			EXTI_InitTypeDef e;

			e.EXTI_Line = EXTI_Line9;
 80011a8:	f04f 0309 	mov.w	r3, #9
 80011ac:	60bb      	str	r3, [r7, #8]
			e.EXTI_LineCmd = ENABLE;
 80011ae:	f04f 0301 	mov.w	r3, #1
 80011b2:	73bb      	strb	r3, [r7, #14]
			e.EXTI_Mode = EXTI_Mode_Interrupt;
 80011b4:	f04f 0300 	mov.w	r3, #0
 80011b8:	733b      	strb	r3, [r7, #12]
			e.EXTI_Trigger = EXTI_Trigger_Falling;
 80011ba:	f04f 030c 	mov.w	r3, #12
 80011be:	737b      	strb	r3, [r7, #13]

			EXTI_Init(&e);
 80011c0:	f107 0308 	add.w	r3, r7, #8
 80011c4:	4618      	mov	r0, r3
 80011c6:	f004 fbff 	bl	80059c8 <EXTI_Init>

			stage = 1;
 80011ca:	f640 13a4 	movw	r3, #2468	; 0x9a4
 80011ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011d2:	f04f 0201 	mov.w	r2, #1
 80011d6:	601a      	str	r2, [r3, #0]
 80011d8:	e02f      	b.n	800123a <EXTI9_5_IRQHandler+0xc6>
			return;
		}
		else if(stage == 1)
 80011da:	f640 13a4 	movw	r3, #2468	; 0x9a4
 80011de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	d128      	bne.n	800123a <EXTI9_5_IRQHandler+0xc6>
		{
			count = TIM_GetCounter(TIM2);
 80011e8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80011ec:	f007 fa74 	bl	80086d8 <TIM_GetCounter>
 80011f0:	4603      	mov	r3, r0
 80011f2:	461a      	mov	r2, r3
 80011f4:	f640 13a0 	movw	r3, #2464	; 0x9a0
 80011f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011fc:	601a      	str	r2, [r3, #0]
			TIM_Cmd(TIM2, DISABLE);
 80011fe:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001202:	f04f 0100 	mov.w	r1, #0
 8001206:	f007 fb39 	bl	800887c <TIM_Cmd>

			NVIC_InitTypeDef nv;

			nv.NVIC_IRQChannel = EXTI9_5_IRQn;
 800120a:	f04f 0317 	mov.w	r3, #23
 800120e:	713b      	strb	r3, [r7, #4]
			nv.NVIC_IRQChannelCmd = DISABLE;
 8001210:	f04f 0300 	mov.w	r3, #0
 8001214:	71fb      	strb	r3, [r7, #7]
			nv.NVIC_IRQChannelPreemptionPriority = 0;
 8001216:	f04f 0300 	mov.w	r3, #0
 800121a:	717b      	strb	r3, [r7, #5]
			nv.NVIC_IRQChannelSubPriority = 0;
 800121c:	f04f 0300 	mov.w	r3, #0
 8001220:	71bb      	strb	r3, [r7, #6]

			NVIC_Init(&nv);
 8001222:	f107 0304 	add.w	r3, r7, #4
 8001226:	4618      	mov	r0, r3
 8001228:	f005 f864 	bl	80062f4 <NVIC_Init>

			stage = 0;
 800122c:	f640 13a4 	movw	r3, #2468	; 0x9a4
 8001230:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001234:	f04f 0200 	mov.w	r2, #0
 8001238:	601a      	str	r2, [r3, #0]
			return;
		}
	}
 800123a:	f107 0710 	add.w	r7, r7, #16
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop

08001244 <update_pid>:

	void update_pid(void)
	{
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
		int i = 0;
 800124a:	f04f 0300 	mov.w	r3, #0
 800124e:	607b      	str	r3, [r7, #4]
		float mtr_out = 0.50f;
 8001250:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8001254:	603b      	str	r3, [r7, #0]
		d_front = ((float)count*(float)0.5*(float)K_ULTRASONIC);
 8001256:	f640 13a0 	movw	r3, #2464	; 0x9a0
 800125a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800125e:	edd3 7a00 	vldr	s15, [r3]
 8001262:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001266:	eef6 7a00 	vmov.f32	s15, #96	; 0x60
 800126a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800126e:	eddf 7aaa 	vldr	s15, [pc, #680]	; 8001518 <update_pid+0x2d4>
 8001272:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001276:	f640 13bc 	movw	r3, #2492	; 0x9bc
 800127a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800127e:	edc3 7a00 	vstr	s15, [r3]

		if(state == ST_HOMING)
 8001282:	f640 13cc 	movw	r3, #2508	; 0x9cc
 8001286:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	2b01      	cmp	r3, #1
 800128e:	f040 8155 	bne.w	800153c <update_pid+0x2f8>
		{
			err = (float)(1.0) * (float)((int)adcData[0] - (int)adc2_data[2]);
 8001292:	f640 1380 	movw	r3, #2432	; 0x980
 8001296:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	461a      	mov	r2, r3
 800129e:	f640 138c 	movw	r3, #2444	; 0x98c
 80012a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012a6:	689b      	ldr	r3, [r3, #8]
 80012a8:	1ad3      	subs	r3, r2, r3
 80012aa:	ee07 3a10 	vmov	s14, r3
 80012ae:	eef8 7ac7 	vcvt.f32.s32	s15, s14
 80012b2:	f640 13ac 	movw	r3, #2476	; 0x9ac
 80012b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012ba:	edc3 7a00 	vstr	s15, [r3]
			if((err > -20 && err < 20))// || match_time_counter-t_homing_start > HOMING_TIME_LIMIT)
 80012be:	f640 13ac 	movw	r3, #2476	; 0x9ac
 80012c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012c6:	ed93 7a00 	vldr	s14, [r3]
 80012ca:	eefb 7a04 	vmov.f32	s15, #180	; 0xb4
 80012ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012d6:	dd1c      	ble.n	8001312 <update_pid+0xce>
 80012d8:	f640 13ac 	movw	r3, #2476	; 0x9ac
 80012dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012e0:	ed93 7a00 	vldr	s14, [r3]
 80012e4:	eef3 7a04 	vmov.f32	s15, #52	; 0x34
 80012e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012f0:	d50f      	bpl.n	8001312 <update_pid+0xce>
			{
				pwm1_output(0.50f);
 80012f2:	eeb6 0a00 	vmov.f32	s0, #96	; 0x60
 80012f6:	f002 fa5f 	bl	80037b8 <_Z11pwm1_outputf>
				pwm2_output(0.50f);
 80012fa:	eeb6 0a00 	vmov.f32	s0, #96	; 0x60
 80012fe:	f002 fb27 	bl	8003950 <_Z11pwm2_outputf>
				state = ST_FIREFIGHT;
 8001302:	f640 13cc 	movw	r3, #2508	; 0x9cc
 8001306:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800130a:	f04f 0202 	mov.w	r2, #2
 800130e:	601a      	str	r2, [r3, #0]
				return;
 8001310:	e380      	b.n	8001a14 <update_pid+0x7d0>
			}

			diff_err = (float)(err-last_err)*((float)DT_ENCODER/(float)1000);
 8001312:	f640 13ac 	movw	r3, #2476	; 0x9ac
 8001316:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800131a:	ed93 7a00 	vldr	s14, [r3]
 800131e:	f640 13b0 	movw	r3, #2480	; 0x9b0
 8001322:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001326:	edd3 7a00 	vldr	s15, [r3]
 800132a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800132e:	eddf 7a80 	vldr	s15, [pc, #512]	; 8001530 <update_pid+0x2ec>
 8001332:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001336:	f640 13b4 	movw	r3, #2484	; 0x9b4
 800133a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800133e:	edc3 7a00 	vstr	s15, [r3]
			integral += err * 0.00004f;
 8001342:	f640 13ac 	movw	r3, #2476	; 0x9ac
 8001346:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800134a:	ed93 7a00 	vldr	s14, [r3]
 800134e:	eddf 7a73 	vldr	s15, [pc, #460]	; 800151c <update_pid+0x2d8>
 8001352:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001356:	f640 13c0 	movw	r3, #2496	; 0x9c0
 800135a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800135e:	edd3 7a00 	vldr	s15, [r3]
 8001362:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001366:	f640 13c0 	movw	r3, #2496	; 0x9c0
 800136a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800136e:	edc3 7a00 	vstr	s15, [r3]
			drive_cmd = (((float)(err)/(float)3400) + ((float)diff_err/(float)835)); // k_deriv = 944
 8001372:	f640 13ac 	movw	r3, #2476	; 0x9ac
 8001376:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800137a:	ed93 7a00 	vldr	s14, [r3]
 800137e:	eddf 7a68 	vldr	s15, [pc, #416]	; 8001520 <update_pid+0x2dc>
 8001382:	ee87 7a27 	vdiv.f32	s14, s14, s15
 8001386:	f640 13b4 	movw	r3, #2484	; 0x9b4
 800138a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800138e:	edd3 6a00 	vldr	s13, [r3]
 8001392:	eddf 7a64 	vldr	s15, [pc, #400]	; 8001524 <update_pid+0x2e0>
 8001396:	eec6 7aa7 	vdiv.f32	s15, s13, s15
 800139a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800139e:	f640 13a8 	movw	r3, #2472	; 0x9a8
 80013a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013a6:	edc3 7a00 	vstr	s15, [r3]

			rt = 0.0f;
 80013aa:	f640 13b8 	movw	r3, #2488	; 0x9b8
 80013ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013b2:	f04f 0200 	mov.w	r2, #0
 80013b6:	601a      	str	r2, [r3, #0]
			mtr_out = 0.5f;
 80013b8:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 80013bc:	603b      	str	r3, [r7, #0]

			if(drive_cmd > 0.5)
 80013be:	f640 13a8 	movw	r3, #2472	; 0x9a8
 80013c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013c6:	ed93 7a00 	vldr	s14, [r3]
 80013ca:	eef6 7a00 	vmov.f32	s15, #96	; 0x60
 80013ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013d6:	dd06      	ble.n	80013e6 <update_pid+0x1a2>
			{
				drive_cmd = 0.5f;
 80013d8:	f640 13a8 	movw	r3, #2472	; 0x9a8
 80013dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013e0:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 80013e4:	601a      	str	r2, [r3, #0]
			}
			if(drive_cmd < -0.5)
 80013e6:	f640 13a8 	movw	r3, #2472	; 0x9a8
 80013ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013ee:	ed93 7a00 	vldr	s14, [r3]
 80013f2:	eefe 7a00 	vmov.f32	s15, #224	; 0xe0
 80013f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013fe:	d506      	bpl.n	800140e <update_pid+0x1ca>
			{
				drive_cmd = -0.5f;
 8001400:	f640 13a8 	movw	r3, #2472	; 0x9a8
 8001404:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001408:	f04f 423f 	mov.w	r2, #3204448256	; 0xbf000000
 800140c:	601a      	str	r2, [r3, #0]
			}

			left = (1-mtr_out) - drive_cmd - rt;
 800140e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x70
 8001412:	edd7 7a00 	vldr	s15, [r7]
 8001416:	ee37 7a67 	vsub.f32	s14, s14, s15
 800141a:	f640 13a8 	movw	r3, #2472	; 0x9a8
 800141e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001422:	edd3 7a00 	vldr	s15, [r3]
 8001426:	ee37 7a67 	vsub.f32	s14, s14, s15
 800142a:	f640 13b8 	movw	r3, #2488	; 0x9b8
 800142e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001432:	edd3 7a00 	vldr	s15, [r3]
 8001436:	ee77 7a67 	vsub.f32	s15, s14, s15
 800143a:	f640 13c4 	movw	r3, #2500	; 0x9c4
 800143e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001442:	edc3 7a00 	vstr	s15, [r3]
			right = mtr_out - drive_cmd - rt;
 8001446:	f640 13a8 	movw	r3, #2472	; 0x9a8
 800144a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800144e:	edd3 7a00 	vldr	s15, [r3]
 8001452:	ed97 7a00 	vldr	s14, [r7]
 8001456:	ee37 7a67 	vsub.f32	s14, s14, s15
 800145a:	f640 13b8 	movw	r3, #2488	; 0x9b8
 800145e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001462:	edd3 7a00 	vldr	s15, [r3]
 8001466:	ee77 7a67 	vsub.f32	s15, s14, s15
 800146a:	f640 13c8 	movw	r3, #2504	; 0x9c8
 800146e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001472:	edc3 7a00 	vstr	s15, [r3]

			if(left>1.0)
 8001476:	f640 13c4 	movw	r3, #2500	; 0x9c4
 800147a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800147e:	ed93 7a00 	vldr	s14, [r3]
 8001482:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8001486:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800148a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800148e:	dd07      	ble.n	80014a0 <update_pid+0x25c>
			{
				left=1.0;
 8001490:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8001494:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001498:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800149c:	601a      	str	r2, [r3, #0]
 800149e:	e011      	b.n	80014c4 <update_pid+0x280>
			}
			else if(left<0)
 80014a0:	f640 13c4 	movw	r3, #2500	; 0x9c4
 80014a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014a8:	edd3 7a00 	vldr	s15, [r3]
 80014ac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014b4:	d506      	bpl.n	80014c4 <update_pid+0x280>
			{
				left=0;//-1.0;
 80014b6:	f640 13c4 	movw	r3, #2500	; 0x9c4
 80014ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014be:	f04f 0200 	mov.w	r2, #0
 80014c2:	601a      	str	r2, [r3, #0]
			}

			if(right>1.0f)
 80014c4:	f640 13c8 	movw	r3, #2504	; 0x9c8
 80014c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014cc:	ed93 7a00 	vldr	s14, [r3]
 80014d0:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 80014d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014dc:	dd07      	ble.n	80014ee <update_pid+0x2aa>
			{
				right=1.0f;
 80014de:	f640 13c8 	movw	r3, #2504	; 0x9c8
 80014e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014e6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80014ea:	601a      	str	r2, [r3, #0]
 80014ec:	e23c      	b.n	8001968 <update_pid+0x724>
			}
			else if(right<0)
 80014ee:	f640 13c8 	movw	r3, #2504	; 0x9c8
 80014f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014f6:	edd3 7a00 	vldr	s15, [r3]
 80014fa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001502:	f140 8231 	bpl.w	8001968 <update_pid+0x724>
			{
				right=0;
 8001506:	f640 13c8 	movw	r3, #2504	; 0x9c8
 800150a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800150e:	f04f 0200 	mov.w	r2, #0
 8001512:	601a      	str	r2, [r3, #0]
 8001514:	e228      	b.n	8001968 <update_pid+0x724>
 8001516:	bf00      	nop
 8001518:	3a941c82 	.word	0x3a941c82
 800151c:	3827c5ac 	.word	0x3827c5ac
 8001520:	45548000 	.word	0x45548000
 8001524:	4450c000 	.word	0x4450c000
 8001528:	3f0ccccd 	.word	0x3f0ccccd
 800152c:	3ee66666 	.word	0x3ee66666
 8001530:	3ccccccd 	.word	0x3ccccccd
 8001534:	451c4000 	.word	0x451c4000
 8001538:	45688000 	.word	0x45688000
			}
		}
		else if(state == ST_WANDER)
 800153c:	f640 13cc 	movw	r3, #2508	; 0x9cc
 8001540:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	2b00      	cmp	r3, #0
 8001548:	f040 814a 	bne.w	80017e0 <update_pid+0x59c>
		{
			err = ((float)(0.55)*(float)((int)adc2_data[0] - 2200)) + ((float)(0.45)*(float)((int)adcData[1] - 150));
 800154c:	f640 138c 	movw	r3, #2444	; 0x98c
 8001550:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f6a3 0398 	subw	r3, r3, #2200	; 0x898
 800155a:	ee07 3a90 	vmov	s15, r3
 800155e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001562:	ed5f 7a0f 	vldr	s15, [pc, #-60]	; 8001528 <update_pid+0x2e4>
 8001566:	ee27 7a27 	vmul.f32	s14, s14, s15
 800156a:	f640 1380 	movw	r3, #2432	; 0x980
 800156e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	f1a3 0396 	sub.w	r3, r3, #150	; 0x96
 8001578:	ee07 3a90 	vmov	s15, r3
 800157c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001580:	ed5f 7a16 	vldr	s15, [pc, #-88]	; 800152c <update_pid+0x2e8>
 8001584:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001588:	ee77 7a27 	vadd.f32	s15, s14, s15
 800158c:	f640 13ac 	movw	r3, #2476	; 0x9ac
 8001590:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001594:	edc3 7a00 	vstr	s15, [r3]

		diff_err = (float)(err-last_err)*((float)DT_ENCODER/(float)1000);
 8001598:	f640 13ac 	movw	r3, #2476	; 0x9ac
 800159c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015a0:	ed93 7a00 	vldr	s14, [r3]
 80015a4:	f640 13b0 	movw	r3, #2480	; 0x9b0
 80015a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015ac:	edd3 7a00 	vldr	s15, [r3]
 80015b0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80015b4:	ed5f 7a22 	vldr	s15, [pc, #-136]	; 8001530 <update_pid+0x2ec>
 80015b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015bc:	f640 13b4 	movw	r3, #2484	; 0x9b4
 80015c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015c4:	edc3 7a00 	vstr	s15, [r3]
		drive_cmd = (((float)(err)/(float)2500) + ((float)diff_err/(float)3720)); //1100=diff term
 80015c8:	f640 13ac 	movw	r3, #2476	; 0x9ac
 80015cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015d0:	ed93 7a00 	vldr	s14, [r3]
 80015d4:	ed5f 7a29 	vldr	s15, [pc, #-164]	; 8001534 <update_pid+0x2f0>
 80015d8:	ee87 7a27 	vdiv.f32	s14, s14, s15
 80015dc:	f640 13b4 	movw	r3, #2484	; 0x9b4
 80015e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015e4:	edd3 6a00 	vldr	s13, [r3]
 80015e8:	ed5f 7a2d 	vldr	s15, [pc, #-180]	; 8001538 <update_pid+0x2f4>
 80015ec:	eec6 7aa7 	vdiv.f32	s15, s13, s15
 80015f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015f4:	f640 13a8 	movw	r3, #2472	; 0x9a8
 80015f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015fc:	edc3 7a00 	vstr	s15, [r3]

		if(d_front < 0.390 || adc2_data[3] > 2000)//1870)//0.69
 8001600:	f640 13bc 	movw	r3, #2492	; 0x9bc
 8001604:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4618      	mov	r0, r3
 800160c:	f00a fc58 	bl	800bec0 <__aeabi_f2d>
 8001610:	4602      	mov	r2, r0
 8001612:	460b      	mov	r3, r1
 8001614:	4610      	mov	r0, r2
 8001616:	4619      	mov	r1, r3
 8001618:	f20f 4310 	addw	r3, pc, #1040	; 0x410
 800161c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001620:	f00a ff14 	bl	800c44c <__aeabi_dcmplt>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d107      	bne.n	800163a <update_pid+0x3f6>
 800162a:	f640 138c 	movw	r3, #2444	; 0x98c
 800162e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001632:	68db      	ldr	r3, [r3, #12]
 8001634:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001638:	d902      	bls.n	8001640 <update_pid+0x3fc>
 800163a:	f04f 0301 	mov.w	r3, #1
 800163e:	e001      	b.n	8001644 <update_pid+0x400>
 8001640:	f04f 0300 	mov.w	r3, #0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d013      	beq.n	8001670 <update_pid+0x42c>
		{
			rt = 0.5f;
 8001648:	f640 13b8 	movw	r3, #2488	; 0x9b8
 800164c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001650:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8001654:	601a      	str	r2, [r3, #0]
			mtr_out = 0.3f;
 8001656:	f649 139a 	movw	r3, #39322	; 0x999a
 800165a:	f6c3 6399 	movt	r3, #16025	; 0x3e99
 800165e:	603b      	str	r3, [r7, #0]
			drive_cmd = 0;
 8001660:	f640 13a8 	movw	r3, #2472	; 0x9a8
 8001664:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001668:	f04f 0200 	mov.w	r2, #0
 800166c:	601a      	str	r2, [r3, #0]
 800166e:	e00b      	b.n	8001688 <update_pid+0x444>
		}
		else
		{
			rt = 0.0f;
 8001670:	f640 13b8 	movw	r3, #2488	; 0x9b8
 8001674:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001678:	f04f 0200 	mov.w	r2, #0
 800167c:	601a      	str	r2, [r3, #0]
			mtr_out = 0.85f;
 800167e:	f649 139a 	movw	r3, #39322	; 0x999a
 8001682:	f6c3 7359 	movt	r3, #16217	; 0x3f59
 8001686:	603b      	str	r3, [r7, #0]
		}

		if(drive_cmd > 0.5)
 8001688:	f640 13a8 	movw	r3, #2472	; 0x9a8
 800168c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001690:	ed93 7a00 	vldr	s14, [r3]
 8001694:	eef6 7a00 	vmov.f32	s15, #96	; 0x60
 8001698:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800169c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016a0:	dd06      	ble.n	80016b0 <update_pid+0x46c>
		{
			drive_cmd = 0.5f;
 80016a2:	f640 13a8 	movw	r3, #2472	; 0x9a8
 80016a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016aa:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 80016ae:	601a      	str	r2, [r3, #0]
		}
		if(drive_cmd < -0.5)
 80016b0:	f640 13a8 	movw	r3, #2472	; 0x9a8
 80016b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016b8:	ed93 7a00 	vldr	s14, [r3]
 80016bc:	eefe 7a00 	vmov.f32	s15, #224	; 0xe0
 80016c0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016c8:	d506      	bpl.n	80016d8 <update_pid+0x494>
		{
			drive_cmd = -0.5f;
 80016ca:	f640 13a8 	movw	r3, #2472	; 0x9a8
 80016ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016d2:	f04f 423f 	mov.w	r2, #3204448256	; 0xbf000000
 80016d6:	601a      	str	r2, [r3, #0]
		}

		left = (1-mtr_out) - drive_cmd - rt;
 80016d8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x70
 80016dc:	edd7 7a00 	vldr	s15, [r7]
 80016e0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80016e4:	f640 13a8 	movw	r3, #2472	; 0x9a8
 80016e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016ec:	edd3 7a00 	vldr	s15, [r3]
 80016f0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80016f4:	f640 13b8 	movw	r3, #2488	; 0x9b8
 80016f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016fc:	edd3 7a00 	vldr	s15, [r3]
 8001700:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001704:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8001708:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800170c:	edc3 7a00 	vstr	s15, [r3]
		right = mtr_out - drive_cmd - rt;
 8001710:	f640 13a8 	movw	r3, #2472	; 0x9a8
 8001714:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001718:	edd3 7a00 	vldr	s15, [r3]
 800171c:	ed97 7a00 	vldr	s14, [r7]
 8001720:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001724:	f640 13b8 	movw	r3, #2488	; 0x9b8
 8001728:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800172c:	edd3 7a00 	vldr	s15, [r3]
 8001730:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001734:	f640 13c8 	movw	r3, #2504	; 0x9c8
 8001738:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800173c:	edc3 7a00 	vstr	s15, [r3]

		if(left>1.0)
 8001740:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8001744:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001748:	ed93 7a00 	vldr	s14, [r3]
 800174c:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8001750:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001754:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001758:	dd07      	ble.n	800176a <update_pid+0x526>
		{
			left=1.0;
 800175a:	f640 13c4 	movw	r3, #2500	; 0x9c4
 800175e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001762:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001766:	601a      	str	r2, [r3, #0]
 8001768:	e011      	b.n	800178e <update_pid+0x54a>
		}
		else if(left<0)
 800176a:	f640 13c4 	movw	r3, #2500	; 0x9c4
 800176e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001772:	edd3 7a00 	vldr	s15, [r3]
 8001776:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800177a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800177e:	d506      	bpl.n	800178e <update_pid+0x54a>
		{
			left=0;//-1.0;
 8001780:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8001784:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001788:	f04f 0200 	mov.w	r2, #0
 800178c:	601a      	str	r2, [r3, #0]
		}

		if(right>1.0f)
 800178e:	f640 13c8 	movw	r3, #2504	; 0x9c8
 8001792:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001796:	ed93 7a00 	vldr	s14, [r3]
 800179a:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 800179e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017a6:	dd07      	ble.n	80017b8 <update_pid+0x574>
		{
			right=1.0f;
 80017a8:	f640 13c8 	movw	r3, #2504	; 0x9c8
 80017ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017b0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80017b4:	601a      	str	r2, [r3, #0]
 80017b6:	e0d7      	b.n	8001968 <update_pid+0x724>
		}
		else if(right<0)
 80017b8:	f640 13c8 	movw	r3, #2504	; 0x9c8
 80017bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017c0:	edd3 7a00 	vldr	s15, [r3]
 80017c4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017cc:	f140 80cc 	bpl.w	8001968 <update_pid+0x724>
		{
			right=0;
 80017d0:	f640 13c8 	movw	r3, #2504	; 0x9c8
 80017d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017d8:	f04f 0200 	mov.w	r2, #0
 80017dc:	601a      	str	r2, [r3, #0]
 80017de:	e0c3      	b.n	8001968 <update_pid+0x724>
		}
		}
		else if(state == ST_CANDLE_BLOWOUT)
 80017e0:	f640 13cc 	movw	r3, #2508	; 0x9cc
 80017e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	2b03      	cmp	r3, #3
 80017ec:	f040 80bc 	bne.w	8001968 <update_pid+0x724>
		{
			if((adc2_data[2] > UV_THRESHOLD || adcData[0] > UV_THRESHOLD))
 80017f0:	f640 138c 	movw	r3, #2444	; 0x98c
 80017f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017f8:	689a      	ldr	r2, [r3, #8]
 80017fa:	f240 230d 	movw	r3, #525	; 0x20d
 80017fe:	429a      	cmp	r2, r3
 8001800:	d808      	bhi.n	8001814 <update_pid+0x5d0>
 8001802:	f640 1380 	movw	r3, #2432	; 0x980
 8001806:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800180a:	681a      	ldr	r2, [r3, #0]
 800180c:	f240 230d 	movw	r3, #525	; 0x20d
 8001810:	429a      	cmp	r2, r3
 8001812:	d902      	bls.n	800181a <update_pid+0x5d6>
 8001814:	f04f 0301 	mov.w	r3, #1
 8001818:	e001      	b.n	800181e <update_pid+0x5da>
 800181a:	f04f 0300 	mov.w	r3, #0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d00e      	beq.n	8001840 <update_pid+0x5fc>
//				}
//				else if(right<0)
//				{
//					right=0;
//				}
				left = 0.5f;
 8001822:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8001826:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800182a:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800182e:	601a      	str	r2, [r3, #0]
				right = 0.5f;
 8001830:	f640 13c8 	movw	r3, #2504	; 0x9c8
 8001834:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001838:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800183c:	601a      	str	r2, [r3, #0]
 800183e:	e014      	b.n	800186a <update_pid+0x626>
			}
			else
			{
				left = 0.5f;
 8001840:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8001844:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001848:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800184c:	601a      	str	r2, [r3, #0]
				right = 0.5f;
 800184e:	f640 13c8 	movw	r3, #2504	; 0x9c8
 8001852:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001856:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800185a:	601a      	str	r2, [r3, #0]
				state = ST_DONE;
 800185c:	f640 13cc 	movw	r3, #2508	; 0x9cc
 8001860:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001864:	f04f 0204 	mov.w	r2, #4
 8001868:	601a      	str	r2, [r3, #0]
			}

			if(match_time_counter - t_firefight_start > FIREFIGHT_TIMEOUT)
 800186a:	f640 13d0 	movw	r3, #2512	; 0x9d0
 800186e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001872:	ed93 7a00 	vldr	s14, [r3]
 8001876:	f640 13d4 	movw	r3, #2516	; 0x9d4
 800187a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800187e:	edd3 7a00 	vldr	s15, [r3]
 8001882:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001886:	eef2 7a04 	vmov.f32	s15, #36	; 0x24
 800188a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800188e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001892:	dd69      	ble.n	8001968 <update_pid+0x724>
			{
				// Turn off motors:
				pwm1_output(0.5f);
 8001894:	eeb6 0a00 	vmov.f32	s0, #96	; 0x60
 8001898:	f001 ff8e 	bl	80037b8 <_Z11pwm1_outputf>
				pwm2_output(0.5f);
 800189c:	eeb6 0a00 	vmov.f32	s0, #96	; 0x60
 80018a0:	f002 f856 	bl	8003950 <_Z11pwm2_outputf>

				// Turn off the fan:
				pwm3_output(0.05f);
 80018a4:	ed9f 0a5e 	vldr	s0, [pc, #376]	; 8001a20 <update_pid+0x7dc>
 80018a8:	f002 f926 	bl	8003af8 <_Z11pwm3_outputf>

				for(i=0;i<40000000;++i)
 80018ac:	f04f 0300 	mov.w	r3, #0
 80018b0:	607b      	str	r3, [r7, #4]
 80018b2:	e007      	b.n	80018c4 <update_pid+0x680>
				{
					++i;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	f103 0301 	add.w	r3, r3, #1
 80018ba:	607b      	str	r3, [r7, #4]
				pwm2_output(0.5f);

				// Turn off the fan:
				pwm3_output(0.05f);

				for(i=0;i<40000000;++i)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	f103 0301 	add.w	r3, r3, #1
 80018c2:	607b      	str	r3, [r7, #4]
 80018c4:	687a      	ldr	r2, [r7, #4]
 80018c6:	f645 13ff 	movw	r3, #23039	; 0x59ff
 80018ca:	f2c0 2362 	movt	r3, #610	; 0x262
 80018ce:	429a      	cmp	r2, r3
 80018d0:	bfcc      	ite	gt
 80018d2:	2300      	movgt	r3, #0
 80018d4:	2301      	movle	r3, #1
 80018d6:	b2db      	uxtb	r3, r3
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d1eb      	bne.n	80018b4 <update_pid+0x670>
				{
					++i;
				}

				if((adc2_data[2] > UV_THRESHOLD || adcData[0] > UV_THRESHOLD))
 80018dc:	f640 138c 	movw	r3, #2444	; 0x98c
 80018e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018e4:	689a      	ldr	r2, [r3, #8]
 80018e6:	f240 230d 	movw	r3, #525	; 0x20d
 80018ea:	429a      	cmp	r2, r3
 80018ec:	d808      	bhi.n	8001900 <update_pid+0x6bc>
 80018ee:	f640 1380 	movw	r3, #2432	; 0x980
 80018f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018f6:	681a      	ldr	r2, [r3, #0]
 80018f8:	f240 230d 	movw	r3, #525	; 0x20d
 80018fc:	429a      	cmp	r2, r3
 80018fe:	d902      	bls.n	8001906 <update_pid+0x6c2>
 8001900:	f04f 0301 	mov.w	r3, #1
 8001904:	e001      	b.n	800190a <update_pid+0x6c6>
 8001906:	f04f 0300 	mov.w	r3, #0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d016      	beq.n	800193c <update_pid+0x6f8>
							pwm2_output(0.5f);
							break;
						}
					}*/

					pwm1_output(0.0f);
 800190e:	ed9f 0a45 	vldr	s0, [pc, #276]	; 8001a24 <update_pid+0x7e0>
 8001912:	f001 ff51 	bl	80037b8 <_Z11pwm1_outputf>
					pwm2_output(0.85f);
 8001916:	ed9f 0a44 	vldr	s0, [pc, #272]	; 8001a28 <update_pid+0x7e4>
 800191a:	f002 f819 	bl	8003950 <_Z11pwm2_outputf>
					match_time_counter = 0.0f;
 800191e:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8001922:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001926:	f04f 0200 	mov.w	r2, #0
 800192a:	601a      	str	r2, [r3, #0]
					state = ST_REDO_FIREFIGHT;
 800192c:	f640 13cc 	movw	r3, #2508	; 0x9cc
 8001930:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001934:	f04f 0205 	mov.w	r2, #5
 8001938:	601a      	str	r2, [r3, #0]
 800193a:	e015      	b.n	8001968 <update_pid+0x724>
				}
				else
				{
					pwm1_output(0.5f);
 800193c:	eeb6 0a00 	vmov.f32	s0, #96	; 0x60
 8001940:	f001 ff3a 	bl	80037b8 <_Z11pwm1_outputf>
					pwm2_output(0.5f);
 8001944:	eeb6 0a00 	vmov.f32	s0, #96	; 0x60
 8001948:	f002 f802 	bl	8003950 <_Z11pwm2_outputf>
					rt = 0;
 800194c:	f640 13b8 	movw	r3, #2488	; 0x9b8
 8001950:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001954:	f04f 0200 	mov.w	r2, #0
 8001958:	601a      	str	r2, [r3, #0]
					state = ST_DONE;
 800195a:	f640 13cc 	movw	r3, #2508	; 0x9cc
 800195e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001962:	f04f 0204 	mov.w	r2, #4
 8001966:	601a      	str	r2, [r3, #0]
				}
			}
		}
		if(state == ST_REDO_FIREFIGHT)
 8001968:	f640 13cc 	movw	r3, #2508	; 0x9cc
 800196c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	2b05      	cmp	r3, #5
 8001974:	d11b      	bne.n	80019ae <update_pid+0x76a>
		{
			if(match_time_counter > 1.5f)
 8001976:	f640 13d0 	movw	r3, #2512	; 0x9d0
 800197a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800197e:	ed93 7a00 	vldr	s14, [r3]
 8001982:	eef7 7a08 	vmov.f32	s15, #120	; 0x78
 8001986:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800198a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800198e:	dd0e      	ble.n	80019ae <update_pid+0x76a>
			{
				pwm1_output(0.5f);
 8001990:	eeb6 0a00 	vmov.f32	s0, #96	; 0x60
 8001994:	f001 ff10 	bl	80037b8 <_Z11pwm1_outputf>
				pwm2_output(0.5f);
 8001998:	eeb6 0a00 	vmov.f32	s0, #96	; 0x60
 800199c:	f001 ffd8 	bl	8003950 <_Z11pwm2_outputf>
				state = ST_HOMING;
 80019a0:	f640 13cc 	movw	r3, #2508	; 0x9cc
 80019a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019a8:	f04f 0201 	mov.w	r2, #1
 80019ac:	601a      	str	r2, [r3, #0]
			}
		}
		if(state == ST_WANDER || state == ST_HOMING || state == ST_CANDLE_BLOWOUT) {
 80019ae:	f640 13cc 	movw	r3, #2508	; 0x9cc
 80019b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d00d      	beq.n	80019d8 <update_pid+0x794>
 80019bc:	f640 13cc 	movw	r3, #2508	; 0x9cc
 80019c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	2b01      	cmp	r3, #1
 80019c8:	d006      	beq.n	80019d8 <update_pid+0x794>
 80019ca:	f640 13cc 	movw	r3, #2508	; 0x9cc
 80019ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	2b03      	cmp	r3, #3
 80019d6:	d11d      	bne.n	8001a14 <update_pid+0x7d0>
		pwm1_output(left);
 80019d8:	f640 13c4 	movw	r3, #2500	; 0x9c4
 80019dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019e0:	edd3 7a00 	vldr	s15, [r3]
 80019e4:	eeb0 0a67 	vmov.f32	s0, s15
 80019e8:	f001 fee6 	bl	80037b8 <_Z11pwm1_outputf>
		pwm2_output(right);
 80019ec:	f640 13c8 	movw	r3, #2504	; 0x9c8
 80019f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019f4:	edd3 7a00 	vldr	s15, [r3]
 80019f8:	eeb0 0a67 	vmov.f32	s0, s15
 80019fc:	f001 ffa8 	bl	8003950 <_Z11pwm2_outputf>
		last_err = err;
 8001a00:	f640 13ac 	movw	r3, #2476	; 0x9ac
 8001a04:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a08:	681a      	ldr	r2, [r3, #0]
 8001a0a:	f640 13b0 	movw	r3, #2480	; 0x9b0
 8001a0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a12:	601a      	str	r2, [r3, #0]
		}
	}
 8001a14:	f107 0708 	add.w	r7, r7, #8
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}
 8001a1c:	f3af 8000 	nop.w
 8001a20:	3d4ccccd 	.word	0x3d4ccccd
 8001a24:	00000000 	.word	0x00000000
 8001a28:	3f59999a 	.word	0x3f59999a
 8001a2c:	8f5c28f6 	.word	0x8f5c28f6
 8001a30:	3fd8f5c2 	.word	0x3fd8f5c2
 8001a34:	f3af 8000 	nop.w

08001a38 <main>:
int leds_on;

// Initialize all encoder data structures to zero:

int main(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b084      	sub	sp, #16
 8001a3c:	af00      	add	r7, sp, #0
	SystemInit(); // Set up clocks/PLL/et. al
 8001a3e:	f009 ff07 	bl	800b850 <SystemInit>

	UART1_init(); // Debug bridge
 8001a42:	f7fe fc11 	bl	8000268 <_Z10UART1_initv>

	state = ST_READY;
 8001a46:	f640 13cc 	movw	r3, #2508	; 0x9cc
 8001a4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a4e:	f04f 32ff 	mov.w	r2, #4294967295
 8001a52:	601a      	str	r2, [r3, #0]

	LED_MATRIX_ISR_init();
 8001a54:	f7fe fc86 	bl	8000364 <_Z19LED_MATRIX_ISR_initv>

//	trinity2013_waitForStart();
//	trinity2016_sound_start();

	state = ST_WANDER;
 8001a58:	f640 13cc 	movw	r3, #2508	; 0x9cc
 8001a5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a60:	f04f 0200 	mov.w	r2, #0
 8001a64:	601a      	str	r2, [r3, #0]

	// Initialize ADC data buffers to 0;

	adcData[0] = 0;
 8001a66:	f640 1380 	movw	r3, #2432	; 0x980
 8001a6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a6e:	f04f 0200 	mov.w	r2, #0
 8001a72:	601a      	str	r2, [r3, #0]
	adcData[1] = 0;
 8001a74:	f640 1380 	movw	r3, #2432	; 0x980
 8001a78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a7c:	f04f 0200 	mov.w	r2, #0
 8001a80:	605a      	str	r2, [r3, #4]

	uint8_t iter = 0;
 8001a82:	f04f 0300 	mov.w	r3, #0
 8001a86:	73fb      	strb	r3, [r7, #15]
	for(iter=0; iter < 7; ++iter)
 8001a88:	f04f 0300 	mov.w	r3, #0
 8001a8c:	73fb      	strb	r3, [r7, #15]
 8001a8e:	e00c      	b.n	8001aaa <main+0x72>
	{
		adc2_data[iter] = 0;
 8001a90:	7bfa      	ldrb	r2, [r7, #15]
 8001a92:	f640 138c 	movw	r3, #2444	; 0x98c
 8001a96:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a9a:	f04f 0100 	mov.w	r1, #0
 8001a9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	adcData[0] = 0;
	adcData[1] = 0;

	uint8_t iter = 0;
	for(iter=0; iter < 7; ++iter)
 8001aa2:	7bfb      	ldrb	r3, [r7, #15]
 8001aa4:	f103 0301 	add.w	r3, r3, #1
 8001aa8:	73fb      	strb	r3, [r7, #15]
 8001aaa:	7bfb      	ldrb	r3, [r7, #15]
 8001aac:	2b06      	cmp	r3, #6
 8001aae:	bf8c      	ite	hi
 8001ab0:	2300      	movhi	r3, #0
 8001ab2:	2301      	movls	r3, #1
 8001ab4:	b2db      	uxtb	r3, r3
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d1ea      	bne.n	8001a90 <main+0x58>
	{
		adc2_data[iter] = 0;
	}

	adc3_awd1 = 0;
 8001aba:	f640 139d 	movw	r3, #2461	; 0x99d
 8001abe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ac2:	f04f 0200 	mov.w	r2, #0
 8001ac6:	701a      	strb	r2, [r3, #0]
	adc3_awd2 = 0;
 8001ac8:	f640 139e 	movw	r3, #2462	; 0x99e
 8001acc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ad0:	f04f 0200 	mov.w	r2, #0
 8001ad4:	701a      	strb	r2, [r3, #0]

	count = 0;
 8001ad6:	f640 13a0 	movw	r3, #2464	; 0x9a0
 8001ada:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ade:	f04f 0200 	mov.w	r2, #0
 8001ae2:	601a      	str	r2, [r3, #0]
	stage = 0;
 8001ae4:	f640 13a4 	movw	r3, #2468	; 0x9a4
 8001ae8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001aec:	f04f 0200 	mov.w	r2, #0
 8001af0:	601a      	str	r2, [r3, #0]
	/*
	 * Initialize global encoder data structure for left and right encoders,
	 * and set position/speed targets as necessary:
	 */

	init_encoder_struct(&left_enc);
 8001af2:	f640 1024 	movw	r0, #2340	; 0x924
 8001af6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001afa:	f7fe fe23 	bl	8000744 <_Z19init_encoder_structP12encoderState>
	init_encoder_struct(&right_enc);
 8001afe:	f640 104c 	movw	r0, #2380	; 0x94c
 8001b02:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001b06:	f7fe fe1d 	bl	8000744 <_Z19init_encoder_structP12encoderState>

	// Initialize PWM outputs 1 and 2 at 5.0 kHz duty frequency:

	brake_pins_init();
 8001b0a:	f000 fc43 	bl	8002394 <_Z15brake_pins_initv>
	pwm_out1_init(2000);
 8001b0e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001b12:	f001 fda7 	bl	8003664 <_Z13pwm_out1_initt>
	pwm_out2_init(2000);
 8001b16:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001b1a:	f001 fe6f 	bl	80037fc <_Z13pwm_out2_initt>

	pwm_out3_init(50);
 8001b1e:	f04f 0032 	mov.w	r0, #50	; 0x32
 8001b22:	f001 ff37 	bl	8003994 <_Z13pwm_out3_initt>

	// Initialize hardware quadrature encoder input interfaces:

	TIM8_init_encoder();
 8001b26:	f7fe fc83 	bl	8000430 <_Z17TIM8_init_encoderv>
	TIM4_init_encoder();
 8001b2a:	f7fe fd53 	bl	80005d4 <_Z17TIM4_init_encoderv>

	// Initialize ADC, encoder update, IMU update and LED matrix interrupts:

	new_data = 0;
 8001b2e:	f640 1388 	movw	r3, #2440	; 0x988
 8001b32:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b36:	f04f 0200 	mov.w	r2, #0
 8001b3a:	601a      	str	r2, [r3, #0]
	adc2_new_data = 0;
 8001b3c:	f640 139c 	movw	r3, #2460	; 0x99c
 8001b40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b44:	f04f 0200 	mov.w	r2, #0
 8001b48:	701a      	strb	r2, [r3, #0]

	// Initialize ADC1 DMA:
	adc1_init_DMA();
 8001b4a:	f000 febb 	bl	80028c4 <_Z13adc1_init_DMAv>

	// Initialize ADC2 DMA:
	adc2_init_DMA();
 8001b4e:	f000 fff3 	bl	8002b38 <_Z13adc2_init_DMAv>

	//	battery_watchdog_init();

	encoder_update_ISR_init();	//Update the state of the two encoders (left/right)
 8001b52:	f7fe fdaf 	bl	80006b4 <_Z23encoder_update_ISR_initv>

	// Ping Sensor Init:

	ping_pin_init();
 8001b56:	f000 fc59 	bl	800240c <_Z13ping_pin_initv>
	timer2_timebase_init();
 8001b5a:	f000 fc9f 	bl	800249c <_Z20timer2_timebase_initv>
	imu_update_ISR_init();
 8001b5e:	f000 fb9b 	bl	8002298 <_Z19imu_update_ISR_initv>

	// Encoder comparator init for noise debounce:
	comp_init();
 8001b62:	f000 fcc5 	bl	80024f0 <_Z9comp_initv>

	adcval = 0;
 8001b66:	f640 137c 	movw	r3, #2428	; 0x97c
 8001b6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b6e:	f04f 0200 	mov.w	r2, #0
 8001b72:	601a      	str	r2, [r3, #0]

	drive_cmd = 0.0f;
 8001b74:	f640 13a8 	movw	r3, #2472	; 0x9a8
 8001b78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b7c:	f04f 0200 	mov.w	r2, #0
 8001b80:	601a      	str	r2, [r3, #0]
	err = 0.0f;
 8001b82:	f640 13ac 	movw	r3, #2476	; 0x9ac
 8001b86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b8a:	f04f 0200 	mov.w	r2, #0
 8001b8e:	601a      	str	r2, [r3, #0]
	last_err = 0.0f;
 8001b90:	f640 13b0 	movw	r3, #2480	; 0x9b0
 8001b94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b98:	f04f 0200 	mov.w	r2, #0
 8001b9c:	601a      	str	r2, [r3, #0]
	diff_err = 0.0f;
 8001b9e:	f640 13b4 	movw	r3, #2484	; 0x9b4
 8001ba2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ba6:	f04f 0200 	mov.w	r2, #0
 8001baa:	601a      	str	r2, [r3, #0]
	rt = 0.0f;
 8001bac:	f640 13b8 	movw	r3, #2488	; 0x9b8
 8001bb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bb4:	f04f 0200 	mov.w	r2, #0
 8001bb8:	601a      	str	r2, [r3, #0]
	d_front = 1.0f;
 8001bba:	f640 13bc 	movw	r3, #2492	; 0x9bc
 8001bbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bc2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001bc6:	601a      	str	r2, [r3, #0]
	integral = 0.0f;
 8001bc8:	f640 13c0 	movw	r3, #2496	; 0x9c0
 8001bcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bd0:	f04f 0200 	mov.w	r2, #0
 8001bd4:	601a      	str	r2, [r3, #0]

	int uv_avgBuf1 = 0;
 8001bd6:	f04f 0300 	mov.w	r3, #0
 8001bda:	60bb      	str	r3, [r7, #8]
	int uv_avgBuf2 = 0;
 8001bdc:	f04f 0300 	mov.w	r3, #0
 8001be0:	607b      	str	r3, [r7, #4]
	int uv_iter = 0;
 8001be2:	f04f 0300 	mov.w	r3, #0
 8001be6:	603b      	str	r3, [r7, #0]

	float uv1_avg, uv2_avg;

	LED_MATRIX_ISR_init();		//Hand out some eye candy while we're at it...
 8001be8:	f7fe fbbc 	bl	8000364 <_Z19LED_MATRIX_ISR_initv>
	leds_on = 0;
 8001bec:	f640 13dc 	movw	r3, #2524	; 0x9dc
 8001bf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bf4:	f04f 0200 	mov.w	r2, #0
 8001bf8:	601a      	str	r2, [r3, #0]

	while(true)
 8001bfa:	e7fe      	b.n	8001bfa <main+0x1c2>

08001bfc <_Z24trinity2013_waitForStartv>:
	}
	return 0; // We should never manage to get here...
}

void trinity2013_waitForStart(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOD, ENABLE);
 8001c02:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001c06:	f04f 0101 	mov.w	r1, #1
 8001c0a:	f005 fab3 	bl	8007174 <RCC_AHBPeriphClockCmd>
	GPIO_DeInit(GPIOD);
 8001c0e:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8001c12:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8001c16:	f004 f903 	bl	8005e20 <GPIO_DeInit>
	GPIO_InitTypeDef g;
	g.GPIO_Mode = GPIO_Mode_IN;
 8001c1a:	f04f 0300 	mov.w	r3, #0
 8001c1e:	713b      	strb	r3, [r7, #4]
	g.GPIO_OType = GPIO_OType_OD;
 8001c20:	f04f 0301 	mov.w	r3, #1
 8001c24:	71bb      	strb	r3, [r7, #6]
	g.GPIO_Pin = GPIO_Pin_3;
 8001c26:	f04f 0308 	mov.w	r3, #8
 8001c2a:	603b      	str	r3, [r7, #0]
	g.GPIO_PuPd = GPIO_PuPd_DOWN;
 8001c2c:	f04f 0302 	mov.w	r3, #2
 8001c30:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOD,&g);
 8001c32:	463b      	mov	r3, r7
 8001c34:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8001c38:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	f004 f96b 	bl	8005f18 <GPIO_Init>

	while(GPIO_ReadInputDataBit(GPIOD, GPIO_Pin_3) == (uint8_t)Bit_RESET);
 8001c42:	bf00      	nop
 8001c44:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8001c48:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8001c4c:	f04f 0108 	mov.w	r1, #8
 8001c50:	f004 fa4a 	bl	80060e8 <GPIO_ReadInputDataBit>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	bf14      	ite	ne
 8001c5a:	2300      	movne	r3, #0
 8001c5c:	2301      	moveq	r3, #1
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d1ef      	bne.n	8001c44 <_Z24trinity2013_waitForStartv+0x48>
	match_time_counter = 0.0f;
 8001c64:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8001c68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c6c:	f04f 0200 	mov.w	r2, #0
 8001c70:	601a      	str	r2, [r3, #0]
	state = ST_WANDER;
 8001c72:	f640 13cc 	movw	r3, #2508	; 0x9cc
 8001c76:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c7a:	f04f 0200 	mov.w	r2, #0
 8001c7e:	601a      	str	r2, [r3, #0]
}
 8001c80:	f107 0708 	add.w	r7, r7, #8
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}

08001c88 <_Z23trinity2016_sound_startv>:

void trinity2016_sound_start(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b0a0      	sub	sp, #128	; 0x80
 8001c8c:	af00      	add	r7, sp, #0
	// Enable GPIOE, Pin 9 for sound detect indication:

	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOE, ENABLE);
 8001c8e:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8001c92:	f04f 0101 	mov.w	r1, #1
 8001c96:	f005 fa6d 	bl	8007174 <RCC_AHBPeriphClockCmd>

	GPIO_InitTypeDef a;

	a.GPIO_Pin = GPIO_Pin_9;
 8001c9a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c9e:	63fb      	str	r3, [r7, #60]	; 0x3c
	a.GPIO_Mode = GPIO_Mode_OUT;
 8001ca0:	f04f 0301 	mov.w	r3, #1
 8001ca4:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
	a.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001ca8:	f04f 0300 	mov.w	r3, #0
 8001cac:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	a.GPIO_OType = GPIO_OType_PP;
 8001cb0:	f04f 0300 	mov.w	r3, #0
 8001cb4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
	a.GPIO_Speed = GPIO_Speed_Level_2;
 8001cb8:	f04f 0302 	mov.w	r3, #2
 8001cbc:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41

	GPIO_Init(GPIOE, &a);
 8001cc0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001cc4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001cc8:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8001ccc:	4619      	mov	r1, r3
 8001cce:	f004 f923 	bl	8005f18 <GPIO_Init>
	ADC_InitTypeDef       ADC_InitStructure;
	ADC_CommonInitTypeDef ADC_CommonInitStructure;
	GPIO_InitTypeDef      GPIO_InitStructure;

	/* Configure the ADC clock */
	RCC_ADCCLKConfig(RCC_ADC12PLLCLK_Div2);
 8001cd2:	f44f 7088 	mov.w	r0, #272	; 0x110
 8001cd6:	f005 f8dd 	bl	8006e94 <RCC_ADCCLKConfig>
	/* Enable ADC2 clock */
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_ADC12, ENABLE);
 8001cda:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8001cde:	f04f 0101 	mov.w	r1, #1
 8001ce2:	f005 fa47 	bl	8007174 <RCC_AHBPeriphClockCmd>
	/* GPIOA, GPIOB, GPIOC Periph clock enable */
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8001ce6:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001cea:	f04f 0101 	mov.w	r1, #1
 8001cee:	f005 fa41 	bl	8007174 <RCC_AHBPeriphClockCmd>

	// Configure PA5 as an analog input:

	GPIO_StructInit(&GPIO_InitStructure);
 8001cf2:	f107 0320 	add.w	r3, r7, #32
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f004 f9b6 	bl	8006068 <GPIO_StructInit>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5;
 8001cfc:	f04f 0320 	mov.w	r3, #32
 8001d00:	623b      	str	r3, [r7, #32]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 8001d02:	f04f 0303 	mov.w	r3, #3
 8001d06:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
 8001d0a:	f04f 0300 	mov.w	r3, #0
 8001d0e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001d12:	f04f 0303 	mov.w	r3, #3
 8001d16:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001d1a:	f107 0320 	add.w	r3, r7, #32
 8001d1e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d22:	4619      	mov	r1, r3
 8001d24:	f004 f8f8 	bl	8005f18 <GPIO_Init>

	ADC_StructInit(&ADC_InitStructure);
 8001d28:	463b      	mov	r3, r7
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f002 f8f4 	bl	8003f18 <ADC_StructInit>

	/* Calibration procedure */
	ADC_VoltageRegulatorCmd(ADC2, ENABLE);
 8001d30:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001d34:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8001d38:	f04f 0101 	mov.w	r1, #1
 8001d3c:	f002 fa94 	bl	8004268 <ADC_VoltageRegulatorCmd>

	/* Insert delay equal to about 900 s */
	int foo;
	for(foo = 0; foo < 64000; ++foo)
 8001d40:	f04f 0300 	mov.w	r3, #0
 8001d44:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001d46:	e007      	b.n	8001d58 <_Z23trinity2016_sound_startv+0xd0>
	{
	  ++foo;
 8001d48:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001d4a:	f103 0301 	add.w	r3, r3, #1
 8001d4e:	67fb      	str	r3, [r7, #124]	; 0x7c
	/* Calibration procedure */
	ADC_VoltageRegulatorCmd(ADC2, ENABLE);

	/* Insert delay equal to about 900 s */
	int foo;
	for(foo = 0; foo < 64000; ++foo)
 8001d50:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001d52:	f103 0301 	add.w	r3, r3, #1
 8001d56:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001d58:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001d5a:	f64f 13ff 	movw	r3, #63999	; 0xf9ff
 8001d5e:	429a      	cmp	r2, r3
 8001d60:	bfcc      	ite	gt
 8001d62:	2300      	movgt	r3, #0
 8001d64:	2301      	movle	r3, #1
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d1ed      	bne.n	8001d48 <_Z23trinity2016_sound_startv+0xc0>
	{
	  ++foo;
	}

	ADC_SelectCalibrationMode(ADC2, ADC_CalibrationMode_Single);
 8001d6c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001d70:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8001d74:	f04f 0100 	mov.w	r1, #0
 8001d78:	f002 fa1a 	bl	80041b0 <ADC_SelectCalibrationMode>
	ADC_StartCalibration(ADC2);
 8001d7c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001d80:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8001d84:	f002 f9e8 	bl	8004158 <ADC_StartCalibration>

	while(ADC_GetCalibrationStatus(ADC2) != RESET );
 8001d88:	bf00      	nop
 8001d8a:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001d8e:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8001d92:	f002 fa23 	bl	80041dc <ADC_GetCalibrationStatus>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	bf0c      	ite	eq
 8001d9c:	2300      	moveq	r3, #0
 8001d9e:	2301      	movne	r3, #1
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d1f1      	bne.n	8001d8a <_Z23trinity2016_sound_startv+0x102>

	ADC_CommonInitStructure.ADC_Mode = ADC_Mode_Independent;
 8001da6:	f04f 0300 	mov.w	r3, #0
 8001daa:	62bb      	str	r3, [r7, #40]	; 0x28
	ADC_CommonInitStructure.ADC_Clock = ADC_Clock_AsynClkMode;
 8001dac:	f04f 0300 	mov.w	r3, #0
 8001db0:	62fb      	str	r3, [r7, #44]	; 0x2c
	ADC_CommonInitStructure.ADC_DMAAccessMode = ADC_DMAAccessMode_1;
 8001db2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001db6:	633b      	str	r3, [r7, #48]	; 0x30
	ADC_CommonInitStructure.ADC_DMAMode = ADC_DMAMode_Circular;
 8001db8:	f04f 0302 	mov.w	r3, #2
 8001dbc:	637b      	str	r3, [r7, #52]	; 0x34
	ADC_CommonInitStructure.ADC_TwoSamplingDelay = 0xF;
 8001dbe:	f04f 030f 	mov.w	r3, #15
 8001dc2:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
	ADC_CommonInit(ADC2, &ADC_CommonInitStructure);
 8001dc6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001dca:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001dce:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	f002 f926 	bl	8004024 <ADC_CommonInit>

	ADC_InitStructure.ADC_ContinuousConvMode = ADC_ContinuousConvMode_Enable;
 8001dd8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ddc:	603b      	str	r3, [r7, #0]
	ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
 8001dde:	f04f 0300 	mov.w	r3, #0
 8001de2:	607b      	str	r3, [r7, #4]
	ADC_InitStructure.ADC_ExternalTrigConvEvent = ADC_ExternalTrigConvEvent_0;
 8001de4:	f04f 0300 	mov.w	r3, #0
 8001de8:	60bb      	str	r3, [r7, #8]
	ADC_InitStructure.ADC_ExternalTrigEventEdge = ADC_ExternalTrigEventEdge_None;
 8001dea:	f04f 0300 	mov.w	r3, #0
 8001dee:	60fb      	str	r3, [r7, #12]
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 8001df0:	f04f 0300 	mov.w	r3, #0
 8001df4:	613b      	str	r3, [r7, #16]
	ADC_InitStructure.ADC_OverrunMode = ADC_OverrunMode_Disable;
 8001df6:	f04f 0300 	mov.w	r3, #0
 8001dfa:	617b      	str	r3, [r7, #20]
	ADC_InitStructure.ADC_AutoInjMode = ADC_AutoInjec_Disable;
 8001dfc:	f04f 0300 	mov.w	r3, #0
 8001e00:	61bb      	str	r3, [r7, #24]
	ADC_InitStructure.ADC_NbrOfRegChannel = 1;
 8001e02:	f04f 0301 	mov.w	r3, #1
 8001e06:	773b      	strb	r3, [r7, #28]
	ADC_Init(ADC2, &ADC_InitStructure);
 8001e08:	463b      	mov	r3, r7
 8001e0a:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001e0e:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8001e12:	4619      	mov	r1, r3
 8001e14:	f002 f83e 	bl	8003e94 <ADC_Init>

	/* ADC2 regular Channel 2 (conversion #1) configuration */

	ADC_RegularChannelConfig(ADC2, ADC_Channel_2, 1, ADC_SampleTime_1Cycles5);
 8001e18:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001e1c:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8001e20:	f04f 0102 	mov.w	r1, #2
 8001e24:	f04f 0201 	mov.w	r2, #1
 8001e28:	f04f 0300 	mov.w	r3, #0
 8001e2c:	f002 fc9c 	bl	8004768 <ADC_RegularChannelConfig>

	/* Enable ADC2 */
	ADC_Cmd(ADC2, ENABLE);
 8001e30:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001e34:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8001e38:	f04f 0101 	mov.w	r1, #1
 8001e3c:	f002 f970 	bl	8004120 <ADC_Cmd>

	/* wait for ADRDY */
	while(!ADC_GetFlagStatus(ADC2, ADC_FLAG_RDY));
 8001e40:	bf00      	nop
 8001e42:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001e46:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8001e4a:	f04f 0101 	mov.w	r1, #1
 8001e4e:	f003 f8df 	bl	8005010 <ADC_GetFlagStatus>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	bf14      	ite	ne
 8001e58:	2300      	movne	r3, #0
 8001e5a:	2301      	moveq	r3, #1
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d1ef      	bne.n	8001e42 <_Z23trinity2016_sound_startv+0x1ba>

	/* Start ADC2 Software Conversion */
	ADC_StartConversion(ADC2);
 8001e62:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001e66:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8001e6a:	f002 fdc9 	bl	8004a00 <ADC_StartConversion>

	/* Enable Timer 2 timebase to enable timed ADC measurements: */
	/* 1 us/timer tick */
	timer2_timebase_init();
 8001e6e:	f000 fb15 	bl	800249c <_Z20timer2_timebase_initv>
	TIM_SetCounter(TIM2, 0);
 8001e72:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e76:	f04f 0100 	mov.w	r1, #0
 8001e7a:	f006 fc11 	bl	80086a0 <TIM_SetCounter>
	TIM_Cmd(TIM2, ENABLE);
 8001e7e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e82:	f04f 0101 	mov.w	r1, #1
 8001e86:	f006 fcf9 	bl	800887c <TIM_Cmd>

	float normalized_mic_adc_input = 0.0f;
 8001e8a:	f04f 0300 	mov.w	r3, #0
 8001e8e:	657b      	str	r3, [r7, #84]	; 0x54

	float last_lowpass_output = 0.0f;
 8001e90:	f04f 0300 	mov.w	r3, #0
 8001e94:	67bb      	str	r3, [r7, #120]	; 0x78
	float last_lowpass_output2 = 0.0f;
 8001e96:	f04f 0300 	mov.w	r3, #0
 8001e9a:	677b      	str	r3, [r7, #116]	; 0x74
	float last_lowpass_output3 = 0.0f;
 8001e9c:	f04f 0300 	mov.w	r3, #0
 8001ea0:	653b      	str	r3, [r7, #80]	; 0x50

	float last_highpass_input = 0.0f;
 8001ea2:	f04f 0300 	mov.w	r3, #0
 8001ea6:	673b      	str	r3, [r7, #112]	; 0x70
	float last_highpass_output = 0.0f;
 8001ea8:	f04f 0300 	mov.w	r3, #0
 8001eac:	66fb      	str	r3, [r7, #108]	; 0x6c

	float last_highpass_input2 = 0.0f;
 8001eae:	f04f 0300 	mov.w	r3, #0
 8001eb2:	66bb      	str	r3, [r7, #104]	; 0x68
	float last_highpass_output2 = 0.0f;
 8001eb4:	f04f 0300 	mov.w	r3, #0
 8001eb8:	667b      	str	r3, [r7, #100]	; 0x64

	float sampling_time = 0.000001f * (float)SOUND_ACTIVATION_SAMPLING_TIME_US;
 8001eba:	f24b 7317 	movw	r3, #46871	; 0xb717
 8001ebe:	f6c3 0351 	movt	r3, #14417	; 0x3851
 8001ec2:	64fb      	str	r3, [r7, #76]	; 0x4c

	float lowpass_alpha = 2.0f*3.14159f*sampling_time*(float)SOUND_ACTIVATION_HIGH_BOUND_HERTZ /
						((2.0f*3.14159f*sampling_time*(float)SOUND_ACTIVATION_HIGH_BOUND_HERTZ) + 1.0f);
 8001ec4:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001ec8:	eddf 7a8b 	vldr	s15, [pc, #556]	; 80020f8 <_Z23trinity2016_sound_startv+0x470>
 8001ecc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ed0:	eddf 7a8a 	vldr	s15, [pc, #552]	; 80020fc <_Z23trinity2016_sound_startv+0x474>
 8001ed4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ed8:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 8001edc:	eddf 7a86 	vldr	s15, [pc, #536]	; 80020f8 <_Z23trinity2016_sound_startv+0x470>
 8001ee0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001ee4:	eddf 7a85 	vldr	s15, [pc, #532]	; 80020fc <_Z23trinity2016_sound_startv+0x474>
 8001ee8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001eec:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8001ef0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001ef4:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8001ef8:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

	float highpass_alpha = 1.0f/((2.0f*3.14159f*sampling_time*SOUND_ACTIVATION_LOW_BOUND_HERTZ) + 1.0f);
 8001efc:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001f00:	eddf 7a7d 	vldr	s15, [pc, #500]	; 80020f8 <_Z23trinity2016_sound_startv+0x470>
 8001f04:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f08:	eddf 7a7d 	vldr	s15, [pc, #500]	; 8002100 <_Z23trinity2016_sound_startv+0x478>
 8001f0c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f10:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8001f14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f18:	eeb7 7a00 	vmov.f32	s14, #112	; 0x70
 8001f1c:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8001f20:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44

	int i = 0;
 8001f24:	f04f 0300 	mov.w	r3, #0
 8001f28:	663b      	str	r3, [r7, #96]	; 0x60
	float rms_accum = 0.0f;
 8001f2a:	f04f 0300 	mov.w	r3, #0
 8001f2e:	65fb      	str	r3, [r7, #92]	; 0x5c
	float last_rms_value = 0.0f;
 8001f30:	f04f 0300 	mov.w	r3, #0
 8001f34:	65bb      	str	r3, [r7, #88]	; 0x58

	while(1)
	{
		if(TIM_GetCounter(TIM2) >= SOUND_ACTIVATION_SAMPLING_TIME_US)
 8001f36:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001f3a:	f006 fbcd 	bl	80086d8 <TIM_GetCounter>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	2b31      	cmp	r3, #49	; 0x31
 8001f42:	bf94      	ite	ls
 8001f44:	2300      	movls	r3, #0
 8001f46:	2301      	movhi	r3, #1
 8001f48:	b2db      	uxtb	r3, r3
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	f000 80a8 	beq.w	80020a0 <_Z23trinity2016_sound_startv+0x418>
		{
			TIM_Cmd(TIM2, DISABLE);
 8001f50:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001f54:	f04f 0100 	mov.w	r1, #0
 8001f58:	f006 fc90 	bl	800887c <TIM_Cmd>
			TIM_SetCounter(TIM2, 0);
 8001f5c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001f60:	f04f 0100 	mov.w	r1, #0
 8001f64:	f006 fb9c 	bl	80086a0 <TIM_SetCounter>
			TIM_Cmd(TIM2, ENABLE);
 8001f68:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001f6c:	f04f 0101 	mov.w	r1, #1
 8001f70:	f006 fc84 	bl	800887c <TIM_Cmd>

			// Normalize input:
			normalized_mic_adc_input = (float)ADC_GetConversionValue(ADC2)/(float)4096;
 8001f74:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001f78:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8001f7c:	f002 fdbe 	bl	8004afc <ADC_GetConversionValue>
 8001f80:	4603      	mov	r3, r0
 8001f82:	ee07 3a90 	vmov	s15, r3
 8001f86:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001f8a:	eddf 7a5e 	vldr	s15, [pc, #376]	; 8002104 <_Z23trinity2016_sound_startv+0x47c>
 8001f8e:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8001f92:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

			// Perform one step of lowpass filter operation:
			last_lowpass_output = (lowpass_alpha * normalized_mic_adc_input) +
										((1.0f - lowpass_alpha)*last_lowpass_output);
 8001f96:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001f9a:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001f9e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fa2:	eef7 6a00 	vmov.f32	s13, #112	; 0x70
 8001fa6:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001faa:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001fae:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8001fb2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fb6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fba:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78

			// Perform one step of lowpass filter operation:
			last_lowpass_output2 = (lowpass_alpha * last_lowpass_output) +
										((1.0f - lowpass_alpha)*last_lowpass_output2);
 8001fbe:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001fc2:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8001fc6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fca:	eef7 6a00 	vmov.f32	s13, #112	; 0x70
 8001fce:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001fd2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001fd6:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8001fda:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fde:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fe2:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74

			// Perform one step of highpass filter operation:
			last_highpass_output = (highpass_alpha * last_highpass_output) +
										(highpass_alpha * (last_lowpass_output2 - last_highpass_input));
 8001fe6:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8001fea:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8001fee:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ff2:	edd7 6a1d 	vldr	s13, [r7, #116]	; 0x74
 8001ff6:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8001ffa:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001ffe:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002002:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002006:	ee77 7a27 	vadd.f32	s15, s14, s15
 800200a:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
			last_highpass_input = last_lowpass_output2;
 800200e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002010:	673b      	str	r3, [r7, #112]	; 0x70

			// Perform one step of highpass filter operation:
			last_highpass_output2 = (highpass_alpha * last_highpass_output2) +
										(highpass_alpha * (last_highpass_output - last_highpass_input2));
 8002012:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002016:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 800201a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800201e:	edd7 6a1b 	vldr	s13, [r7, #108]	; 0x6c
 8002022:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8002026:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800202a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800202e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002032:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002036:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
			last_highpass_input2 = last_highpass_output;
 800203a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800203c:	66bb      	str	r3, [r7, #104]	; 0x68

			rms_accum += last_highpass_output2 * last_highpass_output2;
 800203e:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 8002042:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002046:	ee67 7a27 	vmul.f32	s15, s14, s15
 800204a:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 800204e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002052:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
			++i;
 8002056:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002058:	f103 0301 	add.w	r3, r3, #1
 800205c:	663b      	str	r3, [r7, #96]	; 0x60

			if(i == SOUND_ACTIVATION_RMS_CALC_BUFFER_SIZE)
 800205e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002060:	2b64      	cmp	r3, #100	; 0x64
 8002062:	d11d      	bne.n	80020a0 <_Z23trinity2016_sound_startv+0x418>
			{
				last_rms_value = sqrt(rms_accum/(float)SOUND_ACTIVATION_RMS_CALC_BUFFER_SIZE);
 8002064:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8002068:	eddf 7a27 	vldr	s15, [pc, #156]	; 8002108 <_Z23trinity2016_sound_startv+0x480>
 800206c:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8002070:	ee17 0a90 	vmov	r0, s15
 8002074:	f009 ff24 	bl	800bec0 <__aeabi_f2d>
 8002078:	4602      	mov	r2, r0
 800207a:	460b      	mov	r3, r1
 800207c:	ec43 2b10 	vmov	d0, r2, r3
 8002080:	f00a ff46 	bl	800cf10 <sqrt>
 8002084:	ec53 2b10 	vmov	r2, r3, d0
 8002088:	4610      	mov	r0, r2
 800208a:	4619      	mov	r1, r3
 800208c:	f00a fa2e 	bl	800c4ec <__aeabi_d2f>
 8002090:	4603      	mov	r3, r0
 8002092:	65bb      	str	r3, [r7, #88]	; 0x58
				i = 0;
 8002094:	f04f 0300 	mov.w	r3, #0
 8002098:	663b      	str	r3, [r7, #96]	; 0x60
				rms_accum = 0.0f;
 800209a:	f04f 0300 	mov.w	r3, #0
 800209e:	65fb      	str	r3, [r7, #92]	; 0x5c
			}
		}

		if(last_rms_value >= SOUND_ACTIVATION_RMS_THRESH)
 80020a0:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80020a4:	eddf 7a19 	vldr	s15, [pc, #100]	; 800210c <_Z23trinity2016_sound_startv+0x484>
 80020a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80020ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020b0:	da00      	bge.n	80020b4 <_Z23trinity2016_sound_startv+0x42c>

	int i = 0;
	float rms_accum = 0.0f;
	float last_rms_value = 0.0f;

	while(1)
 80020b2:	e740      	b.n	8001f36 <_Z23trinity2016_sound_startv+0x2ae>
			}
		}

		if(last_rms_value >= SOUND_ACTIVATION_RMS_THRESH)
		{
			break;
 80020b4:	bf00      	nop
		}
	}
	ADC_DeInit(ADC2);
 80020b6:	f44f 7080 	mov.w	r0, #256	; 0x100
 80020ba:	f2c5 0000 	movt	r0, #20480	; 0x5000
 80020be:	f001 feaf 	bl	8003e20 <ADC_DeInit>
	match_time_counter = 0.0f;
 80020c2:	f640 13d0 	movw	r3, #2512	; 0x9d0
 80020c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020ca:	f04f 0200 	mov.w	r2, #0
 80020ce:	601a      	str	r2, [r3, #0]
	state = ST_WANDER;
 80020d0:	f640 13cc 	movw	r3, #2508	; 0x9cc
 80020d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020d8:	f04f 0200 	mov.w	r2, #0
 80020dc:	601a      	str	r2, [r3, #0]
	GPIO_Write(GPIOE, GPIO_Pin_9);
 80020de:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80020e2:	f6c4 0000 	movt	r0, #18432	; 0x4800
 80020e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80020ea:	f004 f88d 	bl	8006208 <GPIO_Write>
}
 80020ee:	f107 0780 	add.w	r7, r7, #128	; 0x80
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	40c90fd0 	.word	0x40c90fd0
 80020fc:	4620f000 	.word	0x4620f000
 8002100:	45ea6000 	.word	0x45ea6000
 8002104:	45800000 	.word	0x45800000
 8002108:	42c80000 	.word	0x42c80000
 800210c:	3d178d50 	.word	0x3d178d50

08002110 <_Z11IR_distancei>:

float IR_distance(int IR_ADC_VAL)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	ed2d 8b02 	vpush	{d8}
 8002116:	b084      	sub	sp, #16
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
	float v_sensor_actual = (float)0.0008698 * (float)IR_ADC_VAL;
 800211c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002120:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002124:	eddf 7a54 	vldr	s15, [pc, #336]	; 8002278 <_Z11IR_distancei+0x168>
 8002128:	ee67 7a27 	vmul.f32	s15, s14, s15
 800212c:	edc7 7a03 	vstr	s15, [r7, #12]
	return (((float)0.632)*((float)pow(v_sensor_actual,6))-((float)8.012)*((float)pow(v_sensor_actual,5))
 8002130:	68f8      	ldr	r0, [r7, #12]
 8002132:	f009 fec5 	bl	800bec0 <__aeabi_f2d>
 8002136:	4602      	mov	r2, r0
 8002138:	460b      	mov	r3, r1
 800213a:	ec43 2b10 	vmov	d0, r2, r3
 800213e:	ed9f 1b44 	vldr	d1, [pc, #272]	; 8002250 <_Z11IR_distancei+0x140>
 8002142:	f00a fd31 	bl	800cba8 <pow>
 8002146:	ec53 2b10 	vmov	r2, r3, d0
			+ ((float)41.05)*((float)pow(v_sensor_actual,4)) - ((float)109.7)*((float)pow(v_sensor_actual,3))
			+ ((float)164.7)*((float)pow(v_sensor_actual,2)) - (((float)138.8)*(float)v_sensor_actual)
			+ (float)60.24);
 800214a:	4610      	mov	r0, r2
 800214c:	4619      	mov	r1, r3
 800214e:	f00a f9cd 	bl	800c4ec <__aeabi_d2f>
 8002152:	ee07 0a10 	vmov	s14, r0
 8002156:	eddf 7a49 	vldr	s15, [pc, #292]	; 800227c <_Z11IR_distancei+0x16c>
 800215a:	ee27 8a27 	vmul.f32	s16, s14, s15
}

float IR_distance(int IR_ADC_VAL)
{
	float v_sensor_actual = (float)0.0008698 * (float)IR_ADC_VAL;
	return (((float)0.632)*((float)pow(v_sensor_actual,6))-((float)8.012)*((float)pow(v_sensor_actual,5))
 800215e:	68f8      	ldr	r0, [r7, #12]
 8002160:	f009 feae 	bl	800bec0 <__aeabi_f2d>
 8002164:	4602      	mov	r2, r0
 8002166:	460b      	mov	r3, r1
 8002168:	ec43 2b10 	vmov	d0, r2, r3
 800216c:	ed9f 1b3a 	vldr	d1, [pc, #232]	; 8002258 <_Z11IR_distancei+0x148>
 8002170:	f00a fd1a 	bl	800cba8 <pow>
 8002174:	ec53 2b10 	vmov	r2, r3, d0
			+ ((float)41.05)*((float)pow(v_sensor_actual,4)) - ((float)109.7)*((float)pow(v_sensor_actual,3))
			+ ((float)164.7)*((float)pow(v_sensor_actual,2)) - (((float)138.8)*(float)v_sensor_actual)
			+ (float)60.24);
 8002178:	4610      	mov	r0, r2
 800217a:	4619      	mov	r1, r3
 800217c:	f00a f9b6 	bl	800c4ec <__aeabi_d2f>
 8002180:	ee07 0a10 	vmov	s14, r0
 8002184:	eddf 7a3e 	vldr	s15, [pc, #248]	; 8002280 <_Z11IR_distancei+0x170>
 8002188:	ee67 7a27 	vmul.f32	s15, s14, s15
 800218c:	ee38 8a67 	vsub.f32	s16, s16, s15

float IR_distance(int IR_ADC_VAL)
{
	float v_sensor_actual = (float)0.0008698 * (float)IR_ADC_VAL;
	return (((float)0.632)*((float)pow(v_sensor_actual,6))-((float)8.012)*((float)pow(v_sensor_actual,5))
			+ ((float)41.05)*((float)pow(v_sensor_actual,4)) - ((float)109.7)*((float)pow(v_sensor_actual,3))
 8002190:	68f8      	ldr	r0, [r7, #12]
 8002192:	f009 fe95 	bl	800bec0 <__aeabi_f2d>
 8002196:	4602      	mov	r2, r0
 8002198:	460b      	mov	r3, r1
 800219a:	ec43 2b10 	vmov	d0, r2, r3
 800219e:	ed9f 1b30 	vldr	d1, [pc, #192]	; 8002260 <_Z11IR_distancei+0x150>
 80021a2:	f00a fd01 	bl	800cba8 <pow>
 80021a6:	ec53 2b10 	vmov	r2, r3, d0
			+ ((float)164.7)*((float)pow(v_sensor_actual,2)) - (((float)138.8)*(float)v_sensor_actual)
			+ (float)60.24);
 80021aa:	4610      	mov	r0, r2
 80021ac:	4619      	mov	r1, r3
 80021ae:	f00a f99d 	bl	800c4ec <__aeabi_d2f>
 80021b2:	ee07 0a10 	vmov	s14, r0
 80021b6:	eddf 7a33 	vldr	s15, [pc, #204]	; 8002284 <_Z11IR_distancei+0x174>
 80021ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021be:	ee38 8a27 	vadd.f32	s16, s16, s15

float IR_distance(int IR_ADC_VAL)
{
	float v_sensor_actual = (float)0.0008698 * (float)IR_ADC_VAL;
	return (((float)0.632)*((float)pow(v_sensor_actual,6))-((float)8.012)*((float)pow(v_sensor_actual,5))
			+ ((float)41.05)*((float)pow(v_sensor_actual,4)) - ((float)109.7)*((float)pow(v_sensor_actual,3))
 80021c2:	68f8      	ldr	r0, [r7, #12]
 80021c4:	f009 fe7c 	bl	800bec0 <__aeabi_f2d>
 80021c8:	4602      	mov	r2, r0
 80021ca:	460b      	mov	r3, r1
 80021cc:	ec43 2b10 	vmov	d0, r2, r3
 80021d0:	ed9f 1b25 	vldr	d1, [pc, #148]	; 8002268 <_Z11IR_distancei+0x158>
 80021d4:	f00a fce8 	bl	800cba8 <pow>
 80021d8:	ec53 2b10 	vmov	r2, r3, d0
			+ ((float)164.7)*((float)pow(v_sensor_actual,2)) - (((float)138.8)*(float)v_sensor_actual)
			+ (float)60.24);
 80021dc:	4610      	mov	r0, r2
 80021de:	4619      	mov	r1, r3
 80021e0:	f00a f984 	bl	800c4ec <__aeabi_d2f>
 80021e4:	ee07 0a10 	vmov	s14, r0
 80021e8:	eddf 7a27 	vldr	s15, [pc, #156]	; 8002288 <_Z11IR_distancei+0x178>
 80021ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021f0:	ee38 8a67 	vsub.f32	s16, s16, s15
float IR_distance(int IR_ADC_VAL)
{
	float v_sensor_actual = (float)0.0008698 * (float)IR_ADC_VAL;
	return (((float)0.632)*((float)pow(v_sensor_actual,6))-((float)8.012)*((float)pow(v_sensor_actual,5))
			+ ((float)41.05)*((float)pow(v_sensor_actual,4)) - ((float)109.7)*((float)pow(v_sensor_actual,3))
			+ ((float)164.7)*((float)pow(v_sensor_actual,2)) - (((float)138.8)*(float)v_sensor_actual)
 80021f4:	68f8      	ldr	r0, [r7, #12]
 80021f6:	f009 fe63 	bl	800bec0 <__aeabi_f2d>
 80021fa:	4602      	mov	r2, r0
 80021fc:	460b      	mov	r3, r1
 80021fe:	ec43 2b10 	vmov	d0, r2, r3
 8002202:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8002270 <_Z11IR_distancei+0x160>
 8002206:	f00a fccf 	bl	800cba8 <pow>
 800220a:	ec53 2b10 	vmov	r2, r3, d0
			+ (float)60.24);
 800220e:	4610      	mov	r0, r2
 8002210:	4619      	mov	r1, r3
 8002212:	f00a f96b 	bl	800c4ec <__aeabi_d2f>
 8002216:	ee07 0a10 	vmov	s14, r0
 800221a:	eddf 7a1c 	vldr	s15, [pc, #112]	; 800228c <_Z11IR_distancei+0x17c>
 800221e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002222:	ee38 7a27 	vadd.f32	s14, s16, s15
 8002226:	edd7 6a03 	vldr	s13, [r7, #12]
 800222a:	eddf 7a19 	vldr	s15, [pc, #100]	; 8002290 <_Z11IR_distancei+0x180>
 800222e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002232:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002236:	eddf 7a17 	vldr	s15, [pc, #92]	; 8002294 <_Z11IR_distancei+0x184>
 800223a:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 800223e:	eeb0 0a67 	vmov.f32	s0, s15
 8002242:	f107 0710 	add.w	r7, r7, #16
 8002246:	46bd      	mov	sp, r7
 8002248:	ecbd 8b02 	vpop	{d8}
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	00000000 	.word	0x00000000
 8002254:	40180000 	.word	0x40180000
 8002258:	00000000 	.word	0x00000000
 800225c:	40140000 	.word	0x40140000
 8002260:	00000000 	.word	0x00000000
 8002264:	40100000 	.word	0x40100000
 8002268:	00000000 	.word	0x00000000
 800226c:	40080000 	.word	0x40080000
 8002270:	00000000 	.word	0x00000000
 8002274:	40000000 	.word	0x40000000
 8002278:	3a64034a 	.word	0x3a64034a
 800227c:	3f21cac1 	.word	0x3f21cac1
 8002280:	41003127 	.word	0x41003127
 8002284:	42243333 	.word	0x42243333
 8002288:	42db6666 	.word	0x42db6666
 800228c:	4324b333 	.word	0x4324b333
 8002290:	430acccd 	.word	0x430acccd
 8002294:	4270f5c3 	.word	0x4270f5c3

08002298 <_Z19imu_update_ISR_initv>:

// Initializes the ISR that reads inertial sensors (gyro + accelerometer)
// Interrupt priority is HIGHEST (0)

void imu_update_ISR_init(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b086      	sub	sp, #24
 800229c:	af00      	add	r7, sp, #0
	L3GD20_InitTypeDef l3gInit;

	l3gInit.Axes_Enable = L3GD20_AXES_ENABLE;
 800229e:	f04f 0307 	mov.w	r3, #7
 80022a2:	74bb      	strb	r3, [r7, #18]
	l3gInit.Band_Width = L3GD20_BANDWIDTH_1;
 80022a4:	f04f 0300 	mov.w	r3, #0
 80022a8:	74fb      	strb	r3, [r7, #19]
	l3gInit.BlockData_Update = L3GD20_BlockDataUpdate_Continous;
 80022aa:	f04f 0300 	mov.w	r3, #0
 80022ae:	753b      	strb	r3, [r7, #20]
	l3gInit.Endianness = L3GD20_BLE_LSB;
 80022b0:	f04f 0300 	mov.w	r3, #0
 80022b4:	757b      	strb	r3, [r7, #21]
	l3gInit.Full_Scale = L3GD20_FULLSCALE_250;
 80022b6:	f04f 0300 	mov.w	r3, #0
 80022ba:	75bb      	strb	r3, [r7, #22]
	l3gInit.Output_DataRate = L3GD20_OUTPUT_DATARATE_1;
 80022bc:	f04f 0300 	mov.w	r3, #0
 80022c0:	747b      	strb	r3, [r7, #17]
	l3gInit.Power_Mode = L3GD20_MODE_ACTIVE;
 80022c2:	f04f 0308 	mov.w	r3, #8
 80022c6:	743b      	strb	r3, [r7, #16]

	L3GD20_Init(&l3gInit);
 80022c8:	f107 0310 	add.w	r3, r7, #16
 80022cc:	4618      	mov	r0, r3
 80022ce:	f008 ff9b 	bl	800b208 <L3GD20_Init>
	gyro_bias_x = calc_gyro_bias();
 80022d2:	f000 fab3 	bl	800283c <_Z14calc_gyro_biasv>
 80022d6:	4603      	mov	r3, r0
 80022d8:	461a      	mov	r2, r3
 80022da:	f640 1378 	movw	r3, #2424	; 0x978
 80022de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022e2:	601a      	str	r2, [r3, #0]

	gyro_angle_x = 0;
 80022e4:	f640 1374 	movw	r3, #2420	; 0x974
 80022e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022ec:	f04f 0200 	mov.w	r2, #0
 80022f0:	601a      	str	r2, [r3, #0]

	NVIC_InitTypeDef nv;
	TIM_TimeBaseInitTypeDef TIM17_init;

	nv.NVIC_IRQChannel = TIM1_TRG_COM_TIM17_IRQn;
 80022f2:	f04f 031a 	mov.w	r3, #26
 80022f6:	733b      	strb	r3, [r7, #12]
	nv.NVIC_IRQChannelPreemptionPriority = 0;
 80022f8:	f04f 0300 	mov.w	r3, #0
 80022fc:	737b      	strb	r3, [r7, #13]
	nv.NVIC_IRQChannelSubPriority = 0;
 80022fe:	f04f 0300 	mov.w	r3, #0
 8002302:	73bb      	strb	r3, [r7, #14]
	nv.NVIC_IRQChannelCmd = ENABLE;
 8002304:	f04f 0301 	mov.w	r3, #1
 8002308:	73fb      	strb	r3, [r7, #15]

	NVIC_Init(&nv);
 800230a:	f107 030c 	add.w	r3, r7, #12
 800230e:	4618      	mov	r0, r3
 8002310:	f003 fff0 	bl	80062f4 <NVIC_Init>

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM17, ENABLE);
 8002314:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8002318:	f04f 0101 	mov.w	r1, #1
 800231c:	f004 ff54 	bl	80071c8 <RCC_APB2PeriphClockCmd>
	 * 	  Prescaler -> PRESCALER
	 * 	  Period -> ARR
	 * 	  RepetitionCounter -> REPCOUNTER
	 */

	TIM17_init.TIM_Period = (10*DT_IMU)-1;
 8002320:	f240 138f 	movw	r3, #399	; 0x18f
 8002324:	607b      	str	r3, [r7, #4]
	TIM17_init.TIM_Prescaler = 7199;
 8002326:	f641 431f 	movw	r3, #7199	; 0x1c1f
 800232a:	803b      	strh	r3, [r7, #0]
	TIM17_init.TIM_RepetitionCounter = 0;
 800232c:	f04f 0300 	mov.w	r3, #0
 8002330:	72bb      	strb	r3, [r7, #10]
	TIM17_init.TIM_ClockDivision = 0;
 8002332:	f04f 0300 	mov.w	r3, #0
 8002336:	813b      	strh	r3, [r7, #8]
	TIM17_init.TIM_CounterMode = TIM_CounterMode_Up;
 8002338:	f04f 0300 	mov.w	r3, #0
 800233c:	807b      	strh	r3, [r7, #2]

	TIM_TimeBaseInit(TIM17, &TIM17_init);
 800233e:	463b      	mov	r3, r7
 8002340:	f44f 4090 	mov.w	r0, #18432	; 0x4800
 8002344:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8002348:	4619      	mov	r1, r3
 800234a:	f006 f8d3 	bl	80084f4 <TIM_TimeBaseInit>

	TIM_ITConfig(TIM17, TIM_IT_Update, ENABLE);
 800234e:	f44f 4090 	mov.w	r0, #18432	; 0x4800
 8002352:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8002356:	f04f 0101 	mov.w	r1, #1
 800235a:	f04f 0201 	mov.w	r2, #1
 800235e:	f007 fd23 	bl	8009da8 <TIM_ITConfig>
	TIM_Cmd(TIM17, ENABLE);
 8002362:	f44f 4090 	mov.w	r0, #18432	; 0x4800
 8002366:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800236a:	f04f 0101 	mov.w	r1, #1
 800236e:	f006 fa85 	bl	800887c <TIM_Cmd>
}
 8002372:	f107 0718 	add.w	r7, r7, #24
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop

0800237c <L3GD20_TIMEOUT_UserCallback>:

uint32_t L3GD20_TIMEOUT_UserCallback(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0
	printf("L3GD20 read attempt timed out... check your wiring/code!!!\n\r");
 8002380:	f643 6078 	movw	r0, #15992	; 0x3e78
 8002384:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002388:	f00b ff72 	bl	800e270 <printf>
	return 0;
 800238c:	f04f 0300 	mov.w	r3, #0
}
 8002390:	4618      	mov	r0, r3
 8002392:	bd80      	pop	{r7, pc}

08002394 <_Z15brake_pins_initv>:

void brake_pins_init(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b082      	sub	sp, #8
 8002398:	af00      	add	r7, sp, #0
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOE, ENABLE);
 800239a:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800239e:	f04f 0101 	mov.w	r1, #1
 80023a2:	f004 fee7 	bl	8007174 <RCC_AHBPeriphClockCmd>
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);
 80023a6:	463b      	mov	r3, r7
 80023a8:	4618      	mov	r0, r3
 80023aa:	f003 fe5d 	bl	8006068 <GPIO_StructInit>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2 | GPIO_Pin_3;
 80023ae:	f04f 030c 	mov.w	r3, #12
 80023b2:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80023b4:	f04f 0300 	mov.w	r3, #0
 80023b8:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 80023ba:	f04f 0301 	mov.w	r3, #1
 80023be:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
 80023c0:	f04f 0300 	mov.w	r3, #0
 80023c4:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_Level_2;
 80023c6:	f04f 0302 	mov.w	r3, #2
 80023ca:	717b      	strb	r3, [r7, #5]
	GPIO_Init(GPIOE, &GPIO_InitStructure);
 80023cc:	463b      	mov	r3, r7
 80023ce:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80023d2:	f6c4 0000 	movt	r0, #18432	; 0x4800
 80023d6:	4619      	mov	r1, r3
 80023d8:	f003 fd9e 	bl	8005f18 <GPIO_Init>

	GPIO_WriteBit(GPIOE, GPIO_Pin_2, Bit_RESET);
 80023dc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80023e0:	f6c4 0000 	movt	r0, #18432	; 0x4800
 80023e4:	f04f 0104 	mov.w	r1, #4
 80023e8:	f04f 0200 	mov.w	r2, #0
 80023ec:	f003 fef4 	bl	80061d8 <GPIO_WriteBit>
	GPIO_WriteBit(GPIOE, GPIO_Pin_3, Bit_RESET);
 80023f0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80023f4:	f6c4 0000 	movt	r0, #18432	; 0x4800
 80023f8:	f04f 0108 	mov.w	r1, #8
 80023fc:	f04f 0200 	mov.w	r2, #0
 8002400:	f003 feea 	bl	80061d8 <GPIO_WriteBit>
}
 8002404:	f107 0708 	add.w	r7, r7, #8
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}

0800240c <_Z13ping_pin_initv>:
/*
 * PB0: OUTPUT
 * PC1: INPUT
 */
void ping_pin_init(void)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b082      	sub	sp, #8
 8002410:	af00      	add	r7, sp, #0

	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB | RCC_AHBPeriph_GPIOF, ENABLE);
 8002412:	f44f 0088 	mov.w	r0, #4456448	; 0x440000
 8002416:	f04f 0101 	mov.w	r1, #1
 800241a:	f004 feab 	bl	8007174 <RCC_AHBPeriphClockCmd>

	GPIO_InitTypeDef g;
	g.GPIO_Mode = GPIO_Mode_IN;
 800241e:	f04f 0300 	mov.w	r3, #0
 8002422:	713b      	strb	r3, [r7, #4]
	g.GPIO_OType = GPIO_OType_OD;
 8002424:	f04f 0301 	mov.w	r3, #1
 8002428:	71bb      	strb	r3, [r7, #6]
	g.GPIO_Pin = GPIO_Pin_9;
 800242a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800242e:	603b      	str	r3, [r7, #0]
	g.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002430:	f04f 0300 	mov.w	r3, #0
 8002434:	71fb      	strb	r3, [r7, #7]
	g.GPIO_Speed = GPIO_Speed_Level_1;
 8002436:	f04f 0301 	mov.w	r3, #1
 800243a:	717b      	strb	r3, [r7, #5]

	GPIO_Init(GPIOF, &g);
 800243c:	463b      	mov	r3, r7
 800243e:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 8002442:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8002446:	4619      	mov	r1, r3
 8002448:	f003 fd66 	bl	8005f18 <GPIO_Init>

	g.GPIO_Mode = GPIO_Mode_OUT;
 800244c:	f04f 0301 	mov.w	r3, #1
 8002450:	713b      	strb	r3, [r7, #4]
	g.GPIO_OType = GPIO_OType_PP;
 8002452:	f04f 0300 	mov.w	r3, #0
 8002456:	71bb      	strb	r3, [r7, #6]
	g.GPIO_Pin = GPIO_Pin_0;
 8002458:	f04f 0301 	mov.w	r3, #1
 800245c:	603b      	str	r3, [r7, #0]
	g.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800245e:	f04f 0300 	mov.w	r3, #0
 8002462:	71fb      	strb	r3, [r7, #7]
	g.GPIO_Speed = GPIO_Speed_Level_1;
 8002464:	f04f 0301 	mov.w	r3, #1
 8002468:	717b      	strb	r3, [r7, #5]

	GPIO_Init(GPIOB, &g);
 800246a:	463b      	mov	r3, r7
 800246c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002470:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8002474:	4619      	mov	r1, r3
 8002476:	f003 fd4f 	bl	8005f18 <GPIO_Init>

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 800247a:	f04f 0001 	mov.w	r0, #1
 800247e:	f04f 0101 	mov.w	r1, #1
 8002482:	f004 fea1 	bl	80071c8 <RCC_APB2PeriphClockCmd>
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOF, EXTI_PinSource9);
 8002486:	f04f 0005 	mov.w	r0, #5
 800248a:	f04f 0109 	mov.w	r1, #9
 800248e:	f005 fea1 	bl	80081d4 <SYSCFG_EXTILineConfig>

}
 8002492:	f107 0708 	add.w	r7, r7, #8
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop

0800249c <_Z20timer2_timebase_initv>:

void timer2_timebase_init(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b084      	sub	sp, #16
 80024a0:	af00      	add	r7, sp, #0
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 80024a2:	f04f 0001 	mov.w	r0, #1
 80024a6:	f04f 0101 	mov.w	r1, #1
 80024aa:	f004 feb7 	bl	800721c <RCC_APB1PeriphClockCmd>
	TIM_TimeBaseStructure.TIM_Period = 17999;//1899;//0xFFFFFFFF;//1899;//0xFFFFFFFF;
 80024ae:	f244 634f 	movw	r3, #17999	; 0x464f
 80024b2:	60bb      	str	r3, [r7, #8]
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
 80024b4:	f04f 0300 	mov.w	r3, #0
 80024b8:	73bb      	strb	r3, [r7, #14]
	TIM_TimeBaseStructure.TIM_Prescaler = 71;//0;//71;
 80024ba:	f04f 0347 	mov.w	r3, #71	; 0x47
 80024be:	80bb      	strh	r3, [r7, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 80024c0:	f04f 0300 	mov.w	r3, #0
 80024c4:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80024c6:	f04f 0300 	mov.w	r3, #0
 80024ca:	80fb      	strh	r3, [r7, #6]
	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 80024cc:	f107 0304 	add.w	r3, r7, #4
 80024d0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80024d4:	4619      	mov	r1, r3
 80024d6:	f006 f80d 	bl	80084f4 <TIM_TimeBaseInit>

	TIM_SetCounter(TIM2, 0);
 80024da:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80024de:	f04f 0100 	mov.w	r1, #0
 80024e2:	f006 f8dd 	bl	80086a0 <TIM_SetCounter>
}
 80024e6:	f107 0710 	add.w	r7, r7, #16
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop

080024f0 <_Z9comp_initv>:
 * COMP7:	Input->		PC1	 (IO2)
 * 			Output->	PC2
 */

void comp_init(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b08a      	sub	sp, #40	; 0x28
 80024f4:	af00      	add	r7, sp, #0
	//COMP2 Init:

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 80024f6:	f04f 0001 	mov.w	r0, #1
 80024fa:	f04f 0101 	mov.w	r1, #1
 80024fe:	f004 fe63 	bl	80071c8 <RCC_APB2PeriphClockCmd>

	GPIO_InitTypeDef g;

	g.GPIO_Mode = GPIO_Mode_AN;
 8002502:	f04f 0303 	mov.w	r3, #3
 8002506:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	g.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800250a:	f04f 0300 	mov.w	r3, #0
 800250e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	g.GPIO_Pin = GPIO_Pin_7;
 8002512:	f04f 0380 	mov.w	r3, #128	; 0x80
 8002516:	623b      	str	r3, [r7, #32]

	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8002518:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800251c:	f04f 0101 	mov.w	r1, #1
 8002520:	f004 fe28 	bl	8007174 <RCC_AHBPeriphClockCmd>
	GPIO_Init(GPIOA, &g);
 8002524:	f107 0320 	add.w	r3, r7, #32
 8002528:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800252c:	4619      	mov	r1, r3
 800252e:	f003 fcf3 	bl	8005f18 <GPIO_Init>

	g.GPIO_Mode = GPIO_Mode_AF;
 8002532:	f04f 0302 	mov.w	r3, #2
 8002536:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	g.GPIO_OType = GPIO_OType_PP;
 800253a:	f04f 0300 	mov.w	r3, #0
 800253e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	g.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002542:	f04f 0300 	mov.w	r3, #0
 8002546:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	g.GPIO_Pin = GPIO_Pin_9;
 800254a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800254e:	623b      	str	r3, [r7, #32]

	GPIO_PinAFConfig(GPIOB, GPIO_PinSource9, GPIO_AF_8);
 8002550:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002554:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8002558:	f04f 0109 	mov.w	r1, #9
 800255c:	f04f 0208 	mov.w	r2, #8
 8002560:	f003 fe60 	bl	8006224 <GPIO_PinAFConfig>
	GPIO_Init(GPIOB, &g);
 8002564:	f107 0320 	add.w	r3, r7, #32
 8002568:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800256c:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8002570:	4619      	mov	r1, r3
 8002572:	f003 fcd1 	bl	8005f18 <GPIO_Init>

	RCC_PCLK2Config(RCC_HCLK_Div1);
 8002576:	f04f 0000 	mov.w	r0, #0
 800257a:	f004 f9c1 	bl	8006900 <RCC_PCLK2Config>

	COMP_InitTypeDef c;

	c.COMP_InvertingInput = COMP_InvertingInput_VREFINT;
 800257e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8002582:	607b      	str	r3, [r7, #4]
	c.COMP_NonInvertingInput = COMP_NonInvertingInput_IO1;
 8002584:	f04f 0300 	mov.w	r3, #0
 8002588:	60bb      	str	r3, [r7, #8]
	c.COMP_Mode = COMP_Mode_MediumSpeed;
 800258a:	f04f 0304 	mov.w	r3, #4
 800258e:	61fb      	str	r3, [r7, #28]
	c.COMP_Output = COMP_Output_None;
 8002590:	f04f 0300 	mov.w	r3, #0
 8002594:	60fb      	str	r3, [r7, #12]
	c.COMP_OutputPol = COMP_OutputPol_NonInverted;
 8002596:	f04f 0300 	mov.w	r3, #0
 800259a:	617b      	str	r3, [r7, #20]
	c.COMP_Hysteresis = COMP_Hysteresis_Low;
 800259c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80025a0:	61bb      	str	r3, [r7, #24]
	c.COMP_BlankingSrce = COMP_BlankingSrce_None;
 80025a2:	f04f 0300 	mov.w	r3, #0
 80025a6:	613b      	str	r3, [r7, #16]

	COMP_Init(COMP_Selection_COMP2, &c);
 80025a8:	f107 0304 	add.w	r3, r7, #4
 80025ac:	f04f 0004 	mov.w	r0, #4
 80025b0:	4619      	mov	r1, r3
 80025b2:	f002 fe0d 	bl	80051d0 <COMP_Init>
	COMP_Cmd(COMP_Selection_COMP2, ENABLE);
 80025b6:	f04f 0004 	mov.w	r0, #4
 80025ba:	f04f 0101 	mov.w	r1, #1
 80025be:	f002 fe65 	bl	800528c <COMP_Cmd>

	//COMP3 Init:

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 80025c2:	f04f 0001 	mov.w	r0, #1
 80025c6:	f04f 0101 	mov.w	r1, #1
 80025ca:	f004 fdfd 	bl	80071c8 <RCC_APB2PeriphClockCmd>

	g.GPIO_Mode = GPIO_Mode_AN;
 80025ce:	f04f 0303 	mov.w	r3, #3
 80025d2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	g.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80025d6:	f04f 0300 	mov.w	r3, #0
 80025da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	g.GPIO_Pin = GPIO_Pin_14; 	//PB14 = INPUT
 80025de:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80025e2:	623b      	str	r3, [r7, #32]

	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB | RCC_AHBPeriph_GPIOA, ENABLE);
 80025e4:	f44f 20c0 	mov.w	r0, #393216	; 0x60000
 80025e8:	f04f 0101 	mov.w	r1, #1
 80025ec:	f004 fdc2 	bl	8007174 <RCC_AHBPeriphClockCmd>
	GPIO_Init(GPIOB, &g);
 80025f0:	f107 0320 	add.w	r3, r7, #32
 80025f4:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80025f8:	f6c4 0000 	movt	r0, #18432	; 0x4800
 80025fc:	4619      	mov	r1, r3
 80025fe:	f003 fc8b 	bl	8005f18 <GPIO_Init>

	g.GPIO_Mode = GPIO_Mode_AF;
 8002602:	f04f 0302 	mov.w	r3, #2
 8002606:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	g.GPIO_OType = GPIO_OType_PP;
 800260a:	f04f 0300 	mov.w	r3, #0
 800260e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	g.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002612:	f04f 0300 	mov.w	r3, #0
 8002616:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	g.GPIO_Pin = GPIO_Pin_8; 	//PA8 = OUTPUT
 800261a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800261e:	623b      	str	r3, [r7, #32]

	GPIO_PinAFConfig(GPIOC, GPIO_PinSource8, GPIO_AF_7);
 8002620:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002624:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8002628:	f04f 0108 	mov.w	r1, #8
 800262c:	f04f 0207 	mov.w	r2, #7
 8002630:	f003 fdf8 	bl	8006224 <GPIO_PinAFConfig>
	GPIO_Init(GPIOC, &g);
 8002634:	f107 0320 	add.w	r3, r7, #32
 8002638:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800263c:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8002640:	4619      	mov	r1, r3
 8002642:	f003 fc69 	bl	8005f18 <GPIO_Init>

	RCC_PCLK2Config(RCC_HCLK_Div1);
 8002646:	f04f 0000 	mov.w	r0, #0
 800264a:	f004 f959 	bl	8006900 <RCC_PCLK2Config>

	c.COMP_InvertingInput = COMP_InvertingInput_VREFINT;
 800264e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8002652:	607b      	str	r3, [r7, #4]
	c.COMP_NonInvertingInput = COMP_NonInvertingInput_IO1;
 8002654:	f04f 0300 	mov.w	r3, #0
 8002658:	60bb      	str	r3, [r7, #8]
	c.COMP_Mode = COMP_Mode_MediumSpeed;
 800265a:	f04f 0304 	mov.w	r3, #4
 800265e:	61fb      	str	r3, [r7, #28]
	c.COMP_Output = COMP_Output_None;
 8002660:	f04f 0300 	mov.w	r3, #0
 8002664:	60fb      	str	r3, [r7, #12]
	c.COMP_OutputPol = COMP_OutputPol_NonInverted;
 8002666:	f04f 0300 	mov.w	r3, #0
 800266a:	617b      	str	r3, [r7, #20]
	c.COMP_Hysteresis = COMP_Hysteresis_Low;
 800266c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002670:	61bb      	str	r3, [r7, #24]
	c.COMP_BlankingSrce = COMP_BlankingSrce_None;
 8002672:	f04f 0300 	mov.w	r3, #0
 8002676:	613b      	str	r3, [r7, #16]

	COMP_Init(COMP_Selection_COMP3, &c);
 8002678:	f107 0304 	add.w	r3, r7, #4
 800267c:	f04f 0008 	mov.w	r0, #8
 8002680:	4619      	mov	r1, r3
 8002682:	f002 fda5 	bl	80051d0 <COMP_Init>
	COMP_Cmd(COMP_Selection_COMP3, ENABLE);
 8002686:	f04f 0008 	mov.w	r0, #8
 800268a:	f04f 0101 	mov.w	r1, #1
 800268e:	f002 fdfd 	bl	800528c <COMP_Cmd>

	//COMP4 Init:

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8002692:	f04f 0001 	mov.w	r0, #1
 8002696:	f04f 0101 	mov.w	r1, #1
 800269a:	f004 fd95 	bl	80071c8 <RCC_APB2PeriphClockCmd>

	g.GPIO_Mode = GPIO_Mode_AN;
 800269e:	f04f 0303 	mov.w	r3, #3
 80026a2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	g.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80026a6:	f04f 0300 	mov.w	r3, #0
 80026aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	g.GPIO_Pin = GPIO_Pin_7; 	//PE7 = INPUT
 80026ae:	f04f 0380 	mov.w	r3, #128	; 0x80
 80026b2:	623b      	str	r3, [r7, #32]

	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOE | RCC_AHBPeriph_GPIOB, ENABLE);
 80026b4:	f44f 1010 	mov.w	r0, #2359296	; 0x240000
 80026b8:	f04f 0101 	mov.w	r1, #1
 80026bc:	f004 fd5a 	bl	8007174 <RCC_AHBPeriphClockCmd>
	GPIO_Init(GPIOE, &g);
 80026c0:	f107 0320 	add.w	r3, r7, #32
 80026c4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80026c8:	f6c4 0000 	movt	r0, #18432	; 0x4800
 80026cc:	4619      	mov	r1, r3
 80026ce:	f003 fc23 	bl	8005f18 <GPIO_Init>

	g.GPIO_Mode = GPIO_Mode_AF;
 80026d2:	f04f 0302 	mov.w	r3, #2
 80026d6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	g.GPIO_OType = GPIO_OType_PP;
 80026da:	f04f 0300 	mov.w	r3, #0
 80026de:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	g.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80026e2:	f04f 0300 	mov.w	r3, #0
 80026e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	g.GPIO_Pin = GPIO_Pin_1; 	//PB1 = OUTPUT
 80026ea:	f04f 0302 	mov.w	r3, #2
 80026ee:	623b      	str	r3, [r7, #32]

	GPIO_PinAFConfig(GPIOB, GPIO_PinSource1, GPIO_AF_8);
 80026f0:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80026f4:	f6c4 0000 	movt	r0, #18432	; 0x4800
 80026f8:	f04f 0101 	mov.w	r1, #1
 80026fc:	f04f 0208 	mov.w	r2, #8
 8002700:	f003 fd90 	bl	8006224 <GPIO_PinAFConfig>
	GPIO_Init(GPIOB, &g);
 8002704:	f107 0320 	add.w	r3, r7, #32
 8002708:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800270c:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8002710:	4619      	mov	r1, r3
 8002712:	f003 fc01 	bl	8005f18 <GPIO_Init>

	RCC_PCLK2Config(RCC_HCLK_Div1);
 8002716:	f04f 0000 	mov.w	r0, #0
 800271a:	f004 f8f1 	bl	8006900 <RCC_PCLK2Config>

	c.COMP_InvertingInput = COMP_InvertingInput_VREFINT;
 800271e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8002722:	607b      	str	r3, [r7, #4]
	c.COMP_NonInvertingInput = COMP_NonInvertingInput_IO2;
 8002724:	f04f 0380 	mov.w	r3, #128	; 0x80
 8002728:	60bb      	str	r3, [r7, #8]
	c.COMP_Mode = COMP_Mode_MediumSpeed;
 800272a:	f04f 0304 	mov.w	r3, #4
 800272e:	61fb      	str	r3, [r7, #28]
	c.COMP_Output = COMP_Output_None;
 8002730:	f04f 0300 	mov.w	r3, #0
 8002734:	60fb      	str	r3, [r7, #12]
	c.COMP_OutputPol = COMP_OutputPol_NonInverted;
 8002736:	f04f 0300 	mov.w	r3, #0
 800273a:	617b      	str	r3, [r7, #20]
	c.COMP_Hysteresis = COMP_Hysteresis_Low;
 800273c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002740:	61bb      	str	r3, [r7, #24]
	c.COMP_BlankingSrce = COMP_BlankingSrce_None;
 8002742:	f04f 0300 	mov.w	r3, #0
 8002746:	613b      	str	r3, [r7, #16]

	COMP_Init(COMP_Selection_COMP4, &c);
 8002748:	f107 0304 	add.w	r3, r7, #4
 800274c:	f04f 000c 	mov.w	r0, #12
 8002750:	4619      	mov	r1, r3
 8002752:	f002 fd3d 	bl	80051d0 <COMP_Init>
	COMP_Cmd(COMP_Selection_COMP4, ENABLE);
 8002756:	f04f 000c 	mov.w	r0, #12
 800275a:	f04f 0101 	mov.w	r1, #1
 800275e:	f002 fd95 	bl	800528c <COMP_Cmd>

	//COMP7 Init:

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8002762:	f04f 0001 	mov.w	r0, #1
 8002766:	f04f 0101 	mov.w	r1, #1
 800276a:	f004 fd2d 	bl	80071c8 <RCC_APB2PeriphClockCmd>

	g.GPIO_Mode = GPIO_Mode_AN;
 800276e:	f04f 0303 	mov.w	r3, #3
 8002772:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	g.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002776:	f04f 0300 	mov.w	r3, #0
 800277a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	g.GPIO_Pin = GPIO_Pin_1; 	//PC1 = INPUT
 800277e:	f04f 0302 	mov.w	r3, #2
 8002782:	623b      	str	r3, [r7, #32]

	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC, ENABLE);
 8002784:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002788:	f04f 0101 	mov.w	r1, #1
 800278c:	f004 fcf2 	bl	8007174 <RCC_AHBPeriphClockCmd>
	GPIO_Init(GPIOC, &g);
 8002790:	f107 0320 	add.w	r3, r7, #32
 8002794:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002798:	f6c4 0000 	movt	r0, #18432	; 0x4800
 800279c:	4619      	mov	r1, r3
 800279e:	f003 fbbb 	bl	8005f18 <GPIO_Init>

	g.GPIO_Mode = GPIO_Mode_AF;
 80027a2:	f04f 0302 	mov.w	r3, #2
 80027a6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	g.GPIO_OType = GPIO_OType_PP;
 80027aa:	f04f 0300 	mov.w	r3, #0
 80027ae:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	g.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80027b2:	f04f 0300 	mov.w	r3, #0
 80027b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	g.GPIO_Pin = GPIO_Pin_2; 	//PC2 = OUTPUT
 80027ba:	f04f 0304 	mov.w	r3, #4
 80027be:	623b      	str	r3, [r7, #32]

	GPIO_PinAFConfig(GPIOC, GPIO_PinSource2, GPIO_AF_3);////////!!!!!!!!!!
 80027c0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80027c4:	f6c4 0000 	movt	r0, #18432	; 0x4800
 80027c8:	f04f 0102 	mov.w	r1, #2
 80027cc:	f04f 0203 	mov.w	r2, #3
 80027d0:	f003 fd28 	bl	8006224 <GPIO_PinAFConfig>
	GPIO_Init(GPIOC, &g);
 80027d4:	f107 0320 	add.w	r3, r7, #32
 80027d8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80027dc:	f6c4 0000 	movt	r0, #18432	; 0x4800
 80027e0:	4619      	mov	r1, r3
 80027e2:	f003 fb99 	bl	8005f18 <GPIO_Init>

	RCC_PCLK2Config(RCC_HCLK_Div1);
 80027e6:	f04f 0000 	mov.w	r0, #0
 80027ea:	f004 f889 	bl	8006900 <RCC_PCLK2Config>

	c.COMP_InvertingInput = COMP_InvertingInput_VREFINT;
 80027ee:	f04f 0330 	mov.w	r3, #48	; 0x30
 80027f2:	607b      	str	r3, [r7, #4]
	c.COMP_NonInvertingInput = COMP_NonInvertingInput_IO2;
 80027f4:	f04f 0380 	mov.w	r3, #128	; 0x80
 80027f8:	60bb      	str	r3, [r7, #8]
	c.COMP_Mode = COMP_Mode_MediumSpeed;
 80027fa:	f04f 0304 	mov.w	r3, #4
 80027fe:	61fb      	str	r3, [r7, #28]
	c.COMP_Output = COMP_Output_None;
 8002800:	f04f 0300 	mov.w	r3, #0
 8002804:	60fb      	str	r3, [r7, #12]
	c.COMP_OutputPol = COMP_OutputPol_NonInverted;
 8002806:	f04f 0300 	mov.w	r3, #0
 800280a:	617b      	str	r3, [r7, #20]
	c.COMP_Hysteresis = COMP_Hysteresis_Low;
 800280c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002810:	61bb      	str	r3, [r7, #24]
	c.COMP_BlankingSrce = COMP_BlankingSrce_None;
 8002812:	f04f 0300 	mov.w	r3, #0
 8002816:	613b      	str	r3, [r7, #16]

	COMP_Init(COMP_Selection_COMP7, &c);
 8002818:	f107 0304 	add.w	r3, r7, #4
 800281c:	f04f 0018 	mov.w	r0, #24
 8002820:	4619      	mov	r1, r3
 8002822:	f002 fcd5 	bl	80051d0 <COMP_Init>
	COMP_Cmd(COMP_Selection_COMP7, ENABLE);
 8002826:	f04f 0018 	mov.w	r0, #24
 800282a:	f04f 0101 	mov.w	r1, #1
 800282e:	f002 fd2d 	bl	800528c <COMP_Cmd>
}
 8002832:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}
 800283a:	bf00      	nop

0800283c <_Z14calc_gyro_biasv>:

int16_t calc_gyro_bias(void)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b084      	sub	sp, #16
 8002840:	af00      	add	r7, sp, #0
	int i = 0;
 8002842:	f04f 0300 	mov.w	r3, #0
 8002846:	60fb      	str	r3, [r7, #12]
	int accum_x = 0;
 8002848:	f04f 0300 	mov.w	r3, #0
 800284c:	60bb      	str	r3, [r7, #8]
		int16_t output;
	} convert;

	uint8_t bytes[2];

	for(i = 0; i < 250; ++i)
 800284e:	f04f 0300 	mov.w	r3, #0
 8002852:	60fb      	str	r3, [r7, #12]
 8002854:	e019      	b.n	800288a <_Z14calc_gyro_biasv+0x4e>
	{
		L3GD20_Read(bytes, L3GD20_OUT_X_L_ADDR, 2);
 8002856:	463b      	mov	r3, r7
 8002858:	4618      	mov	r0, r3
 800285a:	f04f 0128 	mov.w	r1, #40	; 0x28
 800285e:	f04f 0202 	mov.w	r2, #2
 8002862:	f008 fe63 	bl	800b52c <L3GD20_Read>
		convert.un_signed = (bytes[1] << 8) | bytes[0];
 8002866:	787b      	ldrb	r3, [r7, #1]
 8002868:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800286c:	b29a      	uxth	r2, r3
 800286e:	783b      	ldrb	r3, [r7, #0]
 8002870:	4313      	orrs	r3, r2
 8002872:	b29b      	uxth	r3, r3
 8002874:	b29b      	uxth	r3, r3
 8002876:	80bb      	strh	r3, [r7, #4]
		accum_x += convert.output;
 8002878:	88bb      	ldrh	r3, [r7, #4]
 800287a:	b21b      	sxth	r3, r3
 800287c:	68ba      	ldr	r2, [r7, #8]
 800287e:	18d3      	adds	r3, r2, r3
 8002880:	60bb      	str	r3, [r7, #8]
		int16_t output;
	} convert;

	uint8_t bytes[2];

	for(i = 0; i < 250; ++i)
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	f103 0301 	add.w	r3, r3, #1
 8002888:	60fb      	str	r3, [r7, #12]
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	2bf9      	cmp	r3, #249	; 0xf9
 800288e:	bfcc      	ite	gt
 8002890:	2300      	movgt	r3, #0
 8002892:	2301      	movle	r3, #1
 8002894:	b2db      	uxtb	r3, r3
 8002896:	2b00      	cmp	r3, #0
 8002898:	d1dd      	bne.n	8002856 <_Z14calc_gyro_biasv+0x1a>
	{
		L3GD20_Read(bytes, L3GD20_OUT_X_L_ADDR, 2);
		convert.un_signed = (bytes[1] << 8) | bytes[0];
		accum_x += convert.output;
	}
	return (int16_t)((float)accum_x/(float)250);
 800289a:	edd7 7a02 	vldr	s15, [r7, #8]
 800289e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80028a2:	eddf 7a07 	vldr	s15, [pc, #28]	; 80028c0 <_Z14calc_gyro_biasv+0x84>
 80028a6:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80028aa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80028ae:	ee17 3a90 	vmov	r3, s15
 80028b2:	b29b      	uxth	r3, r3
 80028b4:	b21b      	sxth	r3, r3
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	f107 0710 	add.w	r7, r7, #16
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	437a0000 	.word	0x437a0000

080028c4 <_Z13adc1_init_DMAv>:
 * @Args: None
 * @Return Val: None
 */

void adc1_init_DMA(void)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b09c      	sub	sp, #112	; 0x70
 80028c8:	af00      	add	r7, sp, #0
	ADC_InitTypeDef       ADC_InitStructure;
	ADC_CommonInitTypeDef ADC_CommonInitStructure;
	GPIO_InitTypeDef      GPIO_InitStructure;

	/* Configure the ADC clock */
	RCC_ADCCLKConfig(RCC_ADC12PLLCLK_Div2);
 80028ca:	f44f 7088 	mov.w	r0, #272	; 0x110
 80028ce:	f004 fae1 	bl	8006e94 <RCC_ADCCLKConfig>
	/* Enable ADC1 clock */
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_ADC12, ENABLE);
 80028d2:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80028d6:	f04f 0101 	mov.w	r1, #1
 80028da:	f004 fc4b 	bl	8007174 <RCC_AHBPeriphClockCmd>
	/* GPIOC Periph clock enable */
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 80028de:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80028e2:	f04f 0101 	mov.w	r1, #1
 80028e6:	f004 fc45 	bl	8007174 <RCC_AHBPeriphClockCmd>

	// Configure ADC Channel 3 and 4 as analog inputs

	GPIO_StructInit(&GPIO_InitStructure);
 80028ea:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80028ee:	4618      	mov	r0, r3
 80028f0:	f003 fbba 	bl	8006068 <GPIO_StructInit>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2 | GPIO_Pin_3;
 80028f4:	f04f 030c 	mov.w	r3, #12
 80028f8:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 80028fa:	f04f 0303 	mov.w	r3, #3
 80028fe:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
 8002902:	f04f 0300 	mov.w	r3, #0
 8002906:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800290a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800290e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002912:	4619      	mov	r1, r3
 8002914:	f003 fb00 	bl	8005f18 <GPIO_Init>

	ADC_StructInit(&ADC_InitStructure);
 8002918:	463b      	mov	r3, r7
 800291a:	4618      	mov	r0, r3
 800291c:	f001 fafc 	bl	8003f18 <ADC_StructInit>

	/* Calibration procedure */
	ADC_VoltageRegulatorCmd(ADC1, ENABLE);
 8002920:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002924:	f04f 0101 	mov.w	r1, #1
 8002928:	f001 fc9e 	bl	8004268 <ADC_VoltageRegulatorCmd>

	/* Insert delay equal to about 900 s */
	int foo;
	for(foo = 0; foo < 64000; ++foo)
 800292c:	f04f 0300 	mov.w	r3, #0
 8002930:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002932:	e007      	b.n	8002944 <_Z13adc1_init_DMAv+0x80>
	{
	  ++foo;
 8002934:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002936:	f103 0301 	add.w	r3, r3, #1
 800293a:	66fb      	str	r3, [r7, #108]	; 0x6c
	/* Calibration procedure */
	ADC_VoltageRegulatorCmd(ADC1, ENABLE);

	/* Insert delay equal to about 900 s */
	int foo;
	for(foo = 0; foo < 64000; ++foo)
 800293c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800293e:	f103 0301 	add.w	r3, r3, #1
 8002942:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002944:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002946:	f64f 13ff 	movw	r3, #63999	; 0xf9ff
 800294a:	429a      	cmp	r2, r3
 800294c:	bfcc      	ite	gt
 800294e:	2300      	movgt	r3, #0
 8002950:	2301      	movle	r3, #1
 8002952:	b2db      	uxtb	r3, r3
 8002954:	2b00      	cmp	r3, #0
 8002956:	d1ed      	bne.n	8002934 <_Z13adc1_init_DMAv+0x70>
	{
	  ++foo;
	}

	ADC_SelectCalibrationMode(ADC1, ADC_CalibrationMode_Single);
 8002958:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800295c:	f04f 0100 	mov.w	r1, #0
 8002960:	f001 fc26 	bl	80041b0 <ADC_SelectCalibrationMode>
	ADC_StartCalibration(ADC1);
 8002964:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002968:	f001 fbf6 	bl	8004158 <ADC_StartCalibration>

	while(ADC_GetCalibrationStatus(ADC1) != RESET );
 800296c:	bf00      	nop
 800296e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002972:	f001 fc33 	bl	80041dc <ADC_GetCalibrationStatus>
 8002976:	4603      	mov	r3, r0
 8002978:	2b00      	cmp	r3, #0
 800297a:	bf0c      	ite	eq
 800297c:	2300      	moveq	r3, #0
 800297e:	2301      	movne	r3, #1
 8002980:	b2db      	uxtb	r3, r3
 8002982:	2b00      	cmp	r3, #0
 8002984:	d1f3      	bne.n	800296e <_Z13adc1_init_DMAv+0xaa>

	ADC_CommonInitStructure.ADC_Mode = ADC_Mode_Independent;
 8002986:	f04f 0300 	mov.w	r3, #0
 800298a:	65bb      	str	r3, [r7, #88]	; 0x58
	ADC_CommonInitStructure.ADC_Clock = ADC_Clock_AsynClkMode; //ADC_Clock_SynClkModeDiv2
 800298c:	f04f 0300 	mov.w	r3, #0
 8002990:	65fb      	str	r3, [r7, #92]	; 0x5c
	ADC_CommonInitStructure.ADC_DMAAccessMode = ADC_DMAAccessMode_1;
 8002992:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002996:	663b      	str	r3, [r7, #96]	; 0x60
	ADC_CommonInitStructure.ADC_DMAMode = ADC_DMAMode_Circular;
 8002998:	f04f 0302 	mov.w	r3, #2
 800299c:	667b      	str	r3, [r7, #100]	; 0x64
	ADC_CommonInitStructure.ADC_TwoSamplingDelay = 0xF;//0xF;
 800299e:	f04f 030f 	mov.w	r3, #15
 80029a2:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
	ADC_CommonInit(ADC1, &ADC_CommonInitStructure);
 80029a6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80029aa:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80029ae:	4619      	mov	r1, r3
 80029b0:	f001 fb38 	bl	8004024 <ADC_CommonInit>

	ADC_InitStructure.ADC_ContinuousConvMode = ADC_ContinuousConvMode_Enable;
 80029b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80029b8:	603b      	str	r3, [r7, #0]
	ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
 80029ba:	f04f 0300 	mov.w	r3, #0
 80029be:	607b      	str	r3, [r7, #4]
	ADC_InitStructure.ADC_ExternalTrigConvEvent = ADC_ExternalTrigConvEvent_0;
 80029c0:	f04f 0300 	mov.w	r3, #0
 80029c4:	60bb      	str	r3, [r7, #8]
	ADC_InitStructure.ADC_ExternalTrigEventEdge = ADC_ExternalTrigEventEdge_None;
 80029c6:	f04f 0300 	mov.w	r3, #0
 80029ca:	60fb      	str	r3, [r7, #12]
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 80029cc:	f04f 0300 	mov.w	r3, #0
 80029d0:	613b      	str	r3, [r7, #16]
	ADC_InitStructure.ADC_OverrunMode = ADC_OverrunMode_Disable;
 80029d2:	f04f 0300 	mov.w	r3, #0
 80029d6:	617b      	str	r3, [r7, #20]
	ADC_InitStructure.ADC_AutoInjMode = ADC_AutoInjec_Disable;
 80029d8:	f04f 0300 	mov.w	r3, #0
 80029dc:	61bb      	str	r3, [r7, #24]
	ADC_InitStructure.ADC_NbrOfRegChannel = 2;
 80029de:	f04f 0302 	mov.w	r3, #2
 80029e2:	773b      	strb	r3, [r7, #28]
	ADC_Init(ADC1, &ADC_InitStructure);
 80029e4:	463b      	mov	r3, r7
 80029e6:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80029ea:	4619      	mov	r1, r3
 80029ec:	f001 fa52 	bl	8003e94 <ADC_Init>

	/* ADC1 regular channel3 configuration */
	ADC_RegularChannelConfig(ADC1, ADC_Channel_3, 1, ADC_SampleTime_601Cycles5);//ADC_SampleTime_61Cycles5);//ADC_SampleTime_7Cycles5);
 80029f0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80029f4:	f04f 0103 	mov.w	r1, #3
 80029f8:	f04f 0201 	mov.w	r2, #1
 80029fc:	f04f 0307 	mov.w	r3, #7
 8002a00:	f001 feb2 	bl	8004768 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_4, 2, ADC_SampleTime_601Cycles5);//ADC_SampleTime_61Cycles5);//ADC_SampleTime_7Cycles5);
 8002a04:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002a08:	f04f 0104 	mov.w	r1, #4
 8002a0c:	f04f 0202 	mov.w	r2, #2
 8002a10:	f04f 0307 	mov.w	r3, #7
 8002a14:	f001 fea8 	bl	8004768 <ADC_RegularChannelConfig>

	/* Enable ADC1 */
	ADC_Cmd(ADC1, ENABLE);
 8002a18:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002a1c:	f04f 0101 	mov.w	r1, #1
 8002a20:	f001 fb7e 	bl	8004120 <ADC_Cmd>

	/* wait for ADRDY */
	while(!ADC_GetFlagStatus(ADC1, ADC_FLAG_RDY));
 8002a24:	bf00      	nop
 8002a26:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002a2a:	f04f 0101 	mov.w	r1, #1
 8002a2e:	f002 faef 	bl	8005010 <ADC_GetFlagStatus>
 8002a32:	4603      	mov	r3, r0
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	bf14      	ite	ne
 8002a38:	2300      	movne	r3, #0
 8002a3a:	2301      	moveq	r3, #1
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d1f1      	bne.n	8002a26 <_Z13adc1_init_DMAv+0x162>

	/* Start ADC1 Software Conversion */
	ADC_StartConversion(ADC1);
 8002a42:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002a46:	f001 ffdb 	bl	8004a00 <ADC_StartConversion>

	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);
 8002a4a:	f04f 0001 	mov.w	r0, #1
 8002a4e:	f04f 0101 	mov.w	r1, #1
 8002a52:	f004 fb8f 	bl	8007174 <RCC_AHBPeriphClockCmd>

	DMA_InitTypeDef			DMA_InitStructure;
	DMA_StructInit(&DMA_InitStructure);
 8002a56:	f107 0320 	add.w	r3, r7, #32
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f002 fe36 	bl	80056cc <DMA_StructInit>

	DMA_DeInit(DMA1_Channel1); 											//Set DMA registers to default values
 8002a60:	f04f 0008 	mov.w	r0, #8
 8002a64:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002a68:	f002 fce0 	bl	800542c <DMA_DeInit>
	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)&(ADC1->DR);
 8002a6c:	f04f 0340 	mov.w	r3, #64	; 0x40
 8002a70:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002a74:	623b      	str	r3, [r7, #32]
	DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t) &adcData; 		//Variable to which ADC values will be stored
 8002a76:	f640 1380 	movw	r3, #2432	; 0x980
 8002a7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a7e:	627b      	str	r3, [r7, #36]	; 0x24
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralSRC;
 8002a80:	f04f 0300 	mov.w	r3, #0
 8002a84:	62bb      	str	r3, [r7, #40]	; 0x28
	DMA_InitStructure.DMA_BufferSize = 2;
 8002a86:	f04f 0302 	mov.w	r3, #2
 8002a8a:	85bb      	strh	r3, [r7, #44]	; 0x2c
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8002a8c:	f04f 0300 	mov.w	r3, #0
 8002a90:	633b      	str	r3, [r7, #48]	; 0x30
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8002a92:	f04f 0380 	mov.w	r3, #128	; 0x80
 8002a96:	637b      	str	r3, [r7, #52]	; 0x34
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Word;
 8002a98:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a9c:	63bb      	str	r3, [r7, #56]	; 0x38
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Word;
 8002a9e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002aa2:	63fb      	str	r3, [r7, #60]	; 0x3c
	DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
 8002aa4:	f04f 0320 	mov.w	r3, #32
 8002aa8:	643b      	str	r3, [r7, #64]	; 0x40
	DMA_InitStructure.DMA_Priority = DMA_Priority_High;
 8002aaa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002aae:	647b      	str	r3, [r7, #68]	; 0x44
	DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 8002ab0:	f04f 0300 	mov.w	r3, #0
 8002ab4:	64bb      	str	r3, [r7, #72]	; 0x48

	DMA_Init(DMA1_Channel1, &DMA_InitStructure);
 8002ab6:	f107 0320 	add.w	r3, r7, #32
 8002aba:	f04f 0008 	mov.w	r0, #8
 8002abe:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002ac2:	4619      	mov	r1, r3
 8002ac4:	f002 fdc2 	bl	800564c <DMA_Init>

	NVIC_InitTypeDef nv;

	nv.NVIC_IRQChannel = DMA1_Channel1_IRQn;
 8002ac8:	f04f 030b 	mov.w	r3, #11
 8002acc:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
	nv.NVIC_IRQChannelPreemptionPriority = 2;
 8002ad0:	f04f 0302 	mov.w	r3, #2
 8002ad4:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
	nv.NVIC_IRQChannelSubPriority = 0;
 8002ad8:	f04f 0300 	mov.w	r3, #0
 8002adc:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
	nv.NVIC_IRQChannelCmd = ENABLE;
 8002ae0:	f04f 0301 	mov.w	r3, #1
 8002ae4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	NVIC_Init(&nv);
 8002ae8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002aec:	4618      	mov	r0, r3
 8002aee:	f003 fc01 	bl	80062f4 <NVIC_Init>

	DMA_ITConfig(DMA1_Channel1, DMA_IT_TC, ENABLE);
 8002af2:	f04f 0008 	mov.w	r0, #8
 8002af6:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002afa:	f04f 0102 	mov.w	r1, #2
 8002afe:	f04f 0201 	mov.w	r2, #1
 8002b02:	f002 fe51 	bl	80057a8 <DMA_ITConfig>
	DMA_Cmd(DMA1_Channel1, ENABLE);
 8002b06:	f04f 0008 	mov.w	r0, #8
 8002b0a:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002b0e:	f04f 0101 	mov.w	r1, #1
 8002b12:	f002 fe11 	bl	8005738 <DMA_Cmd>

	ADC_DMAConfig(ADC1, ADC_DMAMode_Circular);
 8002b16:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002b1a:	f04f 0102 	mov.w	r1, #2
 8002b1e:	f002 f955 	bl	8004dcc <ADC_DMAConfig>
	ADC_DMACmd(ADC1, ENABLE);
 8002b22:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002b26:	f04f 0101 	mov.w	r1, #1
 8002b2a:	f002 f933 	bl	8004d94 <ADC_DMACmd>
}
 8002b2e:	f107 0770 	add.w	r7, r7, #112	; 0x70
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}
 8002b36:	bf00      	nop

08002b38 <_Z13adc2_init_DMAv>:

void adc2_init_DMA(void)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b09c      	sub	sp, #112	; 0x70
 8002b3c:	af00      	add	r7, sp, #0
	ADC_InitTypeDef       ADC_InitStructure;
	ADC_CommonInitTypeDef ADC_CommonInitStructure;
	GPIO_InitTypeDef      GPIO_InitStructure;

	/* Configure the ADC clock */
	RCC_ADCCLKConfig(RCC_ADC12PLLCLK_Div2); /////////////MOD!!!!!!!!
 8002b3e:	f44f 7088 	mov.w	r0, #272	; 0x110
 8002b42:	f004 f9a7 	bl	8006e94 <RCC_ADCCLKConfig>
	/* Enable ADC2 clock */
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_ADC12, ENABLE);
 8002b46:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8002b4a:	f04f 0101 	mov.w	r1, #1
 8002b4e:	f004 fb11 	bl	8007174 <RCC_AHBPeriphClockCmd>
	/* GPIOA, GPIOB, GPIOC Periph clock enable */
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA | RCC_AHBPeriph_GPIOB | RCC_AHBPeriph_GPIOC, ENABLE);
 8002b52:	f44f 2060 	mov.w	r0, #917504	; 0xe0000
 8002b56:	f04f 0101 	mov.w	r1, #1
 8002b5a:	f004 fb0b 	bl	8007174 <RCC_AHBPeriphClockCmd>

	// Configure PA4, PB2, PC4, PC5 as analog inputs

	GPIO_StructInit(&GPIO_InitStructure);
 8002b5e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002b62:	4618      	mov	r0, r3
 8002b64:	f003 fa80 	bl	8006068 <GPIO_StructInit>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4;
 8002b68:	f04f 0310 	mov.w	r3, #16
 8002b6c:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 8002b6e:	f04f 0303 	mov.w	r3, #3
 8002b72:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
 8002b76:	f04f 0300 	mov.w	r3, #0
 8002b7a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8002b7e:	f04f 0303 	mov.w	r3, #3
 8002b82:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002b86:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002b8a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b8e:	4619      	mov	r1, r3
 8002b90:	f003 f9c2 	bl	8005f18 <GPIO_Init>

	GPIO_StructInit(&GPIO_InitStructure);
 8002b94:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f003 fa65 	bl	8006068 <GPIO_StructInit>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
 8002b9e:	f04f 0304 	mov.w	r3, #4
 8002ba2:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 8002ba4:	f04f 0303 	mov.w	r3, #3
 8002ba8:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
 8002bac:	f04f 0300 	mov.w	r3, #0
 8002bb0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002bb4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002bb8:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002bbc:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8002bc0:	4619      	mov	r1, r3
 8002bc2:	f003 f9a9 	bl	8005f18 <GPIO_Init>

	GPIO_StructInit(&GPIO_InitStructure);
 8002bc6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f003 fa4c 	bl	8006068 <GPIO_StructInit>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4 | GPIO_Pin_5;
 8002bd0:	f04f 0330 	mov.w	r3, #48	; 0x30
 8002bd4:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 8002bd6:	f04f 0303 	mov.w	r3, #3
 8002bda:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
 8002bde:	f04f 0300 	mov.w	r3, #0
 8002be2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8002be6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002bea:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002bee:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8002bf2:	4619      	mov	r1, r3
 8002bf4:	f003 f990 	bl	8005f18 <GPIO_Init>

	ADC_StructInit(&ADC_InitStructure);
 8002bf8:	463b      	mov	r3, r7
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f001 f98c 	bl	8003f18 <ADC_StructInit>

	/* Calibration procedure */
	ADC_VoltageRegulatorCmd(ADC2, ENABLE);
 8002c00:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002c04:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8002c08:	f04f 0101 	mov.w	r1, #1
 8002c0c:	f001 fb2c 	bl	8004268 <ADC_VoltageRegulatorCmd>

	/* Insert delay equal to about 900 s */
	int foo;
	for(foo = 0; foo < 64000; ++foo)
 8002c10:	f04f 0300 	mov.w	r3, #0
 8002c14:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002c16:	e007      	b.n	8002c28 <_Z13adc2_init_DMAv+0xf0>
	{
	  ++foo;
 8002c18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c1a:	f103 0301 	add.w	r3, r3, #1
 8002c1e:	66fb      	str	r3, [r7, #108]	; 0x6c
	/* Calibration procedure */
	ADC_VoltageRegulatorCmd(ADC2, ENABLE);

	/* Insert delay equal to about 900 s */
	int foo;
	for(foo = 0; foo < 64000; ++foo)
 8002c20:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c22:	f103 0301 	add.w	r3, r3, #1
 8002c26:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002c28:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002c2a:	f64f 13ff 	movw	r3, #63999	; 0xf9ff
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	bfcc      	ite	gt
 8002c32:	2300      	movgt	r3, #0
 8002c34:	2301      	movle	r3, #1
 8002c36:	b2db      	uxtb	r3, r3
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d1ed      	bne.n	8002c18 <_Z13adc2_init_DMAv+0xe0>
	{
	  ++foo;
	}

	ADC_SelectCalibrationMode(ADC2, ADC_CalibrationMode_Single);
 8002c3c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002c40:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8002c44:	f04f 0100 	mov.w	r1, #0
 8002c48:	f001 fab2 	bl	80041b0 <ADC_SelectCalibrationMode>
	ADC_StartCalibration(ADC2);
 8002c4c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002c50:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8002c54:	f001 fa80 	bl	8004158 <ADC_StartCalibration>

	while(ADC_GetCalibrationStatus(ADC2) != RESET );
 8002c58:	bf00      	nop
 8002c5a:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002c5e:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8002c62:	f001 fabb 	bl	80041dc <ADC_GetCalibrationStatus>
 8002c66:	4603      	mov	r3, r0
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	bf0c      	ite	eq
 8002c6c:	2300      	moveq	r3, #0
 8002c6e:	2301      	movne	r3, #1
 8002c70:	b2db      	uxtb	r3, r3
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d1f1      	bne.n	8002c5a <_Z13adc2_init_DMAv+0x122>

	ADC_CommonInitStructure.ADC_Mode = ADC_Mode_Independent;
 8002c76:	f04f 0300 	mov.w	r3, #0
 8002c7a:	65bb      	str	r3, [r7, #88]	; 0x58
	ADC_CommonInitStructure.ADC_Clock = ADC_Clock_AsynClkMode;
 8002c7c:	f04f 0300 	mov.w	r3, #0
 8002c80:	65fb      	str	r3, [r7, #92]	; 0x5c
	ADC_CommonInitStructure.ADC_DMAAccessMode = ADC_DMAAccessMode_1;
 8002c82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c86:	663b      	str	r3, [r7, #96]	; 0x60
	ADC_CommonInitStructure.ADC_DMAMode = ADC_DMAMode_Circular;
 8002c88:	f04f 0302 	mov.w	r3, #2
 8002c8c:	667b      	str	r3, [r7, #100]	; 0x64
	ADC_CommonInitStructure.ADC_TwoSamplingDelay = 0xF;
 8002c8e:	f04f 030f 	mov.w	r3, #15
 8002c92:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
	ADC_CommonInit(ADC2, &ADC_CommonInitStructure);
 8002c96:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002c9a:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002c9e:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8002ca2:	4619      	mov	r1, r3
 8002ca4:	f001 f9be 	bl	8004024 <ADC_CommonInit>

	ADC_InitStructure.ADC_ContinuousConvMode = ADC_ContinuousConvMode_Enable;
 8002ca8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002cac:	603b      	str	r3, [r7, #0]
	ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
 8002cae:	f04f 0300 	mov.w	r3, #0
 8002cb2:	607b      	str	r3, [r7, #4]
	ADC_InitStructure.ADC_ExternalTrigConvEvent = ADC_ExternalTrigConvEvent_0;
 8002cb4:	f04f 0300 	mov.w	r3, #0
 8002cb8:	60bb      	str	r3, [r7, #8]
	ADC_InitStructure.ADC_ExternalTrigEventEdge = ADC_ExternalTrigEventEdge_None;
 8002cba:	f04f 0300 	mov.w	r3, #0
 8002cbe:	60fb      	str	r3, [r7, #12]
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 8002cc0:	f04f 0300 	mov.w	r3, #0
 8002cc4:	613b      	str	r3, [r7, #16]
	ADC_InitStructure.ADC_OverrunMode = ADC_OverrunMode_Disable;
 8002cc6:	f04f 0300 	mov.w	r3, #0
 8002cca:	617b      	str	r3, [r7, #20]
	ADC_InitStructure.ADC_AutoInjMode = ADC_AutoInjec_Disable;
 8002ccc:	f04f 0300 	mov.w	r3, #0
 8002cd0:	61bb      	str	r3, [r7, #24]
	ADC_InitStructure.ADC_NbrOfRegChannel = 4;
 8002cd2:	f04f 0304 	mov.w	r3, #4
 8002cd6:	773b      	strb	r3, [r7, #28]
	ADC_Init(ADC2, &ADC_InitStructure);
 8002cd8:	463b      	mov	r3, r7
 8002cda:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002cde:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8002ce2:	4619      	mov	r1, r3
 8002ce4:	f001 f8d6 	bl	8003e94 <ADC_Init>

	/* ADC2 regular Channel 1,2,3,4 configuration */

	ADC_RegularChannelConfig(ADC2, ADC_Channel_1, 1, ADC_SampleTime_601Cycles5);
 8002ce8:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002cec:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8002cf0:	f04f 0101 	mov.w	r1, #1
 8002cf4:	f04f 0201 	mov.w	r2, #1
 8002cf8:	f04f 0307 	mov.w	r3, #7
 8002cfc:	f001 fd34 	bl	8004768 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC2, ADC_Channel_5, 2, ADC_SampleTime_601Cycles5);
 8002d00:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002d04:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8002d08:	f04f 0105 	mov.w	r1, #5
 8002d0c:	f04f 0202 	mov.w	r2, #2
 8002d10:	f04f 0307 	mov.w	r3, #7
 8002d14:	f001 fd28 	bl	8004768 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC2, ADC_Channel_11, 3, ADC_SampleTime_601Cycles5);
 8002d18:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002d1c:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8002d20:	f04f 010b 	mov.w	r1, #11
 8002d24:	f04f 0203 	mov.w	r2, #3
 8002d28:	f04f 0307 	mov.w	r3, #7
 8002d2c:	f001 fd1c 	bl	8004768 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC2, ADC_Channel_12, 4, ADC_SampleTime_601Cycles5);
 8002d30:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002d34:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8002d38:	f04f 010c 	mov.w	r1, #12
 8002d3c:	f04f 0204 	mov.w	r2, #4
 8002d40:	f04f 0307 	mov.w	r3, #7
 8002d44:	f001 fd10 	bl	8004768 <ADC_RegularChannelConfig>

	/* Enable ADC2 */
	ADC_Cmd(ADC2, ENABLE);
 8002d48:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002d4c:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8002d50:	f04f 0101 	mov.w	r1, #1
 8002d54:	f001 f9e4 	bl	8004120 <ADC_Cmd>

	/* wait for ADRDY */
	while(!ADC_GetFlagStatus(ADC2, ADC_FLAG_RDY));
 8002d58:	bf00      	nop
 8002d5a:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002d5e:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8002d62:	f04f 0101 	mov.w	r1, #1
 8002d66:	f002 f953 	bl	8005010 <ADC_GetFlagStatus>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	bf14      	ite	ne
 8002d70:	2300      	movne	r3, #0
 8002d72:	2301      	moveq	r3, #1
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d1ef      	bne.n	8002d5a <_Z13adc2_init_DMAv+0x222>

	/* Start ADC2 Software Conversion */
	ADC_StartConversion(ADC2);
 8002d7a:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002d7e:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8002d82:	f001 fe3d 	bl	8004a00 <ADC_StartConversion>

	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA2, ENABLE);
 8002d86:	f04f 0002 	mov.w	r0, #2
 8002d8a:	f04f 0101 	mov.w	r1, #1
 8002d8e:	f004 f9f1 	bl	8007174 <RCC_AHBPeriphClockCmd>

	DMA_InitTypeDef			DMA_InitStructure;
	DMA_StructInit(&DMA_InitStructure);
 8002d92:	f107 0320 	add.w	r3, r7, #32
 8002d96:	4618      	mov	r0, r3
 8002d98:	f002 fc98 	bl	80056cc <DMA_StructInit>

	DMA_DeInit(DMA2_Channel1); 											//Set DMA registers to default values
 8002d9c:	f44f 6081 	mov.w	r0, #1032	; 0x408
 8002da0:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002da4:	f002 fb42 	bl	800542c <DMA_DeInit>
	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)&(ADC2->DR);
 8002da8:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8002dac:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002db0:	623b      	str	r3, [r7, #32]
	DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t) &adc2_data; 		//Variable to which ADC values will be stored
 8002db2:	f640 138c 	movw	r3, #2444	; 0x98c
 8002db6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002dba:	627b      	str	r3, [r7, #36]	; 0x24
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralSRC;
 8002dbc:	f04f 0300 	mov.w	r3, #0
 8002dc0:	62bb      	str	r3, [r7, #40]	; 0x28
	DMA_InitStructure.DMA_BufferSize = 4;
 8002dc2:	f04f 0304 	mov.w	r3, #4
 8002dc6:	85bb      	strh	r3, [r7, #44]	; 0x2c
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8002dc8:	f04f 0300 	mov.w	r3, #0
 8002dcc:	633b      	str	r3, [r7, #48]	; 0x30
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8002dce:	f04f 0380 	mov.w	r3, #128	; 0x80
 8002dd2:	637b      	str	r3, [r7, #52]	; 0x34
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Word;
 8002dd4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002dd8:	63bb      	str	r3, [r7, #56]	; 0x38
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Word;
 8002dda:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002dde:	63fb      	str	r3, [r7, #60]	; 0x3c
	DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
 8002de0:	f04f 0320 	mov.w	r3, #32
 8002de4:	643b      	str	r3, [r7, #64]	; 0x40
	DMA_InitStructure.DMA_Priority = DMA_Priority_High;
 8002de6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002dea:	647b      	str	r3, [r7, #68]	; 0x44
	DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 8002dec:	f04f 0300 	mov.w	r3, #0
 8002df0:	64bb      	str	r3, [r7, #72]	; 0x48

	DMA_Init(DMA2_Channel1, &DMA_InitStructure);
 8002df2:	f107 0320 	add.w	r3, r7, #32
 8002df6:	f44f 6081 	mov.w	r0, #1032	; 0x408
 8002dfa:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002dfe:	4619      	mov	r1, r3
 8002e00:	f002 fc24 	bl	800564c <DMA_Init>

	NVIC_InitTypeDef nv;

	nv.NVIC_IRQChannel = DMA2_Channel1_IRQn;
 8002e04:	f04f 0338 	mov.w	r3, #56	; 0x38
 8002e08:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
	nv.NVIC_IRQChannelPreemptionPriority = 2;
 8002e0c:	f04f 0302 	mov.w	r3, #2
 8002e10:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
	nv.NVIC_IRQChannelSubPriority = 0;
 8002e14:	f04f 0300 	mov.w	r3, #0
 8002e18:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
	nv.NVIC_IRQChannelCmd = ENABLE;
 8002e1c:	f04f 0301 	mov.w	r3, #1
 8002e20:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	NVIC_Init(&nv);
 8002e24:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f003 fa63 	bl	80062f4 <NVIC_Init>

	DMA_ITConfig(DMA2_Channel1, DMA_IT_TC, ENABLE);
 8002e2e:	f44f 6081 	mov.w	r0, #1032	; 0x408
 8002e32:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002e36:	f04f 0102 	mov.w	r1, #2
 8002e3a:	f04f 0201 	mov.w	r2, #1
 8002e3e:	f002 fcb3 	bl	80057a8 <DMA_ITConfig>
	DMA_Cmd(DMA2_Channel1, ENABLE);
 8002e42:	f44f 6081 	mov.w	r0, #1032	; 0x408
 8002e46:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002e4a:	f04f 0101 	mov.w	r1, #1
 8002e4e:	f002 fc73 	bl	8005738 <DMA_Cmd>

	ADC_DMAConfig(ADC2, ADC_DMAMode_Circular);
 8002e52:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002e56:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8002e5a:	f04f 0102 	mov.w	r1, #2
 8002e5e:	f001 ffb5 	bl	8004dcc <ADC_DMAConfig>
	ADC_DMACmd(ADC2, ENABLE);
 8002e62:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002e66:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8002e6a:	f04f 0101 	mov.w	r1, #1
 8002e6e:	f001 ff91 	bl	8004d94 <ADC_DMACmd>
}
 8002e72:	f107 0770 	add.w	r7, r7, #112	; 0x70
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop

08002e7c <_Z21battery_watchdog_initv>:

void battery_watchdog_init(void)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b092      	sub	sp, #72	; 0x48
 8002e80:	af00      	add	r7, sp, #0
	ADC_InitTypeDef       ADC_InitStructure;
	ADC_CommonInitTypeDef ADC_CommonInitStructure;
	GPIO_InitTypeDef      GPIO_InitStructure;
	/* Configure the ADC clock */
	RCC_ADCCLKConfig(RCC_ADC34PLLCLK_Div128);
 8002e82:	f44f 5050 	mov.w	r0, #13312	; 0x3400
 8002e86:	f2c1 0000 	movt	r0, #4096	; 0x1000
 8002e8a:	f004 f803 	bl	8006e94 <RCC_ADCCLKConfig>

	/* Enable ADC1 clock */
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_ADC34, ENABLE);
 8002e8e:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8002e92:	f04f 0101 	mov.w	r1, #1
 8002e96:	f004 f96d 	bl	8007174 <RCC_AHBPeriphClockCmd>
	/* ADC Channel configuration */
	/* GPIOC Periph clock enable */
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB | RCC_AHBPeriph_GPIOE, ENABLE);
 8002e9a:	f44f 1010 	mov.w	r0, #2359296	; 0x240000
 8002e9e:	f04f 0101 	mov.w	r1, #1
 8002ea2:	f004 f967 	bl	8007174 <RCC_AHBPeriphClockCmd>

	/* Configure PB1, PE7 as analog inputs */
	GPIO_StructInit(&GPIO_InitStructure);
 8002ea6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f003 f8dc 	bl	8006068 <GPIO_StructInit>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1 | GPIO_Pin_13;
 8002eb0:	f242 0302 	movw	r3, #8194	; 0x2002
 8002eb4:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 8002eb6:	f04f 0303 	mov.w	r3, #3
 8002eba:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
 8002ebe:	f04f 0300 	mov.w	r3, #0
 8002ec2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002ec6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002eca:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002ece:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8002ed2:	4619      	mov	r1, r3
 8002ed4:	f003 f820 	bl	8005f18 <GPIO_Init>
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
	GPIO_Init(GPIOE, &GPIO_InitStructure);
*/

	ADC_StructInit(&ADC_InitStructure);
 8002ed8:	f107 0304 	add.w	r3, r7, #4
 8002edc:	4618      	mov	r0, r3
 8002ede:	f001 f81b 	bl	8003f18 <ADC_StructInit>

	/* Calibration procedure */
	ADC_VoltageRegulatorCmd(ADC3, ENABLE);
 8002ee2:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002ee6:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8002eea:	f04f 0101 	mov.w	r1, #1
 8002eee:	f001 f9bb 	bl	8004268 <ADC_VoltageRegulatorCmd>

	/* Insert delay equal to 222 s */
	int foo;
	for(foo = 0; foo < 32000; ++foo)
 8002ef2:	f04f 0300 	mov.w	r3, #0
 8002ef6:	647b      	str	r3, [r7, #68]	; 0x44
 8002ef8:	e007      	b.n	8002f0a <_Z21battery_watchdog_initv+0x8e>
	{
	  ++foo;
 8002efa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002efc:	f103 0301 	add.w	r3, r3, #1
 8002f00:	647b      	str	r3, [r7, #68]	; 0x44
	/* Calibration procedure */
	ADC_VoltageRegulatorCmd(ADC3, ENABLE);

	/* Insert delay equal to 222 s */
	int foo;
	for(foo = 0; foo < 32000; ++foo)
 8002f02:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002f04:	f103 0301 	add.w	r3, r3, #1
 8002f08:	647b      	str	r3, [r7, #68]	; 0x44
 8002f0a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002f0c:	f647 43ff 	movw	r3, #31999	; 0x7cff
 8002f10:	429a      	cmp	r2, r3
 8002f12:	bfcc      	ite	gt
 8002f14:	2300      	movgt	r3, #0
 8002f16:	2301      	movle	r3, #1
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d1ed      	bne.n	8002efa <_Z21battery_watchdog_initv+0x7e>
	{
	  ++foo;
	}

	ADC_SelectCalibrationMode(ADC3, ADC_CalibrationMode_Single);
 8002f1e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002f22:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8002f26:	f04f 0100 	mov.w	r1, #0
 8002f2a:	f001 f941 	bl	80041b0 <ADC_SelectCalibrationMode>
	ADC_StartCalibration(ADC3);
 8002f2e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002f32:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8002f36:	f001 f90f 	bl	8004158 <ADC_StartCalibration>

	while(ADC_GetCalibrationStatus(ADC3) != RESET );
 8002f3a:	bf00      	nop
 8002f3c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002f40:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8002f44:	f001 f94a 	bl	80041dc <ADC_GetCalibrationStatus>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	bf0c      	ite	eq
 8002f4e:	2300      	moveq	r3, #0
 8002f50:	2301      	movne	r3, #1
 8002f52:	b2db      	uxtb	r3, r3
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d1f1      	bne.n	8002f3c <_Z21battery_watchdog_initv+0xc0>

	ADC_CommonInitStructure.ADC_Mode = ADC_Mode_Independent;
 8002f58:	f04f 0300 	mov.w	r3, #0
 8002f5c:	633b      	str	r3, [r7, #48]	; 0x30
	ADC_CommonInitStructure.ADC_Clock = ADC_Clock_SynClkModeDiv4;//ADC_Clock_AsynClkMode;
 8002f5e:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8002f62:	637b      	str	r3, [r7, #52]	; 0x34
	ADC_CommonInitStructure.ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 8002f64:	f04f 0300 	mov.w	r3, #0
 8002f68:	63bb      	str	r3, [r7, #56]	; 0x38
	ADC_CommonInitStructure.ADC_DMAMode = ADC_DMAMode_OneShot;
 8002f6a:	f04f 0300 	mov.w	r3, #0
 8002f6e:	63fb      	str	r3, [r7, #60]	; 0x3c
	ADC_CommonInitStructure.ADC_TwoSamplingDelay = 0;
 8002f70:	f04f 0300 	mov.w	r3, #0
 8002f74:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
	ADC_CommonInit(ADC3, &ADC_CommonInitStructure);
 8002f78:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002f7c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002f80:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8002f84:	4619      	mov	r1, r3
 8002f86:	f001 f84d 	bl	8004024 <ADC_CommonInit>

	ADC_InitStructure.ADC_ContinuousConvMode = ADC_ContinuousConvMode_Enable;
 8002f8a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002f8e:	607b      	str	r3, [r7, #4]
	ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
 8002f90:	f04f 0300 	mov.w	r3, #0
 8002f94:	60bb      	str	r3, [r7, #8]
	ADC_InitStructure.ADC_ExternalTrigConvEvent = ADC_ExternalTrigConvEvent_0;
 8002f96:	f04f 0300 	mov.w	r3, #0
 8002f9a:	60fb      	str	r3, [r7, #12]
	ADC_InitStructure.ADC_ExternalTrigEventEdge = ADC_ExternalTrigEventEdge_None;
 8002f9c:	f04f 0300 	mov.w	r3, #0
 8002fa0:	613b      	str	r3, [r7, #16]
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 8002fa2:	f04f 0300 	mov.w	r3, #0
 8002fa6:	617b      	str	r3, [r7, #20]
	ADC_InitStructure.ADC_OverrunMode = ADC_OverrunMode_Disable;
 8002fa8:	f04f 0300 	mov.w	r3, #0
 8002fac:	61bb      	str	r3, [r7, #24]
	ADC_InitStructure.ADC_AutoInjMode = ADC_AutoInjec_Disable;
 8002fae:	f04f 0300 	mov.w	r3, #0
 8002fb2:	61fb      	str	r3, [r7, #28]
	ADC_InitStructure.ADC_NbrOfRegChannel = 2;
 8002fb4:	f04f 0302 	mov.w	r3, #2
 8002fb8:	f887 3020 	strb.w	r3, [r7, #32]
	ADC_Init(ADC3, &ADC_InitStructure);
 8002fbc:	f107 0304 	add.w	r3, r7, #4
 8002fc0:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002fc4:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8002fc8:	4619      	mov	r1, r3
 8002fca:	f000 ff63 	bl	8003e94 <ADC_Init>

	/* ADC3 regular Channel 1, 13 configuration */
	ADC_RegularChannelConfig(ADC3, ADC_Channel_1, 1, ADC_SampleTime_601Cycles5);
 8002fce:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002fd2:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8002fd6:	f04f 0101 	mov.w	r1, #1
 8002fda:	f04f 0201 	mov.w	r2, #1
 8002fde:	f04f 0307 	mov.w	r3, #7
 8002fe2:	f001 fbc1 	bl	8004768 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC3, ADC_Channel_5, 2, ADC_SampleTime_601Cycles5);
 8002fe6:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002fea:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8002fee:	f04f 0105 	mov.w	r1, #5
 8002ff2:	f04f 0202 	mov.w	r2, #2
 8002ff6:	f04f 0307 	mov.w	r3, #7
 8002ffa:	f001 fbb5 	bl	8004768 <ADC_RegularChannelConfig>

	ADC_AnalogWatchdog1SingleChannelConfig(ADC3, ADC_Channel_1);
 8002ffe:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003002:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8003006:	f04f 0101 	mov.w	r1, #1
 800300a:	f001 fa4b 	bl	80044a4 <ADC_AnalogWatchdog1SingleChannelConfig>
	ADC_AnalogWatchdog2SingleChannelConfig(ADC3, ADC_Channel_5);
 800300e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003012:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8003016:	f04f 0105 	mov.w	r1, #5
 800301a:	f001 fa61 	bl	80044e0 <ADC_AnalogWatchdog2SingleChannelConfig>

	/* Configure AWD 1 & 2 Thresholds: */

	ADC_AnalogWatchdog1ThresholdsConfig(ADC3, 2048, 10);// 2100, 1996); //50%
 800301e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003022:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8003026:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800302a:	f04f 020a 	mov.w	r2, #10
 800302e:	f001 f9bd 	bl	80043ac <ADC_AnalogWatchdog1ThresholdsConfig>
	ADC_AnalogWatchdog2ThresholdsConfig(ADC3, 0x80, 0x00);//0xC1, 0xBB); //75%
 8003032:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003036:	f2c5 0000 	movt	r0, #20480	; 0x5000
 800303a:	f04f 0180 	mov.w	r1, #128	; 0x80
 800303e:	f04f 0200 	mov.w	r2, #0
 8003042:	f001 f9df 	bl	8004404 <ADC_AnalogWatchdog2ThresholdsConfig>

	ADC_AnalogWatchdogCmd(ADC3, ADC_AnalogWatchdog_SingleRegEnable);
 8003046:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800304a:	f2c5 0000 	movt	r0, #20480	; 0x5000
 800304e:	f44f 0140 	mov.w	r1, #12582912	; 0xc00000
 8003052:	f001 f98f 	bl	8004374 <ADC_AnalogWatchdogCmd>

	// Configure ADC3 global interrupt:

	NVIC_InitTypeDef nv;

	nv.NVIC_IRQChannel = ADC3_IRQn;
 8003056:	f04f 032f 	mov.w	r3, #47	; 0x2f
 800305a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	nv.NVIC_IRQChannelPreemptionPriority = 0;
 800305e:	f04f 0300 	mov.w	r3, #0
 8003062:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	nv.NVIC_IRQChannelSubPriority = 0;
 8003066:	f04f 0300 	mov.w	r3, #0
 800306a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	nv.NVIC_IRQChannelCmd = ENABLE;
 800306e:	f04f 0301 	mov.w	r3, #1
 8003072:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	NVIC_Init(&nv);
 8003076:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800307a:	4618      	mov	r0, r3
 800307c:	f003 f93a 	bl	80062f4 <NVIC_Init>

	// Enable ADC3's global interrupt:

	ADC_ITConfig(ADC3, ADC_IT_AWD1 | ADC_IT_AWD2, ENABLE);
 8003080:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003084:	f2c5 0000 	movt	r0, #20480	; 0x5000
 8003088:	f44f 71c0 	mov.w	r1, #384	; 0x180
 800308c:	f04f 0201 	mov.w	r2, #1
 8003090:	f001 ffa0 	bl	8004fd4 <ADC_ITConfig>

	/* Enable ADC3 */
	ADC_Cmd(ADC3, ENABLE);
 8003094:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003098:	f2c5 0000 	movt	r0, #20480	; 0x5000
 800309c:	f04f 0101 	mov.w	r1, #1
 80030a0:	f001 f83e 	bl	8004120 <ADC_Cmd>

	/* wait for ADRDY */
	while(!ADC_GetFlagStatus(ADC3, ADC_FLAG_RDY));
 80030a4:	bf00      	nop
 80030a6:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80030aa:	f2c5 0000 	movt	r0, #20480	; 0x5000
 80030ae:	f04f 0101 	mov.w	r1, #1
 80030b2:	f001 ffad 	bl	8005010 <ADC_GetFlagStatus>
 80030b6:	4603      	mov	r3, r0
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	bf14      	ite	ne
 80030bc:	2300      	movne	r3, #0
 80030be:	2301      	moveq	r3, #1
 80030c0:	b2db      	uxtb	r3, r3
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d1ef      	bne.n	80030a6 <_Z21battery_watchdog_initv+0x22a>

	/* Start ADC3 Software Conversion */
	ADC_StartConversion(ADC3);
 80030c6:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80030ca:	f2c5 0000 	movt	r0, #20480	; 0x5000
 80030ce:	f001 fc97 	bl	8004a00 <ADC_StartConversion>
}
 80030d2:	f107 0748 	add.w	r7, r7, #72	; 0x48
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}
 80030da:	bf00      	nop

080030dc <_Z9adc1_initv>:
 * @Args: Nothing
 * @Return Val: Nothing
 */

void adc1_init(void) //PA2 -> Channel 3 on ADC1
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b092      	sub	sp, #72	; 0x48
 80030e0:	af00      	add	r7, sp, #0
	ADC_InitTypeDef       ADC_InitStructure;
	ADC_CommonInitTypeDef ADC_CommonInitStructure;
	GPIO_InitTypeDef      GPIO_InitStructure;
	/* Configure the ADC clock */
	RCC_ADCCLKConfig(RCC_ADC12PLLCLK_Div2);
 80030e2:	f44f 7088 	mov.w	r0, #272	; 0x110
 80030e6:	f003 fed5 	bl	8006e94 <RCC_ADCCLKConfig>

	/* Enable ADC1 clock */
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_ADC12, ENABLE);
 80030ea:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80030ee:	f04f 0101 	mov.w	r1, #1
 80030f2:	f004 f83f 	bl	8007174 <RCC_AHBPeriphClockCmd>
	/* ADC Channel configuration */
	/* GPIOC Periph clock enable */
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 80030f6:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80030fa:	f04f 0101 	mov.w	r1, #1
 80030fe:	f004 f839 	bl	8007174 <RCC_AHBPeriphClockCmd>

	/* Configure ADC Channel7 as analog input */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
 8003102:	f04f 0304 	mov.w	r3, #4
 8003106:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 8003108:	f04f 0303 	mov.w	r3, #3
 800310c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
 8003110:	f04f 0300 	mov.w	r3, #0
 8003114:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8003118:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800311c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003120:	4619      	mov	r1, r3
 8003122:	f002 fef9 	bl	8005f18 <GPIO_Init>

	ADC_StructInit(&ADC_InitStructure);
 8003126:	f107 0304 	add.w	r3, r7, #4
 800312a:	4618      	mov	r0, r3
 800312c:	f000 fef4 	bl	8003f18 <ADC_StructInit>

	/* Calibration procedure */
	ADC_VoltageRegulatorCmd(ADC1, ENABLE);
 8003130:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003134:	f04f 0101 	mov.w	r1, #1
 8003138:	f001 f896 	bl	8004268 <ADC_VoltageRegulatorCmd>

	/* Insert delay equal to 10 s */
	int foo;
	for(foo = 0; foo < 32000; ++foo)
 800313c:	f04f 0300 	mov.w	r3, #0
 8003140:	647b      	str	r3, [r7, #68]	; 0x44
 8003142:	e007      	b.n	8003154 <_Z9adc1_initv+0x78>
	{
	  ++foo;
 8003144:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003146:	f103 0301 	add.w	r3, r3, #1
 800314a:	647b      	str	r3, [r7, #68]	; 0x44
	/* Calibration procedure */
	ADC_VoltageRegulatorCmd(ADC1, ENABLE);

	/* Insert delay equal to 10 s */
	int foo;
	for(foo = 0; foo < 32000; ++foo)
 800314c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800314e:	f103 0301 	add.w	r3, r3, #1
 8003152:	647b      	str	r3, [r7, #68]	; 0x44
 8003154:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003156:	f647 43ff 	movw	r3, #31999	; 0x7cff
 800315a:	429a      	cmp	r2, r3
 800315c:	bfcc      	ite	gt
 800315e:	2300      	movgt	r3, #0
 8003160:	2301      	movle	r3, #1
 8003162:	b2db      	uxtb	r3, r3
 8003164:	2b00      	cmp	r3, #0
 8003166:	d1ed      	bne.n	8003144 <_Z9adc1_initv+0x68>
	{
	  ++foo;
	}

	ADC_SelectCalibrationMode(ADC1, ADC_CalibrationMode_Single);
 8003168:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800316c:	f04f 0100 	mov.w	r1, #0
 8003170:	f001 f81e 	bl	80041b0 <ADC_SelectCalibrationMode>
	ADC_StartCalibration(ADC1);
 8003174:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003178:	f000 ffee 	bl	8004158 <ADC_StartCalibration>

	while(ADC_GetCalibrationStatus(ADC1) != RESET );
 800317c:	bf00      	nop
 800317e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003182:	f001 f82b 	bl	80041dc <ADC_GetCalibrationStatus>
 8003186:	4603      	mov	r3, r0
 8003188:	2b00      	cmp	r3, #0
 800318a:	bf0c      	ite	eq
 800318c:	2300      	moveq	r3, #0
 800318e:	2301      	movne	r3, #1
 8003190:	b2db      	uxtb	r3, r3
 8003192:	2b00      	cmp	r3, #0
 8003194:	d1f3      	bne.n	800317e <_Z9adc1_initv+0xa2>

	ADC_CommonInitStructure.ADC_Mode = ADC_Mode_Independent;
 8003196:	f04f 0300 	mov.w	r3, #0
 800319a:	633b      	str	r3, [r7, #48]	; 0x30
	ADC_CommonInitStructure.ADC_Clock = ADC_Clock_AsynClkMode;
 800319c:	f04f 0300 	mov.w	r3, #0
 80031a0:	637b      	str	r3, [r7, #52]	; 0x34
	ADC_CommonInitStructure.ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 80031a2:	f04f 0300 	mov.w	r3, #0
 80031a6:	63bb      	str	r3, [r7, #56]	; 0x38
	ADC_CommonInitStructure.ADC_DMAMode = ADC_DMAMode_OneShot;
 80031a8:	f04f 0300 	mov.w	r3, #0
 80031ac:	63fb      	str	r3, [r7, #60]	; 0x3c
	ADC_CommonInitStructure.ADC_TwoSamplingDelay = 0;
 80031ae:	f04f 0300 	mov.w	r3, #0
 80031b2:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
	ADC_CommonInit(ADC1, &ADC_CommonInitStructure);
 80031b6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80031ba:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80031be:	4619      	mov	r1, r3
 80031c0:	f000 ff30 	bl	8004024 <ADC_CommonInit>

	ADC_InitStructure.ADC_ContinuousConvMode = ADC_ContinuousConvMode_Enable;
 80031c4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80031c8:	607b      	str	r3, [r7, #4]
	ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
 80031ca:	f04f 0300 	mov.w	r3, #0
 80031ce:	60bb      	str	r3, [r7, #8]
	ADC_InitStructure.ADC_ExternalTrigConvEvent = ADC_ExternalTrigConvEvent_0;
 80031d0:	f04f 0300 	mov.w	r3, #0
 80031d4:	60fb      	str	r3, [r7, #12]
	ADC_InitStructure.ADC_ExternalTrigEventEdge = ADC_ExternalTrigEventEdge_None;
 80031d6:	f04f 0300 	mov.w	r3, #0
 80031da:	613b      	str	r3, [r7, #16]
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 80031dc:	f04f 0300 	mov.w	r3, #0
 80031e0:	617b      	str	r3, [r7, #20]
	ADC_InitStructure.ADC_OverrunMode = ADC_OverrunMode_Disable;
 80031e2:	f04f 0300 	mov.w	r3, #0
 80031e6:	61bb      	str	r3, [r7, #24]
	ADC_InitStructure.ADC_AutoInjMode = ADC_AutoInjec_Disable;
 80031e8:	f04f 0300 	mov.w	r3, #0
 80031ec:	61fb      	str	r3, [r7, #28]
	ADC_InitStructure.ADC_NbrOfRegChannel = 1;
 80031ee:	f04f 0301 	mov.w	r3, #1
 80031f2:	f887 3020 	strb.w	r3, [r7, #32]
	ADC_Init(ADC1, &ADC_InitStructure);
 80031f6:	f107 0304 	add.w	r3, r7, #4
 80031fa:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80031fe:	4619      	mov	r1, r3
 8003200:	f000 fe48 	bl	8003e94 <ADC_Init>

	/* ADC1 regular channel3 configuration */
	ADC_RegularChannelConfig(ADC1, ADC_Channel_3, 1, ADC_SampleTime_601Cycles5);//ADC_SampleTime_61Cycles5);//ADC_SampleTime_7Cycles5);
 8003204:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003208:	f04f 0103 	mov.w	r1, #3
 800320c:	f04f 0201 	mov.w	r2, #1
 8003210:	f04f 0307 	mov.w	r3, #7
 8003214:	f001 faa8 	bl	8004768 <ADC_RegularChannelConfig>

	// Configure ADC1_2 global interrupt:

	NVIC_InitTypeDef nv;

	nv.NVIC_IRQChannel = ADC1_2_IRQn;
 8003218:	f04f 0312 	mov.w	r3, #18
 800321c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	nv.NVIC_IRQChannelPreemptionPriority = 2;
 8003220:	f04f 0302 	mov.w	r3, #2
 8003224:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	nv.NVIC_IRQChannelSubPriority = 0;
 8003228:	f04f 0300 	mov.w	r3, #0
 800322c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	nv.NVIC_IRQChannelCmd = ENABLE;
 8003230:	f04f 0301 	mov.w	r3, #1
 8003234:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	NVIC_Init(&nv);
 8003238:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800323c:	4618      	mov	r0, r3
 800323e:	f003 f859 	bl	80062f4 <NVIC_Init>

	// Enable ADC1's global interrupt:

	ADC_ITConfig(ADC1, ADC_IT_EOC, ENABLE);
 8003242:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003246:	f04f 0104 	mov.w	r1, #4
 800324a:	f04f 0201 	mov.w	r2, #1
 800324e:	f001 fec1 	bl	8004fd4 <ADC_ITConfig>

	/* Enable ADC1 */
	ADC_Cmd(ADC1, ENABLE);
 8003252:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003256:	f04f 0101 	mov.w	r1, #1
 800325a:	f000 ff61 	bl	8004120 <ADC_Cmd>

	/* wait for ADRDY */
	while(!ADC_GetFlagStatus(ADC1, ADC_FLAG_RDY));
 800325e:	bf00      	nop
 8003260:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003264:	f04f 0101 	mov.w	r1, #1
 8003268:	f001 fed2 	bl	8005010 <ADC_GetFlagStatus>
 800326c:	4603      	mov	r3, r0
 800326e:	2b00      	cmp	r3, #0
 8003270:	bf14      	ite	ne
 8003272:	2300      	movne	r3, #0
 8003274:	2301      	moveq	r3, #1
 8003276:	b2db      	uxtb	r3, r3
 8003278:	2b00      	cmp	r3, #0
 800327a:	d1f1      	bne.n	8003260 <_Z9adc1_initv+0x184>

	/* Start ADC1 Software Conversion */
	ADC_StartConversion(ADC1);
 800327c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003280:	f001 fbbe 	bl	8004a00 <ADC_StartConversion>
}
 8003284:	f107 0748 	add.w	r7, r7, #72	; 0x48
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}
 800328c:	f3af 8000 	nop.w

08003290 <_exit>:
char *__env[1] = { 0 };
char **environ = __env;

int _write(int file, char *ptr, int len);

void _exit(int status) {
 8003290:	b580      	push	{r7, lr}
 8003292:	b082      	sub	sp, #8
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
    _write(1, "exit", 4);
 8003298:	f04f 0001 	mov.w	r0, #1
 800329c:	f643 61b8 	movw	r1, #16056	; 0x3eb8
 80032a0:	f6c0 0101 	movt	r1, #2049	; 0x801
 80032a4:	f04f 0204 	mov.w	r2, #4
 80032a8:	f000 f97a 	bl	80035a0 <_write>
    while (1) {
        ;
    }
 80032ac:	e7fe      	b.n	80032ac <_exit+0x1c>
 80032ae:	bf00      	nop

080032b0 <_close>:
}

int _close(int file) {
 80032b0:	b480      	push	{r7}
 80032b2:	b083      	sub	sp, #12
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
    return -1;
 80032b8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80032bc:	4618      	mov	r0, r3
 80032be:	f107 070c 	add.w	r7, r7, #12
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bc80      	pop	{r7}
 80032c6:	4770      	bx	lr

080032c8 <_execve>:
/*
 execve
 Transfer control to a new process. Minimal implementation (for a system without processes):
 */
int _execve(char *name, char **argv, char **env) {
 80032c8:	b480      	push	{r7}
 80032ca:	b085      	sub	sp, #20
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	60f8      	str	r0, [r7, #12]
 80032d0:	60b9      	str	r1, [r7, #8]
 80032d2:	607a      	str	r2, [r7, #4]
    errno = ENOMEM;
 80032d4:	f640 231c 	movw	r3, #2588	; 0xa1c
 80032d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80032dc:	f04f 020c 	mov.w	r2, #12
 80032e0:	601a      	str	r2, [r3, #0]
    return -1;
 80032e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	f107 0714 	add.w	r7, r7, #20
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bc80      	pop	{r7}
 80032f0:	4770      	bx	lr
 80032f2:	bf00      	nop

080032f4 <_fork>:
/*
 fork
 Create a new process. Minimal implementation (for a system without processes):
 */

int _fork() {
 80032f4:	b480      	push	{r7}
 80032f6:	af00      	add	r7, sp, #0
    errno = EAGAIN;
 80032f8:	f640 231c 	movw	r3, #2588	; 0xa1c
 80032fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003300:	f04f 020b 	mov.w	r2, #11
 8003304:	601a      	str	r2, [r3, #0]
    return -1;
 8003306:	f04f 33ff 	mov.w	r3, #4294967295
}
 800330a:	4618      	mov	r0, r3
 800330c:	46bd      	mov	sp, r7
 800330e:	bc80      	pop	{r7}
 8003310:	4770      	bx	lr
 8003312:	bf00      	nop

08003314 <_fstat>:
 fstat
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
int _fstat(int file, struct stat *st) {
 8003314:	b480      	push	{r7}
 8003316:	b083      	sub	sp, #12
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
 800331c:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003324:	605a      	str	r2, [r3, #4]
    return 0;
 8003326:	f04f 0300 	mov.w	r3, #0
}
 800332a:	4618      	mov	r0, r3
 800332c:	f107 070c 	add.w	r7, r7, #12
 8003330:	46bd      	mov	sp, r7
 8003332:	bc80      	pop	{r7}
 8003334:	4770      	bx	lr
 8003336:	bf00      	nop

08003338 <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */

int _getpid() {
 8003338:	b480      	push	{r7}
 800333a:	af00      	add	r7, sp, #0
    return 1;
 800333c:	f04f 0301 	mov.w	r3, #1
}
 8003340:	4618      	mov	r0, r3
 8003342:	46bd      	mov	sp, r7
 8003344:	bc80      	pop	{r7}
 8003346:	4770      	bx	lr

08003348 <_isatty>:

/*
 isatty
 Query whether output stream is a terminal. For consistency with the other minimal implementations,
 */
int _isatty(int file) {
 8003348:	b480      	push	{r7}
 800334a:	b083      	sub	sp, #12
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
    switch (file){
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	f103 0300 	add.w	r3, r3, #0
 8003356:	2b02      	cmp	r3, #2
 8003358:	d802      	bhi.n	8003360 <_isatty+0x18>
    case STDOUT_FILENO:
    case STDERR_FILENO:
    case STDIN_FILENO:
        return 1;
 800335a:	f04f 0301 	mov.w	r3, #1
 800335e:	e008      	b.n	8003372 <_isatty+0x2a>
    default:
        //errno = ENOTTY;
        errno = EBADF;
 8003360:	f640 231c 	movw	r3, #2588	; 0xa1c
 8003364:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003368:	f04f 0209 	mov.w	r2, #9
 800336c:	601a      	str	r2, [r3, #0]
        return 0;
 800336e:	f04f 0300 	mov.w	r3, #0
    }
}
 8003372:	4618      	mov	r0, r3
 8003374:	f107 070c 	add.w	r7, r7, #12
 8003378:	46bd      	mov	sp, r7
 800337a:	bc80      	pop	{r7}
 800337c:	4770      	bx	lr
 800337e:	bf00      	nop

08003380 <_kill>:

/*
 kill
 Send a signal. Minimal implementation:
 */
int _kill(int pid, int sig) {
 8003380:	b480      	push	{r7}
 8003382:	b083      	sub	sp, #12
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
 8003388:	6039      	str	r1, [r7, #0]
    errno = EINVAL;
 800338a:	f640 231c 	movw	r3, #2588	; 0xa1c
 800338e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003392:	f04f 0216 	mov.w	r2, #22
 8003396:	601a      	str	r2, [r3, #0]
    return (-1);
 8003398:	f04f 33ff 	mov.w	r3, #4294967295
}
 800339c:	4618      	mov	r0, r3
 800339e:	f107 070c 	add.w	r7, r7, #12
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bc80      	pop	{r7}
 80033a6:	4770      	bx	lr

080033a8 <_link>:
/*
 link
 Establish a new name for an existing file. Minimal implementation:
 */

int _link(char *old, char *new) {
 80033a8:	b480      	push	{r7}
 80033aa:	b083      	sub	sp, #12
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
 80033b0:	6039      	str	r1, [r7, #0]
    errno = EMLINK;
 80033b2:	f640 231c 	movw	r3, #2588	; 0xa1c
 80033b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80033ba:	f04f 021f 	mov.w	r2, #31
 80033be:	601a      	str	r2, [r3, #0]
    return -1;
 80033c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	f107 070c 	add.w	r7, r7, #12
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bc80      	pop	{r7}
 80033ce:	4770      	bx	lr

080033d0 <_lseek>:

/*
 lseek
 Set position in a file. Minimal implementation:
 */
int _lseek(int file, int ptr, int dir) {
 80033d0:	b480      	push	{r7}
 80033d2:	b085      	sub	sp, #20
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	60f8      	str	r0, [r7, #12]
 80033d8:	60b9      	str	r1, [r7, #8]
 80033da:	607a      	str	r2, [r7, #4]
    return 0;
 80033dc:	f04f 0300 	mov.w	r3, #0
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	f107 0714 	add.w	r7, r7, #20
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bc80      	pop	{r7}
 80033ea:	4770      	bx	lr

080033ec <_sbrk>:
/*
 sbrk
 Increase program data space.
 Malloc and related functions depend on this
 */
caddr_t _sbrk(int incr) {
 80033ec:	b590      	push	{r4, r7, lr}
 80033ee:	b085      	sub	sp, #20
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]

    extern char _ebss; // Defined by the linker
    static char *heap_end;
    char *prev_heap_end;

    if (heap_end == 0) {
 80033f4:	f640 13e4 	movw	r3, #2532	; 0x9e4
 80033f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d108      	bne.n	8003414 <_sbrk+0x28>
        heap_end = &_ebss;
 8003402:	f640 13e4 	movw	r3, #2532	; 0x9e4
 8003406:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800340a:	f640 2220 	movw	r2, #2592	; 0xa20
 800340e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003412:	601a      	str	r2, [r3, #0]
    }
    prev_heap_end = heap_end;
 8003414:	f640 13e4 	movw	r3, #2532	; 0x9e4
 8003418:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	60fb      	str	r3, [r7, #12]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
{
  register uint32_t result;

  __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 8003420:	f3ef 8408 	mrs	r4, MSP
  return(result);
 8003424:	4623      	mov	r3, r4

char * stack = (char*) __get_MSP();
 8003426:	60bb      	str	r3, [r7, #8]
     if (heap_end + incr >  stack)
 8003428:	f640 13e4 	movw	r3, #2532	; 0x9e4
 800342c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	18d2      	adds	r2, r2, r3
 8003436:	68bb      	ldr	r3, [r7, #8]
 8003438:	429a      	cmp	r2, r3
 800343a:	d913      	bls.n	8003464 <_sbrk+0x78>
     {
         _write (STDERR_FILENO, "Heap and stack collision\n", 25);
 800343c:	f04f 0002 	mov.w	r0, #2
 8003440:	f643 61c0 	movw	r1, #16064	; 0x3ec0
 8003444:	f6c0 0101 	movt	r1, #2049	; 0x801
 8003448:	f04f 0219 	mov.w	r2, #25
 800344c:	f000 f8a8 	bl	80035a0 <_write>
         errno = ENOMEM;
 8003450:	f640 231c 	movw	r3, #2588	; 0xa1c
 8003454:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003458:	f04f 020c 	mov.w	r2, #12
 800345c:	601a      	str	r2, [r3, #0]
         return  (caddr_t) -1;
 800345e:	f04f 33ff 	mov.w	r3, #4294967295
 8003462:	e00c      	b.n	800347e <_sbrk+0x92>
         //abort ();
     }

    heap_end += incr;
 8003464:	f640 13e4 	movw	r3, #2532	; 0x9e4
 8003468:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800346c:	681a      	ldr	r2, [r3, #0]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	18d2      	adds	r2, r2, r3
 8003472:	f640 13e4 	movw	r3, #2532	; 0x9e4
 8003476:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800347a:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
 800347c:	68fb      	ldr	r3, [r7, #12]

}
 800347e:	4618      	mov	r0, r3
 8003480:	f107 0714 	add.w	r7, r7, #20
 8003484:	46bd      	mov	sp, r7
 8003486:	bd90      	pop	{r4, r7, pc}

08003488 <_read>:
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */


int _read(int file, char *ptr, int len) {
 8003488:	b480      	push	{r7}
 800348a:	b089      	sub	sp, #36	; 0x24
 800348c:	af00      	add	r7, sp, #0
 800348e:	60f8      	str	r0, [r7, #12]
 8003490:	60b9      	str	r1, [r7, #8]
 8003492:	607a      	str	r2, [r7, #4]
    int n;
    int num = 0;
 8003494:	f04f 0300 	mov.w	r3, #0
 8003498:	61bb      	str	r3, [r7, #24]
    switch (file) {
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d128      	bne.n	80034f2 <_read+0x6a>
    case STDIN_FILENO:
        for (n = 0; n < len; n++) {
 80034a0:	f04f 0300 	mov.w	r3, #0
 80034a4:	61fb      	str	r3, [r7, #28]
 80034a6:	e01f      	b.n	80034e8 <_read+0x60>
#if   STDIN_USART == 1
            while ((USART1->ISR & USART_FLAG_RXNE) == (uint16_t)RESET) {}
 80034a8:	bf00      	nop
 80034aa:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80034ae:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80034b2:	69db      	ldr	r3, [r3, #28]
 80034b4:	f003 0320 	and.w	r3, r3, #32
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d0f6      	beq.n	80034aa <_read+0x22>
            char c = (char)(USART1->RDR & (uint16_t)0x01FF);
 80034bc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80034c0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80034c4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80034c6:	b29b      	uxth	r3, r3
 80034c8:	75fb      	strb	r3, [r7, #23]
            char c = (char) (USART2->RDR & (uint16_t) 0x01FF);
#elif STDIN_USART == 3
            while ((USART3->SR & USART_FLAG_RXNE) == (uint16_t)RESET) {}
            char c = (char)(USART3->RDR & (uint16_t)0x01FF);
#endif
            *ptr++ = c;
 80034ca:	68bb      	ldr	r3, [r7, #8]
 80034cc:	7dfa      	ldrb	r2, [r7, #23]
 80034ce:	701a      	strb	r2, [r3, #0]
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	f103 0301 	add.w	r3, r3, #1
 80034d6:	60bb      	str	r3, [r7, #8]
            num++;
 80034d8:	69bb      	ldr	r3, [r7, #24]
 80034da:	f103 0301 	add.w	r3, r3, #1
 80034de:	61bb      	str	r3, [r7, #24]
int _read(int file, char *ptr, int len) {
    int n;
    int num = 0;
    switch (file) {
    case STDIN_FILENO:
        for (n = 0; n < len; n++) {
 80034e0:	69fb      	ldr	r3, [r7, #28]
 80034e2:	f103 0301 	add.w	r3, r3, #1
 80034e6:	61fb      	str	r3, [r7, #28]
 80034e8:	69fa      	ldr	r2, [r7, #28]
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	429a      	cmp	r2, r3
 80034ee:	dbdb      	blt.n	80034a8 <_read+0x20>
            char c = (char)(USART3->RDR & (uint16_t)0x01FF);
#endif
            *ptr++ = c;
            num++;
        }
        break;
 80034f0:	e009      	b.n	8003506 <_read+0x7e>
    default:
        errno = EBADF;
 80034f2:	f640 231c 	movw	r3, #2588	; 0xa1c
 80034f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034fa:	f04f 0209 	mov.w	r2, #9
 80034fe:	601a      	str	r2, [r3, #0]
        return -1;
 8003500:	f04f 33ff 	mov.w	r3, #4294967295
 8003504:	e000      	b.n	8003508 <_read+0x80>
    }
    return num;
 8003506:	69bb      	ldr	r3, [r7, #24]
}
 8003508:	4618      	mov	r0, r3
 800350a:	f107 0724 	add.w	r7, r7, #36	; 0x24
 800350e:	46bd      	mov	sp, r7
 8003510:	bc80      	pop	{r7}
 8003512:	4770      	bx	lr

08003514 <_stat>:
 stat
 Status of a file (by name). Minimal implementation:
 int    _EXFUN(stat,( const char *__path, struct stat *__sbuf ));
 */

int _stat(const char *filepath, struct stat *st) {
 8003514:	b480      	push	{r7}
 8003516:	b083      	sub	sp, #12
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
 800351c:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003524:	605a      	str	r2, [r3, #4]
    return 0;
 8003526:	f04f 0300 	mov.w	r3, #0
}
 800352a:	4618      	mov	r0, r3
 800352c:	f107 070c 	add.w	r7, r7, #12
 8003530:	46bd      	mov	sp, r7
 8003532:	bc80      	pop	{r7}
 8003534:	4770      	bx	lr
 8003536:	bf00      	nop

08003538 <_times>:
/*
 times
 Timing information for current process. Minimal implementation:
 */

clock_t _times(struct tms *buf) {
 8003538:	b480      	push	{r7}
 800353a:	b083      	sub	sp, #12
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
    return -1;
 8003540:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003544:	4618      	mov	r0, r3
 8003546:	f107 070c 	add.w	r7, r7, #12
 800354a:	46bd      	mov	sp, r7
 800354c:	bc80      	pop	{r7}
 800354e:	4770      	bx	lr

08003550 <_unlink>:

/*
 unlink
 Remove a file's directory entry. Minimal implementation:
 */
int _unlink(char *name) {
 8003550:	b480      	push	{r7}
 8003552:	b083      	sub	sp, #12
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
    errno = ENOENT;
 8003558:	f640 231c 	movw	r3, #2588	; 0xa1c
 800355c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003560:	f04f 0202 	mov.w	r2, #2
 8003564:	601a      	str	r2, [r3, #0]
    return -1;
 8003566:	f04f 33ff 	mov.w	r3, #4294967295
}
 800356a:	4618      	mov	r0, r3
 800356c:	f107 070c 	add.w	r7, r7, #12
 8003570:	46bd      	mov	sp, r7
 8003572:	bc80      	pop	{r7}
 8003574:	4770      	bx	lr
 8003576:	bf00      	nop

08003578 <_wait>:

/*
 wait
 Wait for a child process. Minimal implementation:
 */
int _wait(int *status) {
 8003578:	b480      	push	{r7}
 800357a:	b083      	sub	sp, #12
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
    errno = ECHILD;
 8003580:	f640 231c 	movw	r3, #2588	; 0xa1c
 8003584:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003588:	f04f 020a 	mov.w	r2, #10
 800358c:	601a      	str	r2, [r3, #0]
    return -1;
 800358e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003592:	4618      	mov	r0, r3
 8003594:	f107 070c 	add.w	r7, r7, #12
 8003598:	46bd      	mov	sp, r7
 800359a:	bc80      	pop	{r7}
 800359c:	4770      	bx	lr
 800359e:	bf00      	nop

080035a0 <_write>:
/*
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
int _write(int file, char *ptr, int len) {
 80035a0:	b480      	push	{r7}
 80035a2:	b087      	sub	sp, #28
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	60f8      	str	r0, [r7, #12]
 80035a8:	60b9      	str	r1, [r7, #8]
 80035aa:	607a      	str	r2, [r7, #4]
    int n;
    switch (file) {
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	2b01      	cmp	r3, #1
 80035b0:	d002      	beq.n	80035b8 <_write+0x18>
 80035b2:	2b02      	cmp	r3, #2
 80035b4:	d022      	beq.n	80035fc <_write+0x5c>
 80035b6:	e043      	b.n	8003640 <_write+0xa0>
    case STDOUT_FILENO: /*stdout*/
        for (n = 0; n < len; n++) {
 80035b8:	f04f 0300 	mov.w	r3, #0
 80035bc:	617b      	str	r3, [r7, #20]
 80035be:	e018      	b.n	80035f2 <_write+0x52>
#if STDOUT_USART == 1
            while ((USART1->ISR & USART_FLAG_TC) == (uint16_t)RESET) {}
 80035c0:	bf00      	nop
 80035c2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80035c6:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80035ca:	69db      	ldr	r3, [r3, #28]
 80035cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d0f6      	beq.n	80035c2 <_write+0x22>
            USART1->TDR = (*ptr++ & (uint16_t)0x01FF);
 80035d4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80035d8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80035dc:	68ba      	ldr	r2, [r7, #8]
 80035de:	7812      	ldrb	r2, [r2, #0]
 80035e0:	851a      	strh	r2, [r3, #40]	; 0x28
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	f103 0301 	add.w	r3, r3, #1
 80035e8:	60bb      	str	r3, [r7, #8]
 */
int _write(int file, char *ptr, int len) {
    int n;
    switch (file) {
    case STDOUT_FILENO: /*stdout*/
        for (n = 0; n < len; n++) {
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	f103 0301 	add.w	r3, r3, #1
 80035f0:	617b      	str	r3, [r7, #20]
 80035f2:	697a      	ldr	r2, [r7, #20]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	429a      	cmp	r2, r3
 80035f8:	dbe2      	blt.n	80035c0 <_write+0x20>
            while ((USART3->ISR & USART_FLAG_TC) == (uint16_t)RESET) {}
            USART3->TDR = (*ptr++ & (uint16_t)0x01FF);

#endif
        }
        break;
 80035fa:	e02b      	b.n	8003654 <_write+0xb4>
    case STDERR_FILENO: /* stderr */
        for (n = 0; n < len; n++) {
 80035fc:	f04f 0300 	mov.w	r3, #0
 8003600:	617b      	str	r3, [r7, #20]
 8003602:	e018      	b.n	8003636 <_write+0x96>
#if STDERR_USART == 1
            while ((USART1->ISR & USART_FLAG_TC) == (uint16_t)RESET) {}
            USART1->TDR = (*ptr++ & (uint16_t)0x01FF);
#elif  STDERR_USART == 2
            while ((USART2->ISR & USART_FLAG_TC) == (uint16_t) RESET) {
 8003604:	bf00      	nop
 8003606:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 800360a:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800360e:	69db      	ldr	r3, [r3, #28]
 8003610:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003614:	2b00      	cmp	r3, #0
 8003616:	d0f6      	beq.n	8003606 <_write+0x66>
            }
            USART2->TDR = (*ptr++ & (uint16_t) 0x01FF);
 8003618:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 800361c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003620:	68ba      	ldr	r2, [r7, #8]
 8003622:	7812      	ldrb	r2, [r2, #0]
 8003624:	851a      	strh	r2, [r3, #40]	; 0x28
 8003626:	68bb      	ldr	r3, [r7, #8]
 8003628:	f103 0301 	add.w	r3, r3, #1
 800362c:	60bb      	str	r3, [r7, #8]

#endif
        }
        break;
    case STDERR_FILENO: /* stderr */
        for (n = 0; n < len; n++) {
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	f103 0301 	add.w	r3, r3, #1
 8003634:	617b      	str	r3, [r7, #20]
 8003636:	697a      	ldr	r2, [r7, #20]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	429a      	cmp	r2, r3
 800363c:	dbe2      	blt.n	8003604 <_write+0x64>
#elif  STDERR_USART == 3
            while ((USART3->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
            USART3->TDR = (*ptr++ & (uint16_t)0x01FF);
#endif
        }
        break;
 800363e:	e009      	b.n	8003654 <_write+0xb4>
    default:
        errno = EBADF;
 8003640:	f640 231c 	movw	r3, #2588	; 0xa1c
 8003644:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003648:	f04f 0209 	mov.w	r2, #9
 800364c:	601a      	str	r2, [r3, #0]
        return -1;
 800364e:	f04f 33ff 	mov.w	r3, #4294967295
 8003652:	e000      	b.n	8003656 <_write+0xb6>
    }
    return len;
 8003654:	687b      	ldr	r3, [r7, #4]
}
 8003656:	4618      	mov	r0, r3
 8003658:	f107 071c 	add.w	r7, r7, #28
 800365c:	46bd      	mov	sp, r7
 800365e:	bc80      	pop	{r7}
 8003660:	4770      	bx	lr
 8003662:	bf00      	nop

08003664 <_Z13pwm_out1_initt>:
 */

#include "pwm.h"

void pwm_out1_init(uint16_t frequency)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b08e      	sub	sp, #56	; 0x38
 8003668:	af00      	add	r7, sp, #0
 800366a:	4603      	mov	r3, r0
 800366c:	80fb      	strh	r3, [r7, #6]
	int period = 0;
 800366e:	f04f 0300 	mov.w	r3, #0
 8003672:	637b      	str	r3, [r7, #52]	; 0x34
	int psc = 0;
 8003674:	f04f 0300 	mov.w	r3, #0
 8003678:	633b      	str	r3, [r7, #48]	; 0x30
	config_pwm_freq((int)frequency, &period, &psc);
 800367a:	88f9      	ldrh	r1, [r7, #6]
 800367c:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8003680:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003684:	4608      	mov	r0, r1
 8003686:	4611      	mov	r1, r2
 8003688:	461a      	mov	r2, r3
 800368a:	f000 fa57 	bl	8003b3c <_Z15config_pwm_freqiPiS_>

	TIM_TimeBaseInitTypeDef i;
	TIM_OCInitTypeDef j;
	GPIO_InitTypeDef g;

	i.TIM_CounterMode = TIM_CounterMode_Up;
 800368e:	f04f 0300 	mov.w	r3, #0
 8003692:	84fb      	strh	r3, [r7, #38]	; 0x26
	i.TIM_ClockDivision = 0;//clk_div;
 8003694:	f04f 0300 	mov.w	r3, #0
 8003698:	85bb      	strh	r3, [r7, #44]	; 0x2c
	i.TIM_RepetitionCounter = 0;
 800369a:	f04f 0300 	mov.w	r3, #0
 800369e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	i.TIM_Prescaler = ((uint16_t)psc)-1;
 80036a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036a4:	b29b      	uxth	r3, r3
 80036a6:	f103 33ff 	add.w	r3, r3, #4294967295
 80036aa:	b29b      	uxth	r3, r3
 80036ac:	84bb      	strh	r3, [r7, #36]	; 0x24
	i.TIM_Period = ((uint16_t)period)-1;
 80036ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036b0:	b29b      	uxth	r3, r3
 80036b2:	f103 33ff 	add.w	r3, r3, #4294967295
 80036b6:	62bb      	str	r3, [r7, #40]	; 0x28

	j.TIM_OCMode = TIM_OCMode_PWM1;
 80036b8:	f04f 0360 	mov.w	r3, #96	; 0x60
 80036bc:	613b      	str	r3, [r7, #16]
	j.TIM_OutputState = TIM_OutputState_Enable;
 80036be:	f04f 0301 	mov.w	r3, #1
 80036c2:	82bb      	strh	r3, [r7, #20]
	j.TIM_Pulse = 8191;//25000;
 80036c4:	f641 73ff 	movw	r3, #8191	; 0x1fff
 80036c8:	61bb      	str	r3, [r7, #24]
	j.TIM_OCPolarity = TIM_OCPolarity_High;
 80036ca:	f04f 0300 	mov.w	r3, #0
 80036ce:	83bb      	strh	r3, [r7, #28]

	g.GPIO_Mode = GPIO_Mode_AF;
 80036d0:	f04f 0302 	mov.w	r3, #2
 80036d4:	733b      	strb	r3, [r7, #12]
	g.GPIO_OType = GPIO_OType_PP;
 80036d6:	f04f 0300 	mov.w	r3, #0
 80036da:	73bb      	strb	r3, [r7, #14]
	g.GPIO_Pin = GPIO_Pin_4;
 80036dc:	f04f 0310 	mov.w	r3, #16
 80036e0:	60bb      	str	r3, [r7, #8]
	g.GPIO_PuPd = GPIO_PuPd_UP;
 80036e2:	f04f 0301 	mov.w	r3, #1
 80036e6:	73fb      	strb	r3, [r7, #15]
	g.GPIO_Speed = GPIO_Speed_50MHz;
 80036e8:	f04f 0303 	mov.w	r3, #3
 80036ec:	737b      	strb	r3, [r7, #13]

	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 80036ee:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80036f2:	f04f 0101 	mov.w	r1, #1
 80036f6:	f003 fd3d 	bl	8007174 <RCC_AHBPeriphClockCmd>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource4, GPIO_AF_2); // AF2, 10:
 80036fa:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80036fe:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8003702:	f04f 0104 	mov.w	r1, #4
 8003706:	f04f 0202 	mov.w	r2, #2
 800370a:	f002 fd8b 	bl	8006224 <GPIO_PinAFConfig>
	GPIO_Init(GPIOB, &g);
 800370e:	f107 0308 	add.w	r3, r7, #8
 8003712:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003716:	f6c4 0000 	movt	r0, #18432	; 0x4800
 800371a:	4619      	mov	r1, r3
 800371c:	f002 fbfc 	bl	8005f18 <GPIO_Init>

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 8003720:	f04f 0002 	mov.w	r0, #2
 8003724:	f04f 0101 	mov.w	r1, #1
 8003728:	f003 fd78 	bl	800721c <RCC_APB1PeriphClockCmd>
	TIM_InternalClockConfig(TIM3);
 800372c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003730:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8003734:	f006 fc26 	bl	8009f84 <TIM_InternalClockConfig>
	TIM_TimeBaseInit(TIM3, &i);
 8003738:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800373c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003740:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8003744:	4619      	mov	r1, r3
 8003746:	f004 fed5 	bl	80084f4 <TIM_TimeBaseInit>
	TIM_OC1Init(TIM3, &j);
 800374a:	f107 0310 	add.w	r3, r7, #16
 800374e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003752:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8003756:	4619      	mov	r1, r3
 8003758:	f005 f8b0 	bl	80088bc <TIM_OC1Init>
	TIM_OC1PreloadConfig(TIM3, TIM_OCPreload_Enable);
 800375c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003760:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8003764:	f04f 0108 	mov.w	r1, #8
 8003768:	f005 fd5e 	bl	8009228 <TIM_OC1PreloadConfig>
	TIM_ARRPreloadConfig(TIM3, ENABLE);
 800376c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003770:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8003774:	f04f 0101 	mov.w	r1, #1
 8003778:	f005 f828 	bl	80087cc <TIM_ARRPreloadConfig>

	TIM_CCxCmd(TIM3, TIM_Channel_1, TIM_CCx_Enable);
 800377c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003780:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8003784:	f04f 0100 	mov.w	r1, #0
 8003788:	f04f 0201 	mov.w	r2, #1
 800378c:	f006 f83e 	bl	800980c <TIM_CCxCmd>
	TIM_Cmd(TIM3, ENABLE);
 8003790:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003794:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8003798:	f04f 0101 	mov.w	r1, #1
 800379c:	f005 f86e 	bl	800887c <TIM_Cmd>
	TIM_GenerateEvent(TIM3, TIM_EventSource_Update);
 80037a0:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80037a4:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80037a8:	f04f 0101 	mov.w	r1, #1
 80037ac:	f006 fb1c 	bl	8009de8 <TIM_GenerateEvent>
}
 80037b0:	f107 0738 	add.w	r7, r7, #56	; 0x38
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}

080037b8 <_Z11pwm1_outputf>:

void pwm1_output(float duty)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b084      	sub	sp, #16
 80037bc:	af00      	add	r7, sp, #0
 80037be:	ed87 0a01 	vstr	s0, [r7, #4]
	uint16_t setval = (uint16_t)((float)TIM3->ARR * duty);
 80037c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80037c6:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80037ca:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80037ce:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80037d2:	edd7 7a01 	vldr	s15, [r7, #4]
 80037d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80037de:	ee17 3a90 	vmov	r3, s15
 80037e2:	81fb      	strh	r3, [r7, #14]
	TIM_SetCompare1(TIM3, setval);
 80037e4:	89fb      	ldrh	r3, [r7, #14]
 80037e6:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80037ea:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80037ee:	4619      	mov	r1, r3
 80037f0:	f005 fc14 	bl	800901c <TIM_SetCompare1>
}
 80037f4:	f107 0710 	add.w	r7, r7, #16
 80037f8:	46bd      	mov	sp, r7
 80037fa:	bd80      	pop	{r7, pc}

080037fc <_Z13pwm_out2_initt>:

void pwm_out2_init(uint16_t frequency)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b08e      	sub	sp, #56	; 0x38
 8003800:	af00      	add	r7, sp, #0
 8003802:	4603      	mov	r3, r0
 8003804:	80fb      	strh	r3, [r7, #6]
	int period = 0;
 8003806:	f04f 0300 	mov.w	r3, #0
 800380a:	637b      	str	r3, [r7, #52]	; 0x34
	int psc = 0;
 800380c:	f04f 0300 	mov.w	r3, #0
 8003810:	633b      	str	r3, [r7, #48]	; 0x30
	config_pwm_freq((int)frequency, &period, &psc);
 8003812:	88f9      	ldrh	r1, [r7, #6]
 8003814:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8003818:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800381c:	4608      	mov	r0, r1
 800381e:	4611      	mov	r1, r2
 8003820:	461a      	mov	r2, r3
 8003822:	f000 f98b 	bl	8003b3c <_Z15config_pwm_freqiPiS_>

	TIM_TimeBaseInitTypeDef i;
	TIM_OCInitTypeDef j;
	GPIO_InitTypeDef g;

	i.TIM_CounterMode = TIM_CounterMode_Up;
 8003826:	f04f 0300 	mov.w	r3, #0
 800382a:	84fb      	strh	r3, [r7, #38]	; 0x26
	i.TIM_ClockDivision = 0;//clk_div;
 800382c:	f04f 0300 	mov.w	r3, #0
 8003830:	85bb      	strh	r3, [r7, #44]	; 0x2c
	i.TIM_RepetitionCounter = 0;
 8003832:	f04f 0300 	mov.w	r3, #0
 8003836:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	i.TIM_Prescaler = ((uint16_t)psc)-1;
 800383a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800383c:	b29b      	uxth	r3, r3
 800383e:	f103 33ff 	add.w	r3, r3, #4294967295
 8003842:	b29b      	uxth	r3, r3
 8003844:	84bb      	strh	r3, [r7, #36]	; 0x24
	i.TIM_Period = ((uint16_t)period)-1;
 8003846:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003848:	b29b      	uxth	r3, r3
 800384a:	f103 33ff 	add.w	r3, r3, #4294967295
 800384e:	62bb      	str	r3, [r7, #40]	; 0x28

	j.TIM_OCMode = TIM_OCMode_PWM1;
 8003850:	f04f 0360 	mov.w	r3, #96	; 0x60
 8003854:	613b      	str	r3, [r7, #16]
	j.TIM_OutputState = TIM_OutputState_Enable;
 8003856:	f04f 0301 	mov.w	r3, #1
 800385a:	82bb      	strh	r3, [r7, #20]
	j.TIM_Pulse = 8191;
 800385c:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8003860:	61bb      	str	r3, [r7, #24]
	j.TIM_OCPolarity = TIM_OCPolarity_High;
 8003862:	f04f 0300 	mov.w	r3, #0
 8003866:	83bb      	strh	r3, [r7, #28]

	g.GPIO_Mode = GPIO_Mode_AF;
 8003868:	f04f 0302 	mov.w	r3, #2
 800386c:	733b      	strb	r3, [r7, #12]
	g.GPIO_OType = GPIO_OType_PP;
 800386e:	f04f 0300 	mov.w	r3, #0
 8003872:	73bb      	strb	r3, [r7, #14]
	g.GPIO_Pin = GPIO_Pin_5;
 8003874:	f04f 0320 	mov.w	r3, #32
 8003878:	60bb      	str	r3, [r7, #8]
	g.GPIO_PuPd = GPIO_PuPd_UP;
 800387a:	f04f 0301 	mov.w	r3, #1
 800387e:	73fb      	strb	r3, [r7, #15]
	g.GPIO_Speed = GPIO_Speed_50MHz;
 8003880:	f04f 0303 	mov.w	r3, #3
 8003884:	737b      	strb	r3, [r7, #13]

	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 8003886:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800388a:	f04f 0101 	mov.w	r1, #1
 800388e:	f003 fc71 	bl	8007174 <RCC_AHBPeriphClockCmd>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource5, GPIO_AF_2); // AF 2, 10:
 8003892:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003896:	f6c4 0000 	movt	r0, #18432	; 0x4800
 800389a:	f04f 0105 	mov.w	r1, #5
 800389e:	f04f 0202 	mov.w	r2, #2
 80038a2:	f002 fcbf 	bl	8006224 <GPIO_PinAFConfig>
	GPIO_Init(GPIOB, &g);
 80038a6:	f107 0308 	add.w	r3, r7, #8
 80038aa:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80038ae:	f6c4 0000 	movt	r0, #18432	; 0x4800
 80038b2:	4619      	mov	r1, r3
 80038b4:	f002 fb30 	bl	8005f18 <GPIO_Init>


	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 80038b8:	f04f 0002 	mov.w	r0, #2
 80038bc:	f04f 0101 	mov.w	r1, #1
 80038c0:	f003 fcac 	bl	800721c <RCC_APB1PeriphClockCmd>
	TIM_InternalClockConfig(TIM3);
 80038c4:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80038c8:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80038cc:	f006 fb5a 	bl	8009f84 <TIM_InternalClockConfig>
	TIM_TimeBaseInit(TIM3, &i);
 80038d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80038d4:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80038d8:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80038dc:	4619      	mov	r1, r3
 80038de:	f004 fe09 	bl	80084f4 <TIM_TimeBaseInit>
	TIM_OC2Init(TIM3, &j);
 80038e2:	f107 0310 	add.w	r3, r7, #16
 80038e6:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80038ea:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80038ee:	4619      	mov	r1, r3
 80038f0:	f005 f878 	bl	80089e4 <TIM_OC2Init>
	TIM_OC2PreloadConfig(TIM3, TIM_OCPreload_Enable);
 80038f4:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80038f8:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80038fc:	f04f 0108 	mov.w	r1, #8
 8003900:	f005 fcae 	bl	8009260 <TIM_OC2PreloadConfig>
	TIM_ARRPreloadConfig(TIM3, ENABLE);
 8003904:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003908:	f2c4 0000 	movt	r0, #16384	; 0x4000
 800390c:	f04f 0101 	mov.w	r1, #1
 8003910:	f004 ff5c 	bl	80087cc <TIM_ARRPreloadConfig>

	TIM_CCxCmd(TIM3, TIM_Channel_2, TIM_CCx_Enable);
 8003914:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003918:	f2c4 0000 	movt	r0, #16384	; 0x4000
 800391c:	f04f 0104 	mov.w	r1, #4
 8003920:	f04f 0201 	mov.w	r2, #1
 8003924:	f005 ff72 	bl	800980c <TIM_CCxCmd>
	TIM_Cmd(TIM3, ENABLE);
 8003928:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800392c:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8003930:	f04f 0101 	mov.w	r1, #1
 8003934:	f004 ffa2 	bl	800887c <TIM_Cmd>
	TIM_GenerateEvent(TIM3, TIM_EventSource_Update);
 8003938:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800393c:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8003940:	f04f 0101 	mov.w	r1, #1
 8003944:	f006 fa50 	bl	8009de8 <TIM_GenerateEvent>
}
 8003948:	f107 0738 	add.w	r7, r7, #56	; 0x38
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}

08003950 <_Z11pwm2_outputf>:

void pwm2_output(float duty)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b084      	sub	sp, #16
 8003954:	af00      	add	r7, sp, #0
 8003956:	ed87 0a01 	vstr	s0, [r7, #4]
	uint16_t setval = (uint16_t)((float)TIM3->ARR * duty);
 800395a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800395e:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003962:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8003966:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800396a:	edd7 7a01 	vldr	s15, [r7, #4]
 800396e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003972:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003976:	ee17 3a90 	vmov	r3, s15
 800397a:	81fb      	strh	r3, [r7, #14]
	TIM_SetCompare2(TIM3, setval);
 800397c:	89fb      	ldrh	r3, [r7, #14]
 800397e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003982:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8003986:	4619      	mov	r1, r3
 8003988:	f005 fb56 	bl	8009038 <TIM_SetCompare2>
}
 800398c:	f107 0710 	add.w	r7, r7, #16
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}

08003994 <_Z13pwm_out3_initt>:
// PE0, TIM16:
void pwm_out3_init(uint16_t frequency)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b08e      	sub	sp, #56	; 0x38
 8003998:	af00      	add	r7, sp, #0
 800399a:	4603      	mov	r3, r0
 800399c:	80fb      	strh	r3, [r7, #6]
	TIM_GenerateEvent(TIM16, TIM_EventSource_Update);
	*/

	///////////////////////////////////////////////////

	int period = 0;
 800399e:	f04f 0300 	mov.w	r3, #0
 80039a2:	637b      	str	r3, [r7, #52]	; 0x34
	int psc = 0;
 80039a4:	f04f 0300 	mov.w	r3, #0
 80039a8:	633b      	str	r3, [r7, #48]	; 0x30
	config_pwm_freq((int)frequency, &period, &psc);
 80039aa:	88f9      	ldrh	r1, [r7, #6]
 80039ac:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80039b0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80039b4:	4608      	mov	r0, r1
 80039b6:	4611      	mov	r1, r2
 80039b8:	461a      	mov	r2, r3
 80039ba:	f000 f8bf 	bl	8003b3c <_Z15config_pwm_freqiPiS_>

	TIM_TimeBaseInitTypeDef i;
	TIM_OCInitTypeDef j;
	GPIO_InitTypeDef g;

	i.TIM_CounterMode = TIM_CounterMode_Up;
 80039be:	f04f 0300 	mov.w	r3, #0
 80039c2:	84fb      	strh	r3, [r7, #38]	; 0x26
	i.TIM_ClockDivision = 0;
 80039c4:	f04f 0300 	mov.w	r3, #0
 80039c8:	85bb      	strh	r3, [r7, #44]	; 0x2c
	i.TIM_RepetitionCounter = 0;
 80039ca:	f04f 0300 	mov.w	r3, #0
 80039ce:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	i.TIM_Prescaler = ((uint16_t)psc)-1;
 80039d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039d4:	b29b      	uxth	r3, r3
 80039d6:	f103 33ff 	add.w	r3, r3, #4294967295
 80039da:	b29b      	uxth	r3, r3
 80039dc:	84bb      	strh	r3, [r7, #36]	; 0x24
	i.TIM_Period = ((uint16_t)period)-1;
 80039de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80039e0:	b29b      	uxth	r3, r3
 80039e2:	f103 33ff 	add.w	r3, r3, #4294967295
 80039e6:	62bb      	str	r3, [r7, #40]	; 0x28

	j.TIM_OCMode = TIM_OCMode_PWM1;
 80039e8:	f04f 0360 	mov.w	r3, #96	; 0x60
 80039ec:	613b      	str	r3, [r7, #16]
	j.TIM_OutputState = TIM_OutputState_Enable;
 80039ee:	f04f 0301 	mov.w	r3, #1
 80039f2:	82bb      	strh	r3, [r7, #20]
	j.TIM_Pulse = 8191;
 80039f4:	f641 73ff 	movw	r3, #8191	; 0x1fff
 80039f8:	61bb      	str	r3, [r7, #24]
	j.TIM_OCPolarity = TIM_OCPolarity_High;
 80039fa:	f04f 0300 	mov.w	r3, #0
 80039fe:	83bb      	strh	r3, [r7, #28]

	// PE0

	g.GPIO_Mode = GPIO_Mode_AF;
 8003a00:	f04f 0302 	mov.w	r3, #2
 8003a04:	733b      	strb	r3, [r7, #12]
	g.GPIO_OType = GPIO_OType_PP;
 8003a06:	f04f 0300 	mov.w	r3, #0
 8003a0a:	73bb      	strb	r3, [r7, #14]
	g.GPIO_Pin = GPIO_Pin_14;
 8003a0c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003a10:	60bb      	str	r3, [r7, #8]
	g.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8003a12:	f04f 0300 	mov.w	r3, #0
 8003a16:	73fb      	strb	r3, [r7, #15]
	g.GPIO_Speed = GPIO_Speed_Level_1;//GPIO_Speed_50MHz;
 8003a18:	f04f 0301 	mov.w	r3, #1
 8003a1c:	737b      	strb	r3, [r7, #13]

	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOE, ENABLE);
 8003a1e:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8003a22:	f04f 0101 	mov.w	r1, #1
 8003a26:	f003 fba5 	bl	8007174 <RCC_AHBPeriphClockCmd>
	GPIO_PinAFConfig(GPIOE, GPIO_PinSource14, GPIO_AF_2); // AF 1, 2, 3, or 9 (TIM15); 1, 4 (TIM16); 1, 2, 10 (TIM2); 2, 4, 6, 9, 11, 12 (TIM1)
 8003a2a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003a2e:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8003a32:	f04f 010e 	mov.w	r1, #14
 8003a36:	f04f 0202 	mov.w	r2, #2
 8003a3a:	f002 fbf3 	bl	8006224 <GPIO_PinAFConfig>
	GPIO_Init(GPIOE, &g);
 8003a3e:	f107 0308 	add.w	r3, r7, #8
 8003a42:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003a46:	f6c4 0000 	movt	r0, #18432	; 0x4800
 8003a4a:	4619      	mov	r1, r3
 8003a4c:	f002 fa64 	bl	8005f18 <GPIO_Init>


	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 8003a50:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003a54:	f04f 0101 	mov.w	r1, #1
 8003a58:	f003 fbb6 	bl	80071c8 <RCC_APB2PeriphClockCmd>
	TIM_InternalClockConfig(TIM1);
 8003a5c:	f44f 5030 	mov.w	r0, #11264	; 0x2c00
 8003a60:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003a64:	f006 fa8e 	bl	8009f84 <TIM_InternalClockConfig>
	TIM_TimeBaseInit(TIM1, &i);
 8003a68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a6c:	f44f 5030 	mov.w	r0, #11264	; 0x2c00
 8003a70:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003a74:	4619      	mov	r1, r3
 8003a76:	f004 fd3d 	bl	80084f4 <TIM_TimeBaseInit>
	TIM_OC4Init(TIM1, &j);
 8003a7a:	f107 0310 	add.w	r3, r7, #16
 8003a7e:	f44f 5030 	mov.w	r0, #11264	; 0x2c00
 8003a82:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003a86:	4619      	mov	r1, r3
 8003a88:	f005 f8c0 	bl	8008c0c <TIM_OC4Init>
	TIM_OC4PreloadConfig(TIM1, TIM_OCPreload_Enable);
 8003a8c:	f44f 5030 	mov.w	r0, #11264	; 0x2c00
 8003a90:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003a94:	f04f 0108 	mov.w	r1, #8
 8003a98:	f005 fc1c 	bl	80092d4 <TIM_OC4PreloadConfig>
	TIM_ARRPreloadConfig(TIM1, ENABLE);
 8003a9c:	f44f 5030 	mov.w	r0, #11264	; 0x2c00
 8003aa0:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003aa4:	f04f 0101 	mov.w	r1, #1
 8003aa8:	f004 fe90 	bl	80087cc <TIM_ARRPreloadConfig>

	TIM_CtrlPWMOutputs(TIM1, ENABLE);
 8003aac:	f44f 5030 	mov.w	r0, #11264	; 0x2c00
 8003ab0:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003ab4:	f04f 0101 	mov.w	r1, #1
 8003ab8:	f006 f920 	bl	8009cfc <TIM_CtrlPWMOutputs>
//	TIM_CCPreloadControl(TIM1, ENABLE);

	TIM_CCxCmd(TIM1, TIM_Channel_4, TIM_CCx_Enable);
 8003abc:	f44f 5030 	mov.w	r0, #11264	; 0x2c00
 8003ac0:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003ac4:	f04f 010c 	mov.w	r1, #12
 8003ac8:	f04f 0201 	mov.w	r2, #1
 8003acc:	f005 fe9e 	bl	800980c <TIM_CCxCmd>
	TIM_Cmd(TIM1, ENABLE);
 8003ad0:	f44f 5030 	mov.w	r0, #11264	; 0x2c00
 8003ad4:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003ad8:	f04f 0101 	mov.w	r1, #1
 8003adc:	f004 fece 	bl	800887c <TIM_Cmd>
	TIM_GenerateEvent(TIM1, TIM_EventSource_Update);
 8003ae0:	f44f 5030 	mov.w	r0, #11264	; 0x2c00
 8003ae4:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003ae8:	f04f 0101 	mov.w	r1, #1
 8003aec:	f006 f97c 	bl	8009de8 <TIM_GenerateEvent>
}
 8003af0:	f107 0738 	add.w	r7, r7, #56	; 0x38
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bd80      	pop	{r7, pc}

08003af8 <_Z11pwm3_outputf>:
void pwm3_output(float duty)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b084      	sub	sp, #16
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	ed87 0a01 	vstr	s0, [r7, #4]
	uint16_t setval = (uint16_t)((float)TIM1->ARR * duty);
 8003b02:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8003b06:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003b0a:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8003b0e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003b12:	edd7 7a01 	vldr	s15, [r7, #4]
 8003b16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b1a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b1e:	ee17 3a90 	vmov	r3, s15
 8003b22:	81fb      	strh	r3, [r7, #14]
	TIM_SetCompare4(TIM1, setval);
 8003b24:	89fb      	ldrh	r3, [r7, #14]
 8003b26:	f44f 5030 	mov.w	r0, #11264	; 0x2c00
 8003b2a:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003b2e:	4619      	mov	r1, r3
 8003b30:	f005 fa9e 	bl	8009070 <TIM_SetCompare4>
}
 8003b34:	f107 0710 	add.w	r7, r7, #16
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}

08003b3c <_Z15config_pwm_freqiPiS_>:

void config_pwm_freq(int frequency, int* period, int* prescaler)
{
 8003b3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b40:	b091      	sub	sp, #68	; 0x44
 8003b42:	af00      	add	r7, sp, #0
 8003b44:	60f8      	str	r0, [r7, #12]
 8003b46:	60b9      	str	r1, [r7, #8]
 8003b48:	607a      	str	r2, [r7, #4]
 8003b4a:	466b      	mov	r3, sp
 8003b4c:	461e      	mov	r6, r3
	int max = (int)((float)72000000/(float)frequency);
 8003b4e:	edd7 7a03 	vldr	s15, [r7, #12]
 8003b52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b56:	ed9f 7aa9 	vldr	s14, [pc, #676]	; 8003dfc <_Z15config_pwm_freqiPiS_+0x2c0>
 8003b5a:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8003b5e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003b62:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	int max_num = (int)sqrt(max);
 8003b66:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003b68:	f008 f998 	bl	800be9c <__aeabi_i2d>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	460b      	mov	r3, r1
 8003b70:	ec43 2b10 	vmov	d0, r2, r3
 8003b74:	f009 f9cc 	bl	800cf10 <sqrt>
 8003b78:	ec53 2b10 	vmov	r2, r3, d0
 8003b7c:	4610      	mov	r0, r2
 8003b7e:	4619      	mov	r1, r3
 8003b80:	f008 fc8c 	bl	800c49c <__aeabi_d2iz>
 8003b84:	4603      	mov	r3, r0
 8003b86:	623b      	str	r3, [r7, #32]

	int seive[max_num];
 8003b88:	6a3b      	ldr	r3, [r7, #32]
 8003b8a:	f103 31ff 	add.w	r1, r3, #4294967295
 8003b8e:	61f9      	str	r1, [r7, #28]
 8003b90:	4608      	mov	r0, r1
 8003b92:	4602      	mov	r2, r0
 8003b94:	f04f 0300 	mov.w	r3, #0
 8003b98:	f04f 0a01 	mov.w	sl, #1
 8003b9c:	f04f 0b00 	mov.w	fp, #0
 8003ba0:	eb12 020a 	adds.w	r2, r2, sl
 8003ba4:	eb43 030b 	adc.w	r3, r3, fp
 8003ba8:	ea4f 60d2 	mov.w	r0, r2, lsr #27
 8003bac:	ea4f 1943 	mov.w	r9, r3, lsl #5
 8003bb0:	ea40 0909 	orr.w	r9, r0, r9
 8003bb4:	ea4f 1842 	mov.w	r8, r2, lsl #5
 8003bb8:	4608      	mov	r0, r1
 8003bba:	4602      	mov	r2, r0
 8003bbc:	f04f 0300 	mov.w	r3, #0
 8003bc0:	f04f 0801 	mov.w	r8, #1
 8003bc4:	f04f 0900 	mov.w	r9, #0
 8003bc8:	eb12 0208 	adds.w	r2, r2, r8
 8003bcc:	eb43 0309 	adc.w	r3, r3, r9
 8003bd0:	ea4f 60d2 	mov.w	r0, r2, lsr #27
 8003bd4:	ea4f 1543 	mov.w	r5, r3, lsl #5
 8003bd8:	4305      	orrs	r5, r0
 8003bda:	ea4f 1442 	mov.w	r4, r2, lsl #5
 8003bde:	460b      	mov	r3, r1
 8003be0:	f103 0301 	add.w	r3, r3, #1
 8003be4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003be8:	f103 0303 	add.w	r3, r3, #3
 8003bec:	f103 0307 	add.w	r3, r3, #7
 8003bf0:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8003bf4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8003bf8:	ebad 0d03 	sub.w	sp, sp, r3
 8003bfc:	466b      	mov	r3, sp
 8003bfe:	f103 0303 	add.w	r3, r3, #3
 8003c02:	ea4f 0393 	mov.w	r3, r3, lsr #2
 8003c06:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003c0a:	61bb      	str	r3, [r7, #24]

	int startpos = 1;
 8003c0c:	f04f 0301 	mov.w	r3, #1
 8003c10:	63fb      	str	r3, [r7, #60]	; 0x3c
	int testval = 1;
 8003c12:	f04f 0301 	mov.w	r3, #1
 8003c16:	617b      	str	r3, [r7, #20]

	int iter = 0;
 8003c18:	f04f 0300 	mov.w	r3, #0
 8003c1c:	63bb      	str	r3, [r7, #56]	; 0x38
	int iter2;
	for(iter = 0; iter < max_num; ++iter)
 8003c1e:	f04f 0300 	mov.w	r3, #0
 8003c22:	63bb      	str	r3, [r7, #56]	; 0x38
 8003c24:	e00a      	b.n	8003c3c <_Z15config_pwm_freqiPiS_+0x100>
	{
		seive[iter] = iter+1;
 8003c26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c28:	f103 0101 	add.w	r1, r3, #1
 8003c2c:	69bb      	ldr	r3, [r7, #24]
 8003c2e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003c30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	int startpos = 1;
	int testval = 1;

	int iter = 0;
	int iter2;
	for(iter = 0; iter < max_num; ++iter)
 8003c34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c36:	f103 0301 	add.w	r3, r3, #1
 8003c3a:	63bb      	str	r3, [r7, #56]	; 0x38
 8003c3c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003c3e:	6a3b      	ldr	r3, [r7, #32]
 8003c40:	429a      	cmp	r2, r3
 8003c42:	bfac      	ite	ge
 8003c44:	2300      	movge	r3, #0
 8003c46:	2301      	movlt	r3, #1
 8003c48:	b2db      	uxtb	r3, r3
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d1eb      	bne.n	8003c26 <_Z15config_pwm_freqiPiS_+0xea>
	{
		seive[iter] = iter+1;
	}

	while(startpos < max_num)
 8003c4e:	e038      	b.n	8003cc2 <_Z15config_pwm_freqiPiS_+0x186>
	{
		testval = seive[startpos];
 8003c50:	69bb      	ldr	r3, [r7, #24]
 8003c52:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003c54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c58:	617b      	str	r3, [r7, #20]
		if(testval != -1)
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c60:	d02b      	beq.n	8003cba <_Z15config_pwm_freqiPiS_+0x17e>
		{
		for(iter = startpos+1; iter < max_num; ++iter)
 8003c62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c64:	f103 0301 	add.w	r3, r3, #1
 8003c68:	63bb      	str	r3, [r7, #56]	; 0x38
 8003c6a:	e01d      	b.n	8003ca8 <_Z15config_pwm_freqiPiS_+0x16c>
		{
			if((seive[iter] != -1) && ((seive[iter])%testval == 0))
 8003c6c:	69bb      	ldr	r3, [r7, #24]
 8003c6e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003c70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c78:	d012      	beq.n	8003ca0 <_Z15config_pwm_freqiPiS_+0x164>
 8003c7a:	69bb      	ldr	r3, [r7, #24]
 8003c7c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003c7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c82:	697a      	ldr	r2, [r7, #20]
 8003c84:	fb93 f2f2 	sdiv	r2, r3, r2
 8003c88:	6979      	ldr	r1, [r7, #20]
 8003c8a:	fb01 f202 	mul.w	r2, r1, r2
 8003c8e:	1a9b      	subs	r3, r3, r2
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d105      	bne.n	8003ca0 <_Z15config_pwm_freqiPiS_+0x164>
			{
				seive[iter] = -1;
 8003c94:	69bb      	ldr	r3, [r7, #24]
 8003c96:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003c98:	f04f 31ff 	mov.w	r1, #4294967295
 8003c9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	while(startpos < max_num)
	{
		testval = seive[startpos];
		if(testval != -1)
		{
		for(iter = startpos+1; iter < max_num; ++iter)
 8003ca0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ca2:	f103 0301 	add.w	r3, r3, #1
 8003ca6:	63bb      	str	r3, [r7, #56]	; 0x38
 8003ca8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003caa:	6a3b      	ldr	r3, [r7, #32]
 8003cac:	429a      	cmp	r2, r3
 8003cae:	bfac      	ite	ge
 8003cb0:	2300      	movge	r3, #0
 8003cb2:	2301      	movlt	r3, #1
 8003cb4:	b2db      	uxtb	r3, r3
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d1d8      	bne.n	8003c6c <_Z15config_pwm_freqiPiS_+0x130>
			{
				seive[iter] = -1;
			}
		}
		}
		++startpos;
 8003cba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cbc:	f103 0301 	add.w	r3, r3, #1
 8003cc0:	63fb      	str	r3, [r7, #60]	; 0x3c
	for(iter = 0; iter < max_num; ++iter)
	{
		seive[iter] = iter+1;
	}

	while(startpos < max_num)
 8003cc2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003cc4:	6a3b      	ldr	r3, [r7, #32]
 8003cc6:	429a      	cmp	r2, r3
 8003cc8:	bfac      	ite	ge
 8003cca:	2300      	movge	r3, #0
 8003ccc:	2301      	movlt	r3, #1
 8003cce:	b2db      	uxtb	r3, r3
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d1bd      	bne.n	8003c50 <_Z15config_pwm_freqiPiS_+0x114>
		++startpos;
	}

	int last_valid_iter;

	iter = 0;
 8003cd4:	f04f 0300 	mov.w	r3, #0
 8003cd8:	63bb      	str	r3, [r7, #56]	; 0x38
	for(iter = 0; iter < max_num; ++iter)
 8003cda:	f04f 0300 	mov.w	r3, #0
 8003cde:	63bb      	str	r3, [r7, #56]	; 0x38
 8003ce0:	e03e      	b.n	8003d60 <_Z15config_pwm_freqiPiS_+0x224>
	{
		if(seive[iter] != -1)
 8003ce2:	69bb      	ldr	r3, [r7, #24]
 8003ce4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003ce6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003cea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cee:	d002      	beq.n	8003cf6 <_Z15config_pwm_freqiPiS_+0x1ba>
		{
		last_valid_iter = iter;
 8003cf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cf2:	633b      	str	r3, [r7, #48]	; 0x30
 8003cf4:	e030      	b.n	8003d58 <_Z15config_pwm_freqiPiS_+0x21c>
		}
		else
		{
			for(iter2 = iter; iter2<max_num; ++iter2)
 8003cf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cf8:	637b      	str	r3, [r7, #52]	; 0x34
 8003cfa:	e024      	b.n	8003d46 <_Z15config_pwm_freqiPiS_+0x20a>
			{
				if(seive[iter2] != -1)
 8003cfc:	69bb      	ldr	r3, [r7, #24]
 8003cfe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003d00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d08:	d019      	beq.n	8003d3e <_Z15config_pwm_freqiPiS_+0x202>
				{
				seive[last_valid_iter+1] = seive[iter2];
 8003d0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d0c:	f103 0201 	add.w	r2, r3, #1
 8003d10:	69bb      	ldr	r3, [r7, #24]
 8003d12:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003d14:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8003d18:	69bb      	ldr	r3, [r7, #24]
 8003d1a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				seive[iter2] = -1;
 8003d1e:	69bb      	ldr	r3, [r7, #24]
 8003d20:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003d22:	f04f 31ff 	mov.w	r1, #4294967295
 8003d26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				iter = iter2;
 8003d2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d2c:	63bb      	str	r3, [r7, #56]	; 0x38
				last_valid_iter += 1;
 8003d2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d30:	f103 0301 	add.w	r3, r3, #1
 8003d34:	633b      	str	r3, [r7, #48]	; 0x30
				iter2 = max_num+1;
 8003d36:	6a3b      	ldr	r3, [r7, #32]
 8003d38:	f103 0301 	add.w	r3, r3, #1
 8003d3c:	637b      	str	r3, [r7, #52]	; 0x34
		{
		last_valid_iter = iter;
		}
		else
		{
			for(iter2 = iter; iter2<max_num; ++iter2)
 8003d3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d40:	f103 0301 	add.w	r3, r3, #1
 8003d44:	637b      	str	r3, [r7, #52]	; 0x34
 8003d46:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003d48:	6a3b      	ldr	r3, [r7, #32]
 8003d4a:	429a      	cmp	r2, r3
 8003d4c:	bfac      	ite	ge
 8003d4e:	2300      	movge	r3, #0
 8003d50:	2301      	movlt	r3, #1
 8003d52:	b2db      	uxtb	r3, r3
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d1d1      	bne.n	8003cfc <_Z15config_pwm_freqiPiS_+0x1c0>
	}

	int last_valid_iter;

	iter = 0;
	for(iter = 0; iter < max_num; ++iter)
 8003d58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d5a:	f103 0301 	add.w	r3, r3, #1
 8003d5e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003d60:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003d62:	6a3b      	ldr	r3, [r7, #32]
 8003d64:	429a      	cmp	r2, r3
 8003d66:	bfac      	ite	ge
 8003d68:	2300      	movge	r3, #0
 8003d6a:	2301      	movlt	r3, #1
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d1b7      	bne.n	8003ce2 <_Z15config_pwm_freqiPiS_+0x1a6>
				}
			}
		}
	}

	int i = max;
 8003d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d74:	62fb      	str	r3, [r7, #44]	; 0x2c
	int clkdiv = 1;
 8003d76:	f04f 0301 	mov.w	r3, #1
 8003d7a:	62bb      	str	r3, [r7, #40]	; 0x28
	int divisor = 1;
 8003d7c:	f04f 0301 	mov.w	r3, #1
 8003d80:	613b      	str	r3, [r7, #16]

	while(i > 1)
 8003d82:	e03e      	b.n	8003e02 <_Z15config_pwm_freqiPiS_+0x2c6>
	{
	for(iter = 1; iter < max_num; ++iter)
 8003d84:	f04f 0301 	mov.w	r3, #1
 8003d88:	63bb      	str	r3, [r7, #56]	; 0x38
 8003d8a:	e02c      	b.n	8003de6 <_Z15config_pwm_freqiPiS_+0x2aa>
	{
		divisor = seive[iter];
 8003d8c:	69bb      	ldr	r3, [r7, #24]
 8003d8e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003d90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d94:	613b      	str	r3, [r7, #16]
		if(divisor == -1){break;}
 8003d96:	693b      	ldr	r3, [r7, #16]
 8003d98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d9c:	d030      	beq.n	8003e00 <_Z15config_pwm_freqiPiS_+0x2c4>
		else
		{
		if(i%divisor == 0)
 8003d9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003da0:	693a      	ldr	r2, [r7, #16]
 8003da2:	fb93 f2f2 	sdiv	r2, r3, r2
 8003da6:	6939      	ldr	r1, [r7, #16]
 8003da8:	fb01 f202 	mul.w	r2, r1, r2
 8003dac:	1a9b      	subs	r3, r3, r2
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d115      	bne.n	8003dde <_Z15config_pwm_freqiPiS_+0x2a2>
			{
			i /= divisor;
 8003db2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003db4:	693b      	ldr	r3, [r7, #16]
 8003db6:	fb92 f3f3 	sdiv	r3, r2, r3
 8003dba:	62fb      	str	r3, [r7, #44]	; 0x2c
			clkdiv *= divisor;
 8003dbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dbe:	693a      	ldr	r2, [r7, #16]
 8003dc0:	fb02 f303 	mul.w	r3, r2, r3
 8003dc4:	62bb      	str	r3, [r7, #40]	; 0x28
			if(i < 65536)
 8003dc6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003dc8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	dc06      	bgt.n	8003dde <_Z15config_pwm_freqiPiS_+0x2a2>
				{
				*period = i;
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003dd4:	601a      	str	r2, [r3, #0]
				*prescaler = clkdiv;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003dda:	601a      	str	r2, [r3, #0]
 8003ddc:	e019      	b.n	8003e12 <_Z15config_pwm_freqiPiS_+0x2d6>
	int clkdiv = 1;
	int divisor = 1;

	while(i > 1)
	{
	for(iter = 1; iter < max_num; ++iter)
 8003dde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003de0:	f103 0301 	add.w	r3, r3, #1
 8003de4:	63bb      	str	r3, [r7, #56]	; 0x38
 8003de6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003de8:	6a3b      	ldr	r3, [r7, #32]
 8003dea:	429a      	cmp	r2, r3
 8003dec:	bfac      	ite	ge
 8003dee:	2300      	movge	r3, #0
 8003df0:	2301      	movlt	r3, #1
 8003df2:	b2db      	uxtb	r3, r3
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d1c9      	bne.n	8003d8c <_Z15config_pwm_freqiPiS_+0x250>
 8003df8:	e003      	b.n	8003e02 <_Z15config_pwm_freqiPiS_+0x2c6>
 8003dfa:	bf00      	nop
 8003dfc:	4c895440 	.word	0x4c895440
	{
		divisor = seive[iter];
		if(divisor == -1){break;}
 8003e00:	bf00      	nop

	int i = max;
	int clkdiv = 1;
	int divisor = 1;

	while(i > 1)
 8003e02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	bfd4      	ite	le
 8003e08:	2300      	movle	r3, #0
 8003e0a:	2301      	movgt	r3, #1
 8003e0c:	b2db      	uxtb	r3, r3
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d1b8      	bne.n	8003d84 <_Z15config_pwm_freqiPiS_+0x248>
 8003e12:	46b5      	mov	sp, r6
				}
			}
		}
	}
	}
}
 8003e14:	f107 0744 	add.w	r7, r7, #68	; 0x44
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e1e:	bf00      	nop

08003e20 <ADC_DeInit>:
  * @brief  Deinitializes the ADCx peripheral registers to their default reset values.
  * @param  ADCx: where x can be 1, 2,3 or 4 to select the ADC peripheral.
  * @retval None
  */
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b082      	sub	sp, #8
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));


  if((ADCx == ADC1) || (ADCx == ADC2))
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003e2e:	d006      	beq.n	8003e3e <ADC_DeInit+0x1e>
 8003e30:	687a      	ldr	r2, [r7, #4]
 8003e32:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003e36:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d10c      	bne.n	8003e58 <ADC_DeInit+0x38>
  {
    /* Enable ADC1/ADC2 reset state */
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_ADC12, ENABLE);
 8003e3e:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8003e42:	f04f 0101 	mov.w	r1, #1
 8003e46:	f003 fa13 	bl	8007270 <RCC_AHBPeriphResetCmd>
    /* Release ADC1/ADC2 from reset state */
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_ADC12, DISABLE);
 8003e4a:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8003e4e:	f04f 0100 	mov.w	r1, #0
 8003e52:	f003 fa0d 	bl	8007270 <RCC_AHBPeriphResetCmd>
 8003e56:	e019      	b.n	8003e8c <ADC_DeInit+0x6c>
  }
  else if((ADCx == ADC3) || (ADCx == ADC4))
 8003e58:	687a      	ldr	r2, [r7, #4]
 8003e5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003e5e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003e62:	429a      	cmp	r2, r3
 8003e64:	d006      	beq.n	8003e74 <ADC_DeInit+0x54>
 8003e66:	687a      	ldr	r2, [r7, #4]
 8003e68:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8003e6c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003e70:	429a      	cmp	r2, r3
 8003e72:	d10b      	bne.n	8003e8c <ADC_DeInit+0x6c>
  {
    /* Enable ADC3/ADC4 reset state */
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_ADC34, ENABLE);
 8003e74:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8003e78:	f04f 0101 	mov.w	r1, #1
 8003e7c:	f003 f9f8 	bl	8007270 <RCC_AHBPeriphResetCmd>
    /* Release ADC3/ADC4 from reset state */
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_ADC34, DISABLE);
 8003e80:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8003e84:	f04f 0100 	mov.w	r1, #0
 8003e88:	f003 f9f2 	bl	8007270 <RCC_AHBPeriphResetCmd>
  }
}
 8003e8c:	f107 0708 	add.w	r7, r7, #8
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bd80      	pop	{r7, pc}

08003e94 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8003e94:	b480      	push	{r7}
 8003e96:	b085      	sub	sp, #20
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
 8003e9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8003e9e:	f04f 0300 	mov.w	r3, #0
 8003ea2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_AUTOINJECMODE(ADC_InitStruct->ADC_AutoInjMode));
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfRegChannel));

  /*---------------------------- ADCx CFGR Configuration -----------------*/
  /* Get the ADCx CFGR value */
  tmpreg1 = ADCx->CFGR;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	68db      	ldr	r3, [r3, #12]
 8003ea8:	60fb      	str	r3, [r7, #12]
  /* Clear SCAN bit */
  tmpreg1 &= CFGR_CLEAR_Mask; 
 8003eaa:	68fa      	ldr	r2, [r7, #12]
 8003eac:	f24c 0307 	movw	r3, #49159	; 0xc007
 8003eb0:	f6cf 53ff 	movt	r3, #65023	; 0xfdff
 8003eb4:	4013      	ands	r3, r2
 8003eb6:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: scan conversion mode */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)ADC_InitStruct->ADC_ContinuousConvMode | 
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	681a      	ldr	r2, [r3, #0]
  ADC_InitStruct->ADC_Resolution|                 
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	685b      	ldr	r3, [r3, #4]
  tmpreg1 = ADCx->CFGR;
  /* Clear SCAN bit */
  tmpreg1 &= CFGR_CLEAR_Mask; 
  /* Configure ADCx: scan conversion mode */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)ADC_InitStruct->ADC_ContinuousConvMode | 
 8003ec0:	431a      	orrs	r2, r3
  ADC_InitStruct->ADC_Resolution|                 
  ADC_InitStruct->ADC_ExternalTrigConvEvent|         
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	689b      	ldr	r3, [r3, #8]
  /* Clear SCAN bit */
  tmpreg1 &= CFGR_CLEAR_Mask; 
  /* Configure ADCx: scan conversion mode */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)ADC_InitStruct->ADC_ContinuousConvMode | 
  ADC_InitStruct->ADC_Resolution|                 
 8003ec6:	431a      	orrs	r2, r3
  ADC_InitStruct->ADC_ExternalTrigConvEvent|         
  ADC_InitStruct->ADC_ExternalTrigEventEdge|     
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	68db      	ldr	r3, [r3, #12]
  tmpreg1 &= CFGR_CLEAR_Mask; 
  /* Configure ADCx: scan conversion mode */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)ADC_InitStruct->ADC_ContinuousConvMode | 
  ADC_InitStruct->ADC_Resolution|                 
  ADC_InitStruct->ADC_ExternalTrigConvEvent|         
 8003ecc:	431a      	orrs	r2, r3
  ADC_InitStruct->ADC_ExternalTrigEventEdge|     
  ADC_InitStruct->ADC_DataAlign|                 
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	691b      	ldr	r3, [r3, #16]
  /* Configure ADCx: scan conversion mode */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)ADC_InitStruct->ADC_ContinuousConvMode | 
  ADC_InitStruct->ADC_Resolution|                 
  ADC_InitStruct->ADC_ExternalTrigConvEvent|         
  ADC_InitStruct->ADC_ExternalTrigEventEdge|     
 8003ed2:	431a      	orrs	r2, r3
  ADC_InitStruct->ADC_DataAlign|                 
  ADC_InitStruct->ADC_OverrunMode|        
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	695b      	ldr	r3, [r3, #20]
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)ADC_InitStruct->ADC_ContinuousConvMode | 
  ADC_InitStruct->ADC_Resolution|                 
  ADC_InitStruct->ADC_ExternalTrigConvEvent|         
  ADC_InitStruct->ADC_ExternalTrigEventEdge|     
  ADC_InitStruct->ADC_DataAlign|                 
 8003ed8:	431a      	orrs	r2, r3
  ADC_InitStruct->ADC_OverrunMode|        
  ADC_InitStruct->ADC_AutoInjMode;
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	699b      	ldr	r3, [r3, #24]
  tmpreg1 |= (uint32_t)ADC_InitStruct->ADC_ContinuousConvMode | 
  ADC_InitStruct->ADC_Resolution|                 
  ADC_InitStruct->ADC_ExternalTrigConvEvent|         
  ADC_InitStruct->ADC_ExternalTrigEventEdge|     
  ADC_InitStruct->ADC_DataAlign|                 
  ADC_InitStruct->ADC_OverrunMode|        
 8003ede:	4313      	orrs	r3, r2
  tmpreg1 = ADCx->CFGR;
  /* Clear SCAN bit */
  tmpreg1 &= CFGR_CLEAR_Mask; 
  /* Configure ADCx: scan conversion mode */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)ADC_InitStruct->ADC_ContinuousConvMode | 
 8003ee0:	68fa      	ldr	r2, [r7, #12]
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	60fb      	str	r3, [r7, #12]
  ADC_InitStruct->ADC_DataAlign|                 
  ADC_InitStruct->ADC_OverrunMode|        
  ADC_InitStruct->ADC_AutoInjMode;
  
  /* Write to ADCx CFGR */
  ADCx->CFGR = tmpreg1;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	68fa      	ldr	r2, [r7, #12]
 8003eea:	60da      	str	r2, [r3, #12]
  
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ef0:	60fb      	str	r3, [r7, #12]
  /* Clear L bits */
  tmpreg1 &= ~(uint32_t)(ADC_SQR1_L);
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	f023 030f 	bic.w	r3, r3, #15
 8003ef8:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfRegChannel value */
  tmpreg1 |= (uint32_t) (ADC_InitStruct->ADC_NbrOfRegChannel - 1);
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	7f1b      	ldrb	r3, [r3, #28]
 8003efe:	f103 33ff 	add.w	r3, r3, #4294967295
 8003f02:	68fa      	ldr	r2, [r7, #12]
 8003f04:	4313      	orrs	r3, r2
 8003f06:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1; 
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	68fa      	ldr	r2, [r7, #12]
 8003f0c:	631a      	str	r2, [r3, #48]	; 0x30
   
}  
 8003f0e:	f107 0714 	add.w	r7, r7, #20
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bc80      	pop	{r7}
 8003f16:	4770      	bx	lr

08003f18 <ADC_StructInit>:
  * @brief  Fills each ADC_InitStruct member with its default value.
  * @param  ADC_InitStruct : pointer to an ADC_InitTypeDef structure which will be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b083      	sub	sp, #12
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  /* Reset ADC init structure parameters values */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	f04f 0200 	mov.w	r2, #0
 8003f26:	601a      	str	r2, [r3, #0]
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;                 
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	f04f 0200 	mov.w	r2, #0
 8003f2e:	605a      	str	r2, [r3, #4]
  ADC_InitStruct->ADC_ExternalTrigConvEvent = ADC_ExternalTrigConvEvent_0;         
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	f04f 0200 	mov.w	r2, #0
 8003f36:	609a      	str	r2, [r3, #8]
  ADC_InitStruct->ADC_ExternalTrigEventEdge = ADC_ExternalTrigEventEdge_None;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	f04f 0200 	mov.w	r2, #0
 8003f3e:	60da      	str	r2, [r3, #12]
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;                 
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	f04f 0200 	mov.w	r2, #0
 8003f46:	611a      	str	r2, [r3, #16]
  ADC_InitStruct->ADC_OverrunMode = DISABLE;   
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	f04f 0200 	mov.w	r2, #0
 8003f4e:	615a      	str	r2, [r3, #20]
  ADC_InitStruct->ADC_AutoInjMode = DISABLE;  
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	f04f 0200 	mov.w	r2, #0
 8003f56:	619a      	str	r2, [r3, #24]
  ADC_InitStruct->ADC_NbrOfRegChannel = 1; 
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	f04f 0201 	mov.w	r2, #1
 8003f5e:	771a      	strb	r2, [r3, #28]
}
 8003f60:	f107 070c 	add.w	r7, r7, #12
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bc80      	pop	{r7}
 8003f68:	4770      	bx	lr
 8003f6a:	bf00      	nop

08003f6c <ADC_InjectedInit>:
  * @param  ADC_InjectInitStruct: pointer to an ADC_InjecInitTypeDef structure that contains
  *         the configuration information for the specified ADC injected channel.
  * @retval None
  */
void ADC_InjectedInit(ADC_TypeDef* ADCx, ADC_InjectedInitTypeDef* ADC_InjectedInitStruct)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b085      	sub	sp, #20
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
 8003f74:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8003f76:	f04f 0300 	mov.w	r3, #0
 8003f7a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedInitStruct->ADC_InjecSequence3));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedInitStruct->ADC_InjecSequence4));
  
  /*---------------------------- ADCx JSQR Configuration -----------------*/
  /* Get the ADCx JSQR value */
  tmpreg1 = ADCx->JSQR;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f80:	60fb      	str	r3, [r7, #12]
  /* Clear L bits */
  tmpreg1 &= JSQR_CLEAR_Mask;
 8003f82:	f04f 0300 	mov.w	r3, #0
 8003f86:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: Injected channel sequence length, external trigger, 
     external trigger edge and sequences
  */
  tmpreg1 = (uint32_t) ((ADC_InjectedInitStruct->ADC_NbrOfInjecChannel - (uint8_t)1) |
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	7a1b      	ldrb	r3, [r3, #8]
 8003f8c:	f103 33ff 	add.w	r3, r3, #4294967295
 8003f90:	461a      	mov	r2, r3
                         ADC_InjectedInitStruct->ADC_ExternalTrigInjecConvEvent |         
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	681b      	ldr	r3, [r3, #0]
  /* Clear L bits */
  tmpreg1 &= JSQR_CLEAR_Mask;
  /* Configure ADCx: Injected channel sequence length, external trigger, 
     external trigger edge and sequences
  */
  tmpreg1 = (uint32_t) ((ADC_InjectedInitStruct->ADC_NbrOfInjecChannel - (uint8_t)1) |
 8003f96:	431a      	orrs	r2, r3
                         ADC_InjectedInitStruct->ADC_ExternalTrigInjecConvEvent |         
                         ADC_InjectedInitStruct->ADC_ExternalTrigInjecEventEdge |
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	685b      	ldr	r3, [r3, #4]
  tmpreg1 &= JSQR_CLEAR_Mask;
  /* Configure ADCx: Injected channel sequence length, external trigger, 
     external trigger edge and sequences
  */
  tmpreg1 = (uint32_t) ((ADC_InjectedInitStruct->ADC_NbrOfInjecChannel - (uint8_t)1) |
                         ADC_InjectedInitStruct->ADC_ExternalTrigInjecConvEvent |         
 8003f9c:	431a      	orrs	r2, r3
                         ADC_InjectedInitStruct->ADC_ExternalTrigInjecEventEdge |
                         (uint32_t)((ADC_InjectedInitStruct->ADC_InjecSequence1) << 8) |
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	68db      	ldr	r3, [r3, #12]
 8003fa2:	ea4f 2303 	mov.w	r3, r3, lsl #8
  /* Configure ADCx: Injected channel sequence length, external trigger, 
     external trigger edge and sequences
  */
  tmpreg1 = (uint32_t) ((ADC_InjectedInitStruct->ADC_NbrOfInjecChannel - (uint8_t)1) |
                         ADC_InjectedInitStruct->ADC_ExternalTrigInjecConvEvent |         
                         ADC_InjectedInitStruct->ADC_ExternalTrigInjecEventEdge |
 8003fa6:	431a      	orrs	r2, r3
                         (uint32_t)((ADC_InjectedInitStruct->ADC_InjecSequence1) << 8) |
                         (uint32_t)((ADC_InjectedInitStruct->ADC_InjecSequence2) << 14) |
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	691b      	ldr	r3, [r3, #16]
 8003fac:	ea4f 3383 	mov.w	r3, r3, lsl #14
     external trigger edge and sequences
  */
  tmpreg1 = (uint32_t) ((ADC_InjectedInitStruct->ADC_NbrOfInjecChannel - (uint8_t)1) |
                         ADC_InjectedInitStruct->ADC_ExternalTrigInjecConvEvent |         
                         ADC_InjectedInitStruct->ADC_ExternalTrigInjecEventEdge |
                         (uint32_t)((ADC_InjectedInitStruct->ADC_InjecSequence1) << 8) |
 8003fb0:	431a      	orrs	r2, r3
                         (uint32_t)((ADC_InjectedInitStruct->ADC_InjecSequence2) << 14) |
                         (uint32_t)((ADC_InjectedInitStruct->ADC_InjecSequence3) << 20) |
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	695b      	ldr	r3, [r3, #20]
 8003fb6:	ea4f 5303 	mov.w	r3, r3, lsl #20
  */
  tmpreg1 = (uint32_t) ((ADC_InjectedInitStruct->ADC_NbrOfInjecChannel - (uint8_t)1) |
                         ADC_InjectedInitStruct->ADC_ExternalTrigInjecConvEvent |         
                         ADC_InjectedInitStruct->ADC_ExternalTrigInjecEventEdge |
                         (uint32_t)((ADC_InjectedInitStruct->ADC_InjecSequence1) << 8) |
                         (uint32_t)((ADC_InjectedInitStruct->ADC_InjecSequence2) << 14) |
 8003fba:	431a      	orrs	r2, r3
                         (uint32_t)((ADC_InjectedInitStruct->ADC_InjecSequence3) << 20) |
                         (uint32_t)((ADC_InjectedInitStruct->ADC_InjecSequence4) << 26));
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	699b      	ldr	r3, [r3, #24]
 8003fc0:	ea4f 6383 	mov.w	r3, r3, lsl #26
  /* Clear L bits */
  tmpreg1 &= JSQR_CLEAR_Mask;
  /* Configure ADCx: Injected channel sequence length, external trigger, 
     external trigger edge and sequences
  */
  tmpreg1 = (uint32_t) ((ADC_InjectedInitStruct->ADC_NbrOfInjecChannel - (uint8_t)1) |
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	60fb      	str	r3, [r7, #12]
                         (uint32_t)((ADC_InjectedInitStruct->ADC_InjecSequence1) << 8) |
                         (uint32_t)((ADC_InjectedInitStruct->ADC_InjecSequence2) << 14) |
                         (uint32_t)((ADC_InjectedInitStruct->ADC_InjecSequence3) << 20) |
                         (uint32_t)((ADC_InjectedInitStruct->ADC_InjecSequence4) << 26));
  /* Write to ADCx SQR1 */
  ADCx->JSQR = tmpreg1;  
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	68fa      	ldr	r2, [r7, #12]
 8003fcc:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8003fce:	f107 0714 	add.w	r7, r7, #20
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bc80      	pop	{r7}
 8003fd6:	4770      	bx	lr

08003fd8 <ADC_InjectedStructInit>:
  * @brief  Fills each ADC_InjectedInitStruct member with its default value.
  * @param  ADC_InjectedInitStruct : pointer to an ADC_InjectedInitTypeDef structure which will be initialized.
  * @retval None
  */
void ADC_InjectedStructInit(ADC_InjectedInitTypeDef* ADC_InjectedInitStruct)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b083      	sub	sp, #12
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  ADC_InjectedInitStruct->ADC_ExternalTrigInjecConvEvent = ADC_ExternalTrigInjecConvEvent_0;    
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	f04f 0200 	mov.w	r2, #0
 8003fe6:	601a      	str	r2, [r3, #0]
  ADC_InjectedInitStruct->ADC_ExternalTrigInjecEventEdge = ADC_ExternalTrigInjecEventEdge_None;     
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	f04f 0200 	mov.w	r2, #0
 8003fee:	605a      	str	r2, [r3, #4]
  ADC_InjectedInitStruct->ADC_NbrOfInjecChannel = 1;                                                             
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	f04f 0201 	mov.w	r2, #1
 8003ff6:	721a      	strb	r2, [r3, #8]
  ADC_InjectedInitStruct->ADC_InjecSequence1 = ADC_InjectedChannel_1; 
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	f04f 0201 	mov.w	r2, #1
 8003ffe:	60da      	str	r2, [r3, #12]
  ADC_InjectedInitStruct->ADC_InjecSequence2 = ADC_InjectedChannel_1;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	f04f 0201 	mov.w	r2, #1
 8004006:	611a      	str	r2, [r3, #16]
  ADC_InjectedInitStruct->ADC_InjecSequence3 = ADC_InjectedChannel_1;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	f04f 0201 	mov.w	r2, #1
 800400e:	615a      	str	r2, [r3, #20]
  ADC_InjectedInitStruct->ADC_InjecSequence4 = ADC_InjectedChannel_1; 
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	f04f 0201 	mov.w	r2, #1
 8004016:	619a      	str	r2, [r3, #24]
}
 8004018:	f107 070c 	add.w	r7, r7, #12
 800401c:	46bd      	mov	sp, r7
 800401e:	bc80      	pop	{r7}
 8004020:	4770      	bx	lr
 8004022:	bf00      	nop

08004024 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_TypeDef* ADCx, ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8004024:	b480      	push	{r7}
 8004026:	b085      	sub	sp, #20
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
 800402c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 800402e:	f04f 0300 	mov.w	r3, #0
 8004032:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CLOCKMODE(ADC_CommonInitStruct->ADC_Clock));
  assert_param(IS_ADC_DMA_MODE(ADC_CommonInitStruct->ADC_DMAMode));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_TWOSAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));

  if((ADCx == ADC1) || (ADCx == ADC2))
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800403a:	d006      	beq.n	800404a <ADC_CommonInit+0x26>
 800403c:	687a      	ldr	r2, [r7, #4]
 800403e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004042:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004046:	429a      	cmp	r2, r3
 8004048:	d10d      	bne.n	8004066 <ADC_CommonInit+0x42>
  {
    /* Get the ADC CCR value */
    tmpreg1 = ADC1_2->CCR;
 800404a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800404e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004052:	689b      	ldr	r3, [r3, #8]
 8004054:	60fb      	str	r3, [r7, #12]
  
    /* Clear MULTI, DELAY, DMA and ADCPRE bits */
    tmpreg1 &= CCR_CLEAR_MASK;
 8004056:	68fa      	ldr	r2, [r7, #12]
 8004058:	f44f 5387 	mov.w	r3, #4320	; 0x10e0
 800405c:	f6cf 73fc 	movt	r3, #65532	; 0xfffc
 8004060:	4013      	ands	r3, r2
 8004062:	60fb      	str	r3, [r7, #12]
 8004064:	e00c      	b.n	8004080 <ADC_CommonInit+0x5c>
  }
  else
  {
    /* Get the ADC CCR value */
    tmpreg1 = ADC3_4->CCR;
 8004066:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800406a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800406e:	689b      	ldr	r3, [r3, #8]
 8004070:	60fb      	str	r3, [r7, #12]
  
    /* Clear MULTI, DELAY, DMA and ADCPRE bits */
    tmpreg1 &= CCR_CLEAR_MASK;
 8004072:	68fa      	ldr	r2, [r7, #12]
 8004074:	f44f 5387 	mov.w	r3, #4320	; 0x10e0
 8004078:	f6cf 73fc 	movt	r3, #65532	; 0xfffc
 800407c:	4013      	ands	r3, r2
 800407e:	60fb      	str	r3, [r7, #12]
  /* Set MULTI bits according to ADC_Mode value */
  /* Set CKMODE bits according to ADC_Clock value */
  /* Set MDMA bits according to ADC_DMAAccessMode value */
  /* Set DMACFG bits according to ADC_DMAMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Clock | 
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	685b      	ldr	r3, [r3, #4]
  /* Set MULTI bits according to ADC_Mode value */
  /* Set CKMODE bits according to ADC_Clock value */
  /* Set MDMA bits according to ADC_DMAAccessMode value */
  /* Set DMACFG bits according to ADC_DMAMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8004088:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_Clock | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	689b      	ldr	r3, [r3, #8]
  /* Set CKMODE bits according to ADC_Clock value */
  /* Set MDMA bits according to ADC_DMAAccessMode value */
  /* Set DMACFG bits according to ADC_DMAMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
                        ADC_CommonInitStruct->ADC_Clock | 
 800408e:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        (uint32_t)(ADC_CommonInitStruct->ADC_DMAMode << 12) |
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	68db      	ldr	r3, [r3, #12]
 8004094:	ea4f 3303 	mov.w	r3, r3, lsl #12
  /* Set MDMA bits according to ADC_DMAAccessMode value */
  /* Set DMACFG bits according to ADC_DMAMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
                        ADC_CommonInitStruct->ADC_Clock | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8004098:	431a      	orrs	r2, r3
                        (uint32_t)(ADC_CommonInitStruct->ADC_DMAMode << 12) |
                        (uint32_t)((uint32_t)ADC_CommonInitStruct->ADC_TwoSamplingDelay << 8));
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	7c1b      	ldrb	r3, [r3, #16]
 800409e:	ea4f 2303 	mov.w	r3, r3, lsl #8
  /* Set MULTI bits according to ADC_Mode value */
  /* Set CKMODE bits according to ADC_Clock value */
  /* Set MDMA bits according to ADC_DMAAccessMode value */
  /* Set DMACFG bits according to ADC_DMAMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80040a2:	4313      	orrs	r3, r2
 80040a4:	68fa      	ldr	r2, [r7, #12]
 80040a6:	4313      	orrs	r3, r2
 80040a8:	60fb      	str	r3, [r7, #12]
                        ADC_CommonInitStruct->ADC_Clock | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        (uint32_t)(ADC_CommonInitStruct->ADC_DMAMode << 12) |
                        (uint32_t)((uint32_t)ADC_CommonInitStruct->ADC_TwoSamplingDelay << 8));

  if((ADCx == ADC1) || (ADCx == ADC2))
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80040b0:	d006      	beq.n	80040c0 <ADC_CommonInit+0x9c>
 80040b2:	687a      	ldr	r2, [r7, #4]
 80040b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80040b8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80040bc:	429a      	cmp	r2, r3
 80040be:	d106      	bne.n	80040ce <ADC_CommonInit+0xaa>
  {                        
    /* Write to ADC CCR */
    ADC1_2->CCR = tmpreg1;
 80040c0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80040c4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80040c8:	68fa      	ldr	r2, [r7, #12]
 80040ca:	609a      	str	r2, [r3, #8]
 80040cc:	e005      	b.n	80040da <ADC_CommonInit+0xb6>
  }
  else
  {
    /* Write to ADC CCR */
    ADC3_4->CCR = tmpreg1;
 80040ce:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80040d2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80040d6:	68fa      	ldr	r2, [r7, #12]
 80040d8:	609a      	str	r2, [r3, #8]
  }
}
 80040da:	f107 0714 	add.w	r7, r7, #20
 80040de:	46bd      	mov	sp, r7
 80040e0:	bc80      	pop	{r7}
 80040e2:	4770      	bx	lr

080040e4 <ADC_CommonStructInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void ADC_CommonStructInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 80040e4:	b480      	push	{r7}
 80040e6:	b083      	sub	sp, #12
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_CommonInitStruct->ADC_Mode = ADC_Mode_Independent;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	f04f 0200 	mov.w	r2, #0
 80040f2:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_Clock member */
  ADC_CommonInitStruct->ADC_Clock = ADC_Clock_AsynClkMode;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	f04f 0200 	mov.w	r2, #0
 80040fa:	605a      	str	r2, [r3, #4]

  /* Initialize the ADC_DMAAccessMode member */
  ADC_CommonInitStruct->ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	f04f 0200 	mov.w	r2, #0
 8004102:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_DMAMode member */
  ADC_CommonInitStruct->ADC_DMAMode = ADC_DMAMode_OneShot;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	f04f 0200 	mov.w	r2, #0
 800410a:	60da      	str	r2, [r3, #12]

  /* Initialize the ADC_TwoSamplingDelay member */
  ADC_CommonInitStruct->ADC_TwoSamplingDelay = 0;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	f04f 0200 	mov.w	r2, #0
 8004112:	741a      	strb	r2, [r3, #16]

}
 8004114:	f107 070c 	add.w	r7, r7, #12
 8004118:	46bd      	mov	sp, r7
 800411a:	bc80      	pop	{r7}
 800411c:	4770      	bx	lr
 800411e:	bf00      	nop

08004120 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8004120:	b480      	push	{r7}
 8004122:	b083      	sub	sp, #12
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
 8004128:	460b      	mov	r3, r1
 800412a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800412c:	78fb      	ldrb	r3, [r7, #3]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d006      	beq.n	8004140 <ADC_Cmd+0x20>
  {
    /* Set the ADEN bit */
    ADCx->CR |= ADC_CR_ADEN;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	f043 0201 	orr.w	r2, r3, #1
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	609a      	str	r2, [r3, #8]
 800413e:	e005      	b.n	800414c <ADC_Cmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC peripheral: Set the ADDIS bit */
    ADCx->CR |= ADC_CR_ADDIS;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	689b      	ldr	r3, [r3, #8]
 8004144:	f043 0202 	orr.w	r2, r3, #2
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	609a      	str	r2, [r3, #8]
  }
}
 800414c:	f107 070c 	add.w	r7, r7, #12
 8004150:	46bd      	mov	sp, r7
 8004152:	bc80      	pop	{r7}
 8004154:	4770      	bx	lr
 8004156:	bf00      	nop

08004158 <ADC_StartCalibration>:
  * @brief  Starts the selected ADC calibration process.
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval None
  */
void ADC_StartCalibration(ADC_TypeDef* ADCx)
{
 8004158:	b480      	push	{r7}
 800415a:	b083      	sub	sp, #12
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Set the ADCAL bit */
  ADCx->CR |= ADC_CR_ADCAL;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	609a      	str	r2, [r3, #8]
}
 800416c:	f107 070c 	add.w	r7, r7, #12
 8004170:	46bd      	mov	sp, r7
 8004172:	bc80      	pop	{r7}
 8004174:	4770      	bx	lr
 8004176:	bf00      	nop

08004178 <ADC_GetCalibrationValue>:
  * @brief  Returns the ADCx calibration value.
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval None
  */
uint32_t ADC_GetCalibrationValue(ADC_TypeDef* ADCx)
{
 8004178:	b480      	push	{r7}
 800417a:	b083      	sub	sp, #12
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Return the selected ADC calibration value */
  return (uint32_t)ADCx->CALFACT;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
}
 8004186:	4618      	mov	r0, r3
 8004188:	f107 070c 	add.w	r7, r7, #12
 800418c:	46bd      	mov	sp, r7
 800418e:	bc80      	pop	{r7}
 8004190:	4770      	bx	lr
 8004192:	bf00      	nop

08004194 <ADC_SetCalibrationValue>:
  * @brief  Sets the ADCx calibration register.
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval None
  */
void ADC_SetCalibrationValue(ADC_TypeDef* ADCx, uint32_t ADC_Calibration)
{
 8004194:	b480      	push	{r7}
 8004196:	b083      	sub	sp, #12
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
 800419c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Set the ADC calibration register value */
  ADCx->CALFACT = ADC_Calibration;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	683a      	ldr	r2, [r7, #0]
 80041a2:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
 80041a6:	f107 070c 	add.w	r7, r7, #12
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bc80      	pop	{r7}
 80041ae:	4770      	bx	lr

080041b0 <ADC_SelectCalibrationMode>:
  *          @arg ADC_CalibrationMode_Single: to select the calibration for single channel
  *          @arg ADC_CalibrationMode_Differential: to select the calibration for differential channel         
  * @retval None
  */
void ADC_SelectCalibrationMode(ADC_TypeDef* ADCx, uint32_t ADC_CalibrationMode)
{
 80041b0:	b480      	push	{r7}
 80041b2:	b083      	sub	sp, #12
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
 80041b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CALIBRATION_MODE(ADC_CalibrationMode));
  /* Set or Reset the ADCALDIF bit */
  ADCx->CR &= (~ADC_CR_ADCALDIF);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	609a      	str	r2, [r3, #8]
  ADCx->CR |= ADC_CalibrationMode;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	689a      	ldr	r2, [r3, #8]
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	431a      	orrs	r2, r3
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	609a      	str	r2, [r3, #8]

}
 80041d2:	f107 070c 	add.w	r7, r7, #12
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bc80      	pop	{r7}
 80041da:	4770      	bx	lr

080041dc <ADC_GetCalibrationStatus>:
  * @brief  Gets the selected ADC calibration status.
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval The new state of ADC calibration (SET or RESET).
  */
FlagStatus ADC_GetCalibrationStatus(ADC_TypeDef* ADCx)
{
 80041dc:	b480      	push	{r7}
 80041de:	b085      	sub	sp, #20
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 80041e4:	f04f 0300 	mov.w	r3, #0
 80041e8:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of CAL bit */
  if ((ADCx->CR & ADC_CR_ADCAL) != (uint32_t)RESET)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	689b      	ldr	r3, [r3, #8]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	da03      	bge.n	80041fa <ADC_GetCalibrationStatus+0x1e>
  {
    /* CAL bit is set: calibration on going */
    bitstatus = SET;
 80041f2:	f04f 0301 	mov.w	r3, #1
 80041f6:	73fb      	strb	r3, [r7, #15]
 80041f8:	e002      	b.n	8004200 <ADC_GetCalibrationStatus+0x24>
  }
  else
  {
    /* CAL bit is reset: end of calibration */
    bitstatus = RESET;
 80041fa:	f04f 0300 	mov.w	r3, #0
 80041fe:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the CAL bit status */
  return  bitstatus;
 8004200:	7bfb      	ldrb	r3, [r7, #15]
}
 8004202:	4618      	mov	r0, r3
 8004204:	f107 0714 	add.w	r7, r7, #20
 8004208:	46bd      	mov	sp, r7
 800420a:	bc80      	pop	{r7}
 800420c:	4770      	bx	lr
 800420e:	bf00      	nop

08004210 <ADC_DisableCmd>:
  * @brief  ADC Disable Command.
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval None
  */
void ADC_DisableCmd(ADC_TypeDef* ADCx)
{
 8004210:	b480      	push	{r7}
 8004212:	b083      	sub	sp, #12
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Set the ADDIS bit */
  ADCx->CR |= ADC_CR_ADDIS;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	689b      	ldr	r3, [r3, #8]
 800421c:	f043 0202 	orr.w	r2, r3, #2
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	609a      	str	r2, [r3, #8]
}
 8004224:	f107 070c 	add.w	r7, r7, #12
 8004228:	46bd      	mov	sp, r7
 800422a:	bc80      	pop	{r7}
 800422c:	4770      	bx	lr
 800422e:	bf00      	nop

08004230 <ADC_GetDisableCmdStatus>:
  * @brief  Gets the selected ADC disable command Status.
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval The new state of ADC ADC disable command (SET or RESET).
  */
FlagStatus ADC_GetDisableCmdStatus(ADC_TypeDef* ADCx)
{
 8004230:	b480      	push	{r7}
 8004232:	b085      	sub	sp, #20
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8004238:	f04f 0300 	mov.w	r3, #0
 800423c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of ADDIS bit */
  if ((ADCx->CR & ADC_CR_ADDIS) != (uint32_t)RESET)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	f003 0302 	and.w	r3, r3, #2
 8004246:	2b00      	cmp	r3, #0
 8004248:	d003      	beq.n	8004252 <ADC_GetDisableCmdStatus+0x22>
  {
    /* ADDIS bit is set */
    bitstatus = SET;
 800424a:	f04f 0301 	mov.w	r3, #1
 800424e:	73fb      	strb	r3, [r7, #15]
 8004250:	e002      	b.n	8004258 <ADC_GetDisableCmdStatus+0x28>
  }
  else
  {
    /* ADDIS bit is reset */
    bitstatus = RESET;
 8004252:	f04f 0300 	mov.w	r3, #0
 8004256:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADDIS bit status */
  return  bitstatus;
 8004258:	7bfb      	ldrb	r3, [r7, #15]
}
 800425a:	4618      	mov	r0, r3
 800425c:	f107 0714 	add.w	r7, r7, #20
 8004260:	46bd      	mov	sp, r7
 8004262:	bc80      	pop	{r7}
 8004264:	4770      	bx	lr
 8004266:	bf00      	nop

08004268 <ADC_VoltageRegulatorCmd>:
  * @param  NewState: new state of the ADCx Voltage Regulator.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_VoltageRegulatorCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8004268:	b480      	push	{r7}
 800426a:	b083      	sub	sp, #12
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
 8004270:	460b      	mov	r3, r1
 8004272:	70fb      	strb	r3, [r7, #3]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* set the intermediate state before moving the ADC voltage regulator 
  from enable state to disable state or from disable state to enable state */
  ADCx->CR &= ~(ADC_CR_ADVREGEN);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	689b      	ldr	r3, [r3, #8]
 8004278:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	609a      	str	r2, [r3, #8]
  
  if (NewState != DISABLE)
 8004280:	78fb      	ldrb	r3, [r7, #3]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d006      	beq.n	8004294 <ADC_VoltageRegulatorCmd+0x2c>
  {
    /* Set the ADVREGEN bit 0 */
    ADCx->CR |= ADC_CR_ADVREGEN_0;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	689b      	ldr	r3, [r3, #8]
 800428a:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	609a      	str	r2, [r3, #8]
 8004292:	e005      	b.n	80042a0 <ADC_VoltageRegulatorCmd+0x38>
  }
  else
  {
    /* Set the ADVREGEN bit 1 */
    ADCx->CR |=ADC_CR_ADVREGEN_1;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	689b      	ldr	r3, [r3, #8]
 8004298:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	609a      	str	r2, [r3, #8]
  }
}
 80042a0:	f107 070c 	add.w	r7, r7, #12
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bc80      	pop	{r7}
 80042a8:	4770      	bx	lr
 80042aa:	bf00      	nop

080042ac <ADC_SelectDifferentialMode>:
  *     @arg ADC_Channel_14: ADC Channel14 selected
  * @note : Channel 15, 16 and 17 are fixed to single-ended inputs mode.
  * @retval None
  */
void ADC_SelectDifferentialMode(ADC_TypeDef* ADCx, uint8_t ADC_Channel, FunctionalState NewState)
{
 80042ac:	b480      	push	{r7}
 80042ae:	b083      	sub	sp, #12
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
 80042b4:	4613      	mov	r3, r2
 80042b6:	460a      	mov	r2, r1
 80042b8:	70fa      	strb	r2, [r7, #3]
 80042ba:	70bb      	strb	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx)); 
  assert_param(IS_ADC_DIFFCHANNEL(ADC_Channel)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80042bc:	78bb      	ldrb	r3, [r7, #2]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d00c      	beq.n	80042dc <ADC_SelectDifferentialMode+0x30>
  {
    /* Set the DIFSEL bit */
   ADCx->DIFSEL |= (uint32_t)(1 << ADC_Channel );
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80042c8:	78fb      	ldrb	r3, [r7, #3]
 80042ca:	f04f 0101 	mov.w	r1, #1
 80042ce:	fa01 f303 	lsl.w	r3, r1, r3
 80042d2:	431a      	orrs	r2, r3
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80042da:	e00d      	b.n	80042f8 <ADC_SelectDifferentialMode+0x4c>
  }
  else
  {
    /* Reset the DIFSEL bit */
   ADCx->DIFSEL &= ~(uint32_t)(1 << ADC_Channel);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80042e2:	78fb      	ldrb	r3, [r7, #3]
 80042e4:	f04f 0101 	mov.w	r1, #1
 80042e8:	fa01 f303 	lsl.w	r3, r1, r3
 80042ec:	ea6f 0303 	mvn.w	r3, r3
 80042f0:	401a      	ands	r2, r3
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  }
}
 80042f8:	f107 070c 	add.w	r7, r7, #12
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bc80      	pop	{r7}
 8004300:	4770      	bx	lr
 8004302:	bf00      	nop

08004304 <ADC_SelectQueueOfContextMode>:
  * @param  NewState: new state of the Queue Of Context Mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_SelectQueueOfContextMode(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8004304:	b480      	push	{r7}
 8004306:	b083      	sub	sp, #12
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
 800430c:	460b      	mov	r3, r1
 800430e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004310:	78fb      	ldrb	r3, [r7, #3]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d006      	beq.n	8004324 <ADC_SelectQueueOfContextMode+0x20>
  {
    /* Set the JQM bit */
    ADCx->CFGR |= (uint32_t)(ADC_CFGR_JQM );
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	68db      	ldr	r3, [r3, #12]
 800431a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	60da      	str	r2, [r3, #12]
 8004322:	e005      	b.n	8004330 <ADC_SelectQueueOfContextMode+0x2c>
  }
  else
  {
    /* Reset the JQM bit */
    ADCx->CFGR &= ~(uint32_t)(ADC_CFGR_JQM);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	68db      	ldr	r3, [r3, #12]
 8004328:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	60da      	str	r2, [r3, #12]
  }
}
 8004330:	f107 070c 	add.w	r7, r7, #12
 8004334:	46bd      	mov	sp, r7
 8004336:	bc80      	pop	{r7}
 8004338:	4770      	bx	lr
 800433a:	bf00      	nop

0800433c <ADC_AutoDelayCmd>:
  * @param  NewState: new state of the ADC Delayed Conversion Mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_AutoDelayCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 800433c:	b480      	push	{r7}
 800433e:	b083      	sub	sp, #12
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
 8004344:	460b      	mov	r3, r1
 8004346:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004348:	78fb      	ldrb	r3, [r7, #3]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d006      	beq.n	800435c <ADC_AutoDelayCmd+0x20>
  {
    /* Set the AUTDLY bit */
    ADCx->CFGR |= (uint32_t)(ADC_CFGR_AUTDLY );
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	68db      	ldr	r3, [r3, #12]
 8004352:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	60da      	str	r2, [r3, #12]
 800435a:	e005      	b.n	8004368 <ADC_AutoDelayCmd+0x2c>
  }
  else
  {
    /* Reset the AUTDLY bit */
    ADCx->CFGR &= ~(uint32_t)(ADC_CFGR_AUTDLY);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	68db      	ldr	r3, [r3, #12]
 8004360:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	60da      	str	r2, [r3, #12]
  }
}
 8004368:	f107 070c 	add.w	r7, r7, #12
 800436c:	46bd      	mov	sp, r7
 800436e:	bc80      	pop	{r7}
 8004370:	4770      	bx	lr
 8004372:	bf00      	nop

08004374 <ADC_AnalogWatchdogCmd>:
  *     @arg ADC_AnalogWatchdog_AllRegAllInjecEnable: Analog watchdog on all regular and injected channels
  *     @arg ADC_AnalogWatchdog_None: No channel guarded by the analog watchdog
  * @retval None	  
  */
void ADC_AnalogWatchdogCmd(ADC_TypeDef* ADCx, uint32_t ADC_AnalogWatchdog)
{
 8004374:	b480      	push	{r7}
 8004376:	b085      	sub	sp, #20
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
 800437c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800437e:	f04f 0300 	mov.w	r3, #0
 8004382:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));
  /* Get the old register value */
  tmpreg = ADCx->CFGR;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	68db      	ldr	r3, [r3, #12]
 8004388:	60fb      	str	r3, [r7, #12]
  /* Clear AWDEN, AWDENJ and AWDSGL bits */
  tmpreg &= ~(uint32_t)(ADC_CFGR_AWD1SGL|ADC_CFGR_AWD1EN|ADC_CFGR_JAWD1EN);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8004390:	60fb      	str	r3, [r7, #12]
  /* Set the analog watchdog enable mode */
  tmpreg |= ADC_AnalogWatchdog;
 8004392:	68fa      	ldr	r2, [r7, #12]
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	4313      	orrs	r3, r2
 8004398:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->CFGR = tmpreg;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	68fa      	ldr	r2, [r7, #12]
 800439e:	60da      	str	r2, [r3, #12]
}
 80043a0:	f107 0714 	add.w	r7, r7, #20
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bc80      	pop	{r7}
 80043a8:	4770      	bx	lr
 80043aa:	bf00      	nop

080043ac <ADC_AnalogWatchdog1ThresholdsConfig>:
  *   This parameter must be a 12bit value.
  * @retval None
  */
void ADC_AnalogWatchdog1ThresholdsConfig(ADC_TypeDef* ADCx, uint16_t HighThreshold,
                                         uint16_t LowThreshold)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b083      	sub	sp, #12
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
 80043b4:	4613      	mov	r3, r2
 80043b6:	460a      	mov	r2, r1
 80043b8:	807a      	strh	r2, [r7, #2]
 80043ba:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));
  /* Set the ADCx high threshold */
  ADCx->TR1 &= ~(uint32_t)ADC_TR1_HT1;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6a1b      	ldr	r3, [r3, #32]
 80043c0:	f023 637f 	bic.w	r3, r3, #267386880	; 0xff00000
 80043c4:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 80043c8:	687a      	ldr	r2, [r7, #4]
 80043ca:	6213      	str	r3, [r2, #32]
  ADCx->TR1 |= (uint32_t)((uint32_t)HighThreshold << 16);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6a1a      	ldr	r2, [r3, #32]
 80043d0:	887b      	ldrh	r3, [r7, #2]
 80043d2:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80043d6:	431a      	orrs	r2, r3
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	621a      	str	r2, [r3, #32]

  /* Set the ADCx low threshold */
  ADCx->TR1 &= ~(uint32_t)ADC_TR1_LT1;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6a1b      	ldr	r3, [r3, #32]
 80043e0:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80043e4:	f023 030f 	bic.w	r3, r3, #15
 80043e8:	687a      	ldr	r2, [r7, #4]
 80043ea:	6213      	str	r3, [r2, #32]
  ADCx->TR1 |= LowThreshold;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6a1a      	ldr	r2, [r3, #32]
 80043f0:	883b      	ldrh	r3, [r7, #0]
 80043f2:	431a      	orrs	r2, r3
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	621a      	str	r2, [r3, #32]
}
 80043f8:	f107 070c 	add.w	r7, r7, #12
 80043fc:	46bd      	mov	sp, r7
 80043fe:	bc80      	pop	{r7}
 8004400:	4770      	bx	lr
 8004402:	bf00      	nop

08004404 <ADC_AnalogWatchdog2ThresholdsConfig>:
  *   This parameter must be a 8bit value.
  * @retval None
  */
void ADC_AnalogWatchdog2ThresholdsConfig(ADC_TypeDef* ADCx, uint8_t HighThreshold,
                                         uint8_t LowThreshold)
{
 8004404:	b480      	push	{r7}
 8004406:	b083      	sub	sp, #12
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
 800440c:	4613      	mov	r3, r2
 800440e:	460a      	mov	r2, r1
 8004410:	70fa      	strb	r2, [r7, #3]
 8004412:	70bb      	strb	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Set the ADCx high threshold */
  ADCx->TR2 &= ~(uint32_t)ADC_TR2_HT2;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004418:	f423 027f 	bic.w	r2, r3, #16711680	; 0xff0000
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	625a      	str	r2, [r3, #36]	; 0x24
  ADCx->TR2 |= (uint32_t)((uint32_t)HighThreshold << 16);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004424:	78fb      	ldrb	r3, [r7, #3]
 8004426:	ea4f 4303 	mov.w	r3, r3, lsl #16
 800442a:	431a      	orrs	r2, r3
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the ADCx low threshold */
  ADCx->TR2 &= ~(uint32_t)ADC_TR2_LT2;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004434:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	625a      	str	r2, [r3, #36]	; 0x24
  ADCx->TR2 |= LowThreshold;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004440:	78bb      	ldrb	r3, [r7, #2]
 8004442:	431a      	orrs	r2, r3
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	625a      	str	r2, [r3, #36]	; 0x24
}
 8004448:	f107 070c 	add.w	r7, r7, #12
 800444c:	46bd      	mov	sp, r7
 800444e:	bc80      	pop	{r7}
 8004450:	4770      	bx	lr
 8004452:	bf00      	nop

08004454 <ADC_AnalogWatchdog3ThresholdsConfig>:
  *   This parameter must be a 8bit value.
  * @retval None
  */
void ADC_AnalogWatchdog3ThresholdsConfig(ADC_TypeDef* ADCx, uint8_t HighThreshold,
                                         uint8_t LowThreshold)
{
 8004454:	b480      	push	{r7}
 8004456:	b083      	sub	sp, #12
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
 800445c:	4613      	mov	r3, r2
 800445e:	460a      	mov	r2, r1
 8004460:	70fa      	strb	r2, [r7, #3]
 8004462:	70bb      	strb	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Set the ADCx high threshold */
  ADCx->TR3 &= ~(uint32_t)ADC_TR3_HT3;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004468:	f423 027f 	bic.w	r2, r3, #16711680	; 0xff0000
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	629a      	str	r2, [r3, #40]	; 0x28
  ADCx->TR3 |= (uint32_t)((uint32_t)HighThreshold << 16);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004474:	78fb      	ldrb	r3, [r7, #3]
 8004476:	ea4f 4303 	mov.w	r3, r3, lsl #16
 800447a:	431a      	orrs	r2, r3
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the ADCx low threshold */
  ADCx->TR3 &= ~(uint32_t)ADC_TR3_LT3;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004484:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	629a      	str	r2, [r3, #40]	; 0x28
  ADCx->TR3 |= LowThreshold;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004490:	78bb      	ldrb	r3, [r7, #2]
 8004492:	431a      	orrs	r2, r3
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004498:	f107 070c 	add.w	r7, r7, #12
 800449c:	46bd      	mov	sp, r7
 800449e:	bc80      	pop	{r7}
 80044a0:	4770      	bx	lr
 80044a2:	bf00      	nop

080044a4 <ADC_AnalogWatchdog1SingleChannelConfig>:
  *     @arg ADC_Channel_17: ADC Channel17 selected
  *     @arg ADC_Channel_18: ADC Channel18 selected
  * @retval None
  */
void ADC_AnalogWatchdog1SingleChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b085      	sub	sp, #20
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
 80044ac:	460b      	mov	r3, r1
 80044ae:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg = 0;
 80044b0:	f04f 0300 	mov.w	r3, #0
 80044b4:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  /* Get the old register value */
  tmpreg = ADCx->CFGR;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	68db      	ldr	r3, [r3, #12]
 80044ba:	60fb      	str	r3, [r7, #12]
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= ~(uint32_t)ADC_CFGR_AWD1CH;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80044c2:	60fb      	str	r3, [r7, #12]
  /* Set the Analog watchdog channel */
  tmpreg |= (uint32_t)((uint32_t)ADC_Channel << 26);
 80044c4:	78fb      	ldrb	r3, [r7, #3]
 80044c6:	ea4f 6383 	mov.w	r3, r3, lsl #26
 80044ca:	68fa      	ldr	r2, [r7, #12]
 80044cc:	4313      	orrs	r3, r2
 80044ce:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->CFGR = tmpreg;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	68fa      	ldr	r2, [r7, #12]
 80044d4:	60da      	str	r2, [r3, #12]
}
 80044d6:	f107 0714 	add.w	r7, r7, #20
 80044da:	46bd      	mov	sp, r7
 80044dc:	bc80      	pop	{r7}
 80044de:	4770      	bx	lr

080044e0 <ADC_AnalogWatchdog2SingleChannelConfig>:
  *     @arg ADC_Channel_17: ADC Channel17 selected
  *     @arg ADC_Channel_18: ADC Channel18 selected
  * @retval None
  */
void ADC_AnalogWatchdog2SingleChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel)
{
 80044e0:	b480      	push	{r7}
 80044e2:	b085      	sub	sp, #20
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
 80044e8:	460b      	mov	r3, r1
 80044ea:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg = 0;
 80044ec:	f04f 0300 	mov.w	r3, #0
 80044f0:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  /* Get the old register value */
  tmpreg = ADCx->AWD2CR;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80044f8:	60fb      	str	r3, [r7, #12]
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= ~(uint32_t)ADC_AWD2CR_AWD2CH;
 80044fa:	68fa      	ldr	r2, [r7, #12]
 80044fc:	f04f 0301 	mov.w	r3, #1
 8004500:	f6cf 73f8 	movt	r3, #65528	; 0xfff8
 8004504:	4013      	ands	r3, r2
 8004506:	60fb      	str	r3, [r7, #12]
  /* Set the Analog watchdog channel */
  tmpreg |= (uint32_t)1 << (ADC_Channel);
 8004508:	78fb      	ldrb	r3, [r7, #3]
 800450a:	f04f 0201 	mov.w	r2, #1
 800450e:	fa02 f303 	lsl.w	r3, r2, r3
 8004512:	68fa      	ldr	r2, [r7, #12]
 8004514:	4313      	orrs	r3, r2
 8004516:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->AWD2CR |= tmpreg;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	431a      	orrs	r2, r3
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
 8004528:	f107 0714 	add.w	r7, r7, #20
 800452c:	46bd      	mov	sp, r7
 800452e:	bc80      	pop	{r7}
 8004530:	4770      	bx	lr
 8004532:	bf00      	nop

08004534 <ADC_AnalogWatchdog3SingleChannelConfig>:
  *     @arg ADC_Channel_17: ADC Channel17 selected
  *     @arg ADC_Channel_18: ADC Channel18 selected
  * @retval None
  */
void ADC_AnalogWatchdog3SingleChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel)
{
 8004534:	b480      	push	{r7}
 8004536:	b085      	sub	sp, #20
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
 800453c:	460b      	mov	r3, r1
 800453e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg = 0;
 8004540:	f04f 0300 	mov.w	r3, #0
 8004544:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  /* Get the old register value */
  tmpreg = ADCx->AWD3CR;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800454c:	60fb      	str	r3, [r7, #12]
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= ~(uint32_t)ADC_AWD3CR_AWD3CH;
 800454e:	68fa      	ldr	r2, [r7, #12]
 8004550:	f04f 0301 	mov.w	r3, #1
 8004554:	f6cf 73f8 	movt	r3, #65528	; 0xfff8
 8004558:	4013      	ands	r3, r2
 800455a:	60fb      	str	r3, [r7, #12]
  /* Set the Analog watchdog channel */
  tmpreg |= (uint32_t)1 << (ADC_Channel);
 800455c:	78fb      	ldrb	r3, [r7, #3]
 800455e:	f04f 0201 	mov.w	r2, #1
 8004562:	fa02 f303 	lsl.w	r3, r2, r3
 8004566:	68fa      	ldr	r2, [r7, #12]
 8004568:	4313      	orrs	r3, r2
 800456a:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->AWD3CR |= tmpreg;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	431a      	orrs	r2, r3
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
}
 800457c:	f107 0714 	add.w	r7, r7, #20
 8004580:	46bd      	mov	sp, r7
 8004582:	bc80      	pop	{r7}
 8004584:	4770      	bx	lr
 8004586:	bf00      	nop

08004588 <ADC_TempSensorCmd>:
  * @param  NewState: new state of the temperature sensor.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_TempSensorCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8004588:	b480      	push	{r7}
 800458a:	b083      	sub	sp, #12
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
 8004590:	460b      	mov	r3, r1
 8004592:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if((ADCx == ADC1) || (ADCx == ADC2))
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800459a:	d006      	beq.n	80045aa <ADC_TempSensorCmd+0x22>
 800459c:	687a      	ldr	r2, [r7, #4]
 800459e:	f44f 7380 	mov.w	r3, #256	; 0x100
 80045a2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80045a6:	429a      	cmp	r2, r3
 80045a8:	d11c      	bne.n	80045e4 <ADC_TempSensorCmd+0x5c>
  {
    if (NewState != DISABLE)
 80045aa:	78fb      	ldrb	r3, [r7, #3]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d00c      	beq.n	80045ca <ADC_TempSensorCmd+0x42>
    {
      /* Enable the temperature sensor channel*/
      ADC1_2->CCR |= ADC12_CCR_TSEN;
 80045b0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80045b4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80045b8:	f44f 7240 	mov.w	r2, #768	; 0x300
 80045bc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80045c0:	6892      	ldr	r2, [r2, #8]
 80045c2:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80045c6:	609a      	str	r2, [r3, #8]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if((ADCx == ADC1) || (ADCx == ADC2))
  {
    if (NewState != DISABLE)
 80045c8:	e028      	b.n	800461c <ADC_TempSensorCmd+0x94>
      ADC1_2->CCR |= ADC12_CCR_TSEN;
    }
    else
    {
      /* Disable the temperature sensor channel*/
      ADC1_2->CCR &= ~(uint32_t)ADC12_CCR_TSEN;
 80045ca:	f44f 7340 	mov.w	r3, #768	; 0x300
 80045ce:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80045d2:	f44f 7240 	mov.w	r2, #768	; 0x300
 80045d6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80045da:	6892      	ldr	r2, [r2, #8]
 80045dc:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 80045e0:	609a      	str	r2, [r3, #8]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if((ADCx == ADC1) || (ADCx == ADC2))
  {
    if (NewState != DISABLE)
 80045e2:	e01b      	b.n	800461c <ADC_TempSensorCmd+0x94>
      ADC1_2->CCR &= ~(uint32_t)ADC12_CCR_TSEN;
    }
  }
  else
  {
    if (NewState != DISABLE)
 80045e4:	78fb      	ldrb	r3, [r7, #3]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d00c      	beq.n	8004604 <ADC_TempSensorCmd+0x7c>
    {
      /* Enable the temperature sensor channel*/
      ADC3_4->CCR |= ADC34_CCR_TSEN;
 80045ea:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80045ee:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80045f2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80045f6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80045fa:	6892      	ldr	r2, [r2, #8]
 80045fc:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8004600:	609a      	str	r2, [r3, #8]
 8004602:	e00b      	b.n	800461c <ADC_TempSensorCmd+0x94>
    }
    else
    {
      /* Disable the temperature sensor channel*/
      ADC3_4->CCR &= ~(uint32_t)ADC34_CCR_TSEN;
 8004604:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8004608:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800460c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004610:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004614:	6892      	ldr	r2, [r2, #8]
 8004616:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800461a:	609a      	str	r2, [r3, #8]
    }
  }
}
 800461c:	f107 070c 	add.w	r7, r7, #12
 8004620:	46bd      	mov	sp, r7
 8004622:	bc80      	pop	{r7}
 8004624:	4770      	bx	lr
 8004626:	bf00      	nop

08004628 <ADC_VrefintCmd>:
  * @param  NewState: new state of the Vrefint.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_VrefintCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8004628:	b480      	push	{r7}
 800462a:	b083      	sub	sp, #12
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
 8004630:	460b      	mov	r3, r1
 8004632:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if((ADCx == ADC1) || (ADCx == ADC2))
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800463a:	d006      	beq.n	800464a <ADC_VrefintCmd+0x22>
 800463c:	687a      	ldr	r2, [r7, #4]
 800463e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004642:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004646:	429a      	cmp	r2, r3
 8004648:	d11c      	bne.n	8004684 <ADC_VrefintCmd+0x5c>
  {
    if (NewState != DISABLE)
 800464a:	78fb      	ldrb	r3, [r7, #3]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d00c      	beq.n	800466a <ADC_VrefintCmd+0x42>
    {
      /* Enable the Vrefint channel*/
      ADC1_2->CCR |= ADC12_CCR_VREFEN;
 8004650:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004654:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004658:	f44f 7240 	mov.w	r2, #768	; 0x300
 800465c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004660:	6892      	ldr	r2, [r2, #8]
 8004662:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8004666:	609a      	str	r2, [r3, #8]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if((ADCx == ADC1) || (ADCx == ADC2))
  {
    if (NewState != DISABLE)
 8004668:	e028      	b.n	80046bc <ADC_VrefintCmd+0x94>
      ADC1_2->CCR |= ADC12_CCR_VREFEN;
    }
    else
    {
      /* Disable the Vrefint channel*/
      ADC1_2->CCR &= ~(uint32_t)ADC12_CCR_VREFEN;
 800466a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800466e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004672:	f44f 7240 	mov.w	r2, #768	; 0x300
 8004676:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800467a:	6892      	ldr	r2, [r2, #8]
 800467c:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8004680:	609a      	str	r2, [r3, #8]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if((ADCx == ADC1) || (ADCx == ADC2))
  {
    if (NewState != DISABLE)
 8004682:	e01b      	b.n	80046bc <ADC_VrefintCmd+0x94>
      ADC1_2->CCR &= ~(uint32_t)ADC12_CCR_VREFEN;
    }
  }
  else
  {
    if (NewState != DISABLE)
 8004684:	78fb      	ldrb	r3, [r7, #3]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d00c      	beq.n	80046a4 <ADC_VrefintCmd+0x7c>
    {
      /* Enable the Vrefint channel*/
      ADC3_4->CCR |= ADC34_CCR_VREFEN;
 800468a:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800468e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004692:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004696:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800469a:	6892      	ldr	r2, [r2, #8]
 800469c:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80046a0:	609a      	str	r2, [r3, #8]
 80046a2:	e00b      	b.n	80046bc <ADC_VrefintCmd+0x94>
    }
    else
    {
      /* Disable the Vrefint channel*/
      ADC3_4->CCR &= ~(uint32_t)ADC34_CCR_VREFEN;
 80046a4:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80046a8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80046ac:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80046b0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80046b4:	6892      	ldr	r2, [r2, #8]
 80046b6:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 80046ba:	609a      	str	r2, [r3, #8]
    }
  }
}
 80046bc:	f107 070c 	add.w	r7, r7, #12
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bc80      	pop	{r7}
 80046c4:	4770      	bx	lr
 80046c6:	bf00      	nop

080046c8 <ADC_VbatCmd>:
  * @param  NewState: new state of the Vbat.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_VbatCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b083      	sub	sp, #12
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	460b      	mov	r3, r1
 80046d2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if((ADCx == ADC1) || (ADCx == ADC2))
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80046da:	d006      	beq.n	80046ea <ADC_VbatCmd+0x22>
 80046dc:	687a      	ldr	r2, [r7, #4]
 80046de:	f44f 7380 	mov.w	r3, #256	; 0x100
 80046e2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80046e6:	429a      	cmp	r2, r3
 80046e8:	d11c      	bne.n	8004724 <ADC_VbatCmd+0x5c>
  {
    if (NewState != DISABLE)
 80046ea:	78fb      	ldrb	r3, [r7, #3]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d00c      	beq.n	800470a <ADC_VbatCmd+0x42>
    {
      /* Enable the Vbat channel*/
      ADC1_2->CCR |= ADC12_CCR_VBATEN;
 80046f0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80046f4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80046f8:	f44f 7240 	mov.w	r2, #768	; 0x300
 80046fc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004700:	6892      	ldr	r2, [r2, #8]
 8004702:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8004706:	609a      	str	r2, [r3, #8]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if((ADCx == ADC1) || (ADCx == ADC2))
  {
    if (NewState != DISABLE)
 8004708:	e028      	b.n	800475c <ADC_VbatCmd+0x94>
      ADC1_2->CCR |= ADC12_CCR_VBATEN;
    }
    else
    {
      /* Disable the Vbat channel*/
      ADC1_2->CCR &= ~(uint32_t)ADC12_CCR_VBATEN;
 800470a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800470e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004712:	f44f 7240 	mov.w	r2, #768	; 0x300
 8004716:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800471a:	6892      	ldr	r2, [r2, #8]
 800471c:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8004720:	609a      	str	r2, [r3, #8]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if((ADCx == ADC1) || (ADCx == ADC2))
  {
    if (NewState != DISABLE)
 8004722:	e01b      	b.n	800475c <ADC_VbatCmd+0x94>
      ADC1_2->CCR &= ~(uint32_t)ADC12_CCR_VBATEN;
    }
  }
  else
  {
    if (NewState != DISABLE)
 8004724:	78fb      	ldrb	r3, [r7, #3]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d00c      	beq.n	8004744 <ADC_VbatCmd+0x7c>
    {
      /* Enable the Vbat channel*/
      ADC3_4->CCR |= ADC34_CCR_VBATEN;
 800472a:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800472e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004732:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004736:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800473a:	6892      	ldr	r2, [r2, #8]
 800473c:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8004740:	609a      	str	r2, [r3, #8]
 8004742:	e00b      	b.n	800475c <ADC_VbatCmd+0x94>
    }
    else
    {
      /* Disable the Vbat channel*/
      ADC3_4->CCR &= ~(uint32_t)ADC34_CCR_VBATEN;
 8004744:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8004748:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800474c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004750:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004754:	6892      	ldr	r2, [r2, #8]
 8004756:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800475a:	609a      	str	r2, [r3, #8]
    }
  }
}
 800475c:	f107 070c 	add.w	r7, r7, #12
 8004760:	46bd      	mov	sp, r7
 8004762:	bc80      	pop	{r7}
 8004764:	4770      	bx	lr
 8004766:	bf00      	nop

08004768 <ADC_RegularChannelConfig>:
  *     @arg ADC_SampleTime_181Cycles5: Sample time equal to 181.5 cycles	
  *     @arg ADC_SampleTime_601Cycles5: Sample time equal to 601.5 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8004768:	b480      	push	{r7}
 800476a:	b085      	sub	sp, #20
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
 8004770:	70f9      	strb	r1, [r7, #3]
 8004772:	70ba      	strb	r2, [r7, #2]
 8004774:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8004776:	f04f 0300 	mov.w	r3, #0
 800477a:	60fb      	str	r3, [r7, #12]
 800477c:	f04f 0300 	mov.w	r3, #0
 8004780:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* Regular sequence configuration */
  /* For Rank 1 to 4 */
  if (Rank < 5)
 8004782:	78bb      	ldrb	r3, [r7, #2]
 8004784:	2b04      	cmp	r3, #4
 8004786:	d827      	bhi.n	80047d8 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800478c:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = 0x1F << (6 * (Rank ));
 800478e:	78ba      	ldrb	r2, [r7, #2]
 8004790:	4613      	mov	r3, r2
 8004792:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004796:	189b      	adds	r3, r3, r2
 8004798:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800479c:	f04f 021f 	mov.w	r2, #31
 80047a0:	fa02 f303 	lsl.w	r3, r2, r3
 80047a4:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	ea6f 0303 	mvn.w	r3, r3
 80047ac:	68fa      	ldr	r2, [r7, #12]
 80047ae:	4013      	ands	r3, r2
 80047b0:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)(ADC_Channel) << (6 * (Rank));
 80047b2:	78f9      	ldrb	r1, [r7, #3]
 80047b4:	78ba      	ldrb	r2, [r7, #2]
 80047b6:	4613      	mov	r3, r2
 80047b8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80047bc:	189b      	adds	r3, r3, r2
 80047be:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80047c2:	fa01 f303 	lsl.w	r3, r1, r3
 80047c6:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80047c8:	68fa      	ldr	r2, [r7, #12]
 80047ca:	68bb      	ldr	r3, [r7, #8]
 80047cc:	4313      	orrs	r3, r2
 80047ce:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	68fa      	ldr	r2, [r7, #12]
 80047d4:	631a      	str	r2, [r3, #48]	; 0x30
 80047d6:	e088      	b.n	80048ea <ADC_RegularChannelConfig+0x182>
  }
  /* For Rank 5 to 9 */
  else if (Rank < 10)
 80047d8:	78bb      	ldrb	r3, [r7, #2]
 80047da:	2b09      	cmp	r3, #9
 80047dc:	d82b      	bhi.n	8004836 <ADC_RegularChannelConfig+0xce>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047e2:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = ADC_SQR2_SQ5 << (6 * (Rank - 5));
 80047e4:	78ba      	ldrb	r2, [r7, #2]
 80047e6:	4613      	mov	r3, r2
 80047e8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80047ec:	189b      	adds	r3, r3, r2
 80047ee:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80047f2:	f1a3 031e 	sub.w	r3, r3, #30
 80047f6:	f04f 021f 	mov.w	r2, #31
 80047fa:	fa02 f303 	lsl.w	r3, r2, r3
 80047fe:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8004800:	68bb      	ldr	r3, [r7, #8]
 8004802:	ea6f 0303 	mvn.w	r3, r3
 8004806:	68fa      	ldr	r2, [r7, #12]
 8004808:	4013      	ands	r3, r2
 800480a:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)(ADC_Channel) << (6 * (Rank - 5));
 800480c:	78f9      	ldrb	r1, [r7, #3]
 800480e:	78ba      	ldrb	r2, [r7, #2]
 8004810:	4613      	mov	r3, r2
 8004812:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004816:	189b      	adds	r3, r3, r2
 8004818:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800481c:	f1a3 031e 	sub.w	r3, r3, #30
 8004820:	fa01 f303 	lsl.w	r3, r1, r3
 8004824:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8004826:	68fa      	ldr	r2, [r7, #12]
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	4313      	orrs	r3, r2
 800482c:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	68fa      	ldr	r2, [r7, #12]
 8004832:	635a      	str	r2, [r3, #52]	; 0x34
 8004834:	e059      	b.n	80048ea <ADC_RegularChannelConfig+0x182>
  }
  /* For Rank 10 to 14 */
  else if (Rank < 15)
 8004836:	78bb      	ldrb	r3, [r7, #2]
 8004838:	2b0e      	cmp	r3, #14
 800483a:	d82b      	bhi.n	8004894 <ADC_RegularChannelConfig+0x12c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004840:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = ADC_SQR3_SQ10 << (6 * (Rank - 10));
 8004842:	78ba      	ldrb	r2, [r7, #2]
 8004844:	4613      	mov	r3, r2
 8004846:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800484a:	189b      	adds	r3, r3, r2
 800484c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004850:	f1a3 033c 	sub.w	r3, r3, #60	; 0x3c
 8004854:	f04f 021f 	mov.w	r2, #31
 8004858:	fa02 f303 	lsl.w	r3, r2, r3
 800485c:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800485e:	68bb      	ldr	r3, [r7, #8]
 8004860:	ea6f 0303 	mvn.w	r3, r3
 8004864:	68fa      	ldr	r2, [r7, #12]
 8004866:	4013      	ands	r3, r2
 8004868:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)(ADC_Channel) << (6 * (Rank - 10));
 800486a:	78f9      	ldrb	r1, [r7, #3]
 800486c:	78ba      	ldrb	r2, [r7, #2]
 800486e:	4613      	mov	r3, r2
 8004870:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004874:	189b      	adds	r3, r3, r2
 8004876:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800487a:	f1a3 033c 	sub.w	r3, r3, #60	; 0x3c
 800487e:	fa01 f303 	lsl.w	r3, r1, r3
 8004882:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8004884:	68fa      	ldr	r2, [r7, #12]
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	4313      	orrs	r3, r2
 800488a:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	68fa      	ldr	r2, [r7, #12]
 8004890:	639a      	str	r2, [r3, #56]	; 0x38
 8004892:	e02a      	b.n	80048ea <ADC_RegularChannelConfig+0x182>
  }
  else 
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR4;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004898:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = ADC_SQR3_SQ15 << (6 * (Rank - 15));
 800489a:	78ba      	ldrb	r2, [r7, #2]
 800489c:	4613      	mov	r3, r2
 800489e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80048a2:	189b      	adds	r3, r3, r2
 80048a4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80048a8:	f1a3 035a 	sub.w	r3, r3, #90	; 0x5a
 80048ac:	f04f 021f 	mov.w	r2, #31
 80048b0:	fa02 f303 	lsl.w	r3, r2, r3
 80048b4:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	ea6f 0303 	mvn.w	r3, r3
 80048bc:	68fa      	ldr	r2, [r7, #12]
 80048be:	4013      	ands	r3, r2
 80048c0:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)(ADC_Channel) << (6 * (Rank - 15));
 80048c2:	78f9      	ldrb	r1, [r7, #3]
 80048c4:	78ba      	ldrb	r2, [r7, #2]
 80048c6:	4613      	mov	r3, r2
 80048c8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80048cc:	189b      	adds	r3, r3, r2
 80048ce:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80048d2:	f1a3 035a 	sub.w	r3, r3, #90	; 0x5a
 80048d6:	fa01 f303 	lsl.w	r3, r1, r3
 80048da:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80048dc:	68fa      	ldr	r2, [r7, #12]
 80048de:	68bb      	ldr	r3, [r7, #8]
 80048e0:	4313      	orrs	r3, r2
 80048e2:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR4 = tmpreg1;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	68fa      	ldr	r2, [r7, #12]
 80048e8:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Channel sampling configuration */
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80048ea:	78fb      	ldrb	r3, [r7, #3]
 80048ec:	2b09      	cmp	r3, #9
 80048ee:	d927      	bls.n	8004940 <ADC_RegularChannelConfig+0x1d8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	699b      	ldr	r3, [r3, #24]
 80048f4:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = ADC_SMPR2_SMP10 << (3 * (ADC_Channel - 10));
 80048f6:	78fa      	ldrb	r2, [r7, #3]
 80048f8:	4613      	mov	r3, r2
 80048fa:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80048fe:	189b      	adds	r3, r3, r2
 8004900:	f1a3 031e 	sub.w	r3, r3, #30
 8004904:	f04f 0207 	mov.w	r2, #7
 8004908:	fa02 f303 	lsl.w	r3, r2, r3
 800490c:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
	ADCx->SMPR2 &= ~tmpreg2;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	699a      	ldr	r2, [r3, #24]
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	ea6f 0303 	mvn.w	r3, r3
 8004918:	401a      	ands	r2, r3
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	619a      	str	r2, [r3, #24]
    /* Calculate the mask to set */
	ADCx->SMPR2 |= (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6999      	ldr	r1, [r3, #24]
 8004922:	7878      	ldrb	r0, [r7, #1]
 8004924:	78fa      	ldrb	r2, [r7, #3]
 8004926:	4613      	mov	r3, r2
 8004928:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800492c:	189b      	adds	r3, r3, r2
 800492e:	f1a3 031e 	sub.w	r3, r3, #30
 8004932:	fa00 f303 	lsl.w	r3, r0, r3
 8004936:	ea41 0203 	orr.w	r2, r1, r3
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	619a      	str	r2, [r3, #24]
 800493e:	e024      	b.n	800498a <ADC_RegularChannelConfig+0x222>

  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	695b      	ldr	r3, [r3, #20]
 8004944:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = ADC_SMPR1_SMP1 << (3 * (ADC_Channel - 1));
 8004946:	78fb      	ldrb	r3, [r7, #3]
 8004948:	f103 32ff 	add.w	r2, r3, #4294967295
 800494c:	4613      	mov	r3, r2
 800494e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004952:	189b      	adds	r3, r3, r2
 8004954:	f04f 0238 	mov.w	r2, #56	; 0x38
 8004958:	fa02 f303 	lsl.w	r3, r2, r3
 800495c:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
	ADCx->SMPR1 &= ~tmpreg2;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	695a      	ldr	r2, [r3, #20]
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	ea6f 0303 	mvn.w	r3, r3
 8004968:	401a      	ands	r2, r3
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	615a      	str	r2, [r3, #20]
    /* Calculate the mask to set */
	ADCx->SMPR1 |= (uint32_t)ADC_SampleTime << (3 * (ADC_Channel));
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6959      	ldr	r1, [r3, #20]
 8004972:	7878      	ldrb	r0, [r7, #1]
 8004974:	78fa      	ldrb	r2, [r7, #3]
 8004976:	4613      	mov	r3, r2
 8004978:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800497c:	189b      	adds	r3, r3, r2
 800497e:	fa00 f303 	lsl.w	r3, r0, r3
 8004982:	ea41 0203 	orr.w	r2, r1, r3
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	615a      	str	r2, [r3, #20]
  }
}
 800498a:	f107 0714 	add.w	r7, r7, #20
 800498e:	46bd      	mov	sp, r7
 8004990:	bc80      	pop	{r7}
 8004992:	4770      	bx	lr

08004994 <ADC_RegularChannelSequencerLengthConfig>:
  * @param  SequenceLength: The Regular sequence length. This parameter must be between 1 to 16.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_RegularChannelSequencerLengthConfig(ADC_TypeDef* ADCx, uint8_t SequencerLength)
{
 8004994:	b480      	push	{r7}
 8004996:	b083      	sub	sp, #12
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
 800499c:	460b      	mov	r3, r1
 800499e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Configure the ADC sequence lenght */  
  ADCx->SQR1 &= ~(uint32_t)ADC_SQR1_L;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049a4:	f023 020f 	bic.w	r2, r3, #15
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	631a      	str	r2, [r3, #48]	; 0x30
  ADCx->SQR1 |= (uint32_t)(SequencerLength - 1);   
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049b0:	78fb      	ldrb	r3, [r7, #3]
 80049b2:	f103 33ff 	add.w	r3, r3, #4294967295
 80049b6:	431a      	orrs	r2, r3
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	631a      	str	r2, [r3, #48]	; 0x30
}
 80049bc:	f107 070c 	add.w	r7, r7, #12
 80049c0:	46bd      	mov	sp, r7
 80049c2:	bc80      	pop	{r7}
 80049c4:	4770      	bx	lr
 80049c6:	bf00      	nop

080049c8 <ADC_ExternalTriggerConfig>:
  *     @arg ADC_ExternalTrigEventEdge_FallingEdge: Hardware trigger detection on the falling edge
  *     @arg ADC_ExternalTrigEventEdge_BothEdge: Hardware trigger detection on both the rising and falling edges	
  * @retval None
  */
void ADC_ExternalTriggerConfig(ADC_TypeDef* ADCx, uint16_t ADC_ExternalTrigConvEvent, uint16_t ADC_ExternalTrigEventEdge)
{
 80049c8:	b480      	push	{r7}
 80049ca:	b083      	sub	sp, #12
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
 80049d0:	4613      	mov	r3, r2
 80049d2:	460a      	mov	r2, r1
 80049d4:	807a      	strh	r2, [r7, #2]
 80049d6:	803b      	strh	r3, [r7, #0]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_TRIG(ADC_ExternalTrigConvEvent));
  assert_param(IS_EXTERNALTRIG_EDGE(ADC_ExternalTrigEventEdge));

  /* Disable the selected ADC conversion on external event */
  ADCx->CFGR &= ~(ADC_CFGR_EXTEN | ADC_CFGR_EXTSEL);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	68db      	ldr	r3, [r3, #12]
 80049dc:	f423 627c 	bic.w	r2, r3, #4032	; 0xfc0
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	60da      	str	r2, [r3, #12]
  ADCx->CFGR |= (uint32_t)(ADC_ExternalTrigEventEdge | ADC_ExternalTrigConvEvent);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	68da      	ldr	r2, [r3, #12]
 80049e8:	8839      	ldrh	r1, [r7, #0]
 80049ea:	887b      	ldrh	r3, [r7, #2]
 80049ec:	430b      	orrs	r3, r1
 80049ee:	b29b      	uxth	r3, r3
 80049f0:	431a      	orrs	r2, r3
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	60da      	str	r2, [r3, #12]
}
 80049f6:	f107 070c 	add.w	r7, r7, #12
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bc80      	pop	{r7}
 80049fe:	4770      	bx	lr

08004a00 <ADC_StartConversion>:
  * @brief  Enables or disables the selected ADC start conversion .
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval None
  */
void ADC_StartConversion(ADC_TypeDef* ADCx)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b083      	sub	sp, #12
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Set the ADSTART bit */
  ADCx->CR |= ADC_CR_ADSTART;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	689b      	ldr	r3, [r3, #8]
 8004a0c:	f043 0204 	orr.w	r2, r3, #4
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	609a      	str	r2, [r3, #8]
}
 8004a14:	f107 070c 	add.w	r7, r7, #12
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bc80      	pop	{r7}
 8004a1c:	4770      	bx	lr
 8004a1e:	bf00      	nop

08004a20 <ADC_GetStartConversionStatus>:
  * @brief  Gets the selected ADC start conversion Status.
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval The new state of ADC start conversion (SET or RESET).
  */
FlagStatus ADC_GetStartConversionStatus(ADC_TypeDef* ADCx)
{
 8004a20:	b480      	push	{r7}
 8004a22:	b085      	sub	sp, #20
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8004a28:	f04f 0300 	mov.w	r3, #0
 8004a2c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of ADSTART bit */
  if ((ADCx->CR & ADC_CR_ADSTART) != (uint32_t)RESET)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	689b      	ldr	r3, [r3, #8]
 8004a32:	f003 0304 	and.w	r3, r3, #4
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d003      	beq.n	8004a42 <ADC_GetStartConversionStatus+0x22>
  {
    /* ADSTART bit is set */
    bitstatus = SET;
 8004a3a:	f04f 0301 	mov.w	r3, #1
 8004a3e:	73fb      	strb	r3, [r7, #15]
 8004a40:	e002      	b.n	8004a48 <ADC_GetStartConversionStatus+0x28>
  }
  else
  {
    /* ADSTART bit is reset */
    bitstatus = RESET;
 8004a42:	f04f 0300 	mov.w	r3, #0
 8004a46:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADSTART bit status */
  return  bitstatus;
 8004a48:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	f107 0714 	add.w	r7, r7, #20
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bc80      	pop	{r7}
 8004a54:	4770      	bx	lr
 8004a56:	bf00      	nop

08004a58 <ADC_StopConversion>:
  * @brief  Stops the selected ADC ongoing conversion.
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval None
  */
void ADC_StopConversion(ADC_TypeDef* ADCx)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b083      	sub	sp, #12
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Set the ADSTP bit */
   ADCx->CR |= ADC_CR_ADSTP;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	689b      	ldr	r3, [r3, #8]
 8004a64:	f043 0210 	orr.w	r2, r3, #16
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	609a      	str	r2, [r3, #8]
}
 8004a6c:	f107 070c 	add.w	r7, r7, #12
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bc80      	pop	{r7}
 8004a74:	4770      	bx	lr
 8004a76:	bf00      	nop

08004a78 <ADC_DiscModeChannelCountConfig>:
  * @param  Number: specifies the discontinuous mode regular channel
  *         count value. This number must be between 1 and 8.
  * @retval None
  */
void ADC_DiscModeChannelCountConfig(ADC_TypeDef* ADCx, uint8_t Number)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b085      	sub	sp, #20
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
 8004a80:	460b      	mov	r3, r1
 8004a82:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg1 = 0;
 8004a84:	f04f 0300 	mov.w	r3, #0
 8004a88:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg2 = 0;
 8004a8a:	f04f 0300 	mov.w	r3, #0
 8004a8e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));
  /* Get the old register value */
  tmpreg1 = ADCx->CFGR;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	68db      	ldr	r3, [r3, #12]
 8004a94:	60fb      	str	r3, [r7, #12]
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= ~(uint32_t)(ADC_CFGR_DISCNUM);
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	f423 2360 	bic.w	r3, r3, #917504	; 0xe0000
 8004a9c:	60fb      	str	r3, [r7, #12]
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
 8004a9e:	78fb      	ldrb	r3, [r7, #3]
 8004aa0:	f103 33ff 	add.w	r3, r3, #4294967295
 8004aa4:	60bb      	str	r3, [r7, #8]
  tmpreg1 |= tmpreg2 << 17;
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	ea4f 4343 	mov.w	r3, r3, lsl #17
 8004aac:	68fa      	ldr	r2, [r7, #12]
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->CFGR = tmpreg1;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	68fa      	ldr	r2, [r7, #12]
 8004ab6:	60da      	str	r2, [r3, #12]
}
 8004ab8:	f107 0714 	add.w	r7, r7, #20
 8004abc:	46bd      	mov	sp, r7
 8004abe:	bc80      	pop	{r7}
 8004ac0:	4770      	bx	lr
 8004ac2:	bf00      	nop

08004ac4 <ADC_DiscModeCmd>:
  *         on regular group channel.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b083      	sub	sp, #12
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
 8004acc:	460b      	mov	r3, r1
 8004ace:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004ad0:	78fb      	ldrb	r3, [r7, #3]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d006      	beq.n	8004ae4 <ADC_DiscModeCmd+0x20>
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CFGR |= ADC_CFGR_DISCEN;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	68db      	ldr	r3, [r3, #12]
 8004ada:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	60da      	str	r2, [r3, #12]
 8004ae2:	e005      	b.n	8004af0 <ADC_DiscModeCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CFGR &= ~(uint32_t)(ADC_CFGR_DISCEN);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	68db      	ldr	r3, [r3, #12]
 8004ae8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	60da      	str	r2, [r3, #12]
  }
}
 8004af0:	f107 070c 	add.w	r7, r7, #12
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bc80      	pop	{r7}
 8004af8:	4770      	bx	lr
 8004afa:	bf00      	nop

08004afc <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b083      	sub	sp, #12
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b08:	b29b      	uxth	r3, r3
}
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	f107 070c 	add.w	r7, r7, #12
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bc80      	pop	{r7}
 8004b14:	4770      	bx	lr
 8004b16:	bf00      	nop

08004b18 <ADC_GetDualModeConversionValue>:
  * @note   In dual mode, the value returned by this function is as following
  *           Data[15:0] : these bits contain the regular data of the Master ADC.
  *           Data[31:16]: these bits contain the regular data of the Slave ADC.           
  */
uint32_t ADC_GetDualModeConversionValue(ADC_TypeDef* ADCx)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b085      	sub	sp, #20
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 8004b20:	f04f 0300 	mov.w	r3, #0
 8004b24:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  if((ADCx == ADC1) || (ADCx== ADC2))
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004b2c:	d006      	beq.n	8004b3c <ADC_GetDualModeConversionValue+0x24>
 8004b2e:	687a      	ldr	r2, [r7, #4]
 8004b30:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004b34:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004b38:	429a      	cmp	r2, r3
 8004b3a:	d106      	bne.n	8004b4a <ADC_GetDualModeConversionValue+0x32>
  {
    /* Get the dual mode conversion value */
    tmpreg1 = ADC1_2->CDR;
 8004b3c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004b40:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004b44:	68db      	ldr	r3, [r3, #12]
 8004b46:	60fb      	str	r3, [r7, #12]
 8004b48:	e005      	b.n	8004b56 <ADC_GetDualModeConversionValue+0x3e>
  }
  else
  {	
    /* Get the dual mode conversion value */
    tmpreg1 = ADC3_4->CDR;
 8004b4a:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8004b4e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004b52:	68db      	ldr	r3, [r3, #12]
 8004b54:	60fb      	str	r3, [r7, #12]
  }
  /* Return the dual mode conversion value */
  return (uint32_t) tmpreg1;
 8004b56:	68fb      	ldr	r3, [r7, #12]
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	f107 0714 	add.w	r7, r7, #20
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	bc80      	pop	{r7}
 8004b62:	4770      	bx	lr

08004b64 <ADC_SetChannelOffset1>:
  * @param  Offset: the offset value for the selected ADC Channel
  *   This parameter must be a 12bit value.
  * @retval None
  */
void ADC_SetChannelOffset1(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint16_t Offset)
{
 8004b64:	b480      	push	{r7}
 8004b66:	b083      	sub	sp, #12
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
 8004b6c:	4613      	mov	r3, r2
 8004b6e:	460a      	mov	r2, r1
 8004b70:	70fa      	strb	r2, [r7, #3]
 8004b72:	803b      	strh	r3, [r7, #0]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_OFFSET(Offset));
    
  /* Select the Channel */
  ADCx->OFR1 &= ~ (uint32_t) ADC_OFR1_OFFSET1_CH;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b78:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	661a      	str	r2, [r3, #96]	; 0x60
  ADCx->OFR1 |=	(uint32_t)((uint32_t)ADC_Channel << 26);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004b84:	78fb      	ldrb	r3, [r7, #3]
 8004b86:	ea4f 6383 	mov.w	r3, r3, lsl #26
 8004b8a:	431a      	orrs	r2, r3
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set the data offset */
  ADCx->OFR1 &= ~ (uint32_t) ADC_OFR1_OFFSET1;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b94:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004b98:	f023 030f 	bic.w	r3, r3, #15
 8004b9c:	687a      	ldr	r2, [r7, #4]
 8004b9e:	6613      	str	r3, [r2, #96]	; 0x60
  ADCx->OFR1 |= (uint32_t)Offset;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004ba4:	883b      	ldrh	r3, [r7, #0]
 8004ba6:	431a      	orrs	r2, r3
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	661a      	str	r2, [r3, #96]	; 0x60
}
 8004bac:	f107 070c 	add.w	r7, r7, #12
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bc80      	pop	{r7}
 8004bb4:	4770      	bx	lr
 8004bb6:	bf00      	nop

08004bb8 <ADC_SetChannelOffset2>:
  * @param  Offset: the offset value for the selected ADC Channel
  *   This parameter must be a 12bit value.
  * @retval None
  */
void ADC_SetChannelOffset2(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint16_t Offset)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b083      	sub	sp, #12
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
 8004bc0:	4613      	mov	r3, r2
 8004bc2:	460a      	mov	r2, r1
 8004bc4:	70fa      	strb	r2, [r7, #3]
 8004bc6:	803b      	strh	r3, [r7, #0]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_OFFSET(Offset));
    
  /* Select the Channel */
  ADCx->OFR2 &= ~ (uint32_t) ADC_OFR2_OFFSET2_CH;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004bcc:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	665a      	str	r2, [r3, #100]	; 0x64
  ADCx->OFR2 |=	(uint32_t)((uint32_t)ADC_Channel << 26);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004bd8:	78fb      	ldrb	r3, [r7, #3]
 8004bda:	ea4f 6383 	mov.w	r3, r3, lsl #26
 8004bde:	431a      	orrs	r2, r3
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	665a      	str	r2, [r3, #100]	; 0x64

  /* Set the data offset */
  ADCx->OFR2 &= ~ (uint32_t) ADC_OFR2_OFFSET2;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004be8:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004bec:	f023 030f 	bic.w	r3, r3, #15
 8004bf0:	687a      	ldr	r2, [r7, #4]
 8004bf2:	6653      	str	r3, [r2, #100]	; 0x64
  ADCx->OFR2 |= (uint32_t)Offset;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004bf8:	883b      	ldrh	r3, [r7, #0]
 8004bfa:	431a      	orrs	r2, r3
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	665a      	str	r2, [r3, #100]	; 0x64
}
 8004c00:	f107 070c 	add.w	r7, r7, #12
 8004c04:	46bd      	mov	sp, r7
 8004c06:	bc80      	pop	{r7}
 8004c08:	4770      	bx	lr
 8004c0a:	bf00      	nop

08004c0c <ADC_SetChannelOffset3>:
  * @param  Offset: the offset value for the selected ADC Channel
  *   This parameter must be a 12bit value.
  * @retval None
  */
void ADC_SetChannelOffset3(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint16_t Offset)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b083      	sub	sp, #12
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
 8004c14:	4613      	mov	r3, r2
 8004c16:	460a      	mov	r2, r1
 8004c18:	70fa      	strb	r2, [r7, #3]
 8004c1a:	803b      	strh	r3, [r7, #0]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_OFFSET(Offset));
    
  /* Select the Channel */
  ADCx->OFR3 &= ~ (uint32_t) ADC_OFR3_OFFSET3_CH;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004c20:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	669a      	str	r2, [r3, #104]	; 0x68
  ADCx->OFR3 |=	(uint32_t)((uint32_t)ADC_Channel << 26);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004c2c:	78fb      	ldrb	r3, [r7, #3]
 8004c2e:	ea4f 6383 	mov.w	r3, r3, lsl #26
 8004c32:	431a      	orrs	r2, r3
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	669a      	str	r2, [r3, #104]	; 0x68

  /* Set the data offset */
  ADCx->OFR3 &= ~ (uint32_t) ADC_OFR3_OFFSET3;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004c3c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004c40:	f023 030f 	bic.w	r3, r3, #15
 8004c44:	687a      	ldr	r2, [r7, #4]
 8004c46:	6693      	str	r3, [r2, #104]	; 0x68
  ADCx->OFR3 |= (uint32_t)Offset;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004c4c:	883b      	ldrh	r3, [r7, #0]
 8004c4e:	431a      	orrs	r2, r3
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004c54:	f107 070c 	add.w	r7, r7, #12
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bc80      	pop	{r7}
 8004c5c:	4770      	bx	lr
 8004c5e:	bf00      	nop

08004c60 <ADC_SetChannelOffset4>:
  * @param  Offset: the offset value for the selected ADC Channel
  *   This parameter must be a 12bit value.
  * @retval None
  */
void ADC_SetChannelOffset4(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint16_t Offset)
{
 8004c60:	b480      	push	{r7}
 8004c62:	b083      	sub	sp, #12
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
 8004c68:	4613      	mov	r3, r2
 8004c6a:	460a      	mov	r2, r1
 8004c6c:	70fa      	strb	r2, [r7, #3]
 8004c6e:	803b      	strh	r3, [r7, #0]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_OFFSET(Offset));
    
  /* Select the Channel */
  ADCx->OFR4 &= ~ (uint32_t) ADC_OFR4_OFFSET4_CH;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004c74:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	66da      	str	r2, [r3, #108]	; 0x6c
  ADCx->OFR4 |=	(uint32_t)((uint32_t)ADC_Channel << 26);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004c80:	78fb      	ldrb	r3, [r7, #3]
 8004c82:	ea4f 6383 	mov.w	r3, r3, lsl #26
 8004c86:	431a      	orrs	r2, r3
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Set the data offset */
  ADCx->OFR4 &= ~ (uint32_t) ADC_OFR4_OFFSET4;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004c90:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004c94:	f023 030f 	bic.w	r3, r3, #15
 8004c98:	687a      	ldr	r2, [r7, #4]
 8004c9a:	66d3      	str	r3, [r2, #108]	; 0x6c
  ADCx->OFR4 |= (uint32_t)Offset;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004ca0:	883b      	ldrh	r3, [r7, #0]
 8004ca2:	431a      	orrs	r2, r3
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	66da      	str	r2, [r3, #108]	; 0x6c
}
 8004ca8:	f107 070c 	add.w	r7, r7, #12
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bc80      	pop	{r7}
 8004cb0:	4770      	bx	lr
 8004cb2:	bf00      	nop

08004cb4 <ADC_ChannelOffset1Cmd>:
  * @param  NewState: new state of the ADCx offset1.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ChannelOffset1Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b083      	sub	sp, #12
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
 8004cbc:	460b      	mov	r3, r1
 8004cbe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004cc0:	78fb      	ldrb	r3, [r7, #3]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d006      	beq.n	8004cd4 <ADC_ChannelOffset1Cmd+0x20>
  {
    /* Set the OFFSET1_EN bit */
    ADCx->OFR1 |= ADC_OFR1_OFFSET1_EN;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cca:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	661a      	str	r2, [r3, #96]	; 0x60
 8004cd2:	e005      	b.n	8004ce0 <ADC_ChannelOffset1Cmd+0x2c>
  }
  else
  {
    /* Reset the OFFSET1_EN bit */
    ADCx->OFR1 &= ~(ADC_OFR1_OFFSET1_EN);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cd8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	661a      	str	r2, [r3, #96]	; 0x60
  }
}
 8004ce0:	f107 070c 	add.w	r7, r7, #12
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bc80      	pop	{r7}
 8004ce8:	4770      	bx	lr
 8004cea:	bf00      	nop

08004cec <ADC_ChannelOffset2Cmd>:
  * @param  NewState: new state of the ADCx offset2.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ChannelOffset2Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8004cec:	b480      	push	{r7}
 8004cee:	b083      	sub	sp, #12
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
 8004cf4:	460b      	mov	r3, r1
 8004cf6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004cf8:	78fb      	ldrb	r3, [r7, #3]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d006      	beq.n	8004d0c <ADC_ChannelOffset2Cmd+0x20>
  {
    /* Set the OFFSET1_EN bit */
    ADCx->OFR2 |= ADC_OFR2_OFFSET2_EN;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004d02:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	665a      	str	r2, [r3, #100]	; 0x64
 8004d0a:	e005      	b.n	8004d18 <ADC_ChannelOffset2Cmd+0x2c>
  }
  else
  {
    /* Reset the OFFSET1_EN bit */
    ADCx->OFR2 &= ~(ADC_OFR2_OFFSET2_EN);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004d10:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	665a      	str	r2, [r3, #100]	; 0x64
  }
}
 8004d18:	f107 070c 	add.w	r7, r7, #12
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bc80      	pop	{r7}
 8004d20:	4770      	bx	lr
 8004d22:	bf00      	nop

08004d24 <ADC_ChannelOffset3Cmd>:
  * @param  NewState: new state of the ADCx offset3.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ChannelOffset3Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b083      	sub	sp, #12
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
 8004d2c:	460b      	mov	r3, r1
 8004d2e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004d30:	78fb      	ldrb	r3, [r7, #3]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d006      	beq.n	8004d44 <ADC_ChannelOffset3Cmd+0x20>
  {
    /* Set the OFFSET1_EN bit */
    ADCx->OFR3 |= ADC_OFR3_OFFSET3_EN;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004d3a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	669a      	str	r2, [r3, #104]	; 0x68
 8004d42:	e005      	b.n	8004d50 <ADC_ChannelOffset3Cmd+0x2c>
  }
  else
  {
    /* Reset the OFFSET1_EN bit */
    ADCx->OFR3 &= ~(ADC_OFR3_OFFSET3_EN);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004d48:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	669a      	str	r2, [r3, #104]	; 0x68
  }
}
 8004d50:	f107 070c 	add.w	r7, r7, #12
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bc80      	pop	{r7}
 8004d58:	4770      	bx	lr
 8004d5a:	bf00      	nop

08004d5c <ADC_ChannelOffset4Cmd>:
  * @param  NewState: new state of the ADCx offset4.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ChannelOffset4Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b083      	sub	sp, #12
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
 8004d64:	460b      	mov	r3, r1
 8004d66:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004d68:	78fb      	ldrb	r3, [r7, #3]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d006      	beq.n	8004d7c <ADC_ChannelOffset4Cmd+0x20>
  {
    /* Set the OFFSET1_EN bit */
    ADCx->OFR4 |= ADC_OFR4_OFFSET4_EN;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004d72:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	66da      	str	r2, [r3, #108]	; 0x6c
 8004d7a:	e005      	b.n	8004d88 <ADC_ChannelOffset4Cmd+0x2c>
  }
  else
  {
    /* Reset the OFFSET1_EN bit */
    ADCx->OFR4 &= ~(ADC_OFR4_OFFSET4_EN);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004d80:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	66da      	str	r2, [r3, #108]	; 0x6c
  }
}
 8004d88:	f107 070c 	add.w	r7, r7, #12
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	bc80      	pop	{r7}
 8004d90:	4770      	bx	lr
 8004d92:	bf00      	nop

08004d94 <ADC_DMACmd>:
  * @param  NewState: new state of the selected ADC DMA transfer.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b083      	sub	sp, #12
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
 8004d9c:	460b      	mov	r3, r1
 8004d9e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004da0:	78fb      	ldrb	r3, [r7, #3]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d006      	beq.n	8004db4 <ADC_DMACmd+0x20>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CFGR |= ADC_CFGR_DMAEN;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	68db      	ldr	r3, [r3, #12]
 8004daa:	f043 0201 	orr.w	r2, r3, #1
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	60da      	str	r2, [r3, #12]
 8004db2:	e005      	b.n	8004dc0 <ADC_DMACmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CFGR &= ~(uint32_t)ADC_CFGR_DMAEN;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	68db      	ldr	r3, [r3, #12]
 8004db8:	f023 0201 	bic.w	r2, r3, #1
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	60da      	str	r2, [r3, #12]
  }
}
 8004dc0:	f107 070c 	add.w	r7, r7, #12
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bc80      	pop	{r7}
 8004dc8:	4770      	bx	lr
 8004dca:	bf00      	nop

08004dcc <ADC_DMAConfig>:
  * @param  NewState: new state of the selected ADC DMA transfer.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMAConfig(ADC_TypeDef* ADCx, uint32_t ADC_DMAMode)
{
 8004dcc:	b480      	push	{r7}
 8004dce:	b083      	sub	sp, #12
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
 8004dd4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_ADC_DMA_MODE(ADC_DMAMode));

  /* Set or reset the DMACFG bit */
   ADCx->CFGR &= ~(uint32_t)ADC_CFGR_DMACFG;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	68db      	ldr	r3, [r3, #12]
 8004dda:	f023 0202 	bic.w	r2, r3, #2
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	60da      	str	r2, [r3, #12]
   ADCx->CFGR |= ADC_DMAMode;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	68da      	ldr	r2, [r3, #12]
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	431a      	orrs	r2, r3
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	60da      	str	r2, [r3, #12]
}
 8004dee:	f107 070c 	add.w	r7, r7, #12
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bc80      	pop	{r7}
 8004df6:	4770      	bx	lr

08004df8 <ADC_InjectedChannelSampleTimeConfig>:
  *     @arg ADC_SampleTime_181Cycles5: Sample time equal to 181.5 cycles	
  *     @arg ADC_SampleTime_601Cycles5: Sample time equal to 601.5 cycles	
  * @retval None
  */
void ADC_InjectedChannelSampleTimeConfig(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint8_t ADC_SampleTime)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b085      	sub	sp, #20
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
 8004e00:	4613      	mov	r3, r2
 8004e02:	460a      	mov	r2, r1
 8004e04:	70fa      	strb	r2, [r7, #3]
 8004e06:	70bb      	strb	r3, [r7, #2]
  uint32_t tmpreg1 = 0;
 8004e08:	f04f 0300 	mov.w	r3, #0
 8004e0c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* Channel sampling configuration */
  /* if ADC_InjectedChannel_10 ... ADC_InjectedChannel_18 is selected */
  if (ADC_InjectedChannel > ADC_InjectedChannel_9)
 8004e0e:	78fb      	ldrb	r3, [r7, #3]
 8004e10:	2b09      	cmp	r3, #9
 8004e12:	d924      	bls.n	8004e5e <ADC_InjectedChannelSampleTimeConfig+0x66>
  {
    /* Calculate the mask to clear */
    tmpreg1 = ADC_SMPR2_SMP10 << (3 * (ADC_InjectedChannel - 10));
 8004e14:	78fa      	ldrb	r2, [r7, #3]
 8004e16:	4613      	mov	r3, r2
 8004e18:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004e1c:	189b      	adds	r3, r3, r2
 8004e1e:	f1a3 031e 	sub.w	r3, r3, #30
 8004e22:	f04f 0207 	mov.w	r2, #7
 8004e26:	fa02 f303 	lsl.w	r3, r2, r3
 8004e2a:	60fb      	str	r3, [r7, #12]
    /* Clear the old channel sample time */
	ADCx->SMPR2 &= ~tmpreg1;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	699a      	ldr	r2, [r3, #24]
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	ea6f 0303 	mvn.w	r3, r3
 8004e36:	401a      	ands	r2, r3
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	619a      	str	r2, [r3, #24]
    /* Calculate the mask to set */
	ADCx->SMPR2 |= (uint32_t)ADC_SampleTime << (3 * (ADC_InjectedChannel - 10));
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6999      	ldr	r1, [r3, #24]
 8004e40:	78b8      	ldrb	r0, [r7, #2]
 8004e42:	78fa      	ldrb	r2, [r7, #3]
 8004e44:	4613      	mov	r3, r2
 8004e46:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004e4a:	189b      	adds	r3, r3, r2
 8004e4c:	f1a3 031e 	sub.w	r3, r3, #30
 8004e50:	fa00 f303 	lsl.w	r3, r0, r3
 8004e54:	ea41 0203 	orr.w	r2, r1, r3
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	619a      	str	r2, [r3, #24]
 8004e5c:	e021      	b.n	8004ea2 <ADC_InjectedChannelSampleTimeConfig+0xaa>

  }
  else /* ADC_InjectedChannel include in ADC_InjectedChannel_[0..9] */
  {
    /* Calculate the mask to clear */
    tmpreg1 = ADC_SMPR1_SMP1 << (3 * (ADC_InjectedChannel - 1));
 8004e5e:	78fb      	ldrb	r3, [r7, #3]
 8004e60:	f103 32ff 	add.w	r2, r3, #4294967295
 8004e64:	4613      	mov	r3, r2
 8004e66:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004e6a:	189b      	adds	r3, r3, r2
 8004e6c:	f04f 0238 	mov.w	r2, #56	; 0x38
 8004e70:	fa02 f303 	lsl.w	r3, r2, r3
 8004e74:	60fb      	str	r3, [r7, #12]
    /* Clear the old channel sample time */
	ADCx->SMPR1 &= ~tmpreg1;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	695a      	ldr	r2, [r3, #20]
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	ea6f 0303 	mvn.w	r3, r3
 8004e80:	401a      	ands	r2, r3
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	615a      	str	r2, [r3, #20]
    /* Calculate the mask to set */
	ADCx->SMPR1 |= (uint32_t)ADC_SampleTime << (3 * (ADC_InjectedChannel));
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6959      	ldr	r1, [r3, #20]
 8004e8a:	78b8      	ldrb	r0, [r7, #2]
 8004e8c:	78fa      	ldrb	r2, [r7, #3]
 8004e8e:	4613      	mov	r3, r2
 8004e90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004e94:	189b      	adds	r3, r3, r2
 8004e96:	fa00 f303 	lsl.w	r3, r0, r3
 8004e9a:	ea41 0203 	orr.w	r2, r1, r3
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	615a      	str	r2, [r3, #20]
  }  
}
 8004ea2:	f107 0714 	add.w	r7, r7, #20
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bc80      	pop	{r7}
 8004eaa:	4770      	bx	lr

08004eac <ADC_StartInjectedConversion>:
  * @param  NewState: new state of the selected ADC software start injected conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_StartInjectedConversion(ADC_TypeDef* ADCx)
{
 8004eac:	b480      	push	{r7}
 8004eae:	b083      	sub	sp, #12
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Enable the selected ADC conversion for injected group on external event and start the selected
     ADC injected conversion */
  ADCx->CR |= ADC_CR_JADSTART;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	689b      	ldr	r3, [r3, #8]
 8004eb8:	f043 0208 	orr.w	r2, r3, #8
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	609a      	str	r2, [r3, #8]
}
 8004ec0:	f107 070c 	add.w	r7, r7, #12
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bc80      	pop	{r7}
 8004ec8:	4770      	bx	lr
 8004eca:	bf00      	nop

08004ecc <ADC_StopInjectedConversion>:
  * @brief  Stops the selected ADC ongoing injected conversion.
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval None
  */
void ADC_StopInjectedConversion(ADC_TypeDef* ADCx)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b083      	sub	sp, #12
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Set the JADSTP bit */
   ADCx->CR |= ADC_CR_JADSTP;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	689b      	ldr	r3, [r3, #8]
 8004ed8:	f043 0220 	orr.w	r2, r3, #32
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	609a      	str	r2, [r3, #8]
}
 8004ee0:	f107 070c 	add.w	r7, r7, #12
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bc80      	pop	{r7}
 8004ee8:	4770      	bx	lr
 8004eea:	bf00      	nop

08004eec <ADC_GetStartInjectedConversionStatus>:
  * @brief  Gets the selected ADC Software start injected conversion Status.
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval The new state of ADC start injected conversion (SET or RESET).
  */
FlagStatus ADC_GetStartInjectedConversionStatus(ADC_TypeDef* ADCx)
{
 8004eec:	b480      	push	{r7}
 8004eee:	b085      	sub	sp, #20
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8004ef4:	f04f 0300 	mov.w	r3, #0
 8004ef8:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of JADSTART bit */
  if ((ADCx->CR & ADC_CR_JADSTART) != (uint32_t)RESET)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	689b      	ldr	r3, [r3, #8]
 8004efe:	f003 0308 	and.w	r3, r3, #8
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d003      	beq.n	8004f0e <ADC_GetStartInjectedConversionStatus+0x22>
  {
    /* JADSTART bit is set */
    bitstatus = SET;
 8004f06:	f04f 0301 	mov.w	r3, #1
 8004f0a:	73fb      	strb	r3, [r7, #15]
 8004f0c:	e002      	b.n	8004f14 <ADC_GetStartInjectedConversionStatus+0x28>
  }
  else
  {
    /* JADSTART bit is reset */
    bitstatus = RESET;
 8004f0e:	f04f 0300 	mov.w	r3, #0
 8004f12:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the JADSTART bit status */
  return  bitstatus;
 8004f14:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f16:	4618      	mov	r0, r3
 8004f18:	f107 0714 	add.w	r7, r7, #20
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bc80      	pop	{r7}
 8004f20:	4770      	bx	lr
 8004f22:	bf00      	nop

08004f24 <ADC_AutoInjectedConvCmd>:
  * @param  NewState: new state of the selected ADC auto injected conversion
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_AutoInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8004f24:	b480      	push	{r7}
 8004f26:	b083      	sub	sp, #12
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
 8004f2c:	460b      	mov	r3, r1
 8004f2e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004f30:	78fb      	ldrb	r3, [r7, #3]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d006      	beq.n	8004f44 <ADC_AutoInjectedConvCmd+0x20>
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CFGR |= ADC_CFGR_JAUTO;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	68db      	ldr	r3, [r3, #12]
 8004f3a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	60da      	str	r2, [r3, #12]
 8004f42:	e005      	b.n	8004f50 <ADC_AutoInjectedConvCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    ADCx->CFGR &= ~ADC_CFGR_JAUTO;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	68db      	ldr	r3, [r3, #12]
 8004f48:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	60da      	str	r2, [r3, #12]
  }
}
 8004f50:	f107 070c 	add.w	r7, r7, #12
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bc80      	pop	{r7}
 8004f58:	4770      	bx	lr
 8004f5a:	bf00      	nop

08004f5c <ADC_InjectedDiscModeCmd>:
  *         on injected group channel.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_InjectedDiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b083      	sub	sp, #12
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
 8004f64:	460b      	mov	r3, r1
 8004f66:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004f68:	78fb      	ldrb	r3, [r7, #3]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d006      	beq.n	8004f7c <ADC_InjectedDiscModeCmd+0x20>
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CFGR |= ADC_CFGR_JDISCEN;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	68db      	ldr	r3, [r3, #12]
 8004f72:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	60da      	str	r2, [r3, #12]
 8004f7a:	e005      	b.n	8004f88 <ADC_InjectedDiscModeCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    ADCx->CFGR &= ~ADC_CFGR_JDISCEN;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	68db      	ldr	r3, [r3, #12]
 8004f80:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	60da      	str	r2, [r3, #12]
  }
}
 8004f88:	f107 070c 	add.w	r7, r7, #12
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bc80      	pop	{r7}
 8004f90:	4770      	bx	lr
 8004f92:	bf00      	nop

08004f94 <ADC_GetInjectedConversionValue>:
  *     @arg ADC_InjectedSequence_3: Injected Sequence3 selected
  *     @arg ADC_InjectedSequence_4: Injected Sequence4 selected
  * @retval The Data conversion value.
  */
uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedSequence)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b085      	sub	sp, #20
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
 8004f9c:	460b      	mov	r3, r1
 8004f9e:	70fb      	strb	r3, [r7, #3]
  __IO uint32_t tmp = 0;
 8004fa0:	f04f 0300 	mov.w	r3, #0
 8004fa4:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_SEQUENCE(ADC_InjectedSequence));

  tmp = (uint32_t)ADCx;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	60fb      	str	r3, [r7, #12]
  tmp += ((ADC_InjectedSequence - 1 )<< 2) + JDR_Offset;
 8004faa:	78fb      	ldrb	r3, [r7, #3]
 8004fac:	f103 33ff 	add.w	r3, r3, #4294967295
 8004fb0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004fb4:	461a      	mov	r2, r3
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	18d3      	adds	r3, r2, r3
 8004fba:	f103 0380 	add.w	r3, r3, #128	; 0x80
 8004fbe:	60fb      	str	r3, [r7, #12]
  
  /* Returns the selected injected channel conversion data value */
  return (uint16_t) (*(__IO uint32_t*)  tmp);   
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	b29b      	uxth	r3, r3
}
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f107 0714 	add.w	r7, r7, #20
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bc80      	pop	{r7}
 8004fd0:	4770      	bx	lr
 8004fd2:	bf00      	nop

08004fd4 <ADC_ITConfig>:
  * @param  NewState: new state of the specified ADC interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ITConfig(ADC_TypeDef* ADCx, uint32_t ADC_IT, FunctionalState NewState)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b085      	sub	sp, #20
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	60f8      	str	r0, [r7, #12]
 8004fdc:	60b9      	str	r1, [r7, #8]
 8004fde:	4613      	mov	r3, r2
 8004fe0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));

  if (NewState != DISABLE)
 8004fe2:	79fb      	ldrb	r3, [r7, #7]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d006      	beq.n	8004ff6 <ADC_ITConfig+0x22>
  {
    /* Enable the selected ADC interrupts */
    ADCx->IER |= ADC_IT;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	685a      	ldr	r2, [r3, #4]
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	431a      	orrs	r2, r3
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	605a      	str	r2, [r3, #4]
 8004ff4:	e007      	b.n	8005006 <ADC_ITConfig+0x32>
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->IER &= (~(uint32_t)ADC_IT);
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	685a      	ldr	r2, [r3, #4]
 8004ffa:	68bb      	ldr	r3, [r7, #8]
 8004ffc:	ea6f 0303 	mvn.w	r3, r3
 8005000:	401a      	ands	r2, r3
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	605a      	str	r2, [r3, #4]
  }
}
 8005006:	f107 0714 	add.w	r7, r7, #20
 800500a:	46bd      	mov	sp, r7
 800500c:	bc80      	pop	{r7}
 800500e:	4770      	bx	lr

08005010 <ADC_GetFlagStatus>:
  *     @arg ADC_FLAG_AWD3: ADC Analog watchdog 3 flag 
  *     @arg ADC_FLAG_JQOVF: ADC Injected Context Queue Overflow flag 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint32_t ADC_FLAG)
{
 8005010:	b480      	push	{r7}
 8005012:	b085      	sub	sp, #20
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
 8005018:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 800501a:	f04f 0300 	mov.w	r3, #0
 800501e:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->ISR & ADC_FLAG) != (uint32_t)RESET)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681a      	ldr	r2, [r3, #0]
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	4013      	ands	r3, r2
 8005028:	2b00      	cmp	r3, #0
 800502a:	d003      	beq.n	8005034 <ADC_GetFlagStatus+0x24>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 800502c:	f04f 0301 	mov.w	r3, #1
 8005030:	73fb      	strb	r3, [r7, #15]
 8005032:	e002      	b.n	800503a <ADC_GetFlagStatus+0x2a>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 8005034:	f04f 0300 	mov.w	r3, #0
 8005038:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 800503a:	7bfb      	ldrb	r3, [r7, #15]
}
 800503c:	4618      	mov	r0, r3
 800503e:	f107 0714 	add.w	r7, r7, #20
 8005042:	46bd      	mov	sp, r7
 8005044:	bc80      	pop	{r7}
 8005046:	4770      	bx	lr

08005048 <ADC_ClearFlag>:
  *     @arg ADC_FLAG_AWD3: ADC Analog watchdog 3 flag 
  *     @arg ADC_FLAG_JQOVF: ADC Injected Context Queue Overflow flag 
  * @retval None
  */
void ADC_ClearFlag(ADC_TypeDef* ADCx, uint32_t ADC_FLAG)
{
 8005048:	b480      	push	{r7}
 800504a:	b083      	sub	sp, #12
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
 8005050:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));
  /* Clear the selected ADC flags */
  ADCx->ISR = (uint32_t)ADC_FLAG;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	683a      	ldr	r2, [r7, #0]
 8005056:	601a      	str	r2, [r3, #0]
}
 8005058:	f107 070c 	add.w	r7, r7, #12
 800505c:	46bd      	mov	sp, r7
 800505e:	bc80      	pop	{r7}
 8005060:	4770      	bx	lr
 8005062:	bf00      	nop

08005064 <ADC_GetCommonFlagStatus>:
  *     @arg ADC_FLAG_SLVAWD3: ADC slave Analog watchdog 3 flag 
  *     @arg ADC_FLAG_SLVJQOVF: ADC slave Injected Context Queue Overflow flag 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetCommonFlagStatus(ADC_TypeDef* ADCx, uint32_t ADC_FLAG)
{
 8005064:	b480      	push	{r7}
 8005066:	b085      	sub	sp, #20
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
 800506c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 800506e:	f04f 0300 	mov.w	r3, #0
 8005072:	60fb      	str	r3, [r7, #12]
  FlagStatus bitstatus = RESET;
 8005074:	f04f 0300 	mov.w	r3, #0
 8005078:	72fb      	strb	r3, [r7, #11]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_COMMONFLAG(ADC_FLAG));

  if((ADCx == ADC1) || (ADCx == ADC2))
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005080:	d006      	beq.n	8005090 <ADC_GetCommonFlagStatus+0x2c>
 8005082:	687a      	ldr	r2, [r7, #4]
 8005084:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005088:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800508c:	429a      	cmp	r2, r3
 800508e:	d106      	bne.n	800509e <ADC_GetCommonFlagStatus+0x3a>
  {
    tmpreg1 = ADC1_2->CSR;
 8005090:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005094:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	60fb      	str	r3, [r7, #12]
 800509c:	e005      	b.n	80050aa <ADC_GetCommonFlagStatus+0x46>
  }
  else
  {
    tmpreg1 = ADC3_4->CSR;
 800509e:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80050a2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	60fb      	str	r3, [r7, #12]
  }  
  /* Check the status of the specified ADC flag */
  if ((tmpreg1 & ADC_FLAG) != (uint32_t)RESET)
 80050aa:	68fa      	ldr	r2, [r7, #12]
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	4013      	ands	r3, r2
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d003      	beq.n	80050bc <ADC_GetCommonFlagStatus+0x58>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 80050b4:	f04f 0301 	mov.w	r3, #1
 80050b8:	72fb      	strb	r3, [r7, #11]
 80050ba:	e002      	b.n	80050c2 <ADC_GetCommonFlagStatus+0x5e>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 80050bc:	f04f 0300 	mov.w	r3, #0
 80050c0:	72fb      	strb	r3, [r7, #11]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 80050c2:	7afb      	ldrb	r3, [r7, #11]
}
 80050c4:	4618      	mov	r0, r3
 80050c6:	f107 0714 	add.w	r7, r7, #20
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bc80      	pop	{r7}
 80050ce:	4770      	bx	lr

080050d0 <ADC_ClearCommonFlag>:
  *     @arg ADC_FLAG_SLVAWD3: ADC slave Analog watchdog 3 flag 
  *     @arg ADC_FLAG_SLVJQOVF: ADC slave Injected Context Queue Overflow flag 
  * @retval None
  */
void ADC_ClearCommonFlag(ADC_TypeDef* ADCx, uint32_t ADC_FLAG)
{
 80050d0:	b480      	push	{r7}
 80050d2:	b083      	sub	sp, #12
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
 80050d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_COMMONFLAG(ADC_FLAG));

  if((ADCx == ADC1) || (ADCx == ADC2))
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80050e0:	d006      	beq.n	80050f0 <ADC_ClearCommonFlag+0x20>
 80050e2:	687a      	ldr	r2, [r7, #4]
 80050e4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80050e8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80050ec:	429a      	cmp	r2, r3
 80050ee:	d10c      	bne.n	800510a <ADC_ClearCommonFlag+0x3a>
  {
    /* Clear the selected ADC flags */
    ADC1_2->CSR |= (uint32_t)ADC_FLAG;
 80050f0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80050f4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80050f8:	f44f 7240 	mov.w	r2, #768	; 0x300
 80050fc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005100:	6811      	ldr	r1, [r2, #0]
 8005102:	683a      	ldr	r2, [r7, #0]
 8005104:	430a      	orrs	r2, r1
 8005106:	601a      	str	r2, [r3, #0]
 8005108:	e00b      	b.n	8005122 <ADC_ClearCommonFlag+0x52>
  }
  else
  {
    /* Clear the selected ADC flags */
    ADC3_4->CSR |= (uint32_t)ADC_FLAG;
 800510a:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800510e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005112:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8005116:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800511a:	6811      	ldr	r1, [r2, #0]
 800511c:	683a      	ldr	r2, [r7, #0]
 800511e:	430a      	orrs	r2, r1
 8005120:	601a      	str	r2, [r3, #0]
  }  
}
 8005122:	f107 070c 	add.w	r7, r7, #12
 8005126:	46bd      	mov	sp, r7
 8005128:	bc80      	pop	{r7}
 800512a:	4770      	bx	lr

0800512c <ADC_GetITStatus>:
  *     @arg ADC_IT_AWD3: ADC Analog watchdog 3 interrupt source 
  *     @arg ADC_IT_JQOVF: ADC Injected Context Queue Overflow interrupt source 
  * @retval The new state of ADC_IT (SET or RESET).
  */
ITStatus ADC_GetITStatus(ADC_TypeDef* ADCx, uint32_t ADC_IT)
{
 800512c:	b480      	push	{r7}
 800512e:	b085      	sub	sp, #20
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
 8005134:	6039      	str	r1, [r7, #0]
  ITStatus bitstatus = RESET;  
 8005136:	f04f 0300 	mov.w	r3, #0
 800513a:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 800513c:	f04f 0300 	mov.w	r3, #0
 8005140:	81bb      	strh	r3, [r7, #12]
 8005142:	f04f 0300 	mov.w	r3, #0
 8005146:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_IT(ADC_IT));
   
  itstatus = ADCx->ISR & ADC_IT;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	b29a      	uxth	r2, r3
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	b29b      	uxth	r3, r3
 8005152:	4013      	ands	r3, r2
 8005154:	81bb      	strh	r3, [r7, #12]
  
  itenable = ADCx->IER & ADC_IT;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	685b      	ldr	r3, [r3, #4]
 800515a:	b29a      	uxth	r2, r3
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	b29b      	uxth	r3, r3
 8005160:	4013      	ands	r3, r2
 8005162:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint32_t)RESET) && (itenable != (uint32_t)RESET))
 8005164:	89bb      	ldrh	r3, [r7, #12]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d006      	beq.n	8005178 <ADC_GetITStatus+0x4c>
 800516a:	897b      	ldrh	r3, [r7, #10]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d003      	beq.n	8005178 <ADC_GetITStatus+0x4c>
  {
    bitstatus = SET;
 8005170:	f04f 0301 	mov.w	r3, #1
 8005174:	73fb      	strb	r3, [r7, #15]
 8005176:	e002      	b.n	800517e <ADC_GetITStatus+0x52>
  }
  else
  {
    bitstatus = RESET;
 8005178:	f04f 0300 	mov.w	r3, #0
 800517c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800517e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005180:	4618      	mov	r0, r3
 8005182:	f107 0714 	add.w	r7, r7, #20
 8005186:	46bd      	mov	sp, r7
 8005188:	bc80      	pop	{r7}
 800518a:	4770      	bx	lr

0800518c <ADC_ClearITPendingBit>:
  *     @arg ADC_IT_AWD3: ADC Analog watchdog 3 interrupt source 
  *     @arg ADC_IT_JQOVF: ADC Injected Context Queue Overflow interrupt source
  * @retval None
  */
void ADC_ClearITPendingBit(ADC_TypeDef* ADCx, uint32_t ADC_IT)
{
 800518c:	b480      	push	{r7}
 800518e:	b083      	sub	sp, #12
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
 8005194:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Clear the selected ADC interrupt pending bit */
  ADCx->ISR |= (uint32_t)ADC_IT;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681a      	ldr	r2, [r3, #0]
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	431a      	orrs	r2, r3
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	601a      	str	r2, [r3, #0]
}
 80051a2:	f107 070c 	add.w	r7, r7, #12
 80051a6:	46bd      	mov	sp, r7
 80051a8:	bc80      	pop	{r7}
 80051aa:	4770      	bx	lr

080051ac <COMP_DeInit>:
  *          to select the COMP peripheral.
  * @param  None
  * @retval None
  */
void COMP_DeInit(uint32_t COMP_Selection)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b083      	sub	sp, #12
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  /*!< Set COMP_CSR register to reset value */
  *(__IO uint32_t *) (COMP_BASE + COMP_Selection) = ((uint32_t)0x00000000);
 80051b4:	687a      	ldr	r2, [r7, #4]
 80051b6:	f04f 031c 	mov.w	r3, #28
 80051ba:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80051be:	18d3      	adds	r3, r2, r3
 80051c0:	f04f 0200 	mov.w	r2, #0
 80051c4:	601a      	str	r2, [r3, #0]
}
 80051c6:	f107 070c 	add.w	r7, r7, #12
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bc80      	pop	{r7}
 80051ce:	4770      	bx	lr

080051d0 <COMP_Init>:
  *           - COMP_Hysteresis configures COMP hysteresis value
  *           - COMP_Mode configures COMP power mode
  * @retval None
  */
void COMP_Init(uint32_t COMP_Selection, COMP_InitTypeDef* COMP_InitStruct)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b085      	sub	sp, #20
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
 80051d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80051da:	f04f 0300 	mov.w	r3, #0
 80051de:	60fb      	str	r3, [r7, #12]
  assert_param(IS_COMP_OUTPUT_POL(COMP_InitStruct->COMP_OutputPol));
  assert_param(IS_COMP_HYSTERESIS(COMP_InitStruct->COMP_Hysteresis));
  assert_param(IS_COMP_MODE(COMP_InitStruct->COMP_Mode));

  /*!< Get the COMPx_CSR register value */
  tmpreg = *(__IO uint32_t *) (COMP_BASE + COMP_Selection);
 80051e0:	687a      	ldr	r2, [r7, #4]
 80051e2:	f04f 031c 	mov.w	r3, #28
 80051e6:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80051ea:	18d3      	adds	r3, r2, r3
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	60fb      	str	r3, [r7, #12]

  /*!< Clear the COMP1SW1, COMPxINSEL, COMPxOUTSEL, COMPxPOL, COMPxHYST and COMPxMODE bits */
  tmpreg &= (uint32_t) (COMP_CSR_CLEAR_MASK);
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	f003 0303 	and.w	r3, r3, #3
 80051f6:	60fb      	str	r3, [r7, #12]
  /*!< Set COMPxBLANKING bits according to COMP_InitStruct->COMP_BlankingSrce value */
  /*!< Set COMPxOUTSEL bits according to COMP_InitStruct->COMP_Output value */
  /*!< Set COMPxPOL bit according to COMP_InitStruct->COMP_OutputPol value */
  /*!< Set COMPxHYST bits according to COMP_InitStruct->COMP_Hysteresis value */
  /*!< Set COMPxMODE bits according to COMP_InitStruct->COMP_Mode value */
  tmpreg |= (uint32_t)(COMP_InitStruct->COMP_InvertingInput | COMP_InitStruct->COMP_NonInvertingInput |
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	681a      	ldr	r2, [r3, #0]
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	685b      	ldr	r3, [r3, #4]
 8005200:	431a      	orrs	r2, r3
                        COMP_InitStruct->COMP_Output | COMP_InitStruct->COMP_OutputPol | COMP_InitStruct->COMP_BlankingSrce |
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	689b      	ldr	r3, [r3, #8]
  /*!< Set COMPxBLANKING bits according to COMP_InitStruct->COMP_BlankingSrce value */
  /*!< Set COMPxOUTSEL bits according to COMP_InitStruct->COMP_Output value */
  /*!< Set COMPxPOL bit according to COMP_InitStruct->COMP_OutputPol value */
  /*!< Set COMPxHYST bits according to COMP_InitStruct->COMP_Hysteresis value */
  /*!< Set COMPxMODE bits according to COMP_InitStruct->COMP_Mode value */
  tmpreg |= (uint32_t)(COMP_InitStruct->COMP_InvertingInput | COMP_InitStruct->COMP_NonInvertingInput |
 8005206:	431a      	orrs	r2, r3
                        COMP_InitStruct->COMP_Output | COMP_InitStruct->COMP_OutputPol | COMP_InitStruct->COMP_BlankingSrce |
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	691b      	ldr	r3, [r3, #16]
 800520c:	431a      	orrs	r2, r3
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	68db      	ldr	r3, [r3, #12]
 8005212:	431a      	orrs	r2, r3
                        COMP_InitStruct->COMP_Hysteresis | COMP_InitStruct->COMP_Mode);
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	695b      	ldr	r3, [r3, #20]
  /*!< Set COMPxOUTSEL bits according to COMP_InitStruct->COMP_Output value */
  /*!< Set COMPxPOL bit according to COMP_InitStruct->COMP_OutputPol value */
  /*!< Set COMPxHYST bits according to COMP_InitStruct->COMP_Hysteresis value */
  /*!< Set COMPxMODE bits according to COMP_InitStruct->COMP_Mode value */
  tmpreg |= (uint32_t)(COMP_InitStruct->COMP_InvertingInput | COMP_InitStruct->COMP_NonInvertingInput |
                        COMP_InitStruct->COMP_Output | COMP_InitStruct->COMP_OutputPol | COMP_InitStruct->COMP_BlankingSrce |
 8005218:	431a      	orrs	r2, r3
                        COMP_InitStruct->COMP_Hysteresis | COMP_InitStruct->COMP_Mode);
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	699b      	ldr	r3, [r3, #24]
  /*!< Set COMPxBLANKING bits according to COMP_InitStruct->COMP_BlankingSrce value */
  /*!< Set COMPxOUTSEL bits according to COMP_InitStruct->COMP_Output value */
  /*!< Set COMPxPOL bit according to COMP_InitStruct->COMP_OutputPol value */
  /*!< Set COMPxHYST bits according to COMP_InitStruct->COMP_Hysteresis value */
  /*!< Set COMPxMODE bits according to COMP_InitStruct->COMP_Mode value */
  tmpreg |= (uint32_t)(COMP_InitStruct->COMP_InvertingInput | COMP_InitStruct->COMP_NonInvertingInput |
 800521e:	4313      	orrs	r3, r2
 8005220:	68fa      	ldr	r2, [r7, #12]
 8005222:	4313      	orrs	r3, r2
 8005224:	60fb      	str	r3, [r7, #12]
                        COMP_InitStruct->COMP_Output | COMP_InitStruct->COMP_OutputPol | COMP_InitStruct->COMP_BlankingSrce |
                        COMP_InitStruct->COMP_Hysteresis | COMP_InitStruct->COMP_Mode);

  /*!< Write to COMPx_CSR register */
  *(__IO uint32_t *) (COMP_BASE + COMP_Selection) = tmpreg;
 8005226:	687a      	ldr	r2, [r7, #4]
 8005228:	f04f 031c 	mov.w	r3, #28
 800522c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005230:	18d3      	adds	r3, r2, r3
 8005232:	68fa      	ldr	r2, [r7, #12]
 8005234:	601a      	str	r2, [r3, #0]
}
 8005236:	f107 0714 	add.w	r7, r7, #20
 800523a:	46bd      	mov	sp, r7
 800523c:	bc80      	pop	{r7}
 800523e:	4770      	bx	lr

08005240 <COMP_StructInit>:
  * @param  COMP_InitStruct: pointer to an COMP_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void COMP_StructInit(COMP_InitTypeDef* COMP_InitStruct)
{
 8005240:	b480      	push	{r7}
 8005242:	b083      	sub	sp, #12
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  COMP_InitStruct->COMP_InvertingInput = COMP_InvertingInput_1_4VREFINT;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	f04f 0200 	mov.w	r2, #0
 800524e:	601a      	str	r2, [r3, #0]
  COMP_InitStruct->COMP_NonInvertingInput = COMP_NonInvertingInput_IO1;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	f04f 0200 	mov.w	r2, #0
 8005256:	605a      	str	r2, [r3, #4]
  COMP_InitStruct->COMP_Output = COMP_Output_None;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	f04f 0200 	mov.w	r2, #0
 800525e:	609a      	str	r2, [r3, #8]
  COMP_InitStruct->COMP_BlankingSrce = COMP_BlankingSrce_None;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	f04f 0200 	mov.w	r2, #0
 8005266:	60da      	str	r2, [r3, #12]
  COMP_InitStruct->COMP_OutputPol = COMP_OutputPol_NonInverted;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	f04f 0200 	mov.w	r2, #0
 800526e:	611a      	str	r2, [r3, #16]
  COMP_InitStruct->COMP_Hysteresis = COMP_Hysteresis_No;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	f04f 0200 	mov.w	r2, #0
 8005276:	615a      	str	r2, [r3, #20]
  COMP_InitStruct->COMP_Mode = COMP_Mode_UltraLowPower;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	f04f 020c 	mov.w	r2, #12
 800527e:	619a      	str	r2, [r3, #24]
}
 8005280:	f107 070c 	add.w	r7, r7, #12
 8005284:	46bd      	mov	sp, r7
 8005286:	bc80      	pop	{r7}
 8005288:	4770      	bx	lr
 800528a:	bf00      	nop

0800528c <COMP_Cmd>:
  *         When disabled, the comparator doesn't perform comparison and the 
  *                        output level is low.
  * @retval None
  */
void COMP_Cmd(uint32_t COMP_Selection, FunctionalState NewState)
{
 800528c:	b480      	push	{r7}
 800528e:	b083      	sub	sp, #12
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
 8005294:	460b      	mov	r3, r1
 8005296:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_COMP_ALL_PERIPH(COMP_Selection));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005298:	78fb      	ldrb	r3, [r7, #3]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d011      	beq.n	80052c2 <COMP_Cmd+0x36>
  {
    /* Enable the selected COMPx peripheral */
    *(__IO uint32_t *) (COMP_BASE + COMP_Selection) |= (uint32_t) (COMP_CSR_COMPxEN);
 800529e:	687a      	ldr	r2, [r7, #4]
 80052a0:	f04f 031c 	mov.w	r3, #28
 80052a4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80052a8:	18d3      	adds	r3, r2, r3
 80052aa:	461a      	mov	r2, r3
 80052ac:	6879      	ldr	r1, [r7, #4]
 80052ae:	f04f 031c 	mov.w	r3, #28
 80052b2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80052b6:	18cb      	adds	r3, r1, r3
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f043 0301 	orr.w	r3, r3, #1
 80052be:	6013      	str	r3, [r2, #0]
 80052c0:	e010      	b.n	80052e4 <COMP_Cmd+0x58>
  }
  else
  {
    /* Disable the selected COMP peripheral  */
    *(__IO uint32_t *) (COMP_BASE + COMP_Selection) &= (uint32_t)(~COMP_CSR_COMPxEN);
 80052c2:	687a      	ldr	r2, [r7, #4]
 80052c4:	f04f 031c 	mov.w	r3, #28
 80052c8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80052cc:	18d3      	adds	r3, r2, r3
 80052ce:	461a      	mov	r2, r3
 80052d0:	6879      	ldr	r1, [r7, #4]
 80052d2:	f04f 031c 	mov.w	r3, #28
 80052d6:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80052da:	18cb      	adds	r3, r1, r3
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f023 0301 	bic.w	r3, r3, #1
 80052e2:	6013      	str	r3, [r2, #0]
  }
}
 80052e4:	f107 070c 	add.w	r7, r7, #12
 80052e8:	46bd      	mov	sp, r7
 80052ea:	bc80      	pop	{r7}
 80052ec:	4770      	bx	lr
 80052ee:	bf00      	nop

080052f0 <COMP_SwitchCmd>:
  *     ENABLE so the SW1 is closed; PA1 is connected to PA4
  *     or DISABLE so the SW1 switch is open; PA1 is disconnected from PA4
  * @retval None
  */
void COMP_SwitchCmd(uint32_t COMP_Selection, FunctionalState NewState)
{
 80052f0:	b480      	push	{r7}
 80052f2:	b083      	sub	sp, #12
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
 80052f8:	460b      	mov	r3, r1
 80052fa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameter */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80052fc:	78fb      	ldrb	r3, [r7, #3]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d011      	beq.n	8005326 <COMP_SwitchCmd+0x36>
  {
    /* Close SW1 switch */
    *(__IO uint32_t *) (COMP_BASE + COMP_Selection) |= (uint32_t) (COMP_CSR_COMP1SW1);
 8005302:	687a      	ldr	r2, [r7, #4]
 8005304:	f04f 031c 	mov.w	r3, #28
 8005308:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800530c:	18d3      	adds	r3, r2, r3
 800530e:	461a      	mov	r2, r3
 8005310:	6879      	ldr	r1, [r7, #4]
 8005312:	f04f 031c 	mov.w	r3, #28
 8005316:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800531a:	18cb      	adds	r3, r1, r3
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f043 0302 	orr.w	r3, r3, #2
 8005322:	6013      	str	r3, [r2, #0]
 8005324:	e010      	b.n	8005348 <COMP_SwitchCmd+0x58>
  }
  else
  {
    /* Open SW1 switch */
    *(__IO uint32_t *) (COMP_BASE + COMP_Selection) &= (uint32_t)(~COMP_CSR_COMP1SW1);
 8005326:	687a      	ldr	r2, [r7, #4]
 8005328:	f04f 031c 	mov.w	r3, #28
 800532c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005330:	18d3      	adds	r3, r2, r3
 8005332:	461a      	mov	r2, r3
 8005334:	6879      	ldr	r1, [r7, #4]
 8005336:	f04f 031c 	mov.w	r3, #28
 800533a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800533e:	18cb      	adds	r3, r1, r3
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f023 0302 	bic.w	r3, r3, #2
 8005346:	6013      	str	r3, [r2, #0]
  }
}
 8005348:	f107 070c 	add.w	r7, r7, #12
 800534c:	46bd      	mov	sp, r7
 800534e:	bc80      	pop	{r7}
 8005350:	4770      	bx	lr
 8005352:	bf00      	nop

08005354 <COMP_GetOutputLevel>:
  *          to select the COMP peripheral.
  * @retval Returns the selected comparator output level: low or high.
  *       
  */
uint32_t COMP_GetOutputLevel(uint32_t COMP_Selection)
{
 8005354:	b480      	push	{r7}
 8005356:	b085      	sub	sp, #20
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
  uint32_t compout = 0x0;
 800535c:	f04f 0300 	mov.w	r3, #0
 8005360:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_COMP_ALL_PERIPH(COMP_Selection));

  /* Check if selected comparator output is high */
  if ((*(__IO uint32_t *) (COMP_BASE + COMP_Selection) & (COMP_CSR_COMPxOUT)) != 0)
 8005362:	687a      	ldr	r2, [r7, #4]
 8005364:	f04f 031c 	mov.w	r3, #28
 8005368:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800536c:	18d3      	adds	r3, r2, r3
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005374:	2b00      	cmp	r3, #0
 8005376:	d003      	beq.n	8005380 <COMP_GetOutputLevel+0x2c>
  {
    compout = COMP_OutputLevel_High;
 8005378:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800537c:	60fb      	str	r3, [r7, #12]
 800537e:	e002      	b.n	8005386 <COMP_GetOutputLevel+0x32>
  }
  else
  {
    compout = COMP_OutputLevel_Low;
 8005380:	f04f 0300 	mov.w	r3, #0
 8005384:	60fb      	str	r3, [r7, #12]
  }

  /* Return the comparator output level */
  return (uint32_t)(compout);
 8005386:	68fb      	ldr	r3, [r7, #12]
}
 8005388:	4618      	mov	r0, r3
 800538a:	f107 0714 	add.w	r7, r7, #20
 800538e:	46bd      	mov	sp, r7
 8005390:	bc80      	pop	{r7}
 8005392:	4770      	bx	lr

08005394 <COMP_WindowCmd>:
  *        When enbaled, COMPx and COMPx-1 non inverting inputs are connected together.
  *        When disabled, COMPx and COMPx-1 non inverting inputs are disconnected.
  * @retval None
  */
void COMP_WindowCmd(uint32_t COMP_Selection, FunctionalState NewState)
{
 8005394:	b480      	push	{r7}
 8005396:	b083      	sub	sp, #12
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
 800539c:	460b      	mov	r3, r1
 800539e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_COMP_WINDOW(COMP_Selection));
  
  if (NewState != DISABLE)
 80053a0:	78fb      	ldrb	r3, [r7, #3]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d011      	beq.n	80053ca <COMP_WindowCmd+0x36>
  {
    /* Enable the window mode */
    *(__IO uint32_t *) (COMP_BASE + COMP_Selection) |= (uint32_t) COMP_CSR_COMPxWNDWEN;
 80053a6:	687a      	ldr	r2, [r7, #4]
 80053a8:	f04f 031c 	mov.w	r3, #28
 80053ac:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80053b0:	18d3      	adds	r3, r2, r3
 80053b2:	461a      	mov	r2, r3
 80053b4:	6879      	ldr	r1, [r7, #4]
 80053b6:	f04f 031c 	mov.w	r3, #28
 80053ba:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80053be:	18cb      	adds	r3, r1, r3
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80053c6:	6013      	str	r3, [r2, #0]
 80053c8:	e010      	b.n	80053ec <COMP_WindowCmd+0x58>
  }
  else
  {
    /* Disable the window mode */
    *(__IO uint32_t *) (COMP_BASE + COMP_Selection) &= (uint32_t)(~COMP_CSR_COMPxWNDWEN);
 80053ca:	687a      	ldr	r2, [r7, #4]
 80053cc:	f04f 031c 	mov.w	r3, #28
 80053d0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80053d4:	18d3      	adds	r3, r2, r3
 80053d6:	461a      	mov	r2, r3
 80053d8:	6879      	ldr	r1, [r7, #4]
 80053da:	f04f 031c 	mov.w	r3, #28
 80053de:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80053e2:	18cb      	adds	r3, r1, r3
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80053ea:	6013      	str	r3, [r2, #0]
  }
}
 80053ec:	f107 070c 	add.w	r7, r7, #12
 80053f0:	46bd      	mov	sp, r7
 80053f2:	bc80      	pop	{r7}
 80053f4:	4770      	bx	lr
 80053f6:	bf00      	nop

080053f8 <COMP_LockConfig>:
  *          This parameter can be COMP_Selection_COMPx where x can be 1 to 7
  *          to select the COMP peripheral.
  * @retval None
  */
void COMP_LockConfig(uint32_t COMP_Selection)
{
 80053f8:	b480      	push	{r7}
 80053fa:	b083      	sub	sp, #12
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_COMP_ALL_PERIPH(COMP_Selection));

  /* Set the lock bit corresponding to selected comparator */
  *(__IO uint32_t *) (COMP_BASE + COMP_Selection) |= (uint32_t) (COMP_CSR_COMPxLOCK);
 8005400:	687a      	ldr	r2, [r7, #4]
 8005402:	f04f 031c 	mov.w	r3, #28
 8005406:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800540a:	18d3      	adds	r3, r2, r3
 800540c:	461a      	mov	r2, r3
 800540e:	6879      	ldr	r1, [r7, #4]
 8005410:	f04f 031c 	mov.w	r3, #28
 8005414:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005418:	18cb      	adds	r3, r1, r3
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005420:	6013      	str	r3, [r2, #0]
}
 8005422:	f107 070c 	add.w	r7, r7, #12
 8005426:	46bd      	mov	sp, r7
 8005428:	bc80      	pop	{r7}
 800542a:	4770      	bx	lr

0800542c <DMA_DeInit>:
  * @param  DMAy_Channelx: where y can be 1 or 2 to select the DMA and 
  *         x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
  * @retval None
  */
void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx)
{
 800542c:	b480      	push	{r7}
 800542e:	b083      	sub	sp, #12
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));

  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR_EN);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681a      	ldr	r2, [r3, #0]
 8005438:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800543c:	4013      	ands	r3, r2
 800543e:	687a      	ldr	r2, [r7, #4]
 8005440:	6013      	str	r3, [r2, #0]

  /* Reset DMAy Channelx control register */
  DMAy_Channelx->CCR  = 0;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	f04f 0200 	mov.w	r2, #0
 8005448:	601a      	str	r2, [r3, #0]

  /* Reset DMAy Channelx remaining bytes register */
  DMAy_Channelx->CNDTR = 0;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	f04f 0200 	mov.w	r2, #0
 8005450:	605a      	str	r2, [r3, #4]

  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	f04f 0200 	mov.w	r2, #0
 8005458:	609a      	str	r2, [r3, #8]

  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	f04f 0200 	mov.w	r2, #0
 8005460:	60da      	str	r2, [r3, #12]

  if (DMAy_Channelx == DMA1_Channel1)
 8005462:	687a      	ldr	r2, [r7, #4]
 8005464:	f04f 0308 	mov.w	r3, #8
 8005468:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800546c:	429a      	cmp	r2, r3
 800546e:	d10c      	bne.n	800548a <DMA_DeInit+0x5e>
  {
    /* Reset interrupt pending bits for DMA1 Channel1 */
    DMA1->IFCR |= DMA1_CHANNEL1_IT_MASK;
 8005470:	f04f 0300 	mov.w	r3, #0
 8005474:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005478:	f04f 0200 	mov.w	r2, #0
 800547c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8005480:	6852      	ldr	r2, [r2, #4]
 8005482:	f042 020f 	orr.w	r2, r2, #15
 8005486:	605a      	str	r2, [r3, #4]
 8005488:	e0da      	b.n	8005640 <DMA_DeInit+0x214>
  }
  else if (DMAy_Channelx == DMA1_Channel2)
 800548a:	687a      	ldr	r2, [r7, #4]
 800548c:	f04f 031c 	mov.w	r3, #28
 8005490:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005494:	429a      	cmp	r2, r3
 8005496:	d10c      	bne.n	80054b2 <DMA_DeInit+0x86>
  {
    /* Reset interrupt pending bits for DMA1 Channel2 */
    DMA1->IFCR |= DMA1_CHANNEL2_IT_MASK;
 8005498:	f04f 0300 	mov.w	r3, #0
 800549c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80054a0:	f04f 0200 	mov.w	r2, #0
 80054a4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80054a8:	6852      	ldr	r2, [r2, #4]
 80054aa:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 80054ae:	605a      	str	r2, [r3, #4]
 80054b0:	e0c6      	b.n	8005640 <DMA_DeInit+0x214>
  }
  else if (DMAy_Channelx == DMA1_Channel3)
 80054b2:	687a      	ldr	r2, [r7, #4]
 80054b4:	f04f 0330 	mov.w	r3, #48	; 0x30
 80054b8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80054bc:	429a      	cmp	r2, r3
 80054be:	d10c      	bne.n	80054da <DMA_DeInit+0xae>
  {
    /* Reset interrupt pending bits for DMA1 Channel3 */
    DMA1->IFCR |= DMA1_CHANNEL3_IT_MASK;
 80054c0:	f04f 0300 	mov.w	r3, #0
 80054c4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80054c8:	f04f 0200 	mov.w	r2, #0
 80054cc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80054d0:	6852      	ldr	r2, [r2, #4]
 80054d2:	f442 6270 	orr.w	r2, r2, #3840	; 0xf00
 80054d6:	605a      	str	r2, [r3, #4]
 80054d8:	e0b2      	b.n	8005640 <DMA_DeInit+0x214>
  }
  else if (DMAy_Channelx == DMA1_Channel4)
 80054da:	687a      	ldr	r2, [r7, #4]
 80054dc:	f04f 0344 	mov.w	r3, #68	; 0x44
 80054e0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80054e4:	429a      	cmp	r2, r3
 80054e6:	d10c      	bne.n	8005502 <DMA_DeInit+0xd6>
  {
    /* Reset interrupt pending bits for DMA1 Channel4 */
    DMA1->IFCR |= DMA1_CHANNEL4_IT_MASK;
 80054e8:	f04f 0300 	mov.w	r3, #0
 80054ec:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80054f0:	f04f 0200 	mov.w	r2, #0
 80054f4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80054f8:	6852      	ldr	r2, [r2, #4]
 80054fa:	f442 4270 	orr.w	r2, r2, #61440	; 0xf000
 80054fe:	605a      	str	r2, [r3, #4]
 8005500:	e09e      	b.n	8005640 <DMA_DeInit+0x214>
  }
  else if (DMAy_Channelx == DMA1_Channel5)
 8005502:	687a      	ldr	r2, [r7, #4]
 8005504:	f04f 0358 	mov.w	r3, #88	; 0x58
 8005508:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800550c:	429a      	cmp	r2, r3
 800550e:	d10c      	bne.n	800552a <DMA_DeInit+0xfe>
  {
    /* Reset interrupt pending bits for DMA1 Channel5 */
    DMA1->IFCR |= DMA1_CHANNEL5_IT_MASK;
 8005510:	f04f 0300 	mov.w	r3, #0
 8005514:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005518:	f04f 0200 	mov.w	r2, #0
 800551c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8005520:	6852      	ldr	r2, [r2, #4]
 8005522:	f442 2270 	orr.w	r2, r2, #983040	; 0xf0000
 8005526:	605a      	str	r2, [r3, #4]
 8005528:	e08a      	b.n	8005640 <DMA_DeInit+0x214>
  }
  else if (DMAy_Channelx == DMA1_Channel6)
 800552a:	687a      	ldr	r2, [r7, #4]
 800552c:	f04f 036c 	mov.w	r3, #108	; 0x6c
 8005530:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005534:	429a      	cmp	r2, r3
 8005536:	d10c      	bne.n	8005552 <DMA_DeInit+0x126>
  {
    /* Reset interrupt pending bits for DMA1 Channel6 */
    DMA1->IFCR |= DMA1_CHANNEL6_IT_MASK;
 8005538:	f04f 0300 	mov.w	r3, #0
 800553c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005540:	f04f 0200 	mov.w	r2, #0
 8005544:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8005548:	6852      	ldr	r2, [r2, #4]
 800554a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800554e:	605a      	str	r2, [r3, #4]
 8005550:	e076      	b.n	8005640 <DMA_DeInit+0x214>
  }
  else if (DMAy_Channelx == DMA1_Channel7)
 8005552:	687a      	ldr	r2, [r7, #4]
 8005554:	f04f 0380 	mov.w	r3, #128	; 0x80
 8005558:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800555c:	429a      	cmp	r2, r3
 800555e:	d10c      	bne.n	800557a <DMA_DeInit+0x14e>
  {
    /* Reset interrupt pending bits for DMA1 Channel7 */
    DMA1->IFCR |= DMA1_CHANNEL7_IT_MASK;
 8005560:	f04f 0300 	mov.w	r3, #0
 8005564:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005568:	f04f 0200 	mov.w	r2, #0
 800556c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8005570:	6852      	ldr	r2, [r2, #4]
 8005572:	f042 6270 	orr.w	r2, r2, #251658240	; 0xf000000
 8005576:	605a      	str	r2, [r3, #4]
 8005578:	e062      	b.n	8005640 <DMA_DeInit+0x214>
  }
  else if (DMAy_Channelx == DMA2_Channel1)
 800557a:	687a      	ldr	r2, [r7, #4]
 800557c:	f44f 6381 	mov.w	r3, #1032	; 0x408
 8005580:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005584:	429a      	cmp	r2, r3
 8005586:	d10c      	bne.n	80055a2 <DMA_DeInit+0x176>
  {
    /* Reset interrupt pending bits for DMA2 Channel1 */
    DMA2->IFCR |= DMA2_CHANNEL1_IT_MASK;
 8005588:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800558c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005590:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005594:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8005598:	6852      	ldr	r2, [r2, #4]
 800559a:	f042 020f 	orr.w	r2, r2, #15
 800559e:	605a      	str	r2, [r3, #4]
 80055a0:	e04e      	b.n	8005640 <DMA_DeInit+0x214>
  }
  else if (DMAy_Channelx == DMA2_Channel2)
 80055a2:	687a      	ldr	r2, [r7, #4]
 80055a4:	f240 431c 	movw	r3, #1052	; 0x41c
 80055a8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80055ac:	429a      	cmp	r2, r3
 80055ae:	d10c      	bne.n	80055ca <DMA_DeInit+0x19e>
  {
    /* Reset interrupt pending bits for DMA2 Channel2 */
    DMA2->IFCR |= DMA2_CHANNEL2_IT_MASK;
 80055b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80055b4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80055b8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80055bc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80055c0:	6852      	ldr	r2, [r2, #4]
 80055c2:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 80055c6:	605a      	str	r2, [r3, #4]
 80055c8:	e03a      	b.n	8005640 <DMA_DeInit+0x214>
  }
  else if (DMAy_Channelx == DMA2_Channel3)
 80055ca:	687a      	ldr	r2, [r7, #4]
 80055cc:	f44f 6386 	mov.w	r3, #1072	; 0x430
 80055d0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80055d4:	429a      	cmp	r2, r3
 80055d6:	d10c      	bne.n	80055f2 <DMA_DeInit+0x1c6>
  {
    /* Reset interrupt pending bits for DMA2 Channel3 */
    DMA2->IFCR |= DMA2_CHANNEL3_IT_MASK;
 80055d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80055dc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80055e0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80055e4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80055e8:	6852      	ldr	r2, [r2, #4]
 80055ea:	f442 6270 	orr.w	r2, r2, #3840	; 0xf00
 80055ee:	605a      	str	r2, [r3, #4]
 80055f0:	e026      	b.n	8005640 <DMA_DeInit+0x214>
  }
  else if (DMAy_Channelx == DMA2_Channel4)
 80055f2:	687a      	ldr	r2, [r7, #4]
 80055f4:	f240 4344 	movw	r3, #1092	; 0x444
 80055f8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80055fc:	429a      	cmp	r2, r3
 80055fe:	d10c      	bne.n	800561a <DMA_DeInit+0x1ee>
  {
    /* Reset interrupt pending bits for DMA2 Channel4 */
    DMA2->IFCR |= DMA2_CHANNEL4_IT_MASK;
 8005600:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005604:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005608:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800560c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8005610:	6852      	ldr	r2, [r2, #4]
 8005612:	f442 4270 	orr.w	r2, r2, #61440	; 0xf000
 8005616:	605a      	str	r2, [r3, #4]
 8005618:	e012      	b.n	8005640 <DMA_DeInit+0x214>
  }
  else
  { 
    if (DMAy_Channelx == DMA2_Channel5)
 800561a:	687a      	ldr	r2, [r7, #4]
 800561c:	f44f 638b 	mov.w	r3, #1112	; 0x458
 8005620:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005624:	429a      	cmp	r2, r3
 8005626:	d10b      	bne.n	8005640 <DMA_DeInit+0x214>
    {
      /* Reset interrupt pending bits for DMA2 Channel5 */
      DMA2->IFCR |= DMA2_CHANNEL5_IT_MASK;
 8005628:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800562c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005630:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005634:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8005638:	6852      	ldr	r2, [r2, #4]
 800563a:	f442 2270 	orr.w	r2, r2, #983040	; 0xf0000
 800563e:	605a      	str	r2, [r3, #4]
    }
  }
}
 8005640:	f107 070c 	add.w	r7, r7, #12
 8005644:	46bd      	mov	sp, r7
 8005646:	bc80      	pop	{r7}
 8005648:	4770      	bx	lr
 800564a:	bf00      	nop

0800564c <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Channel.
  * @retval None
  */
void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct)
{
 800564c:	b480      	push	{r7}
 800564e:	b085      	sub	sp, #20
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
 8005654:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8005656:	f04f 0300 	mov.w	r3, #0
 800565a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
  assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));

/*--------------------------- DMAy Channelx CCR Configuration ----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	60fb      	str	r3, [r7, #12]

  /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= CCR_CLEAR_MASK;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005668:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800566c:	60fb      	str	r3, [r7, #12]
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	689a      	ldr	r2, [r3, #8]
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	6a1b      	ldr	r3, [r3, #32]
 8005676:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	691b      	ldr	r3, [r3, #16]
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 800567c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	695b      	ldr	r3, [r3, #20]
 8005682:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	699b      	ldr	r3, [r3, #24]
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8005688:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	69db      	ldr	r3, [r3, #28]
 800568e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8005694:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800569a:	4313      	orrs	r3, r2
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 800569c:	68fa      	ldr	r2, [r7, #12]
 800569e:	4313      	orrs	r3, r2
 80056a0:	60fb      	str	r3, [r7, #12]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;

  /* Write to DMAy Channelx CCR */
  DMAy_Channelx->CCR = tmpreg;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	68fa      	ldr	r2, [r7, #12]
 80056a6:	601a      	str	r2, [r3, #0]

/*--------------------------- DMAy Channelx CNDTR Configuration --------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	899b      	ldrh	r3, [r3, #12]
 80056ac:	461a      	mov	r2, r3
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	605a      	str	r2, [r3, #4]

/*--------------------------- DMAy Channelx CPAR Configuration ---------------*/
  /* Write to DMAy Channelx CPAR */
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	681a      	ldr	r2, [r3, #0]
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	609a      	str	r2, [r3, #8]

/*--------------------------- DMAy Channelx CMAR Configuration ---------------*/
  /* Write to DMAy Channelx CMAR */
  DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	685a      	ldr	r2, [r3, #4]
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	60da      	str	r2, [r3, #12]
}
 80056c2:	f107 0714 	add.w	r7, r7, #20
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bc80      	pop	{r7}
 80056ca:	4770      	bx	lr

080056cc <DMA_StructInit>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b083      	sub	sp, #12
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
/*-------------- Reset DMA init structure parameters values ------------------*/
  /* Initialize the DMA_PeripheralBaseAddr member */
  DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	f04f 0200 	mov.w	r2, #0
 80056da:	601a      	str	r2, [r3, #0]
  /* Initialize the DMA_MemoryBaseAddr member */
  DMA_InitStruct->DMA_MemoryBaseAddr = 0;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	f04f 0200 	mov.w	r2, #0
 80056e2:	605a      	str	r2, [r3, #4]
  /* Initialize the DMA_DIR member */
  DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralSRC;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	f04f 0200 	mov.w	r2, #0
 80056ea:	609a      	str	r2, [r3, #8]
  /* Initialize the DMA_BufferSize member */
  DMA_InitStruct->DMA_BufferSize = 0;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	f04f 0200 	mov.w	r2, #0
 80056f2:	819a      	strh	r2, [r3, #12]
  /* Initialize the DMA_PeripheralInc member */
  DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	f04f 0200 	mov.w	r2, #0
 80056fa:	611a      	str	r2, [r3, #16]
  /* Initialize the DMA_MemoryInc member */
  DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	f04f 0200 	mov.w	r2, #0
 8005702:	615a      	str	r2, [r3, #20]
  /* Initialize the DMA_PeripheralDataSize member */
  DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	f04f 0200 	mov.w	r2, #0
 800570a:	619a      	str	r2, [r3, #24]
  /* Initialize the DMA_MemoryDataSize member */
  DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	f04f 0200 	mov.w	r2, #0
 8005712:	61da      	str	r2, [r3, #28]
  /* Initialize the DMA_Mode member */
  DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	f04f 0200 	mov.w	r2, #0
 800571a:	621a      	str	r2, [r3, #32]
  /* Initialize the DMA_Priority member */
  DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	f04f 0200 	mov.w	r2, #0
 8005722:	625a      	str	r2, [r3, #36]	; 0x24
  /* Initialize the DMA_M2M member */
  DMA_InitStruct->DMA_M2M = DMA_M2M_Disable;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	f04f 0200 	mov.w	r2, #0
 800572a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800572c:	f107 070c 	add.w	r7, r7, #12
 8005730:	46bd      	mov	sp, r7
 8005732:	bc80      	pop	{r7}
 8005734:	4770      	bx	lr
 8005736:	bf00      	nop

08005738 <DMA_Cmd>:
  * @param  NewState: new state of the DMAy Channelx. 
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState)
{
 8005738:	b480      	push	{r7}
 800573a:	b083      	sub	sp, #12
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
 8005740:	460b      	mov	r3, r1
 8005742:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005744:	78fb      	ldrb	r3, [r7, #3]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d006      	beq.n	8005758 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Channelx */
    DMAy_Channelx->CCR |= DMA_CCR_EN;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f043 0201 	orr.w	r2, r3, #1
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	601a      	str	r2, [r3, #0]
 8005756:	e006      	b.n	8005766 <DMA_Cmd+0x2e>
  }
  else
  {
    /* Disable the selected DMAy Channelx */
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR_EN);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681a      	ldr	r2, [r3, #0]
 800575c:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8005760:	4013      	ands	r3, r2
 8005762:	687a      	ldr	r2, [r7, #4]
 8005764:	6013      	str	r3, [r2, #0]
  }
}
 8005766:	f107 070c 	add.w	r7, r7, #12
 800576a:	46bd      	mov	sp, r7
 800576c:	bc80      	pop	{r7}
 800576e:	4770      	bx	lr

08005770 <DMA_SetCurrDataCounter>:
  *         transfer.   
  * @note   This function can only be used when the DMAy_Channelx is disabled.
  * @retval None.
  */
void DMA_SetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx, uint16_t DataNumber)
{
 8005770:	b480      	push	{r7}
 8005772:	b083      	sub	sp, #12
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
 8005778:	460b      	mov	r3, r1
 800577a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));

/*--------------------------- DMAy Channelx CNDTR Configuration --------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DataNumber;
 800577c:	887a      	ldrh	r2, [r7, #2]
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	605a      	str	r2, [r3, #4]
}
 8005782:	f107 070c 	add.w	r7, r7, #12
 8005786:	46bd      	mov	sp, r7
 8005788:	bc80      	pop	{r7}
 800578a:	4770      	bx	lr

0800578c <DMA_GetCurrDataCounter>:
  *         x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
  * @retval The number of remaining data units in the current DMAy Channelx
  *         transfer.
  */
uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx)
{
 800578c:	b480      	push	{r7}
 800578e:	b083      	sub	sp, #12
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Return the number of remaining data units for DMAy Channelx */
  return ((uint16_t)(DMAy_Channelx->CNDTR));
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	685b      	ldr	r3, [r3, #4]
 8005798:	b29b      	uxth	r3, r3
}
 800579a:	4618      	mov	r0, r3
 800579c:	f107 070c 	add.w	r7, r7, #12
 80057a0:	46bd      	mov	sp, r7
 80057a2:	bc80      	pop	{r7}
 80057a4:	4770      	bx	lr
 80057a6:	bf00      	nop

080057a8 <DMA_ITConfig>:
  * @param  NewState: new state of the specified DMA interrupts.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_ITConfig(DMA_Channel_TypeDef* DMAy_Channelx, uint32_t DMA_IT, FunctionalState NewState)
{
 80057a8:	b480      	push	{r7}
 80057aa:	b085      	sub	sp, #20
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	60f8      	str	r0, [r7, #12]
 80057b0:	60b9      	str	r1, [r7, #8]
 80057b2:	4613      	mov	r3, r2
 80057b4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80057b6:	79fb      	ldrb	r3, [r7, #7]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d006      	beq.n	80057ca <DMA_ITConfig+0x22>
  {
    /* Enable the selected DMA interrupts */
    DMAy_Channelx->CCR |= DMA_IT;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681a      	ldr	r2, [r3, #0]
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	431a      	orrs	r2, r3
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	601a      	str	r2, [r3, #0]
 80057c8:	e007      	b.n	80057da <DMA_ITConfig+0x32>
  }
  else
  {
    /* Disable the selected DMA interrupts */
    DMAy_Channelx->CCR &= ~DMA_IT;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681a      	ldr	r2, [r3, #0]
 80057ce:	68bb      	ldr	r3, [r7, #8]
 80057d0:	ea6f 0303 	mvn.w	r3, r3
 80057d4:	401a      	ands	r2, r3
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	601a      	str	r2, [r3, #0]
  }
}
 80057da:	f107 0714 	add.w	r7, r7, #20
 80057de:	46bd      	mov	sp, r7
 80057e0:	bc80      	pop	{r7}
 80057e2:	4770      	bx	lr

080057e4 <DMA_GetFlagStatus>:
  *    DMAy_FLAG_TEx). 
  *      
  * @retval The new state of DMAy_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(uint32_t DMAy_FLAG)
{
 80057e4:	b480      	push	{r7}
 80057e6:	b085      	sub	sp, #20
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 80057ec:	f04f 0300 	mov.w	r3, #0
 80057f0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpreg = 0;
 80057f2:	f04f 0300 	mov.w	r3, #0
 80057f6:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_DMA_GET_FLAG(DMAy_FLAG));

  /* Calculate the used DMAy */
  if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d006      	beq.n	8005810 <DMA_GetFlagStatus+0x2c>
  {
    /* Get DMA2 ISR register value */
    tmpreg = DMA2->ISR ;
 8005802:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005806:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	60bb      	str	r3, [r7, #8]
 800580e:	e005      	b.n	800581c <DMA_GetFlagStatus+0x38>
  }
  else
  {
    /* Get DMA1 ISR register value */
    tmpreg = DMA1->ISR ;
 8005810:	f04f 0300 	mov.w	r3, #0
 8005814:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	60bb      	str	r3, [r7, #8]
  }

  /* Check the status of the specified DMAy flag */
  if ((tmpreg & DMAy_FLAG) != (uint32_t)RESET)
 800581c:	68ba      	ldr	r2, [r7, #8]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	4013      	ands	r3, r2
 8005822:	2b00      	cmp	r3, #0
 8005824:	d003      	beq.n	800582e <DMA_GetFlagStatus+0x4a>
  {
    /* DMAy_FLAG is set */
    bitstatus = SET;
 8005826:	f04f 0301 	mov.w	r3, #1
 800582a:	73fb      	strb	r3, [r7, #15]
 800582c:	e002      	b.n	8005834 <DMA_GetFlagStatus+0x50>
  }
  else
  {
    /* DMAy_FLAG is reset */
    bitstatus = RESET;
 800582e:	f04f 0300 	mov.w	r3, #0
 8005832:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return the DMAy_FLAG status */
  return  bitstatus;
 8005834:	7bfb      	ldrb	r3, [r7, #15]
}
 8005836:	4618      	mov	r0, r3
 8005838:	f107 0714 	add.w	r7, r7, #20
 800583c:	46bd      	mov	sp, r7
 800583e:	bc80      	pop	{r7}
 8005840:	4770      	bx	lr
 8005842:	bf00      	nop

08005844 <DMA_ClearFlag>:
  *    Transfer Error flags: DMAy_FLAG_TCx, DMAy_FLAG_HTx and DMAy_FLAG_TEx).
  *
  * @retval None
  */
void DMA_ClearFlag(uint32_t DMAy_FLAG)
{
 8005844:	b480      	push	{r7}
 8005846:	b083      	sub	sp, #12
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_CLEAR_FLAG(DMAy_FLAG));

/* Calculate the used DMAy */
  if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005852:	2b00      	cmp	r3, #0
 8005854:	d006      	beq.n	8005864 <DMA_ClearFlag+0x20>
  {
    /* Clear the selected DMAy flags */
    DMA2->IFCR = DMAy_FLAG;
 8005856:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800585a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800585e:	687a      	ldr	r2, [r7, #4]
 8005860:	605a      	str	r2, [r3, #4]
 8005862:	e005      	b.n	8005870 <DMA_ClearFlag+0x2c>
  }
  else
  {
    /* Clear the selected DMAy flags */
    DMA1->IFCR = DMAy_FLAG;
 8005864:	f04f 0300 	mov.w	r3, #0
 8005868:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800586c:	687a      	ldr	r2, [r7, #4]
 800586e:	605a      	str	r2, [r3, #4]
  }
}
 8005870:	f107 070c 	add.w	r7, r7, #12
 8005874:	46bd      	mov	sp, r7
 8005876:	bc80      	pop	{r7}
 8005878:	4770      	bx	lr
 800587a:	bf00      	nop

0800587c <DMA_GetITStatus>:
  *    DMAy_IT_HTx or DMAy_IT_TEx). 
  *      
  * @retval The new state of DMAy_IT (SET or RESET).
  */
ITStatus DMA_GetITStatus(uint32_t DMAy_IT)
{
 800587c:	b480      	push	{r7}
 800587e:	b085      	sub	sp, #20
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 8005884:	f04f 0300 	mov.w	r3, #0
 8005888:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpreg = 0;
 800588a:	f04f 0300 	mov.w	r3, #0
 800588e:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_DMA_GET_IT(DMAy_IT));

  /* Calculate the used DMA */
  if ((DMAy_IT & FLAG_Mask) != (uint32_t)RESET)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005896:	2b00      	cmp	r3, #0
 8005898:	d006      	beq.n	80058a8 <DMA_GetITStatus+0x2c>
  {
    /* Get DMA2 ISR register value */
    tmpreg = DMA2->ISR;
 800589a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800589e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	60bb      	str	r3, [r7, #8]
 80058a6:	e005      	b.n	80058b4 <DMA_GetITStatus+0x38>
  }
  else
  {
    /* Get DMA1 ISR register value */
    tmpreg = DMA1->ISR;
 80058a8:	f04f 0300 	mov.w	r3, #0
 80058ac:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	60bb      	str	r3, [r7, #8]
  }

  /* Check the status of the specified DMAy interrupt */
  if ((tmpreg & DMAy_IT) != (uint32_t)RESET)
 80058b4:	68ba      	ldr	r2, [r7, #8]
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	4013      	ands	r3, r2
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d003      	beq.n	80058c6 <DMA_GetITStatus+0x4a>
  {
    /* DMAy_IT is set */
    bitstatus = SET;
 80058be:	f04f 0301 	mov.w	r3, #1
 80058c2:	73fb      	strb	r3, [r7, #15]
 80058c4:	e002      	b.n	80058cc <DMA_GetITStatus+0x50>
  }
  else
  {
    /* DMAy_IT is reset */
    bitstatus = RESET;
 80058c6:	f04f 0300 	mov.w	r3, #0
 80058ca:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the DMAy_IT status */
  return  bitstatus;
 80058cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80058ce:	4618      	mov	r0, r3
 80058d0:	f107 0714 	add.w	r7, r7, #20
 80058d4:	46bd      	mov	sp, r7
 80058d6:	bc80      	pop	{r7}
 80058d8:	4770      	bx	lr
 80058da:	bf00      	nop

080058dc <DMA_ClearITPendingBit>:
  *    DMAy_IT_TEx).  
  *        
  * @retval None
  */
void DMA_ClearITPendingBit(uint32_t DMAy_IT)
{
 80058dc:	b480      	push	{r7}
 80058de:	b083      	sub	sp, #12
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_CLEAR_IT(DMAy_IT));
  
  /* Calculate the used DMAy */
  if ((DMAy_IT & FLAG_Mask) != (uint32_t)RESET)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d006      	beq.n	80058fc <DMA_ClearITPendingBit+0x20>
  {
    /* Clear the selected DMAy interrupt pending bits */
    DMA2->IFCR = DMAy_IT;
 80058ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80058f2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80058f6:	687a      	ldr	r2, [r7, #4]
 80058f8:	605a      	str	r2, [r3, #4]
 80058fa:	e005      	b.n	8005908 <DMA_ClearITPendingBit+0x2c>
  }
  else
  {
    /* Clear the selected DMAy interrupt pending bits */
    DMA1->IFCR = DMAy_IT;
 80058fc:	f04f 0300 	mov.w	r3, #0
 8005900:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8005904:	687a      	ldr	r2, [r7, #4]
 8005906:	605a      	str	r2, [r3, #4]
  }
}
 8005908:	f107 070c 	add.w	r7, r7, #12
 800590c:	46bd      	mov	sp, r7
 800590e:	bc80      	pop	{r7}
 8005910:	4770      	bx	lr
 8005912:	bf00      	nop

08005914 <EXTI_DeInit>:
  *         values.
  * @param  None
  * @retval None
  */
void EXTI_DeInit(void)
{
 8005914:	b480      	push	{r7}
 8005916:	af00      	add	r7, sp, #0
  EXTI->IMR    = 0x1F800000;
 8005918:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800591c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005920:	f04f 52fc 	mov.w	r2, #528482304	; 0x1f800000
 8005924:	601a      	str	r2, [r3, #0]
  EXTI->EMR    = 0x00000000;
 8005926:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800592a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800592e:	f04f 0200 	mov.w	r2, #0
 8005932:	605a      	str	r2, [r3, #4]
  EXTI->RTSR   = 0x00000000;
 8005934:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005938:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800593c:	f04f 0200 	mov.w	r2, #0
 8005940:	609a      	str	r2, [r3, #8]
  EXTI->FTSR   = 0x00000000;
 8005942:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005946:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800594a:	f04f 0200 	mov.w	r2, #0
 800594e:	60da      	str	r2, [r3, #12]
  EXTI->SWIER  = 0x00000000;
 8005950:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005954:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005958:	f04f 0200 	mov.w	r2, #0
 800595c:	611a      	str	r2, [r3, #16]
  EXTI->PR     = 0xE07FFFFF;
 800595e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005962:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005966:	f06f 52fc 	mvn.w	r2, #528482304	; 0x1f800000
 800596a:	615a      	str	r2, [r3, #20]
  EXTI->IMR2   = 0x0000000C;
 800596c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005970:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005974:	f04f 020c 	mov.w	r2, #12
 8005978:	621a      	str	r2, [r3, #32]
  EXTI->EMR2   = 0x00000000;
 800597a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800597e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005982:	f04f 0200 	mov.w	r2, #0
 8005986:	625a      	str	r2, [r3, #36]	; 0x24
  EXTI->RTSR2  = 0x00000000;
 8005988:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800598c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005990:	f04f 0200 	mov.w	r2, #0
 8005994:	629a      	str	r2, [r3, #40]	; 0x28
  EXTI->FTSR2  = 0x00000000;
 8005996:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800599a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800599e:	f04f 0200 	mov.w	r2, #0
 80059a2:	62da      	str	r2, [r3, #44]	; 0x2c
  EXTI->SWIER2 = 0x00000000;
 80059a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80059a8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80059ac:	f04f 0200 	mov.w	r2, #0
 80059b0:	631a      	str	r2, [r3, #48]	; 0x30
  EXTI->PR2    = 0x00000003;
 80059b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80059b6:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80059ba:	f04f 0203 	mov.w	r2, #3
 80059be:	635a      	str	r2, [r3, #52]	; 0x34
}
 80059c0:	46bd      	mov	sp, r7
 80059c2:	bc80      	pop	{r7}
 80059c4:	4770      	bx	lr
 80059c6:	bf00      	nop

080059c8 <EXTI_Init>:
  * @retval None
  */
  

void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 80059c8:	b480      	push	{r7}
 80059ca:	b085      	sub	sp, #20
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 80059d0:	f04f 0300 	mov.w	r3, #0
 80059d4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE_ALL(EXTI_InitStruct->EXTI_Line));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 80059d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80059da:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80059de:	60fb      	str	r3, [r7, #12]
      
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	799b      	ldrb	r3, [r3, #6]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	f000 8111 	beq.w	8005c0c <EXTI_Init+0x244>
  {
    /* Clear EXTI line configuration */   
    *(__IO uint32_t *) (((uint32_t) &(EXTI->IMR)) + ((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20) &= ~(uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));   
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	ea4f 1353 	mov.w	r3, r3, lsr #5
 80059f2:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 80059f6:	f503 6302 	add.w	r3, r3, #2080	; 0x820
 80059fa:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80059fe:	461a      	mov	r2, r3
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8005a08:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 8005a0c:	f503 6302 	add.w	r3, r3, #2080	; 0x820
 8005a10:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8005a14:	6819      	ldr	r1, [r3, #0]
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f003 031f 	and.w	r3, r3, #31
 8005a1e:	f04f 0001 	mov.w	r0, #1
 8005a22:	fa00 f303 	lsl.w	r3, r0, r3
 8005a26:	ea6f 0303 	mvn.w	r3, r3
 8005a2a:	400b      	ands	r3, r1
 8005a2c:	6013      	str	r3, [r2, #0]
    *(__IO uint32_t *) (((uint32_t) &(EXTI->EMR)) + ((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20) &= ~(uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8005a36:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8005a3a:	f240 4304 	movw	r3, #1028	; 0x404
 8005a3e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005a42:	18d3      	adds	r3, r2, r3
 8005a44:	461a      	mov	r2, r3
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8005a4e:	ea4f 1143 	mov.w	r1, r3, lsl #5
 8005a52:	f240 4304 	movw	r3, #1028	; 0x404
 8005a56:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005a5a:	18cb      	adds	r3, r1, r3
 8005a5c:	6819      	ldr	r1, [r3, #0]
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f003 031f 	and.w	r3, r3, #31
 8005a66:	f04f 0001 	mov.w	r0, #1
 8005a6a:	fa00 f303 	lsl.w	r3, r0, r3
 8005a6e:	ea6f 0303 	mvn.w	r3, r3
 8005a72:	400b      	ands	r3, r1
 8005a74:	6013      	str	r3, [r2, #0]
     
    tmp += EXTI_InitStruct->EXTI_Mode + (((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	791b      	ldrb	r3, [r3, #4]
 8005a7a:	461a      	mov	r2, r3
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8005a84:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8005a88:	18d3      	adds	r3, r2, r3
 8005a8a:	68fa      	ldr	r2, [r7, #12]
 8005a8c:	18d3      	adds	r3, r2, r3
 8005a8e:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= (uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	68fa      	ldr	r2, [r7, #12]
 8005a94:	6811      	ldr	r1, [r2, #0]
 8005a96:	687a      	ldr	r2, [r7, #4]
 8005a98:	6812      	ldr	r2, [r2, #0]
 8005a9a:	f002 021f 	and.w	r2, r2, #31
 8005a9e:	f04f 0001 	mov.w	r0, #1
 8005aa2:	fa00 f202 	lsl.w	r2, r0, r2
 8005aa6:	430a      	orrs	r2, r1
 8005aa8:	601a      	str	r2, [r3, #0]
    
    tmp = (uint32_t)EXTI_BASE;
 8005aaa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005aae:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005ab2:	60fb      	str	r3, [r7, #12]

    /* Clear Rising Falling edge configuration */
    *(__IO uint32_t *) (((uint32_t) &(EXTI->RTSR)) + ((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20) &= ~(uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8005abc:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8005ac0:	f44f 6381 	mov.w	r3, #1032	; 0x408
 8005ac4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005ac8:	18d3      	adds	r3, r2, r3
 8005aca:	461a      	mov	r2, r3
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8005ad4:	ea4f 1143 	mov.w	r1, r3, lsl #5
 8005ad8:	f44f 6381 	mov.w	r3, #1032	; 0x408
 8005adc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005ae0:	18cb      	adds	r3, r1, r3
 8005ae2:	6819      	ldr	r1, [r3, #0]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f003 031f 	and.w	r3, r3, #31
 8005aec:	f04f 0001 	mov.w	r0, #1
 8005af0:	fa00 f303 	lsl.w	r3, r0, r3
 8005af4:	ea6f 0303 	mvn.w	r3, r3
 8005af8:	400b      	ands	r3, r1
 8005afa:	6013      	str	r3, [r2, #0]
    *(__IO uint32_t *) (((uint32_t) &(EXTI->FTSR)) + ((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20) &= ~(uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8005b04:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8005b08:	f240 430c 	movw	r3, #1036	; 0x40c
 8005b0c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005b10:	18d3      	adds	r3, r2, r3
 8005b12:	461a      	mov	r2, r3
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8005b1c:	ea4f 1143 	mov.w	r1, r3, lsl #5
 8005b20:	f240 430c 	movw	r3, #1036	; 0x40c
 8005b24:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005b28:	18cb      	adds	r3, r1, r3
 8005b2a:	6819      	ldr	r1, [r3, #0]
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f003 031f 	and.w	r3, r3, #31
 8005b34:	f04f 0001 	mov.w	r0, #1
 8005b38:	fa00 f303 	lsl.w	r3, r0, r3
 8005b3c:	ea6f 0303 	mvn.w	r3, r3
 8005b40:	400b      	ands	r3, r1
 8005b42:	6013      	str	r3, [r2, #0]
    
      /* Select the trigger for the selected interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	795b      	ldrb	r3, [r3, #5]
 8005b48:	2b10      	cmp	r3, #16
 8005b4a:	d144      	bne.n	8005bd6 <EXTI_Init+0x20e>
    {
      /* Rising Falling edge */
    *(__IO uint32_t *) (((uint32_t) &(EXTI->RTSR)) + ((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20) |= (uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8005b54:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8005b58:	f44f 6381 	mov.w	r3, #1032	; 0x408
 8005b5c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005b60:	18d3      	adds	r3, r2, r3
 8005b62:	461a      	mov	r2, r3
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8005b6c:	ea4f 1143 	mov.w	r1, r3, lsl #5
 8005b70:	f44f 6381 	mov.w	r3, #1032	; 0x408
 8005b74:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005b78:	18cb      	adds	r3, r1, r3
 8005b7a:	6819      	ldr	r1, [r3, #0]
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f003 031f 	and.w	r3, r3, #31
 8005b84:	f04f 0001 	mov.w	r0, #1
 8005b88:	fa00 f303 	lsl.w	r3, r0, r3
 8005b8c:	430b      	orrs	r3, r1
 8005b8e:	6013      	str	r3, [r2, #0]
    *(__IO uint32_t *) (((uint32_t) &(EXTI->FTSR)) + ((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20) |= (uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));      
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8005b98:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8005b9c:	f240 430c 	movw	r3, #1036	; 0x40c
 8005ba0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005ba4:	18d3      	adds	r3, r2, r3
 8005ba6:	461a      	mov	r2, r3
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8005bb0:	ea4f 1143 	mov.w	r1, r3, lsl #5
 8005bb4:	f240 430c 	movw	r3, #1036	; 0x40c
 8005bb8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005bbc:	18cb      	adds	r3, r1, r3
 8005bbe:	6819      	ldr	r1, [r3, #0]
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f003 031f 	and.w	r3, r3, #31
 8005bc8:	f04f 0001 	mov.w	r0, #1
 8005bcc:	fa00 f303 	lsl.w	r3, r0, r3
 8005bd0:	430b      	orrs	r3, r1
 8005bd2:	6013      	str	r3, [r2, #0]
 8005bd4:	e036      	b.n	8005c44 <EXTI_Init+0x27c>
    }
    else
    {
      tmp += EXTI_InitStruct->EXTI_Trigger + (((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	795b      	ldrb	r3, [r3, #5]
 8005bda:	461a      	mov	r2, r3
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8005be4:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8005be8:	18d3      	adds	r3, r2, r3
 8005bea:	68fa      	ldr	r2, [r7, #12]
 8005bec:	18d3      	adds	r3, r2, r3
 8005bee:	60fb      	str	r3, [r7, #12]

      *(__IO uint32_t *) tmp |= (uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	68fa      	ldr	r2, [r7, #12]
 8005bf4:	6811      	ldr	r1, [r2, #0]
 8005bf6:	687a      	ldr	r2, [r7, #4]
 8005bf8:	6812      	ldr	r2, [r2, #0]
 8005bfa:	f002 021f 	and.w	r2, r2, #31
 8005bfe:	f04f 0001 	mov.w	r0, #1
 8005c02:	fa00 f202 	lsl.w	r2, r0, r2
 8005c06:	430a      	orrs	r2, r1
 8005c08:	601a      	str	r2, [r3, #0]
 8005c0a:	e01b      	b.n	8005c44 <EXTI_Init+0x27c>
    }
  }
      
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode + (((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	791b      	ldrb	r3, [r3, #4]
 8005c10:	461a      	mov	r2, r3
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8005c1a:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8005c1e:	18d3      	adds	r3, r2, r3
 8005c20:	68fa      	ldr	r2, [r7, #12]
 8005c22:	18d3      	adds	r3, r2, r3
 8005c24:	60fb      	str	r3, [r7, #12]

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~(uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	68fa      	ldr	r2, [r7, #12]
 8005c2a:	6811      	ldr	r1, [r2, #0]
 8005c2c:	687a      	ldr	r2, [r7, #4]
 8005c2e:	6812      	ldr	r2, [r2, #0]
 8005c30:	f002 021f 	and.w	r2, r2, #31
 8005c34:	f04f 0001 	mov.w	r0, #1
 8005c38:	fa00 f202 	lsl.w	r2, r0, r2
 8005c3c:	ea6f 0202 	mvn.w	r2, r2
 8005c40:	400a      	ands	r2, r1
 8005c42:	601a      	str	r2, [r3, #0]
  }
         
}
 8005c44:	f107 0714 	add.w	r7, r7, #20
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	bc80      	pop	{r7}
 8005c4c:	4770      	bx	lr
 8005c4e:	bf00      	nop

08005c50 <EXTI_StructInit>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8005c50:	b480      	push	{r7}
 8005c52:	b083      	sub	sp, #12
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	f04f 0200 	mov.w	r2, #0
 8005c5e:	601a      	str	r2, [r3, #0]
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	f04f 0200 	mov.w	r2, #0
 8005c66:	711a      	strb	r2, [r3, #4]
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Rising_Falling;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	f04f 0210 	mov.w	r2, #16
 8005c6e:	715a      	strb	r2, [r3, #5]
  EXTI_InitStruct->EXTI_LineCmd = DISABLE;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	f04f 0200 	mov.w	r2, #0
 8005c76:	719a      	strb	r2, [r3, #6]
}
 8005c78:	f107 070c 	add.w	r7, r7, #12
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	bc80      	pop	{r7}
 8005c80:	4770      	bx	lr
 8005c82:	bf00      	nop

08005c84 <EXTI_GenerateSWInterrupt>:
  *         will be generated.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..20).
  * @retval None
  */
void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)
{
 8005c84:	b480      	push	{r7}
 8005c86:	b083      	sub	sp, #12
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE_EXT(EXTI_Line));

  *(__IO uint32_t *) (((uint32_t) &(EXTI->SWIER)) + ((EXTI_Line) >> 5 ) * 0x20) |= (uint32_t)(1 << (EXTI_Line & 0x1F));
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8005c92:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8005c96:	f44f 6382 	mov.w	r3, #1040	; 0x410
 8005c9a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005c9e:	18d3      	adds	r3, r2, r3
 8005ca0:	461a      	mov	r2, r3
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8005ca8:	ea4f 1143 	mov.w	r1, r3, lsl #5
 8005cac:	f44f 6382 	mov.w	r3, #1040	; 0x410
 8005cb0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005cb4:	18cb      	adds	r3, r1, r3
 8005cb6:	6819      	ldr	r1, [r3, #0]
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	f003 031f 	and.w	r3, r3, #31
 8005cbe:	f04f 0001 	mov.w	r0, #1
 8005cc2:	fa00 f303 	lsl.w	r3, r0, r3
 8005cc6:	430b      	orrs	r3, r1
 8005cc8:	6013      	str	r3, [r2, #0]

}
 8005cca:	f107 070c 	add.w	r7, r7, #12
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bc80      	pop	{r7}
 8005cd2:	4770      	bx	lr

08005cd4 <EXTI_GetFlagStatus>:
  * @param  EXTI_Line: specifies the EXTI line flag to check.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..20).
  * @retval The new state of EXTI_Line (SET or RESET).                  
  */
FlagStatus EXTI_GetFlagStatus(uint32_t EXTI_Line)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b085      	sub	sp, #20
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8005cdc:	f04f 0300 	mov.w	r3, #0
 8005ce0:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
   
  if ((*(__IO uint32_t *) (((uint32_t) &(EXTI->PR)) + ((EXTI_Line) >> 5 ) * 0x20)& (uint32_t)(1 << (EXTI_Line & 0x1F))) != (uint32_t)RESET)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8005ce8:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8005cec:	f240 4314 	movw	r3, #1044	; 0x414
 8005cf0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005cf4:	18d3      	adds	r3, r2, r3
 8005cf6:	681a      	ldr	r2, [r3, #0]
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	f003 031f 	and.w	r3, r3, #31
 8005cfe:	f04f 0101 	mov.w	r1, #1
 8005d02:	fa01 f303 	lsl.w	r3, r1, r3
 8005d06:	4013      	ands	r3, r2
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d003      	beq.n	8005d14 <EXTI_GetFlagStatus+0x40>
  {
    bitstatus = SET;
 8005d0c:	f04f 0301 	mov.w	r3, #1
 8005d10:	73fb      	strb	r3, [r7, #15]
 8005d12:	e002      	b.n	8005d1a <EXTI_GetFlagStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8005d14:	f04f 0300 	mov.w	r3, #0
 8005d18:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005d1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	f107 0714 	add.w	r7, r7, #20
 8005d22:	46bd      	mov	sp, r7
 8005d24:	bc80      	pop	{r7}
 8005d26:	4770      	bx	lr

08005d28 <EXTI_ClearFlag>:
  * @param  EXTI_Line: specifies the EXTI lines flags to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..20).
  * @retval None
  */
void EXTI_ClearFlag(uint32_t EXTI_Line)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b083      	sub	sp, #12
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE_EXT(EXTI_Line));

  *(__IO uint32_t *) (((uint32_t) &(EXTI->PR)) + ((EXTI_Line) >> 5 ) * 0x20) = (1 << (EXTI_Line & 0x1F));  
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8005d36:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8005d3a:	f240 4314 	movw	r3, #1044	; 0x414
 8005d3e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005d42:	18d3      	adds	r3, r2, r3
 8005d44:	687a      	ldr	r2, [r7, #4]
 8005d46:	f002 021f 	and.w	r2, r2, #31
 8005d4a:	f04f 0101 	mov.w	r1, #1
 8005d4e:	fa01 f202 	lsl.w	r2, r1, r2
 8005d52:	601a      	str	r2, [r3, #0]
}
 8005d54:	f107 070c 	add.w	r7, r7, #12
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bc80      	pop	{r7}
 8005d5c:	4770      	bx	lr
 8005d5e:	bf00      	nop

08005d60 <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..20).
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8005d60:	b480      	push	{r7}
 8005d62:	b085      	sub	sp, #20
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 8005d68:	f04f 0300 	mov.w	r3, #0
 8005d6c:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 8005d6e:	f04f 0300 	mov.w	r3, #0
 8005d72:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  *(__IO uint32_t *) (((uint32_t) &(EXTI->IMR)) + ((EXTI_Line) >> 5 ) * 0x20) & (uint32_t)(1 << (EXTI_Line & 0x1F));
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8005d7a:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 8005d7e:	f503 6302 	add.w	r3, r3, #2080	; 0x820
 8005d82:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8005d86:	681a      	ldr	r2, [r3, #0]
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	f003 031f 	and.w	r3, r3, #31
 8005d8e:	f04f 0101 	mov.w	r1, #1
 8005d92:	fa01 f303 	lsl.w	r3, r1, r3
 8005d96:	4013      	ands	r3, r2
 8005d98:	60bb      	str	r3, [r7, #8]
 
  if ( (((*(__IO uint32_t *) (((uint32_t) &(EXTI->PR)) + (((EXTI_Line) >> 5 ) * 0x20) )) & (uint32_t)(1 << (EXTI_Line & 0x1F))) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8005da0:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8005da4:	f240 4314 	movw	r3, #1044	; 0x414
 8005da8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005dac:	18d3      	adds	r3, r2, r3
 8005dae:	681a      	ldr	r2, [r3, #0]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	f003 031f 	and.w	r3, r3, #31
 8005db6:	f04f 0101 	mov.w	r1, #1
 8005dba:	fa01 f303 	lsl.w	r3, r1, r3
 8005dbe:	4013      	ands	r3, r2
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d006      	beq.n	8005dd2 <EXTI_GetITStatus+0x72>
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d003      	beq.n	8005dd2 <EXTI_GetITStatus+0x72>
  {
    bitstatus = SET;
 8005dca:	f04f 0301 	mov.w	r3, #1
 8005dce:	73fb      	strb	r3, [r7, #15]
 8005dd0:	e002      	b.n	8005dd8 <EXTI_GetITStatus+0x78>
  }
  else
  {
    bitstatus = RESET;
 8005dd2:	f04f 0300 	mov.w	r3, #0
 8005dd6:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005dd8:	7bfb      	ldrb	r3, [r7, #15]
  
}
 8005dda:	4618      	mov	r0, r3
 8005ddc:	f107 0714 	add.w	r7, r7, #20
 8005de0:	46bd      	mov	sp, r7
 8005de2:	bc80      	pop	{r7}
 8005de4:	4770      	bx	lr
 8005de6:	bf00      	nop

08005de8 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..20).
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 8005de8:	b480      	push	{r7}
 8005dea:	b083      	sub	sp, #12
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE_EXT(EXTI_Line));
  
  *(__IO uint32_t *) (((uint32_t) &(EXTI->PR)) + ((EXTI_Line) >> 5 ) * 0x20) = (1 << (EXTI_Line & 0x1F));
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8005df6:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8005dfa:	f240 4314 	movw	r3, #1044	; 0x414
 8005dfe:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005e02:	18d3      	adds	r3, r2, r3
 8005e04:	687a      	ldr	r2, [r7, #4]
 8005e06:	f002 021f 	and.w	r2, r2, #31
 8005e0a:	f04f 0101 	mov.w	r1, #1
 8005e0e:	fa01 f202 	lsl.w	r2, r1, r2
 8005e12:	601a      	str	r2, [r3, #0]
}
 8005e14:	f107 070c 	add.w	r7, r7, #12
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	bc80      	pop	{r7}
 8005e1c:	4770      	bx	lr
 8005e1e:	bf00      	nop

08005e20 <GPIO_DeInit>:
  *         values.
  * @param  GPIOx: where x can be (A, B, C, D, E or F) to select the GPIO peripheral.
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b082      	sub	sp, #8
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if(GPIOx == GPIOA)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005e2e:	d10c      	bne.n	8005e4a <GPIO_DeInit+0x2a>
  {
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8005e30:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8005e34:	f04f 0101 	mov.w	r1, #1
 8005e38:	f001 fa1a 	bl	8007270 <RCC_AHBPeriphResetCmd>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOA, DISABLE);
 8005e3c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8005e40:	f04f 0100 	mov.w	r1, #0
 8005e44:	f001 fa14 	bl	8007270 <RCC_AHBPeriphResetCmd>
 8005e48:	e062      	b.n	8005f10 <GPIO_DeInit+0xf0>
  }
  else if(GPIOx == GPIOB)
 8005e4a:	687a      	ldr	r2, [r7, #4]
 8005e4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005e50:	f6c4 0300 	movt	r3, #18432	; 0x4800
 8005e54:	429a      	cmp	r2, r3
 8005e56:	d10c      	bne.n	8005e72 <GPIO_DeInit+0x52>
  {
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 8005e58:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8005e5c:	f04f 0101 	mov.w	r1, #1
 8005e60:	f001 fa06 	bl	8007270 <RCC_AHBPeriphResetCmd>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOB, DISABLE);
 8005e64:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8005e68:	f04f 0100 	mov.w	r1, #0
 8005e6c:	f001 fa00 	bl	8007270 <RCC_AHBPeriphResetCmd>
 8005e70:	e04e      	b.n	8005f10 <GPIO_DeInit+0xf0>
  }
  else if(GPIOx == GPIOC)
 8005e72:	687a      	ldr	r2, [r7, #4]
 8005e74:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005e78:	f6c4 0300 	movt	r3, #18432	; 0x4800
 8005e7c:	429a      	cmp	r2, r3
 8005e7e:	d10c      	bne.n	8005e9a <GPIO_DeInit+0x7a>
  {
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOC, ENABLE);
 8005e80:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8005e84:	f04f 0101 	mov.w	r1, #1
 8005e88:	f001 f9f2 	bl	8007270 <RCC_AHBPeriphResetCmd>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOC, DISABLE);
 8005e8c:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8005e90:	f04f 0100 	mov.w	r1, #0
 8005e94:	f001 f9ec 	bl	8007270 <RCC_AHBPeriphResetCmd>
 8005e98:	e03a      	b.n	8005f10 <GPIO_DeInit+0xf0>
  }
  else if(GPIOx == GPIOD)
 8005e9a:	687a      	ldr	r2, [r7, #4]
 8005e9c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005ea0:	f6c4 0300 	movt	r3, #18432	; 0x4800
 8005ea4:	429a      	cmp	r2, r3
 8005ea6:	d10c      	bne.n	8005ec2 <GPIO_DeInit+0xa2>
  {
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOD, ENABLE);
 8005ea8:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8005eac:	f04f 0101 	mov.w	r1, #1
 8005eb0:	f001 f9de 	bl	8007270 <RCC_AHBPeriphResetCmd>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOD, DISABLE);
 8005eb4:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8005eb8:	f04f 0100 	mov.w	r1, #0
 8005ebc:	f001 f9d8 	bl	8007270 <RCC_AHBPeriphResetCmd>
 8005ec0:	e026      	b.n	8005f10 <GPIO_DeInit+0xf0>
  }
  else if(GPIOx == GPIOE)
 8005ec2:	687a      	ldr	r2, [r7, #4]
 8005ec4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005ec8:	f6c4 0300 	movt	r3, #18432	; 0x4800
 8005ecc:	429a      	cmp	r2, r3
 8005ece:	d10c      	bne.n	8005eea <GPIO_DeInit+0xca>
  {
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOE, ENABLE);
 8005ed0:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8005ed4:	f04f 0101 	mov.w	r1, #1
 8005ed8:	f001 f9ca 	bl	8007270 <RCC_AHBPeriphResetCmd>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOE, DISABLE);
 8005edc:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8005ee0:	f04f 0100 	mov.w	r1, #0
 8005ee4:	f001 f9c4 	bl	8007270 <RCC_AHBPeriphResetCmd>
 8005ee8:	e012      	b.n	8005f10 <GPIO_DeInit+0xf0>
  }
  else
  {
    if(GPIOx == GPIOF)
 8005eea:	687a      	ldr	r2, [r7, #4]
 8005eec:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8005ef0:	f6c4 0300 	movt	r3, #18432	; 0x4800
 8005ef4:	429a      	cmp	r2, r3
 8005ef6:	d10b      	bne.n	8005f10 <GPIO_DeInit+0xf0>
    {
      RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOF, ENABLE);
 8005ef8:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8005efc:	f04f 0101 	mov.w	r1, #1
 8005f00:	f001 f9b6 	bl	8007270 <RCC_AHBPeriphResetCmd>
      RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOF, DISABLE);
 8005f04:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8005f08:	f04f 0100 	mov.w	r1, #0
 8005f0c:	f001 f9b0 	bl	8007270 <RCC_AHBPeriphResetCmd>
    }
  }
}
 8005f10:	f107 0708 	add.w	r7, r7, #8
 8005f14:	46bd      	mov	sp, r7
 8005f16:	bd80      	pop	{r7, pc}

08005f18 <GPIO_Init>:
  *         GPIO_Pin_0->GPIO_Pin_2, GPIO_Pin_4, GPIO_Pin_6, GPIO_Pin_9 
  *                       and GPIO_Pin_10 for GPIOF.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{ 
 8005f18:	b480      	push	{r7}
 8005f1a:	b087      	sub	sp, #28
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
 8005f20:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8005f22:	f04f 0300 	mov.w	r3, #0
 8005f26:	617b      	str	r3, [r7, #20]
 8005f28:	f04f 0300 	mov.w	r3, #0
 8005f2c:	613b      	str	r3, [r7, #16]
 8005f2e:	f04f 0300 	mov.w	r3, #0
 8005f32:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /*-------------------------- Configure the port pins -----------------------*/
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8005f34:	f04f 0300 	mov.w	r3, #0
 8005f38:	617b      	str	r3, [r7, #20]
 8005f3a:	e08c      	b.n	8006056 <GPIO_Init+0x13e>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8005f3c:	697b      	ldr	r3, [r7, #20]
 8005f3e:	f04f 0201 	mov.w	r2, #1
 8005f42:	fa02 f303 	lsl.w	r3, r2, r3
 8005f46:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	681a      	ldr	r2, [r3, #0]
 8005f4c:	693b      	ldr	r3, [r7, #16]
 8005f4e:	4013      	ands	r3, r2
 8005f50:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8005f52:	68fa      	ldr	r2, [r7, #12]
 8005f54:	693b      	ldr	r3, [r7, #16]
 8005f56:	429a      	cmp	r2, r3
 8005f58:	d179      	bne.n	800604e <GPIO_Init+0x136>
    {
      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	791b      	ldrb	r3, [r3, #4]
 8005f5e:	2b01      	cmp	r3, #1
 8005f60:	d003      	beq.n	8005f6a <GPIO_Init+0x52>
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	791b      	ldrb	r3, [r3, #4]
 8005f66:	2b02      	cmp	r3, #2
 8005f68:	d13a      	bne.n	8005fe0 <GPIO_Init+0xc8>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	689a      	ldr	r2, [r3, #8]
 8005f6e:	697b      	ldr	r3, [r7, #20]
 8005f70:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005f74:	f04f 0103 	mov.w	r1, #3
 8005f78:	fa01 f303 	lsl.w	r3, r1, r3
 8005f7c:	ea6f 0303 	mvn.w	r3, r3
 8005f80:	401a      	ands	r2, r3
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	689a      	ldr	r2, [r3, #8]
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	795b      	ldrb	r3, [r3, #5]
 8005f8e:	4619      	mov	r1, r3
 8005f90:	697b      	ldr	r3, [r7, #20]
 8005f92:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005f96:	fa01 f303 	lsl.w	r3, r1, r3
 8005f9a:	431a      	orrs	r2, r3
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos));
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	889b      	ldrh	r3, [r3, #4]
 8005fa4:	b29a      	uxth	r2, r3
 8005fa6:	697b      	ldr	r3, [r7, #20]
 8005fa8:	b29b      	uxth	r3, r3
 8005faa:	f04f 0101 	mov.w	r1, #1
 8005fae:	fa01 f303 	lsl.w	r3, r1, r3
 8005fb2:	b29b      	uxth	r3, r3
 8005fb4:	ea6f 0303 	mvn.w	r3, r3
 8005fb8:	b29b      	uxth	r3, r3
 8005fba:	4013      	ands	r3, r2
 8005fbc:	b29a      	uxth	r2, r3
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	889b      	ldrh	r3, [r3, #4]
 8005fc6:	b29a      	uxth	r2, r3
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	799b      	ldrb	r3, [r3, #6]
 8005fcc:	4619      	mov	r1, r3
 8005fce:	697b      	ldr	r3, [r7, #20]
 8005fd0:	b29b      	uxth	r3, r3
 8005fd2:	fa01 f303 	lsl.w	r3, r1, r3
 8005fd6:	b29b      	uxth	r3, r3
 8005fd8:	4313      	orrs	r3, r2
 8005fda:	b29a      	uxth	r2, r3
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	809a      	strh	r2, [r3, #4]
      }
      
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681a      	ldr	r2, [r3, #0]
 8005fe4:	697b      	ldr	r3, [r7, #20]
 8005fe6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005fea:	f04f 0103 	mov.w	r1, #3
 8005fee:	fa01 f303 	lsl.w	r3, r1, r3
 8005ff2:	ea6f 0303 	mvn.w	r3, r3
 8005ff6:	401a      	ands	r2, r3
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681a      	ldr	r2, [r3, #0]
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	791b      	ldrb	r3, [r3, #4]
 8006004:	4619      	mov	r1, r3
 8006006:	697b      	ldr	r3, [r7, #20]
 8006008:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800600c:	fa01 f303 	lsl.w	r3, r1, r3
 8006010:	431a      	orrs	r2, r3
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	601a      	str	r2, [r3, #0]

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	68da      	ldr	r2, [r3, #12]
 800601a:	697b      	ldr	r3, [r7, #20]
 800601c:	b29b      	uxth	r3, r3
 800601e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006022:	f04f 0103 	mov.w	r1, #3
 8006026:	fa01 f303 	lsl.w	r3, r1, r3
 800602a:	ea6f 0303 	mvn.w	r3, r3
 800602e:	401a      	ands	r2, r3
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	68da      	ldr	r2, [r3, #12]
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	79db      	ldrb	r3, [r3, #7]
 800603c:	4619      	mov	r1, r3
 800603e:	697b      	ldr	r3, [r7, #20]
 8006040:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006044:	fa01 f303 	lsl.w	r3, r1, r3
 8006048:	431a      	orrs	r2, r3
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /*-------------------------- Configure the port pins -----------------------*/
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	f103 0301 	add.w	r3, r3, #1
 8006054:	617b      	str	r3, [r7, #20]
 8006056:	697b      	ldr	r3, [r7, #20]
 8006058:	2b0f      	cmp	r3, #15
 800605a:	f67f af6f 	bls.w	8005f3c <GPIO_Init+0x24>
      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 800605e:	f107 071c 	add.w	r7, r7, #28
 8006062:	46bd      	mov	sp, r7
 8006064:	bc80      	pop	{r7}
 8006066:	4770      	bx	lr

08006068 <GPIO_StructInit>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8006068:	b480      	push	{r7}
 800606a:	b083      	sub	sp, #12
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006076:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	f04f 0200 	mov.w	r2, #0
 800607e:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	f04f 0202 	mov.w	r2, #2
 8006086:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	f04f 0200 	mov.w	r2, #0
 800608e:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	f04f 0200 	mov.w	r2, #0
 8006096:	71da      	strb	r2, [r3, #7]
}
 8006098:	f107 070c 	add.w	r7, r7, #12
 800609c:	46bd      	mov	sp, r7
 800609e:	bc80      	pop	{r7}
 80060a0:	4770      	bx	lr
 80060a2:	bf00      	nop

080060a4 <GPIO_PinLockConfig>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80060a4:	b480      	push	{r7}
 80060a6:	b085      	sub	sp, #20
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
 80060ac:	460b      	mov	r3, r1
 80060ae:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0x00010000;
 80060b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80060b4:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_GPIO_LIST_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
 80060b6:	887b      	ldrh	r3, [r7, #2]
 80060b8:	68fa      	ldr	r2, [r7, #12]
 80060ba:	4313      	orrs	r3, r2
 80060bc:	60fb      	str	r3, [r7, #12]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	68fa      	ldr	r2, [r7, #12]
 80060c2:	61da      	str	r2, [r3, #28]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 80060c4:	887a      	ldrh	r2, [r7, #2]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	61da      	str	r2, [r3, #28]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	68fa      	ldr	r2, [r7, #12]
 80060ce:	61da      	str	r2, [r3, #28]
  /* Read LCKK bit */
  tmp = GPIOx->LCKR;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	69db      	ldr	r3, [r3, #28]
 80060d4:	60fb      	str	r3, [r7, #12]
  /* Read LCKK bit */
  tmp = GPIOx->LCKR;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	69db      	ldr	r3, [r3, #28]
 80060da:	60fb      	str	r3, [r7, #12]
}
 80060dc:	f107 0714 	add.w	r7, r7, #20
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bc80      	pop	{r7}
 80060e4:	4770      	bx	lr
 80060e6:	bf00      	nop

080060e8 <GPIO_ReadInputDataBit>:
  *         (0..15) for GPIOA, GPIOB, GPIOC, GPIOD or GPIOE;
  *         (0..2, 4, 6, 9..10) for GPIOF.
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80060e8:	b480      	push	{r7}
 80060ea:	b085      	sub	sp, #20
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
 80060f0:	460b      	mov	r3, r1
 80060f2:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 80060f4:	f04f 0300 	mov.w	r3, #0
 80060f8:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	8a1b      	ldrh	r3, [r3, #16]
 80060fe:	b29a      	uxth	r2, r3
 8006100:	887b      	ldrh	r3, [r7, #2]
 8006102:	4013      	ands	r3, r2
 8006104:	b29b      	uxth	r3, r3
 8006106:	2b00      	cmp	r3, #0
 8006108:	d003      	beq.n	8006112 <GPIO_ReadInputDataBit+0x2a>
  {
    bitstatus = (uint8_t)Bit_SET;
 800610a:	f04f 0301 	mov.w	r3, #1
 800610e:	73fb      	strb	r3, [r7, #15]
 8006110:	e002      	b.n	8006118 <GPIO_ReadInputDataBit+0x30>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8006112:	f04f 0300 	mov.w	r3, #0
 8006116:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006118:	7bfb      	ldrb	r3, [r7, #15]
}
 800611a:	4618      	mov	r0, r3
 800611c:	f107 0714 	add.w	r7, r7, #20
 8006120:	46bd      	mov	sp, r7
 8006122:	bc80      	pop	{r7}
 8006124:	4770      	bx	lr
 8006126:	bf00      	nop

08006128 <GPIO_ReadInputData>:
  * @brief  Reads the specified input port pin.
  * @param  GPIOx: where x can be (A, B, C, D, E or F) to select the GPIO peripheral.
  * @retval The input port pin value.
  */
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
 8006128:	b480      	push	{r7}
 800612a:	b083      	sub	sp, #12
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->IDR);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	8a1b      	ldrh	r3, [r3, #16]
 8006134:	b29b      	uxth	r3, r3
}
 8006136:	4618      	mov	r0, r3
 8006138:	f107 070c 	add.w	r7, r7, #12
 800613c:	46bd      	mov	sp, r7
 800613e:	bc80      	pop	{r7}
 8006140:	4770      	bx	lr
 8006142:	bf00      	nop

08006144 <GPIO_ReadOutputDataBit>:
  *         (0..15) for GPIOA, GPIOB, GPIOC, GPIOD or GPIOE;
  *         (0..2, 4, 6, 9..10) for GPIOF.
  * @retval The output port pin value.
  */
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006144:	b480      	push	{r7}
 8006146:	b085      	sub	sp, #20
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
 800614c:	460b      	mov	r3, r1
 800614e:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8006150:	f04f 0300 	mov.w	r3, #0
 8006154:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  
  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	8a9b      	ldrh	r3, [r3, #20]
 800615a:	b29a      	uxth	r2, r3
 800615c:	887b      	ldrh	r3, [r7, #2]
 800615e:	4013      	ands	r3, r2
 8006160:	b29b      	uxth	r3, r3
 8006162:	2b00      	cmp	r3, #0
 8006164:	d003      	beq.n	800616e <GPIO_ReadOutputDataBit+0x2a>
  {
    bitstatus = (uint8_t)Bit_SET;
 8006166:	f04f 0301 	mov.w	r3, #1
 800616a:	73fb      	strb	r3, [r7, #15]
 800616c:	e002      	b.n	8006174 <GPIO_ReadOutputDataBit+0x30>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 800616e:	f04f 0300 	mov.w	r3, #0
 8006172:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006174:	7bfb      	ldrb	r3, [r7, #15]
}
 8006176:	4618      	mov	r0, r3
 8006178:	f107 0714 	add.w	r7, r7, #20
 800617c:	46bd      	mov	sp, r7
 800617e:	bc80      	pop	{r7}
 8006180:	4770      	bx	lr
 8006182:	bf00      	nop

08006184 <GPIO_ReadOutputData>:
  * @brief  Reads the specified GPIO output data port.
  * @param  GPIOx: where x can be (A, B, C, D, E or F) to select the GPIO peripheral.
  * @retval GPIO output data port value.
  */
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
 8006184:	b480      	push	{r7}
 8006186:	b083      	sub	sp, #12
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((uint16_t)GPIOx->ODR);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	8a9b      	ldrh	r3, [r3, #20]
 8006190:	b29b      	uxth	r3, r3
}
 8006192:	4618      	mov	r0, r3
 8006194:	f107 070c 	add.w	r7, r7, #12
 8006198:	46bd      	mov	sp, r7
 800619a:	bc80      	pop	{r7}
 800619c:	4770      	bx	lr
 800619e:	bf00      	nop

080061a0 <GPIO_SetBits>:
  *         (0..15) for GPIOA, GPIOB, GPIOC, GPIOD or GPIOE;
  *         (0..2, 4, 6, 9..10) for GPIOF.
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80061a0:	b480      	push	{r7}
 80061a2:	b083      	sub	sp, #12
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
 80061a8:	460b      	mov	r3, r1
 80061aa:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 80061ac:	887a      	ldrh	r2, [r7, #2]
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	619a      	str	r2, [r3, #24]
}
 80061b2:	f107 070c 	add.w	r7, r7, #12
 80061b6:	46bd      	mov	sp, r7
 80061b8:	bc80      	pop	{r7}
 80061ba:	4770      	bx	lr

080061bc <GPIO_ResetBits>:
  *         (0..15) for GPIOA, GPIOB, GPIOC, GPIOD or GPIOE;
  *         (0..2, 4, 6, 9..10) for GPIOF.
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80061bc:	b480      	push	{r7}
 80061be:	b083      	sub	sp, #12
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
 80061c4:	460b      	mov	r3, r1
 80061c6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	887a      	ldrh	r2, [r7, #2]
 80061cc:	851a      	strh	r2, [r3, #40]	; 0x28
}
 80061ce:	f107 070c 	add.w	r7, r7, #12
 80061d2:	46bd      	mov	sp, r7
 80061d4:	bc80      	pop	{r7}
 80061d6:	4770      	bx	lr

080061d8 <GPIO_WriteBit>:
  *     @arg Bit_RESET: to clear the port pin
  *     @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 80061d8:	b480      	push	{r7}
 80061da:	b083      	sub	sp, #12
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
 80061e0:	4613      	mov	r3, r2
 80061e2:	460a      	mov	r2, r1
 80061e4:	807a      	strh	r2, [r7, #2]
 80061e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));
  
  if (BitVal != Bit_RESET)
 80061e8:	787b      	ldrb	r3, [r7, #1]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d003      	beq.n	80061f6 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80061ee:	887a      	ldrh	r2, [r7, #2]
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	619a      	str	r2, [r3, #24]
 80061f4:	e002      	b.n	80061fc <GPIO_WriteBit+0x24>
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	887a      	ldrh	r2, [r7, #2]
 80061fa:	851a      	strh	r2, [r3, #40]	; 0x28
  }
}
 80061fc:	f107 070c 	add.w	r7, r7, #12
 8006200:	46bd      	mov	sp, r7
 8006202:	bc80      	pop	{r7}
 8006204:	4770      	bx	lr
 8006206:	bf00      	nop

08006208 <GPIO_Write>:
  * @param  PortVal: specifies the value to be written to the port output data 
  *                  register.
  * @retval None
  */
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
 8006208:	b480      	push	{r7}
 800620a:	b083      	sub	sp, #12
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
 8006210:	460b      	mov	r3, r1
 8006212:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	887a      	ldrh	r2, [r7, #2]
 8006218:	829a      	strh	r2, [r3, #20]
}
 800621a:	f107 070c 	add.w	r7, r7, #12
 800621e:	46bd      	mov	sp, r7
 8006220:	bc80      	pop	{r7}
 8006222:	4770      	bx	lr

08006224 <GPIO_PinAFConfig>:
  *        for the detailed mapping of the system and peripherals alternate 
  *        function I/O pins.
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8006224:	b480      	push	{r7}
 8006226:	b085      	sub	sp, #20
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
 800622c:	4613      	mov	r3, r2
 800622e:	460a      	mov	r2, r1
 8006230:	807a      	strh	r2, [r7, #2]
 8006232:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8006234:	f04f 0300 	mov.w	r3, #0
 8006238:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 800623a:	f04f 0300 	mov.w	r3, #0
 800623e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 8006240:	787a      	ldrb	r2, [r7, #1]
 8006242:	887b      	ldrh	r3, [r7, #2]
 8006244:	f003 0307 	and.w	r3, r3, #7
 8006248:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800624c:	fa02 f303 	lsl.w	r3, r2, r3
 8006250:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 8006252:	887b      	ldrh	r3, [r7, #2]
 8006254:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8006258:	b29b      	uxth	r3, r3
 800625a:	461a      	mov	r2, r3
 800625c:	887b      	ldrh	r3, [r7, #2]
 800625e:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8006262:	b29b      	uxth	r3, r3
 8006264:	4619      	mov	r1, r3
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	f101 0108 	add.w	r1, r1, #8
 800626c:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8006270:	887b      	ldrh	r3, [r7, #2]
 8006272:	f003 0307 	and.w	r3, r3, #7
 8006276:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800627a:	f04f 000f 	mov.w	r0, #15
 800627e:	fa00 f303 	lsl.w	r3, r0, r3
 8006282:	ea6f 0303 	mvn.w	r3, r3
 8006286:	4019      	ands	r1, r3
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	f102 0208 	add.w	r2, r2, #8
 800628e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8006292:	887b      	ldrh	r3, [r7, #2]
 8006294:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8006298:	b29b      	uxth	r3, r3
 800629a:	461a      	mov	r2, r3
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	f102 0208 	add.w	r2, r2, #8
 80062a2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	4313      	orrs	r3, r2
 80062aa:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80062ac:	887b      	ldrh	r3, [r7, #2]
 80062ae:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 80062b2:	b29b      	uxth	r3, r3
 80062b4:	461a      	mov	r2, r3
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	f102 0208 	add.w	r2, r2, #8
 80062bc:	68b9      	ldr	r1, [r7, #8]
 80062be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80062c2:	f107 0714 	add.w	r7, r7, #20
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bc80      	pop	{r7}
 80062ca:	4770      	bx	lr

080062cc <NVIC_PriorityGroupConfig>:
  *     @note When NVIC_PriorityGroup_0 is selected, it will no be any nested 
  *           interrupt. This interrupts priority is managed only with subpriority.                                    
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b083      	sub	sp, #12
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80062d4:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80062d8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80062dc:	687a      	ldr	r2, [r7, #4]
 80062de:	f042 62bf 	orr.w	r2, r2, #100139008	; 0x5f80000
 80062e2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80062e6:	60da      	str	r2, [r3, #12]
}
 80062e8:	f107 070c 	add.w	r7, r7, #12
 80062ec:	46bd      	mov	sp, r7
 80062ee:	bc80      	pop	{r7}
 80062f0:	4770      	bx	lr
 80062f2:	bf00      	nop

080062f4 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80062f4:	b480      	push	{r7}
 80062f6:	b087      	sub	sp, #28
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80062fc:	f04f 0300 	mov.w	r3, #0
 8006300:	617b      	str	r3, [r7, #20]
 8006302:	f04f 0300 	mov.w	r3, #0
 8006306:	613b      	str	r3, [r7, #16]
 8006308:	f04f 030f 	mov.w	r3, #15
 800630c:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	78db      	ldrb	r3, [r3, #3]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d047      	beq.n	80063a6 <NVIC_Init+0xb2>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8006316:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 800631a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800631e:	68db      	ldr	r3, [r3, #12]
 8006320:	ea6f 0303 	mvn.w	r3, r3
 8006324:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006328:	ea4f 2313 	mov.w	r3, r3, lsr #8
 800632c:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 800632e:	697b      	ldr	r3, [r7, #20]
 8006330:	f1c3 0304 	rsb	r3, r3, #4
 8006334:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 8006336:	697b      	ldr	r3, [r7, #20]
 8006338:	68fa      	ldr	r2, [r7, #12]
 800633a:	fa22 f303 	lsr.w	r3, r2, r3
 800633e:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	785b      	ldrb	r3, [r3, #1]
 8006344:	461a      	mov	r2, r3
 8006346:	693b      	ldr	r3, [r7, #16]
 8006348:	fa02 f303 	lsl.w	r3, r2, r3
 800634c:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	789b      	ldrb	r3, [r3, #2]
 8006352:	461a      	mov	r2, r3
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	4013      	ands	r3, r2
 8006358:	697a      	ldr	r2, [r7, #20]
 800635a:	4313      	orrs	r3, r2
 800635c:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 800635e:	697b      	ldr	r3, [r7, #20]
 8006360:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8006364:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8006366:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 800636a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800636e:	687a      	ldr	r2, [r7, #4]
 8006370:	7812      	ldrb	r2, [r2, #0]
 8006372:	4611      	mov	r1, r2
 8006374:	697a      	ldr	r2, [r7, #20]
 8006376:	b2d2      	uxtb	r2, r2
 8006378:	185b      	adds	r3, r3, r1
 800637a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800637e:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8006382:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006386:	687a      	ldr	r2, [r7, #4]
 8006388:	7812      	ldrb	r2, [r2, #0]
 800638a:	ea4f 1252 	mov.w	r2, r2, lsr #5
 800638e:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8006390:	6879      	ldr	r1, [r7, #4]
 8006392:	7809      	ldrb	r1, [r1, #0]
 8006394:	f001 011f 	and.w	r1, r1, #31
 8006398:	f04f 0001 	mov.w	r0, #1
 800639c:	fa00 f101 	lsl.w	r1, r0, r1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80063a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80063a4:	e014      	b.n	80063d0 <NVIC_Init+0xdc>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80063a6:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 80063aa:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80063ae:	687a      	ldr	r2, [r7, #4]
 80063b0:	7812      	ldrb	r2, [r2, #0]
 80063b2:	ea4f 1252 	mov.w	r2, r2, lsr #5
 80063b6:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80063b8:	6879      	ldr	r1, [r7, #4]
 80063ba:	7809      	ldrb	r1, [r1, #0]
 80063bc:	f001 011f 	and.w	r1, r1, #31
 80063c0:	f04f 0001 	mov.w	r0, #1
 80063c4:	fa00 f101 	lsl.w	r1, r0, r1
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80063c8:	f102 0220 	add.w	r2, r2, #32
 80063cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 80063d0:	f107 071c 	add.w	r7, r7, #28
 80063d4:	46bd      	mov	sp, r7
 80063d6:	bc80      	pop	{r7}
 80063d8:	4770      	bx	lr
 80063da:	bf00      	nop

080063dc <NVIC_SetVectorTable>:
  *     @arg NVIC_VectTab_FLASH
  * @param  Offset: Vector Table base offset field. This value must be a multiple of 0x200.
  * @retval None
  */
void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
{ 
 80063dc:	b480      	push	{r7}
 80063de:	b083      	sub	sp, #12
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
 80063e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 80063e6:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80063ea:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80063ee:	683a      	ldr	r2, [r7, #0]
 80063f0:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 80063f4:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 80063f8:	6879      	ldr	r1, [r7, #4]
 80063fa:	430a      	orrs	r2, r1
 80063fc:	609a      	str	r2, [r3, #8]
}
 80063fe:	f107 070c 	add.w	r7, r7, #12
 8006402:	46bd      	mov	sp, r7
 8006404:	bc80      	pop	{r7}
 8006406:	4770      	bx	lr

08006408 <NVIC_SystemLPConfig>:
  *     @arg NVIC_LP_SLEEPONEXIT
  * @param  NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
{
 8006408:	b480      	push	{r7}
 800640a:	b083      	sub	sp, #12
 800640c:	af00      	add	r7, sp, #0
 800640e:	4602      	mov	r2, r0
 8006410:	460b      	mov	r3, r1
 8006412:	71fa      	strb	r2, [r7, #7]
 8006414:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 8006416:	79bb      	ldrb	r3, [r7, #6]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d00c      	beq.n	8006436 <NVIC_SystemLPConfig+0x2e>
  {
    SCB->SCR |= LowPowerMode;
 800641c:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8006420:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006424:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8006428:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800642c:	6911      	ldr	r1, [r2, #16]
 800642e:	79fa      	ldrb	r2, [r7, #7]
 8006430:	430a      	orrs	r2, r1
 8006432:	611a      	str	r2, [r3, #16]
 8006434:	e00d      	b.n	8006452 <NVIC_SystemLPConfig+0x4a>
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 8006436:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 800643a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800643e:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8006442:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8006446:	6911      	ldr	r1, [r2, #16]
 8006448:	79fa      	ldrb	r2, [r7, #7]
 800644a:	ea6f 0202 	mvn.w	r2, r2
 800644e:	400a      	ands	r2, r1
 8006450:	611a      	str	r2, [r3, #16]
  }
}
 8006452:	f107 070c 	add.w	r7, r7, #12
 8006456:	46bd      	mov	sp, r7
 8006458:	bc80      	pop	{r7}
 800645a:	4770      	bx	lr

0800645c <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 800645c:	b480      	push	{r7}
 800645e:	b083      	sub	sp, #12
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2b04      	cmp	r3, #4
 8006468:	d10c      	bne.n	8006484 <SysTick_CLKSourceConfig+0x28>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 800646a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800646e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006472:	f24e 0210 	movw	r2, #57360	; 0xe010
 8006476:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800647a:	6812      	ldr	r2, [r2, #0]
 800647c:	f042 0204 	orr.w	r2, r2, #4
 8006480:	601a      	str	r2, [r3, #0]
 8006482:	e00b      	b.n	800649c <SysTick_CLKSourceConfig+0x40>
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 8006484:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006488:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800648c:	f24e 0210 	movw	r2, #57360	; 0xe010
 8006490:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8006494:	6812      	ldr	r2, [r2, #0]
 8006496:	f022 0204 	bic.w	r2, r2, #4
 800649a:	601a      	str	r2, [r3, #0]
  }
}
 800649c:	f107 070c 	add.w	r7, r7, #12
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bc80      	pop	{r7}
 80064a4:	4770      	bx	lr
 80064a6:	bf00      	nop

080064a8 <RCC_DeInit>:
  * @note     LSI, LSE and RTC clocks                  
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 80064a8:	b480      	push	{r7}
 80064aa:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80064ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80064b0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80064b4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80064b8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80064bc:	6812      	ldr	r2, [r2, #0]
 80064be:	f042 0201 	orr.w	r2, r2, #1
 80064c2:	601a      	str	r2, [r3, #0]

  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0] and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFC000;
 80064c4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80064c8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80064cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80064d0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80064d4:	6859      	ldr	r1, [r3, #4]
 80064d6:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80064da:	f6cf 03ff 	movt	r3, #63743	; 0xf8ff
 80064de:	400b      	ands	r3, r1
 80064e0:	6053      	str	r3, [r2, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80064e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80064e6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80064ea:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80064ee:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80064f2:	6812      	ldr	r2, [r2, #0]
 80064f4:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80064f8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80064fc:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80064fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006502:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006506:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800650a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800650e:	6812      	ldr	r2, [r2, #0]
 8006510:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006514:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8006516:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800651a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800651e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006522:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8006526:	6852      	ldr	r2, [r2, #4]
 8006528:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 800652c:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV1[3:0] and ADCPRE[13:4] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFC000;
 800652e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006532:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006536:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800653a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800653e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006540:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
 8006544:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8006548:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMSW bits */
  RCC->CFGR3 &= (uint32_t)0xF00FCCC;
 800654a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800654e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8006552:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006556:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800655a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800655c:	f64f 43cc 	movw	r3, #64716	; 0xfccc
 8006560:	f6c0 7300 	movt	r3, #3840	; 0xf00
 8006564:	400b      	ands	r3, r1
 8006566:	6313      	str	r3, [r2, #48]	; 0x30
  
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8006568:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800656c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006570:	f04f 0200 	mov.w	r2, #0
 8006574:	609a      	str	r2, [r3, #8]
}
 8006576:	46bd      	mov	sp, r7
 8006578:	bc80      	pop	{r7}
 800657a:	4770      	bx	lr

0800657c <RCC_HSEConfig>:
  *     @arg RCC_HSE_ON: turn ON the HSE oscillator
  *     @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint8_t RCC_HSE)
{
 800657c:	b480      	push	{r7}
 800657e:	b083      	sub	sp, #12
 8006580:	af00      	add	r7, sp, #0
 8006582:	4603      	mov	r3, r0
 8006584:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE2_ADDRESS = RCC_HSE_OFF;
 8006586:	f241 0302 	movw	r3, #4098	; 0x1002
 800658a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800658e:	f04f 0200 	mov.w	r2, #0
 8006592:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE2_ADDRESS = RCC_HSE;
 8006594:	f241 0302 	movw	r3, #4098	; 0x1002
 8006598:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800659c:	79fa      	ldrb	r2, [r7, #7]
 800659e:	701a      	strb	r2, [r3, #0]

}
 80065a0:	f107 070c 	add.w	r7, r7, #12
 80065a4:	46bd      	mov	sp, r7
 80065a6:	bc80      	pop	{r7}
 80065a8:	4770      	bx	lr
 80065aa:	bf00      	nop

080065ac <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b082      	sub	sp, #8
 80065b0:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0;
 80065b2:	f04f 0300 	mov.w	r3, #0
 80065b6:	603b      	str	r3, [r7, #0]
  ErrorStatus status = ERROR;
 80065b8:	f04f 0300 	mov.w	r3, #0
 80065bc:	71fb      	strb	r3, [r7, #7]
  FlagStatus HSEStatus = RESET;
 80065be:	f04f 0300 	mov.w	r3, #0
 80065c2:	71bb      	strb	r3, [r7, #6]
  
  /* Wait till HSE is ready and if timeout is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 80065c4:	f04f 0011 	mov.w	r0, #17
 80065c8:	f000 ff00 	bl	80073cc <RCC_GetFlagStatus>
 80065cc:	4603      	mov	r3, r0
 80065ce:	71bb      	strb	r3, [r7, #6]
    StartUpCounter++;  
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	f103 0301 	add.w	r3, r3, #1
 80065d6:	603b      	str	r3, [r7, #0]
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80065de:	d002      	beq.n	80065e6 <RCC_WaitForHSEStartUp+0x3a>
 80065e0:	79bb      	ldrb	r3, [r7, #6]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d0ee      	beq.n	80065c4 <RCC_WaitForHSEStartUp+0x18>
  
  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 80065e6:	f04f 0011 	mov.w	r0, #17
 80065ea:	f000 feef 	bl	80073cc <RCC_GetFlagStatus>
 80065ee:	4603      	mov	r3, r0
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d003      	beq.n	80065fc <RCC_WaitForHSEStartUp+0x50>
  {
    status = SUCCESS;
 80065f4:	f04f 0301 	mov.w	r3, #1
 80065f8:	71fb      	strb	r3, [r7, #7]
 80065fa:	e002      	b.n	8006602 <RCC_WaitForHSEStartUp+0x56>
  }
  else
  {
    status = ERROR;
 80065fc:	f04f 0300 	mov.w	r3, #0
 8006600:	71fb      	strb	r3, [r7, #7]
  }  
  return (status);
 8006602:	79fb      	ldrb	r3, [r7, #7]
}
 8006604:	4618      	mov	r0, r3
 8006606:	f107 0708 	add.w	r7, r7, #8
 800660a:	46bd      	mov	sp, r7
 800660c:	bd80      	pop	{r7, pc}
 800660e:	bf00      	nop

08006610 <RCC_AdjustHSICalibrationValue>:
  * @param  HSICalibrationValue: specifies the HSI calibration trimming value.
  *         This parameter must be a number between 0 and 0x1F.
  * @retval None
  */
void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
{
 8006610:	b480      	push	{r7}
 8006612:	b085      	sub	sp, #20
 8006614:	af00      	add	r7, sp, #0
 8006616:	4603      	mov	r3, r0
 8006618:	71fb      	strb	r3, [r7, #7]
  uint32_t tmpreg = 0;
 800661a:	f04f 0300 	mov.w	r3, #0
 800661e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_HSI_CALIBRATION_VALUE(HSICalibrationValue));
  
  tmpreg = RCC->CR;
 8006620:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006624:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	60fb      	str	r3, [r7, #12]
  
  /* Clear HSITRIM[4:0] bits */
  tmpreg &= ~RCC_CR_HSITRIM;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8006632:	60fb      	str	r3, [r7, #12]
  
  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 8006634:	79fb      	ldrb	r3, [r7, #7]
 8006636:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800663a:	68fa      	ldr	r2, [r7, #12]
 800663c:	4313      	orrs	r3, r2
 800663e:	60fb      	str	r3, [r7, #12]
  
  /* Store the new value */
  RCC->CR = tmpreg;
 8006640:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006644:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006648:	68fa      	ldr	r2, [r7, #12]
 800664a:	601a      	str	r2, [r3, #0]
}
 800664c:	f107 0714 	add.w	r7, r7, #20
 8006650:	46bd      	mov	sp, r7
 8006652:	bc80      	pop	{r7}
 8006654:	4770      	bx	lr
 8006656:	bf00      	nop

08006658 <RCC_HSICmd>:
  * @param  NewState: new state of the HSI.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
 8006658:	b480      	push	{r7}
 800665a:	b083      	sub	sp, #12
 800665c:	af00      	add	r7, sp, #0
 800665e:	4603      	mov	r3, r0
 8006660:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 8006662:	f04f 0300 	mov.w	r3, #0
 8006666:	f2c4 2342 	movt	r3, #16962	; 0x4242
 800666a:	79fa      	ldrb	r2, [r7, #7]
 800666c:	601a      	str	r2, [r3, #0]
}
 800666e:	f107 070c 	add.w	r7, r7, #12
 8006672:	46bd      	mov	sp, r7
 8006674:	bc80      	pop	{r7}
 8006676:	4770      	bx	lr

08006678 <RCC_LSEConfig>:
  *     @arg RCC_LSE_ON: turn ON the LSE oscillator
  *     @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_LSEConfig(uint32_t RCC_LSE)
{
 8006678:	b480      	push	{r7}
 800667a:	b083      	sub	sp, #12
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  RCC->BDCR &= ~(RCC_BDCR_LSEON);
 8006680:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006684:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006688:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800668c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8006690:	6a12      	ldr	r2, [r2, #32]
 8006692:	f022 0201 	bic.w	r2, r2, #1
 8006696:	621a      	str	r2, [r3, #32]

  /* Reset LSEBYP bit */
  RCC->BDCR &= ~(RCC_BDCR_LSEBYP);
 8006698:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800669c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80066a0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80066a4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80066a8:	6a12      	ldr	r2, [r2, #32]
 80066aa:	f022 0204 	bic.w	r2, r2, #4
 80066ae:	621a      	str	r2, [r3, #32]

  /* Configure LSE */
  RCC->BDCR |= RCC_LSE;
 80066b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80066b4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80066b8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80066bc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80066c0:	6a11      	ldr	r1, [r2, #32]
 80066c2:	687a      	ldr	r2, [r7, #4]
 80066c4:	430a      	orrs	r2, r1
 80066c6:	621a      	str	r2, [r3, #32]
}
 80066c8:	f107 070c 	add.w	r7, r7, #12
 80066cc:	46bd      	mov	sp, r7
 80066ce:	bc80      	pop	{r7}
 80066d0:	4770      	bx	lr
 80066d2:	bf00      	nop

080066d4 <RCC_LSEDriveConfig>:
  *     @arg RCC_LSEDrive_MediumHigh: LSE oscillator medium high drive capability.
  *     @arg RCC_LSEDrive_High: LSE oscillator high drive capability.
  * @retval None
  */
void RCC_LSEDriveConfig(uint32_t RCC_LSEDrive)
{
 80066d4:	b480      	push	{r7}
 80066d6:	b083      	sub	sp, #12
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_LSE_DRIVE(RCC_LSEDrive));
  
  /* Clear LSEDRV[1:0] bits */
  RCC->BDCR &= ~(RCC_BDCR_LSEDRV);
 80066dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80066e0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80066e4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80066e8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80066ec:	6a12      	ldr	r2, [r2, #32]
 80066ee:	f022 0218 	bic.w	r2, r2, #24
 80066f2:	621a      	str	r2, [r3, #32]

  /* Set the LSE Drive */
  RCC->BDCR |= RCC_LSEDrive;
 80066f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80066f8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80066fc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006700:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8006704:	6a11      	ldr	r1, [r2, #32]
 8006706:	687a      	ldr	r2, [r7, #4]
 8006708:	430a      	orrs	r2, r1
 800670a:	621a      	str	r2, [r3, #32]
}
 800670c:	f107 070c 	add.w	r7, r7, #12
 8006710:	46bd      	mov	sp, r7
 8006712:	bc80      	pop	{r7}
 8006714:	4770      	bx	lr
 8006716:	bf00      	nop

08006718 <RCC_LSICmd>:
  * @param  NewState: new state of the LSI.
  *         This parameter can be: ENABLE or DISABLE. 
  * @retval None
  */
void RCC_LSICmd(FunctionalState NewState)
{
 8006718:	b480      	push	{r7}
 800671a:	b083      	sub	sp, #12
 800671c:	af00      	add	r7, sp, #0
 800671e:	4603      	mov	r3, r0
 8006720:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 8006722:	f44f 6390 	mov.w	r3, #1152	; 0x480
 8006726:	f2c4 2342 	movt	r3, #16962	; 0x4242
 800672a:	79fa      	ldrb	r2, [r7, #7]
 800672c:	601a      	str	r2, [r3, #0]
}
 800672e:	f107 070c 	add.w	r7, r7, #12
 8006732:	46bd      	mov	sp, r7
 8006734:	bc80      	pop	{r7}
 8006736:	4770      	bx	lr

08006738 <RCC_PLLConfig>:
  *   This parameter can be RCC_PLLMul_x where x:[2,16] 
  *                                               
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
{
 8006738:	b480      	push	{r7}
 800673a:	b083      	sub	sp, #12
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
 8006740:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));
  
  /* Clear PLL Source [16] and Multiplier [21:18] bits */
  RCC->CFGR &= ~(RCC_CFGR_PLLMULL | RCC_CFGR_PLLSRC);
 8006742:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006746:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800674a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800674e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8006752:	6852      	ldr	r2, [r2, #4]
 8006754:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8006758:	605a      	str	r2, [r3, #4]

  /* Set the PLL Source and Multiplier */
  RCC->CFGR |= (uint32_t)(RCC_PLLSource | RCC_PLLMul);
 800675a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800675e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006762:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006766:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800676a:	6851      	ldr	r1, [r2, #4]
 800676c:	6878      	ldr	r0, [r7, #4]
 800676e:	683a      	ldr	r2, [r7, #0]
 8006770:	4302      	orrs	r2, r0
 8006772:	430a      	orrs	r2, r1
 8006774:	605a      	str	r2, [r3, #4]
}
 8006776:	f107 070c 	add.w	r7, r7, #12
 800677a:	46bd      	mov	sp, r7
 800677c:	bc80      	pop	{r7}
 800677e:	4770      	bx	lr

08006780 <RCC_PLLCmd>:
  * @param  NewState: new state of the PLL.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
 8006780:	b480      	push	{r7}
 8006782:	b083      	sub	sp, #12
 8006784:	af00      	add	r7, sp, #0
 8006786:	4603      	mov	r3, r0
 8006788:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 800678a:	f04f 0360 	mov.w	r3, #96	; 0x60
 800678e:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8006792:	79fa      	ldrb	r2, [r7, #7]
 8006794:	601a      	str	r2, [r3, #0]
}
 8006796:	f107 070c 	add.w	r7, r7, #12
 800679a:	46bd      	mov	sp, r7
 800679c:	bc80      	pop	{r7}
 800679e:	4770      	bx	lr

080067a0 <RCC_PREDIV1Config>:
  * @param  RCC_PREDIV1_Div: specifies the PREDIV1 clock division factor.
  *         This parameter can be RCC_PREDIV1_Divx where x:[1,16]
  * @retval None
  */
void RCC_PREDIV1Config(uint32_t RCC_PREDIV1_Div)
{
 80067a0:	b480      	push	{r7}
 80067a2:	b085      	sub	sp, #20
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80067a8:	f04f 0300 	mov.w	r3, #0
 80067ac:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_PREDIV1(RCC_PREDIV1_Div));

  tmpreg = RCC->CFGR2;
 80067ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80067b2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80067b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067b8:	60fb      	str	r3, [r7, #12]
  /* Clear PREDIV1[3:0] bits */
  tmpreg &= ~(RCC_CFGR2_PREDIV1);
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	f023 030f 	bic.w	r3, r3, #15
 80067c0:	60fb      	str	r3, [r7, #12]

  /* Set the PREDIV1 division factor */
  tmpreg |= RCC_PREDIV1_Div;
 80067c2:	68fa      	ldr	r2, [r7, #12]
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	4313      	orrs	r3, r2
 80067c8:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR2 = tmpreg;
 80067ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80067ce:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80067d2:	68fa      	ldr	r2, [r7, #12]
 80067d4:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80067d6:	f107 0714 	add.w	r7, r7, #20
 80067da:	46bd      	mov	sp, r7
 80067dc:	bc80      	pop	{r7}
 80067de:	4770      	bx	lr

080067e0 <RCC_ClockSecuritySystemCmd>:
  * @param  NewState: new state of the Clock Security System.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
 80067e0:	b480      	push	{r7}
 80067e2:	b083      	sub	sp, #12
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	4603      	mov	r3, r0
 80067e8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 80067ea:	f04f 034c 	mov.w	r3, #76	; 0x4c
 80067ee:	f2c4 2342 	movt	r3, #16962	; 0x4242
 80067f2:	79fa      	ldrb	r2, [r7, #7]
 80067f4:	601a      	str	r2, [r3, #0]
}
 80067f6:	f107 070c 	add.w	r7, r7, #12
 80067fa:	46bd      	mov	sp, r7
 80067fc:	bc80      	pop	{r7}
 80067fe:	4770      	bx	lr

08006800 <RCC_MCOConfig>:
  *     @arg RCC_MCOSource_HSE: HSE oscillator clock selected.
  *     @arg RCC_MCOSource_PLLCLK_Div2: PLL clock selected.
  * @retval None
  */
void RCC_MCOConfig(uint8_t RCC_MCOSource)
{
 8006800:	b480      	push	{r7}
 8006802:	b083      	sub	sp, #12
 8006804:	af00      	add	r7, sp, #0
 8006806:	4603      	mov	r3, r0
 8006808:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_MCO_SOURCE(RCC_MCOSource));
    
  /* Select MCO clock source and prescaler */
  *(__IO uint8_t *) CFGR_BYTE3_ADDRESS =  RCC_MCOSource; 
 800680a:	f241 0307 	movw	r3, #4103	; 0x1007
 800680e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006812:	79fa      	ldrb	r2, [r7, #7]
 8006814:	701a      	strb	r2, [r3, #0]
}
 8006816:	f107 070c 	add.w	r7, r7, #12
 800681a:	46bd      	mov	sp, r7
 800681c:	bc80      	pop	{r7}
 800681e:	4770      	bx	lr

08006820 <RCC_SYSCLKConfig>:
  *     @arg RCC_SYSCLKSource_HSE:    HSE selected as system clock source
  *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
 8006820:	b480      	push	{r7}
 8006822:	b085      	sub	sp, #20
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8006828:	f04f 0300 	mov.w	r3, #0
 800682c:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  
  tmpreg = RCC->CFGR;
 800682e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006832:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006836:	685b      	ldr	r3, [r3, #4]
 8006838:	60fb      	str	r3, [r7, #12]
  
  /* Clear SW[1:0] bits */
  tmpreg &= ~RCC_CFGR_SW;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	f023 0303 	bic.w	r3, r3, #3
 8006840:	60fb      	str	r3, [r7, #12]
  
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8006842:	68fa      	ldr	r2, [r7, #12]
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	4313      	orrs	r3, r2
 8006848:	60fb      	str	r3, [r7, #12]
  
  /* Store the new value */
  RCC->CFGR = tmpreg;
 800684a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800684e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006852:	68fa      	ldr	r2, [r7, #12]
 8006854:	605a      	str	r2, [r3, #4]
}
 8006856:	f107 0714 	add.w	r7, r7, #20
 800685a:	46bd      	mov	sp, r7
 800685c:	bc80      	pop	{r7}
 800685e:	4770      	bx	lr

08006860 <RCC_GetSYSCLKSource>:
  *              - 0x00: HSI used as system clock
  *              - 0x04: HSE used as system clock  
  *              - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
 8006860:	b480      	push	{r7}
 8006862:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 8006864:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006868:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800686c:	685b      	ldr	r3, [r3, #4]
 800686e:	b2db      	uxtb	r3, r3
 8006870:	f003 030c 	and.w	r3, r3, #12
 8006874:	b2db      	uxtb	r3, r3
}
 8006876:	4618      	mov	r0, r3
 8006878:	46bd      	mov	sp, r7
 800687a:	bc80      	pop	{r7}
 800687c:	4770      	bx	lr
 800687e:	bf00      	nop

08006880 <RCC_HCLKConfig>:
  *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 8006880:	b480      	push	{r7}
 8006882:	b085      	sub	sp, #20
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8006888:	f04f 0300 	mov.w	r3, #0
 800688c:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  
  tmpreg = RCC->CFGR;
 800688e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006892:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006896:	685b      	ldr	r3, [r3, #4]
 8006898:	60fb      	str	r3, [r7, #12]
  
  /* Clear HPRE[3:0] bits */
  tmpreg &= ~RCC_CFGR_HPRE;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80068a0:	60fb      	str	r3, [r7, #12]
  
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 80068a2:	68fa      	ldr	r2, [r7, #12]
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	4313      	orrs	r3, r2
 80068a8:	60fb      	str	r3, [r7, #12]
  
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80068aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80068ae:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80068b2:	68fa      	ldr	r2, [r7, #12]
 80068b4:	605a      	str	r2, [r3, #4]
}
 80068b6:	f107 0714 	add.w	r7, r7, #20
 80068ba:	46bd      	mov	sp, r7
 80068bc:	bc80      	pop	{r7}
 80068be:	4770      	bx	lr

080068c0 <RCC_PCLK1Config>:
  *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
 80068c0:	b480      	push	{r7}
 80068c2:	b085      	sub	sp, #20
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80068c8:	f04f 0300 	mov.w	r3, #0
 80068cc:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  
  tmpreg = RCC->CFGR;
 80068ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80068d2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80068d6:	685b      	ldr	r3, [r3, #4]
 80068d8:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE1[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE1;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80068e0:	60fb      	str	r3, [r7, #12]
  
  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 80068e2:	68fa      	ldr	r2, [r7, #12]
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	4313      	orrs	r3, r2
 80068e8:	60fb      	str	r3, [r7, #12]
  
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80068ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80068ee:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80068f2:	68fa      	ldr	r2, [r7, #12]
 80068f4:	605a      	str	r2, [r3, #4]
}
 80068f6:	f107 0714 	add.w	r7, r7, #20
 80068fa:	46bd      	mov	sp, r7
 80068fc:	bc80      	pop	{r7}
 80068fe:	4770      	bx	lr

08006900 <RCC_PCLK2Config>:
  *             @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
  *             @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
 8006900:	b480      	push	{r7}
 8006902:	b085      	sub	sp, #20
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8006908:	f04f 0300 	mov.w	r3, #0
 800690c:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  
  tmpreg = RCC->CFGR;
 800690e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006912:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006916:	685b      	ldr	r3, [r3, #4]
 8006918:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE2[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE2;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8006920:	60fb      	str	r3, [r7, #12]
  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8006928:	68fa      	ldr	r2, [r7, #12]
 800692a:	4313      	orrs	r3, r2
 800692c:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 800692e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006932:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006936:	68fa      	ldr	r2, [r7, #12]
 8006938:	605a      	str	r2, [r3, #4]
}
 800693a:	f107 0714 	add.w	r7, r7, #20
 800693e:	46bd      	mov	sp, r7
 8006940:	bc80      	pop	{r7}
 8006942:	4770      	bx	lr

08006944 <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8006944:	b480      	push	{r7}
 8006946:	b08b      	sub	sp, #44	; 0x2c
 8006948:	af00      	add	r7, sp, #0
 800694a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0, presc = 0, pllclk = 0;
 800694c:	f04f 0300 	mov.w	r3, #0
 8006950:	623b      	str	r3, [r7, #32]
 8006952:	f04f 0300 	mov.w	r3, #0
 8006956:	61fb      	str	r3, [r7, #28]
 8006958:	f04f 0300 	mov.w	r3, #0
 800695c:	61bb      	str	r3, [r7, #24]
 800695e:	f04f 0300 	mov.w	r3, #0
 8006962:	617b      	str	r3, [r7, #20]
 8006964:	f04f 0300 	mov.w	r3, #0
 8006968:	613b      	str	r3, [r7, #16]
 800696a:	f04f 0300 	mov.w	r3, #0
 800696e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t apb2presc = 0, ahbpresc = 0;
 8006970:	f04f 0300 	mov.w	r3, #0
 8006974:	60fb      	str	r3, [r7, #12]
 8006976:	f04f 0300 	mov.w	r3, #0
 800697a:	60bb      	str	r3, [r7, #8]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800697c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006980:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006984:	685b      	ldr	r3, [r3, #4]
 8006986:	f003 030c 	and.w	r3, r3, #12
 800698a:	623b      	str	r3, [r7, #32]
  
  switch (tmp)
 800698c:	6a3b      	ldr	r3, [r7, #32]
 800698e:	2b04      	cmp	r3, #4
 8006990:	d00a      	beq.n	80069a8 <RCC_GetClocksFreq+0x64>
 8006992:	2b08      	cmp	r3, #8
 8006994:	d00f      	beq.n	80069b6 <RCC_GetClocksFreq+0x72>
 8006996:	2b00      	cmp	r3, #0
 8006998:	d148      	bne.n	8006a2c <RCC_GetClocksFreq+0xe8>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800699a:	687a      	ldr	r2, [r7, #4]
 800699c:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 80069a0:	f2c0 037a 	movt	r3, #122	; 0x7a
 80069a4:	6013      	str	r3, [r2, #0]
      break;
 80069a6:	e048      	b.n	8006a3a <RCC_GetClocksFreq+0xf6>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80069a8:	687a      	ldr	r2, [r7, #4]
 80069aa:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 80069ae:	f2c0 037a 	movt	r3, #122	; 0x7a
 80069b2:	6013      	str	r3, [r2, #0]
      break;
 80069b4:	e041      	b.n	8006a3a <RCC_GetClocksFreq+0xf6>
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 80069b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80069ba:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80069be:	685b      	ldr	r3, [r3, #4]
 80069c0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80069c4:	61fb      	str	r3, [r7, #28]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80069c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80069ca:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80069ce:	685b      	ldr	r3, [r3, #4]
 80069d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80069d4:	61bb      	str	r3, [r7, #24]
      pllmull = ( pllmull >> 18) + 2;
 80069d6:	69fb      	ldr	r3, [r7, #28]
 80069d8:	ea4f 4393 	mov.w	r3, r3, lsr #18
 80069dc:	f103 0302 	add.w	r3, r3, #2
 80069e0:	61fb      	str	r3, [r7, #28]
      
      if (pllsource == 0x00)
 80069e2:	69bb      	ldr	r3, [r7, #24]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d108      	bne.n	80069fa <RCC_GetClocksFreq+0xb6>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        pllclk = (HSI_VALUE >> 1) * pllmull;
 80069e8:	69fa      	ldr	r2, [r7, #28]
 80069ea:	f44f 6310 	mov.w	r3, #2304	; 0x900
 80069ee:	f2c0 033d 	movt	r3, #61	; 0x3d
 80069f2:	fb03 f302 	mul.w	r3, r3, r2
 80069f6:	627b      	str	r3, [r7, #36]	; 0x24
 80069f8:	e014      	b.n	8006a24 <RCC_GetClocksFreq+0xe0>
      }
      else
      {
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 80069fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80069fe:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006a02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a04:	f003 030f 	and.w	r3, r3, #15
 8006a08:	f103 0301 	add.w	r3, r3, #1
 8006a0c:	617b      	str	r3, [r7, #20]
        /* HSE oscillator clock selected as PREDIV1 clock entry */
        pllclk = (HSE_VALUE / prediv1factor) * pllmull; 
 8006a0e:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 8006a12:	f2c0 037a 	movt	r3, #122	; 0x7a
 8006a16:	697a      	ldr	r2, [r7, #20]
 8006a18:	fbb3 f3f2 	udiv	r3, r3, r2
 8006a1c:	69fa      	ldr	r2, [r7, #28]
 8006a1e:	fb02 f303 	mul.w	r3, r2, r3
 8006a22:	627b      	str	r3, [r7, #36]	; 0x24
      }
      RCC_Clocks->SYSCLK_Frequency = pllclk;      
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a28:	601a      	str	r2, [r3, #0]
      break;
 8006a2a:	e006      	b.n	8006a3a <RCC_GetClocksFreq+0xf6>
    default: /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8006a2c:	687a      	ldr	r2, [r7, #4]
 8006a2e:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 8006a32:	f2c0 037a 	movt	r3, #122	; 0x7a
 8006a36:	6013      	str	r3, [r2, #0]
      break;
 8006a38:	bf00      	nop
  }
    /* Compute HCLK, PCLK clocks frequencies -----------------------------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8006a3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006a3e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006a42:	685b      	ldr	r3, [r3, #4]
 8006a44:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006a48:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 8006a4a:	6a3b      	ldr	r3, [r7, #32]
 8006a4c:	ea4f 1313 	mov.w	r3, r3, lsr #4
 8006a50:	623b      	str	r3, [r7, #32]
  ahbpresc = APBAHBPrescTable[tmp]; 
 8006a52:	f240 031c 	movw	r3, #28
 8006a56:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006a5a:	6a3a      	ldr	r2, [r7, #32]
 8006a5c:	189b      	adds	r3, r3, r2
 8006a5e:	781b      	ldrb	r3, [r3, #0]
 8006a60:	b2db      	uxtb	r3, r3
 8006a62:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> ahbpresc;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681a      	ldr	r2, [r3, #0]
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	fa22 f203 	lsr.w	r2, r2, r3
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8006a72:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006a76:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006a7a:	685b      	ldr	r3, [r3, #4]
 8006a7c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006a80:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 8;
 8006a82:	6a3b      	ldr	r3, [r7, #32]
 8006a84:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8006a88:	623b      	str	r3, [r7, #32]
  presc = APBAHBPrescTable[tmp];
 8006a8a:	f240 031c 	movw	r3, #28
 8006a8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006a92:	6a3a      	ldr	r2, [r7, #32]
 8006a94:	189b      	adds	r3, r3, r2
 8006a96:	781b      	ldrb	r3, [r3, #0]
 8006a98:	b2db      	uxtb	r3, r3
 8006a9a:	613b      	str	r3, [r7, #16]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	685a      	ldr	r2, [r3, #4]
 8006aa0:	693b      	ldr	r3, [r7, #16]
 8006aa2:	fa22 f203 	lsr.w	r2, r2, r3
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	609a      	str	r2, [r3, #8]
  
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8006aaa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006aae:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006ab2:	685b      	ldr	r3, [r3, #4]
 8006ab4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8006ab8:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 11;
 8006aba:	6a3b      	ldr	r3, [r7, #32]
 8006abc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8006ac0:	623b      	str	r3, [r7, #32]
  apb2presc = APBAHBPrescTable[tmp];
 8006ac2:	f240 031c 	movw	r3, #28
 8006ac6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006aca:	6a3a      	ldr	r2, [r7, #32]
 8006acc:	189b      	adds	r3, r3, r2
 8006ace:	781b      	ldrb	r3, [r3, #0]
 8006ad0:	b2db      	uxtb	r3, r3
 8006ad2:	60fb      	str	r3, [r7, #12]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> apb2presc;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	685a      	ldr	r2, [r3, #4]
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	fa22 f203 	lsr.w	r2, r2, r3
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	60da      	str	r2, [r3, #12]
  
  /* Get ADC12CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE12;
 8006ae2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006ae6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006aea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006aec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006af0:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 8006af2:	6a3b      	ldr	r3, [r7, #32]
 8006af4:	ea4f 1313 	mov.w	r3, r3, lsr #4
 8006af8:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 8006afa:	f240 032c 	movw	r3, #44	; 0x2c
 8006afe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006b02:	6a3a      	ldr	r2, [r7, #32]
 8006b04:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 8006b0c:	693b      	ldr	r3, [r7, #16]
 8006b0e:	f003 0310 	and.w	r3, r3, #16
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d006      	beq.n	8006b24 <RCC_GetClocksFreq+0x1e0>
  {
     /* ADC12CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC12CLK_Frequency = pllclk / presc;
 8006b16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b18:	693b      	ldr	r3, [r7, #16]
 8006b1a:	fbb2 f2f3 	udiv	r2, r2, r3
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	611a      	str	r2, [r3, #16]
 8006b22:	e003      	b.n	8006b2c <RCC_GetClocksFreq+0x1e8>
  }
  else
  {
   /* ADC12CLK clock frequency is AHB clock */
     RCC_Clocks->ADC12CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681a      	ldr	r2, [r3, #0]
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	611a      	str	r2, [r3, #16]
  }
  
  /* Get ADC34CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE34;
 8006b2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006b30:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006b34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b36:	f403 5378 	and.w	r3, r3, #15872	; 0x3e00
 8006b3a:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 9;
 8006b3c:	6a3b      	ldr	r3, [r7, #32]
 8006b3e:	ea4f 2353 	mov.w	r3, r3, lsr #9
 8006b42:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 8006b44:	f240 032c 	movw	r3, #44	; 0x2c
 8006b48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006b4c:	6a3a      	ldr	r2, [r7, #32]
 8006b4e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8006b52:	b29b      	uxth	r3, r3
 8006b54:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 8006b56:	693b      	ldr	r3, [r7, #16]
 8006b58:	f003 0310 	and.w	r3, r3, #16
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d006      	beq.n	8006b6e <RCC_GetClocksFreq+0x22a>
  {
     /* ADC34CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC34CLK_Frequency = pllclk / presc;
 8006b60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b62:	693b      	ldr	r3, [r7, #16]
 8006b64:	fbb2 f2f3 	udiv	r2, r2, r3
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	615a      	str	r2, [r3, #20]
 8006b6c:	e003      	b.n	8006b76 <RCC_GetClocksFreq+0x232>
  }
  else
  {
   /* ADC34CLK clock frequency is AHB clock */
     RCC_Clocks->ADC34CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681a      	ldr	r2, [r3, #0]
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	615a      	str	r2, [r3, #20]
  }

  /* I2C1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C1SW) != RCC_CFGR3_I2C1SW)
 8006b76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006b7a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006b7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b80:	f003 0310 	and.w	r3, r3, #16
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d106      	bne.n	8006b96 <RCC_GetClocksFreq+0x252>
  {
    /* I2C1 Clock is HSI Osc. */
    RCC_Clocks->I2C1CLK_Frequency = HSI_VALUE;
 8006b88:	687a      	ldr	r2, [r7, #4]
 8006b8a:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 8006b8e:	f2c0 037a 	movt	r3, #122	; 0x7a
 8006b92:	6193      	str	r3, [r2, #24]
 8006b94:	e003      	b.n	8006b9e <RCC_GetClocksFreq+0x25a>
  }
  else
  {
    /* I2C1 Clock is System Clock */
    RCC_Clocks->I2C1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681a      	ldr	r2, [r3, #0]
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	619a      	str	r2, [r3, #24]
  }

  /* I2C2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C2SW) != RCC_CFGR3_I2C2SW)
 8006b9e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006ba2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006ba6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ba8:	f003 0320 	and.w	r3, r3, #32
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d106      	bne.n	8006bbe <RCC_GetClocksFreq+0x27a>
  {
    /* I2C2 Clock is HSI Osc. */
    RCC_Clocks->I2C2CLK_Frequency = HSI_VALUE;
 8006bb0:	687a      	ldr	r2, [r7, #4]
 8006bb2:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 8006bb6:	f2c0 037a 	movt	r3, #122	; 0x7a
 8006bba:	61d3      	str	r3, [r2, #28]
 8006bbc:	e003      	b.n	8006bc6 <RCC_GetClocksFreq+0x282>
  }
  else
  {
    /* I2C2 Clock is System Clock */
    RCC_Clocks->I2C2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681a      	ldr	r2, [r3, #0]
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	61da      	str	r2, [r3, #28]
  }
  
    /* TIM1CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM1SW) == RCC_CFGR3_TIM1SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 8006bc6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006bca:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d00e      	beq.n	8006bf6 <RCC_GetClocksFreq+0x2b2>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681a      	ldr	r2, [r3, #0]
 8006bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bde:	429a      	cmp	r2, r3
 8006be0:	d109      	bne.n	8006bf6 <RCC_GetClocksFreq+0x2b2>
  && (apb2presc == ahbpresc)) 
 8006be2:	68fa      	ldr	r2, [r7, #12]
 8006be4:	68bb      	ldr	r3, [r7, #8]
 8006be6:	429a      	cmp	r2, r3
 8006be8:	d105      	bne.n	8006bf6 <RCC_GetClocksFreq+0x2b2>
  {
    /* TIM1 Clock is 2 * pllclk */
    RCC_Clocks->TIM1CLK_Frequency = pllclk * 2;
 8006bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bec:	ea4f 0243 	mov.w	r2, r3, lsl #1
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	621a      	str	r2, [r3, #32]
 8006bf4:	e003      	b.n	8006bfe <RCC_GetClocksFreq+0x2ba>
  }
  else
  {
    /* TIM1 Clock is APB2 clock. */
    RCC_Clocks->TIM1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	68da      	ldr	r2, [r3, #12]
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	621a      	str	r2, [r3, #32]
  }

    /* TIM8CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM8SW) == RCC_CFGR3_TIM8SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 8006bfe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006c02:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c08:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d00e      	beq.n	8006c2e <RCC_GetClocksFreq+0x2ea>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681a      	ldr	r2, [r3, #0]
 8006c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c16:	429a      	cmp	r2, r3
 8006c18:	d109      	bne.n	8006c2e <RCC_GetClocksFreq+0x2ea>
  && (apb2presc == ahbpresc))
 8006c1a:	68fa      	ldr	r2, [r7, #12]
 8006c1c:	68bb      	ldr	r3, [r7, #8]
 8006c1e:	429a      	cmp	r2, r3
 8006c20:	d105      	bne.n	8006c2e <RCC_GetClocksFreq+0x2ea>
  {
    /* TIM8 Clock is 2 * pllclk */
    RCC_Clocks->TIM8CLK_Frequency = pllclk * 2;
 8006c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c24:	ea4f 0243 	mov.w	r2, r3, lsl #1
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	625a      	str	r2, [r3, #36]	; 0x24
 8006c2c:	e003      	b.n	8006c36 <RCC_GetClocksFreq+0x2f2>
  }
  else
  {
    /* TIM8 Clock is APB2 clock. */
    RCC_Clocks->TIM8CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	68da      	ldr	r2, [r3, #12]
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	625a      	str	r2, [r3, #36]	; 0x24
  }
  
  /* USART1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == 0x0)
 8006c36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006c3a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006c3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c40:	f003 0303 	and.w	r3, r3, #3
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d104      	bne.n	8006c52 <RCC_GetClocksFreq+0x30e>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	68da      	ldr	r2, [r3, #12]
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	629a      	str	r2, [r3, #40]	; 0x28
 8006c50:	e02a      	b.n	8006ca8 <RCC_GetClocksFreq+0x364>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_0)
 8006c52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006c56:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006c5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c5c:	f003 0303 	and.w	r3, r3, #3
 8006c60:	2b01      	cmp	r3, #1
 8006c62:	d104      	bne.n	8006c6e <RCC_GetClocksFreq+0x32a>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681a      	ldr	r2, [r3, #0]
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	629a      	str	r2, [r3, #40]	; 0x28
 8006c6c:	e01c      	b.n	8006ca8 <RCC_GetClocksFreq+0x364>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_1)
 8006c6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006c72:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c78:	f003 0303 	and.w	r3, r3, #3
 8006c7c:	2b02      	cmp	r3, #2
 8006c7e:	d104      	bne.n	8006c8a <RCC_GetClocksFreq+0x346>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART1CLK_Frequency = LSE_VALUE;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8006c86:	629a      	str	r2, [r3, #40]	; 0x28
 8006c88:	e00e      	b.n	8006ca8 <RCC_GetClocksFreq+0x364>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW)
 8006c8a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006c8e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006c92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c94:	f003 0303 	and.w	r3, r3, #3
 8006c98:	2b03      	cmp	r3, #3
 8006c9a:	d105      	bne.n	8006ca8 <RCC_GetClocksFreq+0x364>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART1CLK_Frequency = HSI_VALUE;
 8006c9c:	687a      	ldr	r2, [r7, #4]
 8006c9e:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 8006ca2:	f2c0 037a 	movt	r3, #122	; 0x7a
 8006ca6:	6293      	str	r3, [r2, #40]	; 0x28
  }

  /* USART2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == 0x0)
 8006ca8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006cac:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cb2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d104      	bne.n	8006cc4 <RCC_GetClocksFreq+0x380>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	689a      	ldr	r2, [r3, #8]
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	62da      	str	r2, [r3, #44]	; 0x2c
 8006cc2:	e02d      	b.n	8006d20 <RCC_GetClocksFreq+0x3dc>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_0)
 8006cc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006cc8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cce:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006cd2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006cd6:	d104      	bne.n	8006ce2 <RCC_GetClocksFreq+0x39e>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681a      	ldr	r2, [r3, #0]
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	62da      	str	r2, [r3, #44]	; 0x2c
 8006ce0:	e01e      	b.n	8006d20 <RCC_GetClocksFreq+0x3dc>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_1)
 8006ce2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006ce6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cec:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006cf0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006cf4:	d104      	bne.n	8006d00 <RCC_GetClocksFreq+0x3bc>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART2CLK_Frequency = LSE_VALUE;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8006cfc:	62da      	str	r2, [r3, #44]	; 0x2c
 8006cfe:	e00f      	b.n	8006d20 <RCC_GetClocksFreq+0x3dc>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW)
 8006d00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006d04:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d0a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006d0e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006d12:	d105      	bne.n	8006d20 <RCC_GetClocksFreq+0x3dc>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART2CLK_Frequency = HSI_VALUE;
 8006d14:	687a      	ldr	r2, [r7, #4]
 8006d16:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 8006d1a:	f2c0 037a 	movt	r3, #122	; 0x7a
 8006d1e:	62d3      	str	r3, [r2, #44]	; 0x2c
  }    

  /* USART3CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == 0x0)
 8006d20:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006d24:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d2a:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d104      	bne.n	8006d3c <RCC_GetClocksFreq+0x3f8>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	689a      	ldr	r2, [r3, #8]
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	631a      	str	r2, [r3, #48]	; 0x30
 8006d3a:	e02d      	b.n	8006d98 <RCC_GetClocksFreq+0x454>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_0)
 8006d3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006d40:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d46:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8006d4a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006d4e:	d104      	bne.n	8006d5a <RCC_GetClocksFreq+0x416>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681a      	ldr	r2, [r3, #0]
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	631a      	str	r2, [r3, #48]	; 0x30
 8006d58:	e01e      	b.n	8006d98 <RCC_GetClocksFreq+0x454>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_1)
 8006d5a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006d5e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006d62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d64:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8006d68:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006d6c:	d104      	bne.n	8006d78 <RCC_GetClocksFreq+0x434>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART3CLK_Frequency = LSE_VALUE;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8006d74:	631a      	str	r2, [r3, #48]	; 0x30
 8006d76:	e00f      	b.n	8006d98 <RCC_GetClocksFreq+0x454>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW)
 8006d78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006d7c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d82:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8006d86:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8006d8a:	d105      	bne.n	8006d98 <RCC_GetClocksFreq+0x454>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART3CLK_Frequency = HSI_VALUE;
 8006d8c:	687a      	ldr	r2, [r7, #4]
 8006d8e:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 8006d92:	f2c0 037a 	movt	r3, #122	; 0x7a
 8006d96:	6313      	str	r3, [r2, #48]	; 0x30
  }
  
    /* UART4CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == 0x0)
 8006d98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006d9c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006da2:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d104      	bne.n	8006db4 <RCC_GetClocksFreq+0x470>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	689a      	ldr	r2, [r3, #8]
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	635a      	str	r2, [r3, #52]	; 0x34
 8006db2:	e02d      	b.n	8006e10 <RCC_GetClocksFreq+0x4cc>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_0)
 8006db4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006db8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dbe:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8006dc2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006dc6:	d104      	bne.n	8006dd2 <RCC_GetClocksFreq+0x48e>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681a      	ldr	r2, [r3, #0]
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	635a      	str	r2, [r3, #52]	; 0x34
 8006dd0:	e01e      	b.n	8006e10 <RCC_GetClocksFreq+0x4cc>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_1)
 8006dd2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006dd6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006dda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ddc:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8006de0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006de4:	d104      	bne.n	8006df0 <RCC_GetClocksFreq+0x4ac>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->UART4CLK_Frequency = LSE_VALUE;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8006dec:	635a      	str	r2, [r3, #52]	; 0x34
 8006dee:	e00f      	b.n	8006e10 <RCC_GetClocksFreq+0x4cc>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW)
 8006df0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006df4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dfa:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8006dfe:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006e02:	d105      	bne.n	8006e10 <RCC_GetClocksFreq+0x4cc>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART4CLK_Frequency = HSI_VALUE;
 8006e04:	687a      	ldr	r2, [r7, #4]
 8006e06:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 8006e0a:	f2c0 037a 	movt	r3, #122	; 0x7a
 8006e0e:	6353      	str	r3, [r2, #52]	; 0x34
  }   
  
  /* UART5CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == 0x0)
 8006e10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006e14:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e1a:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d104      	bne.n	8006e2c <RCC_GetClocksFreq+0x4e8>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	689a      	ldr	r2, [r3, #8]
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	639a      	str	r2, [r3, #56]	; 0x38
 8006e2a:	e02d      	b.n	8006e88 <RCC_GetClocksFreq+0x544>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_0)
 8006e2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006e30:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e36:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8006e3a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006e3e:	d104      	bne.n	8006e4a <RCC_GetClocksFreq+0x506>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681a      	ldr	r2, [r3, #0]
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	639a      	str	r2, [r3, #56]	; 0x38
 8006e48:	e01e      	b.n	8006e88 <RCC_GetClocksFreq+0x544>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_1)
 8006e4a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006e4e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006e52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e54:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8006e58:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006e5c:	d104      	bne.n	8006e68 <RCC_GetClocksFreq+0x524>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->UART5CLK_Frequency = LSE_VALUE;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8006e64:	639a      	str	r2, [r3, #56]	; 0x38
 8006e66:	e00f      	b.n	8006e88 <RCC_GetClocksFreq+0x544>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
 8006e68:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006e6c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e72:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8006e76:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006e7a:	d105      	bne.n	8006e88 <RCC_GetClocksFreq+0x544>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
 8006e7c:	687a      	ldr	r2, [r7, #4]
 8006e7e:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 8006e82:	f2c0 037a 	movt	r3, #122	; 0x7a
 8006e86:	6393      	str	r3, [r2, #56]	; 0x38
  } 
}
 8006e88:	f107 072c 	add.w	r7, r7, #44	; 0x2c
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	bc80      	pop	{r7}
 8006e90:	4770      	bx	lr
 8006e92:	bf00      	nop

08006e94 <RCC_ADCCLKConfig>:
  *     @arg RCC_ADC34PLLCLK_Div128: ADC34 clock = PLLCLK/128                                  
  *     @arg RCC_ADC34PLLCLK_Div256: ADC34 clock = PLLCLK/256
  * @retval None
  */
void RCC_ADCCLKConfig(uint32_t RCC_PLLCLK)
{
 8006e94:	b480      	push	{r7}
 8006e96:	b085      	sub	sp, #20
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8006e9c:	f04f 0300 	mov.w	r3, #0
 8006ea0:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PLLCLK));

  tmp = (RCC_PLLCLK >> 28);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8006ea8:	60fb      	str	r3, [r7, #12]
  
  /* Clears ADCPRE34 bits */
  if (tmp != 0)
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d00c      	beq.n	8006eca <RCC_ADCCLKConfig+0x36>
  {
    RCC->CFGR2 &= ~RCC_CFGR2_ADCPRE34;
 8006eb0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006eb4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006eb8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006ebc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8006ec0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006ec2:	f422 5278 	bic.w	r2, r2, #15872	; 0x3e00
 8006ec6:	62da      	str	r2, [r3, #44]	; 0x2c
 8006ec8:	e00b      	b.n	8006ee2 <RCC_ADCCLKConfig+0x4e>
  }
   /* Clears ADCPRE12 bits */
  else
  {
    RCC->CFGR2 &= ~RCC_CFGR2_ADCPRE12;
 8006eca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006ece:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006ed2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006ed6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8006eda:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006edc:	f422 72f8 	bic.w	r2, r2, #496	; 0x1f0
 8006ee0:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  /* Set ADCPRE bits according to RCC_PLLCLK value */
  RCC->CFGR2 |= RCC_PLLCLK;
 8006ee2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006ee6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006eea:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006eee:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8006ef2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8006ef4:	687a      	ldr	r2, [r7, #4]
 8006ef6:	430a      	orrs	r2, r1
 8006ef8:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006efa:	f107 0714 	add.w	r7, r7, #20
 8006efe:	46bd      	mov	sp, r7
 8006f00:	bc80      	pop	{r7}
 8006f02:	4770      	bx	lr

08006f04 <RCC_I2CCLKConfig>:
  *     @arg RCC_I2CxCLK_SYSCLK: I2Cx clock = System Clock
  *          (x can be 1 or 2).  
  * @retval None
  */
void RCC_I2CCLKConfig(uint32_t RCC_I2CCLK)
{ 
 8006f04:	b480      	push	{r7}
 8006f06:	b085      	sub	sp, #20
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8006f0c:	f04f 0300 	mov.w	r3, #0
 8006f10:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_I2CCLK(RCC_I2CCLK));

  tmp = (RCC_I2CCLK >> 28);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8006f18:	60fb      	str	r3, [r7, #12]
  
  /* Clear I2CSW bit */
  if (tmp != 0)
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d00c      	beq.n	8006f3a <RCC_I2CCLKConfig+0x36>
  {
    RCC->CFGR3 &= ~RCC_CFGR3_I2C2SW;
 8006f20:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006f24:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006f28:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006f2c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8006f30:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006f32:	f022 0220 	bic.w	r2, r2, #32
 8006f36:	631a      	str	r2, [r3, #48]	; 0x30
 8006f38:	e00b      	b.n	8006f52 <RCC_I2CCLKConfig+0x4e>
  }
  else
  {
    RCC->CFGR3 &= ~RCC_CFGR3_I2C1SW;
 8006f3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006f3e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006f42:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006f46:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8006f4a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006f4c:	f022 0210 	bic.w	r2, r2, #16
 8006f50:	631a      	str	r2, [r3, #48]	; 0x30
  }
  /* Set I2CSW bits according to RCC_I2CCLK value */
  RCC->CFGR3 |= RCC_I2CCLK;
 8006f52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006f56:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006f5a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006f5e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8006f62:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8006f64:	687a      	ldr	r2, [r7, #4]
 8006f66:	430a      	orrs	r2, r1
 8006f68:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006f6a:	f107 0714 	add.w	r7, r7, #20
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	bc80      	pop	{r7}
 8006f72:	4770      	bx	lr

08006f74 <RCC_TIMCLKConfig>:
  *     @arg RCC_TIMxCLK_PLLCLK: TIMx clock = PLL output (running up to 144 MHz)
  *          (x can be 1 or 8).
  * @retval None
  */
void RCC_TIMCLKConfig(uint32_t RCC_TIMCLK)
{ 
 8006f74:	b480      	push	{r7}
 8006f76:	b085      	sub	sp, #20
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8006f7c:	f04f 0300 	mov.w	r3, #0
 8006f80:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_TIMCLK(RCC_TIMCLK));

  tmp = (RCC_TIMCLK >> 28);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8006f88:	60fb      	str	r3, [r7, #12]
  
  /* Clear I2CSW bit */
  if (tmp != 0)
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d00c      	beq.n	8006faa <RCC_TIMCLKConfig+0x36>
  {
    RCC->CFGR3 &= ~RCC_CFGR3_TIM8SW;
 8006f90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006f94:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006f98:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006f9c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8006fa0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006fa2:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006fa6:	631a      	str	r2, [r3, #48]	; 0x30
 8006fa8:	e00b      	b.n	8006fc2 <RCC_TIMCLKConfig+0x4e>
  }
  else
  {
    RCC->CFGR3 &= ~RCC_CFGR3_TIM1SW;
 8006faa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006fae:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006fb2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006fb6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8006fba:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006fbc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006fc0:	631a      	str	r2, [r3, #48]	; 0x30
  }
  /* Set I2CSW bits according to RCC_TIMCLK value */
  RCC->CFGR3 |= RCC_TIMCLK;
 8006fc2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006fc6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006fca:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006fce:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8006fd2:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8006fd4:	687a      	ldr	r2, [r7, #4]
 8006fd6:	430a      	orrs	r2, r1
 8006fd8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006fda:	f107 0714 	add.w	r7, r7, #20
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	bc80      	pop	{r7}
 8006fe2:	4770      	bx	lr

08006fe4 <RCC_USARTCLKConfig>:
  *     @arg RCC_USARTxCLK_HSI: USART clock = HSI Clock
  *          (x can be 1, 2, 3, 4 or 5).  
  * @retval None
  */
void RCC_USARTCLKConfig(uint32_t RCC_USARTCLK)
{ 
 8006fe4:	b480      	push	{r7}
 8006fe6:	b085      	sub	sp, #20
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8006fec:	f04f 0300 	mov.w	r3, #0
 8006ff0:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_USARTCLK(RCC_USARTCLK));

  tmp = (RCC_USARTCLK >> 28);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8006ff8:	60fb      	str	r3, [r7, #12]

  /* Clear USARTSW[1:0] bit */
  switch (tmp)
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	f103 33ff 	add.w	r3, r3, #4294967295
 8007000:	2b04      	cmp	r3, #4
 8007002:	d84e      	bhi.n	80070a2 <RCC_USARTCLKConfig+0xbe>
 8007004:	a201      	add	r2, pc, #4	; (adr r2, 800700c <RCC_USARTCLKConfig+0x28>)
 8007006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800700a:	bf00      	nop
 800700c:	08007021 	.word	0x08007021
 8007010:	0800703b 	.word	0x0800703b
 8007014:	08007055 	.word	0x08007055
 8007018:	0800706f 	.word	0x0800706f
 800701c:	08007089 	.word	0x08007089
  {
    case 0x01:  /* clear USART1SW */
      RCC->CFGR3 &= ~RCC_CFGR3_USART1SW;
 8007020:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007024:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007028:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800702c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8007030:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007032:	f022 0203 	bic.w	r2, r2, #3
 8007036:	631a      	str	r2, [r3, #48]	; 0x30
      break;
 8007038:	e034      	b.n	80070a4 <RCC_USARTCLKConfig+0xc0>
    case 0x02:  /* clear USART2SW */
      RCC->CFGR3 &= ~RCC_CFGR3_USART2SW;
 800703a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800703e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007042:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007046:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800704a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800704c:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8007050:	631a      	str	r2, [r3, #48]	; 0x30
      break;
 8007052:	e027      	b.n	80070a4 <RCC_USARTCLKConfig+0xc0>
    case 0x03:  /* clear USART3SW */
      RCC->CFGR3 &= ~RCC_CFGR3_USART3SW;
 8007054:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007058:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800705c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007060:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8007064:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007066:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 800706a:	631a      	str	r2, [r3, #48]	; 0x30
      break;
 800706c:	e01a      	b.n	80070a4 <RCC_USARTCLKConfig+0xc0>
    case 0x04:  /* clear UART4SW */
      RCC->CFGR3 &= ~RCC_CFGR3_UART4SW;
 800706e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007072:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007076:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800707a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800707e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007080:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8007084:	631a      	str	r2, [r3, #48]	; 0x30
      break;
 8007086:	e00d      	b.n	80070a4 <RCC_USARTCLKConfig+0xc0>
    case 0x05:  /* clear UART5SW */
      RCC->CFGR3 &= ~RCC_CFGR3_UART5SW;
 8007088:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800708c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007090:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007094:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8007098:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800709a:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 800709e:	631a      	str	r2, [r3, #48]	; 0x30
      break;
 80070a0:	e000      	b.n	80070a4 <RCC_USARTCLKConfig+0xc0>
    default:
      break;
 80070a2:	bf00      	nop
  }

  /* Set USARTSW bits according to RCC_USARTCLK value */
  RCC->CFGR3 |= RCC_USARTCLK;
 80070a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80070a8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80070ac:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80070b0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80070b4:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80070b6:	687a      	ldr	r2, [r7, #4]
 80070b8:	430a      	orrs	r2, r1
 80070ba:	631a      	str	r2, [r3, #48]	; 0x30
}
 80070bc:	f107 0714 	add.w	r7, r7, #20
 80070c0:	46bd      	mov	sp, r7
 80070c2:	bc80      	pop	{r7}
 80070c4:	4770      	bx	lr
 80070c6:	bf00      	nop

080070c8 <RCC_USBCLKConfig>:
  *                                     clock source
  *     @arg RCC_USBCLKSource_PLLCLK_Div1: PLL clock selected as USB clock source
  * @retval None
  */
void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)
{
 80070c8:	b480      	push	{r7}
 80070ca:	b083      	sub	sp, #12
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 80070d0:	f04f 03d8 	mov.w	r3, #216	; 0xd8
 80070d4:	f2c4 2342 	movt	r3, #16962	; 0x4242
 80070d8:	687a      	ldr	r2, [r7, #4]
 80070da:	601a      	str	r2, [r3, #0]
}
 80070dc:	f107 070c 	add.w	r7, r7, #12
 80070e0:	46bd      	mov	sp, r7
 80070e2:	bc80      	pop	{r7}
 80070e4:	4770      	bx	lr
 80070e6:	bf00      	nop

080070e8 <RCC_RTCCLKConfig>:
  * @note     The maximum input clock frequency for RTC is 2MHz (when using HSE as
  *           RTC clock source).             
  * @retval None
  */
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
 80070e8:	b480      	push	{r7}
 80070ea:	b083      	sub	sp, #12
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
  
  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
 80070f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80070f4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80070f8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80070fc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8007100:	6a11      	ldr	r1, [r2, #32]
 8007102:	687a      	ldr	r2, [r7, #4]
 8007104:	430a      	orrs	r2, r1
 8007106:	621a      	str	r2, [r3, #32]
}
 8007108:	f107 070c 	add.w	r7, r7, #12
 800710c:	46bd      	mov	sp, r7
 800710e:	bc80      	pop	{r7}
 8007110:	4770      	bx	lr
 8007112:	bf00      	nop

08007114 <RCC_I2SCLKConfig>:
  *            @arg RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin
  *                                        used as I2S clock source
  * @retval None
  */
void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
{
 8007114:	b480      	push	{r7}
 8007116:	b083      	sub	sp, #12
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));

  *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;
 800711c:	f04f 03dc 	mov.w	r3, #220	; 0xdc
 8007120:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8007124:	687a      	ldr	r2, [r7, #4]
 8007126:	601a      	str	r2, [r3, #0]
}
 8007128:	f107 070c 	add.w	r7, r7, #12
 800712c:	46bd      	mov	sp, r7
 800712e:	bc80      	pop	{r7}
 8007130:	4770      	bx	lr
 8007132:	bf00      	nop

08007134 <RCC_RTCCLKCmd>:
  * @param  NewState: new state of the RTC clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
 8007134:	b480      	push	{r7}
 8007136:	b083      	sub	sp, #12
 8007138:	af00      	add	r7, sp, #0
 800713a:	4603      	mov	r3, r0
 800713c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 800713e:	f240 433c 	movw	r3, #1084	; 0x43c
 8007142:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8007146:	79fa      	ldrb	r2, [r7, #7]
 8007148:	601a      	str	r2, [r3, #0]
}
 800714a:	f107 070c 	add.w	r7, r7, #12
 800714e:	46bd      	mov	sp, r7
 8007150:	bc80      	pop	{r7}
 8007152:	4770      	bx	lr

08007154 <RCC_BackupResetCmd>:
  * @param  NewState: new state of the Backup domain reset.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
 8007154:	b480      	push	{r7}
 8007156:	b083      	sub	sp, #12
 8007158:	af00      	add	r7, sp, #0
 800715a:	4603      	mov	r3, r0
 800715c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 800715e:	f44f 6388 	mov.w	r3, #1088	; 0x440
 8007162:	f2c4 2342 	movt	r3, #16962	; 0x4242
 8007166:	79fa      	ldrb	r2, [r7, #7]
 8007168:	601a      	str	r2, [r3, #0]
}
 800716a:	f107 070c 	add.w	r7, r7, #12
 800716e:	46bd      	mov	sp, r7
 8007170:	bc80      	pop	{r7}
 8007172:	4770      	bx	lr

08007174 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8007174:	b480      	push	{r7}
 8007176:	b083      	sub	sp, #12
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
 800717c:	460b      	mov	r3, r1
 800717e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8007180:	78fb      	ldrb	r3, [r7, #3]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d00c      	beq.n	80071a0 <RCC_AHBPeriphClockCmd+0x2c>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8007186:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800718a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800718e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007192:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8007196:	6951      	ldr	r1, [r2, #20]
 8007198:	687a      	ldr	r2, [r7, #4]
 800719a:	430a      	orrs	r2, r1
 800719c:	615a      	str	r2, [r3, #20]
 800719e:	e00d      	b.n	80071bc <RCC_AHBPeriphClockCmd+0x48>
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 80071a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80071a4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80071a8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80071ac:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80071b0:	6951      	ldr	r1, [r2, #20]
 80071b2:	687a      	ldr	r2, [r7, #4]
 80071b4:	ea6f 0202 	mvn.w	r2, r2
 80071b8:	400a      	ands	r2, r1
 80071ba:	615a      	str	r2, [r3, #20]
  }
}
 80071bc:	f107 070c 	add.w	r7, r7, #12
 80071c0:	46bd      	mov	sp, r7
 80071c2:	bc80      	pop	{r7}
 80071c4:	4770      	bx	lr
 80071c6:	bf00      	nop

080071c8 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80071c8:	b480      	push	{r7}
 80071ca:	b083      	sub	sp, #12
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
 80071d0:	460b      	mov	r3, r1
 80071d2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80071d4:	78fb      	ldrb	r3, [r7, #3]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d00c      	beq.n	80071f4 <RCC_APB2PeriphClockCmd+0x2c>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80071da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80071de:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80071e2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80071e6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80071ea:	6991      	ldr	r1, [r2, #24]
 80071ec:	687a      	ldr	r2, [r7, #4]
 80071ee:	430a      	orrs	r2, r1
 80071f0:	619a      	str	r2, [r3, #24]
 80071f2:	e00d      	b.n	8007210 <RCC_APB2PeriphClockCmd+0x48>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80071f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80071f8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80071fc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007200:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8007204:	6991      	ldr	r1, [r2, #24]
 8007206:	687a      	ldr	r2, [r7, #4]
 8007208:	ea6f 0202 	mvn.w	r2, r2
 800720c:	400a      	ands	r2, r1
 800720e:	619a      	str	r2, [r3, #24]
  }
}
 8007210:	f107 070c 	add.w	r7, r7, #12
 8007214:	46bd      	mov	sp, r7
 8007216:	bc80      	pop	{r7}
 8007218:	4770      	bx	lr
 800721a:	bf00      	nop

0800721c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800721c:	b480      	push	{r7}
 800721e:	b083      	sub	sp, #12
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
 8007224:	460b      	mov	r3, r1
 8007226:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8007228:	78fb      	ldrb	r3, [r7, #3]
 800722a:	2b00      	cmp	r3, #0
 800722c:	d00c      	beq.n	8007248 <RCC_APB1PeriphClockCmd+0x2c>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800722e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007232:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007236:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800723a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800723e:	69d1      	ldr	r1, [r2, #28]
 8007240:	687a      	ldr	r2, [r7, #4]
 8007242:	430a      	orrs	r2, r1
 8007244:	61da      	str	r2, [r3, #28]
 8007246:	e00d      	b.n	8007264 <RCC_APB1PeriphClockCmd+0x48>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8007248:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800724c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007250:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007254:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8007258:	69d1      	ldr	r1, [r2, #28]
 800725a:	687a      	ldr	r2, [r7, #4]
 800725c:	ea6f 0202 	mvn.w	r2, r2
 8007260:	400a      	ands	r2, r1
 8007262:	61da      	str	r2, [r3, #28]
  }
}
 8007264:	f107 070c 	add.w	r7, r7, #12
 8007268:	46bd      	mov	sp, r7
 800726a:	bc80      	pop	{r7}
 800726c:	4770      	bx	lr
 800726e:	bf00      	nop

08007270 <RCC_AHBPeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphResetCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8007270:	b480      	push	{r7}
 8007272:	b083      	sub	sp, #12
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
 8007278:	460b      	mov	r3, r1
 800727a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_RST_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800727c:	78fb      	ldrb	r3, [r7, #3]
 800727e:	2b00      	cmp	r3, #0
 8007280:	d00c      	beq.n	800729c <RCC_AHBPeriphResetCmd+0x2c>
  {
    RCC->AHBRSTR |= RCC_AHBPeriph;
 8007282:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007286:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800728a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800728e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8007292:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8007294:	687a      	ldr	r2, [r7, #4]
 8007296:	430a      	orrs	r2, r1
 8007298:	629a      	str	r2, [r3, #40]	; 0x28
 800729a:	e00d      	b.n	80072b8 <RCC_AHBPeriphResetCmd+0x48>
  }
  else
  {
    RCC->AHBRSTR &= ~RCC_AHBPeriph;
 800729c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80072a0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80072a4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80072a8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80072ac:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80072ae:	687a      	ldr	r2, [r7, #4]
 80072b0:	ea6f 0202 	mvn.w	r2, r2
 80072b4:	400a      	ands	r2, r1
 80072b6:	629a      	str	r2, [r3, #40]	; 0x28
  }
}
 80072b8:	f107 070c 	add.w	r7, r7, #12
 80072bc:	46bd      	mov	sp, r7
 80072be:	bc80      	pop	{r7}
 80072c0:	4770      	bx	lr
 80072c2:	bf00      	nop

080072c4 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80072c4:	b480      	push	{r7}
 80072c6:	b083      	sub	sp, #12
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
 80072cc:	460b      	mov	r3, r1
 80072ce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80072d0:	78fb      	ldrb	r3, [r7, #3]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d00c      	beq.n	80072f0 <RCC_APB2PeriphResetCmd+0x2c>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 80072d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80072da:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80072de:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80072e2:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80072e6:	68d1      	ldr	r1, [r2, #12]
 80072e8:	687a      	ldr	r2, [r7, #4]
 80072ea:	430a      	orrs	r2, r1
 80072ec:	60da      	str	r2, [r3, #12]
 80072ee:	e00d      	b.n	800730c <RCC_APB2PeriphResetCmd+0x48>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 80072f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80072f4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80072f8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80072fc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8007300:	68d1      	ldr	r1, [r2, #12]
 8007302:	687a      	ldr	r2, [r7, #4]
 8007304:	ea6f 0202 	mvn.w	r2, r2
 8007308:	400a      	ands	r2, r1
 800730a:	60da      	str	r2, [r3, #12]
  }
}
 800730c:	f107 070c 	add.w	r7, r7, #12
 8007310:	46bd      	mov	sp, r7
 8007312:	bc80      	pop	{r7}
 8007314:	4770      	bx	lr
 8007316:	bf00      	nop

08007318 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8007318:	b480      	push	{r7}
 800731a:	b083      	sub	sp, #12
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
 8007320:	460b      	mov	r3, r1
 8007322:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8007324:	78fb      	ldrb	r3, [r7, #3]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d00c      	beq.n	8007344 <RCC_APB1PeriphResetCmd+0x2c>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 800732a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800732e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007332:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007336:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800733a:	6911      	ldr	r1, [r2, #16]
 800733c:	687a      	ldr	r2, [r7, #4]
 800733e:	430a      	orrs	r2, r1
 8007340:	611a      	str	r2, [r3, #16]
 8007342:	e00d      	b.n	8007360 <RCC_APB1PeriphResetCmd+0x48>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8007344:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007348:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800734c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007350:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8007354:	6911      	ldr	r1, [r2, #16]
 8007356:	687a      	ldr	r2, [r7, #4]
 8007358:	ea6f 0202 	mvn.w	r2, r2
 800735c:	400a      	ands	r2, r1
 800735e:	611a      	str	r2, [r3, #16]
  }
}
 8007360:	f107 070c 	add.w	r7, r7, #12
 8007364:	46bd      	mov	sp, r7
 8007366:	bc80      	pop	{r7}
 8007368:	4770      	bx	lr
 800736a:	bf00      	nop

0800736c <RCC_ITConfig>:
  * @param  NewState: new state of the specified RCC interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
 800736c:	b480      	push	{r7}
 800736e:	b083      	sub	sp, #12
 8007370:	af00      	add	r7, sp, #0
 8007372:	4602      	mov	r2, r0
 8007374:	460b      	mov	r3, r1
 8007376:	71fa      	strb	r2, [r7, #7]
 8007378:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800737a:	79bb      	ldrb	r3, [r7, #6]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d00e      	beq.n	800739e <RCC_ITConfig+0x32>
  {
    /* Perform Byte access to RCC_CIR[13:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8007380:	f241 0309 	movw	r3, #4105	; 0x1009
 8007384:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007388:	f241 0209 	movw	r2, #4105	; 0x1009
 800738c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8007390:	7812      	ldrb	r2, [r2, #0]
 8007392:	b2d1      	uxtb	r1, r2
 8007394:	79fa      	ldrb	r2, [r7, #7]
 8007396:	430a      	orrs	r2, r1
 8007398:	b2d2      	uxtb	r2, r2
 800739a:	701a      	strb	r2, [r3, #0]
 800739c:	e010      	b.n	80073c0 <RCC_ITConfig+0x54>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[13:8] bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 800739e:	f241 0309 	movw	r3, #4105	; 0x1009
 80073a2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80073a6:	f241 0209 	movw	r2, #4105	; 0x1009
 80073aa:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80073ae:	7812      	ldrb	r2, [r2, #0]
 80073b0:	b2d1      	uxtb	r1, r2
 80073b2:	79fa      	ldrb	r2, [r7, #7]
 80073b4:	ea6f 0202 	mvn.w	r2, r2
 80073b8:	b2d2      	uxtb	r2, r2
 80073ba:	400a      	ands	r2, r1
 80073bc:	b2d2      	uxtb	r2, r2
 80073be:	701a      	strb	r2, [r3, #0]
  }
}
 80073c0:	f107 070c 	add.w	r7, r7, #12
 80073c4:	46bd      	mov	sp, r7
 80073c6:	bc80      	pop	{r7}
 80073c8:	4770      	bx	lr
 80073ca:	bf00      	nop

080073cc <RCC_GetFlagStatus>:
  *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *     @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 80073cc:	b480      	push	{r7}
 80073ce:	b087      	sub	sp, #28
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	4603      	mov	r3, r0
 80073d4:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 80073d6:	f04f 0300 	mov.w	r3, #0
 80073da:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 80073dc:	f04f 0300 	mov.w	r3, #0
 80073e0:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 80073e2:	f04f 0300 	mov.w	r3, #0
 80073e6:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 80073e8:	79fb      	ldrb	r3, [r7, #7]
 80073ea:	ea4f 1353 	mov.w	r3, r3, lsr #5
 80073ee:	b2db      	uxtb	r3, r3
 80073f0:	60fb      	str	r3, [r7, #12]

   if (tmp == 0)               /* The flag to check is in CR register */
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d106      	bne.n	8007406 <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->CR;
 80073f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80073fc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	617b      	str	r3, [r7, #20]
 8007404:	e019      	b.n	800743a <RCC_GetFlagStatus+0x6e>
  }
  else if (tmp == 1)          /* The flag to check is in BDCR register */
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	2b01      	cmp	r3, #1
 800740a:	d106      	bne.n	800741a <RCC_GetFlagStatus+0x4e>
  {
    statusreg = RCC->BDCR;
 800740c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007410:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007414:	6a1b      	ldr	r3, [r3, #32]
 8007416:	617b      	str	r3, [r7, #20]
 8007418:	e00f      	b.n	800743a <RCC_GetFlagStatus+0x6e>
  }
  else if (tmp == 4)          /* The flag to check is in CFGR register */
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	2b04      	cmp	r3, #4
 800741e:	d106      	bne.n	800742e <RCC_GetFlagStatus+0x62>
  {
    statusreg = RCC->CFGR;
 8007420:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007424:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007428:	685b      	ldr	r3, [r3, #4]
 800742a:	617b      	str	r3, [r7, #20]
 800742c:	e005      	b.n	800743a <RCC_GetFlagStatus+0x6e>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 800742e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007432:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007438:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 800743a:	79fb      	ldrb	r3, [r7, #7]
 800743c:	f003 031f 	and.w	r3, r3, #31
 8007440:	60fb      	str	r3, [r7, #12]

  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	697a      	ldr	r2, [r7, #20]
 8007446:	fa22 f303 	lsr.w	r3, r2, r3
 800744a:	f003 0301 	and.w	r3, r3, #1
 800744e:	2b00      	cmp	r3, #0
 8007450:	d003      	beq.n	800745a <RCC_GetFlagStatus+0x8e>
  {
    bitstatus = SET;
 8007452:	f04f 0301 	mov.w	r3, #1
 8007456:	74fb      	strb	r3, [r7, #19]
 8007458:	e002      	b.n	8007460 <RCC_GetFlagStatus+0x94>
  }
  else
  {
    bitstatus = RESET;
 800745a:	f04f 0300 	mov.w	r3, #0
 800745e:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 8007460:	7cfb      	ldrb	r3, [r7, #19]
}
 8007462:	4618      	mov	r0, r3
 8007464:	f107 071c 	add.w	r7, r7, #28
 8007468:	46bd      	mov	sp, r7
 800746a:	bc80      	pop	{r7}
 800746c:	4770      	bx	lr
 800746e:	bf00      	nop

08007470 <RCC_ClearFlag>:
  *         RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST.
  * @param  None
  * @retval None
  */
void RCC_ClearFlag(void)
{
 8007470:	b480      	push	{r7}
 8007472:	af00      	add	r7, sp, #0
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
 8007474:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007478:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800747c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007480:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8007484:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007486:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800748a:	625a      	str	r2, [r3, #36]	; 0x24
}
 800748c:	46bd      	mov	sp, r7
 800748e:	bc80      	pop	{r7}
 8007490:	4770      	bx	lr
 8007492:	bf00      	nop

08007494 <RCC_GetITStatus>:
  *     @arg RCC_IT_PLLRDY: PLL ready interrupt
  *     @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval The new state of RCC_IT (SET or RESET).
  */
ITStatus RCC_GetITStatus(uint8_t RCC_IT)
{
 8007494:	b480      	push	{r7}
 8007496:	b085      	sub	sp, #20
 8007498:	af00      	add	r7, sp, #0
 800749a:	4603      	mov	r3, r0
 800749c:	71fb      	strb	r3, [r7, #7]
  ITStatus bitstatus = RESET;
 800749e:	f04f 0300 	mov.w	r3, #0
 80074a2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));
  
  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 80074a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80074a8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80074ac:	689a      	ldr	r2, [r3, #8]
 80074ae:	79fb      	ldrb	r3, [r7, #7]
 80074b0:	4013      	ands	r3, r2
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d003      	beq.n	80074be <RCC_GetITStatus+0x2a>
  {
    bitstatus = SET;
 80074b6:	f04f 0301 	mov.w	r3, #1
 80074ba:	73fb      	strb	r3, [r7, #15]
 80074bc:	e002      	b.n	80074c4 <RCC_GetITStatus+0x30>
  }
  else
  {
    bitstatus = RESET;
 80074be:	f04f 0300 	mov.w	r3, #0
 80074c2:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the RCC_IT status */
  return  bitstatus;
 80074c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80074c6:	4618      	mov	r0, r3
 80074c8:	f107 0714 	add.w	r7, r7, #20
 80074cc:	46bd      	mov	sp, r7
 80074ce:	bc80      	pop	{r7}
 80074d0:	4770      	bx	lr
 80074d2:	bf00      	nop

080074d4 <RCC_ClearITPendingBit>:
  *     @arg RCC_IT_PLLRDY: PLL ready interrupt
  *     @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval None
  */
void RCC_ClearITPendingBit(uint8_t RCC_IT)
{
 80074d4:	b480      	push	{r7}
 80074d6:	b083      	sub	sp, #12
 80074d8:	af00      	add	r7, sp, #0
 80074da:	4603      	mov	r3, r0
 80074dc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));
  
  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 80074de:	f241 030a 	movw	r3, #4106	; 0x100a
 80074e2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80074e6:	79fa      	ldrb	r2, [r7, #7]
 80074e8:	701a      	strb	r2, [r3, #0]
}
 80074ea:	f107 070c 	add.w	r7, r7, #12
 80074ee:	46bd      	mov	sp, r7
 80074f0:	bc80      	pop	{r7}
 80074f2:	4770      	bx	lr

080074f4 <SPI_I2S_DeInit>:
  * @param  SPIx: To select the SPIx peripheral, where x can be: 1, 2 or 3 
  *         in SPI mode.
  * @retval None
  */
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
 80074f4:	b580      	push	{r7, lr}
 80074f6:	b082      	sub	sp, #8
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  if (SPIx == SPI1)
 80074fc:	687a      	ldr	r2, [r7, #4]
 80074fe:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8007502:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8007506:	429a      	cmp	r2, r3
 8007508:	d10c      	bne.n	8007524 <SPI_I2S_DeInit+0x30>
  {
    /* Enable SPI1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 800750a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800750e:	f04f 0101 	mov.w	r1, #1
 8007512:	f7ff fed7 	bl	80072c4 <RCC_APB2PeriphResetCmd>
    /* Release SPI1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 8007516:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800751a:	f04f 0100 	mov.w	r1, #0
 800751e:	f7ff fed1 	bl	80072c4 <RCC_APB2PeriphResetCmd>
 8007522:	e026      	b.n	8007572 <SPI_I2S_DeInit+0x7e>
  }
  else if (SPIx == SPI2)
 8007524:	687a      	ldr	r2, [r7, #4]
 8007526:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800752a:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800752e:	429a      	cmp	r2, r3
 8007530:	d10c      	bne.n	800754c <SPI_I2S_DeInit+0x58>
  {
    /* Enable SPI2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 8007532:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007536:	f04f 0101 	mov.w	r1, #1
 800753a:	f7ff feed 	bl	8007318 <RCC_APB1PeriphResetCmd>
    /* Release SPI2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 800753e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007542:	f04f 0100 	mov.w	r1, #0
 8007546:	f7ff fee7 	bl	8007318 <RCC_APB1PeriphResetCmd>
 800754a:	e012      	b.n	8007572 <SPI_I2S_DeInit+0x7e>
  }
  else
  {
    if (SPIx == SPI3)
 800754c:	687a      	ldr	r2, [r7, #4]
 800754e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8007552:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8007556:	429a      	cmp	r2, r3
 8007558:	d10b      	bne.n	8007572 <SPI_I2S_DeInit+0x7e>
    {
      /* Enable SPI3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
 800755a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800755e:	f04f 0101 	mov.w	r1, #1
 8007562:	f7ff fed9 	bl	8007318 <RCC_APB1PeriphResetCmd>
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 8007566:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800756a:	f04f 0100 	mov.w	r1, #0
 800756e:	f7ff fed3 	bl	8007318 <RCC_APB1PeriphResetCmd>
    }
  }
}
 8007572:	f107 0708 	add.w	r7, r7, #8
 8007576:	46bd      	mov	sp, r7
 8007578:	bd80      	pop	{r7, pc}
 800757a:	bf00      	nop

0800757c <SPI_StructInit>:
  * @brief  Fills each SPI_InitStruct member with its default value.
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure which will be initialized.
  * @retval None
  */
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
 800757c:	b480      	push	{r7}
 800757e:	b083      	sub	sp, #12
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f04f 0200 	mov.w	r2, #0
 800758a:	801a      	strh	r2, [r3, #0]
  /* Initialize the SPI_Mode member */
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	f04f 0200 	mov.w	r2, #0
 8007592:	805a      	strh	r2, [r3, #2]
  /* Initialize the SPI_DataSize member */
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800759a:	809a      	strh	r2, [r3, #4]
  /* Initialize the SPI_CPOL member */
  SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	f04f 0200 	mov.w	r2, #0
 80075a2:	80da      	strh	r2, [r3, #6]
  /* Initialize the SPI_CPHA member */
  SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	f04f 0200 	mov.w	r2, #0
 80075aa:	811a      	strh	r2, [r3, #8]
  /* Initialize the SPI_NSS member */
  SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	f04f 0200 	mov.w	r2, #0
 80075b2:	815a      	strh	r2, [r3, #10]
  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	f04f 0200 	mov.w	r2, #0
 80075ba:	819a      	strh	r2, [r3, #12]
  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	f04f 0200 	mov.w	r2, #0
 80075c2:	81da      	strh	r2, [r3, #14]
  /* Initialize the SPI_CRCPolynomial member */
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	f04f 0207 	mov.w	r2, #7
 80075ca:	821a      	strh	r2, [r3, #16]
}
 80075cc:	f107 070c 	add.w	r7, r7, #12
 80075d0:	46bd      	mov	sp, r7
 80075d2:	bc80      	pop	{r7}
 80075d4:	4770      	bx	lr
 80075d6:	bf00      	nop

080075d8 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 80075d8:	b480      	push	{r7}
 80075da:	b085      	sub	sp, #20
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
 80075e0:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80075e2:	f04f 0300 	mov.w	r3, #0
 80075e6:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_BAUDRATE_PRESCALER(SPI_InitStruct->SPI_BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

  /* Configuring the SPI in master mode */
  if(SPI_InitStruct->SPI_Mode == SPI_Mode_Master)
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	885b      	ldrh	r3, [r3, #2]
 80075ec:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80075f0:	d136      	bne.n	8007660 <SPI_Init+0x88>
  {
/*---------------------------- SPIx CR1 Configuration ------------------------*/
    /* Get the SPIx CR1 value */
    tmpreg = SPIx->CR1;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	881b      	ldrh	r3, [r3, #0]
 80075f6:	81fb      	strh	r3, [r7, #14]
    /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
    tmpreg &= CR1_CLEAR_MASK;
 80075f8:	89fb      	ldrh	r3, [r7, #14]
 80075fa:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 80075fe:	81fb      	strh	r3, [r7, #14]
    /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
    /* Set LSBFirst bit according to SPI_FirstBit value */
    /* Set BR bits according to SPI_BaudRatePrescaler value */
    /* Set CPOL bit according to SPI_CPOL value */
    /* Set CPHA bit according to SPI_CPHA value */
    tmpreg |= (uint16_t)((uint16_t)(SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode) |
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	881a      	ldrh	r2, [r3, #0]
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	885b      	ldrh	r3, [r3, #2]
 8007608:	4313      	orrs	r3, r2
 800760a:	b29a      	uxth	r2, r3
                         (uint16_t)((uint16_t)(SPI_InitStruct->SPI_CPOL | SPI_InitStruct->SPI_CPHA) |
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	88d9      	ldrh	r1, [r3, #6]
 8007610:	683b      	ldr	r3, [r7, #0]
 8007612:	891b      	ldrh	r3, [r3, #8]
 8007614:	430b      	orrs	r3, r1
 8007616:	b299      	uxth	r1, r3
                         (uint16_t)((uint16_t)(SPI_InitStruct->SPI_NSS | SPI_InitStruct->SPI_BaudRatePrescaler) | 
 8007618:	683b      	ldr	r3, [r7, #0]
 800761a:	8958      	ldrh	r0, [r3, #10]
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	899b      	ldrh	r3, [r3, #12]
 8007620:	4303      	orrs	r3, r0
 8007622:	b298      	uxth	r0, r3
                         SPI_InitStruct->SPI_FirstBit)));
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	89db      	ldrh	r3, [r3, #14]
    /* Set BR bits according to SPI_BaudRatePrescaler value */
    /* Set CPOL bit according to SPI_CPOL value */
    /* Set CPHA bit according to SPI_CPHA value */
    tmpreg |= (uint16_t)((uint16_t)(SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode) |
                         (uint16_t)((uint16_t)(SPI_InitStruct->SPI_CPOL | SPI_InitStruct->SPI_CPHA) |
                         (uint16_t)((uint16_t)(SPI_InitStruct->SPI_NSS | SPI_InitStruct->SPI_BaudRatePrescaler) | 
 8007628:	4303      	orrs	r3, r0
 800762a:	b29b      	uxth	r3, r3
    /* Set LSBFirst bit according to SPI_FirstBit value */
    /* Set BR bits according to SPI_BaudRatePrescaler value */
    /* Set CPOL bit according to SPI_CPOL value */
    /* Set CPHA bit according to SPI_CPHA value */
    tmpreg |= (uint16_t)((uint16_t)(SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode) |
                         (uint16_t)((uint16_t)(SPI_InitStruct->SPI_CPOL | SPI_InitStruct->SPI_CPHA) |
 800762c:	430b      	orrs	r3, r1
 800762e:	b29b      	uxth	r3, r3
    /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
    /* Set LSBFirst bit according to SPI_FirstBit value */
    /* Set BR bits according to SPI_BaudRatePrescaler value */
    /* Set CPOL bit according to SPI_CPOL value */
    /* Set CPHA bit according to SPI_CPHA value */
    tmpreg |= (uint16_t)((uint16_t)(SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode) |
 8007630:	4313      	orrs	r3, r2
 8007632:	b29a      	uxth	r2, r3
 8007634:	89fb      	ldrh	r3, [r7, #14]
 8007636:	4313      	orrs	r3, r2
 8007638:	81fb      	strh	r3, [r7, #14]
                         (uint16_t)((uint16_t)(SPI_InitStruct->SPI_CPOL | SPI_InitStruct->SPI_CPHA) |
                         (uint16_t)((uint16_t)(SPI_InitStruct->SPI_NSS | SPI_InitStruct->SPI_BaudRatePrescaler) | 
                         SPI_InitStruct->SPI_FirstBit)));
    /* Write to SPIx CR1 */
    SPIx->CR1 = tmpreg;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	89fa      	ldrh	r2, [r7, #14]
 800763e:	801a      	strh	r2, [r3, #0]
    /*-------------------------Data Size Configuration -----------------------*/
    /* Get the SPIx CR2 value */
    tmpreg = SPIx->CR2;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	889b      	ldrh	r3, [r3, #4]
 8007644:	81fb      	strh	r3, [r7, #14]
    /* Clear DS[3:0] bits */
    tmpreg &= (uint16_t)~SPI_CR2_DS;
 8007646:	89fb      	ldrh	r3, [r7, #14]
 8007648:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800764c:	81fb      	strh	r3, [r7, #14]
    /* Configure SPIx: Data Size */
    tmpreg |= (uint16_t)(SPI_InitStruct->SPI_DataSize);
 800764e:	683b      	ldr	r3, [r7, #0]
 8007650:	889a      	ldrh	r2, [r3, #4]
 8007652:	89fb      	ldrh	r3, [r7, #14]
 8007654:	4313      	orrs	r3, r2
 8007656:	81fb      	strh	r3, [r7, #14]
    /* Write to SPIx CR2 */
    SPIx->CR2 = tmpreg;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	89fa      	ldrh	r2, [r7, #14]
 800765c:	809a      	strh	r2, [r3, #4]
 800765e:	e035      	b.n	80076cc <SPI_Init+0xf4>
  /* Configuring the SPI in slave mode */
  else
  {
/*---------------------------- Data size Configuration -----------------------*/
    /* Get the SPIx CR2 value */
    tmpreg = SPIx->CR2;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	889b      	ldrh	r3, [r3, #4]
 8007664:	81fb      	strh	r3, [r7, #14]
    /* Clear DS[3:0] bits */
    tmpreg &= (uint16_t)~SPI_CR2_DS;
 8007666:	89fb      	ldrh	r3, [r7, #14]
 8007668:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800766c:	81fb      	strh	r3, [r7, #14]
    /* Configure SPIx: Data Size */
    tmpreg |= (uint16_t)(SPI_InitStruct->SPI_DataSize);
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	889a      	ldrh	r2, [r3, #4]
 8007672:	89fb      	ldrh	r3, [r7, #14]
 8007674:	4313      	orrs	r3, r2
 8007676:	81fb      	strh	r3, [r7, #14]
    /* Write to SPIx CR2 */
    SPIx->CR2 = tmpreg;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	89fa      	ldrh	r2, [r7, #14]
 800767c:	809a      	strh	r2, [r3, #4]
/*---------------------------- SPIx CR1 Configuration ------------------------*/
    /* Get the SPIx CR1 value */
    tmpreg = SPIx->CR1;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	881b      	ldrh	r3, [r3, #0]
 8007682:	81fb      	strh	r3, [r7, #14]
    /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
    tmpreg &= CR1_CLEAR_MASK;
 8007684:	89fb      	ldrh	r3, [r7, #14]
 8007686:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 800768a:	81fb      	strh	r3, [r7, #14]
    /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
    /* Set LSBFirst bit according to SPI_FirstBit value */
    /* Set BR bits according to SPI_BaudRatePrescaler value */
    /* Set CPOL bit according to SPI_CPOL value */
    /* Set CPHA bit according to SPI_CPHA value */
    tmpreg |= (uint16_t)((uint16_t)(SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode) | 
 800768c:	683b      	ldr	r3, [r7, #0]
 800768e:	881a      	ldrh	r2, [r3, #0]
 8007690:	683b      	ldr	r3, [r7, #0]
 8007692:	885b      	ldrh	r3, [r3, #2]
 8007694:	4313      	orrs	r3, r2
 8007696:	b29a      	uxth	r2, r3
                         (uint16_t)((uint16_t)(SPI_InitStruct->SPI_CPOL | SPI_InitStruct->SPI_CPHA) | 
 8007698:	683b      	ldr	r3, [r7, #0]
 800769a:	88d9      	ldrh	r1, [r3, #6]
 800769c:	683b      	ldr	r3, [r7, #0]
 800769e:	891b      	ldrh	r3, [r3, #8]
 80076a0:	430b      	orrs	r3, r1
 80076a2:	b299      	uxth	r1, r3
                         (uint16_t)((uint16_t)(SPI_InitStruct->SPI_NSS | SPI_InitStruct->SPI_BaudRatePrescaler) | 
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	8958      	ldrh	r0, [r3, #10]
 80076a8:	683b      	ldr	r3, [r7, #0]
 80076aa:	899b      	ldrh	r3, [r3, #12]
 80076ac:	4303      	orrs	r3, r0
 80076ae:	b298      	uxth	r0, r3
                         SPI_InitStruct->SPI_FirstBit)));
 80076b0:	683b      	ldr	r3, [r7, #0]
 80076b2:	89db      	ldrh	r3, [r3, #14]
    /* Set BR bits according to SPI_BaudRatePrescaler value */
    /* Set CPOL bit according to SPI_CPOL value */
    /* Set CPHA bit according to SPI_CPHA value */
    tmpreg |= (uint16_t)((uint16_t)(SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode) | 
                         (uint16_t)((uint16_t)(SPI_InitStruct->SPI_CPOL | SPI_InitStruct->SPI_CPHA) | 
                         (uint16_t)((uint16_t)(SPI_InitStruct->SPI_NSS | SPI_InitStruct->SPI_BaudRatePrescaler) | 
 80076b4:	4303      	orrs	r3, r0
 80076b6:	b29b      	uxth	r3, r3
    /* Set LSBFirst bit according to SPI_FirstBit value */
    /* Set BR bits according to SPI_BaudRatePrescaler value */
    /* Set CPOL bit according to SPI_CPOL value */
    /* Set CPHA bit according to SPI_CPHA value */
    tmpreg |= (uint16_t)((uint16_t)(SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode) | 
                         (uint16_t)((uint16_t)(SPI_InitStruct->SPI_CPOL | SPI_InitStruct->SPI_CPHA) | 
 80076b8:	430b      	orrs	r3, r1
 80076ba:	b29b      	uxth	r3, r3
    /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
    /* Set LSBFirst bit according to SPI_FirstBit value */
    /* Set BR bits according to SPI_BaudRatePrescaler value */
    /* Set CPOL bit according to SPI_CPOL value */
    /* Set CPHA bit according to SPI_CPHA value */
    tmpreg |= (uint16_t)((uint16_t)(SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode) | 
 80076bc:	4313      	orrs	r3, r2
 80076be:	b29a      	uxth	r2, r3
 80076c0:	89fb      	ldrh	r3, [r7, #14]
 80076c2:	4313      	orrs	r3, r2
 80076c4:	81fb      	strh	r3, [r7, #14]
                         (uint16_t)((uint16_t)(SPI_InitStruct->SPI_CPOL | SPI_InitStruct->SPI_CPHA) | 
                         (uint16_t)((uint16_t)(SPI_InitStruct->SPI_NSS | SPI_InitStruct->SPI_BaudRatePrescaler) | 
                         SPI_InitStruct->SPI_FirstBit)));

    /* Write to SPIx CR1 */
    SPIx->CR1 = tmpreg;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	89fa      	ldrh	r2, [r7, #14]
 80076ca:	801a      	strh	r2, [r3, #0]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	8b9b      	ldrh	r3, [r3, #28]
 80076d0:	b29b      	uxth	r3, r3
 80076d2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80076d6:	b29a      	uxth	r2, r3
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	839a      	strh	r2, [r3, #28]

/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	8a1a      	ldrh	r2, [r3, #16]
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	821a      	strh	r2, [r3, #16]
}
 80076e4:	f107 0714 	add.w	r7, r7, #20
 80076e8:	46bd      	mov	sp, r7
 80076ea:	bc80      	pop	{r7}
 80076ec:	4770      	bx	lr
 80076ee:	bf00      	nop

080076f0 <I2S_StructInit>:
  * @brief  Fills each I2S_InitStruct member with its default value.
  * @param  I2S_InitStruct : pointer to a I2S_InitTypeDef structure which will be initialized.
  * @retval None
  */
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
{
 80076f0:	b480      	push	{r7}
 80076f2:	b083      	sub	sp, #12
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
/*--------------- Reset I2S init structure parameters values -----------------*/
  /* Initialize the I2S_Mode member */
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	f04f 0200 	mov.w	r2, #0
 80076fe:	801a      	strh	r2, [r3, #0]

  /* Initialize the I2S_Standard member */
  I2S_InitStruct->I2S_Standard = I2S_Standard_Phillips;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	f04f 0200 	mov.w	r2, #0
 8007706:	805a      	strh	r2, [r3, #2]

  /* Initialize the I2S_DataFormat member */
  I2S_InitStruct->I2S_DataFormat = I2S_DataFormat_16b;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	f04f 0200 	mov.w	r2, #0
 800770e:	809a      	strh	r2, [r3, #4]

  /* Initialize the I2S_MCLKOutput member */
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	f04f 0200 	mov.w	r2, #0
 8007716:	80da      	strh	r2, [r3, #6]

  /* Initialize the I2S_AudioFreq member */
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	f04f 0202 	mov.w	r2, #2
 800771e:	609a      	str	r2, [r3, #8]

  /* Initialize the I2S_CPOL member */
  I2S_InitStruct->I2S_CPOL = I2S_CPOL_Low;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	f04f 0200 	mov.w	r2, #0
 8007726:	819a      	strh	r2, [r3, #12]
}
 8007728:	f107 070c 	add.w	r7, r7, #12
 800772c:	46bd      	mov	sp, r7
 800772e:	bc80      	pop	{r7}
 8007730:	4770      	bx	lr
 8007732:	bf00      	nop

08007734 <I2S_Init>:
  *  and the product configuration). But in case the prescaler value is greater 
  *  than 511, the default value (0x02) will be configured instead.     
  * @retval None
  */
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 8007734:	b580      	push	{r7, lr}
 8007736:	b096      	sub	sp, #88	; 0x58
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
 800773c:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0, i2sdiv = 2, i2sodd = 0, packetlength = 1;
 800773e:	f04f 0300 	mov.w	r3, #0
 8007742:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8007746:	f04f 0302 	mov.w	r3, #2
 800774a:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 800774e:	f04f 0300 	mov.w	r3, #0
 8007752:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
 8007756:	f04f 0301 	mov.w	r3, #1
 800775a:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
  uint32_t tmp = 0;
 800775e:	f04f 0300 	mov.w	r3, #0
 8007762:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClocksTypeDef RCC_Clocks;
  uint32_t sourceclock = 0;
 8007764:	f04f 0300 	mov.w	r3, #0
 8007768:	647b      	str	r3, [r7, #68]	; 0x44
  assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  

/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	8b9b      	ldrh	r3, [r3, #28]
 800776e:	b29b      	uxth	r3, r3
 8007770:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8007774:	f023 030f 	bic.w	r3, r3, #15
 8007778:	b29a      	uxth	r2, r3
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	839a      	strh	r2, [r3, #28]
  SPIx->I2SPR = 0x0002;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	f04f 0202 	mov.w	r2, #2
 8007784:	841a      	strh	r2, [r3, #32]

  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	8b9b      	ldrh	r3, [r3, #28]
 800778a:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	689b      	ldr	r3, [r3, #8]
 8007792:	2b02      	cmp	r3, #2
 8007794:	d108      	bne.n	80077a8 <I2S_Init+0x74>
  {
    i2sodd = (uint16_t)0;
 8007796:	f04f 0300 	mov.w	r3, #0
 800779a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    i2sdiv = (uint16_t)2;   
 800779e:	f04f 0302 	mov.w	r3, #2
 80077a2:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 80077a6:	e061      	b.n	800786c <I2S_Init+0x138>
  }
  /* If the requested audio frequency is not the default, compute the prescaler */
  else
  {
    /* Check the frame length (For the Prescaler computing) */
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 80077a8:	683b      	ldr	r3, [r7, #0]
 80077aa:	889b      	ldrh	r3, [r3, #4]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d104      	bne.n	80077ba <I2S_Init+0x86>
    {
      /* Packet length is 16 bits */
      packetlength = 1;
 80077b0:	f04f 0301 	mov.w	r3, #1
 80077b4:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 80077b8:	e003      	b.n	80077c2 <I2S_Init+0x8e>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 2;
 80077ba:	f04f 0302 	mov.w	r3, #2
 80077be:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
    }

    /* I2S Clock source is System clock: Get System Clock frequency */
    RCC_GetClocksFreq(&RCC_Clocks);      
 80077c2:	f107 0308 	add.w	r3, r7, #8
 80077c6:	4618      	mov	r0, r3
 80077c8:	f7ff f8bc 	bl	8006944 <RCC_GetClocksFreq>

    /* Get the source clock value: based on System Clock value */
    sourceclock = RCC_Clocks.SYSCLK_Frequency;    
 80077cc:	68bb      	ldr	r3, [r7, #8]
 80077ce:	647b      	str	r3, [r7, #68]	; 0x44

    /* Compute the Real divider depending on the MCLK output state with a floating point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	88db      	ldrh	r3, [r3, #6]
 80077d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80077d8:	d113      	bne.n	8007802 <I2S_Init+0xce>
    {
      /* MCLK output is enabled */
      tmp = (uint16_t)(((((sourceclock / 256) * 10) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 80077da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80077dc:	ea4f 2213 	mov.w	r2, r3, lsr #8
 80077e0:	4613      	mov	r3, r2
 80077e2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80077e6:	189b      	adds	r3, r3, r2
 80077e8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80077ec:	461a      	mov	r2, r3
 80077ee:	683b      	ldr	r3, [r7, #0]
 80077f0:	689b      	ldr	r3, [r3, #8]
 80077f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80077f6:	b29b      	uxth	r3, r3
 80077f8:	f103 0305 	add.w	r3, r3, #5
 80077fc:	b29b      	uxth	r3, r3
 80077fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007800:	e016      	b.n	8007830 <I2S_Init+0xfc>
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint16_t)(((((sourceclock / (32 * packetlength)) *10 ) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 8007802:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8007806:	ea4f 1343 	mov.w	r3, r3, lsl #5
 800780a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800780c:	fbb2 f2f3 	udiv	r2, r2, r3
 8007810:	4613      	mov	r3, r2
 8007812:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007816:	189b      	adds	r3, r3, r2
 8007818:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800781c:	461a      	mov	r2, r3
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	689b      	ldr	r3, [r3, #8]
 8007822:	fbb2 f3f3 	udiv	r3, r2, r3
 8007826:	b29b      	uxth	r3, r3
 8007828:	f103 0305 	add.w	r3, r3, #5
 800782c:	b29b      	uxth	r3, r3
 800782e:	64fb      	str	r3, [r7, #76]	; 0x4c
    }
    
    /* Remove the floating point */
    tmp = tmp / 10;
 8007830:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007832:	f64c 43cd 	movw	r3, #52429	; 0xcccd
 8007836:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
 800783a:	fba3 1302 	umull	r1, r3, r3, r2
 800783e:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8007842:	64fb      	str	r3, [r7, #76]	; 0x4c

    /* Check the parity of the divider */
    i2sodd = (uint16_t)(tmp & (uint16_t)0x0001);
 8007844:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007846:	b29b      	uxth	r3, r3
 8007848:	f003 0301 	and.w	r3, r3, #1
 800784c:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint16_t)((tmp - i2sodd) / 2);
 8007850:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8007854:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007856:	1ad3      	subs	r3, r2, r3
 8007858:	ea4f 0353 	mov.w	r3, r3, lsr #1
 800785c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint16_t) (i2sodd << 8);
 8007860:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8007864:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8007868:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2) || (i2sdiv > 0xFF))
 800786c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8007870:	2b01      	cmp	r3, #1
 8007872:	d903      	bls.n	800787c <I2S_Init+0x148>
 8007874:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8007878:	2bff      	cmp	r3, #255	; 0xff
 800787a:	d907      	bls.n	800788c <I2S_Init+0x158>
  {
    /* Set the default values */
    i2sdiv = 2;
 800787c:	f04f 0302 	mov.w	r3, #2
 8007880:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
    i2sodd = 0;
 8007884:	f04f 0300 	mov.w	r3, #0
 8007888:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
  }

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)(i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	88da      	ldrh	r2, [r3, #6]
 8007890:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8007894:	4313      	orrs	r3, r2
 8007896:	b29a      	uxth	r2, r3
 8007898:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800789c:	4313      	orrs	r3, r2
 800789e:	b29a      	uxth	r2, r3
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	841a      	strh	r2, [r3, #32]

  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)(SPI_I2SCFGR_I2SMOD | I2S_InitStruct->I2S_Mode) | \
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	881a      	ldrh	r2, [r3, #0]
                       (uint16_t)((uint16_t)((uint16_t)(I2S_InitStruct->I2S_Standard |I2S_InitStruct->I2S_DataFormat) |\
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	8859      	ldrh	r1, [r3, #2]
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	889b      	ldrh	r3, [r3, #4]
 80078b0:	430b      	orrs	r3, r1
 80078b2:	b299      	uxth	r1, r3
                       I2S_InitStruct->I2S_CPOL)));
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	899b      	ldrh	r3, [r3, #12]
  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)(i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));

  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)(SPI_I2SCFGR_I2SMOD | I2S_InitStruct->I2S_Mode) | \
                       (uint16_t)((uint16_t)((uint16_t)(I2S_InitStruct->I2S_Standard |I2S_InitStruct->I2S_DataFormat) |\
 80078b8:	430b      	orrs	r3, r1
 80078ba:	b29b      	uxth	r3, r3

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)(i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));

  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)(SPI_I2SCFGR_I2SMOD | I2S_InitStruct->I2S_Mode) | \
 80078bc:	4313      	orrs	r3, r2
 80078be:	b29a      	uxth	r2, r3
 80078c0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80078c4:	4313      	orrs	r3, r2
 80078c6:	b29b      	uxth	r3, r3
 80078c8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80078cc:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
                       (uint16_t)((uint16_t)((uint16_t)(I2S_InitStruct->I2S_Standard |I2S_InitStruct->I2S_DataFormat) |\
                       I2S_InitStruct->I2S_CPOL)));

  /* Write to SPIx I2SCFGR */
  SPIx->I2SCFGR = tmpreg;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 80078d6:	839a      	strh	r2, [r3, #28]
}
 80078d8:	f107 0758 	add.w	r7, r7, #88	; 0x58
 80078dc:	46bd      	mov	sp, r7
 80078de:	bd80      	pop	{r7, pc}

080078e0 <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 80078e0:	b480      	push	{r7}
 80078e2:	b083      	sub	sp, #12
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
 80078e8:	460b      	mov	r3, r1
 80078ea:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80078ec:	78fb      	ldrb	r3, [r7, #3]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d008      	beq.n	8007904 <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	881b      	ldrh	r3, [r3, #0]
 80078f6:	b29b      	uxth	r3, r3
 80078f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80078fc:	b29a      	uxth	r2, r3
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	801a      	strh	r2, [r3, #0]
 8007902:	e007      	b.n	8007914 <SPI_Cmd+0x34>
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	881b      	ldrh	r3, [r3, #0]
 8007908:	b29b      	uxth	r3, r3
 800790a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800790e:	b29a      	uxth	r2, r3
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	801a      	strh	r2, [r3, #0]
  }
}
 8007914:	f107 070c 	add.w	r7, r7, #12
 8007918:	46bd      	mov	sp, r7
 800791a:	bc80      	pop	{r7}
 800791c:	4770      	bx	lr
 800791e:	bf00      	nop

08007920 <SPI_TIModeCmd>:
  * @param  NewState: new state of the selected SPI TI communication mode.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_TIModeCmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8007920:	b480      	push	{r7}
 8007922:	b083      	sub	sp, #12
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
 8007928:	460b      	mov	r3, r1
 800792a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800792c:	78fb      	ldrb	r3, [r7, #3]
 800792e:	2b00      	cmp	r3, #0
 8007930:	d008      	beq.n	8007944 <SPI_TIModeCmd+0x24>
  {
    /* Enable the TI mode for the selected SPI peripheral */
    SPIx->CR2 |= SPI_CR2_FRF;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	889b      	ldrh	r3, [r3, #4]
 8007936:	b29b      	uxth	r3, r3
 8007938:	f043 0310 	orr.w	r3, r3, #16
 800793c:	b29a      	uxth	r2, r3
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	809a      	strh	r2, [r3, #4]
 8007942:	e007      	b.n	8007954 <SPI_TIModeCmd+0x34>
  }
  else
  {
    /* Disable the TI mode for the selected SPI peripheral */
    SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_FRF);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	889b      	ldrh	r3, [r3, #4]
 8007948:	b29b      	uxth	r3, r3
 800794a:	f023 0310 	bic.w	r3, r3, #16
 800794e:	b29a      	uxth	r2, r3
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	809a      	strh	r2, [r3, #4]
  }
}
 8007954:	f107 070c 	add.w	r7, r7, #12
 8007958:	46bd      	mov	sp, r7
 800795a:	bc80      	pop	{r7}
 800795c:	4770      	bx	lr
 800795e:	bf00      	nop

08007960 <I2S_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8007960:	b480      	push	{r7}
 8007962:	b083      	sub	sp, #12
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
 8007968:	460b      	mov	r3, r1
 800796a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_23_PERIPH_EXT(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800796c:	78fb      	ldrb	r3, [r7, #3]
 800796e:	2b00      	cmp	r3, #0
 8007970:	d008      	beq.n	8007984 <I2S_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral in I2S mode */
    SPIx->I2SCFGR |= SPI_I2SCFGR_I2SE;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	8b9b      	ldrh	r3, [r3, #28]
 8007976:	b29b      	uxth	r3, r3
 8007978:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800797c:	b29a      	uxth	r2, r3
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	839a      	strh	r2, [r3, #28]
 8007982:	e007      	b.n	8007994 <I2S_Cmd+0x34>
  }
  else
  {
    /* Disable the selected SPI peripheral in I2S mode */
    SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SE);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	8b9b      	ldrh	r3, [r3, #28]
 8007988:	b29b      	uxth	r3, r3
 800798a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800798e:	b29a      	uxth	r2, r3
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	839a      	strh	r2, [r3, #28]
  }
}
 8007994:	f107 070c 	add.w	r7, r7, #12
 8007998:	46bd      	mov	sp, r7
 800799a:	bc80      	pop	{r7}
 800799c:	4770      	bx	lr
 800799e:	bf00      	nop

080079a0 <SPI_DataSizeConfig>:
  *     @arg SPI_DataSize_15b: Set data size to 15 bits
  *     @arg SPI_DataSize_16b: Set data size to 16 bits
  * @retval None
  */
void SPI_DataSizeConfig(SPI_TypeDef* SPIx, uint16_t SPI_DataSize)
{
 80079a0:	b480      	push	{r7}
 80079a2:	b085      	sub	sp, #20
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]
 80079a8:	460b      	mov	r3, r1
 80079aa:	807b      	strh	r3, [r7, #2]
  uint16_t tmpreg = 0;
 80079ac:	f04f 0300 	mov.w	r3, #0
 80079b0:	81fb      	strh	r3, [r7, #14]
  
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DATA_SIZE(SPI_DataSize));
  /* Read the CR2 register */
  tmpreg = SPIx->CR2;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	889b      	ldrh	r3, [r3, #4]
 80079b6:	81fb      	strh	r3, [r7, #14]
  /* Clear DS[3:0] bits */
  tmpreg &= (uint16_t)~SPI_CR2_DS;
 80079b8:	89fb      	ldrh	r3, [r7, #14]
 80079ba:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80079be:	81fb      	strh	r3, [r7, #14]
  /* Set new DS[3:0] bits value */
  tmpreg |= SPI_DataSize;
 80079c0:	89fa      	ldrh	r2, [r7, #14]
 80079c2:	887b      	ldrh	r3, [r7, #2]
 80079c4:	4313      	orrs	r3, r2
 80079c6:	81fb      	strh	r3, [r7, #14]
  SPIx->CR2 = tmpreg;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	89fa      	ldrh	r2, [r7, #14]
 80079cc:	809a      	strh	r2, [r3, #4]
}
 80079ce:	f107 0714 	add.w	r7, r7, #20
 80079d2:	46bd      	mov	sp, r7
 80079d4:	bc80      	pop	{r7}
 80079d6:	4770      	bx	lr

080079d8 <SPI_RxFIFOThresholdConfig>:
  *     @arg SPI_RxFIFOThreshold_QF: RXNE event is generated if the FIFO 
  *          level is greater or equal to 1/4. 
  * @retval None
  */
void SPI_RxFIFOThresholdConfig(SPI_TypeDef* SPIx, uint16_t SPI_RxFIFOThreshold)
{
 80079d8:	b480      	push	{r7}
 80079da:	b083      	sub	sp, #12
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
 80079e0:	460b      	mov	r3, r1
 80079e2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_RX_FIFO_THRESHOLD(SPI_RxFIFOThreshold));

  /* Clear FRXTH bit */
  SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_FRXTH);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	889b      	ldrh	r3, [r3, #4]
 80079e8:	b29b      	uxth	r3, r3
 80079ea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80079ee:	b29a      	uxth	r2, r3
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	809a      	strh	r2, [r3, #4]

  /* Set new FRXTH bit value */
  SPIx->CR2 |= SPI_RxFIFOThreshold;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	889b      	ldrh	r3, [r3, #4]
 80079f8:	b29a      	uxth	r2, r3
 80079fa:	887b      	ldrh	r3, [r7, #2]
 80079fc:	4313      	orrs	r3, r2
 80079fe:	b29a      	uxth	r2, r3
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	809a      	strh	r2, [r3, #4]
}
 8007a04:	f107 070c 	add.w	r7, r7, #12
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	bc80      	pop	{r7}
 8007a0c:	4770      	bx	lr
 8007a0e:	bf00      	nop

08007a10 <SPI_BiDirectionalLineConfig>:
  *     @arg SPI_Direction_Tx: Selects Tx transmission direction
  *     @arg SPI_Direction_Rx: Selects Rx receive direction
  * @retval None
  */
void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction)
{
 8007a10:	b480      	push	{r7}
 8007a12:	b083      	sub	sp, #12
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
 8007a18:	460b      	mov	r3, r1
 8007a1a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));
  if (SPI_Direction == SPI_Direction_Tx)
 8007a1c:	887b      	ldrh	r3, [r7, #2]
 8007a1e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007a22:	d108      	bne.n	8007a36 <SPI_BiDirectionalLineConfig+0x26>
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	881b      	ldrh	r3, [r3, #0]
 8007a28:	b29b      	uxth	r3, r3
 8007a2a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007a2e:	b29a      	uxth	r2, r3
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	801a      	strh	r2, [r3, #0]
 8007a34:	e007      	b.n	8007a46 <SPI_BiDirectionalLineConfig+0x36>
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	881b      	ldrh	r3, [r3, #0]
 8007a3a:	b29b      	uxth	r3, r3
 8007a3c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007a40:	b29a      	uxth	r2, r3
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	801a      	strh	r2, [r3, #0]
  }
}
 8007a46:	f107 070c 	add.w	r7, r7, #12
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	bc80      	pop	{r7}
 8007a4e:	4770      	bx	lr

08007a50 <SPI_NSSInternalSoftwareConfig>:
  *     @arg SPI_NSSInternalSoft_Set: Set NSS pin internally
  *     @arg SPI_NSSInternalSoft_Reset: Reset NSS pin internally
  * @retval None
  */
void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)
{
 8007a50:	b480      	push	{r7}
 8007a52:	b083      	sub	sp, #12
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	6078      	str	r0, [r7, #4]
 8007a58:	460b      	mov	r3, r1
 8007a5a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));

  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 8007a5c:	887a      	ldrh	r2, [r7, #2]
 8007a5e:	f64f 63ff 	movw	r3, #65279	; 0xfeff
 8007a62:	429a      	cmp	r2, r3
 8007a64:	d008      	beq.n	8007a78 <SPI_NSSInternalSoftwareConfig+0x28>
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	881b      	ldrh	r3, [r3, #0]
 8007a6a:	b29b      	uxth	r3, r3
 8007a6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007a70:	b29a      	uxth	r2, r3
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	801a      	strh	r2, [r3, #0]
 8007a76:	e007      	b.n	8007a88 <SPI_NSSInternalSoftwareConfig+0x38>
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	881b      	ldrh	r3, [r3, #0]
 8007a7c:	b29b      	uxth	r3, r3
 8007a7e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007a82:	b29a      	uxth	r2, r3
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	801a      	strh	r2, [r3, #0]
  }
}
 8007a88:	f107 070c 	add.w	r7, r7, #12
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	bc80      	pop	{r7}
 8007a90:	4770      	bx	lr
 8007a92:	bf00      	nop

08007a94 <I2S_FullDuplexConfig>:
  * @note   The I2S full duplex extension can be configured in slave mode only.    
  *  
  * @retval None
  */
void I2S_FullDuplexConfig(SPI_TypeDef* I2Sxext, I2S_InitTypeDef* I2S_InitStruct)
{
 8007a94:	b480      	push	{r7}
 8007a96:	b085      	sub	sp, #20
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
 8007a9c:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0, tmp = 0;
 8007a9e:	f04f 0300 	mov.w	r3, #0
 8007aa2:	81bb      	strh	r3, [r7, #12]
 8007aa4:	f04f 0300 	mov.w	r3, #0
 8007aa8:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_I2S_DATA_FORMAT(I2S_InitStruct->I2S_DataFormat));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  

/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  I2Sxext->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	8b9b      	ldrh	r3, [r3, #28]
 8007aae:	b29b      	uxth	r3, r3
 8007ab0:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8007ab4:	f023 030f 	bic.w	r3, r3, #15
 8007ab8:	b29a      	uxth	r2, r3
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	839a      	strh	r2, [r3, #28]
  I2Sxext->I2SPR = 0x0002;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	f04f 0202 	mov.w	r2, #2
 8007ac4:	841a      	strh	r2, [r3, #32]
  
  /* Get the I2SCFGR register value */
  tmpreg = I2Sxext->I2SCFGR;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	8b9b      	ldrh	r3, [r3, #28]
 8007aca:	81bb      	strh	r3, [r7, #12]
  
  /* Get the mode to be configured for the extended I2S */
  if ((I2S_InitStruct->I2S_Mode == I2S_Mode_MasterTx) || (I2S_InitStruct->I2S_Mode == I2S_Mode_SlaveTx))
 8007acc:	683b      	ldr	r3, [r7, #0]
 8007ace:	881b      	ldrh	r3, [r3, #0]
 8007ad0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007ad4:	d003      	beq.n	8007ade <I2S_FullDuplexConfig+0x4a>
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	881b      	ldrh	r3, [r3, #0]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d103      	bne.n	8007ae6 <I2S_FullDuplexConfig+0x52>
  {
    tmp = I2S_Mode_SlaveRx;
 8007ade:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007ae2:	81fb      	strh	r3, [r7, #14]
 8007ae4:	e00c      	b.n	8007b00 <I2S_FullDuplexConfig+0x6c>
  }
  else
  {
    if ((I2S_InitStruct->I2S_Mode == I2S_Mode_MasterRx) || (I2S_InitStruct->I2S_Mode == I2S_Mode_SlaveRx))
 8007ae6:	683b      	ldr	r3, [r7, #0]
 8007ae8:	881b      	ldrh	r3, [r3, #0]
 8007aea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007aee:	d004      	beq.n	8007afa <I2S_FullDuplexConfig+0x66>
 8007af0:	683b      	ldr	r3, [r7, #0]
 8007af2:	881b      	ldrh	r3, [r3, #0]
 8007af4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007af8:	d102      	bne.n	8007b00 <I2S_FullDuplexConfig+0x6c>
    {
      tmp = I2S_Mode_SlaveTx;
 8007afa:	f04f 0300 	mov.w	r3, #0
 8007afe:	81fb      	strh	r3, [r7, #14]
  }

 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	885a      	ldrh	r2, [r3, #2]
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	8899      	ldrh	r1, [r3, #4]
                  (uint16_t)I2S_InitStruct->I2S_CPOL))));
 8007b08:	683b      	ldr	r3, [r7, #0]
 8007b0a:	899b      	ldrh	r3, [r3, #12]
  }

 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
 8007b0c:	430b      	orrs	r3, r1
 8007b0e:	b29b      	uxth	r3, r3
 8007b10:	4313      	orrs	r3, r2
 8007b12:	b29a      	uxth	r2, r3
    }
  }

 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8007b14:	89fb      	ldrh	r3, [r7, #14]
 8007b16:	4313      	orrs	r3, r2
 8007b18:	b29a      	uxth	r2, r3
 8007b1a:	89bb      	ldrh	r3, [r7, #12]
 8007b1c:	4313      	orrs	r3, r2
 8007b1e:	b29b      	uxth	r3, r3
 8007b20:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007b24:	81bb      	strh	r3, [r7, #12]
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
                  (uint16_t)I2S_InitStruct->I2S_CPOL))));
 
  /* Write to SPIx I2SCFGR */  
  I2Sxext->I2SCFGR = tmpreg;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	89ba      	ldrh	r2, [r7, #12]
 8007b2a:	839a      	strh	r2, [r3, #28]
}
 8007b2c:	f107 0714 	add.w	r7, r7, #20
 8007b30:	46bd      	mov	sp, r7
 8007b32:	bc80      	pop	{r7}
 8007b34:	4770      	bx	lr
 8007b36:	bf00      	nop

08007b38 <SPI_SSOutputCmd>:
  * @param  NewState: new state of the SPIx SS output. 
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8007b38:	b480      	push	{r7}
 8007b3a:	b083      	sub	sp, #12
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
 8007b40:	460b      	mov	r3, r1
 8007b42:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8007b44:	78fb      	ldrb	r3, [r7, #3]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d008      	beq.n	8007b5c <SPI_SSOutputCmd+0x24>
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= (uint16_t)SPI_CR2_SSOE;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	889b      	ldrh	r3, [r3, #4]
 8007b4e:	b29b      	uxth	r3, r3
 8007b50:	f043 0304 	orr.w	r3, r3, #4
 8007b54:	b29a      	uxth	r2, r3
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	809a      	strh	r2, [r3, #4]
 8007b5a:	e007      	b.n	8007b6c <SPI_SSOutputCmd+0x34>
  }
  else
  {
    /* Disable the selected SPI SS output */
    SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_SSOE);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	889b      	ldrh	r3, [r3, #4]
 8007b60:	b29b      	uxth	r3, r3
 8007b62:	f023 0304 	bic.w	r3, r3, #4
 8007b66:	b29a      	uxth	r2, r3
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	809a      	strh	r2, [r3, #4]
  }
}
 8007b6c:	f107 070c 	add.w	r7, r7, #12
 8007b70:	46bd      	mov	sp, r7
 8007b72:	bc80      	pop	{r7}
 8007b74:	4770      	bx	lr
 8007b76:	bf00      	nop

08007b78 <SPI_NSSPulseModeCmd>:
  * @param  NewState: new state of the NSS pulse management mode.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_NSSPulseModeCmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8007b78:	b480      	push	{r7}
 8007b7a:	b083      	sub	sp, #12
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
 8007b80:	460b      	mov	r3, r1
 8007b82:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8007b84:	78fb      	ldrb	r3, [r7, #3]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d008      	beq.n	8007b9c <SPI_NSSPulseModeCmd+0x24>
  {
    /* Enable the NSS pulse management mode */
    SPIx->CR2 |= SPI_CR2_NSSP;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	889b      	ldrh	r3, [r3, #4]
 8007b8e:	b29b      	uxth	r3, r3
 8007b90:	f043 0308 	orr.w	r3, r3, #8
 8007b94:	b29a      	uxth	r2, r3
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	809a      	strh	r2, [r3, #4]
 8007b9a:	e007      	b.n	8007bac <SPI_NSSPulseModeCmd+0x34>
  }
  else
  {
    /* Disable the NSS pulse management mode */
    SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_NSSP);    
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	889b      	ldrh	r3, [r3, #4]
 8007ba0:	b29b      	uxth	r3, r3
 8007ba2:	f023 0308 	bic.w	r3, r3, #8
 8007ba6:	b29a      	uxth	r2, r3
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	809a      	strh	r2, [r3, #4]
  }
}
 8007bac:	f107 070c 	add.w	r7, r7, #12
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	bc80      	pop	{r7}
 8007bb4:	4770      	bx	lr
 8007bb6:	bf00      	nop

08007bb8 <SPI_SendData8>:
  * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_SendData8(SPI_TypeDef* SPIx, uint8_t Data)
{
 8007bb8:	b480      	push	{r7}
 8007bba:	b085      	sub	sp, #20
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	6078      	str	r0, [r7, #4]
 8007bc0:	460b      	mov	r3, r1
 8007bc2:	70fb      	strb	r3, [r7, #3]
  uint32_t spixbase = 0x00;
 8007bc4:	f04f 0300 	mov.w	r3, #0
 8007bc8:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  spixbase = (uint32_t)SPIx; 
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	60fb      	str	r3, [r7, #12]
  spixbase += 0x0C;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	f103 030c 	add.w	r3, r3, #12
 8007bd4:	60fb      	str	r3, [r7, #12]
  
  *(__IO uint8_t *) spixbase = Data;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	78fa      	ldrb	r2, [r7, #3]
 8007bda:	701a      	strb	r2, [r3, #0]
}
 8007bdc:	f107 0714 	add.w	r7, r7, #20
 8007be0:	46bd      	mov	sp, r7
 8007be2:	bc80      	pop	{r7}
 8007be4:	4770      	bx	lr
 8007be6:	bf00      	nop

08007be8 <SPI_I2S_SendData16>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.  
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData16(SPI_TypeDef* SPIx, uint16_t Data)
{
 8007be8:	b480      	push	{r7}
 8007bea:	b083      	sub	sp, #12
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
 8007bf0:	460b      	mov	r3, r1
 8007bf2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  SPIx->DR = (uint16_t)Data;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	887a      	ldrh	r2, [r7, #2]
 8007bf8:	819a      	strh	r2, [r3, #12]
}
 8007bfa:	f107 070c 	add.w	r7, r7, #12
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	bc80      	pop	{r7}
 8007c02:	4770      	bx	lr

08007c04 <SPI_ReceiveData8>:
  * @brief  Returns the most recent received data by the SPIx peripheral. 
  * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
  * @retval The value of the received data.
  */
uint8_t SPI_ReceiveData8(SPI_TypeDef* SPIx)
{
 8007c04:	b480      	push	{r7}
 8007c06:	b085      	sub	sp, #20
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
  uint32_t spixbase = 0x00;
 8007c0c:	f04f 0300 	mov.w	r3, #0
 8007c10:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  spixbase = (uint32_t)SPIx; 
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	60fb      	str	r3, [r7, #12]
  spixbase += 0x0C;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	f103 030c 	add.w	r3, r3, #12
 8007c1c:	60fb      	str	r3, [r7, #12]
  
  return *(__IO uint8_t *) spixbase;
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	781b      	ldrb	r3, [r3, #0]
 8007c22:	b2db      	uxtb	r3, r3
}
 8007c24:	4618      	mov	r0, r3
 8007c26:	f107 0714 	add.w	r7, r7, #20
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	bc80      	pop	{r7}
 8007c2e:	4770      	bx	lr

08007c30 <SPI_I2S_ReceiveData16>:
  * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2 or 3 
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.
  * @retval The value of the received data.
  */
uint16_t SPI_I2S_ReceiveData16(SPI_TypeDef* SPIx)
{  
 8007c30:	b480      	push	{r7}
 8007c32:	b083      	sub	sp, #12
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  return SPIx->DR;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	899b      	ldrh	r3, [r3, #12]
 8007c3c:	b29b      	uxth	r3, r3
}
 8007c3e:	4618      	mov	r0, r3
 8007c40:	f107 070c 	add.w	r7, r7, #12
 8007c44:	46bd      	mov	sp, r7
 8007c46:	bc80      	pop	{r7}
 8007c48:	4770      	bx	lr
 8007c4a:	bf00      	nop

08007c4c <SPI_CRCLengthConfig>:
  *     @arg SPI_CRCLength_8b: Set CRC Calculation to 8 bits
  *     @arg SPI_CRCLength_16b: Set CRC Calculation to 16 bits
  * @retval None
  */
void SPI_CRCLengthConfig(SPI_TypeDef* SPIx, uint16_t SPI_CRCLength)
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	b083      	sub	sp, #12
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
 8007c54:	460b      	mov	r3, r1
 8007c56:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_CRC_LENGTH(SPI_CRCLength));

  /* Clear CRCL bit */
  SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_CRCL);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	881b      	ldrh	r3, [r3, #0]
 8007c5c:	b29b      	uxth	r3, r3
 8007c5e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007c62:	b29a      	uxth	r2, r3
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	801a      	strh	r2, [r3, #0]

  /* Set new CRCL bit value */
  SPIx->CR1 |= SPI_CRCLength;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	881b      	ldrh	r3, [r3, #0]
 8007c6c:	b29a      	uxth	r2, r3
 8007c6e:	887b      	ldrh	r3, [r7, #2]
 8007c70:	4313      	orrs	r3, r2
 8007c72:	b29a      	uxth	r2, r3
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	801a      	strh	r2, [r3, #0]
}
 8007c78:	f107 070c 	add.w	r7, r7, #12
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	bc80      	pop	{r7}
 8007c80:	4770      	bx	lr
 8007c82:	bf00      	nop

08007c84 <SPI_CalculateCRC>:
  * @param  NewState: new state of the SPIx CRC value calculation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8007c84:	b480      	push	{r7}
 8007c86:	b083      	sub	sp, #12
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
 8007c8c:	460b      	mov	r3, r1
 8007c8e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8007c90:	78fb      	ldrb	r3, [r7, #3]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d008      	beq.n	8007ca8 <SPI_CalculateCRC+0x24>
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= SPI_CR1_CRCEN;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	881b      	ldrh	r3, [r3, #0]
 8007c9a:	b29b      	uxth	r3, r3
 8007c9c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007ca0:	b29a      	uxth	r2, r3
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	801a      	strh	r2, [r3, #0]
 8007ca6:	e007      	b.n	8007cb8 <SPI_CalculateCRC+0x34>
  }
  else
  {
    /* Disable the selected SPI CRC calculation */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_CRCEN);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	881b      	ldrh	r3, [r3, #0]
 8007cac:	b29b      	uxth	r3, r3
 8007cae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007cb2:	b29a      	uxth	r2, r3
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	801a      	strh	r2, [r3, #0]
  }
}
 8007cb8:	f107 070c 	add.w	r7, r7, #12
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	bc80      	pop	{r7}
 8007cc0:	4770      	bx	lr
 8007cc2:	bf00      	nop

08007cc4 <SPI_TransmitCRC>:
  * @brief  Transmits the SPIx CRC value.
  * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
  * @retval None
  */
void SPI_TransmitCRC(SPI_TypeDef* SPIx)
{
 8007cc4:	b480      	push	{r7}
 8007cc6:	b083      	sub	sp, #12
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  /* Enable the selected SPI CRC transmission */
  SPIx->CR1 |= SPI_CR1_CRCNEXT;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	881b      	ldrh	r3, [r3, #0]
 8007cd0:	b29b      	uxth	r3, r3
 8007cd2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007cd6:	b29a      	uxth	r2, r3
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	801a      	strh	r2, [r3, #0]
}
 8007cdc:	f107 070c 	add.w	r7, r7, #12
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	bc80      	pop	{r7}
 8007ce4:	4770      	bx	lr
 8007ce6:	bf00      	nop

08007ce8 <SPI_GetCRC>:
  *     @arg SPI_CRC_Tx: Selects Tx CRC register
  *     @arg SPI_CRC_Rx: Selects Rx CRC register
  * @retval The selected CRC register value..
  */
uint16_t SPI_GetCRC(SPI_TypeDef* SPIx, uint8_t SPI_CRC)
{
 8007ce8:	b480      	push	{r7}
 8007cea:	b085      	sub	sp, #20
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
 8007cf0:	460b      	mov	r3, r1
 8007cf2:	70fb      	strb	r3, [r7, #3]
  uint16_t crcreg = 0;
 8007cf4:	f04f 0300 	mov.w	r3, #0
 8007cf8:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_CRC(SPI_CRC));

  if (SPI_CRC != SPI_CRC_Rx)
 8007cfa:	78fb      	ldrb	r3, [r7, #3]
 8007cfc:	2b01      	cmp	r3, #1
 8007cfe:	d003      	beq.n	8007d08 <SPI_GetCRC+0x20>
  {
    /* Get the Tx CRC register */
    crcreg = SPIx->TXCRCR;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	8b1b      	ldrh	r3, [r3, #24]
 8007d04:	81fb      	strh	r3, [r7, #14]
 8007d06:	e002      	b.n	8007d0e <SPI_GetCRC+0x26>
  }
  else
  {
    /* Get the Rx CRC register */
    crcreg = SPIx->RXCRCR;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	8a9b      	ldrh	r3, [r3, #20]
 8007d0c:	81fb      	strh	r3, [r7, #14]
  }
  /* Return the selected CRC register */
  return crcreg;
 8007d0e:	89fb      	ldrh	r3, [r7, #14]
}
 8007d10:	4618      	mov	r0, r3
 8007d12:	f107 0714 	add.w	r7, r7, #20
 8007d16:	46bd      	mov	sp, r7
 8007d18:	bc80      	pop	{r7}
 8007d1a:	4770      	bx	lr

08007d1c <SPI_GetCRCPolynomial>:
  * @brief  Returns the CRC Polynomial register value for the specified SPI.
  * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
  * @retval The CRC Polynomial register value.
  */
uint16_t SPI_GetCRCPolynomial(SPI_TypeDef* SPIx)
{
 8007d1c:	b480      	push	{r7}
 8007d1e:	b083      	sub	sp, #12
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  /* Return the CRC polynomial register */
  return SPIx->CRCPR;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	8a1b      	ldrh	r3, [r3, #16]
 8007d28:	b29b      	uxth	r3, r3
}
 8007d2a:	4618      	mov	r0, r3
 8007d2c:	f107 070c 	add.w	r7, r7, #12
 8007d30:	46bd      	mov	sp, r7
 8007d32:	bc80      	pop	{r7}
 8007d34:	4770      	bx	lr
 8007d36:	bf00      	nop

08007d38 <SPI_I2S_DMACmd>:
  * @param  NewState: new state of the selected SPI DMA transfer request.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState)
{
 8007d38:	b480      	push	{r7}
 8007d3a:	b083      	sub	sp, #12
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
 8007d40:	4613      	mov	r3, r2
 8007d42:	460a      	mov	r2, r1
 8007d44:	807a      	strh	r2, [r7, #2]
 8007d46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_DMA_REQ(SPI_I2S_DMAReq));

  if (NewState != DISABLE)
 8007d48:	787b      	ldrb	r3, [r7, #1]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d008      	beq.n	8007d60 <SPI_I2S_DMACmd+0x28>
  {
    /* Enable the selected SPI DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	889b      	ldrh	r3, [r3, #4]
 8007d52:	b29a      	uxth	r2, r3
 8007d54:	887b      	ldrh	r3, [r7, #2]
 8007d56:	4313      	orrs	r3, r2
 8007d58:	b29a      	uxth	r2, r3
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	809a      	strh	r2, [r3, #4]
 8007d5e:	e00a      	b.n	8007d76 <SPI_I2S_DMACmd+0x3e>
  }
  else
  {
    /* Disable the selected SPI DMA requests */
    SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	889b      	ldrh	r3, [r3, #4]
 8007d64:	b29a      	uxth	r2, r3
 8007d66:	887b      	ldrh	r3, [r7, #2]
 8007d68:	ea6f 0303 	mvn.w	r3, r3
 8007d6c:	b29b      	uxth	r3, r3
 8007d6e:	4013      	ands	r3, r2
 8007d70:	b29a      	uxth	r2, r3
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	809a      	strh	r2, [r3, #4]
  }
}
 8007d76:	f107 070c 	add.w	r7, r7, #12
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	bc80      	pop	{r7}
 8007d7e:	4770      	bx	lr

08007d80 <SPI_LastDMATransferCmd>:
  *     @arg SPI_LastDMATransfer_TxOddRxOdd: RNumber of data for transmission Odd
  *          and number of data for reception Odd.
  * @retval None
  */
void SPI_LastDMATransferCmd(SPI_TypeDef* SPIx, uint16_t SPI_LastDMATransfer)
{
 8007d80:	b480      	push	{r7}
 8007d82:	b083      	sub	sp, #12
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	6078      	str	r0, [r7, #4]
 8007d88:	460b      	mov	r3, r1
 8007d8a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_LAST_DMA_TRANSFER(SPI_LastDMATransfer));

  /* Clear LDMA_TX and LDMA_RX bits */
  SPIx->CR2 &= CR2_LDMA_MASK;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	889b      	ldrh	r3, [r3, #4]
 8007d90:	b29b      	uxth	r3, r3
 8007d92:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 8007d96:	b29a      	uxth	r2, r3
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	809a      	strh	r2, [r3, #4]

  /* Set new LDMA_TX and LDMA_RX bits value */
  SPIx->CR2 |= SPI_LastDMATransfer; 
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	889b      	ldrh	r3, [r3, #4]
 8007da0:	b29a      	uxth	r2, r3
 8007da2:	887b      	ldrh	r3, [r7, #2]
 8007da4:	4313      	orrs	r3, r2
 8007da6:	b29a      	uxth	r2, r3
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	809a      	strh	r2, [r3, #4]
}
 8007dac:	f107 070c 	add.w	r7, r7, #12
 8007db0:	46bd      	mov	sp, r7
 8007db2:	bc80      	pop	{r7}
 8007db4:	4770      	bx	lr
 8007db6:	bf00      	nop

08007db8 <SPI_I2S_ITConfig>:
  * @param  NewState: new state of the specified SPI interrupt.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_I2S_ITConfig(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState)
{
 8007db8:	b480      	push	{r7}
 8007dba:	b085      	sub	sp, #20
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
 8007dc0:	4613      	mov	r3, r2
 8007dc2:	460a      	mov	r2, r1
 8007dc4:	70fa      	strb	r2, [r7, #3]
 8007dc6:	70bb      	strb	r3, [r7, #2]
  uint16_t itpos = 0, itmask = 0 ;
 8007dc8:	f04f 0300 	mov.w	r3, #0
 8007dcc:	81fb      	strh	r3, [r7, #14]
 8007dce:	f04f 0300 	mov.w	r3, #0
 8007dd2:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_CONFIG_IT(SPI_I2S_IT));

  /* Get the SPI IT index */
  itpos = SPI_I2S_IT >> 4;
 8007dd4:	78fb      	ldrb	r3, [r7, #3]
 8007dd6:	ea4f 1313 	mov.w	r3, r3, lsr #4
 8007dda:	b2db      	uxtb	r3, r3
 8007ddc:	81fb      	strh	r3, [r7, #14]

  /* Set the IT mask */
  itmask = (uint16_t)1 << (uint16_t)itpos;
 8007dde:	89fb      	ldrh	r3, [r7, #14]
 8007de0:	f04f 0201 	mov.w	r2, #1
 8007de4:	fa02 f303 	lsl.w	r3, r2, r3
 8007de8:	81bb      	strh	r3, [r7, #12]

  if (NewState != DISABLE)
 8007dea:	78bb      	ldrb	r3, [r7, #2]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d008      	beq.n	8007e02 <SPI_I2S_ITConfig+0x4a>
  {
    /* Enable the selected SPI interrupt */
    SPIx->CR2 |= itmask;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	889b      	ldrh	r3, [r3, #4]
 8007df4:	b29a      	uxth	r2, r3
 8007df6:	89bb      	ldrh	r3, [r7, #12]
 8007df8:	4313      	orrs	r3, r2
 8007dfa:	b29a      	uxth	r2, r3
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	809a      	strh	r2, [r3, #4]
 8007e00:	e00a      	b.n	8007e18 <SPI_I2S_ITConfig+0x60>
  }
  else
  {
    /* Disable the selected SPI interrupt */
    SPIx->CR2 &= (uint16_t)~itmask;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	889b      	ldrh	r3, [r3, #4]
 8007e06:	b29a      	uxth	r2, r3
 8007e08:	89bb      	ldrh	r3, [r7, #12]
 8007e0a:	ea6f 0303 	mvn.w	r3, r3
 8007e0e:	b29b      	uxth	r3, r3
 8007e10:	4013      	ands	r3, r2
 8007e12:	b29a      	uxth	r2, r3
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	809a      	strh	r2, [r3, #4]
  }
}
 8007e18:	f107 0714 	add.w	r7, r7, #20
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	bc80      	pop	{r7}
 8007e20:	4770      	bx	lr
 8007e22:	bf00      	nop

08007e24 <SPI_GetTransmissionFIFOStatus>:
  *   - SPI_TransmissionFIFOStatus_1QuarterFull: if more than 1 quarter-full.
  *   - SPI_TransmissionFIFOStatus_HalfFull: if more than 1 half-full.
  *   - SPI_TransmissionFIFOStatus_Full: when FIFO is full.
  */
uint16_t SPI_GetTransmissionFIFOStatus(SPI_TypeDef* SPIx)
{
 8007e24:	b480      	push	{r7}
 8007e26:	b083      	sub	sp, #12
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	6078      	str	r0, [r7, #4]
  /* Get the SPIx Transmission FIFO level bits */
  return (uint16_t)((SPIx->SR & SPI_SR_FTLVL));
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	891b      	ldrh	r3, [r3, #8]
 8007e30:	b29b      	uxth	r3, r3
 8007e32:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8007e36:	b29b      	uxth	r3, r3
}
 8007e38:	4618      	mov	r0, r3
 8007e3a:	f107 070c 	add.w	r7, r7, #12
 8007e3e:	46bd      	mov	sp, r7
 8007e40:	bc80      	pop	{r7}
 8007e42:	4770      	bx	lr

08007e44 <SPI_GetReceptionFIFOStatus>:
  *   - SPI_ReceptionFIFOStatus_1QuarterFull: if more than 1 quarter-full.
  *   - SPI_ReceptionFIFOStatus_HalfFull: if more than 1 half-full.
  *   - SPI_ReceptionFIFOStatus_Full: when FIFO is full.
  */
uint16_t SPI_GetReceptionFIFOStatus(SPI_TypeDef* SPIx)
{
 8007e44:	b480      	push	{r7}
 8007e46:	b083      	sub	sp, #12
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	6078      	str	r0, [r7, #4]
  /* Get the SPIx Reception FIFO level bits */
  return (uint16_t)((SPIx->SR & SPI_SR_FRLVL));
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	891b      	ldrh	r3, [r3, #8]
 8007e50:	b29b      	uxth	r3, r3
 8007e52:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007e56:	b29b      	uxth	r3, r3
}
 8007e58:	4618      	mov	r0, r3
 8007e5a:	f107 070c 	add.w	r7, r7, #12
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	bc80      	pop	{r7}
 8007e62:	4770      	bx	lr

08007e64 <SPI_I2S_GetFlagStatus>:
  *     @arg I2S_FLAG_UDR: Underrun Error flag.
  *     @arg I2S_FLAG_CHSIDE: Channel Side flag.   
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8007e64:	b480      	push	{r7}
 8007e66:	b085      	sub	sp, #20
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
 8007e6c:	460b      	mov	r3, r1
 8007e6e:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8007e70:	f04f 0300 	mov.w	r3, #0
 8007e74:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));

  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	891b      	ldrh	r3, [r3, #8]
 8007e7a:	b29a      	uxth	r2, r3
 8007e7c:	887b      	ldrh	r3, [r7, #2]
 8007e7e:	4013      	ands	r3, r2
 8007e80:	b29b      	uxth	r3, r3
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d003      	beq.n	8007e8e <SPI_I2S_GetFlagStatus+0x2a>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8007e86:	f04f 0301 	mov.w	r3, #1
 8007e8a:	73fb      	strb	r3, [r7, #15]
 8007e8c:	e002      	b.n	8007e94 <SPI_I2S_GetFlagStatus+0x30>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8007e8e:	f04f 0300 	mov.w	r3, #0
 8007e92:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8007e94:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e96:	4618      	mov	r0, r3
 8007e98:	f107 0714 	add.w	r7, r7, #20
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	bc80      	pop	{r7}
 8007ea0:	4770      	bx	lr
 8007ea2:	bf00      	nop

08007ea4 <SPI_I2S_ClearFlag>:
  *       operation to SPI_SR register (SPI_I2S_GetFlagStatus()) followed by a 
  *       write operation to SPI_CR1 register (SPI_Cmd() to enable the SPI).
  * @retval None
  */
void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8007ea4:	b480      	push	{r7}
 8007ea6:	b083      	sub	sp, #12
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
 8007eac:	460b      	mov	r3, r1
 8007eae:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_CLEAR_FLAG(SPI_I2S_FLAG));

  /* Clear the selected SPI CRC Error (CRCERR) flag */
  SPIx->SR = (uint16_t)~SPI_I2S_FLAG;
 8007eb0:	887b      	ldrh	r3, [r7, #2]
 8007eb2:	ea6f 0303 	mvn.w	r3, r3
 8007eb6:	b29a      	uxth	r2, r3
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	811a      	strh	r2, [r3, #8]
}
 8007ebc:	f107 070c 	add.w	r7, r7, #12
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	bc80      	pop	{r7}
 8007ec4:	4770      	bx	lr
 8007ec6:	bf00      	nop

08007ec8 <SPI_I2S_GetITStatus>:
  *     @arg I2S_IT_UDR: Underrun interrupt.  
  *     @arg SPI_I2S_IT_FRE: Format Error interrupt.  
  * @retval The new state of SPI_I2S_IT (SET or RESET).
  */
ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)
{
 8007ec8:	b480      	push	{r7}
 8007eca:	b085      	sub	sp, #20
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
 8007ed0:	460b      	mov	r3, r1
 8007ed2:	70fb      	strb	r3, [r7, #3]
  ITStatus bitstatus = RESET;
 8007ed4:	f04f 0300 	mov.w	r3, #0
 8007ed8:	73fb      	strb	r3, [r7, #15]
  uint16_t itpos = 0, itmask = 0, enablestatus = 0;
 8007eda:	f04f 0300 	mov.w	r3, #0
 8007ede:	81bb      	strh	r3, [r7, #12]
 8007ee0:	f04f 0300 	mov.w	r3, #0
 8007ee4:	817b      	strh	r3, [r7, #10]
 8007ee6:	f04f 0300 	mov.w	r3, #0
 8007eea:	813b      	strh	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_IT(SPI_I2S_IT));

  /* Get the SPI_I2S_IT index */
  itpos = 0x01 << (SPI_I2S_IT & 0x0F);
 8007eec:	78fb      	ldrb	r3, [r7, #3]
 8007eee:	f003 030f 	and.w	r3, r3, #15
 8007ef2:	f04f 0201 	mov.w	r2, #1
 8007ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8007efa:	81bb      	strh	r3, [r7, #12]

  /* Get the SPI_I2S_IT IT mask */
  itmask = SPI_I2S_IT >> 4;
 8007efc:	78fb      	ldrb	r3, [r7, #3]
 8007efe:	ea4f 1313 	mov.w	r3, r3, lsr #4
 8007f02:	b2db      	uxtb	r3, r3
 8007f04:	817b      	strh	r3, [r7, #10]

  /* Set the IT mask */
  itmask = 0x01 << itmask;
 8007f06:	897b      	ldrh	r3, [r7, #10]
 8007f08:	f04f 0201 	mov.w	r2, #1
 8007f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8007f10:	817b      	strh	r3, [r7, #10]

  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	889b      	ldrh	r3, [r3, #4]
 8007f16:	b29a      	uxth	r2, r3
 8007f18:	897b      	ldrh	r3, [r7, #10]
 8007f1a:	4013      	ands	r3, r2
 8007f1c:	813b      	strh	r3, [r7, #8]

  /* Check the status of the specified SPI interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	891b      	ldrh	r3, [r3, #8]
 8007f22:	b29a      	uxth	r2, r3
 8007f24:	89bb      	ldrh	r3, [r7, #12]
 8007f26:	4013      	ands	r3, r2
 8007f28:	b29b      	uxth	r3, r3
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d006      	beq.n	8007f3c <SPI_I2S_GetITStatus+0x74>
 8007f2e:	893b      	ldrh	r3, [r7, #8]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d003      	beq.n	8007f3c <SPI_I2S_GetITStatus+0x74>
  {
    /* SPI_I2S_IT is set */
    bitstatus = SET;
 8007f34:	f04f 0301 	mov.w	r3, #1
 8007f38:	73fb      	strb	r3, [r7, #15]
 8007f3a:	e002      	b.n	8007f42 <SPI_I2S_GetITStatus+0x7a>
  }
  else
  {
    /* SPI_I2S_IT is reset */
    bitstatus = RESET;
 8007f3c:	f04f 0300 	mov.w	r3, #0
 8007f40:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_IT status */
  return bitstatus;
 8007f42:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f44:	4618      	mov	r0, r3
 8007f46:	f107 0714 	add.w	r7, r7, #20
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	bc80      	pop	{r7}
 8007f4e:	4770      	bx	lr

08007f50 <SYSCFG_DeInit>:
  * @retval None
  * @note   MEM_MODE bits are not affected by APB reset.
  *         MEM_MODE bits took the value from the user option bytes.
  */
void SYSCFG_DeInit(void)
{
 8007f50:	b480      	push	{r7}
 8007f52:	af00      	add	r7, sp, #0
  /* Reset SYSCFG_CFGR1 register to reset value without affecting MEM_MODE bits */
  SYSCFG->CFGR1 &= SYSCFG_CFGR1_MEM_MODE;
 8007f54:	f04f 0300 	mov.w	r3, #0
 8007f58:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8007f5c:	f04f 0200 	mov.w	r2, #0
 8007f60:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8007f64:	6812      	ldr	r2, [r2, #0]
 8007f66:	f002 0203 	and.w	r2, r2, #3
 8007f6a:	601a      	str	r2, [r3, #0]
  /* Set FPU Interrupt Enable bits to default value */
  SYSCFG->CFGR1 |= 0x7C000000;
 8007f6c:	f04f 0300 	mov.w	r3, #0
 8007f70:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8007f74:	f04f 0200 	mov.w	r2, #0
 8007f78:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8007f7c:	6812      	ldr	r2, [r2, #0]
 8007f7e:	f042 42f8 	orr.w	r2, r2, #2080374784	; 0x7c000000
 8007f82:	601a      	str	r2, [r3, #0]
  /* Reset RAM Write protection bits to default value */
  SYSCFG->RCR = 0x00000000;
 8007f84:	f04f 0300 	mov.w	r3, #0
 8007f88:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8007f8c:	f04f 0200 	mov.w	r2, #0
 8007f90:	605a      	str	r2, [r3, #4]
  /* Set EXTICRx registers to reset value */
  SYSCFG->EXTICR[0] = 0;
 8007f92:	f04f 0300 	mov.w	r3, #0
 8007f96:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8007f9a:	f04f 0200 	mov.w	r2, #0
 8007f9e:	609a      	str	r2, [r3, #8]
  SYSCFG->EXTICR[1] = 0;
 8007fa0:	f04f 0300 	mov.w	r3, #0
 8007fa4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8007fa8:	f04f 0200 	mov.w	r2, #0
 8007fac:	60da      	str	r2, [r3, #12]
  SYSCFG->EXTICR[2] = 0;
 8007fae:	f04f 0300 	mov.w	r3, #0
 8007fb2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8007fb6:	f04f 0200 	mov.w	r2, #0
 8007fba:	611a      	str	r2, [r3, #16]
  SYSCFG->EXTICR[3] = 0;
 8007fbc:	f04f 0300 	mov.w	r3, #0
 8007fc0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8007fc4:	f04f 0200 	mov.w	r2, #0
 8007fc8:	615a      	str	r2, [r3, #20]
  /* Set CFGR2 register to reset value */
  SYSCFG->CFGR2 = 0;
 8007fca:	f04f 0300 	mov.w	r3, #0
 8007fce:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8007fd2:	f04f 0200 	mov.w	r2, #0
 8007fd6:	619a      	str	r2, [r3, #24]
}
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	bc80      	pop	{r7}
 8007fdc:	4770      	bx	lr
 8007fde:	bf00      	nop

08007fe0 <SYSCFG_MemoryRemapConfig>:
  *     @arg SYSCFG_MemoryRemap_SystemMemory: System Flash memory mapped at 0x00000000
  *     @arg SYSCFG_MemoryRemap_SRAM: Embedded SRAM mapped at 0x00000000
  * @retval None
  */
void SYSCFG_MemoryRemapConfig(uint32_t SYSCFG_MemoryRemap)
{
 8007fe0:	b480      	push	{r7}
 8007fe2:	b085      	sub	sp, #20
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr1 = 0;
 8007fe8:	f04f 0300 	mov.w	r3, #0
 8007fec:	60fb      	str	r3, [r7, #12]

  /* Check the parameter */
  assert_param(IS_SYSCFG_MEMORY_REMAP(SYSCFG_MemoryRemap));

  /* Get CFGR1 register value */
  tmpcfgr1 = SYSCFG->CFGR1;
 8007fee:	f04f 0300 	mov.w	r3, #0
 8007ff2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	60fb      	str	r3, [r7, #12]

  /* Clear MEM_MODE bits */
  tmpcfgr1 &= (uint32_t) (~SYSCFG_CFGR1_MEM_MODE);
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	f023 0303 	bic.w	r3, r3, #3
 8008000:	60fb      	str	r3, [r7, #12]

  /* Set the new MEM_MODE bits value */
  tmpcfgr1 |= (uint32_t) SYSCFG_MemoryRemap;
 8008002:	68fa      	ldr	r2, [r7, #12]
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	4313      	orrs	r3, r2
 8008008:	60fb      	str	r3, [r7, #12]

  /* Set CFGR1 register with the new memory remap configuration */
  SYSCFG->CFGR1 = tmpcfgr1;
 800800a:	f04f 0300 	mov.w	r3, #0
 800800e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8008012:	68fa      	ldr	r2, [r7, #12]
 8008014:	601a      	str	r2, [r3, #0]
}
 8008016:	f107 0714 	add.w	r7, r7, #20
 800801a:	46bd      	mov	sp, r7
 800801c:	bc80      	pop	{r7}
 800801e:	4770      	bx	lr

08008020 <SYSCFG_DMAChannelRemapConfig>:
  *           use SYSCFG_DMAChannelRemapConfig(SYSCFG_DMARemap_TIM17, Disable)
  *           to map TIM17 DMA requests to DMA1 channel 1 (default mapping)
  * @retval None
  */
void SYSCFG_DMAChannelRemapConfig(uint32_t SYSCFG_DMARemap, FunctionalState NewState)
{
 8008020:	b480      	push	{r7}
 8008022:	b083      	sub	sp, #12
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
 8008028:	460b      	mov	r3, r1
 800802a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SYSCFG_DMA_REMAP(SYSCFG_DMARemap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800802c:	78fb      	ldrb	r3, [r7, #3]
 800802e:	2b00      	cmp	r3, #0
 8008030:	d00c      	beq.n	800804c <SYSCFG_DMAChannelRemapConfig+0x2c>
  {
    /* Remap the DMA channel */
    SYSCFG->CFGR1 |= (uint32_t)SYSCFG_DMARemap;
 8008032:	f04f 0300 	mov.w	r3, #0
 8008036:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800803a:	f04f 0200 	mov.w	r2, #0
 800803e:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8008042:	6811      	ldr	r1, [r2, #0]
 8008044:	687a      	ldr	r2, [r7, #4]
 8008046:	430a      	orrs	r2, r1
 8008048:	601a      	str	r2, [r3, #0]
 800804a:	e00d      	b.n	8008068 <SYSCFG_DMAChannelRemapConfig+0x48>
  }
  else
  {
    /* use the default DMA channel mapping */
    SYSCFG->CFGR1 &= (uint32_t)(~SYSCFG_DMARemap);
 800804c:	f04f 0300 	mov.w	r3, #0
 8008050:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8008054:	f04f 0200 	mov.w	r2, #0
 8008058:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800805c:	6811      	ldr	r1, [r2, #0]
 800805e:	687a      	ldr	r2, [r7, #4]
 8008060:	ea6f 0202 	mvn.w	r2, r2
 8008064:	400a      	ands	r2, r1
 8008066:	601a      	str	r2, [r3, #0]
  }
}
 8008068:	f107 070c 	add.w	r7, r7, #12
 800806c:	46bd      	mov	sp, r7
 800806e:	bc80      	pop	{r7}
 8008070:	4770      	bx	lr
 8008072:	bf00      	nop

08008074 <SYSCFG_TriggerRemapConfig>:
  * @note   ENABLE:  Enable fast mode plus driving capability for selected pin
  * @note   DISABLE: Disable fast mode plus driving capability for selected pin
  * @retval None
  */
void SYSCFG_TriggerRemapConfig(uint32_t SYSCFG_TriggerRemap, FunctionalState NewState)
{
 8008074:	b480      	push	{r7}
 8008076:	b083      	sub	sp, #12
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]
 800807c:	460b      	mov	r3, r1
 800807e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SYSCFG_TRIGGER_REMAP(SYSCFG_TriggerRemap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8008080:	78fb      	ldrb	r3, [r7, #3]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d00c      	beq.n	80080a0 <SYSCFG_TriggerRemapConfig+0x2c>
  {
    /* Remap the trigger */
    SYSCFG->CFGR1 |= (uint32_t)SYSCFG_TriggerRemap;
 8008086:	f04f 0300 	mov.w	r3, #0
 800808a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800808e:	f04f 0200 	mov.w	r2, #0
 8008092:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8008096:	6811      	ldr	r1, [r2, #0]
 8008098:	687a      	ldr	r2, [r7, #4]
 800809a:	430a      	orrs	r2, r1
 800809c:	601a      	str	r2, [r3, #0]
 800809e:	e00d      	b.n	80080bc <SYSCFG_TriggerRemapConfig+0x48>
  }
  else
  {
    /* Use the default trigger mapping */
    SYSCFG->CFGR1 &= (uint32_t)(~SYSCFG_TriggerRemap);
 80080a0:	f04f 0300 	mov.w	r3, #0
 80080a4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80080a8:	f04f 0200 	mov.w	r2, #0
 80080ac:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80080b0:	6811      	ldr	r1, [r2, #0]
 80080b2:	687a      	ldr	r2, [r7, #4]
 80080b4:	ea6f 0202 	mvn.w	r2, r2
 80080b8:	400a      	ands	r2, r1
 80080ba:	601a      	str	r2, [r3, #0]
  }
}
 80080bc:	f107 070c 	add.w	r7, r7, #12
 80080c0:	46bd      	mov	sp, r7
 80080c2:	bc80      	pop	{r7}
 80080c4:	4770      	bx	lr
 80080c6:	bf00      	nop

080080c8 <SYSCFG_EncoderRemapConfig>:
  *     @arg SYSCFG_EncoderRemap_TIM3: Timer 3 IC1 and IC2 connected to TIM15 IC1 and IC2
  *     @arg SYSCFG_EncoderRemap_TIM4: Timer 4 IC1 and IC2 connected to TIM15 IC1 and IC2
  * @retval None
  */
void SYSCFG_EncoderRemapConfig(uint32_t SYSCFG_EncoderRemap)
{
 80080c8:	b480      	push	{r7}
 80080ca:	b083      	sub	sp, #12
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ENCODER_REMAP(SYSCFG_EncoderRemap));

  /* Reset the encoder mode remapping bits */
  SYSCFG->CFGR1 &= (uint32_t)(~SYSCFG_CFGR1_ENCODER_MODE);
 80080d0:	f04f 0300 	mov.w	r3, #0
 80080d4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80080d8:	f04f 0200 	mov.w	r2, #0
 80080dc:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80080e0:	6812      	ldr	r2, [r2, #0]
 80080e2:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 80080e6:	601a      	str	r2, [r3, #0]

  /* Set the selected configuration */
  SYSCFG->CFGR1 |= (uint32_t)(SYSCFG_EncoderRemap);
 80080e8:	f04f 0300 	mov.w	r3, #0
 80080ec:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80080f0:	f04f 0200 	mov.w	r2, #0
 80080f4:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80080f8:	6811      	ldr	r1, [r2, #0]
 80080fa:	687a      	ldr	r2, [r7, #4]
 80080fc:	430a      	orrs	r2, r1
 80080fe:	601a      	str	r2, [r3, #0]
}
 8008100:	f107 070c 	add.w	r7, r7, #12
 8008104:	46bd      	mov	sp, r7
 8008106:	bc80      	pop	{r7}
 8008108:	4770      	bx	lr
 800810a:	bf00      	nop

0800810c <SYSCFG_USBInterruptLineRemapCmd>:
  *         @arg  USB Device Low Priority (USB_LP) interrupt mapped to line 20.
  *         @arg  USB Wakeup Interrupt (USB_WKUP) interrupt mapped to line 42.
  * @retval None
  */
void SYSCFG_USBInterruptLineRemapCmd(FunctionalState NewState)
{
 800810c:	b480      	push	{r7}
 800810e:	b083      	sub	sp, #12
 8008110:	af00      	add	r7, sp, #0
 8008112:	4603      	mov	r3, r0
 8008114:	71fb      	strb	r3, [r7, #7]
  /* Check the parameter */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Remap the USB interupt lines */
  *(__IO uint32_t *) CFGR1_USBITRMP_BB = (uint32_t)NewState;
 8008116:	f04f 0314 	mov.w	r3, #20
 800811a:	f2c4 2320 	movt	r3, #16928	; 0x4220
 800811e:	79fa      	ldrb	r2, [r7, #7]
 8008120:	601a      	str	r2, [r3, #0]
}
 8008122:	f107 070c 	add.w	r7, r7, #12
 8008126:	46bd      	mov	sp, r7
 8008128:	bc80      	pop	{r7}
 800812a:	4770      	bx	lr

0800812c <SYSCFG_I2CFastModePlusConfig>:
  * @note  For all I2C2 pins fast mode plus driving capability can be enabled
  *        only by using SYSCFG_I2CFastModePlus_I2C2 parameter.
  * @retval None
  */
void SYSCFG_I2CFastModePlusConfig(uint32_t SYSCFG_I2CFastModePlus, FunctionalState NewState)
{
 800812c:	b480      	push	{r7}
 800812e:	b083      	sub	sp, #12
 8008130:	af00      	add	r7, sp, #0
 8008132:	6078      	str	r0, [r7, #4]
 8008134:	460b      	mov	r3, r1
 8008136:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SYSCFG_I2C_FMP(SYSCFG_I2CFastModePlus));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8008138:	78fb      	ldrb	r3, [r7, #3]
 800813a:	2b00      	cmp	r3, #0
 800813c:	d00c      	beq.n	8008158 <SYSCFG_I2CFastModePlusConfig+0x2c>
  {
    /* Enable fast mode plus driving capability for selected I2C pin */
    SYSCFG->CFGR1 |= (uint32_t)SYSCFG_I2CFastModePlus;
 800813e:	f04f 0300 	mov.w	r3, #0
 8008142:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8008146:	f04f 0200 	mov.w	r2, #0
 800814a:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800814e:	6811      	ldr	r1, [r2, #0]
 8008150:	687a      	ldr	r2, [r7, #4]
 8008152:	430a      	orrs	r2, r1
 8008154:	601a      	str	r2, [r3, #0]
 8008156:	e00d      	b.n	8008174 <SYSCFG_I2CFastModePlusConfig+0x48>
  }
  else
  {
    /* Disable fast mode plus driving capability for selected I2C pin */
    SYSCFG->CFGR1 &= (uint32_t)(~SYSCFG_I2CFastModePlus);
 8008158:	f04f 0300 	mov.w	r3, #0
 800815c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8008160:	f04f 0200 	mov.w	r2, #0
 8008164:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8008168:	6811      	ldr	r1, [r2, #0]
 800816a:	687a      	ldr	r2, [r7, #4]
 800816c:	ea6f 0202 	mvn.w	r2, r2
 8008170:	400a      	ands	r2, r1
 8008172:	601a      	str	r2, [r3, #0]
  }
}
 8008174:	f107 070c 	add.w	r7, r7, #12
 8008178:	46bd      	mov	sp, r7
 800817a:	bc80      	pop	{r7}
 800817c:	4770      	bx	lr
 800817e:	bf00      	nop

08008180 <SYSCFG_ITConfig>:
  * @param  NewState: new state of the specified SYSCFG interrupts.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SYSCFG_ITConfig(uint32_t SYSCFG_IT, FunctionalState NewState)  
{
 8008180:	b480      	push	{r7}
 8008182:	b083      	sub	sp, #12
 8008184:	af00      	add	r7, sp, #0
 8008186:	6078      	str	r0, [r7, #4]
 8008188:	460b      	mov	r3, r1
 800818a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SYSCFG_IT(SYSCFG_IT)); 

  if (NewState != DISABLE)
 800818c:	78fb      	ldrb	r3, [r7, #3]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d00c      	beq.n	80081ac <SYSCFG_ITConfig+0x2c>
  {
    /* Enable the selected SYSCFG interrupts */
    SYSCFG->CFGR1 |= SYSCFG_IT;
 8008192:	f04f 0300 	mov.w	r3, #0
 8008196:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800819a:	f04f 0200 	mov.w	r2, #0
 800819e:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80081a2:	6811      	ldr	r1, [r2, #0]
 80081a4:	687a      	ldr	r2, [r7, #4]
 80081a6:	430a      	orrs	r2, r1
 80081a8:	601a      	str	r2, [r3, #0]
 80081aa:	e00d      	b.n	80081c8 <SYSCFG_ITConfig+0x48>
  }
  else
  {
    /* Disable the selected SYSCFG interrupts */
    SYSCFG->CFGR1 &= ((uint32_t)~SYSCFG_IT);
 80081ac:	f04f 0300 	mov.w	r3, #0
 80081b0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80081b4:	f04f 0200 	mov.w	r2, #0
 80081b8:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80081bc:	6811      	ldr	r1, [r2, #0]
 80081be:	687a      	ldr	r2, [r7, #4]
 80081c0:	ea6f 0202 	mvn.w	r2, r2
 80081c4:	400a      	ands	r2, r1
 80081c6:	601a      	str	r2, [r3, #0]
  }
}
 80081c8:	f107 070c 	add.w	r7, r7, #12
 80081cc:	46bd      	mov	sp, r7
 80081ce:	bc80      	pop	{r7}
 80081d0:	4770      	bx	lr
 80081d2:	bf00      	nop

080081d4 <SYSCFG_EXTILineConfig>:
  * @param  EXTI_PinSourcex: specifies the EXTI line to be configured.
  *         This parameter can be EXTI_PinSourcex where x can be (0..15)
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 80081d4:	b490      	push	{r4, r7}
 80081d6:	b084      	sub	sp, #16
 80081d8:	af00      	add	r7, sp, #0
 80081da:	4602      	mov	r2, r0
 80081dc:	460b      	mov	r3, r1
 80081de:	71fa      	strb	r2, [r7, #7]
 80081e0:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 80081e2:	f04f 0300 	mov.w	r3, #0
 80081e6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 80081e8:	79bb      	ldrb	r3, [r7, #6]
 80081ea:	f003 0303 	and.w	r3, r3, #3
 80081ee:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80081f2:	f04f 020f 	mov.w	r2, #15
 80081f6:	fa02 f303 	lsl.w	r3, r2, r3
 80081fa:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 80081fc:	f04f 0300 	mov.w	r3, #0
 8008200:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8008204:	79ba      	ldrb	r2, [r7, #6]
 8008206:	ea4f 0292 	mov.w	r2, r2, lsr #2
 800820a:	b2d2      	uxtb	r2, r2
 800820c:	4610      	mov	r0, r2
 800820e:	f04f 0200 	mov.w	r2, #0
 8008212:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8008216:	79b9      	ldrb	r1, [r7, #6]
 8008218:	ea4f 0191 	mov.w	r1, r1, lsr #2
 800821c:	b2c9      	uxtb	r1, r1
 800821e:	f101 0102 	add.w	r1, r1, #2
 8008222:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8008226:	68fa      	ldr	r2, [r7, #12]
 8008228:	ea6f 0202 	mvn.w	r2, r2
 800822c:	4011      	ands	r1, r2
 800822e:	f100 0202 	add.w	r2, r0, #2
 8008232:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 8008236:	f04f 0300 	mov.w	r3, #0
 800823a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800823e:	79ba      	ldrb	r2, [r7, #6]
 8008240:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8008244:	b2d2      	uxtb	r2, r2
 8008246:	4610      	mov	r0, r2
 8008248:	f04f 0200 	mov.w	r2, #0
 800824c:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8008250:	79b9      	ldrb	r1, [r7, #6]
 8008252:	ea4f 0191 	mov.w	r1, r1, lsr #2
 8008256:	b2c9      	uxtb	r1, r1
 8008258:	f101 0102 	add.w	r1, r1, #2
 800825c:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8008260:	79fc      	ldrb	r4, [r7, #7]
 8008262:	79ba      	ldrb	r2, [r7, #6]
 8008264:	f002 0203 	and.w	r2, r2, #3
 8008268:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800826c:	fa04 f202 	lsl.w	r2, r4, r2
 8008270:	4311      	orrs	r1, r2
 8008272:	f100 0202 	add.w	r2, r0, #2
 8008276:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800827a:	f107 0710 	add.w	r7, r7, #16
 800827e:	46bd      	mov	sp, r7
 8008280:	bc90      	pop	{r4, r7}
 8008282:	4770      	bx	lr

08008284 <SYSCFG_BreakConfig>:
  *     @arg SYSCFG_Break_SRAMParity: SRAM Parity error is connected to the break input of TIM1.
  *     @arg SYSCFG_Break_HardFault: Lockup output of CortexM4 is connected to the break input of TIM1.
  * @retval None
  */
void SYSCFG_BreakConfig(uint32_t SYSCFG_Break)
{
 8008284:	b480      	push	{r7}
 8008286:	b083      	sub	sp, #12
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_LOCK_CONFIG(SYSCFG_Break));

  SYSCFG->CFGR2 |= (uint32_t) SYSCFG_Break;
 800828c:	f04f 0300 	mov.w	r3, #0
 8008290:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8008294:	f04f 0200 	mov.w	r2, #0
 8008298:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800829c:	6991      	ldr	r1, [r2, #24]
 800829e:	687a      	ldr	r2, [r7, #4]
 80082a0:	430a      	orrs	r2, r1
 80082a2:	619a      	str	r2, [r3, #24]
}
 80082a4:	f107 070c 	add.w	r7, r7, #12
 80082a8:	46bd      	mov	sp, r7
 80082aa:	bc80      	pop	{r7}
 80082ac:	4770      	bx	lr
 80082ae:	bf00      	nop

080082b0 <SYSCFG_BypassParityCheckDisable>:
  *         To re-enable the parity check on RAM perform a system reset.  
  * @param  None
  * @retval None
  */
void SYSCFG_BypassParityCheckDisable(void)
{
 80082b0:	b480      	push	{r7}
 80082b2:	af00      	add	r7, sp, #0
  /* Disable the adddress parity check on RAM */
  *(__IO uint32_t *) CFGR1_BYPADDRPAR_BB = (uint32_t)0x00000001;
 80082b4:	f44f 7344 	mov.w	r3, #784	; 0x310
 80082b8:	f2c4 2320 	movt	r3, #16928	; 0x4220
 80082bc:	f04f 0201 	mov.w	r2, #1
 80082c0:	601a      	str	r2, [r3, #0]
}
 80082c2:	46bd      	mov	sp, r7
 80082c4:	bc80      	pop	{r7}
 80082c6:	4770      	bx	lr

080082c8 <SYSCFG_SRAMWRPEnable>:
  *         To disable the ICODE SRAM write protection perform a system reset.
  * @param  None
  * @retval None
  */
void SYSCFG_SRAMWRPEnable(uint32_t SYSCFG_SRAMWRP)
{
 80082c8:	b480      	push	{r7}
 80082ca:	b083      	sub	sp, #12
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_PAGE(SYSCFG_SRAMWRP));

  /* Enable the write-protection on the selected ICODE SRAM page */
  SYSCFG->RCR |= (uint32_t)SYSCFG_SRAMWRP;
 80082d0:	f04f 0300 	mov.w	r3, #0
 80082d4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80082d8:	f04f 0200 	mov.w	r2, #0
 80082dc:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80082e0:	6851      	ldr	r1, [r2, #4]
 80082e2:	687a      	ldr	r2, [r7, #4]
 80082e4:	430a      	orrs	r2, r1
 80082e6:	605a      	str	r2, [r3, #4]
}
 80082e8:	f107 070c 	add.w	r7, r7, #12
 80082ec:	46bd      	mov	sp, r7
 80082ee:	bc80      	pop	{r7}
 80082f0:	4770      	bx	lr
 80082f2:	bf00      	nop

080082f4 <SYSCFG_GetFlagStatus>:
  *   This parameter can be one of the following values:
  *     @arg SYSCFG_FLAG_PE: SRAM parity error flag.
  * @retval The new state of SYSCFG_Flag (SET or RESET).
  */
FlagStatus SYSCFG_GetFlagStatus(uint32_t SYSCFG_Flag)
{
 80082f4:	b480      	push	{r7}
 80082f6:	b085      	sub	sp, #20
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 80082fc:	f04f 0300 	mov.w	r3, #0
 8008300:	73fb      	strb	r3, [r7, #15]

  /* Check the parameter */
  assert_param(IS_SYSCFG_FLAG(SYSCFG_Flag));

  /* Check the status of the specified SPI flag */
  if ((SYSCFG->CFGR2 & SYSCFG_CFGR2_SRAM_PE) != (uint32_t)RESET)
 8008302:	f04f 0300 	mov.w	r3, #0
 8008306:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800830a:	699b      	ldr	r3, [r3, #24]
 800830c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008310:	2b00      	cmp	r3, #0
 8008312:	d003      	beq.n	800831c <SYSCFG_GetFlagStatus+0x28>
  {
    /* SYSCFG_Flag is set */
    bitstatus = SET;
 8008314:	f04f 0301 	mov.w	r3, #1
 8008318:	73fb      	strb	r3, [r7, #15]
 800831a:	e002      	b.n	8008322 <SYSCFG_GetFlagStatus+0x2e>
  }
  else
  {
    /* SYSCFG_Flag is reset */
    bitstatus = RESET;
 800831c:	f04f 0300 	mov.w	r3, #0
 8008320:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SYSCFG_Flag status */
  return  bitstatus;
 8008322:	7bfb      	ldrb	r3, [r7, #15]
}
 8008324:	4618      	mov	r0, r3
 8008326:	f107 0714 	add.w	r7, r7, #20
 800832a:	46bd      	mov	sp, r7
 800832c:	bc80      	pop	{r7}
 800832e:	4770      	bx	lr

08008330 <SYSCFG_ClearFlag>:
  *   This parameter can be any combination of the following values:
  *     @arg SYSCFG_FLAG_PE: SRAM parity error flag.
  * @retval None
  */
void SYSCFG_ClearFlag(uint32_t SYSCFG_Flag)
{
 8008330:	b480      	push	{r7}
 8008332:	b083      	sub	sp, #12
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_FLAG(SYSCFG_Flag));

  SYSCFG->CFGR2 |= (uint32_t) SYSCFG_Flag;
 8008338:	f04f 0300 	mov.w	r3, #0
 800833c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8008340:	f04f 0200 	mov.w	r2, #0
 8008344:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8008348:	6991      	ldr	r1, [r2, #24]
 800834a:	687a      	ldr	r2, [r7, #4]
 800834c:	430a      	orrs	r2, r1
 800834e:	619a      	str	r2, [r3, #24]
}
 8008350:	f107 070c 	add.w	r7, r7, #12
 8008354:	46bd      	mov	sp, r7
 8008356:	bc80      	pop	{r7}
 8008358:	4770      	bx	lr
 800835a:	bf00      	nop

0800835c <TIM_DeInit>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 6 ,7 ,8, 15, 16 or 17 to select the TIM peripheral.
  * @retval None

  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 800835c:	b580      	push	{r7, lr}
 800835e:	b082      	sub	sp, #8
 8008360:	af00      	add	r7, sp, #0
 8008362:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
 8008364:	687a      	ldr	r2, [r7, #4]
 8008366:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 800836a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800836e:	429a      	cmp	r2, r3
 8008370:	d10c      	bne.n	800838c <TIM_DeInit+0x30>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8008372:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8008376:	f04f 0101 	mov.w	r1, #1
 800837a:	f7fe ffa3 	bl	80072c4 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 800837e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8008382:	f04f 0100 	mov.w	r1, #0
 8008386:	f7fe ff9d 	bl	80072c4 <RCC_APB2PeriphResetCmd>
 800838a:	e0af      	b.n	80084ec <TIM_DeInit+0x190>
  } 
  else if (TIMx == TIM2) 
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008392:	d10c      	bne.n	80083ae <TIM_DeInit+0x52>
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8008394:	f04f 0001 	mov.w	r0, #1
 8008398:	f04f 0101 	mov.w	r1, #1
 800839c:	f7fe ffbc 	bl	8007318 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 80083a0:	f04f 0001 	mov.w	r0, #1
 80083a4:	f04f 0100 	mov.w	r1, #0
 80083a8:	f7fe ffb6 	bl	8007318 <RCC_APB1PeriphResetCmd>
 80083ac:	e09e      	b.n	80084ec <TIM_DeInit+0x190>
  }  
  else if (TIMx == TIM3)
 80083ae:	687a      	ldr	r2, [r7, #4]
 80083b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80083b4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80083b8:	429a      	cmp	r2, r3
 80083ba:	d10c      	bne.n	80083d6 <TIM_DeInit+0x7a>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 80083bc:	f04f 0002 	mov.w	r0, #2
 80083c0:	f04f 0101 	mov.w	r1, #1
 80083c4:	f7fe ffa8 	bl	8007318 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 80083c8:	f04f 0002 	mov.w	r0, #2
 80083cc:	f04f 0100 	mov.w	r1, #0
 80083d0:	f7fe ffa2 	bl	8007318 <RCC_APB1PeriphResetCmd>
 80083d4:	e08a      	b.n	80084ec <TIM_DeInit+0x190>
  }  
  else if (TIMx == TIM4)
 80083d6:	687a      	ldr	r2, [r7, #4]
 80083d8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80083dc:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80083e0:	429a      	cmp	r2, r3
 80083e2:	d10c      	bne.n	80083fe <TIM_DeInit+0xa2>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 80083e4:	f04f 0004 	mov.w	r0, #4
 80083e8:	f04f 0101 	mov.w	r1, #1
 80083ec:	f7fe ff94 	bl	8007318 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 80083f0:	f04f 0004 	mov.w	r0, #4
 80083f4:	f04f 0100 	mov.w	r1, #0
 80083f8:	f7fe ff8e 	bl	8007318 <RCC_APB1PeriphResetCmd>
 80083fc:	e076      	b.n	80084ec <TIM_DeInit+0x190>
  }   
  else if (TIMx == TIM6)  
 80083fe:	687a      	ldr	r2, [r7, #4]
 8008400:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008404:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008408:	429a      	cmp	r2, r3
 800840a:	d10c      	bne.n	8008426 <TIM_DeInit+0xca>
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 800840c:	f04f 0010 	mov.w	r0, #16
 8008410:	f04f 0101 	mov.w	r1, #1
 8008414:	f7fe ff80 	bl	8007318 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8008418:	f04f 0010 	mov.w	r0, #16
 800841c:	f04f 0100 	mov.w	r1, #0
 8008420:	f7fe ff7a 	bl	8007318 <RCC_APB1PeriphResetCmd>
 8008424:	e062      	b.n	80084ec <TIM_DeInit+0x190>
  }  
  else if (TIMx == TIM7)
 8008426:	687a      	ldr	r2, [r7, #4]
 8008428:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800842c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008430:	429a      	cmp	r2, r3
 8008432:	d10c      	bne.n	800844e <TIM_DeInit+0xf2>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 8008434:	f04f 0020 	mov.w	r0, #32
 8008438:	f04f 0101 	mov.w	r1, #1
 800843c:	f7fe ff6c 	bl	8007318 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8008440:	f04f 0020 	mov.w	r0, #32
 8008444:	f04f 0100 	mov.w	r1, #0
 8008448:	f7fe ff66 	bl	8007318 <RCC_APB1PeriphResetCmd>
 800844c:	e04e      	b.n	80084ec <TIM_DeInit+0x190>
  }  
  else if (TIMx == TIM8)
 800844e:	687a      	ldr	r2, [r7, #4]
 8008450:	f44f 5350 	mov.w	r3, #13312	; 0x3400
 8008454:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8008458:	429a      	cmp	r2, r3
 800845a:	d10c      	bne.n	8008476 <TIM_DeInit+0x11a>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 800845c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8008460:	f04f 0101 	mov.w	r1, #1
 8008464:	f7fe ff2e 	bl	80072c4 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8008468:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800846c:	f04f 0100 	mov.w	r1, #0
 8008470:	f7fe ff28 	bl	80072c4 <RCC_APB2PeriphResetCmd>
 8008474:	e03a      	b.n	80084ec <TIM_DeInit+0x190>
  }    
  else if (TIMx == TIM15)
 8008476:	687a      	ldr	r2, [r7, #4]
 8008478:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800847c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8008480:	429a      	cmp	r2, r3
 8008482:	d10c      	bne.n	800849e <TIM_DeInit+0x142>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, ENABLE);
 8008484:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8008488:	f04f 0101 	mov.w	r1, #1
 800848c:	f7fe ff1a 	bl	80072c4 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, DISABLE);  
 8008490:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8008494:	f04f 0100 	mov.w	r1, #0
 8008498:	f7fe ff14 	bl	80072c4 <RCC_APB2PeriphResetCmd>
 800849c:	e026      	b.n	80084ec <TIM_DeInit+0x190>
  }  
  else if (TIMx == TIM16) 
 800849e:	687a      	ldr	r2, [r7, #4]
 80084a0:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80084a4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80084a8:	429a      	cmp	r2, r3
 80084aa:	d10c      	bne.n	80084c6 <TIM_DeInit+0x16a>
  {       
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, ENABLE);
 80084ac:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80084b0:	f04f 0101 	mov.w	r1, #1
 80084b4:	f7fe ff06 	bl	80072c4 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, DISABLE);  
 80084b8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80084bc:	f04f 0100 	mov.w	r1, #0
 80084c0:	f7fe ff00 	bl	80072c4 <RCC_APB2PeriphResetCmd>
 80084c4:	e012      	b.n	80084ec <TIM_DeInit+0x190>
  }  
  else
  { 
    if (TIMx == TIM17) 
 80084c6:	687a      	ldr	r2, [r7, #4]
 80084c8:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 80084cc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80084d0:	429a      	cmp	r2, r3
 80084d2:	d10b      	bne.n	80084ec <TIM_DeInit+0x190>
    {     
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, ENABLE);
 80084d4:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80084d8:	f04f 0101 	mov.w	r1, #1
 80084dc:	f7fe fef2 	bl	80072c4 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE); 
 80084e0:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80084e4:	f04f 0100 	mov.w	r1, #0
 80084e8:	f7fe feec 	bl	80072c4 <RCC_APB2PeriphResetCmd>
    }   
  }
}
 80084ec:	f107 0708 	add.w	r7, r7, #8
 80084f0:	46bd      	mov	sp, r7
 80084f2:	bd80      	pop	{r7, pc}

080084f4 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80084f4:	b480      	push	{r7}
 80084f6:	b085      	sub	sp, #20
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	6078      	str	r0, [r7, #4]
 80084fc:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80084fe:	f04f 0300 	mov.w	r3, #0
 8008502:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	881b      	ldrh	r3, [r3, #0]
 8008508:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || 
 800850a:	687a      	ldr	r2, [r7, #4]
 800850c:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8008510:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8008514:	429a      	cmp	r2, r3
 8008516:	d018      	beq.n	800854a <TIM_TimeBaseInit+0x56>
 8008518:	687a      	ldr	r2, [r7, #4]
 800851a:	f44f 5350 	mov.w	r3, #13312	; 0x3400
 800851e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8008522:	429a      	cmp	r2, r3
 8008524:	d011      	beq.n	800854a <TIM_TimeBaseInit+0x56>
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800852c:	d00d      	beq.n	800854a <TIM_TimeBaseInit+0x56>
 800852e:	687a      	ldr	r2, [r7, #4]
 8008530:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008534:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008538:	429a      	cmp	r2, r3
 800853a:	d006      	beq.n	800854a <TIM_TimeBaseInit+0x56>
     (TIMx == TIM3)|| (TIMx == TIM4)) 
 800853c:	687a      	ldr	r2, [r7, #4]
 800853e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008542:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008546:	429a      	cmp	r2, r3
 8008548:	d108      	bne.n	800855c <TIM_TimeBaseInit+0x68>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 800854a:	89fb      	ldrh	r3, [r7, #14]
 800854c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008550:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	885a      	ldrh	r2, [r3, #2]
 8008556:	89fb      	ldrh	r3, [r7, #14]
 8008558:	4313      	orrs	r3, r2
 800855a:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 800855c:	687a      	ldr	r2, [r7, #4]
 800855e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008562:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008566:	429a      	cmp	r2, r3
 8008568:	d00f      	beq.n	800858a <TIM_TimeBaseInit+0x96>
 800856a:	687a      	ldr	r2, [r7, #4]
 800856c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8008570:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008574:	429a      	cmp	r2, r3
 8008576:	d008      	beq.n	800858a <TIM_TimeBaseInit+0x96>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8008578:	89fb      	ldrh	r3, [r7, #14]
 800857a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800857e:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8008580:	683b      	ldr	r3, [r7, #0]
 8008582:	891a      	ldrh	r2, [r3, #8]
 8008584:	89fb      	ldrh	r3, [r7, #14]
 8008586:	4313      	orrs	r3, r2
 8008588:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	89fa      	ldrh	r2, [r7, #14]
 800858e:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8008590:	683b      	ldr	r3, [r7, #0]
 8008592:	685a      	ldr	r2, [r3, #4]
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8008598:	683b      	ldr	r3, [r7, #0]
 800859a:	881a      	ldrh	r2, [r3, #0]
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15) || 
 80085a0:	687a      	ldr	r2, [r7, #4]
 80085a2:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 80085a6:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80085aa:	429a      	cmp	r2, r3
 80085ac:	d01b      	beq.n	80085e6 <TIM_TimeBaseInit+0xf2>
 80085ae:	687a      	ldr	r2, [r7, #4]
 80085b0:	f44f 5350 	mov.w	r3, #13312	; 0x3400
 80085b4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80085b8:	429a      	cmp	r2, r3
 80085ba:	d014      	beq.n	80085e6 <TIM_TimeBaseInit+0xf2>
 80085bc:	687a      	ldr	r2, [r7, #4]
 80085be:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80085c2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80085c6:	429a      	cmp	r2, r3
 80085c8:	d00d      	beq.n	80085e6 <TIM_TimeBaseInit+0xf2>
 80085ca:	687a      	ldr	r2, [r7, #4]
 80085cc:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80085d0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80085d4:	429a      	cmp	r2, r3
 80085d6:	d006      	beq.n	80085e6 <TIM_TimeBaseInit+0xf2>
      (TIMx == TIM16) || (TIMx == TIM17))  
 80085d8:	687a      	ldr	r2, [r7, #4]
 80085da:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 80085de:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80085e2:	429a      	cmp	r2, r3
 80085e4:	d104      	bne.n	80085f0 <TIM_TimeBaseInit+0xfc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80085e6:	683b      	ldr	r3, [r7, #0]
 80085e8:	7a9b      	ldrb	r3, [r3, #10]
 80085ea:	461a      	mov	r2, r3
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	f04f 0201 	mov.w	r2, #1
 80085f6:	615a      	str	r2, [r3, #20]
}
 80085f8:	f107 0714 	add.w	r7, r7, #20
 80085fc:	46bd      	mov	sp, r7
 80085fe:	bc80      	pop	{r7}
 8008600:	4770      	bx	lr
 8008602:	bf00      	nop

08008604 <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8008604:	b480      	push	{r7}
 8008606:	b083      	sub	sp, #12
 8008608:	af00      	add	r7, sp, #0
 800860a:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	f04f 32ff 	mov.w	r2, #4294967295
 8008612:	605a      	str	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	f04f 0200 	mov.w	r2, #0
 800861a:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	f04f 0200 	mov.w	r2, #0
 8008622:	811a      	strh	r2, [r3, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	f04f 0200 	mov.w	r2, #0
 800862a:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	f04f 0200 	mov.w	r2, #0
 8008632:	729a      	strb	r2, [r3, #10]
}
 8008634:	f107 070c 	add.w	r7, r7, #12
 8008638:	46bd      	mov	sp, r7
 800863a:	bc80      	pop	{r7}
 800863c:	4770      	bx	lr
 800863e:	bf00      	nop

08008640 <TIM_PrescalerConfig>:
  *            @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
  *            @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediatly.
  * @retval None
  */
void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
{
 8008640:	b480      	push	{r7}
 8008642:	b083      	sub	sp, #12
 8008644:	af00      	add	r7, sp, #0
 8008646:	6078      	str	r0, [r7, #4]
 8008648:	4613      	mov	r3, r2
 800864a:	460a      	mov	r2, r1
 800864c:	807a      	strh	r2, [r7, #2]
 800864e:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	887a      	ldrh	r2, [r7, #2]
 8008654:	851a      	strh	r2, [r3, #40]	; 0x28
  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 8008656:	883a      	ldrh	r2, [r7, #0]
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	615a      	str	r2, [r3, #20]
}
 800865c:	f107 070c 	add.w	r7, r7, #12
 8008660:	46bd      	mov	sp, r7
 8008662:	bc80      	pop	{r7}
 8008664:	4770      	bx	lr
 8008666:	bf00      	nop

08008668 <TIM_CounterModeConfig>:
  *            @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
  *            @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
  * @retval None
  */
void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
{
 8008668:	b480      	push	{r7}
 800866a:	b085      	sub	sp, #20
 800866c:	af00      	add	r7, sp, #0
 800866e:	6078      	str	r0, [r7, #4]
 8008670:	460b      	mov	r3, r1
 8008672:	807b      	strh	r3, [r7, #2]
  uint16_t tmpcr1 = 0;
 8008674:	f04f 0300 	mov.w	r3, #0
 8008678:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));

  tmpcr1 = TIMx->CR1;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	881b      	ldrh	r3, [r3, #0]
 800867e:	81fb      	strh	r3, [r7, #14]

  /* Reset the CMS and DIR Bits */
  tmpcr1 &= (uint16_t)~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008680:	89fb      	ldrh	r3, [r7, #14]
 8008682:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008686:	81fb      	strh	r3, [r7, #14]

  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 8008688:	89fa      	ldrh	r2, [r7, #14]
 800868a:	887b      	ldrh	r3, [r7, #2]
 800868c:	4313      	orrs	r3, r2
 800868e:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	89fa      	ldrh	r2, [r7, #14]
 8008694:	801a      	strh	r2, [r3, #0]
}
 8008696:	f107 0714 	add.w	r7, r7, #20
 800869a:	46bd      	mov	sp, r7
 800869c:	bc80      	pop	{r7}
 800869e:	4770      	bx	lr

080086a0 <TIM_SetCounter>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 6 ,7 ,8, 15, 16 or 17 to select the TIM peripheral.
  * @param  Counter: specifies the Counter register new value.
  * @retval None
  */
void TIM_SetCounter(TIM_TypeDef* TIMx, uint32_t Counter)
{
 80086a0:	b480      	push	{r7}
 80086a2:	b083      	sub	sp, #12
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	6078      	str	r0, [r7, #4]
 80086a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
   assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	683a      	ldr	r2, [r7, #0]
 80086ae:	625a      	str	r2, [r3, #36]	; 0x24
}
 80086b0:	f107 070c 	add.w	r7, r7, #12
 80086b4:	46bd      	mov	sp, r7
 80086b6:	bc80      	pop	{r7}
 80086b8:	4770      	bx	lr
 80086ba:	bf00      	nop

080086bc <TIM_SetAutoreload>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 6 ,7 ,8, 15, 16 or 17 to select the TIM peripheral.
  * @param  Autoreload: specifies the Autoreload register new value.
  * @retval None
  */
void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint32_t Autoreload)
{
 80086bc:	b480      	push	{r7}
 80086be:	b083      	sub	sp, #12
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	6078      	str	r0, [r7, #4]
 80086c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	683a      	ldr	r2, [r7, #0]
 80086ca:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80086cc:	f107 070c 	add.w	r7, r7, #12
 80086d0:	46bd      	mov	sp, r7
 80086d2:	bc80      	pop	{r7}
 80086d4:	4770      	bx	lr
 80086d6:	bf00      	nop

080086d8 <TIM_GetCounter>:
  * @brief  Gets the TIMx Counter value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 6 ,7 ,8, 15, 16 or 17 to select the TIM peripheral.
  * @retval Counter Register value
  */
uint32_t TIM_GetCounter(TIM_TypeDef* TIMx)
{
 80086d8:	b480      	push	{r7}
 80086da:	b083      	sub	sp, #12
 80086dc:	af00      	add	r7, sp, #0
 80086de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 80086e4:	4618      	mov	r0, r3
 80086e6:	f107 070c 	add.w	r7, r7, #12
 80086ea:	46bd      	mov	sp, r7
 80086ec:	bc80      	pop	{r7}
 80086ee:	4770      	bx	lr

080086f0 <TIM_GetPrescaler>:
  * @brief  Gets the TIMx Prescaler value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 6 ,7 ,8, 15, 16 or 17 to select the TIM peripheral.
  * @retval Prescaler Register value.
  */
uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
{
 80086f0:	b480      	push	{r7}
 80086f2:	b083      	sub	sp, #12
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Prescaler Register value */
  return TIMx->PSC;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80086fc:	b29b      	uxth	r3, r3
}
 80086fe:	4618      	mov	r0, r3
 8008700:	f107 070c 	add.w	r7, r7, #12
 8008704:	46bd      	mov	sp, r7
 8008706:	bc80      	pop	{r7}
 8008708:	4770      	bx	lr
 800870a:	bf00      	nop

0800870c <TIM_UpdateDisableConfig>:
  * @param  NewState: new state of the TIMx UDIS bit
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800870c:	b480      	push	{r7}
 800870e:	b083      	sub	sp, #12
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
 8008714:	460b      	mov	r3, r1
 8008716:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8008718:	78fb      	ldrb	r3, [r7, #3]
 800871a:	2b00      	cmp	r3, #0
 800871c:	d008      	beq.n	8008730 <TIM_UpdateDisableConfig+0x24>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= TIM_CR1_UDIS;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	881b      	ldrh	r3, [r3, #0]
 8008722:	b29b      	uxth	r3, r3
 8008724:	f043 0302 	orr.w	r3, r3, #2
 8008728:	b29a      	uxth	r2, r3
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	801a      	strh	r2, [r3, #0]
 800872e:	e007      	b.n	8008740 <TIM_UpdateDisableConfig+0x34>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_UDIS;
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	881b      	ldrh	r3, [r3, #0]
 8008734:	b29b      	uxth	r3, r3
 8008736:	f023 0302 	bic.w	r3, r3, #2
 800873a:	b29a      	uxth	r2, r3
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	801a      	strh	r2, [r3, #0]
  }
}
 8008740:	f107 070c 	add.w	r7, r7, #12
 8008744:	46bd      	mov	sp, r7
 8008746:	bc80      	pop	{r7}
 8008748:	4770      	bx	lr
 800874a:	bf00      	nop

0800874c <TIM_UpdateRequestConfig>:
  *                 generation through the slave mode controller.
  *            @arg TIM_UpdateSource_Global: Source of update is counter overflow/underflow.
  * @retval None
  */
void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
{
 800874c:	b480      	push	{r7}
 800874e:	b083      	sub	sp, #12
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
 8008754:	460b      	mov	r3, r1
 8008756:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 8008758:	887b      	ldrh	r3, [r7, #2]
 800875a:	2b00      	cmp	r3, #0
 800875c:	d008      	beq.n	8008770 <TIM_UpdateRequestConfig+0x24>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= TIM_CR1_URS;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	881b      	ldrh	r3, [r3, #0]
 8008762:	b29b      	uxth	r3, r3
 8008764:	f043 0304 	orr.w	r3, r3, #4
 8008768:	b29a      	uxth	r2, r3
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	801a      	strh	r2, [r3, #0]
 800876e:	e007      	b.n	8008780 <TIM_UpdateRequestConfig+0x34>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_URS;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	881b      	ldrh	r3, [r3, #0]
 8008774:	b29b      	uxth	r3, r3
 8008776:	f023 0304 	bic.w	r3, r3, #4
 800877a:	b29a      	uxth	r2, r3
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	801a      	strh	r2, [r3, #0]
  }
}
 8008780:	f107 070c 	add.w	r7, r7, #12
 8008784:	46bd      	mov	sp, r7
 8008786:	bc80      	pop	{r7}
 8008788:	4770      	bx	lr
 800878a:	bf00      	nop

0800878c <TIM_UIFRemap>:
  * @param  NewState: new state of the UIFREMAP bit.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_UIFRemap(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800878c:	b480      	push	{r7}
 800878e:	b083      	sub	sp, #12
 8008790:	af00      	add	r7, sp, #0
 8008792:	6078      	str	r0, [r7, #4]
 8008794:	460b      	mov	r3, r1
 8008796:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8008798:	78fb      	ldrb	r3, [r7, #3]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d008      	beq.n	80087b0 <TIM_UIFRemap+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_UIFREMAP;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	881b      	ldrh	r3, [r3, #0]
 80087a2:	b29b      	uxth	r3, r3
 80087a4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80087a8:	b29a      	uxth	r2, r3
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	801a      	strh	r2, [r3, #0]
 80087ae:	e007      	b.n	80087c0 <TIM_UIFRemap+0x34>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_UIFREMAP;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	881b      	ldrh	r3, [r3, #0]
 80087b4:	b29b      	uxth	r3, r3
 80087b6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80087ba:	b29a      	uxth	r2, r3
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	801a      	strh	r2, [r3, #0]
  }  
}
 80087c0:	f107 070c 	add.w	r7, r7, #12
 80087c4:	46bd      	mov	sp, r7
 80087c6:	bc80      	pop	{r7}
 80087c8:	4770      	bx	lr
 80087ca:	bf00      	nop

080087cc <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80087cc:	b480      	push	{r7}
 80087ce:	b083      	sub	sp, #12
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	6078      	str	r0, [r7, #4]
 80087d4:	460b      	mov	r3, r1
 80087d6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80087d8:	78fb      	ldrb	r3, [r7, #3]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d008      	beq.n	80087f0 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	881b      	ldrh	r3, [r3, #0]
 80087e2:	b29b      	uxth	r3, r3
 80087e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80087e8:	b29a      	uxth	r2, r3
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	801a      	strh	r2, [r3, #0]
 80087ee:	e007      	b.n	8008800 <TIM_ARRPreloadConfig+0x34>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	881b      	ldrh	r3, [r3, #0]
 80087f4:	b29b      	uxth	r3, r3
 80087f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80087fa:	b29a      	uxth	r2, r3
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	801a      	strh	r2, [r3, #0]
  }
}
 8008800:	f107 070c 	add.w	r7, r7, #12
 8008804:	46bd      	mov	sp, r7
 8008806:	bc80      	pop	{r7}
 8008808:	4770      	bx	lr
 800880a:	bf00      	nop

0800880c <TIM_SelectOnePulseMode>:
  *            @arg TIM_OPMode_Single
  *            @arg TIM_OPMode_Repetitive
  * @retval None
  */
void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
{
 800880c:	b480      	push	{r7}
 800880e:	b083      	sub	sp, #12
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
 8008814:	460b      	mov	r3, r1
 8008816:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));

  /* Reset the OPM Bit */
  TIMx->CR1 &= (uint16_t)~TIM_CR1_OPM;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	881b      	ldrh	r3, [r3, #0]
 800881c:	b29b      	uxth	r3, r3
 800881e:	f023 0308 	bic.w	r3, r3, #8
 8008822:	b29a      	uxth	r2, r3
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	801a      	strh	r2, [r3, #0]

  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	881b      	ldrh	r3, [r3, #0]
 800882c:	b29a      	uxth	r2, r3
 800882e:	887b      	ldrh	r3, [r7, #2]
 8008830:	4313      	orrs	r3, r2
 8008832:	b29a      	uxth	r2, r3
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	801a      	strh	r2, [r3, #0]
}
 8008838:	f107 070c 	add.w	r7, r7, #12
 800883c:	46bd      	mov	sp, r7
 800883e:	bc80      	pop	{r7}
 8008840:	4770      	bx	lr
 8008842:	bf00      	nop

08008844 <TIM_SetClockDivision>:
  *            @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim
  *            @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim
  * @retval None
  */
void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
{
 8008844:	b480      	push	{r7}
 8008846:	b083      	sub	sp, #12
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
 800884c:	460b      	mov	r3, r1
 800884e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));

  /* Reset the CKD Bits */
  TIMx->CR1 &= (uint16_t)(~TIM_CR1_CKD);
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	881b      	ldrh	r3, [r3, #0]
 8008854:	b29b      	uxth	r3, r3
 8008856:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800885a:	b29a      	uxth	r2, r3
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	801a      	strh	r2, [r3, #0]

  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	881b      	ldrh	r3, [r3, #0]
 8008864:	b29a      	uxth	r2, r3
 8008866:	887b      	ldrh	r3, [r7, #2]
 8008868:	4313      	orrs	r3, r2
 800886a:	b29a      	uxth	r2, r3
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	801a      	strh	r2, [r3, #0]
}
 8008870:	f107 070c 	add.w	r7, r7, #12
 8008874:	46bd      	mov	sp, r7
 8008876:	bc80      	pop	{r7}
 8008878:	4770      	bx	lr
 800887a:	bf00      	nop

0800887c <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800887c:	b480      	push	{r7}
 800887e:	b083      	sub	sp, #12
 8008880:	af00      	add	r7, sp, #0
 8008882:	6078      	str	r0, [r7, #4]
 8008884:	460b      	mov	r3, r1
 8008886:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8008888:	78fb      	ldrb	r3, [r7, #3]
 800888a:	2b00      	cmp	r3, #0
 800888c:	d008      	beq.n	80088a0 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	881b      	ldrh	r3, [r3, #0]
 8008892:	b29b      	uxth	r3, r3
 8008894:	f043 0301 	orr.w	r3, r3, #1
 8008898:	b29a      	uxth	r2, r3
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	801a      	strh	r2, [r3, #0]
 800889e:	e007      	b.n	80088b0 <TIM_Cmd+0x34>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	881b      	ldrh	r3, [r3, #0]
 80088a4:	b29b      	uxth	r3, r3
 80088a6:	f023 0301 	bic.w	r3, r3, #1
 80088aa:	b29a      	uxth	r2, r3
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	801a      	strh	r2, [r3, #0]
  }
}
 80088b0:	f107 070c 	add.w	r7, r7, #12
 80088b4:	46bd      	mov	sp, r7
 80088b6:	bc80      	pop	{r7}
 80088b8:	4770      	bx	lr
 80088ba:	bf00      	nop

080088bc <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80088bc:	b480      	push	{r7}
 80088be:	b087      	sub	sp, #28
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
 80088c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80088c6:	f04f 0300 	mov.w	r3, #0
 80088ca:	60fb      	str	r3, [r7, #12]
 80088cc:	f04f 0300 	mov.w	r3, #0
 80088d0:	617b      	str	r3, [r7, #20]
 80088d2:	f04f 0300 	mov.w	r3, #0
 80088d6:	613b      	str	r3, [r7, #16]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint32_t)~TIM_CCER_CC1E;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	6a1b      	ldr	r3, [r3, #32]
 80088dc:	f023 0201 	bic.w	r2, r3, #1
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	6a1b      	ldr	r3, [r3, #32]
 80088e8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	685b      	ldr	r3, [r3, #4]
 80088ee:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	699b      	ldr	r3, [r3, #24]
 80088f4:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint32_t)~TIM_CCMR1_OC1M;
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80088fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008900:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= (uint32_t)~TIM_CCMR1_CC1S;
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	f023 0303 	bic.w	r3, r3, #3
 8008908:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800890a:	683b      	ldr	r3, [r7, #0]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	68fa      	ldr	r2, [r7, #12]
 8008910:	4313      	orrs	r3, r2
 8008912:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC1P;
 8008914:	697b      	ldr	r3, [r7, #20]
 8008916:	f023 0302 	bic.w	r3, r3, #2
 800891a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 800891c:	683b      	ldr	r3, [r7, #0]
 800891e:	899b      	ldrh	r3, [r3, #12]
 8008920:	697a      	ldr	r2, [r7, #20]
 8008922:	4313      	orrs	r3, r2
 8008924:	617b      	str	r3, [r7, #20]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8008926:	683b      	ldr	r3, [r7, #0]
 8008928:	889b      	ldrh	r3, [r3, #4]
 800892a:	697a      	ldr	r2, [r7, #20]
 800892c:	4313      	orrs	r3, r2
 800892e:	617b      	str	r3, [r7, #20]
    
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM15) || (TIMx == TIM16) || (TIMx == TIM17))
 8008930:	687a      	ldr	r2, [r7, #4]
 8008932:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8008936:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800893a:	429a      	cmp	r2, r3
 800893c:	d01b      	beq.n	8008976 <TIM_OC1Init+0xba>
 800893e:	687a      	ldr	r2, [r7, #4]
 8008940:	f44f 5350 	mov.w	r3, #13312	; 0x3400
 8008944:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8008948:	429a      	cmp	r2, r3
 800894a:	d014      	beq.n	8008976 <TIM_OC1Init+0xba>
 800894c:	687a      	ldr	r2, [r7, #4]
 800894e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008952:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8008956:	429a      	cmp	r2, r3
 8008958:	d00d      	beq.n	8008976 <TIM_OC1Init+0xba>
 800895a:	687a      	ldr	r2, [r7, #4]
 800895c:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8008960:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8008964:	429a      	cmp	r2, r3
 8008966:	d006      	beq.n	8008976 <TIM_OC1Init+0xba>
 8008968:	687a      	ldr	r2, [r7, #4]
 800896a:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 800896e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8008972:	429a      	cmp	r2, r3
 8008974:	d123      	bne.n	80089be <TIM_OC1Init+0x102>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint32_t)~TIM_CCER_CC1NP;
 8008976:	697b      	ldr	r3, [r7, #20]
 8008978:	f023 0308 	bic.w	r3, r3, #8
 800897c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	89db      	ldrh	r3, [r3, #14]
 8008982:	697a      	ldr	r2, [r7, #20]
 8008984:	4313      	orrs	r3, r2
 8008986:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= (uint32_t)~TIM_CCER_CC1NE;
 8008988:	697b      	ldr	r3, [r7, #20]
 800898a:	f023 0304 	bic.w	r3, r3, #4
 800898e:	617b      	str	r3, [r7, #20]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	88db      	ldrh	r3, [r3, #6]
 8008994:	697a      	ldr	r2, [r7, #20]
 8008996:	4313      	orrs	r3, r2
 8008998:	617b      	str	r3, [r7, #20]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint32_t)~TIM_CR2_OIS1;
 800899a:	693b      	ldr	r3, [r7, #16]
 800899c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80089a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= (uint32_t)~TIM_CR2_OIS1N;
 80089a2:	693b      	ldr	r3, [r7, #16]
 80089a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80089a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 80089aa:	683b      	ldr	r3, [r7, #0]
 80089ac:	8a1b      	ldrh	r3, [r3, #16]
 80089ae:	693a      	ldr	r2, [r7, #16]
 80089b0:	4313      	orrs	r3, r2
 80089b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 80089b4:	683b      	ldr	r3, [r7, #0]
 80089b6:	8a5b      	ldrh	r3, [r3, #18]
 80089b8:	693a      	ldr	r2, [r7, #16]
 80089ba:	4313      	orrs	r3, r2
 80089bc:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	693a      	ldr	r2, [r7, #16]
 80089c2:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	68fa      	ldr	r2, [r7, #12]
 80089c8:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 80089ca:	683b      	ldr	r3, [r7, #0]
 80089cc:	689a      	ldr	r2, [r3, #8]
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	697a      	ldr	r2, [r7, #20]
 80089d6:	621a      	str	r2, [r3, #32]
}
 80089d8:	f107 071c 	add.w	r7, r7, #28
 80089dc:	46bd      	mov	sp, r7
 80089de:	bc80      	pop	{r7}
 80089e0:	4770      	bx	lr
 80089e2:	bf00      	nop

080089e4 <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80089e4:	b480      	push	{r7}
 80089e6:	b087      	sub	sp, #28
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	6078      	str	r0, [r7, #4]
 80089ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80089ee:	f04f 0300 	mov.w	r3, #0
 80089f2:	60fb      	str	r3, [r7, #12]
 80089f4:	f04f 0300 	mov.w	r3, #0
 80089f8:	617b      	str	r3, [r7, #20]
 80089fa:	f04f 0300 	mov.w	r3, #0
 80089fe:	613b      	str	r3, [r7, #16]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint32_t)~TIM_CCER_CC2E;
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	6a1b      	ldr	r3, [r3, #32]
 8008a04:	f023 0210 	bic.w	r2, r3, #16
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	6a1b      	ldr	r3, [r3, #32]
 8008a10:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	685b      	ldr	r3, [r3, #4]
 8008a16:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	699b      	ldr	r3, [r3, #24]
 8008a1c:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint32_t)~TIM_CCMR1_OC2M;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008a24:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008a28:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= (uint32_t)~TIM_CCMR1_CC2S;
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008a30:	60fb      	str	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint32_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8008a32:	683b      	ldr	r3, [r7, #0]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8008a3a:	68fa      	ldr	r2, [r7, #12]
 8008a3c:	4313      	orrs	r3, r2
 8008a3e:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC2P;
 8008a40:	697b      	ldr	r3, [r7, #20]
 8008a42:	f023 0320 	bic.w	r3, r3, #32
 8008a46:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OCPolarity << 4);
 8008a48:	683b      	ldr	r3, [r7, #0]
 8008a4a:	899b      	ldrh	r3, [r3, #12]
 8008a4c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8008a50:	697a      	ldr	r2, [r7, #20]
 8008a52:	4313      	orrs	r3, r2
 8008a54:	617b      	str	r3, [r7, #20]
  
  /* Set the Output State */
  tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OutputState << 4);
 8008a56:	683b      	ldr	r3, [r7, #0]
 8008a58:	889b      	ldrh	r3, [r3, #4]
 8008a5a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8008a5e:	697a      	ldr	r2, [r7, #20]
 8008a60:	4313      	orrs	r3, r2
 8008a62:	617b      	str	r3, [r7, #20]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8008a64:	687a      	ldr	r2, [r7, #4]
 8008a66:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8008a6a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8008a6e:	429a      	cmp	r2, r3
 8008a70:	d006      	beq.n	8008a80 <TIM_OC2Init+0x9c>
 8008a72:	687a      	ldr	r2, [r7, #4]
 8008a74:	f44f 5350 	mov.w	r3, #13312	; 0x3400
 8008a78:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8008a7c:	429a      	cmp	r2, r3
 8008a7e:	d12b      	bne.n	8008ad8 <TIM_OC2Init+0xf4>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint32_t)~TIM_CCER_CC2NP;
 8008a80:	697b      	ldr	r3, [r7, #20]
 8008a82:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008a86:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	89db      	ldrh	r3, [r3, #14]
 8008a8c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8008a90:	697a      	ldr	r2, [r7, #20]
 8008a92:	4313      	orrs	r3, r2
 8008a94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= (uint32_t)~TIM_CCER_CC2NE;
 8008a96:	697b      	ldr	r3, [r7, #20]
 8008a98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008a9c:	617b      	str	r3, [r7, #20]
    
    /* Set the Output N State */
    tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OutputNState << 4);
 8008a9e:	683b      	ldr	r3, [r7, #0]
 8008aa0:	88db      	ldrh	r3, [r3, #6]
 8008aa2:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8008aa6:	697a      	ldr	r2, [r7, #20]
 8008aa8:	4313      	orrs	r3, r2
 8008aaa:	617b      	str	r3, [r7, #20]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint32_t)~TIM_CR2_OIS2;
 8008aac:	693b      	ldr	r3, [r7, #16]
 8008aae:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008ab2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= (uint32_t)~TIM_CR2_OIS2N;
 8008ab4:	693b      	ldr	r3, [r7, #16]
 8008ab6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008aba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OCIdleState << 2);
 8008abc:	683b      	ldr	r3, [r7, #0]
 8008abe:	8a1b      	ldrh	r3, [r3, #16]
 8008ac0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008ac4:	693a      	ldr	r2, [r7, #16]
 8008ac6:	4313      	orrs	r3, r2
 8008ac8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8008aca:	683b      	ldr	r3, [r7, #0]
 8008acc:	8a5b      	ldrh	r3, [r3, #18]
 8008ace:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008ad2:	693a      	ldr	r2, [r7, #16]
 8008ad4:	4313      	orrs	r3, r2
 8008ad6:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	693a      	ldr	r2, [r7, #16]
 8008adc:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	68fa      	ldr	r2, [r7, #12]
 8008ae2:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8008ae4:	683b      	ldr	r3, [r7, #0]
 8008ae6:	689a      	ldr	r2, [r3, #8]
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	697a      	ldr	r2, [r7, #20]
 8008af0:	621a      	str	r2, [r3, #32]
}
 8008af2:	f107 071c 	add.w	r7, r7, #28
 8008af6:	46bd      	mov	sp, r7
 8008af8:	bc80      	pop	{r7}
 8008afa:	4770      	bx	lr

08008afc <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8008afc:	b480      	push	{r7}
 8008afe:	b087      	sub	sp, #28
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]
 8008b04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8008b06:	f04f 0300 	mov.w	r3, #0
 8008b0a:	60fb      	str	r3, [r7, #12]
 8008b0c:	f04f 0300 	mov.w	r3, #0
 8008b10:	617b      	str	r3, [r7, #20]
 8008b12:	f04f 0300 	mov.w	r3, #0
 8008b16:	613b      	str	r3, [r7, #16]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint32_t)~TIM_CCER_CC3E;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	6a1b      	ldr	r3, [r3, #32]
 8008b1c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	6a1b      	ldr	r3, [r3, #32]
 8008b28:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	685b      	ldr	r3, [r3, #4]
 8008b2e:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	69db      	ldr	r3, [r3, #28]
 8008b34:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint32_t)~TIM_CCMR2_OC3M;
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b3c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= (uint32_t)~TIM_CCMR2_CC3S;  
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	f023 0303 	bic.w	r3, r3, #3
 8008b44:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8008b46:	683b      	ldr	r3, [r7, #0]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	68fa      	ldr	r2, [r7, #12]
 8008b4c:	4313      	orrs	r3, r2
 8008b4e:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC3P;
 8008b50:	697b      	ldr	r3, [r7, #20]
 8008b52:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008b56:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OCPolarity << 8);
 8008b58:	683b      	ldr	r3, [r7, #0]
 8008b5a:	899b      	ldrh	r3, [r3, #12]
 8008b5c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8008b60:	697a      	ldr	r2, [r7, #20]
 8008b62:	4313      	orrs	r3, r2
 8008b64:	617b      	str	r3, [r7, #20]
  
  /* Set the Output State */
  tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OutputState << 8);
 8008b66:	683b      	ldr	r3, [r7, #0]
 8008b68:	889b      	ldrh	r3, [r3, #4]
 8008b6a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8008b6e:	697a      	ldr	r2, [r7, #20]
 8008b70:	4313      	orrs	r3, r2
 8008b72:	617b      	str	r3, [r7, #20]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8008b74:	687a      	ldr	r2, [r7, #4]
 8008b76:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8008b7a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8008b7e:	429a      	cmp	r2, r3
 8008b80:	d006      	beq.n	8008b90 <TIM_OC3Init+0x94>
 8008b82:	687a      	ldr	r2, [r7, #4]
 8008b84:	f44f 5350 	mov.w	r3, #13312	; 0x3400
 8008b88:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8008b8c:	429a      	cmp	r2, r3
 8008b8e:	d12b      	bne.n	8008be8 <TIM_OC3Init+0xec>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint32_t)~TIM_CCER_CC3NP;
 8008b90:	697b      	ldr	r3, [r7, #20]
 8008b92:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008b96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8008b98:	683b      	ldr	r3, [r7, #0]
 8008b9a:	89db      	ldrh	r3, [r3, #14]
 8008b9c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8008ba0:	697a      	ldr	r2, [r7, #20]
 8008ba2:	4313      	orrs	r3, r2
 8008ba4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= (uint32_t)~TIM_CCER_CC3NE;
 8008ba6:	697b      	ldr	r3, [r7, #20]
 8008ba8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008bac:	617b      	str	r3, [r7, #20]
    
    /* Set the Output N State */
    tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OutputNState << 8);
 8008bae:	683b      	ldr	r3, [r7, #0]
 8008bb0:	88db      	ldrh	r3, [r3, #6]
 8008bb2:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8008bb6:	697a      	ldr	r2, [r7, #20]
 8008bb8:	4313      	orrs	r3, r2
 8008bba:	617b      	str	r3, [r7, #20]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint32_t)~TIM_CR2_OIS3;
 8008bbc:	693b      	ldr	r3, [r7, #16]
 8008bbe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008bc2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= (uint32_t)~TIM_CR2_OIS3N;
 8008bc4:	693b      	ldr	r3, [r7, #16]
 8008bc6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008bca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OCIdleState << 4);
 8008bcc:	683b      	ldr	r3, [r7, #0]
 8008bce:	8a1b      	ldrh	r3, [r3, #16]
 8008bd0:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8008bd4:	693a      	ldr	r2, [r7, #16]
 8008bd6:	4313      	orrs	r3, r2
 8008bd8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8008bda:	683b      	ldr	r3, [r7, #0]
 8008bdc:	8a5b      	ldrh	r3, [r3, #18]
 8008bde:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8008be2:	693a      	ldr	r2, [r7, #16]
 8008be4:	4313      	orrs	r3, r2
 8008be6:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	693a      	ldr	r2, [r7, #16]
 8008bec:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	68fa      	ldr	r2, [r7, #12]
 8008bf2:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8008bf4:	683b      	ldr	r3, [r7, #0]
 8008bf6:	689a      	ldr	r2, [r3, #8]
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	697a      	ldr	r2, [r7, #20]
 8008c00:	621a      	str	r2, [r3, #32]
}
 8008c02:	f107 071c 	add.w	r7, r7, #28
 8008c06:	46bd      	mov	sp, r7
 8008c08:	bc80      	pop	{r7}
 8008c0a:	4770      	bx	lr

08008c0c <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8008c0c:	b480      	push	{r7}
 8008c0e:	b087      	sub	sp, #28
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	6078      	str	r0, [r7, #4]
 8008c14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8008c16:	f04f 0300 	mov.w	r3, #0
 8008c1a:	613b      	str	r3, [r7, #16]
 8008c1c:	f04f 0300 	mov.w	r3, #0
 8008c20:	60fb      	str	r3, [r7, #12]
 8008c22:	f04f 0300 	mov.w	r3, #0
 8008c26:	617b      	str	r3, [r7, #20]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint32_t)~TIM_CCER_CC4E;
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	6a1b      	ldr	r3, [r3, #32]
 8008c2c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	6a1b      	ldr	r3, [r3, #32]
 8008c38:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	685b      	ldr	r3, [r3, #4]
 8008c3e:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	69db      	ldr	r3, [r3, #28]
 8008c44:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint32_t)~TIM_CCMR2_OC4M;
 8008c46:	693b      	ldr	r3, [r7, #16]
 8008c48:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008c4c:	613b      	str	r3, [r7, #16]
  tmpccmrx &= (uint32_t)~TIM_CCMR2_CC4S;
 8008c4e:	693b      	ldr	r3, [r7, #16]
 8008c50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008c54:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint32_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8008c56:	683b      	ldr	r3, [r7, #0]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8008c5e:	693a      	ldr	r2, [r7, #16]
 8008c60:	4313      	orrs	r3, r2
 8008c62:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC4P;
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008c6a:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OCPolarity << 12);
 8008c6c:	683b      	ldr	r3, [r7, #0]
 8008c6e:	899b      	ldrh	r3, [r3, #12]
 8008c70:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008c74:	68fa      	ldr	r2, [r7, #12]
 8008c76:	4313      	orrs	r3, r2
 8008c78:	60fb      	str	r3, [r7, #12]
  
  /* Set the Output State */
  tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OutputState << 12);
 8008c7a:	683b      	ldr	r3, [r7, #0]
 8008c7c:	889b      	ldrh	r3, [r3, #4]
 8008c7e:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008c82:	68fa      	ldr	r2, [r7, #12]
 8008c84:	4313      	orrs	r3, r2
 8008c86:	60fb      	str	r3, [r7, #12]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 8008c88:	687a      	ldr	r2, [r7, #4]
 8008c8a:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8008c8e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8008c92:	429a      	cmp	r2, r3
 8008c94:	d006      	beq.n	8008ca4 <TIM_OC4Init+0x98>
 8008c96:	687a      	ldr	r2, [r7, #4]
 8008c98:	f44f 5350 	mov.w	r3, #13312	; 0x3400
 8008c9c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8008ca0:	429a      	cmp	r2, r3
 8008ca2:	d10a      	bne.n	8008cba <TIM_OC4Init+0xae>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint32_t) ~TIM_CR2_OIS4;
 8008ca4:	697b      	ldr	r3, [r7, #20]
 8008ca6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008caa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OCIdleState << 6);
 8008cac:	683b      	ldr	r3, [r7, #0]
 8008cae:	8a1b      	ldrh	r3, [r3, #16]
 8008cb0:	ea4f 1383 	mov.w	r3, r3, lsl #6
 8008cb4:	697a      	ldr	r2, [r7, #20]
 8008cb6:	4313      	orrs	r3, r2
 8008cb8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	697a      	ldr	r2, [r7, #20]
 8008cbe:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	693a      	ldr	r2, [r7, #16]
 8008cc4:	61da      	str	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	689a      	ldr	r2, [r3, #8]
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	68fa      	ldr	r2, [r7, #12]
 8008cd2:	621a      	str	r2, [r3, #32]
}
 8008cd4:	f107 071c 	add.w	r7, r7, #28
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	bc80      	pop	{r7}
 8008cdc:	4770      	bx	lr
 8008cde:	bf00      	nop

08008ce0 <TIM_OC5Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC5Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8008ce0:	b480      	push	{r7}
 8008ce2:	b087      	sub	sp, #28
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6078      	str	r0, [r7, #4]
 8008ce8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8008cea:	f04f 0300 	mov.w	r3, #0
 8008cee:	613b      	str	r3, [r7, #16]
 8008cf0:	f04f 0300 	mov.w	r3, #0
 8008cf4:	60fb      	str	r3, [r7, #12]
 8008cf6:	f04f 0300 	mov.w	r3, #0
 8008cfa:	617b      	str	r3, [r7, #20]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 5: Reset the CC5E Bit */
  TIMx->CCER &= (uint32_t)~TIM_CCER_CC5E; /* to be verified*/
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	6a1b      	ldr	r3, [r3, #32]
 8008d00:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	6a1b      	ldr	r3, [r3, #32]
 8008d0c:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	685b      	ldr	r3, [r3, #4]
 8008d12:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR3 register value */
  tmpccmrx = TIMx->CCMR3;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d18:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint32_t)~TIM_CCMR3_OC5M;
 8008d1a:	693b      	ldr	r3, [r7, #16]
 8008d1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d20:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint32_t)(TIM_OCInitStruct->TIM_OCMode);
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	693a      	ldr	r2, [r7, #16]
 8008d28:	4313      	orrs	r3, r2
 8008d2a:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC5P;
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008d32:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OCPolarity << 16);
 8008d34:	683b      	ldr	r3, [r7, #0]
 8008d36:	899b      	ldrh	r3, [r3, #12]
 8008d38:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8008d3c:	68fa      	ldr	r2, [r7, #12]
 8008d3e:	4313      	orrs	r3, r2
 8008d40:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OutputState << 16);
 8008d42:	683b      	ldr	r3, [r7, #0]
 8008d44:	889b      	ldrh	r3, [r3, #4]
 8008d46:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8008d4a:	68fa      	ldr	r2, [r7, #12]
 8008d4c:	4313      	orrs	r3, r2
 8008d4e:	60fb      	str	r3, [r7, #12]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 8008d50:	687a      	ldr	r2, [r7, #4]
 8008d52:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8008d56:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8008d5a:	429a      	cmp	r2, r3
 8008d5c:	d006      	beq.n	8008d6c <TIM_OC5Init+0x8c>
 8008d5e:	687a      	ldr	r2, [r7, #4]
 8008d60:	f44f 5350 	mov.w	r3, #13312	; 0x3400
 8008d64:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8008d68:	429a      	cmp	r2, r3
 8008d6a:	d10a      	bne.n	8008d82 <TIM_OC5Init+0xa2>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint32_t) ~TIM_CR2_OIS5;
 8008d6c:	697b      	ldr	r3, [r7, #20]
 8008d6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008d72:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OCIdleState << 16);
 8008d74:	683b      	ldr	r3, [r7, #0]
 8008d76:	8a1b      	ldrh	r3, [r3, #16]
 8008d78:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8008d7c:	697a      	ldr	r2, [r7, #20]
 8008d7e:	4313      	orrs	r3, r2
 8008d80:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	697a      	ldr	r2, [r7, #20]
 8008d86:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR3 = tmpccmrx;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	693a      	ldr	r2, [r7, #16]
 8008d8c:	655a      	str	r2, [r3, #84]	; 0x54
    
  /* Set the Capture Compare Register value */
  TIMx->CCR5 = TIM_OCInitStruct->TIM_Pulse;
 8008d8e:	683b      	ldr	r3, [r7, #0]
 8008d90:	689a      	ldr	r2, [r3, #8]
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	659a      	str	r2, [r3, #88]	; 0x58
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	68fa      	ldr	r2, [r7, #12]
 8008d9a:	621a      	str	r2, [r3, #32]
}
 8008d9c:	f107 071c 	add.w	r7, r7, #28
 8008da0:	46bd      	mov	sp, r7
 8008da2:	bc80      	pop	{r7}
 8008da4:	4770      	bx	lr
 8008da6:	bf00      	nop

08008da8 <TIM_OC6Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC6Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8008da8:	b480      	push	{r7}
 8008daa:	b087      	sub	sp, #28
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	6078      	str	r0, [r7, #4]
 8008db0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8008db2:	f04f 0300 	mov.w	r3, #0
 8008db6:	613b      	str	r3, [r7, #16]
 8008db8:	f04f 0300 	mov.w	r3, #0
 8008dbc:	60fb      	str	r3, [r7, #12]
 8008dbe:	f04f 0300 	mov.w	r3, #0
 8008dc2:	617b      	str	r3, [r7, #20]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 5: Reset the CC5E Bit */
  TIMx->CCER &= (uint32_t)~TIM_CCER_CC6E; /* to be verified*/
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	6a1b      	ldr	r3, [r3, #32]
 8008dc8:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	6a1b      	ldr	r3, [r3, #32]
 8008dd4:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	685b      	ldr	r3, [r3, #4]
 8008dda:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR3 register value */
  tmpccmrx = TIMx->CCMR3;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008de0:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint32_t)~TIM_CCMR3_OC6M;
 8008de2:	693b      	ldr	r3, [r7, #16]
 8008de4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008de8:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint32_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8008df2:	693a      	ldr	r2, [r7, #16]
 8008df4:	4313      	orrs	r3, r2
 8008df6:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008dfe:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OCPolarity << 20);
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	899b      	ldrh	r3, [r3, #12]
 8008e04:	ea4f 5303 	mov.w	r3, r3, lsl #20
 8008e08:	68fa      	ldr	r2, [r7, #12]
 8008e0a:	4313      	orrs	r3, r2
 8008e0c:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OutputState << 20);
 8008e0e:	683b      	ldr	r3, [r7, #0]
 8008e10:	889b      	ldrh	r3, [r3, #4]
 8008e12:	ea4f 5303 	mov.w	r3, r3, lsl #20
 8008e16:	68fa      	ldr	r2, [r7, #12]
 8008e18:	4313      	orrs	r3, r2
 8008e1a:	60fb      	str	r3, [r7, #12]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 8008e1c:	687a      	ldr	r2, [r7, #4]
 8008e1e:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8008e22:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8008e26:	429a      	cmp	r2, r3
 8008e28:	d006      	beq.n	8008e38 <TIM_OC6Init+0x90>
 8008e2a:	687a      	ldr	r2, [r7, #4]
 8008e2c:	f44f 5350 	mov.w	r3, #13312	; 0x3400
 8008e30:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8008e34:	429a      	cmp	r2, r3
 8008e36:	d103      	bne.n	8008e40 <TIM_OC6Init+0x98>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint32_t) ~TIM_CR2_OIS6;
 8008e38:	697b      	ldr	r3, [r7, #20]
 8008e3a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008e3e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 18);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	697a      	ldr	r2, [r7, #20]
 8008e44:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR3 = tmpccmrx;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	693a      	ldr	r2, [r7, #16]
 8008e4a:	655a      	str	r2, [r3, #84]	; 0x54
    
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = TIM_OCInitStruct->TIM_Pulse;
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	689a      	ldr	r2, [r3, #8]
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	65da      	str	r2, [r3, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	68fa      	ldr	r2, [r7, #12]
 8008e58:	621a      	str	r2, [r3, #32]
}
 8008e5a:	f107 071c 	add.w	r7, r7, #28
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	bc80      	pop	{r7}
 8008e62:	4770      	bx	lr

08008e64 <TIM_SelectGC5C1>:
  * @param  NewState: new state of the Commutation event.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectGC5C1(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8008e64:	b480      	push	{r7}
 8008e66:	b083      	sub	sp, #12
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	6078      	str	r0, [r7, #4]
 8008e6c:	460b      	mov	r3, r1
 8008e6e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8008e70:	78fb      	ldrb	r3, [r7, #3]
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d006      	beq.n	8008e84 <TIM_SelectGC5C1+0x20>
  {
    /* Set the GC5C1 Bit */
    TIMx->CCR5 |= TIM_CCR5_GC5C1;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e7a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	659a      	str	r2, [r3, #88]	; 0x58
 8008e82:	e005      	b.n	8008e90 <TIM_SelectGC5C1+0x2c>
  }
  else
  {
    /* Reset the GC5C1 Bit */
    TIMx->CCR5 &= (uint32_t)~TIM_CCR5_GC5C1;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e88:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	659a      	str	r2, [r3, #88]	; 0x58
  }
}
 8008e90:	f107 070c 	add.w	r7, r7, #12
 8008e94:	46bd      	mov	sp, r7
 8008e96:	bc80      	pop	{r7}
 8008e98:	4770      	bx	lr
 8008e9a:	bf00      	nop

08008e9c <TIM_SelectGC5C2>:
  * @param  NewState: new state of the Commutation event.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectGC5C2(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8008e9c:	b480      	push	{r7}
 8008e9e:	b083      	sub	sp, #12
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	6078      	str	r0, [r7, #4]
 8008ea4:	460b      	mov	r3, r1
 8008ea6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8008ea8:	78fb      	ldrb	r3, [r7, #3]
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d006      	beq.n	8008ebc <TIM_SelectGC5C2+0x20>
  {
    /* Set the GC5C2 Bit */
    TIMx->CCR5 |= TIM_CCR5_GC5C2;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008eb2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	659a      	str	r2, [r3, #88]	; 0x58
 8008eba:	e005      	b.n	8008ec8 <TIM_SelectGC5C2+0x2c>
  }
  else
  {
    /* Reset the GC5C2 Bit */
    TIMx->CCR5 &= (uint32_t)~TIM_CCR5_GC5C2;
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008ec0:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	659a      	str	r2, [r3, #88]	; 0x58
  }
}
 8008ec8:	f107 070c 	add.w	r7, r7, #12
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	bc80      	pop	{r7}
 8008ed0:	4770      	bx	lr
 8008ed2:	bf00      	nop

08008ed4 <TIM_SelectGC5C3>:
  * @param  NewState: new state of the Commutation event.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectGC5C3(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8008ed4:	b480      	push	{r7}
 8008ed6:	b083      	sub	sp, #12
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]
 8008edc:	460b      	mov	r3, r1
 8008ede:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8008ee0:	78fb      	ldrb	r3, [r7, #3]
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d006      	beq.n	8008ef4 <TIM_SelectGC5C3+0x20>
  {
    /* Set the GC5C3 Bit */
    TIMx->CCR5 |= TIM_CCR5_GC5C3;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008eea:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	659a      	str	r2, [r3, #88]	; 0x58
 8008ef2:	e005      	b.n	8008f00 <TIM_SelectGC5C3+0x2c>
  }
  else
  {
    /* Reset the GC5C3 Bit */
    TIMx->CCR5 &= (uint32_t)~TIM_CCR5_GC5C3;
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008ef8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	659a      	str	r2, [r3, #88]	; 0x58
  }
}
 8008f00:	f107 070c 	add.w	r7, r7, #12
 8008f04:	46bd      	mov	sp, r7
 8008f06:	bc80      	pop	{r7}
 8008f08:	4770      	bx	lr
 8008f0a:	bf00      	nop

08008f0c <TIM_OCStructInit>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8008f0c:	b480      	push	{r7}
 8008f0e:	b083      	sub	sp, #12
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	f04f 0200 	mov.w	r2, #0
 8008f1a:	601a      	str	r2, [r3, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	f04f 0200 	mov.w	r2, #0
 8008f22:	809a      	strh	r2, [r3, #4]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	f04f 0200 	mov.w	r2, #0
 8008f2a:	80da      	strh	r2, [r3, #6]
  TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	f04f 0200 	mov.w	r2, #0
 8008f32:	609a      	str	r2, [r3, #8]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	f04f 0200 	mov.w	r2, #0
 8008f3a:	819a      	strh	r2, [r3, #12]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	f04f 0200 	mov.w	r2, #0
 8008f42:	81da      	strh	r2, [r3, #14]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	f04f 0200 	mov.w	r2, #0
 8008f4a:	821a      	strh	r2, [r3, #16]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	f04f 0200 	mov.w	r2, #0
 8008f52:	825a      	strh	r2, [r3, #18]
}
 8008f54:	f107 070c 	add.w	r7, r7, #12
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	bc80      	pop	{r7}
 8008f5c:	4770      	bx	lr
 8008f5e:	bf00      	nop

08008f60 <TIM_SelectOCxM>:
  *            @arg TIM_OCMode_Asymmetric_PWM1
  *            @arg TIM_OCMode_Asymmetric_PWM2            
  * @retval None
  */
void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint32_t TIM_OCMode) /* to be updated*/
{
 8008f60:	b480      	push	{r7}
 8008f62:	b087      	sub	sp, #28
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	60f8      	str	r0, [r7, #12]
 8008f68:	460b      	mov	r3, r1
 8008f6a:	607a      	str	r2, [r7, #4]
 8008f6c:	817b      	strh	r3, [r7, #10]
  uint32_t tmp = 0;
 8008f6e:	f04f 0300 	mov.w	r3, #0
 8008f72:	617b      	str	r3, [r7, #20]
  uint16_t tmp1 = 0;
 8008f74:	f04f 0300 	mov.w	r3, #0
 8008f78:	827b      	strh	r3, [r7, #18]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));

  tmp = (uint32_t) TIMx;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	617b      	str	r3, [r7, #20]
  tmp += CCMR_OFFSET;
 8008f7e:	697b      	ldr	r3, [r7, #20]
 8008f80:	f103 0318 	add.w	r3, r3, #24
 8008f84:	617b      	str	r3, [r7, #20]

  tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;
 8008f86:	897b      	ldrh	r3, [r7, #10]
 8008f88:	f04f 0201 	mov.w	r2, #1
 8008f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8008f90:	827b      	strh	r3, [r7, #18]

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	6a1a      	ldr	r2, [r3, #32]
 8008f96:	8a7b      	ldrh	r3, [r7, #18]
 8008f98:	ea6f 0303 	mvn.w	r3, r3
 8008f9c:	b29b      	uxth	r3, r3
 8008f9e:	401a      	ands	r2, r3
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	621a      	str	r2, [r3, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8008fa4:	897b      	ldrh	r3, [r7, #10]
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d002      	beq.n	8008fb0 <TIM_SelectOCxM+0x50>
 8008faa:	897b      	ldrh	r3, [r7, #10]
 8008fac:	2b08      	cmp	r3, #8
 8008fae:	d115      	bne.n	8008fdc <TIM_SelectOCxM+0x7c>
  {
    tmp += (TIM_Channel>>1);
 8008fb0:	897b      	ldrh	r3, [r7, #10]
 8008fb2:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8008fb6:	b29b      	uxth	r3, r3
 8008fb8:	697a      	ldr	r2, [r7, #20]
 8008fba:	18d3      	adds	r3, r2, r3
 8008fbc:	617b      	str	r3, [r7, #20]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC13M_MASK;
 8008fbe:	697a      	ldr	r2, [r7, #20]
 8008fc0:	697b      	ldr	r3, [r7, #20]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008fc8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008fcc:	6013      	str	r3, [r2, #0]
   
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= TIM_OCMode;
 8008fce:	697b      	ldr	r3, [r7, #20]
 8008fd0:	697a      	ldr	r2, [r7, #20]
 8008fd2:	6811      	ldr	r1, [r2, #0]
 8008fd4:	687a      	ldr	r2, [r7, #4]
 8008fd6:	430a      	orrs	r2, r1
 8008fd8:	601a      	str	r2, [r3, #0]
 8008fda:	e019      	b.n	8009010 <TIM_SelectOCxM+0xb0>
  }
  else
  {
    tmp += (uint32_t)(TIM_Channel - (uint32_t)4)>> (uint32_t)1;
 8008fdc:	897b      	ldrh	r3, [r7, #10]
 8008fde:	f1a3 0304 	sub.w	r3, r3, #4
 8008fe2:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8008fe6:	697a      	ldr	r2, [r7, #20]
 8008fe8:	18d3      	adds	r3, r2, r3
 8008fea:	617b      	str	r3, [r7, #20]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC24M_MASK;
 8008fec:	697a      	ldr	r2, [r7, #20]
 8008fee:	697b      	ldr	r3, [r7, #20]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008ff6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008ffa:	6013      	str	r3, [r2, #0]
    
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
 8008ffc:	697b      	ldr	r3, [r7, #20]
 8008ffe:	697a      	ldr	r2, [r7, #20]
 8009000:	6811      	ldr	r1, [r2, #0]
 8009002:	687a      	ldr	r2, [r7, #4]
 8009004:	b292      	uxth	r2, r2
 8009006:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800900a:	b292      	uxth	r2, r2
 800900c:	430a      	orrs	r2, r1
 800900e:	601a      	str	r2, [r3, #0]
  }
}
 8009010:	f107 071c 	add.w	r7, r7, #28
 8009014:	46bd      	mov	sp, r7
 8009016:	bc80      	pop	{r7}
 8009018:	4770      	bx	lr
 800901a:	bf00      	nop

0800901c <TIM_SetCompare1>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 8, 15, 16 or 17 to select the TIM peripheral.
  * @param  Compare1: specifies the Capture Compare1 register new value.
  * @retval None
  */
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1)
{
 800901c:	b480      	push	{r7}
 800901e:	b083      	sub	sp, #12
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
 8009024:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	683a      	ldr	r2, [r7, #0]
 800902a:	635a      	str	r2, [r3, #52]	; 0x34
}
 800902c:	f107 070c 	add.w	r7, r7, #12
 8009030:	46bd      	mov	sp, r7
 8009032:	bc80      	pop	{r7}
 8009034:	4770      	bx	lr
 8009036:	bf00      	nop

08009038 <TIM_SetCompare2>:
  *         peripheral.
  * @param  Compare2: specifies the Capture Compare2 register new value.
  * @retval None
  */
void TIM_SetCompare2(TIM_TypeDef* TIMx, uint32_t Compare2)
{
 8009038:	b480      	push	{r7}
 800903a:	b083      	sub	sp, #12
 800903c:	af00      	add	r7, sp, #0
 800903e:	6078      	str	r0, [r7, #4]
 8009040:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	683a      	ldr	r2, [r7, #0]
 8009046:	639a      	str	r2, [r3, #56]	; 0x38
}
 8009048:	f107 070c 	add.w	r7, r7, #12
 800904c:	46bd      	mov	sp, r7
 800904e:	bc80      	pop	{r7}
 8009050:	4770      	bx	lr
 8009052:	bf00      	nop

08009054 <TIM_SetCompare3>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare3: specifies the Capture Compare3 register new value.
  * @retval None
  */
void TIM_SetCompare3(TIM_TypeDef* TIMx, uint32_t Compare3)
{
 8009054:	b480      	push	{r7}
 8009056:	b083      	sub	sp, #12
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
 800905c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	683a      	ldr	r2, [r7, #0]
 8009062:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8009064:	f107 070c 	add.w	r7, r7, #12
 8009068:	46bd      	mov	sp, r7
 800906a:	bc80      	pop	{r7}
 800906c:	4770      	bx	lr
 800906e:	bf00      	nop

08009070 <TIM_SetCompare4>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare4: specifies the Capture Compare4 register new value.
  * @retval None
  */
void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4)
{
 8009070:	b480      	push	{r7}
 8009072:	b083      	sub	sp, #12
 8009074:	af00      	add	r7, sp, #0
 8009076:	6078      	str	r0, [r7, #4]
 8009078:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	683a      	ldr	r2, [r7, #0]
 800907e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8009080:	f107 070c 	add.w	r7, r7, #12
 8009084:	46bd      	mov	sp, r7
 8009086:	bc80      	pop	{r7}
 8009088:	4770      	bx	lr
 800908a:	bf00      	nop

0800908c <TIM_SetCompare5>:
  * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
  * @param  Compare5: specifies the Capture Compare5 register new value.
  * @retval None
  */
void TIM_SetCompare5(TIM_TypeDef* TIMx, uint32_t Compare5)
{
 800908c:	b480      	push	{r7}
 800908e:	b083      	sub	sp, #12
 8009090:	af00      	add	r7, sp, #0
 8009092:	6078      	str	r0, [r7, #4]
 8009094:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));

  /* Set the Capture Compare5 Register value */
  TIMx->CCR5 = Compare5;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	683a      	ldr	r2, [r7, #0]
 800909a:	659a      	str	r2, [r3, #88]	; 0x58
}
 800909c:	f107 070c 	add.w	r7, r7, #12
 80090a0:	46bd      	mov	sp, r7
 80090a2:	bc80      	pop	{r7}
 80090a4:	4770      	bx	lr
 80090a6:	bf00      	nop

080090a8 <TIM_SetCompare6>:
  * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
  * @param  Compare6: specifies the Capture Compare5 register new value.
  * @retval None
  */
void TIM_SetCompare6(TIM_TypeDef* TIMx, uint32_t Compare6)
{
 80090a8:	b480      	push	{r7}
 80090aa:	b083      	sub	sp, #12
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	6078      	str	r0, [r7, #4]
 80090b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));

  /* Set the Capture Compare6 Register value */
  TIMx->CCR6 = Compare6;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	683a      	ldr	r2, [r7, #0]
 80090b6:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80090b8:	f107 070c 	add.w	r7, r7, #12
 80090bc:	46bd      	mov	sp, r7
 80090be:	bc80      	pop	{r7}
 80090c0:	4770      	bx	lr
 80090c2:	bf00      	nop

080090c4 <TIM_ForcedOC1Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC1REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF.
  * @retval None
  */
void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 80090c4:	b480      	push	{r7}
 80090c6:	b085      	sub	sp, #20
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	6078      	str	r0, [r7, #4]
 80090cc:	460b      	mov	r3, r1
 80090ce:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccmr1 = 0;
 80090d0:	f04f 0300 	mov.w	r3, #0
 80090d4:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	699b      	ldr	r3, [r3, #24]
 80090da:	60fb      	str	r3, [r7, #12]

  /* Reset the OC1M Bits */
  tmpccmr1 &= (uint32_t)~TIM_CCMR1_OC1M;
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80090e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80090e6:	60fb      	str	r3, [r7, #12]

  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 80090e8:	887b      	ldrh	r3, [r7, #2]
 80090ea:	68fa      	ldr	r2, [r7, #12]
 80090ec:	4313      	orrs	r3, r2
 80090ee:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	68fa      	ldr	r2, [r7, #12]
 80090f4:	619a      	str	r2, [r3, #24]
}
 80090f6:	f107 0714 	add.w	r7, r7, #20
 80090fa:	46bd      	mov	sp, r7
 80090fc:	bc80      	pop	{r7}
 80090fe:	4770      	bx	lr

08009100 <TIM_ForcedOC2Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC2REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.
  * @retval None
  */
void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 8009100:	b480      	push	{r7}
 8009102:	b085      	sub	sp, #20
 8009104:	af00      	add	r7, sp, #0
 8009106:	6078      	str	r0, [r7, #4]
 8009108:	460b      	mov	r3, r1
 800910a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccmr1 = 0;
 800910c:	f04f 0300 	mov.w	r3, #0
 8009110:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	699b      	ldr	r3, [r3, #24]
 8009116:	60fb      	str	r3, [r7, #12]

  /* Reset the OC2M Bits */
  tmpccmr1 &= (uint32_t)~TIM_CCMR1_OC2M;
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800911e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009122:	60fb      	str	r3, [r7, #12]

  /* Configure The Forced output Mode */
  tmpccmr1 |= ((uint32_t)TIM_ForcedAction << 8);
 8009124:	887b      	ldrh	r3, [r7, #2]
 8009126:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800912a:	68fa      	ldr	r2, [r7, #12]
 800912c:	4313      	orrs	r3, r2
 800912e:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	68fa      	ldr	r2, [r7, #12]
 8009134:	619a      	str	r2, [r3, #24]
}
 8009136:	f107 0714 	add.w	r7, r7, #20
 800913a:	46bd      	mov	sp, r7
 800913c:	bc80      	pop	{r7}
 800913e:	4770      	bx	lr

08009140 <TIM_ForcedOC3Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC3REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.
  * @retval None
  */
void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 8009140:	b480      	push	{r7}
 8009142:	b085      	sub	sp, #20
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
 8009148:	460b      	mov	r3, r1
 800914a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccmr2 = 0;
 800914c:	f04f 0300 	mov.w	r3, #0
 8009150:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr2 = TIMx->CCMR2;
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	69db      	ldr	r3, [r3, #28]
 8009156:	60fb      	str	r3, [r7, #12]

  /* Reset the OC1M Bits */
  tmpccmr2 &= (uint32_t)~TIM_CCMR2_OC3M;
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800915e:	60fb      	str	r3, [r7, #12]

  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 8009160:	887b      	ldrh	r3, [r7, #2]
 8009162:	68fa      	ldr	r2, [r7, #12]
 8009164:	4313      	orrs	r3, r2
 8009166:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	68fa      	ldr	r2, [r7, #12]
 800916c:	61da      	str	r2, [r3, #28]
}
 800916e:	f107 0714 	add.w	r7, r7, #20
 8009172:	46bd      	mov	sp, r7
 8009174:	bc80      	pop	{r7}
 8009176:	4770      	bx	lr

08009178 <TIM_ForcedOC4Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC4REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.
  * @retval None
  */
void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 8009178:	b480      	push	{r7}
 800917a:	b085      	sub	sp, #20
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
 8009180:	460b      	mov	r3, r1
 8009182:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccmr2 = 0;
 8009184:	f04f 0300 	mov.w	r3, #0
 8009188:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	69db      	ldr	r3, [r3, #28]
 800918e:	60fb      	str	r3, [r7, #12]

  /* Reset the OC2M Bits */
  tmpccmr2 &= (uint32_t)~TIM_CCMR2_OC4M;
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009196:	60fb      	str	r3, [r7, #12]

  /* Configure The Forced output Mode */
  tmpccmr2 |= ((uint32_t)TIM_ForcedAction << 8);
 8009198:	887b      	ldrh	r3, [r7, #2]
 800919a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800919e:	68fa      	ldr	r2, [r7, #12]
 80091a0:	4313      	orrs	r3, r2
 80091a2:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	68fa      	ldr	r2, [r7, #12]
 80091a8:	61da      	str	r2, [r3, #28]
}
 80091aa:	f107 0714 	add.w	r7, r7, #20
 80091ae:	46bd      	mov	sp, r7
 80091b0:	bc80      	pop	{r7}
 80091b2:	4770      	bx	lr

080091b4 <TIM_ForcedOC5Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC5REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC5REF.
  * @retval None
  */
void TIM_ForcedOC5Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 80091b4:	b480      	push	{r7}
 80091b6:	b085      	sub	sp, #20
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	6078      	str	r0, [r7, #4]
 80091bc:	460b      	mov	r3, r1
 80091be:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccmr3 = 0;
 80091c0:	f04f 0300 	mov.w	r3, #0
 80091c4:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr3 = TIMx->CCMR3;
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80091ca:	60fb      	str	r3, [r7, #12]

  /* Reset the OC5M Bits */
  tmpccmr3 &= (uint32_t)~TIM_CCMR3_OC5M;
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80091d2:	60fb      	str	r3, [r7, #12]

  /* Configure The Forced output Mode */
  tmpccmr3 |= (uint32_t)(TIM_ForcedAction);
 80091d4:	887b      	ldrh	r3, [r7, #2]
 80091d6:	68fa      	ldr	r2, [r7, #12]
 80091d8:	4313      	orrs	r3, r2
 80091da:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR3 register */
  TIMx->CCMR3 = tmpccmr3;
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	68fa      	ldr	r2, [r7, #12]
 80091e0:	655a      	str	r2, [r3, #84]	; 0x54
}
 80091e2:	f107 0714 	add.w	r7, r7, #20
 80091e6:	46bd      	mov	sp, r7
 80091e8:	bc80      	pop	{r7}
 80091ea:	4770      	bx	lr

080091ec <TIM_ForcedOC6Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC5REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC5REF.
  * @retval None
  */
void TIM_ForcedOC6Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 80091ec:	b480      	push	{r7}
 80091ee:	b085      	sub	sp, #20
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]
 80091f4:	460b      	mov	r3, r1
 80091f6:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccmr3 = 0;
 80091f8:	f04f 0300 	mov.w	r3, #0
 80091fc:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr3 = TIMx->CCMR3;
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009202:	60fb      	str	r3, [r7, #12]

  /* Reset the OC6M Bits */
  tmpccmr3 &= (uint32_t)~TIM_CCMR3_OC6M;
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800920a:	60fb      	str	r3, [r7, #12]

  /* Configure The Forced output Mode */
  tmpccmr3 |= ((uint32_t)TIM_ForcedAction << 8);
 800920c:	887b      	ldrh	r3, [r7, #2]
 800920e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8009212:	68fa      	ldr	r2, [r7, #12]
 8009214:	4313      	orrs	r3, r2
 8009216:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR3 register */
  TIMx->CCMR3 = tmpccmr3;
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	68fa      	ldr	r2, [r7, #12]
 800921c:	655a      	str	r2, [r3, #84]	; 0x54
}
 800921e:	f107 0714 	add.w	r7, r7, #20
 8009222:	46bd      	mov	sp, r7
 8009224:	bc80      	pop	{r7}
 8009226:	4770      	bx	lr

08009228 <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8009228:	b480      	push	{r7}
 800922a:	b085      	sub	sp, #20
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
 8009230:	460b      	mov	r3, r1
 8009232:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccmr1 = 0;
 8009234:	f04f 0300 	mov.w	r3, #0
 8009238:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	699b      	ldr	r3, [r3, #24]
 800923e:	60fb      	str	r3, [r7, #12]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint32_t)(~TIM_CCMR1_OC1PE);
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	f023 0308 	bic.w	r3, r3, #8
 8009246:	60fb      	str	r3, [r7, #12]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8009248:	887b      	ldrh	r3, [r7, #2]
 800924a:	68fa      	ldr	r2, [r7, #12]
 800924c:	4313      	orrs	r3, r2
 800924e:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	68fa      	ldr	r2, [r7, #12]
 8009254:	619a      	str	r2, [r3, #24]
}
 8009256:	f107 0714 	add.w	r7, r7, #20
 800925a:	46bd      	mov	sp, r7
 800925c:	bc80      	pop	{r7}
 800925e:	4770      	bx	lr

08009260 <TIM_OC2PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8009260:	b480      	push	{r7}
 8009262:	b085      	sub	sp, #20
 8009264:	af00      	add	r7, sp, #0
 8009266:	6078      	str	r0, [r7, #4]
 8009268:	460b      	mov	r3, r1
 800926a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccmr1 = 0;
 800926c:	f04f 0300 	mov.w	r3, #0
 8009270:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	699b      	ldr	r3, [r3, #24]
 8009276:	60fb      	str	r3, [r7, #12]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint32_t)(~TIM_CCMR1_OC2PE);
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800927e:	60fb      	str	r3, [r7, #12]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= ((uint32_t)TIM_OCPreload << 8);
 8009280:	887b      	ldrh	r3, [r7, #2]
 8009282:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8009286:	68fa      	ldr	r2, [r7, #12]
 8009288:	4313      	orrs	r3, r2
 800928a:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	68fa      	ldr	r2, [r7, #12]
 8009290:	619a      	str	r2, [r3, #24]
}
 8009292:	f107 0714 	add.w	r7, r7, #20
 8009296:	46bd      	mov	sp, r7
 8009298:	bc80      	pop	{r7}
 800929a:	4770      	bx	lr

0800929c <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 800929c:	b480      	push	{r7}
 800929e:	b085      	sub	sp, #20
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
 80092a4:	460b      	mov	r3, r1
 80092a6:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccmr2 = 0;
 80092a8:	f04f 0300 	mov.w	r3, #0
 80092ac:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	69db      	ldr	r3, [r3, #28]
 80092b2:	60fb      	str	r3, [r7, #12]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint32_t)(~TIM_CCMR2_OC3PE);
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	f023 0308 	bic.w	r3, r3, #8
 80092ba:	60fb      	str	r3, [r7, #12]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 80092bc:	887b      	ldrh	r3, [r7, #2]
 80092be:	68fa      	ldr	r2, [r7, #12]
 80092c0:	4313      	orrs	r3, r2
 80092c2:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	68fa      	ldr	r2, [r7, #12]
 80092c8:	61da      	str	r2, [r3, #28]
}
 80092ca:	f107 0714 	add.w	r7, r7, #20
 80092ce:	46bd      	mov	sp, r7
 80092d0:	bc80      	pop	{r7}
 80092d2:	4770      	bx	lr

080092d4 <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80092d4:	b480      	push	{r7}
 80092d6:	b085      	sub	sp, #20
 80092d8:	af00      	add	r7, sp, #0
 80092da:	6078      	str	r0, [r7, #4]
 80092dc:	460b      	mov	r3, r1
 80092de:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccmr2 = 0;
 80092e0:	f04f 0300 	mov.w	r3, #0
 80092e4:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	69db      	ldr	r3, [r3, #28]
 80092ea:	60fb      	str	r3, [r7, #12]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint32_t)(~TIM_CCMR2_OC4PE);
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80092f2:	60fb      	str	r3, [r7, #12]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= ((uint32_t)TIM_OCPreload << 8);
 80092f4:	887b      	ldrh	r3, [r7, #2]
 80092f6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80092fa:	68fa      	ldr	r2, [r7, #12]
 80092fc:	4313      	orrs	r3, r2
 80092fe:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	68fa      	ldr	r2, [r7, #12]
 8009304:	61da      	str	r2, [r3, #28]
}
 8009306:	f107 0714 	add.w	r7, r7, #20
 800930a:	46bd      	mov	sp, r7
 800930c:	bc80      	pop	{r7}
 800930e:	4770      	bx	lr

08009310 <TIM_OC5PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC5PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8009310:	b480      	push	{r7}
 8009312:	b085      	sub	sp, #20
 8009314:	af00      	add	r7, sp, #0
 8009316:	6078      	str	r0, [r7, #4]
 8009318:	460b      	mov	r3, r1
 800931a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccmr3 = 0;
 800931c:	f04f 0300 	mov.w	r3, #0
 8009320:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr3 = TIMx->CCMR3;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009326:	60fb      	str	r3, [r7, #12]

  /* Reset the OC5PE Bit */
  tmpccmr3 &= (uint32_t)(~TIM_CCMR3_OC5PE);
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	f023 0308 	bic.w	r3, r3, #8
 800932e:	60fb      	str	r3, [r7, #12]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr3 |= (uint32_t)(TIM_OCPreload);
 8009330:	887b      	ldrh	r3, [r7, #2]
 8009332:	68fa      	ldr	r2, [r7, #12]
 8009334:	4313      	orrs	r3, r2
 8009336:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR3 register */
  TIMx->CCMR3 = tmpccmr3;
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	68fa      	ldr	r2, [r7, #12]
 800933c:	655a      	str	r2, [r3, #84]	; 0x54
}
 800933e:	f107 0714 	add.w	r7, r7, #20
 8009342:	46bd      	mov	sp, r7
 8009344:	bc80      	pop	{r7}
 8009346:	4770      	bx	lr

08009348 <TIM_OC6PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC6PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8009348:	b480      	push	{r7}
 800934a:	b085      	sub	sp, #20
 800934c:	af00      	add	r7, sp, #0
 800934e:	6078      	str	r0, [r7, #4]
 8009350:	460b      	mov	r3, r1
 8009352:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccmr3 = 0;
 8009354:	f04f 0300 	mov.w	r3, #0
 8009358:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr3 = TIMx->CCMR3;
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800935e:	60fb      	str	r3, [r7, #12]

  /* Reset the OC5PE Bit */
  tmpccmr3 &= (uint32_t)(~TIM_CCMR3_OC6PE);
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009366:	60fb      	str	r3, [r7, #12]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr3 |= ((uint32_t)TIM_OCPreload << 8);
 8009368:	887b      	ldrh	r3, [r7, #2]
 800936a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800936e:	68fa      	ldr	r2, [r7, #12]
 8009370:	4313      	orrs	r3, r2
 8009372:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR3 register */
  TIMx->CCMR3 = tmpccmr3;
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	68fa      	ldr	r2, [r7, #12]
 8009378:	655a      	str	r2, [r3, #84]	; 0x54
}
 800937a:	f107 0714 	add.w	r7, r7, #20
 800937e:	46bd      	mov	sp, r7
 8009380:	bc80      	pop	{r7}
 8009382:	4770      	bx	lr

08009384 <TIM_OC1FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 8009384:	b480      	push	{r7}
 8009386:	b085      	sub	sp, #20
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]
 800938c:	460b      	mov	r3, r1
 800938e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccmr1 = 0;
 8009390:	f04f 0300 	mov.w	r3, #0
 8009394:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	699b      	ldr	r3, [r3, #24]
 800939a:	60fb      	str	r3, [r7, #12]

  /* Reset the OC1FE Bit */
  tmpccmr1 &= (uint32_t)~TIM_CCMR1_OC1FE;
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	f023 0304 	bic.w	r3, r3, #4
 80093a2:	60fb      	str	r3, [r7, #12]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 80093a4:	887b      	ldrh	r3, [r7, #2]
 80093a6:	68fa      	ldr	r2, [r7, #12]
 80093a8:	4313      	orrs	r3, r2
 80093aa:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	68fa      	ldr	r2, [r7, #12]
 80093b0:	619a      	str	r2, [r3, #24]
}
 80093b2:	f107 0714 	add.w	r7, r7, #20
 80093b6:	46bd      	mov	sp, r7
 80093b8:	bc80      	pop	{r7}
 80093ba:	4770      	bx	lr

080093bc <TIM_OC2FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 80093bc:	b480      	push	{r7}
 80093be:	b085      	sub	sp, #20
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	6078      	str	r0, [r7, #4]
 80093c4:	460b      	mov	r3, r1
 80093c6:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccmr1 = 0;
 80093c8:	f04f 0300 	mov.w	r3, #0
 80093cc:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	699b      	ldr	r3, [r3, #24]
 80093d2:	60fb      	str	r3, [r7, #12]

  /* Reset the OC2FE Bit */
  tmpccmr1 &= (uint32_t)(~TIM_CCMR1_OC2FE);
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80093da:	60fb      	str	r3, [r7, #12]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= ((uint32_t)TIM_OCFast << 8);
 80093dc:	887b      	ldrh	r3, [r7, #2]
 80093de:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80093e2:	68fa      	ldr	r2, [r7, #12]
 80093e4:	4313      	orrs	r3, r2
 80093e6:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	68fa      	ldr	r2, [r7, #12]
 80093ec:	619a      	str	r2, [r3, #24]
}
 80093ee:	f107 0714 	add.w	r7, r7, #20
 80093f2:	46bd      	mov	sp, r7
 80093f4:	bc80      	pop	{r7}
 80093f6:	4770      	bx	lr

080093f8 <TIM_OC3FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 80093f8:	b480      	push	{r7}
 80093fa:	b085      	sub	sp, #20
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
 8009400:	460b      	mov	r3, r1
 8009402:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccmr2 = 0;
 8009404:	f04f 0300 	mov.w	r3, #0
 8009408:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	69db      	ldr	r3, [r3, #28]
 800940e:	60fb      	str	r3, [r7, #12]

  /* Reset the OC3FE Bit */
  tmpccmr2 &= (uint32_t)~TIM_CCMR2_OC3FE;
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	f023 0304 	bic.w	r3, r3, #4
 8009416:	60fb      	str	r3, [r7, #12]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 8009418:	887b      	ldrh	r3, [r7, #2]
 800941a:	68fa      	ldr	r2, [r7, #12]
 800941c:	4313      	orrs	r3, r2
 800941e:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	68fa      	ldr	r2, [r7, #12]
 8009424:	61da      	str	r2, [r3, #28]
}
 8009426:	f107 0714 	add.w	r7, r7, #20
 800942a:	46bd      	mov	sp, r7
 800942c:	bc80      	pop	{r7}
 800942e:	4770      	bx	lr

08009430 <TIM_OC4FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 8009430:	b480      	push	{r7}
 8009432:	b085      	sub	sp, #20
 8009434:	af00      	add	r7, sp, #0
 8009436:	6078      	str	r0, [r7, #4]
 8009438:	460b      	mov	r3, r1
 800943a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccmr2 = 0;
 800943c:	f04f 0300 	mov.w	r3, #0
 8009440:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	69db      	ldr	r3, [r3, #28]
 8009446:	60fb      	str	r3, [r7, #12]

  /* Reset the OC4FE Bit */
  tmpccmr2 &= (uint32_t)(~TIM_CCMR2_OC4FE);
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800944e:	60fb      	str	r3, [r7, #12]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= ((uint32_t)TIM_OCFast << 8);
 8009450:	887b      	ldrh	r3, [r7, #2]
 8009452:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8009456:	68fa      	ldr	r2, [r7, #12]
 8009458:	4313      	orrs	r3, r2
 800945a:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	68fa      	ldr	r2, [r7, #12]
 8009460:	61da      	str	r2, [r3, #28]
}
 8009462:	f107 0714 	add.w	r7, r7, #20
 8009466:	46bd      	mov	sp, r7
 8009468:	bc80      	pop	{r7}
 800946a:	4770      	bx	lr

0800946c <TIM_ClearOC1Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 800946c:	b480      	push	{r7}
 800946e:	b085      	sub	sp, #20
 8009470:	af00      	add	r7, sp, #0
 8009472:	6078      	str	r0, [r7, #4]
 8009474:	460b      	mov	r3, r1
 8009476:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccmr1 = 0;
 8009478:	f04f 0300 	mov.w	r3, #0
 800947c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	699b      	ldr	r3, [r3, #24]
 8009482:	60fb      	str	r3, [r7, #12]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= (uint32_t)~TIM_CCMR1_OC1CE;
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800948a:	60fb      	str	r3, [r7, #12]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 800948c:	887b      	ldrh	r3, [r7, #2]
 800948e:	68fa      	ldr	r2, [r7, #12]
 8009490:	4313      	orrs	r3, r2
 8009492:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	68fa      	ldr	r2, [r7, #12]
 8009498:	619a      	str	r2, [r3, #24]
}
 800949a:	f107 0714 	add.w	r7, r7, #20
 800949e:	46bd      	mov	sp, r7
 80094a0:	bc80      	pop	{r7}
 80094a2:	4770      	bx	lr

080094a4 <TIM_ClearOC2Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 80094a4:	b480      	push	{r7}
 80094a6:	b085      	sub	sp, #20
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	6078      	str	r0, [r7, #4]
 80094ac:	460b      	mov	r3, r1
 80094ae:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccmr1 = 0;
 80094b0:	f04f 0300 	mov.w	r3, #0
 80094b4:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	699b      	ldr	r3, [r3, #24]
 80094ba:	60fb      	str	r3, [r7, #12]

  /* Reset the OC2CE Bit */
  tmpccmr1 &= (uint32_t)~TIM_CCMR1_OC2CE;
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80094c2:	60fb      	str	r3, [r7, #12]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= ((uint32_t)TIM_OCClear << 8);
 80094c4:	887b      	ldrh	r3, [r7, #2]
 80094c6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80094ca:	68fa      	ldr	r2, [r7, #12]
 80094cc:	4313      	orrs	r3, r2
 80094ce:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	68fa      	ldr	r2, [r7, #12]
 80094d4:	619a      	str	r2, [r3, #24]
}
 80094d6:	f107 0714 	add.w	r7, r7, #20
 80094da:	46bd      	mov	sp, r7
 80094dc:	bc80      	pop	{r7}
 80094de:	4770      	bx	lr

080094e0 <TIM_ClearOC3Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 80094e0:	b480      	push	{r7}
 80094e2:	b085      	sub	sp, #20
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	6078      	str	r0, [r7, #4]
 80094e8:	460b      	mov	r3, r1
 80094ea:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccmr2 = 0;
 80094ec:	f04f 0300 	mov.w	r3, #0
 80094f0:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	69db      	ldr	r3, [r3, #28]
 80094f6:	60fb      	str	r3, [r7, #12]

  /* Reset the OC3CE Bit */
  tmpccmr2 &= (uint32_t)~TIM_CCMR2_OC3CE;
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80094fe:	60fb      	str	r3, [r7, #12]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 8009500:	887b      	ldrh	r3, [r7, #2]
 8009502:	68fa      	ldr	r2, [r7, #12]
 8009504:	4313      	orrs	r3, r2
 8009506:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	68fa      	ldr	r2, [r7, #12]
 800950c:	61da      	str	r2, [r3, #28]
}
 800950e:	f107 0714 	add.w	r7, r7, #20
 8009512:	46bd      	mov	sp, r7
 8009514:	bc80      	pop	{r7}
 8009516:	4770      	bx	lr

08009518 <TIM_ClearOC4Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 8009518:	b480      	push	{r7}
 800951a:	b085      	sub	sp, #20
 800951c:	af00      	add	r7, sp, #0
 800951e:	6078      	str	r0, [r7, #4]
 8009520:	460b      	mov	r3, r1
 8009522:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccmr2 = 0;
 8009524:	f04f 0300 	mov.w	r3, #0
 8009528:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	69db      	ldr	r3, [r3, #28]
 800952e:	60fb      	str	r3, [r7, #12]

  /* Reset the OC4CE Bit */
  tmpccmr2 &= (uint32_t)~TIM_CCMR2_OC4CE;
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009536:	60fb      	str	r3, [r7, #12]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= ((uint32_t)TIM_OCClear << 8);
 8009538:	887b      	ldrh	r3, [r7, #2]
 800953a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800953e:	68fa      	ldr	r2, [r7, #12]
 8009540:	4313      	orrs	r3, r2
 8009542:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	68fa      	ldr	r2, [r7, #12]
 8009548:	61da      	str	r2, [r3, #28]
}
 800954a:	f107 0714 	add.w	r7, r7, #20
 800954e:	46bd      	mov	sp, r7
 8009550:	bc80      	pop	{r7}
 8009552:	4770      	bx	lr

08009554 <TIM_ClearOC5Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC5Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 8009554:	b480      	push	{r7}
 8009556:	b085      	sub	sp, #20
 8009558:	af00      	add	r7, sp, #0
 800955a:	6078      	str	r0, [r7, #4]
 800955c:	460b      	mov	r3, r1
 800955e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccmr3 = 0;
 8009560:	f04f 0300 	mov.w	r3, #0
 8009564:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr3 = TIMx->CCMR3;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800956a:	60fb      	str	r3, [r7, #12]

  /* Reset the OC5CE Bit */
  tmpccmr3 &= (uint32_t)~TIM_CCMR3_OC5CE;
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009572:	60fb      	str	r3, [r7, #12]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr3 |= (uint32_t)(TIM_OCClear);
 8009574:	887b      	ldrh	r3, [r7, #2]
 8009576:	68fa      	ldr	r2, [r7, #12]
 8009578:	4313      	orrs	r3, r2
 800957a:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR3 register */
  TIMx->CCMR3 = tmpccmr3;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	68fa      	ldr	r2, [r7, #12]
 8009580:	655a      	str	r2, [r3, #84]	; 0x54
}
 8009582:	f107 0714 	add.w	r7, r7, #20
 8009586:	46bd      	mov	sp, r7
 8009588:	bc80      	pop	{r7}
 800958a:	4770      	bx	lr

0800958c <TIM_ClearOC6Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC6Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 800958c:	b480      	push	{r7}
 800958e:	b085      	sub	sp, #20
 8009590:	af00      	add	r7, sp, #0
 8009592:	6078      	str	r0, [r7, #4]
 8009594:	460b      	mov	r3, r1
 8009596:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccmr3 = 0;
 8009598:	f04f 0300 	mov.w	r3, #0
 800959c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr3 = TIMx->CCMR3;
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80095a2:	60fb      	str	r3, [r7, #12]

  /* Reset the OC5CE Bit */
  tmpccmr3 &= (uint32_t)~TIM_CCMR3_OC6CE;
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80095aa:	60fb      	str	r3, [r7, #12]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr3 |= ((uint32_t)TIM_OCClear << 8);
 80095ac:	887b      	ldrh	r3, [r7, #2]
 80095ae:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80095b2:	68fa      	ldr	r2, [r7, #12]
 80095b4:	4313      	orrs	r3, r2
 80095b6:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR3 register */
  TIMx->CCMR3 = tmpccmr3;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	68fa      	ldr	r2, [r7, #12]
 80095bc:	655a      	str	r2, [r3, #84]	; 0x54
}
 80095be:	f107 0714 	add.w	r7, r7, #20
 80095c2:	46bd      	mov	sp, r7
 80095c4:	bc80      	pop	{r7}
 80095c6:	4770      	bx	lr

080095c8 <TIM_SelectOCREFClear>:
  *     @arg TIM_OCReferenceClear_ETRF: The internal OCreference clear input is connected to ETRF.
  *     @arg TIM_OCReferenceClear_OCREFCLR: The internal OCreference clear input is connected to OCREF_CLR input.  
  * @retval None
  */
void TIM_SelectOCREFClear(TIM_TypeDef* TIMx, uint16_t TIM_OCReferenceClear)
{
 80095c8:	b480      	push	{r7}
 80095ca:	b083      	sub	sp, #12
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	6078      	str	r0, [r7, #4]
 80095d0:	460b      	mov	r3, r1
 80095d2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(TIM_OCREFERENCECECLEAR_SOURCE(TIM_OCReferenceClear));

  /* Set the TIM_OCReferenceClear source */
  TIMx->SMCR &=  (uint16_t)~((uint16_t)TIM_SMCR_OCCS);
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	689a      	ldr	r2, [r3, #8]
 80095d8:	f64f 73f7 	movw	r3, #65527	; 0xfff7
 80095dc:	4013      	ands	r3, r2
 80095de:	687a      	ldr	r2, [r7, #4]
 80095e0:	6093      	str	r3, [r2, #8]
  TIMx->SMCR |=  TIM_OCReferenceClear;
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	689a      	ldr	r2, [r3, #8]
 80095e6:	887b      	ldrh	r3, [r7, #2]
 80095e8:	431a      	orrs	r2, r3
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	609a      	str	r2, [r3, #8]
}
 80095ee:	f107 070c 	add.w	r7, r7, #12
 80095f2:	46bd      	mov	sp, r7
 80095f4:	bc80      	pop	{r7}
 80095f6:	4770      	bx	lr

080095f8 <TIM_OC1PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 80095f8:	b480      	push	{r7}
 80095fa:	b085      	sub	sp, #20
 80095fc:	af00      	add	r7, sp, #0
 80095fe:	6078      	str	r0, [r7, #4]
 8009600:	460b      	mov	r3, r1
 8009602:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccer = 0;
 8009604:	f04f 0300 	mov.w	r3, #0
 8009608:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	6a1b      	ldr	r3, [r3, #32]
 800960e:	60fb      	str	r3, [r7, #12]

  /* Set or Reset the CC1P Bit */
  tmpccer &= (uint32_t)(~TIM_CCER_CC1P);
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	f023 0302 	bic.w	r3, r3, #2
 8009616:	60fb      	str	r3, [r7, #12]
  tmpccer |= TIM_OCPolarity;
 8009618:	887b      	ldrh	r3, [r7, #2]
 800961a:	68fa      	ldr	r2, [r7, #12]
 800961c:	4313      	orrs	r3, r2
 800961e:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	68fa      	ldr	r2, [r7, #12]
 8009624:	621a      	str	r2, [r3, #32]
}
 8009626:	f107 0714 	add.w	r7, r7, #20
 800962a:	46bd      	mov	sp, r7
 800962c:	bc80      	pop	{r7}
 800962e:	4770      	bx	lr

08009630 <TIM_OC1NPolarityConfig>:
  *            @arg TIM_OCNPolarity_High: Output Compare active high
  *            @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 8009630:	b480      	push	{r7}
 8009632:	b085      	sub	sp, #20
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
 8009638:	460b      	mov	r3, r1
 800963a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccer = 0;
 800963c:	f04f 0300 	mov.w	r3, #0
 8009640:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	6a1b      	ldr	r3, [r3, #32]
 8009646:	60fb      	str	r3, [r7, #12]

  /* Set or Reset the CC1NP Bit */
  tmpccer &= (uint32_t)~TIM_CCER_CC1NP;
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	f023 0308 	bic.w	r3, r3, #8
 800964e:	60fb      	str	r3, [r7, #12]
  tmpccer |= TIM_OCNPolarity;
 8009650:	887b      	ldrh	r3, [r7, #2]
 8009652:	68fa      	ldr	r2, [r7, #12]
 8009654:	4313      	orrs	r3, r2
 8009656:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	68fa      	ldr	r2, [r7, #12]
 800965c:	621a      	str	r2, [r3, #32]
}
 800965e:	f107 0714 	add.w	r7, r7, #20
 8009662:	46bd      	mov	sp, r7
 8009664:	bc80      	pop	{r7}
 8009666:	4770      	bx	lr

08009668 <TIM_OC2PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 8009668:	b480      	push	{r7}
 800966a:	b085      	sub	sp, #20
 800966c:	af00      	add	r7, sp, #0
 800966e:	6078      	str	r0, [r7, #4]
 8009670:	460b      	mov	r3, r1
 8009672:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccer = 0;
 8009674:	f04f 0300 	mov.w	r3, #0
 8009678:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	6a1b      	ldr	r3, [r3, #32]
 800967e:	60fb      	str	r3, [r7, #12]

  /* Set or Reset the CC2P Bit */
  tmpccer &= (uint32_t)(~TIM_CCER_CC2P);
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	f023 0320 	bic.w	r3, r3, #32
 8009686:	60fb      	str	r3, [r7, #12]
  tmpccer |= ((uint32_t)TIM_OCPolarity << 4);
 8009688:	887b      	ldrh	r3, [r7, #2]
 800968a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800968e:	68fa      	ldr	r2, [r7, #12]
 8009690:	4313      	orrs	r3, r2
 8009692:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	68fa      	ldr	r2, [r7, #12]
 8009698:	621a      	str	r2, [r3, #32]
}
 800969a:	f107 0714 	add.w	r7, r7, #20
 800969e:	46bd      	mov	sp, r7
 80096a0:	bc80      	pop	{r7}
 80096a2:	4770      	bx	lr

080096a4 <TIM_OC2NPolarityConfig>:
  *            @arg TIM_OCNPolarity_High: Output Compare active high
  *            @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 80096a4:	b480      	push	{r7}
 80096a6:	b085      	sub	sp, #20
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
 80096ac:	460b      	mov	r3, r1
 80096ae:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccer = 0;
 80096b0:	f04f 0300 	mov.w	r3, #0
 80096b4:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	6a1b      	ldr	r3, [r3, #32]
 80096ba:	60fb      	str	r3, [r7, #12]

  /* Set or Reset the CC2NP Bit */
  tmpccer &= (uint32_t)~TIM_CCER_CC2NP;
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80096c2:	60fb      	str	r3, [r7, #12]
  tmpccer |= ((uint32_t)TIM_OCNPolarity << 4);
 80096c4:	887b      	ldrh	r3, [r7, #2]
 80096c6:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80096ca:	68fa      	ldr	r2, [r7, #12]
 80096cc:	4313      	orrs	r3, r2
 80096ce:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	68fa      	ldr	r2, [r7, #12]
 80096d4:	621a      	str	r2, [r3, #32]
}
 80096d6:	f107 0714 	add.w	r7, r7, #20
 80096da:	46bd      	mov	sp, r7
 80096dc:	bc80      	pop	{r7}
 80096de:	4770      	bx	lr

080096e0 <TIM_OC3PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 80096e0:	b480      	push	{r7}
 80096e2:	b085      	sub	sp, #20
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	6078      	str	r0, [r7, #4]
 80096e8:	460b      	mov	r3, r1
 80096ea:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccer = 0;
 80096ec:	f04f 0300 	mov.w	r3, #0
 80096f0:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	6a1b      	ldr	r3, [r3, #32]
 80096f6:	60fb      	str	r3, [r7, #12]

  /* Set or Reset the CC3P Bit */
  tmpccer &= (uint32_t)~TIM_CCER_CC3P;
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80096fe:	60fb      	str	r3, [r7, #12]
  tmpccer |= ((uint32_t)TIM_OCPolarity << 8);
 8009700:	887b      	ldrh	r3, [r7, #2]
 8009702:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8009706:	68fa      	ldr	r2, [r7, #12]
 8009708:	4313      	orrs	r3, r2
 800970a:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	68fa      	ldr	r2, [r7, #12]
 8009710:	621a      	str	r2, [r3, #32]
}
 8009712:	f107 0714 	add.w	r7, r7, #20
 8009716:	46bd      	mov	sp, r7
 8009718:	bc80      	pop	{r7}
 800971a:	4770      	bx	lr

0800971c <TIM_OC3NPolarityConfig>:
  *            @arg TIM_OCNPolarity_High: Output Compare active high
  *            @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 800971c:	b480      	push	{r7}
 800971e:	b085      	sub	sp, #20
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
 8009724:	460b      	mov	r3, r1
 8009726:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccer = 0;
 8009728:	f04f 0300 	mov.w	r3, #0
 800972c:	60fb      	str	r3, [r7, #12]
 
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	6a1b      	ldr	r3, [r3, #32]
 8009732:	60fb      	str	r3, [r7, #12]

  /* Set or Reset the CC3NP Bit */
  tmpccer &= (uint32_t)~TIM_CCER_CC3NP;
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800973a:	60fb      	str	r3, [r7, #12]
  tmpccer |= ((uint32_t)TIM_OCNPolarity << 8);
 800973c:	887b      	ldrh	r3, [r7, #2]
 800973e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8009742:	68fa      	ldr	r2, [r7, #12]
 8009744:	4313      	orrs	r3, r2
 8009746:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	68fa      	ldr	r2, [r7, #12]
 800974c:	621a      	str	r2, [r3, #32]
}
 800974e:	f107 0714 	add.w	r7, r7, #20
 8009752:	46bd      	mov	sp, r7
 8009754:	bc80      	pop	{r7}
 8009756:	4770      	bx	lr

08009758 <TIM_OC4PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 8009758:	b480      	push	{r7}
 800975a:	b085      	sub	sp, #20
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]
 8009760:	460b      	mov	r3, r1
 8009762:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccer = 0;
 8009764:	f04f 0300 	mov.w	r3, #0
 8009768:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	6a1b      	ldr	r3, [r3, #32]
 800976e:	60fb      	str	r3, [r7, #12]

  /* Set or Reset the CC4P Bit */
  tmpccer &= (uint32_t)~TIM_CCER_CC4P;
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009776:	60fb      	str	r3, [r7, #12]
  tmpccer |= ((uint32_t)TIM_OCPolarity << 12);
 8009778:	887b      	ldrh	r3, [r7, #2]
 800977a:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800977e:	68fa      	ldr	r2, [r7, #12]
 8009780:	4313      	orrs	r3, r2
 8009782:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	68fa      	ldr	r2, [r7, #12]
 8009788:	621a      	str	r2, [r3, #32]
}
 800978a:	f107 0714 	add.w	r7, r7, #20
 800978e:	46bd      	mov	sp, r7
 8009790:	bc80      	pop	{r7}
 8009792:	4770      	bx	lr

08009794 <TIM_OC5PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC5PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 8009794:	b480      	push	{r7}
 8009796:	b085      	sub	sp, #20
 8009798:	af00      	add	r7, sp, #0
 800979a:	6078      	str	r0, [r7, #4]
 800979c:	460b      	mov	r3, r1
 800979e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccer = 0;
 80097a0:	f04f 0300 	mov.w	r3, #0
 80097a4:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	6a1b      	ldr	r3, [r3, #32]
 80097aa:	60fb      	str	r3, [r7, #12]

  /* Set or Reset the CC5P Bit */
  tmpccer &= (uint32_t)~TIM_CCER_CC5P;
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80097b2:	60fb      	str	r3, [r7, #12]
  tmpccer |= ((uint32_t)TIM_OCPolarity << 16);
 80097b4:	887b      	ldrh	r3, [r7, #2]
 80097b6:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80097ba:	68fa      	ldr	r2, [r7, #12]
 80097bc:	4313      	orrs	r3, r2
 80097be:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	68fa      	ldr	r2, [r7, #12]
 80097c4:	621a      	str	r2, [r3, #32]
}
 80097c6:	f107 0714 	add.w	r7, r7, #20
 80097ca:	46bd      	mov	sp, r7
 80097cc:	bc80      	pop	{r7}
 80097ce:	4770      	bx	lr

080097d0 <TIM_OC6PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC6PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 80097d0:	b480      	push	{r7}
 80097d2:	b085      	sub	sp, #20
 80097d4:	af00      	add	r7, sp, #0
 80097d6:	6078      	str	r0, [r7, #4]
 80097d8:	460b      	mov	r3, r1
 80097da:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccer = 0;
 80097dc:	f04f 0300 	mov.w	r3, #0
 80097e0:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	6a1b      	ldr	r3, [r3, #32]
 80097e6:	60fb      	str	r3, [r7, #12]

  /* Set or Reset the CC6P Bit */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80097ee:	60fb      	str	r3, [r7, #12]
  tmpccer |= ((uint32_t)TIM_OCPolarity << 20);
 80097f0:	887b      	ldrh	r3, [r7, #2]
 80097f2:	ea4f 5303 	mov.w	r3, r3, lsl #20
 80097f6:	68fa      	ldr	r2, [r7, #12]
 80097f8:	4313      	orrs	r3, r2
 80097fa:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	68fa      	ldr	r2, [r7, #12]
 8009800:	621a      	str	r2, [r3, #32]
}
 8009802:	f107 0714 	add.w	r7, r7, #20
 8009806:	46bd      	mov	sp, r7
 8009808:	bc80      	pop	{r7}
 800980a:	4770      	bx	lr

0800980c <TIM_CCxCmd>:
  * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
{
 800980c:	b480      	push	{r7}
 800980e:	b085      	sub	sp, #20
 8009810:	af00      	add	r7, sp, #0
 8009812:	6078      	str	r0, [r7, #4]
 8009814:	4613      	mov	r3, r2
 8009816:	460a      	mov	r2, r1
 8009818:	807a      	strh	r2, [r7, #2]
 800981a:	803b      	strh	r3, [r7, #0]
  uint32_t tmp = 0;
 800981c:	f04f 0300 	mov.w	r3, #0
 8009820:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = (uint32_t)CCER_CCE_SET << (uint32_t)TIM_Channel;
 8009822:	887b      	ldrh	r3, [r7, #2]
 8009824:	f04f 0201 	mov.w	r2, #1
 8009828:	fa02 f303 	lsl.w	r3, r2, r3
 800982c:	60fb      	str	r3, [r7, #12]

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint32_t)(~tmp);
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	6a1a      	ldr	r2, [r3, #32]
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	ea6f 0303 	mvn.w	r3, r3
 8009838:	401a      	ands	r2, r3
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  ((uint32_t)TIM_CCx << (uint32_t)TIM_Channel);
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	6a1a      	ldr	r2, [r3, #32]
 8009842:	8839      	ldrh	r1, [r7, #0]
 8009844:	887b      	ldrh	r3, [r7, #2]
 8009846:	fa01 f303 	lsl.w	r3, r1, r3
 800984a:	431a      	orrs	r2, r3
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	621a      	str	r2, [r3, #32]
}
 8009850:	f107 0714 	add.w	r7, r7, #20
 8009854:	46bd      	mov	sp, r7
 8009856:	bc80      	pop	{r7}
 8009858:	4770      	bx	lr
 800985a:	bf00      	nop

0800985c <TIM_CCxNCmd>:
  * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
  * @retval None
  */
void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
{
 800985c:	b480      	push	{r7}
 800985e:	b085      	sub	sp, #20
 8009860:	af00      	add	r7, sp, #0
 8009862:	6078      	str	r0, [r7, #4]
 8009864:	4613      	mov	r3, r2
 8009866:	460a      	mov	r2, r1
 8009868:	807a      	strh	r2, [r7, #2]
 800986a:	803b      	strh	r3, [r7, #0]
  uint32_t tmp = 0;
 800986c:	f04f 0300 	mov.w	r3, #0
 8009870:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  tmp = (uint32_t)CCER_CCNE_SET << (uint32_t)TIM_Channel;
 8009872:	887b      	ldrh	r3, [r7, #2]
 8009874:	f04f 0204 	mov.w	r2, #4
 8009878:	fa02 f303 	lsl.w	r3, r2, r3
 800987c:	60fb      	str	r3, [r7, #12]

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint32_t) ~tmp;
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	6a1a      	ldr	r2, [r3, #32]
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	ea6f 0303 	mvn.w	r3, r3
 8009888:	401a      	ands	r2, r3
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  ((uint32_t)TIM_CCxN << (uint32_t)TIM_Channel);
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	6a1a      	ldr	r2, [r3, #32]
 8009892:	8839      	ldrh	r1, [r7, #0]
 8009894:	887b      	ldrh	r3, [r7, #2]
 8009896:	fa01 f303 	lsl.w	r3, r1, r3
 800989a:	431a      	orrs	r2, r3
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	621a      	str	r2, [r3, #32]
}
 80098a0:	f107 0714 	add.w	r7, r7, #20
 80098a4:	46bd      	mov	sp, r7
 80098a6:	bc80      	pop	{r7}
 80098a8:	4770      	bx	lr
 80098aa:	bf00      	nop

080098ac <TIM_ICInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 80098ac:	b580      	push	{r7, lr}
 80098ae:	b082      	sub	sp, #8
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	6078      	str	r0, [r7, #4]
 80098b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80098b6:	683b      	ldr	r3, [r7, #0]
 80098b8:	881b      	ldrh	r3, [r3, #0]
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d10f      	bne.n	80098de <TIM_ICInit+0x32>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80098be:	683b      	ldr	r3, [r7, #0]
 80098c0:	8859      	ldrh	r1, [r3, #2]
               TIM_ICInitStruct->TIM_ICSelection,
 80098c2:	683b      	ldr	r3, [r7, #0]
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80098c4:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
 80098c6:	683b      	ldr	r3, [r7, #0]
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80098c8:	891b      	ldrh	r3, [r3, #8]
 80098ca:	6878      	ldr	r0, [r7, #4]
 80098cc:	f000 fd02 	bl	800a2d4 <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80098d0:	683b      	ldr	r3, [r7, #0]
 80098d2:	88db      	ldrh	r3, [r3, #6]
 80098d4:	6878      	ldr	r0, [r7, #4]
 80098d6:	4619      	mov	r1, r3
 80098d8:	f000 f8ec 	bl	8009ab4 <TIM_SetIC1Prescaler>
 80098dc:	e036      	b.n	800994c <TIM_ICInit+0xa0>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 80098de:	683b      	ldr	r3, [r7, #0]
 80098e0:	881b      	ldrh	r3, [r3, #0]
 80098e2:	2b04      	cmp	r3, #4
 80098e4:	d10f      	bne.n	8009906 <TIM_ICInit+0x5a>
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80098e6:	683b      	ldr	r3, [r7, #0]
 80098e8:	8859      	ldrh	r1, [r3, #2]
               TIM_ICInitStruct->TIM_ICSelection,
 80098ea:	683b      	ldr	r3, [r7, #0]
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80098ec:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
 80098ee:	683b      	ldr	r3, [r7, #0]
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80098f0:	891b      	ldrh	r3, [r3, #8]
 80098f2:	6878      	ldr	r0, [r7, #4]
 80098f4:	f000 fd2a 	bl	800a34c <TI2_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80098f8:	683b      	ldr	r3, [r7, #0]
 80098fa:	88db      	ldrh	r3, [r3, #6]
 80098fc:	6878      	ldr	r0, [r7, #4]
 80098fe:	4619      	mov	r1, r3
 8009900:	f000 f8f0 	bl	8009ae4 <TIM_SetIC2Prescaler>
 8009904:	e022      	b.n	800994c <TIM_ICInit+0xa0>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8009906:	683b      	ldr	r3, [r7, #0]
 8009908:	881b      	ldrh	r3, [r3, #0]
 800990a:	2b08      	cmp	r3, #8
 800990c:	d10f      	bne.n	800992e <TIM_ICInit+0x82>
  {
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 800990e:	683b      	ldr	r3, [r7, #0]
 8009910:	8859      	ldrh	r1, [r3, #2]
               TIM_ICInitStruct->TIM_ICSelection,
 8009912:	683b      	ldr	r3, [r7, #0]
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
  {
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 8009914:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
 8009916:	683b      	ldr	r3, [r7, #0]
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
  {
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 8009918:	891b      	ldrh	r3, [r3, #8]
 800991a:	6878      	ldr	r0, [r7, #4]
 800991c:	f000 fd60 	bl	800a3e0 <TI3_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8009920:	683b      	ldr	r3, [r7, #0]
 8009922:	88db      	ldrh	r3, [r3, #6]
 8009924:	6878      	ldr	r0, [r7, #4]
 8009926:	4619      	mov	r1, r3
 8009928:	f000 f8f6 	bl	8009b18 <TIM_SetIC3Prescaler>
 800992c:	e00e      	b.n	800994c <TIM_ICInit+0xa0>
  }
  else
  {
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800992e:	683b      	ldr	r3, [r7, #0]
 8009930:	8859      	ldrh	r1, [r3, #2]
               TIM_ICInitStruct->TIM_ICSelection,
 8009932:	683b      	ldr	r3, [r7, #0]
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else
  {
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8009934:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
 8009936:	683b      	ldr	r3, [r7, #0]
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else
  {
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8009938:	891b      	ldrh	r3, [r3, #8]
 800993a:	6878      	ldr	r0, [r7, #4]
 800993c:	f000 fd96 	bl	800a46c <TI4_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8009940:	683b      	ldr	r3, [r7, #0]
 8009942:	88db      	ldrh	r3, [r3, #6]
 8009944:	6878      	ldr	r0, [r7, #4]
 8009946:	4619      	mov	r1, r3
 8009948:	f000 f8fe 	bl	8009b48 <TIM_SetIC4Prescaler>
  }
}
 800994c:	f107 0708 	add.w	r7, r7, #8
 8009950:	46bd      	mov	sp, r7
 8009952:	bd80      	pop	{r7, pc}

08009954 <TIM_ICStructInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8009954:	b480      	push	{r7}
 8009956:	b083      	sub	sp, #12
 8009958:	af00      	add	r7, sp, #0
 800995a:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	f04f 0200 	mov.w	r2, #0
 8009962:	801a      	strh	r2, [r3, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	f04f 0200 	mov.w	r2, #0
 800996a:	805a      	strh	r2, [r3, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	f04f 0201 	mov.w	r2, #1
 8009972:	809a      	strh	r2, [r3, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	f04f 0200 	mov.w	r2, #0
 800997a:	80da      	strh	r2, [r3, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	f04f 0200 	mov.w	r2, #0
 8009982:	811a      	strh	r2, [r3, #8]
}
 8009984:	f107 070c 	add.w	r7, r7, #12
 8009988:	46bd      	mov	sp, r7
 800998a:	bc80      	pop	{r7}
 800998c:	4770      	bx	lr
 800998e:	bf00      	nop

08009990 <TIM_PWMIConfig>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8009990:	b580      	push	{r7, lr}
 8009992:	b084      	sub	sp, #16
 8009994:	af00      	add	r7, sp, #0
 8009996:	6078      	str	r0, [r7, #4]
 8009998:	6039      	str	r1, [r7, #0]
  uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 800999a:	f04f 0300 	mov.w	r3, #0
 800999e:	81fb      	strh	r3, [r7, #14]
  uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
 80099a0:	f04f 0301 	mov.w	r3, #1
 80099a4:	81bb      	strh	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 80099a6:	683b      	ldr	r3, [r7, #0]
 80099a8:	885b      	ldrh	r3, [r3, #2]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d103      	bne.n	80099b6 <TIM_PWMIConfig+0x26>
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
 80099ae:	f04f 0302 	mov.w	r3, #2
 80099b2:	81fb      	strh	r3, [r7, #14]
 80099b4:	e002      	b.n	80099bc <TIM_PWMIConfig+0x2c>
  }
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
 80099b6:	f04f 0300 	mov.w	r3, #0
 80099ba:	81fb      	strh	r3, [r7, #14]
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 80099bc:	683b      	ldr	r3, [r7, #0]
 80099be:	889b      	ldrh	r3, [r3, #4]
 80099c0:	2b01      	cmp	r3, #1
 80099c2:	d103      	bne.n	80099cc <TIM_PWMIConfig+0x3c>
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
 80099c4:	f04f 0302 	mov.w	r3, #2
 80099c8:	81bb      	strh	r3, [r7, #12]
 80099ca:	e002      	b.n	80099d2 <TIM_PWMIConfig+0x42>
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
 80099cc:	f04f 0301 	mov.w	r3, #1
 80099d0:	81bb      	strh	r3, [r7, #12]
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80099d2:	683b      	ldr	r3, [r7, #0]
 80099d4:	881b      	ldrh	r3, [r3, #0]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d11c      	bne.n	8009a14 <TIM_PWMIConfig+0x84>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 80099da:	683b      	ldr	r3, [r7, #0]
 80099dc:	8859      	ldrh	r1, [r3, #2]
 80099de:	683b      	ldr	r3, [r7, #0]
 80099e0:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICFilter);
 80099e2:	683b      	ldr	r3, [r7, #0]
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 80099e4:	891b      	ldrh	r3, [r3, #8]
 80099e6:	6878      	ldr	r0, [r7, #4]
 80099e8:	f000 fc74 	bl	800a2d4 <TI1_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80099ec:	683b      	ldr	r3, [r7, #0]
 80099ee:	88db      	ldrh	r3, [r3, #6]
 80099f0:	6878      	ldr	r0, [r7, #4]
 80099f2:	4619      	mov	r1, r3
 80099f4:	f000 f85e 	bl	8009ab4 <TIM_SetIC1Prescaler>
    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 80099f8:	683b      	ldr	r3, [r7, #0]
 80099fa:	891b      	ldrh	r3, [r3, #8]
 80099fc:	89f9      	ldrh	r1, [r7, #14]
 80099fe:	89ba      	ldrh	r2, [r7, #12]
 8009a00:	6878      	ldr	r0, [r7, #4]
 8009a02:	f000 fca3 	bl	800a34c <TI2_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	88db      	ldrh	r3, [r3, #6]
 8009a0a:	6878      	ldr	r0, [r7, #4]
 8009a0c:	4619      	mov	r1, r3
 8009a0e:	f000 f869 	bl	8009ae4 <TIM_SetIC2Prescaler>
 8009a12:	e01b      	b.n	8009a4c <TIM_PWMIConfig+0xbc>
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8009a14:	683b      	ldr	r3, [r7, #0]
 8009a16:	8859      	ldrh	r1, [r3, #2]
 8009a18:	683b      	ldr	r3, [r7, #0]
 8009a1a:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICFilter);
 8009a1c:	683b      	ldr	r3, [r7, #0]
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8009a1e:	891b      	ldrh	r3, [r3, #8]
 8009a20:	6878      	ldr	r0, [r7, #4]
 8009a22:	f000 fc93 	bl	800a34c <TI2_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8009a26:	683b      	ldr	r3, [r7, #0]
 8009a28:	88db      	ldrh	r3, [r3, #6]
 8009a2a:	6878      	ldr	r0, [r7, #4]
 8009a2c:	4619      	mov	r1, r3
 8009a2e:	f000 f859 	bl	8009ae4 <TIM_SetIC2Prescaler>
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 8009a32:	683b      	ldr	r3, [r7, #0]
 8009a34:	891b      	ldrh	r3, [r3, #8]
 8009a36:	89f9      	ldrh	r1, [r7, #14]
 8009a38:	89ba      	ldrh	r2, [r7, #12]
 8009a3a:	6878      	ldr	r0, [r7, #4]
 8009a3c:	f000 fc4a 	bl	800a2d4 <TI1_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8009a40:	683b      	ldr	r3, [r7, #0]
 8009a42:	88db      	ldrh	r3, [r3, #6]
 8009a44:	6878      	ldr	r0, [r7, #4]
 8009a46:	4619      	mov	r1, r3
 8009a48:	f000 f834 	bl	8009ab4 <TIM_SetIC1Prescaler>
  }
}
 8009a4c:	f107 0710 	add.w	r7, r7, #16
 8009a50:	46bd      	mov	sp, r7
 8009a52:	bd80      	pop	{r7, pc}

08009a54 <TIM_GetCapture1>:
  * @brief  Gets the TIMx Input Capture 1 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 8, 15, 16 or 17 to select the TIM peripheral.
  * @retval Capture Compare 1 Register value.
  */
uint32_t TIM_GetCapture1(TIM_TypeDef* TIMx)
{
 8009a54:	b480      	push	{r7}
 8009a56:	b083      	sub	sp, #12
 8009a58:	af00      	add	r7, sp, #0
 8009a5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
}
 8009a60:	4618      	mov	r0, r3
 8009a62:	f107 070c 	add.w	r7, r7, #12
 8009a66:	46bd      	mov	sp, r7
 8009a68:	bc80      	pop	{r7}
 8009a6a:	4770      	bx	lr

08009a6c <TIM_GetCapture2>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 8 or 15 to select the TIM 
  *         peripheral.
  * @retval Capture Compare 2 Register value.
  */
uint32_t TIM_GetCapture2(TIM_TypeDef* TIMx)
{
 8009a6c:	b480      	push	{r7}
 8009a6e:	b083      	sub	sp, #12
 8009a70:	af00      	add	r7, sp, #0
 8009a72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 8009a78:	4618      	mov	r0, r3
 8009a7a:	f107 070c 	add.w	r7, r7, #12
 8009a7e:	46bd      	mov	sp, r7
 8009a80:	bc80      	pop	{r7}
 8009a82:	4770      	bx	lr

08009a84 <TIM_GetCapture3>:
  * @brief  Gets the TIMx Input Capture 3 value.
  * @param  TIMx: where x can be 1, 2, 3, 4 or 8 to select the TIM peripheral.
  * @retval Capture Compare 3 Register value.
  */
uint32_t TIM_GetCapture3(TIM_TypeDef* TIMx)
{
 8009a84:	b480      	push	{r7}
 8009a86:	b083      	sub	sp, #12
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 

  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 8009a90:	4618      	mov	r0, r3
 8009a92:	f107 070c 	add.w	r7, r7, #12
 8009a96:	46bd      	mov	sp, r7
 8009a98:	bc80      	pop	{r7}
 8009a9a:	4770      	bx	lr

08009a9c <TIM_GetCapture4>:
  * @brief  Gets the TIMx Input Capture 4 value.
  * @param  TIMx: where x can be 1, 2, 3, 4 or 8 to select the TIM peripheral.
  * @retval Capture Compare 4 Register value.
  */
uint32_t TIM_GetCapture4(TIM_TypeDef* TIMx)
{
 8009a9c:	b480      	push	{r7}
 8009a9e:	b083      	sub	sp, #12
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8009aa8:	4618      	mov	r0, r3
 8009aaa:	f107 070c 	add.w	r7, r7, #12
 8009aae:	46bd      	mov	sp, r7
 8009ab0:	bc80      	pop	{r7}
 8009ab2:	4770      	bx	lr

08009ab4 <TIM_SetIC1Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8009ab4:	b480      	push	{r7}
 8009ab6:	b083      	sub	sp, #12
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	6078      	str	r0, [r7, #4]
 8009abc:	460b      	mov	r3, r1
 8009abe:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint32_t)~TIM_CCMR1_IC1PSC;
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	699b      	ldr	r3, [r3, #24]
 8009ac4:	f023 020c 	bic.w	r2, r3, #12
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	619a      	str	r2, [r3, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	699a      	ldr	r2, [r3, #24]
 8009ad0:	887b      	ldrh	r3, [r7, #2]
 8009ad2:	431a      	orrs	r2, r3
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	619a      	str	r2, [r3, #24]
}
 8009ad8:	f107 070c 	add.w	r7, r7, #12
 8009adc:	46bd      	mov	sp, r7
 8009ade:	bc80      	pop	{r7}
 8009ae0:	4770      	bx	lr
 8009ae2:	bf00      	nop

08009ae4 <TIM_SetIC2Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8009ae4:	b480      	push	{r7}
 8009ae6:	b083      	sub	sp, #12
 8009ae8:	af00      	add	r7, sp, #0
 8009aea:	6078      	str	r0, [r7, #4]
 8009aec:	460b      	mov	r3, r1
 8009aee:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint32_t)~TIM_CCMR1_IC2PSC;
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	699b      	ldr	r3, [r3, #24]
 8009af4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	619a      	str	r2, [r3, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint32_t)((uint32_t)TIM_ICPSC << 8);
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	699a      	ldr	r2, [r3, #24]
 8009b00:	887b      	ldrh	r3, [r7, #2]
 8009b02:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8009b06:	431a      	orrs	r2, r3
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	619a      	str	r2, [r3, #24]
}
 8009b0c:	f107 070c 	add.w	r7, r7, #12
 8009b10:	46bd      	mov	sp, r7
 8009b12:	bc80      	pop	{r7}
 8009b14:	4770      	bx	lr
 8009b16:	bf00      	nop

08009b18 <TIM_SetIC3Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8009b18:	b480      	push	{r7}
 8009b1a:	b083      	sub	sp, #12
 8009b1c:	af00      	add	r7, sp, #0
 8009b1e:	6078      	str	r0, [r7, #4]
 8009b20:	460b      	mov	r3, r1
 8009b22:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC;
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	69da      	ldr	r2, [r3, #28]
 8009b28:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 8009b2c:	4013      	ands	r3, r2
 8009b2e:	687a      	ldr	r2, [r7, #4]
 8009b30:	61d3      	str	r3, [r2, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	69da      	ldr	r2, [r3, #28]
 8009b36:	887b      	ldrh	r3, [r7, #2]
 8009b38:	431a      	orrs	r2, r3
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	61da      	str	r2, [r3, #28]
}
 8009b3e:	f107 070c 	add.w	r7, r7, #12
 8009b42:	46bd      	mov	sp, r7
 8009b44:	bc80      	pop	{r7}
 8009b46:	4770      	bx	lr

08009b48 <TIM_SetIC4Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{  
 8009b48:	b480      	push	{r7}
 8009b4a:	b083      	sub	sp, #12
 8009b4c:	af00      	add	r7, sp, #0
 8009b4e:	6078      	str	r0, [r7, #4]
 8009b50:	460b      	mov	r3, r1
 8009b52:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC;
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	69da      	ldr	r2, [r3, #28]
 8009b58:	f24f 33ff 	movw	r3, #62463	; 0xf3ff
 8009b5c:	4013      	ands	r3, r2
 8009b5e:	687a      	ldr	r2, [r7, #4]
 8009b60:	61d3      	str	r3, [r2, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	69da      	ldr	r2, [r3, #28]
 8009b66:	887b      	ldrh	r3, [r7, #2]
 8009b68:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8009b6c:	b29b      	uxth	r3, r3
 8009b6e:	431a      	orrs	r2, r3
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	61da      	str	r2, [r3, #28]
}
 8009b74:	f107 070c 	add.w	r7, r7, #12
 8009b78:	46bd      	mov	sp, r7
 8009b7a:	bc80      	pop	{r7}
 8009b7c:	4770      	bx	lr
 8009b7e:	bf00      	nop

08009b80 <TIM_BDTRConfig>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval None
  */
void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
{
 8009b80:	b480      	push	{r7}
 8009b82:	b083      	sub	sp, #12
 8009b84:	af00      	add	r7, sp, #0
 8009b86:	6078      	str	r0, [r7, #4]
 8009b88:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8009b8a:	683b      	ldr	r3, [r7, #0]
 8009b8c:	881a      	ldrh	r2, [r3, #0]
 8009b8e:	683b      	ldr	r3, [r7, #0]
 8009b90:	885b      	ldrh	r3, [r3, #2]
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 8009b92:	4313      	orrs	r3, r2
 8009b94:	b29a      	uxth	r2, r3
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 8009b96:	683b      	ldr	r3, [r7, #0]
 8009b98:	889b      	ldrh	r3, [r3, #4]
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 8009b9a:	4313      	orrs	r3, r2
 8009b9c:	b29a      	uxth	r2, r3
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 8009b9e:	683b      	ldr	r3, [r7, #0]
 8009ba0:	88db      	ldrh	r3, [r3, #6]
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 8009ba2:	4313      	orrs	r3, r2
 8009ba4:	b29a      	uxth	r2, r3
 8009ba6:	683b      	ldr	r3, [r7, #0]
 8009ba8:	891b      	ldrh	r3, [r3, #8]
 8009baa:	4313      	orrs	r3, r2
 8009bac:	b29a      	uxth	r2, r3
 8009bae:	683b      	ldr	r3, [r7, #0]
 8009bb0:	895b      	ldrh	r3, [r3, #10]
 8009bb2:	4313      	orrs	r3, r2
 8009bb4:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
 8009bb6:	683b      	ldr	r3, [r7, #0]
 8009bb8:	899b      	ldrh	r3, [r3, #12]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 8009bba:	4313      	orrs	r3, r2
 8009bbc:	b29b      	uxth	r3, r3
 8009bbe:	461a      	mov	r2, r3
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	645a      	str	r2, [r3, #68]	; 0x44
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
}
 8009bc4:	f107 070c 	add.w	r7, r7, #12
 8009bc8:	46bd      	mov	sp, r7
 8009bca:	bc80      	pop	{r7}
 8009bcc:	4770      	bx	lr
 8009bce:	bf00      	nop

08009bd0 <TIM_Break1Config>:
  * @param  TIM_Break1Filter: specifies the Break1 filter value.
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_Break1Config(TIM_TypeDef* TIMx, uint32_t TIM_Break1Polarity, uint8_t TIM_Break1Filter)
{   /* Check the parameters */
 8009bd0:	b480      	push	{r7}
 8009bd2:	b085      	sub	sp, #20
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	60f8      	str	r0, [r7, #12]
 8009bd8:	60b9      	str	r1, [r7, #8]
 8009bda:	4613      	mov	r3, r2
 8009bdc:	71fb      	strb	r3, [r7, #7]
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_BREAK1_FILTER(TIM_Break1Filter));

  /* Reset the BKP and BKF Bits */
  TIMx->BDTR &= (uint32_t)~ (TIM_BDTR_BKP | TIM_BDTR_BKF);
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009be2:	f423 2272 	bic.w	r2, r3, #991232	; 0xf2000
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	645a      	str	r2, [r3, #68]	; 0x44
  /* Configure the Break1 polarity and filter */
  TIMx->BDTR |=	TIM_Break1Polarity |((uint32_t)TIM_Break1Filter << 16);
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009bee:	79fb      	ldrb	r3, [r7, #7]
 8009bf0:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8009bf4:	68bb      	ldr	r3, [r7, #8]
 8009bf6:	430b      	orrs	r3, r1
 8009bf8:	431a      	orrs	r2, r3
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	645a      	str	r2, [r3, #68]	; 0x44
}
 8009bfe:	f107 0714 	add.w	r7, r7, #20
 8009c02:	46bd      	mov	sp, r7
 8009c04:	bc80      	pop	{r7}
 8009c06:	4770      	bx	lr

08009c08 <TIM_Break2Config>:
  * @param  TIM_Break2Filter: specifies the Break2 filter value.
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_Break2Config(TIM_TypeDef* TIMx, uint32_t TIM_Break2Polarity, uint8_t TIM_Break2Filter)
{
 8009c08:	b480      	push	{r7}
 8009c0a:	b085      	sub	sp, #20
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	60f8      	str	r0, [r7, #12]
 8009c10:	60b9      	str	r1, [r7, #8]
 8009c12:	4613      	mov	r3, r2
 8009c14:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_BREAK2_FILTER(TIM_Break2Filter));

  /* Reset the BKP and BKF Bits */
  TIMx->BDTR &= (uint32_t)~ (TIM_BDTR_BK2P | TIM_BDTR_BK2F);
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c1a:	f023 723c 	bic.w	r2, r3, #49283072	; 0x2f00000
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure the Break1 polarity and filter */
  TIMx->BDTR |=	TIM_Break2Polarity |((uint32_t)TIM_Break2Filter << 20);
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009c26:	79fb      	ldrb	r3, [r7, #7]
 8009c28:	ea4f 5103 	mov.w	r1, r3, lsl #20
 8009c2c:	68bb      	ldr	r3, [r7, #8]
 8009c2e:	430b      	orrs	r3, r1
 8009c30:	431a      	orrs	r2, r3
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	645a      	str	r2, [r3, #68]	; 0x44
}
 8009c36:	f107 0714 	add.w	r7, r7, #20
 8009c3a:	46bd      	mov	sp, r7
 8009c3c:	bc80      	pop	{r7}
 8009c3e:	4770      	bx	lr

08009c40 <TIM_Break1Cmd>:
  * @param  NewState: new state of the TIM Break1 input.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Break1Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8009c40:	b480      	push	{r7}
 8009c42:	b083      	sub	sp, #12
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	6078      	str	r0, [r7, #4]
 8009c48:	460b      	mov	r3, r1
 8009c4a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8009c4c:	78fb      	ldrb	r3, [r7, #3]
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d006      	beq.n	8009c60 <TIM_Break1Cmd+0x20>
  {
    /* Enable the Break1 */
    TIMx->BDTR |= TIM_BDTR_BKE;
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c56:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	645a      	str	r2, [r3, #68]	; 0x44
 8009c5e:	e005      	b.n	8009c6c <TIM_Break1Cmd+0x2c>
  }
  else
  {
    /* Disable the Break1 */
    TIMx->BDTR &= (uint32_t)~TIM_BDTR_BKE;
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c64:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	645a      	str	r2, [r3, #68]	; 0x44
  } 
}
 8009c6c:	f107 070c 	add.w	r7, r7, #12
 8009c70:	46bd      	mov	sp, r7
 8009c72:	bc80      	pop	{r7}
 8009c74:	4770      	bx	lr
 8009c76:	bf00      	nop

08009c78 <TIM_Break2Cmd>:
  * @param  NewState: new state of the TIM Break2 input.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Break2Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8009c78:	b480      	push	{r7}
 8009c7a:	b083      	sub	sp, #12
 8009c7c:	af00      	add	r7, sp, #0
 8009c7e:	6078      	str	r0, [r7, #4]
 8009c80:	460b      	mov	r3, r1
 8009c82:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8009c84:	78fb      	ldrb	r3, [r7, #3]
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d006      	beq.n	8009c98 <TIM_Break2Cmd+0x20>
  {
    /* Enable the Break1 */
    TIMx->BDTR |= TIM_BDTR_BK2E;
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c8e:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	645a      	str	r2, [r3, #68]	; 0x44
 8009c96:	e005      	b.n	8009ca4 <TIM_Break2Cmd+0x2c>
  }
  else
  {
    /* Disable the Break1 */
    TIMx->BDTR &= (uint32_t)~TIM_BDTR_BK2E;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c9c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	645a      	str	r2, [r3, #68]	; 0x44
  }
}
 8009ca4:	f107 070c 	add.w	r7, r7, #12
 8009ca8:	46bd      	mov	sp, r7
 8009caa:	bc80      	pop	{r7}
 8009cac:	4770      	bx	lr
 8009cae:	bf00      	nop

08009cb0 <TIM_BDTRStructInit>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which
  *         will be initialized.
  * @retval None
  */
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
 8009cb0:	b480      	push	{r7}
 8009cb2:	b083      	sub	sp, #12
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	f04f 0200 	mov.w	r2, #0
 8009cbe:	801a      	strh	r2, [r3, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	f04f 0200 	mov.w	r2, #0
 8009cc6:	805a      	strh	r2, [r3, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	f04f 0200 	mov.w	r2, #0
 8009cce:	809a      	strh	r2, [r3, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	f04f 0200 	mov.w	r2, #0
 8009cd6:	80da      	strh	r2, [r3, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	f04f 0200 	mov.w	r2, #0
 8009cde:	811a      	strh	r2, [r3, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	f04f 0200 	mov.w	r2, #0
 8009ce6:	815a      	strh	r2, [r3, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	f04f 0200 	mov.w	r2, #0
 8009cee:	819a      	strh	r2, [r3, #12]
}
 8009cf0:	f107 070c 	add.w	r7, r7, #12
 8009cf4:	46bd      	mov	sp, r7
 8009cf6:	bc80      	pop	{r7}
 8009cf8:	4770      	bx	lr
 8009cfa:	bf00      	nop

08009cfc <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8009cfc:	b480      	push	{r7}
 8009cfe:	b083      	sub	sp, #12
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	6078      	str	r0, [r7, #4]
 8009d04:	460b      	mov	r3, r1
 8009d06:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8009d08:	78fb      	ldrb	r3, [r7, #3]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d006      	beq.n	8009d1c <TIM_CtrlPWMOutputs+0x20>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d12:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	645a      	str	r2, [r3, #68]	; 0x44
 8009d1a:	e007      	b.n	8009d2c <TIM_CtrlPWMOutputs+0x30>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d20:	ea4f 4343 	mov.w	r3, r3, lsl #17
 8009d24:	ea4f 4353 	mov.w	r3, r3, lsr #17
 8009d28:	687a      	ldr	r2, [r7, #4]
 8009d2a:	6453      	str	r3, [r2, #68]	; 0x44
  }  
}
 8009d2c:	f107 070c 	add.w	r7, r7, #12
 8009d30:	46bd      	mov	sp, r7
 8009d32:	bc80      	pop	{r7}
 8009d34:	4770      	bx	lr
 8009d36:	bf00      	nop

08009d38 <TIM_SelectCOM>:
  * @param  NewState: new state of the Commutation event.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8009d38:	b480      	push	{r7}
 8009d3a:	b083      	sub	sp, #12
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	6078      	str	r0, [r7, #4]
 8009d40:	460b      	mov	r3, r1
 8009d42:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8009d44:	78fb      	ldrb	r3, [r7, #3]
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d006      	beq.n	8009d58 <TIM_SelectCOM+0x20>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= TIM_CR2_CCUS;
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	685b      	ldr	r3, [r3, #4]
 8009d4e:	f043 0204 	orr.w	r2, r3, #4
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	605a      	str	r2, [r3, #4]
 8009d56:	e006      	b.n	8009d66 <TIM_SelectCOM+0x2e>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCUS;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	685a      	ldr	r2, [r3, #4]
 8009d5c:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 8009d60:	4013      	ands	r3, r2
 8009d62:	687a      	ldr	r2, [r7, #4]
 8009d64:	6053      	str	r3, [r2, #4]
  }
}
 8009d66:	f107 070c 	add.w	r7, r7, #12
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	bc80      	pop	{r7}
 8009d6e:	4770      	bx	lr

08009d70 <TIM_CCPreloadControl>:
  * @param  NewState: new state of the Capture Compare Preload Control bit
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
{ 
 8009d70:	b480      	push	{r7}
 8009d72:	b083      	sub	sp, #12
 8009d74:	af00      	add	r7, sp, #0
 8009d76:	6078      	str	r0, [r7, #4]
 8009d78:	460b      	mov	r3, r1
 8009d7a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8009d7c:	78fb      	ldrb	r3, [r7, #3]
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d006      	beq.n	8009d90 <TIM_CCPreloadControl+0x20>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= TIM_CR2_CCPC;
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	685b      	ldr	r3, [r3, #4]
 8009d86:	f043 0201 	orr.w	r2, r3, #1
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	605a      	str	r2, [r3, #4]
 8009d8e:	e006      	b.n	8009d9e <TIM_CCPreloadControl+0x2e>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCPC;
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	685a      	ldr	r2, [r3, #4]
 8009d94:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8009d98:	4013      	ands	r3, r2
 8009d9a:	687a      	ldr	r2, [r7, #4]
 8009d9c:	6053      	str	r3, [r2, #4]
  }
}
 8009d9e:	f107 070c 	add.w	r7, r7, #12
 8009da2:	46bd      	mov	sp, r7
 8009da4:	bc80      	pop	{r7}
 8009da6:	4770      	bx	lr

08009da8 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8009da8:	b480      	push	{r7}
 8009daa:	b083      	sub	sp, #12
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	6078      	str	r0, [r7, #4]
 8009db0:	4613      	mov	r3, r2
 8009db2:	460a      	mov	r2, r1
 8009db4:	807a      	strh	r2, [r7, #2]
 8009db6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8009db8:	787b      	ldrb	r3, [r7, #1]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d006      	beq.n	8009dcc <TIM_ITConfig+0x24>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	68da      	ldr	r2, [r3, #12]
 8009dc2:	887b      	ldrh	r3, [r7, #2]
 8009dc4:	431a      	orrs	r2, r3
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	60da      	str	r2, [r3, #12]
 8009dca:	e008      	b.n	8009dde <TIM_ITConfig+0x36>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	68da      	ldr	r2, [r3, #12]
 8009dd0:	887b      	ldrh	r3, [r7, #2]
 8009dd2:	ea6f 0303 	mvn.w	r3, r3
 8009dd6:	b29b      	uxth	r3, r3
 8009dd8:	401a      	ands	r2, r3
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	60da      	str	r2, [r3, #12]
  }
}
 8009dde:	f107 070c 	add.w	r7, r7, #12
 8009de2:	46bd      	mov	sp, r7
 8009de4:	bc80      	pop	{r7}
 8009de6:	4770      	bx	lr

08009de8 <TIM_GenerateEvent>:
  * @note   TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8.
  *        
  * @retval None
  */
void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
{ 
 8009de8:	b480      	push	{r7}
 8009dea:	b083      	sub	sp, #12
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	6078      	str	r0, [r7, #4]
 8009df0:	460b      	mov	r3, r1
 8009df2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
 
  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 8009df4:	887a      	ldrh	r2, [r7, #2]
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	615a      	str	r2, [r3, #20]
}
 8009dfa:	f107 070c 	add.w	r7, r7, #12
 8009dfe:	46bd      	mov	sp, r7
 8009e00:	bc80      	pop	{r7}
 8009e02:	4770      	bx	lr

08009e04 <TIM_GetFlagStatus>:
  * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.    
  *
  * @retval The new state of TIM_FLAG (SET or RESET).
  */
FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint32_t TIM_FLAG)
{ 
 8009e04:	b480      	push	{r7}
 8009e06:	b085      	sub	sp, #20
 8009e08:	af00      	add	r7, sp, #0
 8009e0a:	6078      	str	r0, [r7, #4]
 8009e0c:	6039      	str	r1, [r7, #0]
  ITStatus bitstatus = RESET;  
 8009e0e:	f04f 0300 	mov.w	r3, #0
 8009e12:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));

  
  if ((TIMx->SR & TIM_FLAG) != RESET)
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	691a      	ldr	r2, [r3, #16]
 8009e18:	683b      	ldr	r3, [r7, #0]
 8009e1a:	4013      	ands	r3, r2
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d003      	beq.n	8009e28 <TIM_GetFlagStatus+0x24>
  {
    bitstatus = SET;
 8009e20:	f04f 0301 	mov.w	r3, #1
 8009e24:	73fb      	strb	r3, [r7, #15]
 8009e26:	e002      	b.n	8009e2e <TIM_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8009e28:	f04f 0300 	mov.w	r3, #0
 8009e2c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009e2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e30:	4618      	mov	r0, r3
 8009e32:	f107 0714 	add.w	r7, r7, #20
 8009e36:	46bd      	mov	sp, r7
 8009e38:	bc80      	pop	{r7}
 8009e3a:	4770      	bx	lr

08009e3c <TIM_ClearFlag>:
  * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.
  *    
  * @retval None
  */
void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{  
 8009e3c:	b480      	push	{r7}
 8009e3e:	b083      	sub	sp, #12
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	6078      	str	r0, [r7, #4]
 8009e44:	460b      	mov	r3, r1
 8009e46:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
   
  /* Clear the flags */
  TIMx->SR = (uint16_t)~TIM_FLAG;
 8009e48:	887b      	ldrh	r3, [r7, #2]
 8009e4a:	ea6f 0303 	mvn.w	r3, r3
 8009e4e:	b29b      	uxth	r3, r3
 8009e50:	461a      	mov	r2, r3
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	611a      	str	r2, [r3, #16]
}
 8009e56:	f107 070c 	add.w	r7, r7, #12
 8009e5a:	46bd      	mov	sp, r7
 8009e5c:	bc80      	pop	{r7}
 8009e5e:	4770      	bx	lr

08009e60 <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8009e60:	b480      	push	{r7}
 8009e62:	b085      	sub	sp, #20
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	6078      	str	r0, [r7, #4]
 8009e68:	460b      	mov	r3, r1
 8009e6a:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8009e6c:	f04f 0300 	mov.w	r3, #0
 8009e70:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8009e72:	f04f 0300 	mov.w	r3, #0
 8009e76:	81bb      	strh	r3, [r7, #12]
 8009e78:	f04f 0300 	mov.w	r3, #0
 8009e7c:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	691b      	ldr	r3, [r3, #16]
 8009e82:	b29a      	uxth	r2, r3
 8009e84:	887b      	ldrh	r3, [r7, #2]
 8009e86:	4013      	ands	r3, r2
 8009e88:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	68db      	ldr	r3, [r3, #12]
 8009e8e:	b29a      	uxth	r2, r3
 8009e90:	887b      	ldrh	r3, [r7, #2]
 8009e92:	4013      	ands	r3, r2
 8009e94:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8009e96:	89bb      	ldrh	r3, [r7, #12]
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d006      	beq.n	8009eaa <TIM_GetITStatus+0x4a>
 8009e9c:	897b      	ldrh	r3, [r7, #10]
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d003      	beq.n	8009eaa <TIM_GetITStatus+0x4a>
  {
    bitstatus = SET;
 8009ea2:	f04f 0301 	mov.w	r3, #1
 8009ea6:	73fb      	strb	r3, [r7, #15]
 8009ea8:	e002      	b.n	8009eb0 <TIM_GetITStatus+0x50>
  }
  else
  {
    bitstatus = RESET;
 8009eaa:	f04f 0300 	mov.w	r3, #0
 8009eae:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009eb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009eb2:	4618      	mov	r0, r3
 8009eb4:	f107 0714 	add.w	r7, r7, #20
 8009eb8:	46bd      	mov	sp, r7
 8009eba:	bc80      	pop	{r7}
 8009ebc:	4770      	bx	lr
 8009ebe:	bf00      	nop

08009ec0 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8009ec0:	b480      	push	{r7}
 8009ec2:	b083      	sub	sp, #12
 8009ec4:	af00      	add	r7, sp, #0
 8009ec6:	6078      	str	r0, [r7, #4]
 8009ec8:	460b      	mov	r3, r1
 8009eca:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8009ecc:	887b      	ldrh	r3, [r7, #2]
 8009ece:	ea6f 0303 	mvn.w	r3, r3
 8009ed2:	b29b      	uxth	r3, r3
 8009ed4:	461a      	mov	r2, r3
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	611a      	str	r2, [r3, #16]
}
 8009eda:	f107 070c 	add.w	r7, r7, #12
 8009ede:	46bd      	mov	sp, r7
 8009ee0:	bc80      	pop	{r7}
 8009ee2:	4770      	bx	lr

08009ee4 <TIM_DMAConfig>:
  * @param  TIM_DMABurstLength: DMA Burst length. This parameter can be one value
  *         between: TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.
  * @retval None
  */
void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
{
 8009ee4:	b480      	push	{r7}
 8009ee6:	b083      	sub	sp, #12
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	6078      	str	r0, [r7, #4]
 8009eec:	4613      	mov	r3, r2
 8009eee:	460a      	mov	r2, r1
 8009ef0:	807a      	strh	r2, [r7, #2]
 8009ef2:	803b      	strh	r3, [r7, #0]
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase)); 
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));

  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 8009ef4:	887a      	ldrh	r2, [r7, #2]
 8009ef6:	883b      	ldrh	r3, [r7, #0]
 8009ef8:	4313      	orrs	r3, r2
 8009efa:	b29a      	uxth	r2, r3
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
}
 8009f02:	f107 070c 	add.w	r7, r7, #12
 8009f06:	46bd      	mov	sp, r7
 8009f08:	bc80      	pop	{r7}
 8009f0a:	4770      	bx	lr

08009f0c <TIM_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
{ 
 8009f0c:	b480      	push	{r7}
 8009f0e:	b083      	sub	sp, #12
 8009f10:	af00      	add	r7, sp, #0
 8009f12:	6078      	str	r0, [r7, #4]
 8009f14:	4613      	mov	r3, r2
 8009f16:	460a      	mov	r2, r1
 8009f18:	807a      	strh	r2, [r7, #2]
 8009f1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8009f1c:	787b      	ldrb	r3, [r7, #1]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d006      	beq.n	8009f30 <TIM_DMACmd+0x24>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	68da      	ldr	r2, [r3, #12]
 8009f26:	887b      	ldrh	r3, [r7, #2]
 8009f28:	431a      	orrs	r2, r3
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	60da      	str	r2, [r3, #12]
 8009f2e:	e008      	b.n	8009f42 <TIM_DMACmd+0x36>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	68da      	ldr	r2, [r3, #12]
 8009f34:	887b      	ldrh	r3, [r7, #2]
 8009f36:	ea6f 0303 	mvn.w	r3, r3
 8009f3a:	b29b      	uxth	r3, r3
 8009f3c:	401a      	ands	r2, r3
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	60da      	str	r2, [r3, #12]
  }
}
 8009f42:	f107 070c 	add.w	r7, r7, #12
 8009f46:	46bd      	mov	sp, r7
 8009f48:	bc80      	pop	{r7}
 8009f4a:	4770      	bx	lr

08009f4c <TIM_SelectCCDMA>:
  * @param  NewState: new state of the Capture Compare DMA source
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8009f4c:	b480      	push	{r7}
 8009f4e:	b083      	sub	sp, #12
 8009f50:	af00      	add	r7, sp, #0
 8009f52:	6078      	str	r0, [r7, #4]
 8009f54:	460b      	mov	r3, r1
 8009f56:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8009f58:	78fb      	ldrb	r3, [r7, #3]
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d006      	beq.n	8009f6c <TIM_SelectCCDMA+0x20>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= TIM_CR2_CCDS;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	685b      	ldr	r3, [r3, #4]
 8009f62:	f043 0208 	orr.w	r2, r3, #8
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	605a      	str	r2, [r3, #4]
 8009f6a:	e006      	b.n	8009f7a <TIM_SelectCCDMA+0x2e>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCDS;
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	685a      	ldr	r2, [r3, #4]
 8009f70:	f64f 73f7 	movw	r3, #65527	; 0xfff7
 8009f74:	4013      	ands	r3, r2
 8009f76:	687a      	ldr	r2, [r7, #4]
 8009f78:	6053      	str	r3, [r2, #4]
  }
}
 8009f7a:	f107 070c 	add.w	r7, r7, #12
 8009f7e:	46bd      	mov	sp, r7
 8009f80:	bc80      	pop	{r7}
 8009f82:	4770      	bx	lr

08009f84 <TIM_InternalClockConfig>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 8 or 15 to select the TIM 
  *         peripheral.
  * @retval None
  */
void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
{
 8009f84:	b480      	push	{r7}
 8009f86:	b083      	sub	sp, #12
 8009f88:	af00      	add	r7, sp, #0
 8009f8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  (uint16_t)~TIM_SMCR_SMS;
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	689a      	ldr	r2, [r3, #8]
 8009f90:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8009f94:	4013      	ands	r3, r2
 8009f96:	687a      	ldr	r2, [r7, #4]
 8009f98:	6093      	str	r3, [r2, #8]
}
 8009f9a:	f107 070c 	add.w	r7, r7, #12
 8009f9e:	46bd      	mov	sp, r7
 8009fa0:	bc80      	pop	{r7}
 8009fa2:	4770      	bx	lr

08009fa4 <TIM_ITRxExternalClockConfig>:
  *            @arg TIM_TS_ITR2: Internal Trigger 2
  *            @arg TIM_TS_ITR3: Internal Trigger 3
  * @retval None
  */
void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
 8009fa4:	b580      	push	{r7, lr}
 8009fa6:	b082      	sub	sp, #8
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	6078      	str	r0, [r7, #4]
 8009fac:	460b      	mov	r3, r1
 8009fae:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
 8009fb0:	887b      	ldrh	r3, [r7, #2]
 8009fb2:	6878      	ldr	r0, [r7, #4]
 8009fb4:	4619      	mov	r1, r3
 8009fb6:	f000 f877 	bl	800a0a8 <TIM_SelectInputTrigger>

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	689b      	ldr	r3, [r3, #8]
 8009fbe:	f043 0207 	orr.w	r2, r3, #7
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	609a      	str	r2, [r3, #8]
}
 8009fc6:	f107 0708 	add.w	r7, r7, #8
 8009fca:	46bd      	mov	sp, r7
 8009fcc:	bd80      	pop	{r7, pc}
 8009fce:	bf00      	nop

08009fd0 <TIM_TIxExternalClockConfig>:
  *          This parameter must be a value between 0x0 and 0xF.
  * @retval None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
 8009fd0:	b580      	push	{r7, lr}
 8009fd2:	b084      	sub	sp, #16
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	60f8      	str	r0, [r7, #12]
 8009fd8:	8179      	strh	r1, [r7, #10]
 8009fda:	813a      	strh	r2, [r7, #8]
 8009fdc:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8009fde:	897b      	ldrh	r3, [r7, #10]
 8009fe0:	2b60      	cmp	r3, #96	; 0x60
 8009fe2:	d108      	bne.n	8009ff6 <TIM_TIxExternalClockConfig+0x26>
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8009fe4:	893a      	ldrh	r2, [r7, #8]
 8009fe6:	88fb      	ldrh	r3, [r7, #6]
 8009fe8:	68f8      	ldr	r0, [r7, #12]
 8009fea:	4611      	mov	r1, r2
 8009fec:	f04f 0201 	mov.w	r2, #1
 8009ff0:	f000 f9ac 	bl	800a34c <TI2_Config>
 8009ff4:	e007      	b.n	800a006 <TIM_TIxExternalClockConfig+0x36>
  }
  else
  {
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8009ff6:	893a      	ldrh	r2, [r7, #8]
 8009ff8:	88fb      	ldrh	r3, [r7, #6]
 8009ffa:	68f8      	ldr	r0, [r7, #12]
 8009ffc:	4611      	mov	r1, r2
 8009ffe:	f04f 0201 	mov.w	r2, #1
 800a002:	f000 f967 	bl	800a2d4 <TI1_Config>
  }
  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
 800a006:	897b      	ldrh	r3, [r7, #10]
 800a008:	68f8      	ldr	r0, [r7, #12]
 800a00a:	4619      	mov	r1, r3
 800a00c:	f000 f84c 	bl	800a0a8 <TIM_SelectInputTrigger>
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	689b      	ldr	r3, [r3, #8]
 800a014:	f043 0207 	orr.w	r2, r3, #7
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	609a      	str	r2, [r3, #8]
}
 800a01c:	f107 0710 	add.w	r7, r7, #16
 800a020:	46bd      	mov	sp, r7
 800a022:	bd80      	pop	{r7, pc}

0800a024 <TIM_ETRClockMode1Config>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
                            uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 800a024:	b580      	push	{r7, lr}
 800a026:	b086      	sub	sp, #24
 800a028:	af00      	add	r7, sp, #0
 800a02a:	60f8      	str	r0, [r7, #12]
 800a02c:	8179      	strh	r1, [r7, #10]
 800a02e:	813a      	strh	r2, [r7, #8]
 800a030:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 800a032:	f04f 0300 	mov.w	r3, #0
 800a036:	82fb      	strh	r3, [r7, #22]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 800a038:	8979      	ldrh	r1, [r7, #10]
 800a03a:	893a      	ldrh	r2, [r7, #8]
 800a03c:	88fb      	ldrh	r3, [r7, #6]
 800a03e:	68f8      	ldr	r0, [r7, #12]
 800a040:	f000 f8ac 	bl	800a19c <TIM_ETRConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	689b      	ldr	r3, [r3, #8]
 800a048:	82fb      	strh	r3, [r7, #22]

  /* Reset the SMS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 800a04a:	8afb      	ldrh	r3, [r7, #22]
 800a04c:	f023 0307 	bic.w	r3, r3, #7
 800a050:	82fb      	strh	r3, [r7, #22]

  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
 800a052:	8afb      	ldrh	r3, [r7, #22]
 800a054:	f043 0307 	orr.w	r3, r3, #7
 800a058:	82fb      	strh	r3, [r7, #22]

  /* Select the Trigger selection : ETRF */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 800a05a:	8afb      	ldrh	r3, [r7, #22]
 800a05c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a060:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_TS_ETRF;
 800a062:	8afb      	ldrh	r3, [r7, #22]
 800a064:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 800a068:	82fb      	strh	r3, [r7, #22]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a06a:	8afa      	ldrh	r2, [r7, #22]
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	609a      	str	r2, [r3, #8]
}
 800a070:	f107 0718 	add.w	r7, r7, #24
 800a074:	46bd      	mov	sp, r7
 800a076:	bd80      	pop	{r7, pc}

0800a078 <TIM_ETRClockMode2Config>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 800a078:	b580      	push	{r7, lr}
 800a07a:	b084      	sub	sp, #16
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	60f8      	str	r0, [r7, #12]
 800a080:	8179      	strh	r1, [r7, #10]
 800a082:	813a      	strh	r2, [r7, #8]
 800a084:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 800a086:	8979      	ldrh	r1, [r7, #10]
 800a088:	893a      	ldrh	r2, [r7, #8]
 800a08a:	88fb      	ldrh	r3, [r7, #6]
 800a08c:	68f8      	ldr	r0, [r7, #12]
 800a08e:	f000 f885 	bl	800a19c <TIM_ETRConfig>

  /* Enable the External clock mode2 */
  TIMx->SMCR |= TIM_SMCR_ECE;
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	689b      	ldr	r3, [r3, #8]
 800a096:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	609a      	str	r2, [r3, #8]
}
 800a09e:	f107 0710 	add.w	r7, r7, #16
 800a0a2:	46bd      	mov	sp, r7
 800a0a4:	bd80      	pop	{r7, pc}
 800a0a6:	bf00      	nop

0800a0a8 <TIM_SelectInputTrigger>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
 800a0a8:	b480      	push	{r7}
 800a0aa:	b085      	sub	sp, #20
 800a0ac:	af00      	add	r7, sp, #0
 800a0ae:	6078      	str	r0, [r7, #4]
 800a0b0:	460b      	mov	r3, r1
 800a0b2:	807b      	strh	r3, [r7, #2]
  uint16_t tmpsmcr = 0;
 800a0b4:	f04f 0300 	mov.w	r3, #0
 800a0b8:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx)); 
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	689b      	ldr	r3, [r3, #8]
 800a0be:	81fb      	strh	r3, [r7, #14]

  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 800a0c0:	89fb      	ldrh	r3, [r7, #14]
 800a0c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a0c6:	81fb      	strh	r3, [r7, #14]

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 800a0c8:	89fa      	ldrh	r2, [r7, #14]
 800a0ca:	887b      	ldrh	r3, [r7, #2]
 800a0cc:	4313      	orrs	r3, r2
 800a0ce:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a0d0:	89fa      	ldrh	r2, [r7, #14]
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	609a      	str	r2, [r3, #8]
}
 800a0d6:	f107 0714 	add.w	r7, r7, #20
 800a0da:	46bd      	mov	sp, r7
 800a0dc:	bc80      	pop	{r7}
 800a0de:	4770      	bx	lr

0800a0e0 <TIM_SelectOutputTrigger>:
  *            @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output(TRGO)
  *
  * @retval None
  */
void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
{
 800a0e0:	b480      	push	{r7}
 800a0e2:	b083      	sub	sp, #12
 800a0e4:	af00      	add	r7, sp, #0
 800a0e6:	6078      	str	r0, [r7, #4]
 800a0e8:	460b      	mov	r3, r1
 800a0ea:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST7_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	685a      	ldr	r2, [r3, #4]
 800a0f0:	f64f 738f 	movw	r3, #65423	; 0xff8f
 800a0f4:	4013      	ands	r3, r2
 800a0f6:	687a      	ldr	r2, [r7, #4]
 800a0f8:	6053      	str	r3, [r2, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	685a      	ldr	r2, [r3, #4]
 800a0fe:	887b      	ldrh	r3, [r7, #2]
 800a100:	431a      	orrs	r2, r3
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	605a      	str	r2, [r3, #4]
}
 800a106:	f107 070c 	add.w	r7, r7, #12
 800a10a:	46bd      	mov	sp, r7
 800a10c:	bc80      	pop	{r7}
 800a10e:	4770      	bx	lr

0800a110 <TIM_SelectOutputTrigger2>:
  *            @arg TIM_TRGO2Source_OC5RefRising_OC6RefFalling: OC5Ref Rising and OC6Ref Falling are used as the trigger output(TRGO2)
  *
  * @retval None
  */
void TIM_SelectOutputTrigger2(TIM_TypeDef* TIMx, uint32_t TIM_TRGO2Source)
{
 800a110:	b480      	push	{r7}
 800a112:	b083      	sub	sp, #12
 800a114:	af00      	add	r7, sp, #0
 800a116:	6078      	str	r0, [r7, #4]
 800a118:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO2_SOURCE(TIM_TRGO2Source));

  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint32_t)~TIM_CR2_MMS2;
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	685b      	ldr	r3, [r3, #4]
 800a11e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGO2Source;
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	685a      	ldr	r2, [r3, #4]
 800a12a:	683b      	ldr	r3, [r7, #0]
 800a12c:	431a      	orrs	r2, r3
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	605a      	str	r2, [r3, #4]
}
 800a132:	f107 070c 	add.w	r7, r7, #12
 800a136:	46bd      	mov	sp, r7
 800a138:	bc80      	pop	{r7}
 800a13a:	4770      	bx	lr

0800a13c <TIM_SelectSlaveMode>:
  *                                                      reinitializes the counter, generates an update 
  *                                                      of the registers and starts the counter.
  * @retval None
  */
void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint32_t TIM_SlaveMode)
{
 800a13c:	b480      	push	{r7}
 800a13e:	b083      	sub	sp, #12
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]
 800a144:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= (uint32_t)~TIM_SMCR_SMS;
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	689b      	ldr	r3, [r3, #8]
 800a14a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a14e:	f023 0307 	bic.w	r3, r3, #7
 800a152:	687a      	ldr	r2, [r7, #4]
 800a154:	6093      	str	r3, [r2, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= (uint32_t)TIM_SlaveMode;
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	689a      	ldr	r2, [r3, #8]
 800a15a:	683b      	ldr	r3, [r7, #0]
 800a15c:	431a      	orrs	r2, r3
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	609a      	str	r2, [r3, #8]
}
 800a162:	f107 070c 	add.w	r7, r7, #12
 800a166:	46bd      	mov	sp, r7
 800a168:	bc80      	pop	{r7}
 800a16a:	4770      	bx	lr

0800a16c <TIM_SelectMasterSlaveMode>:
  *                                             and its slaves (through TRGO)
  *            @arg TIM_MasterSlaveMode_Disable: No action
  * @retval None
  */
void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
{
 800a16c:	b480      	push	{r7}
 800a16e:	b083      	sub	sp, #12
 800a170:	af00      	add	r7, sp, #0
 800a172:	6078      	str	r0, [r7, #4]
 800a174:	460b      	mov	r3, r1
 800a176:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= (uint16_t)~TIM_SMCR_MSM;
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	689a      	ldr	r2, [r3, #8]
 800a17c:	f64f 737f 	movw	r3, #65407	; 0xff7f
 800a180:	4013      	ands	r3, r2
 800a182:	687a      	ldr	r2, [r7, #4]
 800a184:	6093      	str	r3, [r2, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	689a      	ldr	r2, [r3, #8]
 800a18a:	887b      	ldrh	r3, [r7, #2]
 800a18c:	431a      	orrs	r2, r3
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	609a      	str	r2, [r3, #8]
}
 800a192:	f107 070c 	add.w	r7, r7, #12
 800a196:	46bd      	mov	sp, r7
 800a198:	bc80      	pop	{r7}
 800a19a:	4770      	bx	lr

0800a19c <TIM_ETRConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
                   uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 800a19c:	b480      	push	{r7}
 800a19e:	b087      	sub	sp, #28
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	60f8      	str	r0, [r7, #12]
 800a1a4:	8179      	strh	r1, [r7, #10]
 800a1a6:	813a      	strh	r2, [r7, #8]
 800a1a8:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 800a1aa:	f04f 0300 	mov.w	r3, #0
 800a1ae:	82fb      	strh	r3, [r7, #22]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	689b      	ldr	r3, [r3, #8]
 800a1b4:	82fb      	strh	r3, [r7, #22]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_MASK;
 800a1b6:	8afb      	ldrh	r3, [r7, #22]
 800a1b8:	b2db      	uxtb	r3, r3
 800a1ba:	82fb      	strh	r3, [r7, #22]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8)));
 800a1bc:	88fb      	ldrh	r3, [r7, #6]
 800a1be:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800a1c2:	b29a      	uxth	r2, r3
 800a1c4:	893b      	ldrh	r3, [r7, #8]
 800a1c6:	4313      	orrs	r3, r2
 800a1c8:	b29a      	uxth	r2, r3
 800a1ca:	897b      	ldrh	r3, [r7, #10]
 800a1cc:	4313      	orrs	r3, r2
 800a1ce:	b29a      	uxth	r2, r3
 800a1d0:	8afb      	ldrh	r3, [r7, #22]
 800a1d2:	4313      	orrs	r3, r2
 800a1d4:	82fb      	strh	r3, [r7, #22]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a1d6:	8afa      	ldrh	r2, [r7, #22]
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	609a      	str	r2, [r3, #8]
}
 800a1dc:	f107 071c 	add.w	r7, r7, #28
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	bc80      	pop	{r7}
 800a1e4:	4770      	bx	lr
 800a1e6:	bf00      	nop

0800a1e8 <TIM_EncoderInterfaceConfig>:
  *            @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
 800a1e8:	b480      	push	{r7}
 800a1ea:	b087      	sub	sp, #28
 800a1ec:	af00      	add	r7, sp, #0
 800a1ee:	60f8      	str	r0, [r7, #12]
 800a1f0:	8179      	strh	r1, [r7, #10]
 800a1f2:	813a      	strh	r2, [r7, #8]
 800a1f4:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 800a1f6:	f04f 0300 	mov.w	r3, #0
 800a1fa:	82fb      	strh	r3, [r7, #22]
  uint16_t tmpccmr1 = 0;
 800a1fc:	f04f 0300 	mov.w	r3, #0
 800a200:	82bb      	strh	r3, [r7, #20]
  uint16_t tmpccer = 0;
 800a202:	f04f 0300 	mov.w	r3, #0
 800a206:	827b      	strh	r3, [r7, #18]
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	689b      	ldr	r3, [r3, #8]
 800a20c:	82fb      	strh	r3, [r7, #22]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	699b      	ldr	r3, [r3, #24]
 800a212:	82bb      	strh	r3, [r7, #20]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	6a1b      	ldr	r3, [r3, #32]
 800a218:	827b      	strh	r3, [r7, #18]

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 800a21a:	8afb      	ldrh	r3, [r7, #22]
 800a21c:	f023 0307 	bic.w	r3, r3, #7
 800a220:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_EncoderMode;
 800a222:	8afa      	ldrh	r2, [r7, #22]
 800a224:	897b      	ldrh	r3, [r7, #10]
 800a226:	4313      	orrs	r3, r2
 800a228:	82fb      	strh	r3, [r7, #22]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 800a22a:	8abb      	ldrh	r3, [r7, #20]
 800a22c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a230:	f023 0303 	bic.w	r3, r3, #3
 800a234:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 800a236:	8abb      	ldrh	r3, [r7, #20]
 800a238:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a23c:	f043 0301 	orr.w	r3, r3, #1
 800a240:	82bb      	strh	r3, [r7, #20]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
 800a242:	8a7b      	ldrh	r3, [r7, #18]
 800a244:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800a248:	827b      	strh	r3, [r7, #18]
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 800a24a:	88fb      	ldrh	r3, [r7, #6]
 800a24c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800a250:	b29a      	uxth	r2, r3
 800a252:	893b      	ldrh	r3, [r7, #8]
 800a254:	4313      	orrs	r3, r2
 800a256:	b29a      	uxth	r2, r3
 800a258:	8a7b      	ldrh	r3, [r7, #18]
 800a25a:	4313      	orrs	r3, r2
 800a25c:	827b      	strh	r3, [r7, #18]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a25e:	8afa      	ldrh	r2, [r7, #22]
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 800a264:	8aba      	ldrh	r2, [r7, #20]
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a26a:	8a7a      	ldrh	r2, [r7, #18]
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	621a      	str	r2, [r3, #32]
}
 800a270:	f107 071c 	add.w	r7, r7, #28
 800a274:	46bd      	mov	sp, r7
 800a276:	bc80      	pop	{r7}
 800a278:	4770      	bx	lr
 800a27a:	bf00      	nop

0800a27c <TIM_SelectHallSensor>:
  * @param  NewState: new state of the TIMx Hall sensor interface.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800a27c:	b480      	push	{r7}
 800a27e:	b083      	sub	sp, #12
 800a280:	af00      	add	r7, sp, #0
 800a282:	6078      	str	r0, [r7, #4]
 800a284:	460b      	mov	r3, r1
 800a286:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800a288:	78fb      	ldrb	r3, [r7, #3]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d006      	beq.n	800a29c <TIM_SelectHallSensor+0x20>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= TIM_CR2_TI1S;
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	685b      	ldr	r3, [r3, #4]
 800a292:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	605a      	str	r2, [r3, #4]
 800a29a:	e006      	b.n	800a2aa <TIM_SelectHallSensor+0x2e>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_TI1S;
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	685a      	ldr	r2, [r3, #4]
 800a2a0:	f64f 737f 	movw	r3, #65407	; 0xff7f
 800a2a4:	4013      	ands	r3, r2
 800a2a6:	687a      	ldr	r2, [r7, #4]
 800a2a8:	6053      	str	r3, [r2, #4]
  }
}
 800a2aa:	f107 070c 	add.w	r7, r7, #12
 800a2ae:	46bd      	mov	sp, r7
 800a2b0:	bc80      	pop	{r7}
 800a2b2:	4770      	bx	lr

0800a2b4 <TIM_RemapConfig>:
  *            @arg TIM8_ADC4_AWDG2: TIM8 ETR is connected to ADC4 AWDG2.
  *            @arg TIM8_ADC4_AWDG3: TIM8 ETR is connected to ADC4 AWDG3.  
  * @retval : None
  */
void TIM_RemapConfig(TIM_TypeDef* TIMx, uint16_t TIM_Remap)
{
 800a2b4:	b480      	push	{r7}
 800a2b6:	b083      	sub	sp, #12
 800a2b8:	af00      	add	r7, sp, #0
 800a2ba:	6078      	str	r0, [r7, #4]
 800a2bc:	460b      	mov	r3, r1
 800a2be:	807b      	strh	r3, [r7, #2]
 /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_REMAP(TIM_Remap));

  /* Set the Timer remapping configuration */
  TIMx->OR =  TIM_Remap;
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	887a      	ldrh	r2, [r7, #2]
 800a2c4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
}
 800a2c8:	f107 070c 	add.w	r7, r7, #12
 800a2cc:	46bd      	mov	sp, r7
 800a2ce:	bc80      	pop	{r7}
 800a2d0:	4770      	bx	lr
 800a2d2:	bf00      	nop

0800a2d4 <TI1_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 800a2d4:	b480      	push	{r7}
 800a2d6:	b087      	sub	sp, #28
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	60f8      	str	r0, [r7, #12]
 800a2dc:	8179      	strh	r1, [r7, #10]
 800a2de:	813a      	strh	r2, [r7, #8]
 800a2e0:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpccmr1 = 0, tmpccer = 0;
 800a2e2:	f04f 0300 	mov.w	r3, #0
 800a2e6:	617b      	str	r3, [r7, #20]
 800a2e8:	f04f 0300 	mov.w	r3, #0
 800a2ec:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint32_t)~TIM_CCER_CC1E;
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	6a1b      	ldr	r3, [r3, #32]
 800a2f2:	f023 0201 	bic.w	r2, r3, #1
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	699b      	ldr	r3, [r3, #24]
 800a2fe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	6a1b      	ldr	r3, [r3, #32]
 800a304:	613b      	str	r3, [r7, #16]

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint32_t)~TIM_CCMR1_CC1S) & ((uint32_t)~TIM_CCMR1_IC1F);
 800a306:	697b      	ldr	r3, [r7, #20]
 800a308:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 800a30c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (uint32_t)(TIM_ICSelection | (uint32_t)((uint32_t)TIM_ICFilter << 4));
 800a30e:	893a      	ldrh	r2, [r7, #8]
 800a310:	88fb      	ldrh	r3, [r7, #6]
 800a312:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800a316:	4313      	orrs	r3, r2
 800a318:	697a      	ldr	r2, [r7, #20]
 800a31a:	4313      	orrs	r3, r2
 800a31c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint32_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a31e:	693b      	ldr	r3, [r7, #16]
 800a320:	f023 030a 	bic.w	r3, r3, #10
 800a324:	613b      	str	r3, [r7, #16]
  tmpccer |= (uint32_t)(TIM_ICPolarity | (uint32_t)TIM_CCER_CC1E);
 800a326:	897b      	ldrh	r3, [r7, #10]
 800a328:	f043 0301 	orr.w	r3, r3, #1
 800a32c:	b29b      	uxth	r3, r3
 800a32e:	693a      	ldr	r2, [r7, #16]
 800a330:	4313      	orrs	r3, r2
 800a332:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	697a      	ldr	r2, [r7, #20]
 800a338:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	693a      	ldr	r2, [r7, #16]
 800a33e:	621a      	str	r2, [r3, #32]
}
 800a340:	f107 071c 	add.w	r7, r7, #28
 800a344:	46bd      	mov	sp, r7
 800a346:	bc80      	pop	{r7}
 800a348:	4770      	bx	lr
 800a34a:	bf00      	nop

0800a34c <TI2_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 800a34c:	b480      	push	{r7}
 800a34e:	b089      	sub	sp, #36	; 0x24
 800a350:	af00      	add	r7, sp, #0
 800a352:	60f8      	str	r0, [r7, #12]
 800a354:	8179      	strh	r1, [r7, #10]
 800a356:	813a      	strh	r2, [r7, #8]
 800a358:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 800a35a:	f04f 0300 	mov.w	r3, #0
 800a35e:	61fb      	str	r3, [r7, #28]
 800a360:	f04f 0300 	mov.w	r3, #0
 800a364:	61bb      	str	r3, [r7, #24]
 800a366:	f04f 0300 	mov.w	r3, #0
 800a36a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	6a1a      	ldr	r2, [r3, #32]
 800a370:	f64f 73ef 	movw	r3, #65519	; 0xffef
 800a374:	4013      	ands	r3, r2
 800a376:	68fa      	ldr	r2, [r7, #12]
 800a378:	6213      	str	r3, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	699b      	ldr	r3, [r3, #24]
 800a37e:	61fb      	str	r3, [r7, #28]
  tmpccer = TIMx->CCER;
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	6a1b      	ldr	r3, [r3, #32]
 800a384:	61bb      	str	r3, [r7, #24]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
 800a386:	897b      	ldrh	r3, [r7, #10]
 800a388:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800a38c:	b29b      	uxth	r3, r3
 800a38e:	617b      	str	r3, [r7, #20]

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint32_t)~TIM_CCMR1_CC2S) & ((uint32_t)~TIM_CCMR1_IC2F);
 800a390:	69fb      	ldr	r3, [r7, #28]
 800a392:	f423 4373 	bic.w	r3, r3, #62208	; 0xf300
 800a396:	61fb      	str	r3, [r7, #28]
  tmpccmr1 |= (uint32_t)((uint32_t)TIM_ICFilter << 12);
 800a398:	88fb      	ldrh	r3, [r7, #6]
 800a39a:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800a39e:	69fa      	ldr	r2, [r7, #28]
 800a3a0:	4313      	orrs	r3, r2
 800a3a2:	61fb      	str	r3, [r7, #28]
  tmpccmr1 |= (uint32_t)((uint32_t)TIM_ICSelection << 8);
 800a3a4:	893b      	ldrh	r3, [r7, #8]
 800a3a6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800a3aa:	69fa      	ldr	r2, [r7, #28]
 800a3ac:	4313      	orrs	r3, r2
 800a3ae:	61fb      	str	r3, [r7, #28]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a3b0:	69ba      	ldr	r2, [r7, #24]
 800a3b2:	f64f 735f 	movw	r3, #65375	; 0xff5f
 800a3b6:	4013      	ands	r3, r2
 800a3b8:	61bb      	str	r3, [r7, #24]
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 800a3ba:	697b      	ldr	r3, [r7, #20]
 800a3bc:	b29b      	uxth	r3, r3
 800a3be:	f043 0310 	orr.w	r3, r3, #16
 800a3c2:	b29b      	uxth	r3, r3
 800a3c4:	69ba      	ldr	r2, [r7, #24]
 800a3c6:	4313      	orrs	r3, r2
 800a3c8:	61bb      	str	r3, [r7, #24]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	69fa      	ldr	r2, [r7, #28]
 800a3ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	69ba      	ldr	r2, [r7, #24]
 800a3d4:	621a      	str	r2, [r3, #32]
}
 800a3d6:	f107 0724 	add.w	r7, r7, #36	; 0x24
 800a3da:	46bd      	mov	sp, r7
 800a3dc:	bc80      	pop	{r7}
 800a3de:	4770      	bx	lr

0800a3e0 <TI3_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 800a3e0:	b480      	push	{r7}
 800a3e2:	b087      	sub	sp, #28
 800a3e4:	af00      	add	r7, sp, #0
 800a3e6:	60f8      	str	r0, [r7, #12]
 800a3e8:	8179      	strh	r1, [r7, #10]
 800a3ea:	813a      	strh	r2, [r7, #8]
 800a3ec:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 800a3ee:	f04f 0300 	mov.w	r3, #0
 800a3f2:	82fb      	strh	r3, [r7, #22]
 800a3f4:	f04f 0300 	mov.w	r3, #0
 800a3f8:	82bb      	strh	r3, [r7, #20]
 800a3fa:	f04f 0300 	mov.w	r3, #0
 800a3fe:	827b      	strh	r3, [r7, #18]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	6a1a      	ldr	r2, [r3, #32]
 800a404:	f64f 63ff 	movw	r3, #65279	; 0xfeff
 800a408:	4013      	ands	r3, r2
 800a40a:	68fa      	ldr	r2, [r7, #12]
 800a40c:	6213      	str	r3, [r2, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	69db      	ldr	r3, [r3, #28]
 800a412:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	6a1b      	ldr	r3, [r3, #32]
 800a418:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 8);
 800a41a:	897b      	ldrh	r3, [r7, #10]
 800a41c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800a420:	827b      	strh	r3, [r7, #18]

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
 800a422:	8afb      	ldrh	r3, [r7, #22]
 800a424:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 800a428:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 800a42a:	88fb      	ldrh	r3, [r7, #6]
 800a42c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800a430:	b29a      	uxth	r2, r3
 800a432:	893b      	ldrh	r3, [r7, #8]
 800a434:	4313      	orrs	r3, r2
 800a436:	b29a      	uxth	r2, r3
 800a438:	8afb      	ldrh	r3, [r7, #22]
 800a43a:	4313      	orrs	r3, r2
 800a43c:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800a43e:	8abb      	ldrh	r3, [r7, #20]
 800a440:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800a444:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 800a446:	8a7a      	ldrh	r2, [r7, #18]
 800a448:	8abb      	ldrh	r3, [r7, #20]
 800a44a:	4313      	orrs	r3, r2
 800a44c:	b29b      	uxth	r3, r3
 800a44e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a452:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800a454:	8afa      	ldrh	r2, [r7, #22]
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800a45a:	8aba      	ldrh	r2, [r7, #20]
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	621a      	str	r2, [r3, #32]
}
 800a460:	f107 071c 	add.w	r7, r7, #28
 800a464:	46bd      	mov	sp, r7
 800a466:	bc80      	pop	{r7}
 800a468:	4770      	bx	lr
 800a46a:	bf00      	nop

0800a46c <TI4_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 800a46c:	b480      	push	{r7}
 800a46e:	b087      	sub	sp, #28
 800a470:	af00      	add	r7, sp, #0
 800a472:	60f8      	str	r0, [r7, #12]
 800a474:	8179      	strh	r1, [r7, #10]
 800a476:	813a      	strh	r2, [r7, #8]
 800a478:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 800a47a:	f04f 0300 	mov.w	r3, #0
 800a47e:	82fb      	strh	r3, [r7, #22]
 800a480:	f04f 0300 	mov.w	r3, #0
 800a484:	82bb      	strh	r3, [r7, #20]
 800a486:	f04f 0300 	mov.w	r3, #0
 800a48a:	827b      	strh	r3, [r7, #18]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	6a1a      	ldr	r2, [r3, #32]
 800a490:	f64e 73ff 	movw	r3, #61439	; 0xefff
 800a494:	4013      	ands	r3, r2
 800a496:	68fa      	ldr	r2, [r7, #12]
 800a498:	6213      	str	r3, [r2, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	69db      	ldr	r3, [r3, #28]
 800a49e:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	6a1b      	ldr	r3, [r3, #32]
 800a4a4:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 12);
 800a4a6:	897b      	ldrh	r3, [r7, #10]
 800a4a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800a4ac:	827b      	strh	r3, [r7, #18]

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 800a4ae:	8afb      	ldrh	r3, [r7, #22]
 800a4b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a4b4:	ea4f 5303 	mov.w	r3, r3, lsl #20
 800a4b8:	ea4f 5313 	mov.w	r3, r3, lsr #20
 800a4bc:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 800a4be:	893b      	ldrh	r3, [r7, #8]
 800a4c0:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800a4c4:	b29a      	uxth	r2, r3
 800a4c6:	8afb      	ldrh	r3, [r7, #22]
 800a4c8:	4313      	orrs	r3, r2
 800a4ca:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 800a4cc:	88fb      	ldrh	r3, [r7, #6]
 800a4ce:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800a4d2:	b29a      	uxth	r2, r3
 800a4d4:	8afb      	ldrh	r3, [r7, #22]
 800a4d6:	4313      	orrs	r3, r2
 800a4d8:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800a4da:	8abb      	ldrh	r3, [r7, #20]
 800a4dc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a4e0:	ea4f 4343 	mov.w	r3, r3, lsl #17
 800a4e4:	ea4f 4353 	mov.w	r3, r3, lsr #17
 800a4e8:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 800a4ea:	8a7a      	ldrh	r2, [r7, #18]
 800a4ec:	8abb      	ldrh	r3, [r7, #20]
 800a4ee:	4313      	orrs	r3, r2
 800a4f0:	b29b      	uxth	r3, r3
 800a4f2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a4f6:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800a4f8:	8afa      	ldrh	r2, [r7, #22]
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800a4fe:	8aba      	ldrh	r2, [r7, #20]
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	621a      	str	r2, [r3, #32]
}
 800a504:	f107 071c 	add.w	r7, r7, #28
 800a508:	46bd      	mov	sp, r7
 800a50a:	bc80      	pop	{r7}
 800a50c:	4770      	bx	lr
 800a50e:	bf00      	nop

0800a510 <USART_DeInit>:
  * @param  USARTx: Select the USART peripheral. This parameter can be one of the 
  *         following values: USART1 or USART2 or USART3 or UART4 or UART5.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 800a510:	b580      	push	{r7, lr}
 800a512:	b082      	sub	sp, #8
 800a514:	af00      	add	r7, sp, #0
 800a516:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
 800a518:	687a      	ldr	r2, [r7, #4]
 800a51a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800a51e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800a522:	429a      	cmp	r2, r3
 800a524:	d10c      	bne.n	800a540 <USART_DeInit+0x30>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 800a526:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800a52a:	f04f 0101 	mov.w	r1, #1
 800a52e:	f7fc fec9 	bl	80072c4 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 800a532:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800a536:	f04f 0100 	mov.w	r1, #0
 800a53a:	f7fc fec3 	bl	80072c4 <RCC_APB2PeriphResetCmd>
 800a53e:	e04e      	b.n	800a5de <USART_DeInit+0xce>
  }
  else if (USARTx == USART2)
 800a540:	687a      	ldr	r2, [r7, #4]
 800a542:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 800a546:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800a54a:	429a      	cmp	r2, r3
 800a54c:	d10c      	bne.n	800a568 <USART_DeInit+0x58>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 800a54e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800a552:	f04f 0101 	mov.w	r1, #1
 800a556:	f7fc fedf 	bl	8007318 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 800a55a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800a55e:	f04f 0100 	mov.w	r1, #0
 800a562:	f7fc fed9 	bl	8007318 <RCC_APB1PeriphResetCmd>
 800a566:	e03a      	b.n	800a5de <USART_DeInit+0xce>
  }
  else if (USARTx == USART3)
 800a568:	687a      	ldr	r2, [r7, #4]
 800a56a:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 800a56e:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800a572:	429a      	cmp	r2, r3
 800a574:	d10c      	bne.n	800a590 <USART_DeInit+0x80>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 800a576:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800a57a:	f04f 0101 	mov.w	r1, #1
 800a57e:	f7fc fecb 	bl	8007318 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 800a582:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800a586:	f04f 0100 	mov.w	r1, #0
 800a58a:	f7fc fec5 	bl	8007318 <RCC_APB1PeriphResetCmd>
 800a58e:	e026      	b.n	800a5de <USART_DeInit+0xce>
  }
  else if (USARTx == UART4)
 800a590:	687a      	ldr	r2, [r7, #4]
 800a592:	f44f 4398 	mov.w	r3, #19456	; 0x4c00
 800a596:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800a59a:	429a      	cmp	r2, r3
 800a59c:	d10c      	bne.n	800a5b8 <USART_DeInit+0xa8>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 800a59e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800a5a2:	f04f 0101 	mov.w	r1, #1
 800a5a6:	f7fc feb7 	bl	8007318 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 800a5aa:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800a5ae:	f04f 0100 	mov.w	r1, #0
 800a5b2:	f7fc feb1 	bl	8007318 <RCC_APB1PeriphResetCmd>
 800a5b6:	e012      	b.n	800a5de <USART_DeInit+0xce>
  }
  else
  {
    if  (USARTx == UART5)
 800a5b8:	687a      	ldr	r2, [r7, #4]
 800a5ba:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 800a5be:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800a5c2:	429a      	cmp	r2, r3
 800a5c4:	d10b      	bne.n	800a5de <USART_DeInit+0xce>
    {
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 800a5c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800a5ca:	f04f 0101 	mov.w	r1, #1
 800a5ce:	f7fc fea3 	bl	8007318 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 800a5d2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800a5d6:	f04f 0100 	mov.w	r1, #0
 800a5da:	f7fc fe9d 	bl	8007318 <RCC_APB1PeriphResetCmd>
    }
  }
}
 800a5de:	f107 0708 	add.w	r7, r7, #8
 800a5e2:	46bd      	mov	sp, r7
 800a5e4:	bd80      	pop	{r7, pc}
 800a5e6:	bf00      	nop

0800a5e8 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure
  *         that contains the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800a5e8:	b580      	push	{r7, lr}
 800a5ea:	b094      	sub	sp, #80	; 0x50
 800a5ec:	af00      	add	r7, sp, #0
 800a5ee:	6078      	str	r0, [r7, #4]
 800a5f0:	6039      	str	r1, [r7, #0]
  uint32_t divider = 0, apbclock = 0, tmpreg = 0;
 800a5f2:	f04f 0300 	mov.w	r3, #0
 800a5f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a5f8:	f04f 0300 	mov.w	r3, #0
 800a5fc:	64bb      	str	r3, [r7, #72]	; 0x48
 800a5fe:	f04f 0300 	mov.w	r3, #0
 800a602:	647b      	str	r3, [r7, #68]	; 0x44
  assert_param(IS_USART_PARITY(USART_InitStruct->USART_Parity));
  assert_param(IS_USART_MODE(USART_InitStruct->USART_Mode));
  assert_param(IS_USART_HARDWARE_FLOW_CONTROL(USART_InitStruct->USART_HardwareFlowControl));
  
  /* Disable USART */
  USARTx->CR1 &= (uint32_t)~((uint32_t)USART_CR1_UE);
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	f023 0201 	bic.w	r2, r3, #1
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	601a      	str	r2, [r3, #0]
  
  /*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	685b      	ldr	r3, [r3, #4]
 800a614:	647b      	str	r3, [r7, #68]	; 0x44
  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 800a616:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a618:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800a61c:	647b      	str	r3, [r7, #68]	; 0x44
  
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 800a61e:	683b      	ldr	r3, [r7, #0]
 800a620:	689b      	ldr	r3, [r3, #8]
 800a622:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a624:	4313      	orrs	r3, r2
 800a626:	647b      	str	r3, [r7, #68]	; 0x44
  
  /* Write to USART CR2 */
  USARTx->CR2 = tmpreg;
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a62c:	605a      	str	r2, [r3, #4]
  
  /*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	647b      	str	r3, [r7, #68]	; 0x44
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 800a634:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a636:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800a63a:	f023 030c 	bic.w	r3, r3, #12
 800a63e:	647b      	str	r3, [r7, #68]	; 0x44
  
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800a640:	683b      	ldr	r3, [r7, #0]
 800a642:	685a      	ldr	r2, [r3, #4]
 800a644:	683b      	ldr	r3, [r7, #0]
 800a646:	68db      	ldr	r3, [r3, #12]
 800a648:	431a      	orrs	r2, r3
    USART_InitStruct->USART_Mode;
 800a64a:	683b      	ldr	r3, [r7, #0]
 800a64c:	691b      	ldr	r3, [r3, #16]
  
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800a64e:	4313      	orrs	r3, r2
 800a650:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a652:	4313      	orrs	r3, r2
 800a654:	647b      	str	r3, [r7, #68]	; 0x44
    USART_InitStruct->USART_Mode;
  
  /* Write to USART CR1 */
  USARTx->CR1 = tmpreg;
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a65a:	601a      	str	r2, [r3, #0]
  
  /*---------------------------- USART CR3 Configuration -----------------------*/
  tmpreg = USARTx->CR3;
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	689b      	ldr	r3, [r3, #8]
 800a660:	647b      	str	r3, [r7, #68]	; 0x44
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 800a662:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a664:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a668:	647b      	str	r3, [r7, #68]	; 0x44
  
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 800a66a:	683b      	ldr	r3, [r7, #0]
 800a66c:	695b      	ldr	r3, [r3, #20]
 800a66e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a670:	4313      	orrs	r3, r2
 800a672:	647b      	str	r3, [r7, #68]	; 0x44
  
  /* Write to USART CR3 */
  USARTx->CR3 = tmpreg;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a678:	609a      	str	r2, [r3, #8]
  
  /*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 800a67a:	f107 0308 	add.w	r3, r7, #8
 800a67e:	4618      	mov	r0, r3
 800a680:	f7fc f960 	bl	8006944 <RCC_GetClocksFreq>
  
  if (USARTx == USART1)
 800a684:	687a      	ldr	r2, [r7, #4]
 800a686:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800a68a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800a68e:	429a      	cmp	r2, r3
 800a690:	d102      	bne.n	800a698 <USART_Init+0xb0>
  {
    apbclock = RCC_ClocksStatus.USART1CLK_Frequency;
 800a692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a694:	64bb      	str	r3, [r7, #72]	; 0x48
 800a696:	e01f      	b.n	800a6d8 <USART_Init+0xf0>
  }
  else if (USARTx == USART2)
 800a698:	687a      	ldr	r2, [r7, #4]
 800a69a:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 800a69e:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800a6a2:	429a      	cmp	r2, r3
 800a6a4:	d102      	bne.n	800a6ac <USART_Init+0xc4>
  {
    apbclock = RCC_ClocksStatus.USART2CLK_Frequency;
 800a6a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a6a8:	64bb      	str	r3, [r7, #72]	; 0x48
 800a6aa:	e015      	b.n	800a6d8 <USART_Init+0xf0>
  }
  else if (USARTx == USART3)
 800a6ac:	687a      	ldr	r2, [r7, #4]
 800a6ae:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 800a6b2:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800a6b6:	429a      	cmp	r2, r3
 800a6b8:	d102      	bne.n	800a6c0 <USART_Init+0xd8>
  {
    apbclock = RCC_ClocksStatus.USART3CLK_Frequency;
 800a6ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6bc:	64bb      	str	r3, [r7, #72]	; 0x48
 800a6be:	e00b      	b.n	800a6d8 <USART_Init+0xf0>
  }
  else if (USARTx == UART4)
 800a6c0:	687a      	ldr	r2, [r7, #4]
 800a6c2:	f44f 4398 	mov.w	r3, #19456	; 0x4c00
 800a6c6:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800a6ca:	429a      	cmp	r2, r3
 800a6cc:	d102      	bne.n	800a6d4 <USART_Init+0xec>
  {
    apbclock = RCC_ClocksStatus.UART4CLK_Frequency;
 800a6ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a6d0:	64bb      	str	r3, [r7, #72]	; 0x48
 800a6d2:	e001      	b.n	800a6d8 <USART_Init+0xf0>
  }
  else 
  {
    apbclock = RCC_ClocksStatus.UART5CLK_Frequency;
 800a6d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a6d6:	64bb      	str	r3, [r7, #72]	; 0x48
  }  
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d013      	beq.n	800a70c <USART_Init+0x124>
  {
    /* (divider * 10) computing in case Oversampling mode is 8 Samples */
    divider = (uint32_t)((2 * apbclock) / (USART_InitStruct->USART_BaudRate));
 800a6e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a6e6:	ea4f 0243 	mov.w	r2, r3, lsl #1
 800a6ea:	683b      	ldr	r3, [r7, #0]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	fbb2 f3f3 	udiv	r3, r2, r3
 800a6f2:	64fb      	str	r3, [r7, #76]	; 0x4c
    tmpreg  = (uint32_t)((2 * apbclock) % (USART_InitStruct->USART_BaudRate));
 800a6f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a6f6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a6fa:	683a      	ldr	r2, [r7, #0]
 800a6fc:	6812      	ldr	r2, [r2, #0]
 800a6fe:	fbb3 f1f2 	udiv	r1, r3, r2
 800a702:	fb02 f201 	mul.w	r2, r2, r1
 800a706:	1a9b      	subs	r3, r3, r2
 800a708:	647b      	str	r3, [r7, #68]	; 0x44
 800a70a:	e00e      	b.n	800a72a <USART_Init+0x142>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* (divider * 10) computing in case Oversampling mode is 16 Samples */
    divider = (uint32_t)((apbclock) / (USART_InitStruct->USART_BaudRate));
 800a70c:	683b      	ldr	r3, [r7, #0]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a712:	fbb2 f3f3 	udiv	r3, r2, r3
 800a716:	64fb      	str	r3, [r7, #76]	; 0x4c
    tmpreg  = (uint32_t)((apbclock) % (USART_InitStruct->USART_BaudRate));
 800a718:	683b      	ldr	r3, [r7, #0]
 800a71a:	681a      	ldr	r2, [r3, #0]
 800a71c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a71e:	fbb3 f1f2 	udiv	r1, r3, r2
 800a722:	fb02 f201 	mul.w	r2, r2, r1
 800a726:	1a9b      	subs	r3, r3, r2
 800a728:	647b      	str	r3, [r7, #68]	; 0x44
  }
  
  /* round the divider : if fractional part i greater than 0.5 increment divider */
  if (tmpreg >=  (USART_InitStruct->USART_BaudRate) / 2)
 800a72a:	683b      	ldr	r3, [r7, #0]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	ea4f 0253 	mov.w	r2, r3, lsr #1
 800a732:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a734:	429a      	cmp	r2, r3
 800a736:	d803      	bhi.n	800a740 <USART_Init+0x158>
  {
    divider++;
 800a738:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a73a:	f103 0301 	add.w	r3, r3, #1
 800a73e:	64fb      	str	r3, [r7, #76]	; 0x4c
  } 
  
  /* Implement the divider in case Oversampling mode is 8 Samples */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d00c      	beq.n	800a766 <USART_Init+0x17e>
  {
    /* get the LSB of divider and shift it to the right by 1 bit */
    tmpreg = (divider & (uint16_t)0x000F) >> 1;
 800a74c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a74e:	f003 030f 	and.w	r3, r3, #15
 800a752:	ea4f 0353 	mov.w	r3, r3, lsr #1
 800a756:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* update the divider value */
    divider = (divider & (uint16_t)0xFFF0) | tmpreg;
 800a758:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a75a:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 800a75e:	4013      	ands	r3, r2
 800a760:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a762:	4313      	orrs	r3, r2
 800a764:	64fb      	str	r3, [r7, #76]	; 0x4c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)divider;
 800a766:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a768:	b29a      	uxth	r2, r3
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	819a      	strh	r2, [r3, #12]
}
 800a76e:	f107 0750 	add.w	r7, r7, #80	; 0x50
 800a772:	46bd      	mov	sp, r7
 800a774:	bd80      	pop	{r7, pc}
 800a776:	bf00      	nop

0800a778 <USART_StructInit>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
 800a778:	b480      	push	{r7}
 800a77a:	b083      	sub	sp, #12
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	6078      	str	r0, [r7, #4]
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800a786:	601a      	str	r2, [r3, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	f04f 0200 	mov.w	r2, #0
 800a78e:	605a      	str	r2, [r3, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	f04f 0200 	mov.w	r2, #0
 800a796:	609a      	str	r2, [r3, #8]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	f04f 0200 	mov.w	r2, #0
 800a79e:	60da      	str	r2, [r3, #12]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	f04f 020c 	mov.w	r2, #12
 800a7a6:	611a      	str	r2, [r3, #16]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	f04f 0200 	mov.w	r2, #0
 800a7ae:	615a      	str	r2, [r3, #20]
}
 800a7b0:	f107 070c 	add.w	r7, r7, #12
 800a7b4:	46bd      	mov	sp, r7
 800a7b6:	bc80      	pop	{r7}
 800a7b8:	4770      	bx	lr
 800a7ba:	bf00      	nop

0800a7bc <USART_ClockInit>:
  *         structure that contains the configuration information for the specified
  *         USART peripheral.
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 800a7bc:	b480      	push	{r7}
 800a7be:	b085      	sub	sp, #20
 800a7c0:	af00      	add	r7, sp, #0
 800a7c2:	6078      	str	r0, [r7, #4]
 800a7c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a7c6:	f04f 0300 	mov.w	r3, #0
 800a7ca:	60fb      	str	r3, [r7, #12]
  assert_param(IS_USART_CLOCK(USART_ClockInitStruct->USART_Clock));
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	685b      	ldr	r3, [r3, #4]
 800a7d0:	60fb      	str	r3, [r7, #12]
  /* Clear CLKEN, CPOL, CPHA, LBCL and SSM bits */
  tmpreg &= (uint32_t)~((uint32_t)CR2_CLOCK_CLEAR_MASK);
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800a7d8:	60fb      	str	r3, [r7, #12]
  /* Configure the USART Clock, CPOL, CPHA, LastBit and SSM ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)(USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 800a7da:	683b      	ldr	r3, [r7, #0]
 800a7dc:	681a      	ldr	r2, [r3, #0]
 800a7de:	683b      	ldr	r3, [r7, #0]
 800a7e0:	685b      	ldr	r3, [r3, #4]
 800a7e2:	431a      	orrs	r2, r3
                       USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit);
 800a7e4:	683b      	ldr	r3, [r7, #0]
 800a7e6:	689b      	ldr	r3, [r3, #8]
  /* Configure the USART Clock, CPOL, CPHA, LastBit and SSM ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)(USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 800a7e8:	431a      	orrs	r2, r3
                       USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit);
 800a7ea:	683b      	ldr	r3, [r7, #0]
 800a7ec:	68db      	ldr	r3, [r3, #12]
  /* Configure the USART Clock, CPOL, CPHA, LastBit and SSM ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)(USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 800a7ee:	4313      	orrs	r3, r2
 800a7f0:	68fa      	ldr	r2, [r7, #12]
 800a7f2:	4313      	orrs	r3, r2
 800a7f4:	60fb      	str	r3, [r7, #12]
                       USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit);
  /* Write to USART CR2 */
  USARTx->CR2 = tmpreg;
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	68fa      	ldr	r2, [r7, #12]
 800a7fa:	605a      	str	r2, [r3, #4]
}
 800a7fc:	f107 0714 	add.w	r7, r7, #20
 800a800:	46bd      	mov	sp, r7
 800a802:	bc80      	pop	{r7}
 800a804:	4770      	bx	lr
 800a806:	bf00      	nop

0800a808 <USART_ClockStructInit>:
  * @param  USART_ClockInitStruct: pointer to a USART_ClockInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 800a808:	b480      	push	{r7}
 800a80a:	b083      	sub	sp, #12
 800a80c:	af00      	add	r7, sp, #0
 800a80e:	6078      	str	r0, [r7, #4]
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	f04f 0200 	mov.w	r2, #0
 800a816:	601a      	str	r2, [r3, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	f04f 0200 	mov.w	r2, #0
 800a81e:	605a      	str	r2, [r3, #4]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	f04f 0200 	mov.w	r2, #0
 800a826:	609a      	str	r2, [r3, #8]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	f04f 0200 	mov.w	r2, #0
 800a82e:	60da      	str	r2, [r3, #12]
}
 800a830:	f107 070c 	add.w	r7, r7, #12
 800a834:	46bd      	mov	sp, r7
 800a836:	bc80      	pop	{r7}
 800a838:	4770      	bx	lr
 800a83a:	bf00      	nop

0800a83c <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 800a83c:	b480      	push	{r7}
 800a83e:	b083      	sub	sp, #12
 800a840:	af00      	add	r7, sp, #0
 800a842:	6078      	str	r0, [r7, #4]
 800a844:	460b      	mov	r3, r1
 800a846:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800a848:	78fb      	ldrb	r3, [r7, #3]
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d006      	beq.n	800a85c <USART_Cmd+0x20>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	f043 0201 	orr.w	r2, r3, #1
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	601a      	str	r2, [r3, #0]
 800a85a:	e005      	b.n	800a868 <USART_Cmd+0x2c>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint32_t)~((uint32_t)USART_CR1_UE);
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	f023 0201 	bic.w	r2, r3, #1
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	601a      	str	r2, [r3, #0]
  }
}
 800a868:	f107 070c 	add.w	r7, r7, #12
 800a86c:	46bd      	mov	sp, r7
 800a86e:	bc80      	pop	{r7}
 800a870:	4770      	bx	lr
 800a872:	bf00      	nop

0800a874 <USART_DirectionModeCmd>:
  * @param  NewState: new state of the USART transfer direction.
  *         This parameter can be: ENABLE or DISABLE.  
  * @retval None
  */
void USART_DirectionModeCmd(USART_TypeDef* USARTx, uint32_t USART_DirectionMode, FunctionalState NewState)
{
 800a874:	b480      	push	{r7}
 800a876:	b085      	sub	sp, #20
 800a878:	af00      	add	r7, sp, #0
 800a87a:	60f8      	str	r0, [r7, #12]
 800a87c:	60b9      	str	r1, [r7, #8]
 800a87e:	4613      	mov	r3, r2
 800a880:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_MODE(USART_DirectionMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 800a882:	79fb      	ldrb	r3, [r7, #7]
 800a884:	2b00      	cmp	r3, #0
 800a886:	d006      	beq.n	800a896 <USART_DirectionModeCmd+0x22>
  {
    /* Enable the USART's transfer interface by setting the TE and/or RE bits 
       in the USART CR1 register */
    USARTx->CR1 |= USART_DirectionMode;
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	681a      	ldr	r2, [r3, #0]
 800a88c:	68bb      	ldr	r3, [r7, #8]
 800a88e:	431a      	orrs	r2, r3
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	601a      	str	r2, [r3, #0]
 800a894:	e007      	b.n	800a8a6 <USART_DirectionModeCmd+0x32>
  }
  else
  {
    /* Disable the USART's transfer interface by clearing the TE and/or RE bits
       in the USART CR3 register */
    USARTx->CR1 &= (uint32_t)~USART_DirectionMode;
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	681a      	ldr	r2, [r3, #0]
 800a89a:	68bb      	ldr	r3, [r7, #8]
 800a89c:	ea6f 0303 	mvn.w	r3, r3
 800a8a0:	401a      	ands	r2, r3
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	601a      	str	r2, [r3, #0]
  }
}
 800a8a6:	f107 0714 	add.w	r7, r7, #20
 800a8aa:	46bd      	mov	sp, r7
 800a8ac:	bc80      	pop	{r7}
 800a8ae:	4770      	bx	lr

0800a8b0 <USART_OverSampling8Cmd>:
  *   This function has to be called before calling USART_Init()
  *   function in order to have correct baudrate Divider value.
  * @retval None
  */
void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 800a8b0:	b480      	push	{r7}
 800a8b2:	b083      	sub	sp, #12
 800a8b4:	af00      	add	r7, sp, #0
 800a8b6:	6078      	str	r0, [r7, #4]
 800a8b8:	460b      	mov	r3, r1
 800a8ba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800a8bc:	78fb      	ldrb	r3, [r7, #3]
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d006      	beq.n	800a8d0 <USART_OverSampling8Cmd+0x20>
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_OVER8;
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	601a      	str	r2, [r3, #0]
 800a8ce:	e005      	b.n	800a8dc <USART_OverSampling8Cmd+0x2c>
  }
  else
  {
    /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */
    USARTx->CR1 &= (uint32_t)~((uint32_t)USART_CR1_OVER8);
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	601a      	str	r2, [r3, #0]
  }
}
 800a8dc:	f107 070c 	add.w	r7, r7, #12
 800a8e0:	46bd      	mov	sp, r7
 800a8e2:	bc80      	pop	{r7}
 800a8e4:	4770      	bx	lr
 800a8e6:	bf00      	nop

0800a8e8 <USART_OneBitMethodCmd>:
  * @note
  *   This function has to be called before calling USART_Cmd() function.
  * @retval None
  */
void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 800a8e8:	b480      	push	{r7}
 800a8ea:	b083      	sub	sp, #12
 800a8ec:	af00      	add	r7, sp, #0
 800a8ee:	6078      	str	r0, [r7, #4]
 800a8f0:	460b      	mov	r3, r1
 800a8f2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800a8f4:	78fb      	ldrb	r3, [r7, #3]
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d006      	beq.n	800a908 <USART_OneBitMethodCmd+0x20>
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_ONEBIT;
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	689b      	ldr	r3, [r3, #8]
 800a8fe:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	609a      	str	r2, [r3, #8]
 800a906:	e005      	b.n	800a914 <USART_OneBitMethodCmd+0x2c>
  }
  else
  {
    /* Disable the one bit method by clearing the ONEBITE bit in the CR3 register */
    USARTx->CR3 &= (uint32_t)~((uint32_t)USART_CR3_ONEBIT);
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	689b      	ldr	r3, [r3, #8]
 800a90c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	609a      	str	r2, [r3, #8]
  }
}
 800a914:	f107 070c 	add.w	r7, r7, #12
 800a918:	46bd      	mov	sp, r7
 800a91a:	bc80      	pop	{r7}
 800a91c:	4770      	bx	lr
 800a91e:	bf00      	nop

0800a920 <USART_MSBFirstCmd>:
  * @note
  *   This function has to be called before calling USART_Cmd() function. 
  * @retval None
  */
void USART_MSBFirstCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 800a920:	b480      	push	{r7}
 800a922:	b083      	sub	sp, #12
 800a924:	af00      	add	r7, sp, #0
 800a926:	6078      	str	r0, [r7, #4]
 800a928:	460b      	mov	r3, r1
 800a92a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800a92c:	78fb      	ldrb	r3, [r7, #3]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d006      	beq.n	800a940 <USART_MSBFirstCmd+0x20>
  {
    /* Enable the most significant bit first transmitted/received following the
       start bit by setting the MSBFIRST bit in the CR2 register */
    USARTx->CR2 |= USART_CR2_MSBFIRST;
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	685b      	ldr	r3, [r3, #4]
 800a936:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	605a      	str	r2, [r3, #4]
 800a93e:	e005      	b.n	800a94c <USART_MSBFirstCmd+0x2c>
  }
  else
  {
    /* Disable the most significant bit first transmitted/received following the
       start bit by clearing the MSBFIRST bit in the CR2 register */
    USARTx->CR2 &= (uint32_t)~((uint32_t)USART_CR2_MSBFIRST);
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	685b      	ldr	r3, [r3, #4]
 800a944:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	605a      	str	r2, [r3, #4]
  }
}
 800a94c:	f107 070c 	add.w	r7, r7, #12
 800a950:	46bd      	mov	sp, r7
 800a952:	bc80      	pop	{r7}
 800a954:	4770      	bx	lr
 800a956:	bf00      	nop

0800a958 <USART_DataInvCmd>:
  * @note
  *   This function has to be called before calling USART_Cmd() function. 
  * @retval None
  */
void USART_DataInvCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 800a958:	b480      	push	{r7}
 800a95a:	b083      	sub	sp, #12
 800a95c:	af00      	add	r7, sp, #0
 800a95e:	6078      	str	r0, [r7, #4]
 800a960:	460b      	mov	r3, r1
 800a962:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800a964:	78fb      	ldrb	r3, [r7, #3]
 800a966:	2b00      	cmp	r3, #0
 800a968:	d006      	beq.n	800a978 <USART_DataInvCmd+0x20>
  {
    /* Enable the binary data inversion feature by setting the DATAINV bit in
       the CR2 register */
    USARTx->CR2 |= USART_CR2_DATAINV;
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	685b      	ldr	r3, [r3, #4]
 800a96e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	605a      	str	r2, [r3, #4]
 800a976:	e005      	b.n	800a984 <USART_DataInvCmd+0x2c>
  }
  else
  {
    /* Disable the binary data inversion feature by clearing the DATAINV bit in
       the CR2 register */
    USARTx->CR2 &= (uint32_t)~((uint32_t)USART_CR2_DATAINV);
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	685b      	ldr	r3, [r3, #4]
 800a97c:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	605a      	str	r2, [r3, #4]
  }
}
 800a984:	f107 070c 	add.w	r7, r7, #12
 800a988:	46bd      	mov	sp, r7
 800a98a:	bc80      	pop	{r7}
 800a98c:	4770      	bx	lr
 800a98e:	bf00      	nop

0800a990 <USART_InvPinCmd>:
  * @note
  *   This function has to be called before calling USART_Cmd() function.  
  * @retval None
  */
void USART_InvPinCmd(USART_TypeDef* USARTx, uint32_t USART_InvPin, FunctionalState NewState)
{
 800a990:	b480      	push	{r7}
 800a992:	b085      	sub	sp, #20
 800a994:	af00      	add	r7, sp, #0
 800a996:	60f8      	str	r0, [r7, #12]
 800a998:	60b9      	str	r1, [r7, #8]
 800a99a:	4613      	mov	r3, r2
 800a99c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_INVERSTION_PIN(USART_InvPin));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 800a99e:	79fb      	ldrb	r3, [r7, #7]
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d006      	beq.n	800a9b2 <USART_InvPinCmd+0x22>
  {
    /* Enable the active level inversion for selected pins by setting the TXINV 
       and/or RXINV bits in the USART CR2 register */
    USARTx->CR2 |= USART_InvPin;
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	685a      	ldr	r2, [r3, #4]
 800a9a8:	68bb      	ldr	r3, [r7, #8]
 800a9aa:	431a      	orrs	r2, r3
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	605a      	str	r2, [r3, #4]
 800a9b0:	e007      	b.n	800a9c2 <USART_InvPinCmd+0x32>
  }
  else
  {
    /* Disable the active level inversion for selected requests by clearing the 
       TXINV and/or RXINV bits in the USART CR2 register */
    USARTx->CR2 &= (uint32_t)~USART_InvPin;
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	685a      	ldr	r2, [r3, #4]
 800a9b6:	68bb      	ldr	r3, [r7, #8]
 800a9b8:	ea6f 0303 	mvn.w	r3, r3
 800a9bc:	401a      	ands	r2, r3
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	605a      	str	r2, [r3, #4]
  }
}
 800a9c2:	f107 0714 	add.w	r7, r7, #20
 800a9c6:	46bd      	mov	sp, r7
 800a9c8:	bc80      	pop	{r7}
 800a9ca:	4770      	bx	lr

0800a9cc <USART_SWAPPinCmd>:
  * @note
  *   This function has to be called before calling USART_Cmd() function.
  * @retval None
  */
void USART_SWAPPinCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 800a9cc:	b480      	push	{r7}
 800a9ce:	b083      	sub	sp, #12
 800a9d0:	af00      	add	r7, sp, #0
 800a9d2:	6078      	str	r0, [r7, #4]
 800a9d4:	460b      	mov	r3, r1
 800a9d6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800a9d8:	78fb      	ldrb	r3, [r7, #3]
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d006      	beq.n	800a9ec <USART_SWAPPinCmd+0x20>
  {
    /* Enable the SWAP feature by setting the SWAP bit in the CR2 register */
    USARTx->CR2 |= USART_CR2_SWAP;
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	685b      	ldr	r3, [r3, #4]
 800a9e2:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	605a      	str	r2, [r3, #4]
 800a9ea:	e005      	b.n	800a9f8 <USART_SWAPPinCmd+0x2c>
  }
  else
  {
    /* Disable the SWAP feature by clearing the SWAP bit in the CR2 register */
    USARTx->CR2 &= (uint32_t)~((uint32_t)USART_CR2_SWAP);
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	685b      	ldr	r3, [r3, #4]
 800a9f0:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	605a      	str	r2, [r3, #4]
  }
}
 800a9f8:	f107 070c 	add.w	r7, r7, #12
 800a9fc:	46bd      	mov	sp, r7
 800a9fe:	bc80      	pop	{r7}
 800aa00:	4770      	bx	lr
 800aa02:	bf00      	nop

0800aa04 <USART_ReceiverTimeOutCmd>:
  * @param  NewState: new state of the USARTx receiver Time Out.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ReceiverTimeOutCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 800aa04:	b480      	push	{r7}
 800aa06:	b083      	sub	sp, #12
 800aa08:	af00      	add	r7, sp, #0
 800aa0a:	6078      	str	r0, [r7, #4]
 800aa0c:	460b      	mov	r3, r1
 800aa0e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800aa10:	78fb      	ldrb	r3, [r7, #3]
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d006      	beq.n	800aa24 <USART_ReceiverTimeOutCmd+0x20>
  {
    /* Enable the receiver time out feature by setting the RTOEN bit in the CR2 
       register */
    USARTx->CR2 |= USART_CR2_RTOEN;
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	685b      	ldr	r3, [r3, #4]
 800aa1a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	605a      	str	r2, [r3, #4]
 800aa22:	e005      	b.n	800aa30 <USART_ReceiverTimeOutCmd+0x2c>
  }
  else
  {
    /* Disable the receiver time out feature by clearing the RTOEN bit in the CR2 
       register */
    USARTx->CR2 &= (uint32_t)~((uint32_t)USART_CR2_RTOEN);
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	685b      	ldr	r3, [r3, #4]
 800aa28:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	605a      	str	r2, [r3, #4]
  }
}
 800aa30:	f107 070c 	add.w	r7, r7, #12
 800aa34:	46bd      	mov	sp, r7
 800aa36:	bc80      	pop	{r7}
 800aa38:	4770      	bx	lr
 800aa3a:	bf00      	nop

0800aa3c <USART_SetReceiverTimeOut>:
  *         following values: USART1 or USART2 or USART3 or UART4 or UART5.
  * @param  USART_ReceiverTimeOut: specifies the Receiver Time Out value.
  * @retval None
  */
void USART_SetReceiverTimeOut(USART_TypeDef* USARTx, uint32_t USART_ReceiverTimeOut)
{    
 800aa3c:	b480      	push	{r7}
 800aa3e:	b083      	sub	sp, #12
 800aa40:	af00      	add	r7, sp, #0
 800aa42:	6078      	str	r0, [r7, #4]
 800aa44:	6039      	str	r1, [r7, #0]
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_TIMEOUT(USART_ReceiverTimeOut));

  /* Clear the receiver Time Out value by clearing the RTO[23:0] bits in the RTOR
     register  */
  USARTx->RTOR &= (uint32_t)~((uint32_t)USART_RTOR_RTO);
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	695b      	ldr	r3, [r3, #20]
 800aa4a:	f003 427f 	and.w	r2, r3, #4278190080	; 0xff000000
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	615a      	str	r2, [r3, #20]
  /* Set the receiver Time Out value by setting the RTO[23:0] bits in the RTOR
     register  */
  USARTx->RTOR |= USART_ReceiverTimeOut;
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	695a      	ldr	r2, [r3, #20]
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	431a      	orrs	r2, r3
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	615a      	str	r2, [r3, #20]
}
 800aa5e:	f107 070c 	add.w	r7, r7, #12
 800aa62:	46bd      	mov	sp, r7
 800aa64:	bc80      	pop	{r7}
 800aa66:	4770      	bx	lr

0800aa68 <USART_SetPrescaler>:
  * @note
  *   This function has to be called before calling USART_Cmd() function.  
  * @retval None
  */
void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler)
{
 800aa68:	b480      	push	{r7}
 800aa6a:	b083      	sub	sp, #12
 800aa6c:	af00      	add	r7, sp, #0
 800aa6e:	6078      	str	r0, [r7, #4]
 800aa70:	460b      	mov	r3, r1
 800aa72:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  /* Clear the USART prescaler */
  USARTx->GTPR &= USART_GTPR_GT;
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	8a1b      	ldrh	r3, [r3, #16]
 800aa78:	b29b      	uxth	r3, r3
 800aa7a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800aa7e:	b29a      	uxth	r2, r3
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	821a      	strh	r2, [r3, #16]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	8a1b      	ldrh	r3, [r3, #16]
 800aa88:	b29a      	uxth	r2, r3
 800aa8a:	78fb      	ldrb	r3, [r7, #3]
 800aa8c:	b29b      	uxth	r3, r3
 800aa8e:	4313      	orrs	r3, r2
 800aa90:	b29a      	uxth	r2, r3
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	821a      	strh	r2, [r3, #16]
}
 800aa96:	f107 070c 	add.w	r7, r7, #12
 800aa9a:	46bd      	mov	sp, r7
 800aa9c:	bc80      	pop	{r7}
 800aa9e:	4770      	bx	lr

0800aaa0 <USART_STOPModeCmd>:
  * @note
  *   This function has to be called when USART clock is set to HSI or LSE.
  * @retval None
  */
void USART_STOPModeCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 800aaa0:	b480      	push	{r7}
 800aaa2:	b083      	sub	sp, #12
 800aaa4:	af00      	add	r7, sp, #0
 800aaa6:	6078      	str	r0, [r7, #4]
 800aaa8:	460b      	mov	r3, r1
 800aaaa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800aaac:	78fb      	ldrb	r3, [r7, #3]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d006      	beq.n	800aac0 <USART_STOPModeCmd+0x20>
  {
    /* Enable the selected USART in STOP mode by setting the UESM bit in the CR1
       register */
    USARTx->CR1 |= USART_CR1_UESM;
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	f043 0202 	orr.w	r2, r3, #2
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	601a      	str	r2, [r3, #0]
 800aabe:	e005      	b.n	800aacc <USART_STOPModeCmd+0x2c>
  }
  else
  {
    /* Disable the selected USART in STOP mode by clearing the UE bit in the CR1
       register */
    USARTx->CR1 &= (uint32_t)~((uint32_t)USART_CR1_UESM);
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	f023 0202 	bic.w	r2, r3, #2
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	601a      	str	r2, [r3, #0]
  }
}
 800aacc:	f107 070c 	add.w	r7, r7, #12
 800aad0:	46bd      	mov	sp, r7
 800aad2:	bc80      	pop	{r7}
 800aad4:	4770      	bx	lr
 800aad6:	bf00      	nop

0800aad8 <USART_StopModeWakeUpSourceConfig>:
  * @note
  *   This function has to be called before calling USART_Cmd() function.  
  * @retval None
  */
void USART_StopModeWakeUpSourceConfig(USART_TypeDef* USARTx, uint32_t USART_WakeUpSource)
{
 800aad8:	b480      	push	{r7}
 800aada:	b083      	sub	sp, #12
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
 800aae0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_STOPMODE_WAKEUPSOURCE(USART_WakeUpSource));

  USARTx->CR3 &= (uint32_t)~((uint32_t)USART_CR3_WUS);
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	689b      	ldr	r3, [r3, #8]
 800aae6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	609a      	str	r2, [r3, #8]
  USARTx->CR3 |= USART_WakeUpSource;
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	689a      	ldr	r2, [r3, #8]
 800aaf2:	683b      	ldr	r3, [r7, #0]
 800aaf4:	431a      	orrs	r2, r3
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	609a      	str	r2, [r3, #8]
}
 800aafa:	f107 070c 	add.w	r7, r7, #12
 800aafe:	46bd      	mov	sp, r7
 800ab00:	bc80      	pop	{r7}
 800ab02:	4770      	bx	lr

0800ab04 <USART_AutoBaudRateCmd>:
  * @param  NewState: new state of the USARTx auto baud rate.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_AutoBaudRateCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 800ab04:	b480      	push	{r7}
 800ab06:	b083      	sub	sp, #12
 800ab08:	af00      	add	r7, sp, #0
 800ab0a:	6078      	str	r0, [r7, #4]
 800ab0c:	460b      	mov	r3, r1
 800ab0e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800ab10:	78fb      	ldrb	r3, [r7, #3]
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d006      	beq.n	800ab24 <USART_AutoBaudRateCmd+0x20>
  {
    /* Enable the auto baud rate feature by setting the ABREN bit in the CR2 
       register */
    USARTx->CR2 |= USART_CR2_ABREN;
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	685b      	ldr	r3, [r3, #4]
 800ab1a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	605a      	str	r2, [r3, #4]
 800ab22:	e005      	b.n	800ab30 <USART_AutoBaudRateCmd+0x2c>
  }
  else
  {
    /* Disable the auto baud rate feature by clearing the ABREN bit in the CR2 
       register */
    USARTx->CR2 &= (uint32_t)~((uint32_t)USART_CR2_ABREN);
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	685b      	ldr	r3, [r3, #4]
 800ab28:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	605a      	str	r2, [r3, #4]
  }
}
 800ab30:	f107 070c 	add.w	r7, r7, #12
 800ab34:	46bd      	mov	sp, r7
 800ab36:	bc80      	pop	{r7}
 800ab38:	4770      	bx	lr
 800ab3a:	bf00      	nop

0800ab3c <USART_AutoBaudRateConfig>:
  * @note
  *   This function has to be called before calling USART_Cmd() function. 
  * @retval None
  */
void USART_AutoBaudRateConfig(USART_TypeDef* USARTx, uint32_t USART_AutoBaudRate)
{
 800ab3c:	b480      	push	{r7}
 800ab3e:	b083      	sub	sp, #12
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	6078      	str	r0, [r7, #4]
 800ab44:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_AUTOBAUDRATE_MODE(USART_AutoBaudRate));

  USARTx->CR2 &= (uint32_t)~((uint32_t)USART_CR2_ABRMODE);
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	685b      	ldr	r3, [r3, #4]
 800ab4a:	f423 02c0 	bic.w	r2, r3, #6291456	; 0x600000
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	605a      	str	r2, [r3, #4]
  USARTx->CR2 |= USART_AutoBaudRate;
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	685a      	ldr	r2, [r3, #4]
 800ab56:	683b      	ldr	r3, [r7, #0]
 800ab58:	431a      	orrs	r2, r3
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	605a      	str	r2, [r3, #4]
}
 800ab5e:	f107 070c 	add.w	r7, r7, #12
 800ab62:	46bd      	mov	sp, r7
 800ab64:	bc80      	pop	{r7}
 800ab66:	4770      	bx	lr

0800ab68 <USART_SendData>:
  *         following values: USART1 or USART2 or USART3 or UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 800ab68:	b480      	push	{r7}
 800ab6a:	b083      	sub	sp, #12
 800ab6c:	af00      	add	r7, sp, #0
 800ab6e:	6078      	str	r0, [r7, #4]
 800ab70:	460b      	mov	r3, r1
 800ab72:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 

  /* Transmit Data */
  USARTx->TDR = (Data & (uint16_t)0x01FF);
 800ab74:	887b      	ldrh	r3, [r7, #2]
 800ab76:	ea4f 53c3 	mov.w	r3, r3, lsl #23
 800ab7a:	ea4f 53d3 	mov.w	r3, r3, lsr #23
 800ab7e:	b29a      	uxth	r2, r3
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	851a      	strh	r2, [r3, #40]	; 0x28
}
 800ab84:	f107 070c 	add.w	r7, r7, #12
 800ab88:	46bd      	mov	sp, r7
 800ab8a:	bc80      	pop	{r7}
 800ab8c:	4770      	bx	lr
 800ab8e:	bf00      	nop

0800ab90 <USART_ReceiveData>:
  * @param  USARTx: Select the USART peripheral. This parameter can be one of the 
  *         following values: USART1 or USART2 or USART3 or UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 800ab90:	b480      	push	{r7}
 800ab92:	b083      	sub	sp, #12
 800ab94:	af00      	add	r7, sp, #0
 800ab96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  /* Receive Data */
  return (uint16_t)(USARTx->RDR & (uint16_t)0x01FF);
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800ab9c:	b29b      	uxth	r3, r3
 800ab9e:	ea4f 53c3 	mov.w	r3, r3, lsl #23
 800aba2:	ea4f 53d3 	mov.w	r3, r3, lsr #23
 800aba6:	b29b      	uxth	r3, r3
}
 800aba8:	4618      	mov	r0, r3
 800abaa:	f107 070c 	add.w	r7, r7, #12
 800abae:	46bd      	mov	sp, r7
 800abb0:	bc80      	pop	{r7}
 800abb2:	4770      	bx	lr

0800abb4 <USART_SetAddress>:
  *         following values: USART1 or USART2 or USART3 or UART4 or UART5.
  * @param  USART_Address: Indicates the address of the USART node.
  * @retval None
  */
void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address)
{
 800abb4:	b480      	push	{r7}
 800abb6:	b083      	sub	sp, #12
 800abb8:	af00      	add	r7, sp, #0
 800abba:	6078      	str	r0, [r7, #4]
 800abbc:	460b      	mov	r3, r1
 800abbe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  /* Clear the USART address */
  USARTx->CR2 &= (uint32_t)~((uint32_t)USART_CR2_ADD);
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	685b      	ldr	r3, [r3, #4]
 800abc4:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	605a      	str	r2, [r3, #4]
  /* Set the USART address node */
  USARTx->CR2 |=((uint32_t)USART_Address << (uint32_t)0x18);
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	685a      	ldr	r2, [r3, #4]
 800abd0:	78fb      	ldrb	r3, [r7, #3]
 800abd2:	ea4f 6303 	mov.w	r3, r3, lsl #24
 800abd6:	431a      	orrs	r2, r3
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	605a      	str	r2, [r3, #4]
}
 800abdc:	f107 070c 	add.w	r7, r7, #12
 800abe0:	46bd      	mov	sp, r7
 800abe2:	bc80      	pop	{r7}
 800abe4:	4770      	bx	lr
 800abe6:	bf00      	nop

0800abe8 <USART_MuteModeCmd>:
  * @param  NewState: new state of the USART mute mode.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_MuteModeCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 800abe8:	b480      	push	{r7}
 800abea:	b083      	sub	sp, #12
 800abec:	af00      	add	r7, sp, #0
 800abee:	6078      	str	r0, [r7, #4]
 800abf0:	460b      	mov	r3, r1
 800abf2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 800abf4:	78fb      	ldrb	r3, [r7, #3]
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d006      	beq.n	800ac08 <USART_MuteModeCmd+0x20>
  {
    /* Enable the USART mute mode by setting the MME bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_MME;
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	601a      	str	r2, [r3, #0]
 800ac06:	e005      	b.n	800ac14 <USART_MuteModeCmd+0x2c>
  }
  else
  {
    /* Disable the USART mute mode by clearing the MME bit in the CR1 register */
    USARTx->CR1 &= (uint32_t)~((uint32_t)USART_CR1_MME);
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	601a      	str	r2, [r3, #0]
  }
}
 800ac14:	f107 070c 	add.w	r7, r7, #12
 800ac18:	46bd      	mov	sp, r7
 800ac1a:	bc80      	pop	{r7}
 800ac1c:	4770      	bx	lr
 800ac1e:	bf00      	nop

0800ac20 <USART_MuteModeWakeUpConfig>:
  *         @arg USART_WakeUp_IdleLine: WakeUp by an idle line detection
  *         @arg USART_WakeUp_AddressMark: WakeUp by an address mark
  * @retval None
  */
void USART_MuteModeWakeUpConfig(USART_TypeDef* USARTx, uint32_t USART_WakeUp)
{
 800ac20:	b480      	push	{r7}
 800ac22:	b083      	sub	sp, #12
 800ac24:	af00      	add	r7, sp, #0
 800ac26:	6078      	str	r0, [r7, #4]
 800ac28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_MUTEMODE_WAKEUP(USART_WakeUp));

  USARTx->CR1 &= (uint32_t)~((uint32_t)USART_CR1_WAKE);
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	601a      	str	r2, [r3, #0]
  USARTx->CR1 |= USART_WakeUp;
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	681a      	ldr	r2, [r3, #0]
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	431a      	orrs	r2, r3
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	601a      	str	r2, [r3, #0]
}
 800ac42:	f107 070c 	add.w	r7, r7, #12
 800ac46:	46bd      	mov	sp, r7
 800ac48:	bc80      	pop	{r7}
 800ac4a:	4770      	bx	lr

0800ac4c <USART_AddressDetectionConfig>:
  *         @arg USART_AddressLength_4b: 4-bit address length detection 
  *         @arg USART_AddressLength_7b: 7-bit address length detection 
  * @retval None
  */
void USART_AddressDetectionConfig(USART_TypeDef* USARTx, uint32_t USART_AddressLength)
{
 800ac4c:	b480      	push	{r7}
 800ac4e:	b083      	sub	sp, #12
 800ac50:	af00      	add	r7, sp, #0
 800ac52:	6078      	str	r0, [r7, #4]
 800ac54:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS_DETECTION(USART_AddressLength));

  USARTx->CR2 &= (uint32_t)~((uint32_t)USART_CR2_ADDM7);
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	685b      	ldr	r3, [r3, #4]
 800ac5a:	f023 0210 	bic.w	r2, r3, #16
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	605a      	str	r2, [r3, #4]
  USARTx->CR2 |= USART_AddressLength;
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	685a      	ldr	r2, [r3, #4]
 800ac66:	683b      	ldr	r3, [r7, #0]
 800ac68:	431a      	orrs	r2, r3
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	605a      	str	r2, [r3, #4]
}
 800ac6e:	f107 070c 	add.w	r7, r7, #12
 800ac72:	46bd      	mov	sp, r7
 800ac74:	bc80      	pop	{r7}
 800ac76:	4770      	bx	lr

0800ac78 <USART_LINBreakDetectLengthConfig>:
  *         @arg USART_LINBreakDetectLength_10b: 10-bit break detection
  *         @arg USART_LINBreakDetectLength_11b: 11-bit break detection
  * @retval None
  */
void USART_LINBreakDetectLengthConfig(USART_TypeDef* USARTx, uint32_t USART_LINBreakDetectLength)
{
 800ac78:	b480      	push	{r7}
 800ac7a:	b083      	sub	sp, #12
 800ac7c:	af00      	add	r7, sp, #0
 800ac7e:	6078      	str	r0, [r7, #4]
 800ac80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));

  USARTx->CR2 &= (uint32_t)~((uint32_t)USART_CR2_LBDL);
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	685b      	ldr	r3, [r3, #4]
 800ac86:	f023 0220 	bic.w	r2, r3, #32
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	605a      	str	r2, [r3, #4]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	685a      	ldr	r2, [r3, #4]
 800ac92:	683b      	ldr	r3, [r7, #0]
 800ac94:	431a      	orrs	r2, r3
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	605a      	str	r2, [r3, #4]
}
 800ac9a:	f107 070c 	add.w	r7, r7, #12
 800ac9e:	46bd      	mov	sp, r7
 800aca0:	bc80      	pop	{r7}
 800aca2:	4770      	bx	lr

0800aca4 <USART_LINCmd>:
  * @param  NewState: new state of the USART LIN mode.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 800aca4:	b480      	push	{r7}
 800aca6:	b083      	sub	sp, #12
 800aca8:	af00      	add	r7, sp, #0
 800acaa:	6078      	str	r0, [r7, #4]
 800acac:	460b      	mov	r3, r1
 800acae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800acb0:	78fb      	ldrb	r3, [r7, #3]
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d006      	beq.n	800acc4 <USART_LINCmd+0x20>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= USART_CR2_LINEN;
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	685b      	ldr	r3, [r3, #4]
 800acba:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	605a      	str	r2, [r3, #4]
 800acc2:	e005      	b.n	800acd0 <USART_LINCmd+0x2c>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= (uint32_t)~((uint32_t)USART_CR2_LINEN);
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	685b      	ldr	r3, [r3, #4]
 800acc8:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	605a      	str	r2, [r3, #4]
  }
}
 800acd0:	f107 070c 	add.w	r7, r7, #12
 800acd4:	46bd      	mov	sp, r7
 800acd6:	bc80      	pop	{r7}
 800acd8:	4770      	bx	lr
 800acda:	bf00      	nop

0800acdc <USART_HalfDuplexCmd>:
  * @param  NewState: new state of the USART Communication.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 800acdc:	b480      	push	{r7}
 800acde:	b083      	sub	sp, #12
 800ace0:	af00      	add	r7, sp, #0
 800ace2:	6078      	str	r0, [r7, #4]
 800ace4:	460b      	mov	r3, r1
 800ace6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800ace8:	78fb      	ldrb	r3, [r7, #3]
 800acea:	2b00      	cmp	r3, #0
 800acec:	d006      	beq.n	800acfc <USART_HalfDuplexCmd+0x20>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_HDSEL;
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	689b      	ldr	r3, [r3, #8]
 800acf2:	f043 0208 	orr.w	r2, r3, #8
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	609a      	str	r2, [r3, #8]
 800acfa:	e005      	b.n	800ad08 <USART_HalfDuplexCmd+0x2c>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= (uint32_t)~((uint32_t)USART_CR3_HDSEL);
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	689b      	ldr	r3, [r3, #8]
 800ad00:	f023 0208 	bic.w	r2, r3, #8
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	609a      	str	r2, [r3, #8]
  }
}
 800ad08:	f107 070c 	add.w	r7, r7, #12
 800ad0c:	46bd      	mov	sp, r7
 800ad0e:	bc80      	pop	{r7}
 800ad10:	4770      	bx	lr
 800ad12:	bf00      	nop

0800ad14 <USART_SetGuardTime>:
  *         following values: USART1 or USART2 or USART3.
  * @param  USART_GuardTime: specifies the guard time.
  * @retval None
  */
void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime)
{    
 800ad14:	b480      	push	{r7}
 800ad16:	b083      	sub	sp, #12
 800ad18:	af00      	add	r7, sp, #0
 800ad1a:	6078      	str	r0, [r7, #4]
 800ad1c:	460b      	mov	r3, r1
 800ad1e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));

  /* Clear the USART Guard time */
  USARTx->GTPR &= USART_GTPR_PSC;
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	8a1b      	ldrh	r3, [r3, #16]
 800ad24:	b29b      	uxth	r3, r3
 800ad26:	b2db      	uxtb	r3, r3
 800ad28:	b29a      	uxth	r2, r3
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	821a      	strh	r2, [r3, #16]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	8a1b      	ldrh	r3, [r3, #16]
 800ad32:	b29a      	uxth	r2, r3
 800ad34:	78fb      	ldrb	r3, [r7, #3]
 800ad36:	b29b      	uxth	r3, r3
 800ad38:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800ad3c:	b29b      	uxth	r3, r3
 800ad3e:	4313      	orrs	r3, r2
 800ad40:	b29a      	uxth	r2, r3
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	821a      	strh	r2, [r3, #16]
}
 800ad46:	f107 070c 	add.w	r7, r7, #12
 800ad4a:	46bd      	mov	sp, r7
 800ad4c:	bc80      	pop	{r7}
 800ad4e:	4770      	bx	lr

0800ad50 <USART_SmartCardCmd>:
  * @param  NewState: new state of the Smart Card mode.
  *         This parameter can be: ENABLE or DISABLE.      
  * @retval None
  */
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 800ad50:	b480      	push	{r7}
 800ad52:	b083      	sub	sp, #12
 800ad54:	af00      	add	r7, sp, #0
 800ad56:	6078      	str	r0, [r7, #4]
 800ad58:	460b      	mov	r3, r1
 800ad5a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800ad5c:	78fb      	ldrb	r3, [r7, #3]
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d006      	beq.n	800ad70 <USART_SmartCardCmd+0x20>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_SCEN;
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	689b      	ldr	r3, [r3, #8]
 800ad66:	f043 0220 	orr.w	r2, r3, #32
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	609a      	str	r2, [r3, #8]
 800ad6e:	e005      	b.n	800ad7c <USART_SmartCardCmd+0x2c>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= (uint32_t)~((uint32_t)USART_CR3_SCEN);
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	689b      	ldr	r3, [r3, #8]
 800ad74:	f023 0220 	bic.w	r2, r3, #32
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	609a      	str	r2, [r3, #8]
  }
}
 800ad7c:	f107 070c 	add.w	r7, r7, #12
 800ad80:	46bd      	mov	sp, r7
 800ad82:	bc80      	pop	{r7}
 800ad84:	4770      	bx	lr
 800ad86:	bf00      	nop

0800ad88 <USART_SmartCardNACKCmd>:
  * @param  NewState: new state of the NACK transmission.
  *         This parameter can be: ENABLE or DISABLE.  
  * @retval None
  */
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 800ad88:	b480      	push	{r7}
 800ad8a:	b083      	sub	sp, #12
 800ad8c:	af00      	add	r7, sp, #0
 800ad8e:	6078      	str	r0, [r7, #4]
 800ad90:	460b      	mov	r3, r1
 800ad92:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800ad94:	78fb      	ldrb	r3, [r7, #3]
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d006      	beq.n	800ada8 <USART_SmartCardNACKCmd+0x20>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_NACK;
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	689b      	ldr	r3, [r3, #8]
 800ad9e:	f043 0210 	orr.w	r2, r3, #16
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	609a      	str	r2, [r3, #8]
 800ada6:	e005      	b.n	800adb4 <USART_SmartCardNACKCmd+0x2c>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= (uint32_t)~((uint32_t)USART_CR3_NACK);
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	689b      	ldr	r3, [r3, #8]
 800adac:	f023 0210 	bic.w	r2, r3, #16
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	609a      	str	r2, [r3, #8]
  }
}
 800adb4:	f107 070c 	add.w	r7, r7, #12
 800adb8:	46bd      	mov	sp, r7
 800adba:	bc80      	pop	{r7}
 800adbc:	4770      	bx	lr
 800adbe:	bf00      	nop

0800adc0 <USART_SetAutoRetryCount>:
  *         following values: USART1 or USART2 or USART3.
  * @param  USART_AutoCount: specifies the Smart Card auto retry count.
  * @retval None
  */
void USART_SetAutoRetryCount(USART_TypeDef* USARTx, uint8_t USART_AutoCount)
{    
 800adc0:	b480      	push	{r7}
 800adc2:	b083      	sub	sp, #12
 800adc4:	af00      	add	r7, sp, #0
 800adc6:	6078      	str	r0, [r7, #4]
 800adc8:	460b      	mov	r3, r1
 800adca:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_USART_AUTO_RETRY_COUNTER(USART_AutoCount));
  /* Clear the USART auto retry count */
  USARTx->CR3 &= (uint32_t)~((uint32_t)USART_CR3_SCARCNT);
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	689b      	ldr	r3, [r3, #8]
 800add0:	f423 2260 	bic.w	r2, r3, #917504	; 0xe0000
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	609a      	str	r2, [r3, #8]
  /* Set the USART auto retry count*/
  USARTx->CR3 |= (uint32_t)((uint32_t)USART_AutoCount << 0x11);
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	689a      	ldr	r2, [r3, #8]
 800addc:	78fb      	ldrb	r3, [r7, #3]
 800adde:	ea4f 4343 	mov.w	r3, r3, lsl #17
 800ade2:	431a      	orrs	r2, r3
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	609a      	str	r2, [r3, #8]
}
 800ade8:	f107 070c 	add.w	r7, r7, #12
 800adec:	46bd      	mov	sp, r7
 800adee:	bc80      	pop	{r7}
 800adf0:	4770      	bx	lr
 800adf2:	bf00      	nop

0800adf4 <USART_SetBlockLength>:
  *         following values: USART1 or USART2 or USART3.
  * @param  USART_BlockLength: specifies the Smart Card block length.
  * @retval None
  */
void USART_SetBlockLength(USART_TypeDef* USARTx, uint8_t USART_BlockLength)
{    
 800adf4:	b480      	push	{r7}
 800adf6:	b083      	sub	sp, #12
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	6078      	str	r0, [r7, #4]
 800adfc:	460b      	mov	r3, r1
 800adfe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));

  /* Clear the Smart card block length */
  USARTx->RTOR &= (uint32_t)~((uint32_t)USART_RTOR_BLEN);
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	695b      	ldr	r3, [r3, #20]
 800ae04:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	615a      	str	r2, [r3, #20]
  /* Set the Smart Card block length */
  USARTx->RTOR |= (uint32_t)((uint32_t)USART_BlockLength << 0x18);
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	695a      	ldr	r2, [r3, #20]
 800ae10:	78fb      	ldrb	r3, [r7, #3]
 800ae12:	ea4f 6303 	mov.w	r3, r3, lsl #24
 800ae16:	431a      	orrs	r2, r3
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	615a      	str	r2, [r3, #20]
}
 800ae1c:	f107 070c 	add.w	r7, r7, #12
 800ae20:	46bd      	mov	sp, r7
 800ae22:	bc80      	pop	{r7}
 800ae24:	4770      	bx	lr
 800ae26:	bf00      	nop

0800ae28 <USART_IrDAConfig>:
  *         @arg USART_IrDAMode_LowPower
  *         @arg USART_IrDAMode_Normal
  * @retval None
  */
void USART_IrDAConfig(USART_TypeDef* USARTx, uint32_t USART_IrDAMode)
{
 800ae28:	b480      	push	{r7}
 800ae2a:	b083      	sub	sp, #12
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	6078      	str	r0, [r7, #4]
 800ae30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));

  USARTx->CR3 &= (uint32_t)~((uint32_t)USART_CR3_IRLP);
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	689b      	ldr	r3, [r3, #8]
 800ae36:	f023 0204 	bic.w	r2, r3, #4
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	609a      	str	r2, [r3, #8]
  USARTx->CR3 |= USART_IrDAMode;
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	689a      	ldr	r2, [r3, #8]
 800ae42:	683b      	ldr	r3, [r7, #0]
 800ae44:	431a      	orrs	r2, r3
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	609a      	str	r2, [r3, #8]
}
 800ae4a:	f107 070c 	add.w	r7, r7, #12
 800ae4e:	46bd      	mov	sp, r7
 800ae50:	bc80      	pop	{r7}
 800ae52:	4770      	bx	lr

0800ae54 <USART_IrDACmd>:
  * @param  NewState: new state of the IrDA mode.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 800ae54:	b480      	push	{r7}
 800ae56:	b083      	sub	sp, #12
 800ae58:	af00      	add	r7, sp, #0
 800ae5a:	6078      	str	r0, [r7, #4]
 800ae5c:	460b      	mov	r3, r1
 800ae5e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800ae60:	78fb      	ldrb	r3, [r7, #3]
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d006      	beq.n	800ae74 <USART_IrDACmd+0x20>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_IREN;
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	689b      	ldr	r3, [r3, #8]
 800ae6a:	f043 0202 	orr.w	r2, r3, #2
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	609a      	str	r2, [r3, #8]
 800ae72:	e005      	b.n	800ae80 <USART_IrDACmd+0x2c>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= (uint32_t)~((uint32_t)USART_CR3_IREN);
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	689b      	ldr	r3, [r3, #8]
 800ae78:	f023 0202 	bic.w	r2, r3, #2
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	609a      	str	r2, [r3, #8]
  }
}
 800ae80:	f107 070c 	add.w	r7, r7, #12
 800ae84:	46bd      	mov	sp, r7
 800ae86:	bc80      	pop	{r7}
 800ae88:	4770      	bx	lr
 800ae8a:	bf00      	nop

0800ae8c <USART_DECmd>:
  * @param  NewState: new state of the driver enable mode.
  *         This parameter can be: ENABLE or DISABLE.      
  * @retval None
  */
void USART_DECmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 800ae8c:	b480      	push	{r7}
 800ae8e:	b083      	sub	sp, #12
 800ae90:	af00      	add	r7, sp, #0
 800ae92:	6078      	str	r0, [r7, #4]
 800ae94:	460b      	mov	r3, r1
 800ae96:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800ae98:	78fb      	ldrb	r3, [r7, #3]
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d006      	beq.n	800aeac <USART_DECmd+0x20>
  {
    /* Enable the DE functionality by setting the DEM bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_DEM;
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	689b      	ldr	r3, [r3, #8]
 800aea2:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	609a      	str	r2, [r3, #8]
 800aeaa:	e005      	b.n	800aeb8 <USART_DECmd+0x2c>
  }
  else
  {
    /* Disable the DE functionality by clearing the DEM bit in the CR3 register */
    USARTx->CR3 &= (uint32_t)~((uint32_t)USART_CR3_DEM);
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	689b      	ldr	r3, [r3, #8]
 800aeb0:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	609a      	str	r2, [r3, #8]
  }
}
 800aeb8:	f107 070c 	add.w	r7, r7, #12
 800aebc:	46bd      	mov	sp, r7
 800aebe:	bc80      	pop	{r7}
 800aec0:	4770      	bx	lr
 800aec2:	bf00      	nop

0800aec4 <USART_DEPolarityConfig>:
  *         @arg USART_DEPolarity_Low
  *         @arg USART_DEPolarity_High
  * @retval None
  */
void USART_DEPolarityConfig(USART_TypeDef* USARTx, uint32_t USART_DEPolarity)
{
 800aec4:	b480      	push	{r7}
 800aec6:	b083      	sub	sp, #12
 800aec8:	af00      	add	r7, sp, #0
 800aeca:	6078      	str	r0, [r7, #4]
 800aecc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DE_POLARITY(USART_DEPolarity));

  USARTx->CR3 &= (uint32_t)~((uint32_t)USART_CR3_DEP);
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	689b      	ldr	r3, [r3, #8]
 800aed2:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	609a      	str	r2, [r3, #8]
  USARTx->CR3 |= USART_DEPolarity;
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	689a      	ldr	r2, [r3, #8]
 800aede:	683b      	ldr	r3, [r7, #0]
 800aee0:	431a      	orrs	r2, r3
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	609a      	str	r2, [r3, #8]
}
 800aee6:	f107 070c 	add.w	r7, r7, #12
 800aeea:	46bd      	mov	sp, r7
 800aeec:	bc80      	pop	{r7}
 800aeee:	4770      	bx	lr

0800aef0 <USART_SetDEAssertionTime>:
  * @param  USART_AssertionTime: specifies the time between the activation of the DE
  *          signal and the beginning of the start bit
  * @retval None
  */
void USART_SetDEAssertionTime(USART_TypeDef* USARTx, uint32_t USART_DEAssertionTime)
{
 800aef0:	b480      	push	{r7}
 800aef2:	b083      	sub	sp, #12
 800aef4:	af00      	add	r7, sp, #0
 800aef6:	6078      	str	r0, [r7, #4]
 800aef8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DE_ASSERTION_DEASSERTION_TIME(USART_DEAssertionTime)); 

  /* Clear the DE assertion time */
  USARTx->CR1 &= (uint32_t)~((uint32_t)USART_CR1_DEAT);
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	f023 7278 	bic.w	r2, r3, #65011712	; 0x3e00000
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	601a      	str	r2, [r3, #0]
  /* Set the new value for the DE assertion time */
  USARTx->CR1 |=((uint32_t)USART_DEAssertionTime << (uint32_t)0x15);
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	681a      	ldr	r2, [r3, #0]
 800af0a:	683b      	ldr	r3, [r7, #0]
 800af0c:	ea4f 5343 	mov.w	r3, r3, lsl #21
 800af10:	431a      	orrs	r2, r3
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	601a      	str	r2, [r3, #0]
}
 800af16:	f107 070c 	add.w	r7, r7, #12
 800af1a:	46bd      	mov	sp, r7
 800af1c:	bc80      	pop	{r7}
 800af1e:	4770      	bx	lr

0800af20 <USART_SetDEDeassertionTime>:
  * @param  USART_DeassertionTime: specifies the time between the middle of the last 
  *         stop bit in a transmitted message and the de-activation of the DE signal
  * @retval None
  */
void USART_SetDEDeassertionTime(USART_TypeDef* USARTx, uint32_t USART_DEDeassertionTime)
{
 800af20:	b480      	push	{r7}
 800af22:	b083      	sub	sp, #12
 800af24:	af00      	add	r7, sp, #0
 800af26:	6078      	str	r0, [r7, #4]
 800af28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DE_ASSERTION_DEASSERTION_TIME(USART_DEDeassertionTime)); 

  /* Clear the DE deassertion time */
  USARTx->CR1 &= (uint32_t)~((uint32_t)USART_CR1_DEDT);
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	601a      	str	r2, [r3, #0]
  /* Set the new value for the DE deassertion time */
  USARTx->CR1 |=((uint32_t)USART_DEDeassertionTime << (uint32_t)0x10);
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	681a      	ldr	r2, [r3, #0]
 800af3a:	683b      	ldr	r3, [r7, #0]
 800af3c:	ea4f 4303 	mov.w	r3, r3, lsl #16
 800af40:	431a      	orrs	r2, r3
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	601a      	str	r2, [r3, #0]
}
 800af46:	f107 070c 	add.w	r7, r7, #12
 800af4a:	46bd      	mov	sp, r7
 800af4c:	bc80      	pop	{r7}
 800af4e:	4770      	bx	lr

0800af50 <USART_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *         This parameter can be: ENABLE or DISABLE.  
  * @retval None
  */
void USART_DMACmd(USART_TypeDef* USARTx, uint32_t USART_DMAReq, FunctionalState NewState)
{
 800af50:	b480      	push	{r7}
 800af52:	b085      	sub	sp, #20
 800af54:	af00      	add	r7, sp, #0
 800af56:	60f8      	str	r0, [r7, #12]
 800af58:	60b9      	str	r1, [r7, #8]
 800af5a:	4613      	mov	r3, r2
 800af5c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_USART_1234_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 800af5e:	79fb      	ldrb	r3, [r7, #7]
 800af60:	2b00      	cmp	r3, #0
 800af62:	d006      	beq.n	800af72 <USART_DMACmd+0x22>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	689a      	ldr	r2, [r3, #8]
 800af68:	68bb      	ldr	r3, [r7, #8]
 800af6a:	431a      	orrs	r2, r3
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	609a      	str	r2, [r3, #8]
 800af70:	e007      	b.n	800af82 <USART_DMACmd+0x32>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint32_t)~USART_DMAReq;
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	689a      	ldr	r2, [r3, #8]
 800af76:	68bb      	ldr	r3, [r7, #8]
 800af78:	ea6f 0303 	mvn.w	r3, r3
 800af7c:	401a      	ands	r2, r3
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	609a      	str	r2, [r3, #8]
  }
}
 800af82:	f107 0714 	add.w	r7, r7, #20
 800af86:	46bd      	mov	sp, r7
 800af88:	bc80      	pop	{r7}
 800af8a:	4770      	bx	lr

0800af8c <USART_DMAReceptionErrorConfig>:
  *         @arg USART_DMAOnError_Disable: DMA receive request disabled when the USART DMA 
  *          reception error is asserted.
  * @retval None
  */
void USART_DMAReceptionErrorConfig(USART_TypeDef* USARTx, uint32_t USART_DMAOnError)
{
 800af8c:	b480      	push	{r7}
 800af8e:	b083      	sub	sp, #12
 800af90:	af00      	add	r7, sp, #0
 800af92:	6078      	str	r0, [r7, #4]
 800af94:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_USART_1234_PERIPH(USARTx));
  assert_param(IS_USART_DMAONERROR(USART_DMAOnError)); 
  
  /* Clear the DMA Reception error detection bit */
  USARTx->CR3 &= (uint32_t)~((uint32_t)USART_CR3_DDRE);
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	689b      	ldr	r3, [r3, #8]
 800af9a:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	609a      	str	r2, [r3, #8]
  /* Set the new value for the DMA Reception error detection bit */
  USARTx->CR3 |= USART_DMAOnError;
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	689a      	ldr	r2, [r3, #8]
 800afa6:	683b      	ldr	r3, [r7, #0]
 800afa8:	431a      	orrs	r2, r3
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	609a      	str	r2, [r3, #8]
}
 800afae:	f107 070c 	add.w	r7, r7, #12
 800afb2:	46bd      	mov	sp, r7
 800afb4:	bc80      	pop	{r7}
 800afb6:	4770      	bx	lr

0800afb8 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint32_t USART_IT, FunctionalState NewState)
{
 800afb8:	b480      	push	{r7}
 800afba:	b089      	sub	sp, #36	; 0x24
 800afbc:	af00      	add	r7, sp, #0
 800afbe:	60f8      	str	r0, [r7, #12]
 800afc0:	60b9      	str	r1, [r7, #8]
 800afc2:	4613      	mov	r3, r2
 800afc4:	71fb      	strb	r3, [r7, #7]
  uint32_t usartreg = 0, itpos = 0, itmask = 0;
 800afc6:	f04f 0300 	mov.w	r3, #0
 800afca:	61bb      	str	r3, [r7, #24]
 800afcc:	f04f 0300 	mov.w	r3, #0
 800afd0:	617b      	str	r3, [r7, #20]
 800afd2:	f04f 0300 	mov.w	r3, #0
 800afd6:	613b      	str	r3, [r7, #16]
  uint32_t usartxbase = 0;
 800afd8:	f04f 0300 	mov.w	r3, #0
 800afdc:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CONFIG_IT(USART_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  usartxbase = (uint32_t)USARTx;
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	61fb      	str	r3, [r7, #28]

  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 800afe2:	68bb      	ldr	r3, [r7, #8]
 800afe4:	b29b      	uxth	r3, r3
 800afe6:	ea4f 2313 	mov.w	r3, r3, lsr #8
 800afea:	b29b      	uxth	r3, r3
 800afec:	61bb      	str	r3, [r7, #24]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 800afee:	68bb      	ldr	r3, [r7, #8]
 800aff0:	b2db      	uxtb	r3, r3
 800aff2:	617b      	str	r3, [r7, #20]
  itmask = (((uint32_t)0x01) << itpos);
 800aff4:	697b      	ldr	r3, [r7, #20]
 800aff6:	f04f 0201 	mov.w	r2, #1
 800affa:	fa02 f303 	lsl.w	r3, r2, r3
 800affe:	613b      	str	r3, [r7, #16]

  if (usartreg == 0x02) /* The IT is in CR2 register */
 800b000:	69bb      	ldr	r3, [r7, #24]
 800b002:	2b02      	cmp	r3, #2
 800b004:	d104      	bne.n	800b010 <USART_ITConfig+0x58>
  {
    usartxbase += 0x04;
 800b006:	69fb      	ldr	r3, [r7, #28]
 800b008:	f103 0304 	add.w	r3, r3, #4
 800b00c:	61fb      	str	r3, [r7, #28]
 800b00e:	e006      	b.n	800b01e <USART_ITConfig+0x66>
  }
  else if (usartreg == 0x03) /* The IT is in CR3 register */
 800b010:	69bb      	ldr	r3, [r7, #24]
 800b012:	2b03      	cmp	r3, #3
 800b014:	d103      	bne.n	800b01e <USART_ITConfig+0x66>
  {
    usartxbase += 0x08;
 800b016:	69fb      	ldr	r3, [r7, #28]
 800b018:	f103 0308 	add.w	r3, r3, #8
 800b01c:	61fb      	str	r3, [r7, #28]
  }
  else /* The IT is in CR1 register */
  {
  }
  if (NewState != DISABLE)
 800b01e:	79fb      	ldrb	r3, [r7, #7]
 800b020:	2b00      	cmp	r3, #0
 800b022:	d006      	beq.n	800b032 <USART_ITConfig+0x7a>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 800b024:	69fb      	ldr	r3, [r7, #28]
 800b026:	69fa      	ldr	r2, [r7, #28]
 800b028:	6811      	ldr	r1, [r2, #0]
 800b02a:	693a      	ldr	r2, [r7, #16]
 800b02c:	430a      	orrs	r2, r1
 800b02e:	601a      	str	r2, [r3, #0]
 800b030:	e007      	b.n	800b042 <USART_ITConfig+0x8a>
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 800b032:	69fb      	ldr	r3, [r7, #28]
 800b034:	69fa      	ldr	r2, [r7, #28]
 800b036:	6811      	ldr	r1, [r2, #0]
 800b038:	693a      	ldr	r2, [r7, #16]
 800b03a:	ea6f 0202 	mvn.w	r2, r2
 800b03e:	400a      	ands	r2, r1
 800b040:	601a      	str	r2, [r3, #0]
  }
}
 800b042:	f107 0724 	add.w	r7, r7, #36	; 0x24
 800b046:	46bd      	mov	sp, r7
 800b048:	bc80      	pop	{r7}
 800b04a:	4770      	bx	lr

0800b04c <USART_RequestCmd>:
  * @param  NewState: new state of the DMA interface when reception error occurs.
  *         This parameter can be: ENABLE or DISABLE.  
  * @retval None
  */
void USART_RequestCmd(USART_TypeDef* USARTx, uint32_t USART_Request, FunctionalState NewState)
{
 800b04c:	b480      	push	{r7}
 800b04e:	b085      	sub	sp, #20
 800b050:	af00      	add	r7, sp, #0
 800b052:	60f8      	str	r0, [r7, #12]
 800b054:	60b9      	str	r1, [r7, #8]
 800b056:	4613      	mov	r3, r2
 800b058:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_REQUEST(USART_Request));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 800b05a:	79fb      	ldrb	r3, [r7, #7]
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d009      	beq.n	800b074 <USART_RequestCmd+0x28>
  {
    /* Enable the USART ReQuest by setting the dedicated request bit in the RQR
       register.*/
    USARTx->RQR |= USART_Request;
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	8b1b      	ldrh	r3, [r3, #24]
 800b064:	b29a      	uxth	r2, r3
 800b066:	68bb      	ldr	r3, [r7, #8]
 800b068:	b29b      	uxth	r3, r3
 800b06a:	4313      	orrs	r3, r2
 800b06c:	b29a      	uxth	r2, r3
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	831a      	strh	r2, [r3, #24]
 800b072:	e00b      	b.n	800b08c <USART_RequestCmd+0x40>
  }
  else
  {
    /* Disable the USART ReQuest by clearing the dedicated request bit in the RQR
       register.*/
    USARTx->RQR &= (uint32_t)~USART_Request;
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	8b1b      	ldrh	r3, [r3, #24]
 800b078:	b29a      	uxth	r2, r3
 800b07a:	68bb      	ldr	r3, [r7, #8]
 800b07c:	b29b      	uxth	r3, r3
 800b07e:	ea6f 0303 	mvn.w	r3, r3
 800b082:	b29b      	uxth	r3, r3
 800b084:	4013      	ands	r3, r2
 800b086:	b29a      	uxth	r2, r3
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	831a      	strh	r2, [r3, #24]
  }
}
 800b08c:	f107 0714 	add.w	r7, r7, #20
 800b090:	46bd      	mov	sp, r7
 800b092:	bc80      	pop	{r7}
 800b094:	4770      	bx	lr
 800b096:	bf00      	nop

0800b098 <USART_OverrunDetectionConfig>:
  *         @arg USART_OVRDetection_Disable: OVR error detection disabled when the USART OVR error 
  *          is asserted.
  * @retval None
  */
void USART_OverrunDetectionConfig(USART_TypeDef* USARTx, uint32_t USART_OVRDetection)
{
 800b098:	b480      	push	{r7}
 800b09a:	b083      	sub	sp, #12
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	6078      	str	r0, [r7, #4]
 800b0a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_OVRDETECTION(USART_OVRDetection));
  
  /* Clear the OVR detection bit */
  USARTx->CR3 &= (uint32_t)~((uint32_t)USART_CR3_OVRDIS);
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	689b      	ldr	r3, [r3, #8]
 800b0a6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	609a      	str	r2, [r3, #8]
  /* Set the new value for the OVR detection bit */
  USARTx->CR3 |= USART_OVRDetection;
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	689a      	ldr	r2, [r3, #8]
 800b0b2:	683b      	ldr	r3, [r7, #0]
 800b0b4:	431a      	orrs	r2, r3
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	609a      	str	r2, [r3, #8]
}
 800b0ba:	f107 070c 	add.w	r7, r7, #12
 800b0be:	46bd      	mov	sp, r7
 800b0c0:	bc80      	pop	{r7}
 800b0c2:	4770      	bx	lr

0800b0c4 <USART_GetFlagStatus>:
  *         @arg USART_FLAG_FE:  Framing Error flag.
  *         @arg USART_FLAG_PE:  Parity Error flag.
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint32_t USART_FLAG)
{
 800b0c4:	b480      	push	{r7}
 800b0c6:	b085      	sub	sp, #20
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	6078      	str	r0, [r7, #4]
 800b0cc:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 800b0ce:	f04f 0300 	mov.w	r3, #0
 800b0d2:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  
  if ((USARTx->ISR & USART_FLAG) != (uint16_t)RESET)
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	69da      	ldr	r2, [r3, #28]
 800b0d8:	683b      	ldr	r3, [r7, #0]
 800b0da:	4013      	ands	r3, r2
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d003      	beq.n	800b0e8 <USART_GetFlagStatus+0x24>
  {
    bitstatus = SET;
 800b0e0:	f04f 0301 	mov.w	r3, #1
 800b0e4:	73fb      	strb	r3, [r7, #15]
 800b0e6:	e002      	b.n	800b0ee <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 800b0e8:	f04f 0300 	mov.w	r3, #0
 800b0ec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800b0ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0f0:	4618      	mov	r0, r3
 800b0f2:	f107 0714 	add.w	r7, r7, #20
 800b0f6:	46bd      	mov	sp, r7
 800b0f8:	bc80      	pop	{r7}
 800b0fa:	4770      	bx	lr

0800b0fc <USART_ClearFlag>:
  *   - SBKF flag is cleared by 1 to the SBKRQ in the register USART_RQR
  *     (USART_RequestCmd()).
  * @retval None
  */
void USART_ClearFlag(USART_TypeDef* USARTx, uint32_t USART_FLAG)
{
 800b0fc:	b480      	push	{r7}
 800b0fe:	b083      	sub	sp, #12
 800b100:	af00      	add	r7, sp, #0
 800b102:	6078      	str	r0, [r7, #4]
 800b104:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_FLAG(USART_FLAG));
     
  USARTx->ICR = USART_FLAG;
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	683a      	ldr	r2, [r7, #0]
 800b10a:	621a      	str	r2, [r3, #32]
}
 800b10c:	f107 070c 	add.w	r7, r7, #12
 800b110:	46bd      	mov	sp, r7
 800b112:	bc80      	pop	{r7}
 800b114:	4770      	bx	lr
 800b116:	bf00      	nop

0800b118 <USART_GetITStatus>:
  *         @arg USART_IT_FE:  Framing Error interrupt.
  *         @arg USART_IT_PE:  Parity Error interrupt.
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint32_t USART_IT)
{
 800b118:	b480      	push	{r7}
 800b11a:	b087      	sub	sp, #28
 800b11c:	af00      	add	r7, sp, #0
 800b11e:	6078      	str	r0, [r7, #4]
 800b120:	6039      	str	r1, [r7, #0]
  uint32_t bitpos = 0, itmask = 0, usartreg = 0;
 800b122:	f04f 0300 	mov.w	r3, #0
 800b126:	60fb      	str	r3, [r7, #12]
 800b128:	f04f 0300 	mov.w	r3, #0
 800b12c:	617b      	str	r3, [r7, #20]
 800b12e:	f04f 0300 	mov.w	r3, #0
 800b132:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 800b134:	f04f 0300 	mov.w	r3, #0
 800b138:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT)); 
  
  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 800b13a:	683b      	ldr	r3, [r7, #0]
 800b13c:	b29b      	uxth	r3, r3
 800b13e:	ea4f 2313 	mov.w	r3, r3, lsr #8
 800b142:	b29b      	uxth	r3, r3
 800b144:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 800b146:	683b      	ldr	r3, [r7, #0]
 800b148:	b2db      	uxtb	r3, r3
 800b14a:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 800b14c:	697b      	ldr	r3, [r7, #20]
 800b14e:	f04f 0201 	mov.w	r2, #1
 800b152:	fa02 f303 	lsl.w	r3, r2, r3
 800b156:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800b158:	68bb      	ldr	r3, [r7, #8]
 800b15a:	2b01      	cmp	r3, #1
 800b15c:	d105      	bne.n	800b16a <USART_GetITStatus+0x52>
  {
    itmask &= USARTx->CR1;
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	697a      	ldr	r2, [r7, #20]
 800b164:	4013      	ands	r3, r2
 800b166:	617b      	str	r3, [r7, #20]
 800b168:	e00d      	b.n	800b186 <USART_GetITStatus+0x6e>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 800b16a:	68bb      	ldr	r3, [r7, #8]
 800b16c:	2b02      	cmp	r3, #2
 800b16e:	d105      	bne.n	800b17c <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	685b      	ldr	r3, [r3, #4]
 800b174:	697a      	ldr	r2, [r7, #20]
 800b176:	4013      	ands	r3, r2
 800b178:	617b      	str	r3, [r7, #20]
 800b17a:	e004      	b.n	800b186 <USART_GetITStatus+0x6e>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	689b      	ldr	r3, [r3, #8]
 800b180:	697a      	ldr	r2, [r7, #20]
 800b182:	4013      	ands	r3, r2
 800b184:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x10;
 800b186:	683b      	ldr	r3, [r7, #0]
 800b188:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800b18c:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	f04f 0201 	mov.w	r2, #1
 800b194:	fa02 f303 	lsl.w	r3, r2, r3
 800b198:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->ISR;
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	69db      	ldr	r3, [r3, #28]
 800b19e:	68fa      	ldr	r2, [r7, #12]
 800b1a0:	4013      	ands	r3, r2
 800b1a2:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 800b1a4:	697b      	ldr	r3, [r7, #20]
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d006      	beq.n	800b1b8 <USART_GetITStatus+0xa0>
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d003      	beq.n	800b1b8 <USART_GetITStatus+0xa0>
  {
    bitstatus = SET;
 800b1b0:	f04f 0301 	mov.w	r3, #1
 800b1b4:	74fb      	strb	r3, [r7, #19]
 800b1b6:	e002      	b.n	800b1be <USART_GetITStatus+0xa6>
  }
  else
  {
    bitstatus = RESET;
 800b1b8:	f04f 0300 	mov.w	r3, #0
 800b1bc:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 800b1be:	7cfb      	ldrb	r3, [r7, #19]
}
 800b1c0:	4618      	mov	r0, r3
 800b1c2:	f107 071c 	add.w	r7, r7, #28
 800b1c6:	46bd      	mov	sp, r7
 800b1c8:	bc80      	pop	{r7}
 800b1ca:	4770      	bx	lr

0800b1cc <USART_ClearITPendingBit>:
  *     (USART_SendData()) or by writing 1 to the TXFRQ in the register USART_RQR
  *     (USART_RequestCmd()).
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint32_t USART_IT)
{
 800b1cc:	b480      	push	{r7}
 800b1ce:	b085      	sub	sp, #20
 800b1d0:	af00      	add	r7, sp, #0
 800b1d2:	6078      	str	r0, [r7, #4]
 800b1d4:	6039      	str	r1, [r7, #0]
  uint32_t bitpos = 0, itmask = 0;
 800b1d6:	f04f 0300 	mov.w	r3, #0
 800b1da:	60fb      	str	r3, [r7, #12]
 800b1dc:	f04f 0300 	mov.w	r3, #0
 800b1e0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_IT(USART_IT)); 
  
  bitpos = USART_IT >> 0x10;
 800b1e2:	683b      	ldr	r3, [r7, #0]
 800b1e4:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800b1e8:	60fb      	str	r3, [r7, #12]
  itmask = ((uint32_t)0x01 << (uint32_t)bitpos);
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	f04f 0201 	mov.w	r2, #1
 800b1f0:	fa02 f303 	lsl.w	r3, r2, r3
 800b1f4:	60bb      	str	r3, [r7, #8]
  USARTx->ICR = (uint32_t)itmask;
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	68ba      	ldr	r2, [r7, #8]
 800b1fa:	621a      	str	r2, [r3, #32]
}
 800b1fc:	f107 0714 	add.w	r7, r7, #20
 800b200:	46bd      	mov	sp, r7
 800b202:	bc80      	pop	{r7}
 800b204:	4770      	bx	lr
 800b206:	bf00      	nop

0800b208 <L3GD20_Init>:
  * @param  L3GD20_InitStruct: pointer to a L3GD20_InitTypeDef structure 
  *         that contains the configuration setting for the L3GD20.
  * @retval None
  */
void L3GD20_Init(L3GD20_InitTypeDef *L3GD20_InitStruct)
{  
 800b208:	b580      	push	{r7, lr}
 800b20a:	b084      	sub	sp, #16
 800b20c:	af00      	add	r7, sp, #0
 800b20e:	6078      	str	r0, [r7, #4]
  uint8_t ctrl1 = 0x00, ctrl4 = 0x00;
 800b210:	f04f 0300 	mov.w	r3, #0
 800b214:	73fb      	strb	r3, [r7, #15]
 800b216:	f04f 0300 	mov.w	r3, #0
 800b21a:	73bb      	strb	r3, [r7, #14]
  
  /* Configure the low level interface ---------------------------------------*/
  L3GD20_LowLevel_Init();
 800b21c:	f000 f9c6 	bl	800b5ac <L3GD20_LowLevel_Init>
  
  /* Configure MEMS: data rate, power mode, full scale and axes */
  ctrl1 |= (uint8_t) (L3GD20_InitStruct->Power_Mode | L3GD20_InitStruct->Output_DataRate | \
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	781a      	ldrb	r2, [r3, #0]
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	785b      	ldrb	r3, [r3, #1]
 800b228:	4313      	orrs	r3, r2
 800b22a:	b2da      	uxtb	r2, r3
                    L3GD20_InitStruct->Axes_Enable | L3GD20_InitStruct->Band_Width);
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	789b      	ldrb	r3, [r3, #2]
  
  /* Configure the low level interface ---------------------------------------*/
  L3GD20_LowLevel_Init();
  
  /* Configure MEMS: data rate, power mode, full scale and axes */
  ctrl1 |= (uint8_t) (L3GD20_InitStruct->Power_Mode | L3GD20_InitStruct->Output_DataRate | \
 800b230:	4313      	orrs	r3, r2
 800b232:	b2da      	uxtb	r2, r3
                    L3GD20_InitStruct->Axes_Enable | L3GD20_InitStruct->Band_Width);
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	78db      	ldrb	r3, [r3, #3]
  
  /* Configure the low level interface ---------------------------------------*/
  L3GD20_LowLevel_Init();
  
  /* Configure MEMS: data rate, power mode, full scale and axes */
  ctrl1 |= (uint8_t) (L3GD20_InitStruct->Power_Mode | L3GD20_InitStruct->Output_DataRate | \
 800b238:	4313      	orrs	r3, r2
 800b23a:	b2da      	uxtb	r2, r3
 800b23c:	7bfb      	ldrb	r3, [r7, #15]
 800b23e:	4313      	orrs	r3, r2
 800b240:	b2db      	uxtb	r3, r3
 800b242:	73fb      	strb	r3, [r7, #15]
                    L3GD20_InitStruct->Axes_Enable | L3GD20_InitStruct->Band_Width);
  
  ctrl4 |= (uint8_t) (L3GD20_InitStruct->BlockData_Update | L3GD20_InitStruct->Endianness | \
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	791a      	ldrb	r2, [r3, #4]
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	795b      	ldrb	r3, [r3, #5]
 800b24c:	4313      	orrs	r3, r2
 800b24e:	b2da      	uxtb	r2, r3
                    L3GD20_InitStruct->Full_Scale);
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	799b      	ldrb	r3, [r3, #6]
  
  /* Configure MEMS: data rate, power mode, full scale and axes */
  ctrl1 |= (uint8_t) (L3GD20_InitStruct->Power_Mode | L3GD20_InitStruct->Output_DataRate | \
                    L3GD20_InitStruct->Axes_Enable | L3GD20_InitStruct->Band_Width);
  
  ctrl4 |= (uint8_t) (L3GD20_InitStruct->BlockData_Update | L3GD20_InitStruct->Endianness | \
 800b254:	4313      	orrs	r3, r2
 800b256:	b2da      	uxtb	r2, r3
 800b258:	7bbb      	ldrb	r3, [r7, #14]
 800b25a:	4313      	orrs	r3, r2
 800b25c:	b2db      	uxtb	r3, r3
 800b25e:	73bb      	strb	r3, [r7, #14]
                    L3GD20_InitStruct->Full_Scale);
                    
  /* Write value to MEMS CTRL_REG1 regsister */
  L3GD20_Write(&ctrl1, L3GD20_CTRL_REG1_ADDR, 1);
 800b260:	f107 030f 	add.w	r3, r7, #15
 800b264:	4618      	mov	r0, r3
 800b266:	f04f 0120 	mov.w	r1, #32
 800b26a:	f04f 0201 	mov.w	r2, #1
 800b26e:	f000 f925 	bl	800b4bc <L3GD20_Write>
  
  /* Write value to MEMS CTRL_REG4 regsister */
  L3GD20_Write(&ctrl4, L3GD20_CTRL_REG4_ADDR, 1);
 800b272:	f107 030e 	add.w	r3, r7, #14
 800b276:	4618      	mov	r0, r3
 800b278:	f04f 0123 	mov.w	r1, #35	; 0x23
 800b27c:	f04f 0201 	mov.w	r2, #1
 800b280:	f000 f91c 	bl	800b4bc <L3GD20_Write>
}
 800b284:	f107 0710 	add.w	r7, r7, #16
 800b288:	46bd      	mov	sp, r7
 800b28a:	bd80      	pop	{r7, pc}

0800b28c <L3GD20_RebootCmd>:
  * @brief  Reboot memory content of L3GD20
  * @param  None
  * @retval None
  */
void L3GD20_RebootCmd(void)
{
 800b28c:	b580      	push	{r7, lr}
 800b28e:	b082      	sub	sp, #8
 800b290:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  L3GD20_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 800b292:	f107 0307 	add.w	r3, r7, #7
 800b296:	4618      	mov	r0, r3
 800b298:	f04f 0124 	mov.w	r1, #36	; 0x24
 800b29c:	f04f 0201 	mov.w	r2, #1
 800b2a0:	f000 f944 	bl	800b52c <L3GD20_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= L3GD20_BOOT_REBOOTMEMORY;
 800b2a4:	79fb      	ldrb	r3, [r7, #7]
 800b2a6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800b2aa:	b2db      	uxtb	r3, r3
 800b2ac:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to MEMS CTRL_REG5 regsister */
  L3GD20_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 800b2ae:	f107 0307 	add.w	r3, r7, #7
 800b2b2:	4618      	mov	r0, r3
 800b2b4:	f04f 0124 	mov.w	r1, #36	; 0x24
 800b2b8:	f04f 0201 	mov.w	r2, #1
 800b2bc:	f000 f8fe 	bl	800b4bc <L3GD20_Write>
}
 800b2c0:	f107 0708 	add.w	r7, r7, #8
 800b2c4:	46bd      	mov	sp, r7
 800b2c6:	bd80      	pop	{r7, pc}

0800b2c8 <L3GD20_INT1InterruptConfig>:
  * @param  L3GD20_InterruptConfig_TypeDef: pointer to a L3GD20_InterruptConfig_TypeDef 
  *         structure that contains the configuration setting for the L3GD20 Interrupt.
  * @retval None
  */
void L3GD20_INT1InterruptConfig(L3GD20_InterruptConfigTypeDef *L3GD20_IntConfigStruct)
{
 800b2c8:	b580      	push	{r7, lr}
 800b2ca:	b084      	sub	sp, #16
 800b2cc:	af00      	add	r7, sp, #0
 800b2ce:	6078      	str	r0, [r7, #4]
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
 800b2d0:	f04f 0300 	mov.w	r3, #0
 800b2d4:	73fb      	strb	r3, [r7, #15]
 800b2d6:	f04f 0300 	mov.w	r3, #0
 800b2da:	73bb      	strb	r3, [r7, #14]
  
  /* Read INT1_CFG register */
  L3GD20_Read(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 800b2dc:	f107 030f 	add.w	r3, r7, #15
 800b2e0:	4618      	mov	r0, r3
 800b2e2:	f04f 0130 	mov.w	r1, #48	; 0x30
 800b2e6:	f04f 0201 	mov.w	r2, #1
 800b2ea:	f000 f91f 	bl	800b52c <L3GD20_Read>
  
  /* Read CTRL_REG3 register */
  L3GD20_Read(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 800b2ee:	f107 030e 	add.w	r3, r7, #14
 800b2f2:	4618      	mov	r0, r3
 800b2f4:	f04f 0122 	mov.w	r1, #34	; 0x22
 800b2f8:	f04f 0201 	mov.w	r2, #1
 800b2fc:	f000 f916 	bl	800b52c <L3GD20_Read>
  
  ctrl_cfr &= 0x80;
 800b300:	7bfb      	ldrb	r3, [r7, #15]
 800b302:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b306:	b2db      	uxtb	r3, r3
 800b308:	73fb      	strb	r3, [r7, #15]
  
  ctrl3 &= 0xDF;
 800b30a:	7bbb      	ldrb	r3, [r7, #14]
 800b30c:	f023 0320 	bic.w	r3, r3, #32
 800b310:	b2db      	uxtb	r3, r3
 800b312:	73bb      	strb	r3, [r7, #14]
  
  /* Configure latch Interrupt request and axe interrupts */                   
  ctrl_cfr |= (uint8_t)(L3GD20_IntConfigStruct->Latch_Request| \
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	781a      	ldrb	r2, [r3, #0]
                   L3GD20_IntConfigStruct->Interrupt_Axes);
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	785b      	ldrb	r3, [r3, #1]
  ctrl_cfr &= 0x80;
  
  ctrl3 &= 0xDF;
  
  /* Configure latch Interrupt request and axe interrupts */                   
  ctrl_cfr |= (uint8_t)(L3GD20_IntConfigStruct->Latch_Request| \
 800b31c:	4313      	orrs	r3, r2
 800b31e:	b2da      	uxtb	r2, r3
 800b320:	7bfb      	ldrb	r3, [r7, #15]
 800b322:	4313      	orrs	r3, r2
 800b324:	b2db      	uxtb	r3, r3
 800b326:	73fb      	strb	r3, [r7, #15]
                   L3GD20_IntConfigStruct->Interrupt_Axes);
                   
  ctrl3 |= (uint8_t)(L3GD20_IntConfigStruct->Interrupt_ActiveEdge);
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	789a      	ldrb	r2, [r3, #2]
 800b32c:	7bbb      	ldrb	r3, [r7, #14]
 800b32e:	4313      	orrs	r3, r2
 800b330:	b2db      	uxtb	r3, r3
 800b332:	73bb      	strb	r3, [r7, #14]
  
  /* Write value to MEMS INT1_CFG register */
  L3GD20_Write(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 800b334:	f107 030f 	add.w	r3, r7, #15
 800b338:	4618      	mov	r0, r3
 800b33a:	f04f 0130 	mov.w	r1, #48	; 0x30
 800b33e:	f04f 0201 	mov.w	r2, #1
 800b342:	f000 f8bb 	bl	800b4bc <L3GD20_Write>
  
  /* Write value to MEMS CTRL_REG3 register */
  L3GD20_Write(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 800b346:	f107 030e 	add.w	r3, r7, #14
 800b34a:	4618      	mov	r0, r3
 800b34c:	f04f 0122 	mov.w	r1, #34	; 0x22
 800b350:	f04f 0201 	mov.w	r2, #1
 800b354:	f000 f8b2 	bl	800b4bc <L3GD20_Write>
}
 800b358:	f107 0710 	add.w	r7, r7, #16
 800b35c:	46bd      	mov	sp, r7
 800b35e:	bd80      	pop	{r7, pc}

0800b360 <L3GD20_INT1InterruptCmd>:
  *        @arg L3GD20_INT1INTERRUPT_DISABLE
  *        @arg L3GD20_INT1INTERRUPT_ENABLE    
  * @retval None
  */
void L3GD20_INT1InterruptCmd(uint8_t InterruptState)
{  
 800b360:	b580      	push	{r7, lr}
 800b362:	b084      	sub	sp, #16
 800b364:	af00      	add	r7, sp, #0
 800b366:	4603      	mov	r3, r0
 800b368:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  L3GD20_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 800b36a:	f107 030f 	add.w	r3, r7, #15
 800b36e:	4618      	mov	r0, r3
 800b370:	f04f 0122 	mov.w	r1, #34	; 0x22
 800b374:	f04f 0201 	mov.w	r2, #1
 800b378:	f000 f8d8 	bl	800b52c <L3GD20_Read>
                  
  tmpreg &= 0x7F;	
 800b37c:	7bfb      	ldrb	r3, [r7, #15]
 800b37e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b382:	b2db      	uxtb	r3, r3
 800b384:	73fb      	strb	r3, [r7, #15]
  tmpreg |= InterruptState;
 800b386:	7bfa      	ldrb	r2, [r7, #15]
 800b388:	79fb      	ldrb	r3, [r7, #7]
 800b38a:	4313      	orrs	r3, r2
 800b38c:	b2db      	uxtb	r3, r3
 800b38e:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG3 regsister */
  L3GD20_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 800b390:	f107 030f 	add.w	r3, r7, #15
 800b394:	4618      	mov	r0, r3
 800b396:	f04f 0122 	mov.w	r1, #34	; 0x22
 800b39a:	f04f 0201 	mov.w	r2, #1
 800b39e:	f000 f88d 	bl	800b4bc <L3GD20_Write>
}
 800b3a2:	f107 0710 	add.w	r7, r7, #16
 800b3a6:	46bd      	mov	sp, r7
 800b3a8:	bd80      	pop	{r7, pc}
 800b3aa:	bf00      	nop

0800b3ac <L3GD20_INT2InterruptCmd>:
  *        @arg L3GD20_INT2INTERRUPT_DISABLE
  *        @arg L3GD20_INT2INTERRUPT_ENABLE    
  * @retval None
  */
void L3GD20_INT2InterruptCmd(uint8_t InterruptState)
{  
 800b3ac:	b580      	push	{r7, lr}
 800b3ae:	b084      	sub	sp, #16
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	4603      	mov	r3, r0
 800b3b4:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  L3GD20_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 800b3b6:	f107 030f 	add.w	r3, r7, #15
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	f04f 0122 	mov.w	r1, #34	; 0x22
 800b3c0:	f04f 0201 	mov.w	r2, #1
 800b3c4:	f000 f8b2 	bl	800b52c <L3GD20_Read>
                  
  tmpreg &= 0xF7;	
 800b3c8:	7bfb      	ldrb	r3, [r7, #15]
 800b3ca:	f023 0308 	bic.w	r3, r3, #8
 800b3ce:	b2db      	uxtb	r3, r3
 800b3d0:	73fb      	strb	r3, [r7, #15]
  tmpreg |= InterruptState;
 800b3d2:	7bfa      	ldrb	r2, [r7, #15]
 800b3d4:	79fb      	ldrb	r3, [r7, #7]
 800b3d6:	4313      	orrs	r3, r2
 800b3d8:	b2db      	uxtb	r3, r3
 800b3da:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG3 regsister */
  L3GD20_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 800b3dc:	f107 030f 	add.w	r3, r7, #15
 800b3e0:	4618      	mov	r0, r3
 800b3e2:	f04f 0122 	mov.w	r1, #34	; 0x22
 800b3e6:	f04f 0201 	mov.w	r2, #1
 800b3ea:	f000 f867 	bl	800b4bc <L3GD20_Write>
}
 800b3ee:	f107 0710 	add.w	r7, r7, #16
 800b3f2:	46bd      	mov	sp, r7
 800b3f4:	bd80      	pop	{r7, pc}
 800b3f6:	bf00      	nop

0800b3f8 <L3GD20_FilterConfig>:
  * @param  L3GD20_FilterStruct: pointer to a L3GD20_FilterConfigTypeDef structure 
  *         that contains the configuration setting for the L3GD20.        
  * @retval None
  */
void L3GD20_FilterConfig(L3GD20_FilterConfigTypeDef *L3GD20_FilterStruct) 
{
 800b3f8:	b580      	push	{r7, lr}
 800b3fa:	b084      	sub	sp, #16
 800b3fc:	af00      	add	r7, sp, #0
 800b3fe:	6078      	str	r0, [r7, #4]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  L3GD20_Read(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 800b400:	f107 030f 	add.w	r3, r7, #15
 800b404:	4618      	mov	r0, r3
 800b406:	f04f 0121 	mov.w	r1, #33	; 0x21
 800b40a:	f04f 0201 	mov.w	r2, #1
 800b40e:	f000 f88d 	bl	800b52c <L3GD20_Read>
  
  tmpreg &= 0xC0;
 800b412:	7bfb      	ldrb	r3, [r7, #15]
 800b414:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800b418:	b2db      	uxtb	r3, r3
 800b41a:	73fb      	strb	r3, [r7, #15]
  
  /* Configure MEMS: mode and cutoff frquency */
  tmpreg |= (uint8_t) (L3GD20_FilterStruct->HighPassFilter_Mode_Selection |\
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	781a      	ldrb	r2, [r3, #0]
                      L3GD20_FilterStruct->HighPassFilter_CutOff_Frequency);                             
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	785b      	ldrb	r3, [r3, #1]
  L3GD20_Read(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
  
  tmpreg &= 0xC0;
  
  /* Configure MEMS: mode and cutoff frquency */
  tmpreg |= (uint8_t) (L3GD20_FilterStruct->HighPassFilter_Mode_Selection |\
 800b424:	4313      	orrs	r3, r2
 800b426:	b2da      	uxtb	r2, r3
 800b428:	7bfb      	ldrb	r3, [r7, #15]
 800b42a:	4313      	orrs	r3, r2
 800b42c:	b2db      	uxtb	r3, r3
 800b42e:	73fb      	strb	r3, [r7, #15]
                      L3GD20_FilterStruct->HighPassFilter_CutOff_Frequency);                             

  /* Write value to MEMS CTRL_REG2 regsister */
  L3GD20_Write(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 800b430:	f107 030f 	add.w	r3, r7, #15
 800b434:	4618      	mov	r0, r3
 800b436:	f04f 0121 	mov.w	r1, #33	; 0x21
 800b43a:	f04f 0201 	mov.w	r2, #1
 800b43e:	f000 f83d 	bl	800b4bc <L3GD20_Write>
}
 800b442:	f107 0710 	add.w	r7, r7, #16
 800b446:	46bd      	mov	sp, r7
 800b448:	bd80      	pop	{r7, pc}
 800b44a:	bf00      	nop

0800b44c <L3GD20_FilterCmd>:
  *         @arg: L3GD20_HIGHPASSFILTER_DISABLE 
  *         @arg: L3GD20_HIGHPASSFILTER_ENABLE          
  * @retval None
  */
void L3GD20_FilterCmd(uint8_t HighPassFilterState)
 {
 800b44c:	b580      	push	{r7, lr}
 800b44e:	b084      	sub	sp, #16
 800b450:	af00      	add	r7, sp, #0
 800b452:	4603      	mov	r3, r0
 800b454:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  L3GD20_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 800b456:	f107 030f 	add.w	r3, r7, #15
 800b45a:	4618      	mov	r0, r3
 800b45c:	f04f 0124 	mov.w	r1, #36	; 0x24
 800b460:	f04f 0201 	mov.w	r2, #1
 800b464:	f000 f862 	bl	800b52c <L3GD20_Read>
                  
  tmpreg &= 0xEF;
 800b468:	7bfb      	ldrb	r3, [r7, #15]
 800b46a:	f023 0310 	bic.w	r3, r3, #16
 800b46e:	b2db      	uxtb	r3, r3
 800b470:	73fb      	strb	r3, [r7, #15]

  tmpreg |= HighPassFilterState;
 800b472:	7bfa      	ldrb	r2, [r7, #15]
 800b474:	79fb      	ldrb	r3, [r7, #7]
 800b476:	4313      	orrs	r3, r2
 800b478:	b2db      	uxtb	r3, r3
 800b47a:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG5 regsister */
  L3GD20_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 800b47c:	f107 030f 	add.w	r3, r7, #15
 800b480:	4618      	mov	r0, r3
 800b482:	f04f 0124 	mov.w	r1, #36	; 0x24
 800b486:	f04f 0201 	mov.w	r2, #1
 800b48a:	f000 f817 	bl	800b4bc <L3GD20_Write>
}
 800b48e:	f107 0710 	add.w	r7, r7, #16
 800b492:	46bd      	mov	sp, r7
 800b494:	bd80      	pop	{r7, pc}
 800b496:	bf00      	nop

0800b498 <L3GD20_GetDataStatus>:
  * @brief  Get status for L3GD20 data
  * @param  None         
  * @retval Data status in a L3GD20 Data
  */
uint8_t L3GD20_GetDataStatus(void)
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b082      	sub	sp, #8
 800b49c:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  
  /* Read STATUS_REG register */
  L3GD20_Read(&tmpreg, L3GD20_STATUS_REG_ADDR, 1);
 800b49e:	f107 0307 	add.w	r3, r7, #7
 800b4a2:	4618      	mov	r0, r3
 800b4a4:	f04f 0127 	mov.w	r1, #39	; 0x27
 800b4a8:	f04f 0201 	mov.w	r2, #1
 800b4ac:	f000 f83e 	bl	800b52c <L3GD20_Read>
                  
  return tmpreg;
 800b4b0:	79fb      	ldrb	r3, [r7, #7]
}
 800b4b2:	4618      	mov	r0, r3
 800b4b4:	f107 0708 	add.w	r7, r7, #8
 800b4b8:	46bd      	mov	sp, r7
 800b4ba:	bd80      	pop	{r7, pc}

0800b4bc <L3GD20_Write>:
  * @param  WriteAddr : L3GD20's internal address to write to.
  * @param  NumByteToWrite: Number of bytes to write.
  * @retval None
  */
void L3GD20_Write(uint8_t* pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 800b4bc:	b580      	push	{r7, lr}
 800b4be:	b082      	sub	sp, #8
 800b4c0:	af00      	add	r7, sp, #0
 800b4c2:	6078      	str	r0, [r7, #4]
 800b4c4:	4613      	mov	r3, r2
 800b4c6:	460a      	mov	r2, r1
 800b4c8:	70fa      	strb	r2, [r7, #3]
 800b4ca:	803b      	strh	r3, [r7, #0]
  /* Configure the MS bit: 
       - When 0, the address will remain unchanged in multiple read/write commands.
       - When 1, the address will be auto incremented in multiple read/write commands.
  */
  if(NumByteToWrite > 0x01)
 800b4cc:	883b      	ldrh	r3, [r7, #0]
 800b4ce:	2b01      	cmp	r3, #1
 800b4d0:	d903      	bls.n	800b4da <L3GD20_Write+0x1e>
  {
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
 800b4d2:	78fb      	ldrb	r3, [r7, #3]
 800b4d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b4d8:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  L3GD20_CS_LOW();
 800b4da:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800b4de:	f6c4 0000 	movt	r0, #18432	; 0x4800
 800b4e2:	f04f 0108 	mov.w	r1, #8
 800b4e6:	f7fa fe69 	bl	80061bc <GPIO_ResetBits>
  
  /* Send the Address of the indexed register */
  L3GD20_SendByte(WriteAddr);
 800b4ea:	78fb      	ldrb	r3, [r7, #3]
 800b4ec:	4618      	mov	r0, r3
 800b4ee:	f000 f93f 	bl	800b770 <L3GD20_SendByte>
  /* Send the data that will be written into the device (MSB First) */
  while(NumByteToWrite >= 0x01)
 800b4f2:	e00c      	b.n	800b50e <L3GD20_Write+0x52>
  {
    L3GD20_SendByte(*pBuffer);
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	781b      	ldrb	r3, [r3, #0]
 800b4f8:	4618      	mov	r0, r3
 800b4fa:	f000 f939 	bl	800b770 <L3GD20_SendByte>
    NumByteToWrite--;
 800b4fe:	883b      	ldrh	r3, [r7, #0]
 800b500:	f103 33ff 	add.w	r3, r3, #4294967295
 800b504:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	f103 0301 	add.w	r3, r3, #1
 800b50c:	607b      	str	r3, [r7, #4]
  L3GD20_CS_LOW();
  
  /* Send the Address of the indexed register */
  L3GD20_SendByte(WriteAddr);
  /* Send the data that will be written into the device (MSB First) */
  while(NumByteToWrite >= 0x01)
 800b50e:	883b      	ldrh	r3, [r7, #0]
 800b510:	2b00      	cmp	r3, #0
 800b512:	d1ef      	bne.n	800b4f4 <L3GD20_Write+0x38>
    NumByteToWrite--;
    pBuffer++;
  }
  
  /* Set chip select High at the end of the transmission */ 
  L3GD20_CS_HIGH();
 800b514:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800b518:	f6c4 0000 	movt	r0, #18432	; 0x4800
 800b51c:	f04f 0108 	mov.w	r1, #8
 800b520:	f7fa fe3e 	bl	80061a0 <GPIO_SetBits>
}
 800b524:	f107 0708 	add.w	r7, r7, #8
 800b528:	46bd      	mov	sp, r7
 800b52a:	bd80      	pop	{r7, pc}

0800b52c <L3GD20_Read>:
  * @param  ReadAddr : L3GD20's internal address to read from.
  * @param  NumByteToRead : number of bytes to read from the L3GD20.
  * @retval None
  */
void L3GD20_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
 800b52c:	b580      	push	{r7, lr}
 800b52e:	b082      	sub	sp, #8
 800b530:	af00      	add	r7, sp, #0
 800b532:	6078      	str	r0, [r7, #4]
 800b534:	4613      	mov	r3, r2
 800b536:	460a      	mov	r2, r1
 800b538:	70fa      	strb	r2, [r7, #3]
 800b53a:	803b      	strh	r3, [r7, #0]
  if(NumByteToRead > 0x01)
 800b53c:	883b      	ldrh	r3, [r7, #0]
 800b53e:	2b01      	cmp	r3, #1
 800b540:	d904      	bls.n	800b54c <L3GD20_Read+0x20>
  {
    ReadAddr |= (uint8_t)(READWRITE_CMD | MULTIPLEBYTE_CMD);
 800b542:	78fb      	ldrb	r3, [r7, #3]
 800b544:	f063 033f 	orn	r3, r3, #63	; 0x3f
 800b548:	70fb      	strb	r3, [r7, #3]
 800b54a:	e003      	b.n	800b554 <L3GD20_Read+0x28>
  }
  else
  {
    ReadAddr |= (uint8_t)READWRITE_CMD;
 800b54c:	78fb      	ldrb	r3, [r7, #3]
 800b54e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800b552:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  L3GD20_CS_LOW();
 800b554:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800b558:	f6c4 0000 	movt	r0, #18432	; 0x4800
 800b55c:	f04f 0108 	mov.w	r1, #8
 800b560:	f7fa fe2c 	bl	80061bc <GPIO_ResetBits>
  
  /* Send the Address of the indexed register */
  L3GD20_SendByte(ReadAddr);
 800b564:	78fb      	ldrb	r3, [r7, #3]
 800b566:	4618      	mov	r0, r3
 800b568:	f000 f902 	bl	800b770 <L3GD20_SendByte>
  
  /* Receive the data that will be read from the device (MSB First) */
  while(NumByteToRead > 0x00)
 800b56c:	e00f      	b.n	800b58e <L3GD20_Read+0x62>
  {
    /* Send dummy byte (0x00) to generate the SPI clock to L3GD20 (Slave device) */
    *pBuffer = L3GD20_SendByte(DUMMY_BYTE);
 800b56e:	f04f 0000 	mov.w	r0, #0
 800b572:	f000 f8fd 	bl	800b770 <L3GD20_SendByte>
 800b576:	4603      	mov	r3, r0
 800b578:	461a      	mov	r2, r3
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	701a      	strb	r2, [r3, #0]
    NumByteToRead--;
 800b57e:	883b      	ldrh	r3, [r7, #0]
 800b580:	f103 33ff 	add.w	r3, r3, #4294967295
 800b584:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	f103 0301 	add.w	r3, r3, #1
 800b58c:	607b      	str	r3, [r7, #4]
  
  /* Send the Address of the indexed register */
  L3GD20_SendByte(ReadAddr);
  
  /* Receive the data that will be read from the device (MSB First) */
  while(NumByteToRead > 0x00)
 800b58e:	883b      	ldrh	r3, [r7, #0]
 800b590:	2b00      	cmp	r3, #0
 800b592:	d1ec      	bne.n	800b56e <L3GD20_Read+0x42>
    NumByteToRead--;
    pBuffer++;
  }
  
  /* Set chip select High at the end of the transmission */ 
  L3GD20_CS_HIGH();
 800b594:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800b598:	f6c4 0000 	movt	r0, #18432	; 0x4800
 800b59c:	f04f 0108 	mov.w	r1, #8
 800b5a0:	f7fa fdfe 	bl	80061a0 <GPIO_SetBits>
}  
 800b5a4:	f107 0708 	add.w	r7, r7, #8
 800b5a8:	46bd      	mov	sp, r7
 800b5aa:	bd80      	pop	{r7, pc}

0800b5ac <L3GD20_LowLevel_Init>:
  * @brief  Initializes the low level interface used to drive the L3GD20
  * @param  None
  * @retval None
  */
static void L3GD20_LowLevel_Init(void)
{
 800b5ac:	b580      	push	{r7, lr}
 800b5ae:	b088      	sub	sp, #32
 800b5b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  SPI_InitTypeDef  SPI_InitStructure;

  /* Enable the SPI periph */
  RCC_APB2PeriphClockCmd(L3GD20_SPI_CLK, ENABLE);
 800b5b2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800b5b6:	f04f 0101 	mov.w	r1, #1
 800b5ba:	f7fb fe05 	bl	80071c8 <RCC_APB2PeriphClockCmd>

  /* Enable SCK, MOSI and MISO GPIO clocks */
  RCC_AHBPeriphClockCmd(L3GD20_SPI_SCK_GPIO_CLK | L3GD20_SPI_MISO_GPIO_CLK | L3GD20_SPI_MOSI_GPIO_CLK, ENABLE);
 800b5be:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800b5c2:	f04f 0101 	mov.w	r1, #1
 800b5c6:	f7fb fdd5 	bl	8007174 <RCC_AHBPeriphClockCmd>

  /* Enable CS  GPIO clock */
  RCC_AHBPeriphClockCmd(L3GD20_SPI_CS_GPIO_CLK, ENABLE);
 800b5ca:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800b5ce:	f04f 0101 	mov.w	r1, #1
 800b5d2:	f7fb fdcf 	bl	8007174 <RCC_AHBPeriphClockCmd>
  
  /* Enable INT1 GPIO clock */
  RCC_AHBPeriphClockCmd(L3GD20_SPI_INT1_GPIO_CLK, ENABLE);
 800b5d6:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800b5da:	f04f 0101 	mov.w	r1, #1
 800b5de:	f7fb fdc9 	bl	8007174 <RCC_AHBPeriphClockCmd>
  
  /* Enable INT2 GPIO clock */
  RCC_AHBPeriphClockCmd(L3GD20_SPI_INT2_GPIO_CLK, ENABLE);
 800b5e2:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800b5e6:	f04f 0101 	mov.w	r1, #1
 800b5ea:	f7fb fdc3 	bl	8007174 <RCC_AHBPeriphClockCmd>

  GPIO_PinAFConfig(L3GD20_SPI_SCK_GPIO_PORT, L3GD20_SPI_SCK_SOURCE, L3GD20_SPI_SCK_AF);
 800b5ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b5f2:	f04f 0105 	mov.w	r1, #5
 800b5f6:	f04f 0205 	mov.w	r2, #5
 800b5fa:	f7fa fe13 	bl	8006224 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(L3GD20_SPI_MISO_GPIO_PORT, L3GD20_SPI_MISO_SOURCE, L3GD20_SPI_MISO_AF);
 800b5fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b602:	f04f 0106 	mov.w	r1, #6
 800b606:	f04f 0205 	mov.w	r2, #5
 800b60a:	f7fa fe0b 	bl	8006224 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(L3GD20_SPI_MOSI_GPIO_PORT, L3GD20_SPI_MOSI_SOURCE, L3GD20_SPI_MOSI_AF);
 800b60e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b612:	f04f 0107 	mov.w	r1, #7
 800b616:	f04f 0205 	mov.w	r2, #5
 800b61a:	f7fa fe03 	bl	8006224 <GPIO_PinAFConfig>

  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 800b61e:	f04f 0302 	mov.w	r3, #2
 800b622:	773b      	strb	r3, [r7, #28]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800b624:	f04f 0300 	mov.w	r3, #0
 800b628:	77bb      	strb	r3, [r7, #30]
  GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;//GPIO_PuPd_DOWN;
 800b62a:	f04f 0300 	mov.w	r3, #0
 800b62e:	77fb      	strb	r3, [r7, #31]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800b630:	f04f 0303 	mov.w	r3, #3
 800b634:	777b      	strb	r3, [r7, #29]

  /* SPI SCK pin configuration */
  GPIO_InitStructure.GPIO_Pin = L3GD20_SPI_SCK_PIN;
 800b636:	f04f 0320 	mov.w	r3, #32
 800b63a:	61bb      	str	r3, [r7, #24]
  GPIO_Init(L3GD20_SPI_SCK_GPIO_PORT, &GPIO_InitStructure);
 800b63c:	f107 0318 	add.w	r3, r7, #24
 800b640:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b644:	4619      	mov	r1, r3
 800b646:	f7fa fc67 	bl	8005f18 <GPIO_Init>

  /* SPI  MOSI pin configuration */
  GPIO_InitStructure.GPIO_Pin =  L3GD20_SPI_MOSI_PIN;
 800b64a:	f04f 0380 	mov.w	r3, #128	; 0x80
 800b64e:	61bb      	str	r3, [r7, #24]
  GPIO_Init(L3GD20_SPI_MOSI_GPIO_PORT, &GPIO_InitStructure);
 800b650:	f107 0318 	add.w	r3, r7, #24
 800b654:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b658:	4619      	mov	r1, r3
 800b65a:	f7fa fc5d 	bl	8005f18 <GPIO_Init>

  /* SPI MISO pin configuration */
  GPIO_InitStructure.GPIO_Pin = L3GD20_SPI_MISO_PIN;
 800b65e:	f04f 0340 	mov.w	r3, #64	; 0x40
 800b662:	61bb      	str	r3, [r7, #24]
  GPIO_Init(L3GD20_SPI_MISO_GPIO_PORT, &GPIO_InitStructure);
 800b664:	f107 0318 	add.w	r3, r7, #24
 800b668:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b66c:	4619      	mov	r1, r3
 800b66e:	f7fa fc53 	bl	8005f18 <GPIO_Init>

  /* SPI configuration -------------------------------------------------------*/
  SPI_I2S_DeInit(L3GD20_SPI);
 800b672:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 800b676:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800b67a:	f7fb ff3b 	bl	80074f4 <SPI_I2S_DeInit>
  SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 800b67e:	f04f 0300 	mov.w	r3, #0
 800b682:	80bb      	strh	r3, [r7, #4]
  SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 800b684:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800b688:	813b      	strh	r3, [r7, #8]
  SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
 800b68a:	f04f 0300 	mov.w	r3, #0
 800b68e:	817b      	strh	r3, [r7, #10]
  SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
 800b690:	f04f 0300 	mov.w	r3, #0
 800b694:	81bb      	strh	r3, [r7, #12]
  SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 800b696:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b69a:	81fb      	strh	r3, [r7, #14]
  SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_8;
 800b69c:	f04f 0310 	mov.w	r3, #16
 800b6a0:	823b      	strh	r3, [r7, #16]
  SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 800b6a2:	f04f 0300 	mov.w	r3, #0
 800b6a6:	827b      	strh	r3, [r7, #18]
  SPI_InitStructure.SPI_CRCPolynomial = 7;
 800b6a8:	f04f 0307 	mov.w	r3, #7
 800b6ac:	82bb      	strh	r3, [r7, #20]
  SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 800b6ae:	f44f 7382 	mov.w	r3, #260	; 0x104
 800b6b2:	80fb      	strh	r3, [r7, #6]
  SPI_Init(L3GD20_SPI, &SPI_InitStructure);
 800b6b4:	f107 0304 	add.w	r3, r7, #4
 800b6b8:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 800b6bc:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800b6c0:	4619      	mov	r1, r3
 800b6c2:	f7fb ff89 	bl	80075d8 <SPI_Init>

  /* Configure the RX FIFO Threshold */
  SPI_RxFIFOThresholdConfig(L3GD20_SPI, SPI_RxFIFOThreshold_QF);
 800b6c6:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 800b6ca:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800b6ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800b6d2:	f7fc f981 	bl	80079d8 <SPI_RxFIFOThresholdConfig>
  /* Enable SPI1  */
  SPI_Cmd(L3GD20_SPI, ENABLE);
 800b6d6:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 800b6da:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800b6de:	f04f 0101 	mov.w	r1, #1
 800b6e2:	f7fc f8fd 	bl	80078e0 <SPI_Cmd>

  /* Configure GPIO PIN for Lis Chip select */
  GPIO_InitStructure.GPIO_Pin = L3GD20_SPI_CS_PIN;
 800b6e6:	f04f 0308 	mov.w	r3, #8
 800b6ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 800b6ec:	f04f 0301 	mov.w	r3, #1
 800b6f0:	773b      	strb	r3, [r7, #28]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800b6f2:	f04f 0300 	mov.w	r3, #0
 800b6f6:	77bb      	strb	r3, [r7, #30]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800b6f8:	f04f 0303 	mov.w	r3, #3
 800b6fc:	777b      	strb	r3, [r7, #29]
  GPIO_Init(L3GD20_SPI_CS_GPIO_PORT, &GPIO_InitStructure);
 800b6fe:	f107 0318 	add.w	r3, r7, #24
 800b702:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800b706:	f6c4 0000 	movt	r0, #18432	; 0x4800
 800b70a:	4619      	mov	r1, r3
 800b70c:	f7fa fc04 	bl	8005f18 <GPIO_Init>

  /* Deselect : Chip Select high */
  GPIO_SetBits(L3GD20_SPI_CS_GPIO_PORT, L3GD20_SPI_CS_PIN);
 800b710:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800b714:	f6c4 0000 	movt	r0, #18432	; 0x4800
 800b718:	f04f 0108 	mov.w	r1, #8
 800b71c:	f7fa fd40 	bl	80061a0 <GPIO_SetBits>
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.GPIO_Pin = L3GD20_SPI_INT1_PIN;
 800b720:	f04f 0301 	mov.w	r3, #1
 800b724:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 800b726:	f04f 0300 	mov.w	r3, #0
 800b72a:	773b      	strb	r3, [r7, #28]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800b72c:	f04f 0300 	mov.w	r3, #0
 800b730:	77bb      	strb	r3, [r7, #30]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800b732:	f04f 0303 	mov.w	r3, #3
 800b736:	777b      	strb	r3, [r7, #29]
  GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;
 800b738:	f04f 0300 	mov.w	r3, #0
 800b73c:	77fb      	strb	r3, [r7, #31]
  GPIO_Init(L3GD20_SPI_INT1_GPIO_PORT, &GPIO_InitStructure);
 800b73e:	f107 0318 	add.w	r3, r7, #24
 800b742:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800b746:	f6c4 0000 	movt	r0, #18432	; 0x4800
 800b74a:	4619      	mov	r1, r3
 800b74c:	f7fa fbe4 	bl	8005f18 <GPIO_Init>
  
  GPIO_InitStructure.GPIO_Pin = L3GD20_SPI_INT2_PIN;
 800b750:	f04f 0302 	mov.w	r3, #2
 800b754:	61bb      	str	r3, [r7, #24]
  GPIO_Init(L3GD20_SPI_INT2_GPIO_PORT, &GPIO_InitStructure);
 800b756:	f107 0318 	add.w	r3, r7, #24
 800b75a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800b75e:	f6c4 0000 	movt	r0, #18432	; 0x4800
 800b762:	4619      	mov	r1, r3
 800b764:	f7fa fbd8 	bl	8005f18 <GPIO_Init>
}  
 800b768:	f107 0720 	add.w	r7, r7, #32
 800b76c:	46bd      	mov	sp, r7
 800b76e:	bd80      	pop	{r7, pc}

0800b770 <L3GD20_SendByte>:
  *         from the SPI bus.
  * @param  Byte : Byte send.
  * @retval The received byte value
  */
static uint8_t L3GD20_SendByte(uint8_t byte)
{
 800b770:	b580      	push	{r7, lr}
 800b772:	b082      	sub	sp, #8
 800b774:	af00      	add	r7, sp, #0
 800b776:	4603      	mov	r3, r0
 800b778:	71fb      	strb	r3, [r7, #7]
  /* Loop while DR register in not empty */
  L3GD20Timeout = L3GD20_FLAG_TIMEOUT;
 800b77a:	f240 0348 	movw	r3, #72	; 0x48
 800b77e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b782:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800b786:	601a      	str	r2, [r3, #0]
  while (SPI_I2S_GetFlagStatus(L3GD20_SPI, SPI_I2S_FLAG_TXE) == RESET)
 800b788:	e017      	b.n	800b7ba <L3GD20_SendByte+0x4a>
  {
    if((L3GD20Timeout--) == 0) return L3GD20_TIMEOUT_UserCallback();
 800b78a:	f240 0348 	movw	r3, #72	; 0x48
 800b78e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	2b00      	cmp	r3, #0
 800b796:	bf14      	ite	ne
 800b798:	2200      	movne	r2, #0
 800b79a:	2201      	moveq	r2, #1
 800b79c:	b2d2      	uxtb	r2, r2
 800b79e:	f103 31ff 	add.w	r1, r3, #4294967295
 800b7a2:	f240 0348 	movw	r3, #72	; 0x48
 800b7a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b7aa:	6019      	str	r1, [r3, #0]
 800b7ac:	2a00      	cmp	r2, #0
 800b7ae:	d004      	beq.n	800b7ba <L3GD20_SendByte+0x4a>
 800b7b0:	f7f6 fde4 	bl	800237c <L3GD20_TIMEOUT_UserCallback>
 800b7b4:	4603      	mov	r3, r0
 800b7b6:	b2db      	uxtb	r3, r3
 800b7b8:	e044      	b.n	800b844 <L3GD20_SendByte+0xd4>
  */
static uint8_t L3GD20_SendByte(uint8_t byte)
{
  /* Loop while DR register in not empty */
  L3GD20Timeout = L3GD20_FLAG_TIMEOUT;
  while (SPI_I2S_GetFlagStatus(L3GD20_SPI, SPI_I2S_FLAG_TXE) == RESET)
 800b7ba:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 800b7be:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800b7c2:	f04f 0102 	mov.w	r1, #2
 800b7c6:	f7fc fb4d 	bl	8007e64 <SPI_I2S_GetFlagStatus>
 800b7ca:	4603      	mov	r3, r0
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d0dc      	beq.n	800b78a <L3GD20_SendByte+0x1a>
  {
    if((L3GD20Timeout--) == 0) return L3GD20_TIMEOUT_UserCallback();
  }
  
  /* Send a Byte through the SPI peripheral */
  SPI_SendData8(L3GD20_SPI, byte);
 800b7d0:	79fb      	ldrb	r3, [r7, #7]
 800b7d2:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 800b7d6:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800b7da:	4619      	mov	r1, r3
 800b7dc:	f7fc f9ec 	bl	8007bb8 <SPI_SendData8>
  
  /* Wait to receive a Byte */
  L3GD20Timeout = L3GD20_FLAG_TIMEOUT;
 800b7e0:	f240 0348 	movw	r3, #72	; 0x48
 800b7e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b7e8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800b7ec:	601a      	str	r2, [r3, #0]
  while (SPI_I2S_GetFlagStatus(L3GD20_SPI, SPI_I2S_FLAG_RXNE) == RESET)
 800b7ee:	e017      	b.n	800b820 <L3GD20_SendByte+0xb0>
  {
    if((L3GD20Timeout--) == 0) return L3GD20_TIMEOUT_UserCallback();
 800b7f0:	f240 0348 	movw	r3, #72	; 0x48
 800b7f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	bf14      	ite	ne
 800b7fe:	2200      	movne	r2, #0
 800b800:	2201      	moveq	r2, #1
 800b802:	b2d2      	uxtb	r2, r2
 800b804:	f103 31ff 	add.w	r1, r3, #4294967295
 800b808:	f240 0348 	movw	r3, #72	; 0x48
 800b80c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b810:	6019      	str	r1, [r3, #0]
 800b812:	2a00      	cmp	r2, #0
 800b814:	d004      	beq.n	800b820 <L3GD20_SendByte+0xb0>
 800b816:	f7f6 fdb1 	bl	800237c <L3GD20_TIMEOUT_UserCallback>
 800b81a:	4603      	mov	r3, r0
 800b81c:	b2db      	uxtb	r3, r3
 800b81e:	e011      	b.n	800b844 <L3GD20_SendByte+0xd4>
  /* Send a Byte through the SPI peripheral */
  SPI_SendData8(L3GD20_SPI, byte);
  
  /* Wait to receive a Byte */
  L3GD20Timeout = L3GD20_FLAG_TIMEOUT;
  while (SPI_I2S_GetFlagStatus(L3GD20_SPI, SPI_I2S_FLAG_RXNE) == RESET)
 800b820:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 800b824:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800b828:	f04f 0101 	mov.w	r1, #1
 800b82c:	f7fc fb1a 	bl	8007e64 <SPI_I2S_GetFlagStatus>
 800b830:	4603      	mov	r3, r0
 800b832:	2b00      	cmp	r3, #0
 800b834:	d0dc      	beq.n	800b7f0 <L3GD20_SendByte+0x80>
  {
    if((L3GD20Timeout--) == 0) return L3GD20_TIMEOUT_UserCallback();
  }
  
  /* Return the Byte read from the SPI bus */
  return (uint8_t)SPI_ReceiveData8(L3GD20_SPI);
 800b836:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 800b83a:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800b83e:	f7fc f9e1 	bl	8007c04 <SPI_ReceiveData8>
 800b842:	4603      	mov	r3, r0
}
 800b844:	4618      	mov	r0, r3
 800b846:	f107 0708 	add.w	r7, r7, #8
 800b84a:	46bd      	mov	sp, r7
 800b84c:	bd80      	pop	{r7, pc}
 800b84e:	bf00      	nop

0800b850 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800b850:	b580      	push	{r7, lr}
 800b852:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800b854:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 800b858:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800b85c:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 800b860:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800b864:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 800b868:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800b86c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800b870:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b874:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800b878:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800b87c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800b880:	6812      	ldr	r2, [r2, #0]
 800b882:	f042 0201 	orr.w	r2, r2, #1
 800b886:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00C;
 800b888:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800b88c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800b890:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b894:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800b898:	6859      	ldr	r1, [r3, #4]
 800b89a:	f24c 030c 	movw	r3, #49164	; 0xc00c
 800b89e:	f6cf 037f 	movt	r3, #63615	; 0xf87f
 800b8a2:	400b      	ands	r3, r1
 800b8a4:	6053      	str	r3, [r2, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800b8a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b8aa:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800b8ae:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800b8b2:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800b8b6:	6812      	ldr	r2, [r2, #0]
 800b8b8:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800b8bc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800b8c0:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800b8c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b8c6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800b8ca:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800b8ce:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800b8d2:	6812      	ldr	r2, [r2, #0]
 800b8d4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800b8d8:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 800b8da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b8de:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800b8e2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800b8e6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800b8ea:	6852      	ldr	r2, [r2, #4]
 800b8ec:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 800b8f0:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 800b8f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b8f6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800b8fa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800b8fe:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800b902:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800b904:	f022 020f 	bic.w	r2, r2, #15
 800b908:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 800b90a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800b90e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800b912:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b916:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800b91a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800b91c:	f64f 43cc 	movw	r3, #64716	; 0xfccc
 800b920:	f6cf 7300 	movt	r3, #65280	; 0xff00
 800b924:	400b      	ands	r3, r1
 800b926:	6313      	str	r3, [r2, #48]	; 0x30
  
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800b928:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b92c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800b930:	f04f 0200 	mov.w	r2, #0
 800b934:	609a      	str	r2, [r3, #8]

  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800b936:	f000 f8a7 	bl	800ba88 <SetSysClock>
  
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800b93a:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 800b93e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800b942:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800b946:	609a      	str	r2, [r3, #8]
#endif  
}
 800b948:	bd80      	pop	{r7, pc}
 800b94a:	bf00      	nop

0800b94c <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 800b94c:	b480      	push	{r7}
 800b94e:	b085      	sub	sp, #20
 800b950:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0;
 800b952:	f04f 0300 	mov.w	r3, #0
 800b956:	60fb      	str	r3, [r7, #12]
 800b958:	f04f 0300 	mov.w	r3, #0
 800b95c:	60bb      	str	r3, [r7, #8]
 800b95e:	f04f 0300 	mov.w	r3, #0
 800b962:	607b      	str	r3, [r7, #4]
 800b964:	f04f 0300 	mov.w	r3, #0
 800b968:	603b      	str	r3, [r7, #0]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800b96a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b96e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800b972:	685b      	ldr	r3, [r3, #4]
 800b974:	f003 030c 	and.w	r3, r3, #12
 800b978:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	2b04      	cmp	r3, #4
 800b97e:	d00d      	beq.n	800b99c <SystemCoreClockUpdate+0x50>
 800b980:	2b08      	cmp	r3, #8
 800b982:	d015      	beq.n	800b9b0 <SystemCoreClockUpdate+0x64>
 800b984:	2b00      	cmp	r3, #0
 800b986:	d153      	bne.n	800ba30 <SystemCoreClockUpdate+0xe4>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 800b988:	f240 034c 	movw	r3, #76	; 0x4c
 800b98c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b990:	f44f 5290 	mov.w	r2, #4608	; 0x1200
 800b994:	f2c0 027a 	movt	r2, #122	; 0x7a
 800b998:	601a      	str	r2, [r3, #0]
      break;
 800b99a:	e053      	b.n	800ba44 <SystemCoreClockUpdate+0xf8>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 800b99c:	f240 034c 	movw	r3, #76	; 0x4c
 800b9a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b9a4:	f44f 5290 	mov.w	r2, #4608	; 0x1200
 800b9a8:	f2c0 027a 	movt	r2, #122	; 0x7a
 800b9ac:	601a      	str	r2, [r3, #0]
      break;
 800b9ae:	e049      	b.n	800ba44 <SystemCoreClockUpdate+0xf8>
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 800b9b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b9b4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800b9b8:	685b      	ldr	r3, [r3, #4]
 800b9ba:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800b9be:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 800b9c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b9c4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800b9c8:	685b      	ldr	r3, [r3, #4]
 800b9ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b9ce:	607b      	str	r3, [r7, #4]
      pllmull = ( pllmull >> 18) + 2;
 800b9d0:	68bb      	ldr	r3, [r7, #8]
 800b9d2:	ea4f 4393 	mov.w	r3, r3, lsr #18
 800b9d6:	f103 0302 	add.w	r3, r3, #2
 800b9da:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d10c      	bne.n	800b9fc <SystemCoreClockUpdate+0xb0>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 800b9e2:	68ba      	ldr	r2, [r7, #8]
 800b9e4:	f44f 6310 	mov.w	r3, #2304	; 0x900
 800b9e8:	f2c0 033d 	movt	r3, #61	; 0x3d
 800b9ec:	fb03 f202 	mul.w	r2, r3, r2
 800b9f0:	f240 034c 	movw	r3, #76	; 0x4c
 800b9f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b9f8:	601a      	str	r2, [r3, #0]
      {
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
        /* HSE oscillator clock selected as PREDIV1 clock entry */
        SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
      }      
      break;
 800b9fa:	e023      	b.n	800ba44 <SystemCoreClockUpdate+0xf8>
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
      }
      else
      {
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 800b9fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ba00:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800ba04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba06:	f003 030f 	and.w	r3, r3, #15
 800ba0a:	f103 0301 	add.w	r3, r3, #1
 800ba0e:	603b      	str	r3, [r7, #0]
        /* HSE oscillator clock selected as PREDIV1 clock entry */
        SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 800ba10:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 800ba14:	f2c0 037a 	movt	r3, #122	; 0x7a
 800ba18:	683a      	ldr	r2, [r7, #0]
 800ba1a:	fbb3 f3f2 	udiv	r3, r3, r2
 800ba1e:	68ba      	ldr	r2, [r7, #8]
 800ba20:	fb02 f203 	mul.w	r2, r2, r3
 800ba24:	f240 034c 	movw	r3, #76	; 0x4c
 800ba28:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ba2c:	601a      	str	r2, [r3, #0]
      }      
      break;
 800ba2e:	e009      	b.n	800ba44 <SystemCoreClockUpdate+0xf8>
    default: /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 800ba30:	f240 034c 	movw	r3, #76	; 0x4c
 800ba34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ba38:	f44f 5290 	mov.w	r2, #4608	; 0x1200
 800ba3c:	f2c0 027a 	movt	r2, #122	; 0x7a
 800ba40:	601a      	str	r2, [r3, #0]
      break;
 800ba42:	bf00      	nop
  }
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800ba44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ba48:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800ba4c:	685b      	ldr	r3, [r3, #4]
 800ba4e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ba52:	ea4f 1213 	mov.w	r2, r3, lsr #4
 800ba56:	f240 0350 	movw	r3, #80	; 0x50
 800ba5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ba5e:	5c9b      	ldrb	r3, [r3, r2]
 800ba60:	b2db      	uxtb	r3, r3
 800ba62:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 800ba64:	f240 034c 	movw	r3, #76	; 0x4c
 800ba68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ba6c:	681a      	ldr	r2, [r3, #0]
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	fa22 f203 	lsr.w	r2, r2, r3
 800ba74:	f240 034c 	movw	r3, #76	; 0x4c
 800ba78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ba7c:	601a      	str	r2, [r3, #0]
}
 800ba7e:	f107 0714 	add.w	r7, r7, #20
 800ba82:	46bd      	mov	sp, r7
 800ba84:	bc80      	pop	{r7}
 800ba86:	4770      	bx	lr

0800ba88 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).             
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800ba88:	b480      	push	{r7}
 800ba8a:	b083      	sub	sp, #12
 800ba8c:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800ba8e:	f04f 0300 	mov.w	r3, #0
 800ba92:	607b      	str	r3, [r7, #4]
 800ba94:	f04f 0300 	mov.w	r3, #0
 800ba98:	603b      	str	r3, [r7, #0]
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/

  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration -----------*/
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800ba9a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ba9e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800baa2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800baa6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800baaa:	6812      	ldr	r2, [r2, #0]
 800baac:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800bab0:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800bab2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bab6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bac0:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	f103 0301 	add.w	r3, r3, #1
 800bac8:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800baca:	683b      	ldr	r3, [r7, #0]
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d103      	bne.n	800bad8 <SetSysClock+0x50>
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800bad6:	d1ec      	bne.n	800bab2 <SetSysClock+0x2a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800bad8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800badc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d003      	beq.n	800baf2 <SetSysClock+0x6a>
  {
    HSEStatus = (uint32_t)0x01;
 800baea:	f04f 0301 	mov.w	r3, #1
 800baee:	603b      	str	r3, [r7, #0]
 800baf0:	e002      	b.n	800baf8 <SetSysClock+0x70>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800baf2:	f04f 0300 	mov.w	r3, #0
 800baf6:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800baf8:	683b      	ldr	r3, [r7, #0]
 800bafa:	2b01      	cmp	r3, #1
 800bafc:	d176      	bne.n	800bbec <SetSysClock+0x164>
  {
    /* Enable Prefetch Buffer and set Flash Latency */
    FLASH->ACR = FLASH_ACR_PRFTBE | (uint32_t)FLASH_ACR_LATENCY_1;
 800bafe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800bb02:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800bb06:	f04f 0212 	mov.w	r2, #18
 800bb0a:	601a      	str	r2, [r3, #0]
 
     /* HCLK = SYSCLK / 1 */
     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 800bb0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bb10:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800bb14:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800bb18:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800bb1c:	6852      	ldr	r2, [r2, #4]
 800bb1e:	605a      	str	r2, [r3, #4]
       
     /* PCLK2 = HCLK / 1 */
     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 800bb20:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bb24:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800bb28:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800bb2c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800bb30:	6852      	ldr	r2, [r2, #4]
 800bb32:	605a      	str	r2, [r3, #4]
     
     /* PCLK1 = HCLK / 2 */
     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 800bb34:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bb38:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800bb3c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800bb40:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800bb44:	6852      	ldr	r2, [r2, #4]
 800bb46:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800bb4a:	605a      	str	r2, [r3, #4]

    /* PLL configuration */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 800bb4c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bb50:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800bb54:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800bb58:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800bb5c:	6852      	ldr	r2, [r2, #4]
 800bb5e:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 800bb62:	605a      	str	r2, [r3, #4]
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL9);
 800bb64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bb68:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800bb6c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800bb70:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800bb74:	6852      	ldr	r2, [r2, #4]
 800bb76:	f442 12e8 	orr.w	r2, r2, #1900544	; 0x1d0000
 800bb7a:	605a      	str	r2, [r3, #4]

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 800bb7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bb80:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800bb84:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800bb88:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800bb8c:	6812      	ldr	r2, [r2, #0]
 800bb8e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800bb92:	601a      	str	r2, [r3, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800bb94:	bf00      	nop
 800bb96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bb9a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800bb9e:	681b      	ldr	r3, [r3, #0]
 800bba0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d0f6      	beq.n	800bb96 <SetSysClock+0x10e>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800bba8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bbac:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800bbb0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800bbb4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800bbb8:	6852      	ldr	r2, [r2, #4]
 800bbba:	f022 0203 	bic.w	r2, r2, #3
 800bbbe:	605a      	str	r2, [r3, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 800bbc0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bbc4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800bbc8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800bbcc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800bbd0:	6852      	ldr	r2, [r2, #4]
 800bbd2:	f042 0202 	orr.w	r2, r2, #2
 800bbd6:	605a      	str	r2, [r3, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 800bbd8:	bf00      	nop
 800bbda:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bbde:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800bbe2:	685b      	ldr	r3, [r3, #4]
 800bbe4:	f003 030c 	and.w	r3, r3, #12
 800bbe8:	2b08      	cmp	r3, #8
 800bbea:	d1f6      	bne.n	800bbda <SetSysClock+0x152>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }
}
 800bbec:	f107 070c 	add.w	r7, r7, #12
 800bbf0:	46bd      	mov	sp, r7
 800bbf2:	bc80      	pop	{r7}
 800bbf4:	4770      	bx	lr
 800bbf6:	bf00      	nop

0800bbf8 <__aeabi_drsub>:
 800bbf8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800bbfc:	e002      	b.n	800bc04 <__adddf3>
 800bbfe:	bf00      	nop

0800bc00 <__aeabi_dsub>:
 800bc00:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800bc04 <__adddf3>:
 800bc04:	b530      	push	{r4, r5, lr}
 800bc06:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800bc0a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800bc0e:	ea94 0f05 	teq	r4, r5
 800bc12:	bf08      	it	eq
 800bc14:	ea90 0f02 	teqeq	r0, r2
 800bc18:	bf1f      	itttt	ne
 800bc1a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800bc1e:	ea55 0c02 	orrsne.w	ip, r5, r2
 800bc22:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800bc26:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800bc2a:	f000 80e2 	beq.w	800bdf2 <__adddf3+0x1ee>
 800bc2e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800bc32:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800bc36:	bfb8      	it	lt
 800bc38:	426d      	neglt	r5, r5
 800bc3a:	dd0c      	ble.n	800bc56 <__adddf3+0x52>
 800bc3c:	442c      	add	r4, r5
 800bc3e:	ea80 0202 	eor.w	r2, r0, r2
 800bc42:	ea81 0303 	eor.w	r3, r1, r3
 800bc46:	ea82 0000 	eor.w	r0, r2, r0
 800bc4a:	ea83 0101 	eor.w	r1, r3, r1
 800bc4e:	ea80 0202 	eor.w	r2, r0, r2
 800bc52:	ea81 0303 	eor.w	r3, r1, r3
 800bc56:	2d36      	cmp	r5, #54	; 0x36
 800bc58:	bf88      	it	hi
 800bc5a:	bd30      	pophi	{r4, r5, pc}
 800bc5c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800bc60:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800bc64:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800bc68:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800bc6c:	d002      	beq.n	800bc74 <__adddf3+0x70>
 800bc6e:	4240      	negs	r0, r0
 800bc70:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800bc74:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800bc78:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800bc7c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800bc80:	d002      	beq.n	800bc88 <__adddf3+0x84>
 800bc82:	4252      	negs	r2, r2
 800bc84:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800bc88:	ea94 0f05 	teq	r4, r5
 800bc8c:	f000 80a7 	beq.w	800bdde <__adddf3+0x1da>
 800bc90:	f1a4 0401 	sub.w	r4, r4, #1
 800bc94:	f1d5 0e20 	rsbs	lr, r5, #32
 800bc98:	db0d      	blt.n	800bcb6 <__adddf3+0xb2>
 800bc9a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800bc9e:	fa22 f205 	lsr.w	r2, r2, r5
 800bca2:	1880      	adds	r0, r0, r2
 800bca4:	f141 0100 	adc.w	r1, r1, #0
 800bca8:	fa03 f20e 	lsl.w	r2, r3, lr
 800bcac:	1880      	adds	r0, r0, r2
 800bcae:	fa43 f305 	asr.w	r3, r3, r5
 800bcb2:	4159      	adcs	r1, r3
 800bcb4:	e00e      	b.n	800bcd4 <__adddf3+0xd0>
 800bcb6:	f1a5 0520 	sub.w	r5, r5, #32
 800bcba:	f10e 0e20 	add.w	lr, lr, #32
 800bcbe:	2a01      	cmp	r2, #1
 800bcc0:	fa03 fc0e 	lsl.w	ip, r3, lr
 800bcc4:	bf28      	it	cs
 800bcc6:	f04c 0c02 	orrcs.w	ip, ip, #2
 800bcca:	fa43 f305 	asr.w	r3, r3, r5
 800bcce:	18c0      	adds	r0, r0, r3
 800bcd0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800bcd4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800bcd8:	d507      	bpl.n	800bcea <__adddf3+0xe6>
 800bcda:	f04f 0e00 	mov.w	lr, #0
 800bcde:	f1dc 0c00 	rsbs	ip, ip, #0
 800bce2:	eb7e 0000 	sbcs.w	r0, lr, r0
 800bce6:	eb6e 0101 	sbc.w	r1, lr, r1
 800bcea:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800bcee:	d31b      	bcc.n	800bd28 <__adddf3+0x124>
 800bcf0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800bcf4:	d30c      	bcc.n	800bd10 <__adddf3+0x10c>
 800bcf6:	0849      	lsrs	r1, r1, #1
 800bcf8:	ea5f 0030 	movs.w	r0, r0, rrx
 800bcfc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800bd00:	f104 0401 	add.w	r4, r4, #1
 800bd04:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800bd08:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800bd0c:	f080 809a 	bcs.w	800be44 <__adddf3+0x240>
 800bd10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800bd14:	bf08      	it	eq
 800bd16:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800bd1a:	f150 0000 	adcs.w	r0, r0, #0
 800bd1e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800bd22:	ea41 0105 	orr.w	r1, r1, r5
 800bd26:	bd30      	pop	{r4, r5, pc}
 800bd28:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800bd2c:	4140      	adcs	r0, r0
 800bd2e:	eb41 0101 	adc.w	r1, r1, r1
 800bd32:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800bd36:	f1a4 0401 	sub.w	r4, r4, #1
 800bd3a:	d1e9      	bne.n	800bd10 <__adddf3+0x10c>
 800bd3c:	f091 0f00 	teq	r1, #0
 800bd40:	bf04      	itt	eq
 800bd42:	4601      	moveq	r1, r0
 800bd44:	2000      	moveq	r0, #0
 800bd46:	fab1 f381 	clz	r3, r1
 800bd4a:	bf08      	it	eq
 800bd4c:	3320      	addeq	r3, #32
 800bd4e:	f1a3 030b 	sub.w	r3, r3, #11
 800bd52:	f1b3 0220 	subs.w	r2, r3, #32
 800bd56:	da0c      	bge.n	800bd72 <__adddf3+0x16e>
 800bd58:	320c      	adds	r2, #12
 800bd5a:	dd08      	ble.n	800bd6e <__adddf3+0x16a>
 800bd5c:	f102 0c14 	add.w	ip, r2, #20
 800bd60:	f1c2 020c 	rsb	r2, r2, #12
 800bd64:	fa01 f00c 	lsl.w	r0, r1, ip
 800bd68:	fa21 f102 	lsr.w	r1, r1, r2
 800bd6c:	e00c      	b.n	800bd88 <__adddf3+0x184>
 800bd6e:	f102 0214 	add.w	r2, r2, #20
 800bd72:	bfd8      	it	le
 800bd74:	f1c2 0c20 	rsble	ip, r2, #32
 800bd78:	fa01 f102 	lsl.w	r1, r1, r2
 800bd7c:	fa20 fc0c 	lsr.w	ip, r0, ip
 800bd80:	bfdc      	itt	le
 800bd82:	ea41 010c 	orrle.w	r1, r1, ip
 800bd86:	4090      	lslle	r0, r2
 800bd88:	1ae4      	subs	r4, r4, r3
 800bd8a:	bfa2      	ittt	ge
 800bd8c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800bd90:	4329      	orrge	r1, r5
 800bd92:	bd30      	popge	{r4, r5, pc}
 800bd94:	ea6f 0404 	mvn.w	r4, r4
 800bd98:	3c1f      	subs	r4, #31
 800bd9a:	da1c      	bge.n	800bdd6 <__adddf3+0x1d2>
 800bd9c:	340c      	adds	r4, #12
 800bd9e:	dc0e      	bgt.n	800bdbe <__adddf3+0x1ba>
 800bda0:	f104 0414 	add.w	r4, r4, #20
 800bda4:	f1c4 0220 	rsb	r2, r4, #32
 800bda8:	fa20 f004 	lsr.w	r0, r0, r4
 800bdac:	fa01 f302 	lsl.w	r3, r1, r2
 800bdb0:	ea40 0003 	orr.w	r0, r0, r3
 800bdb4:	fa21 f304 	lsr.w	r3, r1, r4
 800bdb8:	ea45 0103 	orr.w	r1, r5, r3
 800bdbc:	bd30      	pop	{r4, r5, pc}
 800bdbe:	f1c4 040c 	rsb	r4, r4, #12
 800bdc2:	f1c4 0220 	rsb	r2, r4, #32
 800bdc6:	fa20 f002 	lsr.w	r0, r0, r2
 800bdca:	fa01 f304 	lsl.w	r3, r1, r4
 800bdce:	ea40 0003 	orr.w	r0, r0, r3
 800bdd2:	4629      	mov	r1, r5
 800bdd4:	bd30      	pop	{r4, r5, pc}
 800bdd6:	fa21 f004 	lsr.w	r0, r1, r4
 800bdda:	4629      	mov	r1, r5
 800bddc:	bd30      	pop	{r4, r5, pc}
 800bdde:	f094 0f00 	teq	r4, #0
 800bde2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800bde6:	bf06      	itte	eq
 800bde8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800bdec:	3401      	addeq	r4, #1
 800bdee:	3d01      	subne	r5, #1
 800bdf0:	e74e      	b.n	800bc90 <__adddf3+0x8c>
 800bdf2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800bdf6:	bf18      	it	ne
 800bdf8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800bdfc:	d029      	beq.n	800be52 <__adddf3+0x24e>
 800bdfe:	ea94 0f05 	teq	r4, r5
 800be02:	bf08      	it	eq
 800be04:	ea90 0f02 	teqeq	r0, r2
 800be08:	d005      	beq.n	800be16 <__adddf3+0x212>
 800be0a:	ea54 0c00 	orrs.w	ip, r4, r0
 800be0e:	bf04      	itt	eq
 800be10:	4619      	moveq	r1, r3
 800be12:	4610      	moveq	r0, r2
 800be14:	bd30      	pop	{r4, r5, pc}
 800be16:	ea91 0f03 	teq	r1, r3
 800be1a:	bf1e      	ittt	ne
 800be1c:	2100      	movne	r1, #0
 800be1e:	2000      	movne	r0, #0
 800be20:	bd30      	popne	{r4, r5, pc}
 800be22:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800be26:	d105      	bne.n	800be34 <__adddf3+0x230>
 800be28:	0040      	lsls	r0, r0, #1
 800be2a:	4149      	adcs	r1, r1
 800be2c:	bf28      	it	cs
 800be2e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800be32:	bd30      	pop	{r4, r5, pc}
 800be34:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800be38:	bf3c      	itt	cc
 800be3a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800be3e:	bd30      	popcc	{r4, r5, pc}
 800be40:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800be44:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800be48:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800be4c:	f04f 0000 	mov.w	r0, #0
 800be50:	bd30      	pop	{r4, r5, pc}
 800be52:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800be56:	bf1a      	itte	ne
 800be58:	4619      	movne	r1, r3
 800be5a:	4610      	movne	r0, r2
 800be5c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800be60:	bf1c      	itt	ne
 800be62:	460b      	movne	r3, r1
 800be64:	4602      	movne	r2, r0
 800be66:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800be6a:	bf06      	itte	eq
 800be6c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800be70:	ea91 0f03 	teqeq	r1, r3
 800be74:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800be78:	bd30      	pop	{r4, r5, pc}
 800be7a:	bf00      	nop

0800be7c <__aeabi_ui2d>:
 800be7c:	f090 0f00 	teq	r0, #0
 800be80:	bf04      	itt	eq
 800be82:	2100      	moveq	r1, #0
 800be84:	4770      	bxeq	lr
 800be86:	b530      	push	{r4, r5, lr}
 800be88:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800be8c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800be90:	f04f 0500 	mov.w	r5, #0
 800be94:	f04f 0100 	mov.w	r1, #0
 800be98:	e750      	b.n	800bd3c <__adddf3+0x138>
 800be9a:	bf00      	nop

0800be9c <__aeabi_i2d>:
 800be9c:	f090 0f00 	teq	r0, #0
 800bea0:	bf04      	itt	eq
 800bea2:	2100      	moveq	r1, #0
 800bea4:	4770      	bxeq	lr
 800bea6:	b530      	push	{r4, r5, lr}
 800bea8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800beac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800beb0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800beb4:	bf48      	it	mi
 800beb6:	4240      	negmi	r0, r0
 800beb8:	f04f 0100 	mov.w	r1, #0
 800bebc:	e73e      	b.n	800bd3c <__adddf3+0x138>
 800bebe:	bf00      	nop

0800bec0 <__aeabi_f2d>:
 800bec0:	0042      	lsls	r2, r0, #1
 800bec2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800bec6:	ea4f 0131 	mov.w	r1, r1, rrx
 800beca:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800bece:	bf1f      	itttt	ne
 800bed0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800bed4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800bed8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800bedc:	4770      	bxne	lr
 800bede:	f092 0f00 	teq	r2, #0
 800bee2:	bf14      	ite	ne
 800bee4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800bee8:	4770      	bxeq	lr
 800beea:	b530      	push	{r4, r5, lr}
 800beec:	f44f 7460 	mov.w	r4, #896	; 0x380
 800bef0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800bef4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800bef8:	e720      	b.n	800bd3c <__adddf3+0x138>
 800befa:	bf00      	nop

0800befc <__aeabi_ul2d>:
 800befc:	ea50 0201 	orrs.w	r2, r0, r1
 800bf00:	bf08      	it	eq
 800bf02:	4770      	bxeq	lr
 800bf04:	b530      	push	{r4, r5, lr}
 800bf06:	f04f 0500 	mov.w	r5, #0
 800bf0a:	e00a      	b.n	800bf22 <__aeabi_l2d+0x16>

0800bf0c <__aeabi_l2d>:
 800bf0c:	ea50 0201 	orrs.w	r2, r0, r1
 800bf10:	bf08      	it	eq
 800bf12:	4770      	bxeq	lr
 800bf14:	b530      	push	{r4, r5, lr}
 800bf16:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800bf1a:	d502      	bpl.n	800bf22 <__aeabi_l2d+0x16>
 800bf1c:	4240      	negs	r0, r0
 800bf1e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800bf22:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800bf26:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800bf2a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800bf2e:	f43f aedc 	beq.w	800bcea <__adddf3+0xe6>
 800bf32:	f04f 0203 	mov.w	r2, #3
 800bf36:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800bf3a:	bf18      	it	ne
 800bf3c:	3203      	addne	r2, #3
 800bf3e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800bf42:	bf18      	it	ne
 800bf44:	3203      	addne	r2, #3
 800bf46:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800bf4a:	f1c2 0320 	rsb	r3, r2, #32
 800bf4e:	fa00 fc03 	lsl.w	ip, r0, r3
 800bf52:	fa20 f002 	lsr.w	r0, r0, r2
 800bf56:	fa01 fe03 	lsl.w	lr, r1, r3
 800bf5a:	ea40 000e 	orr.w	r0, r0, lr
 800bf5e:	fa21 f102 	lsr.w	r1, r1, r2
 800bf62:	4414      	add	r4, r2
 800bf64:	e6c1      	b.n	800bcea <__adddf3+0xe6>
 800bf66:	bf00      	nop

0800bf68 <__aeabi_dmul>:
 800bf68:	b570      	push	{r4, r5, r6, lr}
 800bf6a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800bf6e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800bf72:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800bf76:	bf1d      	ittte	ne
 800bf78:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800bf7c:	ea94 0f0c 	teqne	r4, ip
 800bf80:	ea95 0f0c 	teqne	r5, ip
 800bf84:	f000 f8de 	bleq	800c144 <__aeabi_dmul+0x1dc>
 800bf88:	442c      	add	r4, r5
 800bf8a:	ea81 0603 	eor.w	r6, r1, r3
 800bf8e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800bf92:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800bf96:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800bf9a:	bf18      	it	ne
 800bf9c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800bfa0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800bfa4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bfa8:	d038      	beq.n	800c01c <__aeabi_dmul+0xb4>
 800bfaa:	fba0 ce02 	umull	ip, lr, r0, r2
 800bfae:	f04f 0500 	mov.w	r5, #0
 800bfb2:	fbe1 e502 	umlal	lr, r5, r1, r2
 800bfb6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800bfba:	fbe0 e503 	umlal	lr, r5, r0, r3
 800bfbe:	f04f 0600 	mov.w	r6, #0
 800bfc2:	fbe1 5603 	umlal	r5, r6, r1, r3
 800bfc6:	f09c 0f00 	teq	ip, #0
 800bfca:	bf18      	it	ne
 800bfcc:	f04e 0e01 	orrne.w	lr, lr, #1
 800bfd0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800bfd4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800bfd8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800bfdc:	d204      	bcs.n	800bfe8 <__aeabi_dmul+0x80>
 800bfde:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800bfe2:	416d      	adcs	r5, r5
 800bfe4:	eb46 0606 	adc.w	r6, r6, r6
 800bfe8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800bfec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800bff0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800bff4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800bff8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800bffc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800c000:	bf88      	it	hi
 800c002:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800c006:	d81e      	bhi.n	800c046 <__aeabi_dmul+0xde>
 800c008:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800c00c:	bf08      	it	eq
 800c00e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800c012:	f150 0000 	adcs.w	r0, r0, #0
 800c016:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800c01a:	bd70      	pop	{r4, r5, r6, pc}
 800c01c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800c020:	ea46 0101 	orr.w	r1, r6, r1
 800c024:	ea40 0002 	orr.w	r0, r0, r2
 800c028:	ea81 0103 	eor.w	r1, r1, r3
 800c02c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800c030:	bfc2      	ittt	gt
 800c032:	ebd4 050c 	rsbsgt	r5, r4, ip
 800c036:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800c03a:	bd70      	popgt	{r4, r5, r6, pc}
 800c03c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c040:	f04f 0e00 	mov.w	lr, #0
 800c044:	3c01      	subs	r4, #1
 800c046:	f300 80ab 	bgt.w	800c1a0 <__aeabi_dmul+0x238>
 800c04a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800c04e:	bfde      	ittt	le
 800c050:	2000      	movle	r0, #0
 800c052:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800c056:	bd70      	pople	{r4, r5, r6, pc}
 800c058:	f1c4 0400 	rsb	r4, r4, #0
 800c05c:	3c20      	subs	r4, #32
 800c05e:	da35      	bge.n	800c0cc <__aeabi_dmul+0x164>
 800c060:	340c      	adds	r4, #12
 800c062:	dc1b      	bgt.n	800c09c <__aeabi_dmul+0x134>
 800c064:	f104 0414 	add.w	r4, r4, #20
 800c068:	f1c4 0520 	rsb	r5, r4, #32
 800c06c:	fa00 f305 	lsl.w	r3, r0, r5
 800c070:	fa20 f004 	lsr.w	r0, r0, r4
 800c074:	fa01 f205 	lsl.w	r2, r1, r5
 800c078:	ea40 0002 	orr.w	r0, r0, r2
 800c07c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800c080:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800c084:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800c088:	fa21 f604 	lsr.w	r6, r1, r4
 800c08c:	eb42 0106 	adc.w	r1, r2, r6
 800c090:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800c094:	bf08      	it	eq
 800c096:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800c09a:	bd70      	pop	{r4, r5, r6, pc}
 800c09c:	f1c4 040c 	rsb	r4, r4, #12
 800c0a0:	f1c4 0520 	rsb	r5, r4, #32
 800c0a4:	fa00 f304 	lsl.w	r3, r0, r4
 800c0a8:	fa20 f005 	lsr.w	r0, r0, r5
 800c0ac:	fa01 f204 	lsl.w	r2, r1, r4
 800c0b0:	ea40 0002 	orr.w	r0, r0, r2
 800c0b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800c0b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800c0bc:	f141 0100 	adc.w	r1, r1, #0
 800c0c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800c0c4:	bf08      	it	eq
 800c0c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800c0ca:	bd70      	pop	{r4, r5, r6, pc}
 800c0cc:	f1c4 0520 	rsb	r5, r4, #32
 800c0d0:	fa00 f205 	lsl.w	r2, r0, r5
 800c0d4:	ea4e 0e02 	orr.w	lr, lr, r2
 800c0d8:	fa20 f304 	lsr.w	r3, r0, r4
 800c0dc:	fa01 f205 	lsl.w	r2, r1, r5
 800c0e0:	ea43 0302 	orr.w	r3, r3, r2
 800c0e4:	fa21 f004 	lsr.w	r0, r1, r4
 800c0e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800c0ec:	fa21 f204 	lsr.w	r2, r1, r4
 800c0f0:	ea20 0002 	bic.w	r0, r0, r2
 800c0f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800c0f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800c0fc:	bf08      	it	eq
 800c0fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800c102:	bd70      	pop	{r4, r5, r6, pc}
 800c104:	f094 0f00 	teq	r4, #0
 800c108:	d10f      	bne.n	800c12a <__aeabi_dmul+0x1c2>
 800c10a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800c10e:	0040      	lsls	r0, r0, #1
 800c110:	eb41 0101 	adc.w	r1, r1, r1
 800c114:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800c118:	bf08      	it	eq
 800c11a:	3c01      	subeq	r4, #1
 800c11c:	d0f7      	beq.n	800c10e <__aeabi_dmul+0x1a6>
 800c11e:	ea41 0106 	orr.w	r1, r1, r6
 800c122:	f095 0f00 	teq	r5, #0
 800c126:	bf18      	it	ne
 800c128:	4770      	bxne	lr
 800c12a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800c12e:	0052      	lsls	r2, r2, #1
 800c130:	eb43 0303 	adc.w	r3, r3, r3
 800c134:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800c138:	bf08      	it	eq
 800c13a:	3d01      	subeq	r5, #1
 800c13c:	d0f7      	beq.n	800c12e <__aeabi_dmul+0x1c6>
 800c13e:	ea43 0306 	orr.w	r3, r3, r6
 800c142:	4770      	bx	lr
 800c144:	ea94 0f0c 	teq	r4, ip
 800c148:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800c14c:	bf18      	it	ne
 800c14e:	ea95 0f0c 	teqne	r5, ip
 800c152:	d00c      	beq.n	800c16e <__aeabi_dmul+0x206>
 800c154:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800c158:	bf18      	it	ne
 800c15a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800c15e:	d1d1      	bne.n	800c104 <__aeabi_dmul+0x19c>
 800c160:	ea81 0103 	eor.w	r1, r1, r3
 800c164:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800c168:	f04f 0000 	mov.w	r0, #0
 800c16c:	bd70      	pop	{r4, r5, r6, pc}
 800c16e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800c172:	bf06      	itte	eq
 800c174:	4610      	moveq	r0, r2
 800c176:	4619      	moveq	r1, r3
 800c178:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800c17c:	d019      	beq.n	800c1b2 <__aeabi_dmul+0x24a>
 800c17e:	ea94 0f0c 	teq	r4, ip
 800c182:	d102      	bne.n	800c18a <__aeabi_dmul+0x222>
 800c184:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800c188:	d113      	bne.n	800c1b2 <__aeabi_dmul+0x24a>
 800c18a:	ea95 0f0c 	teq	r5, ip
 800c18e:	d105      	bne.n	800c19c <__aeabi_dmul+0x234>
 800c190:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800c194:	bf1c      	itt	ne
 800c196:	4610      	movne	r0, r2
 800c198:	4619      	movne	r1, r3
 800c19a:	d10a      	bne.n	800c1b2 <__aeabi_dmul+0x24a>
 800c19c:	ea81 0103 	eor.w	r1, r1, r3
 800c1a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800c1a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800c1a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c1ac:	f04f 0000 	mov.w	r0, #0
 800c1b0:	bd70      	pop	{r4, r5, r6, pc}
 800c1b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800c1b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800c1ba:	bd70      	pop	{r4, r5, r6, pc}

0800c1bc <__aeabi_ddiv>:
 800c1bc:	b570      	push	{r4, r5, r6, lr}
 800c1be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800c1c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800c1c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800c1ca:	bf1d      	ittte	ne
 800c1cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800c1d0:	ea94 0f0c 	teqne	r4, ip
 800c1d4:	ea95 0f0c 	teqne	r5, ip
 800c1d8:	f000 f8a7 	bleq	800c32a <__aeabi_ddiv+0x16e>
 800c1dc:	eba4 0405 	sub.w	r4, r4, r5
 800c1e0:	ea81 0e03 	eor.w	lr, r1, r3
 800c1e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800c1e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800c1ec:	f000 8088 	beq.w	800c300 <__aeabi_ddiv+0x144>
 800c1f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800c1f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800c1f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800c1fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800c200:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800c204:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800c208:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800c20c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800c210:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800c214:	429d      	cmp	r5, r3
 800c216:	bf08      	it	eq
 800c218:	4296      	cmpeq	r6, r2
 800c21a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800c21e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800c222:	d202      	bcs.n	800c22a <__aeabi_ddiv+0x6e>
 800c224:	085b      	lsrs	r3, r3, #1
 800c226:	ea4f 0232 	mov.w	r2, r2, rrx
 800c22a:	1ab6      	subs	r6, r6, r2
 800c22c:	eb65 0503 	sbc.w	r5, r5, r3
 800c230:	085b      	lsrs	r3, r3, #1
 800c232:	ea4f 0232 	mov.w	r2, r2, rrx
 800c236:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800c23a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800c23e:	ebb6 0e02 	subs.w	lr, r6, r2
 800c242:	eb75 0e03 	sbcs.w	lr, r5, r3
 800c246:	bf22      	ittt	cs
 800c248:	1ab6      	subcs	r6, r6, r2
 800c24a:	4675      	movcs	r5, lr
 800c24c:	ea40 000c 	orrcs.w	r0, r0, ip
 800c250:	085b      	lsrs	r3, r3, #1
 800c252:	ea4f 0232 	mov.w	r2, r2, rrx
 800c256:	ebb6 0e02 	subs.w	lr, r6, r2
 800c25a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800c25e:	bf22      	ittt	cs
 800c260:	1ab6      	subcs	r6, r6, r2
 800c262:	4675      	movcs	r5, lr
 800c264:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800c268:	085b      	lsrs	r3, r3, #1
 800c26a:	ea4f 0232 	mov.w	r2, r2, rrx
 800c26e:	ebb6 0e02 	subs.w	lr, r6, r2
 800c272:	eb75 0e03 	sbcs.w	lr, r5, r3
 800c276:	bf22      	ittt	cs
 800c278:	1ab6      	subcs	r6, r6, r2
 800c27a:	4675      	movcs	r5, lr
 800c27c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800c280:	085b      	lsrs	r3, r3, #1
 800c282:	ea4f 0232 	mov.w	r2, r2, rrx
 800c286:	ebb6 0e02 	subs.w	lr, r6, r2
 800c28a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800c28e:	bf22      	ittt	cs
 800c290:	1ab6      	subcs	r6, r6, r2
 800c292:	4675      	movcs	r5, lr
 800c294:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800c298:	ea55 0e06 	orrs.w	lr, r5, r6
 800c29c:	d018      	beq.n	800c2d0 <__aeabi_ddiv+0x114>
 800c29e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800c2a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800c2a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800c2aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800c2ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800c2b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800c2b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800c2ba:	d1c0      	bne.n	800c23e <__aeabi_ddiv+0x82>
 800c2bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800c2c0:	d10b      	bne.n	800c2da <__aeabi_ddiv+0x11e>
 800c2c2:	ea41 0100 	orr.w	r1, r1, r0
 800c2c6:	f04f 0000 	mov.w	r0, #0
 800c2ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800c2ce:	e7b6      	b.n	800c23e <__aeabi_ddiv+0x82>
 800c2d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800c2d4:	bf04      	itt	eq
 800c2d6:	4301      	orreq	r1, r0
 800c2d8:	2000      	moveq	r0, #0
 800c2da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800c2de:	bf88      	it	hi
 800c2e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800c2e4:	f63f aeaf 	bhi.w	800c046 <__aeabi_dmul+0xde>
 800c2e8:	ebb5 0c03 	subs.w	ip, r5, r3
 800c2ec:	bf04      	itt	eq
 800c2ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 800c2f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800c2f6:	f150 0000 	adcs.w	r0, r0, #0
 800c2fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800c2fe:	bd70      	pop	{r4, r5, r6, pc}
 800c300:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800c304:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800c308:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800c30c:	bfc2      	ittt	gt
 800c30e:	ebd4 050c 	rsbsgt	r5, r4, ip
 800c312:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800c316:	bd70      	popgt	{r4, r5, r6, pc}
 800c318:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c31c:	f04f 0e00 	mov.w	lr, #0
 800c320:	3c01      	subs	r4, #1
 800c322:	e690      	b.n	800c046 <__aeabi_dmul+0xde>
 800c324:	ea45 0e06 	orr.w	lr, r5, r6
 800c328:	e68d      	b.n	800c046 <__aeabi_dmul+0xde>
 800c32a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800c32e:	ea94 0f0c 	teq	r4, ip
 800c332:	bf08      	it	eq
 800c334:	ea95 0f0c 	teqeq	r5, ip
 800c338:	f43f af3b 	beq.w	800c1b2 <__aeabi_dmul+0x24a>
 800c33c:	ea94 0f0c 	teq	r4, ip
 800c340:	d10a      	bne.n	800c358 <__aeabi_ddiv+0x19c>
 800c342:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800c346:	f47f af34 	bne.w	800c1b2 <__aeabi_dmul+0x24a>
 800c34a:	ea95 0f0c 	teq	r5, ip
 800c34e:	f47f af25 	bne.w	800c19c <__aeabi_dmul+0x234>
 800c352:	4610      	mov	r0, r2
 800c354:	4619      	mov	r1, r3
 800c356:	e72c      	b.n	800c1b2 <__aeabi_dmul+0x24a>
 800c358:	ea95 0f0c 	teq	r5, ip
 800c35c:	d106      	bne.n	800c36c <__aeabi_ddiv+0x1b0>
 800c35e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800c362:	f43f aefd 	beq.w	800c160 <__aeabi_dmul+0x1f8>
 800c366:	4610      	mov	r0, r2
 800c368:	4619      	mov	r1, r3
 800c36a:	e722      	b.n	800c1b2 <__aeabi_dmul+0x24a>
 800c36c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800c370:	bf18      	it	ne
 800c372:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800c376:	f47f aec5 	bne.w	800c104 <__aeabi_dmul+0x19c>
 800c37a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800c37e:	f47f af0d 	bne.w	800c19c <__aeabi_dmul+0x234>
 800c382:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800c386:	f47f aeeb 	bne.w	800c160 <__aeabi_dmul+0x1f8>
 800c38a:	e712      	b.n	800c1b2 <__aeabi_dmul+0x24a>

0800c38c <__gedf2>:
 800c38c:	f04f 3cff 	mov.w	ip, #4294967295
 800c390:	e006      	b.n	800c3a0 <__cmpdf2+0x4>
 800c392:	bf00      	nop

0800c394 <__ledf2>:
 800c394:	f04f 0c01 	mov.w	ip, #1
 800c398:	e002      	b.n	800c3a0 <__cmpdf2+0x4>
 800c39a:	bf00      	nop

0800c39c <__cmpdf2>:
 800c39c:	f04f 0c01 	mov.w	ip, #1
 800c3a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 800c3a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800c3a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800c3ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800c3b0:	bf18      	it	ne
 800c3b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800c3b6:	d01b      	beq.n	800c3f0 <__cmpdf2+0x54>
 800c3b8:	b001      	add	sp, #4
 800c3ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800c3be:	bf0c      	ite	eq
 800c3c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800c3c4:	ea91 0f03 	teqne	r1, r3
 800c3c8:	bf02      	ittt	eq
 800c3ca:	ea90 0f02 	teqeq	r0, r2
 800c3ce:	2000      	moveq	r0, #0
 800c3d0:	4770      	bxeq	lr
 800c3d2:	f110 0f00 	cmn.w	r0, #0
 800c3d6:	ea91 0f03 	teq	r1, r3
 800c3da:	bf58      	it	pl
 800c3dc:	4299      	cmppl	r1, r3
 800c3de:	bf08      	it	eq
 800c3e0:	4290      	cmpeq	r0, r2
 800c3e2:	bf2c      	ite	cs
 800c3e4:	17d8      	asrcs	r0, r3, #31
 800c3e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800c3ea:	f040 0001 	orr.w	r0, r0, #1
 800c3ee:	4770      	bx	lr
 800c3f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800c3f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800c3f8:	d102      	bne.n	800c400 <__cmpdf2+0x64>
 800c3fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800c3fe:	d107      	bne.n	800c410 <__cmpdf2+0x74>
 800c400:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800c404:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800c408:	d1d6      	bne.n	800c3b8 <__cmpdf2+0x1c>
 800c40a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800c40e:	d0d3      	beq.n	800c3b8 <__cmpdf2+0x1c>
 800c410:	f85d 0b04 	ldr.w	r0, [sp], #4
 800c414:	4770      	bx	lr
 800c416:	bf00      	nop

0800c418 <__aeabi_cdrcmple>:
 800c418:	4684      	mov	ip, r0
 800c41a:	4610      	mov	r0, r2
 800c41c:	4662      	mov	r2, ip
 800c41e:	468c      	mov	ip, r1
 800c420:	4619      	mov	r1, r3
 800c422:	4663      	mov	r3, ip
 800c424:	e000      	b.n	800c428 <__aeabi_cdcmpeq>
 800c426:	bf00      	nop

0800c428 <__aeabi_cdcmpeq>:
 800c428:	b501      	push	{r0, lr}
 800c42a:	f7ff ffb7 	bl	800c39c <__cmpdf2>
 800c42e:	2800      	cmp	r0, #0
 800c430:	bf48      	it	mi
 800c432:	f110 0f00 	cmnmi.w	r0, #0
 800c436:	bd01      	pop	{r0, pc}

0800c438 <__aeabi_dcmpeq>:
 800c438:	f84d ed08 	str.w	lr, [sp, #-8]!
 800c43c:	f7ff fff4 	bl	800c428 <__aeabi_cdcmpeq>
 800c440:	bf0c      	ite	eq
 800c442:	2001      	moveq	r0, #1
 800c444:	2000      	movne	r0, #0
 800c446:	f85d fb08 	ldr.w	pc, [sp], #8
 800c44a:	bf00      	nop

0800c44c <__aeabi_dcmplt>:
 800c44c:	f84d ed08 	str.w	lr, [sp, #-8]!
 800c450:	f7ff ffea 	bl	800c428 <__aeabi_cdcmpeq>
 800c454:	bf34      	ite	cc
 800c456:	2001      	movcc	r0, #1
 800c458:	2000      	movcs	r0, #0
 800c45a:	f85d fb08 	ldr.w	pc, [sp], #8
 800c45e:	bf00      	nop

0800c460 <__aeabi_dcmple>:
 800c460:	f84d ed08 	str.w	lr, [sp, #-8]!
 800c464:	f7ff ffe0 	bl	800c428 <__aeabi_cdcmpeq>
 800c468:	bf94      	ite	ls
 800c46a:	2001      	movls	r0, #1
 800c46c:	2000      	movhi	r0, #0
 800c46e:	f85d fb08 	ldr.w	pc, [sp], #8
 800c472:	bf00      	nop

0800c474 <__aeabi_dcmpge>:
 800c474:	f84d ed08 	str.w	lr, [sp, #-8]!
 800c478:	f7ff ffce 	bl	800c418 <__aeabi_cdrcmple>
 800c47c:	bf94      	ite	ls
 800c47e:	2001      	movls	r0, #1
 800c480:	2000      	movhi	r0, #0
 800c482:	f85d fb08 	ldr.w	pc, [sp], #8
 800c486:	bf00      	nop

0800c488 <__aeabi_dcmpgt>:
 800c488:	f84d ed08 	str.w	lr, [sp, #-8]!
 800c48c:	f7ff ffc4 	bl	800c418 <__aeabi_cdrcmple>
 800c490:	bf34      	ite	cc
 800c492:	2001      	movcc	r0, #1
 800c494:	2000      	movcs	r0, #0
 800c496:	f85d fb08 	ldr.w	pc, [sp], #8
 800c49a:	bf00      	nop

0800c49c <__aeabi_d2iz>:
 800c49c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800c4a0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800c4a4:	d215      	bcs.n	800c4d2 <__aeabi_d2iz+0x36>
 800c4a6:	d511      	bpl.n	800c4cc <__aeabi_d2iz+0x30>
 800c4a8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800c4ac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800c4b0:	d912      	bls.n	800c4d8 <__aeabi_d2iz+0x3c>
 800c4b2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800c4b6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c4ba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800c4be:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800c4c2:	fa23 f002 	lsr.w	r0, r3, r2
 800c4c6:	bf18      	it	ne
 800c4c8:	4240      	negne	r0, r0
 800c4ca:	4770      	bx	lr
 800c4cc:	f04f 0000 	mov.w	r0, #0
 800c4d0:	4770      	bx	lr
 800c4d2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800c4d6:	d105      	bne.n	800c4e4 <__aeabi_d2iz+0x48>
 800c4d8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800c4dc:	bf08      	it	eq
 800c4de:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800c4e2:	4770      	bx	lr
 800c4e4:	f04f 0000 	mov.w	r0, #0
 800c4e8:	4770      	bx	lr
 800c4ea:	bf00      	nop

0800c4ec <__aeabi_d2f>:
 800c4ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800c4f0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800c4f4:	bf24      	itt	cs
 800c4f6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800c4fa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800c4fe:	d90d      	bls.n	800c51c <__aeabi_d2f+0x30>
 800c500:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800c504:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 800c508:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800c50c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800c510:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800c514:	bf08      	it	eq
 800c516:	f020 0001 	biceq.w	r0, r0, #1
 800c51a:	4770      	bx	lr
 800c51c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 800c520:	d121      	bne.n	800c566 <__aeabi_d2f+0x7a>
 800c522:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800c526:	bfbc      	itt	lt
 800c528:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800c52c:	4770      	bxlt	lr
 800c52e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c532:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800c536:	f1c2 0218 	rsb	r2, r2, #24
 800c53a:	f1c2 0c20 	rsb	ip, r2, #32
 800c53e:	fa10 f30c 	lsls.w	r3, r0, ip
 800c542:	fa20 f002 	lsr.w	r0, r0, r2
 800c546:	bf18      	it	ne
 800c548:	f040 0001 	orrne.w	r0, r0, #1
 800c54c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800c550:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800c554:	fa03 fc0c 	lsl.w	ip, r3, ip
 800c558:	ea40 000c 	orr.w	r0, r0, ip
 800c55c:	fa23 f302 	lsr.w	r3, r3, r2
 800c560:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c564:	e7cc      	b.n	800c500 <__aeabi_d2f+0x14>
 800c566:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800c56a:	d107      	bne.n	800c57c <__aeabi_d2f+0x90>
 800c56c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800c570:	bf1e      	ittt	ne
 800c572:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800c576:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800c57a:	4770      	bxne	lr
 800c57c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 800c580:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800c584:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800c588:	4770      	bx	lr
 800c58a:	bf00      	nop

0800c58c <__aeabi_uldivmod>:
 800c58c:	b94b      	cbnz	r3, 800c5a2 <__aeabi_uldivmod+0x16>
 800c58e:	b942      	cbnz	r2, 800c5a2 <__aeabi_uldivmod+0x16>
 800c590:	2900      	cmp	r1, #0
 800c592:	bf08      	it	eq
 800c594:	2800      	cmpeq	r0, #0
 800c596:	d002      	beq.n	800c59e <__aeabi_uldivmod+0x12>
 800c598:	f04f 31ff 	mov.w	r1, #4294967295
 800c59c:	4608      	mov	r0, r1
 800c59e:	f000 b837 	b.w	800c610 <__aeabi_idiv0>
 800c5a2:	b082      	sub	sp, #8
 800c5a4:	46ec      	mov	ip, sp
 800c5a6:	e92d 5000 	stmdb	sp!, {ip, lr}
 800c5aa:	f000 f81b 	bl	800c5e4 <__gnu_uldivmod_helper>
 800c5ae:	f8dd e004 	ldr.w	lr, [sp, #4]
 800c5b2:	b002      	add	sp, #8
 800c5b4:	bc0c      	pop	{r2, r3}
 800c5b6:	4770      	bx	lr

0800c5b8 <__gnu_ldivmod_helper>:
 800c5b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5ba:	4616      	mov	r6, r2
 800c5bc:	4604      	mov	r4, r0
 800c5be:	460d      	mov	r5, r1
 800c5c0:	461f      	mov	r7, r3
 800c5c2:	f000 f827 	bl	800c614 <__divdi3>
 800c5c6:	fb06 f301 	mul.w	r3, r6, r1
 800c5ca:	fb00 3707 	mla	r7, r0, r7, r3
 800c5ce:	fba6 2300 	umull	r2, r3, r6, r0
 800c5d2:	18fb      	adds	r3, r7, r3
 800c5d4:	1aa2      	subs	r2, r4, r2
 800c5d6:	eb65 0303 	sbc.w	r3, r5, r3
 800c5da:	9c06      	ldr	r4, [sp, #24]
 800c5dc:	e9c4 2300 	strd	r2, r3, [r4]
 800c5e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c5e2:	bf00      	nop

0800c5e4 <__gnu_uldivmod_helper>:
 800c5e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5e6:	4616      	mov	r6, r2
 800c5e8:	4604      	mov	r4, r0
 800c5ea:	460d      	mov	r5, r1
 800c5ec:	461f      	mov	r7, r3
 800c5ee:	f000 f96f 	bl	800c8d0 <__udivdi3>
 800c5f2:	fb00 f707 	mul.w	r7, r0, r7
 800c5f6:	fba0 2306 	umull	r2, r3, r0, r6
 800c5fa:	fb06 7701 	mla	r7, r6, r1, r7
 800c5fe:	18fb      	adds	r3, r7, r3
 800c600:	1aa2      	subs	r2, r4, r2
 800c602:	eb65 0303 	sbc.w	r3, r5, r3
 800c606:	9c06      	ldr	r4, [sp, #24]
 800c608:	e9c4 2300 	strd	r2, r3, [r4]
 800c60c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c60e:	bf00      	nop

0800c610 <__aeabi_idiv0>:
 800c610:	4770      	bx	lr
 800c612:	bf00      	nop

0800c614 <__divdi3>:
 800c614:	2900      	cmp	r1, #0
 800c616:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800c61a:	461d      	mov	r5, r3
 800c61c:	f2c0 809d 	blt.w	800c75a <__divdi3+0x146>
 800c620:	2400      	movs	r4, #0
 800c622:	2d00      	cmp	r5, #0
 800c624:	f2c0 8094 	blt.w	800c750 <__divdi3+0x13c>
 800c628:	4680      	mov	r8, r0
 800c62a:	460f      	mov	r7, r1
 800c62c:	4694      	mov	ip, r2
 800c62e:	461e      	mov	r6, r3
 800c630:	bbe3      	cbnz	r3, 800c6ac <__divdi3+0x98>
 800c632:	428a      	cmp	r2, r1
 800c634:	d955      	bls.n	800c6e2 <__divdi3+0xce>
 800c636:	fab2 f782 	clz	r7, r2
 800c63a:	b147      	cbz	r7, 800c64e <__divdi3+0x3a>
 800c63c:	f1c7 0520 	rsb	r5, r7, #32
 800c640:	fa20 f605 	lsr.w	r6, r0, r5
 800c644:	fa01 f107 	lsl.w	r1, r1, r7
 800c648:	40ba      	lsls	r2, r7
 800c64a:	4331      	orrs	r1, r6
 800c64c:	40b8      	lsls	r0, r7
 800c64e:	0c17      	lsrs	r7, r2, #16
 800c650:	fbb1 f6f7 	udiv	r6, r1, r7
 800c654:	0c03      	lsrs	r3, r0, #16
 800c656:	fa1f fc82 	uxth.w	ip, r2
 800c65a:	fb07 1116 	mls	r1, r7, r6, r1
 800c65e:	fb0c f506 	mul.w	r5, ip, r6
 800c662:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800c666:	429d      	cmp	r5, r3
 800c668:	d908      	bls.n	800c67c <__divdi3+0x68>
 800c66a:	1e71      	subs	r1, r6, #1
 800c66c:	189b      	adds	r3, r3, r2
 800c66e:	f080 8113 	bcs.w	800c898 <__divdi3+0x284>
 800c672:	429d      	cmp	r5, r3
 800c674:	f240 8110 	bls.w	800c898 <__divdi3+0x284>
 800c678:	3e02      	subs	r6, #2
 800c67a:	189b      	adds	r3, r3, r2
 800c67c:	1b59      	subs	r1, r3, r5
 800c67e:	fbb1 f5f7 	udiv	r5, r1, r7
 800c682:	fb07 1315 	mls	r3, r7, r5, r1
 800c686:	b280      	uxth	r0, r0
 800c688:	fb0c fc05 	mul.w	ip, ip, r5
 800c68c:	ea40 4103 	orr.w	r1, r0, r3, lsl #16
 800c690:	458c      	cmp	ip, r1
 800c692:	d907      	bls.n	800c6a4 <__divdi3+0x90>
 800c694:	1e6b      	subs	r3, r5, #1
 800c696:	188a      	adds	r2, r1, r2
 800c698:	f080 8100 	bcs.w	800c89c <__divdi3+0x288>
 800c69c:	4594      	cmp	ip, r2
 800c69e:	f240 80fd 	bls.w	800c89c <__divdi3+0x288>
 800c6a2:	3d02      	subs	r5, #2
 800c6a4:	ea45 4106 	orr.w	r1, r5, r6, lsl #16
 800c6a8:	2500      	movs	r5, #0
 800c6aa:	e003      	b.n	800c6b4 <__divdi3+0xa0>
 800c6ac:	428b      	cmp	r3, r1
 800c6ae:	d90c      	bls.n	800c6ca <__divdi3+0xb6>
 800c6b0:	2500      	movs	r5, #0
 800c6b2:	4629      	mov	r1, r5
 800c6b4:	460a      	mov	r2, r1
 800c6b6:	462b      	mov	r3, r5
 800c6b8:	b114      	cbz	r4, 800c6c0 <__divdi3+0xac>
 800c6ba:	4252      	negs	r2, r2
 800c6bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800c6c0:	4610      	mov	r0, r2
 800c6c2:	4619      	mov	r1, r3
 800c6c4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800c6c8:	4770      	bx	lr
 800c6ca:	fab3 f583 	clz	r5, r3
 800c6ce:	2d00      	cmp	r5, #0
 800c6d0:	f040 8087 	bne.w	800c7e2 <__divdi3+0x1ce>
 800c6d4:	428b      	cmp	r3, r1
 800c6d6:	d301      	bcc.n	800c6dc <__divdi3+0xc8>
 800c6d8:	4282      	cmp	r2, r0
 800c6da:	d8ea      	bhi.n	800c6b2 <__divdi3+0x9e>
 800c6dc:	2500      	movs	r5, #0
 800c6de:	2101      	movs	r1, #1
 800c6e0:	e7e8      	b.n	800c6b4 <__divdi3+0xa0>
 800c6e2:	b912      	cbnz	r2, 800c6ea <__divdi3+0xd6>
 800c6e4:	2601      	movs	r6, #1
 800c6e6:	fbb6 f2f2 	udiv	r2, r6, r2
 800c6ea:	fab2 f682 	clz	r6, r2
 800c6ee:	2e00      	cmp	r6, #0
 800c6f0:	d139      	bne.n	800c766 <__divdi3+0x152>
 800c6f2:	1a8e      	subs	r6, r1, r2
 800c6f4:	0c13      	lsrs	r3, r2, #16
 800c6f6:	fa1f fc82 	uxth.w	ip, r2
 800c6fa:	2501      	movs	r5, #1
 800c6fc:	fbb6 f7f3 	udiv	r7, r6, r3
 800c700:	fb03 6117 	mls	r1, r3, r7, r6
 800c704:	ea4f 4910 	mov.w	r9, r0, lsr #16
 800c708:	fb0c f807 	mul.w	r8, ip, r7
 800c70c:	ea49 4601 	orr.w	r6, r9, r1, lsl #16
 800c710:	45b0      	cmp	r8, r6
 800c712:	d906      	bls.n	800c722 <__divdi3+0x10e>
 800c714:	1e79      	subs	r1, r7, #1
 800c716:	18b6      	adds	r6, r6, r2
 800c718:	d202      	bcs.n	800c720 <__divdi3+0x10c>
 800c71a:	45b0      	cmp	r8, r6
 800c71c:	f200 80d3 	bhi.w	800c8c6 <__divdi3+0x2b2>
 800c720:	460f      	mov	r7, r1
 800c722:	ebc8 0606 	rsb	r6, r8, r6
 800c726:	fbb6 f1f3 	udiv	r1, r6, r3
 800c72a:	fb03 6311 	mls	r3, r3, r1, r6
 800c72e:	b280      	uxth	r0, r0
 800c730:	fb0c fc01 	mul.w	ip, ip, r1
 800c734:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800c738:	459c      	cmp	ip, r3
 800c73a:	d906      	bls.n	800c74a <__divdi3+0x136>
 800c73c:	1e4e      	subs	r6, r1, #1
 800c73e:	189a      	adds	r2, r3, r2
 800c740:	d202      	bcs.n	800c748 <__divdi3+0x134>
 800c742:	4594      	cmp	ip, r2
 800c744:	f200 80c2 	bhi.w	800c8cc <__divdi3+0x2b8>
 800c748:	4631      	mov	r1, r6
 800c74a:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
 800c74e:	e7b1      	b.n	800c6b4 <__divdi3+0xa0>
 800c750:	43e4      	mvns	r4, r4
 800c752:	4252      	negs	r2, r2
 800c754:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800c758:	e766      	b.n	800c628 <__divdi3+0x14>
 800c75a:	4240      	negs	r0, r0
 800c75c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800c760:	f04f 34ff 	mov.w	r4, #4294967295
 800c764:	e75d      	b.n	800c622 <__divdi3+0xe>
 800c766:	40b2      	lsls	r2, r6
 800c768:	f1c6 0920 	rsb	r9, r6, #32
 800c76c:	fa21 f709 	lsr.w	r7, r1, r9
 800c770:	fa20 f509 	lsr.w	r5, r0, r9
 800c774:	0c13      	lsrs	r3, r2, #16
 800c776:	fa01 f106 	lsl.w	r1, r1, r6
 800c77a:	fbb7 f8f3 	udiv	r8, r7, r3
 800c77e:	ea45 0901 	orr.w	r9, r5, r1
 800c782:	fa1f fc82 	uxth.w	ip, r2
 800c786:	fb03 7718 	mls	r7, r3, r8, r7
 800c78a:	ea4f 4119 	mov.w	r1, r9, lsr #16
 800c78e:	fb0c f508 	mul.w	r5, ip, r8
 800c792:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
 800c796:	40b0      	lsls	r0, r6
 800c798:	42bd      	cmp	r5, r7
 800c79a:	d90a      	bls.n	800c7b2 <__divdi3+0x19e>
 800c79c:	18bf      	adds	r7, r7, r2
 800c79e:	f108 36ff 	add.w	r6, r8, #4294967295
 800c7a2:	f080 808e 	bcs.w	800c8c2 <__divdi3+0x2ae>
 800c7a6:	42bd      	cmp	r5, r7
 800c7a8:	f240 808b 	bls.w	800c8c2 <__divdi3+0x2ae>
 800c7ac:	f1a8 0802 	sub.w	r8, r8, #2
 800c7b0:	18bf      	adds	r7, r7, r2
 800c7b2:	1b79      	subs	r1, r7, r5
 800c7b4:	fbb1 f5f3 	udiv	r5, r1, r3
 800c7b8:	fb03 1715 	mls	r7, r3, r5, r1
 800c7bc:	fa1f f989 	uxth.w	r9, r9
 800c7c0:	fb0c f605 	mul.w	r6, ip, r5
 800c7c4:	ea49 4107 	orr.w	r1, r9, r7, lsl #16
 800c7c8:	428e      	cmp	r6, r1
 800c7ca:	d906      	bls.n	800c7da <__divdi3+0x1c6>
 800c7cc:	1e6f      	subs	r7, r5, #1
 800c7ce:	1889      	adds	r1, r1, r2
 800c7d0:	d271      	bcs.n	800c8b6 <__divdi3+0x2a2>
 800c7d2:	428e      	cmp	r6, r1
 800c7d4:	d96f      	bls.n	800c8b6 <__divdi3+0x2a2>
 800c7d6:	3d02      	subs	r5, #2
 800c7d8:	1889      	adds	r1, r1, r2
 800c7da:	1b8e      	subs	r6, r1, r6
 800c7dc:	ea45 4508 	orr.w	r5, r5, r8, lsl #16
 800c7e0:	e78c      	b.n	800c6fc <__divdi3+0xe8>
 800c7e2:	f1c5 0120 	rsb	r1, r5, #32
 800c7e6:	fa22 f301 	lsr.w	r3, r2, r1
 800c7ea:	fa06 f605 	lsl.w	r6, r6, r5
 800c7ee:	431e      	orrs	r6, r3
 800c7f0:	fa27 f201 	lsr.w	r2, r7, r1
 800c7f4:	ea4f 4916 	mov.w	r9, r6, lsr #16
 800c7f8:	fa07 f705 	lsl.w	r7, r7, r5
 800c7fc:	fa20 f101 	lsr.w	r1, r0, r1
 800c800:	fbb2 f8f9 	udiv	r8, r2, r9
 800c804:	430f      	orrs	r7, r1
 800c806:	0c3b      	lsrs	r3, r7, #16
 800c808:	fa1f fa86 	uxth.w	sl, r6
 800c80c:	fb09 2218 	mls	r2, r9, r8, r2
 800c810:	fb0a fb08 	mul.w	fp, sl, r8
 800c814:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 800c818:	4593      	cmp	fp, r2
 800c81a:	fa0c fc05 	lsl.w	ip, ip, r5
 800c81e:	d908      	bls.n	800c832 <__divdi3+0x21e>
 800c820:	1992      	adds	r2, r2, r6
 800c822:	f108 31ff 	add.w	r1, r8, #4294967295
 800c826:	d24a      	bcs.n	800c8be <__divdi3+0x2aa>
 800c828:	4593      	cmp	fp, r2
 800c82a:	d948      	bls.n	800c8be <__divdi3+0x2aa>
 800c82c:	f1a8 0802 	sub.w	r8, r8, #2
 800c830:	1992      	adds	r2, r2, r6
 800c832:	ebcb 0302 	rsb	r3, fp, r2
 800c836:	fbb3 f1f9 	udiv	r1, r3, r9
 800c83a:	fb09 3211 	mls	r2, r9, r1, r3
 800c83e:	b2bf      	uxth	r7, r7
 800c840:	fb0a fa01 	mul.w	sl, sl, r1
 800c844:	ea47 4302 	orr.w	r3, r7, r2, lsl #16
 800c848:	459a      	cmp	sl, r3
 800c84a:	d906      	bls.n	800c85a <__divdi3+0x246>
 800c84c:	1e4a      	subs	r2, r1, #1
 800c84e:	199b      	adds	r3, r3, r6
 800c850:	d233      	bcs.n	800c8ba <__divdi3+0x2a6>
 800c852:	459a      	cmp	sl, r3
 800c854:	d931      	bls.n	800c8ba <__divdi3+0x2a6>
 800c856:	3902      	subs	r1, #2
 800c858:	199b      	adds	r3, r3, r6
 800c85a:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 800c85e:	0c0f      	lsrs	r7, r1, #16
 800c860:	fa1f f88c 	uxth.w	r8, ip
 800c864:	fb08 f607 	mul.w	r6, r8, r7
 800c868:	b28a      	uxth	r2, r1
 800c86a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800c86e:	fb08 f802 	mul.w	r8, r8, r2
 800c872:	fb0c 6202 	mla	r2, ip, r2, r6
 800c876:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800c87a:	fb0c fc07 	mul.w	ip, ip, r7
 800c87e:	4296      	cmp	r6, r2
 800c880:	bf88      	it	hi
 800c882:	f50c 3c80 	addhi.w	ip, ip, #65536	; 0x10000
 800c886:	ebca 0303 	rsb	r3, sl, r3
 800c88a:	eb0c 4c12 	add.w	ip, ip, r2, lsr #16
 800c88e:	4563      	cmp	r3, ip
 800c890:	d30e      	bcc.n	800c8b0 <__divdi3+0x29c>
 800c892:	d005      	beq.n	800c8a0 <__divdi3+0x28c>
 800c894:	2500      	movs	r5, #0
 800c896:	e70d      	b.n	800c6b4 <__divdi3+0xa0>
 800c898:	460e      	mov	r6, r1
 800c89a:	e6ef      	b.n	800c67c <__divdi3+0x68>
 800c89c:	461d      	mov	r5, r3
 800c89e:	e701      	b.n	800c6a4 <__divdi3+0x90>
 800c8a0:	fa1f f888 	uxth.w	r8, r8
 800c8a4:	fa00 f005 	lsl.w	r0, r0, r5
 800c8a8:	eb08 4502 	add.w	r5, r8, r2, lsl #16
 800c8ac:	42a8      	cmp	r0, r5
 800c8ae:	d2f1      	bcs.n	800c894 <__divdi3+0x280>
 800c8b0:	3901      	subs	r1, #1
 800c8b2:	2500      	movs	r5, #0
 800c8b4:	e6fe      	b.n	800c6b4 <__divdi3+0xa0>
 800c8b6:	463d      	mov	r5, r7
 800c8b8:	e78f      	b.n	800c7da <__divdi3+0x1c6>
 800c8ba:	4611      	mov	r1, r2
 800c8bc:	e7cd      	b.n	800c85a <__divdi3+0x246>
 800c8be:	4688      	mov	r8, r1
 800c8c0:	e7b7      	b.n	800c832 <__divdi3+0x21e>
 800c8c2:	46b0      	mov	r8, r6
 800c8c4:	e775      	b.n	800c7b2 <__divdi3+0x19e>
 800c8c6:	3f02      	subs	r7, #2
 800c8c8:	18b6      	adds	r6, r6, r2
 800c8ca:	e72a      	b.n	800c722 <__divdi3+0x10e>
 800c8cc:	3902      	subs	r1, #2
 800c8ce:	e73c      	b.n	800c74a <__divdi3+0x136>

0800c8d0 <__udivdi3>:
 800c8d0:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
 800c8d4:	4614      	mov	r4, r2
 800c8d6:	4605      	mov	r5, r0
 800c8d8:	460e      	mov	r6, r1
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d13d      	bne.n	800c95a <__udivdi3+0x8a>
 800c8de:	428a      	cmp	r2, r1
 800c8e0:	d949      	bls.n	800c976 <__udivdi3+0xa6>
 800c8e2:	fab2 f782 	clz	r7, r2
 800c8e6:	b147      	cbz	r7, 800c8fa <__udivdi3+0x2a>
 800c8e8:	f1c7 0120 	rsb	r1, r7, #32
 800c8ec:	fa20 f201 	lsr.w	r2, r0, r1
 800c8f0:	fa06 f607 	lsl.w	r6, r6, r7
 800c8f4:	40bc      	lsls	r4, r7
 800c8f6:	4316      	orrs	r6, r2
 800c8f8:	40bd      	lsls	r5, r7
 800c8fa:	0c22      	lsrs	r2, r4, #16
 800c8fc:	fbb6 f0f2 	udiv	r0, r6, r2
 800c900:	0c2f      	lsrs	r7, r5, #16
 800c902:	b2a1      	uxth	r1, r4
 800c904:	fb02 6610 	mls	r6, r2, r0, r6
 800c908:	fb01 f300 	mul.w	r3, r1, r0
 800c90c:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 800c910:	42b3      	cmp	r3, r6
 800c912:	d908      	bls.n	800c926 <__udivdi3+0x56>
 800c914:	1e47      	subs	r7, r0, #1
 800c916:	1936      	adds	r6, r6, r4
 800c918:	f080 80f8 	bcs.w	800cb0c <__udivdi3+0x23c>
 800c91c:	42b3      	cmp	r3, r6
 800c91e:	f240 80f5 	bls.w	800cb0c <__udivdi3+0x23c>
 800c922:	3802      	subs	r0, #2
 800c924:	1936      	adds	r6, r6, r4
 800c926:	1af6      	subs	r6, r6, r3
 800c928:	fbb6 f3f2 	udiv	r3, r6, r2
 800c92c:	fb02 6213 	mls	r2, r2, r3, r6
 800c930:	b2ad      	uxth	r5, r5
 800c932:	fb01 f103 	mul.w	r1, r1, r3
 800c936:	ea45 4202 	orr.w	r2, r5, r2, lsl #16
 800c93a:	4291      	cmp	r1, r2
 800c93c:	d907      	bls.n	800c94e <__udivdi3+0x7e>
 800c93e:	1e5e      	subs	r6, r3, #1
 800c940:	1912      	adds	r2, r2, r4
 800c942:	f080 80e5 	bcs.w	800cb10 <__udivdi3+0x240>
 800c946:	4291      	cmp	r1, r2
 800c948:	f240 80e2 	bls.w	800cb10 <__udivdi3+0x240>
 800c94c:	3b02      	subs	r3, #2
 800c94e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800c952:	2100      	movs	r1, #0
 800c954:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 800c958:	4770      	bx	lr
 800c95a:	428b      	cmp	r3, r1
 800c95c:	d843      	bhi.n	800c9e6 <__udivdi3+0x116>
 800c95e:	fab3 f483 	clz	r4, r3
 800c962:	2c00      	cmp	r4, #0
 800c964:	d142      	bne.n	800c9ec <__udivdi3+0x11c>
 800c966:	428b      	cmp	r3, r1
 800c968:	d302      	bcc.n	800c970 <__udivdi3+0xa0>
 800c96a:	4282      	cmp	r2, r0
 800c96c:	f200 80df 	bhi.w	800cb2e <__udivdi3+0x25e>
 800c970:	2100      	movs	r1, #0
 800c972:	2001      	movs	r0, #1
 800c974:	e7ee      	b.n	800c954 <__udivdi3+0x84>
 800c976:	b912      	cbnz	r2, 800c97e <__udivdi3+0xae>
 800c978:	2701      	movs	r7, #1
 800c97a:	fbb7 f4f2 	udiv	r4, r7, r2
 800c97e:	fab4 f284 	clz	r2, r4
 800c982:	2a00      	cmp	r2, #0
 800c984:	f040 8088 	bne.w	800ca98 <__udivdi3+0x1c8>
 800c988:	1b0a      	subs	r2, r1, r4
 800c98a:	0c23      	lsrs	r3, r4, #16
 800c98c:	b2a7      	uxth	r7, r4
 800c98e:	2101      	movs	r1, #1
 800c990:	fbb2 f6f3 	udiv	r6, r2, r3
 800c994:	fb03 2216 	mls	r2, r3, r6, r2
 800c998:	ea4f 4c15 	mov.w	ip, r5, lsr #16
 800c99c:	fb07 f006 	mul.w	r0, r7, r6
 800c9a0:	ea4c 4202 	orr.w	r2, ip, r2, lsl #16
 800c9a4:	4290      	cmp	r0, r2
 800c9a6:	d907      	bls.n	800c9b8 <__udivdi3+0xe8>
 800c9a8:	1912      	adds	r2, r2, r4
 800c9aa:	f106 3cff 	add.w	ip, r6, #4294967295
 800c9ae:	d202      	bcs.n	800c9b6 <__udivdi3+0xe6>
 800c9b0:	4290      	cmp	r0, r2
 800c9b2:	f200 80ce 	bhi.w	800cb52 <__udivdi3+0x282>
 800c9b6:	4666      	mov	r6, ip
 800c9b8:	1a12      	subs	r2, r2, r0
 800c9ba:	fbb2 f0f3 	udiv	r0, r2, r3
 800c9be:	fb03 2310 	mls	r3, r3, r0, r2
 800c9c2:	b2ad      	uxth	r5, r5
 800c9c4:	fb07 f700 	mul.w	r7, r7, r0
 800c9c8:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 800c9cc:	429f      	cmp	r7, r3
 800c9ce:	d907      	bls.n	800c9e0 <__udivdi3+0x110>
 800c9d0:	1e42      	subs	r2, r0, #1
 800c9d2:	191b      	adds	r3, r3, r4
 800c9d4:	f080 809e 	bcs.w	800cb14 <__udivdi3+0x244>
 800c9d8:	429f      	cmp	r7, r3
 800c9da:	f240 809b 	bls.w	800cb14 <__udivdi3+0x244>
 800c9de:	3802      	subs	r0, #2
 800c9e0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800c9e4:	e7b6      	b.n	800c954 <__udivdi3+0x84>
 800c9e6:	2100      	movs	r1, #0
 800c9e8:	4608      	mov	r0, r1
 800c9ea:	e7b3      	b.n	800c954 <__udivdi3+0x84>
 800c9ec:	f1c4 0620 	rsb	r6, r4, #32
 800c9f0:	fa22 f506 	lsr.w	r5, r2, r6
 800c9f4:	fa03 f304 	lsl.w	r3, r3, r4
 800c9f8:	432b      	orrs	r3, r5
 800c9fa:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800c9fe:	fa21 f506 	lsr.w	r5, r1, r6
 800ca02:	fa01 f104 	lsl.w	r1, r1, r4
 800ca06:	fa20 f606 	lsr.w	r6, r0, r6
 800ca0a:	fbb5 f7fc 	udiv	r7, r5, ip
 800ca0e:	ea46 0a01 	orr.w	sl, r6, r1
 800ca12:	fa1f f883 	uxth.w	r8, r3
 800ca16:	fb0c 5517 	mls	r5, ip, r7, r5
 800ca1a:	ea4f 411a 	mov.w	r1, sl, lsr #16
 800ca1e:	fb08 f907 	mul.w	r9, r8, r7
 800ca22:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
 800ca26:	45a9      	cmp	r9, r5
 800ca28:	fa02 f204 	lsl.w	r2, r2, r4
 800ca2c:	d903      	bls.n	800ca36 <__udivdi3+0x166>
 800ca2e:	1e7e      	subs	r6, r7, #1
 800ca30:	18ed      	adds	r5, r5, r3
 800ca32:	d37f      	bcc.n	800cb34 <__udivdi3+0x264>
 800ca34:	4637      	mov	r7, r6
 800ca36:	ebc9 0105 	rsb	r1, r9, r5
 800ca3a:	fbb1 f6fc 	udiv	r6, r1, ip
 800ca3e:	fb0c 1516 	mls	r5, ip, r6, r1
 800ca42:	fa1f fa8a 	uxth.w	sl, sl
 800ca46:	fb08 f806 	mul.w	r8, r8, r6
 800ca4a:	ea4a 4105 	orr.w	r1, sl, r5, lsl #16
 800ca4e:	4588      	cmp	r8, r1
 800ca50:	d903      	bls.n	800ca5a <__udivdi3+0x18a>
 800ca52:	1e75      	subs	r5, r6, #1
 800ca54:	18c9      	adds	r1, r1, r3
 800ca56:	d373      	bcc.n	800cb40 <__udivdi3+0x270>
 800ca58:	462e      	mov	r6, r5
 800ca5a:	ea46 4607 	orr.w	r6, r6, r7, lsl #16
 800ca5e:	0c37      	lsrs	r7, r6, #16
 800ca60:	fa1f fc82 	uxth.w	ip, r2
 800ca64:	fb0c f507 	mul.w	r5, ip, r7
 800ca68:	0c12      	lsrs	r2, r2, #16
 800ca6a:	b2b3      	uxth	r3, r6
 800ca6c:	fb0c fc03 	mul.w	ip, ip, r3
 800ca70:	fb02 5303 	mla	r3, r2, r3, r5
 800ca74:	eb03 431c 	add.w	r3, r3, ip, lsr #16
 800ca78:	fb02 f207 	mul.w	r2, r2, r7
 800ca7c:	429d      	cmp	r5, r3
 800ca7e:	bf88      	it	hi
 800ca80:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
 800ca84:	ebc8 0101 	rsb	r1, r8, r1
 800ca88:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800ca8c:	4291      	cmp	r1, r2
 800ca8e:	d34b      	bcc.n	800cb28 <__udivdi3+0x258>
 800ca90:	d042      	beq.n	800cb18 <__udivdi3+0x248>
 800ca92:	4630      	mov	r0, r6
 800ca94:	2100      	movs	r1, #0
 800ca96:	e75d      	b.n	800c954 <__udivdi3+0x84>
 800ca98:	4094      	lsls	r4, r2
 800ca9a:	f1c2 0520 	rsb	r5, r2, #32
 800ca9e:	fa21 f605 	lsr.w	r6, r1, r5
 800caa2:	0c23      	lsrs	r3, r4, #16
 800caa4:	fa20 f705 	lsr.w	r7, r0, r5
 800caa8:	fa01 f102 	lsl.w	r1, r1, r2
 800caac:	fbb6 fcf3 	udiv	ip, r6, r3
 800cab0:	4339      	orrs	r1, r7
 800cab2:	0c0d      	lsrs	r5, r1, #16
 800cab4:	b2a7      	uxth	r7, r4
 800cab6:	fb03 661c 	mls	r6, r3, ip, r6
 800caba:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 800cabe:	fb07 f80c 	mul.w	r8, r7, ip
 800cac2:	45b0      	cmp	r8, r6
 800cac4:	fa00 f502 	lsl.w	r5, r0, r2
 800cac8:	d908      	bls.n	800cadc <__udivdi3+0x20c>
 800caca:	1936      	adds	r6, r6, r4
 800cacc:	f10c 30ff 	add.w	r0, ip, #4294967295
 800cad0:	d23d      	bcs.n	800cb4e <__udivdi3+0x27e>
 800cad2:	45b0      	cmp	r8, r6
 800cad4:	d93b      	bls.n	800cb4e <__udivdi3+0x27e>
 800cad6:	f1ac 0c02 	sub.w	ip, ip, #2
 800cada:	1936      	adds	r6, r6, r4
 800cadc:	ebc8 0206 	rsb	r2, r8, r6
 800cae0:	fbb2 f0f3 	udiv	r0, r2, r3
 800cae4:	fb03 2610 	mls	r6, r3, r0, r2
 800cae8:	b28a      	uxth	r2, r1
 800caea:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 800caee:	fb07 f100 	mul.w	r1, r7, r0
 800caf2:	4291      	cmp	r1, r2
 800caf4:	d906      	bls.n	800cb04 <__udivdi3+0x234>
 800caf6:	1e46      	subs	r6, r0, #1
 800caf8:	1912      	adds	r2, r2, r4
 800cafa:	d226      	bcs.n	800cb4a <__udivdi3+0x27a>
 800cafc:	4291      	cmp	r1, r2
 800cafe:	d924      	bls.n	800cb4a <__udivdi3+0x27a>
 800cb00:	3802      	subs	r0, #2
 800cb02:	1912      	adds	r2, r2, r4
 800cb04:	1a52      	subs	r2, r2, r1
 800cb06:	ea40 410c 	orr.w	r1, r0, ip, lsl #16
 800cb0a:	e741      	b.n	800c990 <__udivdi3+0xc0>
 800cb0c:	4638      	mov	r0, r7
 800cb0e:	e70a      	b.n	800c926 <__udivdi3+0x56>
 800cb10:	4633      	mov	r3, r6
 800cb12:	e71c      	b.n	800c94e <__udivdi3+0x7e>
 800cb14:	4610      	mov	r0, r2
 800cb16:	e763      	b.n	800c9e0 <__udivdi3+0x110>
 800cb18:	fa1f fc8c 	uxth.w	ip, ip
 800cb1c:	fa00 f004 	lsl.w	r0, r0, r4
 800cb20:	eb0c 4303 	add.w	r3, ip, r3, lsl #16
 800cb24:	4298      	cmp	r0, r3
 800cb26:	d2b4      	bcs.n	800ca92 <__udivdi3+0x1c2>
 800cb28:	1e70      	subs	r0, r6, #1
 800cb2a:	2100      	movs	r1, #0
 800cb2c:	e712      	b.n	800c954 <__udivdi3+0x84>
 800cb2e:	4621      	mov	r1, r4
 800cb30:	4620      	mov	r0, r4
 800cb32:	e70f      	b.n	800c954 <__udivdi3+0x84>
 800cb34:	45a9      	cmp	r9, r5
 800cb36:	f67f af7d 	bls.w	800ca34 <__udivdi3+0x164>
 800cb3a:	3f02      	subs	r7, #2
 800cb3c:	18ed      	adds	r5, r5, r3
 800cb3e:	e77a      	b.n	800ca36 <__udivdi3+0x166>
 800cb40:	4588      	cmp	r8, r1
 800cb42:	d989      	bls.n	800ca58 <__udivdi3+0x188>
 800cb44:	3e02      	subs	r6, #2
 800cb46:	18c9      	adds	r1, r1, r3
 800cb48:	e787      	b.n	800ca5a <__udivdi3+0x18a>
 800cb4a:	4630      	mov	r0, r6
 800cb4c:	e7da      	b.n	800cb04 <__udivdi3+0x234>
 800cb4e:	4684      	mov	ip, r0
 800cb50:	e7c4      	b.n	800cadc <__udivdi3+0x20c>
 800cb52:	3e02      	subs	r6, #2
 800cb54:	1912      	adds	r2, r2, r4
 800cb56:	e72f      	b.n	800c9b8 <__udivdi3+0xe8>

0800cb58 <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800cb58:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800cb5a:	f000 b804 	b.w	800cb66 <LoopCopyDataInit>

0800cb5e <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800cb5e:	4b0c      	ldr	r3, [pc, #48]	; (800cb90 <LoopFillZerobss+0x12>)
  ldr  r3, [r3, r1]
 800cb60:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800cb62:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800cb64:	3104      	adds	r1, #4

0800cb66 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800cb66:	480b      	ldr	r0, [pc, #44]	; (800cb94 <LoopFillZerobss+0x16>)
  ldr  r3, =_edata
 800cb68:	4b0b      	ldr	r3, [pc, #44]	; (800cb98 <LoopFillZerobss+0x1a>)
  adds  r2, r0, r1
 800cb6a:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800cb6c:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800cb6e:	f4ff aff6 	bcc.w	800cb5e <CopyDataInit>
  ldr  r2, =_sbss
 800cb72:	4a0a      	ldr	r2, [pc, #40]	; (800cb9c <LoopFillZerobss+0x1e>)
  b  LoopFillZerobss
 800cb74:	f000 b803 	b.w	800cb7e <LoopFillZerobss>

0800cb78 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800cb78:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800cb7a:	f842 3b04 	str.w	r3, [r2], #4

0800cb7e <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800cb7e:	4b08      	ldr	r3, [pc, #32]	; (800cba0 <LoopFillZerobss+0x22>)
  cmp  r2, r3
 800cb80:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800cb82:	f4ff aff9 	bcc.w	800cb78 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800cb86:	f7fe fe63 	bl	800b850 <SystemInit>
/* Call the application's entry point.*/
  bl  main
 800cb8a:	f7f4 ff55 	bl	8001a38 <main>
  bx  lr    
 800cb8e:	4770      	bx	lr
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 800cb90:	080140e0 	.word	0x080140e0
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800cb94:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800cb98:	20000904 	.word	0x20000904
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 800cb9c:	20000904 	.word	0x20000904
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800cba0:	20000a20 	.word	0x20000a20

0800cba4 <ADC4_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800cba4:	f7ff bffe 	b.w	800cba4 <ADC4_IRQHandler>

0800cba8 <pow>:
 800cba8:	b570      	push	{r4, r5, r6, lr}
 800cbaa:	ed2d 8b06 	vpush	{d8-d10}
 800cbae:	eeb0 aa40 	vmov.f32	s20, s0
 800cbb2:	eef0 aa60 	vmov.f32	s21, s1
 800cbb6:	eeb0 9a41 	vmov.f32	s18, s2
 800cbba:	eef0 9a61 	vmov.f32	s19, s3
 800cbbe:	4eab      	ldr	r6, [pc, #684]	; (800ce6c <pow+0x2c4>)
 800cbc0:	b08a      	sub	sp, #40	; 0x28
 800cbc2:	f000 fa01 	bl	800cfc8 <__ieee754_pow>
 800cbc6:	f996 3000 	ldrsb.w	r3, [r6]
 800cbca:	eeb0 8a40 	vmov.f32	s16, s0
 800cbce:	eef0 8a60 	vmov.f32	s17, s1
 800cbd2:	3301      	adds	r3, #1
 800cbd4:	d006      	beq.n	800cbe4 <pow+0x3c>
 800cbd6:	eeb0 0a49 	vmov.f32	s0, s18
 800cbda:	eef0 0a69 	vmov.f32	s1, s19
 800cbde:	f001 f8b9 	bl	800dd54 <__fpclassifyd>
 800cbe2:	b938      	cbnz	r0, 800cbf4 <pow+0x4c>
 800cbe4:	eeb0 0a48 	vmov.f32	s0, s16
 800cbe8:	eef0 0a68 	vmov.f32	s1, s17
 800cbec:	b00a      	add	sp, #40	; 0x28
 800cbee:	ecbd 8b06 	vpop	{d8-d10}
 800cbf2:	bd70      	pop	{r4, r5, r6, pc}
 800cbf4:	eeb0 0a4a 	vmov.f32	s0, s20
 800cbf8:	eef0 0a6a 	vmov.f32	s1, s21
 800cbfc:	f001 f8aa 	bl	800dd54 <__fpclassifyd>
 800cc00:	4604      	mov	r4, r0
 800cc02:	bb68      	cbnz	r0, 800cc60 <pow+0xb8>
 800cc04:	ec51 0b19 	vmov	r0, r1, d9
 800cc08:	2200      	movs	r2, #0
 800cc0a:	2300      	movs	r3, #0
 800cc0c:	f7ff fc14 	bl	800c438 <__aeabi_dcmpeq>
 800cc10:	2800      	cmp	r0, #0
 800cc12:	d0e7      	beq.n	800cbe4 <pow+0x3c>
 800cc14:	2101      	movs	r1, #1
 800cc16:	9100      	str	r1, [sp, #0]
 800cc18:	2100      	movs	r1, #0
 800cc1a:	4a95      	ldr	r2, [pc, #596]	; (800ce70 <pow+0x2c8>)
 800cc1c:	f996 3000 	ldrsb.w	r3, [r6]
 800cc20:	9201      	str	r2, [sp, #4]
 800cc22:	2000      	movs	r0, #0
 800cc24:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800cc28:	ec41 0b17 	vmov	d7, r0, r1
 800cc2c:	1c5a      	adds	r2, r3, #1
 800cc2e:	9408      	str	r4, [sp, #32]
 800cc30:	ed8d ab02 	vstr	d10, [sp, #8]
 800cc34:	ed8d 9b04 	vstr	d9, [sp, #16]
 800cc38:	ed8d 7b06 	vstr	d7, [sp, #24]
 800cc3c:	d00d      	beq.n	800cc5a <pow+0xb2>
 800cc3e:	2b02      	cmp	r3, #2
 800cc40:	d00b      	beq.n	800cc5a <pow+0xb2>
 800cc42:	4668      	mov	r0, sp
 800cc44:	f001 f8be 	bl	800ddc4 <matherr>
 800cc48:	2800      	cmp	r0, #0
 800cc4a:	f000 80a3 	beq.w	800cd94 <pow+0x1ec>
 800cc4e:	9808      	ldr	r0, [sp, #32]
 800cc50:	b118      	cbz	r0, 800cc5a <pow+0xb2>
 800cc52:	f001 fa49 	bl	800e0e8 <__errno>
 800cc56:	9a08      	ldr	r2, [sp, #32]
 800cc58:	6002      	str	r2, [r0, #0]
 800cc5a:	ed9d 8b06 	vldr	d8, [sp, #24]
 800cc5e:	e7c1      	b.n	800cbe4 <pow+0x3c>
 800cc60:	ec51 0b1a 	vmov	r0, r1, d10
 800cc64:	2200      	movs	r2, #0
 800cc66:	2300      	movs	r3, #0
 800cc68:	f7ff fbe6 	bl	800c438 <__aeabi_dcmpeq>
 800cc6c:	b320      	cbz	r0, 800ccb8 <pow+0x110>
 800cc6e:	ec51 0b19 	vmov	r0, r1, d9
 800cc72:	2200      	movs	r2, #0
 800cc74:	2300      	movs	r3, #0
 800cc76:	f7ff fbdf 	bl	800c438 <__aeabi_dcmpeq>
 800cc7a:	2800      	cmp	r0, #0
 800cc7c:	d05c      	beq.n	800cd38 <pow+0x190>
 800cc7e:	2101      	movs	r1, #1
 800cc80:	2000      	movs	r0, #0
 800cc82:	9100      	str	r1, [sp, #0]
 800cc84:	9008      	str	r0, [sp, #32]
 800cc86:	2100      	movs	r1, #0
 800cc88:	2000      	movs	r0, #0
 800cc8a:	4a79      	ldr	r2, [pc, #484]	; (800ce70 <pow+0x2c8>)
 800cc8c:	f996 3000 	ldrsb.w	r3, [r6]
 800cc90:	9201      	str	r2, [sp, #4]
 800cc92:	ec41 0b16 	vmov	d6, r0, r1
 800cc96:	ed8d ab02 	vstr	d10, [sp, #8]
 800cc9a:	ed8d 9b04 	vstr	d9, [sp, #16]
 800cc9e:	ed8d 6b06 	vstr	d6, [sp, #24]
 800cca2:	2b00      	cmp	r3, #0
 800cca4:	d0cd      	beq.n	800cc42 <pow+0x9a>
 800cca6:	2100      	movs	r1, #0
 800cca8:	2000      	movs	r0, #0
 800ccaa:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800ccae:	ec41 0b18 	vmov	d8, r0, r1
 800ccb2:	ed8d 8b06 	vstr	d8, [sp, #24]
 800ccb6:	e7d0      	b.n	800cc5a <pow+0xb2>
 800ccb8:	eeb0 0a48 	vmov.f32	s0, s16
 800ccbc:	eef0 0a68 	vmov.f32	s1, s17
 800ccc0:	f001 f840 	bl	800dd44 <finite>
 800ccc4:	4604      	mov	r4, r0
 800ccc6:	2800      	cmp	r0, #0
 800ccc8:	d069      	beq.n	800cd9e <pow+0x1f6>
 800ccca:	ec51 0b18 	vmov	r0, r1, d8
 800ccce:	2200      	movs	r2, #0
 800ccd0:	2300      	movs	r3, #0
 800ccd2:	f7ff fbb1 	bl	800c438 <__aeabi_dcmpeq>
 800ccd6:	2800      	cmp	r0, #0
 800ccd8:	d084      	beq.n	800cbe4 <pow+0x3c>
 800ccda:	eeb0 0a4a 	vmov.f32	s0, s20
 800ccde:	eef0 0a6a 	vmov.f32	s1, s21
 800cce2:	f001 f82f 	bl	800dd44 <finite>
 800cce6:	2800      	cmp	r0, #0
 800cce8:	f43f af7c 	beq.w	800cbe4 <pow+0x3c>
 800ccec:	eeb0 0a49 	vmov.f32	s0, s18
 800ccf0:	eef0 0a69 	vmov.f32	s1, s19
 800ccf4:	f001 f826 	bl	800dd44 <finite>
 800ccf8:	2800      	cmp	r0, #0
 800ccfa:	f43f af73 	beq.w	800cbe4 <pow+0x3c>
 800ccfe:	2004      	movs	r0, #4
 800cd00:	2100      	movs	r1, #0
 800cd02:	f996 3000 	ldrsb.w	r3, [r6]
 800cd06:	9000      	str	r0, [sp, #0]
 800cd08:	9108      	str	r1, [sp, #32]
 800cd0a:	2000      	movs	r0, #0
 800cd0c:	2100      	movs	r1, #0
 800cd0e:	4a58      	ldr	r2, [pc, #352]	; (800ce70 <pow+0x2c8>)
 800cd10:	ec41 0b17 	vmov	d7, r0, r1
 800cd14:	2b02      	cmp	r3, #2
 800cd16:	9201      	str	r2, [sp, #4]
 800cd18:	ed8d ab02 	vstr	d10, [sp, #8]
 800cd1c:	ed8d 9b04 	vstr	d9, [sp, #16]
 800cd20:	ed8d 7b06 	vstr	d7, [sp, #24]
 800cd24:	d070      	beq.n	800ce08 <pow+0x260>
 800cd26:	4668      	mov	r0, sp
 800cd28:	f001 f84c 	bl	800ddc4 <matherr>
 800cd2c:	2800      	cmp	r0, #0
 800cd2e:	d06b      	beq.n	800ce08 <pow+0x260>
 800cd30:	9808      	ldr	r0, [sp, #32]
 800cd32:	2800      	cmp	r0, #0
 800cd34:	d091      	beq.n	800cc5a <pow+0xb2>
 800cd36:	e78c      	b.n	800cc52 <pow+0xaa>
 800cd38:	eeb0 0a49 	vmov.f32	s0, s18
 800cd3c:	eef0 0a69 	vmov.f32	s1, s19
 800cd40:	f001 f800 	bl	800dd44 <finite>
 800cd44:	2800      	cmp	r0, #0
 800cd46:	f43f af4d 	beq.w	800cbe4 <pow+0x3c>
 800cd4a:	ec51 0b19 	vmov	r0, r1, d9
 800cd4e:	2200      	movs	r2, #0
 800cd50:	2300      	movs	r3, #0
 800cd52:	f7ff fb7b 	bl	800c44c <__aeabi_dcmplt>
 800cd56:	2800      	cmp	r0, #0
 800cd58:	f43f af44 	beq.w	800cbe4 <pow+0x3c>
 800cd5c:	4844      	ldr	r0, [pc, #272]	; (800ce70 <pow+0x2c8>)
 800cd5e:	7833      	ldrb	r3, [r6, #0]
 800cd60:	9001      	str	r0, [sp, #4]
 800cd62:	2100      	movs	r1, #0
 800cd64:	2201      	movs	r2, #1
 800cd66:	9108      	str	r1, [sp, #32]
 800cd68:	9200      	str	r2, [sp, #0]
 800cd6a:	ed8d ab02 	vstr	d10, [sp, #8]
 800cd6e:	ed8d 9b04 	vstr	d9, [sp, #16]
 800cd72:	2000      	movs	r0, #0
 800cd74:	2100      	movs	r1, #0
 800cd76:	2b00      	cmp	r3, #0
 800cd78:	d043      	beq.n	800ce02 <pow+0x25a>
 800cd7a:	f6cf 71f0 	movt	r1, #65520	; 0xfff0
 800cd7e:	ec41 0b14 	vmov	d4, r0, r1
 800cd82:	2b02      	cmp	r3, #2
 800cd84:	ed8d 4b06 	vstr	d4, [sp, #24]
 800cd88:	d135      	bne.n	800cdf6 <pow+0x24e>
 800cd8a:	f001 f9ad 	bl	800e0e8 <__errno>
 800cd8e:	2321      	movs	r3, #33	; 0x21
 800cd90:	6003      	str	r3, [r0, #0]
 800cd92:	e7cd      	b.n	800cd30 <pow+0x188>
 800cd94:	f001 f9a8 	bl	800e0e8 <__errno>
 800cd98:	2321      	movs	r3, #33	; 0x21
 800cd9a:	6003      	str	r3, [r0, #0]
 800cd9c:	e757      	b.n	800cc4e <pow+0xa6>
 800cd9e:	eeb0 0a4a 	vmov.f32	s0, s20
 800cda2:	eef0 0a6a 	vmov.f32	s1, s21
 800cda6:	f000 ffcd 	bl	800dd44 <finite>
 800cdaa:	2800      	cmp	r0, #0
 800cdac:	d08d      	beq.n	800ccca <pow+0x122>
 800cdae:	eeb0 0a49 	vmov.f32	s0, s18
 800cdb2:	eef0 0a69 	vmov.f32	s1, s19
 800cdb6:	f000 ffc5 	bl	800dd44 <finite>
 800cdba:	2800      	cmp	r0, #0
 800cdbc:	d085      	beq.n	800ccca <pow+0x122>
 800cdbe:	eeb0 0a48 	vmov.f32	s0, s16
 800cdc2:	eef0 0a68 	vmov.f32	s1, s17
 800cdc6:	f000 ffc5 	bl	800dd54 <__fpclassifyd>
 800cdca:	bb10      	cbnz	r0, 800ce12 <pow+0x26a>
 800cdcc:	4a28      	ldr	r2, [pc, #160]	; (800ce70 <pow+0x2c8>)
 800cdce:	7834      	ldrb	r4, [r6, #0]
 800cdd0:	9008      	str	r0, [sp, #32]
 800cdd2:	2101      	movs	r1, #1
 800cdd4:	9100      	str	r1, [sp, #0]
 800cdd6:	9201      	str	r2, [sp, #4]
 800cdd8:	ed8d ab02 	vstr	d10, [sp, #8]
 800cddc:	ed8d 9b04 	vstr	d9, [sp, #16]
 800cde0:	2000      	movs	r0, #0
 800cde2:	2100      	movs	r1, #0
 800cde4:	b16c      	cbz	r4, 800ce02 <pow+0x25a>
 800cde6:	4602      	mov	r2, r0
 800cde8:	460b      	mov	r3, r1
 800cdea:	f7ff f9e7 	bl	800c1bc <__aeabi_ddiv>
 800cdee:	2c02      	cmp	r4, #2
 800cdf0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cdf4:	d0c9      	beq.n	800cd8a <pow+0x1e2>
 800cdf6:	4668      	mov	r0, sp
 800cdf8:	f000 ffe4 	bl	800ddc4 <matherr>
 800cdfc:	2800      	cmp	r0, #0
 800cdfe:	d197      	bne.n	800cd30 <pow+0x188>
 800ce00:	e7c3      	b.n	800cd8a <pow+0x1e2>
 800ce02:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ce06:	e7f6      	b.n	800cdf6 <pow+0x24e>
 800ce08:	f001 f96e 	bl	800e0e8 <__errno>
 800ce0c:	2322      	movs	r3, #34	; 0x22
 800ce0e:	6003      	str	r3, [r0, #0]
 800ce10:	e78e      	b.n	800cd30 <pow+0x188>
 800ce12:	4a17      	ldr	r2, [pc, #92]	; (800ce70 <pow+0x2c8>)
 800ce14:	f996 5000 	ldrsb.w	r5, [r6]
 800ce18:	9201      	str	r2, [sp, #4]
 800ce1a:	2003      	movs	r0, #3
 800ce1c:	9000      	str	r0, [sp, #0]
 800ce1e:	9408      	str	r4, [sp, #32]
 800ce20:	ed8d ab02 	vstr	d10, [sp, #8]
 800ce24:	ed8d 9b04 	vstr	d9, [sp, #16]
 800ce28:	ec51 0b1a 	vmov	r0, r1, d10
 800ce2c:	2200      	movs	r2, #0
 800ce2e:	bb0d      	cbnz	r5, 800ce74 <pow+0x2cc>
 800ce30:	f64f 75ff 	movw	r5, #65535	; 0xffff
 800ce34:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
 800ce38:	f2c4 75ef 	movt	r5, #18415	; 0x47ef
 800ce3c:	ec45 4b12 	vmov	d2, r4, r5
 800ce40:	2300      	movs	r3, #0
 800ce42:	ed8d 2b06 	vstr	d2, [sp, #24]
 800ce46:	f7ff fb01 	bl	800c44c <__aeabi_dcmplt>
 800ce4a:	2800      	cmp	r0, #0
 800ce4c:	d13e      	bne.n	800cecc <pow+0x324>
 800ce4e:	f996 1000 	ldrsb.w	r1, [r6]
 800ce52:	2902      	cmp	r1, #2
 800ce54:	d005      	beq.n	800ce62 <pow+0x2ba>
 800ce56:	4668      	mov	r0, sp
 800ce58:	f000 ffb4 	bl	800ddc4 <matherr>
 800ce5c:	2800      	cmp	r0, #0
 800ce5e:	f47f aef6 	bne.w	800cc4e <pow+0xa6>
 800ce62:	f001 f941 	bl	800e0e8 <__errno>
 800ce66:	2322      	movs	r3, #34	; 0x22
 800ce68:	6003      	str	r3, [r0, #0]
 800ce6a:	e6f0      	b.n	800cc4e <pow+0xa6>
 800ce6c:	20000060 	.word	0x20000060
 800ce70:	08013edc 	.word	0x08013edc
 800ce74:	2500      	movs	r5, #0
 800ce76:	2400      	movs	r4, #0
 800ce78:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
 800ce7c:	ec45 4b10 	vmov	d0, r4, r5
 800ce80:	2300      	movs	r3, #0
 800ce82:	ed8d 0b06 	vstr	d0, [sp, #24]
 800ce86:	f7ff fae1 	bl	800c44c <__aeabi_dcmplt>
 800ce8a:	2800      	cmp	r0, #0
 800ce8c:	d0df      	beq.n	800ce4e <pow+0x2a6>
 800ce8e:	2300      	movs	r3, #0
 800ce90:	2200      	movs	r2, #0
 800ce92:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 800ce96:	ec51 0b19 	vmov	r0, r1, d9
 800ce9a:	f7ff f865 	bl	800bf68 <__aeabi_dmul>
 800ce9e:	4604      	mov	r4, r0
 800cea0:	460d      	mov	r5, r1
 800cea2:	ec45 4b10 	vmov	d0, r4, r5
 800cea6:	f000 ff97 	bl	800ddd8 <rint>
 800ceaa:	4622      	mov	r2, r4
 800ceac:	ec51 0b10 	vmov	r0, r1, d0
 800ceb0:	462b      	mov	r3, r5
 800ceb2:	f7ff fac1 	bl	800c438 <__aeabi_dcmpeq>
 800ceb6:	2800      	cmp	r0, #0
 800ceb8:	d1c9      	bne.n	800ce4e <pow+0x2a6>
 800ceba:	2100      	movs	r1, #0
 800cebc:	2000      	movs	r0, #0
 800cebe:	f6cf 71f0 	movt	r1, #65520	; 0xfff0
 800cec2:	ec41 0b11 	vmov	d1, r0, r1
 800cec6:	ed8d 1b06 	vstr	d1, [sp, #24]
 800ceca:	e7c0      	b.n	800ce4e <pow+0x2a6>
 800cecc:	2300      	movs	r3, #0
 800cece:	2200      	movs	r2, #0
 800ced0:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 800ced4:	ec51 0b19 	vmov	r0, r1, d9
 800ced8:	f7ff f846 	bl	800bf68 <__aeabi_dmul>
 800cedc:	4604      	mov	r4, r0
 800cede:	460d      	mov	r5, r1
 800cee0:	ec45 4b10 	vmov	d0, r4, r5
 800cee4:	f000 ff78 	bl	800ddd8 <rint>
 800cee8:	4622      	mov	r2, r4
 800ceea:	ec51 0b10 	vmov	r0, r1, d0
 800ceee:	462b      	mov	r3, r5
 800cef0:	f7ff faa2 	bl	800c438 <__aeabi_dcmpeq>
 800cef4:	2800      	cmp	r0, #0
 800cef6:	d1aa      	bne.n	800ce4e <pow+0x2a6>
 800cef8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800cefc:	f04f 4060 	mov.w	r0, #3758096384	; 0xe0000000
 800cf00:	f2cc 71ef 	movt	r1, #51183	; 0xc7ef
 800cf04:	ec41 0b13 	vmov	d3, r0, r1
 800cf08:	ed8d 3b06 	vstr	d3, [sp, #24]
 800cf0c:	e79f      	b.n	800ce4e <pow+0x2a6>
 800cf0e:	bf00      	nop

0800cf10 <sqrt>:
 800cf10:	b510      	push	{r4, lr}
 800cf12:	ed2d 8b04 	vpush	{d8-d9}
 800cf16:	eeb0 8a40 	vmov.f32	s16, s0
 800cf1a:	eef0 8a60 	vmov.f32	s17, s1
 800cf1e:	4c28      	ldr	r4, [pc, #160]	; (800cfc0 <sqrt+0xb0>)
 800cf20:	b08a      	sub	sp, #40	; 0x28
 800cf22:	f000 fdf9 	bl	800db18 <__ieee754_sqrt>
 800cf26:	f994 3000 	ldrsb.w	r3, [r4]
 800cf2a:	eeb0 9a40 	vmov.f32	s18, s0
 800cf2e:	eef0 9a60 	vmov.f32	s19, s1
 800cf32:	3301      	adds	r3, #1
 800cf34:	d00d      	beq.n	800cf52 <sqrt+0x42>
 800cf36:	eeb0 0a48 	vmov.f32	s0, s16
 800cf3a:	eef0 0a68 	vmov.f32	s1, s17
 800cf3e:	f000 ff09 	bl	800dd54 <__fpclassifyd>
 800cf42:	b130      	cbz	r0, 800cf52 <sqrt+0x42>
 800cf44:	ec51 0b18 	vmov	r0, r1, d8
 800cf48:	2200      	movs	r2, #0
 800cf4a:	2300      	movs	r3, #0
 800cf4c:	f7ff fa7e 	bl	800c44c <__aeabi_dcmplt>
 800cf50:	b938      	cbnz	r0, 800cf62 <sqrt+0x52>
 800cf52:	eeb0 0a49 	vmov.f32	s0, s18
 800cf56:	eef0 0a69 	vmov.f32	s1, s19
 800cf5a:	b00a      	add	sp, #40	; 0x28
 800cf5c:	ecbd 8b04 	vpop	{d8-d9}
 800cf60:	bd10      	pop	{r4, pc}
 800cf62:	4818      	ldr	r0, [pc, #96]	; (800cfc4 <sqrt+0xb4>)
 800cf64:	7824      	ldrb	r4, [r4, #0]
 800cf66:	9001      	str	r0, [sp, #4]
 800cf68:	2101      	movs	r1, #1
 800cf6a:	2200      	movs	r2, #0
 800cf6c:	9100      	str	r1, [sp, #0]
 800cf6e:	9208      	str	r2, [sp, #32]
 800cf70:	ed8d 8b04 	vstr	d8, [sp, #16]
 800cf74:	ed8d 8b02 	vstr	d8, [sp, #8]
 800cf78:	b974      	cbnz	r4, 800cf98 <sqrt+0x88>
 800cf7a:	2200      	movs	r2, #0
 800cf7c:	2300      	movs	r3, #0
 800cf7e:	ec43 2b17 	vmov	d7, r2, r3
 800cf82:	ed8d 7b06 	vstr	d7, [sp, #24]
 800cf86:	4668      	mov	r0, sp
 800cf88:	f000 ff1c 	bl	800ddc4 <matherr>
 800cf8c:	b170      	cbz	r0, 800cfac <sqrt+0x9c>
 800cf8e:	9808      	ldr	r0, [sp, #32]
 800cf90:	b988      	cbnz	r0, 800cfb6 <sqrt+0xa6>
 800cf92:	ed9d 9b06 	vldr	d9, [sp, #24]
 800cf96:	e7dc      	b.n	800cf52 <sqrt+0x42>
 800cf98:	2000      	movs	r0, #0
 800cf9a:	2100      	movs	r1, #0
 800cf9c:	4602      	mov	r2, r0
 800cf9e:	460b      	mov	r3, r1
 800cfa0:	f7ff f90c 	bl	800c1bc <__aeabi_ddiv>
 800cfa4:	2c02      	cmp	r4, #2
 800cfa6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cfaa:	d1ec      	bne.n	800cf86 <sqrt+0x76>
 800cfac:	f001 f89c 	bl	800e0e8 <__errno>
 800cfb0:	2321      	movs	r3, #33	; 0x21
 800cfb2:	6003      	str	r3, [r0, #0]
 800cfb4:	e7eb      	b.n	800cf8e <sqrt+0x7e>
 800cfb6:	f001 f897 	bl	800e0e8 <__errno>
 800cfba:	9908      	ldr	r1, [sp, #32]
 800cfbc:	6001      	str	r1, [r0, #0]
 800cfbe:	e7e8      	b.n	800cf92 <sqrt+0x82>
 800cfc0:	20000060 	.word	0x20000060
 800cfc4:	08013ee0 	.word	0x08013ee0

0800cfc8 <__ieee754_pow>:
 800cfc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfcc:	ee11 aa90 	vmov	sl, s3
 800cfd0:	ee11 ba10 	vmov	fp, s2
 800cfd4:	ee10 5a90 	vmov	r5, s1
 800cfd8:	f02a 4c00 	bic.w	ip, sl, #2147483648	; 0x80000000
 800cfdc:	ea5c 010b 	orrs.w	r1, ip, fp
 800cfe0:	b091      	sub	sp, #68	; 0x44
 800cfe2:	ee10 4a10 	vmov	r4, s0
 800cfe6:	ee11 0a10 	vmov	r0, s2
 800cfea:	ee10 2a10 	vmov	r2, s0
 800cfee:	ee11 9a90 	vmov	r9, s3
 800cff2:	462f      	mov	r7, r5
 800cff4:	d046      	beq.n	800d084 <__ieee754_pow+0xbc>
 800cff6:	2300      	movs	r3, #0
 800cff8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800cffc:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 800d000:	4598      	cmp	r8, r3
 800d002:	dd11      	ble.n	800d028 <__ieee754_pow+0x60>
 800d004:	f108 4840 	add.w	r8, r8, #3221225472	; 0xc0000000
 800d008:	f508 1b80 	add.w	fp, r8, #1048576	; 0x100000
 800d00c:	ea5b 0b02 	orrs.w	fp, fp, r2
 800d010:	d13e      	bne.n	800d090 <__ieee754_pow+0xc8>
 800d012:	f04f 0a00 	mov.w	sl, #0
 800d016:	f6c3 7af0 	movt	sl, #16368	; 0x3ff0
 800d01a:	465a      	mov	r2, fp
 800d01c:	4653      	mov	r3, sl
 800d01e:	ec43 2b10 	vmov	d0, r2, r3
 800d022:	b011      	add	sp, #68	; 0x44
 800d024:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d028:	d038      	beq.n	800d09c <__ieee754_pow+0xd4>
 800d02a:	2100      	movs	r1, #0
 800d02c:	f6c7 71f0 	movt	r1, #32752	; 0x7ff0
 800d030:	458c      	cmp	ip, r1
 800d032:	dce7      	bgt.n	800d004 <__ieee754_pow+0x3c>
 800d034:	f000 80bf 	beq.w	800d1b6 <__ieee754_pow+0x1ee>
 800d038:	2f00      	cmp	r7, #0
 800d03a:	f2c0 8092 	blt.w	800d162 <__ieee754_pow+0x19a>
 800d03e:	2600      	movs	r6, #0
 800d040:	2800      	cmp	r0, #0
 800d042:	d12f      	bne.n	800d0a4 <__ieee754_pow+0xdc>
 800d044:	2100      	movs	r1, #0
 800d046:	f6c7 71f0 	movt	r1, #32752	; 0x7ff0
 800d04a:	458c      	cmp	ip, r1
 800d04c:	f000 80b7 	beq.w	800d1be <__ieee754_pow+0x1f6>
 800d050:	2000      	movs	r0, #0
 800d052:	f6c3 70f0 	movt	r0, #16368	; 0x3ff0
 800d056:	4584      	cmp	ip, r0
 800d058:	f000 80a6 	beq.w	800d1a8 <__ieee754_pow+0x1e0>
 800d05c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800d060:	f000 83f9 	beq.w	800d856 <__ieee754_pow+0x88e>
 800d064:	2300      	movs	r3, #0
 800d066:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 800d06a:	4599      	cmp	r9, r3
 800d06c:	d11a      	bne.n	800d0a4 <__ieee754_pow+0xdc>
 800d06e:	2f00      	cmp	r7, #0
 800d070:	db18      	blt.n	800d0a4 <__ieee754_pow+0xdc>
 800d072:	4622      	mov	r2, r4
 800d074:	462b      	mov	r3, r5
 800d076:	ec43 2b10 	vmov	d0, r2, r3
 800d07a:	b011      	add	sp, #68	; 0x44
 800d07c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d080:	f000 bd4a 	b.w	800db18 <__ieee754_sqrt>
 800d084:	f04f 0a00 	mov.w	sl, #0
 800d088:	468b      	mov	fp, r1
 800d08a:	f6c3 7af0 	movt	sl, #16368	; 0x3ff0
 800d08e:	e7c4      	b.n	800d01a <__ieee754_pow+0x52>
 800d090:	485b      	ldr	r0, [pc, #364]	; (800d200 <__ieee754_pow+0x238>)
 800d092:	b011      	add	sp, #68	; 0x44
 800d094:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d098:	f000 be96 	b.w	800ddc8 <nan>
 800d09c:	2c00      	cmp	r4, #0
 800d09e:	d1b1      	bne.n	800d004 <__ieee754_pow+0x3c>
 800d0a0:	e7c3      	b.n	800d02a <__ieee754_pow+0x62>
 800d0a2:	2600      	movs	r6, #0
 800d0a4:	4620      	mov	r0, r4
 800d0a6:	4629      	mov	r1, r5
 800d0a8:	ec41 0b10 	vmov	d0, r0, r1
 800d0ac:	9201      	str	r2, [sp, #4]
 800d0ae:	f8cd c000 	str.w	ip, [sp]
 800d0b2:	f000 fe3d 	bl	800dd30 <fabs>
 800d0b6:	9a01      	ldr	r2, [sp, #4]
 800d0b8:	f8dd c000 	ldr.w	ip, [sp]
 800d0bc:	ee10 0a10 	vmov	r0, s0
 800d0c0:	ee10 1a90 	vmov	r1, s1
 800d0c4:	bb4a      	cbnz	r2, 800d11a <__ieee754_pow+0x152>
 800d0c6:	2300      	movs	r3, #0
 800d0c8:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 800d0cc:	4598      	cmp	r8, r3
 800d0ce:	d007      	beq.n	800d0e0 <__ieee754_pow+0x118>
 800d0d0:	f1b8 0f00 	cmp.w	r8, #0
 800d0d4:	d004      	beq.n	800d0e0 <__ieee754_pow+0x118>
 800d0d6:	2200      	movs	r2, #0
 800d0d8:	f6c3 72f0 	movt	r2, #16368	; 0x3ff0
 800d0dc:	4590      	cmp	r8, r2
 800d0de:	d11c      	bne.n	800d11a <__ieee754_pow+0x152>
 800d0e0:	f1b9 0f00 	cmp.w	r9, #0
 800d0e4:	f2c0 8422 	blt.w	800d92c <__ieee754_pow+0x964>
 800d0e8:	4683      	mov	fp, r0
 800d0ea:	468a      	mov	sl, r1
 800d0ec:	2f00      	cmp	r7, #0
 800d0ee:	da94      	bge.n	800d01a <__ieee754_pow+0x52>
 800d0f0:	f108 4340 	add.w	r3, r8, #3221225472	; 0xc0000000
 800d0f4:	f503 1280 	add.w	r2, r3, #1048576	; 0x100000
 800d0f8:	ea56 0302 	orrs.w	r3, r6, r2
 800d0fc:	f040 84b3 	bne.w	800da66 <__ieee754_pow+0xa9e>
 800d100:	4658      	mov	r0, fp
 800d102:	465a      	mov	r2, fp
 800d104:	4651      	mov	r1, sl
 800d106:	4653      	mov	r3, sl
 800d108:	f7fe fd7a 	bl	800bc00 <__aeabi_dsub>
 800d10c:	4602      	mov	r2, r0
 800d10e:	460b      	mov	r3, r1
 800d110:	f7ff f854 	bl	800c1bc <__aeabi_ddiv>
 800d114:	4683      	mov	fp, r0
 800d116:	468a      	mov	sl, r1
 800d118:	e77f      	b.n	800d01a <__ieee754_pow+0x52>
 800d11a:	0fff      	lsrs	r7, r7, #31
 800d11c:	3f01      	subs	r7, #1
 800d11e:	ea56 0307 	orrs.w	r3, r6, r7
 800d122:	d064      	beq.n	800d1ee <__ieee754_pow+0x226>
 800d124:	2300      	movs	r3, #0
 800d126:	f2c4 13e0 	movt	r3, #16864	; 0x41e0
 800d12a:	459c      	cmp	ip, r3
 800d12c:	dd6a      	ble.n	800d204 <__ieee754_pow+0x23c>
 800d12e:	2200      	movs	r2, #0
 800d130:	f2c4 32f0 	movt	r2, #17392	; 0x43f0
 800d134:	4594      	cmp	ip, r2
 800d136:	f340 840a 	ble.w	800d94e <__ieee754_pow+0x986>
 800d13a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800d13e:	f6c3 70ef 	movt	r0, #16367	; 0x3fef
 800d142:	4580      	cmp	r8, r0
 800d144:	f340 83ed 	ble.w	800d922 <__ieee754_pow+0x95a>
 800d148:	f1b9 0f00 	cmp.w	r9, #0
 800d14c:	dd49      	ble.n	800d1e2 <__ieee754_pow+0x21a>
 800d14e:	a12a      	add	r1, pc, #168	; (adr r1, 800d1f8 <__ieee754_pow+0x230>)
 800d150:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d154:	4602      	mov	r2, r0
 800d156:	460b      	mov	r3, r1
 800d158:	f7fe ff06 	bl	800bf68 <__aeabi_dmul>
 800d15c:	4683      	mov	fp, r0
 800d15e:	468a      	mov	sl, r1
 800d160:	e75b      	b.n	800d01a <__ieee754_pow+0x52>
 800d162:	f64f 76ff 	movw	r6, #65535	; 0xffff
 800d166:	f2c4 363f 	movt	r6, #17215	; 0x433f
 800d16a:	45b4      	cmp	ip, r6
 800d16c:	dc3d      	bgt.n	800d1ea <__ieee754_pow+0x222>
 800d16e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d172:	f6c3 73ef 	movt	r3, #16367	; 0x3fef
 800d176:	459c      	cmp	ip, r3
 800d178:	f77f af61 	ble.w	800d03e <__ieee754_pow+0x76>
 800d17c:	ea4f 562c 	mov.w	r6, ip, asr #20
 800d180:	f240 4113 	movw	r1, #1043	; 0x413
 800d184:	428e      	cmp	r6, r1
 800d186:	f340 8472 	ble.w	800da6e <__ieee754_pow+0xaa6>
 800d18a:	f5c6 6686 	rsb	r6, r6, #1072	; 0x430
 800d18e:	1cf3      	adds	r3, r6, #3
 800d190:	fa20 f103 	lsr.w	r1, r0, r3
 800d194:	fa01 f603 	lsl.w	r6, r1, r3
 800d198:	4286      	cmp	r6, r0
 800d19a:	f47f af50 	bne.w	800d03e <__ieee754_pow+0x76>
 800d19e:	f001 0301 	and.w	r3, r1, #1
 800d1a2:	f1c3 0602 	rsb	r6, r3, #2
 800d1a6:	e74b      	b.n	800d040 <__ieee754_pow+0x78>
 800d1a8:	f1b9 0f00 	cmp.w	r9, #0
 800d1ac:	f2c0 843f 	blt.w	800da2e <__ieee754_pow+0xa66>
 800d1b0:	46a3      	mov	fp, r4
 800d1b2:	46aa      	mov	sl, r5
 800d1b4:	e731      	b.n	800d01a <__ieee754_pow+0x52>
 800d1b6:	2800      	cmp	r0, #0
 800d1b8:	f43f af3e 	beq.w	800d038 <__ieee754_pow+0x70>
 800d1bc:	e722      	b.n	800d004 <__ieee754_pow+0x3c>
 800d1be:	f108 4140 	add.w	r1, r8, #3221225472	; 0xc0000000
 800d1c2:	f501 1380 	add.w	r3, r1, #1048576	; 0x100000
 800d1c6:	4313      	orrs	r3, r2
 800d1c8:	f000 833e 	beq.w	800d848 <__ieee754_pow+0x880>
 800d1cc:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800d1d0:	f6c3 70ef 	movt	r0, #16367	; 0x3fef
 800d1d4:	4580      	cmp	r8, r0
 800d1d6:	f340 839c 	ble.w	800d912 <__ieee754_pow+0x94a>
 800d1da:	f1b9 0f00 	cmp.w	r9, #0
 800d1de:	f6bf af1c 	bge.w	800d01a <__ieee754_pow+0x52>
 800d1e2:	f04f 0b00 	mov.w	fp, #0
 800d1e6:	46da      	mov	sl, fp
 800d1e8:	e717      	b.n	800d01a <__ieee754_pow+0x52>
 800d1ea:	2602      	movs	r6, #2
 800d1ec:	e728      	b.n	800d040 <__ieee754_pow+0x78>
 800d1ee:	4620      	mov	r0, r4
 800d1f0:	4629      	mov	r1, r5
 800d1f2:	4622      	mov	r2, r4
 800d1f4:	462b      	mov	r3, r5
 800d1f6:	e787      	b.n	800d108 <__ieee754_pow+0x140>
 800d1f8:	8800759c 	.word	0x8800759c
 800d1fc:	7e37e43c 	.word	0x7e37e43c
 800d200:	08013f60 	.word	0x08013f60
 800d204:	f5b8 1f80 	cmp.w	r8, #1048576	; 0x100000
 800d208:	f280 839f 	bge.w	800d94a <__ieee754_pow+0x982>
 800d20c:	2300      	movs	r3, #0
 800d20e:	2200      	movs	r2, #0
 800d210:	f2c4 3340 	movt	r3, #17216	; 0x4340
 800d214:	f7fe fea8 	bl	800bf68 <__aeabi_dmul>
 800d218:	f06f 0434 	mvn.w	r4, #52	; 0x34
 800d21c:	4688      	mov	r8, r1
 800d21e:	f028 437f 	bic.w	r3, r8, #4278190080	; 0xff000000
 800d222:	ea4f 5528 	mov.w	r5, r8, asr #20
 800d226:	f649 028e 	movw	r2, #39054	; 0x988e
 800d22a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800d22e:	f2a5 3eff 	subw	lr, r5, #1023	; 0x3ff
 800d232:	f2c0 0203 	movt	r2, #3
 800d236:	f041 537f 	orr.w	r3, r1, #1069547520	; 0x3fc00000
 800d23a:	eb0e 0804 	add.w	r8, lr, r4
 800d23e:	4291      	cmp	r1, r2
 800d240:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
 800d244:	f443 1540 	orr.w	r5, r3, #3145728	; 0x300000
 800d248:	f340 837c 	ble.w	800d944 <__ieee754_pow+0x97c>
 800d24c:	f24b 6479 	movw	r4, #46713	; 0xb679
 800d250:	f2c0 040b 	movt	r4, #11
 800d254:	42a1      	cmp	r1, r4
 800d256:	f340 8419 	ble.w	800da8c <__ieee754_pow+0xac4>
 800d25a:	4641      	mov	r1, r8
 800d25c:	2400      	movs	r4, #0
 800d25e:	1c4a      	adds	r2, r1, #1
 800d260:	920f      	str	r2, [sp, #60]	; 0x3c
 800d262:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800d266:	46a1      	mov	r9, r4
 800d268:	4602      	mov	r2, r0
 800d26a:	48ab      	ldr	r0, [pc, #684]	; (800d518 <__ieee754_pow+0x550>)
 800d26c:	ea4f 0cc9 	mov.w	ip, r9, lsl #3
 800d270:	eb00 010c 	add.w	r1, r0, ip
 800d274:	e9d1 8900 	ldrd	r8, r9, [r1]
 800d278:	462b      	mov	r3, r5
 800d27a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d27e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d282:	4642      	mov	r2, r8
 800d284:	464b      	mov	r3, r9
 800d286:	f8cd c000 	str.w	ip, [sp]
 800d28a:	f7fe fcb9 	bl	800bc00 <__aeabi_dsub>
 800d28e:	4642      	mov	r2, r8
 800d290:	464b      	mov	r3, r9
 800d292:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800d296:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d29a:	f7fe fcb3 	bl	800bc04 <__adddf3>
 800d29e:	460b      	mov	r3, r1
 800d2a0:	2100      	movs	r1, #0
 800d2a2:	4602      	mov	r2, r0
 800d2a4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800d2a8:	2000      	movs	r0, #0
 800d2aa:	f7fe ff87 	bl	800c1bc <__aeabi_ddiv>
 800d2ae:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800d2b2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800d2b6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d2ba:	f7fe fe55 	bl	800bf68 <__aeabi_dmul>
 800d2be:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d2c2:	ed9d 7b06 	vldr	d7, [sp, #24]
 800d2c6:	2000      	movs	r0, #0
 800d2c8:	ed8d 7b08 	vstr	d7, [sp, #32]
 800d2cc:	9008      	str	r0, [sp, #32]
 800d2ce:	ed9d 0b08 	vldr	d0, [sp, #32]
 800d2d2:	106b      	asrs	r3, r5, #1
 800d2d4:	f043 5500 	orr.w	r5, r3, #536870912	; 0x20000000
 800d2d8:	f505 2100 	add.w	r1, r5, #524288	; 0x80000
 800d2dc:	190b      	adds	r3, r1, r4
 800d2de:	2200      	movs	r2, #0
 800d2e0:	ec51 0b10 	vmov	r0, r1, d0
 800d2e4:	ed8d 0b02 	vstr	d0, [sp, #8]
 800d2e8:	4614      	mov	r4, r2
 800d2ea:	461d      	mov	r5, r3
 800d2ec:	f7fe fe3c 	bl	800bf68 <__aeabi_dmul>
 800d2f0:	4602      	mov	r2, r0
 800d2f2:	460b      	mov	r3, r1
 800d2f4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d2f8:	f7fe fc82 	bl	800bc00 <__aeabi_dsub>
 800d2fc:	4642      	mov	r2, r8
 800d2fe:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800d302:	464b      	mov	r3, r9
 800d304:	4620      	mov	r0, r4
 800d306:	4629      	mov	r1, r5
 800d308:	f7fe fc7a 	bl	800bc00 <__aeabi_dsub>
 800d30c:	4602      	mov	r2, r0
 800d30e:	460b      	mov	r3, r1
 800d310:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d314:	f7fe fc74 	bl	800bc00 <__aeabi_dsub>
 800d318:	4602      	mov	r2, r0
 800d31a:	460b      	mov	r3, r1
 800d31c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d320:	f7fe fe22 	bl	800bf68 <__aeabi_dmul>
 800d324:	4602      	mov	r2, r0
 800d326:	460b      	mov	r3, r1
 800d328:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d32c:	f7fe fc68 	bl	800bc00 <__aeabi_dsub>
 800d330:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800d334:	f7fe fe18 	bl	800bf68 <__aeabi_dmul>
 800d338:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d33c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d340:	4602      	mov	r2, r0
 800d342:	460b      	mov	r3, r1
 800d344:	f7fe fe10 	bl	800bf68 <__aeabi_dmul>
 800d348:	4602      	mov	r2, r0
 800d34a:	460b      	mov	r3, r1
 800d34c:	4604      	mov	r4, r0
 800d34e:	460d      	mov	r5, r1
 800d350:	f7fe fe0a 	bl	800bf68 <__aeabi_dmul>
 800d354:	a35e      	add	r3, pc, #376	; (adr r3, 800d4d0 <__ieee754_pow+0x508>)
 800d356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d35a:	4680      	mov	r8, r0
 800d35c:	4689      	mov	r9, r1
 800d35e:	4620      	mov	r0, r4
 800d360:	4629      	mov	r1, r5
 800d362:	f7fe fe01 	bl	800bf68 <__aeabi_dmul>
 800d366:	a35c      	add	r3, pc, #368	; (adr r3, 800d4d8 <__ieee754_pow+0x510>)
 800d368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d36c:	f7fe fc4a 	bl	800bc04 <__adddf3>
 800d370:	4622      	mov	r2, r4
 800d372:	462b      	mov	r3, r5
 800d374:	f7fe fdf8 	bl	800bf68 <__aeabi_dmul>
 800d378:	a359      	add	r3, pc, #356	; (adr r3, 800d4e0 <__ieee754_pow+0x518>)
 800d37a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d37e:	f7fe fc41 	bl	800bc04 <__adddf3>
 800d382:	4622      	mov	r2, r4
 800d384:	462b      	mov	r3, r5
 800d386:	f7fe fdef 	bl	800bf68 <__aeabi_dmul>
 800d38a:	a357      	add	r3, pc, #348	; (adr r3, 800d4e8 <__ieee754_pow+0x520>)
 800d38c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d390:	f7fe fc38 	bl	800bc04 <__adddf3>
 800d394:	4622      	mov	r2, r4
 800d396:	462b      	mov	r3, r5
 800d398:	f7fe fde6 	bl	800bf68 <__aeabi_dmul>
 800d39c:	a354      	add	r3, pc, #336	; (adr r3, 800d4f0 <__ieee754_pow+0x528>)
 800d39e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3a2:	f7fe fc2f 	bl	800bc04 <__adddf3>
 800d3a6:	4622      	mov	r2, r4
 800d3a8:	462b      	mov	r3, r5
 800d3aa:	f7fe fddd 	bl	800bf68 <__aeabi_dmul>
 800d3ae:	a352      	add	r3, pc, #328	; (adr r3, 800d4f8 <__ieee754_pow+0x530>)
 800d3b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3b4:	f7fe fc26 	bl	800bc04 <__adddf3>
 800d3b8:	4602      	mov	r2, r0
 800d3ba:	460b      	mov	r3, r1
 800d3bc:	4640      	mov	r0, r8
 800d3be:	4649      	mov	r1, r9
 800d3c0:	f7fe fdd2 	bl	800bf68 <__aeabi_dmul>
 800d3c4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d3c8:	4604      	mov	r4, r0
 800d3ca:	460d      	mov	r5, r1
 800d3cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d3d0:	f7fe fc18 	bl	800bc04 <__adddf3>
 800d3d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d3d8:	f7fe fdc6 	bl	800bf68 <__aeabi_dmul>
 800d3dc:	4622      	mov	r2, r4
 800d3de:	462b      	mov	r3, r5
 800d3e0:	f7fe fc10 	bl	800bc04 <__adddf3>
 800d3e4:	4680      	mov	r8, r0
 800d3e6:	4689      	mov	r9, r1
 800d3e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d3ec:	4602      	mov	r2, r0
 800d3ee:	460b      	mov	r3, r1
 800d3f0:	f7fe fdba 	bl	800bf68 <__aeabi_dmul>
 800d3f4:	2200      	movs	r2, #0
 800d3f6:	2300      	movs	r3, #0
 800d3f8:	f2c4 0308 	movt	r3, #16392	; 0x4008
 800d3fc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800d400:	f7fe fc00 	bl	800bc04 <__adddf3>
 800d404:	4642      	mov	r2, r8
 800d406:	464b      	mov	r3, r9
 800d408:	f7fe fbfc 	bl	800bc04 <__adddf3>
 800d40c:	9a08      	ldr	r2, [sp, #32]
 800d40e:	460d      	mov	r5, r1
 800d410:	462b      	mov	r3, r5
 800d412:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d416:	4614      	mov	r4, r2
 800d418:	f7fe fda6 	bl	800bf68 <__aeabi_dmul>
 800d41c:	4622      	mov	r2, r4
 800d41e:	462b      	mov	r3, r5
 800d420:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d424:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d428:	f7fe fd9e 	bl	800bf68 <__aeabi_dmul>
 800d42c:	2300      	movs	r3, #0
 800d42e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d432:	2200      	movs	r2, #0
 800d434:	4620      	mov	r0, r4
 800d436:	4629      	mov	r1, r5
 800d438:	f2c4 0308 	movt	r3, #16392	; 0x4008
 800d43c:	f7fe fbe0 	bl	800bc00 <__aeabi_dsub>
 800d440:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d444:	f7fe fbdc 	bl	800bc00 <__aeabi_dsub>
 800d448:	4602      	mov	r2, r0
 800d44a:	460b      	mov	r3, r1
 800d44c:	4640      	mov	r0, r8
 800d44e:	4649      	mov	r1, r9
 800d450:	f7fe fbd6 	bl	800bc00 <__aeabi_dsub>
 800d454:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d458:	f7fe fd86 	bl	800bf68 <__aeabi_dmul>
 800d45c:	4602      	mov	r2, r0
 800d45e:	460b      	mov	r3, r1
 800d460:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d464:	f7fe fbce 	bl	800bc04 <__adddf3>
 800d468:	4680      	mov	r8, r0
 800d46a:	4689      	mov	r9, r1
 800d46c:	4642      	mov	r2, r8
 800d46e:	464b      	mov	r3, r9
 800d470:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d474:	f7fe fbc6 	bl	800bc04 <__adddf3>
 800d478:	9b08      	ldr	r3, [sp, #32]
 800d47a:	461c      	mov	r4, r3
 800d47c:	4620      	mov	r0, r4
 800d47e:	a320      	add	r3, pc, #128	; (adr r3, 800d500 <__ieee754_pow+0x538>)
 800d480:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d484:	460d      	mov	r5, r1
 800d486:	f7fe fd6f 	bl	800bf68 <__aeabi_dmul>
 800d48a:	a31f      	add	r3, pc, #124	; (adr r3, 800d508 <__ieee754_pow+0x540>)
 800d48c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d490:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d494:	4620      	mov	r0, r4
 800d496:	4629      	mov	r1, r5
 800d498:	f7fe fd66 	bl	800bf68 <__aeabi_dmul>
 800d49c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d4a0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d4a4:	4620      	mov	r0, r4
 800d4a6:	4629      	mov	r1, r5
 800d4a8:	f7fe fbaa 	bl	800bc00 <__aeabi_dsub>
 800d4ac:	4602      	mov	r2, r0
 800d4ae:	460b      	mov	r3, r1
 800d4b0:	4640      	mov	r0, r8
 800d4b2:	4649      	mov	r1, r9
 800d4b4:	f7fe fba4 	bl	800bc00 <__aeabi_dsub>
 800d4b8:	a315      	add	r3, pc, #84	; (adr r3, 800d510 <__ieee754_pow+0x548>)
 800d4ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4be:	f7fe fd53 	bl	800bf68 <__aeabi_dmul>
 800d4c2:	4602      	mov	r2, r0
 800d4c4:	460b      	mov	r3, r1
 800d4c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d4ca:	f7fe fb9b 	bl	800bc04 <__adddf3>
 800d4ce:	e025      	b.n	800d51c <__ieee754_pow+0x554>
 800d4d0:	4a454eef 	.word	0x4a454eef
 800d4d4:	3fca7e28 	.word	0x3fca7e28
 800d4d8:	93c9db65 	.word	0x93c9db65
 800d4dc:	3fcd864a 	.word	0x3fcd864a
 800d4e0:	a91d4101 	.word	0xa91d4101
 800d4e4:	3fd17460 	.word	0x3fd17460
 800d4e8:	518f264d 	.word	0x518f264d
 800d4ec:	3fd55555 	.word	0x3fd55555
 800d4f0:	db6fabff 	.word	0xdb6fabff
 800d4f4:	3fdb6db6 	.word	0x3fdb6db6
 800d4f8:	33333303 	.word	0x33333303
 800d4fc:	3fe33333 	.word	0x3fe33333
 800d500:	e0000000 	.word	0xe0000000
 800d504:	3feec709 	.word	0x3feec709
 800d508:	145b01f5 	.word	0x145b01f5
 800d50c:	be3e2fe0 	.word	0xbe3e2fe0
 800d510:	dc3a03fd 	.word	0xdc3a03fd
 800d514:	3feec709 	.word	0x3feec709
 800d518:	08013f08 	.word	0x08013f08
 800d51c:	f8dd c000 	ldr.w	ip, [sp]
 800d520:	4baf      	ldr	r3, [pc, #700]	; (800d7e0 <__ieee754_pow+0x818>)
 800d522:	eb03 020c 	add.w	r2, r3, ip
 800d526:	e9d2 2300 	ldrd	r2, r3, [r2]
 800d52a:	f7fe fb6b 	bl	800bc04 <__adddf3>
 800d52e:	4680      	mov	r8, r0
 800d530:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800d532:	4689      	mov	r9, r1
 800d534:	f7fe fcb2 	bl	800be9c <__aeabi_i2d>
 800d538:	f8dd c000 	ldr.w	ip, [sp]
 800d53c:	460d      	mov	r5, r1
 800d53e:	49a9      	ldr	r1, [pc, #676]	; (800d7e4 <__ieee754_pow+0x81c>)
 800d540:	4604      	mov	r4, r0
 800d542:	eb01 000c 	add.w	r0, r1, ip
 800d546:	ed90 1b00 	vldr	d1, [r0]
 800d54a:	4642      	mov	r2, r8
 800d54c:	ed8d 1b06 	vstr	d1, [sp, #24]
 800d550:	464b      	mov	r3, r9
 800d552:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d556:	f7fe fb55 	bl	800bc04 <__adddf3>
 800d55a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d55e:	f7fe fb51 	bl	800bc04 <__adddf3>
 800d562:	4622      	mov	r2, r4
 800d564:	462b      	mov	r3, r5
 800d566:	f7fe fb4d 	bl	800bc04 <__adddf3>
 800d56a:	9b08      	ldr	r3, [sp, #32]
 800d56c:	4622      	mov	r2, r4
 800d56e:	4618      	mov	r0, r3
 800d570:	462b      	mov	r3, r5
 800d572:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d576:	f7fe fb43 	bl	800bc00 <__aeabi_dsub>
 800d57a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d57e:	f7fe fb3f 	bl	800bc00 <__aeabi_dsub>
 800d582:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d586:	f7fe fb3b 	bl	800bc00 <__aeabi_dsub>
 800d58a:	4602      	mov	r2, r0
 800d58c:	460b      	mov	r3, r1
 800d58e:	4640      	mov	r0, r8
 800d590:	4649      	mov	r1, r9
 800d592:	f7fe fb35 	bl	800bc00 <__aeabi_dsub>
 800d596:	4680      	mov	r8, r0
 800d598:	4689      	mov	r9, r1
 800d59a:	3e01      	subs	r6, #1
 800d59c:	433e      	orrs	r6, r7
 800d59e:	f040 81b3 	bne.w	800d908 <__ieee754_pow+0x940>
 800d5a2:	ed9f 3b7b 	vldr	d3, [pc, #492]	; 800d790 <__ieee754_pow+0x7c8>
 800d5a6:	ed8d 3b08 	vstr	d3, [sp, #32]
 800d5aa:	2400      	movs	r4, #0
 800d5ac:	4622      	mov	r2, r4
 800d5ae:	4653      	mov	r3, sl
 800d5b0:	4658      	mov	r0, fp
 800d5b2:	4651      	mov	r1, sl
 800d5b4:	f7fe fb24 	bl	800bc00 <__aeabi_dsub>
 800d5b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d5bc:	f7fe fcd4 	bl	800bf68 <__aeabi_dmul>
 800d5c0:	4655      	mov	r5, sl
 800d5c2:	4606      	mov	r6, r0
 800d5c4:	460f      	mov	r7, r1
 800d5c6:	4642      	mov	r2, r8
 800d5c8:	464b      	mov	r3, r9
 800d5ca:	4658      	mov	r0, fp
 800d5cc:	4629      	mov	r1, r5
 800d5ce:	f7fe fccb 	bl	800bf68 <__aeabi_dmul>
 800d5d2:	4602      	mov	r2, r0
 800d5d4:	460b      	mov	r3, r1
 800d5d6:	4630      	mov	r0, r6
 800d5d8:	4639      	mov	r1, r7
 800d5da:	f7fe fb13 	bl	800bc04 <__adddf3>
 800d5de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d5e2:	4682      	mov	sl, r0
 800d5e4:	468b      	mov	fp, r1
 800d5e6:	4620      	mov	r0, r4
 800d5e8:	4629      	mov	r1, r5
 800d5ea:	f7fe fcbd 	bl	800bf68 <__aeabi_dmul>
 800d5ee:	4604      	mov	r4, r0
 800d5f0:	460d      	mov	r5, r1
 800d5f2:	4650      	mov	r0, sl
 800d5f4:	4659      	mov	r1, fp
 800d5f6:	4622      	mov	r2, r4
 800d5f8:	462b      	mov	r3, r5
 800d5fa:	f7fe fb03 	bl	800bc04 <__adddf3>
 800d5fe:	f64f 78ff 	movw	r8, #65535	; 0xffff
 800d602:	f2c4 088f 	movt	r8, #16527	; 0x408f
 800d606:	4541      	cmp	r1, r8
 800d608:	4606      	mov	r6, r0
 800d60a:	460f      	mov	r7, r1
 800d60c:	4689      	mov	r9, r1
 800d60e:	f340 8125 	ble.w	800d85c <__ieee754_pow+0x894>
 800d612:	f101 403f 	add.w	r0, r1, #3204448256	; 0xbf000000
 800d616:	f500 01e0 	add.w	r1, r0, #7340032	; 0x700000
 800d61a:	ea51 0306 	orrs.w	r3, r1, r6
 800d61e:	f040 8212 	bne.w	800da46 <__ieee754_pow+0xa7e>
 800d622:	a35d      	add	r3, pc, #372	; (adr r3, 800d798 <__ieee754_pow+0x7d0>)
 800d624:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d628:	4650      	mov	r0, sl
 800d62a:	4659      	mov	r1, fp
 800d62c:	f7fe faea 	bl	800bc04 <__adddf3>
 800d630:	4622      	mov	r2, r4
 800d632:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d636:	462b      	mov	r3, r5
 800d638:	4630      	mov	r0, r6
 800d63a:	4639      	mov	r1, r7
 800d63c:	f7fe fae0 	bl	800bc00 <__aeabi_dsub>
 800d640:	4602      	mov	r2, r0
 800d642:	460b      	mov	r3, r1
 800d644:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d648:	f7fe ff1e 	bl	800c488 <__aeabi_dcmpgt>
 800d64c:	2800      	cmp	r0, #0
 800d64e:	f040 81fa 	bne.w	800da46 <__ieee754_pow+0xa7e>
 800d652:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800d656:	2600      	movs	r6, #0
 800d658:	f6c3 76e0 	movt	r6, #16352	; 0x3fe0
 800d65c:	45b0      	cmp	r8, r6
 800d65e:	f300 811b 	bgt.w	800d898 <__ieee754_pow+0x8d0>
 800d662:	f04f 0c00 	mov.w	ip, #0
 800d666:	f8cd c008 	str.w	ip, [sp, #8]
 800d66a:	2600      	movs	r6, #0
 800d66c:	a34c      	add	r3, pc, #304	; (adr r3, 800d7a0 <__ieee754_pow+0x7d8>)
 800d66e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d672:	4630      	mov	r0, r6
 800d674:	4639      	mov	r1, r7
 800d676:	f8cd c000 	str.w	ip, [sp]
 800d67a:	f7fe fc75 	bl	800bf68 <__aeabi_dmul>
 800d67e:	4622      	mov	r2, r4
 800d680:	4680      	mov	r8, r0
 800d682:	4689      	mov	r9, r1
 800d684:	462b      	mov	r3, r5
 800d686:	4630      	mov	r0, r6
 800d688:	4639      	mov	r1, r7
 800d68a:	f7fe fab9 	bl	800bc00 <__aeabi_dsub>
 800d68e:	4602      	mov	r2, r0
 800d690:	460b      	mov	r3, r1
 800d692:	4650      	mov	r0, sl
 800d694:	4659      	mov	r1, fp
 800d696:	f7fe fab3 	bl	800bc00 <__aeabi_dsub>
 800d69a:	a343      	add	r3, pc, #268	; (adr r3, 800d7a8 <__ieee754_pow+0x7e0>)
 800d69c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6a0:	f7fe fc62 	bl	800bf68 <__aeabi_dmul>
 800d6a4:	a342      	add	r3, pc, #264	; (adr r3, 800d7b0 <__ieee754_pow+0x7e8>)
 800d6a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6aa:	4604      	mov	r4, r0
 800d6ac:	460d      	mov	r5, r1
 800d6ae:	4630      	mov	r0, r6
 800d6b0:	4639      	mov	r1, r7
 800d6b2:	f7fe fc59 	bl	800bf68 <__aeabi_dmul>
 800d6b6:	4602      	mov	r2, r0
 800d6b8:	460b      	mov	r3, r1
 800d6ba:	4620      	mov	r0, r4
 800d6bc:	4629      	mov	r1, r5
 800d6be:	f7fe faa1 	bl	800bc04 <__adddf3>
 800d6c2:	4606      	mov	r6, r0
 800d6c4:	460f      	mov	r7, r1
 800d6c6:	4632      	mov	r2, r6
 800d6c8:	463b      	mov	r3, r7
 800d6ca:	4640      	mov	r0, r8
 800d6cc:	4649      	mov	r1, r9
 800d6ce:	f7fe fa99 	bl	800bc04 <__adddf3>
 800d6d2:	4642      	mov	r2, r8
 800d6d4:	464b      	mov	r3, r9
 800d6d6:	4604      	mov	r4, r0
 800d6d8:	460d      	mov	r5, r1
 800d6da:	f7fe fa91 	bl	800bc00 <__aeabi_dsub>
 800d6de:	4602      	mov	r2, r0
 800d6e0:	460b      	mov	r3, r1
 800d6e2:	4630      	mov	r0, r6
 800d6e4:	4639      	mov	r1, r7
 800d6e6:	f7fe fa8b 	bl	800bc00 <__aeabi_dsub>
 800d6ea:	4622      	mov	r2, r4
 800d6ec:	4682      	mov	sl, r0
 800d6ee:	468b      	mov	fp, r1
 800d6f0:	462b      	mov	r3, r5
 800d6f2:	4620      	mov	r0, r4
 800d6f4:	4629      	mov	r1, r5
 800d6f6:	f7fe fc37 	bl	800bf68 <__aeabi_dmul>
 800d6fa:	a32f      	add	r3, pc, #188	; (adr r3, 800d7b8 <__ieee754_pow+0x7f0>)
 800d6fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d700:	4606      	mov	r6, r0
 800d702:	460f      	mov	r7, r1
 800d704:	f7fe fc30 	bl	800bf68 <__aeabi_dmul>
 800d708:	a32d      	add	r3, pc, #180	; (adr r3, 800d7c0 <__ieee754_pow+0x7f8>)
 800d70a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d70e:	f7fe fa77 	bl	800bc00 <__aeabi_dsub>
 800d712:	4632      	mov	r2, r6
 800d714:	463b      	mov	r3, r7
 800d716:	f7fe fc27 	bl	800bf68 <__aeabi_dmul>
 800d71a:	a32b      	add	r3, pc, #172	; (adr r3, 800d7c8 <__ieee754_pow+0x800>)
 800d71c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d720:	f7fe fa70 	bl	800bc04 <__adddf3>
 800d724:	4632      	mov	r2, r6
 800d726:	463b      	mov	r3, r7
 800d728:	f7fe fc1e 	bl	800bf68 <__aeabi_dmul>
 800d72c:	a328      	add	r3, pc, #160	; (adr r3, 800d7d0 <__ieee754_pow+0x808>)
 800d72e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d732:	f7fe fa65 	bl	800bc00 <__aeabi_dsub>
 800d736:	4632      	mov	r2, r6
 800d738:	463b      	mov	r3, r7
 800d73a:	f7fe fc15 	bl	800bf68 <__aeabi_dmul>
 800d73e:	a326      	add	r3, pc, #152	; (adr r3, 800d7d8 <__ieee754_pow+0x810>)
 800d740:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d744:	f7fe fa5e 	bl	800bc04 <__adddf3>
 800d748:	4632      	mov	r2, r6
 800d74a:	463b      	mov	r3, r7
 800d74c:	f7fe fc0c 	bl	800bf68 <__aeabi_dmul>
 800d750:	4602      	mov	r2, r0
 800d752:	460b      	mov	r3, r1
 800d754:	4620      	mov	r0, r4
 800d756:	4629      	mov	r1, r5
 800d758:	f7fe fa52 	bl	800bc00 <__aeabi_dsub>
 800d75c:	4606      	mov	r6, r0
 800d75e:	460f      	mov	r7, r1
 800d760:	4632      	mov	r2, r6
 800d762:	463b      	mov	r3, r7
 800d764:	4620      	mov	r0, r4
 800d766:	4629      	mov	r1, r5
 800d768:	f7fe fbfe 	bl	800bf68 <__aeabi_dmul>
 800d76c:	2200      	movs	r2, #0
 800d76e:	4680      	mov	r8, r0
 800d770:	4689      	mov	r9, r1
 800d772:	4630      	mov	r0, r6
 800d774:	4639      	mov	r1, r7
 800d776:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d77a:	f7fe fa41 	bl	800bc00 <__aeabi_dsub>
 800d77e:	4602      	mov	r2, r0
 800d780:	460b      	mov	r3, r1
 800d782:	4640      	mov	r0, r8
 800d784:	4649      	mov	r1, r9
 800d786:	f7fe fd19 	bl	800c1bc <__aeabi_ddiv>
 800d78a:	4652      	mov	r2, sl
 800d78c:	e02c      	b.n	800d7e8 <__ieee754_pow+0x820>
 800d78e:	bf00      	nop
 800d790:	00000000 	.word	0x00000000
 800d794:	bff00000 	.word	0xbff00000
 800d798:	652b82fe 	.word	0x652b82fe
 800d79c:	3c971547 	.word	0x3c971547
 800d7a0:	00000000 	.word	0x00000000
 800d7a4:	3fe62e43 	.word	0x3fe62e43
 800d7a8:	fefa39ef 	.word	0xfefa39ef
 800d7ac:	3fe62e42 	.word	0x3fe62e42
 800d7b0:	0ca86c39 	.word	0x0ca86c39
 800d7b4:	be205c61 	.word	0xbe205c61
 800d7b8:	72bea4d0 	.word	0x72bea4d0
 800d7bc:	3e663769 	.word	0x3e663769
 800d7c0:	c5d26bf1 	.word	0xc5d26bf1
 800d7c4:	3ebbbd41 	.word	0x3ebbbd41
 800d7c8:	af25de2c 	.word	0xaf25de2c
 800d7cc:	3f11566a 	.word	0x3f11566a
 800d7d0:	16bebd93 	.word	0x16bebd93
 800d7d4:	3f66c16c 	.word	0x3f66c16c
 800d7d8:	5555553e 	.word	0x5555553e
 800d7dc:	3fc55555 	.word	0x3fc55555
 800d7e0:	08013ef8 	.word	0x08013ef8
 800d7e4:	08013ee8 	.word	0x08013ee8
 800d7e8:	4606      	mov	r6, r0
 800d7ea:	460f      	mov	r7, r1
 800d7ec:	465b      	mov	r3, fp
 800d7ee:	4620      	mov	r0, r4
 800d7f0:	4629      	mov	r1, r5
 800d7f2:	f7fe fbb9 	bl	800bf68 <__aeabi_dmul>
 800d7f6:	4652      	mov	r2, sl
 800d7f8:	465b      	mov	r3, fp
 800d7fa:	f7fe fa03 	bl	800bc04 <__adddf3>
 800d7fe:	4602      	mov	r2, r0
 800d800:	460b      	mov	r3, r1
 800d802:	4630      	mov	r0, r6
 800d804:	4639      	mov	r1, r7
 800d806:	f7fe f9fb 	bl	800bc00 <__aeabi_dsub>
 800d80a:	4622      	mov	r2, r4
 800d80c:	462b      	mov	r3, r5
 800d80e:	f7fe f9f7 	bl	800bc00 <__aeabi_dsub>
 800d812:	460b      	mov	r3, r1
 800d814:	2100      	movs	r1, #0
 800d816:	4602      	mov	r2, r0
 800d818:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800d81c:	2000      	movs	r0, #0
 800d81e:	f7fe f9ef 	bl	800bc00 <__aeabi_dsub>
 800d822:	f8dd c000 	ldr.w	ip, [sp]
 800d826:	eb0c 0201 	add.w	r2, ip, r1
 800d82a:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 800d82e:	f2c0 8146 	blt.w	800dabe <__ieee754_pow+0xaf6>
 800d832:	4611      	mov	r1, r2
 800d834:	460b      	mov	r3, r1
 800d836:	4602      	mov	r2, r0
 800d838:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d83c:	f7fe fb94 	bl	800bf68 <__aeabi_dmul>
 800d840:	4683      	mov	fp, r0
 800d842:	468a      	mov	sl, r1
 800d844:	f7ff bbe9 	b.w	800d01a <__ieee754_pow+0x52>
 800d848:	f04f 0a00 	mov.w	sl, #0
 800d84c:	4683      	mov	fp, r0
 800d84e:	f6c3 7af0 	movt	sl, #16368	; 0x3ff0
 800d852:	f7ff bbe2 	b.w	800d01a <__ieee754_pow+0x52>
 800d856:	4620      	mov	r0, r4
 800d858:	4629      	mov	r1, r5
 800d85a:	e47b      	b.n	800d154 <__ieee754_pow+0x18c>
 800d85c:	f64c 33ff 	movw	r3, #52223	; 0xcbff
 800d860:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 800d864:	f2c4 0390 	movt	r3, #16528	; 0x4090
 800d868:	4598      	cmp	r8, r3
 800d86a:	f77f aef4 	ble.w	800d656 <__ieee754_pow+0x68e>
 800d86e:	f44f 5350 	mov.w	r3, #13312	; 0x3400
 800d872:	f6c3 736f 	movt	r3, #16239	; 0x3f6f
 800d876:	18cb      	adds	r3, r1, r3
 800d878:	4303      	orrs	r3, r0
 800d87a:	f040 810d 	bne.w	800da98 <__ieee754_pow+0xad0>
 800d87e:	4622      	mov	r2, r4
 800d880:	462b      	mov	r3, r5
 800d882:	f7fe f9bd 	bl	800bc00 <__aeabi_dsub>
 800d886:	4602      	mov	r2, r0
 800d888:	460b      	mov	r3, r1
 800d88a:	4650      	mov	r0, sl
 800d88c:	4659      	mov	r1, fp
 800d88e:	f7fe fde7 	bl	800c460 <__aeabi_dcmple>
 800d892:	2800      	cmp	r0, #0
 800d894:	f040 8100 	bne.w	800da98 <__ieee754_pow+0xad0>
 800d898:	ea4f 5728 	mov.w	r7, r8, asr #20
 800d89c:	f2a7 32fe 	subw	r2, r7, #1022	; 0x3fe
 800d8a0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800d8a4:	fa43 f302 	asr.w	r3, r3, r2
 800d8a8:	eb03 0109 	add.w	r1, r3, r9
 800d8ac:	f3c1 500a 	ubfx	r0, r1, #20, #11
 800d8b0:	f64f 76ff 	movw	r6, #65535	; 0xffff
 800d8b4:	f2a0 37ff 	subw	r7, r0, #1023	; 0x3ff
 800d8b8:	f2c0 060f 	movt	r6, #15
 800d8bc:	f021 487f 	bic.w	r8, r1, #4278190080	; 0xff000000
 800d8c0:	fa46 f307 	asr.w	r3, r6, r7
 800d8c4:	f5c0 6082 	rsb	r0, r0, #1040	; 0x410
 800d8c8:	f428 0670 	bic.w	r6, r8, #15728640	; 0xf00000
 800d8cc:	ea21 0303 	bic.w	r3, r1, r3
 800d8d0:	f446 1780 	orr.w	r7, r6, #1048576	; 0x100000
 800d8d4:	1cc1      	adds	r1, r0, #3
 800d8d6:	2200      	movs	r2, #0
 800d8d8:	fa47 f601 	asr.w	r6, r7, r1
 800d8dc:	f1b9 0f00 	cmp.w	r9, #0
 800d8e0:	9602      	str	r6, [sp, #8]
 800d8e2:	f2c0 80e9 	blt.w	800dab8 <__ieee754_pow+0xaf0>
 800d8e6:	4620      	mov	r0, r4
 800d8e8:	4629      	mov	r1, r5
 800d8ea:	f7fe f989 	bl	800bc00 <__aeabi_dsub>
 800d8ee:	4604      	mov	r4, r0
 800d8f0:	460d      	mov	r5, r1
 800d8f2:	4622      	mov	r2, r4
 800d8f4:	4650      	mov	r0, sl
 800d8f6:	4659      	mov	r1, fp
 800d8f8:	462b      	mov	r3, r5
 800d8fa:	f7fe f983 	bl	800bc04 <__adddf3>
 800d8fe:	9a02      	ldr	r2, [sp, #8]
 800d900:	460f      	mov	r7, r1
 800d902:	ea4f 5c02 	mov.w	ip, r2, lsl #20
 800d906:	e6b0      	b.n	800d66a <__ieee754_pow+0x6a2>
 800d908:	ed9f 2b75 	vldr	d2, [pc, #468]	; 800dae0 <__ieee754_pow+0xb18>
 800d90c:	ed8d 2b08 	vstr	d2, [sp, #32]
 800d910:	e64b      	b.n	800d5aa <__ieee754_pow+0x5e2>
 800d912:	f1b9 0f00 	cmp.w	r9, #0
 800d916:	f6bf ac64 	bge.w	800d1e2 <__ieee754_pow+0x21a>
 800d91a:	f10a 4a00 	add.w	sl, sl, #2147483648	; 0x80000000
 800d91e:	f7ff bb7c 	b.w	800d01a <__ieee754_pow+0x52>
 800d922:	f1b9 0f00 	cmp.w	r9, #0
 800d926:	f6bf ac5c 	bge.w	800d1e2 <__ieee754_pow+0x21a>
 800d92a:	e410      	b.n	800d14e <__ieee754_pow+0x186>
 800d92c:	460b      	mov	r3, r1
 800d92e:	2100      	movs	r1, #0
 800d930:	4602      	mov	r2, r0
 800d932:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800d936:	2000      	movs	r0, #0
 800d938:	f7fe fc40 	bl	800c1bc <__aeabi_ddiv>
 800d93c:	4683      	mov	fp, r0
 800d93e:	468a      	mov	sl, r1
 800d940:	f7ff bbd4 	b.w	800d0ec <__ieee754_pow+0x124>
 800d944:	2400      	movs	r4, #0
 800d946:	46a1      	mov	r9, r4
 800d948:	e48e      	b.n	800d268 <__ieee754_pow+0x2a0>
 800d94a:	2400      	movs	r4, #0
 800d94c:	e467      	b.n	800d21e <__ieee754_pow+0x256>
 800d94e:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800d952:	f6c3 73ef 	movt	r3, #16367	; 0x3fef
 800d956:	4598      	cmp	r8, r3
 800d958:	dde3      	ble.n	800d922 <__ieee754_pow+0x95a>
 800d95a:	2200      	movs	r2, #0
 800d95c:	f6c3 72f0 	movt	r2, #16368	; 0x3ff0
 800d960:	4590      	cmp	r8, r2
 800d962:	f73f abf1 	bgt.w	800d148 <__ieee754_pow+0x180>
 800d966:	2300      	movs	r3, #0
 800d968:	2200      	movs	r2, #0
 800d96a:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 800d96e:	f7fe f947 	bl	800bc00 <__aeabi_dsub>
 800d972:	a35d      	add	r3, pc, #372	; (adr r3, 800dae8 <__ieee754_pow+0xb20>)
 800d974:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d978:	4604      	mov	r4, r0
 800d97a:	460d      	mov	r5, r1
 800d97c:	f7fe faf4 	bl	800bf68 <__aeabi_dmul>
 800d980:	a35b      	add	r3, pc, #364	; (adr r3, 800daf0 <__ieee754_pow+0xb28>)
 800d982:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d986:	4680      	mov	r8, r0
 800d988:	4689      	mov	r9, r1
 800d98a:	4620      	mov	r0, r4
 800d98c:	4629      	mov	r1, r5
 800d98e:	f7fe faeb 	bl	800bf68 <__aeabi_dmul>
 800d992:	4622      	mov	r2, r4
 800d994:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d998:	462b      	mov	r3, r5
 800d99a:	4620      	mov	r0, r4
 800d99c:	4629      	mov	r1, r5
 800d99e:	f7fe fae3 	bl	800bf68 <__aeabi_dmul>
 800d9a2:	2300      	movs	r3, #0
 800d9a4:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d9a8:	2200      	movs	r2, #0
 800d9aa:	4620      	mov	r0, r4
 800d9ac:	4629      	mov	r1, r5
 800d9ae:	f6c3 73d0 	movt	r3, #16336	; 0x3fd0
 800d9b2:	f7fe fad9 	bl	800bf68 <__aeabi_dmul>
 800d9b6:	4602      	mov	r2, r0
 800d9b8:	460b      	mov	r3, r1
 800d9ba:	a14f      	add	r1, pc, #316	; (adr r1, 800daf8 <__ieee754_pow+0xb30>)
 800d9bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d9c0:	f7fe f91e 	bl	800bc00 <__aeabi_dsub>
 800d9c4:	4622      	mov	r2, r4
 800d9c6:	462b      	mov	r3, r5
 800d9c8:	f7fe face 	bl	800bf68 <__aeabi_dmul>
 800d9cc:	460b      	mov	r3, r1
 800d9ce:	2100      	movs	r1, #0
 800d9d0:	4602      	mov	r2, r0
 800d9d2:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 800d9d6:	2000      	movs	r0, #0
 800d9d8:	f7fe f912 	bl	800bc00 <__aeabi_dsub>
 800d9dc:	4602      	mov	r2, r0
 800d9de:	460b      	mov	r3, r1
 800d9e0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d9e4:	f7fe fac0 	bl	800bf68 <__aeabi_dmul>
 800d9e8:	a345      	add	r3, pc, #276	; (adr r3, 800db00 <__ieee754_pow+0xb38>)
 800d9ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9ee:	f7fe fabb 	bl	800bf68 <__aeabi_dmul>
 800d9f2:	4602      	mov	r2, r0
 800d9f4:	460b      	mov	r3, r1
 800d9f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d9fa:	f7fe f901 	bl	800bc00 <__aeabi_dsub>
 800d9fe:	4604      	mov	r4, r0
 800da00:	460d      	mov	r5, r1
 800da02:	4640      	mov	r0, r8
 800da04:	4649      	mov	r1, r9
 800da06:	4622      	mov	r2, r4
 800da08:	462b      	mov	r3, r5
 800da0a:	f7fe f8fb 	bl	800bc04 <__adddf3>
 800da0e:	4642      	mov	r2, r8
 800da10:	464b      	mov	r3, r9
 800da12:	2000      	movs	r0, #0
 800da14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800da18:	f7fe f8f2 	bl	800bc00 <__aeabi_dsub>
 800da1c:	4602      	mov	r2, r0
 800da1e:	460b      	mov	r3, r1
 800da20:	4620      	mov	r0, r4
 800da22:	4629      	mov	r1, r5
 800da24:	f7fe f8ec 	bl	800bc00 <__aeabi_dsub>
 800da28:	4680      	mov	r8, r0
 800da2a:	4689      	mov	r9, r1
 800da2c:	e5b5      	b.n	800d59a <__ieee754_pow+0x5d2>
 800da2e:	2100      	movs	r1, #0
 800da30:	4622      	mov	r2, r4
 800da32:	462b      	mov	r3, r5
 800da34:	2000      	movs	r0, #0
 800da36:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800da3a:	f7fe fbbf 	bl	800c1bc <__aeabi_ddiv>
 800da3e:	4683      	mov	fp, r0
 800da40:	468a      	mov	sl, r1
 800da42:	f7ff baea 	b.w	800d01a <__ieee754_pow+0x52>
 800da46:	a330      	add	r3, pc, #192	; (adr r3, 800db08 <__ieee754_pow+0xb40>)
 800da48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da4c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800da50:	f7fe fa8a 	bl	800bf68 <__aeabi_dmul>
 800da54:	a32c      	add	r3, pc, #176	; (adr r3, 800db08 <__ieee754_pow+0xb40>)
 800da56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da5a:	f7fe fa85 	bl	800bf68 <__aeabi_dmul>
 800da5e:	4683      	mov	fp, r0
 800da60:	468a      	mov	sl, r1
 800da62:	f7ff bada 	b.w	800d01a <__ieee754_pow+0x52>
 800da66:	2e01      	cmp	r6, #1
 800da68:	f47f aad7 	bne.w	800d01a <__ieee754_pow+0x52>
 800da6c:	e755      	b.n	800d91a <__ieee754_pow+0x952>
 800da6e:	2800      	cmp	r0, #0
 800da70:	f47f ab17 	bne.w	800d0a2 <__ieee754_pow+0xda>
 800da74:	f5c6 6382 	rsb	r3, r6, #1040	; 0x410
 800da78:	1cde      	adds	r6, r3, #3
 800da7a:	fa4c f306 	asr.w	r3, ip, r6
 800da7e:	fa03 f106 	lsl.w	r1, r3, r6
 800da82:	4561      	cmp	r1, ip
 800da84:	d023      	beq.n	800dace <__ieee754_pow+0xb06>
 800da86:	4606      	mov	r6, r0
 800da88:	f7ff bae2 	b.w	800d050 <__ieee754_pow+0x88>
 800da8c:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 800da90:	f04f 0901 	mov.w	r9, #1
 800da94:	f7ff bbe8 	b.w	800d268 <__ieee754_pow+0x2a0>
 800da98:	a31d      	add	r3, pc, #116	; (adr r3, 800db10 <__ieee754_pow+0xb48>)
 800da9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da9e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800daa2:	f7fe fa61 	bl	800bf68 <__aeabi_dmul>
 800daa6:	a31a      	add	r3, pc, #104	; (adr r3, 800db10 <__ieee754_pow+0xb48>)
 800daa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800daac:	f7fe fa5c 	bl	800bf68 <__aeabi_dmul>
 800dab0:	4683      	mov	fp, r0
 800dab2:	468a      	mov	sl, r1
 800dab4:	f7ff bab1 	b.w	800d01a <__ieee754_pow+0x52>
 800dab8:	4270      	negs	r0, r6
 800daba:	9002      	str	r0, [sp, #8]
 800dabc:	e713      	b.n	800d8e6 <__ieee754_pow+0x91e>
 800dabe:	ec41 0b10 	vmov	d0, r0, r1
 800dac2:	9802      	ldr	r0, [sp, #8]
 800dac4:	f000 fa18 	bl	800def8 <scalbn>
 800dac8:	ec53 2b10 	vmov	r2, r3, d0
 800dacc:	e6b4      	b.n	800d838 <__ieee754_pow+0x870>
 800dace:	f003 0001 	and.w	r0, r3, #1
 800dad2:	f1c0 0602 	rsb	r6, r0, #2
 800dad6:	f7ff babb 	b.w	800d050 <__ieee754_pow+0x88>
 800dada:	bf00      	nop
 800dadc:	f3af 8000 	nop.w
 800dae0:	00000000 	.word	0x00000000
 800dae4:	3ff00000 	.word	0x3ff00000
 800dae8:	60000000 	.word	0x60000000
 800daec:	3ff71547 	.word	0x3ff71547
 800daf0:	f85ddf44 	.word	0xf85ddf44
 800daf4:	3e54ae0b 	.word	0x3e54ae0b
 800daf8:	55555555 	.word	0x55555555
 800dafc:	3fd55555 	.word	0x3fd55555
 800db00:	652b82fe 	.word	0x652b82fe
 800db04:	3ff71547 	.word	0x3ff71547
 800db08:	8800759c 	.word	0x8800759c
 800db0c:	7e37e43c 	.word	0x7e37e43c
 800db10:	c2f8f359 	.word	0xc2f8f359
 800db14:	01a56e1f 	.word	0x01a56e1f

0800db18 <__ieee754_sqrt>:
 800db18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800db1c:	ec53 2b10 	vmov	r2, r3, d0
 800db20:	2400      	movs	r4, #0
 800db22:	4626      	mov	r6, r4
 800db24:	f6c7 74f0 	movt	r4, #32752	; 0x7ff0
 800db28:	f6c7 76f0 	movt	r6, #32752	; 0x7ff0
 800db2c:	401c      	ands	r4, r3
 800db2e:	42b4      	cmp	r4, r6
 800db30:	ed2d 8b02 	vpush	{d8}
 800db34:	eeb0 8a40 	vmov.f32	s16, s0
 800db38:	eef0 8a60 	vmov.f32	s17, s1
 800db3c:	461d      	mov	r5, r3
 800db3e:	4618      	mov	r0, r3
 800db40:	ee10 1a10 	vmov	r1, s0
 800db44:	f000 80d3 	beq.w	800dcee <__ieee754_sqrt+0x1d6>
 800db48:	2b00      	cmp	r3, #0
 800db4a:	f340 80b0 	ble.w	800dcae <__ieee754_sqrt+0x196>
 800db4e:	151f      	asrs	r7, r3, #20
 800db50:	f000 80b8 	beq.w	800dcc4 <__ieee754_sqrt+0x1ac>
 800db54:	f020 467f 	bic.w	r6, r0, #4278190080	; 0xff000000
 800db58:	f426 0270 	bic.w	r2, r6, #15728640	; 0xf00000
 800db5c:	f2a7 34ff 	subw	r4, r7, #1023	; 0x3ff
 800db60:	f442 1380 	orr.w	r3, r2, #1048576	; 0x100000
 800db64:	07e2      	lsls	r2, r4, #31
 800db66:	f100 8097 	bmi.w	800dc98 <__ieee754_sqrt+0x180>
 800db6a:	0fcd      	lsrs	r5, r1, #31
 800db6c:	f04f 0c00 	mov.w	ip, #0
 800db70:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800db74:	1067      	asrs	r7, r4, #1
 800db76:	0049      	lsls	r1, r1, #1
 800db78:	2516      	movs	r5, #22
 800db7a:	4662      	mov	r2, ip
 800db7c:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800db80:	1816      	adds	r6, r2, r0
 800db82:	0844      	lsrs	r4, r0, #1
 800db84:	429e      	cmp	r6, r3
 800db86:	ea4f 78d1 	mov.w	r8, r1, lsr #31
 800db8a:	f105 35ff 	add.w	r5, r5, #4294967295
 800db8e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800db92:	dc02      	bgt.n	800db9a <__ieee754_sqrt+0x82>
 800db94:	1832      	adds	r2, r6, r0
 800db96:	1b9b      	subs	r3, r3, r6
 800db98:	4484      	add	ip, r0
 800db9a:	eb08 0343 	add.w	r3, r8, r3, lsl #1
 800db9e:	1910      	adds	r0, r2, r4
 800dba0:	4298      	cmp	r0, r3
 800dba2:	dc02      	bgt.n	800dbaa <__ieee754_sqrt+0x92>
 800dba4:	1a1b      	subs	r3, r3, r0
 800dba6:	1902      	adds	r2, r0, r4
 800dba8:	44a4      	add	ip, r4
 800dbaa:	0fce      	lsrs	r6, r1, #31
 800dbac:	0860      	lsrs	r0, r4, #1
 800dbae:	0049      	lsls	r1, r1, #1
 800dbb0:	3d01      	subs	r5, #1
 800dbb2:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 800dbb6:	d1e3      	bne.n	800db80 <__ieee754_sqrt+0x68>
 800dbb8:	f04f 0820 	mov.w	r8, #32
 800dbbc:	462c      	mov	r4, r5
 800dbbe:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800dbc2:	e015      	b.n	800dbf0 <__ieee754_sqrt+0xd8>
 800dbc4:	f000 808f 	beq.w	800dce6 <__ieee754_sqrt+0x1ce>
 800dbc8:	0fce      	lsrs	r6, r1, #31
 800dbca:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 800dbce:	0840      	lsrs	r0, r0, #1
 800dbd0:	0049      	lsls	r1, r1, #1
 800dbd2:	4293      	cmp	r3, r2
 800dbd4:	f108 38ff 	add.w	r8, r8, #4294967295
 800dbd8:	eb04 0600 	add.w	r6, r4, r0
 800dbdc:	dc1e      	bgt.n	800dc1c <__ieee754_sqrt+0x104>
 800dbde:	d01b      	beq.n	800dc18 <__ieee754_sqrt+0x100>
 800dbe0:	0fce      	lsrs	r6, r1, #31
 800dbe2:	0840      	lsrs	r0, r0, #1
 800dbe4:	0049      	lsls	r1, r1, #1
 800dbe6:	f1b8 0801 	subs.w	r8, r8, #1
 800dbea:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 800dbee:	d02d      	beq.n	800dc4c <__ieee754_sqrt+0x134>
 800dbf0:	4293      	cmp	r3, r2
 800dbf2:	eb04 0600 	add.w	r6, r4, r0
 800dbf6:	dde5      	ble.n	800dbc4 <__ieee754_sqrt+0xac>
 800dbf8:	f006 4900 	and.w	r9, r6, #2147483648	; 0x80000000
 800dbfc:	f1b9 4f00 	cmp.w	r9, #2147483648	; 0x80000000
 800dc00:	eb06 0400 	add.w	r4, r6, r0
 800dc04:	d043      	beq.n	800dc8e <__ieee754_sqrt+0x176>
 800dc06:	4691      	mov	r9, r2
 800dc08:	1a9b      	subs	r3, r3, r2
 800dc0a:	428e      	cmp	r6, r1
 800dc0c:	bf88      	it	hi
 800dc0e:	3b01      	subhi	r3, #1
 800dc10:	1b89      	subs	r1, r1, r6
 800dc12:	182d      	adds	r5, r5, r0
 800dc14:	464a      	mov	r2, r9
 800dc16:	e7d7      	b.n	800dbc8 <__ieee754_sqrt+0xb0>
 800dc18:	428e      	cmp	r6, r1
 800dc1a:	d8e1      	bhi.n	800dbe0 <__ieee754_sqrt+0xc8>
 800dc1c:	f006 4900 	and.w	r9, r6, #2147483648	; 0x80000000
 800dc20:	f1b9 4f00 	cmp.w	r9, #2147483648	; 0x80000000
 800dc24:	eb06 0400 	add.w	r4, r6, r0
 800dc28:	d02c      	beq.n	800dc84 <__ieee754_sqrt+0x16c>
 800dc2a:	4691      	mov	r9, r2
 800dc2c:	428e      	cmp	r6, r1
 800dc2e:	ebc2 0303 	rsb	r3, r2, r3
 800dc32:	d900      	bls.n	800dc36 <__ieee754_sqrt+0x11e>
 800dc34:	3b01      	subs	r3, #1
 800dc36:	1b89      	subs	r1, r1, r6
 800dc38:	0fce      	lsrs	r6, r1, #31
 800dc3a:	182d      	adds	r5, r5, r0
 800dc3c:	0049      	lsls	r1, r1, #1
 800dc3e:	0840      	lsrs	r0, r0, #1
 800dc40:	f1b8 0801 	subs.w	r8, r8, #1
 800dc44:	464a      	mov	r2, r9
 800dc46:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 800dc4a:	d1d1      	bne.n	800dbf0 <__ieee754_sqrt+0xd8>
 800dc4c:	4319      	orrs	r1, r3
 800dc4e:	d128      	bne.n	800dca2 <__ieee754_sqrt+0x18a>
 800dc50:	ea4f 0855 	mov.w	r8, r5, lsr #1
 800dc54:	ea4f 036c 	mov.w	r3, ip, asr #1
 800dc58:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 800dc5c:	f01c 0f01 	tst.w	ip, #1
 800dc60:	f501 1000 	add.w	r0, r1, #2097152	; 0x200000
 800dc64:	bf18      	it	ne
 800dc66:	f048 4800 	orrne.w	r8, r8, #2147483648	; 0x80000000
 800dc6a:	eb00 5307 	add.w	r3, r0, r7, lsl #20
 800dc6e:	4642      	mov	r2, r8
 800dc70:	ec43 2b18 	vmov	d8, r2, r3
 800dc74:	eeb0 0a48 	vmov.f32	s0, s16
 800dc78:	eef0 0a68 	vmov.f32	s1, s17
 800dc7c:	ecbd 8b02 	vpop	{d8}
 800dc80:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dc84:	2c00      	cmp	r4, #0
 800dc86:	dbd0      	blt.n	800dc2a <__ieee754_sqrt+0x112>
 800dc88:	f102 0901 	add.w	r9, r2, #1
 800dc8c:	e7ce      	b.n	800dc2c <__ieee754_sqrt+0x114>
 800dc8e:	2c00      	cmp	r4, #0
 800dc90:	dbb9      	blt.n	800dc06 <__ieee754_sqrt+0xee>
 800dc92:	f102 0901 	add.w	r9, r2, #1
 800dc96:	e7b7      	b.n	800dc08 <__ieee754_sqrt+0xf0>
 800dc98:	0fc8      	lsrs	r0, r1, #31
 800dc9a:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800dc9e:	0049      	lsls	r1, r1, #1
 800dca0:	e763      	b.n	800db6a <__ieee754_sqrt+0x52>
 800dca2:	1c6b      	adds	r3, r5, #1
 800dca4:	d030      	beq.n	800dd08 <__ieee754_sqrt+0x1f0>
 800dca6:	f005 0201 	and.w	r2, r5, #1
 800dcaa:	1955      	adds	r5, r2, r5
 800dcac:	e7d0      	b.n	800dc50 <__ieee754_sqrt+0x138>
 800dcae:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 800dcb2:	4310      	orrs	r0, r2
 800dcb4:	d0de      	beq.n	800dc74 <__ieee754_sqrt+0x15c>
 800dcb6:	bb73      	cbnz	r3, 800dd16 <__ieee754_sqrt+0x1fe>
 800dcb8:	461f      	mov	r7, r3
 800dcba:	0ac8      	lsrs	r0, r1, #11
 800dcbc:	3f15      	subs	r7, #21
 800dcbe:	0549      	lsls	r1, r1, #21
 800dcc0:	2800      	cmp	r0, #0
 800dcc2:	d0fa      	beq.n	800dcba <__ieee754_sqrt+0x1a2>
 800dcc4:	f410 1380 	ands.w	r3, r0, #1048576	; 0x100000
 800dcc8:	d121      	bne.n	800dd0e <__ieee754_sqrt+0x1f6>
 800dcca:	0040      	lsls	r0, r0, #1
 800dccc:	3301      	adds	r3, #1
 800dcce:	02c4      	lsls	r4, r0, #11
 800dcd0:	d5fb      	bpl.n	800dcca <__ieee754_sqrt+0x1b2>
 800dcd2:	f1c3 0401 	rsb	r4, r3, #1
 800dcd6:	f1c3 0220 	rsb	r2, r3, #32
 800dcda:	fa21 f502 	lsr.w	r5, r1, r2
 800dcde:	193f      	adds	r7, r7, r4
 800dce0:	4328      	orrs	r0, r5
 800dce2:	4099      	lsls	r1, r3
 800dce4:	e736      	b.n	800db54 <__ieee754_sqrt+0x3c>
 800dce6:	428e      	cmp	r6, r1
 800dce8:	d986      	bls.n	800dbf8 <__ieee754_sqrt+0xe0>
 800dcea:	461a      	mov	r2, r3
 800dcec:	e76c      	b.n	800dbc8 <__ieee754_sqrt+0xb0>
 800dcee:	ec51 0b10 	vmov	r0, r1, d0
 800dcf2:	f7fe f939 	bl	800bf68 <__aeabi_dmul>
 800dcf6:	4602      	mov	r2, r0
 800dcf8:	460b      	mov	r3, r1
 800dcfa:	ec51 0b18 	vmov	r0, r1, d8
 800dcfe:	f7fd ff81 	bl	800bc04 <__adddf3>
 800dd02:	ec41 0b18 	vmov	d8, r0, r1
 800dd06:	e7b5      	b.n	800dc74 <__ieee754_sqrt+0x15c>
 800dd08:	f10c 0c01 	add.w	ip, ip, #1
 800dd0c:	e7a2      	b.n	800dc54 <__ieee754_sqrt+0x13c>
 800dd0e:	2220      	movs	r2, #32
 800dd10:	2401      	movs	r4, #1
 800dd12:	2300      	movs	r3, #0
 800dd14:	e7e1      	b.n	800dcda <__ieee754_sqrt+0x1c2>
 800dd16:	ec51 0b10 	vmov	r0, r1, d0
 800dd1a:	460b      	mov	r3, r1
 800dd1c:	f7fd ff70 	bl	800bc00 <__aeabi_dsub>
 800dd20:	4602      	mov	r2, r0
 800dd22:	460b      	mov	r3, r1
 800dd24:	f7fe fa4a 	bl	800c1bc <__aeabi_ddiv>
 800dd28:	ec41 0b18 	vmov	d8, r0, r1
 800dd2c:	e7a2      	b.n	800dc74 <__ieee754_sqrt+0x15c>
 800dd2e:	bf00      	nop

0800dd30 <fabs>:
 800dd30:	ec51 0b10 	vmov	r0, r1, d0
 800dd34:	ec53 2b10 	vmov	r2, r3, d0
 800dd38:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800dd3c:	ec43 2b10 	vmov	d0, r2, r3
 800dd40:	4770      	bx	lr
 800dd42:	bf00      	nop

0800dd44 <finite>:
 800dd44:	ec53 2b10 	vmov	r2, r3, d0
 800dd48:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 800dd4c:	f500 1180 	add.w	r1, r0, #1048576	; 0x100000
 800dd50:	0fc8      	lsrs	r0, r1, #31
 800dd52:	4770      	bx	lr

0800dd54 <__fpclassifyd>:
 800dd54:	ec53 2b10 	vmov	r2, r3, d0
 800dd58:	ee10 0a10 	vmov	r0, s0
 800dd5c:	461a      	mov	r2, r3
 800dd5e:	b163      	cbz	r3, 800dd7a <__fpclassifyd+0x26>
 800dd60:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800dd64:	d009      	beq.n	800dd7a <__fpclassifyd+0x26>
 800dd66:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800dd6a:	f5a2 1180 	sub.w	r1, r2, #1048576	; 0x100000
 800dd6e:	f6c7 73df 	movt	r3, #32735	; 0x7fdf
 800dd72:	4299      	cmp	r1, r3
 800dd74:	d805      	bhi.n	800dd82 <__fpclassifyd+0x2e>
 800dd76:	2004      	movs	r0, #4
 800dd78:	4770      	bx	lr
 800dd7a:	2800      	cmp	r0, #0
 800dd7c:	d1f3      	bne.n	800dd66 <__fpclassifyd+0x12>
 800dd7e:	2002      	movs	r0, #2
 800dd80:	4770      	bx	lr
 800dd82:	f102 41ff 	add.w	r1, r2, #2139095040	; 0x7f800000
 800dd86:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
 800dd8a:	4299      	cmp	r1, r3
 800dd8c:	d9f3      	bls.n	800dd76 <__fpclassifyd+0x22>
 800dd8e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800dd92:	f2c0 030f 	movt	r3, #15
 800dd96:	429a      	cmp	r2, r3
 800dd98:	d801      	bhi.n	800dd9e <__fpclassifyd+0x4a>
 800dd9a:	2003      	movs	r0, #3
 800dd9c:	4770      	bx	lr
 800dd9e:	f102 4100 	add.w	r1, r2, #2147483648	; 0x80000000
 800dda2:	4299      	cmp	r1, r3
 800dda4:	d9f9      	bls.n	800dd9a <__fpclassifyd+0x46>
 800dda6:	2300      	movs	r3, #0
 800dda8:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 800ddac:	429a      	cmp	r2, r3
 800ddae:	d004      	beq.n	800ddba <__fpclassifyd+0x66>
 800ddb0:	f512 1f80 	cmn.w	r2, #1048576	; 0x100000
 800ddb4:	d001      	beq.n	800ddba <__fpclassifyd+0x66>
 800ddb6:	2000      	movs	r0, #0
 800ddb8:	4770      	bx	lr
 800ddba:	f1d0 0001 	rsbs	r0, r0, #1
 800ddbe:	bf38      	it	cc
 800ddc0:	2000      	movcc	r0, #0
 800ddc2:	4770      	bx	lr

0800ddc4 <matherr>:
 800ddc4:	2000      	movs	r0, #0
 800ddc6:	4770      	bx	lr

0800ddc8 <nan>:
 800ddc8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800ddd0 <nan+0x8>
 800ddcc:	4770      	bx	lr
 800ddce:	bf00      	nop
 800ddd0:	00000000 	.word	0x00000000
 800ddd4:	7ff80000 	.word	0x7ff80000

0800ddd8 <rint>:
 800ddd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ddda:	ec53 2b10 	vmov	r2, r3, d0
 800ddde:	f3c3 540a 	ubfx	r4, r3, #20, #11
 800dde2:	f2a4 31ff 	subw	r1, r4, #1023	; 0x3ff
 800dde6:	0fde      	lsrs	r6, r3, #31
 800dde8:	2913      	cmp	r1, #19
 800ddea:	b083      	sub	sp, #12
 800ddec:	4618      	mov	r0, r3
 800ddee:	dc34      	bgt.n	800de5a <rint+0x82>
 800ddf0:	2900      	cmp	r1, #0
 800ddf2:	db52      	blt.n	800de9a <rint+0xc2>
 800ddf4:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800ddf8:	f2c0 000f 	movt	r0, #15
 800ddfc:	fa40 f001 	asr.w	r0, r0, r1
 800de00:	ea00 0403 	and.w	r4, r0, r3
 800de04:	4314      	orrs	r4, r2
 800de06:	d026      	beq.n	800de56 <rint+0x7e>
 800de08:	0845      	lsrs	r5, r0, #1
 800de0a:	ea05 0703 	and.w	r7, r5, r3
 800de0e:	433a      	orrs	r2, r7
 800de10:	d00b      	beq.n	800de2a <rint+0x52>
 800de12:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800de16:	ea23 0305 	bic.w	r3, r3, r5
 800de1a:	fa40 f001 	asr.w	r0, r0, r1
 800de1e:	2913      	cmp	r1, #19
 800de20:	bf0c      	ite	eq
 800de22:	f04f 4200 	moveq.w	r2, #2147483648	; 0x80000000
 800de26:	2200      	movne	r2, #0
 800de28:	4303      	orrs	r3, r0
 800de2a:	461d      	mov	r5, r3
 800de2c:	4b31      	ldr	r3, [pc, #196]	; (800def4 <rint+0x11c>)
 800de2e:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800de32:	e9d6 6700 	ldrd	r6, r7, [r6]
 800de36:	462b      	mov	r3, r5
 800de38:	4630      	mov	r0, r6
 800de3a:	4639      	mov	r1, r7
 800de3c:	4614      	mov	r4, r2
 800de3e:	f7fd fee1 	bl	800bc04 <__adddf3>
 800de42:	e9cd 0100 	strd	r0, r1, [sp]
 800de46:	e9dd 0100 	ldrd	r0, r1, [sp]
 800de4a:	4632      	mov	r2, r6
 800de4c:	463b      	mov	r3, r7
 800de4e:	f7fd fed7 	bl	800bc00 <__aeabi_dsub>
 800de52:	ec41 0b10 	vmov	d0, r0, r1
 800de56:	b003      	add	sp, #12
 800de58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800de5a:	2933      	cmp	r1, #51	; 0x33
 800de5c:	dd0a      	ble.n	800de74 <rint+0x9c>
 800de5e:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800de62:	d1f8      	bne.n	800de56 <rint+0x7e>
 800de64:	ec51 0b10 	vmov	r0, r1, d0
 800de68:	460b      	mov	r3, r1
 800de6a:	f7fd fecb 	bl	800bc04 <__adddf3>
 800de6e:	ec41 0b10 	vmov	d0, r0, r1
 800de72:	e7f0      	b.n	800de56 <rint+0x7e>
 800de74:	f2a4 4413 	subw	r4, r4, #1043	; 0x413
 800de78:	f04f 30ff 	mov.w	r0, #4294967295
 800de7c:	fa20 f004 	lsr.w	r0, r0, r4
 800de80:	4210      	tst	r0, r2
 800de82:	d0e8      	beq.n	800de56 <rint+0x7e>
 800de84:	0845      	lsrs	r5, r0, #1
 800de86:	4215      	tst	r5, r2
 800de88:	d0cf      	beq.n	800de2a <rint+0x52>
 800de8a:	f04f 4780 	mov.w	r7, #1073741824	; 0x40000000
 800de8e:	ea22 0205 	bic.w	r2, r2, r5
 800de92:	fa47 f404 	asr.w	r4, r7, r4
 800de96:	4322      	orrs	r2, r4
 800de98:	e7c7      	b.n	800de2a <rint+0x52>
 800de9a:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800de9e:	ea51 0302 	orrs.w	r3, r1, r2
 800dea2:	d0d8      	beq.n	800de56 <rint+0x7e>
 800dea4:	f020 447f 	bic.w	r4, r0, #4278190080	; 0xff000000
 800dea8:	f424 0570 	bic.w	r5, r4, #15728640	; 0xf00000
 800deac:	4c11      	ldr	r4, [pc, #68]	; (800def4 <rint+0x11c>)
 800deae:	432a      	orrs	r2, r5
 800deb0:	4251      	negs	r1, r2
 800deb2:	eb04 05c6 	add.w	r5, r4, r6, lsl #3
 800deb6:	e9d5 4500 	ldrd	r4, r5, [r5]
 800deba:	4311      	orrs	r1, r2
 800debc:	ec53 2b10 	vmov	r2, r3, d0
 800dec0:	0b0b      	lsrs	r3, r1, #12
 800dec2:	f403 2100 	and.w	r1, r3, #524288	; 0x80000
 800dec6:	0c40      	lsrs	r0, r0, #17
 800dec8:	ea41 4340 	orr.w	r3, r1, r0, lsl #17
 800decc:	4620      	mov	r0, r4
 800dece:	4629      	mov	r1, r5
 800ded0:	f7fd fe98 	bl	800bc04 <__adddf3>
 800ded4:	e9cd 0100 	strd	r0, r1, [sp]
 800ded8:	462b      	mov	r3, r5
 800deda:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dede:	4622      	mov	r2, r4
 800dee0:	f7fd fe8e 	bl	800bc00 <__aeabi_dsub>
 800dee4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800dee8:	ea43 71c6 	orr.w	r1, r3, r6, lsl #31
 800deec:	ec41 0b10 	vmov	d0, r0, r1
 800def0:	e7b1      	b.n	800de56 <rint+0x7e>
 800def2:	bf00      	nop
 800def4:	08013f18 	.word	0x08013f18

0800def8 <scalbn>:
 800def8:	ec53 2b10 	vmov	r2, r3, d0
 800defc:	f3c3 510a 	ubfx	r1, r3, #20, #11
 800df00:	b570      	push	{r4, r5, r6, lr}
 800df02:	461c      	mov	r4, r3
 800df04:	4605      	mov	r5, r0
 800df06:	2900      	cmp	r1, #0
 800df08:	d141      	bne.n	800df8e <scalbn+0x96>
 800df0a:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 800df0e:	4314      	orrs	r4, r2
 800df10:	d03c      	beq.n	800df8c <scalbn+0x94>
 800df12:	2300      	movs	r3, #0
 800df14:	ec51 0b10 	vmov	r0, r1, d0
 800df18:	2200      	movs	r2, #0
 800df1a:	f2c4 3350 	movt	r3, #17232	; 0x4350
 800df1e:	f7fe f823 	bl	800bf68 <__aeabi_dmul>
 800df22:	f643 44b0 	movw	r4, #15536	; 0x3cb0
 800df26:	f6cf 74ff 	movt	r4, #65535	; 0xffff
 800df2a:	42a5      	cmp	r5, r4
 800df2c:	ec41 0b10 	vmov	d0, r0, r1
 800df30:	460b      	mov	r3, r1
 800df32:	db54      	blt.n	800dfde <scalbn+0xe6>
 800df34:	f3c3 510a 	ubfx	r1, r3, #20, #11
 800df38:	3936      	subs	r1, #54	; 0x36
 800df3a:	461e      	mov	r6, r3
 800df3c:	194c      	adds	r4, r1, r5
 800df3e:	f240 73fe 	movw	r3, #2046	; 0x7fe
 800df42:	429c      	cmp	r4, r3
 800df44:	dd2d      	ble.n	800dfa2 <scalbn+0xaa>
 800df46:	eeb0 1a40 	vmov.f32	s2, s0
 800df4a:	eef0 1a60 	vmov.f32	s3, s1
 800df4e:	ed9f 0b2e 	vldr	d0, [pc, #184]	; 800e008 <scalbn+0x110>
 800df52:	f000 f861 	bl	800e018 <copysign>
 800df56:	a32c      	add	r3, pc, #176	; (adr r3, 800e008 <scalbn+0x110>)
 800df58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df5c:	ec51 0b10 	vmov	r0, r1, d0
 800df60:	f7fe f802 	bl	800bf68 <__aeabi_dmul>
 800df64:	ec41 0b10 	vmov	d0, r0, r1
 800df68:	bd70      	pop	{r4, r5, r6, pc}
 800df6a:	f026 46ff 	bic.w	r6, r6, #2139095040	; 0x7f800000
 800df6e:	3436      	adds	r4, #54	; 0x36
 800df70:	f426 06e0 	bic.w	r6, r6, #7340032	; 0x700000
 800df74:	2300      	movs	r3, #0
 800df76:	ec51 0b10 	vmov	r0, r1, d0
 800df7a:	2200      	movs	r2, #0
 800df7c:	ea46 5104 	orr.w	r1, r6, r4, lsl #20
 800df80:	f6c3 4390 	movt	r3, #15504	; 0x3c90
 800df84:	f7fd fff0 	bl	800bf68 <__aeabi_dmul>
 800df88:	ec41 0b10 	vmov	d0, r0, r1
 800df8c:	bd70      	pop	{r4, r5, r6, pc}
 800df8e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800df92:	4291      	cmp	r1, r2
 800df94:	d02b      	beq.n	800dfee <scalbn+0xf6>
 800df96:	461e      	mov	r6, r3
 800df98:	194c      	adds	r4, r1, r5
 800df9a:	f240 73fe 	movw	r3, #2046	; 0x7fe
 800df9e:	429c      	cmp	r4, r3
 800dfa0:	dcd1      	bgt.n	800df46 <scalbn+0x4e>
 800dfa2:	2c00      	cmp	r4, #0
 800dfa4:	dd0a      	ble.n	800dfbc <scalbn+0xc4>
 800dfa6:	f026 41ff 	bic.w	r1, r6, #2139095040	; 0x7f800000
 800dfaa:	ec53 2b10 	vmov	r2, r3, d0
 800dfae:	f421 06e0 	bic.w	r6, r1, #7340032	; 0x700000
 800dfb2:	ea46 5304 	orr.w	r3, r6, r4, lsl #20
 800dfb6:	ec43 2b10 	vmov	d0, r2, r3
 800dfba:	bd70      	pop	{r4, r5, r6, pc}
 800dfbc:	f114 0f35 	cmn.w	r4, #53	; 0x35
 800dfc0:	dad3      	bge.n	800df6a <scalbn+0x72>
 800dfc2:	f24c 3050 	movw	r0, #50000	; 0xc350
 800dfc6:	4285      	cmp	r5, r0
 800dfc8:	eeb0 1a40 	vmov.f32	s2, s0
 800dfcc:	eef0 1a60 	vmov.f32	s3, s1
 800dfd0:	dcbd      	bgt.n	800df4e <scalbn+0x56>
 800dfd2:	ed9f 0b0f 	vldr	d0, [pc, #60]	; 800e010 <scalbn+0x118>
 800dfd6:	f000 f81f 	bl	800e018 <copysign>
 800dfda:	ec51 0b10 	vmov	r0, r1, d0
 800dfde:	a30c      	add	r3, pc, #48	; (adr r3, 800e010 <scalbn+0x118>)
 800dfe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfe4:	f7fd ffc0 	bl	800bf68 <__aeabi_dmul>
 800dfe8:	ec41 0b10 	vmov	d0, r0, r1
 800dfec:	bd70      	pop	{r4, r5, r6, pc}
 800dfee:	ec51 0b10 	vmov	r0, r1, d0
 800dff2:	ee10 2a10 	vmov	r2, s0
 800dff6:	460b      	mov	r3, r1
 800dff8:	f7fd fe04 	bl	800bc04 <__adddf3>
 800dffc:	ec41 0b10 	vmov	d0, r0, r1
 800e000:	bd70      	pop	{r4, r5, r6, pc}
 800e002:	bf00      	nop
 800e004:	f3af 8000 	nop.w
 800e008:	8800759c 	.word	0x8800759c
 800e00c:	7e37e43c 	.word	0x7e37e43c
 800e010:	c2f8f359 	.word	0xc2f8f359
 800e014:	01a56e1f 	.word	0x01a56e1f

0800e018 <copysign>:
 800e018:	ec51 0b10 	vmov	r0, r1, d0
 800e01c:	b430      	push	{r4, r5}
 800e01e:	ec55 4b11 	vmov	r4, r5, d1
 800e022:	ec53 2b10 	vmov	r2, r3, d0
 800e026:	f005 4000 	and.w	r0, r5, #2147483648	; 0x80000000
 800e02a:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800e02e:	ea40 0301 	orr.w	r3, r0, r1
 800e032:	ec43 2b10 	vmov	d0, r2, r3
 800e036:	bc30      	pop	{r4, r5}
 800e038:	4770      	bx	lr
 800e03a:	bf00      	nop

0800e03c <__register_exitproc>:
 800e03c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e040:	4c27      	ldr	r4, [pc, #156]	; (800e0e0 <__register_exitproc+0xa4>)
 800e042:	6825      	ldr	r5, [r4, #0]
 800e044:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
 800e048:	b084      	sub	sp, #16
 800e04a:	4607      	mov	r7, r0
 800e04c:	2c00      	cmp	r4, #0
 800e04e:	d041      	beq.n	800e0d4 <__register_exitproc+0x98>
 800e050:	6866      	ldr	r6, [r4, #4]
 800e052:	2e1f      	cmp	r6, #31
 800e054:	dd1c      	ble.n	800e090 <__register_exitproc+0x54>
 800e056:	4823      	ldr	r0, [pc, #140]	; (800e0e4 <__register_exitproc+0xa8>)
 800e058:	b910      	cbnz	r0, 800e060 <__register_exitproc+0x24>
 800e05a:	f04f 30ff 	mov.w	r0, #4294967295
 800e05e:	e01f      	b.n	800e0a0 <__register_exitproc+0x64>
 800e060:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800e064:	9103      	str	r1, [sp, #12]
 800e066:	9202      	str	r2, [sp, #8]
 800e068:	9301      	str	r3, [sp, #4]
 800e06a:	f3af 8000 	nop.w
 800e06e:	9903      	ldr	r1, [sp, #12]
 800e070:	9a02      	ldr	r2, [sp, #8]
 800e072:	9b01      	ldr	r3, [sp, #4]
 800e074:	4604      	mov	r4, r0
 800e076:	2800      	cmp	r0, #0
 800e078:	d0ef      	beq.n	800e05a <__register_exitproc+0x1e>
 800e07a:	f8d5 6148 	ldr.w	r6, [r5, #328]	; 0x148
 800e07e:	2000      	movs	r0, #0
 800e080:	6060      	str	r0, [r4, #4]
 800e082:	6026      	str	r6, [r4, #0]
 800e084:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
 800e088:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
 800e08c:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
 800e090:	6865      	ldr	r5, [r4, #4]
 800e092:	b947      	cbnz	r7, 800e0a6 <__register_exitproc+0x6a>
 800e094:	1ca8      	adds	r0, r5, #2
 800e096:	3501      	adds	r5, #1
 800e098:	f844 1020 	str.w	r1, [r4, r0, lsl #2]
 800e09c:	6065      	str	r5, [r4, #4]
 800e09e:	2000      	movs	r0, #0
 800e0a0:	b004      	add	sp, #16
 800e0a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e0a6:	f8d4 6188 	ldr.w	r6, [r4, #392]	; 0x188
 800e0aa:	2001      	movs	r0, #1
 800e0ac:	eb04 0885 	add.w	r8, r4, r5, lsl #2
 800e0b0:	fa00 f005 	lsl.w	r0, r0, r5
 800e0b4:	4306      	orrs	r6, r0
 800e0b6:	2f02      	cmp	r7, #2
 800e0b8:	f8c8 2088 	str.w	r2, [r8, #136]	; 0x88
 800e0bc:	f8c4 6188 	str.w	r6, [r4, #392]	; 0x188
 800e0c0:	f8c8 3108 	str.w	r3, [r8, #264]	; 0x108
 800e0c4:	d1e6      	bne.n	800e094 <__register_exitproc+0x58>
 800e0c6:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
 800e0ca:	ea43 0200 	orr.w	r2, r3, r0
 800e0ce:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
 800e0d2:	e7df      	b.n	800e094 <__register_exitproc+0x58>
 800e0d4:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
 800e0d8:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
 800e0dc:	e7b8      	b.n	800e050 <__register_exitproc+0x14>
 800e0de:	bf00      	nop
 800e0e0:	08013f2c 	.word	0x08013f2c
 800e0e4:	00000000 	.word	0x00000000

0800e0e8 <__errno>:
 800e0e8:	f240 4390 	movw	r3, #1168	; 0x490
 800e0ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800e0f0:	6818      	ldr	r0, [r3, #0]
 800e0f2:	4770      	bx	lr

0800e0f4 <__libc_fini_array>:
 800e0f4:	b570      	push	{r4, r5, r6, lr}
 800e0f6:	4b11      	ldr	r3, [pc, #68]	; (800e13c <__libc_fini_array+0x48>)
 800e0f8:	4c11      	ldr	r4, [pc, #68]	; (800e140 <__libc_fini_array+0x4c>)
 800e0fa:	1b18      	subs	r0, r3, r4
 800e0fc:	1081      	asrs	r1, r0, #2
 800e0fe:	d018      	beq.n	800e132 <__libc_fini_array+0x3e>
 800e100:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 800e104:	1e4e      	subs	r6, r1, #1
 800e106:	4635      	mov	r5, r6
 800e108:	f854 2d04 	ldr.w	r2, [r4, #-4]!
 800e10c:	f006 0601 	and.w	r6, r6, #1
 800e110:	4790      	blx	r2
 800e112:	b175      	cbz	r5, 800e132 <__libc_fini_array+0x3e>
 800e114:	b126      	cbz	r6, 800e120 <__libc_fini_array+0x2c>
 800e116:	f854 3d04 	ldr.w	r3, [r4, #-4]!
 800e11a:	4798      	blx	r3
 800e11c:	3d01      	subs	r5, #1
 800e11e:	d008      	beq.n	800e132 <__libc_fini_array+0x3e>
 800e120:	f854 0d04 	ldr.w	r0, [r4, #-4]!
 800e124:	4780      	blx	r0
 800e126:	3d01      	subs	r5, #1
 800e128:	f854 1d04 	ldr.w	r1, [r4, #-4]!
 800e12c:	4788      	blx	r1
 800e12e:	3d01      	subs	r5, #1
 800e130:	d1f6      	bne.n	800e120 <__libc_fini_array+0x2c>
 800e132:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e136:	f005 bfc1 	b.w	80140bc <_fini>
 800e13a:	bf00      	nop
 800e13c:	080140dc 	.word	0x080140dc
 800e140:	080140d8 	.word	0x080140d8

0800e144 <memset>:
 800e144:	b4f0      	push	{r4, r5, r6, r7}
 800e146:	0784      	lsls	r4, r0, #30
 800e148:	4603      	mov	r3, r0
 800e14a:	f000 808e 	beq.w	800e26a <memset+0x126>
 800e14e:	1e54      	subs	r4, r2, #1
 800e150:	2a00      	cmp	r2, #0
 800e152:	f000 8088 	beq.w	800e266 <memset+0x122>
 800e156:	07e5      	lsls	r5, r4, #31
 800e158:	b2ce      	uxtb	r6, r1
 800e15a:	d411      	bmi.n	800e180 <memset+0x3c>
 800e15c:	461a      	mov	r2, r3
 800e15e:	1e67      	subs	r7, r4, #1
 800e160:	f802 6b01 	strb.w	r6, [r2], #1
 800e164:	4613      	mov	r3, r2
 800e166:	4615      	mov	r5, r2
 800e168:	0792      	lsls	r2, r2, #30
 800e16a:	d00f      	beq.n	800e18c <memset+0x48>
 800e16c:	2c00      	cmp	r4, #0
 800e16e:	d07a      	beq.n	800e266 <memset+0x122>
 800e170:	f803 6b01 	strb.w	r6, [r3], #1
 800e174:	079a      	lsls	r2, r3, #30
 800e176:	463c      	mov	r4, r7
 800e178:	461d      	mov	r5, r3
 800e17a:	d007      	beq.n	800e18c <memset+0x48>
 800e17c:	3c01      	subs	r4, #1
 800e17e:	e7ed      	b.n	800e15c <memset+0x18>
 800e180:	4603      	mov	r3, r0
 800e182:	f803 6b01 	strb.w	r6, [r3], #1
 800e186:	079a      	lsls	r2, r3, #30
 800e188:	461d      	mov	r5, r3
 800e18a:	d1f7      	bne.n	800e17c <memset+0x38>
 800e18c:	2c03      	cmp	r4, #3
 800e18e:	d952      	bls.n	800e236 <memset+0xf2>
 800e190:	b2ce      	uxtb	r6, r1
 800e192:	ea46 2706 	orr.w	r7, r6, r6, lsl #8
 800e196:	2c0f      	cmp	r4, #15
 800e198:	ea47 4307 	orr.w	r3, r7, r7, lsl #16
 800e19c:	d92d      	bls.n	800e1fa <memset+0xb6>
 800e19e:	f1a4 0210 	sub.w	r2, r4, #16
 800e1a2:	4617      	mov	r7, r2
 800e1a4:	2f0f      	cmp	r7, #15
 800e1a6:	f3c2 1600 	ubfx	r6, r2, #4, #1
 800e1aa:	602b      	str	r3, [r5, #0]
 800e1ac:	606b      	str	r3, [r5, #4]
 800e1ae:	60ab      	str	r3, [r5, #8]
 800e1b0:	60eb      	str	r3, [r5, #12]
 800e1b2:	f105 0210 	add.w	r2, r5, #16
 800e1b6:	d916      	bls.n	800e1e6 <memset+0xa2>
 800e1b8:	b13e      	cbz	r6, 800e1ca <memset+0x86>
 800e1ba:	3f10      	subs	r7, #16
 800e1bc:	6013      	str	r3, [r2, #0]
 800e1be:	6053      	str	r3, [r2, #4]
 800e1c0:	6093      	str	r3, [r2, #8]
 800e1c2:	60d3      	str	r3, [r2, #12]
 800e1c4:	3210      	adds	r2, #16
 800e1c6:	2f0f      	cmp	r7, #15
 800e1c8:	d90d      	bls.n	800e1e6 <memset+0xa2>
 800e1ca:	3f20      	subs	r7, #32
 800e1cc:	f102 0610 	add.w	r6, r2, #16
 800e1d0:	6013      	str	r3, [r2, #0]
 800e1d2:	6053      	str	r3, [r2, #4]
 800e1d4:	6093      	str	r3, [r2, #8]
 800e1d6:	60d3      	str	r3, [r2, #12]
 800e1d8:	6113      	str	r3, [r2, #16]
 800e1da:	6153      	str	r3, [r2, #20]
 800e1dc:	6193      	str	r3, [r2, #24]
 800e1de:	61d3      	str	r3, [r2, #28]
 800e1e0:	3220      	adds	r2, #32
 800e1e2:	2f0f      	cmp	r7, #15
 800e1e4:	d8f1      	bhi.n	800e1ca <memset+0x86>
 800e1e6:	f1a4 0210 	sub.w	r2, r4, #16
 800e1ea:	f022 020f 	bic.w	r2, r2, #15
 800e1ee:	f004 040f 	and.w	r4, r4, #15
 800e1f2:	3210      	adds	r2, #16
 800e1f4:	2c03      	cmp	r4, #3
 800e1f6:	4415      	add	r5, r2
 800e1f8:	d91d      	bls.n	800e236 <memset+0xf2>
 800e1fa:	1f27      	subs	r7, r4, #4
 800e1fc:	463e      	mov	r6, r7
 800e1fe:	462a      	mov	r2, r5
 800e200:	2e03      	cmp	r6, #3
 800e202:	f842 3b04 	str.w	r3, [r2], #4
 800e206:	f3c7 0780 	ubfx	r7, r7, #2, #1
 800e20a:	d90d      	bls.n	800e228 <memset+0xe4>
 800e20c:	b127      	cbz	r7, 800e218 <memset+0xd4>
 800e20e:	3e04      	subs	r6, #4
 800e210:	2e03      	cmp	r6, #3
 800e212:	f842 3b04 	str.w	r3, [r2], #4
 800e216:	d907      	bls.n	800e228 <memset+0xe4>
 800e218:	4617      	mov	r7, r2
 800e21a:	3e08      	subs	r6, #8
 800e21c:	f847 3b04 	str.w	r3, [r7], #4
 800e220:	6053      	str	r3, [r2, #4]
 800e222:	1d3a      	adds	r2, r7, #4
 800e224:	2e03      	cmp	r6, #3
 800e226:	d8f7      	bhi.n	800e218 <memset+0xd4>
 800e228:	1f23      	subs	r3, r4, #4
 800e22a:	f023 0203 	bic.w	r2, r3, #3
 800e22e:	1d13      	adds	r3, r2, #4
 800e230:	f004 0403 	and.w	r4, r4, #3
 800e234:	18ed      	adds	r5, r5, r3
 800e236:	b1b4      	cbz	r4, 800e266 <memset+0x122>
 800e238:	462b      	mov	r3, r5
 800e23a:	b2c9      	uxtb	r1, r1
 800e23c:	f803 1b01 	strb.w	r1, [r3], #1
 800e240:	192c      	adds	r4, r5, r4
 800e242:	43ed      	mvns	r5, r5
 800e244:	1962      	adds	r2, r4, r5
 800e246:	42a3      	cmp	r3, r4
 800e248:	f002 0501 	and.w	r5, r2, #1
 800e24c:	d00b      	beq.n	800e266 <memset+0x122>
 800e24e:	b11d      	cbz	r5, 800e258 <memset+0x114>
 800e250:	f803 1b01 	strb.w	r1, [r3], #1
 800e254:	42a3      	cmp	r3, r4
 800e256:	d006      	beq.n	800e266 <memset+0x122>
 800e258:	461a      	mov	r2, r3
 800e25a:	f802 1b01 	strb.w	r1, [r2], #1
 800e25e:	7059      	strb	r1, [r3, #1]
 800e260:	1c53      	adds	r3, r2, #1
 800e262:	42a3      	cmp	r3, r4
 800e264:	d1f8      	bne.n	800e258 <memset+0x114>
 800e266:	bcf0      	pop	{r4, r5, r6, r7}
 800e268:	4770      	bx	lr
 800e26a:	4605      	mov	r5, r0
 800e26c:	4614      	mov	r4, r2
 800e26e:	e78d      	b.n	800e18c <memset+0x48>

0800e270 <printf>:
 800e270:	b40f      	push	{r0, r1, r2, r3}
 800e272:	b500      	push	{lr}
 800e274:	f240 4290 	movw	r2, #1168	; 0x490
 800e278:	b083      	sub	sp, #12
 800e27a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800e27e:	ab04      	add	r3, sp, #16
 800e280:	6810      	ldr	r0, [r2, #0]
 800e282:	f853 2b04 	ldr.w	r2, [r3], #4
 800e286:	6881      	ldr	r1, [r0, #8]
 800e288:	9301      	str	r3, [sp, #4]
 800e28a:	f000 f805 	bl	800e298 <_vfprintf_r>
 800e28e:	b003      	add	sp, #12
 800e290:	f85d eb04 	ldr.w	lr, [sp], #4
 800e294:	b004      	add	sp, #16
 800e296:	4770      	bx	lr

0800e298 <_vfprintf_r>:
 800e298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e29c:	f2ad 5d2c 	subw	sp, sp, #1324	; 0x52c
 800e2a0:	4689      	mov	r9, r1
 800e2a2:	4615      	mov	r5, r2
 800e2a4:	930c      	str	r3, [sp, #48]	; 0x30
 800e2a6:	9007      	str	r0, [sp, #28]
 800e2a8:	f003 fce0 	bl	8011c6c <_localeconv_r>
 800e2ac:	6800      	ldr	r0, [r0, #0]
 800e2ae:	9011      	str	r0, [sp, #68]	; 0x44
 800e2b0:	f004 feac 	bl	801300c <strlen>
 800e2b4:	9c07      	ldr	r4, [sp, #28]
 800e2b6:	9013      	str	r0, [sp, #76]	; 0x4c
 800e2b8:	2100      	movs	r1, #0
 800e2ba:	2000      	movs	r0, #0
 800e2bc:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
 800e2c0:	b11c      	cbz	r4, 800e2ca <_vfprintf_r+0x32>
 800e2c2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800e2c4:	2b00      	cmp	r3, #0
 800e2c6:	f000 8152 	beq.w	800e56e <_vfprintf_r+0x2d6>
 800e2ca:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800e2ce:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800e2d2:	b210      	sxth	r0, r2
 800e2d4:	b948      	cbnz	r0, 800e2ea <_vfprintf_r+0x52>
 800e2d6:	f8d9 1064 	ldr.w	r1, [r9, #100]	; 0x64
 800e2da:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800e2de:	f421 5200 	bic.w	r2, r1, #8192	; 0x2000
 800e2e2:	f8a9 300c 	strh.w	r3, [r9, #12]
 800e2e6:	f8c9 2064 	str.w	r2, [r9, #100]	; 0x64
 800e2ea:	f003 0008 	and.w	r0, r3, #8
 800e2ee:	b201      	sxth	r1, r0
 800e2f0:	2900      	cmp	r1, #0
 800e2f2:	f000 80d1 	beq.w	800e498 <_vfprintf_r+0x200>
 800e2f6:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800e2fa:	2a00      	cmp	r2, #0
 800e2fc:	f000 80cc 	beq.w	800e498 <_vfprintf_r+0x200>
 800e300:	f003 041a 	and.w	r4, r3, #26
 800e304:	2c0a      	cmp	r4, #10
 800e306:	f000 80d4 	beq.w	800e4b2 <_vfprintf_r+0x21a>
 800e30a:	f10d 0a8c 	add.w	sl, sp, #140	; 0x8c
 800e30e:	f10d 00bf 	add.w	r0, sp, #191	; 0xbf
 800e312:	aa30      	add	r2, sp, #192	; 0xc0
 800e314:	2100      	movs	r1, #0
 800e316:	9004      	str	r0, [sp, #16]
 800e318:	9203      	str	r2, [sp, #12]
 800e31a:	910d      	str	r1, [sp, #52]	; 0x34
 800e31c:	f8ca 1008 	str.w	r1, [sl, #8]
 800e320:	f8ca 1004 	str.w	r1, [sl, #4]
 800e324:	9116      	str	r1, [sp, #88]	; 0x58
 800e326:	9117      	str	r1, [sp, #92]	; 0x5c
 800e328:	910a      	str	r1, [sp, #40]	; 0x28
 800e32a:	9c04      	ldr	r4, [sp, #16]
 800e32c:	9903      	ldr	r1, [sp, #12]
 800e32e:	9506      	str	r5, [sp, #24]
 800e330:	ab4a      	add	r3, sp, #296	; 0x128
 800e332:	1b08      	subs	r0, r1, r4
 800e334:	f8ca 3000 	str.w	r3, [sl]
 800e338:	469b      	mov	fp, r3
 800e33a:	9019      	str	r0, [sp, #100]	; 0x64
 800e33c:	9d06      	ldr	r5, [sp, #24]
 800e33e:	782a      	ldrb	r2, [r5, #0]
 800e340:	2a00      	cmp	r2, #0
 800e342:	f000 8118 	beq.w	800e576 <_vfprintf_r+0x2de>
 800e346:	2a25      	cmp	r2, #37	; 0x25
 800e348:	f000 8115 	beq.w	800e576 <_vfprintf_r+0x2de>
 800e34c:	3501      	adds	r5, #1
 800e34e:	e002      	b.n	800e356 <_vfprintf_r+0xbe>
 800e350:	2925      	cmp	r1, #37	; 0x25
 800e352:	f000 8093 	beq.w	800e47c <_vfprintf_r+0x1e4>
 800e356:	462c      	mov	r4, r5
 800e358:	3501      	adds	r5, #1
 800e35a:	7821      	ldrb	r1, [r4, #0]
 800e35c:	2900      	cmp	r1, #0
 800e35e:	d1f7      	bne.n	800e350 <_vfprintf_r+0xb8>
 800e360:	9806      	ldr	r0, [sp, #24]
 800e362:	1a25      	subs	r5, r4, r0
 800e364:	b1b5      	cbz	r5, 800e394 <_vfprintf_r+0xfc>
 800e366:	f8da 1008 	ldr.w	r1, [sl, #8]
 800e36a:	f8da 3004 	ldr.w	r3, [sl, #4]
 800e36e:	9806      	ldr	r0, [sp, #24]
 800e370:	f8cb 5004 	str.w	r5, [fp, #4]
 800e374:	194a      	adds	r2, r1, r5
 800e376:	1c59      	adds	r1, r3, #1
 800e378:	2907      	cmp	r1, #7
 800e37a:	f8cb 0000 	str.w	r0, [fp]
 800e37e:	f8ca 2008 	str.w	r2, [sl, #8]
 800e382:	f8ca 1004 	str.w	r1, [sl, #4]
 800e386:	f300 80e8 	bgt.w	800e55a <_vfprintf_r+0x2c2>
 800e38a:	f10b 0b08 	add.w	fp, fp, #8
 800e38e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e390:	1958      	adds	r0, r3, r5
 800e392:	900a      	str	r0, [sp, #40]	; 0x28
 800e394:	7822      	ldrb	r2, [r4, #0]
 800e396:	2a00      	cmp	r2, #0
 800e398:	f000 80c8 	beq.w	800e52c <_vfprintf_r+0x294>
 800e39c:	2600      	movs	r6, #0
 800e39e:	1c65      	adds	r5, r4, #1
 800e3a0:	f04f 3cff 	mov.w	ip, #4294967295
 800e3a4:	f894 8001 	ldrb.w	r8, [r4, #1]
 800e3a8:	9609      	str	r6, [sp, #36]	; 0x24
 800e3aa:	f88d 606b 	strb.w	r6, [sp, #107]	; 0x6b
 800e3ae:	9605      	str	r6, [sp, #20]
 800e3b0:	9506      	str	r5, [sp, #24]
 800e3b2:	2120      	movs	r1, #32
 800e3b4:	222b      	movs	r2, #43	; 0x2b
 800e3b6:	462b      	mov	r3, r5
 800e3b8:	4666      	mov	r6, ip
 800e3ba:	3301      	adds	r3, #1
 800e3bc:	f1a8 0020 	sub.w	r0, r8, #32
 800e3c0:	2858      	cmp	r0, #88	; 0x58
 800e3c2:	f200 833d 	bhi.w	800ea40 <_vfprintf_r+0x7a8>
 800e3c6:	e8df f010 	tbh	[pc, r0, lsl #1]
 800e3ca:	034d      	.short	0x034d
 800e3cc:	033b033b 	.word	0x033b033b
 800e3d0:	033b0357 	.word	0x033b0357
 800e3d4:	033b033b 	.word	0x033b033b
 800e3d8:	033b033b 	.word	0x033b033b
 800e3dc:	0390033b 	.word	0x0390033b
 800e3e0:	033b00d8 	.word	0x033b00d8
 800e3e4:	00dd0060 	.word	0x00dd0060
 800e3e8:	00f8033b 	.word	0x00f8033b
 800e3ec:	00ff00ff 	.word	0x00ff00ff
 800e3f0:	00ff00ff 	.word	0x00ff00ff
 800e3f4:	00ff00ff 	.word	0x00ff00ff
 800e3f8:	00ff00ff 	.word	0x00ff00ff
 800e3fc:	033b00ff 	.word	0x033b00ff
 800e400:	033b033b 	.word	0x033b033b
 800e404:	033b033b 	.word	0x033b033b
 800e408:	033b033b 	.word	0x033b033b
 800e40c:	033b033b 	.word	0x033b033b
 800e410:	0110033b 	.word	0x0110033b
 800e414:	033b01da 	.word	0x033b01da
 800e418:	033b01da 	.word	0x033b01da
 800e41c:	033b033b 	.word	0x033b033b
 800e420:	021d033b 	.word	0x021d033b
 800e424:	033b033b 	.word	0x033b033b
 800e428:	033b0224 	.word	0x033b0224
 800e42c:	033b033b 	.word	0x033b033b
 800e430:	033b033b 	.word	0x033b033b
 800e434:	033b023f 	.word	0x033b023f
 800e438:	0256033b 	.word	0x0256033b
 800e43c:	033b033b 	.word	0x033b033b
 800e440:	033b033b 	.word	0x033b033b
 800e444:	033b033b 	.word	0x033b033b
 800e448:	033b033b 	.word	0x033b033b
 800e44c:	033b033b 	.word	0x033b033b
 800e450:	03090325 	.word	0x03090325
 800e454:	01da01da 	.word	0x01da01da
 800e458:	031e01da 	.word	0x031e01da
 800e45c:	033b0309 	.word	0x033b0309
 800e460:	02b2033b 	.word	0x02b2033b
 800e464:	02be033b 	.word	0x02be033b
 800e468:	02ef02cc 	.word	0x02ef02cc
 800e46c:	033b027c 	.word	0x033b027c
 800e470:	033b0283 	.word	0x033b0283
 800e474:	033b035e 	.word	0x033b035e
 800e478:	0375033b 	.word	0x0375033b
 800e47c:	9a06      	ldr	r2, [sp, #24]
 800e47e:	1aa5      	subs	r5, r4, r2
 800e480:	e770      	b.n	800e364 <_vfprintf_r+0xcc>
 800e482:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800e484:	900c      	str	r0, [sp, #48]	; 0x30
 800e486:	426d      	negs	r5, r5
 800e488:	9509      	str	r5, [sp, #36]	; 0x24
 800e48a:	9c05      	ldr	r4, [sp, #20]
 800e48c:	f044 0004 	orr.w	r0, r4, #4
 800e490:	9005      	str	r0, [sp, #20]
 800e492:	f893 8000 	ldrb.w	r8, [r3]
 800e496:	e790      	b.n	800e3ba <_vfprintf_r+0x122>
 800e498:	9807      	ldr	r0, [sp, #28]
 800e49a:	4649      	mov	r1, r9
 800e49c:	f001 fe44 	bl	8010128 <__swsetup_r>
 800e4a0:	2800      	cmp	r0, #0
 800e4a2:	d151      	bne.n	800e548 <_vfprintf_r+0x2b0>
 800e4a4:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800e4a8:	f003 041a 	and.w	r4, r3, #26
 800e4ac:	2c0a      	cmp	r4, #10
 800e4ae:	f47f af2c 	bne.w	800e30a <_vfprintf_r+0x72>
 800e4b2:	f8b9 600e 	ldrh.w	r6, [r9, #14]
 800e4b6:	0432      	lsls	r2, r6, #16
 800e4b8:	f53f af27 	bmi.w	800e30a <_vfprintf_r+0x72>
 800e4bc:	f8d9 4064 	ldr.w	r4, [r9, #100]	; 0x64
 800e4c0:	9807      	ldr	r0, [sp, #28]
 800e4c2:	9449      	str	r4, [sp, #292]	; 0x124
 800e4c4:	462a      	mov	r2, r5
 800e4c6:	f8d9 501c 	ldr.w	r5, [r9, #28]
 800e4ca:	f8ad 60ce 	strh.w	r6, [sp, #206]	; 0xce
 800e4ce:	ac4a      	add	r4, sp, #296	; 0x128
 800e4d0:	9537      	str	r5, [sp, #220]	; 0xdc
 800e4d2:	f8d9 5024 	ldr.w	r5, [r9, #36]	; 0x24
 800e4d6:	9430      	str	r4, [sp, #192]	; 0xc0
 800e4d8:	f023 0e02 	bic.w	lr, r3, #2
 800e4dc:	f44f 6780 	mov.w	r7, #1024	; 0x400
 800e4e0:	9434      	str	r4, [sp, #208]	; 0xd0
 800e4e2:	a930      	add	r1, sp, #192	; 0xc0
 800e4e4:	2400      	movs	r4, #0
 800e4e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e4e8:	f8ad e0cc 	strh.w	lr, [sp, #204]	; 0xcc
 800e4ec:	9539      	str	r5, [sp, #228]	; 0xe4
 800e4ee:	9732      	str	r7, [sp, #200]	; 0xc8
 800e4f0:	9735      	str	r7, [sp, #212]	; 0xd4
 800e4f2:	9436      	str	r4, [sp, #216]	; 0xd8
 800e4f4:	f7ff fed0 	bl	800e298 <_vfprintf_r>
 800e4f8:	2800      	cmp	r0, #0
 800e4fa:	900a      	str	r0, [sp, #40]	; 0x28
 800e4fc:	db09      	blt.n	800e512 <_vfprintf_r+0x27a>
 800e4fe:	9807      	ldr	r0, [sp, #28]
 800e500:	a930      	add	r1, sp, #192	; 0xc0
 800e502:	f003 f929 	bl	8011758 <_fflush_r>
 800e506:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800e508:	2800      	cmp	r0, #0
 800e50a:	bf18      	it	ne
 800e50c:	f04f 34ff 	movne.w	r4, #4294967295
 800e510:	940a      	str	r4, [sp, #40]	; 0x28
 800e512:	f8bd 20cc 	ldrh.w	r2, [sp, #204]	; 0xcc
 800e516:	f002 0140 	and.w	r1, r2, #64	; 0x40
 800e51a:	b20b      	sxth	r3, r1
 800e51c:	b1bb      	cbz	r3, 800e54e <_vfprintf_r+0x2b6>
 800e51e:	f8b9 000c 	ldrh.w	r0, [r9, #12]
 800e522:	f040 0240 	orr.w	r2, r0, #64	; 0x40
 800e526:	f8a9 200c 	strh.w	r2, [r9, #12]
 800e52a:	e010      	b.n	800e54e <_vfprintf_r+0x2b6>
 800e52c:	f8da 2008 	ldr.w	r2, [sl, #8]
 800e530:	b122      	cbz	r2, 800e53c <_vfprintf_r+0x2a4>
 800e532:	9807      	ldr	r0, [sp, #28]
 800e534:	4649      	mov	r1, r9
 800e536:	4652      	mov	r2, sl
 800e538:	f004 fd98 	bl	801306c <__sprint_r>
 800e53c:	f8b9 100c 	ldrh.w	r1, [r9, #12]
 800e540:	f001 0340 	and.w	r3, r1, #64	; 0x40
 800e544:	b218      	sxth	r0, r3
 800e546:	b110      	cbz	r0, 800e54e <_vfprintf_r+0x2b6>
 800e548:	f04f 35ff 	mov.w	r5, #4294967295
 800e54c:	950a      	str	r5, [sp, #40]	; 0x28
 800e54e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e550:	b04b      	add	sp, #300	; 0x12c
 800e552:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
 800e556:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e55a:	9807      	ldr	r0, [sp, #28]
 800e55c:	4649      	mov	r1, r9
 800e55e:	4652      	mov	r2, sl
 800e560:	f004 fd84 	bl	801306c <__sprint_r>
 800e564:	2800      	cmp	r0, #0
 800e566:	d1e9      	bne.n	800e53c <_vfprintf_r+0x2a4>
 800e568:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800e56c:	e70f      	b.n	800e38e <_vfprintf_r+0xf6>
 800e56e:	4620      	mov	r0, r4
 800e570:	f003 f9d4 	bl	801191c <__sinit>
 800e574:	e6a9      	b.n	800e2ca <_vfprintf_r+0x32>
 800e576:	9c06      	ldr	r4, [sp, #24]
 800e578:	e70c      	b.n	800e394 <_vfprintf_r+0xfc>
 800e57a:	f88d 206b 	strb.w	r2, [sp, #107]	; 0x6b
 800e57e:	f893 8000 	ldrb.w	r8, [r3]
 800e582:	e71a      	b.n	800e3ba <_vfprintf_r+0x122>
 800e584:	461c      	mov	r4, r3
 800e586:	f814 8b01 	ldrb.w	r8, [r4], #1
 800e58a:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
 800e58e:	f001 85ac 	beq.w	80100ea <_vfprintf_r+0x1e52>
 800e592:	f1a8 0030 	sub.w	r0, r8, #48	; 0x30
 800e596:	2600      	movs	r6, #0
 800e598:	2809      	cmp	r0, #9
 800e59a:	f201 84e1 	bhi.w	800ff60 <_vfprintf_r+0x1cc8>
 800e59e:	f814 8b01 	ldrb.w	r8, [r4], #1
 800e5a2:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 800e5a6:	eb00 0646 	add.w	r6, r0, r6, lsl #1
 800e5aa:	f1a8 0030 	sub.w	r0, r8, #48	; 0x30
 800e5ae:	2809      	cmp	r0, #9
 800e5b0:	4623      	mov	r3, r4
 800e5b2:	d9f4      	bls.n	800e59e <_vfprintf_r+0x306>
 800e5b4:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
 800e5b8:	e700      	b.n	800e3bc <_vfprintf_r+0x124>
 800e5ba:	9c05      	ldr	r4, [sp, #20]
 800e5bc:	f044 0080 	orr.w	r0, r4, #128	; 0x80
 800e5c0:	9005      	str	r0, [sp, #20]
 800e5c2:	f893 8000 	ldrb.w	r8, [r3]
 800e5c6:	e6f8      	b.n	800e3ba <_vfprintf_r+0x122>
 800e5c8:	461c      	mov	r4, r3
 800e5ca:	2000      	movs	r0, #0
 800e5cc:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
 800e5d0:	f814 8b01 	ldrb.w	r8, [r4], #1
 800e5d4:	f1a8 0530 	sub.w	r5, r8, #48	; 0x30
 800e5d8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800e5dc:	2d09      	cmp	r5, #9
 800e5de:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 800e5e2:	4623      	mov	r3, r4
 800e5e4:	d9f2      	bls.n	800e5cc <_vfprintf_r+0x334>
 800e5e6:	9009      	str	r0, [sp, #36]	; 0x24
 800e5e8:	e6e8      	b.n	800e3bc <_vfprintf_r+0x124>
 800e5ea:	9306      	str	r3, [sp, #24]
 800e5ec:	9b05      	ldr	r3, [sp, #20]
 800e5ee:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800e5f2:	f043 0710 	orr.w	r7, r3, #16
 800e5f6:	9705      	str	r7, [sp, #20]
 800e5f8:	9d05      	ldr	r5, [sp, #20]
 800e5fa:	06ac      	lsls	r4, r5, #26
 800e5fc:	46b6      	mov	lr, r6
 800e5fe:	f140 81f5 	bpl.w	800e9ec <_vfprintf_r+0x754>
 800e602:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e604:	1dec      	adds	r4, r5, #7
 800e606:	f024 0107 	bic.w	r1, r4, #7
 800e60a:	e9d1 2300 	ldrd	r2, r3, [r1]
 800e60e:	3108      	adds	r1, #8
 800e610:	910c      	str	r1, [sp, #48]	; 0x30
 800e612:	4614      	mov	r4, r2
 800e614:	461d      	mov	r5, r3
 800e616:	2a00      	cmp	r2, #0
 800e618:	f173 0100 	sbcs.w	r1, r3, #0
 800e61c:	f2c1 814c 	blt.w	800f8b8 <_vfprintf_r+0x1620>
 800e620:	2301      	movs	r3, #1
 800e622:	f1be 0f00 	cmp.w	lr, #0
 800e626:	db03      	blt.n	800e630 <_vfprintf_r+0x398>
 800e628:	9805      	ldr	r0, [sp, #20]
 800e62a:	f020 0780 	bic.w	r7, r0, #128	; 0x80
 800e62e:	9705      	str	r7, [sp, #20]
 800e630:	ea54 0105 	orrs.w	r1, r4, r5
 800e634:	f040 841e 	bne.w	800ee74 <_vfprintf_r+0xbdc>
 800e638:	f1be 0f00 	cmp.w	lr, #0
 800e63c:	f040 841a 	bne.w	800ee74 <_vfprintf_r+0xbdc>
 800e640:	2b00      	cmp	r3, #0
 800e642:	f040 862d 	bne.w	800f2a0 <_vfprintf_r+0x1008>
 800e646:	9d05      	ldr	r5, [sp, #20]
 800e648:	07e9      	lsls	r1, r5, #31
 800e64a:	f140 8629 	bpl.w	800f2a0 <_vfprintf_r+0x1008>
 800e64e:	9919      	ldr	r1, [sp, #100]	; 0x64
 800e650:	2430      	movs	r4, #48	; 0x30
 800e652:	f88d 40bf 	strb.w	r4, [sp, #191]	; 0xbf
 800e656:	910b      	str	r1, [sp, #44]	; 0x2c
 800e658:	f10d 08bf 	add.w	r8, sp, #191	; 0xbf
 800e65c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800e65e:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 800e662:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
 800e666:	4574      	cmp	r4, lr
 800e668:	bfb8      	it	lt
 800e66a:	4674      	movlt	r4, lr
 800e66c:	2100      	movs	r1, #0
 800e66e:	9408      	str	r4, [sp, #32]
 800e670:	9112      	str	r1, [sp, #72]	; 0x48
 800e672:	b113      	cbz	r3, 800e67a <_vfprintf_r+0x3e2>
 800e674:	9d08      	ldr	r5, [sp, #32]
 800e676:	1c68      	adds	r0, r5, #1
 800e678:	9008      	str	r0, [sp, #32]
 800e67a:	9d05      	ldr	r5, [sp, #20]
 800e67c:	f015 0102 	ands.w	r1, r5, #2
 800e680:	910f      	str	r1, [sp, #60]	; 0x3c
 800e682:	d002      	beq.n	800e68a <_vfprintf_r+0x3f2>
 800e684:	9c08      	ldr	r4, [sp, #32]
 800e686:	3402      	adds	r4, #2
 800e688:	9408      	str	r4, [sp, #32]
 800e68a:	9d05      	ldr	r5, [sp, #20]
 800e68c:	f015 0784 	ands.w	r7, r5, #132	; 0x84
 800e690:	f040 8241 	bne.w	800eb16 <_vfprintf_r+0x87e>
 800e694:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800e696:	9a08      	ldr	r2, [sp, #32]
 800e698:	1aac      	subs	r4, r5, r2
 800e69a:	2c00      	cmp	r4, #0
 800e69c:	f340 823b 	ble.w	800eb16 <_vfprintf_r+0x87e>
 800e6a0:	2c10      	cmp	r4, #16
 800e6a2:	f341 833a 	ble.w	800fd1a <_vfprintf_r+0x1a82>
 800e6a6:	f8da 0004 	ldr.w	r0, [sl, #4]
 800e6aa:	f8da 3008 	ldr.w	r3, [sl, #8]
 800e6ae:	4dba      	ldr	r5, [pc, #744]	; (800e998 <_vfprintf_r+0x700>)
 800e6b0:	2610      	movs	r6, #16
 800e6b2:	1c42      	adds	r2, r0, #1
 800e6b4:	1999      	adds	r1, r3, r6
 800e6b6:	f1a4 0c11 	sub.w	ip, r4, #17
 800e6ba:	2a07      	cmp	r2, #7
 800e6bc:	e88b 0060 	stmia.w	fp, {r5, r6}
 800e6c0:	f3cc 1300 	ubfx	r3, ip, #4, #1
 800e6c4:	f8ca 1008 	str.w	r1, [sl, #8]
 800e6c8:	f8ca 2004 	str.w	r2, [sl, #4]
 800e6cc:	f300 8627 	bgt.w	800f31e <_vfprintf_r+0x1086>
 800e6d0:	f10b 0b08 	add.w	fp, fp, #8
 800e6d4:	3c10      	subs	r4, #16
 800e6d6:	2c10      	cmp	r4, #16
 800e6d8:	f340 837f 	ble.w	800edda <_vfprintf_r+0xb42>
 800e6dc:	b1b3      	cbz	r3, 800e70c <_vfprintf_r+0x474>
 800e6de:	f8da 1004 	ldr.w	r1, [sl, #4]
 800e6e2:	f8da 0008 	ldr.w	r0, [sl, #8]
 800e6e6:	f8cb 5000 	str.w	r5, [fp]
 800e6ea:	1c4a      	adds	r2, r1, #1
 800e6ec:	3010      	adds	r0, #16
 800e6ee:	2a07      	cmp	r2, #7
 800e6f0:	f8cb 6004 	str.w	r6, [fp, #4]
 800e6f4:	f8ca 0008 	str.w	r0, [sl, #8]
 800e6f8:	f8ca 2004 	str.w	r2, [sl, #4]
 800e6fc:	f300 861d 	bgt.w	800f33a <_vfprintf_r+0x10a2>
 800e700:	f10b 0b08 	add.w	fp, fp, #8
 800e704:	3c10      	subs	r4, #16
 800e706:	2c10      	cmp	r4, #16
 800e708:	f340 8367 	ble.w	800edda <_vfprintf_r+0xb42>
 800e70c:	9718      	str	r7, [sp, #96]	; 0x60
 800e70e:	462f      	mov	r7, r5
 800e710:	9d07      	ldr	r5, [sp, #28]
 800e712:	e019      	b.n	800e748 <_vfprintf_r+0x4b0>
 800e714:	f10b 0b08 	add.w	fp, fp, #8
 800e718:	f8da 2004 	ldr.w	r2, [sl, #4]
 800e71c:	f8da 3008 	ldr.w	r3, [sl, #8]
 800e720:	f8cb 7000 	str.w	r7, [fp]
 800e724:	1c50      	adds	r0, r2, #1
 800e726:	3310      	adds	r3, #16
 800e728:	3c10      	subs	r4, #16
 800e72a:	2807      	cmp	r0, #7
 800e72c:	f8cb 6004 	str.w	r6, [fp, #4]
 800e730:	f8ca 3008 	str.w	r3, [sl, #8]
 800e734:	f8ca 0004 	str.w	r0, [sl, #4]
 800e738:	f300 833f 	bgt.w	800edba <_vfprintf_r+0xb22>
 800e73c:	3c10      	subs	r4, #16
 800e73e:	2c10      	cmp	r4, #16
 800e740:	f10b 0b08 	add.w	fp, fp, #8
 800e744:	f340 8347 	ble.w	800edd6 <_vfprintf_r+0xb3e>
 800e748:	f8da 0004 	ldr.w	r0, [sl, #4]
 800e74c:	f8da 3008 	ldr.w	r3, [sl, #8]
 800e750:	f8cb 7000 	str.w	r7, [fp]
 800e754:	1c41      	adds	r1, r0, #1
 800e756:	3310      	adds	r3, #16
 800e758:	2907      	cmp	r1, #7
 800e75a:	f8cb 6004 	str.w	r6, [fp, #4]
 800e75e:	f8ca 3008 	str.w	r3, [sl, #8]
 800e762:	f8ca 1004 	str.w	r1, [sl, #4]
 800e766:	ddd5      	ble.n	800e714 <_vfprintf_r+0x47c>
 800e768:	4628      	mov	r0, r5
 800e76a:	4649      	mov	r1, r9
 800e76c:	4652      	mov	r2, sl
 800e76e:	f004 fc7d 	bl	801306c <__sprint_r>
 800e772:	2800      	cmp	r0, #0
 800e774:	f47f aee2 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800e778:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800e77c:	e7cc      	b.n	800e718 <_vfprintf_r+0x480>
 800e77e:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e780:	9306      	str	r3, [sp, #24]
 800e782:	46b6      	mov	lr, r6
 800e784:	9e05      	ldr	r6, [sp, #20]
 800e786:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800e78a:	1dc3      	adds	r3, r0, #7
 800e78c:	f023 0107 	bic.w	r1, r3, #7
 800e790:	0732      	lsls	r2, r6, #28
 800e792:	bf53      	iteet	pl
 800e794:	f101 0608 	addpl.w	r6, r1, #8
 800e798:	f101 0508 	addmi.w	r5, r1, #8
 800e79c:	950c      	strmi	r5, [sp, #48]	; 0x30
 800e79e:	960c      	strpl	r6, [sp, #48]	; 0x30
 800e7a0:	680e      	ldr	r6, [r1, #0]
 800e7a2:	684c      	ldr	r4, [r1, #4]
 800e7a4:	f8cd e008 	str.w	lr, [sp, #8]
 800e7a8:	4632      	mov	r2, r6
 800e7aa:	4623      	mov	r3, r4
 800e7ac:	4630      	mov	r0, r6
 800e7ae:	4621      	mov	r1, r4
 800e7b0:	ec43 2b10 	vmov	d0, r2, r3
 800e7b4:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
 800e7b8:	f7ff facc 	bl	800dd54 <__fpclassifyd>
 800e7bc:	2801      	cmp	r0, #1
 800e7be:	f8dd c008 	ldr.w	ip, [sp, #8]
 800e7c2:	f041 8085 	bne.w	800f8d0 <_vfprintf_r+0x1638>
 800e7c6:	4630      	mov	r0, r6
 800e7c8:	4621      	mov	r1, r4
 800e7ca:	2200      	movs	r2, #0
 800e7cc:	2300      	movs	r3, #0
 800e7ce:	f7fd fe3d 	bl	800c44c <__aeabi_dcmplt>
 800e7d2:	2800      	cmp	r0, #0
 800e7d4:	f041 8383 	bne.w	800fede <_vfprintf_r+0x1c46>
 800e7d8:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 800e7dc:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800e7de:	9905      	ldr	r1, [sp, #20]
 800e7e0:	4f6e      	ldr	r7, [pc, #440]	; (800e99c <_vfprintf_r+0x704>)
 800e7e2:	4d6f      	ldr	r5, [pc, #444]	; (800e9a0 <_vfprintf_r+0x708>)
 800e7e4:	2003      	movs	r0, #3
 800e7e6:	2200      	movs	r2, #0
 800e7e8:	9008      	str	r0, [sp, #32]
 800e7ea:	920e      	str	r2, [sp, #56]	; 0x38
 800e7ec:	2c47      	cmp	r4, #71	; 0x47
 800e7ee:	bfcc      	ite	gt
 800e7f0:	46a8      	movgt	r8, r5
 800e7f2:	46b8      	movle	r8, r7
 800e7f4:	f021 0080 	bic.w	r0, r1, #128	; 0x80
 800e7f8:	2403      	movs	r4, #3
 800e7fa:	2200      	movs	r2, #0
 800e7fc:	9005      	str	r0, [sp, #20]
 800e7fe:	940b      	str	r4, [sp, #44]	; 0x2c
 800e800:	9212      	str	r2, [sp, #72]	; 0x48
 800e802:	e736      	b.n	800e672 <_vfprintf_r+0x3da>
 800e804:	9d05      	ldr	r5, [sp, #20]
 800e806:	f045 0508 	orr.w	r5, r5, #8
 800e80a:	9505      	str	r5, [sp, #20]
 800e80c:	f893 8000 	ldrb.w	r8, [r3]
 800e810:	e5d3      	b.n	800e3ba <_vfprintf_r+0x122>
 800e812:	9c05      	ldr	r4, [sp, #20]
 800e814:	9306      	str	r3, [sp, #24]
 800e816:	f044 0110 	orr.w	r1, r4, #16
 800e81a:	9105      	str	r1, [sp, #20]
 800e81c:	9f05      	ldr	r7, [sp, #20]
 800e81e:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800e822:	f017 0320 	ands.w	r3, r7, #32
 800e826:	46b6      	mov	lr, r6
 800e828:	f000 80a4 	beq.w	800e974 <_vfprintf_r+0x6dc>
 800e82c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e82e:	1dd9      	adds	r1, r3, #7
 800e830:	f021 0707 	bic.w	r7, r1, #7
 800e834:	f107 0408 	add.w	r4, r7, #8
 800e838:	940c      	str	r4, [sp, #48]	; 0x30
 800e83a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800e83e:	2300      	movs	r3, #0
 800e840:	2200      	movs	r2, #0
 800e842:	f88d 206b 	strb.w	r2, [sp, #107]	; 0x6b
 800e846:	e6ec      	b.n	800e622 <_vfprintf_r+0x38a>
 800e848:	9c05      	ldr	r4, [sp, #20]
 800e84a:	9306      	str	r3, [sp, #24]
 800e84c:	f044 0010 	orr.w	r0, r4, #16
 800e850:	9005      	str	r0, [sp, #20]
 800e852:	9d05      	ldr	r5, [sp, #20]
 800e854:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800e858:	06ad      	lsls	r5, r5, #26
 800e85a:	46b6      	mov	lr, r6
 800e85c:	f140 811b 	bpl.w	800ea96 <_vfprintf_r+0x7fe>
 800e860:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e862:	1dea      	adds	r2, r5, #7
 800e864:	f022 0007 	bic.w	r0, r2, #7
 800e868:	f100 0308 	add.w	r3, r0, #8
 800e86c:	930c      	str	r3, [sp, #48]	; 0x30
 800e86e:	e9d0 4500 	ldrd	r4, r5, [r0]
 800e872:	2301      	movs	r3, #1
 800e874:	e7e4      	b.n	800e840 <_vfprintf_r+0x5a8>
 800e876:	9805      	ldr	r0, [sp, #20]
 800e878:	4c4a      	ldr	r4, [pc, #296]	; (800e9a4 <_vfprintf_r+0x70c>)
 800e87a:	9306      	str	r3, [sp, #24]
 800e87c:	0681      	lsls	r1, r0, #26
 800e87e:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800e882:	46b6      	mov	lr, r6
 800e884:	9416      	str	r4, [sp, #88]	; 0x58
 800e886:	f140 811f 	bpl.w	800eac8 <_vfprintf_r+0x830>
 800e88a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e88c:	1dcb      	adds	r3, r1, #7
 800e88e:	f023 0007 	bic.w	r0, r3, #7
 800e892:	f100 0508 	add.w	r5, r0, #8
 800e896:	950c      	str	r5, [sp, #48]	; 0x30
 800e898:	e9d0 4500 	ldrd	r4, r5, [r0]
 800e89c:	9905      	ldr	r1, [sp, #20]
 800e89e:	07cf      	lsls	r7, r1, #31
 800e8a0:	f140 8121 	bpl.w	800eae6 <_vfprintf_r+0x84e>
 800e8a4:	ea54 0205 	orrs.w	r2, r4, r5
 800e8a8:	f000 811d 	beq.w	800eae6 <_vfprintf_r+0x84e>
 800e8ac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e8ae:	f041 0302 	orr.w	r3, r1, #2
 800e8b2:	2730      	movs	r7, #48	; 0x30
 800e8b4:	9305      	str	r3, [sp, #20]
 800e8b6:	f88d 706c 	strb.w	r7, [sp, #108]	; 0x6c
 800e8ba:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 800e8be:	2302      	movs	r3, #2
 800e8c0:	e7be      	b.n	800e840 <_vfprintf_r+0x5a8>
 800e8c2:	9805      	ldr	r0, [sp, #20]
 800e8c4:	f040 0520 	orr.w	r5, r0, #32
 800e8c8:	9505      	str	r5, [sp, #20]
 800e8ca:	f893 8000 	ldrb.w	r8, [r3]
 800e8ce:	e574      	b.n	800e3ba <_vfprintf_r+0x122>
 800e8d0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e8d2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800e8d6:	2400      	movs	r4, #0
 800e8d8:	f88d 406b 	strb.w	r4, [sp, #107]	; 0x6b
 800e8dc:	f8d5 8000 	ldr.w	r8, [r5]
 800e8e0:	9306      	str	r3, [sp, #24]
 800e8e2:	46b6      	mov	lr, r6
 800e8e4:	1d2f      	adds	r7, r5, #4
 800e8e6:	f1b8 0f00 	cmp.w	r8, #0
 800e8ea:	f001 828c 	beq.w	800fe06 <_vfprintf_r+0x1b6e>
 800e8ee:	2e00      	cmp	r6, #0
 800e8f0:	4640      	mov	r0, r8
 800e8f2:	f2c1 81f8 	blt.w	800fce6 <_vfprintf_r+0x1a4e>
 800e8f6:	4621      	mov	r1, r4
 800e8f8:	4632      	mov	r2, r6
 800e8fa:	9602      	str	r6, [sp, #8]
 800e8fc:	f003 fcde 	bl	80122bc <memchr>
 800e900:	f8dd c008 	ldr.w	ip, [sp, #8]
 800e904:	2800      	cmp	r0, #0
 800e906:	f001 831f 	beq.w	800ff48 <_vfprintf_r+0x1cb0>
 800e90a:	ebc8 0300 	rsb	r3, r8, r0
 800e90e:	4563      	cmp	r3, ip
 800e910:	930b      	str	r3, [sp, #44]	; 0x2c
 800e912:	940e      	str	r4, [sp, #56]	; 0x38
 800e914:	f341 818a 	ble.w	800fc2c <_vfprintf_r+0x1994>
 800e918:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800e91a:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 800e91e:	970c      	str	r7, [sp, #48]	; 0x30
 800e920:	ea2c 74ec 	bic.w	r4, ip, ip, asr #31
 800e924:	9408      	str	r4, [sp, #32]
 800e926:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
 800e92a:	9512      	str	r5, [sp, #72]	; 0x48
 800e92c:	e6a1      	b.n	800e672 <_vfprintf_r+0x3da>
 800e92e:	f893 8000 	ldrb.w	r8, [r3]
 800e932:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
 800e936:	4618      	mov	r0, r3
 800e938:	f001 81ae 	beq.w	800fc98 <_vfprintf_r+0x1a00>
 800e93c:	9c05      	ldr	r4, [sp, #20]
 800e93e:	f044 0010 	orr.w	r0, r4, #16
 800e942:	9005      	str	r0, [sp, #20]
 800e944:	e539      	b.n	800e3ba <_vfprintf_r+0x122>
 800e946:	9c05      	ldr	r4, [sp, #20]
 800e948:	9306      	str	r3, [sp, #24]
 800e94a:	06a2      	lsls	r2, r4, #26
 800e94c:	f141 806b 	bpl.w	800fa26 <_vfprintf_r+0x178e>
 800e950:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800e952:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e954:	6823      	ldr	r3, [r4, #0]
 800e956:	17d1      	asrs	r1, r2, #31
 800e958:	1d25      	adds	r5, r4, #4
 800e95a:	601a      	str	r2, [r3, #0]
 800e95c:	6059      	str	r1, [r3, #4]
 800e95e:	950c      	str	r5, [sp, #48]	; 0x30
 800e960:	e4ec      	b.n	800e33c <_vfprintf_r+0xa4>
 800e962:	9f05      	ldr	r7, [sp, #20]
 800e964:	9306      	str	r3, [sp, #24]
 800e966:	f017 0320 	ands.w	r3, r7, #32
 800e96a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800e96e:	46b6      	mov	lr, r6
 800e970:	f47f af5c 	bne.w	800e82c <_vfprintf_r+0x594>
 800e974:	9d05      	ldr	r5, [sp, #20]
 800e976:	f015 0210 	ands.w	r2, r5, #16
 800e97a:	f040 860f 	bne.w	800f59c <_vfprintf_r+0x1304>
 800e97e:	9805      	ldr	r0, [sp, #20]
 800e980:	f010 0340 	ands.w	r3, r0, #64	; 0x40
 800e984:	f000 860a 	beq.w	800f59c <_vfprintf_r+0x1304>
 800e988:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e98a:	1d0f      	adds	r7, r1, #4
 800e98c:	880c      	ldrh	r4, [r1, #0]
 800e98e:	970c      	str	r7, [sp, #48]	; 0x30
 800e990:	4613      	mov	r3, r2
 800e992:	2500      	movs	r5, #0
 800e994:	e754      	b.n	800e840 <_vfprintf_r+0x5a8>
 800e996:	bf00      	nop
 800e998:	08013f30 	.word	0x08013f30
 800e99c:	08013f40 	.word	0x08013f40
 800e9a0:	08013f44 	.word	0x08013f44
 800e9a4:	08013f50 	.word	0x08013f50
 800e9a8:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 800e9aa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e9ac:	6839      	ldr	r1, [r7, #0]
 800e9ae:	9805      	ldr	r0, [sp, #20]
 800e9b0:	9306      	str	r3, [sp, #24]
 800e9b2:	4baa      	ldr	r3, [pc, #680]	; (800ec5c <_vfprintf_r+0x9c4>)
 800e9b4:	f04f 0878 	mov.w	r8, #120	; 0x78
 800e9b8:	1d15      	adds	r5, r2, #4
 800e9ba:	460c      	mov	r4, r1
 800e9bc:	f040 0702 	orr.w	r7, r0, #2
 800e9c0:	2130      	movs	r1, #48	; 0x30
 800e9c2:	9316      	str	r3, [sp, #88]	; 0x58
 800e9c4:	950c      	str	r5, [sp, #48]	; 0x30
 800e9c6:	46b6      	mov	lr, r6
 800e9c8:	2500      	movs	r5, #0
 800e9ca:	9705      	str	r7, [sp, #20]
 800e9cc:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
 800e9d0:	f88d 806d 	strb.w	r8, [sp, #109]	; 0x6d
 800e9d4:	2302      	movs	r3, #2
 800e9d6:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800e9da:	e731      	b.n	800e840 <_vfprintf_r+0x5a8>
 800e9dc:	9d05      	ldr	r5, [sp, #20]
 800e9de:	9306      	str	r3, [sp, #24]
 800e9e0:	06ac      	lsls	r4, r5, #26
 800e9e2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800e9e6:	46b6      	mov	lr, r6
 800e9e8:	f53f ae0b 	bmi.w	800e602 <_vfprintf_r+0x36a>
 800e9ec:	9c05      	ldr	r4, [sp, #20]
 800e9ee:	06e0      	lsls	r0, r4, #27
 800e9f0:	f141 8030 	bpl.w	800fa54 <_vfprintf_r+0x17bc>
 800e9f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e9f6:	681a      	ldr	r2, [r3, #0]
 800e9f8:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e9fa:	17d5      	asrs	r5, r2, #31
 800e9fc:	1d07      	adds	r7, r0, #4
 800e9fe:	4614      	mov	r4, r2
 800ea00:	462b      	mov	r3, r5
 800ea02:	970c      	str	r7, [sp, #48]	; 0x30
 800ea04:	e607      	b.n	800e616 <_vfprintf_r+0x37e>
 800ea06:	9c05      	ldr	r4, [sp, #20]
 800ea08:	f044 0040 	orr.w	r0, r4, #64	; 0x40
 800ea0c:	9005      	str	r0, [sp, #20]
 800ea0e:	f893 8000 	ldrb.w	r8, [r3]
 800ea12:	e4d2      	b.n	800e3ba <_vfprintf_r+0x122>
 800ea14:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 800ea16:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ea18:	683a      	ldr	r2, [r7, #0]
 800ea1a:	9306      	str	r3, [sp, #24]
 800ea1c:	2401      	movs	r4, #1
 800ea1e:	1d0b      	adds	r3, r1, #4
 800ea20:	2500      	movs	r5, #0
 800ea22:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800ea26:	9408      	str	r4, [sp, #32]
 800ea28:	930c      	str	r3, [sp, #48]	; 0x30
 800ea2a:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
 800ea2e:	f88d 506b 	strb.w	r5, [sp, #107]	; 0x6b
 800ea32:	940b      	str	r4, [sp, #44]	; 0x2c
 800ea34:	f10d 0898 	add.w	r8, sp, #152	; 0x98
 800ea38:	2000      	movs	r0, #0
 800ea3a:	900e      	str	r0, [sp, #56]	; 0x38
 800ea3c:	9012      	str	r0, [sp, #72]	; 0x48
 800ea3e:	e61c      	b.n	800e67a <_vfprintf_r+0x3e2>
 800ea40:	4644      	mov	r4, r8
 800ea42:	9306      	str	r3, [sp, #24]
 800ea44:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800ea48:	2c00      	cmp	r4, #0
 800ea4a:	f43f ad6f 	beq.w	800e52c <_vfprintf_r+0x294>
 800ea4e:	2701      	movs	r7, #1
 800ea50:	2300      	movs	r3, #0
 800ea52:	f88d 8098 	strb.w	r8, [sp, #152]	; 0x98
 800ea56:	9708      	str	r7, [sp, #32]
 800ea58:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 800ea5c:	970b      	str	r7, [sp, #44]	; 0x2c
 800ea5e:	f10d 0898 	add.w	r8, sp, #152	; 0x98
 800ea62:	e7e9      	b.n	800ea38 <_vfprintf_r+0x7a0>
 800ea64:	f89d 406b 	ldrb.w	r4, [sp, #107]	; 0x6b
 800ea68:	2c00      	cmp	r4, #0
 800ea6a:	f041 8001 	bne.w	800fa70 <_vfprintf_r+0x17d8>
 800ea6e:	f88d 106b 	strb.w	r1, [sp, #107]	; 0x6b
 800ea72:	f893 8000 	ldrb.w	r8, [r3]
 800ea76:	e4a0      	b.n	800e3ba <_vfprintf_r+0x122>
 800ea78:	9d05      	ldr	r5, [sp, #20]
 800ea7a:	f045 0501 	orr.w	r5, r5, #1
 800ea7e:	9505      	str	r5, [sp, #20]
 800ea80:	f893 8000 	ldrb.w	r8, [r3]
 800ea84:	e499      	b.n	800e3ba <_vfprintf_r+0x122>
 800ea86:	9d05      	ldr	r5, [sp, #20]
 800ea88:	9306      	str	r3, [sp, #24]
 800ea8a:	06ad      	lsls	r5, r5, #26
 800ea8c:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800ea90:	46b6      	mov	lr, r6
 800ea92:	f53f aee5 	bmi.w	800e860 <_vfprintf_r+0x5c8>
 800ea96:	9905      	ldr	r1, [sp, #20]
 800ea98:	06cc      	lsls	r4, r1, #27
 800ea9a:	f100 84fa 	bmi.w	800f492 <_vfprintf_r+0x11fa>
 800ea9e:	9f05      	ldr	r7, [sp, #20]
 800eaa0:	0678      	lsls	r0, r7, #25
 800eaa2:	f140 84f6 	bpl.w	800f492 <_vfprintf_r+0x11fa>
 800eaa6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800eaa8:	1d10      	adds	r0, r2, #4
 800eaaa:	8814      	ldrh	r4, [r2, #0]
 800eaac:	900c      	str	r0, [sp, #48]	; 0x30
 800eaae:	2301      	movs	r3, #1
 800eab0:	2500      	movs	r5, #0
 800eab2:	e6c5      	b.n	800e840 <_vfprintf_r+0x5a8>
 800eab4:	9805      	ldr	r0, [sp, #20]
 800eab6:	4f69      	ldr	r7, [pc, #420]	; (800ec5c <_vfprintf_r+0x9c4>)
 800eab8:	9306      	str	r3, [sp, #24]
 800eaba:	0681      	lsls	r1, r0, #26
 800eabc:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800eac0:	46b6      	mov	lr, r6
 800eac2:	9716      	str	r7, [sp, #88]	; 0x58
 800eac4:	f53f aee1 	bmi.w	800e88a <_vfprintf_r+0x5f2>
 800eac8:	9f05      	ldr	r7, [sp, #20]
 800eaca:	06fa      	lsls	r2, r7, #27
 800eacc:	f140 87b7 	bpl.w	800fa3e <_vfprintf_r+0x17a6>
 800ead0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800ead2:	6823      	ldr	r3, [r4, #0]
 800ead4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 800ead6:	9905      	ldr	r1, [sp, #20]
 800ead8:	1d3a      	adds	r2, r7, #4
 800eada:	2500      	movs	r5, #0
 800eadc:	07cf      	lsls	r7, r1, #31
 800eade:	461c      	mov	r4, r3
 800eae0:	920c      	str	r2, [sp, #48]	; 0x30
 800eae2:	f53f aedf 	bmi.w	800e8a4 <_vfprintf_r+0x60c>
 800eae6:	2302      	movs	r3, #2
 800eae8:	e6aa      	b.n	800e840 <_vfprintf_r+0x5a8>
 800eaea:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800eaec:	980c      	ldr	r0, [sp, #48]	; 0x30
 800eaee:	6824      	ldr	r4, [r4, #0]
 800eaf0:	3004      	adds	r0, #4
 800eaf2:	2c00      	cmp	r4, #0
 800eaf4:	9409      	str	r4, [sp, #36]	; 0x24
 800eaf6:	f6ff acc4 	blt.w	800e482 <_vfprintf_r+0x1ea>
 800eafa:	f893 8000 	ldrb.w	r8, [r3]
 800eafe:	900c      	str	r0, [sp, #48]	; 0x30
 800eb00:	e45b      	b.n	800e3ba <_vfprintf_r+0x122>
 800eb02:	9807      	ldr	r0, [sp, #28]
 800eb04:	4649      	mov	r1, r9
 800eb06:	4652      	mov	r2, sl
 800eb08:	f004 fab0 	bl	801306c <__sprint_r>
 800eb0c:	2800      	cmp	r0, #0
 800eb0e:	f47f ad15 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800eb12:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800eb16:	f89d 106b 	ldrb.w	r1, [sp, #107]	; 0x6b
 800eb1a:	b1a9      	cbz	r1, 800eb48 <_vfprintf_r+0x8b0>
 800eb1c:	f8da 3004 	ldr.w	r3, [sl, #4]
 800eb20:	f8da 2008 	ldr.w	r2, [sl, #8]
 800eb24:	3301      	adds	r3, #1
 800eb26:	3201      	adds	r2, #1
 800eb28:	2101      	movs	r1, #1
 800eb2a:	f10d 006b 	add.w	r0, sp, #107	; 0x6b
 800eb2e:	2b07      	cmp	r3, #7
 800eb30:	f8cb 0000 	str.w	r0, [fp]
 800eb34:	f8cb 1004 	str.w	r1, [fp, #4]
 800eb38:	f8ca 2008 	str.w	r2, [sl, #8]
 800eb3c:	f8ca 3004 	str.w	r3, [sl, #4]
 800eb40:	f300 83a3 	bgt.w	800f28a <_vfprintf_r+0xff2>
 800eb44:	f10b 0b08 	add.w	fp, fp, #8
 800eb48:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800eb4a:	b1a0      	cbz	r0, 800eb76 <_vfprintf_r+0x8de>
 800eb4c:	f8da 2008 	ldr.w	r2, [sl, #8]
 800eb50:	f8da 3004 	ldr.w	r3, [sl, #4]
 800eb54:	1c90      	adds	r0, r2, #2
 800eb56:	1c5a      	adds	r2, r3, #1
 800eb58:	a91b      	add	r1, sp, #108	; 0x6c
 800eb5a:	2302      	movs	r3, #2
 800eb5c:	2a07      	cmp	r2, #7
 800eb5e:	f8cb 1000 	str.w	r1, [fp]
 800eb62:	f8cb 3004 	str.w	r3, [fp, #4]
 800eb66:	f8ca 0008 	str.w	r0, [sl, #8]
 800eb6a:	f8ca 2004 	str.w	r2, [sl, #4]
 800eb6e:	f300 8381 	bgt.w	800f274 <_vfprintf_r+0xfdc>
 800eb72:	f10b 0b08 	add.w	fp, fp, #8
 800eb76:	2f80      	cmp	r7, #128	; 0x80
 800eb78:	f000 8258 	beq.w	800f02c <_vfprintf_r+0xd94>
 800eb7c:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800eb7e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800eb80:	1b2c      	subs	r4, r5, r4
 800eb82:	2c00      	cmp	r4, #0
 800eb84:	f340 808e 	ble.w	800eca4 <_vfprintf_r+0xa0c>
 800eb88:	2c10      	cmp	r4, #16
 800eb8a:	f340 878a 	ble.w	800faa2 <_vfprintf_r+0x180a>
 800eb8e:	f8da 0004 	ldr.w	r0, [sl, #4]
 800eb92:	f8da 1008 	ldr.w	r1, [sl, #8]
 800eb96:	4d32      	ldr	r5, [pc, #200]	; (800ec60 <_vfprintf_r+0x9c8>)
 800eb98:	2610      	movs	r6, #16
 800eb9a:	1c43      	adds	r3, r0, #1
 800eb9c:	f1a4 0711 	sub.w	r7, r4, #17
 800eba0:	198a      	adds	r2, r1, r6
 800eba2:	2b07      	cmp	r3, #7
 800eba4:	e88b 0060 	stmia.w	fp, {r5, r6}
 800eba8:	f3c7 1700 	ubfx	r7, r7, #4, #1
 800ebac:	f8ca 2008 	str.w	r2, [sl, #8]
 800ebb0:	f8ca 3004 	str.w	r3, [sl, #4]
 800ebb4:	f300 833d 	bgt.w	800f232 <_vfprintf_r+0xf9a>
 800ebb8:	f10b 0b08 	add.w	fp, fp, #8
 800ebbc:	3c10      	subs	r4, #16
 800ebbe:	2c10      	cmp	r4, #16
 800ebc0:	dd5d      	ble.n	800ec7e <_vfprintf_r+0x9e6>
 800ebc2:	b1af      	cbz	r7, 800ebf0 <_vfprintf_r+0x958>
 800ebc4:	f8da 0004 	ldr.w	r0, [sl, #4]
 800ebc8:	f8da 1008 	ldr.w	r1, [sl, #8]
 800ebcc:	f8cb 5000 	str.w	r5, [fp]
 800ebd0:	1c42      	adds	r2, r0, #1
 800ebd2:	3110      	adds	r1, #16
 800ebd4:	2a07      	cmp	r2, #7
 800ebd6:	f8cb 6004 	str.w	r6, [fp, #4]
 800ebda:	f8ca 1008 	str.w	r1, [sl, #8]
 800ebde:	f8ca 2004 	str.w	r2, [sl, #4]
 800ebe2:	f300 8331 	bgt.w	800f248 <_vfprintf_r+0xfb0>
 800ebe6:	f10b 0b08 	add.w	fp, fp, #8
 800ebea:	3c10      	subs	r4, #16
 800ebec:	2c10      	cmp	r4, #16
 800ebee:	dd46      	ble.n	800ec7e <_vfprintf_r+0x9e6>
 800ebf0:	9f07      	ldr	r7, [sp, #28]
 800ebf2:	e017      	b.n	800ec24 <_vfprintf_r+0x98c>
 800ebf4:	f10b 0b08 	add.w	fp, fp, #8
 800ebf8:	f8da 1004 	ldr.w	r1, [sl, #4]
 800ebfc:	f8da 2008 	ldr.w	r2, [sl, #8]
 800ec00:	f8cb 5000 	str.w	r5, [fp]
 800ec04:	1c4b      	adds	r3, r1, #1
 800ec06:	3210      	adds	r2, #16
 800ec08:	3c10      	subs	r4, #16
 800ec0a:	2b07      	cmp	r3, #7
 800ec0c:	f8cb 6004 	str.w	r6, [fp, #4]
 800ec10:	f8ca 2008 	str.w	r2, [sl, #8]
 800ec14:	f8ca 3004 	str.w	r3, [sl, #4]
 800ec18:	dc24      	bgt.n	800ec64 <_vfprintf_r+0x9cc>
 800ec1a:	3c10      	subs	r4, #16
 800ec1c:	2c10      	cmp	r4, #16
 800ec1e:	f10b 0b08 	add.w	fp, fp, #8
 800ec22:	dd2c      	ble.n	800ec7e <_vfprintf_r+0x9e6>
 800ec24:	f8da 3004 	ldr.w	r3, [sl, #4]
 800ec28:	f8da 1008 	ldr.w	r1, [sl, #8]
 800ec2c:	f8cb 5000 	str.w	r5, [fp]
 800ec30:	1c58      	adds	r0, r3, #1
 800ec32:	3110      	adds	r1, #16
 800ec34:	2807      	cmp	r0, #7
 800ec36:	f8cb 6004 	str.w	r6, [fp, #4]
 800ec3a:	f8ca 1008 	str.w	r1, [sl, #8]
 800ec3e:	f8ca 0004 	str.w	r0, [sl, #4]
 800ec42:	ddd7      	ble.n	800ebf4 <_vfprintf_r+0x95c>
 800ec44:	4638      	mov	r0, r7
 800ec46:	4649      	mov	r1, r9
 800ec48:	4652      	mov	r2, sl
 800ec4a:	f004 fa0f 	bl	801306c <__sprint_r>
 800ec4e:	2800      	cmp	r0, #0
 800ec50:	f47f ac74 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800ec54:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800ec58:	e7ce      	b.n	800ebf8 <_vfprintf_r+0x960>
 800ec5a:	bf00      	nop
 800ec5c:	08013f64 	.word	0x08013f64
 800ec60:	08013f84 	.word	0x08013f84
 800ec64:	4638      	mov	r0, r7
 800ec66:	4649      	mov	r1, r9
 800ec68:	4652      	mov	r2, sl
 800ec6a:	f004 f9ff 	bl	801306c <__sprint_r>
 800ec6e:	2800      	cmp	r0, #0
 800ec70:	f47f ac64 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800ec74:	3c10      	subs	r4, #16
 800ec76:	2c10      	cmp	r4, #16
 800ec78:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800ec7c:	dcd2      	bgt.n	800ec24 <_vfprintf_r+0x98c>
 800ec7e:	f8da 1004 	ldr.w	r1, [sl, #4]
 800ec82:	f8da 0008 	ldr.w	r0, [sl, #8]
 800ec86:	f8cb 5000 	str.w	r5, [fp]
 800ec8a:	1c4b      	adds	r3, r1, #1
 800ec8c:	1902      	adds	r2, r0, r4
 800ec8e:	2b07      	cmp	r3, #7
 800ec90:	f8cb 4004 	str.w	r4, [fp, #4]
 800ec94:	f8ca 2008 	str.w	r2, [sl, #8]
 800ec98:	f8ca 3004 	str.w	r3, [sl, #4]
 800ec9c:	f300 82df 	bgt.w	800f25e <_vfprintf_r+0xfc6>
 800eca0:	f10b 0b08 	add.w	fp, fp, #8
 800eca4:	9c05      	ldr	r4, [sp, #20]
 800eca6:	05e2      	lsls	r2, r4, #23
 800eca8:	f100 8109 	bmi.w	800eebe <_vfprintf_r+0xc26>
 800ecac:	f8da 0004 	ldr.w	r0, [sl, #4]
 800ecb0:	f8da 1008 	ldr.w	r1, [sl, #8]
 800ecb4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800ecb6:	f8cb 8000 	str.w	r8, [fp]
 800ecba:	1c43      	adds	r3, r0, #1
 800ecbc:	194a      	adds	r2, r1, r5
 800ecbe:	2b07      	cmp	r3, #7
 800ecc0:	f8cb 5004 	str.w	r5, [fp, #4]
 800ecc4:	f8ca 2008 	str.w	r2, [sl, #8]
 800ecc8:	f8ca 3004 	str.w	r3, [sl, #4]
 800eccc:	f300 829c 	bgt.w	800f208 <_vfprintf_r+0xf70>
 800ecd0:	f10b 0b08 	add.w	fp, fp, #8
 800ecd4:	9d05      	ldr	r5, [sp, #20]
 800ecd6:	076b      	lsls	r3, r5, #29
 800ecd8:	f140 80b8 	bpl.w	800ee4c <_vfprintf_r+0xbb4>
 800ecdc:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800ecde:	9908      	ldr	r1, [sp, #32]
 800ece0:	1a64      	subs	r4, r4, r1
 800ece2:	2c00      	cmp	r4, #0
 800ece4:	f340 80b2 	ble.w	800ee4c <_vfprintf_r+0xbb4>
 800ece8:	2c10      	cmp	r4, #16
 800ecea:	f341 80b2 	ble.w	800fe52 <_vfprintf_r+0x1bba>
 800ecee:	f8da 3004 	ldr.w	r3, [sl, #4]
 800ecf2:	f8da 0008 	ldr.w	r0, [sl, #8]
 800ecf6:	4dca      	ldr	r5, [pc, #808]	; (800f020 <_vfprintf_r+0xd88>)
 800ecf8:	2610      	movs	r6, #16
 800ecfa:	1c59      	adds	r1, r3, #1
 800ecfc:	f1a4 0711 	sub.w	r7, r4, #17
 800ed00:	1982      	adds	r2, r0, r6
 800ed02:	2907      	cmp	r1, #7
 800ed04:	e88b 0060 	stmia.w	fp, {r5, r6}
 800ed08:	f3c7 1700 	ubfx	r7, r7, #4, #1
 800ed0c:	f8ca 2008 	str.w	r2, [sl, #8]
 800ed10:	f8ca 1004 	str.w	r1, [sl, #4]
 800ed14:	f300 845e 	bgt.w	800f5d4 <_vfprintf_r+0x133c>
 800ed18:	f10b 0b08 	add.w	fp, fp, #8
 800ed1c:	3c10      	subs	r4, #16
 800ed1e:	2c10      	cmp	r4, #16
 800ed20:	dd7c      	ble.n	800ee1c <_vfprintf_r+0xb84>
 800ed22:	b1af      	cbz	r7, 800ed50 <_vfprintf_r+0xab8>
 800ed24:	f8da 3004 	ldr.w	r3, [sl, #4]
 800ed28:	f8da 0008 	ldr.w	r0, [sl, #8]
 800ed2c:	f8cb 5000 	str.w	r5, [fp]
 800ed30:	1c5a      	adds	r2, r3, #1
 800ed32:	3010      	adds	r0, #16
 800ed34:	2a07      	cmp	r2, #7
 800ed36:	f8cb 6004 	str.w	r6, [fp, #4]
 800ed3a:	f8ca 0008 	str.w	r0, [sl, #8]
 800ed3e:	f8ca 2004 	str.w	r2, [sl, #4]
 800ed42:	f300 8453 	bgt.w	800f5ec <_vfprintf_r+0x1354>
 800ed46:	f10b 0b08 	add.w	fp, fp, #8
 800ed4a:	3c10      	subs	r4, #16
 800ed4c:	2c10      	cmp	r4, #16
 800ed4e:	dd65      	ble.n	800ee1c <_vfprintf_r+0xb84>
 800ed50:	9f07      	ldr	r7, [sp, #28]
 800ed52:	e017      	b.n	800ed84 <_vfprintf_r+0xaec>
 800ed54:	f10b 0b08 	add.w	fp, fp, #8
 800ed58:	f8da 1004 	ldr.w	r1, [sl, #4]
 800ed5c:	f8da 2008 	ldr.w	r2, [sl, #8]
 800ed60:	f8cb 5000 	str.w	r5, [fp]
 800ed64:	1c48      	adds	r0, r1, #1
 800ed66:	3210      	adds	r2, #16
 800ed68:	3c10      	subs	r4, #16
 800ed6a:	2807      	cmp	r0, #7
 800ed6c:	f8cb 6004 	str.w	r6, [fp, #4]
 800ed70:	f8ca 2008 	str.w	r2, [sl, #8]
 800ed74:	f8ca 0004 	str.w	r0, [sl, #4]
 800ed78:	dc43      	bgt.n	800ee02 <_vfprintf_r+0xb6a>
 800ed7a:	3c10      	subs	r4, #16
 800ed7c:	2c10      	cmp	r4, #16
 800ed7e:	f10b 0b08 	add.w	fp, fp, #8
 800ed82:	dd4b      	ble.n	800ee1c <_vfprintf_r+0xb84>
 800ed84:	f8da 0004 	ldr.w	r0, [sl, #4]
 800ed88:	f8da 1008 	ldr.w	r1, [sl, #8]
 800ed8c:	f8cb 5000 	str.w	r5, [fp]
 800ed90:	1c43      	adds	r3, r0, #1
 800ed92:	3110      	adds	r1, #16
 800ed94:	2b07      	cmp	r3, #7
 800ed96:	f8cb 6004 	str.w	r6, [fp, #4]
 800ed9a:	f8ca 1008 	str.w	r1, [sl, #8]
 800ed9e:	f8ca 3004 	str.w	r3, [sl, #4]
 800eda2:	ddd7      	ble.n	800ed54 <_vfprintf_r+0xabc>
 800eda4:	4638      	mov	r0, r7
 800eda6:	4649      	mov	r1, r9
 800eda8:	4652      	mov	r2, sl
 800edaa:	f004 f95f 	bl	801306c <__sprint_r>
 800edae:	2800      	cmp	r0, #0
 800edb0:	f47f abc4 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800edb4:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800edb8:	e7ce      	b.n	800ed58 <_vfprintf_r+0xac0>
 800edba:	4628      	mov	r0, r5
 800edbc:	4649      	mov	r1, r9
 800edbe:	4652      	mov	r2, sl
 800edc0:	f004 f954 	bl	801306c <__sprint_r>
 800edc4:	2800      	cmp	r0, #0
 800edc6:	f47f abb9 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800edca:	3c10      	subs	r4, #16
 800edcc:	2c10      	cmp	r4, #16
 800edce:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800edd2:	f73f acb9 	bgt.w	800e748 <_vfprintf_r+0x4b0>
 800edd6:	463d      	mov	r5, r7
 800edd8:	9f18      	ldr	r7, [sp, #96]	; 0x60
 800edda:	f8da 3004 	ldr.w	r3, [sl, #4]
 800edde:	f8da 1008 	ldr.w	r1, [sl, #8]
 800ede2:	f8cb 5000 	str.w	r5, [fp]
 800ede6:	1c58      	adds	r0, r3, #1
 800ede8:	190a      	adds	r2, r1, r4
 800edea:	2807      	cmp	r0, #7
 800edec:	f8cb 4004 	str.w	r4, [fp, #4]
 800edf0:	f8ca 2008 	str.w	r2, [sl, #8]
 800edf4:	f8ca 0004 	str.w	r0, [sl, #4]
 800edf8:	f73f ae83 	bgt.w	800eb02 <_vfprintf_r+0x86a>
 800edfc:	f10b 0b08 	add.w	fp, fp, #8
 800ee00:	e689      	b.n	800eb16 <_vfprintf_r+0x87e>
 800ee02:	4638      	mov	r0, r7
 800ee04:	4649      	mov	r1, r9
 800ee06:	4652      	mov	r2, sl
 800ee08:	f004 f930 	bl	801306c <__sprint_r>
 800ee0c:	2800      	cmp	r0, #0
 800ee0e:	f47f ab95 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800ee12:	3c10      	subs	r4, #16
 800ee14:	2c10      	cmp	r4, #16
 800ee16:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800ee1a:	dcb3      	bgt.n	800ed84 <_vfprintf_r+0xaec>
 800ee1c:	f8da 2004 	ldr.w	r2, [sl, #4]
 800ee20:	f8da 3008 	ldr.w	r3, [sl, #8]
 800ee24:	f8cb 5000 	str.w	r5, [fp]
 800ee28:	1c51      	adds	r1, r2, #1
 800ee2a:	18e3      	adds	r3, r4, r3
 800ee2c:	2907      	cmp	r1, #7
 800ee2e:	f8cb 4004 	str.w	r4, [fp, #4]
 800ee32:	f8ca 3008 	str.w	r3, [sl, #8]
 800ee36:	f8ca 1004 	str.w	r1, [sl, #4]
 800ee3a:	dd09      	ble.n	800ee50 <_vfprintf_r+0xbb8>
 800ee3c:	9807      	ldr	r0, [sp, #28]
 800ee3e:	4649      	mov	r1, r9
 800ee40:	4652      	mov	r2, sl
 800ee42:	f004 f913 	bl	801306c <__sprint_r>
 800ee46:	2800      	cmp	r0, #0
 800ee48:	f47f ab78 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800ee4c:	f8da 3008 	ldr.w	r3, [sl, #8]
 800ee50:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800ee52:	9808      	ldr	r0, [sp, #32]
 800ee54:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800ee56:	42a8      	cmp	r0, r5
 800ee58:	bfac      	ite	ge
 800ee5a:	1824      	addge	r4, r4, r0
 800ee5c:	1964      	addlt	r4, r4, r5
 800ee5e:	940a      	str	r4, [sp, #40]	; 0x28
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	f040 81dc 	bne.w	800f21e <_vfprintf_r+0xf86>
 800ee66:	2500      	movs	r5, #0
 800ee68:	f8ca 5004 	str.w	r5, [sl, #4]
 800ee6c:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800ee70:	f7ff ba64 	b.w	800e33c <_vfprintf_r+0xa4>
 800ee74:	2b01      	cmp	r3, #1
 800ee76:	f000 8239 	beq.w	800f2ec <_vfprintf_r+0x1054>
 800ee7a:	2b02      	cmp	r3, #2
 800ee7c:	f000 8216 	beq.w	800f2ac <_vfprintf_r+0x1014>
 800ee80:	f10d 06bf 	add.w	r6, sp, #191	; 0xbf
 800ee84:	2307      	movs	r3, #7
 800ee86:	08e2      	lsrs	r2, r4, #3
 800ee88:	ea42 7745 	orr.w	r7, r2, r5, lsl #29
 800ee8c:	ea04 0003 	and.w	r0, r4, r3
 800ee90:	08e9      	lsrs	r1, r5, #3
 800ee92:	3030      	adds	r0, #48	; 0x30
 800ee94:	463c      	mov	r4, r7
 800ee96:	460d      	mov	r5, r1
 800ee98:	b2c2      	uxtb	r2, r0
 800ee9a:	ea54 0105 	orrs.w	r1, r4, r5
 800ee9e:	46b0      	mov	r8, r6
 800eea0:	7032      	strb	r2, [r6, #0]
 800eea2:	f106 36ff 	add.w	r6, r6, #4294967295
 800eea6:	d1ee      	bne.n	800ee86 <_vfprintf_r+0xbee>
 800eea8:	9c05      	ldr	r4, [sp, #20]
 800eeaa:	07e4      	lsls	r4, r4, #31
 800eeac:	4645      	mov	r5, r8
 800eeae:	f100 83a9 	bmi.w	800f604 <_vfprintf_r+0x136c>
 800eeb2:	9b03      	ldr	r3, [sp, #12]
 800eeb4:	ebc8 0003 	rsb	r0, r8, r3
 800eeb8:	900b      	str	r0, [sp, #44]	; 0x2c
 800eeba:	f7ff bbcf 	b.w	800e65c <_vfprintf_r+0x3c4>
 800eebe:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800eec0:	2c65      	cmp	r4, #101	; 0x65
 800eec2:	f340 8143 	ble.w	800f14c <_vfprintf_r+0xeb4>
 800eec6:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800eeca:	2200      	movs	r2, #0
 800eecc:	2300      	movs	r3, #0
 800eece:	f7fd fab3 	bl	800c438 <__aeabi_dcmpeq>
 800eed2:	2800      	cmp	r0, #0
 800eed4:	f000 8240 	beq.w	800f358 <_vfprintf_r+0x10c0>
 800eed8:	f8da 2008 	ldr.w	r2, [sl, #8]
 800eedc:	f8da 3004 	ldr.w	r3, [sl, #4]
 800eee0:	4950      	ldr	r1, [pc, #320]	; (800f024 <_vfprintf_r+0xd8c>)
 800eee2:	1c50      	adds	r0, r2, #1
 800eee4:	1c5a      	adds	r2, r3, #1
 800eee6:	2301      	movs	r3, #1
 800eee8:	2a07      	cmp	r2, #7
 800eeea:	f8cb 1000 	str.w	r1, [fp]
 800eeee:	f8cb 3004 	str.w	r3, [fp, #4]
 800eef2:	f8ca 0008 	str.w	r0, [sl, #8]
 800eef6:	f8ca 2004 	str.w	r2, [sl, #4]
 800eefa:	f300 85d5 	bgt.w	800faa8 <_vfprintf_r+0x1810>
 800eefe:	f10b 0b08 	add.w	fp, fp, #8
 800ef02:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800ef04:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800ef06:	42ac      	cmp	r4, r5
 800ef08:	db03      	blt.n	800ef12 <_vfprintf_r+0xc7a>
 800ef0a:	9805      	ldr	r0, [sp, #20]
 800ef0c:	07c3      	lsls	r3, r0, #31
 800ef0e:	f57f aee1 	bpl.w	800ecd4 <_vfprintf_r+0xa3c>
 800ef12:	f8da 1004 	ldr.w	r1, [sl, #4]
 800ef16:	f8da 2008 	ldr.w	r2, [sl, #8]
 800ef1a:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800ef1c:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800ef1e:	f8cb 4004 	str.w	r4, [fp, #4]
 800ef22:	1c4b      	adds	r3, r1, #1
 800ef24:	18a0      	adds	r0, r4, r2
 800ef26:	2b07      	cmp	r3, #7
 800ef28:	f8cb 5000 	str.w	r5, [fp]
 800ef2c:	f8ca 0008 	str.w	r0, [sl, #8]
 800ef30:	f8ca 3004 	str.w	r3, [sl, #4]
 800ef34:	f300 86b9 	bgt.w	800fcaa <_vfprintf_r+0x1a12>
 800ef38:	f10b 0b08 	add.w	fp, fp, #8
 800ef3c:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800ef3e:	3c01      	subs	r4, #1
 800ef40:	2c00      	cmp	r4, #0
 800ef42:	f77f aec7 	ble.w	800ecd4 <_vfprintf_r+0xa3c>
 800ef46:	2c10      	cmp	r4, #16
 800ef48:	f340 8331 	ble.w	800f5ae <_vfprintf_r+0x1316>
 800ef4c:	f8da 1004 	ldr.w	r1, [sl, #4]
 800ef50:	f8da 2008 	ldr.w	r2, [sl, #8]
 800ef54:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800ef56:	4d34      	ldr	r5, [pc, #208]	; (800f028 <_vfprintf_r+0xd90>)
 800ef58:	2610      	movs	r6, #16
 800ef5a:	1c4b      	adds	r3, r1, #1
 800ef5c:	3f12      	subs	r7, #18
 800ef5e:	1990      	adds	r0, r2, r6
 800ef60:	2b07      	cmp	r3, #7
 800ef62:	e88b 0060 	stmia.w	fp, {r5, r6}
 800ef66:	f3c7 1700 	ubfx	r7, r7, #4, #1
 800ef6a:	f8ca 0008 	str.w	r0, [sl, #8]
 800ef6e:	f8ca 3004 	str.w	r3, [sl, #4]
 800ef72:	f300 86f9 	bgt.w	800fd68 <_vfprintf_r+0x1ad0>
 800ef76:	f10b 0b08 	add.w	fp, fp, #8
 800ef7a:	3c10      	subs	r4, #16
 800ef7c:	2c10      	cmp	r4, #16
 800ef7e:	f340 8317 	ble.w	800f5b0 <_vfprintf_r+0x1318>
 800ef82:	b1b7      	cbz	r7, 800efb2 <_vfprintf_r+0xd1a>
 800ef84:	f8da 1004 	ldr.w	r1, [sl, #4]
 800ef88:	f8da 2008 	ldr.w	r2, [sl, #8]
 800ef8c:	f8cb 5000 	str.w	r5, [fp]
 800ef90:	1c48      	adds	r0, r1, #1
 800ef92:	3210      	adds	r2, #16
 800ef94:	2807      	cmp	r0, #7
 800ef96:	f8cb 6004 	str.w	r6, [fp, #4]
 800ef9a:	f8ca 2008 	str.w	r2, [sl, #8]
 800ef9e:	f8ca 0004 	str.w	r0, [sl, #4]
 800efa2:	f300 86f7 	bgt.w	800fd94 <_vfprintf_r+0x1afc>
 800efa6:	f10b 0b08 	add.w	fp, fp, #8
 800efaa:	3c10      	subs	r4, #16
 800efac:	2c10      	cmp	r4, #16
 800efae:	f340 82ff 	ble.w	800f5b0 <_vfprintf_r+0x1318>
 800efb2:	9f07      	ldr	r7, [sp, #28]
 800efb4:	e019      	b.n	800efea <_vfprintf_r+0xd52>
 800efb6:	f10b 0b08 	add.w	fp, fp, #8
 800efba:	f8da 2004 	ldr.w	r2, [sl, #4]
 800efbe:	f8da 0008 	ldr.w	r0, [sl, #8]
 800efc2:	f8cb 5000 	str.w	r5, [fp]
 800efc6:	1c53      	adds	r3, r2, #1
 800efc8:	3010      	adds	r0, #16
 800efca:	3c10      	subs	r4, #16
 800efcc:	2b07      	cmp	r3, #7
 800efce:	f8cb 6004 	str.w	r6, [fp, #4]
 800efd2:	f8ca 0008 	str.w	r0, [sl, #8]
 800efd6:	f8ca 3004 	str.w	r3, [sl, #4]
 800efda:	f300 8195 	bgt.w	800f308 <_vfprintf_r+0x1070>
 800efde:	f10b 0b08 	add.w	fp, fp, #8
 800efe2:	3c10      	subs	r4, #16
 800efe4:	2c10      	cmp	r4, #16
 800efe6:	f340 82e3 	ble.w	800f5b0 <_vfprintf_r+0x1318>
 800efea:	f8da 3004 	ldr.w	r3, [sl, #4]
 800efee:	f8da 2008 	ldr.w	r2, [sl, #8]
 800eff2:	f8cb 5000 	str.w	r5, [fp]
 800eff6:	1c59      	adds	r1, r3, #1
 800eff8:	3210      	adds	r2, #16
 800effa:	2907      	cmp	r1, #7
 800effc:	f8cb 6004 	str.w	r6, [fp, #4]
 800f000:	f8ca 2008 	str.w	r2, [sl, #8]
 800f004:	f8ca 1004 	str.w	r1, [sl, #4]
 800f008:	ddd5      	ble.n	800efb6 <_vfprintf_r+0xd1e>
 800f00a:	4638      	mov	r0, r7
 800f00c:	4649      	mov	r1, r9
 800f00e:	4652      	mov	r2, sl
 800f010:	f004 f82c 	bl	801306c <__sprint_r>
 800f014:	2800      	cmp	r0, #0
 800f016:	f47f aa91 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800f01a:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800f01e:	e7cc      	b.n	800efba <_vfprintf_r+0xd22>
 800f020:	08013f30 	.word	0x08013f30
 800f024:	08013f80 	.word	0x08013f80
 800f028:	08013f84 	.word	0x08013f84
 800f02c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800f02e:	9c08      	ldr	r4, [sp, #32]
 800f030:	1b2c      	subs	r4, r5, r4
 800f032:	2c00      	cmp	r4, #0
 800f034:	f77f ada2 	ble.w	800eb7c <_vfprintf_r+0x8e4>
 800f038:	2c10      	cmp	r4, #16
 800f03a:	f340 8760 	ble.w	800fefe <_vfprintf_r+0x1c66>
 800f03e:	f8da 1004 	ldr.w	r1, [sl, #4]
 800f042:	f8da 0008 	ldr.w	r0, [sl, #8]
 800f046:	4dc3      	ldr	r5, [pc, #780]	; (800f354 <_vfprintf_r+0x10bc>)
 800f048:	2610      	movs	r6, #16
 800f04a:	1c4b      	adds	r3, r1, #1
 800f04c:	f1a4 0711 	sub.w	r7, r4, #17
 800f050:	1982      	adds	r2, r0, r6
 800f052:	2b07      	cmp	r3, #7
 800f054:	e88b 0060 	stmia.w	fp, {r5, r6}
 800f058:	f3c7 1700 	ubfx	r7, r7, #4, #1
 800f05c:	f8ca 2008 	str.w	r2, [sl, #8]
 800f060:	f8ca 3004 	str.w	r3, [sl, #4]
 800f064:	f300 83c0 	bgt.w	800f7e8 <_vfprintf_r+0x1550>
 800f068:	f10b 0b08 	add.w	fp, fp, #8
 800f06c:	3c10      	subs	r4, #16
 800f06e:	2c10      	cmp	r4, #16
 800f070:	dd58      	ble.n	800f124 <_vfprintf_r+0xe8c>
 800f072:	b1af      	cbz	r7, 800f0a0 <_vfprintf_r+0xe08>
 800f074:	f8da 1004 	ldr.w	r1, [sl, #4]
 800f078:	f8da 0008 	ldr.w	r0, [sl, #8]
 800f07c:	f8cb 5000 	str.w	r5, [fp]
 800f080:	1c4a      	adds	r2, r1, #1
 800f082:	3010      	adds	r0, #16
 800f084:	2a07      	cmp	r2, #7
 800f086:	f8cb 6004 	str.w	r6, [fp, #4]
 800f08a:	f8ca 0008 	str.w	r0, [sl, #8]
 800f08e:	f8ca 2004 	str.w	r2, [sl, #4]
 800f092:	f300 83b4 	bgt.w	800f7fe <_vfprintf_r+0x1566>
 800f096:	f10b 0b08 	add.w	fp, fp, #8
 800f09a:	3c10      	subs	r4, #16
 800f09c:	2c10      	cmp	r4, #16
 800f09e:	dd41      	ble.n	800f124 <_vfprintf_r+0xe8c>
 800f0a0:	9f07      	ldr	r7, [sp, #28]
 800f0a2:	e017      	b.n	800f0d4 <_vfprintf_r+0xe3c>
 800f0a4:	f10b 0b08 	add.w	fp, fp, #8
 800f0a8:	f8da 0004 	ldr.w	r0, [sl, #4]
 800f0ac:	f8da 2008 	ldr.w	r2, [sl, #8]
 800f0b0:	f8cb 5000 	str.w	r5, [fp]
 800f0b4:	1c43      	adds	r3, r0, #1
 800f0b6:	3210      	adds	r2, #16
 800f0b8:	3c10      	subs	r4, #16
 800f0ba:	2b07      	cmp	r3, #7
 800f0bc:	f8cb 6004 	str.w	r6, [fp, #4]
 800f0c0:	f8ca 2008 	str.w	r2, [sl, #8]
 800f0c4:	f8ca 3004 	str.w	r3, [sl, #4]
 800f0c8:	dc1f      	bgt.n	800f10a <_vfprintf_r+0xe72>
 800f0ca:	3c10      	subs	r4, #16
 800f0cc:	2c10      	cmp	r4, #16
 800f0ce:	f10b 0b08 	add.w	fp, fp, #8
 800f0d2:	dd27      	ble.n	800f124 <_vfprintf_r+0xe8c>
 800f0d4:	f8da 3004 	ldr.w	r3, [sl, #4]
 800f0d8:	f8da 0008 	ldr.w	r0, [sl, #8]
 800f0dc:	f8cb 5000 	str.w	r5, [fp]
 800f0e0:	1c59      	adds	r1, r3, #1
 800f0e2:	3010      	adds	r0, #16
 800f0e4:	2907      	cmp	r1, #7
 800f0e6:	f8cb 6004 	str.w	r6, [fp, #4]
 800f0ea:	f8ca 0008 	str.w	r0, [sl, #8]
 800f0ee:	f8ca 1004 	str.w	r1, [sl, #4]
 800f0f2:	ddd7      	ble.n	800f0a4 <_vfprintf_r+0xe0c>
 800f0f4:	4638      	mov	r0, r7
 800f0f6:	4649      	mov	r1, r9
 800f0f8:	4652      	mov	r2, sl
 800f0fa:	f003 ffb7 	bl	801306c <__sprint_r>
 800f0fe:	2800      	cmp	r0, #0
 800f100:	f47f aa1c 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800f104:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800f108:	e7ce      	b.n	800f0a8 <_vfprintf_r+0xe10>
 800f10a:	4638      	mov	r0, r7
 800f10c:	4649      	mov	r1, r9
 800f10e:	4652      	mov	r2, sl
 800f110:	f003 ffac 	bl	801306c <__sprint_r>
 800f114:	2800      	cmp	r0, #0
 800f116:	f47f aa11 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800f11a:	3c10      	subs	r4, #16
 800f11c:	2c10      	cmp	r4, #16
 800f11e:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800f122:	dcd7      	bgt.n	800f0d4 <_vfprintf_r+0xe3c>
 800f124:	f8da 0004 	ldr.w	r0, [sl, #4]
 800f128:	f8da 1008 	ldr.w	r1, [sl, #8]
 800f12c:	f8cb 5000 	str.w	r5, [fp]
 800f130:	1c43      	adds	r3, r0, #1
 800f132:	190a      	adds	r2, r1, r4
 800f134:	2b07      	cmp	r3, #7
 800f136:	f8cb 4004 	str.w	r4, [fp, #4]
 800f13a:	f8ca 2008 	str.w	r2, [sl, #8]
 800f13e:	f8ca 3004 	str.w	r3, [sl, #4]
 800f142:	f300 83ad 	bgt.w	800f8a0 <_vfprintf_r+0x1608>
 800f146:	f10b 0b08 	add.w	fp, fp, #8
 800f14a:	e517      	b.n	800eb7c <_vfprintf_r+0x8e4>
 800f14c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800f14e:	f8da 0008 	ldr.w	r0, [sl, #8]
 800f152:	f8da 3004 	ldr.w	r3, [sl, #4]
 800f156:	2d01      	cmp	r5, #1
 800f158:	f340 835c 	ble.w	800f814 <_vfprintf_r+0x157c>
 800f15c:	3301      	adds	r3, #1
 800f15e:	1c42      	adds	r2, r0, #1
 800f160:	2001      	movs	r0, #1
 800f162:	2b07      	cmp	r3, #7
 800f164:	f8cb 8000 	str.w	r8, [fp]
 800f168:	f8cb 0004 	str.w	r0, [fp, #4]
 800f16c:	f8ca 2008 	str.w	r2, [sl, #8]
 800f170:	f8ca 3004 	str.w	r3, [sl, #4]
 800f174:	f300 836b 	bgt.w	800f84e <_vfprintf_r+0x15b6>
 800f178:	f10b 0b08 	add.w	fp, fp, #8
 800f17c:	f8da 3004 	ldr.w	r3, [sl, #4]
 800f180:	f8da 1008 	ldr.w	r1, [sl, #8]
 800f184:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800f186:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800f188:	f8cb 4004 	str.w	r4, [fp, #4]
 800f18c:	1c58      	adds	r0, r3, #1
 800f18e:	1862      	adds	r2, r4, r1
 800f190:	2807      	cmp	r0, #7
 800f192:	f8cb 5000 	str.w	r5, [fp]
 800f196:	f8ca 2008 	str.w	r2, [sl, #8]
 800f19a:	f8ca 0004 	str.w	r0, [sl, #4]
 800f19e:	f300 8374 	bgt.w	800f88a <_vfprintf_r+0x15f2>
 800f1a2:	f10b 0b08 	add.w	fp, fp, #8
 800f1a6:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800f1aa:	2200      	movs	r2, #0
 800f1ac:	2300      	movs	r3, #0
 800f1ae:	f7fd f943 	bl	800c438 <__aeabi_dcmpeq>
 800f1b2:	2800      	cmp	r0, #0
 800f1b4:	f040 8176 	bne.w	800f4a4 <_vfprintf_r+0x120c>
 800f1b8:	f8da 3004 	ldr.w	r3, [sl, #4]
 800f1bc:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800f1be:	f8da 1008 	ldr.w	r1, [sl, #8]
 800f1c2:	1e6a      	subs	r2, r5, #1
 800f1c4:	3301      	adds	r3, #1
 800f1c6:	f108 0001 	add.w	r0, r8, #1
 800f1ca:	1851      	adds	r1, r2, r1
 800f1cc:	2b07      	cmp	r3, #7
 800f1ce:	e88b 0005 	stmia.w	fp, {r0, r2}
 800f1d2:	f8ca 1008 	str.w	r1, [sl, #8]
 800f1d6:	f8ca 3004 	str.w	r3, [sl, #4]
 800f1da:	f300 832d 	bgt.w	800f838 <_vfprintf_r+0x15a0>
 800f1de:	f10b 0b08 	add.w	fp, fp, #8
 800f1e2:	f8da 0004 	ldr.w	r0, [sl, #4]
 800f1e6:	f8da 2008 	ldr.w	r2, [sl, #8]
 800f1ea:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 800f1ec:	1c43      	adds	r3, r0, #1
 800f1ee:	1912      	adds	r2, r2, r4
 800f1f0:	a91f      	add	r1, sp, #124	; 0x7c
 800f1f2:	2b07      	cmp	r3, #7
 800f1f4:	f8cb 4004 	str.w	r4, [fp, #4]
 800f1f8:	f8cb 1000 	str.w	r1, [fp]
 800f1fc:	f8ca 2008 	str.w	r2, [sl, #8]
 800f200:	f8ca 3004 	str.w	r3, [sl, #4]
 800f204:	f77f ad64 	ble.w	800ecd0 <_vfprintf_r+0xa38>
 800f208:	9807      	ldr	r0, [sp, #28]
 800f20a:	4649      	mov	r1, r9
 800f20c:	4652      	mov	r2, sl
 800f20e:	f003 ff2d 	bl	801306c <__sprint_r>
 800f212:	2800      	cmp	r0, #0
 800f214:	f47f a992 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800f218:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800f21c:	e55a      	b.n	800ecd4 <_vfprintf_r+0xa3c>
 800f21e:	9807      	ldr	r0, [sp, #28]
 800f220:	4649      	mov	r1, r9
 800f222:	4652      	mov	r2, sl
 800f224:	f003 ff22 	bl	801306c <__sprint_r>
 800f228:	2800      	cmp	r0, #0
 800f22a:	f43f ae1c 	beq.w	800ee66 <_vfprintf_r+0xbce>
 800f22e:	f7ff b985 	b.w	800e53c <_vfprintf_r+0x2a4>
 800f232:	9807      	ldr	r0, [sp, #28]
 800f234:	4649      	mov	r1, r9
 800f236:	4652      	mov	r2, sl
 800f238:	f003 ff18 	bl	801306c <__sprint_r>
 800f23c:	2800      	cmp	r0, #0
 800f23e:	f47f a97d 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800f242:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800f246:	e4b9      	b.n	800ebbc <_vfprintf_r+0x924>
 800f248:	9807      	ldr	r0, [sp, #28]
 800f24a:	4649      	mov	r1, r9
 800f24c:	4652      	mov	r2, sl
 800f24e:	f003 ff0d 	bl	801306c <__sprint_r>
 800f252:	2800      	cmp	r0, #0
 800f254:	f47f a972 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800f258:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800f25c:	e4c5      	b.n	800ebea <_vfprintf_r+0x952>
 800f25e:	9807      	ldr	r0, [sp, #28]
 800f260:	4649      	mov	r1, r9
 800f262:	4652      	mov	r2, sl
 800f264:	f003 ff02 	bl	801306c <__sprint_r>
 800f268:	2800      	cmp	r0, #0
 800f26a:	f47f a967 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800f26e:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800f272:	e517      	b.n	800eca4 <_vfprintf_r+0xa0c>
 800f274:	9807      	ldr	r0, [sp, #28]
 800f276:	4649      	mov	r1, r9
 800f278:	4652      	mov	r2, sl
 800f27a:	f003 fef7 	bl	801306c <__sprint_r>
 800f27e:	2800      	cmp	r0, #0
 800f280:	f47f a95c 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800f284:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800f288:	e475      	b.n	800eb76 <_vfprintf_r+0x8de>
 800f28a:	9807      	ldr	r0, [sp, #28]
 800f28c:	4649      	mov	r1, r9
 800f28e:	4652      	mov	r2, sl
 800f290:	f003 feec 	bl	801306c <__sprint_r>
 800f294:	2800      	cmp	r0, #0
 800f296:	f47f a951 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800f29a:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800f29e:	e453      	b.n	800eb48 <_vfprintf_r+0x8b0>
 800f2a0:	f8cd e02c 	str.w	lr, [sp, #44]	; 0x2c
 800f2a4:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
 800f2a8:	f7ff b9d8 	b.w	800e65c <_vfprintf_r+0x3c4>
 800f2ac:	9816      	ldr	r0, [sp, #88]	; 0x58
 800f2ae:	f8cd e020 	str.w	lr, [sp, #32]
 800f2b2:	f10d 01bf 	add.w	r1, sp, #191	; 0xbf
 800f2b6:	260f      	movs	r6, #15
 800f2b8:	ea04 0306 	and.w	r3, r4, r6
 800f2bc:	18c7      	adds	r7, r0, r3
 800f2be:	0924      	lsrs	r4, r4, #4
 800f2c0:	ea44 7c05 	orr.w	ip, r4, r5, lsl #28
 800f2c4:	092a      	lsrs	r2, r5, #4
 800f2c6:	4688      	mov	r8, r1
 800f2c8:	4664      	mov	r4, ip
 800f2ca:	7839      	ldrb	r1, [r7, #0]
 800f2cc:	4615      	mov	r5, r2
 800f2ce:	ea54 0205 	orrs.w	r2, r4, r5
 800f2d2:	f888 1000 	strb.w	r1, [r8]
 800f2d6:	f108 31ff 	add.w	r1, r8, #4294967295
 800f2da:	d1ed      	bne.n	800f2b8 <_vfprintf_r+0x1020>
 800f2dc:	f8dd e020 	ldr.w	lr, [sp, #32]
 800f2e0:	9d03      	ldr	r5, [sp, #12]
 800f2e2:	ebc8 0005 	rsb	r0, r8, r5
 800f2e6:	900b      	str	r0, [sp, #44]	; 0x2c
 800f2e8:	f7ff b9b8 	b.w	800e65c <_vfprintf_r+0x3c4>
 800f2ec:	2d00      	cmp	r5, #0
 800f2ee:	bf08      	it	eq
 800f2f0:	2c0a      	cmpeq	r4, #10
 800f2f2:	f080 8193 	bcs.w	800f61c <_vfprintf_r+0x1384>
 800f2f6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800f2f8:	3430      	adds	r4, #48	; 0x30
 800f2fa:	f88d 40bf 	strb.w	r4, [sp, #191]	; 0xbf
 800f2fe:	920b      	str	r2, [sp, #44]	; 0x2c
 800f300:	f10d 08bf 	add.w	r8, sp, #191	; 0xbf
 800f304:	f7ff b9aa 	b.w	800e65c <_vfprintf_r+0x3c4>
 800f308:	4638      	mov	r0, r7
 800f30a:	4649      	mov	r1, r9
 800f30c:	4652      	mov	r2, sl
 800f30e:	f003 fead 	bl	801306c <__sprint_r>
 800f312:	2800      	cmp	r0, #0
 800f314:	f47f a912 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800f318:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800f31c:	e661      	b.n	800efe2 <_vfprintf_r+0xd4a>
 800f31e:	9807      	ldr	r0, [sp, #28]
 800f320:	9302      	str	r3, [sp, #8]
 800f322:	4649      	mov	r1, r9
 800f324:	4652      	mov	r2, sl
 800f326:	f003 fea1 	bl	801306c <__sprint_r>
 800f32a:	9b02      	ldr	r3, [sp, #8]
 800f32c:	2800      	cmp	r0, #0
 800f32e:	f47f a905 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800f332:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800f336:	f7ff b9cd 	b.w	800e6d4 <_vfprintf_r+0x43c>
 800f33a:	9807      	ldr	r0, [sp, #28]
 800f33c:	4649      	mov	r1, r9
 800f33e:	4652      	mov	r2, sl
 800f340:	f003 fe94 	bl	801306c <__sprint_r>
 800f344:	2800      	cmp	r0, #0
 800f346:	f47f a8f9 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800f34a:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800f34e:	f7ff b9d9 	b.w	800e704 <_vfprintf_r+0x46c>
 800f352:	bf00      	nop
 800f354:	08013f84 	.word	0x08013f84
 800f358:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800f35a:	2c00      	cmp	r4, #0
 800f35c:	f340 83b0 	ble.w	800fac0 <_vfprintf_r+0x1828>
 800f360:	9d12      	ldr	r5, [sp, #72]	; 0x48
 800f362:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800f364:	980d      	ldr	r0, [sp, #52]	; 0x34
 800f366:	42ac      	cmp	r4, r5
 800f368:	bfa8      	it	ge
 800f36a:	462c      	movge	r4, r5
 800f36c:	2c00      	cmp	r4, #0
 800f36e:	eb08 0500 	add.w	r5, r8, r0
 800f372:	950b      	str	r5, [sp, #44]	; 0x2c
 800f374:	dd12      	ble.n	800f39c <_vfprintf_r+0x1104>
 800f376:	f8da 3004 	ldr.w	r3, [sl, #4]
 800f37a:	f8da 2008 	ldr.w	r2, [sl, #8]
 800f37e:	f8cb 8000 	str.w	r8, [fp]
 800f382:	1c58      	adds	r0, r3, #1
 800f384:	1911      	adds	r1, r2, r4
 800f386:	2807      	cmp	r0, #7
 800f388:	f8cb 4004 	str.w	r4, [fp, #4]
 800f38c:	f8ca 1008 	str.w	r1, [sl, #8]
 800f390:	f8ca 0004 	str.w	r0, [sl, #4]
 800f394:	f300 84dc 	bgt.w	800fd50 <_vfprintf_r+0x1ab8>
 800f398:	f10b 0b08 	add.w	fp, fp, #8
 800f39c:	9d12      	ldr	r5, [sp, #72]	; 0x48
 800f39e:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800f3a2:	1b2c      	subs	r4, r5, r4
 800f3a4:	2c00      	cmp	r4, #0
 800f3a6:	f340 8165 	ble.w	800f674 <_vfprintf_r+0x13dc>
 800f3aa:	2c10      	cmp	r4, #16
 800f3ac:	f340 8364 	ble.w	800fa78 <_vfprintf_r+0x17e0>
 800f3b0:	f8da 3004 	ldr.w	r3, [sl, #4]
 800f3b4:	f8da 2008 	ldr.w	r2, [sl, #8]
 800f3b8:	4da8      	ldr	r5, [pc, #672]	; (800f65c <_vfprintf_r+0x13c4>)
 800f3ba:	2610      	movs	r6, #16
 800f3bc:	1c58      	adds	r0, r3, #1
 800f3be:	f1a4 0711 	sub.w	r7, r4, #17
 800f3c2:	1991      	adds	r1, r2, r6
 800f3c4:	2807      	cmp	r0, #7
 800f3c6:	e88b 0060 	stmia.w	fp, {r5, r6}
 800f3ca:	f3c7 1700 	ubfx	r7, r7, #4, #1
 800f3ce:	f8ca 1008 	str.w	r1, [sl, #8]
 800f3d2:	f8ca 0004 	str.w	r0, [sl, #4]
 800f3d6:	f300 84af 	bgt.w	800fd38 <_vfprintf_r+0x1aa0>
 800f3da:	f10b 0b08 	add.w	fp, fp, #8
 800f3de:	3c10      	subs	r4, #16
 800f3e0:	2c10      	cmp	r4, #16
 800f3e2:	f340 834a 	ble.w	800fa7a <_vfprintf_r+0x17e2>
 800f3e6:	b1b7      	cbz	r7, 800f416 <_vfprintf_r+0x117e>
 800f3e8:	f8da 3004 	ldr.w	r3, [sl, #4]
 800f3ec:	f8da 2008 	ldr.w	r2, [sl, #8]
 800f3f0:	f8cb 5000 	str.w	r5, [fp]
 800f3f4:	1c59      	adds	r1, r3, #1
 800f3f6:	3210      	adds	r2, #16
 800f3f8:	2907      	cmp	r1, #7
 800f3fa:	f8cb 6004 	str.w	r6, [fp, #4]
 800f3fe:	f8ca 2008 	str.w	r2, [sl, #8]
 800f402:	f8ca 1004 	str.w	r1, [sl, #4]
 800f406:	f300 84d1 	bgt.w	800fdac <_vfprintf_r+0x1b14>
 800f40a:	f10b 0b08 	add.w	fp, fp, #8
 800f40e:	3c10      	subs	r4, #16
 800f410:	2c10      	cmp	r4, #16
 800f412:	f340 8332 	ble.w	800fa7a <_vfprintf_r+0x17e2>
 800f416:	9f07      	ldr	r7, [sp, #28]
 800f418:	e016      	b.n	800f448 <_vfprintf_r+0x11b0>
 800f41a:	f10b 0008 	add.w	r0, fp, #8
 800f41e:	f8da 2004 	ldr.w	r2, [sl, #4]
 800f422:	f8da 1008 	ldr.w	r1, [sl, #8]
 800f426:	6005      	str	r5, [r0, #0]
 800f428:	1c53      	adds	r3, r2, #1
 800f42a:	3110      	adds	r1, #16
 800f42c:	3c10      	subs	r4, #16
 800f42e:	2b07      	cmp	r3, #7
 800f430:	6046      	str	r6, [r0, #4]
 800f432:	f8ca 1008 	str.w	r1, [sl, #8]
 800f436:	f8ca 3004 	str.w	r3, [sl, #4]
 800f43a:	dc1f      	bgt.n	800f47c <_vfprintf_r+0x11e4>
 800f43c:	f100 0b08 	add.w	fp, r0, #8
 800f440:	3c10      	subs	r4, #16
 800f442:	2c10      	cmp	r4, #16
 800f444:	f340 8319 	ble.w	800fa7a <_vfprintf_r+0x17e2>
 800f448:	f8da 2004 	ldr.w	r2, [sl, #4]
 800f44c:	f8da 0008 	ldr.w	r0, [sl, #8]
 800f450:	f8cb 5000 	str.w	r5, [fp]
 800f454:	1c53      	adds	r3, r2, #1
 800f456:	3010      	adds	r0, #16
 800f458:	2b07      	cmp	r3, #7
 800f45a:	f8cb 6004 	str.w	r6, [fp, #4]
 800f45e:	f8ca 0008 	str.w	r0, [sl, #8]
 800f462:	f8ca 3004 	str.w	r3, [sl, #4]
 800f466:	ddd8      	ble.n	800f41a <_vfprintf_r+0x1182>
 800f468:	4638      	mov	r0, r7
 800f46a:	4649      	mov	r1, r9
 800f46c:	4652      	mov	r2, sl
 800f46e:	f003 fdfd 	bl	801306c <__sprint_r>
 800f472:	2800      	cmp	r0, #0
 800f474:	f47f a862 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800f478:	a84a      	add	r0, sp, #296	; 0x128
 800f47a:	e7d0      	b.n	800f41e <_vfprintf_r+0x1186>
 800f47c:	4638      	mov	r0, r7
 800f47e:	4649      	mov	r1, r9
 800f480:	4652      	mov	r2, sl
 800f482:	f003 fdf3 	bl	801306c <__sprint_r>
 800f486:	2800      	cmp	r0, #0
 800f488:	f47f a858 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800f48c:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800f490:	e7d6      	b.n	800f440 <_vfprintf_r+0x11a8>
 800f492:	990c      	ldr	r1, [sp, #48]	; 0x30
 800f494:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f496:	1d0f      	adds	r7, r1, #4
 800f498:	681c      	ldr	r4, [r3, #0]
 800f49a:	970c      	str	r7, [sp, #48]	; 0x30
 800f49c:	2500      	movs	r5, #0
 800f49e:	2301      	movs	r3, #1
 800f4a0:	f7ff b9ce 	b.w	800e840 <_vfprintf_r+0x5a8>
 800f4a4:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800f4a6:	1e6c      	subs	r4, r5, #1
 800f4a8:	2c00      	cmp	r4, #0
 800f4aa:	f77f ae9a 	ble.w	800f1e2 <_vfprintf_r+0xf4a>
 800f4ae:	2c10      	cmp	r4, #16
 800f4b0:	f340 81d8 	ble.w	800f864 <_vfprintf_r+0x15cc>
 800f4b4:	f8da 3004 	ldr.w	r3, [sl, #4]
 800f4b8:	f8da 1008 	ldr.w	r1, [sl, #8]
 800f4bc:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800f4be:	4d67      	ldr	r5, [pc, #412]	; (800f65c <_vfprintf_r+0x13c4>)
 800f4c0:	2610      	movs	r6, #16
 800f4c2:	1c58      	adds	r0, r3, #1
 800f4c4:	3f12      	subs	r7, #18
 800f4c6:	198a      	adds	r2, r1, r6
 800f4c8:	2807      	cmp	r0, #7
 800f4ca:	e88b 0060 	stmia.w	fp, {r5, r6}
 800f4ce:	f3c7 1700 	ubfx	r7, r7, #4, #1
 800f4d2:	f8ca 2008 	str.w	r2, [sl, #8]
 800f4d6:	f8ca 0004 	str.w	r0, [sl, #4]
 800f4da:	f300 8412 	bgt.w	800fd02 <_vfprintf_r+0x1a6a>
 800f4de:	f10b 0b08 	add.w	fp, fp, #8
 800f4e2:	3c10      	subs	r4, #16
 800f4e4:	2c10      	cmp	r4, #16
 800f4e6:	f340 81be 	ble.w	800f866 <_vfprintf_r+0x15ce>
 800f4ea:	b1b7      	cbz	r7, 800f51a <_vfprintf_r+0x1282>
 800f4ec:	f8da 3004 	ldr.w	r3, [sl, #4]
 800f4f0:	f8da 1008 	ldr.w	r1, [sl, #8]
 800f4f4:	f8cb 5000 	str.w	r5, [fp]
 800f4f8:	1c5a      	adds	r2, r3, #1
 800f4fa:	3110      	adds	r1, #16
 800f4fc:	2a07      	cmp	r2, #7
 800f4fe:	f8cb 6004 	str.w	r6, [fp, #4]
 800f502:	f8ca 1008 	str.w	r1, [sl, #8]
 800f506:	f8ca 2004 	str.w	r2, [sl, #4]
 800f50a:	f300 8409 	bgt.w	800fd20 <_vfprintf_r+0x1a88>
 800f50e:	f10b 0b08 	add.w	fp, fp, #8
 800f512:	3c10      	subs	r4, #16
 800f514:	2c10      	cmp	r4, #16
 800f516:	f340 81a6 	ble.w	800f866 <_vfprintf_r+0x15ce>
 800f51a:	9f07      	ldr	r7, [sp, #28]
 800f51c:	e018      	b.n	800f550 <_vfprintf_r+0x12b8>
 800f51e:	f10b 0b08 	add.w	fp, fp, #8
 800f522:	f8da 0004 	ldr.w	r0, [sl, #4]
 800f526:	f8da 2008 	ldr.w	r2, [sl, #8]
 800f52a:	f8cb 5000 	str.w	r5, [fp]
 800f52e:	1c41      	adds	r1, r0, #1
 800f530:	3210      	adds	r2, #16
 800f532:	3c10      	subs	r4, #16
 800f534:	2907      	cmp	r1, #7
 800f536:	f8cb 6004 	str.w	r6, [fp, #4]
 800f53a:	f8ca 2008 	str.w	r2, [sl, #8]
 800f53e:	f8ca 1004 	str.w	r1, [sl, #4]
 800f542:	dc20      	bgt.n	800f586 <_vfprintf_r+0x12ee>
 800f544:	f10b 0b08 	add.w	fp, fp, #8
 800f548:	3c10      	subs	r4, #16
 800f54a:	2c10      	cmp	r4, #16
 800f54c:	f340 818b 	ble.w	800f866 <_vfprintf_r+0x15ce>
 800f550:	f8da 1004 	ldr.w	r1, [sl, #4]
 800f554:	f8da 0008 	ldr.w	r0, [sl, #8]
 800f558:	f8cb 5000 	str.w	r5, [fp]
 800f55c:	1c4b      	adds	r3, r1, #1
 800f55e:	3010      	adds	r0, #16
 800f560:	2b07      	cmp	r3, #7
 800f562:	f8cb 6004 	str.w	r6, [fp, #4]
 800f566:	f8ca 0008 	str.w	r0, [sl, #8]
 800f56a:	f8ca 3004 	str.w	r3, [sl, #4]
 800f56e:	ddd6      	ble.n	800f51e <_vfprintf_r+0x1286>
 800f570:	4638      	mov	r0, r7
 800f572:	4649      	mov	r1, r9
 800f574:	4652      	mov	r2, sl
 800f576:	f003 fd79 	bl	801306c <__sprint_r>
 800f57a:	2800      	cmp	r0, #0
 800f57c:	f47e afde 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800f580:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800f584:	e7cd      	b.n	800f522 <_vfprintf_r+0x128a>
 800f586:	4638      	mov	r0, r7
 800f588:	4649      	mov	r1, r9
 800f58a:	4652      	mov	r2, sl
 800f58c:	f003 fd6e 	bl	801306c <__sprint_r>
 800f590:	2800      	cmp	r0, #0
 800f592:	f47e afd3 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800f596:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800f59a:	e7d5      	b.n	800f548 <_vfprintf_r+0x12b0>
 800f59c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800f59e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f5a0:	6825      	ldr	r5, [r4, #0]
 800f5a2:	1d10      	adds	r0, r2, #4
 800f5a4:	462c      	mov	r4, r5
 800f5a6:	900c      	str	r0, [sp, #48]	; 0x30
 800f5a8:	2500      	movs	r5, #0
 800f5aa:	f7ff b949 	b.w	800e840 <_vfprintf_r+0x5a8>
 800f5ae:	4d2b      	ldr	r5, [pc, #172]	; (800f65c <_vfprintf_r+0x13c4>)
 800f5b0:	f8da 1008 	ldr.w	r1, [sl, #8]
 800f5b4:	f8da 0004 	ldr.w	r0, [sl, #4]
 800f5b8:	f8cb 5000 	str.w	r5, [fp]
 800f5bc:	1c43      	adds	r3, r0, #1
 800f5be:	190a      	adds	r2, r1, r4
 800f5c0:	2b07      	cmp	r3, #7
 800f5c2:	f8cb 4004 	str.w	r4, [fp, #4]
 800f5c6:	f8ca 2008 	str.w	r2, [sl, #8]
 800f5ca:	f8ca 3004 	str.w	r3, [sl, #4]
 800f5ce:	f77f ab7f 	ble.w	800ecd0 <_vfprintf_r+0xa38>
 800f5d2:	e619      	b.n	800f208 <_vfprintf_r+0xf70>
 800f5d4:	9807      	ldr	r0, [sp, #28]
 800f5d6:	4649      	mov	r1, r9
 800f5d8:	4652      	mov	r2, sl
 800f5da:	f003 fd47 	bl	801306c <__sprint_r>
 800f5de:	2800      	cmp	r0, #0
 800f5e0:	f47e afac 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800f5e4:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800f5e8:	f7ff bb98 	b.w	800ed1c <_vfprintf_r+0xa84>
 800f5ec:	9807      	ldr	r0, [sp, #28]
 800f5ee:	4649      	mov	r1, r9
 800f5f0:	4652      	mov	r2, sl
 800f5f2:	f003 fd3b 	bl	801306c <__sprint_r>
 800f5f6:	2800      	cmp	r0, #0
 800f5f8:	f47e afa0 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800f5fc:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800f600:	f7ff bba3 	b.w	800ed4a <_vfprintf_r+0xab2>
 800f604:	2a30      	cmp	r2, #48	; 0x30
 800f606:	f43f ae6b 	beq.w	800f2e0 <_vfprintf_r+0x1048>
 800f60a:	9903      	ldr	r1, [sp, #12]
 800f60c:	2730      	movs	r7, #48	; 0x30
 800f60e:	1b8a      	subs	r2, r1, r6
 800f610:	46b0      	mov	r8, r6
 800f612:	f805 7c01 	strb.w	r7, [r5, #-1]
 800f616:	920b      	str	r2, [sp, #44]	; 0x2c
 800f618:	f7ff b820 	b.w	800e65c <_vfprintf_r+0x3c4>
 800f61c:	f10d 06bf 	add.w	r6, sp, #191	; 0xbf
 800f620:	4677      	mov	r7, lr
 800f622:	4620      	mov	r0, r4
 800f624:	4629      	mov	r1, r5
 800f626:	220a      	movs	r2, #10
 800f628:	2300      	movs	r3, #0
 800f62a:	f7fc ffaf 	bl	800c58c <__aeabi_uldivmod>
 800f62e:	3230      	adds	r2, #48	; 0x30
 800f630:	7032      	strb	r2, [r6, #0]
 800f632:	4620      	mov	r0, r4
 800f634:	4629      	mov	r1, r5
 800f636:	220a      	movs	r2, #10
 800f638:	2300      	movs	r3, #0
 800f63a:	f7fc ffa7 	bl	800c58c <__aeabi_uldivmod>
 800f63e:	4604      	mov	r4, r0
 800f640:	460d      	mov	r5, r1
 800f642:	ea54 0005 	orrs.w	r0, r4, r5
 800f646:	46b0      	mov	r8, r6
 800f648:	f106 36ff 	add.w	r6, r6, #4294967295
 800f64c:	d1e9      	bne.n	800f622 <_vfprintf_r+0x138a>
 800f64e:	9b03      	ldr	r3, [sp, #12]
 800f650:	ebc8 0403 	rsb	r4, r8, r3
 800f654:	46be      	mov	lr, r7
 800f656:	940b      	str	r4, [sp, #44]	; 0x2c
 800f658:	f7ff b800 	b.w	800e65c <_vfprintf_r+0x3c4>
 800f65c:	08013f84 	.word	0x08013f84
 800f660:	9807      	ldr	r0, [sp, #28]
 800f662:	4649      	mov	r1, r9
 800f664:	4652      	mov	r2, sl
 800f666:	f003 fd01 	bl	801306c <__sprint_r>
 800f66a:	2800      	cmp	r0, #0
 800f66c:	f47e af66 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800f670:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800f674:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800f676:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800f678:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800f67a:	42a3      	cmp	r3, r4
 800f67c:	4446      	add	r6, r8
 800f67e:	f2c0 8092 	blt.w	800f7a6 <_vfprintf_r+0x150e>
 800f682:	9d05      	ldr	r5, [sp, #20]
 800f684:	07e8      	lsls	r0, r5, #31
 800f686:	f100 808e 	bmi.w	800f7a6 <_vfprintf_r+0x150e>
 800f68a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800f68c:	1ba5      	subs	r5, r4, r6
 800f68e:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800f690:	1ae3      	subs	r3, r4, r3
 800f692:	42ab      	cmp	r3, r5
 800f694:	bfb8      	it	lt
 800f696:	461d      	movlt	r5, r3
 800f698:	2d00      	cmp	r5, #0
 800f69a:	dd12      	ble.n	800f6c2 <_vfprintf_r+0x142a>
 800f69c:	f8da 1008 	ldr.w	r1, [sl, #8]
 800f6a0:	f8da 2004 	ldr.w	r2, [sl, #4]
 800f6a4:	f8cb 6000 	str.w	r6, [fp]
 800f6a8:	1948      	adds	r0, r1, r5
 800f6aa:	1c51      	adds	r1, r2, #1
 800f6ac:	2907      	cmp	r1, #7
 800f6ae:	f8cb 5004 	str.w	r5, [fp, #4]
 800f6b2:	f8ca 0008 	str.w	r0, [sl, #8]
 800f6b6:	f8ca 1004 	str.w	r1, [sl, #4]
 800f6ba:	f300 83bc 	bgt.w	800fe36 <_vfprintf_r+0x1b9e>
 800f6be:	f10b 0b08 	add.w	fp, fp, #8
 800f6c2:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 800f6c6:	1b5c      	subs	r4, r3, r5
 800f6c8:	2c00      	cmp	r4, #0
 800f6ca:	f77f ab03 	ble.w	800ecd4 <_vfprintf_r+0xa3c>
 800f6ce:	2c10      	cmp	r4, #16
 800f6d0:	f77f af6d 	ble.w	800f5ae <_vfprintf_r+0x1316>
 800f6d4:	f8da 0004 	ldr.w	r0, [sl, #4]
 800f6d8:	f8da 2008 	ldr.w	r2, [sl, #8]
 800f6dc:	4d7b      	ldr	r5, [pc, #492]	; (800f8cc <_vfprintf_r+0x1634>)
 800f6de:	2610      	movs	r6, #16
 800f6e0:	1c43      	adds	r3, r0, #1
 800f6e2:	f1a4 0711 	sub.w	r7, r4, #17
 800f6e6:	1991      	adds	r1, r2, r6
 800f6e8:	2b07      	cmp	r3, #7
 800f6ea:	e88b 0060 	stmia.w	fp, {r5, r6}
 800f6ee:	f3c7 1700 	ubfx	r7, r7, #4, #1
 800f6f2:	f8ca 1008 	str.w	r1, [sl, #8]
 800f6f6:	f8ca 3004 	str.w	r3, [sl, #4]
 800f6fa:	f300 8391 	bgt.w	800fe20 <_vfprintf_r+0x1b88>
 800f6fe:	f10b 0b08 	add.w	fp, fp, #8
 800f702:	3c10      	subs	r4, #16
 800f704:	2c10      	cmp	r4, #16
 800f706:	f77f af53 	ble.w	800f5b0 <_vfprintf_r+0x1318>
 800f70a:	b1b7      	cbz	r7, 800f73a <_vfprintf_r+0x14a2>
 800f70c:	f8da 0004 	ldr.w	r0, [sl, #4]
 800f710:	f8da 2008 	ldr.w	r2, [sl, #8]
 800f714:	f8cb 5000 	str.w	r5, [fp]
 800f718:	1c41      	adds	r1, r0, #1
 800f71a:	3210      	adds	r2, #16
 800f71c:	2907      	cmp	r1, #7
 800f71e:	f8cb 6004 	str.w	r6, [fp, #4]
 800f722:	f8ca 2008 	str.w	r2, [sl, #8]
 800f726:	f8ca 1004 	str.w	r1, [sl, #4]
 800f72a:	f300 83dd 	bgt.w	800fee8 <_vfprintf_r+0x1c50>
 800f72e:	f10b 0b08 	add.w	fp, fp, #8
 800f732:	3c10      	subs	r4, #16
 800f734:	2c10      	cmp	r4, #16
 800f736:	f77f af3b 	ble.w	800f5b0 <_vfprintf_r+0x1318>
 800f73a:	9f07      	ldr	r7, [sp, #28]
 800f73c:	e018      	b.n	800f770 <_vfprintf_r+0x14d8>
 800f73e:	f10b 0b08 	add.w	fp, fp, #8
 800f742:	f8da 2004 	ldr.w	r2, [sl, #4]
 800f746:	f8da 1008 	ldr.w	r1, [sl, #8]
 800f74a:	f8cb 5000 	str.w	r5, [fp]
 800f74e:	1c53      	adds	r3, r2, #1
 800f750:	3110      	adds	r1, #16
 800f752:	3c10      	subs	r4, #16
 800f754:	2b07      	cmp	r3, #7
 800f756:	f8cb 6004 	str.w	r6, [fp, #4]
 800f75a:	f8ca 1008 	str.w	r1, [sl, #8]
 800f75e:	f8ca 3004 	str.w	r3, [sl, #4]
 800f762:	dc36      	bgt.n	800f7d2 <_vfprintf_r+0x153a>
 800f764:	f10b 0b08 	add.w	fp, fp, #8
 800f768:	3c10      	subs	r4, #16
 800f76a:	2c10      	cmp	r4, #16
 800f76c:	f77f af20 	ble.w	800f5b0 <_vfprintf_r+0x1318>
 800f770:	f8da 3004 	ldr.w	r3, [sl, #4]
 800f774:	f8da 2008 	ldr.w	r2, [sl, #8]
 800f778:	f8cb 5000 	str.w	r5, [fp]
 800f77c:	1c58      	adds	r0, r3, #1
 800f77e:	3210      	adds	r2, #16
 800f780:	2807      	cmp	r0, #7
 800f782:	f8cb 6004 	str.w	r6, [fp, #4]
 800f786:	f8ca 2008 	str.w	r2, [sl, #8]
 800f78a:	f8ca 0004 	str.w	r0, [sl, #4]
 800f78e:	ddd6      	ble.n	800f73e <_vfprintf_r+0x14a6>
 800f790:	4638      	mov	r0, r7
 800f792:	4649      	mov	r1, r9
 800f794:	4652      	mov	r2, sl
 800f796:	f003 fc69 	bl	801306c <__sprint_r>
 800f79a:	2800      	cmp	r0, #0
 800f79c:	f47e aece 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800f7a0:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800f7a4:	e7cd      	b.n	800f742 <_vfprintf_r+0x14aa>
 800f7a6:	f8da 0008 	ldr.w	r0, [sl, #8]
 800f7aa:	f8da 2004 	ldr.w	r2, [sl, #4]
 800f7ae:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800f7b0:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800f7b2:	f8cb 4004 	str.w	r4, [fp, #4]
 800f7b6:	1821      	adds	r1, r4, r0
 800f7b8:	1c50      	adds	r0, r2, #1
 800f7ba:	2807      	cmp	r0, #7
 800f7bc:	f8cb 5000 	str.w	r5, [fp]
 800f7c0:	f8ca 1008 	str.w	r1, [sl, #8]
 800f7c4:	f8ca 0004 	str.w	r0, [sl, #4]
 800f7c8:	f300 82fc 	bgt.w	800fdc4 <_vfprintf_r+0x1b2c>
 800f7cc:	f10b 0b08 	add.w	fp, fp, #8
 800f7d0:	e75b      	b.n	800f68a <_vfprintf_r+0x13f2>
 800f7d2:	4638      	mov	r0, r7
 800f7d4:	4649      	mov	r1, r9
 800f7d6:	4652      	mov	r2, sl
 800f7d8:	f003 fc48 	bl	801306c <__sprint_r>
 800f7dc:	2800      	cmp	r0, #0
 800f7de:	f47e aead 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800f7e2:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800f7e6:	e7bf      	b.n	800f768 <_vfprintf_r+0x14d0>
 800f7e8:	9807      	ldr	r0, [sp, #28]
 800f7ea:	4649      	mov	r1, r9
 800f7ec:	4652      	mov	r2, sl
 800f7ee:	f003 fc3d 	bl	801306c <__sprint_r>
 800f7f2:	2800      	cmp	r0, #0
 800f7f4:	f47e aea2 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800f7f8:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800f7fc:	e436      	b.n	800f06c <_vfprintf_r+0xdd4>
 800f7fe:	9807      	ldr	r0, [sp, #28]
 800f800:	4649      	mov	r1, r9
 800f802:	4652      	mov	r2, sl
 800f804:	f003 fc32 	bl	801306c <__sprint_r>
 800f808:	2800      	cmp	r0, #0
 800f80a:	f47e ae97 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800f80e:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800f812:	e442      	b.n	800f09a <_vfprintf_r+0xe02>
 800f814:	9c05      	ldr	r4, [sp, #20]
 800f816:	07e1      	lsls	r1, r4, #31
 800f818:	f53f aca0 	bmi.w	800f15c <_vfprintf_r+0xec4>
 800f81c:	1c42      	adds	r2, r0, #1
 800f81e:	1c58      	adds	r0, r3, #1
 800f820:	2101      	movs	r1, #1
 800f822:	2807      	cmp	r0, #7
 800f824:	f8cb 8000 	str.w	r8, [fp]
 800f828:	f8cb 1004 	str.w	r1, [fp, #4]
 800f82c:	f8ca 2008 	str.w	r2, [sl, #8]
 800f830:	f8ca 0004 	str.w	r0, [sl, #4]
 800f834:	f77f acd3 	ble.w	800f1de <_vfprintf_r+0xf46>
 800f838:	9807      	ldr	r0, [sp, #28]
 800f83a:	4649      	mov	r1, r9
 800f83c:	4652      	mov	r2, sl
 800f83e:	f003 fc15 	bl	801306c <__sprint_r>
 800f842:	2800      	cmp	r0, #0
 800f844:	f47e ae7a 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800f848:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800f84c:	e4c9      	b.n	800f1e2 <_vfprintf_r+0xf4a>
 800f84e:	9807      	ldr	r0, [sp, #28]
 800f850:	4649      	mov	r1, r9
 800f852:	4652      	mov	r2, sl
 800f854:	f003 fc0a 	bl	801306c <__sprint_r>
 800f858:	2800      	cmp	r0, #0
 800f85a:	f47e ae6f 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800f85e:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800f862:	e48b      	b.n	800f17c <_vfprintf_r+0xee4>
 800f864:	4d19      	ldr	r5, [pc, #100]	; (800f8cc <_vfprintf_r+0x1634>)
 800f866:	f8da 3004 	ldr.w	r3, [sl, #4]
 800f86a:	f8da 2008 	ldr.w	r2, [sl, #8]
 800f86e:	f8cb 5000 	str.w	r5, [fp]
 800f872:	1c59      	adds	r1, r3, #1
 800f874:	1910      	adds	r0, r2, r4
 800f876:	2907      	cmp	r1, #7
 800f878:	f8cb 4004 	str.w	r4, [fp, #4]
 800f87c:	f8ca 0008 	str.w	r0, [sl, #8]
 800f880:	f8ca 1004 	str.w	r1, [sl, #4]
 800f884:	f77f acab 	ble.w	800f1de <_vfprintf_r+0xf46>
 800f888:	e7d6      	b.n	800f838 <_vfprintf_r+0x15a0>
 800f88a:	9807      	ldr	r0, [sp, #28]
 800f88c:	4649      	mov	r1, r9
 800f88e:	4652      	mov	r2, sl
 800f890:	f003 fbec 	bl	801306c <__sprint_r>
 800f894:	2800      	cmp	r0, #0
 800f896:	f47e ae51 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800f89a:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800f89e:	e482      	b.n	800f1a6 <_vfprintf_r+0xf0e>
 800f8a0:	9807      	ldr	r0, [sp, #28]
 800f8a2:	4649      	mov	r1, r9
 800f8a4:	4652      	mov	r2, sl
 800f8a6:	f003 fbe1 	bl	801306c <__sprint_r>
 800f8aa:	2800      	cmp	r0, #0
 800f8ac:	f47e ae46 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800f8b0:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800f8b4:	f7ff b962 	b.w	800eb7c <_vfprintf_r+0x8e4>
 800f8b8:	222d      	movs	r2, #45	; 0x2d
 800f8ba:	4264      	negs	r4, r4
 800f8bc:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800f8c0:	f88d 206b 	strb.w	r2, [sp, #107]	; 0x6b
 800f8c4:	2301      	movs	r3, #1
 800f8c6:	f7fe beac 	b.w	800e622 <_vfprintf_r+0x38a>
 800f8ca:	bf00      	nop
 800f8cc:	08013f84 	.word	0x08013f84
 800f8d0:	4632      	mov	r2, r6
 800f8d2:	4623      	mov	r3, r4
 800f8d4:	ec43 2b10 	vmov	d0, r2, r3
 800f8d8:	f8cd c008 	str.w	ip, [sp, #8]
 800f8dc:	f7fe fa3a 	bl	800dd54 <__fpclassifyd>
 800f8e0:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800f8e4:	2800      	cmp	r0, #0
 800f8e6:	f000 818c 	beq.w	800fc02 <_vfprintf_r+0x196a>
 800f8ea:	f1b8 3fff 	cmp.w	r8, #4294967295
 800f8ee:	f000 835b 	beq.w	800ffa8 <_vfprintf_r+0x1d10>
 800f8f2:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800f8f4:	2d67      	cmp	r5, #103	; 0x67
 800f8f6:	f000 8337 	beq.w	800ff68 <_vfprintf_r+0x1cd0>
 800f8fa:	2d47      	cmp	r5, #71	; 0x47
 800f8fc:	f000 8334 	beq.w	800ff68 <_vfprintf_r+0x1cd0>
 800f900:	9b05      	ldr	r3, [sp, #20]
 800f902:	2c00      	cmp	r4, #0
 800f904:	f443 7180 	orr.w	r1, r3, #256	; 0x100
 800f908:	910f      	str	r1, [sp, #60]	; 0x3c
 800f90a:	f2c0 8350 	blt.w	800ffae <_vfprintf_r+0x1d16>
 800f90e:	2700      	movs	r7, #0
 800f910:	970e      	str	r7, [sp, #56]	; 0x38
 800f912:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800f914:	2d66      	cmp	r5, #102	; 0x66
 800f916:	f000 82f5 	beq.w	800ff04 <_vfprintf_r+0x1c6c>
 800f91a:	2d46      	cmp	r5, #70	; 0x46
 800f91c:	f000 82f2 	beq.w	800ff04 <_vfprintf_r+0x1c6c>
 800f920:	2d65      	cmp	r5, #101	; 0x65
 800f922:	f000 8349 	beq.w	800ffb8 <_vfprintf_r+0x1d20>
 800f926:	2d45      	cmp	r5, #69	; 0x45
 800f928:	f000 8346 	beq.w	800ffb8 <_vfprintf_r+0x1d20>
 800f92c:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
 800f930:	4632      	mov	r2, r6
 800f932:	4623      	mov	r3, r4
 800f934:	ad1c      	add	r5, sp, #112	; 0x70
 800f936:	a91d      	add	r1, sp, #116	; 0x74
 800f938:	af1e      	add	r7, sp, #120	; 0x78
 800f93a:	ec43 2b10 	vmov	d0, r2, r3
 800f93e:	e88d 0082 	stmia.w	sp, {r1, r7}
 800f942:	462b      	mov	r3, r5
 800f944:	2102      	movs	r1, #2
 800f946:	9807      	ldr	r0, [sp, #28]
 800f948:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f94a:	f8cd 8008 	str.w	r8, [sp, #8]
 800f94e:	9508      	str	r5, [sp, #32]
 800f950:	f000 fdd2 	bl	80104f8 <_dtoa_r>
 800f954:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f956:	f8dd c008 	ldr.w	ip, [sp, #8]
 800f95a:	2b67      	cmp	r3, #103	; 0x67
 800f95c:	4680      	mov	r8, r0
 800f95e:	d001      	beq.n	800f964 <_vfprintf_r+0x16cc>
 800f960:	2b47      	cmp	r3, #71	; 0x47
 800f962:	d103      	bne.n	800f96c <_vfprintf_r+0x16d4>
 800f964:	9905      	ldr	r1, [sp, #20]
 800f966:	07cb      	lsls	r3, r1, #31
 800f968:	f140 832a 	bpl.w	800ffc0 <_vfprintf_r+0x1d28>
 800f96c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800f96e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f970:	2846      	cmp	r0, #70	; 0x46
 800f972:	eb08 0502 	add.w	r5, r8, r2
 800f976:	f000 82de 	beq.w	800ff36 <_vfprintf_r+0x1c9e>
 800f97a:	4630      	mov	r0, r6
 800f97c:	4621      	mov	r1, r4
 800f97e:	2200      	movs	r2, #0
 800f980:	2300      	movs	r3, #0
 800f982:	f8cd c008 	str.w	ip, [sp, #8]
 800f986:	f7fc fd57 	bl	800c438 <__aeabi_dcmpeq>
 800f98a:	f8dd c008 	ldr.w	ip, [sp, #8]
 800f98e:	b9e8      	cbnz	r0, 800f9cc <_vfprintf_r+0x1734>
 800f990:	683a      	ldr	r2, [r7, #0]
 800f992:	4295      	cmp	r5, r2
 800f994:	f240 83c5 	bls.w	8010122 <_vfprintf_r+0x1e8a>
 800f998:	4613      	mov	r3, r2
 800f99a:	2430      	movs	r4, #48	; 0x30
 800f99c:	f803 4b01 	strb.w	r4, [r3], #1
 800f9a0:	43d0      	mvns	r0, r2
 800f9a2:	1829      	adds	r1, r5, r0
 800f9a4:	42ab      	cmp	r3, r5
 800f9a6:	603b      	str	r3, [r7, #0]
 800f9a8:	f001 0001 	and.w	r0, r1, #1
 800f9ac:	d00d      	beq.n	800f9ca <_vfprintf_r+0x1732>
 800f9ae:	b120      	cbz	r0, 800f9ba <_vfprintf_r+0x1722>
 800f9b0:	3301      	adds	r3, #1
 800f9b2:	42ab      	cmp	r3, r5
 800f9b4:	7054      	strb	r4, [r2, #1]
 800f9b6:	603b      	str	r3, [r7, #0]
 800f9b8:	d007      	beq.n	800f9ca <_vfprintf_r+0x1732>
 800f9ba:	461a      	mov	r2, r3
 800f9bc:	f802 4b01 	strb.w	r4, [r2], #1
 800f9c0:	705c      	strb	r4, [r3, #1]
 800f9c2:	1c53      	adds	r3, r2, #1
 800f9c4:	42ab      	cmp	r3, r5
 800f9c6:	603b      	str	r3, [r7, #0]
 800f9c8:	d1f7      	bne.n	800f9ba <_vfprintf_r+0x1722>
 800f9ca:	461d      	mov	r5, r3
 800f9cc:	ebc8 0705 	rsb	r7, r8, r5
 800f9d0:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800f9d2:	970d      	str	r7, [sp, #52]	; 0x34
 800f9d4:	2d67      	cmp	r5, #103	; 0x67
 800f9d6:	f000 823f 	beq.w	800fe58 <_vfprintf_r+0x1bc0>
 800f9da:	2d47      	cmp	r5, #71	; 0x47
 800f9dc:	f000 823c 	beq.w	800fe58 <_vfprintf_r+0x1bc0>
 800f9e0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800f9e2:	2a66      	cmp	r2, #102	; 0x66
 800f9e4:	f040 8241 	bne.w	800fe6a <_vfprintf_r+0x1bd2>
 800f9e8:	9c08      	ldr	r4, [sp, #32]
 800f9ea:	6823      	ldr	r3, [r4, #0]
 800f9ec:	2b00      	cmp	r3, #0
 800f9ee:	f340 835b 	ble.w	80100a8 <_vfprintf_r+0x1e10>
 800f9f2:	f1bc 0f00 	cmp.w	ip, #0
 800f9f6:	f040 8340 	bne.w	801007a <_vfprintf_r+0x1de2>
 800f9fa:	9a05      	ldr	r2, [sp, #20]
 800f9fc:	07d4      	lsls	r4, r2, #31
 800f9fe:	f100 833c 	bmi.w	801007a <_vfprintf_r+0x1de2>
 800fa02:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
 800fa06:	9408      	str	r4, [sp, #32]
 800fa08:	930b      	str	r3, [sp, #44]	; 0x2c
 800fa0a:	9312      	str	r3, [sp, #72]	; 0x48
 800fa0c:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800fa0e:	2d00      	cmp	r5, #0
 800fa10:	f000 825f 	beq.w	800fed2 <_vfprintf_r+0x1c3a>
 800fa14:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 800fa16:	222d      	movs	r2, #45	; 0x2d
 800fa18:	2700      	movs	r7, #0
 800fa1a:	f88d 206b 	strb.w	r2, [sp, #107]	; 0x6b
 800fa1e:	9405      	str	r4, [sp, #20]
 800fa20:	970e      	str	r7, [sp, #56]	; 0x38
 800fa22:	f7fe be27 	b.w	800e674 <_vfprintf_r+0x3dc>
 800fa26:	9b05      	ldr	r3, [sp, #20]
 800fa28:	06db      	lsls	r3, r3, #27
 800fa2a:	f140 8111 	bpl.w	800fc50 <_vfprintf_r+0x19b8>
 800fa2e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fa30:	980a      	ldr	r0, [sp, #40]	; 0x28
 800fa32:	6813      	ldr	r3, [r2, #0]
 800fa34:	1d15      	adds	r5, r2, #4
 800fa36:	950c      	str	r5, [sp, #48]	; 0x30
 800fa38:	6018      	str	r0, [r3, #0]
 800fa3a:	f7fe bc7f 	b.w	800e33c <_vfprintf_r+0xa4>
 800fa3e:	9a05      	ldr	r2, [sp, #20]
 800fa40:	0653      	lsls	r3, r2, #25
 800fa42:	f140 8101 	bpl.w	800fc48 <_vfprintf_r+0x19b0>
 800fa46:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800fa48:	1d28      	adds	r0, r5, #4
 800fa4a:	882c      	ldrh	r4, [r5, #0]
 800fa4c:	900c      	str	r0, [sp, #48]	; 0x30
 800fa4e:	2500      	movs	r5, #0
 800fa50:	f7fe bf24 	b.w	800e89c <_vfprintf_r+0x604>
 800fa54:	9905      	ldr	r1, [sp, #20]
 800fa56:	0649      	lsls	r1, r1, #25
 800fa58:	f140 80f2 	bpl.w	800fc40 <_vfprintf_r+0x19a8>
 800fa5c:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 800fa5e:	f9b7 4000 	ldrsh.w	r4, [r7]
 800fa62:	1d39      	adds	r1, r7, #4
 800fa64:	17e5      	asrs	r5, r4, #31
 800fa66:	4622      	mov	r2, r4
 800fa68:	462b      	mov	r3, r5
 800fa6a:	910c      	str	r1, [sp, #48]	; 0x30
 800fa6c:	f7fe bdd3 	b.w	800e616 <_vfprintf_r+0x37e>
 800fa70:	f893 8000 	ldrb.w	r8, [r3]
 800fa74:	f7fe bca1 	b.w	800e3ba <_vfprintf_r+0x122>
 800fa78:	4dc1      	ldr	r5, [pc, #772]	; (800fd80 <_vfprintf_r+0x1ae8>)
 800fa7a:	f8da 1004 	ldr.w	r1, [sl, #4]
 800fa7e:	f8da 0008 	ldr.w	r0, [sl, #8]
 800fa82:	f8cb 5000 	str.w	r5, [fp]
 800fa86:	1c4b      	adds	r3, r1, #1
 800fa88:	1902      	adds	r2, r0, r4
 800fa8a:	2b07      	cmp	r3, #7
 800fa8c:	f8cb 4004 	str.w	r4, [fp, #4]
 800fa90:	f8ca 2008 	str.w	r2, [sl, #8]
 800fa94:	f8ca 3004 	str.w	r3, [sl, #4]
 800fa98:	f73f ade2 	bgt.w	800f660 <_vfprintf_r+0x13c8>
 800fa9c:	f10b 0b08 	add.w	fp, fp, #8
 800faa0:	e5e8      	b.n	800f674 <_vfprintf_r+0x13dc>
 800faa2:	4db7      	ldr	r5, [pc, #732]	; (800fd80 <_vfprintf_r+0x1ae8>)
 800faa4:	f7ff b8eb 	b.w	800ec7e <_vfprintf_r+0x9e6>
 800faa8:	9807      	ldr	r0, [sp, #28]
 800faaa:	4649      	mov	r1, r9
 800faac:	4652      	mov	r2, sl
 800faae:	f003 fadd 	bl	801306c <__sprint_r>
 800fab2:	2800      	cmp	r0, #0
 800fab4:	f47e ad42 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800fab8:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800fabc:	f7ff ba21 	b.w	800ef02 <_vfprintf_r+0xc6a>
 800fac0:	f8da 0008 	ldr.w	r0, [sl, #8]
 800fac4:	f8da 1004 	ldr.w	r1, [sl, #4]
 800fac8:	1c42      	adds	r2, r0, #1
 800faca:	1c4b      	adds	r3, r1, #1
 800facc:	48ad      	ldr	r0, [pc, #692]	; (800fd84 <_vfprintf_r+0x1aec>)
 800face:	2101      	movs	r1, #1
 800fad0:	2b07      	cmp	r3, #7
 800fad2:	f8cb 0000 	str.w	r0, [fp]
 800fad6:	f8cb 1004 	str.w	r1, [fp, #4]
 800fada:	f8ca 2008 	str.w	r2, [sl, #8]
 800fade:	f8ca 3004 	str.w	r3, [sl, #4]
 800fae2:	f300 80c2 	bgt.w	800fc6a <_vfprintf_r+0x19d2>
 800fae6:	f10b 0b08 	add.w	fp, fp, #8
 800faea:	b92c      	cbnz	r4, 800faf8 <_vfprintf_r+0x1860>
 800faec:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800faee:	b91d      	cbnz	r5, 800faf8 <_vfprintf_r+0x1860>
 800faf0:	9a05      	ldr	r2, [sp, #20]
 800faf2:	07d5      	lsls	r5, r2, #31
 800faf4:	f57f a8ee 	bpl.w	800ecd4 <_vfprintf_r+0xa3c>
 800faf8:	f8da 0008 	ldr.w	r0, [sl, #8]
 800fafc:	f8da 3004 	ldr.w	r3, [sl, #4]
 800fb00:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 800fb02:	9911      	ldr	r1, [sp, #68]	; 0x44
 800fb04:	f8cb 5004 	str.w	r5, [fp, #4]
 800fb08:	182a      	adds	r2, r5, r0
 800fb0a:	1c58      	adds	r0, r3, #1
 800fb0c:	2807      	cmp	r0, #7
 800fb0e:	f8cb 1000 	str.w	r1, [fp]
 800fb12:	f8ca 2008 	str.w	r2, [sl, #8]
 800fb16:	f8ca 0004 	str.w	r0, [sl, #4]
 800fb1a:	f300 822b 	bgt.w	800ff74 <_vfprintf_r+0x1cdc>
 800fb1e:	f10b 0b08 	add.w	fp, fp, #8
 800fb22:	4264      	negs	r4, r4
 800fb24:	2c00      	cmp	r4, #0
 800fb26:	f340 80d6 	ble.w	800fcd6 <_vfprintf_r+0x1a3e>
 800fb2a:	2c10      	cmp	r4, #16
 800fb2c:	f340 8156 	ble.w	800fddc <_vfprintf_r+0x1b44>
 800fb30:	f8da 3004 	ldr.w	r3, [sl, #4]
 800fb34:	f8da 1008 	ldr.w	r1, [sl, #8]
 800fb38:	4e91      	ldr	r6, [pc, #580]	; (800fd80 <_vfprintf_r+0x1ae8>)
 800fb3a:	2710      	movs	r7, #16
 800fb3c:	1c58      	adds	r0, r3, #1
 800fb3e:	f1a4 0511 	sub.w	r5, r4, #17
 800fb42:	19ca      	adds	r2, r1, r7
 800fb44:	2807      	cmp	r0, #7
 800fb46:	e88b 00c0 	stmia.w	fp, {r6, r7}
 800fb4a:	f3c5 1500 	ubfx	r5, r5, #4, #1
 800fb4e:	f8ca 2008 	str.w	r2, [sl, #8]
 800fb52:	f8ca 0004 	str.w	r0, [sl, #4]
 800fb56:	f300 827d 	bgt.w	8010054 <_vfprintf_r+0x1dbc>
 800fb5a:	f10b 0b08 	add.w	fp, fp, #8
 800fb5e:	3c10      	subs	r4, #16
 800fb60:	2c10      	cmp	r4, #16
 800fb62:	f340 813c 	ble.w	800fdde <_vfprintf_r+0x1b46>
 800fb66:	b1b5      	cbz	r5, 800fb96 <_vfprintf_r+0x18fe>
 800fb68:	f8da 3004 	ldr.w	r3, [sl, #4]
 800fb6c:	f8da 1008 	ldr.w	r1, [sl, #8]
 800fb70:	f8cb 6000 	str.w	r6, [fp]
 800fb74:	1c5a      	adds	r2, r3, #1
 800fb76:	3110      	adds	r1, #16
 800fb78:	2a07      	cmp	r2, #7
 800fb7a:	f8cb 7004 	str.w	r7, [fp, #4]
 800fb7e:	f8ca 1008 	str.w	r1, [sl, #8]
 800fb82:	f8ca 2004 	str.w	r2, [sl, #4]
 800fb86:	f300 821d 	bgt.w	800ffc4 <_vfprintf_r+0x1d2c>
 800fb8a:	f10b 0b08 	add.w	fp, fp, #8
 800fb8e:	3c10      	subs	r4, #16
 800fb90:	2c10      	cmp	r4, #16
 800fb92:	f340 8124 	ble.w	800fdde <_vfprintf_r+0x1b46>
 800fb96:	9d07      	ldr	r5, [sp, #28]
 800fb98:	e018      	b.n	800fbcc <_vfprintf_r+0x1934>
 800fb9a:	f10b 0b08 	add.w	fp, fp, #8
 800fb9e:	f8da 0004 	ldr.w	r0, [sl, #4]
 800fba2:	f8da 2008 	ldr.w	r2, [sl, #8]
 800fba6:	f8cb 6000 	str.w	r6, [fp]
 800fbaa:	1c41      	adds	r1, r0, #1
 800fbac:	3210      	adds	r2, #16
 800fbae:	3c10      	subs	r4, #16
 800fbb0:	2907      	cmp	r1, #7
 800fbb2:	f8cb 7004 	str.w	r7, [fp, #4]
 800fbb6:	f8ca 2008 	str.w	r2, [sl, #8]
 800fbba:	f8ca 1004 	str.w	r1, [sl, #4]
 800fbbe:	dc60      	bgt.n	800fc82 <_vfprintf_r+0x19ea>
 800fbc0:	f10b 0b08 	add.w	fp, fp, #8
 800fbc4:	3c10      	subs	r4, #16
 800fbc6:	2c10      	cmp	r4, #16
 800fbc8:	f340 8109 	ble.w	800fdde <_vfprintf_r+0x1b46>
 800fbcc:	f8da 1004 	ldr.w	r1, [sl, #4]
 800fbd0:	f8da 0008 	ldr.w	r0, [sl, #8]
 800fbd4:	f8cb 6000 	str.w	r6, [fp]
 800fbd8:	1c4b      	adds	r3, r1, #1
 800fbda:	3010      	adds	r0, #16
 800fbdc:	2b07      	cmp	r3, #7
 800fbde:	f8cb 7004 	str.w	r7, [fp, #4]
 800fbe2:	f8ca 0008 	str.w	r0, [sl, #8]
 800fbe6:	f8ca 3004 	str.w	r3, [sl, #4]
 800fbea:	ddd6      	ble.n	800fb9a <_vfprintf_r+0x1902>
 800fbec:	4628      	mov	r0, r5
 800fbee:	4649      	mov	r1, r9
 800fbf0:	4652      	mov	r2, sl
 800fbf2:	f003 fa3b 	bl	801306c <__sprint_r>
 800fbf6:	2800      	cmp	r0, #0
 800fbf8:	f47e aca0 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800fbfc:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800fc00:	e7cd      	b.n	800fb9e <_vfprintf_r+0x1906>
 800fc02:	9c05      	ldr	r4, [sp, #20]
 800fc04:	4a60      	ldr	r2, [pc, #384]	; (800fd88 <_vfprintf_r+0x1af0>)
 800fc06:	4f61      	ldr	r7, [pc, #388]	; (800fd8c <_vfprintf_r+0x1af4>)
 800fc08:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800fc0a:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 800fc0e:	900e      	str	r0, [sp, #56]	; 0x38
 800fc10:	2103      	movs	r1, #3
 800fc12:	9108      	str	r1, [sp, #32]
 800fc14:	f024 0480 	bic.w	r4, r4, #128	; 0x80
 800fc18:	2103      	movs	r1, #3
 800fc1a:	2d47      	cmp	r5, #71	; 0x47
 800fc1c:	bfcc      	ite	gt
 800fc1e:	46b8      	movgt	r8, r7
 800fc20:	4690      	movle	r8, r2
 800fc22:	9405      	str	r4, [sp, #20]
 800fc24:	910b      	str	r1, [sp, #44]	; 0x2c
 800fc26:	9012      	str	r0, [sp, #72]	; 0x48
 800fc28:	f7fe bd23 	b.w	800e672 <_vfprintf_r+0x3da>
 800fc2c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800fc2e:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 800fc32:	970c      	str	r7, [sp, #48]	; 0x30
 800fc34:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 800fc38:	9008      	str	r0, [sp, #32]
 800fc3a:	9412      	str	r4, [sp, #72]	; 0x48
 800fc3c:	f7fe bd19 	b.w	800e672 <_vfprintf_r+0x3da>
 800fc40:	980c      	ldr	r0, [sp, #48]	; 0x30
 800fc42:	6802      	ldr	r2, [r0, #0]
 800fc44:	f7fe bed8 	b.w	800e9f8 <_vfprintf_r+0x760>
 800fc48:	990c      	ldr	r1, [sp, #48]	; 0x30
 800fc4a:	680b      	ldr	r3, [r1, #0]
 800fc4c:	f7fe bf42 	b.w	800ead4 <_vfprintf_r+0x83c>
 800fc50:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800fc52:	9a05      	ldr	r2, [sp, #20]
 800fc54:	6828      	ldr	r0, [r5, #0]
 800fc56:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800fc58:	1d29      	adds	r1, r5, #4
 800fc5a:	f012 0f40 	tst.w	r2, #64	; 0x40
 800fc5e:	910c      	str	r1, [sp, #48]	; 0x30
 800fc60:	bf14      	ite	ne
 800fc62:	8004      	strhne	r4, [r0, #0]
 800fc64:	6004      	streq	r4, [r0, #0]
 800fc66:	f7fe bb69 	b.w	800e33c <_vfprintf_r+0xa4>
 800fc6a:	9807      	ldr	r0, [sp, #28]
 800fc6c:	4649      	mov	r1, r9
 800fc6e:	4652      	mov	r2, sl
 800fc70:	f003 f9fc 	bl	801306c <__sprint_r>
 800fc74:	2800      	cmp	r0, #0
 800fc76:	f47e ac61 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800fc7a:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800fc7c:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800fc80:	e733      	b.n	800faea <_vfprintf_r+0x1852>
 800fc82:	4628      	mov	r0, r5
 800fc84:	4649      	mov	r1, r9
 800fc86:	4652      	mov	r2, sl
 800fc88:	f003 f9f0 	bl	801306c <__sprint_r>
 800fc8c:	2800      	cmp	r0, #0
 800fc8e:	f47e ac55 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800fc92:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800fc96:	e795      	b.n	800fbc4 <_vfprintf_r+0x192c>
 800fc98:	9d05      	ldr	r5, [sp, #20]
 800fc9a:	f890 8001 	ldrb.w	r8, [r0, #1]
 800fc9e:	f045 0520 	orr.w	r5, r5, #32
 800fca2:	3301      	adds	r3, #1
 800fca4:	9505      	str	r5, [sp, #20]
 800fca6:	f7fe bb88 	b.w	800e3ba <_vfprintf_r+0x122>
 800fcaa:	9807      	ldr	r0, [sp, #28]
 800fcac:	4649      	mov	r1, r9
 800fcae:	4652      	mov	r2, sl
 800fcb0:	f003 f9dc 	bl	801306c <__sprint_r>
 800fcb4:	2800      	cmp	r0, #0
 800fcb6:	f47e ac41 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800fcba:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800fcbe:	f7ff b93d 	b.w	800ef3c <_vfprintf_r+0xca4>
 800fcc2:	9807      	ldr	r0, [sp, #28]
 800fcc4:	4649      	mov	r1, r9
 800fcc6:	4652      	mov	r2, sl
 800fcc8:	f003 f9d0 	bl	801306c <__sprint_r>
 800fccc:	2800      	cmp	r0, #0
 800fcce:	f47e ac35 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800fcd2:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800fcd6:	f8da 1008 	ldr.w	r1, [sl, #8]
 800fcda:	f8da 0004 	ldr.w	r0, [sl, #4]
 800fcde:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800fce0:	f8cb 8000 	str.w	r8, [fp]
 800fce4:	e46a      	b.n	800f5bc <_vfprintf_r+0x1324>
 800fce6:	f003 f991 	bl	801300c <strlen>
 800fcea:	940e      	str	r4, [sp, #56]	; 0x38
 800fcec:	990e      	ldr	r1, [sp, #56]	; 0x38
 800fcee:	900b      	str	r0, [sp, #44]	; 0x2c
 800fcf0:	ea20 74e0 	bic.w	r4, r0, r0, asr #31
 800fcf4:	9408      	str	r4, [sp, #32]
 800fcf6:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 800fcfa:	970c      	str	r7, [sp, #48]	; 0x30
 800fcfc:	9112      	str	r1, [sp, #72]	; 0x48
 800fcfe:	f7fe bcb8 	b.w	800e672 <_vfprintf_r+0x3da>
 800fd02:	9807      	ldr	r0, [sp, #28]
 800fd04:	4649      	mov	r1, r9
 800fd06:	4652      	mov	r2, sl
 800fd08:	f003 f9b0 	bl	801306c <__sprint_r>
 800fd0c:	2800      	cmp	r0, #0
 800fd0e:	f47e ac15 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800fd12:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800fd16:	f7ff bbe4 	b.w	800f4e2 <_vfprintf_r+0x124a>
 800fd1a:	4d1d      	ldr	r5, [pc, #116]	; (800fd90 <_vfprintf_r+0x1af8>)
 800fd1c:	f7ff b85d 	b.w	800edda <_vfprintf_r+0xb42>
 800fd20:	9807      	ldr	r0, [sp, #28]
 800fd22:	4649      	mov	r1, r9
 800fd24:	4652      	mov	r2, sl
 800fd26:	f003 f9a1 	bl	801306c <__sprint_r>
 800fd2a:	2800      	cmp	r0, #0
 800fd2c:	f47e ac06 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800fd30:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800fd34:	f7ff bbed 	b.w	800f512 <_vfprintf_r+0x127a>
 800fd38:	9807      	ldr	r0, [sp, #28]
 800fd3a:	4649      	mov	r1, r9
 800fd3c:	4652      	mov	r2, sl
 800fd3e:	f003 f995 	bl	801306c <__sprint_r>
 800fd42:	2800      	cmp	r0, #0
 800fd44:	f47e abfa 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800fd48:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800fd4c:	f7ff bb47 	b.w	800f3de <_vfprintf_r+0x1146>
 800fd50:	9807      	ldr	r0, [sp, #28]
 800fd52:	4649      	mov	r1, r9
 800fd54:	4652      	mov	r2, sl
 800fd56:	f003 f989 	bl	801306c <__sprint_r>
 800fd5a:	2800      	cmp	r0, #0
 800fd5c:	f47e abee 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800fd60:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800fd64:	f7ff bb1a 	b.w	800f39c <_vfprintf_r+0x1104>
 800fd68:	9807      	ldr	r0, [sp, #28]
 800fd6a:	4649      	mov	r1, r9
 800fd6c:	4652      	mov	r2, sl
 800fd6e:	f003 f97d 	bl	801306c <__sprint_r>
 800fd72:	2800      	cmp	r0, #0
 800fd74:	f47e abe2 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800fd78:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800fd7c:	f7ff b8fd 	b.w	800ef7a <_vfprintf_r+0xce2>
 800fd80:	08013f84 	.word	0x08013f84
 800fd84:	08013f80 	.word	0x08013f80
 800fd88:	08013f48 	.word	0x08013f48
 800fd8c:	08013f4c 	.word	0x08013f4c
 800fd90:	08013f30 	.word	0x08013f30
 800fd94:	9807      	ldr	r0, [sp, #28]
 800fd96:	4649      	mov	r1, r9
 800fd98:	4652      	mov	r2, sl
 800fd9a:	f003 f967 	bl	801306c <__sprint_r>
 800fd9e:	2800      	cmp	r0, #0
 800fda0:	f47e abcc 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800fda4:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800fda8:	f7ff b8ff 	b.w	800efaa <_vfprintf_r+0xd12>
 800fdac:	9807      	ldr	r0, [sp, #28]
 800fdae:	4649      	mov	r1, r9
 800fdb0:	4652      	mov	r2, sl
 800fdb2:	f003 f95b 	bl	801306c <__sprint_r>
 800fdb6:	2800      	cmp	r0, #0
 800fdb8:	f47e abc0 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800fdbc:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800fdc0:	f7ff bb25 	b.w	800f40e <_vfprintf_r+0x1176>
 800fdc4:	9807      	ldr	r0, [sp, #28]
 800fdc6:	4649      	mov	r1, r9
 800fdc8:	4652      	mov	r2, sl
 800fdca:	f003 f94f 	bl	801306c <__sprint_r>
 800fdce:	2800      	cmp	r0, #0
 800fdd0:	f47e abb4 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800fdd4:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800fdd6:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800fdda:	e456      	b.n	800f68a <_vfprintf_r+0x13f2>
 800fddc:	4eb7      	ldr	r6, [pc, #732]	; (80100bc <_vfprintf_r+0x1e24>)
 800fdde:	f8da 3004 	ldr.w	r3, [sl, #4]
 800fde2:	f8da 2008 	ldr.w	r2, [sl, #8]
 800fde6:	f8cb 6000 	str.w	r6, [fp]
 800fdea:	1c59      	adds	r1, r3, #1
 800fdec:	1910      	adds	r0, r2, r4
 800fdee:	2907      	cmp	r1, #7
 800fdf0:	f8cb 4004 	str.w	r4, [fp, #4]
 800fdf4:	f8ca 0008 	str.w	r0, [sl, #8]
 800fdf8:	f8ca 1004 	str.w	r1, [sl, #4]
 800fdfc:	f73f af61 	bgt.w	800fcc2 <_vfprintf_r+0x1a2a>
 800fe00:	f10b 0b08 	add.w	fp, fp, #8
 800fe04:	e767      	b.n	800fcd6 <_vfprintf_r+0x1a3e>
 800fe06:	2e06      	cmp	r6, #6
 800fe08:	bf34      	ite	cc
 800fe0a:	4634      	movcc	r4, r6
 800fe0c:	2406      	movcs	r4, #6
 800fe0e:	940b      	str	r4, [sp, #44]	; 0x2c
 800fe10:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800fe14:	9408      	str	r4, [sp, #32]
 800fe16:	970c      	str	r7, [sp, #48]	; 0x30
 800fe18:	f8df 82a8 	ldr.w	r8, [pc, #680]	; 80100c4 <_vfprintf_r+0x1e2c>
 800fe1c:	f7fe be0c 	b.w	800ea38 <_vfprintf_r+0x7a0>
 800fe20:	9807      	ldr	r0, [sp, #28]
 800fe22:	4649      	mov	r1, r9
 800fe24:	4652      	mov	r2, sl
 800fe26:	f003 f921 	bl	801306c <__sprint_r>
 800fe2a:	2800      	cmp	r0, #0
 800fe2c:	f47e ab86 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800fe30:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800fe34:	e465      	b.n	800f702 <_vfprintf_r+0x146a>
 800fe36:	9807      	ldr	r0, [sp, #28]
 800fe38:	4649      	mov	r1, r9
 800fe3a:	4652      	mov	r2, sl
 800fe3c:	f003 f916 	bl	801306c <__sprint_r>
 800fe40:	2800      	cmp	r0, #0
 800fe42:	f47e ab7b 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800fe46:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800fe48:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800fe4a:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800fe4e:	1ae3      	subs	r3, r4, r3
 800fe50:	e437      	b.n	800f6c2 <_vfprintf_r+0x142a>
 800fe52:	4d9b      	ldr	r5, [pc, #620]	; (80100c0 <_vfprintf_r+0x1e28>)
 800fe54:	f7fe bfe2 	b.w	800ee1c <_vfprintf_r+0xb84>
 800fe58:	9b08      	ldr	r3, [sp, #32]
 800fe5a:	681b      	ldr	r3, [r3, #0]
 800fe5c:	1cdf      	adds	r7, r3, #3
 800fe5e:	db01      	blt.n	800fe64 <_vfprintf_r+0x1bcc>
 800fe60:	459c      	cmp	ip, r3
 800fe62:	da28      	bge.n	800feb6 <_vfprintf_r+0x1c1e>
 800fe64:	9e10      	ldr	r6, [sp, #64]	; 0x40
 800fe66:	1eb3      	subs	r3, r6, #2
 800fe68:	9310      	str	r3, [sp, #64]	; 0x40
 800fe6a:	9808      	ldr	r0, [sp, #32]
 800fe6c:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800fe6e:	6807      	ldr	r7, [r0, #0]
 800fe70:	ae1f      	add	r6, sp, #124	; 0x7c
 800fe72:	1e7b      	subs	r3, r7, #1
 800fe74:	2b00      	cmp	r3, #0
 800fe76:	6003      	str	r3, [r0, #0]
 800fe78:	7035      	strb	r5, [r6, #0]
 800fe7a:	f2c0 8132 	blt.w	80100e2 <_vfprintf_r+0x1e4a>
 800fe7e:	222b      	movs	r2, #43	; 0x2b
 800fe80:	7072      	strb	r2, [r6, #1]
 800fe82:	2b09      	cmp	r3, #9
 800fe84:	f300 80a9 	bgt.w	800ffda <_vfprintf_r+0x1d42>
 800fe88:	3330      	adds	r3, #48	; 0x30
 800fe8a:	2130      	movs	r1, #48	; 0x30
 800fe8c:	70b1      	strb	r1, [r6, #2]
 800fe8e:	70f3      	strb	r3, [r6, #3]
 800fe90:	a820      	add	r0, sp, #128	; 0x80
 800fe92:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800fe94:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fe96:	1b86      	subs	r6, r0, r6
 800fe98:	19a0      	adds	r0, r4, r6
 800fe9a:	2b01      	cmp	r3, #1
 800fe9c:	9617      	str	r6, [sp, #92]	; 0x5c
 800fe9e:	900b      	str	r0, [sp, #44]	; 0x2c
 800fea0:	f340 8131 	ble.w	8010106 <_vfprintf_r+0x1e6e>
 800fea4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800fea6:	1c60      	adds	r0, r4, #1
 800fea8:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 800feac:	2100      	movs	r1, #0
 800feae:	900b      	str	r0, [sp, #44]	; 0x2c
 800feb0:	9308      	str	r3, [sp, #32]
 800feb2:	9112      	str	r1, [sp, #72]	; 0x48
 800feb4:	e5aa      	b.n	800fa0c <_vfprintf_r+0x1774>
 800feb6:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800feb8:	42bb      	cmp	r3, r7
 800feba:	db67      	blt.n	800ff8c <_vfprintf_r+0x1cf4>
 800febc:	9805      	ldr	r0, [sp, #20]
 800febe:	07c1      	lsls	r1, r0, #31
 800fec0:	f100 80d3 	bmi.w	801006a <_vfprintf_r+0x1dd2>
 800fec4:	ea23 77e3 	bic.w	r7, r3, r3, asr #31
 800fec8:	2567      	movs	r5, #103	; 0x67
 800feca:	9708      	str	r7, [sp, #32]
 800fecc:	930b      	str	r3, [sp, #44]	; 0x2c
 800fece:	9510      	str	r5, [sp, #64]	; 0x40
 800fed0:	e59b      	b.n	800fa0a <_vfprintf_r+0x1772>
 800fed2:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 800fed4:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 800fed8:	9405      	str	r4, [sp, #20]
 800feda:	f7fe bbca 	b.w	800e672 <_vfprintf_r+0x3da>
 800fede:	232d      	movs	r3, #45	; 0x2d
 800fee0:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 800fee4:	f7fe bc7a 	b.w	800e7dc <_vfprintf_r+0x544>
 800fee8:	9807      	ldr	r0, [sp, #28]
 800feea:	4649      	mov	r1, r9
 800feec:	4652      	mov	r2, sl
 800feee:	f003 f8bd 	bl	801306c <__sprint_r>
 800fef2:	2800      	cmp	r0, #0
 800fef4:	f47e ab22 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800fef8:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800fefc:	e419      	b.n	800f732 <_vfprintf_r+0x149a>
 800fefe:	4d6f      	ldr	r5, [pc, #444]	; (80100bc <_vfprintf_r+0x1e24>)
 800ff00:	f7ff b910 	b.w	800f124 <_vfprintf_r+0xe8c>
 800ff04:	ad1c      	add	r5, sp, #112	; 0x70
 800ff06:	4632      	mov	r2, r6
 800ff08:	4623      	mov	r3, r4
 800ff0a:	a91d      	add	r1, sp, #116	; 0x74
 800ff0c:	af1e      	add	r7, sp, #120	; 0x78
 800ff0e:	ec43 2b10 	vmov	d0, r2, r3
 800ff12:	e88d 0082 	stmia.w	sp, {r1, r7}
 800ff16:	4642      	mov	r2, r8
 800ff18:	462b      	mov	r3, r5
 800ff1a:	9807      	ldr	r0, [sp, #28]
 800ff1c:	9508      	str	r5, [sp, #32]
 800ff1e:	2103      	movs	r1, #3
 800ff20:	f8cd 8008 	str.w	r8, [sp, #8]
 800ff24:	f000 fae8 	bl	80104f8 <_dtoa_r>
 800ff28:	f8dd c008 	ldr.w	ip, [sp, #8]
 800ff2c:	4680      	mov	r8, r0
 800ff2e:	eb00 050c 	add.w	r5, r0, ip
 800ff32:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
 800ff36:	f898 3000 	ldrb.w	r3, [r8]
 800ff3a:	2b30      	cmp	r3, #48	; 0x30
 800ff3c:	f000 80a6 	beq.w	801008c <_vfprintf_r+0x1df4>
 800ff40:	9908      	ldr	r1, [sp, #32]
 800ff42:	680b      	ldr	r3, [r1, #0]
 800ff44:	18ed      	adds	r5, r5, r3
 800ff46:	e518      	b.n	800f97a <_vfprintf_r+0x16e2>
 800ff48:	ea2c 74ec 	bic.w	r4, ip, ip, asr #31
 800ff4c:	900e      	str	r0, [sp, #56]	; 0x38
 800ff4e:	9408      	str	r4, [sp, #32]
 800ff50:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 800ff54:	970c      	str	r7, [sp, #48]	; 0x30
 800ff56:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
 800ff5a:	9012      	str	r0, [sp, #72]	; 0x48
 800ff5c:	f7fe bb89 	b.w	800e672 <_vfprintf_r+0x3da>
 800ff60:	4623      	mov	r3, r4
 800ff62:	2600      	movs	r6, #0
 800ff64:	f7fe ba2a 	b.w	800e3bc <_vfprintf_r+0x124>
 800ff68:	f1b8 0f00 	cmp.w	r8, #0
 800ff6c:	bf08      	it	eq
 800ff6e:	f04f 0801 	moveq.w	r8, #1
 800ff72:	e4c5      	b.n	800f900 <_vfprintf_r+0x1668>
 800ff74:	9807      	ldr	r0, [sp, #28]
 800ff76:	4649      	mov	r1, r9
 800ff78:	4652      	mov	r2, sl
 800ff7a:	f003 f877 	bl	801306c <__sprint_r>
 800ff7e:	2800      	cmp	r0, #0
 800ff80:	f47e aadc 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800ff84:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800ff86:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800ff8a:	e5ca      	b.n	800fb22 <_vfprintf_r+0x188a>
 800ff8c:	2b00      	cmp	r3, #0
 800ff8e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800ff90:	bfd4      	ite	le
 800ff92:	f1c3 0202 	rsble	r2, r3, #2
 800ff96:	2201      	movgt	r2, #1
 800ff98:	1952      	adds	r2, r2, r5
 800ff9a:	ea22 74e2 	bic.w	r4, r2, r2, asr #31
 800ff9e:	2167      	movs	r1, #103	; 0x67
 800ffa0:	920b      	str	r2, [sp, #44]	; 0x2c
 800ffa2:	9408      	str	r4, [sp, #32]
 800ffa4:	9110      	str	r1, [sp, #64]	; 0x40
 800ffa6:	e530      	b.n	800fa0a <_vfprintf_r+0x1772>
 800ffa8:	f04f 0806 	mov.w	r8, #6
 800ffac:	e4a8      	b.n	800f900 <_vfprintf_r+0x1668>
 800ffae:	222d      	movs	r2, #45	; 0x2d
 800ffb0:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
 800ffb4:	920e      	str	r2, [sp, #56]	; 0x38
 800ffb6:	e4ac      	b.n	800f912 <_vfprintf_r+0x167a>
 800ffb8:	f108 0001 	add.w	r0, r8, #1
 800ffbc:	900b      	str	r0, [sp, #44]	; 0x2c
 800ffbe:	e4b7      	b.n	800f930 <_vfprintf_r+0x1698>
 800ffc0:	683d      	ldr	r5, [r7, #0]
 800ffc2:	e503      	b.n	800f9cc <_vfprintf_r+0x1734>
 800ffc4:	9807      	ldr	r0, [sp, #28]
 800ffc6:	4649      	mov	r1, r9
 800ffc8:	4652      	mov	r2, sl
 800ffca:	f003 f84f 	bl	801306c <__sprint_r>
 800ffce:	2800      	cmp	r0, #0
 800ffd0:	f47e aab4 	bne.w	800e53c <_vfprintf_r+0x2a4>
 800ffd4:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 800ffd8:	e5d9      	b.n	800fb8e <_vfprintf_r+0x18f6>
 800ffda:	f246 6067 	movw	r0, #26215	; 0x6667
 800ffde:	f10d 058a 	add.w	r5, sp, #138	; 0x8a
 800ffe2:	f2c6 6066 	movt	r0, #26214	; 0x6666
 800ffe6:	fb80 2703 	smull	r2, r7, r0, r3
 800ffea:	17da      	asrs	r2, r3, #31
 800ffec:	ebc2 01a7 	rsb	r1, r2, r7, asr #2
 800fff0:	eb01 0481 	add.w	r4, r1, r1, lsl #2
 800fff4:	462a      	mov	r2, r5
 800fff6:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
 800fffa:	f103 0530 	add.w	r5, r3, #48	; 0x30
 800fffe:	7015      	strb	r5, [r2, #0]
 8010000:	1e55      	subs	r5, r2, #1
 8010002:	2909      	cmp	r1, #9
 8010004:	460b      	mov	r3, r1
 8010006:	dcee      	bgt.n	800ffe6 <_vfprintf_r+0x1d4e>
 8010008:	3330      	adds	r3, #48	; 0x30
 801000a:	f10d 078b 	add.w	r7, sp, #139	; 0x8b
 801000e:	b2d9      	uxtb	r1, r3
 8010010:	42af      	cmp	r7, r5
 8010012:	f802 1c01 	strb.w	r1, [r2, #-1]
 8010016:	f240 8081 	bls.w	801011c <_vfprintf_r+0x1e84>
 801001a:	1abc      	subs	r4, r7, r2
 801001c:	07e5      	lsls	r5, r4, #31
 801001e:	f10d 007d 	add.w	r0, sp, #125	; 0x7d
 8010022:	4613      	mov	r3, r2
 8010024:	d50c      	bpl.n	8010040 <_vfprintf_r+0x1da8>
 8010026:	f10d 007e 	add.w	r0, sp, #126	; 0x7e
 801002a:	4613      	mov	r3, r2
 801002c:	7001      	strb	r1, [r0, #0]
 801002e:	f813 1b01 	ldrb.w	r1, [r3], #1
 8010032:	e005      	b.n	8010040 <_vfprintf_r+0x1da8>
 8010034:	f813 4b01 	ldrb.w	r4, [r3], #1
 8010038:	706c      	strb	r4, [r5, #1]
 801003a:	f813 1b01 	ldrb.w	r1, [r3], #1
 801003e:	1c68      	adds	r0, r5, #1
 8010040:	1c45      	adds	r5, r0, #1
 8010042:	42bb      	cmp	r3, r7
 8010044:	7041      	strb	r1, [r0, #1]
 8010046:	d1f5      	bne.n	8010034 <_vfprintf_r+0x1d9c>
 8010048:	ebc2 020a 	rsb	r2, r2, sl
 801004c:	f10d 077e 	add.w	r7, sp, #126	; 0x7e
 8010050:	18b8      	adds	r0, r7, r2
 8010052:	e71e      	b.n	800fe92 <_vfprintf_r+0x1bfa>
 8010054:	9807      	ldr	r0, [sp, #28]
 8010056:	4649      	mov	r1, r9
 8010058:	4652      	mov	r2, sl
 801005a:	f003 f807 	bl	801306c <__sprint_r>
 801005e:	2800      	cmp	r0, #0
 8010060:	f47e aa6c 	bne.w	800e53c <_vfprintf_r+0x2a4>
 8010064:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
 8010068:	e579      	b.n	800fb5e <_vfprintf_r+0x18c6>
 801006a:	1c5a      	adds	r2, r3, #1
 801006c:	ea22 74e2 	bic.w	r4, r2, r2, asr #31
 8010070:	2167      	movs	r1, #103	; 0x67
 8010072:	920b      	str	r2, [sp, #44]	; 0x2c
 8010074:	9408      	str	r4, [sp, #32]
 8010076:	9110      	str	r1, [sp, #64]	; 0x40
 8010078:	e4c7      	b.n	800fa0a <_vfprintf_r+0x1772>
 801007a:	f10c 0e01 	add.w	lr, ip, #1
 801007e:	eb03 010e 	add.w	r1, r3, lr
 8010082:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 8010086:	910b      	str	r1, [sp, #44]	; 0x2c
 8010088:	9008      	str	r0, [sp, #32]
 801008a:	e4be      	b.n	800fa0a <_vfprintf_r+0x1772>
 801008c:	4630      	mov	r0, r6
 801008e:	4621      	mov	r1, r4
 8010090:	2200      	movs	r2, #0
 8010092:	2300      	movs	r3, #0
 8010094:	f8cd c008 	str.w	ip, [sp, #8]
 8010098:	f7fc f9ce 	bl	800c438 <__aeabi_dcmpeq>
 801009c:	f8dd c008 	ldr.w	ip, [sp, #8]
 80100a0:	b190      	cbz	r0, 80100c8 <_vfprintf_r+0x1e30>
 80100a2:	9a08      	ldr	r2, [sp, #32]
 80100a4:	6813      	ldr	r3, [r2, #0]
 80100a6:	e74d      	b.n	800ff44 <_vfprintf_r+0x1cac>
 80100a8:	f1bc 0f00 	cmp.w	ip, #0
 80100ac:	d112      	bne.n	80100d4 <_vfprintf_r+0x1e3c>
 80100ae:	9905      	ldr	r1, [sp, #20]
 80100b0:	07c8      	lsls	r0, r1, #31
 80100b2:	d40f      	bmi.n	80100d4 <_vfprintf_r+0x1e3c>
 80100b4:	2001      	movs	r0, #1
 80100b6:	9008      	str	r0, [sp, #32]
 80100b8:	900b      	str	r0, [sp, #44]	; 0x2c
 80100ba:	e4a6      	b.n	800fa0a <_vfprintf_r+0x1772>
 80100bc:	08013f84 	.word	0x08013f84
 80100c0:	08013f30 	.word	0x08013f30
 80100c4:	08013f78 	.word	0x08013f78
 80100c8:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80100ca:	9908      	ldr	r1, [sp, #32]
 80100cc:	f1c0 0301 	rsb	r3, r0, #1
 80100d0:	600b      	str	r3, [r1, #0]
 80100d2:	e737      	b.n	800ff44 <_vfprintf_r+0x1cac>
 80100d4:	f10c 0702 	add.w	r7, ip, #2
 80100d8:	ea27 75e7 	bic.w	r5, r7, r7, asr #31
 80100dc:	970b      	str	r7, [sp, #44]	; 0x2c
 80100de:	9508      	str	r5, [sp, #32]
 80100e0:	e493      	b.n	800fa0a <_vfprintf_r+0x1772>
 80100e2:	242d      	movs	r4, #45	; 0x2d
 80100e4:	425b      	negs	r3, r3
 80100e6:	7074      	strb	r4, [r6, #1]
 80100e8:	e6cb      	b.n	800fe82 <_vfprintf_r+0x1bea>
 80100ea:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80100ec:	f893 8001 	ldrb.w	r8, [r3, #1]
 80100f0:	682e      	ldr	r6, [r5, #0]
 80100f2:	1d28      	adds	r0, r5, #4
 80100f4:	2e00      	cmp	r6, #0
 80100f6:	900c      	str	r0, [sp, #48]	; 0x30
 80100f8:	4623      	mov	r3, r4
 80100fa:	f6be a95e 	bge.w	800e3ba <_vfprintf_r+0x122>
 80100fe:	f04f 36ff 	mov.w	r6, #4294967295
 8010102:	f7fe b95a 	b.w	800e3ba <_vfprintf_r+0x122>
 8010106:	9905      	ldr	r1, [sp, #20]
 8010108:	f011 0501 	ands.w	r5, r1, #1
 801010c:	f47f aeca 	bne.w	800fea4 <_vfprintf_r+0x1c0c>
 8010110:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010112:	9512      	str	r5, [sp, #72]	; 0x48
 8010114:	ea22 77e2 	bic.w	r7, r2, r2, asr #31
 8010118:	9708      	str	r7, [sp, #32]
 801011a:	e477      	b.n	800fa0c <_vfprintf_r+0x1774>
 801011c:	f10d 007e 	add.w	r0, sp, #126	; 0x7e
 8010120:	e6b7      	b.n	800fe92 <_vfprintf_r+0x1bfa>
 8010122:	4615      	mov	r5, r2
 8010124:	e452      	b.n	800f9cc <_vfprintf_r+0x1734>
 8010126:	bf00      	nop

08010128 <__swsetup_r>:
 8010128:	b538      	push	{r3, r4, r5, lr}
 801012a:	4b2f      	ldr	r3, [pc, #188]	; (80101e8 <__swsetup_r+0xc0>)
 801012c:	681b      	ldr	r3, [r3, #0]
 801012e:	4605      	mov	r5, r0
 8010130:	460c      	mov	r4, r1
 8010132:	b113      	cbz	r3, 801013a <__swsetup_r+0x12>
 8010134:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010136:	2a00      	cmp	r2, #0
 8010138:	d03d      	beq.n	80101b6 <__swsetup_r+0x8e>
 801013a:	89a3      	ldrh	r3, [r4, #12]
 801013c:	f003 0008 	and.w	r0, r3, #8
 8010140:	b202      	sxth	r2, r0
 8010142:	4619      	mov	r1, r3
 8010144:	b16a      	cbz	r2, 8010162 <__swsetup_r+0x3a>
 8010146:	6922      	ldr	r2, [r4, #16]
 8010148:	b1ca      	cbz	r2, 801017e <__swsetup_r+0x56>
 801014a:	f013 0101 	ands.w	r1, r3, #1
 801014e:	d122      	bne.n	8010196 <__swsetup_r+0x6e>
 8010150:	f003 0002 	and.w	r0, r3, #2
 8010154:	b203      	sxth	r3, r0
 8010156:	b903      	cbnz	r3, 801015a <__swsetup_r+0x32>
 8010158:	6961      	ldr	r1, [r4, #20]
 801015a:	60a1      	str	r1, [r4, #8]
 801015c:	b312      	cbz	r2, 80101a4 <__swsetup_r+0x7c>
 801015e:	2000      	movs	r0, #0
 8010160:	bd38      	pop	{r3, r4, r5, pc}
 8010162:	f003 0010 	and.w	r0, r3, #16
 8010166:	b202      	sxth	r2, r0
 8010168:	b312      	cbz	r2, 80101b0 <__swsetup_r+0x88>
 801016a:	f001 0104 	and.w	r1, r1, #4
 801016e:	b208      	sxth	r0, r1
 8010170:	bb28      	cbnz	r0, 80101be <__swsetup_r+0x96>
 8010172:	6922      	ldr	r2, [r4, #16]
 8010174:	f043 0308 	orr.w	r3, r3, #8
 8010178:	81a3      	strh	r3, [r4, #12]
 801017a:	2a00      	cmp	r2, #0
 801017c:	d1e5      	bne.n	801014a <__swsetup_r+0x22>
 801017e:	f403 7020 	and.w	r0, r3, #640	; 0x280
 8010182:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8010186:	d0e0      	beq.n	801014a <__swsetup_r+0x22>
 8010188:	4628      	mov	r0, r5
 801018a:	4621      	mov	r1, r4
 801018c:	f001 fd74 	bl	8011c78 <__smakebuf_r>
 8010190:	89a3      	ldrh	r3, [r4, #12]
 8010192:	6922      	ldr	r2, [r4, #16]
 8010194:	e7d9      	b.n	801014a <__swsetup_r+0x22>
 8010196:	6960      	ldr	r0, [r4, #20]
 8010198:	2100      	movs	r1, #0
 801019a:	4243      	negs	r3, r0
 801019c:	60a1      	str	r1, [r4, #8]
 801019e:	61a3      	str	r3, [r4, #24]
 80101a0:	2a00      	cmp	r2, #0
 80101a2:	d1dc      	bne.n	801015e <__swsetup_r+0x36>
 80101a4:	89a2      	ldrh	r2, [r4, #12]
 80101a6:	f002 0080 	and.w	r0, r2, #128	; 0x80
 80101aa:	b203      	sxth	r3, r0
 80101ac:	2b00      	cmp	r3, #0
 80101ae:	d0d6      	beq.n	801015e <__swsetup_r+0x36>
 80101b0:	f04f 30ff 	mov.w	r0, #4294967295
 80101b4:	bd38      	pop	{r3, r4, r5, pc}
 80101b6:	4618      	mov	r0, r3
 80101b8:	f001 fbb0 	bl	801191c <__sinit>
 80101bc:	e7bd      	b.n	801013a <__swsetup_r+0x12>
 80101be:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80101c0:	b149      	cbz	r1, 80101d6 <__swsetup_r+0xae>
 80101c2:	f104 0240 	add.w	r2, r4, #64	; 0x40
 80101c6:	4291      	cmp	r1, r2
 80101c8:	d003      	beq.n	80101d2 <__swsetup_r+0xaa>
 80101ca:	4628      	mov	r0, r5
 80101cc:	f001 fc1c 	bl	8011a08 <_free_r>
 80101d0:	89a3      	ldrh	r3, [r4, #12]
 80101d2:	2100      	movs	r1, #0
 80101d4:	6321      	str	r1, [r4, #48]	; 0x30
 80101d6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80101da:	6922      	ldr	r2, [r4, #16]
 80101dc:	0418      	lsls	r0, r3, #16
 80101de:	2100      	movs	r1, #0
 80101e0:	0c03      	lsrs	r3, r0, #16
 80101e2:	6061      	str	r1, [r4, #4]
 80101e4:	6022      	str	r2, [r4, #0]
 80101e6:	e7c5      	b.n	8010174 <__swsetup_r+0x4c>
 80101e8:	20000490 	.word	0x20000490

080101ec <register_fini>:
 80101ec:	4b02      	ldr	r3, [pc, #8]	; (80101f8 <register_fini+0xc>)
 80101ee:	b113      	cbz	r3, 80101f6 <register_fini+0xa>
 80101f0:	4802      	ldr	r0, [pc, #8]	; (80101fc <register_fini+0x10>)
 80101f2:	f000 b805 	b.w	8010200 <atexit>
 80101f6:	4770      	bx	lr
 80101f8:	00000000 	.word	0x00000000
 80101fc:	0800e0f5 	.word	0x0800e0f5

08010200 <atexit>:
 8010200:	4601      	mov	r1, r0
 8010202:	2000      	movs	r0, #0
 8010204:	4602      	mov	r2, r0
 8010206:	4603      	mov	r3, r0
 8010208:	f7fd bf18 	b.w	800e03c <__register_exitproc>

0801020c <quorem>:
 801020c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010210:	6903      	ldr	r3, [r0, #16]
 8010212:	690c      	ldr	r4, [r1, #16]
 8010214:	429c      	cmp	r4, r3
 8010216:	b083      	sub	sp, #12
 8010218:	4606      	mov	r6, r0
 801021a:	f300 816b 	bgt.w	80104f4 <quorem+0x2e8>
 801021e:	1ce0      	adds	r0, r4, #3
 8010220:	0082      	lsls	r2, r0, #2
 8010222:	188f      	adds	r7, r1, r2
 8010224:	18b5      	adds	r5, r6, r2
 8010226:	687b      	ldr	r3, [r7, #4]
 8010228:	6868      	ldr	r0, [r5, #4]
 801022a:	1c5a      	adds	r2, r3, #1
 801022c:	fbb0 f5f2 	udiv	r5, r0, r2
 8010230:	f101 0314 	add.w	r3, r1, #20
 8010234:	9301      	str	r3, [sp, #4]
 8010236:	3c01      	subs	r4, #1
 8010238:	3704      	adds	r7, #4
 801023a:	f106 0814 	add.w	r8, r6, #20
 801023e:	2d00      	cmp	r5, #0
 8010240:	f000 80be 	beq.w	80103c0 <quorem+0x1b4>
 8010244:	694a      	ldr	r2, [r1, #20]
 8010246:	f8d8 3000 	ldr.w	r3, [r8]
 801024a:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801024e:	b290      	uxth	r0, r2
 8010250:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010254:	fb05 f000 	mul.w	r0, r5, r0
 8010258:	fb05 f20c 	mul.w	r2, r5, ip
 801025c:	eb02 4c10 	add.w	ip, r2, r0, lsr #16
 8010260:	fa1f fe8c 	uxth.w	lr, ip
 8010264:	b29a      	uxth	r2, r3
 8010266:	b280      	uxth	r0, r0
 8010268:	1a12      	subs	r2, r2, r0
 801026a:	ebce 4313 	rsb	r3, lr, r3, lsr #16
 801026e:	eb03 4e22 	add.w	lr, r3, r2, asr #16
 8010272:	b292      	uxth	r2, r2
 8010274:	ebc9 0007 	rsb	r0, r9, r7
 8010278:	f106 0318 	add.w	r3, r6, #24
 801027c:	ea42 490e 	orr.w	r9, r2, lr, lsl #16
 8010280:	f101 0218 	add.w	r2, r1, #24
 8010284:	4297      	cmp	r7, r2
 8010286:	f843 9c04 	str.w	r9, [r3, #-4]
 801028a:	f3c0 0080 	ubfx	r0, r0, #2, #1
 801028e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8010292:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 8010296:	d370      	bcc.n	801037a <quorem+0x16e>
 8010298:	b328      	cbz	r0, 80102e6 <quorem+0xda>
 801029a:	6810      	ldr	r0, [r2, #0]
 801029c:	681b      	ldr	r3, [r3, #0]
 801029e:	b282      	uxth	r2, r0
 80102a0:	0c00      	lsrs	r0, r0, #16
 80102a2:	fb05 cc02 	mla	ip, r5, r2, ip
 80102a6:	fb05 f000 	mul.w	r0, r5, r0
 80102aa:	eb00 401c 	add.w	r0, r0, ip, lsr #16
 80102ae:	fa1e f283 	uxtah	r2, lr, r3
 80102b2:	fa1f fc8c 	uxth.w	ip, ip
 80102b6:	fa1f fe80 	uxth.w	lr, r0
 80102ba:	ebcc 0202 	rsb	r2, ip, r2
 80102be:	ebce 4313 	rsb	r3, lr, r3, lsr #16
 80102c2:	eb03 4e22 	add.w	lr, r3, r2, asr #16
 80102c6:	fa1f fc82 	uxth.w	ip, r2
 80102ca:	f106 031c 	add.w	r3, r6, #28
 80102ce:	f101 021c 	add.w	r2, r1, #28
 80102d2:	ea4c 4c0e 	orr.w	ip, ip, lr, lsl #16
 80102d6:	4297      	cmp	r7, r2
 80102d8:	f843 cc04 	str.w	ip, [r3, #-4]
 80102dc:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 80102e0:	ea4f 4c10 	mov.w	ip, r0, lsr #16
 80102e4:	d349      	bcc.n	801037a <quorem+0x16e>
 80102e6:	4610      	mov	r0, r2
 80102e8:	f8d3 9000 	ldr.w	r9, [r3]
 80102ec:	f850 bb04 	ldr.w	fp, [r0], #4
 80102f0:	fa1f fa8b 	uxth.w	sl, fp
 80102f4:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
 80102f8:	fb05 cc0a 	mla	ip, r5, sl, ip
 80102fc:	fb05 fa0b 	mul.w	sl, r5, fp
 8010300:	eb0a 4b1c 	add.w	fp, sl, ip, lsr #16
 8010304:	fa1f fa8b 	uxth.w	sl, fp
 8010308:	fa1e fe89 	uxtah	lr, lr, r9
 801030c:	fa1f fc8c 	uxth.w	ip, ip
 8010310:	ebcc 0e0e 	rsb	lr, ip, lr
 8010314:	ebca 4c19 	rsb	ip, sl, r9, lsr #16
 8010318:	eb0c 4a2e 	add.w	sl, ip, lr, asr #16
 801031c:	4699      	mov	r9, r3
 801031e:	fa1f fe8e 	uxth.w	lr, lr
 8010322:	ea4e 4c0a 	orr.w	ip, lr, sl, lsl #16
 8010326:	f849 cb04 	str.w	ip, [r9], #4
 801032a:	6852      	ldr	r2, [r2, #4]
 801032c:	685b      	ldr	r3, [r3, #4]
 801032e:	fa1f fe82 	uxth.w	lr, r2
 8010332:	fb05 fe0e 	mul.w	lr, r5, lr
 8010336:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801033a:	eb0e 4b1b 	add.w	fp, lr, fp, lsr #16
 801033e:	fb05 f20c 	mul.w	r2, r5, ip
 8010342:	eb02 4c1b 	add.w	ip, r2, fp, lsr #16
 8010346:	b29a      	uxth	r2, r3
 8010348:	fa1f fe8c 	uxth.w	lr, ip
 801034c:	eb02 422a 	add.w	r2, r2, sl, asr #16
 8010350:	fa1f fb8b 	uxth.w	fp, fp
 8010354:	ebcb 0202 	rsb	r2, fp, r2
 8010358:	ebce 4313 	rsb	r3, lr, r3, lsr #16
 801035c:	eb03 4e22 	add.w	lr, r3, r2, asr #16
 8010360:	b292      	uxth	r2, r2
 8010362:	464b      	mov	r3, r9
 8010364:	ea42 490e 	orr.w	r9, r2, lr, lsl #16
 8010368:	1d02      	adds	r2, r0, #4
 801036a:	4297      	cmp	r7, r2
 801036c:	f843 9b04 	str.w	r9, [r3], #4
 8010370:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8010374:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 8010378:	d2b5      	bcs.n	80102e6 <quorem+0xda>
 801037a:	1d20      	adds	r0, r4, #4
 801037c:	eb06 0380 	add.w	r3, r6, r0, lsl #2
 8010380:	685a      	ldr	r2, [r3, #4]
 8010382:	b9ea      	cbnz	r2, 80103c0 <quorem+0x1b4>
 8010384:	1d18      	adds	r0, r3, #4
 8010386:	4598      	cmp	r8, r3
 8010388:	d219      	bcs.n	80103be <quorem+0x1b2>
 801038a:	f850 2c04 	ldr.w	r2, [r0, #-4]
 801038e:	b9b2      	cbnz	r2, 80103be <quorem+0x1b2>
 8010390:	3b04      	subs	r3, #4
 8010392:	ebc8 0003 	rsb	r0, r8, r3
 8010396:	1cc2      	adds	r2, r0, #3
 8010398:	0750      	lsls	r0, r2, #29
 801039a:	d50d      	bpl.n	80103b8 <quorem+0x1ac>
 801039c:	3c01      	subs	r4, #1
 801039e:	4598      	cmp	r8, r3
 80103a0:	d20d      	bcs.n	80103be <quorem+0x1b2>
 80103a2:	681a      	ldr	r2, [r3, #0]
 80103a4:	3b04      	subs	r3, #4
 80103a6:	b13a      	cbz	r2, 80103b8 <quorem+0x1ac>
 80103a8:	e009      	b.n	80103be <quorem+0x1b2>
 80103aa:	6818      	ldr	r0, [r3, #0]
 80103ac:	3b04      	subs	r3, #4
 80103ae:	b930      	cbnz	r0, 80103be <quorem+0x1b2>
 80103b0:	681a      	ldr	r2, [r3, #0]
 80103b2:	3c01      	subs	r4, #1
 80103b4:	3b04      	subs	r3, #4
 80103b6:	b912      	cbnz	r2, 80103be <quorem+0x1b2>
 80103b8:	3c01      	subs	r4, #1
 80103ba:	4598      	cmp	r8, r3
 80103bc:	d3f5      	bcc.n	80103aa <quorem+0x19e>
 80103be:	6134      	str	r4, [r6, #16]
 80103c0:	4630      	mov	r0, r6
 80103c2:	f002 fc39 	bl	8012c38 <__mcmp>
 80103c6:	2800      	cmp	r0, #0
 80103c8:	f2c0 8083 	blt.w	80104d2 <quorem+0x2c6>
 80103cc:	9a01      	ldr	r2, [sp, #4]
 80103ce:	f8d8 3000 	ldr.w	r3, [r8]
 80103d2:	f852 0b04 	ldr.w	r0, [r2], #4
 80103d6:	fa1f f983 	uxth.w	r9, r3
 80103da:	b281      	uxth	r1, r0
 80103dc:	0c00      	lsrs	r0, r0, #16
 80103de:	ebc1 0109 	rsb	r1, r1, r9
 80103e2:	ebc0 4313 	rsb	r3, r0, r3, lsr #16
 80103e6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80103ea:	eb03 4021 	add.w	r0, r3, r1, asr #16
 80103ee:	4643      	mov	r3, r8
 80103f0:	b289      	uxth	r1, r1
 80103f2:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80103f6:	ebc9 0c07 	rsb	ip, r9, r7
 80103fa:	3501      	adds	r5, #1
 80103fc:	1400      	asrs	r0, r0, #16
 80103fe:	4297      	cmp	r7, r2
 8010400:	f843 1b04 	str.w	r1, [r3], #4
 8010404:	f3cc 0180 	ubfx	r1, ip, #2, #1
 8010408:	d34b      	bcc.n	80104a2 <quorem+0x296>
 801040a:	b1b9      	cbz	r1, 801043c <quorem+0x230>
 801040c:	f852 eb04 	ldr.w	lr, [r2], #4
 8010410:	6819      	ldr	r1, [r3, #0]
 8010412:	fa1f f98e 	uxth.w	r9, lr
 8010416:	fa1f fa81 	uxth.w	sl, r1
 801041a:	ebc9 090a 	rsb	r9, r9, sl
 801041e:	ea4f 4c1e 	mov.w	ip, lr, lsr #16
 8010422:	4448      	add	r0, r9
 8010424:	ebcc 4111 	rsb	r1, ip, r1, lsr #16
 8010428:	eb01 4120 	add.w	r1, r1, r0, asr #16
 801042c:	b280      	uxth	r0, r0
 801042e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8010432:	f843 0b04 	str.w	r0, [r3], #4
 8010436:	1408      	asrs	r0, r1, #16
 8010438:	4297      	cmp	r7, r2
 801043a:	d332      	bcc.n	80104a2 <quorem+0x296>
 801043c:	4682      	mov	sl, r0
 801043e:	4611      	mov	r1, r2
 8010440:	f8d3 e000 	ldr.w	lr, [r3]
 8010444:	f851 0b04 	ldr.w	r0, [r1], #4
 8010448:	fa1f fb8e 	uxth.w	fp, lr
 801044c:	fa1f f980 	uxth.w	r9, r0
 8010450:	ea4f 4c10 	mov.w	ip, r0, lsr #16
 8010454:	ebc9 0b0b 	rsb	fp, r9, fp
 8010458:	eb0b 000a 	add.w	r0, fp, sl
 801045c:	ebcc 4a1e 	rsb	sl, ip, lr, lsr #16
 8010460:	eb0a 4920 	add.w	r9, sl, r0, asr #16
 8010464:	469e      	mov	lr, r3
 8010466:	b280      	uxth	r0, r0
 8010468:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 801046c:	f84e 0b04 	str.w	r0, [lr], #4
 8010470:	6850      	ldr	r0, [r2, #4]
 8010472:	685b      	ldr	r3, [r3, #4]
 8010474:	b282      	uxth	r2, r0
 8010476:	fa1f fc83 	uxth.w	ip, r3
 801047a:	0c00      	lsrs	r0, r0, #16
 801047c:	ebc2 020c 	rsb	r2, r2, ip
 8010480:	eb02 4229 	add.w	r2, r2, r9, asr #16
 8010484:	ebc0 4313 	rsb	r3, r0, r3, lsr #16
 8010488:	eb03 4022 	add.w	r0, r3, r2, asr #16
 801048c:	b292      	uxth	r2, r2
 801048e:	ea42 4a00 	orr.w	sl, r2, r0, lsl #16
 8010492:	4673      	mov	r3, lr
 8010494:	1d0a      	adds	r2, r1, #4
 8010496:	4297      	cmp	r7, r2
 8010498:	f843 ab04 	str.w	sl, [r3], #4
 801049c:	ea4f 4a20 	mov.w	sl, r0, asr #16
 80104a0:	d2cd      	bcs.n	801043e <quorem+0x232>
 80104a2:	1d21      	adds	r1, r4, #4
 80104a4:	eb06 0381 	add.w	r3, r6, r1, lsl #2
 80104a8:	6858      	ldr	r0, [r3, #4]
 80104aa:	b990      	cbnz	r0, 80104d2 <quorem+0x2c6>
 80104ac:	1d1a      	adds	r2, r3, #4
 80104ae:	4598      	cmp	r8, r3
 80104b0:	d20e      	bcs.n	80104d0 <quorem+0x2c4>
 80104b2:	f852 1c04 	ldr.w	r1, [r2, #-4]
 80104b6:	b959      	cbnz	r1, 80104d0 <quorem+0x2c4>
 80104b8:	3b04      	subs	r3, #4
 80104ba:	ebc8 0003 	rsb	r0, r8, r3
 80104be:	1cc2      	adds	r2, r0, #3
 80104c0:	0752      	lsls	r2, r2, #29
 80104c2:	d513      	bpl.n	80104ec <quorem+0x2e0>
 80104c4:	3c01      	subs	r4, #1
 80104c6:	4598      	cmp	r8, r3
 80104c8:	d202      	bcs.n	80104d0 <quorem+0x2c4>
 80104ca:	6818      	ldr	r0, [r3, #0]
 80104cc:	3b04      	subs	r3, #4
 80104ce:	b168      	cbz	r0, 80104ec <quorem+0x2e0>
 80104d0:	6134      	str	r4, [r6, #16]
 80104d2:	4628      	mov	r0, r5
 80104d4:	b003      	add	sp, #12
 80104d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80104da:	681a      	ldr	r2, [r3, #0]
 80104dc:	3b04      	subs	r3, #4
 80104de:	2a00      	cmp	r2, #0
 80104e0:	d1f6      	bne.n	80104d0 <quorem+0x2c4>
 80104e2:	6819      	ldr	r1, [r3, #0]
 80104e4:	3c01      	subs	r4, #1
 80104e6:	3b04      	subs	r3, #4
 80104e8:	2900      	cmp	r1, #0
 80104ea:	d1f1      	bne.n	80104d0 <quorem+0x2c4>
 80104ec:	3c01      	subs	r4, #1
 80104ee:	4598      	cmp	r8, r3
 80104f0:	d3f3      	bcc.n	80104da <quorem+0x2ce>
 80104f2:	e7ed      	b.n	80104d0 <quorem+0x2c4>
 80104f4:	2000      	movs	r0, #0
 80104f6:	e7ed      	b.n	80104d4 <quorem+0x2c8>

080104f8 <_dtoa_r>:
 80104f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80104fc:	b09d      	sub	sp, #116	; 0x74
 80104fe:	4681      	mov	r9, r0
 8010500:	9102      	str	r1, [sp, #8]
 8010502:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8010504:	9c26      	ldr	r4, [sp, #152]	; 0x98
 8010506:	9205      	str	r2, [sp, #20]
 8010508:	9308      	str	r3, [sp, #32]
 801050a:	ec5b ab10 	vmov	sl, fp, d0
 801050e:	b151      	cbz	r1, 8010526 <_dtoa_r+0x2e>
 8010510:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8010512:	2201      	movs	r2, #1
 8010514:	fa02 f203 	lsl.w	r2, r2, r3
 8010518:	604b      	str	r3, [r1, #4]
 801051a:	608a      	str	r2, [r1, #8]
 801051c:	f002 f83a 	bl	8012594 <_Bfree>
 8010520:	2000      	movs	r0, #0
 8010522:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 8010526:	f1bb 0800 	subs.w	r8, fp, #0
 801052a:	db3b      	blt.n	80105a4 <_dtoa_r+0xac>
 801052c:	2100      	movs	r1, #0
 801052e:	6021      	str	r1, [r4, #0]
 8010530:	2300      	movs	r3, #0
 8010532:	461a      	mov	r2, r3
 8010534:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 8010538:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 801053c:	ea08 0003 	and.w	r0, r8, r3
 8010540:	4290      	cmp	r0, r2
 8010542:	d018      	beq.n	8010576 <_dtoa_r+0x7e>
 8010544:	2200      	movs	r2, #0
 8010546:	2300      	movs	r3, #0
 8010548:	4650      	mov	r0, sl
 801054a:	4659      	mov	r1, fp
 801054c:	4654      	mov	r4, sl
 801054e:	465d      	mov	r5, fp
 8010550:	f7fb ff72 	bl	800c438 <__aeabi_dcmpeq>
 8010554:	2800      	cmp	r0, #0
 8010556:	d02b      	beq.n	80105b0 <_dtoa_r+0xb8>
 8010558:	9808      	ldr	r0, [sp, #32]
 801055a:	9d27      	ldr	r5, [sp, #156]	; 0x9c
 801055c:	2301      	movs	r3, #1
 801055e:	6003      	str	r3, [r0, #0]
 8010560:	2d00      	cmp	r5, #0
 8010562:	f000 80d1 	beq.w	8010708 <_dtoa_r+0x210>
 8010566:	49a4      	ldr	r1, [pc, #656]	; (80107f8 <_dtoa_r+0x300>)
 8010568:	1e4a      	subs	r2, r1, #1
 801056a:	6029      	str	r1, [r5, #0]
 801056c:	9204      	str	r2, [sp, #16]
 801056e:	9804      	ldr	r0, [sp, #16]
 8010570:	b01d      	add	sp, #116	; 0x74
 8010572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010576:	9d08      	ldr	r5, [sp, #32]
 8010578:	f242 730f 	movw	r3, #9999	; 0x270f
 801057c:	602b      	str	r3, [r5, #0]
 801057e:	f1ba 0f00 	cmp.w	sl, #0
 8010582:	f000 80a8 	beq.w	80106d6 <_dtoa_r+0x1de>
 8010586:	489d      	ldr	r0, [pc, #628]	; (80107fc <_dtoa_r+0x304>)
 8010588:	9004      	str	r0, [sp, #16]
 801058a:	9d27      	ldr	r5, [sp, #156]	; 0x9c
 801058c:	2d00      	cmp	r5, #0
 801058e:	d0ee      	beq.n	801056e <_dtoa_r+0x76>
 8010590:	9d04      	ldr	r5, [sp, #16]
 8010592:	78eb      	ldrb	r3, [r5, #3]
 8010594:	2b00      	cmp	r3, #0
 8010596:	f000 820e 	beq.w	80109b6 <_dtoa_r+0x4be>
 801059a:	4629      	mov	r1, r5
 801059c:	3108      	adds	r1, #8
 801059e:	9d27      	ldr	r5, [sp, #156]	; 0x9c
 80105a0:	6029      	str	r1, [r5, #0]
 80105a2:	e7e4      	b.n	801056e <_dtoa_r+0x76>
 80105a4:	f028 4800 	bic.w	r8, r8, #2147483648	; 0x80000000
 80105a8:	2501      	movs	r5, #1
 80105aa:	6025      	str	r5, [r4, #0]
 80105ac:	46c3      	mov	fp, r8
 80105ae:	e7bf      	b.n	8010530 <_dtoa_r+0x38>
 80105b0:	4648      	mov	r0, r9
 80105b2:	ec45 4b10 	vmov	d0, r4, r5
 80105b6:	a91b      	add	r1, sp, #108	; 0x6c
 80105b8:	aa1a      	add	r2, sp, #104	; 0x68
 80105ba:	f002 fc71 	bl	8012ea0 <__d2b>
 80105be:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80105c2:	900a      	str	r0, [sp, #40]	; 0x28
 80105c4:	2e00      	cmp	r6, #0
 80105c6:	f040 8090 	bne.w	80106ea <_dtoa_r+0x1f2>
 80105ca:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 80105cc:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 80105ce:	f46f 6182 	mvn.w	r1, #1040	; 0x410
 80105d2:	193e      	adds	r6, r7, r4
 80105d4:	428e      	cmp	r6, r1
 80105d6:	f2c0 8339 	blt.w	8010c4c <_dtoa_r+0x754>
 80105da:	f64f 420e 	movw	r2, #64526	; 0xfc0e
 80105de:	f6cf 72ff 	movt	r2, #65535	; 0xffff
 80105e2:	1b90      	subs	r0, r2, r6
 80105e4:	f206 4412 	addw	r4, r6, #1042	; 0x412
 80105e8:	fa08 f100 	lsl.w	r1, r8, r0
 80105ec:	fa2a f504 	lsr.w	r5, sl, r4
 80105f0:	ea41 0005 	orr.w	r0, r1, r5
 80105f4:	f7fb fc42 	bl	800be7c <__aeabi_ui2d>
 80105f8:	2501      	movs	r5, #1
 80105fa:	3e01      	subs	r6, #1
 80105fc:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8010600:	950b      	str	r5, [sp, #44]	; 0x2c
 8010602:	2300      	movs	r3, #0
 8010604:	2200      	movs	r2, #0
 8010606:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 801060a:	f7fb faf9 	bl	800bc00 <__aeabi_dsub>
 801060e:	a374      	add	r3, pc, #464	; (adr r3, 80107e0 <_dtoa_r+0x2e8>)
 8010610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010614:	f7fb fca8 	bl	800bf68 <__aeabi_dmul>
 8010618:	a373      	add	r3, pc, #460	; (adr r3, 80107e8 <_dtoa_r+0x2f0>)
 801061a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801061e:	f7fb faf1 	bl	800bc04 <__adddf3>
 8010622:	4604      	mov	r4, r0
 8010624:	4630      	mov	r0, r6
 8010626:	460d      	mov	r5, r1
 8010628:	f7fb fc38 	bl	800be9c <__aeabi_i2d>
 801062c:	a370      	add	r3, pc, #448	; (adr r3, 80107f0 <_dtoa_r+0x2f8>)
 801062e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010632:	f7fb fc99 	bl	800bf68 <__aeabi_dmul>
 8010636:	4602      	mov	r2, r0
 8010638:	460b      	mov	r3, r1
 801063a:	4620      	mov	r0, r4
 801063c:	4629      	mov	r1, r5
 801063e:	f7fb fae1 	bl	800bc04 <__adddf3>
 8010642:	4604      	mov	r4, r0
 8010644:	460d      	mov	r5, r1
 8010646:	f7fb ff29 	bl	800c49c <__aeabi_d2iz>
 801064a:	4629      	mov	r1, r5
 801064c:	9006      	str	r0, [sp, #24]
 801064e:	2200      	movs	r2, #0
 8010650:	4620      	mov	r0, r4
 8010652:	2300      	movs	r3, #0
 8010654:	f7fb fefa 	bl	800c44c <__aeabi_dcmplt>
 8010658:	2800      	cmp	r0, #0
 801065a:	f040 82c7 	bne.w	8010bec <_dtoa_r+0x6f4>
 801065e:	9a06      	ldr	r2, [sp, #24]
 8010660:	2a16      	cmp	r2, #22
 8010662:	f200 82c0 	bhi.w	8010be6 <_dtoa_r+0x6ee>
 8010666:	4c66      	ldr	r4, [pc, #408]	; (8010800 <_dtoa_r+0x308>)
 8010668:	eb04 05c2 	add.w	r5, r4, r2, lsl #3
 801066c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8010670:	4652      	mov	r2, sl
 8010672:	465b      	mov	r3, fp
 8010674:	f7fb ff08 	bl	800c488 <__aeabi_dcmpgt>
 8010678:	2800      	cmp	r0, #0
 801067a:	f000 82ef 	beq.w	8010c5c <_dtoa_r+0x764>
 801067e:	9806      	ldr	r0, [sp, #24]
 8010680:	2200      	movs	r2, #0
 8010682:	1e41      	subs	r1, r0, #1
 8010684:	9106      	str	r1, [sp, #24]
 8010686:	9210      	str	r2, [sp, #64]	; 0x40
 8010688:	1bbe      	subs	r6, r7, r6
 801068a:	3e01      	subs	r6, #1
 801068c:	f100 82c8 	bmi.w	8010c20 <_dtoa_r+0x728>
 8010690:	2400      	movs	r4, #0
 8010692:	9607      	str	r6, [sp, #28]
 8010694:	940c      	str	r4, [sp, #48]	; 0x30
 8010696:	9d06      	ldr	r5, [sp, #24]
 8010698:	2d00      	cmp	r5, #0
 801069a:	f2c0 82b5 	blt.w	8010c08 <_dtoa_r+0x710>
 801069e:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80106a2:	950f      	str	r5, [sp, #60]	; 0x3c
 80106a4:	eb08 0c05 	add.w	ip, r8, r5
 80106a8:	2400      	movs	r4, #0
 80106aa:	f8cd c01c 	str.w	ip, [sp, #28]
 80106ae:	940e      	str	r4, [sp, #56]	; 0x38
 80106b0:	9d02      	ldr	r5, [sp, #8]
 80106b2:	2d09      	cmp	r5, #9
 80106b4:	d82b      	bhi.n	801070e <_dtoa_r+0x216>
 80106b6:	2d05      	cmp	r5, #5
 80106b8:	f341 8044 	ble.w	8011744 <_dtoa_r+0x124c>
 80106bc:	1f28      	subs	r0, r5, #4
 80106be:	9002      	str	r0, [sp, #8]
 80106c0:	2500      	movs	r5, #0
 80106c2:	9902      	ldr	r1, [sp, #8]
 80106c4:	1e8a      	subs	r2, r1, #2
 80106c6:	2a03      	cmp	r2, #3
 80106c8:	d823      	bhi.n	8010712 <_dtoa_r+0x21a>
 80106ca:	e8df f012 	tbh	[pc, r2, lsl #1]
 80106ce:	0544      	.short	0x0544
 80106d0:	034a0530 	.word	0x034a0530
 80106d4:	0541      	.short	0x0541
 80106d6:	4949      	ldr	r1, [pc, #292]	; (80107fc <_dtoa_r+0x304>)
 80106d8:	4a4a      	ldr	r2, [pc, #296]	; (8010804 <_dtoa_r+0x30c>)
 80106da:	f3c8 0813 	ubfx	r8, r8, #0, #20
 80106de:	f1b8 0f00 	cmp.w	r8, #0
 80106e2:	bf18      	it	ne
 80106e4:	460a      	movne	r2, r1
 80106e6:	9204      	str	r2, [sp, #16]
 80106e8:	e74f      	b.n	801058a <_dtoa_r+0x92>
 80106ea:	f02b 437f 	bic.w	r3, fp, #4278190080	; 0xff000000
 80106ee:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80106f2:	f042 547f 	orr.w	r4, r2, #1069547520	; 0x3fc00000
 80106f6:	2500      	movs	r5, #0
 80106f8:	4650      	mov	r0, sl
 80106fa:	f444 1140 	orr.w	r1, r4, #3145728	; 0x300000
 80106fe:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8010702:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8010704:	950b      	str	r5, [sp, #44]	; 0x2c
 8010706:	e77c      	b.n	8010602 <_dtoa_r+0x10a>
 8010708:	4d3f      	ldr	r5, [pc, #252]	; (8010808 <_dtoa_r+0x310>)
 801070a:	9504      	str	r5, [sp, #16]
 801070c:	e72f      	b.n	801056e <_dtoa_r+0x76>
 801070e:	2400      	movs	r4, #0
 8010710:	9402      	str	r4, [sp, #8]
 8010712:	2400      	movs	r4, #0
 8010714:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
 8010718:	4648      	mov	r0, r9
 801071a:	4621      	mov	r1, r4
 801071c:	f001 ff14 	bl	8012548 <_Balloc>
 8010720:	2501      	movs	r5, #1
 8010722:	f04f 32ff 	mov.w	r2, #4294967295
 8010726:	9004      	str	r0, [sp, #16]
 8010728:	9209      	str	r2, [sp, #36]	; 0x24
 801072a:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 801072e:	9211      	str	r2, [sp, #68]	; 0x44
 8010730:	9405      	str	r4, [sp, #20]
 8010732:	950d      	str	r5, [sp, #52]	; 0x34
 8010734:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010736:	2b00      	cmp	r3, #0
 8010738:	f2c0 8140 	blt.w	80109bc <_dtoa_r+0x4c4>
 801073c:	9906      	ldr	r1, [sp, #24]
 801073e:	290e      	cmp	r1, #14
 8010740:	f300 813c 	bgt.w	80109bc <_dtoa_r+0x4c4>
 8010744:	4d2e      	ldr	r5, [pc, #184]	; (8010800 <_dtoa_r+0x308>)
 8010746:	eb05 00c1 	add.w	r0, r5, r1, lsl #3
 801074a:	ed90 7b00 	vldr	d7, [r0]
 801074e:	9905      	ldr	r1, [sp, #20]
 8010750:	2900      	cmp	r1, #0
 8010752:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010756:	f2c0 8501 	blt.w	801115c <_dtoa_r+0xc64>
 801075a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801075e:	4650      	mov	r0, sl
 8010760:	4659      	mov	r1, fp
 8010762:	f7fb fd2b 	bl	800c1bc <__aeabi_ddiv>
 8010766:	f7fb fe99 	bl	800c49c <__aeabi_d2iz>
 801076a:	4606      	mov	r6, r0
 801076c:	f7fb fb96 	bl	800be9c <__aeabi_i2d>
 8010770:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010774:	f7fb fbf8 	bl	800bf68 <__aeabi_dmul>
 8010778:	4602      	mov	r2, r0
 801077a:	460b      	mov	r3, r1
 801077c:	4650      	mov	r0, sl
 801077e:	4659      	mov	r1, fp
 8010780:	f7fb fa3e 	bl	800bc00 <__aeabi_dsub>
 8010784:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010786:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801078a:	f106 0330 	add.w	r3, r6, #48	; 0x30
 801078e:	2a01      	cmp	r2, #1
 8010790:	4604      	mov	r4, r0
 8010792:	460d      	mov	r5, r1
 8010794:	f808 3b01 	strb.w	r3, [r8], #1
 8010798:	f000 8092 	beq.w	80108c0 <_dtoa_r+0x3c8>
 801079c:	2300      	movs	r3, #0
 801079e:	2200      	movs	r2, #0
 80107a0:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80107a4:	f7fb fbe0 	bl	800bf68 <__aeabi_dmul>
 80107a8:	2200      	movs	r2, #0
 80107aa:	2300      	movs	r3, #0
 80107ac:	4604      	mov	r4, r0
 80107ae:	460d      	mov	r5, r1
 80107b0:	f7fb fe42 	bl	800c438 <__aeabi_dcmpeq>
 80107b4:	2800      	cmp	r0, #0
 80107b6:	f040 80c1 	bne.w	801093c <_dtoa_r+0x444>
 80107ba:	9f04      	ldr	r7, [sp, #16]
 80107bc:	9e04      	ldr	r6, [sp, #16]
 80107be:	9809      	ldr	r0, [sp, #36]	; 0x24
 80107c0:	3702      	adds	r7, #2
 80107c2:	eb06 0b00 	add.w	fp, r6, r0
 80107c6:	ebc7 010b 	rsb	r1, r7, fp
 80107ca:	07c9      	lsls	r1, r1, #31
 80107cc:	f100 80c8 	bmi.w	8010960 <_dtoa_r+0x468>
 80107d0:	f8cd b014 	str.w	fp, [sp, #20]
 80107d4:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
 80107d8:	e04c      	b.n	8010874 <_dtoa_r+0x37c>
 80107da:	bf00      	nop
 80107dc:	f3af 8000 	nop.w
 80107e0:	636f4361 	.word	0x636f4361
 80107e4:	3fd287a7 	.word	0x3fd287a7
 80107e8:	8b60c8b3 	.word	0x8b60c8b3
 80107ec:	3fc68a28 	.word	0x3fc68a28
 80107f0:	509f79fb 	.word	0x509f79fb
 80107f4:	3fd34413 	.word	0x3fd34413
 80107f8:	08013f81 	.word	0x08013f81
 80107fc:	08013fa0 	.word	0x08013fa0
 8010800:	08013fc0 	.word	0x08013fc0
 8010804:	08013f94 	.word	0x08013f94
 8010808:	08013f80 	.word	0x08013f80
 801080c:	f7fb fbac 	bl	800bf68 <__aeabi_dmul>
 8010810:	2200      	movs	r2, #0
 8010812:	2300      	movs	r3, #0
 8010814:	4604      	mov	r4, r0
 8010816:	460d      	mov	r5, r1
 8010818:	f7fb fe0e 	bl	800c438 <__aeabi_dcmpeq>
 801081c:	4652      	mov	r2, sl
 801081e:	465b      	mov	r3, fp
 8010820:	2800      	cmp	r0, #0
 8010822:	f040 808b 	bne.w	801093c <_dtoa_r+0x444>
 8010826:	4620      	mov	r0, r4
 8010828:	4629      	mov	r1, r5
 801082a:	f7fb fcc7 	bl	800c1bc <__aeabi_ddiv>
 801082e:	f7fb fe35 	bl	800c49c <__aeabi_d2iz>
 8010832:	4606      	mov	r6, r0
 8010834:	f7fb fb32 	bl	800be9c <__aeabi_i2d>
 8010838:	4652      	mov	r2, sl
 801083a:	465b      	mov	r3, fp
 801083c:	f7fb fb94 	bl	800bf68 <__aeabi_dmul>
 8010840:	4602      	mov	r2, r0
 8010842:	460b      	mov	r3, r1
 8010844:	4620      	mov	r0, r4
 8010846:	4629      	mov	r1, r5
 8010848:	f7fb f9da 	bl	800bc00 <__aeabi_dsub>
 801084c:	3630      	adds	r6, #48	; 0x30
 801084e:	2300      	movs	r3, #0
 8010850:	2200      	movs	r2, #0
 8010852:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8010856:	f807 6c01 	strb.w	r6, [r7, #-1]
 801085a:	f7fb fb85 	bl	800bf68 <__aeabi_dmul>
 801085e:	2200      	movs	r2, #0
 8010860:	2300      	movs	r3, #0
 8010862:	46b8      	mov	r8, r7
 8010864:	4604      	mov	r4, r0
 8010866:	460d      	mov	r5, r1
 8010868:	f107 0701 	add.w	r7, r7, #1
 801086c:	f7fb fde4 	bl	800c438 <__aeabi_dcmpeq>
 8010870:	2800      	cmp	r0, #0
 8010872:	d163      	bne.n	801093c <_dtoa_r+0x444>
 8010874:	4652      	mov	r2, sl
 8010876:	465b      	mov	r3, fp
 8010878:	4620      	mov	r0, r4
 801087a:	4629      	mov	r1, r5
 801087c:	f7fb fc9e 	bl	800c1bc <__aeabi_ddiv>
 8010880:	f7fb fe0c 	bl	800c49c <__aeabi_d2iz>
 8010884:	4606      	mov	r6, r0
 8010886:	f7fb fb09 	bl	800be9c <__aeabi_i2d>
 801088a:	4652      	mov	r2, sl
 801088c:	465b      	mov	r3, fp
 801088e:	f7fb fb6b 	bl	800bf68 <__aeabi_dmul>
 8010892:	4602      	mov	r2, r0
 8010894:	460b      	mov	r3, r1
 8010896:	4620      	mov	r0, r4
 8010898:	4629      	mov	r1, r5
 801089a:	f7fb f9b1 	bl	800bc00 <__aeabi_dsub>
 801089e:	f8dd c014 	ldr.w	ip, [sp, #20]
 80108a2:	2300      	movs	r3, #0
 80108a4:	f106 0830 	add.w	r8, r6, #48	; 0x30
 80108a8:	2200      	movs	r2, #0
 80108aa:	4567      	cmp	r7, ip
 80108ac:	f807 8c01 	strb.w	r8, [r7, #-1]
 80108b0:	4604      	mov	r4, r0
 80108b2:	46b8      	mov	r8, r7
 80108b4:	460d      	mov	r5, r1
 80108b6:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80108ba:	f107 0701 	add.w	r7, r7, #1
 80108be:	d1a5      	bne.n	801080c <_dtoa_r+0x314>
 80108c0:	4622      	mov	r2, r4
 80108c2:	462b      	mov	r3, r5
 80108c4:	4620      	mov	r0, r4
 80108c6:	4629      	mov	r1, r5
 80108c8:	f7fb f99c 	bl	800bc04 <__adddf3>
 80108cc:	4604      	mov	r4, r0
 80108ce:	460d      	mov	r5, r1
 80108d0:	4622      	mov	r2, r4
 80108d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80108d6:	462b      	mov	r3, r5
 80108d8:	f7fb fdb8 	bl	800c44c <__aeabi_dcmplt>
 80108dc:	b940      	cbnz	r0, 80108f0 <_dtoa_r+0x3f8>
 80108de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80108e2:	4622      	mov	r2, r4
 80108e4:	462b      	mov	r3, r5
 80108e6:	f7fb fda7 	bl	800c438 <__aeabi_dcmpeq>
 80108ea:	b338      	cbz	r0, 801093c <_dtoa_r+0x444>
 80108ec:	07f5      	lsls	r5, r6, #31
 80108ee:	d525      	bpl.n	801093c <_dtoa_r+0x444>
 80108f0:	f818 bc01 	ldrb.w	fp, [r8, #-1]
 80108f4:	9a04      	ldr	r2, [sp, #16]
 80108f6:	43d3      	mvns	r3, r2
 80108f8:	eb08 0003 	add.w	r0, r8, r3
 80108fc:	07c0      	lsls	r0, r0, #31
 80108fe:	f100 8505 	bmi.w	801130c <_dtoa_r+0xe14>
 8010902:	4615      	mov	r5, r2
 8010904:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 8010908:	f108 31ff 	add.w	r1, r8, #4294967295
 801090c:	d112      	bne.n	8010934 <_dtoa_r+0x43c>
 801090e:	428d      	cmp	r5, r1
 8010910:	f000 853f 	beq.w	8011392 <_dtoa_r+0xe9a>
 8010914:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 8010918:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 801091c:	4688      	mov	r8, r1
 801091e:	f101 31ff 	add.w	r1, r1, #4294967295
 8010922:	d107      	bne.n	8010934 <_dtoa_r+0x43c>
 8010924:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 8010928:	4688      	mov	r8, r1
 801092a:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 801092e:	f108 31ff 	add.w	r1, r8, #4294967295
 8010932:	d0ec      	beq.n	801090e <_dtoa_r+0x416>
 8010934:	f10b 0201 	add.w	r2, fp, #1
 8010938:	b2d3      	uxtb	r3, r2
 801093a:	700b      	strb	r3, [r1, #0]
 801093c:	4648      	mov	r0, r9
 801093e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8010940:	f001 fe28 	bl	8012594 <_Bfree>
 8010944:	9806      	ldr	r0, [sp, #24]
 8010946:	9d08      	ldr	r5, [sp, #32]
 8010948:	1c41      	adds	r1, r0, #1
 801094a:	2200      	movs	r2, #0
 801094c:	f888 2000 	strb.w	r2, [r8]
 8010950:	6029      	str	r1, [r5, #0]
 8010952:	9d27      	ldr	r5, [sp, #156]	; 0x9c
 8010954:	2d00      	cmp	r5, #0
 8010956:	f43f ae0a 	beq.w	801056e <_dtoa_r+0x76>
 801095a:	f8c5 8000 	str.w	r8, [r5]
 801095e:	e606      	b.n	801056e <_dtoa_r+0x76>
 8010960:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010964:	4620      	mov	r0, r4
 8010966:	4629      	mov	r1, r5
 8010968:	f7fb fc28 	bl	800c1bc <__aeabi_ddiv>
 801096c:	f7fb fd96 	bl	800c49c <__aeabi_d2iz>
 8010970:	4606      	mov	r6, r0
 8010972:	f7fb fa93 	bl	800be9c <__aeabi_i2d>
 8010976:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801097a:	f7fb faf5 	bl	800bf68 <__aeabi_dmul>
 801097e:	4602      	mov	r2, r0
 8010980:	460b      	mov	r3, r1
 8010982:	4620      	mov	r0, r4
 8010984:	4629      	mov	r1, r5
 8010986:	f7fb f93b 	bl	800bc00 <__aeabi_dsub>
 801098a:	3630      	adds	r6, #48	; 0x30
 801098c:	2300      	movs	r3, #0
 801098e:	2200      	movs	r2, #0
 8010990:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8010994:	f807 6c01 	strb.w	r6, [r7, #-1]
 8010998:	f7fb fae6 	bl	800bf68 <__aeabi_dmul>
 801099c:	46b8      	mov	r8, r7
 801099e:	9f04      	ldr	r7, [sp, #16]
 80109a0:	2200      	movs	r2, #0
 80109a2:	2300      	movs	r3, #0
 80109a4:	4604      	mov	r4, r0
 80109a6:	460d      	mov	r5, r1
 80109a8:	3703      	adds	r7, #3
 80109aa:	f7fb fd45 	bl	800c438 <__aeabi_dcmpeq>
 80109ae:	2800      	cmp	r0, #0
 80109b0:	f43f af0e 	beq.w	80107d0 <_dtoa_r+0x2d8>
 80109b4:	e7c2      	b.n	801093c <_dtoa_r+0x444>
 80109b6:	9804      	ldr	r0, [sp, #16]
 80109b8:	1cc1      	adds	r1, r0, #3
 80109ba:	e5f0      	b.n	801059e <_dtoa_r+0xa6>
 80109bc:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80109be:	2f00      	cmp	r7, #0
 80109c0:	f000 8133 	beq.w	8010c2a <_dtoa_r+0x732>
 80109c4:	9c02      	ldr	r4, [sp, #8]
 80109c6:	2c01      	cmp	r4, #1
 80109c8:	f340 83f8 	ble.w	80111bc <_dtoa_r+0xcc4>
 80109cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80109ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80109d0:	1e57      	subs	r7, r2, #1
 80109d2:	42bb      	cmp	r3, r7
 80109d4:	f2c0 84e8 	blt.w	80113a8 <_dtoa_r+0xeb0>
 80109d8:	1bdd      	subs	r5, r3, r7
 80109da:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80109dc:	2c00      	cmp	r4, #0
 80109de:	f2c0 8637 	blt.w	8011650 <_dtoa_r+0x1158>
 80109e2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80109e4:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80109e6:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
 80109ea:	9a07      	ldr	r2, [sp, #28]
 80109ec:	eb0e 0807 	add.w	r8, lr, r7
 80109f0:	4648      	mov	r0, r9
 80109f2:	19d7      	adds	r7, r2, r7
 80109f4:	2101      	movs	r1, #1
 80109f6:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 80109fa:	9707      	str	r7, [sp, #28]
 80109fc:	f001 fe9c 	bl	8012738 <__i2b>
 8010a00:	900b      	str	r0, [sp, #44]	; 0x2c
 8010a02:	b164      	cbz	r4, 8010a1e <_dtoa_r+0x526>
 8010a04:	9907      	ldr	r1, [sp, #28]
 8010a06:	2900      	cmp	r1, #0
 8010a08:	dd09      	ble.n	8010a1e <_dtoa_r+0x526>
 8010a0a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010a0c:	4608      	mov	r0, r1
 8010a0e:	42a0      	cmp	r0, r4
 8010a10:	bfa8      	it	ge
 8010a12:	4620      	movge	r0, r4
 8010a14:	1a1a      	subs	r2, r3, r0
 8010a16:	1a0f      	subs	r7, r1, r0
 8010a18:	920c      	str	r2, [sp, #48]	; 0x30
 8010a1a:	1a24      	subs	r4, r4, r0
 8010a1c:	9707      	str	r7, [sp, #28]
 8010a1e:	990e      	ldr	r1, [sp, #56]	; 0x38
 8010a20:	2900      	cmp	r1, #0
 8010a22:	dd1a      	ble.n	8010a5a <_dtoa_r+0x562>
 8010a24:	980d      	ldr	r0, [sp, #52]	; 0x34
 8010a26:	2800      	cmp	r0, #0
 8010a28:	f000 84ab 	beq.w	8011382 <_dtoa_r+0xe8a>
 8010a2c:	2d00      	cmp	r5, #0
 8010a2e:	dd10      	ble.n	8010a52 <_dtoa_r+0x55a>
 8010a30:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8010a32:	462a      	mov	r2, r5
 8010a34:	4648      	mov	r0, r9
 8010a36:	f001 fff1 	bl	8012a1c <__pow5mult>
 8010a3a:	900b      	str	r0, [sp, #44]	; 0x2c
 8010a3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8010a3e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010a40:	4648      	mov	r0, r9
 8010a42:	f001 fe83 	bl	801274c <__multiply>
 8010a46:	990a      	ldr	r1, [sp, #40]	; 0x28
 8010a48:	4606      	mov	r6, r0
 8010a4a:	4648      	mov	r0, r9
 8010a4c:	f001 fda2 	bl	8012594 <_Bfree>
 8010a50:	960a      	str	r6, [sp, #40]	; 0x28
 8010a52:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010a54:	1b5a      	subs	r2, r3, r5
 8010a56:	f040 83ab 	bne.w	80111b0 <_dtoa_r+0xcb8>
 8010a5a:	2101      	movs	r1, #1
 8010a5c:	4648      	mov	r0, r9
 8010a5e:	f001 fe6b 	bl	8012738 <__i2b>
 8010a62:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8010a64:	2d00      	cmp	r5, #0
 8010a66:	4607      	mov	r7, r0
 8010a68:	dd05      	ble.n	8010a76 <_dtoa_r+0x57e>
 8010a6a:	4639      	mov	r1, r7
 8010a6c:	4648      	mov	r0, r9
 8010a6e:	462a      	mov	r2, r5
 8010a70:	f001 ffd4 	bl	8012a1c <__pow5mult>
 8010a74:	4607      	mov	r7, r0
 8010a76:	9a02      	ldr	r2, [sp, #8]
 8010a78:	2a01      	cmp	r2, #1
 8010a7a:	f340 8159 	ble.w	8010d30 <_dtoa_r+0x838>
 8010a7e:	2500      	movs	r5, #0
 8010a80:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010a82:	2b00      	cmp	r3, #0
 8010a84:	f040 841a 	bne.w	80112bc <_dtoa_r+0xdc4>
 8010a88:	2101      	movs	r1, #1
 8010a8a:	9b07      	ldr	r3, [sp, #28]
 8010a8c:	18c9      	adds	r1, r1, r3
 8010a8e:	f011 001f 	ands.w	r0, r1, #31
 8010a92:	f000 80cf 	beq.w	8010c34 <_dtoa_r+0x73c>
 8010a96:	f1c0 0220 	rsb	r2, r0, #32
 8010a9a:	2a04      	cmp	r2, #4
 8010a9c:	f340 8655 	ble.w	801174a <_dtoa_r+0x1252>
 8010aa0:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8010aa4:	9a07      	ldr	r2, [sp, #28]
 8010aa6:	f1c0 031c 	rsb	r3, r0, #28
 8010aaa:	eb08 0c03 	add.w	ip, r8, r3
 8010aae:	18d1      	adds	r1, r2, r3
 8010ab0:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
 8010ab4:	18e4      	adds	r4, r4, r3
 8010ab6:	9107      	str	r1, [sp, #28]
 8010ab8:	980c      	ldr	r0, [sp, #48]	; 0x30
 8010aba:	2800      	cmp	r0, #0
 8010abc:	dd05      	ble.n	8010aca <_dtoa_r+0x5d2>
 8010abe:	4648      	mov	r0, r9
 8010ac0:	990a      	ldr	r1, [sp, #40]	; 0x28
 8010ac2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010ac4:	f001 fff4 	bl	8012ab0 <__lshift>
 8010ac8:	900a      	str	r0, [sp, #40]	; 0x28
 8010aca:	9a07      	ldr	r2, [sp, #28]
 8010acc:	2a00      	cmp	r2, #0
 8010ace:	dd04      	ble.n	8010ada <_dtoa_r+0x5e2>
 8010ad0:	4639      	mov	r1, r7
 8010ad2:	4648      	mov	r0, r9
 8010ad4:	f001 ffec 	bl	8012ab0 <__lshift>
 8010ad8:	4607      	mov	r7, r0
 8010ada:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010adc:	2b00      	cmp	r3, #0
 8010ade:	f040 83d2 	bne.w	8011286 <_dtoa_r+0xd8e>
 8010ae2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010ae4:	2b00      	cmp	r3, #0
 8010ae6:	f340 83f3 	ble.w	80112d0 <_dtoa_r+0xdd8>
 8010aea:	990d      	ldr	r1, [sp, #52]	; 0x34
 8010aec:	2900      	cmp	r1, #0
 8010aee:	f040 80b7 	bne.w	8010c60 <_dtoa_r+0x768>
 8010af2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010af4:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8010af6:	07c2      	lsls	r2, r0, #31
 8010af8:	f140 83a2 	bpl.w	8011240 <_dtoa_r+0xd48>
 8010afc:	4682      	mov	sl, r0
 8010afe:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8010b00:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8010b04:	e010      	b.n	8010b28 <_dtoa_r+0x630>
 8010b06:	f001 fd4f 	bl	80125a8 <__multadd>
 8010b0a:	4639      	mov	r1, r7
 8010b0c:	4606      	mov	r6, r0
 8010b0e:	f7ff fb7d 	bl	801020c <quorem>
 8010b12:	3030      	adds	r0, #48	; 0x30
 8010b14:	f808 0004 	strb.w	r0, [r8, r4]
 8010b18:	4631      	mov	r1, r6
 8010b1a:	4648      	mov	r0, r9
 8010b1c:	220a      	movs	r2, #10
 8010b1e:	2300      	movs	r3, #0
 8010b20:	f001 fd42 	bl	80125a8 <__multadd>
 8010b24:	1c65      	adds	r5, r4, #1
 8010b26:	4606      	mov	r6, r0
 8010b28:	4639      	mov	r1, r7
 8010b2a:	4630      	mov	r0, r6
 8010b2c:	f7ff fb6e 	bl	801020c <quorem>
 8010b30:	1c6c      	adds	r4, r5, #1
 8010b32:	f100 0b30 	add.w	fp, r0, #48	; 0x30
 8010b36:	220a      	movs	r2, #10
 8010b38:	2300      	movs	r3, #0
 8010b3a:	45a2      	cmp	sl, r4
 8010b3c:	4631      	mov	r1, r6
 8010b3e:	4648      	mov	r0, r9
 8010b40:	f808 b005 	strb.w	fp, [r8, r5]
 8010b44:	dcdf      	bgt.n	8010b06 <_dtoa_r+0x60e>
 8010b46:	960a      	str	r6, [sp, #40]	; 0x28
 8010b48:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8010b4c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010b4e:	2500      	movs	r5, #0
 8010b50:	2a01      	cmp	r2, #1
 8010b52:	bfac      	ite	ge
 8010b54:	4490      	addge	r8, r2
 8010b56:	f108 0801 	addlt.w	r8, r8, #1
 8010b5a:	2201      	movs	r2, #1
 8010b5c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8010b5e:	4648      	mov	r0, r9
 8010b60:	f001 ffa6 	bl	8012ab0 <__lshift>
 8010b64:	4639      	mov	r1, r7
 8010b66:	900a      	str	r0, [sp, #40]	; 0x28
 8010b68:	f002 f866 	bl	8012c38 <__mcmp>
 8010b6c:	2800      	cmp	r0, #0
 8010b6e:	f340 844f 	ble.w	8011410 <_dtoa_r+0xf18>
 8010b72:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8010b76:	9904      	ldr	r1, [sp, #16]
 8010b78:	43c8      	mvns	r0, r1
 8010b7a:	eb08 0300 	add.w	r3, r8, r0
 8010b7e:	07db      	lsls	r3, r3, #31
 8010b80:	d507      	bpl.n	8010b92 <_dtoa_r+0x69a>
 8010b82:	2a39      	cmp	r2, #57	; 0x39
 8010b84:	f108 30ff 	add.w	r0, r8, #4294967295
 8010b88:	d118      	bne.n	8010bbc <_dtoa_r+0x6c4>
 8010b8a:	f810 2c01 	ldrb.w	r2, [r0, #-1]
 8010b8e:	9904      	ldr	r1, [sp, #16]
 8010b90:	4680      	mov	r8, r0
 8010b92:	2a39      	cmp	r2, #57	; 0x39
 8010b94:	f108 30ff 	add.w	r0, r8, #4294967295
 8010b98:	d110      	bne.n	8010bbc <_dtoa_r+0x6c4>
 8010b9a:	4281      	cmp	r1, r0
 8010b9c:	f000 836c 	beq.w	8011278 <_dtoa_r+0xd80>
 8010ba0:	f810 2c01 	ldrb.w	r2, [r0, #-1]
 8010ba4:	2a39      	cmp	r2, #57	; 0x39
 8010ba6:	4680      	mov	r8, r0
 8010ba8:	f100 30ff 	add.w	r0, r0, #4294967295
 8010bac:	d106      	bne.n	8010bbc <_dtoa_r+0x6c4>
 8010bae:	f810 2c01 	ldrb.w	r2, [r0, #-1]
 8010bb2:	4680      	mov	r8, r0
 8010bb4:	2a39      	cmp	r2, #57	; 0x39
 8010bb6:	f108 30ff 	add.w	r0, r8, #4294967295
 8010bba:	d0ee      	beq.n	8010b9a <_dtoa_r+0x6a2>
 8010bbc:	3201      	adds	r2, #1
 8010bbe:	7002      	strb	r2, [r0, #0]
 8010bc0:	4648      	mov	r0, r9
 8010bc2:	4639      	mov	r1, r7
 8010bc4:	f001 fce6 	bl	8012594 <_Bfree>
 8010bc8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010bca:	2b00      	cmp	r3, #0
 8010bcc:	f43f aeb6 	beq.w	801093c <_dtoa_r+0x444>
 8010bd0:	2d00      	cmp	r5, #0
 8010bd2:	f000 82e7 	beq.w	80111a4 <_dtoa_r+0xcac>
 8010bd6:	429d      	cmp	r5, r3
 8010bd8:	f000 82e4 	beq.w	80111a4 <_dtoa_r+0xcac>
 8010bdc:	4648      	mov	r0, r9
 8010bde:	4629      	mov	r1, r5
 8010be0:	f001 fcd8 	bl	8012594 <_Bfree>
 8010be4:	e2de      	b.n	80111a4 <_dtoa_r+0xcac>
 8010be6:	2301      	movs	r3, #1
 8010be8:	9310      	str	r3, [sp, #64]	; 0x40
 8010bea:	e54d      	b.n	8010688 <_dtoa_r+0x190>
 8010bec:	9806      	ldr	r0, [sp, #24]
 8010bee:	f7fb f955 	bl	800be9c <__aeabi_i2d>
 8010bf2:	4622      	mov	r2, r4
 8010bf4:	462b      	mov	r3, r5
 8010bf6:	f7fb fc1f 	bl	800c438 <__aeabi_dcmpeq>
 8010bfa:	2800      	cmp	r0, #0
 8010bfc:	f47f ad2f 	bne.w	801065e <_dtoa_r+0x166>
 8010c00:	9806      	ldr	r0, [sp, #24]
 8010c02:	1e41      	subs	r1, r0, #1
 8010c04:	9106      	str	r1, [sp, #24]
 8010c06:	e52a      	b.n	801065e <_dtoa_r+0x166>
 8010c08:	980c      	ldr	r0, [sp, #48]	; 0x30
 8010c0a:	f8dd e018 	ldr.w	lr, [sp, #24]
 8010c0e:	2300      	movs	r3, #0
 8010c10:	ebce 0100 	rsb	r1, lr, r0
 8010c14:	f1ce 0200 	rsb	r2, lr, #0
 8010c18:	910c      	str	r1, [sp, #48]	; 0x30
 8010c1a:	920e      	str	r2, [sp, #56]	; 0x38
 8010c1c:	930f      	str	r3, [sp, #60]	; 0x3c
 8010c1e:	e547      	b.n	80106b0 <_dtoa_r+0x1b8>
 8010c20:	4276      	negs	r6, r6
 8010c22:	2300      	movs	r3, #0
 8010c24:	960c      	str	r6, [sp, #48]	; 0x30
 8010c26:	9307      	str	r3, [sp, #28]
 8010c28:	e535      	b.n	8010696 <_dtoa_r+0x19e>
 8010c2a:	980d      	ldr	r0, [sp, #52]	; 0x34
 8010c2c:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8010c2e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8010c30:	900b      	str	r0, [sp, #44]	; 0x2c
 8010c32:	e6e6      	b.n	8010a02 <_dtoa_r+0x50a>
 8010c34:	231c      	movs	r3, #28
 8010c36:	990c      	ldr	r1, [sp, #48]	; 0x30
 8010c38:	f8dd c01c 	ldr.w	ip, [sp, #28]
 8010c3c:	18c8      	adds	r0, r1, r3
 8010c3e:	eb0c 0e03 	add.w	lr, ip, r3
 8010c42:	900c      	str	r0, [sp, #48]	; 0x30
 8010c44:	18e4      	adds	r4, r4, r3
 8010c46:	f8cd e01c 	str.w	lr, [sp, #28]
 8010c4a:	e735      	b.n	8010ab8 <_dtoa_r+0x5c0>
 8010c4c:	f64f 35ee 	movw	r5, #64494	; 0xfbee
 8010c50:	f6cf 75ff 	movt	r5, #65535	; 0xffff
 8010c54:	1bab      	subs	r3, r5, r6
 8010c56:	fa0a f003 	lsl.w	r0, sl, r3
 8010c5a:	e4cb      	b.n	80105f4 <_dtoa_r+0xfc>
 8010c5c:	9010      	str	r0, [sp, #64]	; 0x40
 8010c5e:	e513      	b.n	8010688 <_dtoa_r+0x190>
 8010c60:	2c00      	cmp	r4, #0
 8010c62:	dd05      	ble.n	8010c70 <_dtoa_r+0x778>
 8010c64:	4648      	mov	r0, r9
 8010c66:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8010c68:	4622      	mov	r2, r4
 8010c6a:	f001 ff21 	bl	8012ab0 <__lshift>
 8010c6e:	900b      	str	r0, [sp, #44]	; 0x2c
 8010c70:	2d00      	cmp	r5, #0
 8010c72:	f040 8405 	bne.w	8011480 <_dtoa_r+0xf88>
 8010c76:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8010c78:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8010c7a:	9a04      	ldr	r2, [sp, #16]
 8010c7c:	9b04      	ldr	r3, [sp, #16]
 8010c7e:	1951      	adds	r1, r2, r5
 8010c80:	f00a 0001 	and.w	r0, sl, #1
 8010c84:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8010c86:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8010c8a:	9107      	str	r1, [sp, #28]
 8010c8c:	1c5c      	adds	r4, r3, #1
 8010c8e:	9009      	str	r0, [sp, #36]	; 0x24
 8010c90:	4639      	mov	r1, r7
 8010c92:	4650      	mov	r0, sl
 8010c94:	f7ff faba 	bl	801020c <quorem>
 8010c98:	4629      	mov	r1, r5
 8010c9a:	4680      	mov	r8, r0
 8010c9c:	4650      	mov	r0, sl
 8010c9e:	f001 ffcb 	bl	8012c38 <__mcmp>
 8010ca2:	4639      	mov	r1, r7
 8010ca4:	4632      	mov	r2, r6
 8010ca6:	4683      	mov	fp, r0
 8010ca8:	4648      	mov	r0, r9
 8010caa:	f001 fff3 	bl	8012c94 <__mdiff>
 8010cae:	68c1      	ldr	r1, [r0, #12]
 8010cb0:	1e63      	subs	r3, r4, #1
 8010cb2:	4602      	mov	r2, r0
 8010cb4:	9305      	str	r3, [sp, #20]
 8010cb6:	f108 0c30 	add.w	ip, r8, #48	; 0x30
 8010cba:	2900      	cmp	r1, #0
 8010cbc:	f000 8287 	beq.w	80111ce <_dtoa_r+0xcd6>
 8010cc0:	4648      	mov	r0, r9
 8010cc2:	4611      	mov	r1, r2
 8010cc4:	f8cd c000 	str.w	ip, [sp]
 8010cc8:	f001 fc64 	bl	8012594 <_Bfree>
 8010ccc:	f8dd c000 	ldr.w	ip, [sp]
 8010cd0:	2001      	movs	r0, #1
 8010cd2:	f1bb 0f00 	cmp.w	fp, #0
 8010cd6:	f2c0 837b 	blt.w	80113d0 <_dtoa_r+0xed8>
 8010cda:	d105      	bne.n	8010ce8 <_dtoa_r+0x7f0>
 8010cdc:	9a02      	ldr	r2, [sp, #8]
 8010cde:	b91a      	cbnz	r2, 8010ce8 <_dtoa_r+0x7f0>
 8010ce0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010ce2:	2900      	cmp	r1, #0
 8010ce4:	f000 8374 	beq.w	80113d0 <_dtoa_r+0xed8>
 8010ce8:	2800      	cmp	r0, #0
 8010cea:	f300 83e0 	bgt.w	80114ae <_dtoa_r+0xfb6>
 8010cee:	9807      	ldr	r0, [sp, #28]
 8010cf0:	f804 cc01 	strb.w	ip, [r4, #-1]
 8010cf4:	4284      	cmp	r4, r0
 8010cf6:	46a0      	mov	r8, r4
 8010cf8:	f000 83e8 	beq.w	80114cc <_dtoa_r+0xfd4>
 8010cfc:	4651      	mov	r1, sl
 8010cfe:	220a      	movs	r2, #10
 8010d00:	2300      	movs	r3, #0
 8010d02:	4648      	mov	r0, r9
 8010d04:	f001 fc50 	bl	80125a8 <__multadd>
 8010d08:	42b5      	cmp	r5, r6
 8010d0a:	4682      	mov	sl, r0
 8010d0c:	f000 828e 	beq.w	801122c <_dtoa_r+0xd34>
 8010d10:	4629      	mov	r1, r5
 8010d12:	220a      	movs	r2, #10
 8010d14:	2300      	movs	r3, #0
 8010d16:	4648      	mov	r0, r9
 8010d18:	f001 fc46 	bl	80125a8 <__multadd>
 8010d1c:	4631      	mov	r1, r6
 8010d1e:	4605      	mov	r5, r0
 8010d20:	220a      	movs	r2, #10
 8010d22:	4648      	mov	r0, r9
 8010d24:	2300      	movs	r3, #0
 8010d26:	f001 fc3f 	bl	80125a8 <__multadd>
 8010d2a:	3401      	adds	r4, #1
 8010d2c:	4606      	mov	r6, r0
 8010d2e:	e7af      	b.n	8010c90 <_dtoa_r+0x798>
 8010d30:	f1ba 0f00 	cmp.w	sl, #0
 8010d34:	f47f aea3 	bne.w	8010a7e <_dtoa_r+0x586>
 8010d38:	f3cb 0013 	ubfx	r0, fp, #0, #20
 8010d3c:	4659      	mov	r1, fp
 8010d3e:	2800      	cmp	r0, #0
 8010d40:	f040 8492 	bne.w	8011668 <_dtoa_r+0x1170>
 8010d44:	2500      	movs	r5, #0
 8010d46:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
 8010d4a:	400d      	ands	r5, r1
 8010d4c:	2d00      	cmp	r5, #0
 8010d4e:	f43f ae97 	beq.w	8010a80 <_dtoa_r+0x588>
 8010d52:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010d54:	9907      	ldr	r1, [sp, #28]
 8010d56:	1c5a      	adds	r2, r3, #1
 8010d58:	1c48      	adds	r0, r1, #1
 8010d5a:	920c      	str	r2, [sp, #48]	; 0x30
 8010d5c:	9007      	str	r0, [sp, #28]
 8010d5e:	2501      	movs	r5, #1
 8010d60:	e68e      	b.n	8010a80 <_dtoa_r+0x588>
 8010d62:	2301      	movs	r3, #1
 8010d64:	930d      	str	r3, [sp, #52]	; 0x34
 8010d66:	9905      	ldr	r1, [sp, #20]
 8010d68:	2900      	cmp	r1, #0
 8010d6a:	f340 832c 	ble.w	80113c6 <_dtoa_r+0xece>
 8010d6e:	460c      	mov	r4, r1
 8010d70:	9111      	str	r1, [sp, #68]	; 0x44
 8010d72:	9109      	str	r1, [sp, #36]	; 0x24
 8010d74:	2100      	movs	r1, #0
 8010d76:	2c17      	cmp	r4, #23
 8010d78:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8010d7c:	d90a      	bls.n	8010d94 <_dtoa_r+0x89c>
 8010d7e:	2201      	movs	r2, #1
 8010d80:	2304      	movs	r3, #4
 8010d82:	005b      	lsls	r3, r3, #1
 8010d84:	f103 0014 	add.w	r0, r3, #20
 8010d88:	4611      	mov	r1, r2
 8010d8a:	3201      	adds	r2, #1
 8010d8c:	42a0      	cmp	r0, r4
 8010d8e:	d9f8      	bls.n	8010d82 <_dtoa_r+0x88a>
 8010d90:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8010d94:	4648      	mov	r0, r9
 8010d96:	f001 fbd7 	bl	8012548 <_Balloc>
 8010d9a:	2c0e      	cmp	r4, #14
 8010d9c:	9004      	str	r0, [sp, #16]
 8010d9e:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 8010da2:	f63f acc7 	bhi.w	8010734 <_dtoa_r+0x23c>
 8010da6:	2d00      	cmp	r5, #0
 8010da8:	f43f acc4 	beq.w	8010734 <_dtoa_r+0x23c>
 8010dac:	9f06      	ldr	r7, [sp, #24]
 8010dae:	2f00      	cmp	r7, #0
 8010db0:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
 8010db4:	f340 8340 	ble.w	8011438 <_dtoa_r+0xf40>
 8010db8:	4c99      	ldr	r4, [pc, #612]	; (8011020 <_dtoa_r+0xb28>)
 8010dba:	f007 060f 	and.w	r6, r7, #15
 8010dbe:	eb04 00c6 	add.w	r0, r4, r6, lsl #3
 8010dc2:	113e      	asrs	r6, r7, #4
 8010dc4:	06f1      	lsls	r1, r6, #27
 8010dc6:	e9d0 4500 	ldrd	r4, r5, [r0]
 8010dca:	f140 82f8 	bpl.w	80113be <_dtoa_r+0xec6>
 8010dce:	4f95      	ldr	r7, [pc, #596]	; (8011024 <_dtoa_r+0xb2c>)
 8010dd0:	4650      	mov	r0, sl
 8010dd2:	4659      	mov	r1, fp
 8010dd4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8010dd8:	f7fb f9f0 	bl	800c1bc <__aeabi_ddiv>
 8010ddc:	f006 060f 	and.w	r6, r6, #15
 8010de0:	4682      	mov	sl, r0
 8010de2:	468b      	mov	fp, r1
 8010de4:	2703      	movs	r7, #3
 8010de6:	b186      	cbz	r6, 8010e0a <_dtoa_r+0x912>
 8010de8:	f8df 8238 	ldr.w	r8, [pc, #568]	; 8011024 <_dtoa_r+0xb2c>
 8010dec:	4620      	mov	r0, r4
 8010dee:	4629      	mov	r1, r5
 8010df0:	07f2      	lsls	r2, r6, #31
 8010df2:	d504      	bpl.n	8010dfe <_dtoa_r+0x906>
 8010df4:	e9d8 2300 	ldrd	r2, r3, [r8]
 8010df8:	f7fb f8b6 	bl	800bf68 <__aeabi_dmul>
 8010dfc:	3701      	adds	r7, #1
 8010dfe:	1076      	asrs	r6, r6, #1
 8010e00:	f108 0808 	add.w	r8, r8, #8
 8010e04:	d1f4      	bne.n	8010df0 <_dtoa_r+0x8f8>
 8010e06:	4604      	mov	r4, r0
 8010e08:	460d      	mov	r5, r1
 8010e0a:	4650      	mov	r0, sl
 8010e0c:	4659      	mov	r1, fp
 8010e0e:	4622      	mov	r2, r4
 8010e10:	462b      	mov	r3, r5
 8010e12:	f7fb f9d3 	bl	800c1bc <__aeabi_ddiv>
 8010e16:	4682      	mov	sl, r0
 8010e18:	468b      	mov	fp, r1
 8010e1a:	9910      	ldr	r1, [sp, #64]	; 0x40
 8010e1c:	b151      	cbz	r1, 8010e34 <_dtoa_r+0x93c>
 8010e1e:	2300      	movs	r3, #0
 8010e20:	4650      	mov	r0, sl
 8010e22:	4659      	mov	r1, fp
 8010e24:	2200      	movs	r2, #0
 8010e26:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8010e2a:	f7fb fb0f 	bl	800c44c <__aeabi_dcmplt>
 8010e2e:	2800      	cmp	r0, #0
 8010e30:	f040 8422 	bne.w	8011678 <_dtoa_r+0x1180>
 8010e34:	4638      	mov	r0, r7
 8010e36:	f7fb f831 	bl	800be9c <__aeabi_i2d>
 8010e3a:	4652      	mov	r2, sl
 8010e3c:	465b      	mov	r3, fp
 8010e3e:	f7fb f893 	bl	800bf68 <__aeabi_dmul>
 8010e42:	2300      	movs	r3, #0
 8010e44:	2200      	movs	r2, #0
 8010e46:	f2c4 031c 	movt	r3, #16412	; 0x401c
 8010e4a:	f7fa fedb 	bl	800bc04 <__adddf3>
 8010e4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010e50:	4604      	mov	r4, r0
 8010e52:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8010e56:	2a00      	cmp	r2, #0
 8010e58:	f000 8276 	beq.w	8011348 <_dtoa_r+0xe50>
 8010e5c:	9e06      	ldr	r6, [sp, #24]
 8010e5e:	9619      	str	r6, [sp, #100]	; 0x64
 8010e60:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8010e62:	980d      	ldr	r0, [sp, #52]	; 0x34
 8010e64:	2800      	cmp	r0, #0
 8010e66:	f000 8337 	beq.w	80114d8 <_dtoa_r+0xfe0>
 8010e6a:	4a6d      	ldr	r2, [pc, #436]	; (8011020 <_dtoa_r+0xb28>)
 8010e6c:	2100      	movs	r1, #0
 8010e6e:	eb02 03c6 	add.w	r3, r2, r6, lsl #3
 8010e72:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010e76:	2000      	movs	r0, #0
 8010e78:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 8010e7c:	f7fb f99e 	bl	800c1bc <__aeabi_ddiv>
 8010e80:	4622      	mov	r2, r4
 8010e82:	462b      	mov	r3, r5
 8010e84:	f7fa febc 	bl	800bc00 <__aeabi_dsub>
 8010e88:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 8010e8c:	4659      	mov	r1, fp
 8010e8e:	4650      	mov	r0, sl
 8010e90:	f7fb fb04 	bl	800c49c <__aeabi_d2iz>
 8010e94:	4604      	mov	r4, r0
 8010e96:	f7fb f801 	bl	800be9c <__aeabi_i2d>
 8010e9a:	4602      	mov	r2, r0
 8010e9c:	460b      	mov	r3, r1
 8010e9e:	4650      	mov	r0, sl
 8010ea0:	4659      	mov	r1, fp
 8010ea2:	f7fa fead 	bl	800bc00 <__aeabi_dsub>
 8010ea6:	3430      	adds	r4, #48	; 0x30
 8010ea8:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8010eac:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
 8010eb0:	fa5f fb84 	uxtb.w	fp, r4
 8010eb4:	f808 bb01 	strb.w	fp, [r8], #1
 8010eb8:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 8010ebc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8010ec0:	f7fb fae2 	bl	800c488 <__aeabi_dcmpgt>
 8010ec4:	2800      	cmp	r0, #0
 8010ec6:	f040 812f 	bne.w	8011128 <_dtoa_r+0xc30>
 8010eca:	2100      	movs	r1, #0
 8010ecc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8010ed0:	2000      	movs	r0, #0
 8010ed2:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8010ed6:	f7fa fe93 	bl	800bc00 <__aeabi_dsub>
 8010eda:	4602      	mov	r2, r0
 8010edc:	460b      	mov	r3, r1
 8010ede:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 8010ee2:	f7fb fad1 	bl	800c488 <__aeabi_dcmpgt>
 8010ee6:	2800      	cmp	r0, #0
 8010ee8:	f040 840d 	bne.w	8011706 <_dtoa_r+0x120e>
 8010eec:	2e01      	cmp	r6, #1
 8010eee:	f340 829f 	ble.w	8011430 <_dtoa_r+0xf38>
 8010ef2:	9c04      	ldr	r4, [sp, #16]
 8010ef4:	ea6f 0708 	mvn.w	r7, r8
 8010ef8:	19a6      	adds	r6, r4, r6
 8010efa:	19bd      	adds	r5, r7, r6
 8010efc:	2300      	movs	r3, #0
 8010efe:	f005 0701 	and.w	r7, r5, #1
 8010f02:	2200      	movs	r2, #0
 8010f04:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8010f08:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 8010f0c:	9618      	str	r6, [sp, #96]	; 0x60
 8010f0e:	9716      	str	r7, [sp, #88]	; 0x58
 8010f10:	f7fb f82a 	bl	800bf68 <__aeabi_dmul>
 8010f14:	2300      	movs	r3, #0
 8010f16:	2200      	movs	r2, #0
 8010f18:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8010f1c:	4604      	mov	r4, r0
 8010f1e:	460d      	mov	r5, r1
 8010f20:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 8010f24:	f7fb f820 	bl	800bf68 <__aeabi_dmul>
 8010f28:	460f      	mov	r7, r1
 8010f2a:	4606      	mov	r6, r0
 8010f2c:	f7fb fab6 	bl	800c49c <__aeabi_d2iz>
 8010f30:	4683      	mov	fp, r0
 8010f32:	f7fa ffb3 	bl	800be9c <__aeabi_i2d>
 8010f36:	4602      	mov	r2, r0
 8010f38:	460b      	mov	r3, r1
 8010f3a:	4630      	mov	r0, r6
 8010f3c:	4639      	mov	r1, r7
 8010f3e:	f7fa fe5f 	bl	800bc00 <__aeabi_dsub>
 8010f42:	46c2      	mov	sl, r8
 8010f44:	f10b 0230 	add.w	r2, fp, #48	; 0x30
 8010f48:	fa5f fb82 	uxtb.w	fp, r2
 8010f4c:	f80a bb01 	strb.w	fp, [sl], #1
 8010f50:	4622      	mov	r2, r4
 8010f52:	462b      	mov	r3, r5
 8010f54:	4606      	mov	r6, r0
 8010f56:	460f      	mov	r7, r1
 8010f58:	46d0      	mov	r8, sl
 8010f5a:	f7fb fa77 	bl	800c44c <__aeabi_dcmplt>
 8010f5e:	2800      	cmp	r0, #0
 8010f60:	f040 80e2 	bne.w	8011128 <_dtoa_r+0xc30>
 8010f64:	2100      	movs	r1, #0
 8010f66:	4632      	mov	r2, r6
 8010f68:	463b      	mov	r3, r7
 8010f6a:	2000      	movs	r0, #0
 8010f6c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8010f70:	f7fa fe46 	bl	800bc00 <__aeabi_dsub>
 8010f74:	4622      	mov	r2, r4
 8010f76:	462b      	mov	r3, r5
 8010f78:	f7fb fa68 	bl	800c44c <__aeabi_dcmplt>
 8010f7c:	2800      	cmp	r0, #0
 8010f7e:	f040 83c2 	bne.w	8011706 <_dtoa_r+0x120e>
 8010f82:	9918      	ldr	r1, [sp, #96]	; 0x60
 8010f84:	458a      	cmp	sl, r1
 8010f86:	f000 8253 	beq.w	8011430 <_dtoa_r+0xf38>
 8010f8a:	9816      	ldr	r0, [sp, #88]	; 0x58
 8010f8c:	2800      	cmp	r0, #0
 8010f8e:	d042      	beq.n	8011016 <_dtoa_r+0xb1e>
 8010f90:	2300      	movs	r3, #0
 8010f92:	2200      	movs	r2, #0
 8010f94:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8010f98:	4620      	mov	r0, r4
 8010f9a:	4629      	mov	r1, r5
 8010f9c:	f7fa ffe4 	bl	800bf68 <__aeabi_dmul>
 8010fa0:	2300      	movs	r3, #0
 8010fa2:	2200      	movs	r2, #0
 8010fa4:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8010fa8:	4604      	mov	r4, r0
 8010faa:	460d      	mov	r5, r1
 8010fac:	4630      	mov	r0, r6
 8010fae:	4639      	mov	r1, r7
 8010fb0:	f7fa ffda 	bl	800bf68 <__aeabi_dmul>
 8010fb4:	460f      	mov	r7, r1
 8010fb6:	4606      	mov	r6, r0
 8010fb8:	f7fb fa70 	bl	800c49c <__aeabi_d2iz>
 8010fbc:	4680      	mov	r8, r0
 8010fbe:	f7fa ff6d 	bl	800be9c <__aeabi_i2d>
 8010fc2:	4602      	mov	r2, r0
 8010fc4:	460b      	mov	r3, r1
 8010fc6:	4630      	mov	r0, r6
 8010fc8:	4639      	mov	r1, r7
 8010fca:	f7fa fe19 	bl	800bc00 <__aeabi_dsub>
 8010fce:	f108 0330 	add.w	r3, r8, #48	; 0x30
 8010fd2:	fa5f fb83 	uxtb.w	fp, r3
 8010fd6:	f80a bb01 	strb.w	fp, [sl], #1
 8010fda:	4622      	mov	r2, r4
 8010fdc:	462b      	mov	r3, r5
 8010fde:	4606      	mov	r6, r0
 8010fe0:	460f      	mov	r7, r1
 8010fe2:	46d0      	mov	r8, sl
 8010fe4:	f7fb fa32 	bl	800c44c <__aeabi_dcmplt>
 8010fe8:	2800      	cmp	r0, #0
 8010fea:	f040 809d 	bne.w	8011128 <_dtoa_r+0xc30>
 8010fee:	2100      	movs	r1, #0
 8010ff0:	4632      	mov	r2, r6
 8010ff2:	463b      	mov	r3, r7
 8010ff4:	2000      	movs	r0, #0
 8010ff6:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8010ffa:	f7fa fe01 	bl	800bc00 <__aeabi_dsub>
 8010ffe:	4622      	mov	r2, r4
 8011000:	462b      	mov	r3, r5
 8011002:	f7fb fa23 	bl	800c44c <__aeabi_dcmplt>
 8011006:	2800      	cmp	r0, #0
 8011008:	f040 837d 	bne.w	8011706 <_dtoa_r+0x120e>
 801100c:	f8dd e060 	ldr.w	lr, [sp, #96]	; 0x60
 8011010:	45f2      	cmp	sl, lr
 8011012:	f000 820d 	beq.w	8011430 <_dtoa_r+0xf38>
 8011016:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
 801101a:	f8dd 9060 	ldr.w	r9, [sp, #96]	; 0x60
 801101e:	e050      	b.n	80110c2 <_dtoa_r+0xbca>
 8011020:	08013fc0 	.word	0x08013fc0
 8011024:	08014088 	.word	0x08014088
 8011028:	2100      	movs	r1, #0
 801102a:	2000      	movs	r0, #0
 801102c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8011030:	f7fa fde6 	bl	800bc00 <__aeabi_dsub>
 8011034:	4622      	mov	r2, r4
 8011036:	462b      	mov	r3, r5
 8011038:	f7fb fa08 	bl	800c44c <__aeabi_dcmplt>
 801103c:	2300      	movs	r3, #0
 801103e:	2200      	movs	r2, #0
 8011040:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8011044:	2800      	cmp	r0, #0
 8011046:	f040 835c 	bne.w	8011702 <_dtoa_r+0x120a>
 801104a:	4620      	mov	r0, r4
 801104c:	4629      	mov	r1, r5
 801104e:	f7fa ff8b 	bl	800bf68 <__aeabi_dmul>
 8011052:	2300      	movs	r3, #0
 8011054:	2200      	movs	r2, #0
 8011056:	f2c4 0324 	movt	r3, #16420	; 0x4024
 801105a:	4604      	mov	r4, r0
 801105c:	460d      	mov	r5, r1
 801105e:	4630      	mov	r0, r6
 8011060:	4639      	mov	r1, r7
 8011062:	f7fa ff81 	bl	800bf68 <__aeabi_dmul>
 8011066:	460f      	mov	r7, r1
 8011068:	4606      	mov	r6, r0
 801106a:	f7fb fa17 	bl	800c49c <__aeabi_d2iz>
 801106e:	4680      	mov	r8, r0
 8011070:	f7fa ff14 	bl	800be9c <__aeabi_i2d>
 8011074:	4602      	mov	r2, r0
 8011076:	460b      	mov	r3, r1
 8011078:	4630      	mov	r0, r6
 801107a:	4639      	mov	r1, r7
 801107c:	f7fa fdc0 	bl	800bc00 <__aeabi_dsub>
 8011080:	f108 0330 	add.w	r3, r8, #48	; 0x30
 8011084:	fa5f fb83 	uxtb.w	fp, r3
 8011088:	f80a bb01 	strb.w	fp, [sl], #1
 801108c:	4622      	mov	r2, r4
 801108e:	462b      	mov	r3, r5
 8011090:	4606      	mov	r6, r0
 8011092:	460f      	mov	r7, r1
 8011094:	f7fb f9da 	bl	800c44c <__aeabi_dcmplt>
 8011098:	46d0      	mov	r8, sl
 801109a:	4632      	mov	r2, r6
 801109c:	463b      	mov	r3, r7
 801109e:	2800      	cmp	r0, #0
 80110a0:	d140      	bne.n	8011124 <_dtoa_r+0xc2c>
 80110a2:	2100      	movs	r1, #0
 80110a4:	2000      	movs	r0, #0
 80110a6:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 80110aa:	f7fa fda9 	bl	800bc00 <__aeabi_dsub>
 80110ae:	4622      	mov	r2, r4
 80110b0:	462b      	mov	r3, r5
 80110b2:	f7fb f9cb 	bl	800c44c <__aeabi_dcmplt>
 80110b6:	2800      	cmp	r0, #0
 80110b8:	f040 8323 	bne.w	8011702 <_dtoa_r+0x120a>
 80110bc:	45ca      	cmp	sl, r9
 80110be:	f000 81b5 	beq.w	801142c <_dtoa_r+0xf34>
 80110c2:	2300      	movs	r3, #0
 80110c4:	4620      	mov	r0, r4
 80110c6:	4629      	mov	r1, r5
 80110c8:	2200      	movs	r2, #0
 80110ca:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80110ce:	f7fa ff4b 	bl	800bf68 <__aeabi_dmul>
 80110d2:	2300      	movs	r3, #0
 80110d4:	2200      	movs	r2, #0
 80110d6:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80110da:	4604      	mov	r4, r0
 80110dc:	460d      	mov	r5, r1
 80110de:	4630      	mov	r0, r6
 80110e0:	4639      	mov	r1, r7
 80110e2:	f7fa ff41 	bl	800bf68 <__aeabi_dmul>
 80110e6:	460f      	mov	r7, r1
 80110e8:	4606      	mov	r6, r0
 80110ea:	f7fb f9d7 	bl	800c49c <__aeabi_d2iz>
 80110ee:	4683      	mov	fp, r0
 80110f0:	f7fa fed4 	bl	800be9c <__aeabi_i2d>
 80110f4:	4602      	mov	r2, r0
 80110f6:	460b      	mov	r3, r1
 80110f8:	4630      	mov	r0, r6
 80110fa:	4639      	mov	r1, r7
 80110fc:	f7fa fd80 	bl	800bc00 <__aeabi_dsub>
 8011100:	46d0      	mov	r8, sl
 8011102:	f10b 0230 	add.w	r2, fp, #48	; 0x30
 8011106:	fa5f fb82 	uxtb.w	fp, r2
 801110a:	f808 bb01 	strb.w	fp, [r8], #1
 801110e:	4622      	mov	r2, r4
 8011110:	462b      	mov	r3, r5
 8011112:	4606      	mov	r6, r0
 8011114:	460f      	mov	r7, r1
 8011116:	f7fb f999 	bl	800c44c <__aeabi_dcmplt>
 801111a:	46c2      	mov	sl, r8
 801111c:	4632      	mov	r2, r6
 801111e:	463b      	mov	r3, r7
 8011120:	2800      	cmp	r0, #0
 8011122:	d081      	beq.n	8011028 <_dtoa_r+0xb30>
 8011124:	f8dd 9050 	ldr.w	r9, [sp, #80]	; 0x50
 8011128:	9819      	ldr	r0, [sp, #100]	; 0x64
 801112a:	9006      	str	r0, [sp, #24]
 801112c:	e406      	b.n	801093c <_dtoa_r+0x444>
 801112e:	2400      	movs	r4, #0
 8011130:	940d      	str	r4, [sp, #52]	; 0x34
 8011132:	9b05      	ldr	r3, [sp, #20]
 8011134:	f8dd e018 	ldr.w	lr, [sp, #24]
 8011138:	eb03 040e 	add.w	r4, r3, lr
 801113c:	9411      	str	r4, [sp, #68]	; 0x44
 801113e:	3401      	adds	r4, #1
 8011140:	2c00      	cmp	r4, #0
 8011142:	9409      	str	r4, [sp, #36]	; 0x24
 8011144:	f73f ae16 	bgt.w	8010d74 <_dtoa_r+0x87c>
 8011148:	2100      	movs	r1, #0
 801114a:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 801114e:	e621      	b.n	8010d94 <_dtoa_r+0x89c>
 8011150:	2201      	movs	r2, #1
 8011152:	920d      	str	r2, [sp, #52]	; 0x34
 8011154:	e7ed      	b.n	8011132 <_dtoa_r+0xc3a>
 8011156:	2000      	movs	r0, #0
 8011158:	900d      	str	r0, [sp, #52]	; 0x34
 801115a:	e604      	b.n	8010d66 <_dtoa_r+0x86e>
 801115c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801115e:	2a00      	cmp	r2, #0
 8011160:	f73f aafb 	bgt.w	801075a <_dtoa_r+0x262>
 8011164:	f040 82e9 	bne.w	801173a <_dtoa_r+0x1242>
 8011168:	2300      	movs	r3, #0
 801116a:	2200      	movs	r2, #0
 801116c:	f2c4 0314 	movt	r3, #16404	; 0x4014
 8011170:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011174:	f7fa fef8 	bl	800bf68 <__aeabi_dmul>
 8011178:	4652      	mov	r2, sl
 801117a:	465b      	mov	r3, fp
 801117c:	f7fb f97a 	bl	800c474 <__aeabi_dcmpge>
 8011180:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8011182:	970b      	str	r7, [sp, #44]	; 0x2c
 8011184:	2800      	cmp	r0, #0
 8011186:	f000 80b8 	beq.w	80112fa <_dtoa_r+0xe02>
 801118a:	9a05      	ldr	r2, [sp, #20]
 801118c:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8011190:	43d5      	mvns	r5, r2
 8011192:	9506      	str	r5, [sp, #24]
 8011194:	4648      	mov	r0, r9
 8011196:	4639      	mov	r1, r7
 8011198:	f001 f9fc 	bl	8012594 <_Bfree>
 801119c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801119e:	2b00      	cmp	r3, #0
 80111a0:	f43f abcc 	beq.w	801093c <_dtoa_r+0x444>
 80111a4:	4648      	mov	r0, r9
 80111a6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80111a8:	f001 f9f4 	bl	8012594 <_Bfree>
 80111ac:	f7ff bbc6 	b.w	801093c <_dtoa_r+0x444>
 80111b0:	4648      	mov	r0, r9
 80111b2:	990a      	ldr	r1, [sp, #40]	; 0x28
 80111b4:	f001 fc32 	bl	8012a1c <__pow5mult>
 80111b8:	900a      	str	r0, [sp, #40]	; 0x28
 80111ba:	e44e      	b.n	8010a5a <_dtoa_r+0x562>
 80111bc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80111be:	2d00      	cmp	r5, #0
 80111c0:	f000 824b 	beq.w	801165a <_dtoa_r+0x1162>
 80111c4:	f203 4733 	addw	r7, r3, #1075	; 0x433
 80111c8:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80111ca:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80111cc:	e40b      	b.n	80109e6 <_dtoa_r+0x4ee>
 80111ce:	4611      	mov	r1, r2
 80111d0:	4650      	mov	r0, sl
 80111d2:	f8cd c000 	str.w	ip, [sp]
 80111d6:	9201      	str	r2, [sp, #4]
 80111d8:	f001 fd2e 	bl	8012c38 <__mcmp>
 80111dc:	9a01      	ldr	r2, [sp, #4]
 80111de:	4603      	mov	r3, r0
 80111e0:	4611      	mov	r1, r2
 80111e2:	4648      	mov	r0, r9
 80111e4:	9301      	str	r3, [sp, #4]
 80111e6:	f001 f9d5 	bl	8012594 <_Bfree>
 80111ea:	9801      	ldr	r0, [sp, #4]
 80111ec:	f8dd c000 	ldr.w	ip, [sp]
 80111f0:	2800      	cmp	r0, #0
 80111f2:	f47f ad6e 	bne.w	8010cd2 <_dtoa_r+0x7da>
 80111f6:	9902      	ldr	r1, [sp, #8]
 80111f8:	2900      	cmp	r1, #0
 80111fa:	f47f ad6a 	bne.w	8010cd2 <_dtoa_r+0x7da>
 80111fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011200:	2b00      	cmp	r3, #0
 8011202:	f47f ad66 	bne.w	8010cd2 <_dtoa_r+0x7da>
 8011206:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 801120a:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 801120e:	46da      	mov	sl, fp
 8011210:	46e3      	mov	fp, ip
 8011212:	f000 80f5 	beq.w	8011400 <_dtoa_r+0xf08>
 8011216:	f1ba 0f00 	cmp.w	sl, #0
 801121a:	dd01      	ble.n	8011220 <_dtoa_r+0xd28>
 801121c:	f108 0b31 	add.w	fp, r8, #49	; 0x31
 8011220:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8011224:	960b      	str	r6, [sp, #44]	; 0x2c
 8011226:	f808 bb01 	strb.w	fp, [r8], #1
 801122a:	e4c9      	b.n	8010bc0 <_dtoa_r+0x6c8>
 801122c:	4629      	mov	r1, r5
 801122e:	4648      	mov	r0, r9
 8011230:	220a      	movs	r2, #10
 8011232:	2300      	movs	r3, #0
 8011234:	f001 f9b8 	bl	80125a8 <__multadd>
 8011238:	3401      	adds	r4, #1
 801123a:	4605      	mov	r5, r0
 801123c:	4606      	mov	r6, r0
 801123e:	e527      	b.n	8010c90 <_dtoa_r+0x798>
 8011240:	980a      	ldr	r0, [sp, #40]	; 0x28
 8011242:	4639      	mov	r1, r7
 8011244:	f7fe ffe2 	bl	801020c <quorem>
 8011248:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801124a:	f8dd c010 	ldr.w	ip, [sp, #16]
 801124e:	2501      	movs	r5, #1
 8011250:	f100 0b30 	add.w	fp, r0, #48	; 0x30
 8011254:	42ab      	cmp	r3, r5
 8011256:	f88c b000 	strb.w	fp, [ip]
 801125a:	f77f ac75 	ble.w	8010b48 <_dtoa_r+0x650>
 801125e:	4648      	mov	r0, r9
 8011260:	990a      	ldr	r1, [sp, #40]	; 0x28
 8011262:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011264:	220a      	movs	r2, #10
 8011266:	f001 f99f 	bl	80125a8 <__multadd>
 801126a:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 801126e:	900a      	str	r0, [sp, #40]	; 0x28
 8011270:	4606      	mov	r6, r0
 8011272:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8011276:	e457      	b.n	8010b28 <_dtoa_r+0x630>
 8011278:	9b06      	ldr	r3, [sp, #24]
 801127a:	9a04      	ldr	r2, [sp, #16]
 801127c:	1c58      	adds	r0, r3, #1
 801127e:	2131      	movs	r1, #49	; 0x31
 8011280:	9006      	str	r0, [sp, #24]
 8011282:	7011      	strb	r1, [r2, #0]
 8011284:	e49c      	b.n	8010bc0 <_dtoa_r+0x6c8>
 8011286:	980a      	ldr	r0, [sp, #40]	; 0x28
 8011288:	4639      	mov	r1, r7
 801128a:	f001 fcd5 	bl	8012c38 <__mcmp>
 801128e:	2800      	cmp	r0, #0
 8011290:	f6bf ac27 	bge.w	8010ae2 <_dtoa_r+0x5ea>
 8011294:	220a      	movs	r2, #10
 8011296:	4648      	mov	r0, r9
 8011298:	990a      	ldr	r1, [sp, #40]	; 0x28
 801129a:	2300      	movs	r3, #0
 801129c:	f001 f984 	bl	80125a8 <__multadd>
 80112a0:	f8dd e018 	ldr.w	lr, [sp, #24]
 80112a4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80112a6:	900a      	str	r0, [sp, #40]	; 0x28
 80112a8:	f10e 38ff 	add.w	r8, lr, #4294967295
 80112ac:	f8cd 8018 	str.w	r8, [sp, #24]
 80112b0:	2a00      	cmp	r2, #0
 80112b2:	f040 8237 	bne.w	8011724 <_dtoa_r+0x122c>
 80112b6:	9911      	ldr	r1, [sp, #68]	; 0x44
 80112b8:	9109      	str	r1, [sp, #36]	; 0x24
 80112ba:	e412      	b.n	8010ae2 <_dtoa_r+0x5ea>
 80112bc:	693a      	ldr	r2, [r7, #16]
 80112be:	eb07 0082 	add.w	r0, r7, r2, lsl #2
 80112c2:	6900      	ldr	r0, [r0, #16]
 80112c4:	f001 f9ec 	bl	80126a0 <__hi0bits>
 80112c8:	f1c0 0120 	rsb	r1, r0, #32
 80112cc:	f7ff bbdd 	b.w	8010a8a <_dtoa_r+0x592>
 80112d0:	9a02      	ldr	r2, [sp, #8]
 80112d2:	2a02      	cmp	r2, #2
 80112d4:	f77f ac09 	ble.w	8010aea <_dtoa_r+0x5f2>
 80112d8:	2b00      	cmp	r3, #0
 80112da:	f47f af56 	bne.w	801118a <_dtoa_r+0xc92>
 80112de:	4639      	mov	r1, r7
 80112e0:	2205      	movs	r2, #5
 80112e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80112e4:	4648      	mov	r0, r9
 80112e6:	f001 f95f 	bl	80125a8 <__multadd>
 80112ea:	4607      	mov	r7, r0
 80112ec:	4639      	mov	r1, r7
 80112ee:	980a      	ldr	r0, [sp, #40]	; 0x28
 80112f0:	f001 fca2 	bl	8012c38 <__mcmp>
 80112f4:	2800      	cmp	r0, #0
 80112f6:	f77f af48 	ble.w	801118a <_dtoa_r+0xc92>
 80112fa:	9806      	ldr	r0, [sp, #24]
 80112fc:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8011300:	2331      	movs	r3, #49	; 0x31
 8011302:	1c41      	adds	r1, r0, #1
 8011304:	f808 3b01 	strb.w	r3, [r8], #1
 8011308:	9106      	str	r1, [sp, #24]
 801130a:	e743      	b.n	8011194 <_dtoa_r+0xc9c>
 801130c:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 8011310:	f108 31ff 	add.w	r1, r8, #4294967295
 8011314:	f47f ab0e 	bne.w	8010934 <_dtoa_r+0x43c>
 8011318:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 801131c:	9d04      	ldr	r5, [sp, #16]
 801131e:	4688      	mov	r8, r1
 8011320:	f7ff baf0 	b.w	8010904 <_dtoa_r+0x40c>
 8011324:	4638      	mov	r0, r7
 8011326:	f7fa fdb9 	bl	800be9c <__aeabi_i2d>
 801132a:	4602      	mov	r2, r0
 801132c:	460b      	mov	r3, r1
 801132e:	4650      	mov	r0, sl
 8011330:	4659      	mov	r1, fp
 8011332:	f7fa fe19 	bl	800bf68 <__aeabi_dmul>
 8011336:	2300      	movs	r3, #0
 8011338:	2200      	movs	r2, #0
 801133a:	f2c4 031c 	movt	r3, #16412	; 0x401c
 801133e:	f7fa fc61 	bl	800bc04 <__adddf3>
 8011342:	4604      	mov	r4, r0
 8011344:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8011348:	2300      	movs	r3, #0
 801134a:	2200      	movs	r2, #0
 801134c:	f2c4 0314 	movt	r3, #16404	; 0x4014
 8011350:	4650      	mov	r0, sl
 8011352:	4659      	mov	r1, fp
 8011354:	f7fa fc54 	bl	800bc00 <__aeabi_dsub>
 8011358:	4622      	mov	r2, r4
 801135a:	462b      	mov	r3, r5
 801135c:	4682      	mov	sl, r0
 801135e:	468b      	mov	fp, r1
 8011360:	f7fb f892 	bl	800c488 <__aeabi_dcmpgt>
 8011364:	4607      	mov	r7, r0
 8011366:	2800      	cmp	r0, #0
 8011368:	f040 816f 	bne.w	801164a <_dtoa_r+0x1152>
 801136c:	4622      	mov	r2, r4
 801136e:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8011372:	4650      	mov	r0, sl
 8011374:	4659      	mov	r1, fp
 8011376:	f7fb f869 	bl	800c44c <__aeabi_dcmplt>
 801137a:	2800      	cmp	r0, #0
 801137c:	d058      	beq.n	8011430 <_dtoa_r+0xf38>
 801137e:	970b      	str	r7, [sp, #44]	; 0x2c
 8011380:	e703      	b.n	801118a <_dtoa_r+0xc92>
 8011382:	4648      	mov	r0, r9
 8011384:	990a      	ldr	r1, [sp, #40]	; 0x28
 8011386:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011388:	f001 fb48 	bl	8012a1c <__pow5mult>
 801138c:	900a      	str	r0, [sp, #40]	; 0x28
 801138e:	f7ff bb64 	b.w	8010a5a <_dtoa_r+0x562>
 8011392:	9806      	ldr	r0, [sp, #24]
 8011394:	9d04      	ldr	r5, [sp, #16]
 8011396:	1c41      	adds	r1, r0, #1
 8011398:	9106      	str	r1, [sp, #24]
 801139a:	4629      	mov	r1, r5
 801139c:	2230      	movs	r2, #48	; 0x30
 801139e:	2331      	movs	r3, #49	; 0x31
 80113a0:	702a      	strb	r2, [r5, #0]
 80113a2:	700b      	strb	r3, [r1, #0]
 80113a4:	f7ff baca 	b.w	801093c <_dtoa_r+0x444>
 80113a8:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
 80113ac:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80113ae:	970e      	str	r7, [sp, #56]	; 0x38
 80113b0:	ebcc 0507 	rsb	r5, ip, r7
 80113b4:	1948      	adds	r0, r1, r5
 80113b6:	900f      	str	r0, [sp, #60]	; 0x3c
 80113b8:	2500      	movs	r5, #0
 80113ba:	f7ff bb0e 	b.w	80109da <_dtoa_r+0x4e2>
 80113be:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
 80113c2:	2702      	movs	r7, #2
 80113c4:	e50f      	b.n	8010de6 <_dtoa_r+0x8ee>
 80113c6:	2401      	movs	r4, #1
 80113c8:	9411      	str	r4, [sp, #68]	; 0x44
 80113ca:	9409      	str	r4, [sp, #36]	; 0x24
 80113cc:	9405      	str	r4, [sp, #20]
 80113ce:	e6bb      	b.n	8011148 <_dtoa_r+0xc50>
 80113d0:	2800      	cmp	r0, #0
 80113d2:	46e3      	mov	fp, ip
 80113d4:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 80113d8:	4664      	mov	r4, ip
 80113da:	f77f af21 	ble.w	8011220 <_dtoa_r+0xd28>
 80113de:	2201      	movs	r2, #1
 80113e0:	990a      	ldr	r1, [sp, #40]	; 0x28
 80113e2:	4648      	mov	r0, r9
 80113e4:	f001 fb64 	bl	8012ab0 <__lshift>
 80113e8:	4639      	mov	r1, r7
 80113ea:	900a      	str	r0, [sp, #40]	; 0x28
 80113ec:	f001 fc24 	bl	8012c38 <__mcmp>
 80113f0:	2800      	cmp	r0, #0
 80113f2:	f340 818c 	ble.w	801170e <_dtoa_r+0x1216>
 80113f6:	2c39      	cmp	r4, #57	; 0x39
 80113f8:	f108 0b31 	add.w	fp, r8, #49	; 0x31
 80113fc:	f47f af10 	bne.w	8011220 <_dtoa_r+0xd28>
 8011400:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8011404:	960b      	str	r6, [sp, #44]	; 0x2c
 8011406:	2239      	movs	r2, #57	; 0x39
 8011408:	f808 2b01 	strb.w	r2, [r8], #1
 801140c:	f7ff bbb3 	b.w	8010b76 <_dtoa_r+0x67e>
 8011410:	d103      	bne.n	801141a <_dtoa_r+0xf22>
 8011412:	f01b 0f01 	tst.w	fp, #1
 8011416:	f47f abac 	bne.w	8010b72 <_dtoa_r+0x67a>
 801141a:	4643      	mov	r3, r8
 801141c:	4698      	mov	r8, r3
 801141e:	3b01      	subs	r3, #1
 8011420:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8011424:	2a30      	cmp	r2, #48	; 0x30
 8011426:	d0f9      	beq.n	801141c <_dtoa_r+0xf24>
 8011428:	f7ff bbca 	b.w	8010bc0 <_dtoa_r+0x6c8>
 801142c:	f8dd 9050 	ldr.w	r9, [sp, #80]	; 0x50
 8011430:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
 8011434:	f7ff b97e 	b.w	8010734 <_dtoa_r+0x23c>
 8011438:	9d06      	ldr	r5, [sp, #24]
 801143a:	426c      	negs	r4, r5
 801143c:	2c00      	cmp	r4, #0
 801143e:	f000 8116 	beq.w	801166e <_dtoa_r+0x1176>
 8011442:	4bb6      	ldr	r3, [pc, #728]	; (801171c <_dtoa_r+0x1224>)
 8011444:	f004 010f 	and.w	r1, r4, #15
 8011448:	eb03 02c1 	add.w	r2, r3, r1, lsl #3
 801144c:	e9d2 2300 	ldrd	r2, r3, [r2]
 8011450:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8011454:	f7fa fd88 	bl	800bf68 <__aeabi_dmul>
 8011458:	1124      	asrs	r4, r4, #4
 801145a:	4682      	mov	sl, r0
 801145c:	468b      	mov	fp, r1
 801145e:	f000 816e 	beq.w	801173e <_dtoa_r+0x1246>
 8011462:	4daf      	ldr	r5, [pc, #700]	; (8011720 <_dtoa_r+0x1228>)
 8011464:	2702      	movs	r7, #2
 8011466:	07e3      	lsls	r3, r4, #31
 8011468:	d504      	bpl.n	8011474 <_dtoa_r+0xf7c>
 801146a:	e9d5 2300 	ldrd	r2, r3, [r5]
 801146e:	f7fa fd7b 	bl	800bf68 <__aeabi_dmul>
 8011472:	3701      	adds	r7, #1
 8011474:	3508      	adds	r5, #8
 8011476:	1064      	asrs	r4, r4, #1
 8011478:	d1f5      	bne.n	8011466 <_dtoa_r+0xf6e>
 801147a:	4682      	mov	sl, r0
 801147c:	468b      	mov	fp, r1
 801147e:	e4cc      	b.n	8010e1a <_dtoa_r+0x922>
 8011480:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8011482:	4648      	mov	r0, r9
 8011484:	6869      	ldr	r1, [r5, #4]
 8011486:	f001 f85f 	bl	8012548 <_Balloc>
 801148a:	6929      	ldr	r1, [r5, #16]
 801148c:	4604      	mov	r4, r0
 801148e:	1c88      	adds	r0, r1, #2
 8011490:	4629      	mov	r1, r5
 8011492:	0082      	lsls	r2, r0, #2
 8011494:	310c      	adds	r1, #12
 8011496:	f104 000c 	add.w	r0, r4, #12
 801149a:	f000 ffaf 	bl	80123fc <memcpy>
 801149e:	4648      	mov	r0, r9
 80114a0:	4621      	mov	r1, r4
 80114a2:	2201      	movs	r2, #1
 80114a4:	f001 fb04 	bl	8012ab0 <__lshift>
 80114a8:	4606      	mov	r6, r0
 80114aa:	f7ff bbe5 	b.w	8010c78 <_dtoa_r+0x780>
 80114ae:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 80114b2:	46e3      	mov	fp, ip
 80114b4:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 80114b8:	d0a2      	beq.n	8011400 <_dtoa_r+0xf08>
 80114ba:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80114be:	960b      	str	r6, [sp, #44]	; 0x2c
 80114c0:	f10c 0e01 	add.w	lr, ip, #1
 80114c4:	f808 eb01 	strb.w	lr, [r8], #1
 80114c8:	f7ff bb7a 	b.w	8010bc0 <_dtoa_r+0x6c8>
 80114cc:	46e3      	mov	fp, ip
 80114ce:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 80114d2:	960b      	str	r6, [sp, #44]	; 0x2c
 80114d4:	f7ff bb41 	b.w	8010b5a <_dtoa_r+0x662>
 80114d8:	4990      	ldr	r1, [pc, #576]	; (801171c <_dtoa_r+0x1224>)
 80114da:	1e73      	subs	r3, r6, #1
 80114dc:	eb01 00c3 	add.w	r0, r1, r3, lsl #3
 80114e0:	4622      	mov	r2, r4
 80114e2:	9318      	str	r3, [sp, #96]	; 0x60
 80114e4:	e9d0 0100 	ldrd	r0, r1, [r0]
 80114e8:	462b      	mov	r3, r5
 80114ea:	f7fa fd3d 	bl	800bf68 <__aeabi_dmul>
 80114ee:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
 80114f2:	4659      	mov	r1, fp
 80114f4:	4650      	mov	r0, sl
 80114f6:	f7fa ffd1 	bl	800c49c <__aeabi_d2iz>
 80114fa:	4604      	mov	r4, r0
 80114fc:	f7fa fcce 	bl	800be9c <__aeabi_i2d>
 8011500:	4602      	mov	r2, r0
 8011502:	460b      	mov	r3, r1
 8011504:	4650      	mov	r0, sl
 8011506:	4659      	mov	r1, fp
 8011508:	f7fa fb7a 	bl	800bc00 <__aeabi_dsub>
 801150c:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8011510:	3430      	adds	r4, #48	; 0x30
 8011512:	2e01      	cmp	r6, #1
 8011514:	4682      	mov	sl, r0
 8011516:	468b      	mov	fp, r1
 8011518:	f808 4b01 	strb.w	r4, [r8], #1
 801151c:	f000 8081 	beq.w	8011622 <_dtoa_r+0x112a>
 8011520:	9c04      	ldr	r4, [sp, #16]
 8011522:	2300      	movs	r3, #0
 8011524:	1e67      	subs	r7, r4, #1
 8011526:	eb07 0a06 	add.w	sl, r7, r6
 801152a:	2200      	movs	r2, #0
 801152c:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8011530:	f8cd a000 	str.w	sl, [sp]
 8011534:	f7fa fd18 	bl	800bf68 <__aeabi_dmul>
 8011538:	43e6      	mvns	r6, r4
 801153a:	460f      	mov	r7, r1
 801153c:	eb06 050a 	add.w	r5, r6, sl
 8011540:	4606      	mov	r6, r0
 8011542:	f7fa ffab 	bl	800c49c <__aeabi_d2iz>
 8011546:	4604      	mov	r4, r0
 8011548:	f7fa fca8 	bl	800be9c <__aeabi_i2d>
 801154c:	4602      	mov	r2, r0
 801154e:	460b      	mov	r3, r1
 8011550:	4630      	mov	r0, r6
 8011552:	4639      	mov	r1, r7
 8011554:	f7fa fb54 	bl	800bc00 <__aeabi_dsub>
 8011558:	f8dd c010 	ldr.w	ip, [sp, #16]
 801155c:	3430      	adds	r4, #48	; 0x30
 801155e:	f88c 4001 	strb.w	r4, [ip, #1]
 8011562:	f8dd c000 	ldr.w	ip, [sp]
 8011566:	45e0      	cmp	r8, ip
 8011568:	f005 0501 	and.w	r5, r5, #1
 801156c:	4682      	mov	sl, r0
 801156e:	468b      	mov	fp, r1
 8011570:	4647      	mov	r7, r8
 8011572:	d054      	beq.n	801161e <_dtoa_r+0x1126>
 8011574:	b1f5      	cbz	r5, 80115b4 <_dtoa_r+0x10bc>
 8011576:	2300      	movs	r3, #0
 8011578:	2200      	movs	r2, #0
 801157a:	f2c4 0324 	movt	r3, #16420	; 0x4024
 801157e:	f8cd c000 	str.w	ip, [sp]
 8011582:	f7fa fcf1 	bl	800bf68 <__aeabi_dmul>
 8011586:	468b      	mov	fp, r1
 8011588:	4682      	mov	sl, r0
 801158a:	f7fa ff87 	bl	800c49c <__aeabi_d2iz>
 801158e:	4604      	mov	r4, r0
 8011590:	f7fa fc84 	bl	800be9c <__aeabi_i2d>
 8011594:	4647      	mov	r7, r8
 8011596:	4602      	mov	r2, r0
 8011598:	460b      	mov	r3, r1
 801159a:	4650      	mov	r0, sl
 801159c:	4659      	mov	r1, fp
 801159e:	3430      	adds	r4, #48	; 0x30
 80115a0:	f7fa fb2e 	bl	800bc00 <__aeabi_dsub>
 80115a4:	f807 4f01 	strb.w	r4, [r7, #1]!
 80115a8:	f8dd c000 	ldr.w	ip, [sp]
 80115ac:	4567      	cmp	r7, ip
 80115ae:	4682      	mov	sl, r0
 80115b0:	468b      	mov	fp, r1
 80115b2:	d034      	beq.n	801161e <_dtoa_r+0x1126>
 80115b4:	4650      	mov	r0, sl
 80115b6:	4659      	mov	r1, fp
 80115b8:	4666      	mov	r6, ip
 80115ba:	2300      	movs	r3, #0
 80115bc:	2200      	movs	r2, #0
 80115be:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80115c2:	f7fa fcd1 	bl	800bf68 <__aeabi_dmul>
 80115c6:	460d      	mov	r5, r1
 80115c8:	4604      	mov	r4, r0
 80115ca:	f7fa ff67 	bl	800c49c <__aeabi_d2iz>
 80115ce:	4682      	mov	sl, r0
 80115d0:	f7fa fc64 	bl	800be9c <__aeabi_i2d>
 80115d4:	4602      	mov	r2, r0
 80115d6:	460b      	mov	r3, r1
 80115d8:	4620      	mov	r0, r4
 80115da:	4629      	mov	r1, r5
 80115dc:	f7fa fb10 	bl	800bc00 <__aeabi_dsub>
 80115e0:	f10a 0430 	add.w	r4, sl, #48	; 0x30
 80115e4:	2300      	movs	r3, #0
 80115e6:	2200      	movs	r2, #0
 80115e8:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80115ec:	f807 4f01 	strb.w	r4, [r7, #1]!
 80115f0:	f7fa fcba 	bl	800bf68 <__aeabi_dmul>
 80115f4:	460d      	mov	r5, r1
 80115f6:	4604      	mov	r4, r0
 80115f8:	f7fa ff50 	bl	800c49c <__aeabi_d2iz>
 80115fc:	4683      	mov	fp, r0
 80115fe:	f7fa fc4d 	bl	800be9c <__aeabi_i2d>
 8011602:	4602      	mov	r2, r0
 8011604:	460b      	mov	r3, r1
 8011606:	4620      	mov	r0, r4
 8011608:	4629      	mov	r1, r5
 801160a:	f7fa faf9 	bl	800bc00 <__aeabi_dsub>
 801160e:	f10b 0230 	add.w	r2, fp, #48	; 0x30
 8011612:	f807 2f01 	strb.w	r2, [r7, #1]!
 8011616:	42b7      	cmp	r7, r6
 8011618:	d1cf      	bne.n	80115ba <_dtoa_r+0x10c2>
 801161a:	4682      	mov	sl, r0
 801161c:	468b      	mov	fp, r1
 801161e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8011620:	4498      	add	r8, r3
 8011622:	2300      	movs	r3, #0
 8011624:	2200      	movs	r2, #0
 8011626:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 801162a:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 801162e:	f7fa fae9 	bl	800bc04 <__adddf3>
 8011632:	4652      	mov	r2, sl
 8011634:	465b      	mov	r3, fp
 8011636:	f7fa ff09 	bl	800c44c <__aeabi_dcmplt>
 801163a:	2800      	cmp	r0, #0
 801163c:	d049      	beq.n	80116d2 <_dtoa_r+0x11da>
 801163e:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8011640:	f818 bc01 	ldrb.w	fp, [r8, #-1]
 8011644:	9506      	str	r5, [sp, #24]
 8011646:	f7ff b955 	b.w	80108f4 <_dtoa_r+0x3fc>
 801164a:	2700      	movs	r7, #0
 801164c:	970b      	str	r7, [sp, #44]	; 0x2c
 801164e:	e654      	b.n	80112fa <_dtoa_r+0xe02>
 8011650:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011652:	2700      	movs	r7, #0
 8011654:	1b14      	subs	r4, r2, r4
 8011656:	f7ff b9c6 	b.w	80109e6 <_dtoa_r+0x4ee>
 801165a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 801165c:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 801165e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8011660:	f1c3 0736 	rsb	r7, r3, #54	; 0x36
 8011664:	f7ff b9bf 	b.w	80109e6 <_dtoa_r+0x4ee>
 8011668:	4655      	mov	r5, sl
 801166a:	f7ff ba09 	b.w	8010a80 <_dtoa_r+0x588>
 801166e:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
 8011672:	2702      	movs	r7, #2
 8011674:	f7ff bbd1 	b.w	8010e1a <_dtoa_r+0x922>
 8011678:	9d09      	ldr	r5, [sp, #36]	; 0x24
 801167a:	2d00      	cmp	r5, #0
 801167c:	f43f ae52 	beq.w	8011324 <_dtoa_r+0xe2c>
 8011680:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011682:	2b00      	cmp	r3, #0
 8011684:	f77f aed4 	ble.w	8011430 <_dtoa_r+0xf38>
 8011688:	2300      	movs	r3, #0
 801168a:	2200      	movs	r2, #0
 801168c:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8011690:	4650      	mov	r0, sl
 8011692:	4659      	mov	r1, fp
 8011694:	f7fa fc68 	bl	800bf68 <__aeabi_dmul>
 8011698:	4682      	mov	sl, r0
 801169a:	1c78      	adds	r0, r7, #1
 801169c:	468b      	mov	fp, r1
 801169e:	f7fa fbfd 	bl	800be9c <__aeabi_i2d>
 80116a2:	4602      	mov	r2, r0
 80116a4:	460b      	mov	r3, r1
 80116a6:	4650      	mov	r0, sl
 80116a8:	4659      	mov	r1, fp
 80116aa:	f7fa fc5d 	bl	800bf68 <__aeabi_dmul>
 80116ae:	2300      	movs	r3, #0
 80116b0:	2200      	movs	r2, #0
 80116b2:	f2c4 031c 	movt	r3, #16412	; 0x401c
 80116b6:	f7fa faa5 	bl	800bc04 <__adddf3>
 80116ba:	f8dd c018 	ldr.w	ip, [sp, #24]
 80116be:	9e11      	ldr	r6, [sp, #68]	; 0x44
 80116c0:	f10c 3eff 	add.w	lr, ip, #4294967295
 80116c4:	4604      	mov	r4, r0
 80116c6:	f8cd e064 	str.w	lr, [sp, #100]	; 0x64
 80116ca:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 80116ce:	f7ff bbc8 	b.w	8010e62 <_dtoa_r+0x96a>
 80116d2:	2100      	movs	r1, #0
 80116d4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80116d8:	2000      	movs	r0, #0
 80116da:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 80116de:	f7fa fa8f 	bl	800bc00 <__aeabi_dsub>
 80116e2:	4652      	mov	r2, sl
 80116e4:	465b      	mov	r3, fp
 80116e6:	f7fa fecf 	bl	800c488 <__aeabi_dcmpgt>
 80116ea:	2800      	cmp	r0, #0
 80116ec:	f43f aea0 	beq.w	8011430 <_dtoa_r+0xf38>
 80116f0:	4641      	mov	r1, r8
 80116f2:	4688      	mov	r8, r1
 80116f4:	f101 31ff 	add.w	r1, r1, #4294967295
 80116f8:	f818 0c01 	ldrb.w	r0, [r8, #-1]
 80116fc:	2830      	cmp	r0, #48	; 0x30
 80116fe:	d0f8      	beq.n	80116f2 <_dtoa_r+0x11fa>
 8011700:	e512      	b.n	8011128 <_dtoa_r+0xc30>
 8011702:	f8dd 9050 	ldr.w	r9, [sp, #80]	; 0x50
 8011706:	9919      	ldr	r1, [sp, #100]	; 0x64
 8011708:	9106      	str	r1, [sp, #24]
 801170a:	f7ff b8f3 	b.w	80108f4 <_dtoa_r+0x3fc>
 801170e:	f47f ad87 	bne.w	8011220 <_dtoa_r+0xd28>
 8011712:	f01b 0f01 	tst.w	fp, #1
 8011716:	f43f ad83 	beq.w	8011220 <_dtoa_r+0xd28>
 801171a:	e66c      	b.n	80113f6 <_dtoa_r+0xefe>
 801171c:	08013fc0 	.word	0x08013fc0
 8011720:	08014088 	.word	0x08014088
 8011724:	4648      	mov	r0, r9
 8011726:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8011728:	220a      	movs	r2, #10
 801172a:	2300      	movs	r3, #0
 801172c:	f000 ff3c 	bl	80125a8 <__multadd>
 8011730:	900b      	str	r0, [sp, #44]	; 0x2c
 8011732:	9811      	ldr	r0, [sp, #68]	; 0x44
 8011734:	9009      	str	r0, [sp, #36]	; 0x24
 8011736:	f7ff b9d4 	b.w	8010ae2 <_dtoa_r+0x5ea>
 801173a:	2700      	movs	r7, #0
 801173c:	e61f      	b.n	801137e <_dtoa_r+0xe86>
 801173e:	2702      	movs	r7, #2
 8011740:	f7ff bb6b 	b.w	8010e1a <_dtoa_r+0x922>
 8011744:	2501      	movs	r5, #1
 8011746:	f7fe bfbc 	b.w	80106c2 <_dtoa_r+0x1ca>
 801174a:	f43f a9b5 	beq.w	8010ab8 <_dtoa_r+0x5c0>
 801174e:	f1c0 033c 	rsb	r3, r0, #60	; 0x3c
 8011752:	f7ff ba70 	b.w	8010c36 <_dtoa_r+0x73e>
 8011756:	bf00      	nop

08011758 <_fflush_r>:
 8011758:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801175c:	460d      	mov	r5, r1
 801175e:	4680      	mov	r8, r0
 8011760:	b110      	cbz	r0, 8011768 <_fflush_r+0x10>
 8011762:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8011764:	2b00      	cmp	r3, #0
 8011766:	d062      	beq.n	801182e <_fflush_r+0xd6>
 8011768:	89a8      	ldrh	r0, [r5, #12]
 801176a:	b1e0      	cbz	r0, 80117a6 <_fflush_r+0x4e>
 801176c:	f000 0208 	and.w	r2, r0, #8
 8011770:	b211      	sxth	r1, r2
 8011772:	b1d9      	cbz	r1, 80117ac <_fflush_r+0x54>
 8011774:	692e      	ldr	r6, [r5, #16]
 8011776:	b1b6      	cbz	r6, 80117a6 <_fflush_r+0x4e>
 8011778:	0783      	lsls	r3, r0, #30
 801177a:	682c      	ldr	r4, [r5, #0]
 801177c:	bf08      	it	eq
 801177e:	696b      	ldreq	r3, [r5, #20]
 8011780:	602e      	str	r6, [r5, #0]
 8011782:	bf18      	it	ne
 8011784:	2300      	movne	r3, #0
 8011786:	1ba4      	subs	r4, r4, r6
 8011788:	60ab      	str	r3, [r5, #8]
 801178a:	e00a      	b.n	80117a2 <_fflush_r+0x4a>
 801178c:	4632      	mov	r2, r6
 801178e:	4623      	mov	r3, r4
 8011790:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 8011792:	69e9      	ldr	r1, [r5, #28]
 8011794:	4640      	mov	r0, r8
 8011796:	47b8      	blx	r7
 8011798:	2800      	cmp	r0, #0
 801179a:	ebc0 0404 	rsb	r4, r0, r4
 801179e:	4406      	add	r6, r0
 80117a0:	dd52      	ble.n	8011848 <_fflush_r+0xf0>
 80117a2:	2c00      	cmp	r4, #0
 80117a4:	dcf2      	bgt.n	801178c <_fflush_r+0x34>
 80117a6:	2000      	movs	r0, #0
 80117a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80117ac:	686a      	ldr	r2, [r5, #4]
 80117ae:	f440 6100 	orr.w	r1, r0, #2048	; 0x800
 80117b2:	2a00      	cmp	r2, #0
 80117b4:	81a9      	strh	r1, [r5, #12]
 80117b6:	dd4f      	ble.n	8011858 <_fflush_r+0x100>
 80117b8:	6aac      	ldr	r4, [r5, #40]	; 0x28
 80117ba:	2c00      	cmp	r4, #0
 80117bc:	d0f3      	beq.n	80117a6 <_fflush_r+0x4e>
 80117be:	f400 5680 	and.w	r6, r0, #4096	; 0x1000
 80117c2:	b232      	sxth	r2, r6
 80117c4:	2000      	movs	r0, #0
 80117c6:	f8d8 6000 	ldr.w	r6, [r8]
 80117ca:	f8c8 0000 	str.w	r0, [r8]
 80117ce:	2a00      	cmp	r2, #0
 80117d0:	d030      	beq.n	8011834 <_fflush_r+0xdc>
 80117d2:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 80117d4:	f001 0004 	and.w	r0, r1, #4
 80117d8:	b201      	sxth	r1, r0
 80117da:	b129      	cbz	r1, 80117e8 <_fflush_r+0x90>
 80117dc:	6868      	ldr	r0, [r5, #4]
 80117de:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80117e0:	1a12      	subs	r2, r2, r0
 80117e2:	b10b      	cbz	r3, 80117e8 <_fflush_r+0x90>
 80117e4:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 80117e6:	1a52      	subs	r2, r2, r1
 80117e8:	2300      	movs	r3, #0
 80117ea:	4640      	mov	r0, r8
 80117ec:	69e9      	ldr	r1, [r5, #28]
 80117ee:	47a0      	blx	r4
 80117f0:	1c42      	adds	r2, r0, #1
 80117f2:	d035      	beq.n	8011860 <_fflush_r+0x108>
 80117f4:	89ab      	ldrh	r3, [r5, #12]
 80117f6:	692a      	ldr	r2, [r5, #16]
 80117f8:	f403 5180 	and.w	r1, r3, #4096	; 0x1000
 80117fc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8011800:	81ab      	strh	r3, [r5, #12]
 8011802:	b209      	sxth	r1, r1
 8011804:	2300      	movs	r3, #0
 8011806:	e885 000c 	stmia.w	r5, {r2, r3}
 801180a:	2900      	cmp	r1, #0
 801180c:	d144      	bne.n	8011898 <_fflush_r+0x140>
 801180e:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8011810:	f8c8 6000 	str.w	r6, [r8]
 8011814:	2900      	cmp	r1, #0
 8011816:	d0c6      	beq.n	80117a6 <_fflush_r+0x4e>
 8011818:	f105 0040 	add.w	r0, r5, #64	; 0x40
 801181c:	4281      	cmp	r1, r0
 801181e:	d002      	beq.n	8011826 <_fflush_r+0xce>
 8011820:	4640      	mov	r0, r8
 8011822:	f000 f8f1 	bl	8011a08 <_free_r>
 8011826:	2000      	movs	r0, #0
 8011828:	6328      	str	r0, [r5, #48]	; 0x30
 801182a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801182e:	f000 f875 	bl	801191c <__sinit>
 8011832:	e799      	b.n	8011768 <_fflush_r+0x10>
 8011834:	69e9      	ldr	r1, [r5, #28]
 8011836:	2301      	movs	r3, #1
 8011838:	4640      	mov	r0, r8
 801183a:	47a0      	blx	r4
 801183c:	1c41      	adds	r1, r0, #1
 801183e:	4602      	mov	r2, r0
 8011840:	d02c      	beq.n	801189c <_fflush_r+0x144>
 8011842:	89a9      	ldrh	r1, [r5, #12]
 8011844:	6aac      	ldr	r4, [r5, #40]	; 0x28
 8011846:	e7c5      	b.n	80117d4 <_fflush_r+0x7c>
 8011848:	89aa      	ldrh	r2, [r5, #12]
 801184a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801184e:	81ab      	strh	r3, [r5, #12]
 8011850:	f04f 30ff 	mov.w	r0, #4294967295
 8011854:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011858:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 801185a:	2b00      	cmp	r3, #0
 801185c:	dcac      	bgt.n	80117b8 <_fflush_r+0x60>
 801185e:	e7a2      	b.n	80117a6 <_fflush_r+0x4e>
 8011860:	f8d8 3000 	ldr.w	r3, [r8]
 8011864:	b163      	cbz	r3, 8011880 <_fflush_r+0x128>
 8011866:	2b1d      	cmp	r3, #29
 8011868:	d001      	beq.n	801186e <_fflush_r+0x116>
 801186a:	2b16      	cmp	r3, #22
 801186c:	d121      	bne.n	80118b2 <_fflush_r+0x15a>
 801186e:	89a8      	ldrh	r0, [r5, #12]
 8011870:	692b      	ldr	r3, [r5, #16]
 8011872:	f420 6200 	bic.w	r2, r0, #2048	; 0x800
 8011876:	2100      	movs	r1, #0
 8011878:	81aa      	strh	r2, [r5, #12]
 801187a:	6069      	str	r1, [r5, #4]
 801187c:	602b      	str	r3, [r5, #0]
 801187e:	e7c6      	b.n	801180e <_fflush_r+0xb6>
 8011880:	89aa      	ldrh	r2, [r5, #12]
 8011882:	6929      	ldr	r1, [r5, #16]
 8011884:	606b      	str	r3, [r5, #4]
 8011886:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 801188a:	b21b      	sxth	r3, r3
 801188c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8011890:	81aa      	strh	r2, [r5, #12]
 8011892:	6029      	str	r1, [r5, #0]
 8011894:	2b00      	cmp	r3, #0
 8011896:	d0ba      	beq.n	801180e <_fflush_r+0xb6>
 8011898:	6528      	str	r0, [r5, #80]	; 0x50
 801189a:	e7b8      	b.n	801180e <_fflush_r+0xb6>
 801189c:	f8d8 1000 	ldr.w	r1, [r8]
 80118a0:	2900      	cmp	r1, #0
 80118a2:	d0ce      	beq.n	8011842 <_fflush_r+0xea>
 80118a4:	291d      	cmp	r1, #29
 80118a6:	d001      	beq.n	80118ac <_fflush_r+0x154>
 80118a8:	2916      	cmp	r1, #22
 80118aa:	d1cd      	bne.n	8011848 <_fflush_r+0xf0>
 80118ac:	f8c8 6000 	str.w	r6, [r8]
 80118b0:	e779      	b.n	80117a6 <_fflush_r+0x4e>
 80118b2:	89aa      	ldrh	r2, [r5, #12]
 80118b4:	f042 0140 	orr.w	r1, r2, #64	; 0x40
 80118b8:	81a9      	strh	r1, [r5, #12]
 80118ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80118be:	bf00      	nop

080118c0 <_cleanup_r>:
 80118c0:	f243 216d 	movw	r1, #12909	; 0x326d
 80118c4:	f6c0 0101 	movt	r1, #2049	; 0x801
 80118c8:	f000 b968 	b.w	8011b9c <_fwalk>

080118cc <std.isra.0>:
 80118cc:	2300      	movs	r3, #0
 80118ce:	b510      	push	{r4, lr}
 80118d0:	4604      	mov	r4, r0
 80118d2:	8181      	strh	r1, [r0, #12]
 80118d4:	81c2      	strh	r2, [r0, #14]
 80118d6:	6003      	str	r3, [r0, #0]
 80118d8:	6043      	str	r3, [r0, #4]
 80118da:	6083      	str	r3, [r0, #8]
 80118dc:	6643      	str	r3, [r0, #100]	; 0x64
 80118de:	6103      	str	r3, [r0, #16]
 80118e0:	6143      	str	r3, [r0, #20]
 80118e2:	6183      	str	r3, [r0, #24]
 80118e4:	4619      	mov	r1, r3
 80118e6:	2208      	movs	r2, #8
 80118e8:	f100 005c 	add.w	r0, r0, #92	; 0x5c
 80118ec:	f7fc fc2a 	bl	800e144 <memset>
 80118f0:	f642 7079 	movw	r0, #12153	; 0x2f79
 80118f4:	f642 719d 	movw	r1, #12189	; 0x2f9d
 80118f8:	f642 72e1 	movw	r2, #12257	; 0x2fe1
 80118fc:	f243 0305 	movw	r3, #12293	; 0x3005
 8011900:	f6c0 0001 	movt	r0, #2049	; 0x801
 8011904:	f6c0 0101 	movt	r1, #2049	; 0x801
 8011908:	f6c0 0201 	movt	r2, #2049	; 0x801
 801190c:	f6c0 0301 	movt	r3, #2049	; 0x801
 8011910:	61e4      	str	r4, [r4, #28]
 8011912:	6220      	str	r0, [r4, #32]
 8011914:	6261      	str	r1, [r4, #36]	; 0x24
 8011916:	62a2      	str	r2, [r4, #40]	; 0x28
 8011918:	62e3      	str	r3, [r4, #44]	; 0x2c
 801191a:	bd10      	pop	{r4, pc}

0801191c <__sinit>:
 801191c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 801191e:	b570      	push	{r4, r5, r6, lr}
 8011920:	4604      	mov	r4, r0
 8011922:	b103      	cbz	r3, 8011926 <__sinit+0xa>
 8011924:	bd70      	pop	{r4, r5, r6, pc}
 8011926:	4a0f      	ldr	r2, [pc, #60]	; (8011964 <__sinit+0x48>)
 8011928:	f8c4 32e0 	str.w	r3, [r4, #736]	; 0x2e0
 801192c:	63e2      	str	r2, [r4, #60]	; 0x3c
 801192e:	2501      	movs	r5, #1
 8011930:	461a      	mov	r2, r3
 8011932:	f504 763b 	add.w	r6, r4, #748	; 0x2ec
 8011936:	2303      	movs	r3, #3
 8011938:	2104      	movs	r1, #4
 801193a:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 801193e:	6840      	ldr	r0, [r0, #4]
 8011940:	63a5      	str	r5, [r4, #56]	; 0x38
 8011942:	f8c4 62e8 	str.w	r6, [r4, #744]	; 0x2e8
 8011946:	f7ff ffc1 	bl	80118cc <std.isra.0>
 801194a:	68a0      	ldr	r0, [r4, #8]
 801194c:	2109      	movs	r1, #9
 801194e:	462a      	mov	r2, r5
 8011950:	f7ff ffbc 	bl	80118cc <std.isra.0>
 8011954:	68e0      	ldr	r0, [r4, #12]
 8011956:	2112      	movs	r1, #18
 8011958:	2202      	movs	r2, #2
 801195a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801195e:	f7ff bfb5 	b.w	80118cc <std.isra.0>
 8011962:	bf00      	nop
 8011964:	080118c1 	.word	0x080118c1

08011968 <__sfp_lock_acquire>:
 8011968:	4770      	bx	lr
 801196a:	bf00      	nop

0801196c <__sfp_lock_release>:
 801196c:	4770      	bx	lr
 801196e:	bf00      	nop

08011970 <_malloc_trim_r>:
 8011970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011972:	4d22      	ldr	r5, [pc, #136]	; (80119fc <_malloc_trim_r+0x8c>)
 8011974:	460f      	mov	r7, r1
 8011976:	4604      	mov	r4, r0
 8011978:	f000 fde2 	bl	8012540 <__malloc_lock>
 801197c:	68ab      	ldr	r3, [r5, #8]
 801197e:	685e      	ldr	r6, [r3, #4]
 8011980:	f026 0603 	bic.w	r6, r6, #3
 8011984:	f606 70ef 	addw	r0, r6, #4079	; 0xfef
 8011988:	1bc1      	subs	r1, r0, r7
 801198a:	0b0a      	lsrs	r2, r1, #12
 801198c:	1e57      	subs	r7, r2, #1
 801198e:	033f      	lsls	r7, r7, #12
 8011990:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 8011994:	db07      	blt.n	80119a6 <_malloc_trim_r+0x36>
 8011996:	2100      	movs	r1, #0
 8011998:	4620      	mov	r0, r4
 801199a:	f001 fadb 	bl	8012f54 <_sbrk_r>
 801199e:	68ab      	ldr	r3, [r5, #8]
 80119a0:	1999      	adds	r1, r3, r6
 80119a2:	4288      	cmp	r0, r1
 80119a4:	d004      	beq.n	80119b0 <_malloc_trim_r+0x40>
 80119a6:	4620      	mov	r0, r4
 80119a8:	f000 fdcc 	bl	8012544 <__malloc_unlock>
 80119ac:	2000      	movs	r0, #0
 80119ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80119b0:	4279      	negs	r1, r7
 80119b2:	4620      	mov	r0, r4
 80119b4:	f001 face 	bl	8012f54 <_sbrk_r>
 80119b8:	3001      	adds	r0, #1
 80119ba:	d00d      	beq.n	80119d8 <_malloc_trim_r+0x68>
 80119bc:	4b10      	ldr	r3, [pc, #64]	; (8011a00 <_malloc_trim_r+0x90>)
 80119be:	68a8      	ldr	r0, [r5, #8]
 80119c0:	681a      	ldr	r2, [r3, #0]
 80119c2:	1bf6      	subs	r6, r6, r7
 80119c4:	f046 0601 	orr.w	r6, r6, #1
 80119c8:	1bd7      	subs	r7, r2, r7
 80119ca:	6046      	str	r6, [r0, #4]
 80119cc:	4620      	mov	r0, r4
 80119ce:	601f      	str	r7, [r3, #0]
 80119d0:	f000 fdb8 	bl	8012544 <__malloc_unlock>
 80119d4:	2001      	movs	r0, #1
 80119d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80119d8:	2100      	movs	r1, #0
 80119da:	4620      	mov	r0, r4
 80119dc:	f001 faba 	bl	8012f54 <_sbrk_r>
 80119e0:	68ab      	ldr	r3, [r5, #8]
 80119e2:	1ac2      	subs	r2, r0, r3
 80119e4:	2a0f      	cmp	r2, #15
 80119e6:	ddde      	ble.n	80119a6 <_malloc_trim_r+0x36>
 80119e8:	4906      	ldr	r1, [pc, #24]	; (8011a04 <_malloc_trim_r+0x94>)
 80119ea:	6809      	ldr	r1, [r1, #0]
 80119ec:	1a40      	subs	r0, r0, r1
 80119ee:	4904      	ldr	r1, [pc, #16]	; (8011a00 <_malloc_trim_r+0x90>)
 80119f0:	f042 0201 	orr.w	r2, r2, #1
 80119f4:	6008      	str	r0, [r1, #0]
 80119f6:	605a      	str	r2, [r3, #4]
 80119f8:	e7d5      	b.n	80119a6 <_malloc_trim_r+0x36>
 80119fa:	bf00      	nop
 80119fc:	200004f0 	.word	0x200004f0
 8011a00:	200009f4 	.word	0x200009f4
 8011a04:	200008fc 	.word	0x200008fc

08011a08 <_free_r>:
 8011a08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011a0c:	460d      	mov	r5, r1
 8011a0e:	4606      	mov	r6, r0
 8011a10:	2900      	cmp	r1, #0
 8011a12:	d055      	beq.n	8011ac0 <_free_r+0xb8>
 8011a14:	f000 fd94 	bl	8012540 <__malloc_lock>
 8011a18:	f855 1c04 	ldr.w	r1, [r5, #-4]
 8011a1c:	f8df c16c 	ldr.w	ip, [pc, #364]	; 8011b8c <_free_r+0x184>
 8011a20:	f1a5 0408 	sub.w	r4, r5, #8
 8011a24:	f021 0301 	bic.w	r3, r1, #1
 8011a28:	18e2      	adds	r2, r4, r3
 8011a2a:	f8dc 0008 	ldr.w	r0, [ip, #8]
 8011a2e:	6857      	ldr	r7, [r2, #4]
 8011a30:	4290      	cmp	r0, r2
 8011a32:	f027 0703 	bic.w	r7, r7, #3
 8011a36:	d065      	beq.n	8011b04 <_free_r+0xfc>
 8011a38:	f011 0101 	ands.w	r1, r1, #1
 8011a3c:	6057      	str	r7, [r2, #4]
 8011a3e:	d032      	beq.n	8011aa6 <_free_r+0x9e>
 8011a40:	2100      	movs	r1, #0
 8011a42:	19d0      	adds	r0, r2, r7
 8011a44:	6840      	ldr	r0, [r0, #4]
 8011a46:	07c0      	lsls	r0, r0, #31
 8011a48:	d406      	bmi.n	8011a58 <_free_r+0x50>
 8011a4a:	19db      	adds	r3, r3, r7
 8011a4c:	6890      	ldr	r0, [r2, #8]
 8011a4e:	2900      	cmp	r1, #0
 8011a50:	d04a      	beq.n	8011ae8 <_free_r+0xe0>
 8011a52:	68d2      	ldr	r2, [r2, #12]
 8011a54:	60c2      	str	r2, [r0, #12]
 8011a56:	6090      	str	r0, [r2, #8]
 8011a58:	f043 0001 	orr.w	r0, r3, #1
 8011a5c:	6060      	str	r0, [r4, #4]
 8011a5e:	50e3      	str	r3, [r4, r3]
 8011a60:	b9e1      	cbnz	r1, 8011a9c <_free_r+0x94>
 8011a62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011a66:	d32d      	bcc.n	8011ac4 <_free_r+0xbc>
 8011a68:	0a5a      	lsrs	r2, r3, #9
 8011a6a:	2a04      	cmp	r2, #4
 8011a6c:	d866      	bhi.n	8011b3c <_free_r+0x134>
 8011a6e:	0998      	lsrs	r0, r3, #6
 8011a70:	3038      	adds	r0, #56	; 0x38
 8011a72:	0042      	lsls	r2, r0, #1
 8011a74:	eb0c 0e82 	add.w	lr, ip, r2, lsl #2
 8011a78:	4944      	ldr	r1, [pc, #272]	; (8011b8c <_free_r+0x184>)
 8011a7a:	f8de 2008 	ldr.w	r2, [lr, #8]
 8011a7e:	4572      	cmp	r2, lr
 8011a80:	d062      	beq.n	8011b48 <_free_r+0x140>
 8011a82:	6850      	ldr	r0, [r2, #4]
 8011a84:	f020 0103 	bic.w	r1, r0, #3
 8011a88:	428b      	cmp	r3, r1
 8011a8a:	d202      	bcs.n	8011a92 <_free_r+0x8a>
 8011a8c:	6892      	ldr	r2, [r2, #8]
 8011a8e:	4596      	cmp	lr, r2
 8011a90:	d1f7      	bne.n	8011a82 <_free_r+0x7a>
 8011a92:	68d0      	ldr	r0, [r2, #12]
 8011a94:	60e0      	str	r0, [r4, #12]
 8011a96:	60a2      	str	r2, [r4, #8]
 8011a98:	60d4      	str	r4, [r2, #12]
 8011a9a:	6084      	str	r4, [r0, #8]
 8011a9c:	4630      	mov	r0, r6
 8011a9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011aa2:	f000 bd4f 	b.w	8012544 <__malloc_unlock>
 8011aa6:	f855 5c08 	ldr.w	r5, [r5, #-8]
 8011aaa:	1b64      	subs	r4, r4, r5
 8011aac:	f10c 0808 	add.w	r8, ip, #8
 8011ab0:	68a0      	ldr	r0, [r4, #8]
 8011ab2:	4540      	cmp	r0, r8
 8011ab4:	442b      	add	r3, r5
 8011ab6:	d03f      	beq.n	8011b38 <_free_r+0x130>
 8011ab8:	68e5      	ldr	r5, [r4, #12]
 8011aba:	60c5      	str	r5, [r0, #12]
 8011abc:	60a8      	str	r0, [r5, #8]
 8011abe:	e7c0      	b.n	8011a42 <_free_r+0x3a>
 8011ac0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011ac4:	08dd      	lsrs	r5, r3, #3
 8011ac6:	eb0c 02c5 	add.w	r2, ip, r5, lsl #3
 8011aca:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8011ace:	6891      	ldr	r1, [r2, #8]
 8011ad0:	60e2      	str	r2, [r4, #12]
 8011ad2:	10ab      	asrs	r3, r5, #2
 8011ad4:	2501      	movs	r5, #1
 8011ad6:	fa05 f303 	lsl.w	r3, r5, r3
 8011ada:	4318      	orrs	r0, r3
 8011adc:	60a1      	str	r1, [r4, #8]
 8011ade:	f8cc 0004 	str.w	r0, [ip, #4]
 8011ae2:	6094      	str	r4, [r2, #8]
 8011ae4:	60cc      	str	r4, [r1, #12]
 8011ae6:	e7d9      	b.n	8011a9c <_free_r+0x94>
 8011ae8:	4d29      	ldr	r5, [pc, #164]	; (8011b90 <_free_r+0x188>)
 8011aea:	42a8      	cmp	r0, r5
 8011aec:	d1b1      	bne.n	8011a52 <_free_r+0x4a>
 8011aee:	f043 0201 	orr.w	r2, r3, #1
 8011af2:	f8cc 4014 	str.w	r4, [ip, #20]
 8011af6:	f8cc 4010 	str.w	r4, [ip, #16]
 8011afa:	60e0      	str	r0, [r4, #12]
 8011afc:	60a0      	str	r0, [r4, #8]
 8011afe:	6062      	str	r2, [r4, #4]
 8011b00:	50e3      	str	r3, [r4, r3]
 8011b02:	e7cb      	b.n	8011a9c <_free_r+0x94>
 8011b04:	18ff      	adds	r7, r7, r3
 8011b06:	07cb      	lsls	r3, r1, #31
 8011b08:	d407      	bmi.n	8011b1a <_free_r+0x112>
 8011b0a:	f855 1c08 	ldr.w	r1, [r5, #-8]
 8011b0e:	1a64      	subs	r4, r4, r1
 8011b10:	187f      	adds	r7, r7, r1
 8011b12:	68e3      	ldr	r3, [r4, #12]
 8011b14:	68a0      	ldr	r0, [r4, #8]
 8011b16:	60c3      	str	r3, [r0, #12]
 8011b18:	6098      	str	r0, [r3, #8]
 8011b1a:	4a1e      	ldr	r2, [pc, #120]	; (8011b94 <_free_r+0x18c>)
 8011b1c:	f8cc 4008 	str.w	r4, [ip, #8]
 8011b20:	6811      	ldr	r1, [r2, #0]
 8011b22:	f047 0301 	orr.w	r3, r7, #1
 8011b26:	428f      	cmp	r7, r1
 8011b28:	6063      	str	r3, [r4, #4]
 8011b2a:	d3b7      	bcc.n	8011a9c <_free_r+0x94>
 8011b2c:	4a1a      	ldr	r2, [pc, #104]	; (8011b98 <_free_r+0x190>)
 8011b2e:	4630      	mov	r0, r6
 8011b30:	6811      	ldr	r1, [r2, #0]
 8011b32:	f7ff ff1d 	bl	8011970 <_malloc_trim_r>
 8011b36:	e7b1      	b.n	8011a9c <_free_r+0x94>
 8011b38:	2101      	movs	r1, #1
 8011b3a:	e782      	b.n	8011a42 <_free_r+0x3a>
 8011b3c:	2a14      	cmp	r2, #20
 8011b3e:	d80c      	bhi.n	8011b5a <_free_r+0x152>
 8011b40:	f102 005b 	add.w	r0, r2, #91	; 0x5b
 8011b44:	0042      	lsls	r2, r0, #1
 8011b46:	e795      	b.n	8011a74 <_free_r+0x6c>
 8011b48:	684b      	ldr	r3, [r1, #4]
 8011b4a:	1080      	asrs	r0, r0, #2
 8011b4c:	2501      	movs	r5, #1
 8011b4e:	fa05 f000 	lsl.w	r0, r5, r0
 8011b52:	4303      	orrs	r3, r0
 8011b54:	604b      	str	r3, [r1, #4]
 8011b56:	4610      	mov	r0, r2
 8011b58:	e79c      	b.n	8011a94 <_free_r+0x8c>
 8011b5a:	2a54      	cmp	r2, #84	; 0x54
 8011b5c:	d803      	bhi.n	8011b66 <_free_r+0x15e>
 8011b5e:	0b18      	lsrs	r0, r3, #12
 8011b60:	306e      	adds	r0, #110	; 0x6e
 8011b62:	0042      	lsls	r2, r0, #1
 8011b64:	e786      	b.n	8011a74 <_free_r+0x6c>
 8011b66:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8011b6a:	d803      	bhi.n	8011b74 <_free_r+0x16c>
 8011b6c:	0bd8      	lsrs	r0, r3, #15
 8011b6e:	3077      	adds	r0, #119	; 0x77
 8011b70:	0042      	lsls	r2, r0, #1
 8011b72:	e77f      	b.n	8011a74 <_free_r+0x6c>
 8011b74:	f240 5154 	movw	r1, #1364	; 0x554
 8011b78:	428a      	cmp	r2, r1
 8011b7a:	d803      	bhi.n	8011b84 <_free_r+0x17c>
 8011b7c:	0c98      	lsrs	r0, r3, #18
 8011b7e:	307c      	adds	r0, #124	; 0x7c
 8011b80:	0042      	lsls	r2, r0, #1
 8011b82:	e777      	b.n	8011a74 <_free_r+0x6c>
 8011b84:	22fc      	movs	r2, #252	; 0xfc
 8011b86:	207e      	movs	r0, #126	; 0x7e
 8011b88:	e774      	b.n	8011a74 <_free_r+0x6c>
 8011b8a:	bf00      	nop
 8011b8c:	200004f0 	.word	0x200004f0
 8011b90:	200004f8 	.word	0x200004f8
 8011b94:	200008f8 	.word	0x200008f8
 8011b98:	200009f0 	.word	0x200009f0

08011b9c <_fwalk>:
 8011b9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011ba0:	4680      	mov	r8, r0
 8011ba2:	4689      	mov	r9, r1
 8011ba4:	f7ff fee0 	bl	8011968 <__sfp_lock_acquire>
 8011ba8:	f518 7838 	adds.w	r8, r8, #736	; 0x2e0
 8011bac:	d04f      	beq.n	8011c4e <_fwalk+0xb2>
 8011bae:	f04f 0a00 	mov.w	sl, #0
 8011bb2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8011bb6:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011bba:	3d01      	subs	r5, #1
 8011bbc:	d43d      	bmi.n	8011c3a <_fwalk+0x9e>
 8011bbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011bc2:	f005 0601 	and.w	r6, r5, #1
 8011bc6:	b13b      	cbz	r3, 8011bd8 <_fwalk+0x3c>
 8011bc8:	f9b4 000e 	ldrsh.w	r0, [r4, #14]
 8011bcc:	1c43      	adds	r3, r0, #1
 8011bce:	d003      	beq.n	8011bd8 <_fwalk+0x3c>
 8011bd0:	4620      	mov	r0, r4
 8011bd2:	47c8      	blx	r9
 8011bd4:	ea4a 0a00 	orr.w	sl, sl, r0
 8011bd8:	3468      	adds	r4, #104	; 0x68
 8011bda:	1e6f      	subs	r7, r5, #1
 8011bdc:	b36d      	cbz	r5, 8011c3a <_fwalk+0x9e>
 8011bde:	b176      	cbz	r6, 8011bfe <_fwalk+0x62>
 8011be0:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
 8011be4:	b139      	cbz	r1, 8011bf6 <_fwalk+0x5a>
 8011be6:	f9b4 200e 	ldrsh.w	r2, [r4, #14]
 8011bea:	1c53      	adds	r3, r2, #1
 8011bec:	d003      	beq.n	8011bf6 <_fwalk+0x5a>
 8011bee:	4620      	mov	r0, r4
 8011bf0:	47c8      	blx	r9
 8011bf2:	ea4a 0a00 	orr.w	sl, sl, r0
 8011bf6:	3f01      	subs	r7, #1
 8011bf8:	3468      	adds	r4, #104	; 0x68
 8011bfa:	1c7b      	adds	r3, r7, #1
 8011bfc:	d01d      	beq.n	8011c3a <_fwalk+0x9e>
 8011bfe:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
 8011c02:	f104 0568 	add.w	r5, r4, #104	; 0x68
 8011c06:	b13e      	cbz	r6, 8011c18 <_fwalk+0x7c>
 8011c08:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 8011c0c:	3301      	adds	r3, #1
 8011c0e:	4620      	mov	r0, r4
 8011c10:	d002      	beq.n	8011c18 <_fwalk+0x7c>
 8011c12:	47c8      	blx	r9
 8011c14:	ea4a 0a00 	orr.w	sl, sl, r0
 8011c18:	f9b5 400c 	ldrsh.w	r4, [r5, #12]
 8011c1c:	1e7e      	subs	r6, r7, #1
 8011c1e:	b13c      	cbz	r4, 8011c30 <_fwalk+0x94>
 8011c20:	f9b5 700e 	ldrsh.w	r7, [r5, #14]
 8011c24:	1c7b      	adds	r3, r7, #1
 8011c26:	4628      	mov	r0, r5
 8011c28:	d002      	beq.n	8011c30 <_fwalk+0x94>
 8011c2a:	47c8      	blx	r9
 8011c2c:	ea4a 0a00 	orr.w	sl, sl, r0
 8011c30:	f105 0468 	add.w	r4, r5, #104	; 0x68
 8011c34:	1e77      	subs	r7, r6, #1
 8011c36:	2e00      	cmp	r6, #0
 8011c38:	d1e1      	bne.n	8011bfe <_fwalk+0x62>
 8011c3a:	f8d8 8000 	ldr.w	r8, [r8]
 8011c3e:	f1b8 0f00 	cmp.w	r8, #0
 8011c42:	d1b6      	bne.n	8011bb2 <_fwalk+0x16>
 8011c44:	f7ff fe92 	bl	801196c <__sfp_lock_release>
 8011c48:	4650      	mov	r0, sl
 8011c4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011c4e:	46c2      	mov	sl, r8
 8011c50:	e7f8      	b.n	8011c44 <_fwalk+0xa8>
 8011c52:	bf00      	nop

08011c54 <__locale_charset>:
 8011c54:	f240 40cc 	movw	r0, #1228	; 0x4cc
 8011c58:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8011c5c:	4770      	bx	lr
 8011c5e:	bf00      	nop

08011c60 <__locale_mb_cur_max>:
 8011c60:	f240 43ec 	movw	r3, #1260	; 0x4ec
 8011c64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8011c68:	6818      	ldr	r0, [r3, #0]
 8011c6a:	4770      	bx	lr

08011c6c <_localeconv_r>:
 8011c6c:	f240 4094 	movw	r0, #1172	; 0x494
 8011c70:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8011c74:	4770      	bx	lr
 8011c76:	bf00      	nop

08011c78 <__smakebuf_r>:
 8011c78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011c7a:	898b      	ldrh	r3, [r1, #12]
 8011c7c:	f003 0202 	and.w	r2, r3, #2
 8011c80:	460c      	mov	r4, r1
 8011c82:	b211      	sxth	r1, r2
 8011c84:	b091      	sub	sp, #68	; 0x44
 8011c86:	4605      	mov	r5, r0
 8011c88:	2900      	cmp	r1, #0
 8011c8a:	d138      	bne.n	8011cfe <__smakebuf_r+0x86>
 8011c8c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011c90:	2900      	cmp	r1, #0
 8011c92:	db16      	blt.n	8011cc2 <__smakebuf_r+0x4a>
 8011c94:	aa01      	add	r2, sp, #4
 8011c96:	f001 fbc9 	bl	801342c <_fstat_r>
 8011c9a:	2800      	cmp	r0, #0
 8011c9c:	db10      	blt.n	8011cc0 <__smakebuf_r+0x48>
 8011c9e:	9b02      	ldr	r3, [sp, #8]
 8011ca0:	f403 4070 	and.w	r0, r3, #61440	; 0xf000
 8011ca4:	f5b0 5600 	subs.w	r6, r0, #8192	; 0x2000
 8011ca8:	4277      	negs	r7, r6
 8011caa:	4177      	adcs	r7, r6
 8011cac:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8011cb0:	d02c      	beq.n	8011d0c <__smakebuf_r+0x94>
 8011cb2:	89a3      	ldrh	r3, [r4, #12]
 8011cb4:	f443 6000 	orr.w	r0, r3, #2048	; 0x800
 8011cb8:	81a0      	strh	r0, [r4, #12]
 8011cba:	f44f 6680 	mov.w	r6, #1024	; 0x400
 8011cbe:	e00c      	b.n	8011cda <__smakebuf_r+0x62>
 8011cc0:	89a3      	ldrh	r3, [r4, #12]
 8011cc2:	f003 0680 	and.w	r6, r3, #128	; 0x80
 8011cc6:	b237      	sxth	r7, r6
 8011cc8:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8011ccc:	2f00      	cmp	r7, #0
 8011cce:	bf0c      	ite	eq
 8011cd0:	f44f 6680 	moveq.w	r6, #1024	; 0x400
 8011cd4:	2640      	movne	r6, #64	; 0x40
 8011cd6:	81a2      	strh	r2, [r4, #12]
 8011cd8:	2700      	movs	r7, #0
 8011cda:	4631      	mov	r1, r6
 8011cdc:	4628      	mov	r0, r5
 8011cde:	f000 f83f 	bl	8011d60 <_malloc_r>
 8011ce2:	89a1      	ldrh	r1, [r4, #12]
 8011ce4:	2800      	cmp	r0, #0
 8011ce6:	d028      	beq.n	8011d3a <__smakebuf_r+0xc2>
 8011ce8:	4a1b      	ldr	r2, [pc, #108]	; (8011d58 <__smakebuf_r+0xe0>)
 8011cea:	f041 0380 	orr.w	r3, r1, #128	; 0x80
 8011cee:	63ea      	str	r2, [r5, #60]	; 0x3c
 8011cf0:	81a3      	strh	r3, [r4, #12]
 8011cf2:	6020      	str	r0, [r4, #0]
 8011cf4:	6120      	str	r0, [r4, #16]
 8011cf6:	6166      	str	r6, [r4, #20]
 8011cf8:	b99f      	cbnz	r7, 8011d22 <__smakebuf_r+0xaa>
 8011cfa:	b011      	add	sp, #68	; 0x44
 8011cfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011cfe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011d02:	2001      	movs	r0, #1
 8011d04:	6022      	str	r2, [r4, #0]
 8011d06:	6122      	str	r2, [r4, #16]
 8011d08:	6160      	str	r0, [r4, #20]
 8011d0a:	e7f6      	b.n	8011cfa <__smakebuf_r+0x82>
 8011d0c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8011d0e:	4a13      	ldr	r2, [pc, #76]	; (8011d5c <__smakebuf_r+0xe4>)
 8011d10:	4291      	cmp	r1, r2
 8011d12:	d1ce      	bne.n	8011cb2 <__smakebuf_r+0x3a>
 8011d14:	89a1      	ldrh	r1, [r4, #12]
 8011d16:	f44f 6680 	mov.w	r6, #1024	; 0x400
 8011d1a:	4331      	orrs	r1, r6
 8011d1c:	81a1      	strh	r1, [r4, #12]
 8011d1e:	64e6      	str	r6, [r4, #76]	; 0x4c
 8011d20:	e7db      	b.n	8011cda <__smakebuf_r+0x62>
 8011d22:	4628      	mov	r0, r5
 8011d24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011d28:	f001 fd1e 	bl	8013768 <_isatty_r>
 8011d2c:	2800      	cmp	r0, #0
 8011d2e:	d0e4      	beq.n	8011cfa <__smakebuf_r+0x82>
 8011d30:	89a0      	ldrh	r0, [r4, #12]
 8011d32:	f040 0101 	orr.w	r1, r0, #1
 8011d36:	81a1      	strh	r1, [r4, #12]
 8011d38:	e7df      	b.n	8011cfa <__smakebuf_r+0x82>
 8011d3a:	f401 7300 	and.w	r3, r1, #512	; 0x200
 8011d3e:	b21a      	sxth	r2, r3
 8011d40:	2a00      	cmp	r2, #0
 8011d42:	d1da      	bne.n	8011cfa <__smakebuf_r+0x82>
 8011d44:	f104 0043 	add.w	r0, r4, #67	; 0x43
 8011d48:	f041 0102 	orr.w	r1, r1, #2
 8011d4c:	2301      	movs	r3, #1
 8011d4e:	81a1      	strh	r1, [r4, #12]
 8011d50:	6020      	str	r0, [r4, #0]
 8011d52:	6120      	str	r0, [r4, #16]
 8011d54:	6163      	str	r3, [r4, #20]
 8011d56:	e7d0      	b.n	8011cfa <__smakebuf_r+0x82>
 8011d58:	080118c1 	.word	0x080118c1
 8011d5c:	08012fe1 	.word	0x08012fe1

08011d60 <_malloc_r>:
 8011d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d64:	f101 050b 	add.w	r5, r1, #11
 8011d68:	2d16      	cmp	r5, #22
 8011d6a:	b083      	sub	sp, #12
 8011d6c:	4606      	mov	r6, r0
 8011d6e:	d927      	bls.n	8011dc0 <_malloc_r+0x60>
 8011d70:	f035 0507 	bics.w	r5, r5, #7
 8011d74:	d427      	bmi.n	8011dc6 <_malloc_r+0x66>
 8011d76:	42a9      	cmp	r1, r5
 8011d78:	d825      	bhi.n	8011dc6 <_malloc_r+0x66>
 8011d7a:	4630      	mov	r0, r6
 8011d7c:	f000 fbe0 	bl	8012540 <__malloc_lock>
 8011d80:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 8011d84:	d223      	bcs.n	8011dce <_malloc_r+0x6e>
 8011d86:	4fba      	ldr	r7, [pc, #744]	; (8012070 <_malloc_r+0x310>)
 8011d88:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
 8011d8c:	eb07 02cc 	add.w	r2, r7, ip, lsl #3
 8011d90:	68d4      	ldr	r4, [r2, #12]
 8011d92:	4294      	cmp	r4, r2
 8011d94:	f000 81de 	beq.w	8012154 <_malloc_r+0x3f4>
 8011d98:	6863      	ldr	r3, [r4, #4]
 8011d9a:	68e2      	ldr	r2, [r4, #12]
 8011d9c:	68a1      	ldr	r1, [r4, #8]
 8011d9e:	f023 0003 	bic.w	r0, r3, #3
 8011da2:	1823      	adds	r3, r4, r0
 8011da4:	60ca      	str	r2, [r1, #12]
 8011da6:	6858      	ldr	r0, [r3, #4]
 8011da8:	6091      	str	r1, [r2, #8]
 8011daa:	f040 0201 	orr.w	r2, r0, #1
 8011dae:	605a      	str	r2, [r3, #4]
 8011db0:	4630      	mov	r0, r6
 8011db2:	f000 fbc7 	bl	8012544 <__malloc_unlock>
 8011db6:	3408      	adds	r4, #8
 8011db8:	4620      	mov	r0, r4
 8011dba:	b003      	add	sp, #12
 8011dbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011dc0:	2510      	movs	r5, #16
 8011dc2:	42a9      	cmp	r1, r5
 8011dc4:	d9d9      	bls.n	8011d7a <_malloc_r+0x1a>
 8011dc6:	240c      	movs	r4, #12
 8011dc8:	6034      	str	r4, [r6, #0]
 8011dca:	2400      	movs	r4, #0
 8011dcc:	e7f4      	b.n	8011db8 <_malloc_r+0x58>
 8011dce:	ea5f 2c55 	movs.w	ip, r5, lsr #9
 8011dd2:	f000 808b 	beq.w	8011eec <_malloc_r+0x18c>
 8011dd6:	f1bc 0f04 	cmp.w	ip, #4
 8011dda:	f200 8155 	bhi.w	8012088 <_malloc_r+0x328>
 8011dde:	ea4f 1795 	mov.w	r7, r5, lsr #6
 8011de2:	f107 0e38 	add.w	lr, r7, #56	; 0x38
 8011de6:	ea4f 014e 	mov.w	r1, lr, lsl #1
 8011dea:	4fa1      	ldr	r7, [pc, #644]	; (8012070 <_malloc_r+0x310>)
 8011dec:	eb07 0181 	add.w	r1, r7, r1, lsl #2
 8011df0:	68cc      	ldr	r4, [r1, #12]
 8011df2:	42a1      	cmp	r1, r4
 8011df4:	d105      	bne.n	8011e02 <_malloc_r+0xa2>
 8011df6:	e00c      	b.n	8011e12 <_malloc_r+0xb2>
 8011df8:	2a00      	cmp	r2, #0
 8011dfa:	da7c      	bge.n	8011ef6 <_malloc_r+0x196>
 8011dfc:	68e4      	ldr	r4, [r4, #12]
 8011dfe:	42a1      	cmp	r1, r4
 8011e00:	d007      	beq.n	8011e12 <_malloc_r+0xb2>
 8011e02:	6863      	ldr	r3, [r4, #4]
 8011e04:	f023 0003 	bic.w	r0, r3, #3
 8011e08:	1b42      	subs	r2, r0, r5
 8011e0a:	2a0f      	cmp	r2, #15
 8011e0c:	ddf4      	ble.n	8011df8 <_malloc_r+0x98>
 8011e0e:	f10e 3eff 	add.w	lr, lr, #4294967295
 8011e12:	f10e 0c01 	add.w	ip, lr, #1
 8011e16:	4b96      	ldr	r3, [pc, #600]	; (8012070 <_malloc_r+0x310>)
 8011e18:	693c      	ldr	r4, [r7, #16]
 8011e1a:	f103 0e08 	add.w	lr, r3, #8
 8011e1e:	4574      	cmp	r4, lr
 8011e20:	f000 8175 	beq.w	801210e <_malloc_r+0x3ae>
 8011e24:	6861      	ldr	r1, [r4, #4]
 8011e26:	f021 0103 	bic.w	r1, r1, #3
 8011e2a:	1b4a      	subs	r2, r1, r5
 8011e2c:	2a0f      	cmp	r2, #15
 8011e2e:	f300 815b 	bgt.w	80120e8 <_malloc_r+0x388>
 8011e32:	2a00      	cmp	r2, #0
 8011e34:	f8c3 e014 	str.w	lr, [r3, #20]
 8011e38:	f8c3 e010 	str.w	lr, [r3, #16]
 8011e3c:	da69      	bge.n	8011f12 <_malloc_r+0x1b2>
 8011e3e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8011e42:	f080 812f 	bcs.w	80120a4 <_malloc_r+0x344>
 8011e46:	08ca      	lsrs	r2, r1, #3
 8011e48:	eb03 01c2 	add.w	r1, r3, r2, lsl #3
 8011e4c:	f04f 0901 	mov.w	r9, #1
 8011e50:	1092      	asrs	r2, r2, #2
 8011e52:	fa09 f902 	lsl.w	r9, r9, r2
 8011e56:	685a      	ldr	r2, [r3, #4]
 8011e58:	6888      	ldr	r0, [r1, #8]
 8011e5a:	60e1      	str	r1, [r4, #12]
 8011e5c:	ea49 0902 	orr.w	r9, r9, r2
 8011e60:	60a0      	str	r0, [r4, #8]
 8011e62:	f8c3 9004 	str.w	r9, [r3, #4]
 8011e66:	608c      	str	r4, [r1, #8]
 8011e68:	60c4      	str	r4, [r0, #12]
 8011e6a:	2001      	movs	r0, #1
 8011e6c:	ea4f 04ac 	mov.w	r4, ip, asr #2
 8011e70:	fa00 f004 	lsl.w	r0, r0, r4
 8011e74:	4548      	cmp	r0, r9
 8011e76:	d856      	bhi.n	8011f26 <_malloc_r+0x1c6>
 8011e78:	ea19 0f00 	tst.w	r9, r0
 8011e7c:	d107      	bne.n	8011e8e <_malloc_r+0x12e>
 8011e7e:	f02c 0c03 	bic.w	ip, ip, #3
 8011e82:	0040      	lsls	r0, r0, #1
 8011e84:	ea19 0f00 	tst.w	r9, r0
 8011e88:	f10c 0c04 	add.w	ip, ip, #4
 8011e8c:	d0f9      	beq.n	8011e82 <_malloc_r+0x122>
 8011e8e:	eb07 09cc 	add.w	r9, r7, ip, lsl #3
 8011e92:	464c      	mov	r4, r9
 8011e94:	46e0      	mov	r8, ip
 8011e96:	68e3      	ldr	r3, [r4, #12]
 8011e98:	429c      	cmp	r4, r3
 8011e9a:	d107      	bne.n	8011eac <_malloc_r+0x14c>
 8011e9c:	e13a      	b.n	8012114 <_malloc_r+0x3b4>
 8011e9e:	2a00      	cmp	r2, #0
 8011ea0:	f280 8162 	bge.w	8012168 <_malloc_r+0x408>
 8011ea4:	68db      	ldr	r3, [r3, #12]
 8011ea6:	429c      	cmp	r4, r3
 8011ea8:	f000 8134 	beq.w	8012114 <_malloc_r+0x3b4>
 8011eac:	6859      	ldr	r1, [r3, #4]
 8011eae:	f021 0103 	bic.w	r1, r1, #3
 8011eb2:	1b4a      	subs	r2, r1, r5
 8011eb4:	2a0f      	cmp	r2, #15
 8011eb6:	ddf2      	ble.n	8011e9e <_malloc_r+0x13e>
 8011eb8:	461c      	mov	r4, r3
 8011eba:	1959      	adds	r1, r3, r5
 8011ebc:	68d8      	ldr	r0, [r3, #12]
 8011ebe:	f854 cf08 	ldr.w	ip, [r4, #8]!
 8011ec2:	508a      	str	r2, [r1, r2]
 8011ec4:	f045 0501 	orr.w	r5, r5, #1
 8011ec8:	f042 0201 	orr.w	r2, r2, #1
 8011ecc:	f8cc 000c 	str.w	r0, [ip, #12]
 8011ed0:	f8c0 c008 	str.w	ip, [r0, #8]
 8011ed4:	605d      	str	r5, [r3, #4]
 8011ed6:	6179      	str	r1, [r7, #20]
 8011ed8:	6139      	str	r1, [r7, #16]
 8011eda:	f8c1 e00c 	str.w	lr, [r1, #12]
 8011ede:	f8c1 e008 	str.w	lr, [r1, #8]
 8011ee2:	604a      	str	r2, [r1, #4]
 8011ee4:	4630      	mov	r0, r6
 8011ee6:	f000 fb2d 	bl	8012544 <__malloc_unlock>
 8011eea:	e765      	b.n	8011db8 <_malloc_r+0x58>
 8011eec:	ea4f 0ed5 	mov.w	lr, r5, lsr #3
 8011ef0:	ea4f 014e 	mov.w	r1, lr, lsl #1
 8011ef4:	e779      	b.n	8011dea <_malloc_r+0x8a>
 8011ef6:	1822      	adds	r2, r4, r0
 8011ef8:	68e3      	ldr	r3, [r4, #12]
 8011efa:	6850      	ldr	r0, [r2, #4]
 8011efc:	68a1      	ldr	r1, [r4, #8]
 8011efe:	f040 0001 	orr.w	r0, r0, #1
 8011f02:	6050      	str	r0, [r2, #4]
 8011f04:	60cb      	str	r3, [r1, #12]
 8011f06:	6099      	str	r1, [r3, #8]
 8011f08:	4630      	mov	r0, r6
 8011f0a:	f000 fb1b 	bl	8012544 <__malloc_unlock>
 8011f0e:	3408      	adds	r4, #8
 8011f10:	e752      	b.n	8011db8 <_malloc_r+0x58>
 8011f12:	1861      	adds	r1, r4, r1
 8011f14:	4630      	mov	r0, r6
 8011f16:	684b      	ldr	r3, [r1, #4]
 8011f18:	f043 0201 	orr.w	r2, r3, #1
 8011f1c:	604a      	str	r2, [r1, #4]
 8011f1e:	f000 fb11 	bl	8012544 <__malloc_unlock>
 8011f22:	3408      	adds	r4, #8
 8011f24:	e748      	b.n	8011db8 <_malloc_r+0x58>
 8011f26:	68bc      	ldr	r4, [r7, #8]
 8011f28:	6860      	ldr	r0, [r4, #4]
 8011f2a:	f020 0903 	bic.w	r9, r0, #3
 8011f2e:	45a9      	cmp	r9, r5
 8011f30:	d304      	bcc.n	8011f3c <_malloc_r+0x1dc>
 8011f32:	ebc5 0309 	rsb	r3, r5, r9
 8011f36:	2b0f      	cmp	r3, #15
 8011f38:	f300 808d 	bgt.w	8012056 <_malloc_r+0x2f6>
 8011f3c:	4a4d      	ldr	r2, [pc, #308]	; (8012074 <_malloc_r+0x314>)
 8011f3e:	4b4e      	ldr	r3, [pc, #312]	; (8012078 <_malloc_r+0x318>)
 8011f40:	6811      	ldr	r1, [r2, #0]
 8011f42:	6818      	ldr	r0, [r3, #0]
 8011f44:	3101      	adds	r1, #1
 8011f46:	eb04 0b09 	add.w	fp, r4, r9
 8011f4a:	eb05 0300 	add.w	r3, r5, r0
 8011f4e:	f000 815a 	beq.w	8012206 <_malloc_r+0x4a6>
 8011f52:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
 8011f56:	300f      	adds	r0, #15
 8011f58:	f420 617f 	bic.w	r1, r0, #4080	; 0xff0
 8011f5c:	f021 0c0f 	bic.w	ip, r1, #15
 8011f60:	4661      	mov	r1, ip
 8011f62:	4630      	mov	r0, r6
 8011f64:	e88d 1004 	stmia.w	sp, {r2, ip}
 8011f68:	f000 fff4 	bl	8012f54 <_sbrk_r>
 8011f6c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8011f70:	4680      	mov	r8, r0
 8011f72:	e89d 1004 	ldmia.w	sp, {r2, ip}
 8011f76:	f000 8152 	beq.w	801221e <_malloc_r+0x4be>
 8011f7a:	4583      	cmp	fp, r0
 8011f7c:	f200 810f 	bhi.w	801219e <_malloc_r+0x43e>
 8011f80:	f8df a100 	ldr.w	sl, [pc, #256]	; 8012084 <_malloc_r+0x324>
 8011f84:	f8da 3000 	ldr.w	r3, [sl]
 8011f88:	45c3      	cmp	fp, r8
 8011f8a:	4463      	add	r3, ip
 8011f8c:	f8ca 3000 	str.w	r3, [sl]
 8011f90:	f000 814a 	beq.w	8012228 <_malloc_r+0x4c8>
 8011f94:	6812      	ldr	r2, [r2, #0]
 8011f96:	3201      	adds	r2, #1
 8011f98:	f000 8157 	beq.w	801224a <_malloc_r+0x4ea>
 8011f9c:	ebcb 0b08 	rsb	fp, fp, r8
 8011fa0:	445b      	add	r3, fp
 8011fa2:	f8ca 3000 	str.w	r3, [sl]
 8011fa6:	f018 0107 	ands.w	r1, r8, #7
 8011faa:	f000 810b 	beq.w	80121c4 <_malloc_r+0x464>
 8011fae:	f1c1 0008 	rsb	r0, r1, #8
 8011fb2:	f5c1 5380 	rsb	r3, r1, #4096	; 0x1000
 8011fb6:	4480      	add	r8, r0
 8011fb8:	f103 0208 	add.w	r2, r3, #8
 8011fbc:	eb08 010c 	add.w	r1, r8, ip
 8011fc0:	0508      	lsls	r0, r1, #20
 8011fc2:	0d03      	lsrs	r3, r0, #20
 8011fc4:	ebc3 0b02 	rsb	fp, r3, r2
 8011fc8:	4630      	mov	r0, r6
 8011fca:	4659      	mov	r1, fp
 8011fcc:	f000 ffc2 	bl	8012f54 <_sbrk_r>
 8011fd0:	1c43      	adds	r3, r0, #1
 8011fd2:	f000 8146 	beq.w	8012262 <_malloc_r+0x502>
 8011fd6:	ebc8 0200 	rsb	r2, r8, r0
 8011fda:	eb0b 0102 	add.w	r1, fp, r2
 8011fde:	f041 0001 	orr.w	r0, r1, #1
 8011fe2:	f8da 3000 	ldr.w	r3, [sl]
 8011fe6:	f8c7 8008 	str.w	r8, [r7, #8]
 8011fea:	445b      	add	r3, fp
 8011fec:	42bc      	cmp	r4, r7
 8011fee:	f8ca 3000 	str.w	r3, [sl]
 8011ff2:	f8c8 0004 	str.w	r0, [r8, #4]
 8011ff6:	d015      	beq.n	8012024 <_malloc_r+0x2c4>
 8011ff8:	f1b9 0f0f 	cmp.w	r9, #15
 8011ffc:	f240 80f2 	bls.w	80121e4 <_malloc_r+0x484>
 8012000:	6861      	ldr	r1, [r4, #4]
 8012002:	f1a9 020c 	sub.w	r2, r9, #12
 8012006:	f022 0207 	bic.w	r2, r2, #7
 801200a:	18a0      	adds	r0, r4, r2
 801200c:	f001 0c01 	and.w	ip, r1, #1
 8012010:	ea42 0e0c 	orr.w	lr, r2, ip
 8012014:	2105      	movs	r1, #5
 8012016:	2a0f      	cmp	r2, #15
 8012018:	f8c4 e004 	str.w	lr, [r4, #4]
 801201c:	6041      	str	r1, [r0, #4]
 801201e:	6081      	str	r1, [r0, #8]
 8012020:	f200 8117 	bhi.w	8012252 <_malloc_r+0x4f2>
 8012024:	4a15      	ldr	r2, [pc, #84]	; (801207c <_malloc_r+0x31c>)
 8012026:	68bc      	ldr	r4, [r7, #8]
 8012028:	6810      	ldr	r0, [r2, #0]
 801202a:	4283      	cmp	r3, r0
 801202c:	bf88      	it	hi
 801202e:	6013      	strhi	r3, [r2, #0]
 8012030:	4a13      	ldr	r2, [pc, #76]	; (8012080 <_malloc_r+0x320>)
 8012032:	6811      	ldr	r1, [r2, #0]
 8012034:	428b      	cmp	r3, r1
 8012036:	bf88      	it	hi
 8012038:	6013      	strhi	r3, [r2, #0]
 801203a:	6863      	ldr	r3, [r4, #4]
 801203c:	f023 0003 	bic.w	r0, r3, #3
 8012040:	42a8      	cmp	r0, r5
 8012042:	ebc5 0300 	rsb	r3, r5, r0
 8012046:	d301      	bcc.n	801204c <_malloc_r+0x2ec>
 8012048:	2b0f      	cmp	r3, #15
 801204a:	dc04      	bgt.n	8012056 <_malloc_r+0x2f6>
 801204c:	4630      	mov	r0, r6
 801204e:	f000 fa79 	bl	8012544 <__malloc_unlock>
 8012052:	2400      	movs	r4, #0
 8012054:	e6b0      	b.n	8011db8 <_malloc_r+0x58>
 8012056:	1962      	adds	r2, r4, r5
 8012058:	f043 0101 	orr.w	r1, r3, #1
 801205c:	f045 0501 	orr.w	r5, r5, #1
 8012060:	6065      	str	r5, [r4, #4]
 8012062:	4630      	mov	r0, r6
 8012064:	6051      	str	r1, [r2, #4]
 8012066:	60ba      	str	r2, [r7, #8]
 8012068:	f000 fa6c 	bl	8012544 <__malloc_unlock>
 801206c:	3408      	adds	r4, #8
 801206e:	e6a3      	b.n	8011db8 <_malloc_r+0x58>
 8012070:	200004f0 	.word	0x200004f0
 8012074:	200008fc 	.word	0x200008fc
 8012078:	200009f0 	.word	0x200009f0
 801207c:	200009ec 	.word	0x200009ec
 8012080:	200009e8 	.word	0x200009e8
 8012084:	200009f4 	.word	0x200009f4
 8012088:	f1bc 0f14 	cmp.w	ip, #20
 801208c:	d97b      	bls.n	8012186 <_malloc_r+0x426>
 801208e:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
 8012092:	f200 808d 	bhi.w	80121b0 <_malloc_r+0x450>
 8012096:	ea4f 3415 	mov.w	r4, r5, lsr #12
 801209a:	f104 0e6e 	add.w	lr, r4, #110	; 0x6e
 801209e:	ea4f 014e 	mov.w	r1, lr, lsl #1
 80120a2:	e6a2      	b.n	8011dea <_malloc_r+0x8a>
 80120a4:	0a48      	lsrs	r0, r1, #9
 80120a6:	2804      	cmp	r0, #4
 80120a8:	d972      	bls.n	8012190 <_malloc_r+0x430>
 80120aa:	2814      	cmp	r0, #20
 80120ac:	f200 80ae 	bhi.w	801220c <_malloc_r+0x4ac>
 80120b0:	f100 095b 	add.w	r9, r0, #91	; 0x5b
 80120b4:	ea4f 0249 	mov.w	r2, r9, lsl #1
 80120b8:	eb07 0082 	add.w	r0, r7, r2, lsl #2
 80120bc:	f8df 81f0 	ldr.w	r8, [pc, #496]	; 80122b0 <_malloc_r+0x550>
 80120c0:	6883      	ldr	r3, [r0, #8]
 80120c2:	4283      	cmp	r3, r0
 80120c4:	f000 8081 	beq.w	80121ca <_malloc_r+0x46a>
 80120c8:	685a      	ldr	r2, [r3, #4]
 80120ca:	f022 0203 	bic.w	r2, r2, #3
 80120ce:	4291      	cmp	r1, r2
 80120d0:	d202      	bcs.n	80120d8 <_malloc_r+0x378>
 80120d2:	689b      	ldr	r3, [r3, #8]
 80120d4:	4298      	cmp	r0, r3
 80120d6:	d1f7      	bne.n	80120c8 <_malloc_r+0x368>
 80120d8:	68da      	ldr	r2, [r3, #12]
 80120da:	f8d7 9004 	ldr.w	r9, [r7, #4]
 80120de:	60e2      	str	r2, [r4, #12]
 80120e0:	60a3      	str	r3, [r4, #8]
 80120e2:	60dc      	str	r4, [r3, #12]
 80120e4:	6094      	str	r4, [r2, #8]
 80120e6:	e6c0      	b.n	8011e6a <_malloc_r+0x10a>
 80120e8:	1961      	adds	r1, r4, r5
 80120ea:	f042 0001 	orr.w	r0, r2, #1
 80120ee:	f045 0501 	orr.w	r5, r5, #1
 80120f2:	6065      	str	r5, [r4, #4]
 80120f4:	6159      	str	r1, [r3, #20]
 80120f6:	6119      	str	r1, [r3, #16]
 80120f8:	6048      	str	r0, [r1, #4]
 80120fa:	f8c1 e00c 	str.w	lr, [r1, #12]
 80120fe:	f8c1 e008 	str.w	lr, [r1, #8]
 8012102:	508a      	str	r2, [r1, r2]
 8012104:	4630      	mov	r0, r6
 8012106:	f000 fa1d 	bl	8012544 <__malloc_unlock>
 801210a:	3408      	adds	r4, #8
 801210c:	e654      	b.n	8011db8 <_malloc_r+0x58>
 801210e:	f8d3 9004 	ldr.w	r9, [r3, #4]
 8012112:	e6aa      	b.n	8011e6a <_malloc_r+0x10a>
 8012114:	f108 0801 	add.w	r8, r8, #1
 8012118:	3408      	adds	r4, #8
 801211a:	f018 0f03 	tst.w	r8, #3
 801211e:	f47f aeba 	bne.w	8011e96 <_malloc_r+0x136>
 8012122:	4649      	mov	r1, r9
 8012124:	f01c 0f03 	tst.w	ip, #3
 8012128:	f1a1 0408 	sub.w	r4, r1, #8
 801212c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8012130:	f000 80b0 	beq.w	8012294 <_malloc_r+0x534>
 8012134:	6809      	ldr	r1, [r1, #0]
 8012136:	42a1      	cmp	r1, r4
 8012138:	d0f4      	beq.n	8012124 <_malloc_r+0x3c4>
 801213a:	687c      	ldr	r4, [r7, #4]
 801213c:	0040      	lsls	r0, r0, #1
 801213e:	42a0      	cmp	r0, r4
 8012140:	f63f aef1 	bhi.w	8011f26 <_malloc_r+0x1c6>
 8012144:	2800      	cmp	r0, #0
 8012146:	f43f aeee 	beq.w	8011f26 <_malloc_r+0x1c6>
 801214a:	4204      	tst	r4, r0
 801214c:	f000 80a7 	beq.w	801229e <_malloc_r+0x53e>
 8012150:	46c4      	mov	ip, r8
 8012152:	e69c      	b.n	8011e8e <_malloc_r+0x12e>
 8012154:	f104 0308 	add.w	r3, r4, #8
 8012158:	6964      	ldr	r4, [r4, #20]
 801215a:	42a3      	cmp	r3, r4
 801215c:	bf08      	it	eq
 801215e:	f10c 0c02 	addeq.w	ip, ip, #2
 8012162:	f43f ae58 	beq.w	8011e16 <_malloc_r+0xb6>
 8012166:	e617      	b.n	8011d98 <_malloc_r+0x38>
 8012168:	1859      	adds	r1, r3, r1
 801216a:	461c      	mov	r4, r3
 801216c:	6848      	ldr	r0, [r1, #4]
 801216e:	68db      	ldr	r3, [r3, #12]
 8012170:	f854 2f08 	ldr.w	r2, [r4, #8]!
 8012174:	f040 0001 	orr.w	r0, r0, #1
 8012178:	6048      	str	r0, [r1, #4]
 801217a:	60d3      	str	r3, [r2, #12]
 801217c:	609a      	str	r2, [r3, #8]
 801217e:	4630      	mov	r0, r6
 8012180:	f000 f9e0 	bl	8012544 <__malloc_unlock>
 8012184:	e618      	b.n	8011db8 <_malloc_r+0x58>
 8012186:	f10c 0e5b 	add.w	lr, ip, #91	; 0x5b
 801218a:	ea4f 014e 	mov.w	r1, lr, lsl #1
 801218e:	e62c      	b.n	8011dea <_malloc_r+0x8a>
 8012190:	ea4f 1891 	mov.w	r8, r1, lsr #6
 8012194:	f108 0938 	add.w	r9, r8, #56	; 0x38
 8012198:	ea4f 0249 	mov.w	r2, r9, lsl #1
 801219c:	e78c      	b.n	80120b8 <_malloc_r+0x358>
 801219e:	42bc      	cmp	r4, r7
 80121a0:	f43f aeee 	beq.w	8011f80 <_malloc_r+0x220>
 80121a4:	4c42      	ldr	r4, [pc, #264]	; (80122b0 <_malloc_r+0x550>)
 80121a6:	68a4      	ldr	r4, [r4, #8]
 80121a8:	6862      	ldr	r2, [r4, #4]
 80121aa:	f022 0003 	bic.w	r0, r2, #3
 80121ae:	e747      	b.n	8012040 <_malloc_r+0x2e0>
 80121b0:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
 80121b4:	d81c      	bhi.n	80121f0 <_malloc_r+0x490>
 80121b6:	ea4f 32d5 	mov.w	r2, r5, lsr #15
 80121ba:	f102 0e77 	add.w	lr, r2, #119	; 0x77
 80121be:	ea4f 014e 	mov.w	r1, lr, lsl #1
 80121c2:	e612      	b.n	8011dea <_malloc_r+0x8a>
 80121c4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80121c8:	e6f8      	b.n	8011fbc <_malloc_r+0x25c>
 80121ca:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80121ce:	ea4f 02a9 	mov.w	r2, r9, asr #2
 80121d2:	2101      	movs	r1, #1
 80121d4:	fa01 f202 	lsl.w	r2, r1, r2
 80121d8:	ea42 0900 	orr.w	r9, r2, r0
 80121dc:	f8c8 9004 	str.w	r9, [r8, #4]
 80121e0:	461a      	mov	r2, r3
 80121e2:	e77c      	b.n	80120de <_malloc_r+0x37e>
 80121e4:	2201      	movs	r2, #1
 80121e6:	f8c8 2004 	str.w	r2, [r8, #4]
 80121ea:	4644      	mov	r4, r8
 80121ec:	2000      	movs	r0, #0
 80121ee:	e727      	b.n	8012040 <_malloc_r+0x2e0>
 80121f0:	f240 5354 	movw	r3, #1364	; 0x554
 80121f4:	459c      	cmp	ip, r3
 80121f6:	d824      	bhi.n	8012242 <_malloc_r+0x4e2>
 80121f8:	ea4f 4095 	mov.w	r0, r5, lsr #18
 80121fc:	f100 0e7c 	add.w	lr, r0, #124	; 0x7c
 8012200:	ea4f 014e 	mov.w	r1, lr, lsl #1
 8012204:	e5f1      	b.n	8011dea <_malloc_r+0x8a>
 8012206:	f103 0c10 	add.w	ip, r3, #16
 801220a:	e6a9      	b.n	8011f60 <_malloc_r+0x200>
 801220c:	2854      	cmp	r0, #84	; 0x54
 801220e:	d82c      	bhi.n	801226a <_malloc_r+0x50a>
 8012210:	ea4f 3211 	mov.w	r2, r1, lsr #12
 8012214:	f102 096e 	add.w	r9, r2, #110	; 0x6e
 8012218:	ea4f 0249 	mov.w	r2, r9, lsl #1
 801221c:	e74c      	b.n	80120b8 <_malloc_r+0x358>
 801221e:	68bc      	ldr	r4, [r7, #8]
 8012220:	6861      	ldr	r1, [r4, #4]
 8012222:	f021 0003 	bic.w	r0, r1, #3
 8012226:	e70b      	b.n	8012040 <_malloc_r+0x2e0>
 8012228:	ea4f 500b 	mov.w	r0, fp, lsl #20
 801222c:	0d01      	lsrs	r1, r0, #20
 801222e:	2900      	cmp	r1, #0
 8012230:	f47f aeb0 	bne.w	8011f94 <_malloc_r+0x234>
 8012234:	68b8      	ldr	r0, [r7, #8]
 8012236:	eb0c 0109 	add.w	r1, ip, r9
 801223a:	f041 0401 	orr.w	r4, r1, #1
 801223e:	6044      	str	r4, [r0, #4]
 8012240:	e6f0      	b.n	8012024 <_malloc_r+0x2c4>
 8012242:	21fc      	movs	r1, #252	; 0xfc
 8012244:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
 8012248:	e5cf      	b.n	8011dea <_malloc_r+0x8a>
 801224a:	481a      	ldr	r0, [pc, #104]	; (80122b4 <_malloc_r+0x554>)
 801224c:	f8c0 8000 	str.w	r8, [r0]
 8012250:	e6a9      	b.n	8011fa6 <_malloc_r+0x246>
 8012252:	f104 0108 	add.w	r1, r4, #8
 8012256:	4c18      	ldr	r4, [pc, #96]	; (80122b8 <_malloc_r+0x558>)
 8012258:	4630      	mov	r0, r6
 801225a:	f7ff fbd5 	bl	8011a08 <_free_r>
 801225e:	6823      	ldr	r3, [r4, #0]
 8012260:	e6e0      	b.n	8012024 <_malloc_r+0x2c4>
 8012262:	2001      	movs	r0, #1
 8012264:	f04f 0b00 	mov.w	fp, #0
 8012268:	e6bb      	b.n	8011fe2 <_malloc_r+0x282>
 801226a:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
 801226e:	d806      	bhi.n	801227e <_malloc_r+0x51e>
 8012270:	ea4f 33d1 	mov.w	r3, r1, lsr #15
 8012274:	f103 0977 	add.w	r9, r3, #119	; 0x77
 8012278:	ea4f 0249 	mov.w	r2, r9, lsl #1
 801227c:	e71c      	b.n	80120b8 <_malloc_r+0x358>
 801227e:	f240 5354 	movw	r3, #1364	; 0x554
 8012282:	4298      	cmp	r0, r3
 8012284:	d80f      	bhi.n	80122a6 <_malloc_r+0x546>
 8012286:	ea4f 4091 	mov.w	r0, r1, lsr #18
 801228a:	f100 097c 	add.w	r9, r0, #124	; 0x7c
 801228e:	ea4f 0249 	mov.w	r2, r9, lsl #1
 8012292:	e711      	b.n	80120b8 <_malloc_r+0x358>
 8012294:	687c      	ldr	r4, [r7, #4]
 8012296:	ea24 0400 	bic.w	r4, r4, r0
 801229a:	607c      	str	r4, [r7, #4]
 801229c:	e74e      	b.n	801213c <_malloc_r+0x3dc>
 801229e:	0040      	lsls	r0, r0, #1
 80122a0:	f108 0804 	add.w	r8, r8, #4
 80122a4:	e751      	b.n	801214a <_malloc_r+0x3ea>
 80122a6:	22fc      	movs	r2, #252	; 0xfc
 80122a8:	f04f 097e 	mov.w	r9, #126	; 0x7e
 80122ac:	e704      	b.n	80120b8 <_malloc_r+0x358>
 80122ae:	bf00      	nop
 80122b0:	200004f0 	.word	0x200004f0
 80122b4:	200008fc 	.word	0x200008fc
 80122b8:	200009f4 	.word	0x200009f4

080122bc <memchr>:
 80122bc:	0783      	lsls	r3, r0, #30
 80122be:	b4f0      	push	{r4, r5, r6, r7}
 80122c0:	b2c9      	uxtb	r1, r1
 80122c2:	f000 8096 	beq.w	80123f2 <memchr+0x136>
 80122c6:	1e53      	subs	r3, r2, #1
 80122c8:	2a00      	cmp	r2, #0
 80122ca:	f000 8094 	beq.w	80123f6 <memchr+0x13a>
 80122ce:	7802      	ldrb	r2, [r0, #0]
 80122d0:	428a      	cmp	r2, r1
 80122d2:	d00b      	beq.n	80122ec <memchr+0x30>
 80122d4:	1c42      	adds	r2, r0, #1
 80122d6:	07d8      	lsls	r0, r3, #31
 80122d8:	d51a      	bpl.n	8012310 <memchr+0x54>
 80122da:	f012 0f03 	tst.w	r2, #3
 80122de:	4610      	mov	r0, r2
 80122e0:	d01c      	beq.n	801231c <memchr+0x60>
 80122e2:	7814      	ldrb	r4, [r2, #0]
 80122e4:	3b01      	subs	r3, #1
 80122e6:	3201      	adds	r2, #1
 80122e8:	428c      	cmp	r4, r1
 80122ea:	d111      	bne.n	8012310 <memchr+0x54>
 80122ec:	bcf0      	pop	{r4, r5, r6, r7}
 80122ee:	4770      	bx	lr
 80122f0:	2b00      	cmp	r3, #0
 80122f2:	d07c      	beq.n	80123ee <memchr+0x132>
 80122f4:	7812      	ldrb	r2, [r2, #0]
 80122f6:	3b01      	subs	r3, #1
 80122f8:	428a      	cmp	r2, r1
 80122fa:	d0f7      	beq.n	80122ec <memchr+0x30>
 80122fc:	f014 0f03 	tst.w	r4, #3
 8012300:	4620      	mov	r0, r4
 8012302:	f104 0201 	add.w	r2, r4, #1
 8012306:	d009      	beq.n	801231c <memchr+0x60>
 8012308:	7824      	ldrb	r4, [r4, #0]
 801230a:	3b01      	subs	r3, #1
 801230c:	428c      	cmp	r4, r1
 801230e:	d0ed      	beq.n	80122ec <memchr+0x30>
 8012310:	f012 0f03 	tst.w	r2, #3
 8012314:	4610      	mov	r0, r2
 8012316:	f102 0401 	add.w	r4, r2, #1
 801231a:	d1e9      	bne.n	80122f0 <memchr+0x34>
 801231c:	2b03      	cmp	r3, #3
 801231e:	d93f      	bls.n	80123a0 <memchr+0xe4>
 8012320:	6804      	ldr	r4, [r0, #0]
 8012322:	ea41 2501 	orr.w	r5, r1, r1, lsl #8
 8012326:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 801232a:	ea85 0704 	eor.w	r7, r5, r4
 801232e:	f1a7 3201 	sub.w	r2, r7, #16843009	; 0x1010101
 8012332:	ea22 0207 	bic.w	r2, r2, r7
 8012336:	1f1e      	subs	r6, r3, #4
 8012338:	1d04      	adds	r4, r0, #4
 801233a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 801233e:	f3c6 0780 	ubfx	r7, r6, #2, #1
 8012342:	d12d      	bne.n	80123a0 <memchr+0xe4>
 8012344:	2e03      	cmp	r6, #3
 8012346:	4633      	mov	r3, r6
 8012348:	d929      	bls.n	801239e <memchr+0xe2>
 801234a:	b167      	cbz	r7, 8012366 <memchr+0xaa>
 801234c:	4620      	mov	r0, r4
 801234e:	3404      	adds	r4, #4
 8012350:	6806      	ldr	r6, [r0, #0]
 8012352:	ea85 0206 	eor.w	r2, r5, r6
 8012356:	f1a2 3601 	sub.w	r6, r2, #16843009	; 0x1010101
 801235a:	ea26 0202 	bic.w	r2, r6, r2
 801235e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8012362:	d019      	beq.n	8012398 <memchr+0xdc>
 8012364:	e01c      	b.n	80123a0 <memchr+0xe4>
 8012366:	1d26      	adds	r6, r4, #4
 8012368:	4620      	mov	r0, r4
 801236a:	6824      	ldr	r4, [r4, #0]
 801236c:	ea85 0204 	eor.w	r2, r5, r4
 8012370:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 8012374:	ea24 0202 	bic.w	r2, r4, r2
 8012378:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 801237c:	d110      	bne.n	80123a0 <memchr+0xe4>
 801237e:	6834      	ldr	r4, [r6, #0]
 8012380:	ea85 0204 	eor.w	r2, r5, r4
 8012384:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 8012388:	ea24 0202 	bic.w	r2, r4, r2
 801238c:	3b04      	subs	r3, #4
 801238e:	1d34      	adds	r4, r6, #4
 8012390:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8012394:	4630      	mov	r0, r6
 8012396:	d103      	bne.n	80123a0 <memchr+0xe4>
 8012398:	3b04      	subs	r3, #4
 801239a:	2b03      	cmp	r3, #3
 801239c:	d8e3      	bhi.n	8012366 <memchr+0xaa>
 801239e:	4620      	mov	r0, r4
 80123a0:	1e5d      	subs	r5, r3, #1
 80123a2:	b323      	cbz	r3, 80123ee <memchr+0x132>
 80123a4:	7803      	ldrb	r3, [r0, #0]
 80123a6:	428b      	cmp	r3, r1
 80123a8:	d0a0      	beq.n	80122ec <memchr+0x30>
 80123aa:	1c43      	adds	r3, r0, #1
 80123ac:	2200      	movs	r2, #0
 80123ae:	07e8      	lsls	r0, r5, #31
 80123b0:	d514      	bpl.n	80123dc <memchr+0x120>
 80123b2:	4618      	mov	r0, r3
 80123b4:	2201      	movs	r2, #1
 80123b6:	7804      	ldrb	r4, [r0, #0]
 80123b8:	3301      	adds	r3, #1
 80123ba:	428c      	cmp	r4, r1
 80123bc:	d096      	beq.n	80122ec <memchr+0x30>
 80123be:	4295      	cmp	r5, r2
 80123c0:	4618      	mov	r0, r3
 80123c2:	f103 0401 	add.w	r4, r3, #1
 80123c6:	f102 0202 	add.w	r2, r2, #2
 80123ca:	d00e      	beq.n	80123ea <memchr+0x12e>
 80123cc:	781b      	ldrb	r3, [r3, #0]
 80123ce:	428b      	cmp	r3, r1
 80123d0:	d08c      	beq.n	80122ec <memchr+0x30>
 80123d2:	1c63      	adds	r3, r4, #1
 80123d4:	4620      	mov	r0, r4
 80123d6:	7824      	ldrb	r4, [r4, #0]
 80123d8:	428c      	cmp	r4, r1
 80123da:	d087      	beq.n	80122ec <memchr+0x30>
 80123dc:	4295      	cmp	r5, r2
 80123de:	4618      	mov	r0, r3
 80123e0:	f103 0401 	add.w	r4, r3, #1
 80123e4:	f102 0202 	add.w	r2, r2, #2
 80123e8:	d1f0      	bne.n	80123cc <memchr+0x110>
 80123ea:	2000      	movs	r0, #0
 80123ec:	e77e      	b.n	80122ec <memchr+0x30>
 80123ee:	4618      	mov	r0, r3
 80123f0:	e77c      	b.n	80122ec <memchr+0x30>
 80123f2:	4613      	mov	r3, r2
 80123f4:	e792      	b.n	801231c <memchr+0x60>
 80123f6:	4610      	mov	r0, r2
 80123f8:	e778      	b.n	80122ec <memchr+0x30>
 80123fa:	bf00      	nop

080123fc <memcpy>:
 80123fc:	2a0f      	cmp	r2, #15
 80123fe:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8012402:	f240 8095 	bls.w	8012530 <memcpy+0x134>
 8012406:	ea41 0300 	orr.w	r3, r1, r0
 801240a:	079b      	lsls	r3, r3, #30
 801240c:	f040 8092 	bne.w	8012534 <memcpy+0x138>
 8012410:	680c      	ldr	r4, [r1, #0]
 8012412:	6004      	str	r4, [r0, #0]
 8012414:	684d      	ldr	r5, [r1, #4]
 8012416:	6045      	str	r5, [r0, #4]
 8012418:	688e      	ldr	r6, [r1, #8]
 801241a:	f1a2 0310 	sub.w	r3, r2, #16
 801241e:	6086      	str	r6, [r0, #8]
 8012420:	68cc      	ldr	r4, [r1, #12]
 8012422:	461d      	mov	r5, r3
 8012424:	2d0f      	cmp	r5, #15
 8012426:	60c4      	str	r4, [r0, #12]
 8012428:	f3c3 1600 	ubfx	r6, r3, #4, #1
 801242c:	f101 0410 	add.w	r4, r1, #16
 8012430:	f100 0310 	add.w	r3, r0, #16
 8012434:	d922      	bls.n	801247c <memcpy+0x80>
 8012436:	b166      	cbz	r6, 8012452 <memcpy+0x56>
 8012438:	6826      	ldr	r6, [r4, #0]
 801243a:	601e      	str	r6, [r3, #0]
 801243c:	6866      	ldr	r6, [r4, #4]
 801243e:	605e      	str	r6, [r3, #4]
 8012440:	68a6      	ldr	r6, [r4, #8]
 8012442:	609e      	str	r6, [r3, #8]
 8012444:	68e6      	ldr	r6, [r4, #12]
 8012446:	3d10      	subs	r5, #16
 8012448:	60de      	str	r6, [r3, #12]
 801244a:	3410      	adds	r4, #16
 801244c:	3310      	adds	r3, #16
 801244e:	2d0f      	cmp	r5, #15
 8012450:	d914      	bls.n	801247c <memcpy+0x80>
 8012452:	6826      	ldr	r6, [r4, #0]
 8012454:	601e      	str	r6, [r3, #0]
 8012456:	6866      	ldr	r6, [r4, #4]
 8012458:	605e      	str	r6, [r3, #4]
 801245a:	68a6      	ldr	r6, [r4, #8]
 801245c:	609e      	str	r6, [r3, #8]
 801245e:	68e6      	ldr	r6, [r4, #12]
 8012460:	60de      	str	r6, [r3, #12]
 8012462:	6926      	ldr	r6, [r4, #16]
 8012464:	611e      	str	r6, [r3, #16]
 8012466:	6966      	ldr	r6, [r4, #20]
 8012468:	615e      	str	r6, [r3, #20]
 801246a:	69a6      	ldr	r6, [r4, #24]
 801246c:	619e      	str	r6, [r3, #24]
 801246e:	69e6      	ldr	r6, [r4, #28]
 8012470:	3d20      	subs	r5, #32
 8012472:	61de      	str	r6, [r3, #28]
 8012474:	3420      	adds	r4, #32
 8012476:	3320      	adds	r3, #32
 8012478:	2d0f      	cmp	r5, #15
 801247a:	d8ea      	bhi.n	8012452 <memcpy+0x56>
 801247c:	f1a2 0310 	sub.w	r3, r2, #16
 8012480:	f023 040f 	bic.w	r4, r3, #15
 8012484:	f002 030f 	and.w	r3, r2, #15
 8012488:	3410      	adds	r4, #16
 801248a:	2b03      	cmp	r3, #3
 801248c:	eb00 0804 	add.w	r8, r0, r4
 8012490:	4421      	add	r1, r4
 8012492:	d951      	bls.n	8012538 <memcpy+0x13c>
 8012494:	f1a3 0904 	sub.w	r9, r3, #4
 8012498:	460b      	mov	r3, r1
 801249a:	ea4f 0999 	mov.w	r9, r9, lsr #2
 801249e:	eb01 0c89 	add.w	ip, r1, r9, lsl #2
 80124a2:	f853 6b04 	ldr.w	r6, [r3], #4
 80124a6:	ebc1 050c 	rsb	r5, r1, ip
 80124aa:	4644      	mov	r4, r8
 80124ac:	f10c 0c04 	add.w	ip, ip, #4
 80124b0:	4563      	cmp	r3, ip
 80124b2:	f844 6b04 	str.w	r6, [r4], #4
 80124b6:	f3c5 0580 	ubfx	r5, r5, #2, #1
 80124ba:	d012      	beq.n	80124e2 <memcpy+0xe6>
 80124bc:	b12d      	cbz	r5, 80124ca <memcpy+0xce>
 80124be:	f853 5b04 	ldr.w	r5, [r3], #4
 80124c2:	4563      	cmp	r3, ip
 80124c4:	f844 5b04 	str.w	r5, [r4], #4
 80124c8:	d00b      	beq.n	80124e2 <memcpy+0xe6>
 80124ca:	461e      	mov	r6, r3
 80124cc:	4625      	mov	r5, r4
 80124ce:	f856 7b04 	ldr.w	r7, [r6], #4
 80124d2:	f845 7b04 	str.w	r7, [r5], #4
 80124d6:	685f      	ldr	r7, [r3, #4]
 80124d8:	1d33      	adds	r3, r6, #4
 80124da:	6067      	str	r7, [r4, #4]
 80124dc:	1d2c      	adds	r4, r5, #4
 80124de:	4563      	cmp	r3, ip
 80124e0:	d1f3      	bne.n	80124ca <memcpy+0xce>
 80124e2:	f109 0301 	add.w	r3, r9, #1
 80124e6:	009c      	lsls	r4, r3, #2
 80124e8:	1909      	adds	r1, r1, r4
 80124ea:	f002 0203 	and.w	r2, r2, #3
 80124ee:	4444      	add	r4, r8
 80124f0:	b1da      	cbz	r2, 801252a <memcpy+0x12e>
 80124f2:	4623      	mov	r3, r4
 80124f4:	780d      	ldrb	r5, [r1, #0]
 80124f6:	f803 5b01 	strb.w	r5, [r3], #1
 80124fa:	18a2      	adds	r2, r4, r2
 80124fc:	43e4      	mvns	r4, r4
 80124fe:	1914      	adds	r4, r2, r4
 8012500:	4293      	cmp	r3, r2
 8012502:	f004 0401 	and.w	r4, r4, #1
 8012506:	d010      	beq.n	801252a <memcpy+0x12e>
 8012508:	b12c      	cbz	r4, 8012516 <memcpy+0x11a>
 801250a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801250e:	f803 4b01 	strb.w	r4, [r3], #1
 8012512:	4293      	cmp	r3, r2
 8012514:	d009      	beq.n	801252a <memcpy+0x12e>
 8012516:	784d      	ldrb	r5, [r1, #1]
 8012518:	461c      	mov	r4, r3
 801251a:	f804 5b01 	strb.w	r5, [r4], #1
 801251e:	788d      	ldrb	r5, [r1, #2]
 8012520:	705d      	strb	r5, [r3, #1]
 8012522:	1c63      	adds	r3, r4, #1
 8012524:	3102      	adds	r1, #2
 8012526:	4293      	cmp	r3, r2
 8012528:	d1f5      	bne.n	8012516 <memcpy+0x11a>
 801252a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 801252e:	4770      	bx	lr
 8012530:	4604      	mov	r4, r0
 8012532:	e7dd      	b.n	80124f0 <memcpy+0xf4>
 8012534:	4604      	mov	r4, r0
 8012536:	e7dc      	b.n	80124f2 <memcpy+0xf6>
 8012538:	4644      	mov	r4, r8
 801253a:	461a      	mov	r2, r3
 801253c:	e7d8      	b.n	80124f0 <memcpy+0xf4>
 801253e:	bf00      	nop

08012540 <__malloc_lock>:
 8012540:	4770      	bx	lr
 8012542:	bf00      	nop

08012544 <__malloc_unlock>:
 8012544:	4770      	bx	lr
 8012546:	bf00      	nop

08012548 <_Balloc>:
 8012548:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 801254a:	b570      	push	{r4, r5, r6, lr}
 801254c:	4605      	mov	r5, r0
 801254e:	460c      	mov	r4, r1
 8012550:	b14b      	cbz	r3, 8012566 <_Balloc+0x1e>
 8012552:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8012556:	b180      	cbz	r0, 801257a <_Balloc+0x32>
 8012558:	6801      	ldr	r1, [r0, #0]
 801255a:	f843 1024 	str.w	r1, [r3, r4, lsl #2]
 801255e:	2300      	movs	r3, #0
 8012560:	6103      	str	r3, [r0, #16]
 8012562:	60c3      	str	r3, [r0, #12]
 8012564:	bd70      	pop	{r4, r5, r6, pc}
 8012566:	2104      	movs	r1, #4
 8012568:	2221      	movs	r2, #33	; 0x21
 801256a:	f000 fdf3 	bl	8013154 <_calloc_r>
 801256e:	4603      	mov	r3, r0
 8012570:	64e8      	str	r0, [r5, #76]	; 0x4c
 8012572:	2800      	cmp	r0, #0
 8012574:	d1ed      	bne.n	8012552 <_Balloc+0xa>
 8012576:	2000      	movs	r0, #0
 8012578:	bd70      	pop	{r4, r5, r6, pc}
 801257a:	2101      	movs	r1, #1
 801257c:	fa01 f604 	lsl.w	r6, r1, r4
 8012580:	1d72      	adds	r2, r6, #5
 8012582:	4628      	mov	r0, r5
 8012584:	0092      	lsls	r2, r2, #2
 8012586:	f000 fde5 	bl	8013154 <_calloc_r>
 801258a:	2800      	cmp	r0, #0
 801258c:	d0f3      	beq.n	8012576 <_Balloc+0x2e>
 801258e:	6044      	str	r4, [r0, #4]
 8012590:	6086      	str	r6, [r0, #8]
 8012592:	e7e4      	b.n	801255e <_Balloc+0x16>

08012594 <_Bfree>:
 8012594:	b131      	cbz	r1, 80125a4 <_Bfree+0x10>
 8012596:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8012598:	684a      	ldr	r2, [r1, #4]
 801259a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 801259e:	6008      	str	r0, [r1, #0]
 80125a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80125a4:	4770      	bx	lr
 80125a6:	bf00      	nop

080125a8 <__multadd>:
 80125a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80125ac:	460e      	mov	r6, r1
 80125ae:	6949      	ldr	r1, [r1, #20]
 80125b0:	6937      	ldr	r7, [r6, #16]
 80125b2:	b28c      	uxth	r4, r1
 80125b4:	0c0d      	lsrs	r5, r1, #16
 80125b6:	fb02 3304 	mla	r3, r2, r4, r3
 80125ba:	fb02 f105 	mul.w	r1, r2, r5
 80125be:	eb01 4513 	add.w	r5, r1, r3, lsr #16
 80125c2:	f106 0418 	add.w	r4, r6, #24
 80125c6:	b29b      	uxth	r3, r3
 80125c8:	eb03 4305 	add.w	r3, r3, r5, lsl #16
 80125cc:	f844 3c04 	str.w	r3, [r4, #-4]
 80125d0:	2301      	movs	r3, #1
 80125d2:	1e79      	subs	r1, r7, #1
 80125d4:	0c2d      	lsrs	r5, r5, #16
 80125d6:	429f      	cmp	r7, r3
 80125d8:	4680      	mov	r8, r0
 80125da:	f001 0001 	and.w	r0, r1, #1
 80125de:	dd39      	ble.n	8012654 <__multadd+0xac>
 80125e0:	b198      	cbz	r0, 801260a <__multadd+0x62>
 80125e2:	6824      	ldr	r4, [r4, #0]
 80125e4:	b2a3      	uxth	r3, r4
 80125e6:	0c21      	lsrs	r1, r4, #16
 80125e8:	fb02 5503 	mla	r5, r2, r3, r5
 80125ec:	fb02 f101 	mul.w	r1, r2, r1
 80125f0:	b2ab      	uxth	r3, r5
 80125f2:	eb01 4015 	add.w	r0, r1, r5, lsr #16
 80125f6:	eb03 4100 	add.w	r1, r3, r0, lsl #16
 80125fa:	f106 041c 	add.w	r4, r6, #28
 80125fe:	2302      	movs	r3, #2
 8012600:	0c05      	lsrs	r5, r0, #16
 8012602:	429f      	cmp	r7, r3
 8012604:	f844 1c04 	str.w	r1, [r4, #-4]
 8012608:	dd24      	ble.n	8012654 <__multadd+0xac>
 801260a:	6820      	ldr	r0, [r4, #0]
 801260c:	b281      	uxth	r1, r0
 801260e:	0c00      	lsrs	r0, r0, #16
 8012610:	fb02 5101 	mla	r1, r2, r1, r5
 8012614:	fb02 f000 	mul.w	r0, r2, r0
 8012618:	4625      	mov	r5, r4
 801261a:	eb00 4011 	add.w	r0, r0, r1, lsr #16
 801261e:	b289      	uxth	r1, r1
 8012620:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8012624:	f845 1b04 	str.w	r1, [r5], #4
 8012628:	6864      	ldr	r4, [r4, #4]
 801262a:	fa1f fc84 	uxth.w	ip, r4
 801262e:	0c21      	lsrs	r1, r4, #16
 8012630:	fb02 fc0c 	mul.w	ip, r2, ip
 8012634:	eb0c 4010 	add.w	r0, ip, r0, lsr #16
 8012638:	fb02 f101 	mul.w	r1, r2, r1
 801263c:	eb01 4110 	add.w	r1, r1, r0, lsr #16
 8012640:	462c      	mov	r4, r5
 8012642:	3302      	adds	r3, #2
 8012644:	b285      	uxth	r5, r0
 8012646:	eb05 4001 	add.w	r0, r5, r1, lsl #16
 801264a:	0c0d      	lsrs	r5, r1, #16
 801264c:	429f      	cmp	r7, r3
 801264e:	f844 0b04 	str.w	r0, [r4], #4
 8012652:	dcda      	bgt.n	801260a <__multadd+0x62>
 8012654:	b13d      	cbz	r5, 8012666 <__multadd+0xbe>
 8012656:	68b2      	ldr	r2, [r6, #8]
 8012658:	4297      	cmp	r7, r2
 801265a:	da07      	bge.n	801266c <__multadd+0xc4>
 801265c:	eb06 0287 	add.w	r2, r6, r7, lsl #2
 8012660:	3701      	adds	r7, #1
 8012662:	6155      	str	r5, [r2, #20]
 8012664:	6137      	str	r7, [r6, #16]
 8012666:	4630      	mov	r0, r6
 8012668:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801266c:	6873      	ldr	r3, [r6, #4]
 801266e:	4640      	mov	r0, r8
 8012670:	1c59      	adds	r1, r3, #1
 8012672:	f7ff ff69 	bl	8012548 <_Balloc>
 8012676:	6931      	ldr	r1, [r6, #16]
 8012678:	1c8a      	adds	r2, r1, #2
 801267a:	4604      	mov	r4, r0
 801267c:	f106 010c 	add.w	r1, r6, #12
 8012680:	f100 000c 	add.w	r0, r0, #12
 8012684:	0092      	lsls	r2, r2, #2
 8012686:	f7ff feb9 	bl	80123fc <memcpy>
 801268a:	6870      	ldr	r0, [r6, #4]
 801268c:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 8012690:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
 8012694:	6031      	str	r1, [r6, #0]
 8012696:	f843 6020 	str.w	r6, [r3, r0, lsl #2]
 801269a:	4626      	mov	r6, r4
 801269c:	e7de      	b.n	801265c <__multadd+0xb4>
 801269e:	bf00      	nop

080126a0 <__hi0bits>:
 80126a0:	0c02      	lsrs	r2, r0, #16
 80126a2:	4603      	mov	r3, r0
 80126a4:	d116      	bne.n	80126d4 <__hi0bits+0x34>
 80126a6:	0403      	lsls	r3, r0, #16
 80126a8:	2010      	movs	r0, #16
 80126aa:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80126ae:	d101      	bne.n	80126b4 <__hi0bits+0x14>
 80126b0:	3008      	adds	r0, #8
 80126b2:	021b      	lsls	r3, r3, #8
 80126b4:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80126b8:	d101      	bne.n	80126be <__hi0bits+0x1e>
 80126ba:	3004      	adds	r0, #4
 80126bc:	011b      	lsls	r3, r3, #4
 80126be:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80126c2:	d101      	bne.n	80126c8 <__hi0bits+0x28>
 80126c4:	3002      	adds	r0, #2
 80126c6:	009b      	lsls	r3, r3, #2
 80126c8:	2b00      	cmp	r3, #0
 80126ca:	db02      	blt.n	80126d2 <__hi0bits+0x32>
 80126cc:	005b      	lsls	r3, r3, #1
 80126ce:	d403      	bmi.n	80126d8 <__hi0bits+0x38>
 80126d0:	2020      	movs	r0, #32
 80126d2:	4770      	bx	lr
 80126d4:	2000      	movs	r0, #0
 80126d6:	e7e8      	b.n	80126aa <__hi0bits+0xa>
 80126d8:	3001      	adds	r0, #1
 80126da:	4770      	bx	lr

080126dc <__lo0bits>:
 80126dc:	6803      	ldr	r3, [r0, #0]
 80126de:	4602      	mov	r2, r0
 80126e0:	f013 0007 	ands.w	r0, r3, #7
 80126e4:	d007      	beq.n	80126f6 <__lo0bits+0x1a>
 80126e6:	07d9      	lsls	r1, r3, #31
 80126e8:	d41f      	bmi.n	801272a <__lo0bits+0x4e>
 80126ea:	0798      	lsls	r0, r3, #30
 80126ec:	d41f      	bmi.n	801272e <__lo0bits+0x52>
 80126ee:	0898      	lsrs	r0, r3, #2
 80126f0:	6010      	str	r0, [r2, #0]
 80126f2:	2002      	movs	r0, #2
 80126f4:	4770      	bx	lr
 80126f6:	b299      	uxth	r1, r3
 80126f8:	b909      	cbnz	r1, 80126fe <__lo0bits+0x22>
 80126fa:	0c1b      	lsrs	r3, r3, #16
 80126fc:	2010      	movs	r0, #16
 80126fe:	f013 0fff 	tst.w	r3, #255	; 0xff
 8012702:	d101      	bne.n	8012708 <__lo0bits+0x2c>
 8012704:	3008      	adds	r0, #8
 8012706:	0a1b      	lsrs	r3, r3, #8
 8012708:	0719      	lsls	r1, r3, #28
 801270a:	d101      	bne.n	8012710 <__lo0bits+0x34>
 801270c:	3004      	adds	r0, #4
 801270e:	091b      	lsrs	r3, r3, #4
 8012710:	0799      	lsls	r1, r3, #30
 8012712:	d101      	bne.n	8012718 <__lo0bits+0x3c>
 8012714:	3002      	adds	r0, #2
 8012716:	089b      	lsrs	r3, r3, #2
 8012718:	07d9      	lsls	r1, r3, #31
 801271a:	d404      	bmi.n	8012726 <__lo0bits+0x4a>
 801271c:	085b      	lsrs	r3, r3, #1
 801271e:	d101      	bne.n	8012724 <__lo0bits+0x48>
 8012720:	2020      	movs	r0, #32
 8012722:	4770      	bx	lr
 8012724:	3001      	adds	r0, #1
 8012726:	6013      	str	r3, [r2, #0]
 8012728:	4770      	bx	lr
 801272a:	2000      	movs	r0, #0
 801272c:	4770      	bx	lr
 801272e:	0859      	lsrs	r1, r3, #1
 8012730:	6011      	str	r1, [r2, #0]
 8012732:	2001      	movs	r0, #1
 8012734:	4770      	bx	lr
 8012736:	bf00      	nop

08012738 <__i2b>:
 8012738:	b510      	push	{r4, lr}
 801273a:	460c      	mov	r4, r1
 801273c:	2101      	movs	r1, #1
 801273e:	f7ff ff03 	bl	8012548 <_Balloc>
 8012742:	2201      	movs	r2, #1
 8012744:	6144      	str	r4, [r0, #20]
 8012746:	6102      	str	r2, [r0, #16]
 8012748:	bd10      	pop	{r4, pc}
 801274a:	bf00      	nop

0801274c <__multiply>:
 801274c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012750:	690c      	ldr	r4, [r1, #16]
 8012752:	6917      	ldr	r7, [r2, #16]
 8012754:	42bc      	cmp	r4, r7
 8012756:	b085      	sub	sp, #20
 8012758:	460e      	mov	r6, r1
 801275a:	4690      	mov	r8, r2
 801275c:	da04      	bge.n	8012768 <__multiply+0x1c>
 801275e:	4622      	mov	r2, r4
 8012760:	4646      	mov	r6, r8
 8012762:	463c      	mov	r4, r7
 8012764:	4688      	mov	r8, r1
 8012766:	4617      	mov	r7, r2
 8012768:	68b3      	ldr	r3, [r6, #8]
 801276a:	6871      	ldr	r1, [r6, #4]
 801276c:	19e2      	adds	r2, r4, r7
 801276e:	429a      	cmp	r2, r3
 8012770:	bfc8      	it	gt
 8012772:	3101      	addgt	r1, #1
 8012774:	9201      	str	r2, [sp, #4]
 8012776:	f7ff fee7 	bl	8012548 <_Balloc>
 801277a:	9901      	ldr	r1, [sp, #4]
 801277c:	9003      	str	r0, [sp, #12]
 801277e:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 8012782:	3314      	adds	r3, #20
 8012784:	3014      	adds	r0, #20
 8012786:	4298      	cmp	r0, r3
 8012788:	9302      	str	r3, [sp, #8]
 801278a:	d21a      	bcs.n	80127c2 <__multiply+0x76>
 801278c:	9902      	ldr	r1, [sp, #8]
 801278e:	9b03      	ldr	r3, [sp, #12]
 8012790:	43c2      	mvns	r2, r0
 8012792:	188a      	adds	r2, r1, r2
 8012794:	9902      	ldr	r1, [sp, #8]
 8012796:	3318      	adds	r3, #24
 8012798:	2500      	movs	r5, #0
 801279a:	4299      	cmp	r1, r3
 801279c:	6005      	str	r5, [r0, #0]
 801279e:	f3c2 0080 	ubfx	r0, r2, #2, #1
 80127a2:	d90e      	bls.n	80127c2 <__multiply+0x76>
 80127a4:	b128      	cbz	r0, 80127b2 <__multiply+0x66>
 80127a6:	601d      	str	r5, [r3, #0]
 80127a8:	9b03      	ldr	r3, [sp, #12]
 80127aa:	9a02      	ldr	r2, [sp, #8]
 80127ac:	331c      	adds	r3, #28
 80127ae:	429a      	cmp	r2, r3
 80127b0:	d907      	bls.n	80127c2 <__multiply+0x76>
 80127b2:	9802      	ldr	r0, [sp, #8]
 80127b4:	4619      	mov	r1, r3
 80127b6:	f841 5b04 	str.w	r5, [r1], #4
 80127ba:	605d      	str	r5, [r3, #4]
 80127bc:	1d0b      	adds	r3, r1, #4
 80127be:	4298      	cmp	r0, r3
 80127c0:	d8f8      	bhi.n	80127b4 <__multiply+0x68>
 80127c2:	eb08 0387 	add.w	r3, r8, r7, lsl #2
 80127c6:	3314      	adds	r3, #20
 80127c8:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 80127cc:	f108 0714 	add.w	r7, r8, #20
 80127d0:	3414      	adds	r4, #20
 80127d2:	429f      	cmp	r7, r3
 80127d4:	9300      	str	r3, [sp, #0]
 80127d6:	f106 0c14 	add.w	ip, r6, #20
 80127da:	f080 80f8 	bcs.w	80129ce <__multiply+0x282>
 80127de:	9803      	ldr	r0, [sp, #12]
 80127e0:	3018      	adds	r0, #24
 80127e2:	f857 3b04 	ldr.w	r3, [r7], #4
 80127e6:	b29a      	uxth	r2, r3
 80127e8:	2a00      	cmp	r2, #0
 80127ea:	d06e      	beq.n	80128ca <__multiply+0x17e>
 80127ec:	4661      	mov	r1, ip
 80127ee:	f850 5c04 	ldr.w	r5, [r0, #-4]
 80127f2:	f851 6b04 	ldr.w	r6, [r1], #4
 80127f6:	b2ab      	uxth	r3, r5
 80127f8:	fa1f f886 	uxth.w	r8, r6
 80127fc:	0c2d      	lsrs	r5, r5, #16
 80127fe:	0c36      	lsrs	r6, r6, #16
 8012800:	fb02 3308 	mla	r3, r2, r8, r3
 8012804:	fb02 5606 	mla	r6, r2, r6, r5
 8012808:	eb06 4613 	add.w	r6, r6, r3, lsr #16
 801280c:	ea6f 050c 	mvn.w	r5, ip
 8012810:	b29b      	uxth	r3, r3
 8012812:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8012816:	1965      	adds	r5, r4, r5
 8012818:	0c36      	lsrs	r6, r6, #16
 801281a:	428c      	cmp	r4, r1
 801281c:	f840 3c04 	str.w	r3, [r0, #-4]
 8012820:	f3c5 0580 	ubfx	r5, r5, #2, #1
 8012824:	4603      	mov	r3, r0
 8012826:	d94d      	bls.n	80128c4 <__multiply+0x178>
 8012828:	b1cd      	cbz	r5, 801285e <__multiply+0x112>
 801282a:	f8dc 5004 	ldr.w	r5, [ip, #4]
 801282e:	6803      	ldr	r3, [r0, #0]
 8012830:	fa1f f985 	uxth.w	r9, r5
 8012834:	fa1f f883 	uxth.w	r8, r3
 8012838:	0c2d      	lsrs	r5, r5, #16
 801283a:	0c1b      	lsrs	r3, r3, #16
 801283c:	fb02 8809 	mla	r8, r2, r9, r8
 8012840:	4446      	add	r6, r8
 8012842:	fb02 3505 	mla	r5, r2, r5, r3
 8012846:	eb05 4516 	add.w	r5, r5, r6, lsr #16
 801284a:	4603      	mov	r3, r0
 801284c:	b2b6      	uxth	r6, r6
 801284e:	ea46 4605 	orr.w	r6, r6, r5, lsl #16
 8012852:	3104      	adds	r1, #4
 8012854:	f843 6b04 	str.w	r6, [r3], #4
 8012858:	0c2e      	lsrs	r6, r5, #16
 801285a:	428c      	cmp	r4, r1
 801285c:	d932      	bls.n	80128c4 <__multiply+0x178>
 801285e:	460d      	mov	r5, r1
 8012860:	f8d3 e000 	ldr.w	lr, [r3]
 8012864:	f855 9b04 	ldr.w	r9, [r5], #4
 8012868:	fa1f fa8e 	uxth.w	sl, lr
 801286c:	fa1f fb89 	uxth.w	fp, r9
 8012870:	fb02 aa0b 	mla	sl, r2, fp, sl
 8012874:	ea4f 4919 	mov.w	r9, r9, lsr #16
 8012878:	ea4f 481e 	mov.w	r8, lr, lsr #16
 801287c:	4456      	add	r6, sl
 801287e:	fb02 8e09 	mla	lr, r2, r9, r8
 8012882:	eb0e 4916 	add.w	r9, lr, r6, lsr #16
 8012886:	4698      	mov	r8, r3
 8012888:	b2b6      	uxth	r6, r6
 801288a:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
 801288e:	f848 6b04 	str.w	r6, [r8], #4
 8012892:	684e      	ldr	r6, [r1, #4]
 8012894:	685b      	ldr	r3, [r3, #4]
 8012896:	fa1f fa86 	uxth.w	sl, r6
 801289a:	b299      	uxth	r1, r3
 801289c:	0c36      	lsrs	r6, r6, #16
 801289e:	0c1b      	lsrs	r3, r3, #16
 80128a0:	fb02 110a 	mla	r1, r2, sl, r1
 80128a4:	eb01 4119 	add.w	r1, r1, r9, lsr #16
 80128a8:	fb02 3606 	mla	r6, r2, r6, r3
 80128ac:	eb06 4611 	add.w	r6, r6, r1, lsr #16
 80128b0:	b289      	uxth	r1, r1
 80128b2:	4643      	mov	r3, r8
 80128b4:	ea41 4806 	orr.w	r8, r1, r6, lsl #16
 80128b8:	1d29      	adds	r1, r5, #4
 80128ba:	0c36      	lsrs	r6, r6, #16
 80128bc:	428c      	cmp	r4, r1
 80128be:	f843 8b04 	str.w	r8, [r3], #4
 80128c2:	d8cc      	bhi.n	801285e <__multiply+0x112>
 80128c4:	601e      	str	r6, [r3, #0]
 80128c6:	f857 3c04 	ldr.w	r3, [r7, #-4]
 80128ca:	0c1a      	lsrs	r2, r3, #16
 80128cc:	d07a      	beq.n	80129c4 <__multiply+0x278>
 80128ce:	f850 6c04 	ldr.w	r6, [r0, #-4]
 80128d2:	f8bc 5000 	ldrh.w	r5, [ip]
 80128d6:	0c31      	lsrs	r1, r6, #16
 80128d8:	fb02 1505 	mla	r5, r2, r5, r1
 80128dc:	b2b3      	uxth	r3, r6
 80128de:	ea43 4605 	orr.w	r6, r3, r5, lsl #16
 80128e2:	46e1      	mov	r9, ip
 80128e4:	4603      	mov	r3, r0
 80128e6:	f840 6c04 	str.w	r6, [r0, #-4]
 80128ea:	f859 1b04 	ldr.w	r1, [r9], #4
 80128ee:	f853 6b04 	ldr.w	r6, [r3], #4
 80128f2:	0c09      	lsrs	r1, r1, #16
 80128f4:	fa1f fa86 	uxth.w	sl, r6
 80128f8:	fb02 a101 	mla	r1, r2, r1, sl
 80128fc:	ea6f 0e0c 	mvn.w	lr, ip
 8012900:	eb04 080e 	add.w	r8, r4, lr
 8012904:	eb01 4115 	add.w	r1, r1, r5, lsr #16
 8012908:	454c      	cmp	r4, r9
 801290a:	f3c8 0a80 	ubfx	sl, r8, #2, #1
 801290e:	4605      	mov	r5, r0
 8012910:	ea4f 4811 	mov.w	r8, r1, lsr #16
 8012914:	d955      	bls.n	80129c2 <__multiply+0x276>
 8012916:	f1ba 0f00 	cmp.w	sl, #0
 801291a:	d01b      	beq.n	8012954 <__multiply+0x208>
 801291c:	f8bc 5004 	ldrh.w	r5, [ip, #4]
 8012920:	0c36      	lsrs	r6, r6, #16
 8012922:	fb02 6505 	mla	r5, r2, r5, r6
 8012926:	eb05 0e08 	add.w	lr, r5, r8
 801292a:	b289      	uxth	r1, r1
 801292c:	ea41 460e 	orr.w	r6, r1, lr, lsl #16
 8012930:	f843 6c04 	str.w	r6, [r3, #-4]
 8012934:	f859 1b04 	ldr.w	r1, [r9], #4
 8012938:	461d      	mov	r5, r3
 801293a:	f853 6b04 	ldr.w	r6, [r3], #4
 801293e:	0c09      	lsrs	r1, r1, #16
 8012940:	fa1f fa86 	uxth.w	sl, r6
 8012944:	fb02 a101 	mla	r1, r2, r1, sl
 8012948:	eb01 411e 	add.w	r1, r1, lr, lsr #16
 801294c:	454c      	cmp	r4, r9
 801294e:	ea4f 4811 	mov.w	r8, r1, lsr #16
 8012952:	d936      	bls.n	80129c2 <__multiply+0x276>
 8012954:	f8b9 b000 	ldrh.w	fp, [r9]
 8012958:	0c35      	lsrs	r5, r6, #16
 801295a:	fb02 5a0b 	mla	sl, r2, fp, r5
 801295e:	44c2      	add	sl, r8
 8012960:	b289      	uxth	r1, r1
 8012962:	461d      	mov	r5, r3
 8012964:	464e      	mov	r6, r9
 8012966:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 801296a:	f843 1c04 	str.w	r1, [r3, #-4]
 801296e:	f856 eb04 	ldr.w	lr, [r6], #4
 8012972:	f855 1b04 	ldr.w	r1, [r5], #4
 8012976:	f8d9 8004 	ldr.w	r8, [r9, #4]
 801297a:	fa1f fb81 	uxth.w	fp, r1
 801297e:	ea4f 491e 	mov.w	r9, lr, lsr #16
 8012982:	0c09      	lsrs	r1, r1, #16
 8012984:	fb02 be09 	mla	lr, r2, r9, fp
 8012988:	fa1f f888 	uxth.w	r8, r8
 801298c:	eb0e 491a 	add.w	r9, lr, sl, lsr #16
 8012990:	fb02 1e08 	mla	lr, r2, r8, r1
 8012994:	eb0e 4819 	add.w	r8, lr, r9, lsr #16
 8012998:	fa1f f189 	uxth.w	r1, r9
 801299c:	46b1      	mov	r9, r6
 801299e:	ea41 4608 	orr.w	r6, r1, r8, lsl #16
 80129a2:	f845 6c04 	str.w	r6, [r5, #-4]
 80129a6:	f859 1b04 	ldr.w	r1, [r9], #4
 80129aa:	685e      	ldr	r6, [r3, #4]
 80129ac:	0c09      	lsrs	r1, r1, #16
 80129ae:	b2b3      	uxth	r3, r6
 80129b0:	fb02 3301 	mla	r3, r2, r1, r3
 80129b4:	eb03 4118 	add.w	r1, r3, r8, lsr #16
 80129b8:	1d2b      	adds	r3, r5, #4
 80129ba:	454c      	cmp	r4, r9
 80129bc:	ea4f 4811 	mov.w	r8, r1, lsr #16
 80129c0:	d8c8      	bhi.n	8012954 <__multiply+0x208>
 80129c2:	6029      	str	r1, [r5, #0]
 80129c4:	9a00      	ldr	r2, [sp, #0]
 80129c6:	3004      	adds	r0, #4
 80129c8:	42ba      	cmp	r2, r7
 80129ca:	f63f af0a 	bhi.w	80127e2 <__multiply+0x96>
 80129ce:	9901      	ldr	r1, [sp, #4]
 80129d0:	2900      	cmp	r1, #0
 80129d2:	dd1a      	ble.n	8012a0a <__multiply+0x2be>
 80129d4:	9b02      	ldr	r3, [sp, #8]
 80129d6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80129da:	3b04      	subs	r3, #4
 80129dc:	b9a8      	cbnz	r0, 8012a0a <__multiply+0x2be>
 80129de:	9901      	ldr	r1, [sp, #4]
 80129e0:	1e4a      	subs	r2, r1, #1
 80129e2:	07d0      	lsls	r0, r2, #31
 80129e4:	d517      	bpl.n	8012a16 <__multiply+0x2ca>
 80129e6:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 80129ea:	9201      	str	r2, [sp, #4]
 80129ec:	b968      	cbnz	r0, 8012a0a <__multiply+0x2be>
 80129ee:	9a01      	ldr	r2, [sp, #4]
 80129f0:	e008      	b.n	8012a04 <__multiply+0x2b8>
 80129f2:	f853 1c04 	ldr.w	r1, [r3, #-4]
 80129f6:	3b04      	subs	r3, #4
 80129f8:	b931      	cbnz	r1, 8012a08 <__multiply+0x2bc>
 80129fa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80129fe:	3a01      	subs	r2, #1
 8012a00:	3b04      	subs	r3, #4
 8012a02:	b908      	cbnz	r0, 8012a08 <__multiply+0x2bc>
 8012a04:	3a01      	subs	r2, #1
 8012a06:	d1f4      	bne.n	80129f2 <__multiply+0x2a6>
 8012a08:	9201      	str	r2, [sp, #4]
 8012a0a:	9901      	ldr	r1, [sp, #4]
 8012a0c:	9803      	ldr	r0, [sp, #12]
 8012a0e:	6101      	str	r1, [r0, #16]
 8012a10:	b005      	add	sp, #20
 8012a12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a16:	460a      	mov	r2, r1
 8012a18:	e7f4      	b.n	8012a04 <__multiply+0x2b8>
 8012a1a:	bf00      	nop

08012a1c <__pow5mult>:
 8012a1c:	f012 0303 	ands.w	r3, r2, #3
 8012a20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012a24:	4614      	mov	r4, r2
 8012a26:	4680      	mov	r8, r0
 8012a28:	460f      	mov	r7, r1
 8012a2a:	d12b      	bne.n	8012a84 <__pow5mult+0x68>
 8012a2c:	10a4      	asrs	r4, r4, #2
 8012a2e:	d01b      	beq.n	8012a68 <__pow5mult+0x4c>
 8012a30:	f8d8 6048 	ldr.w	r6, [r8, #72]	; 0x48
 8012a34:	b92e      	cbnz	r6, 8012a42 <__pow5mult+0x26>
 8012a36:	e02e      	b.n	8012a96 <__pow5mult+0x7a>
 8012a38:	1064      	asrs	r4, r4, #1
 8012a3a:	d015      	beq.n	8012a68 <__pow5mult+0x4c>
 8012a3c:	6835      	ldr	r5, [r6, #0]
 8012a3e:	b1b5      	cbz	r5, 8012a6e <__pow5mult+0x52>
 8012a40:	462e      	mov	r6, r5
 8012a42:	07e3      	lsls	r3, r4, #31
 8012a44:	d5f8      	bpl.n	8012a38 <__pow5mult+0x1c>
 8012a46:	4639      	mov	r1, r7
 8012a48:	4632      	mov	r2, r6
 8012a4a:	4640      	mov	r0, r8
 8012a4c:	f7ff fe7e 	bl	801274c <__multiply>
 8012a50:	b1b7      	cbz	r7, 8012a80 <__pow5mult+0x64>
 8012a52:	687a      	ldr	r2, [r7, #4]
 8012a54:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 8012a58:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012a5c:	1064      	asrs	r4, r4, #1
 8012a5e:	6039      	str	r1, [r7, #0]
 8012a60:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
 8012a64:	4607      	mov	r7, r0
 8012a66:	d1e9      	bne.n	8012a3c <__pow5mult+0x20>
 8012a68:	4638      	mov	r0, r7
 8012a6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012a6e:	4631      	mov	r1, r6
 8012a70:	4632      	mov	r2, r6
 8012a72:	4640      	mov	r0, r8
 8012a74:	f7ff fe6a 	bl	801274c <__multiply>
 8012a78:	6030      	str	r0, [r6, #0]
 8012a7a:	6005      	str	r5, [r0, #0]
 8012a7c:	4606      	mov	r6, r0
 8012a7e:	e7e0      	b.n	8012a42 <__pow5mult+0x26>
 8012a80:	4607      	mov	r7, r0
 8012a82:	e7d9      	b.n	8012a38 <__pow5mult+0x1c>
 8012a84:	1e5d      	subs	r5, r3, #1
 8012a86:	4a09      	ldr	r2, [pc, #36]	; (8012aac <__pow5mult+0x90>)
 8012a88:	2300      	movs	r3, #0
 8012a8a:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 8012a8e:	f7ff fd8b 	bl	80125a8 <__multadd>
 8012a92:	4607      	mov	r7, r0
 8012a94:	e7ca      	b.n	8012a2c <__pow5mult+0x10>
 8012a96:	4640      	mov	r0, r8
 8012a98:	f240 2171 	movw	r1, #625	; 0x271
 8012a9c:	f7ff fe4c 	bl	8012738 <__i2b>
 8012aa0:	4606      	mov	r6, r0
 8012aa2:	f8c8 0048 	str.w	r0, [r8, #72]	; 0x48
 8012aa6:	2000      	movs	r0, #0
 8012aa8:	6030      	str	r0, [r6, #0]
 8012aaa:	e7ca      	b.n	8012a42 <__pow5mult+0x26>
 8012aac:	08013fb0 	.word	0x08013fb0

08012ab0 <__lshift>:
 8012ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ab4:	4617      	mov	r7, r2
 8012ab6:	690a      	ldr	r2, [r1, #16]
 8012ab8:	688b      	ldr	r3, [r1, #8]
 8012aba:	117e      	asrs	r6, r7, #5
 8012abc:	b083      	sub	sp, #12
 8012abe:	18b4      	adds	r4, r6, r2
 8012ac0:	9401      	str	r4, [sp, #4]
 8012ac2:	3401      	adds	r4, #1
 8012ac4:	429c      	cmp	r4, r3
 8012ac6:	460d      	mov	r5, r1
 8012ac8:	4680      	mov	r8, r0
 8012aca:	6849      	ldr	r1, [r1, #4]
 8012acc:	dd03      	ble.n	8012ad6 <__lshift+0x26>
 8012ace:	005b      	lsls	r3, r3, #1
 8012ad0:	3101      	adds	r1, #1
 8012ad2:	429c      	cmp	r4, r3
 8012ad4:	dcfb      	bgt.n	8012ace <__lshift+0x1e>
 8012ad6:	4640      	mov	r0, r8
 8012ad8:	f7ff fd36 	bl	8012548 <_Balloc>
 8012adc:	2e00      	cmp	r6, #0
 8012ade:	f100 0114 	add.w	r1, r0, #20
 8012ae2:	dd1f      	ble.n	8012b24 <__lshift+0x74>
 8012ae4:	2301      	movs	r3, #1
 8012ae6:	1e72      	subs	r2, r6, #1
 8012ae8:	f04f 0c00 	mov.w	ip, #0
 8012aec:	42b3      	cmp	r3, r6
 8012aee:	f8c1 c000 	str.w	ip, [r1]
 8012af2:	ea02 0103 	and.w	r1, r2, r3
 8012af6:	f100 0218 	add.w	r2, r0, #24
 8012afa:	d010      	beq.n	8012b1e <__lshift+0x6e>
 8012afc:	b131      	cbz	r1, 8012b0c <__lshift+0x5c>
 8012afe:	2302      	movs	r3, #2
 8012b00:	42b3      	cmp	r3, r6
 8012b02:	f8c2 c000 	str.w	ip, [r2]
 8012b06:	f100 021c 	add.w	r2, r0, #28
 8012b0a:	d008      	beq.n	8012b1e <__lshift+0x6e>
 8012b0c:	4611      	mov	r1, r2
 8012b0e:	3302      	adds	r3, #2
 8012b10:	f841 cb04 	str.w	ip, [r1], #4
 8012b14:	f8c2 c004 	str.w	ip, [r2, #4]
 8012b18:	1d0a      	adds	r2, r1, #4
 8012b1a:	42b3      	cmp	r3, r6
 8012b1c:	d1f6      	bne.n	8012b0c <__lshift+0x5c>
 8012b1e:	eb00 0183 	add.w	r1, r0, r3, lsl #2
 8012b22:	3114      	adds	r1, #20
 8012b24:	692e      	ldr	r6, [r5, #16]
 8012b26:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 8012b2a:	3614      	adds	r6, #20
 8012b2c:	f017 071f 	ands.w	r7, r7, #31
 8012b30:	f105 0e14 	add.w	lr, r5, #20
 8012b34:	9700      	str	r7, [sp, #0]
 8012b36:	d05b      	beq.n	8012bf0 <__lshift+0x140>
 8012b38:	f8de 2000 	ldr.w	r2, [lr]
 8012b3c:	fa02 f207 	lsl.w	r2, r2, r7
 8012b40:	f105 0318 	add.w	r3, r5, #24
 8012b44:	f841 2b04 	str.w	r2, [r1], #4
 8012b48:	ea6f 090e 	mvn.w	r9, lr
 8012b4c:	f853 2c04 	ldr.w	r2, [r3, #-4]
 8012b50:	eb06 0a09 	add.w	sl, r6, r9
 8012b54:	f1c7 0e20 	rsb	lr, r7, #32
 8012b58:	429e      	cmp	r6, r3
 8012b5a:	f3ca 0a80 	ubfx	sl, sl, #2, #1
 8012b5e:	fa22 f90e 	lsr.w	r9, r2, lr
 8012b62:	d931      	bls.n	8012bc8 <__lshift+0x118>
 8012b64:	f1ba 0f00 	cmp.w	sl, #0
 8012b68:	d00f      	beq.n	8012b8a <__lshift+0xda>
 8012b6a:	681f      	ldr	r7, [r3, #0]
 8012b6c:	9b00      	ldr	r3, [sp, #0]
 8012b6e:	fa07 f703 	lsl.w	r7, r7, r3
 8012b72:	ea49 0207 	orr.w	r2, r9, r7
 8012b76:	f105 031c 	add.w	r3, r5, #28
 8012b7a:	f841 2b04 	str.w	r2, [r1], #4
 8012b7e:	f853 7c04 	ldr.w	r7, [r3, #-4]
 8012b82:	429e      	cmp	r6, r3
 8012b84:	fa27 f90e 	lsr.w	r9, r7, lr
 8012b88:	d91e      	bls.n	8012bc8 <__lshift+0x118>
 8012b8a:	681a      	ldr	r2, [r3, #0]
 8012b8c:	f8dd b000 	ldr.w	fp, [sp]
 8012b90:	460f      	mov	r7, r1
 8012b92:	fa02 fc0b 	lsl.w	ip, r2, fp
 8012b96:	ea49 090c 	orr.w	r9, r9, ip
 8012b9a:	f847 9b04 	str.w	r9, [r7], #4
 8012b9e:	461a      	mov	r2, r3
 8012ba0:	f8d3 a004 	ldr.w	sl, [r3, #4]
 8012ba4:	f852 3b04 	ldr.w	r3, [r2], #4
 8012ba8:	fa0a fc0b 	lsl.w	ip, sl, fp
 8012bac:	fa23 fb0e 	lsr.w	fp, r3, lr
 8012bb0:	ea4b 0a0c 	orr.w	sl, fp, ip
 8012bb4:	4613      	mov	r3, r2
 8012bb6:	f8c1 a004 	str.w	sl, [r1, #4]
 8012bba:	f853 9b04 	ldr.w	r9, [r3], #4
 8012bbe:	1d39      	adds	r1, r7, #4
 8012bc0:	429e      	cmp	r6, r3
 8012bc2:	fa29 f90e 	lsr.w	r9, r9, lr
 8012bc6:	d8e0      	bhi.n	8012b8a <__lshift+0xda>
 8012bc8:	f8c1 9000 	str.w	r9, [r1]
 8012bcc:	f1b9 0f00 	cmp.w	r9, #0
 8012bd0:	d001      	beq.n	8012bd6 <__lshift+0x126>
 8012bd2:	9c01      	ldr	r4, [sp, #4]
 8012bd4:	3402      	adds	r4, #2
 8012bd6:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 8012bda:	686a      	ldr	r2, [r5, #4]
 8012bdc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012be0:	3c01      	subs	r4, #1
 8012be2:	6104      	str	r4, [r0, #16]
 8012be4:	6029      	str	r1, [r5, #0]
 8012be6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8012bea:	b003      	add	sp, #12
 8012bec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012bf0:	ea6f 030e 	mvn.w	r3, lr
 8012bf4:	f8de 7000 	ldr.w	r7, [lr]
 8012bf8:	f105 0218 	add.w	r2, r5, #24
 8012bfc:	18f3      	adds	r3, r6, r3
 8012bfe:	4296      	cmp	r6, r2
 8012c00:	f841 7b04 	str.w	r7, [r1], #4
 8012c04:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8012c08:	d9e5      	bls.n	8012bd6 <__lshift+0x126>
 8012c0a:	b133      	cbz	r3, 8012c1a <__lshift+0x16a>
 8012c0c:	6813      	ldr	r3, [r2, #0]
 8012c0e:	f105 021c 	add.w	r2, r5, #28
 8012c12:	4296      	cmp	r6, r2
 8012c14:	f841 3b04 	str.w	r3, [r1], #4
 8012c18:	d9dd      	bls.n	8012bd6 <__lshift+0x126>
 8012c1a:	4694      	mov	ip, r2
 8012c1c:	460f      	mov	r7, r1
 8012c1e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8012c22:	f847 3b04 	str.w	r3, [r7], #4
 8012c26:	6853      	ldr	r3, [r2, #4]
 8012c28:	f10c 0204 	add.w	r2, ip, #4
 8012c2c:	604b      	str	r3, [r1, #4]
 8012c2e:	1d39      	adds	r1, r7, #4
 8012c30:	4296      	cmp	r6, r2
 8012c32:	d8f2      	bhi.n	8012c1a <__lshift+0x16a>
 8012c34:	e7cf      	b.n	8012bd6 <__lshift+0x126>
 8012c36:	bf00      	nop

08012c38 <__mcmp>:
 8012c38:	b4f0      	push	{r4, r5, r6, r7}
 8012c3a:	690b      	ldr	r3, [r1, #16]
 8012c3c:	4605      	mov	r5, r0
 8012c3e:	6900      	ldr	r0, [r0, #16]
 8012c40:	1ac0      	subs	r0, r0, r3
 8012c42:	d124      	bne.n	8012c8e <__mcmp+0x56>
 8012c44:	1d1a      	adds	r2, r3, #4
 8012c46:	0094      	lsls	r4, r2, #2
 8012c48:	192b      	adds	r3, r5, r4
 8012c4a:	1d1e      	adds	r6, r3, #4
 8012c4c:	1909      	adds	r1, r1, r4
 8012c4e:	3514      	adds	r5, #20
 8012c50:	f856 4c04 	ldr.w	r4, [r6, #-4]
 8012c54:	680a      	ldr	r2, [r1, #0]
 8012c56:	43ef      	mvns	r7, r5
 8012c58:	19be      	adds	r6, r7, r6
 8012c5a:	4294      	cmp	r4, r2
 8012c5c:	f3c6 0680 	ubfx	r6, r6, #2, #1
 8012c60:	d110      	bne.n	8012c84 <__mcmp+0x4c>
 8012c62:	429d      	cmp	r5, r3
 8012c64:	d213      	bcs.n	8012c8e <__mcmp+0x56>
 8012c66:	b13e      	cbz	r6, 8012c78 <__mcmp+0x40>
 8012c68:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8012c6c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8012c70:	4294      	cmp	r4, r2
 8012c72:	d107      	bne.n	8012c84 <__mcmp+0x4c>
 8012c74:	429d      	cmp	r5, r3
 8012c76:	d20a      	bcs.n	8012c8e <__mcmp+0x56>
 8012c78:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8012c7c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8012c80:	4294      	cmp	r4, r2
 8012c82:	d0f1      	beq.n	8012c68 <__mcmp+0x30>
 8012c84:	42a2      	cmp	r2, r4
 8012c86:	bf94      	ite	ls
 8012c88:	2001      	movls	r0, #1
 8012c8a:	f04f 30ff 	movhi.w	r0, #4294967295
 8012c8e:	bcf0      	pop	{r4, r5, r6, r7}
 8012c90:	4770      	bx	lr
 8012c92:	bf00      	nop

08012c94 <__mdiff>:
 8012c94:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c98:	460f      	mov	r7, r1
 8012c9a:	4605      	mov	r5, r0
 8012c9c:	4611      	mov	r1, r2
 8012c9e:	4638      	mov	r0, r7
 8012ca0:	4693      	mov	fp, r2
 8012ca2:	f7ff ffc9 	bl	8012c38 <__mcmp>
 8012ca6:	1e04      	subs	r4, r0, #0
 8012ca8:	f000 80f1 	beq.w	8012e8e <__mdiff+0x1fa>
 8012cac:	f2c0 80ea 	blt.w	8012e84 <__mdiff+0x1f0>
 8012cb0:	2400      	movs	r4, #0
 8012cb2:	4628      	mov	r0, r5
 8012cb4:	6879      	ldr	r1, [r7, #4]
 8012cb6:	f7ff fc47 	bl	8012548 <_Balloc>
 8012cba:	f8db 6014 	ldr.w	r6, [fp, #20]
 8012cbe:	697a      	ldr	r2, [r7, #20]
 8012cc0:	f8db 5010 	ldr.w	r5, [fp, #16]
 8012cc4:	60c4      	str	r4, [r0, #12]
 8012cc6:	fa1f fc82 	uxth.w	ip, r2
 8012cca:	ea4f 4a16 	mov.w	sl, r6, lsr #16
 8012cce:	b2b4      	uxth	r4, r6
 8012cd0:	ebc4 060c 	rsb	r6, r4, ip
 8012cd4:	693b      	ldr	r3, [r7, #16]
 8012cd6:	eb0b 0585 	add.w	r5, fp, r5, lsl #2
 8012cda:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8012cde:	f10b 0114 	add.w	r1, fp, #20
 8012ce2:	eb02 4a26 	add.w	sl, r2, r6, asr #16
 8012ce6:	f105 0814 	add.w	r8, r5, #20
 8012cea:	43c9      	mvns	r1, r1
 8012cec:	b2b4      	uxth	r4, r6
 8012cee:	f10b 0618 	add.w	r6, fp, #24
 8012cf2:	eb08 0201 	add.w	r2, r8, r1
 8012cf6:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8012cfa:	eb07 0983 	add.w	r9, r7, r3, lsl #2
 8012cfe:	f100 0518 	add.w	r5, r0, #24
 8012d02:	45b0      	cmp	r8, r6
 8012d04:	f3c2 0180 	ubfx	r1, r2, #2, #1
 8012d08:	6144      	str	r4, [r0, #20]
 8012d0a:	f109 0914 	add.w	r9, r9, #20
 8012d0e:	f107 0c18 	add.w	ip, r7, #24
 8012d12:	ea4f 4a2a 	mov.w	sl, sl, asr #16
 8012d16:	462a      	mov	r2, r5
 8012d18:	d952      	bls.n	8012dc0 <__mdiff+0x12c>
 8012d1a:	b1d9      	cbz	r1, 8012d54 <__mdiff+0xc0>
 8012d1c:	f8dc 2000 	ldr.w	r2, [ip]
 8012d20:	6836      	ldr	r6, [r6, #0]
 8012d22:	fa1a fe82 	uxtah	lr, sl, r2
 8012d26:	0c31      	lsrs	r1, r6, #16
 8012d28:	b2b4      	uxth	r4, r6
 8012d2a:	ebc4 060e 	rsb	r6, r4, lr
 8012d2e:	ebc1 4c12 	rsb	ip, r1, r2, lsr #16
 8012d32:	eb0c 4a26 	add.w	sl, ip, r6, asr #16
 8012d36:	b2b2      	uxth	r2, r6
 8012d38:	ea42 440a 	orr.w	r4, r2, sl, lsl #16
 8012d3c:	f10b 061c 	add.w	r6, fp, #28
 8012d40:	602c      	str	r4, [r5, #0]
 8012d42:	45b0      	cmp	r8, r6
 8012d44:	f100 051c 	add.w	r5, r0, #28
 8012d48:	f107 0c1c 	add.w	ip, r7, #28
 8012d4c:	ea4f 4a2a 	mov.w	sl, sl, asr #16
 8012d50:	462a      	mov	r2, r5
 8012d52:	d935      	bls.n	8012dc0 <__mdiff+0x12c>
 8012d54:	4662      	mov	r2, ip
 8012d56:	4637      	mov	r7, r6
 8012d58:	f852 1b04 	ldr.w	r1, [r2], #4
 8012d5c:	f857 4b04 	ldr.w	r4, [r7], #4
 8012d60:	fa1a fe81 	uxtah	lr, sl, r1
 8012d64:	fa1f fb84 	uxth.w	fp, r4
 8012d68:	0c24      	lsrs	r4, r4, #16
 8012d6a:	ebcb 0a0e 	rsb	sl, fp, lr
 8012d6e:	ebc4 4111 	rsb	r1, r4, r1, lsr #16
 8012d72:	eb01 442a 	add.w	r4, r1, sl, asr #16
 8012d76:	fa1f fe8a 	uxth.w	lr, sl
 8012d7a:	4629      	mov	r1, r5
 8012d7c:	ea4e 4b04 	orr.w	fp, lr, r4, lsl #16
 8012d80:	f841 bb04 	str.w	fp, [r1], #4
 8012d84:	f8dc c004 	ldr.w	ip, [ip, #4]
 8012d88:	6876      	ldr	r6, [r6, #4]
 8012d8a:	fa1f fa8c 	uxth.w	sl, ip
 8012d8e:	eb0a 4424 	add.w	r4, sl, r4, asr #16
 8012d92:	fa1f fb86 	uxth.w	fp, r6
 8012d96:	ea4f 4616 	mov.w	r6, r6, lsr #16
 8012d9a:	ebcb 0404 	rsb	r4, fp, r4
 8012d9e:	ebc6 4e1c 	rsb	lr, r6, ip, lsr #16
 8012da2:	eb0e 4a24 	add.w	sl, lr, r4, asr #16
 8012da6:	b2a6      	uxth	r6, r4
 8012da8:	ea46 440a 	orr.w	r4, r6, sl, lsl #16
 8012dac:	1d3e      	adds	r6, r7, #4
 8012dae:	606c      	str	r4, [r5, #4]
 8012db0:	1d0d      	adds	r5, r1, #4
 8012db2:	45b0      	cmp	r8, r6
 8012db4:	f102 0c04 	add.w	ip, r2, #4
 8012db8:	ea4f 4a2a 	mov.w	sl, sl, asr #16
 8012dbc:	462a      	mov	r2, r5
 8012dbe:	d8c9      	bhi.n	8012d54 <__mdiff+0xc0>
 8012dc0:	45e1      	cmp	r9, ip
 8012dc2:	d955      	bls.n	8012e70 <__mdiff+0x1dc>
 8012dc4:	4662      	mov	r2, ip
 8012dc6:	ea6f 040c 	mvn.w	r4, ip
 8012dca:	f852 1b04 	ldr.w	r1, [r2], #4
 8012dce:	fa1a fe81 	uxtah	lr, sl, r1
 8012dd2:	ea4f 4811 	mov.w	r8, r1, lsr #16
 8012dd6:	eb08 482e 	add.w	r8, r8, lr, asr #16
 8012dda:	fa1f fa8e 	uxth.w	sl, lr
 8012dde:	4629      	mov	r1, r5
 8012de0:	eb09 0604 	add.w	r6, r9, r4
 8012de4:	4591      	cmp	r9, r2
 8012de6:	ea4a 4408 	orr.w	r4, sl, r8, lsl #16
 8012dea:	f841 4b04 	str.w	r4, [r1], #4
 8012dee:	f3c6 0680 	ubfx	r6, r6, #2, #1
 8012df2:	ea4f 4828 	mov.w	r8, r8, asr #16
 8012df6:	d933      	bls.n	8012e60 <__mdiff+0x1cc>
 8012df8:	b186      	cbz	r6, 8012e1c <__mdiff+0x188>
 8012dfa:	f852 4b04 	ldr.w	r4, [r2], #4
 8012dfe:	fa18 fe84 	uxtah	lr, r8, r4
 8012e02:	0c26      	lsrs	r6, r4, #16
 8012e04:	eb06 462e 	add.w	r6, r6, lr, asr #16
 8012e08:	fa1f f88e 	uxth.w	r8, lr
 8012e0c:	ea48 4406 	orr.w	r4, r8, r6, lsl #16
 8012e10:	4591      	cmp	r9, r2
 8012e12:	f841 4b04 	str.w	r4, [r1], #4
 8012e16:	ea4f 4826 	mov.w	r8, r6, asr #16
 8012e1a:	d921      	bls.n	8012e60 <__mdiff+0x1cc>
 8012e1c:	4617      	mov	r7, r2
 8012e1e:	460e      	mov	r6, r1
 8012e20:	f857 4b04 	ldr.w	r4, [r7], #4
 8012e24:	fa18 fe84 	uxtah	lr, r8, r4
 8012e28:	0c24      	lsrs	r4, r4, #16
 8012e2a:	eb04 442e 	add.w	r4, r4, lr, asr #16
 8012e2e:	fa1f f88e 	uxth.w	r8, lr
 8012e32:	ea48 4e04 	orr.w	lr, r8, r4, lsl #16
 8012e36:	f846 eb04 	str.w	lr, [r6], #4
 8012e3a:	6852      	ldr	r2, [r2, #4]
 8012e3c:	fa1f f882 	uxth.w	r8, r2
 8012e40:	eb08 4424 	add.w	r4, r8, r4, asr #16
 8012e44:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8012e48:	eb02 4e24 	add.w	lr, r2, r4, asr #16
 8012e4c:	b2a4      	uxth	r4, r4
 8012e4e:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8012e52:	1d3a      	adds	r2, r7, #4
 8012e54:	604c      	str	r4, [r1, #4]
 8012e56:	1d31      	adds	r1, r6, #4
 8012e58:	4591      	cmp	r9, r2
 8012e5a:	ea4f 482e 	mov.w	r8, lr, asr #16
 8012e5e:	d8dd      	bhi.n	8012e1c <__mdiff+0x188>
 8012e60:	ea6f 010c 	mvn.w	r1, ip
 8012e64:	eb01 0209 	add.w	r2, r1, r9
 8012e68:	f022 0103 	bic.w	r1, r2, #3
 8012e6c:	1d0a      	adds	r2, r1, #4
 8012e6e:	18aa      	adds	r2, r5, r2
 8012e70:	3a04      	subs	r2, #4
 8012e72:	b924      	cbnz	r4, 8012e7e <__mdiff+0x1ea>
 8012e74:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8012e78:	3b01      	subs	r3, #1
 8012e7a:	2900      	cmp	r1, #0
 8012e7c:	d0fa      	beq.n	8012e74 <__mdiff+0x1e0>
 8012e7e:	6103      	str	r3, [r0, #16]
 8012e80:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012e84:	463b      	mov	r3, r7
 8012e86:	2401      	movs	r4, #1
 8012e88:	465f      	mov	r7, fp
 8012e8a:	469b      	mov	fp, r3
 8012e8c:	e711      	b.n	8012cb2 <__mdiff+0x1e>
 8012e8e:	4628      	mov	r0, r5
 8012e90:	4621      	mov	r1, r4
 8012e92:	f7ff fb59 	bl	8012548 <_Balloc>
 8012e96:	2201      	movs	r2, #1
 8012e98:	6102      	str	r2, [r0, #16]
 8012e9a:	6144      	str	r4, [r0, #20]
 8012e9c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012ea0 <__d2b>:
 8012ea0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012ea4:	4689      	mov	r9, r1
 8012ea6:	b083      	sub	sp, #12
 8012ea8:	2101      	movs	r1, #1
 8012eaa:	ec55 4b10 	vmov	r4, r5, d0
 8012eae:	4690      	mov	r8, r2
 8012eb0:	f7ff fb4a 	bl	8012548 <_Balloc>
 8012eb4:	f3c5 570a 	ubfx	r7, r5, #20, #11
 8012eb8:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
 8012ebc:	4606      	mov	r6, r0
 8012ebe:	f423 0070 	bic.w	r0, r3, #15728640	; 0xf00000
 8012ec2:	b10f      	cbz	r7, 8012ec8 <__d2b+0x28>
 8012ec4:	f440 1080 	orr.w	r0, r0, #1048576	; 0x100000
 8012ec8:	9001      	str	r0, [sp, #4]
 8012eca:	2c00      	cmp	r4, #0
 8012ecc:	d022      	beq.n	8012f14 <__d2b+0x74>
 8012ece:	aa02      	add	r2, sp, #8
 8012ed0:	4668      	mov	r0, sp
 8012ed2:	f842 4d08 	str.w	r4, [r2, #-8]!
 8012ed6:	f7ff fc01 	bl	80126dc <__lo0bits>
 8012eda:	9b01      	ldr	r3, [sp, #4]
 8012edc:	2800      	cmp	r0, #0
 8012ede:	d12d      	bne.n	8012f3c <__d2b+0x9c>
 8012ee0:	9c00      	ldr	r4, [sp, #0]
 8012ee2:	6174      	str	r4, [r6, #20]
 8012ee4:	2b00      	cmp	r3, #0
 8012ee6:	bf0c      	ite	eq
 8012ee8:	2401      	moveq	r4, #1
 8012eea:	2402      	movne	r4, #2
 8012eec:	61b3      	str	r3, [r6, #24]
 8012eee:	6134      	str	r4, [r6, #16]
 8012ef0:	b9d7      	cbnz	r7, 8012f28 <__d2b+0x88>
 8012ef2:	eb06 0284 	add.w	r2, r6, r4, lsl #2
 8012ef6:	f2a0 4332 	subw	r3, r0, #1074	; 0x432
 8012efa:	6910      	ldr	r0, [r2, #16]
 8012efc:	f8c9 3000 	str.w	r3, [r9]
 8012f00:	f7ff fbce 	bl	80126a0 <__hi0bits>
 8012f04:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
 8012f08:	f8c8 0000 	str.w	r0, [r8]
 8012f0c:	4630      	mov	r0, r6
 8012f0e:	b003      	add	sp, #12
 8012f10:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012f14:	a801      	add	r0, sp, #4
 8012f16:	f7ff fbe1 	bl	80126dc <__lo0bits>
 8012f1a:	9901      	ldr	r1, [sp, #4]
 8012f1c:	2401      	movs	r4, #1
 8012f1e:	6171      	str	r1, [r6, #20]
 8012f20:	6134      	str	r4, [r6, #16]
 8012f22:	3020      	adds	r0, #32
 8012f24:	2f00      	cmp	r7, #0
 8012f26:	d0e4      	beq.n	8012ef2 <__d2b+0x52>
 8012f28:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
 8012f2c:	183f      	adds	r7, r7, r0
 8012f2e:	f1c0 0135 	rsb	r1, r0, #53	; 0x35
 8012f32:	f8c9 7000 	str.w	r7, [r9]
 8012f36:	f8c8 1000 	str.w	r1, [r8]
 8012f3a:	e7e7      	b.n	8012f0c <__d2b+0x6c>
 8012f3c:	f1c0 0120 	rsb	r1, r0, #32
 8012f40:	9a00      	ldr	r2, [sp, #0]
 8012f42:	fa03 f401 	lsl.w	r4, r3, r1
 8012f46:	ea44 0102 	orr.w	r1, r4, r2
 8012f4a:	fa23 f300 	lsr.w	r3, r3, r0
 8012f4e:	6171      	str	r1, [r6, #20]
 8012f50:	9301      	str	r3, [sp, #4]
 8012f52:	e7c7      	b.n	8012ee4 <__d2b+0x44>

08012f54 <_sbrk_r>:
 8012f54:	b538      	push	{r3, r4, r5, lr}
 8012f56:	4c07      	ldr	r4, [pc, #28]	; (8012f74 <_sbrk_r+0x20>)
 8012f58:	2300      	movs	r3, #0
 8012f5a:	4605      	mov	r5, r0
 8012f5c:	4608      	mov	r0, r1
 8012f5e:	6023      	str	r3, [r4, #0]
 8012f60:	f7f0 fa44 	bl	80033ec <_sbrk>
 8012f64:	1c43      	adds	r3, r0, #1
 8012f66:	d000      	beq.n	8012f6a <_sbrk_r+0x16>
 8012f68:	bd38      	pop	{r3, r4, r5, pc}
 8012f6a:	6821      	ldr	r1, [r4, #0]
 8012f6c:	2900      	cmp	r1, #0
 8012f6e:	d0fb      	beq.n	8012f68 <_sbrk_r+0x14>
 8012f70:	6029      	str	r1, [r5, #0]
 8012f72:	bd38      	pop	{r3, r4, r5, pc}
 8012f74:	20000a1c 	.word	0x20000a1c

08012f78 <__sread>:
 8012f78:	b510      	push	{r4, lr}
 8012f7a:	460c      	mov	r4, r1
 8012f7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012f80:	f000 fce4 	bl	801394c <_read_r>
 8012f84:	2800      	cmp	r0, #0
 8012f86:	db03      	blt.n	8012f90 <__sread+0x18>
 8012f88:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8012f8a:	1813      	adds	r3, r2, r0
 8012f8c:	6523      	str	r3, [r4, #80]	; 0x50
 8012f8e:	bd10      	pop	{r4, pc}
 8012f90:	89a3      	ldrh	r3, [r4, #12]
 8012f92:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8012f96:	81a1      	strh	r1, [r4, #12]
 8012f98:	bd10      	pop	{r4, pc}
 8012f9a:	bf00      	nop

08012f9c <__swrite>:
 8012f9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012fa0:	460c      	mov	r4, r1
 8012fa2:	8989      	ldrh	r1, [r1, #12]
 8012fa4:	f401 7c80 	and.w	ip, r1, #256	; 0x100
 8012fa8:	fa0f fc8c 	sxth.w	ip, ip
 8012fac:	4607      	mov	r7, r0
 8012fae:	4616      	mov	r6, r2
 8012fb0:	461d      	mov	r5, r3
 8012fb2:	f1bc 0f00 	cmp.w	ip, #0
 8012fb6:	d006      	beq.n	8012fc6 <__swrite+0x2a>
 8012fb8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012fbc:	2200      	movs	r2, #0
 8012fbe:	2302      	movs	r3, #2
 8012fc0:	f000 fbe4 	bl	801378c <_lseek_r>
 8012fc4:	89a1      	ldrh	r1, [r4, #12]
 8012fc6:	f421 5080 	bic.w	r0, r1, #4096	; 0x1000
 8012fca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012fce:	81a0      	strh	r0, [r4, #12]
 8012fd0:	4632      	mov	r2, r6
 8012fd2:	4638      	mov	r0, r7
 8012fd4:	462b      	mov	r3, r5
 8012fd6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012fda:	f000 b8a7 	b.w	801312c <_write_r>
 8012fde:	bf00      	nop

08012fe0 <__sseek>:
 8012fe0:	b510      	push	{r4, lr}
 8012fe2:	460c      	mov	r4, r1
 8012fe4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012fe8:	f000 fbd0 	bl	801378c <_lseek_r>
 8012fec:	1c42      	adds	r2, r0, #1
 8012fee:	89a3      	ldrh	r3, [r4, #12]
 8012ff0:	d004      	beq.n	8012ffc <__sseek+0x1c>
 8012ff2:	f443 5180 	orr.w	r1, r3, #4096	; 0x1000
 8012ff6:	6520      	str	r0, [r4, #80]	; 0x50
 8012ff8:	81a1      	strh	r1, [r4, #12]
 8012ffa:	bd10      	pop	{r4, pc}
 8012ffc:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8013000:	81a2      	strh	r2, [r4, #12]
 8013002:	bd10      	pop	{r4, pc}

08013004 <__sclose>:
 8013004:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013008:	f000 b8d4 	b.w	80131b4 <_close_r>

0801300c <strlen>:
 801300c:	f020 0103 	bic.w	r1, r0, #3
 8013010:	f010 0003 	ands.w	r0, r0, #3
 8013014:	f1c0 0000 	rsb	r0, r0, #0
 8013018:	f851 3b04 	ldr.w	r3, [r1], #4
 801301c:	f100 0c04 	add.w	ip, r0, #4
 8013020:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8013024:	f06f 0200 	mvn.w	r2, #0
 8013028:	bf1c      	itt	ne
 801302a:	fa22 f20c 	lsrne.w	r2, r2, ip
 801302e:	4313      	orrne	r3, r2
 8013030:	f04f 0c01 	mov.w	ip, #1
 8013034:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 8013038:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 801303c:	eba3 020c 	sub.w	r2, r3, ip
 8013040:	ea22 0203 	bic.w	r2, r2, r3
 8013044:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 8013048:	bf04      	itt	eq
 801304a:	f851 3b04 	ldreq.w	r3, [r1], #4
 801304e:	3004      	addeq	r0, #4
 8013050:	d0f4      	beq.n	801303c <strlen+0x30>
 8013052:	f013 0fff 	tst.w	r3, #255	; 0xff
 8013056:	bf1f      	itttt	ne
 8013058:	3001      	addne	r0, #1
 801305a:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 801305e:	3001      	addne	r0, #1
 8013060:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 8013064:	bf18      	it	ne
 8013066:	3001      	addne	r0, #1
 8013068:	4770      	bx	lr
 801306a:	bf00      	nop

0801306c <__sprint_r>:
 801306c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013070:	6893      	ldr	r3, [r2, #8]
 8013072:	4692      	mov	sl, r2
 8013074:	4680      	mov	r8, r0
 8013076:	460f      	mov	r7, r1
 8013078:	2b00      	cmp	r3, #0
 801307a:	d050      	beq.n	801311e <__sprint_r+0xb2>
 801307c:	6e4c      	ldr	r4, [r1, #100]	; 0x64
 801307e:	f414 5f00 	tst.w	r4, #8192	; 0x2000
 8013082:	d050      	beq.n	8013126 <__sprint_r+0xba>
 8013084:	6812      	ldr	r2, [r2, #0]
 8013086:	f102 0b08 	add.w	fp, r2, #8
 801308a:	f85b 0c04 	ldr.w	r0, [fp, #-4]
 801308e:	f85b 4c08 	ldr.w	r4, [fp, #-8]
 8013092:	ea5f 0990 	movs.w	r9, r0, lsr #2
 8013096:	d038      	beq.n	801310a <__sprint_r+0x9e>
 8013098:	f109 33ff 	add.w	r3, r9, #4294967295
 801309c:	4640      	mov	r0, r8
 801309e:	6821      	ldr	r1, [r4, #0]
 80130a0:	463a      	mov	r2, r7
 80130a2:	f003 0601 	and.w	r6, r3, #1
 80130a6:	f000 f8e9 	bl	801327c <_fputwc_r>
 80130aa:	3001      	adds	r0, #1
 80130ac:	d022      	beq.n	80130f4 <__sprint_r+0x88>
 80130ae:	2501      	movs	r5, #1
 80130b0:	45a9      	cmp	r9, r5
 80130b2:	d028      	beq.n	8013106 <__sprint_r+0x9a>
 80130b4:	b196      	cbz	r6, 80130dc <__sprint_r+0x70>
 80130b6:	4640      	mov	r0, r8
 80130b8:	f854 1f04 	ldr.w	r1, [r4, #4]!
 80130bc:	463a      	mov	r2, r7
 80130be:	f000 f8dd 	bl	801327c <_fputwc_r>
 80130c2:	3001      	adds	r0, #1
 80130c4:	d016      	beq.n	80130f4 <__sprint_r+0x88>
 80130c6:	2502      	movs	r5, #2
 80130c8:	45a9      	cmp	r9, r5
 80130ca:	d107      	bne.n	80130dc <__sprint_r+0x70>
 80130cc:	e01b      	b.n	8013106 <__sprint_r+0x9a>
 80130ce:	6871      	ldr	r1, [r6, #4]
 80130d0:	f000 f8d4 	bl	801327c <_fputwc_r>
 80130d4:	3001      	adds	r0, #1
 80130d6:	d00d      	beq.n	80130f4 <__sprint_r+0x88>
 80130d8:	45a9      	cmp	r9, r5
 80130da:	d014      	beq.n	8013106 <__sprint_r+0x9a>
 80130dc:	6861      	ldr	r1, [r4, #4]
 80130de:	463a      	mov	r2, r7
 80130e0:	4640      	mov	r0, r8
 80130e2:	f000 f8cb 	bl	801327c <_fputwc_r>
 80130e6:	1d26      	adds	r6, r4, #4
 80130e8:	3502      	adds	r5, #2
 80130ea:	3408      	adds	r4, #8
 80130ec:	3001      	adds	r0, #1
 80130ee:	463a      	mov	r2, r7
 80130f0:	4640      	mov	r0, r8
 80130f2:	d1ec      	bne.n	80130ce <__sprint_r+0x62>
 80130f4:	f04f 30ff 	mov.w	r0, #4294967295
 80130f8:	2100      	movs	r1, #0
 80130fa:	f8ca 1008 	str.w	r1, [sl, #8]
 80130fe:	f8ca 1004 	str.w	r1, [sl, #4]
 8013102:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013106:	f8da 3008 	ldr.w	r3, [sl, #8]
 801310a:	eba3 0389 	sub.w	r3, r3, r9, lsl #2
 801310e:	f8ca 3008 	str.w	r3, [sl, #8]
 8013112:	f10b 0b08 	add.w	fp, fp, #8
 8013116:	2b00      	cmp	r3, #0
 8013118:	d1b7      	bne.n	801308a <__sprint_r+0x1e>
 801311a:	4618      	mov	r0, r3
 801311c:	e7ec      	b.n	80130f8 <__sprint_r+0x8c>
 801311e:	6053      	str	r3, [r2, #4]
 8013120:	4618      	mov	r0, r3
 8013122:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013126:	f000 f995 	bl	8013454 <__sfvwrite_r>
 801312a:	e7e5      	b.n	80130f8 <__sprint_r+0x8c>

0801312c <_write_r>:
 801312c:	b538      	push	{r3, r4, r5, lr}
 801312e:	4c08      	ldr	r4, [pc, #32]	; (8013150 <_write_r+0x24>)
 8013130:	4605      	mov	r5, r0
 8013132:	4608      	mov	r0, r1
 8013134:	4611      	mov	r1, r2
 8013136:	461a      	mov	r2, r3
 8013138:	2300      	movs	r3, #0
 801313a:	6023      	str	r3, [r4, #0]
 801313c:	f7f0 fa30 	bl	80035a0 <_write>
 8013140:	1c43      	adds	r3, r0, #1
 8013142:	d000      	beq.n	8013146 <_write_r+0x1a>
 8013144:	bd38      	pop	{r3, r4, r5, pc}
 8013146:	6821      	ldr	r1, [r4, #0]
 8013148:	2900      	cmp	r1, #0
 801314a:	d0fb      	beq.n	8013144 <_write_r+0x18>
 801314c:	6029      	str	r1, [r5, #0]
 801314e:	bd38      	pop	{r3, r4, r5, pc}
 8013150:	20000a1c 	.word	0x20000a1c

08013154 <_calloc_r>:
 8013154:	b510      	push	{r4, lr}
 8013156:	fb01 f102 	mul.w	r1, r1, r2
 801315a:	f7fe fe01 	bl	8011d60 <_malloc_r>
 801315e:	4604      	mov	r4, r0
 8013160:	b168      	cbz	r0, 801317e <_calloc_r+0x2a>
 8013162:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8013166:	f022 0103 	bic.w	r1, r2, #3
 801316a:	1f0a      	subs	r2, r1, #4
 801316c:	2a24      	cmp	r2, #36	; 0x24
 801316e:	d818      	bhi.n	80131a2 <_calloc_r+0x4e>
 8013170:	2a13      	cmp	r2, #19
 8013172:	d806      	bhi.n	8013182 <_calloc_r+0x2e>
 8013174:	4603      	mov	r3, r0
 8013176:	2000      	movs	r0, #0
 8013178:	6018      	str	r0, [r3, #0]
 801317a:	6058      	str	r0, [r3, #4]
 801317c:	6098      	str	r0, [r3, #8]
 801317e:	4620      	mov	r0, r4
 8013180:	bd10      	pop	{r4, pc}
 8013182:	2300      	movs	r3, #0
 8013184:	2a1b      	cmp	r2, #27
 8013186:	6003      	str	r3, [r0, #0]
 8013188:	6043      	str	r3, [r0, #4]
 801318a:	d90f      	bls.n	80131ac <_calloc_r+0x58>
 801318c:	2a24      	cmp	r2, #36	; 0x24
 801318e:	6083      	str	r3, [r0, #8]
 8013190:	60c3      	str	r3, [r0, #12]
 8013192:	bf05      	ittet	eq
 8013194:	6103      	streq	r3, [r0, #16]
 8013196:	6143      	streq	r3, [r0, #20]
 8013198:	f100 0310 	addne.w	r3, r0, #16
 801319c:	f100 0318 	addeq.w	r3, r0, #24
 80131a0:	e7e9      	b.n	8013176 <_calloc_r+0x22>
 80131a2:	2100      	movs	r1, #0
 80131a4:	f7fa ffce 	bl	800e144 <memset>
 80131a8:	4620      	mov	r0, r4
 80131aa:	bd10      	pop	{r4, pc}
 80131ac:	f100 0308 	add.w	r3, r0, #8
 80131b0:	e7e1      	b.n	8013176 <_calloc_r+0x22>
 80131b2:	bf00      	nop

080131b4 <_close_r>:
 80131b4:	b538      	push	{r3, r4, r5, lr}
 80131b6:	4c07      	ldr	r4, [pc, #28]	; (80131d4 <_close_r+0x20>)
 80131b8:	2300      	movs	r3, #0
 80131ba:	4605      	mov	r5, r0
 80131bc:	4608      	mov	r0, r1
 80131be:	6023      	str	r3, [r4, #0]
 80131c0:	f7f0 f876 	bl	80032b0 <_close>
 80131c4:	1c43      	adds	r3, r0, #1
 80131c6:	d000      	beq.n	80131ca <_close_r+0x16>
 80131c8:	bd38      	pop	{r3, r4, r5, pc}
 80131ca:	6821      	ldr	r1, [r4, #0]
 80131cc:	2900      	cmp	r1, #0
 80131ce:	d0fb      	beq.n	80131c8 <_close_r+0x14>
 80131d0:	6029      	str	r1, [r5, #0]
 80131d2:	bd38      	pop	{r3, r4, r5, pc}
 80131d4:	20000a1c 	.word	0x20000a1c

080131d8 <_fclose_r>:
 80131d8:	b570      	push	{r4, r5, r6, lr}
 80131da:	460c      	mov	r4, r1
 80131dc:	4605      	mov	r5, r0
 80131de:	2900      	cmp	r1, #0
 80131e0:	d034      	beq.n	801324c <_fclose_r+0x74>
 80131e2:	f7fe fbc1 	bl	8011968 <__sfp_lock_acquire>
 80131e6:	b115      	cbz	r5, 80131ee <_fclose_r+0x16>
 80131e8:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80131ea:	2b00      	cmp	r3, #0
 80131ec:	d031      	beq.n	8013252 <_fclose_r+0x7a>
 80131ee:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
 80131f2:	b33e      	cbz	r6, 8013244 <_fclose_r+0x6c>
 80131f4:	4628      	mov	r0, r5
 80131f6:	4621      	mov	r1, r4
 80131f8:	f7fe faae 	bl	8011758 <_fflush_r>
 80131fc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80131fe:	4606      	mov	r6, r0
 8013200:	b13a      	cbz	r2, 8013212 <_fclose_r+0x3a>
 8013202:	4628      	mov	r0, r5
 8013204:	69e1      	ldr	r1, [r4, #28]
 8013206:	4790      	blx	r2
 8013208:	ea36 0620 	bics.w	r6, r6, r0, asr #32
 801320c:	bf28      	it	cs
 801320e:	f04f 36ff 	movcs.w	r6, #4294967295
 8013212:	89a0      	ldrh	r0, [r4, #12]
 8013214:	f000 0180 	and.w	r1, r0, #128	; 0x80
 8013218:	b20b      	sxth	r3, r1
 801321a:	bb13      	cbnz	r3, 8013262 <_fclose_r+0x8a>
 801321c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 801321e:	b141      	cbz	r1, 8013232 <_fclose_r+0x5a>
 8013220:	f104 0240 	add.w	r2, r4, #64	; 0x40
 8013224:	4291      	cmp	r1, r2
 8013226:	d002      	beq.n	801322e <_fclose_r+0x56>
 8013228:	4628      	mov	r0, r5
 801322a:	f7fe fbed 	bl	8011a08 <_free_r>
 801322e:	2000      	movs	r0, #0
 8013230:	6320      	str	r0, [r4, #48]	; 0x30
 8013232:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8013234:	b121      	cbz	r1, 8013240 <_fclose_r+0x68>
 8013236:	4628      	mov	r0, r5
 8013238:	f7fe fbe6 	bl	8011a08 <_free_r>
 801323c:	2100      	movs	r1, #0
 801323e:	6461      	str	r1, [r4, #68]	; 0x44
 8013240:	2300      	movs	r3, #0
 8013242:	81a3      	strh	r3, [r4, #12]
 8013244:	f7fe fb92 	bl	801196c <__sfp_lock_release>
 8013248:	4630      	mov	r0, r6
 801324a:	bd70      	pop	{r4, r5, r6, pc}
 801324c:	460e      	mov	r6, r1
 801324e:	4630      	mov	r0, r6
 8013250:	bd70      	pop	{r4, r5, r6, pc}
 8013252:	4628      	mov	r0, r5
 8013254:	f7fe fb62 	bl	801191c <__sinit>
 8013258:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
 801325c:	2e00      	cmp	r6, #0
 801325e:	d1c9      	bne.n	80131f4 <_fclose_r+0x1c>
 8013260:	e7f0      	b.n	8013244 <_fclose_r+0x6c>
 8013262:	4628      	mov	r0, r5
 8013264:	6921      	ldr	r1, [r4, #16]
 8013266:	f7fe fbcf 	bl	8011a08 <_free_r>
 801326a:	e7d7      	b.n	801321c <_fclose_r+0x44>

0801326c <fclose>:
 801326c:	f240 4390 	movw	r3, #1168	; 0x490
 8013270:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8013274:	4601      	mov	r1, r0
 8013276:	6818      	ldr	r0, [r3, #0]
 8013278:	f7ff bfae 	b.w	80131d8 <_fclose_r>

0801327c <_fputwc_r>:
 801327c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013280:	8993      	ldrh	r3, [r2, #12]
 8013282:	4614      	mov	r4, r2
 8013284:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8013288:	4680      	mov	r8, r0
 801328a:	b210      	sxth	r0, r2
 801328c:	b082      	sub	sp, #8
 801328e:	460f      	mov	r7, r1
 8013290:	b930      	cbnz	r0, 80132a0 <_fputwc_r+0x24>
 8013292:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8013294:	f443 5600 	orr.w	r6, r3, #8192	; 0x2000
 8013298:	f441 5300 	orr.w	r3, r1, #8192	; 0x2000
 801329c:	81a6      	strh	r6, [r4, #12]
 801329e:	6663      	str	r3, [r4, #100]	; 0x64
 80132a0:	f7fe fcde 	bl	8011c60 <__locale_mb_cur_max>
 80132a4:	2801      	cmp	r0, #1
 80132a6:	d079      	beq.n	801339c <_fputwc_r+0x120>
 80132a8:	ae01      	add	r6, sp, #4
 80132aa:	4640      	mov	r0, r8
 80132ac:	4631      	mov	r1, r6
 80132ae:	463a      	mov	r2, r7
 80132b0:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 80132b4:	f000 fdaa 	bl	8013e0c <_wcrtomb_r>
 80132b8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80132bc:	4681      	mov	r9, r0
 80132be:	d053      	beq.n	8013368 <_fputwc_r+0xec>
 80132c0:	2800      	cmp	r0, #0
 80132c2:	d03d      	beq.n	8013340 <_fputwc_r+0xc4>
 80132c4:	68a1      	ldr	r1, [r4, #8]
 80132c6:	1e4b      	subs	r3, r1, #1
 80132c8:	f109 32ff 	add.w	r2, r9, #4294967295
 80132cc:	2b00      	cmp	r3, #0
 80132ce:	60a3      	str	r3, [r4, #8]
 80132d0:	f002 0a01 	and.w	sl, r2, #1
 80132d4:	f2c0 8085 	blt.w	80133e2 <_fputwc_r+0x166>
 80132d8:	6825      	ldr	r5, [r4, #0]
 80132da:	7830      	ldrb	r0, [r6, #0]
 80132dc:	7028      	strb	r0, [r5, #0]
 80132de:	6821      	ldr	r1, [r4, #0]
 80132e0:	1c4a      	adds	r2, r1, #1
 80132e2:	6022      	str	r2, [r4, #0]
 80132e4:	2501      	movs	r5, #1
 80132e6:	454d      	cmp	r5, r9
 80132e8:	d22a      	bcs.n	8013340 <_fputwc_r+0xc4>
 80132ea:	f1ba 0f00 	cmp.w	sl, #0
 80132ee:	d00d      	beq.n	801330c <_fputwc_r+0x90>
 80132f0:	68a3      	ldr	r3, [r4, #8]
 80132f2:	1e58      	subs	r0, r3, #1
 80132f4:	2800      	cmp	r0, #0
 80132f6:	60a0      	str	r0, [r4, #8]
 80132f8:	db24      	blt.n	8013344 <_fputwc_r+0xc8>
 80132fa:	6821      	ldr	r1, [r4, #0]
 80132fc:	5d72      	ldrb	r2, [r6, r5]
 80132fe:	700a      	strb	r2, [r1, #0]
 8013300:	6823      	ldr	r3, [r4, #0]
 8013302:	1958      	adds	r0, r3, r5
 8013304:	6020      	str	r0, [r4, #0]
 8013306:	3501      	adds	r5, #1
 8013308:	454d      	cmp	r5, r9
 801330a:	d219      	bcs.n	8013340 <_fputwc_r+0xc4>
 801330c:	68a1      	ldr	r1, [r4, #8]
 801330e:	1e4b      	subs	r3, r1, #1
 8013310:	2b00      	cmp	r3, #0
 8013312:	60a3      	str	r3, [r4, #8]
 8013314:	db30      	blt.n	8013378 <_fputwc_r+0xfc>
 8013316:	6820      	ldr	r0, [r4, #0]
 8013318:	5d72      	ldrb	r2, [r6, r5]
 801331a:	7002      	strb	r2, [r0, #0]
 801331c:	6821      	ldr	r1, [r4, #0]
 801331e:	1c4b      	adds	r3, r1, #1
 8013320:	6023      	str	r3, [r4, #0]
 8013322:	68a1      	ldr	r1, [r4, #8]
 8013324:	1e48      	subs	r0, r1, #1
 8013326:	3501      	adds	r5, #1
 8013328:	2800      	cmp	r0, #0
 801332a:	60a0      	str	r0, [r4, #8]
 801332c:	db0a      	blt.n	8013344 <_fputwc_r+0xc8>
 801332e:	6820      	ldr	r0, [r4, #0]
 8013330:	5d72      	ldrb	r2, [r6, r5]
 8013332:	7002      	strb	r2, [r0, #0]
 8013334:	6823      	ldr	r3, [r4, #0]
 8013336:	3501      	adds	r5, #1
 8013338:	1c59      	adds	r1, r3, #1
 801333a:	454d      	cmp	r5, r9
 801333c:	6021      	str	r1, [r4, #0]
 801333e:	d3e5      	bcc.n	801330c <_fputwc_r+0x90>
 8013340:	4638      	mov	r0, r7
 8013342:	e016      	b.n	8013372 <_fputwc_r+0xf6>
 8013344:	69a1      	ldr	r1, [r4, #24]
 8013346:	4288      	cmp	r0, r1
 8013348:	db31      	blt.n	80133ae <_fputwc_r+0x132>
 801334a:	6823      	ldr	r3, [r4, #0]
 801334c:	5d72      	ldrb	r2, [r6, r5]
 801334e:	701a      	strb	r2, [r3, #0]
 8013350:	6820      	ldr	r0, [r4, #0]
 8013352:	7801      	ldrb	r1, [r0, #0]
 8013354:	290a      	cmp	r1, #10
 8013356:	d055      	beq.n	8013404 <_fputwc_r+0x188>
 8013358:	1c42      	adds	r2, r0, #1
 801335a:	2000      	movs	r0, #0
 801335c:	6022      	str	r2, [r4, #0]
 801335e:	2800      	cmp	r0, #0
 8013360:	d0d1      	beq.n	8013306 <_fputwc_r+0x8a>
 8013362:	f04f 30ff 	mov.w	r0, #4294967295
 8013366:	e004      	b.n	8013372 <_fputwc_r+0xf6>
 8013368:	89a2      	ldrh	r2, [r4, #12]
 801336a:	f042 0040 	orr.w	r0, r2, #64	; 0x40
 801336e:	81a0      	strh	r0, [r4, #12]
 8013370:	4648      	mov	r0, r9
 8013372:	b002      	add	sp, #8
 8013374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013378:	69a0      	ldr	r0, [r4, #24]
 801337a:	4283      	cmp	r3, r0
 801337c:	db24      	blt.n	80133c8 <_fputwc_r+0x14c>
 801337e:	6821      	ldr	r1, [r4, #0]
 8013380:	5d72      	ldrb	r2, [r6, r5]
 8013382:	700a      	strb	r2, [r1, #0]
 8013384:	6823      	ldr	r3, [r4, #0]
 8013386:	7819      	ldrb	r1, [r3, #0]
 8013388:	290a      	cmp	r1, #10
 801338a:	d03d      	beq.n	8013408 <_fputwc_r+0x18c>
 801338c:	3301      	adds	r3, #1
 801338e:	2200      	movs	r2, #0
 8013390:	6023      	str	r3, [r4, #0]
 8013392:	2a00      	cmp	r2, #0
 8013394:	d0c5      	beq.n	8013322 <_fputwc_r+0xa6>
 8013396:	f04f 30ff 	mov.w	r0, #4294967295
 801339a:	e7ea      	b.n	8013372 <_fputwc_r+0xf6>
 801339c:	2f00      	cmp	r7, #0
 801339e:	d083      	beq.n	80132a8 <_fputwc_r+0x2c>
 80133a0:	2fff      	cmp	r7, #255	; 0xff
 80133a2:	d881      	bhi.n	80132a8 <_fputwc_r+0x2c>
 80133a4:	ae02      	add	r6, sp, #8
 80133a6:	4681      	mov	r9, r0
 80133a8:	f806 7d04 	strb.w	r7, [r6, #-4]!
 80133ac:	e78a      	b.n	80132c4 <_fputwc_r+0x48>
 80133ae:	5d71      	ldrb	r1, [r6, r5]
 80133b0:	4640      	mov	r0, r8
 80133b2:	4622      	mov	r2, r4
 80133b4:	f000 fccc 	bl	8013d50 <__swbuf_r>
 80133b8:	f1b0 31ff 	subs.w	r1, r0, #4294967295
 80133bc:	424b      	negs	r3, r1
 80133be:	eb53 0001 	adcs.w	r0, r3, r1
 80133c2:	2800      	cmp	r0, #0
 80133c4:	d09f      	beq.n	8013306 <_fputwc_r+0x8a>
 80133c6:	e7cc      	b.n	8013362 <_fputwc_r+0xe6>
 80133c8:	5d71      	ldrb	r1, [r6, r5]
 80133ca:	4640      	mov	r0, r8
 80133cc:	4622      	mov	r2, r4
 80133ce:	f000 fcbf 	bl	8013d50 <__swbuf_r>
 80133d2:	f1b0 31ff 	subs.w	r1, r0, #4294967295
 80133d6:	4248      	negs	r0, r1
 80133d8:	eb50 0201 	adcs.w	r2, r0, r1
 80133dc:	2a00      	cmp	r2, #0
 80133de:	d0a0      	beq.n	8013322 <_fputwc_r+0xa6>
 80133e0:	e7d9      	b.n	8013396 <_fputwc_r+0x11a>
 80133e2:	69a0      	ldr	r0, [r4, #24]
 80133e4:	4283      	cmp	r3, r0
 80133e6:	db11      	blt.n	801340c <_fputwc_r+0x190>
 80133e8:	7831      	ldrb	r1, [r6, #0]
 80133ea:	6823      	ldr	r3, [r4, #0]
 80133ec:	7019      	strb	r1, [r3, #0]
 80133ee:	6822      	ldr	r2, [r4, #0]
 80133f0:	7811      	ldrb	r1, [r2, #0]
 80133f2:	290a      	cmp	r1, #10
 80133f4:	d018      	beq.n	8013428 <_fputwc_r+0x1ac>
 80133f6:	1c51      	adds	r1, r2, #1
 80133f8:	2200      	movs	r2, #0
 80133fa:	6021      	str	r1, [r4, #0]
 80133fc:	2a00      	cmp	r2, #0
 80133fe:	f43f af71 	beq.w	80132e4 <_fputwc_r+0x68>
 8013402:	e7ae      	b.n	8013362 <_fputwc_r+0xe6>
 8013404:	4640      	mov	r0, r8
 8013406:	e7d4      	b.n	80133b2 <_fputwc_r+0x136>
 8013408:	4640      	mov	r0, r8
 801340a:	e7df      	b.n	80133cc <_fputwc_r+0x150>
 801340c:	7831      	ldrb	r1, [r6, #0]
 801340e:	4640      	mov	r0, r8
 8013410:	4622      	mov	r2, r4
 8013412:	f000 fc9d 	bl	8013d50 <__swbuf_r>
 8013416:	f1b0 33ff 	subs.w	r3, r0, #4294967295
 801341a:	4258      	negs	r0, r3
 801341c:	eb50 0203 	adcs.w	r2, r0, r3
 8013420:	2a00      	cmp	r2, #0
 8013422:	f43f af5f 	beq.w	80132e4 <_fputwc_r+0x68>
 8013426:	e79c      	b.n	8013362 <_fputwc_r+0xe6>
 8013428:	4640      	mov	r0, r8
 801342a:	e7f1      	b.n	8013410 <_fputwc_r+0x194>

0801342c <_fstat_r>:
 801342c:	b538      	push	{r3, r4, r5, lr}
 801342e:	4c08      	ldr	r4, [pc, #32]	; (8013450 <_fstat_r+0x24>)
 8013430:	2300      	movs	r3, #0
 8013432:	4605      	mov	r5, r0
 8013434:	4608      	mov	r0, r1
 8013436:	4611      	mov	r1, r2
 8013438:	6023      	str	r3, [r4, #0]
 801343a:	f7ef ff6b 	bl	8003314 <_fstat>
 801343e:	1c43      	adds	r3, r0, #1
 8013440:	d000      	beq.n	8013444 <_fstat_r+0x18>
 8013442:	bd38      	pop	{r3, r4, r5, pc}
 8013444:	6821      	ldr	r1, [r4, #0]
 8013446:	2900      	cmp	r1, #0
 8013448:	d0fb      	beq.n	8013442 <_fstat_r+0x16>
 801344a:	6029      	str	r1, [r5, #0]
 801344c:	bd38      	pop	{r3, r4, r5, pc}
 801344e:	bf00      	nop
 8013450:	20000a1c 	.word	0x20000a1c

08013454 <__sfvwrite_r>:
 8013454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013458:	6893      	ldr	r3, [r2, #8]
 801345a:	b085      	sub	sp, #20
 801345c:	4690      	mov	r8, r2
 801345e:	4681      	mov	r9, r0
 8013460:	460c      	mov	r4, r1
 8013462:	2b00      	cmp	r3, #0
 8013464:	d02a      	beq.n	80134bc <__sfvwrite_r+0x68>
 8013466:	898b      	ldrh	r3, [r1, #12]
 8013468:	f003 0208 	and.w	r2, r3, #8
 801346c:	b210      	sxth	r0, r2
 801346e:	2800      	cmp	r0, #0
 8013470:	d028      	beq.n	80134c4 <__sfvwrite_r+0x70>
 8013472:	6909      	ldr	r1, [r1, #16]
 8013474:	2900      	cmp	r1, #0
 8013476:	d025      	beq.n	80134c4 <__sfvwrite_r+0x70>
 8013478:	f003 0502 	and.w	r5, r3, #2
 801347c:	b22e      	sxth	r6, r5
 801347e:	f8d8 5000 	ldr.w	r5, [r8]
 8013482:	2e00      	cmp	r6, #0
 8013484:	d033      	beq.n	80134ee <__sfvwrite_r+0x9a>
 8013486:	f04f 0a00 	mov.w	sl, #0
 801348a:	4657      	mov	r7, sl
 801348c:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 8013490:	bf34      	ite	cc
 8013492:	463b      	movcc	r3, r7
 8013494:	f44f 6380 	movcs.w	r3, #1024	; 0x400
 8013498:	4652      	mov	r2, sl
 801349a:	4648      	mov	r0, r9
 801349c:	2f00      	cmp	r7, #0
 801349e:	d021      	beq.n	80134e4 <__sfvwrite_r+0x90>
 80134a0:	69e1      	ldr	r1, [r4, #28]
 80134a2:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80134a4:	47b0      	blx	r6
 80134a6:	2800      	cmp	r0, #0
 80134a8:	dd6a      	ble.n	8013580 <__sfvwrite_r+0x12c>
 80134aa:	f8d8 2008 	ldr.w	r2, [r8, #8]
 80134ae:	1a13      	subs	r3, r2, r0
 80134b0:	4482      	add	sl, r0
 80134b2:	1a3f      	subs	r7, r7, r0
 80134b4:	f8c8 3008 	str.w	r3, [r8, #8]
 80134b8:	2b00      	cmp	r3, #0
 80134ba:	d1e7      	bne.n	801348c <__sfvwrite_r+0x38>
 80134bc:	2000      	movs	r0, #0
 80134be:	b005      	add	sp, #20
 80134c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80134c4:	4648      	mov	r0, r9
 80134c6:	4621      	mov	r1, r4
 80134c8:	f7fc fe2e 	bl	8010128 <__swsetup_r>
 80134cc:	89a3      	ldrh	r3, [r4, #12]
 80134ce:	2800      	cmp	r0, #0
 80134d0:	d0d2      	beq.n	8013478 <__sfvwrite_r+0x24>
 80134d2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80134d6:	2309      	movs	r3, #9
 80134d8:	81a2      	strh	r2, [r4, #12]
 80134da:	f04f 30ff 	mov.w	r0, #4294967295
 80134de:	f8c9 3000 	str.w	r3, [r9]
 80134e2:	e7ec      	b.n	80134be <__sfvwrite_r+0x6a>
 80134e4:	f8d5 a000 	ldr.w	sl, [r5]
 80134e8:	686f      	ldr	r7, [r5, #4]
 80134ea:	3508      	adds	r5, #8
 80134ec:	e7ce      	b.n	801348c <__sfvwrite_r+0x38>
 80134ee:	f013 0a01 	ands.w	sl, r3, #1
 80134f2:	d14c      	bne.n	801358e <__sfvwrite_r+0x13a>
 80134f4:	4656      	mov	r6, sl
 80134f6:	2e00      	cmp	r6, #0
 80134f8:	d030      	beq.n	801355c <__sfvwrite_r+0x108>
 80134fa:	f403 7700 	and.w	r7, r3, #512	; 0x200
 80134fe:	b238      	sxth	r0, r7
 8013500:	4619      	mov	r1, r3
 8013502:	68a7      	ldr	r7, [r4, #8]
 8013504:	2800      	cmp	r0, #0
 8013506:	d07f      	beq.n	8013608 <__sfvwrite_r+0x1b4>
 8013508:	42be      	cmp	r6, r7
 801350a:	46be      	mov	lr, r7
 801350c:	f0c0 80ac 	bcc.w	8013668 <__sfvwrite_r+0x214>
 8013510:	f401 6090 	and.w	r0, r1, #1152	; 0x480
 8013514:	2800      	cmp	r0, #0
 8013516:	f040 80c8 	bne.w	80136aa <__sfvwrite_r+0x256>
 801351a:	6820      	ldr	r0, [r4, #0]
 801351c:	9703      	str	r7, [sp, #12]
 801351e:	46b3      	mov	fp, r6
 8013520:	4637      	mov	r7, r6
 8013522:	4651      	mov	r1, sl
 8013524:	4672      	mov	r2, lr
 8013526:	f8cd e004 	str.w	lr, [sp, #4]
 801352a:	f000 f943 	bl	80137b4 <memmove>
 801352e:	68a0      	ldr	r0, [r4, #8]
 8013530:	f8dd c004 	ldr.w	ip, [sp, #4]
 8013534:	6822      	ldr	r2, [r4, #0]
 8013536:	9903      	ldr	r1, [sp, #12]
 8013538:	1a43      	subs	r3, r0, r1
 801353a:	eb02 000c 	add.w	r0, r2, ip
 801353e:	60a3      	str	r3, [r4, #8]
 8013540:	6020      	str	r0, [r4, #0]
 8013542:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8013546:	1bd7      	subs	r7, r2, r7
 8013548:	44da      	add	sl, fp
 801354a:	ebcb 0606 	rsb	r6, fp, r6
 801354e:	f8c8 7008 	str.w	r7, [r8, #8]
 8013552:	2f00      	cmp	r7, #0
 8013554:	d0b2      	beq.n	80134bc <__sfvwrite_r+0x68>
 8013556:	89a3      	ldrh	r3, [r4, #12]
 8013558:	2e00      	cmp	r6, #0
 801355a:	d1ce      	bne.n	80134fa <__sfvwrite_r+0xa6>
 801355c:	f8d5 a000 	ldr.w	sl, [r5]
 8013560:	686e      	ldr	r6, [r5, #4]
 8013562:	3508      	adds	r5, #8
 8013564:	e7c7      	b.n	80134f6 <__sfvwrite_r+0xa2>
 8013566:	f000 fa05 	bl	8013974 <_realloc_r>
 801356a:	4601      	mov	r1, r0
 801356c:	2800      	cmp	r0, #0
 801356e:	f040 80c7 	bne.w	8013700 <__sfvwrite_r+0x2ac>
 8013572:	4648      	mov	r0, r9
 8013574:	6921      	ldr	r1, [r4, #16]
 8013576:	f7fe fa47 	bl	8011a08 <_free_r>
 801357a:	210c      	movs	r1, #12
 801357c:	f8c9 1000 	str.w	r1, [r9]
 8013580:	89a0      	ldrh	r0, [r4, #12]
 8013582:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 8013586:	81a1      	strh	r1, [r4, #12]
 8013588:	f04f 30ff 	mov.w	r0, #4294967295
 801358c:	e797      	b.n	80134be <__sfvwrite_r+0x6a>
 801358e:	46b2      	mov	sl, r6
 8013590:	46b4      	mov	ip, r6
 8013592:	46b3      	mov	fp, r6
 8013594:	4637      	mov	r7, r6
 8013596:	2f00      	cmp	r7, #0
 8013598:	d02f      	beq.n	80135fa <__sfvwrite_r+0x1a6>
 801359a:	f1bc 0f00 	cmp.w	ip, #0
 801359e:	d076      	beq.n	801368e <__sfvwrite_r+0x23a>
 80135a0:	6820      	ldr	r0, [r4, #0]
 80135a2:	6922      	ldr	r2, [r4, #16]
 80135a4:	68a1      	ldr	r1, [r4, #8]
 80135a6:	f8d4 e014 	ldr.w	lr, [r4, #20]
 80135aa:	45ba      	cmp	sl, r7
 80135ac:	bf34      	ite	cc
 80135ae:	4653      	movcc	r3, sl
 80135b0:	463b      	movcs	r3, r7
 80135b2:	4290      	cmp	r0, r2
 80135b4:	d904      	bls.n	80135c0 <__sfvwrite_r+0x16c>
 80135b6:	eb01 060e 	add.w	r6, r1, lr
 80135ba:	42b3      	cmp	r3, r6
 80135bc:	f300 80ad 	bgt.w	801371a <__sfvwrite_r+0x2c6>
 80135c0:	4573      	cmp	r3, lr
 80135c2:	db35      	blt.n	8013630 <__sfvwrite_r+0x1dc>
 80135c4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80135c6:	69e1      	ldr	r1, [r4, #28]
 80135c8:	f8cd c004 	str.w	ip, [sp, #4]
 80135cc:	4648      	mov	r0, r9
 80135ce:	465a      	mov	r2, fp
 80135d0:	4673      	mov	r3, lr
 80135d2:	47b0      	blx	r6
 80135d4:	1e06      	subs	r6, r0, #0
 80135d6:	f8dd c004 	ldr.w	ip, [sp, #4]
 80135da:	ddd1      	ble.n	8013580 <__sfvwrite_r+0x12c>
 80135dc:	ebba 0a06 	subs.w	sl, sl, r6
 80135e0:	d03a      	beq.n	8013658 <__sfvwrite_r+0x204>
 80135e2:	f8d8 1008 	ldr.w	r1, [r8, #8]
 80135e6:	1b8a      	subs	r2, r1, r6
 80135e8:	44b3      	add	fp, r6
 80135ea:	1bbf      	subs	r7, r7, r6
 80135ec:	f8c8 2008 	str.w	r2, [r8, #8]
 80135f0:	2a00      	cmp	r2, #0
 80135f2:	f43f af63 	beq.w	80134bc <__sfvwrite_r+0x68>
 80135f6:	2f00      	cmp	r7, #0
 80135f8:	d1cf      	bne.n	801359a <__sfvwrite_r+0x146>
 80135fa:	f8d5 b000 	ldr.w	fp, [r5]
 80135fe:	686f      	ldr	r7, [r5, #4]
 8013600:	f04f 0c00 	mov.w	ip, #0
 8013604:	3508      	adds	r5, #8
 8013606:	e7c6      	b.n	8013596 <__sfvwrite_r+0x142>
 8013608:	6820      	ldr	r0, [r4, #0]
 801360a:	6923      	ldr	r3, [r4, #16]
 801360c:	4298      	cmp	r0, r3
 801360e:	d903      	bls.n	8013618 <__sfvwrite_r+0x1c4>
 8013610:	42be      	cmp	r6, r7
 8013612:	46bb      	mov	fp, r7
 8013614:	f200 8094 	bhi.w	8013740 <__sfvwrite_r+0x2ec>
 8013618:	6963      	ldr	r3, [r4, #20]
 801361a:	429e      	cmp	r6, r3
 801361c:	d32a      	bcc.n	8013674 <__sfvwrite_r+0x220>
 801361e:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8013620:	69e1      	ldr	r1, [r4, #28]
 8013622:	4648      	mov	r0, r9
 8013624:	4652      	mov	r2, sl
 8013626:	47b8      	blx	r7
 8013628:	1e07      	subs	r7, r0, #0
 801362a:	dda9      	ble.n	8013580 <__sfvwrite_r+0x12c>
 801362c:	46bb      	mov	fp, r7
 801362e:	e788      	b.n	8013542 <__sfvwrite_r+0xee>
 8013630:	461a      	mov	r2, r3
 8013632:	4659      	mov	r1, fp
 8013634:	9302      	str	r3, [sp, #8]
 8013636:	f8cd c004 	str.w	ip, [sp, #4]
 801363a:	f000 f8bb 	bl	80137b4 <memmove>
 801363e:	9b02      	ldr	r3, [sp, #8]
 8013640:	6826      	ldr	r6, [r4, #0]
 8013642:	68a0      	ldr	r0, [r4, #8]
 8013644:	f8dd c004 	ldr.w	ip, [sp, #4]
 8013648:	18f2      	adds	r2, r6, r3
 801364a:	461e      	mov	r6, r3
 801364c:	1ac1      	subs	r1, r0, r3
 801364e:	ebba 0a06 	subs.w	sl, sl, r6
 8013652:	60a1      	str	r1, [r4, #8]
 8013654:	6022      	str	r2, [r4, #0]
 8013656:	d1c4      	bne.n	80135e2 <__sfvwrite_r+0x18e>
 8013658:	4648      	mov	r0, r9
 801365a:	4621      	mov	r1, r4
 801365c:	f7fe f87c 	bl	8011758 <_fflush_r>
 8013660:	2800      	cmp	r0, #0
 8013662:	d18d      	bne.n	8013580 <__sfvwrite_r+0x12c>
 8013664:	46d4      	mov	ip, sl
 8013666:	e7bc      	b.n	80135e2 <__sfvwrite_r+0x18e>
 8013668:	6820      	ldr	r0, [r4, #0]
 801366a:	9603      	str	r6, [sp, #12]
 801366c:	46b3      	mov	fp, r6
 801366e:	4637      	mov	r7, r6
 8013670:	46b6      	mov	lr, r6
 8013672:	e756      	b.n	8013522 <__sfvwrite_r+0xce>
 8013674:	4651      	mov	r1, sl
 8013676:	4632      	mov	r2, r6
 8013678:	f000 f89c 	bl	80137b4 <memmove>
 801367c:	6827      	ldr	r7, [r4, #0]
 801367e:	68a2      	ldr	r2, [r4, #8]
 8013680:	19b9      	adds	r1, r7, r6
 8013682:	1b90      	subs	r0, r2, r6
 8013684:	4637      	mov	r7, r6
 8013686:	60a0      	str	r0, [r4, #8]
 8013688:	6021      	str	r1, [r4, #0]
 801368a:	46b3      	mov	fp, r6
 801368c:	e759      	b.n	8013542 <__sfvwrite_r+0xee>
 801368e:	4658      	mov	r0, fp
 8013690:	210a      	movs	r1, #10
 8013692:	463a      	mov	r2, r7
 8013694:	f7fe fe12 	bl	80122bc <memchr>
 8013698:	2800      	cmp	r0, #0
 801369a:	d060      	beq.n	801375e <__sfvwrite_r+0x30a>
 801369c:	f100 0a01 	add.w	sl, r0, #1
 80136a0:	ebcb 0a0a 	rsb	sl, fp, sl
 80136a4:	f04f 0c01 	mov.w	ip, #1
 80136a8:	e77a      	b.n	80135a0 <__sfvwrite_r+0x14c>
 80136aa:	6822      	ldr	r2, [r4, #0]
 80136ac:	6967      	ldr	r7, [r4, #20]
 80136ae:	6921      	ldr	r1, [r4, #16]
 80136b0:	eb07 0047 	add.w	r0, r7, r7, lsl #1
 80136b4:	ebc1 0b02 	rsb	fp, r1, r2
 80136b8:	eb00 72d0 	add.w	r2, r0, r0, lsr #31
 80136bc:	f10b 0001 	add.w	r0, fp, #1
 80136c0:	1057      	asrs	r7, r2, #1
 80136c2:	1980      	adds	r0, r0, r6
 80136c4:	4287      	cmp	r7, r0
 80136c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80136ca:	463a      	mov	r2, r7
 80136cc:	b21b      	sxth	r3, r3
 80136ce:	bf3c      	itt	cc
 80136d0:	4607      	movcc	r7, r0
 80136d2:	463a      	movcc	r2, r7
 80136d4:	4648      	mov	r0, r9
 80136d6:	2b00      	cmp	r3, #0
 80136d8:	f43f af45 	beq.w	8013566 <__sfvwrite_r+0x112>
 80136dc:	4611      	mov	r1, r2
 80136de:	f7fe fb3f 	bl	8011d60 <_malloc_r>
 80136e2:	2800      	cmp	r0, #0
 80136e4:	f43f af49 	beq.w	801357a <__sfvwrite_r+0x126>
 80136e8:	6921      	ldr	r1, [r4, #16]
 80136ea:	9002      	str	r0, [sp, #8]
 80136ec:	465a      	mov	r2, fp
 80136ee:	f7fe fe85 	bl	80123fc <memcpy>
 80136f2:	89a2      	ldrh	r2, [r4, #12]
 80136f4:	f422 6090 	bic.w	r0, r2, #1152	; 0x480
 80136f8:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 80136fc:	81a1      	strh	r1, [r4, #12]
 80136fe:	9902      	ldr	r1, [sp, #8]
 8013700:	ebcb 0307 	rsb	r3, fp, r7
 8013704:	eb01 000b 	add.w	r0, r1, fp
 8013708:	6167      	str	r7, [r4, #20]
 801370a:	6121      	str	r1, [r4, #16]
 801370c:	6020      	str	r0, [r4, #0]
 801370e:	9603      	str	r6, [sp, #12]
 8013710:	60a3      	str	r3, [r4, #8]
 8013712:	46b3      	mov	fp, r6
 8013714:	4637      	mov	r7, r6
 8013716:	46b6      	mov	lr, r6
 8013718:	e703      	b.n	8013522 <__sfvwrite_r+0xce>
 801371a:	4659      	mov	r1, fp
 801371c:	4632      	mov	r2, r6
 801371e:	f8cd c004 	str.w	ip, [sp, #4]
 8013722:	f000 f847 	bl	80137b4 <memmove>
 8013726:	6820      	ldr	r0, [r4, #0]
 8013728:	1983      	adds	r3, r0, r6
 801372a:	6023      	str	r3, [r4, #0]
 801372c:	4648      	mov	r0, r9
 801372e:	4621      	mov	r1, r4
 8013730:	f7fe f812 	bl	8011758 <_fflush_r>
 8013734:	f8dd c004 	ldr.w	ip, [sp, #4]
 8013738:	2800      	cmp	r0, #0
 801373a:	f43f af4f 	beq.w	80135dc <__sfvwrite_r+0x188>
 801373e:	e71f      	b.n	8013580 <__sfvwrite_r+0x12c>
 8013740:	4651      	mov	r1, sl
 8013742:	463a      	mov	r2, r7
 8013744:	f000 f836 	bl	80137b4 <memmove>
 8013748:	6823      	ldr	r3, [r4, #0]
 801374a:	19da      	adds	r2, r3, r7
 801374c:	6022      	str	r2, [r4, #0]
 801374e:	4648      	mov	r0, r9
 8013750:	4621      	mov	r1, r4
 8013752:	f7fe f801 	bl	8011758 <_fflush_r>
 8013756:	2800      	cmp	r0, #0
 8013758:	f43f aef3 	beq.w	8013542 <__sfvwrite_r+0xee>
 801375c:	e710      	b.n	8013580 <__sfvwrite_r+0x12c>
 801375e:	f107 0a01 	add.w	sl, r7, #1
 8013762:	f04f 0c01 	mov.w	ip, #1
 8013766:	e71b      	b.n	80135a0 <__sfvwrite_r+0x14c>

08013768 <_isatty_r>:
 8013768:	b538      	push	{r3, r4, r5, lr}
 801376a:	4c07      	ldr	r4, [pc, #28]	; (8013788 <_isatty_r+0x20>)
 801376c:	2300      	movs	r3, #0
 801376e:	4605      	mov	r5, r0
 8013770:	4608      	mov	r0, r1
 8013772:	6023      	str	r3, [r4, #0]
 8013774:	f7ef fde8 	bl	8003348 <_isatty>
 8013778:	1c43      	adds	r3, r0, #1
 801377a:	d000      	beq.n	801377e <_isatty_r+0x16>
 801377c:	bd38      	pop	{r3, r4, r5, pc}
 801377e:	6821      	ldr	r1, [r4, #0]
 8013780:	2900      	cmp	r1, #0
 8013782:	d0fb      	beq.n	801377c <_isatty_r+0x14>
 8013784:	6029      	str	r1, [r5, #0]
 8013786:	bd38      	pop	{r3, r4, r5, pc}
 8013788:	20000a1c 	.word	0x20000a1c

0801378c <_lseek_r>:
 801378c:	b538      	push	{r3, r4, r5, lr}
 801378e:	4c08      	ldr	r4, [pc, #32]	; (80137b0 <_lseek_r+0x24>)
 8013790:	4605      	mov	r5, r0
 8013792:	4608      	mov	r0, r1
 8013794:	4611      	mov	r1, r2
 8013796:	461a      	mov	r2, r3
 8013798:	2300      	movs	r3, #0
 801379a:	6023      	str	r3, [r4, #0]
 801379c:	f7ef fe18 	bl	80033d0 <_lseek>
 80137a0:	1c43      	adds	r3, r0, #1
 80137a2:	d000      	beq.n	80137a6 <_lseek_r+0x1a>
 80137a4:	bd38      	pop	{r3, r4, r5, pc}
 80137a6:	6821      	ldr	r1, [r4, #0]
 80137a8:	2900      	cmp	r1, #0
 80137aa:	d0fb      	beq.n	80137a4 <_lseek_r+0x18>
 80137ac:	6029      	str	r1, [r5, #0]
 80137ae:	bd38      	pop	{r3, r4, r5, pc}
 80137b0:	20000a1c 	.word	0x20000a1c

080137b4 <memmove>:
 80137b4:	4288      	cmp	r0, r1
 80137b6:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80137ba:	d926      	bls.n	801380a <memmove+0x56>
 80137bc:	188c      	adds	r4, r1, r2
 80137be:	42a0      	cmp	r0, r4
 80137c0:	d223      	bcs.n	801380a <memmove+0x56>
 80137c2:	1883      	adds	r3, r0, r2
 80137c4:	1e55      	subs	r5, r2, #1
 80137c6:	b1ea      	cbz	r2, 8013804 <memmove+0x50>
 80137c8:	4622      	mov	r2, r4
 80137ca:	f005 0401 	and.w	r4, r5, #1
 80137ce:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
 80137d2:	f803 1d01 	strb.w	r1, [r3, #-1]!
 80137d6:	1e69      	subs	r1, r5, #1
 80137d8:	b1a5      	cbz	r5, 8013804 <memmove+0x50>
 80137da:	b13c      	cbz	r4, 80137ec <memmove+0x38>
 80137dc:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 80137e0:	3901      	subs	r1, #1
 80137e2:	f1b1 3fff 	cmp.w	r1, #4294967295
 80137e6:	f803 4d01 	strb.w	r4, [r3, #-1]!
 80137ea:	d00b      	beq.n	8013804 <memmove+0x50>
 80137ec:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 80137f0:	f803 4d01 	strb.w	r4, [r3, #-1]!
 80137f4:	3902      	subs	r1, #2
 80137f6:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 80137fa:	f1b1 3fff 	cmp.w	r1, #4294967295
 80137fe:	f803 4d01 	strb.w	r4, [r3, #-1]!
 8013802:	d1f3      	bne.n	80137ec <memmove+0x38>
 8013804:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8013808:	4770      	bx	lr
 801380a:	2a0f      	cmp	r2, #15
 801380c:	f240 8096 	bls.w	801393c <memmove+0x188>
 8013810:	ea41 0300 	orr.w	r3, r1, r0
 8013814:	079b      	lsls	r3, r3, #30
 8013816:	f040 8093 	bne.w	8013940 <memmove+0x18c>
 801381a:	680c      	ldr	r4, [r1, #0]
 801381c:	6004      	str	r4, [r0, #0]
 801381e:	684d      	ldr	r5, [r1, #4]
 8013820:	6045      	str	r5, [r0, #4]
 8013822:	688e      	ldr	r6, [r1, #8]
 8013824:	f1a2 0310 	sub.w	r3, r2, #16
 8013828:	6086      	str	r6, [r0, #8]
 801382a:	68cc      	ldr	r4, [r1, #12]
 801382c:	461d      	mov	r5, r3
 801382e:	2d0f      	cmp	r5, #15
 8013830:	60c4      	str	r4, [r0, #12]
 8013832:	f3c3 1600 	ubfx	r6, r3, #4, #1
 8013836:	f101 0410 	add.w	r4, r1, #16
 801383a:	f100 0310 	add.w	r3, r0, #16
 801383e:	d922      	bls.n	8013886 <memmove+0xd2>
 8013840:	b166      	cbz	r6, 801385c <memmove+0xa8>
 8013842:	6826      	ldr	r6, [r4, #0]
 8013844:	601e      	str	r6, [r3, #0]
 8013846:	6866      	ldr	r6, [r4, #4]
 8013848:	605e      	str	r6, [r3, #4]
 801384a:	68a6      	ldr	r6, [r4, #8]
 801384c:	609e      	str	r6, [r3, #8]
 801384e:	68e6      	ldr	r6, [r4, #12]
 8013850:	3d10      	subs	r5, #16
 8013852:	60de      	str	r6, [r3, #12]
 8013854:	3410      	adds	r4, #16
 8013856:	3310      	adds	r3, #16
 8013858:	2d0f      	cmp	r5, #15
 801385a:	d914      	bls.n	8013886 <memmove+0xd2>
 801385c:	6826      	ldr	r6, [r4, #0]
 801385e:	601e      	str	r6, [r3, #0]
 8013860:	6866      	ldr	r6, [r4, #4]
 8013862:	605e      	str	r6, [r3, #4]
 8013864:	68a6      	ldr	r6, [r4, #8]
 8013866:	609e      	str	r6, [r3, #8]
 8013868:	68e6      	ldr	r6, [r4, #12]
 801386a:	60de      	str	r6, [r3, #12]
 801386c:	6926      	ldr	r6, [r4, #16]
 801386e:	611e      	str	r6, [r3, #16]
 8013870:	6966      	ldr	r6, [r4, #20]
 8013872:	615e      	str	r6, [r3, #20]
 8013874:	69a6      	ldr	r6, [r4, #24]
 8013876:	619e      	str	r6, [r3, #24]
 8013878:	69e6      	ldr	r6, [r4, #28]
 801387a:	3d20      	subs	r5, #32
 801387c:	61de      	str	r6, [r3, #28]
 801387e:	3420      	adds	r4, #32
 8013880:	3320      	adds	r3, #32
 8013882:	2d0f      	cmp	r5, #15
 8013884:	d8ea      	bhi.n	801385c <memmove+0xa8>
 8013886:	f1a2 0310 	sub.w	r3, r2, #16
 801388a:	f023 040f 	bic.w	r4, r3, #15
 801388e:	f002 030f 	and.w	r3, r2, #15
 8013892:	3410      	adds	r4, #16
 8013894:	2b03      	cmp	r3, #3
 8013896:	eb00 0804 	add.w	r8, r0, r4
 801389a:	4421      	add	r1, r4
 801389c:	d952      	bls.n	8013944 <memmove+0x190>
 801389e:	f1a3 0904 	sub.w	r9, r3, #4
 80138a2:	460b      	mov	r3, r1
 80138a4:	ea4f 0999 	mov.w	r9, r9, lsr #2
 80138a8:	eb01 0c89 	add.w	ip, r1, r9, lsl #2
 80138ac:	f853 6b04 	ldr.w	r6, [r3], #4
 80138b0:	ebc1 050c 	rsb	r5, r1, ip
 80138b4:	4644      	mov	r4, r8
 80138b6:	f10c 0c04 	add.w	ip, ip, #4
 80138ba:	4563      	cmp	r3, ip
 80138bc:	f844 6b04 	str.w	r6, [r4], #4
 80138c0:	f3c5 0580 	ubfx	r5, r5, #2, #1
 80138c4:	d012      	beq.n	80138ec <memmove+0x138>
 80138c6:	b12d      	cbz	r5, 80138d4 <memmove+0x120>
 80138c8:	f853 5b04 	ldr.w	r5, [r3], #4
 80138cc:	4563      	cmp	r3, ip
 80138ce:	f844 5b04 	str.w	r5, [r4], #4
 80138d2:	d00b      	beq.n	80138ec <memmove+0x138>
 80138d4:	461e      	mov	r6, r3
 80138d6:	4625      	mov	r5, r4
 80138d8:	f856 7b04 	ldr.w	r7, [r6], #4
 80138dc:	f845 7b04 	str.w	r7, [r5], #4
 80138e0:	685f      	ldr	r7, [r3, #4]
 80138e2:	1d33      	adds	r3, r6, #4
 80138e4:	6067      	str	r7, [r4, #4]
 80138e6:	1d2c      	adds	r4, r5, #4
 80138e8:	4563      	cmp	r3, ip
 80138ea:	d1f3      	bne.n	80138d4 <memmove+0x120>
 80138ec:	f109 0301 	add.w	r3, r9, #1
 80138f0:	009c      	lsls	r4, r3, #2
 80138f2:	1909      	adds	r1, r1, r4
 80138f4:	f002 0203 	and.w	r2, r2, #3
 80138f8:	4444      	add	r4, r8
 80138fa:	2a00      	cmp	r2, #0
 80138fc:	d082      	beq.n	8013804 <memmove+0x50>
 80138fe:	4623      	mov	r3, r4
 8013900:	780d      	ldrb	r5, [r1, #0]
 8013902:	f803 5b01 	strb.w	r5, [r3], #1
 8013906:	18a2      	adds	r2, r4, r2
 8013908:	43e4      	mvns	r4, r4
 801390a:	1914      	adds	r4, r2, r4
 801390c:	4293      	cmp	r3, r2
 801390e:	f004 0401 	and.w	r4, r4, #1
 8013912:	f43f af77 	beq.w	8013804 <memmove+0x50>
 8013916:	b134      	cbz	r4, 8013926 <memmove+0x172>
 8013918:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801391c:	f803 4b01 	strb.w	r4, [r3], #1
 8013920:	4293      	cmp	r3, r2
 8013922:	f43f af6f 	beq.w	8013804 <memmove+0x50>
 8013926:	784d      	ldrb	r5, [r1, #1]
 8013928:	461c      	mov	r4, r3
 801392a:	f804 5b01 	strb.w	r5, [r4], #1
 801392e:	788d      	ldrb	r5, [r1, #2]
 8013930:	705d      	strb	r5, [r3, #1]
 8013932:	1c63      	adds	r3, r4, #1
 8013934:	3102      	adds	r1, #2
 8013936:	4293      	cmp	r3, r2
 8013938:	d1f5      	bne.n	8013926 <memmove+0x172>
 801393a:	e763      	b.n	8013804 <memmove+0x50>
 801393c:	4604      	mov	r4, r0
 801393e:	e7dc      	b.n	80138fa <memmove+0x146>
 8013940:	4604      	mov	r4, r0
 8013942:	e7dc      	b.n	80138fe <memmove+0x14a>
 8013944:	4644      	mov	r4, r8
 8013946:	461a      	mov	r2, r3
 8013948:	e7d7      	b.n	80138fa <memmove+0x146>
 801394a:	bf00      	nop

0801394c <_read_r>:
 801394c:	b538      	push	{r3, r4, r5, lr}
 801394e:	4c08      	ldr	r4, [pc, #32]	; (8013970 <_read_r+0x24>)
 8013950:	4605      	mov	r5, r0
 8013952:	4608      	mov	r0, r1
 8013954:	4611      	mov	r1, r2
 8013956:	461a      	mov	r2, r3
 8013958:	2300      	movs	r3, #0
 801395a:	6023      	str	r3, [r4, #0]
 801395c:	f7ef fd94 	bl	8003488 <_read>
 8013960:	1c43      	adds	r3, r0, #1
 8013962:	d000      	beq.n	8013966 <_read_r+0x1a>
 8013964:	bd38      	pop	{r3, r4, r5, pc}
 8013966:	6821      	ldr	r1, [r4, #0]
 8013968:	2900      	cmp	r1, #0
 801396a:	d0fb      	beq.n	8013964 <_read_r+0x18>
 801396c:	6029      	str	r1, [r5, #0]
 801396e:	bd38      	pop	{r3, r4, r5, pc}
 8013970:	20000a1c 	.word	0x20000a1c

08013974 <_realloc_r>:
 8013974:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013978:	460c      	mov	r4, r1
 801397a:	b083      	sub	sp, #12
 801397c:	4681      	mov	r9, r0
 801397e:	4617      	mov	r7, r2
 8013980:	2900      	cmp	r1, #0
 8013982:	f000 80c5 	beq.w	8013b10 <_realloc_r+0x19c>
 8013986:	f7fe fddb 	bl	8012540 <__malloc_lock>
 801398a:	f107 050b 	add.w	r5, r7, #11
 801398e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8013992:	2d16      	cmp	r5, #22
 8013994:	f1a4 0a08 	sub.w	sl, r4, #8
 8013998:	f023 0603 	bic.w	r6, r3, #3
 801399c:	d84f      	bhi.n	8013a3e <_realloc_r+0xca>
 801399e:	2110      	movs	r1, #16
 80139a0:	460d      	mov	r5, r1
 80139a2:	42af      	cmp	r7, r5
 80139a4:	d850      	bhi.n	8013a48 <_realloc_r+0xd4>
 80139a6:	428e      	cmp	r6, r1
 80139a8:	da53      	bge.n	8013a52 <_realloc_r+0xde>
 80139aa:	f8df c3a0 	ldr.w	ip, [pc, #928]	; 8013d4c <_realloc_r+0x3d8>
 80139ae:	f8dc 0008 	ldr.w	r0, [ip, #8]
 80139b2:	eb0a 0206 	add.w	r2, sl, r6
 80139b6:	4290      	cmp	r0, r2
 80139b8:	f000 80b0 	beq.w	8013b1c <_realloc_r+0x1a8>
 80139bc:	f8d2 e004 	ldr.w	lr, [r2, #4]
 80139c0:	f02e 0801 	bic.w	r8, lr, #1
 80139c4:	4490      	add	r8, r2
 80139c6:	f8d8 8004 	ldr.w	r8, [r8, #4]
 80139ca:	f018 0f01 	tst.w	r8, #1
 80139ce:	d059      	beq.n	8013a84 <_realloc_r+0x110>
 80139d0:	f04f 0e00 	mov.w	lr, #0
 80139d4:	4672      	mov	r2, lr
 80139d6:	07db      	lsls	r3, r3, #31
 80139d8:	d476      	bmi.n	8013ac8 <_realloc_r+0x154>
 80139da:	f854 3c08 	ldr.w	r3, [r4, #-8]
 80139de:	ebc3 0b0a 	rsb	fp, r3, sl
 80139e2:	f8db 3004 	ldr.w	r3, [fp, #4]
 80139e6:	f023 0303 	bic.w	r3, r3, #3
 80139ea:	199b      	adds	r3, r3, r6
 80139ec:	9301      	str	r3, [sp, #4]
 80139ee:	2a00      	cmp	r2, #0
 80139f0:	d067      	beq.n	8013ac2 <_realloc_r+0x14e>
 80139f2:	4282      	cmp	r2, r0
 80139f4:	eb0e 0803 	add.w	r8, lr, r3
 80139f8:	f000 80f1 	beq.w	8013bde <_realloc_r+0x26a>
 80139fc:	4588      	cmp	r8, r1
 80139fe:	db60      	blt.n	8013ac2 <_realloc_r+0x14e>
 8013a00:	68d1      	ldr	r1, [r2, #12]
 8013a02:	6890      	ldr	r0, [r2, #8]
 8013a04:	465f      	mov	r7, fp
 8013a06:	60c1      	str	r1, [r0, #12]
 8013a08:	6088      	str	r0, [r1, #8]
 8013a0a:	f8db 300c 	ldr.w	r3, [fp, #12]
 8013a0e:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8013a12:	1f32      	subs	r2, r6, #4
 8013a14:	2a24      	cmp	r2, #36	; 0x24
 8013a16:	60cb      	str	r3, [r1, #12]
 8013a18:	6099      	str	r1, [r3, #8]
 8013a1a:	f200 812a 	bhi.w	8013c72 <_realloc_r+0x2fe>
 8013a1e:	2a13      	cmp	r2, #19
 8013a20:	f240 80b9 	bls.w	8013b96 <_realloc_r+0x222>
 8013a24:	6823      	ldr	r3, [r4, #0]
 8013a26:	f8cb 3008 	str.w	r3, [fp, #8]
 8013a2a:	6861      	ldr	r1, [r4, #4]
 8013a2c:	2a1b      	cmp	r2, #27
 8013a2e:	f8cb 100c 	str.w	r1, [fp, #12]
 8013a32:	f200 8134 	bhi.w	8013c9e <_realloc_r+0x32a>
 8013a36:	f10b 0010 	add.w	r0, fp, #16
 8013a3a:	3408      	adds	r4, #8
 8013a3c:	e0ac      	b.n	8013b98 <_realloc_r+0x224>
 8013a3e:	f025 0507 	bic.w	r5, r5, #7
 8013a42:	2d00      	cmp	r5, #0
 8013a44:	4629      	mov	r1, r5
 8013a46:	daac      	bge.n	80139a2 <_realloc_r+0x2e>
 8013a48:	270c      	movs	r7, #12
 8013a4a:	f8c9 7000 	str.w	r7, [r9]
 8013a4e:	2700      	movs	r7, #0
 8013a50:	e014      	b.n	8013a7c <_realloc_r+0x108>
 8013a52:	46b0      	mov	r8, r6
 8013a54:	ebc5 0708 	rsb	r7, r5, r8
 8013a58:	2f0f      	cmp	r7, #15
 8013a5a:	d81e      	bhi.n	8013a9a <_realloc_r+0x126>
 8013a5c:	f003 0301 	and.w	r3, r3, #1
 8013a60:	eb0a 0108 	add.w	r1, sl, r8
 8013a64:	ea43 0008 	orr.w	r0, r3, r8
 8013a68:	f8ca 0004 	str.w	r0, [sl, #4]
 8013a6c:	684a      	ldr	r2, [r1, #4]
 8013a6e:	f042 0701 	orr.w	r7, r2, #1
 8013a72:	604f      	str	r7, [r1, #4]
 8013a74:	4648      	mov	r0, r9
 8013a76:	f7fe fd65 	bl	8012544 <__malloc_unlock>
 8013a7a:	4627      	mov	r7, r4
 8013a7c:	4638      	mov	r0, r7
 8013a7e:	b003      	add	sp, #12
 8013a80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013a84:	f02e 0e03 	bic.w	lr, lr, #3
 8013a88:	eb0e 0806 	add.w	r8, lr, r6
 8013a8c:	4588      	cmp	r8, r1
 8013a8e:	dba2      	blt.n	80139d6 <_realloc_r+0x62>
 8013a90:	68d7      	ldr	r7, [r2, #12]
 8013a92:	6892      	ldr	r2, [r2, #8]
 8013a94:	60d7      	str	r7, [r2, #12]
 8013a96:	60ba      	str	r2, [r7, #8]
 8013a98:	e7dc      	b.n	8013a54 <_realloc_r+0xe0>
 8013a9a:	eb0a 0105 	add.w	r1, sl, r5
 8013a9e:	f003 0301 	and.w	r3, r3, #1
 8013aa2:	19c8      	adds	r0, r1, r7
 8013aa4:	431d      	orrs	r5, r3
 8013aa6:	f047 0201 	orr.w	r2, r7, #1
 8013aaa:	f8ca 5004 	str.w	r5, [sl, #4]
 8013aae:	604a      	str	r2, [r1, #4]
 8013ab0:	6847      	ldr	r7, [r0, #4]
 8013ab2:	f047 0301 	orr.w	r3, r7, #1
 8013ab6:	6043      	str	r3, [r0, #4]
 8013ab8:	3108      	adds	r1, #8
 8013aba:	4648      	mov	r0, r9
 8013abc:	f7fd ffa4 	bl	8011a08 <_free_r>
 8013ac0:	e7d8      	b.n	8013a74 <_realloc_r+0x100>
 8013ac2:	9b01      	ldr	r3, [sp, #4]
 8013ac4:	428b      	cmp	r3, r1
 8013ac6:	da34      	bge.n	8013b32 <_realloc_r+0x1be>
 8013ac8:	4639      	mov	r1, r7
 8013aca:	4648      	mov	r0, r9
 8013acc:	f7fe f948 	bl	8011d60 <_malloc_r>
 8013ad0:	4607      	mov	r7, r0
 8013ad2:	b1c8      	cbz	r0, 8013b08 <_realloc_r+0x194>
 8013ad4:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8013ad8:	f023 0201 	bic.w	r2, r3, #1
 8013adc:	f1a0 0108 	sub.w	r1, r0, #8
 8013ae0:	4452      	add	r2, sl
 8013ae2:	4291      	cmp	r1, r2
 8013ae4:	f000 80be 	beq.w	8013c64 <_realloc_r+0x2f0>
 8013ae8:	1f32      	subs	r2, r6, #4
 8013aea:	2a24      	cmp	r2, #36	; 0x24
 8013aec:	d873      	bhi.n	8013bd6 <_realloc_r+0x262>
 8013aee:	2a13      	cmp	r2, #19
 8013af0:	d846      	bhi.n	8013b80 <_realloc_r+0x20c>
 8013af2:	4623      	mov	r3, r4
 8013af4:	6819      	ldr	r1, [r3, #0]
 8013af6:	6001      	str	r1, [r0, #0]
 8013af8:	685a      	ldr	r2, [r3, #4]
 8013afa:	6042      	str	r2, [r0, #4]
 8013afc:	689b      	ldr	r3, [r3, #8]
 8013afe:	6083      	str	r3, [r0, #8]
 8013b00:	4648      	mov	r0, r9
 8013b02:	4621      	mov	r1, r4
 8013b04:	f7fd ff80 	bl	8011a08 <_free_r>
 8013b08:	4648      	mov	r0, r9
 8013b0a:	f7fe fd1b 	bl	8012544 <__malloc_unlock>
 8013b0e:	e7b5      	b.n	8013a7c <_realloc_r+0x108>
 8013b10:	4611      	mov	r1, r2
 8013b12:	b003      	add	sp, #12
 8013b14:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b18:	f7fe b922 	b.w	8011d60 <_malloc_r>
 8013b1c:	6842      	ldr	r2, [r0, #4]
 8013b1e:	f022 0e03 	bic.w	lr, r2, #3
 8013b22:	eb0e 0206 	add.w	r2, lr, r6
 8013b26:	f105 0810 	add.w	r8, r5, #16
 8013b2a:	4542      	cmp	r2, r8
 8013b2c:	da3f      	bge.n	8013bae <_realloc_r+0x23a>
 8013b2e:	4602      	mov	r2, r0
 8013b30:	e751      	b.n	80139d6 <_realloc_r+0x62>
 8013b32:	465f      	mov	r7, fp
 8013b34:	f8db 000c 	ldr.w	r0, [fp, #12]
 8013b38:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8013b3c:	1f32      	subs	r2, r6, #4
 8013b3e:	2a24      	cmp	r2, #36	; 0x24
 8013b40:	60c8      	str	r0, [r1, #12]
 8013b42:	6081      	str	r1, [r0, #8]
 8013b44:	f200 80a0 	bhi.w	8013c88 <_realloc_r+0x314>
 8013b48:	2a13      	cmp	r2, #19
 8013b4a:	f240 809b 	bls.w	8013c84 <_realloc_r+0x310>
 8013b4e:	6820      	ldr	r0, [r4, #0]
 8013b50:	f8cb 0008 	str.w	r0, [fp, #8]
 8013b54:	6861      	ldr	r1, [r4, #4]
 8013b56:	2a1b      	cmp	r2, #27
 8013b58:	f8cb 100c 	str.w	r1, [fp, #12]
 8013b5c:	f200 80b4 	bhi.w	8013cc8 <_realloc_r+0x354>
 8013b60:	f10b 0310 	add.w	r3, fp, #16
 8013b64:	3408      	adds	r4, #8
 8013b66:	6820      	ldr	r0, [r4, #0]
 8013b68:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8013b6c:	6018      	str	r0, [r3, #0]
 8013b6e:	6862      	ldr	r2, [r4, #4]
 8013b70:	605a      	str	r2, [r3, #4]
 8013b72:	68a4      	ldr	r4, [r4, #8]
 8013b74:	609c      	str	r4, [r3, #8]
 8013b76:	f8db 3004 	ldr.w	r3, [fp, #4]
 8013b7a:	463c      	mov	r4, r7
 8013b7c:	46da      	mov	sl, fp
 8013b7e:	e769      	b.n	8013a54 <_realloc_r+0xe0>
 8013b80:	6821      	ldr	r1, [r4, #0]
 8013b82:	6001      	str	r1, [r0, #0]
 8013b84:	6860      	ldr	r0, [r4, #4]
 8013b86:	2a1b      	cmp	r2, #27
 8013b88:	6078      	str	r0, [r7, #4]
 8013b8a:	d860      	bhi.n	8013c4e <_realloc_r+0x2da>
 8013b8c:	f107 0008 	add.w	r0, r7, #8
 8013b90:	f104 0308 	add.w	r3, r4, #8
 8013b94:	e7ae      	b.n	8013af4 <_realloc_r+0x180>
 8013b96:	4638      	mov	r0, r7
 8013b98:	6823      	ldr	r3, [r4, #0]
 8013b9a:	6003      	str	r3, [r0, #0]
 8013b9c:	6862      	ldr	r2, [r4, #4]
 8013b9e:	6042      	str	r2, [r0, #4]
 8013ba0:	68a4      	ldr	r4, [r4, #8]
 8013ba2:	6084      	str	r4, [r0, #8]
 8013ba4:	f8db 3004 	ldr.w	r3, [fp, #4]
 8013ba8:	463c      	mov	r4, r7
 8013baa:	46da      	mov	sl, fp
 8013bac:	e752      	b.n	8013a54 <_realloc_r+0xe0>
 8013bae:	eb0a 0705 	add.w	r7, sl, r5
 8013bb2:	1b50      	subs	r0, r2, r5
 8013bb4:	f040 0201 	orr.w	r2, r0, #1
 8013bb8:	607a      	str	r2, [r7, #4]
 8013bba:	f854 1c04 	ldr.w	r1, [r4, #-4]
 8013bbe:	f8cc 7008 	str.w	r7, [ip, #8]
 8013bc2:	f001 0301 	and.w	r3, r1, #1
 8013bc6:	431d      	orrs	r5, r3
 8013bc8:	f844 5c04 	str.w	r5, [r4, #-4]
 8013bcc:	4648      	mov	r0, r9
 8013bce:	f7fe fcb9 	bl	8012544 <__malloc_unlock>
 8013bd2:	4627      	mov	r7, r4
 8013bd4:	e752      	b.n	8013a7c <_realloc_r+0x108>
 8013bd6:	4621      	mov	r1, r4
 8013bd8:	f7ff fdec 	bl	80137b4 <memmove>
 8013bdc:	e790      	b.n	8013b00 <_realloc_r+0x18c>
 8013bde:	f105 0010 	add.w	r0, r5, #16
 8013be2:	4580      	cmp	r8, r0
 8013be4:	f6ff af6d 	blt.w	8013ac2 <_realloc_r+0x14e>
 8013be8:	465f      	mov	r7, fp
 8013bea:	f8db 000c 	ldr.w	r0, [fp, #12]
 8013bee:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8013bf2:	1f32      	subs	r2, r6, #4
 8013bf4:	2a24      	cmp	r2, #36	; 0x24
 8013bf6:	60c8      	str	r0, [r1, #12]
 8013bf8:	6081      	str	r1, [r0, #8]
 8013bfa:	f200 8087 	bhi.w	8013d0c <_realloc_r+0x398>
 8013bfe:	2a13      	cmp	r2, #19
 8013c00:	d978      	bls.n	8013cf4 <_realloc_r+0x380>
 8013c02:	6820      	ldr	r0, [r4, #0]
 8013c04:	f8cb 0008 	str.w	r0, [fp, #8]
 8013c08:	6861      	ldr	r1, [r4, #4]
 8013c0a:	2a1b      	cmp	r2, #27
 8013c0c:	f8cb 100c 	str.w	r1, [fp, #12]
 8013c10:	f200 8085 	bhi.w	8013d1e <_realloc_r+0x3aa>
 8013c14:	f10b 0310 	add.w	r3, fp, #16
 8013c18:	3408      	adds	r4, #8
 8013c1a:	6820      	ldr	r0, [r4, #0]
 8013c1c:	6018      	str	r0, [r3, #0]
 8013c1e:	6862      	ldr	r2, [r4, #4]
 8013c20:	605a      	str	r2, [r3, #4]
 8013c22:	68a1      	ldr	r1, [r4, #8]
 8013c24:	6099      	str	r1, [r3, #8]
 8013c26:	eb0b 0305 	add.w	r3, fp, r5
 8013c2a:	ebc5 0008 	rsb	r0, r5, r8
 8013c2e:	f040 0201 	orr.w	r2, r0, #1
 8013c32:	605a      	str	r2, [r3, #4]
 8013c34:	f8db 1004 	ldr.w	r1, [fp, #4]
 8013c38:	f8cc 3008 	str.w	r3, [ip, #8]
 8013c3c:	f001 0301 	and.w	r3, r1, #1
 8013c40:	431d      	orrs	r5, r3
 8013c42:	f8cb 5004 	str.w	r5, [fp, #4]
 8013c46:	4648      	mov	r0, r9
 8013c48:	f7fe fc7c 	bl	8012544 <__malloc_unlock>
 8013c4c:	e716      	b.n	8013a7c <_realloc_r+0x108>
 8013c4e:	68a3      	ldr	r3, [r4, #8]
 8013c50:	60bb      	str	r3, [r7, #8]
 8013c52:	68e1      	ldr	r1, [r4, #12]
 8013c54:	2a24      	cmp	r2, #36	; 0x24
 8013c56:	60f9      	str	r1, [r7, #12]
 8013c58:	d02d      	beq.n	8013cb6 <_realloc_r+0x342>
 8013c5a:	f107 0010 	add.w	r0, r7, #16
 8013c5e:	f104 0310 	add.w	r3, r4, #16
 8013c62:	e747      	b.n	8013af4 <_realloc_r+0x180>
 8013c64:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8013c68:	f027 0c03 	bic.w	ip, r7, #3
 8013c6c:	eb0c 0806 	add.w	r8, ip, r6
 8013c70:	e6f0      	b.n	8013a54 <_realloc_r+0xe0>
 8013c72:	4621      	mov	r1, r4
 8013c74:	4638      	mov	r0, r7
 8013c76:	f7ff fd9d 	bl	80137b4 <memmove>
 8013c7a:	463c      	mov	r4, r7
 8013c7c:	f8db 3004 	ldr.w	r3, [fp, #4]
 8013c80:	46da      	mov	sl, fp
 8013c82:	e6e7      	b.n	8013a54 <_realloc_r+0xe0>
 8013c84:	463b      	mov	r3, r7
 8013c86:	e76e      	b.n	8013b66 <_realloc_r+0x1f2>
 8013c88:	4621      	mov	r1, r4
 8013c8a:	4638      	mov	r0, r7
 8013c8c:	f7ff fd92 	bl	80137b4 <memmove>
 8013c90:	463c      	mov	r4, r7
 8013c92:	f8db 3004 	ldr.w	r3, [fp, #4]
 8013c96:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8013c9a:	46da      	mov	sl, fp
 8013c9c:	e6da      	b.n	8013a54 <_realloc_r+0xe0>
 8013c9e:	68a0      	ldr	r0, [r4, #8]
 8013ca0:	f8cb 0010 	str.w	r0, [fp, #16]
 8013ca4:	68e3      	ldr	r3, [r4, #12]
 8013ca6:	2a24      	cmp	r2, #36	; 0x24
 8013ca8:	f8cb 3014 	str.w	r3, [fp, #20]
 8013cac:	d018      	beq.n	8013ce0 <_realloc_r+0x36c>
 8013cae:	f10b 0018 	add.w	r0, fp, #24
 8013cb2:	3410      	adds	r4, #16
 8013cb4:	e770      	b.n	8013b98 <_realloc_r+0x224>
 8013cb6:	6922      	ldr	r2, [r4, #16]
 8013cb8:	613a      	str	r2, [r7, #16]
 8013cba:	6963      	ldr	r3, [r4, #20]
 8013cbc:	f107 0018 	add.w	r0, r7, #24
 8013cc0:	617b      	str	r3, [r7, #20]
 8013cc2:	f104 0318 	add.w	r3, r4, #24
 8013cc6:	e715      	b.n	8013af4 <_realloc_r+0x180>
 8013cc8:	68a3      	ldr	r3, [r4, #8]
 8013cca:	f8cb 3010 	str.w	r3, [fp, #16]
 8013cce:	68e0      	ldr	r0, [r4, #12]
 8013cd0:	2a24      	cmp	r2, #36	; 0x24
 8013cd2:	f8cb 0014 	str.w	r0, [fp, #20]
 8013cd6:	d00f      	beq.n	8013cf8 <_realloc_r+0x384>
 8013cd8:	f10b 0318 	add.w	r3, fp, #24
 8013cdc:	3410      	adds	r4, #16
 8013cde:	e742      	b.n	8013b66 <_realloc_r+0x1f2>
 8013ce0:	6922      	ldr	r2, [r4, #16]
 8013ce2:	f8cb 2018 	str.w	r2, [fp, #24]
 8013ce6:	6961      	ldr	r1, [r4, #20]
 8013ce8:	f10b 0020 	add.w	r0, fp, #32
 8013cec:	f8cb 101c 	str.w	r1, [fp, #28]
 8013cf0:	3418      	adds	r4, #24
 8013cf2:	e751      	b.n	8013b98 <_realloc_r+0x224>
 8013cf4:	463b      	mov	r3, r7
 8013cf6:	e790      	b.n	8013c1a <_realloc_r+0x2a6>
 8013cf8:	6922      	ldr	r2, [r4, #16]
 8013cfa:	f8cb 2018 	str.w	r2, [fp, #24]
 8013cfe:	6961      	ldr	r1, [r4, #20]
 8013d00:	f10b 0320 	add.w	r3, fp, #32
 8013d04:	f8cb 101c 	str.w	r1, [fp, #28]
 8013d08:	3418      	adds	r4, #24
 8013d0a:	e72c      	b.n	8013b66 <_realloc_r+0x1f2>
 8013d0c:	4638      	mov	r0, r7
 8013d0e:	4621      	mov	r1, r4
 8013d10:	f8cd c000 	str.w	ip, [sp]
 8013d14:	f7ff fd4e 	bl	80137b4 <memmove>
 8013d18:	f8dd c000 	ldr.w	ip, [sp]
 8013d1c:	e783      	b.n	8013c26 <_realloc_r+0x2b2>
 8013d1e:	68a3      	ldr	r3, [r4, #8]
 8013d20:	f8cb 3010 	str.w	r3, [fp, #16]
 8013d24:	68e0      	ldr	r0, [r4, #12]
 8013d26:	2a24      	cmp	r2, #36	; 0x24
 8013d28:	f8cb 0014 	str.w	r0, [fp, #20]
 8013d2c:	d003      	beq.n	8013d36 <_realloc_r+0x3c2>
 8013d2e:	f10b 0318 	add.w	r3, fp, #24
 8013d32:	3410      	adds	r4, #16
 8013d34:	e771      	b.n	8013c1a <_realloc_r+0x2a6>
 8013d36:	6922      	ldr	r2, [r4, #16]
 8013d38:	f8cb 2018 	str.w	r2, [fp, #24]
 8013d3c:	6961      	ldr	r1, [r4, #20]
 8013d3e:	f10b 0320 	add.w	r3, fp, #32
 8013d42:	f8cb 101c 	str.w	r1, [fp, #28]
 8013d46:	3418      	adds	r4, #24
 8013d48:	e767      	b.n	8013c1a <_realloc_r+0x2a6>
 8013d4a:	bf00      	nop
 8013d4c:	200004f0 	.word	0x200004f0

08013d50 <__swbuf_r>:
 8013d50:	b570      	push	{r4, r5, r6, lr}
 8013d52:	460d      	mov	r5, r1
 8013d54:	4614      	mov	r4, r2
 8013d56:	4606      	mov	r6, r0
 8013d58:	b110      	cbz	r0, 8013d60 <__swbuf_r+0x10>
 8013d5a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8013d5c:	2b00      	cmp	r3, #0
 8013d5e:	d04a      	beq.n	8013df6 <__swbuf_r+0xa6>
 8013d60:	89a3      	ldrh	r3, [r4, #12]
 8013d62:	69a2      	ldr	r2, [r4, #24]
 8013d64:	f003 0008 	and.w	r0, r3, #8
 8013d68:	b201      	sxth	r1, r0
 8013d6a:	60a2      	str	r2, [r4, #8]
 8013d6c:	2900      	cmp	r1, #0
 8013d6e:	d03a      	beq.n	8013de6 <__swbuf_r+0x96>
 8013d70:	6922      	ldr	r2, [r4, #16]
 8013d72:	2a00      	cmp	r2, #0
 8013d74:	d037      	beq.n	8013de6 <__swbuf_r+0x96>
 8013d76:	f403 5000 	and.w	r0, r3, #8192	; 0x2000
 8013d7a:	b201      	sxth	r1, r0
 8013d7c:	b2ed      	uxtb	r5, r5
 8013d7e:	b1a9      	cbz	r1, 8013dac <__swbuf_r+0x5c>
 8013d80:	6823      	ldr	r3, [r4, #0]
 8013d82:	6960      	ldr	r0, [r4, #20]
 8013d84:	1a9a      	subs	r2, r3, r2
 8013d86:	4282      	cmp	r2, r0
 8013d88:	da1c      	bge.n	8013dc4 <__swbuf_r+0x74>
 8013d8a:	1c50      	adds	r0, r2, #1
 8013d8c:	68a1      	ldr	r1, [r4, #8]
 8013d8e:	1e4a      	subs	r2, r1, #1
 8013d90:	60a2      	str	r2, [r4, #8]
 8013d92:	f803 5b01 	strb.w	r5, [r3], #1
 8013d96:	6961      	ldr	r1, [r4, #20]
 8013d98:	6023      	str	r3, [r4, #0]
 8013d9a:	4281      	cmp	r1, r0
 8013d9c:	d01a      	beq.n	8013dd4 <__swbuf_r+0x84>
 8013d9e:	89a3      	ldrh	r3, [r4, #12]
 8013da0:	07db      	lsls	r3, r3, #31
 8013da2:	d501      	bpl.n	8013da8 <__swbuf_r+0x58>
 8013da4:	2d0a      	cmp	r5, #10
 8013da6:	d015      	beq.n	8013dd4 <__swbuf_r+0x84>
 8013da8:	4628      	mov	r0, r5
 8013daa:	bd70      	pop	{r4, r5, r6, pc}
 8013dac:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8013dae:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8013db2:	81a3      	strh	r3, [r4, #12]
 8013db4:	6823      	ldr	r3, [r4, #0]
 8013db6:	f420 5100 	bic.w	r1, r0, #8192	; 0x2000
 8013dba:	6960      	ldr	r0, [r4, #20]
 8013dbc:	6661      	str	r1, [r4, #100]	; 0x64
 8013dbe:	1a9a      	subs	r2, r3, r2
 8013dc0:	4282      	cmp	r2, r0
 8013dc2:	dbe2      	blt.n	8013d8a <__swbuf_r+0x3a>
 8013dc4:	4630      	mov	r0, r6
 8013dc6:	4621      	mov	r1, r4
 8013dc8:	f7fd fcc6 	bl	8011758 <_fflush_r>
 8013dcc:	b940      	cbnz	r0, 8013de0 <__swbuf_r+0x90>
 8013dce:	6823      	ldr	r3, [r4, #0]
 8013dd0:	2001      	movs	r0, #1
 8013dd2:	e7db      	b.n	8013d8c <__swbuf_r+0x3c>
 8013dd4:	4630      	mov	r0, r6
 8013dd6:	4621      	mov	r1, r4
 8013dd8:	f7fd fcbe 	bl	8011758 <_fflush_r>
 8013ddc:	2800      	cmp	r0, #0
 8013dde:	d0e3      	beq.n	8013da8 <__swbuf_r+0x58>
 8013de0:	f04f 35ff 	mov.w	r5, #4294967295
 8013de4:	e7e0      	b.n	8013da8 <__swbuf_r+0x58>
 8013de6:	4630      	mov	r0, r6
 8013de8:	4621      	mov	r1, r4
 8013dea:	f7fc f99d 	bl	8010128 <__swsetup_r>
 8013dee:	89a3      	ldrh	r3, [r4, #12]
 8013df0:	b920      	cbnz	r0, 8013dfc <__swbuf_r+0xac>
 8013df2:	6922      	ldr	r2, [r4, #16]
 8013df4:	e7bf      	b.n	8013d76 <__swbuf_r+0x26>
 8013df6:	f7fd fd91 	bl	801191c <__sinit>
 8013dfa:	e7b1      	b.n	8013d60 <__swbuf_r+0x10>
 8013dfc:	f043 0540 	orr.w	r5, r3, #64	; 0x40
 8013e00:	2009      	movs	r0, #9
 8013e02:	81a5      	strh	r5, [r4, #12]
 8013e04:	f04f 35ff 	mov.w	r5, #4294967295
 8013e08:	6030      	str	r0, [r6, #0]
 8013e0a:	e7cd      	b.n	8013da8 <__swbuf_r+0x58>

08013e0c <_wcrtomb_r>:
 8013e0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013e10:	461e      	mov	r6, r3
 8013e12:	b086      	sub	sp, #24
 8013e14:	460c      	mov	r4, r1
 8013e16:	4605      	mov	r5, r0
 8013e18:	4617      	mov	r7, r2
 8013e1a:	4b0f      	ldr	r3, [pc, #60]	; (8013e58 <_wcrtomb_r+0x4c>)
 8013e1c:	b191      	cbz	r1, 8013e44 <_wcrtomb_r+0x38>
 8013e1e:	f8d3 8000 	ldr.w	r8, [r3]
 8013e22:	f7fd ff17 	bl	8011c54 <__locale_charset>
 8013e26:	9600      	str	r6, [sp, #0]
 8013e28:	4603      	mov	r3, r0
 8013e2a:	4621      	mov	r1, r4
 8013e2c:	4628      	mov	r0, r5
 8013e2e:	463a      	mov	r2, r7
 8013e30:	47c0      	blx	r8
 8013e32:	1c43      	adds	r3, r0, #1
 8013e34:	d103      	bne.n	8013e3e <_wcrtomb_r+0x32>
 8013e36:	2100      	movs	r1, #0
 8013e38:	228a      	movs	r2, #138	; 0x8a
 8013e3a:	6031      	str	r1, [r6, #0]
 8013e3c:	602a      	str	r2, [r5, #0]
 8013e3e:	b006      	add	sp, #24
 8013e40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013e44:	681f      	ldr	r7, [r3, #0]
 8013e46:	f7fd ff05 	bl	8011c54 <__locale_charset>
 8013e4a:	9600      	str	r6, [sp, #0]
 8013e4c:	4603      	mov	r3, r0
 8013e4e:	a903      	add	r1, sp, #12
 8013e50:	4628      	mov	r0, r5
 8013e52:	4622      	mov	r2, r4
 8013e54:	47b8      	blx	r7
 8013e56:	e7ec      	b.n	8013e32 <_wcrtomb_r+0x26>
 8013e58:	20000900 	.word	0x20000900

08013e5c <__ascii_wctomb>:
 8013e5c:	b121      	cbz	r1, 8013e68 <__ascii_wctomb+0xc>
 8013e5e:	2aff      	cmp	r2, #255	; 0xff
 8013e60:	d804      	bhi.n	8013e6c <__ascii_wctomb+0x10>
 8013e62:	700a      	strb	r2, [r1, #0]
 8013e64:	2001      	movs	r0, #1
 8013e66:	4770      	bx	lr
 8013e68:	4608      	mov	r0, r1
 8013e6a:	4770      	bx	lr
 8013e6c:	238a      	movs	r3, #138	; 0x8a
 8013e6e:	6003      	str	r3, [r0, #0]
 8013e70:	f04f 30ff 	mov.w	r0, #4294967295
 8013e74:	4770      	bx	lr
 8013e76:	bf00      	nop
 8013e78:	4447334c 	.word	0x4447334c
 8013e7c:	72203032 	.word	0x72203032
 8013e80:	20646165 	.word	0x20646165
 8013e84:	65747461 	.word	0x65747461
 8013e88:	2074706d 	.word	0x2074706d
 8013e8c:	656d6974 	.word	0x656d6974
 8013e90:	756f2064 	.word	0x756f2064
 8013e94:	2e2e2e74 	.word	0x2e2e2e74
 8013e98:	65686320 	.word	0x65686320
 8013e9c:	79206b63 	.word	0x79206b63
 8013ea0:	2072756f 	.word	0x2072756f
 8013ea4:	69726977 	.word	0x69726977
 8013ea8:	632f676e 	.word	0x632f676e
 8013eac:	2165646f 	.word	0x2165646f
 8013eb0:	0d0a2121 	.word	0x0d0a2121
 8013eb4:	00000000 	.word	0x00000000
 8013eb8:	74697865 	.word	0x74697865
 8013ebc:	00000000 	.word	0x00000000
 8013ec0:	70616548 	.word	0x70616548
 8013ec4:	646e6120 	.word	0x646e6120
 8013ec8:	61747320 	.word	0x61747320
 8013ecc:	63206b63 	.word	0x63206b63
 8013ed0:	696c6c6f 	.word	0x696c6c6f
 8013ed4:	6e6f6973 	.word	0x6e6f6973
 8013ed8:	0000000a 	.word	0x0000000a
 8013edc:	00776f70 	.word	0x00776f70
 8013ee0:	74727173 	.word	0x74727173
 8013ee4:	00000000 	.word	0x00000000

08013ee8 <dp_h>:
	...
 8013ef0:	40000000 3fe2b803                       ...@...?

08013ef8 <dp_l>:
	...
 8013f00:	43cfd006 3e4cfdeb                       ...C..L>

08013f08 <bp>:
 8013f08:	00000000 3ff00000 00000000 3ff80000     .......?.......?

08013f18 <TWO52>:
 8013f18:	00000000 43300000 00000000 c3300000     ......0C......0.
 8013f28:	00000043                                C...

08013f2c <_global_impure_ptr>:
 8013f2c:	20000068                                h.. 

08013f30 <blanks.6735>:
 8013f30:	20202020 20202020 20202020 20202020                     
 8013f40:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
 8013f50:	33323130 37363534 42413938 46454443     0123456789ABCDEF
 8013f60:	00000000 33323130 37363534 62613938     ....0123456789ab
 8013f70:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
 8013f80:	00000030                                0...

08013f84 <zeroes.6736>:
 8013f84:	30303030 30303030 30303030 30303030     0000000000000000
 8013f94:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
 8013fa4:	49534f50 00000058 0000002e              POSIX.......

08013fb0 <p05.5242>:
 8013fb0:	00000005 00000019 0000007d 00000000     ........}.......

08013fc0 <__mprec_tens>:
 8013fc0:	00000000 3ff00000 00000000 40240000     .......?......$@
 8013fd0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
 8013fe0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
 8013ff0:	00000000 412e8480 00000000 416312d0     .......A......cA
 8014000:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
 8014010:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
 8014020:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
 8014030:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
 8014040:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
 8014050:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
 8014060:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
 8014070:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
 8014080:	79d99db4 44ea7843                       ...yCx.D

08014088 <__mprec_bigtens>:
 8014088:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
 8014098:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
 80140a8:	7f73bf3c 75154fdd                       <.s..O.u

080140b0 <_init>:
 80140b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80140b2:	bf00      	nop
 80140b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80140b6:	bc08      	pop	{r3}
 80140b8:	469e      	mov	lr, r3
 80140ba:	4770      	bx	lr

080140bc <_fini>:
 80140bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80140be:	bf00      	nop
 80140c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80140c2:	bc08      	pop	{r3}
 80140c4:	469e      	mov	lr, r3
 80140c6:	4770      	bx	lr
