
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.005115                       # Number of seconds simulated
sim_ticks                                  5115092000                       # Number of ticks simulated
final_tick                                 5115092000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 286456                       # Simulator instruction rate (inst/s)
host_op_rate                                   286456                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              146524711                       # Simulator tick rate (ticks/s)
host_mem_usage                                 748132                       # Number of bytes of host memory used
host_seconds                                    34.91                       # Real time elapsed on the host
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      10000001                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             54400                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data            111552                       # Number of bytes read from this memory
system.physmem.bytes_read::total               165952                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        54400                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           54400                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                850                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               1743                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2593                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst             10635195                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             21808405                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                32443600                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst        10635195                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           10635195                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst            10635195                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            21808405                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               32443600                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1735.692305                       # Cycle average of tags in use
system.l2.total_refs                           225871                       # Total number of references to valid blocks.
system.l2.sampled_refs                           2441                       # Sample count of references to valid blocks.
system.l2.avg_refs                          92.532159                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           644.014800                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             845.523295                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             246.154210                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.039308                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.051607                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.015024                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.105938                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst               204458                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                19754                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  224212                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3020                       # number of Writeback hits
system.l2.Writeback_hits::total                  3020                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                294                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   294                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                204458                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 20048                       # number of demand (read+write) hits
system.l2.demand_hits::total                   224506                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               204458                       # number of overall hits
system.l2.overall_hits::cpu.data                20048                       # number of overall hits
system.l2.overall_hits::total                  224506                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                850                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                258                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1108                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             1485                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1485                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 850                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1743                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2593                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                850                       # number of overall misses
system.l2.overall_misses::cpu.data               1743                       # number of overall misses
system.l2.overall_misses::total                  2593                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     45689500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     14351500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        60041000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     82885500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      82885500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      45689500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      97237000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        142926500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     45689500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     97237000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       142926500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst           205308                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data            20012                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              225320                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3020                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3020                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           1779                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1779                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            205308                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             21791                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               227099                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           205308                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            21791                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              227099                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.004140                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.012892                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.004917                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.834739                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.834739                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.004140                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.079987                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.011418                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.004140                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.079987                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.011418                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53752.352941                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 55625.968992                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54188.628159                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 55815.151515                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 55815.151515                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53752.352941                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 55787.148594                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 55120.131122                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53752.352941                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 55787.148594                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 55120.131122                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           850                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           258                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1108                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         1485                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1485                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            850                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1743                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2593                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           850                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1743                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2593                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     35317000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     11208500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     46525500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     65046000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     65046000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     35317000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     76254500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    111571500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     35317000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     76254500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    111571500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.004140                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.012892                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.004917                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.834739                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.834739                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.004140                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.079987                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011418                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.004140                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.079987                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.011418                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41549.411765                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 43443.798450                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41990.523466                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 43802.020202                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 43802.020202                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41549.411765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 43748.995984                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 43027.959892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41549.411765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 43748.995984                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 43027.959892                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      2003078                       # DTB read hits
system.cpu.dtb.read_misses                        155                       # DTB read misses
system.cpu.dtb.read_acv                             1                       # DTB read access violations
system.cpu.dtb.read_accesses                  2003233                       # DTB read accesses
system.cpu.dtb.write_hits                      910967                       # DTB write hits
system.cpu.dtb.write_misses                       117                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                  911084                       # DTB write accesses
system.cpu.dtb.data_hits                      2914045                       # DTB hits
system.cpu.dtb.data_misses                        272                       # DTB misses
system.cpu.dtb.data_acv                             1                       # DTB access violations
system.cpu.dtb.data_accesses                  2914317                       # DTB accesses
system.cpu.itb.fetch_hits                     1875301                       # ITB hits
system.cpu.itb.fetch_misses                        83                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                 1875384                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   17                       # Number of system calls
system.cpu.numCycles                         10230185                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.BPredUnit.lookups                  1879193                       # Number of BP lookups
system.cpu.BPredUnit.condPredicted            1411021                       # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect              65404                       # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups               1362870                       # Number of BTB lookups
system.cpu.BPredUnit.BTBHits                  1211889                       # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS                    83291                       # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect                 145                       # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles            6483496                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       11276418                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1879193                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1295180                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2416120                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  177438                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                 461095                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   46                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1680                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                   1875301                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 38914                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            9474281                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.190214                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.392018                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7058161     74.50%     74.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   244784      2.58%     77.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   427398      4.51%     81.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   253686      2.68%     84.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   302790      3.20%     87.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   275489      2.91%     90.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   162119      1.71%     92.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   144371      1.52%     93.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   605483      6.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              9474281                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.183691                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.102269                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  6466042                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                502570                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2220956                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                177853                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 106860                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               368260                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  5040                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               11142994                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 32314                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 106860                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  6502644                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   37176                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         182568                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2363230                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                281803                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               11033383                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     7                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 263845                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                  7300                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands             8124712                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              14770919                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         14696197                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             74722                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               7503918                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   620770                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              13693                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           2813                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    345851                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2047370                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              929079                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             55237                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5072                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   10596493                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                5570                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  10422135                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3092                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          576513                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       329690                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             69                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       9474281                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.100045                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.480797                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4989590     52.66%     52.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1464601     15.46%     68.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1356986     14.32%     82.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              937460      9.89%     92.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              394267      4.16%     96.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              194203      2.05%     98.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               90926      0.96%     99.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               32441      0.34%     99.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               13807      0.15%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         9474281                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3789      6.05%      6.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      6.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      6.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      6.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      6.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      6.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   12      0.02%      6.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    36      0.06%      6.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      6.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      6.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      6.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      6.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      6.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      6.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      6.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      6.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      6.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      6.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      6.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      6.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      6.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      6.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      6.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      6.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      6.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      6.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      6.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      6.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      6.13% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  28093     44.85%     50.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 30701     49.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 6      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7435089     71.34%     71.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10654      0.10%     71.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     71.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               10654      0.10%     71.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   4      0.00%     71.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               10561      0.10%     71.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 45      0.00%     71.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  11      0.00%     71.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     71.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     71.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     71.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     71.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     71.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2033716     19.51%     91.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              921395      8.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10422135                       # Type of FU issued
system.cpu.iq.rate                           1.018763                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       62631                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006009                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           30296370                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          11135916                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     10261884                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               87904                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              42790                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        42557                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               10439453                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   45307                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           145767                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       150194                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           85                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          138                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        39829                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1337                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 106860                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   28423                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3369                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            10803793                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             50389                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2047370                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               929079                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               2809                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     10                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     1                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            138                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          34688                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        26843                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                61531                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              10341552                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2003246                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             80583                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        201730                       # number of nop insts executed
system.cpu.iew.exec_refs                      2914333                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1747260                       # Number of branches executed
system.cpu.iew.exec_stores                     911087                       # Number of stores executed
system.cpu.iew.exec_rate                     1.010886                       # Inst execution rate
system.cpu.iew.wb_sent                       10310719                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      10304441                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   6364577                       # num instructions producing a value
system.cpu.iew.wb_consumers                   8526897                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.007259                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.746412                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          607969                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5501                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             60420                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      9367421                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.088444                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.908879                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      5538779     59.13%     59.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1462728     15.62%     74.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1204073     12.85%     87.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       251666      2.69%     90.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       260736      2.78%     93.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       122387      1.31%     94.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       121466      1.30%     95.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        58325      0.62%     96.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       347261      3.71%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      9367421                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             10195910                       # Number of instructions committed
system.cpu.commit.committedOps               10195910                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2786424                       # Number of memory references committed
system.cpu.commit.loads                       1897174                       # Number of loads committed
system.cpu.commit.membars                        2741                       # Number of memory barriers committed
system.cpu.commit.branches                    1687652                       # Number of branches committed
system.cpu.commit.fp_insts                      42451                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   9729262                       # Number of committed integer instructions.
system.cpu.commit.function_calls                80871                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                347261                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     19823051                       # The number of ROB reads
system.cpu.rob.rob_writes                    21714717                       # The number of ROB writes
system.cpu.timesIdled                          152842                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          755904                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      10000001                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total              10000001                       # Number of Instructions Simulated
system.cpu.cpi                               1.023018                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.023018                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.977500                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.977500                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 14103724                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7709516                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     42659                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    26557                       # number of floating regfile writes
system.cpu.misc_regfile_reads                   16137                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   5486                       # number of misc regfile writes
system.cpu.icache.replacements                 205052                       # number of replacements
system.cpu.icache.tagsinuse                255.567014                       # Cycle average of tags in use
system.cpu.icache.total_refs                  1663678                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                 205308                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                   8.103328                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle               35884000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     255.567014                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.998309                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.998309                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      1663678                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1663678                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1663678                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1663678                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1663678                       # number of overall hits
system.cpu.icache.overall_hits::total         1663678                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       211623                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        211623                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       211623                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         211623                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       211623                       # number of overall misses
system.cpu.icache.overall_misses::total        211623                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   3125017500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3125017500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   3125017500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3125017500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   3125017500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3125017500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1875301                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1875301                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1875301                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1875301                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1875301                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1875301                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.112847                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.112847                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.112847                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.112847                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.112847                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.112847                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14766.908606                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14766.908606                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14766.908606                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14766.908606                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14766.908606                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14766.908606                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         6315                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         6315                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         6315                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         6315                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         6315                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         6315                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       205308                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       205308                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       205308                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       205308                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       205308                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       205308                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2395746500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2395746500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2395746500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2395746500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2395746500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2395746500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.109480                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.109480                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.109480                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.109480                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.109480                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.109480                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11669.036277                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11669.036277                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11669.036277                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11669.036277                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11669.036277                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11669.036277                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  21535                       # number of replacements
system.cpu.dcache.tagsinuse                252.977356                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  2712330                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  21791                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 124.470194                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle              757291000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     252.977356                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.988193                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.988193                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data      1827454                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1827454                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       879398                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         879398                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         2737                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2737                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         2741                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2741                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       2706852                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2706852                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2706852                       # number of overall hits
system.cpu.dcache.overall_hits::total         2706852                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        25779                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         25779                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         7111                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7111                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        32890                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          32890                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        32890                       # number of overall misses
system.cpu.dcache.overall_misses::total         32890                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    437192000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    437192000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    406012500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    406012500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       123000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       123000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    843204500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    843204500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    843204500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    843204500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1853233                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1853233                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       886509                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       886509                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         2741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         2741                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2741                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2739742                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2739742                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2739742                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2739742                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.013910                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013910                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.008021                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008021                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.001459                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.001459                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.012005                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012005                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.012005                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012005                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 16959.230381                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16959.230381                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 57096.399944                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57096.399944                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        30750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        30750                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 25637.108544                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25637.108544                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 25637.108544                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25637.108544                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         3020                       # number of writebacks
system.cpu.dcache.writebacks::total              3020                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         5769                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5769                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         5332                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5332                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        11101                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11101                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        11101                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11101                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        20010                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20010                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1779                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1779                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        21789                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        21789                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        21789                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        21789                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    293184000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    293184000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     89524500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     89524500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        73500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        73500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    382708500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    382708500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    382708500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    382708500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.010797                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010797                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002007                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002007                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.000730                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000730                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007953                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007953                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007953                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007953                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14651.874063                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14651.874063                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 50322.934233                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50322.934233                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        36750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        36750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 17564.298499                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17564.298499                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 17564.298499                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17564.298499                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
