m255
K3
13
cModel Technology
Z0 dC:\Users\alisy\Documents\GIT_HUB\Verilog\p43_latch_gates
vlatch
IekI3[AIj;?K8VLnjcndXF0
VL>LGSZH3=E[0zM^FJ@f8D1
w1701226835
8latch.v
Flatch.v
L0 1
Z1 OV;L;6.3g_p1;37
r1
!s85 0
31
Z2 o+acc -O0
vtb
IB^55MOhFl3FkI]Xd25ZOi1
VV@Xn<HnSRM[I5c1?BH]3a3
w1701226799
8latch_tb.v
Flatch_tb.v
L0 1
R1
r1
31
R2
!s85 0
