{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 22 15:47:32 2015 " "Info: Processing started: Tue Sep 22 15:47:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SM_VHDL -c SM_VHDL " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SM_VHDL -c SM_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_vhdl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sm_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SM_VHDL-behavior " "Info: Found design unit 1: SM_VHDL-behavior" {  } { { "SM_VHDL.VHD" "" { Text "C:/Users/Kairi/Dropbox/Academics/2015 Fall/ECE 2031/Projects/Lab_5 sm_schematic/SM_VHDL.VHD" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SM_VHDL " "Info: Found entity 1: SM_VHDL" {  } { { "SM_VHDL.VHD" "" { Text "C:/Users/Kairi/Dropbox/Academics/2015 Fall/ECE 2031/Projects/Lab_5 sm_schematic/SM_VHDL.VHD" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "B boolean SM_VHDL.VHD(66) " "Error (10476): VHDL error at SM_VHDL.VHD(66): type of identifier \"B\" does not agree with its usage as \"boolean\" type" {  } { { "SM_VHDL.VHD" "" { Text "C:/Users/Kairi/Dropbox/Academics/2015 Fall/ECE 2031/Projects/Lab_5 sm_schematic/SM_VHDL.VHD" 66 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Error: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 22 15:47:34 2015 " "Error: Processing ended: Tue Sep 22 15:47:34 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
