(S (S (NP (DT This) (NN paper)) (VP (VBZ provides) (NP (NP (VBN modified) (ADJP (NNP Distributed) (NNP Arithmetic) (VBN based)) (NN technique)) (SBAR (S (VP (TO to) (VP (VB compute) (NP (NP (NN sum)) (PP (IN of) (NP (NNS products)))) (S (VP (VBG saving) (NP (NP (JJ appreciable) (NN number)) (PP (IN of) (NP (NNP Multiply) (CC And) (NN accumulation) (NNS blocks))))))))))))) (CC and) (S (NP (DT this)) (ADVP (JJ consecutively)) (VP (VBZ reduces) (NP (NN circuit) (NN size)))) (. .))
(S (PP (IN In) (NP (DT this) (NN technique))) (NP (ADJP (NN multiplexer) (VBN based)) (NN structure)) (VP (VBZ is) (VP (VBN used) (S (VP (TO to) (VP (VB reuse) (NP (DT the) (NNS blocks)) (SBAR (RB so) (IN as) (S (VP (TO to) (VP (VB reduce) (NP (DT the) (JJ required) (NN memory) (NNS locations))))))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN technique))) (NP (DT a) (S (VP (NNP Carry) (NNP Look) (NNP Ahead))) (VBN based) (NN adder) (NN tree)) (VP (VBZ is) (VP (VBN used) (S (VP (TO to) (VP (VB have) (NP (JJR better) (NN area-delay) (NN product))))))) (. .))
(S (NP (NP (VBG Designing)) (PP (IN of) (NP (NNP FIR) (NN filter)))) (VP (VBZ is) (VP (VP (VBN done) (S (VP (VBG using) (NP (NNP VHDL))))) (CC and) (VP (VBN synthesized) (S (VP (VBG using) (NP (NP (JJ Xilinx) (CD 12.2) (NN synthesis) (NN tool)) (CC and) (NP (NNP ISIM) (NN simulator)))))))) (. .))
(S (NP (DT The) (NN power) (NN analysis)) (VP (VBZ is) (VP (VBN done) (S (VP (VBG using) (NP (NNP Xilinx) (NNP Xpower) (NN analyzer)))))) (. .))
(S (NP (DT The) (VBN proposed) (NN structure)) (VP (VBZ requires) (NP (NP (NP (ADJP (NP (QP (RB nearly) (CD 42)) (NN %)) (JJR less)) (NNS cells)) (, ,) (NP (NP (ADJP (NP (CD 40) (NN %)) (JJR less)) (NNP LUT) (JJ flip-flop) (NNS pairs)) (VP (VBN used))) (, ,) (CC and) (ADVP (RB also)) (NP (ADJP (NP (CD 2) (NN %)) (JJR less)) (NN power))) (PP (VBN compared) (PP (IN with) (NP (JJ existing) (NN structure)))))) (. .))
