Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1_AR75516 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Sat Jul  3 14:39:31 2021
| Host         : DESKTOP-AI964DL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (288)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (288)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (3)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (288)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: design_1_i/HCI0/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (288)
--------------------------------------------------
 There are 288 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (3)
---------------------
 There are 3 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.116        0.000                      0                 1522        0.094        0.000                      0                 1522        4.020        0.000                       0                   734  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.116        0.000                      0                 1522        0.094        0.000                      0                 1522        4.020        0.000                       0                   734  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.116ns  (required time - arrival time)
  Source:                 design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.733ns  (logic 4.450ns (57.547%)  route 3.283ns (42.453%))
  Logic Levels:           17  (CARRY4=14 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.652     2.946    design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y93         FDRE                                         r  design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=3, routed)           1.056     4.421    design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/Q[9]
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.296     4.717 r  design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/out_clk_reg2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.717    design_1_i/HCI0/inst/PWM_100MHz_instance/i__carry__0_i_8_0[0]
    SLICE_X43Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.249 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.249    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.363 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.363    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__2_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.477 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.477    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__3_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.591 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.591    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__4_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.925 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__5/O[1]
                         net (fo=2, routed)           0.871     6.796    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2[26]
    SLICE_X39Y92         LUT4 (Prop_lut4_I0_O)        0.303     7.099 r  design_1_i/HCI0/inst/PWM_100MHz_instance/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.099    design_1_i/HCI0/inst/PWM_100MHz_instance/i__carry__2_i_7_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.649 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=33, routed)          1.355     9.005    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg1_inferred__0/i__carry__2_n_0
    SLICE_X40Y87         LUT3 (Prop_lut3_I1_O)        0.124     9.129 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     9.129    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg[0]_i_5_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.661 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.661    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[0]_i_1_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.775 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.775    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[4]_i_1_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.889    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[8]_i_1_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.003 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.003    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[12]_i_1_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.117 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.117    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[16]_i_1_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.231 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.231    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[20]_i_1_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.345 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.345    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[24]_i_1_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.679 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.679    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[28]_i_1_n_6
    SLICE_X40Y94         FDRE                                         r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.479    12.658    design_1_i/HCI0/inst/PWM_100MHz_instance/pwm_clk
    SLICE_X40Y94         FDRE                                         r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[29]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X40Y94         FDRE (Setup_fdre_C_D)        0.062    12.795    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                         -10.679    
  -------------------------------------------------------------------
                         slack                                  2.116    

Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.712ns  (logic 4.429ns (57.432%)  route 3.283ns (42.568%))
  Logic Levels:           17  (CARRY4=14 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.652     2.946    design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y93         FDRE                                         r  design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=3, routed)           1.056     4.421    design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/Q[9]
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.296     4.717 r  design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/out_clk_reg2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.717    design_1_i/HCI0/inst/PWM_100MHz_instance/i__carry__0_i_8_0[0]
    SLICE_X43Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.249 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.249    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.363 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.363    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__2_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.477 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.477    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__3_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.591 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.591    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__4_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.925 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__5/O[1]
                         net (fo=2, routed)           0.871     6.796    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2[26]
    SLICE_X39Y92         LUT4 (Prop_lut4_I0_O)        0.303     7.099 r  design_1_i/HCI0/inst/PWM_100MHz_instance/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.099    design_1_i/HCI0/inst/PWM_100MHz_instance/i__carry__2_i_7_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.649 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=33, routed)          1.355     9.005    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg1_inferred__0/i__carry__2_n_0
    SLICE_X40Y87         LUT3 (Prop_lut3_I1_O)        0.124     9.129 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     9.129    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg[0]_i_5_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.661 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.661    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[0]_i_1_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.775 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.775    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[4]_i_1_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.889    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[8]_i_1_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.003 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.003    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[12]_i_1_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.117 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.117    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[16]_i_1_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.231 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.231    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[20]_i_1_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.345 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.345    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[24]_i_1_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.658 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.658    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[28]_i_1_n_4
    SLICE_X40Y94         FDRE                                         r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.479    12.658    design_1_i/HCI0/inst/PWM_100MHz_instance/pwm_clk
    SLICE_X40Y94         FDRE                                         r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[31]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X40Y94         FDRE (Setup_fdre_C_D)        0.062    12.795    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                         -10.658    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             2.211ns  (required time - arrival time)
  Source:                 design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.638ns  (logic 4.355ns (57.019%)  route 3.283ns (42.981%))
  Logic Levels:           17  (CARRY4=14 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.652     2.946    design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y93         FDRE                                         r  design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=3, routed)           1.056     4.421    design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/Q[9]
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.296     4.717 r  design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/out_clk_reg2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.717    design_1_i/HCI0/inst/PWM_100MHz_instance/i__carry__0_i_8_0[0]
    SLICE_X43Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.249 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.249    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.363 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.363    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__2_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.477 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.477    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__3_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.591 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.591    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__4_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.925 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__5/O[1]
                         net (fo=2, routed)           0.871     6.796    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2[26]
    SLICE_X39Y92         LUT4 (Prop_lut4_I0_O)        0.303     7.099 r  design_1_i/HCI0/inst/PWM_100MHz_instance/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.099    design_1_i/HCI0/inst/PWM_100MHz_instance/i__carry__2_i_7_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.649 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=33, routed)          1.355     9.005    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg1_inferred__0/i__carry__2_n_0
    SLICE_X40Y87         LUT3 (Prop_lut3_I1_O)        0.124     9.129 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     9.129    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg[0]_i_5_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.661 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.661    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[0]_i_1_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.775 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.775    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[4]_i_1_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.889    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[8]_i_1_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.003 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.003    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[12]_i_1_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.117 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.117    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[16]_i_1_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.231 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.231    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[20]_i_1_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.345 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.345    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[24]_i_1_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.584 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.584    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[28]_i_1_n_5
    SLICE_X40Y94         FDRE                                         r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.479    12.658    design_1_i/HCI0/inst/PWM_100MHz_instance/pwm_clk
    SLICE_X40Y94         FDRE                                         r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[30]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X40Y94         FDRE (Setup_fdre_C_D)        0.062    12.795    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                         -10.584    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             2.227ns  (required time - arrival time)
  Source:                 design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.622ns  (logic 4.339ns (56.929%)  route 3.283ns (43.071%))
  Logic Levels:           17  (CARRY4=14 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.652     2.946    design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y93         FDRE                                         r  design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=3, routed)           1.056     4.421    design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/Q[9]
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.296     4.717 r  design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/out_clk_reg2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.717    design_1_i/HCI0/inst/PWM_100MHz_instance/i__carry__0_i_8_0[0]
    SLICE_X43Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.249 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.249    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.363 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.363    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__2_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.477 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.477    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__3_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.591 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.591    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__4_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.925 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__5/O[1]
                         net (fo=2, routed)           0.871     6.796    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2[26]
    SLICE_X39Y92         LUT4 (Prop_lut4_I0_O)        0.303     7.099 r  design_1_i/HCI0/inst/PWM_100MHz_instance/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.099    design_1_i/HCI0/inst/PWM_100MHz_instance/i__carry__2_i_7_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.649 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=33, routed)          1.355     9.005    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg1_inferred__0/i__carry__2_n_0
    SLICE_X40Y87         LUT3 (Prop_lut3_I1_O)        0.124     9.129 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     9.129    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg[0]_i_5_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.661 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.661    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[0]_i_1_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.775 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.775    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[4]_i_1_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.889    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[8]_i_1_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.003 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.003    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[12]_i_1_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.117 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.117    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[16]_i_1_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.231 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.231    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[20]_i_1_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.345 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.345    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[24]_i_1_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.568 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.568    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[28]_i_1_n_7
    SLICE_X40Y94         FDRE                                         r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.479    12.658    design_1_i/HCI0/inst/PWM_100MHz_instance/pwm_clk
    SLICE_X40Y94         FDRE                                         r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[28]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X40Y94         FDRE (Setup_fdre_C_D)        0.062    12.795    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                         -10.568    
  -------------------------------------------------------------------
                         slack                                  2.227    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.619ns  (logic 4.336ns (56.912%)  route 3.283ns (43.088%))
  Logic Levels:           16  (CARRY4=13 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.652     2.946    design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y93         FDRE                                         r  design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=3, routed)           1.056     4.421    design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/Q[9]
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.296     4.717 r  design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/out_clk_reg2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.717    design_1_i/HCI0/inst/PWM_100MHz_instance/i__carry__0_i_8_0[0]
    SLICE_X43Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.249 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.249    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.363 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.363    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__2_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.477 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.477    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__3_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.591 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.591    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__4_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.925 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__5/O[1]
                         net (fo=2, routed)           0.871     6.796    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2[26]
    SLICE_X39Y92         LUT4 (Prop_lut4_I0_O)        0.303     7.099 r  design_1_i/HCI0/inst/PWM_100MHz_instance/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.099    design_1_i/HCI0/inst/PWM_100MHz_instance/i__carry__2_i_7_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.649 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=33, routed)          1.355     9.005    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg1_inferred__0/i__carry__2_n_0
    SLICE_X40Y87         LUT3 (Prop_lut3_I1_O)        0.124     9.129 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     9.129    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg[0]_i_5_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.661 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.661    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[0]_i_1_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.775 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.775    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[4]_i_1_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.889    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[8]_i_1_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.003 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.003    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[12]_i_1_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.117 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.117    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[16]_i_1_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.231 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.231    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[20]_i_1_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.565 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.565    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[24]_i_1_n_6
    SLICE_X40Y93         FDRE                                         r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.479    12.658    design_1_i/HCI0/inst/PWM_100MHz_instance/pwm_clk
    SLICE_X40Y93         FDRE                                         r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[25]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X40Y93         FDRE (Setup_fdre_C_D)        0.062    12.795    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                         -10.565    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.251ns  (required time - arrival time)
  Source:                 design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 4.315ns (56.793%)  route 3.283ns (43.207%))
  Logic Levels:           16  (CARRY4=13 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.652     2.946    design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y93         FDRE                                         r  design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=3, routed)           1.056     4.421    design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/Q[9]
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.296     4.717 r  design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/out_clk_reg2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.717    design_1_i/HCI0/inst/PWM_100MHz_instance/i__carry__0_i_8_0[0]
    SLICE_X43Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.249 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.249    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.363 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.363    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__2_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.477 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.477    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__3_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.591 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.591    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__4_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.925 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__5/O[1]
                         net (fo=2, routed)           0.871     6.796    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2[26]
    SLICE_X39Y92         LUT4 (Prop_lut4_I0_O)        0.303     7.099 r  design_1_i/HCI0/inst/PWM_100MHz_instance/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.099    design_1_i/HCI0/inst/PWM_100MHz_instance/i__carry__2_i_7_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.649 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=33, routed)          1.355     9.005    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg1_inferred__0/i__carry__2_n_0
    SLICE_X40Y87         LUT3 (Prop_lut3_I1_O)        0.124     9.129 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     9.129    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg[0]_i_5_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.661 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.661    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[0]_i_1_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.775 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.775    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[4]_i_1_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.889    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[8]_i_1_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.003 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.003    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[12]_i_1_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.117 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.117    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[16]_i_1_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.231 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.231    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[20]_i_1_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.544 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.544    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[24]_i_1_n_4
    SLICE_X40Y93         FDRE                                         r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.479    12.658    design_1_i/HCI0/inst/PWM_100MHz_instance/pwm_clk
    SLICE_X40Y93         FDRE                                         r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[27]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X40Y93         FDRE (Setup_fdre_C_D)        0.062    12.795    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                         -10.544    
  -------------------------------------------------------------------
                         slack                                  2.251    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.524ns  (logic 4.241ns (56.368%)  route 3.283ns (43.632%))
  Logic Levels:           16  (CARRY4=13 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.652     2.946    design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y93         FDRE                                         r  design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=3, routed)           1.056     4.421    design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/Q[9]
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.296     4.717 r  design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/out_clk_reg2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.717    design_1_i/HCI0/inst/PWM_100MHz_instance/i__carry__0_i_8_0[0]
    SLICE_X43Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.249 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.249    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.363 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.363    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__2_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.477 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.477    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__3_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.591 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.591    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__4_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.925 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__5/O[1]
                         net (fo=2, routed)           0.871     6.796    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2[26]
    SLICE_X39Y92         LUT4 (Prop_lut4_I0_O)        0.303     7.099 r  design_1_i/HCI0/inst/PWM_100MHz_instance/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.099    design_1_i/HCI0/inst/PWM_100MHz_instance/i__carry__2_i_7_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.649 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=33, routed)          1.355     9.005    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg1_inferred__0/i__carry__2_n_0
    SLICE_X40Y87         LUT3 (Prop_lut3_I1_O)        0.124     9.129 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     9.129    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg[0]_i_5_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.661 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.661    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[0]_i_1_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.775 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.775    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[4]_i_1_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.889    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[8]_i_1_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.003 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.003    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[12]_i_1_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.117 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.117    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[16]_i_1_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.231 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.231    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[20]_i_1_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.470 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.470    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[24]_i_1_n_5
    SLICE_X40Y93         FDRE                                         r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.479    12.658    design_1_i/HCI0/inst/PWM_100MHz_instance/pwm_clk
    SLICE_X40Y93         FDRE                                         r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[26]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X40Y93         FDRE (Setup_fdre_C_D)        0.062    12.795    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                         -10.470    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 4.225ns (56.275%)  route 3.283ns (43.725%))
  Logic Levels:           16  (CARRY4=13 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.652     2.946    design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y93         FDRE                                         r  design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=3, routed)           1.056     4.421    design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/Q[9]
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.296     4.717 r  design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/out_clk_reg2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.717    design_1_i/HCI0/inst/PWM_100MHz_instance/i__carry__0_i_8_0[0]
    SLICE_X43Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.249 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.249    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.363 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.363    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__2_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.477 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.477    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__3_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.591 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.591    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__4_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.925 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__5/O[1]
                         net (fo=2, routed)           0.871     6.796    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2[26]
    SLICE_X39Y92         LUT4 (Prop_lut4_I0_O)        0.303     7.099 r  design_1_i/HCI0/inst/PWM_100MHz_instance/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.099    design_1_i/HCI0/inst/PWM_100MHz_instance/i__carry__2_i_7_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.649 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=33, routed)          1.355     9.005    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg1_inferred__0/i__carry__2_n_0
    SLICE_X40Y87         LUT3 (Prop_lut3_I1_O)        0.124     9.129 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     9.129    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg[0]_i_5_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.661 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.661    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[0]_i_1_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.775 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.775    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[4]_i_1_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.889    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[8]_i_1_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.003 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.003    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[12]_i_1_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.117 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.117    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[16]_i_1_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.231 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.231    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[20]_i_1_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.454 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.454    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[24]_i_1_n_7
    SLICE_X40Y93         FDRE                                         r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.479    12.658    design_1_i/HCI0/inst/PWM_100MHz_instance/pwm_clk
    SLICE_X40Y93         FDRE                                         r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[24]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X40Y93         FDRE (Setup_fdre_C_D)        0.062    12.795    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                         -10.454    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.343ns  (required time - arrival time)
  Source:                 design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.505ns  (logic 4.222ns (56.257%)  route 3.283ns (43.743%))
  Logic Levels:           15  (CARRY4=12 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.652     2.946    design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y93         FDRE                                         r  design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=3, routed)           1.056     4.421    design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/Q[9]
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.296     4.717 r  design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/out_clk_reg2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.717    design_1_i/HCI0/inst/PWM_100MHz_instance/i__carry__0_i_8_0[0]
    SLICE_X43Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.249 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.249    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.363 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.363    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__2_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.477 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.477    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__3_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.591 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.591    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__4_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.925 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__5/O[1]
                         net (fo=2, routed)           0.871     6.796    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2[26]
    SLICE_X39Y92         LUT4 (Prop_lut4_I0_O)        0.303     7.099 r  design_1_i/HCI0/inst/PWM_100MHz_instance/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.099    design_1_i/HCI0/inst/PWM_100MHz_instance/i__carry__2_i_7_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.649 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=33, routed)          1.355     9.005    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg1_inferred__0/i__carry__2_n_0
    SLICE_X40Y87         LUT3 (Prop_lut3_I1_O)        0.124     9.129 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     9.129    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg[0]_i_5_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.661 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.661    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[0]_i_1_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.775 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.775    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[4]_i_1_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.889    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[8]_i_1_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.003 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.003    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[12]_i_1_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.117 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.117    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[16]_i_1_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.451 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.451    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[20]_i_1_n_6
    SLICE_X40Y92         FDRE                                         r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.478    12.657    design_1_i/HCI0/inst/PWM_100MHz_instance/pwm_clk
    SLICE_X40Y92         FDRE                                         r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[21]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X40Y92         FDRE (Setup_fdre_C_D)        0.062    12.794    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         12.794    
                         arrival time                         -10.451    
  -------------------------------------------------------------------
                         slack                                  2.343    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.484ns  (logic 4.201ns (56.135%)  route 3.283ns (43.865%))
  Logic Levels:           15  (CARRY4=12 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.652     2.946    design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y93         FDRE                                         r  design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=3, routed)           1.056     4.421    design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/Q[9]
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.296     4.717 r  design_1_i/HCI0/inst/AXI_HCI_v1_0_S00_AXI_inst/out_clk_reg2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.717    design_1_i/HCI0/inst/PWM_100MHz_instance/i__carry__0_i_8_0[0]
    SLICE_X43Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.249 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.249    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.363 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.363    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__2_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.477 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.477    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__3_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.591 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.591    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__4_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.925 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2_carry__5/O[1]
                         net (fo=2, routed)           0.871     6.796    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg2[26]
    SLICE_X39Y92         LUT4 (Prop_lut4_I0_O)        0.303     7.099 r  design_1_i/HCI0/inst/PWM_100MHz_instance/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.099    design_1_i/HCI0/inst/PWM_100MHz_instance/i__carry__2_i_7_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.649 r  design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg1_inferred__0/i__carry__2/CO[3]
                         net (fo=33, routed)          1.355     9.005    design_1_i/HCI0/inst/PWM_100MHz_instance/out_clk_reg1_inferred__0/i__carry__2_n_0
    SLICE_X40Y87         LUT3 (Prop_lut3_I1_O)        0.124     9.129 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     9.129    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg[0]_i_5_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.661 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.661    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[0]_i_1_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.775 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.775    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[4]_i_1_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.889    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[8]_i_1_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.003 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.003    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[12]_i_1_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.117 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.117    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[16]_i_1_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.430 r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.430    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[20]_i_1_n_4
    SLICE_X40Y92         FDRE                                         r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.478    12.657    design_1_i/HCI0/inst/PWM_100MHz_instance/pwm_clk
    SLICE_X40Y92         FDRE                                         r  design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[23]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X40Y92         FDRE (Setup_fdre_C_D)        0.062    12.794    design_1_i/HCI0/inst/PWM_100MHz_instance/counter_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         12.794    
                         arrival time                         -10.430    
  -------------------------------------------------------------------
                         slack                                  2.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.479%)  route 0.169ns (54.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.577     0.913    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.169     1.223    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y97         SRL16E                                       r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.844     1.210    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.129    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.576     0.912    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y96         FDRE                                         r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.115     1.168    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X26Y97         SRL16E                                       r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.844     1.210    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.061    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/rst_Arm_Core_100M/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_Arm_Core_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.546     0.882    design_1_i/rst_Arm_Core_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X51Y82         FDRE                                         r  design_1_i/rst_Arm_Core_100M/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/rst_Arm_Core_100M/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.065     1.088    design_1_i/rst_Arm_Core_100M/U0/EXT_LPF/lpf_asr
    SLICE_X50Y82         LUT3 (Prop_lut3_I1_O)        0.045     1.133 r  design_1_i/rst_Arm_Core_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.133    design_1_i/rst_Arm_Core_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X50Y82         FDRE                                         r  design_1_i/rst_Arm_Core_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.812     1.178    design_1_i/rst_Arm_Core_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X50Y82         FDRE                                         r  design_1_i/rst_Arm_Core_100M/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism             -0.283     0.895    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.121     1.016    design_1_i/rst_Arm_Core_100M/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_Arm_Core_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_Arm_Core_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.546     0.882    design_1_i/rst_Arm_Core_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X51Y82         FDRE                                         r  design_1_i/rst_Arm_Core_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/rst_Arm_Core_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.078    design_1_i/rst_Arm_Core_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X51Y82         FDRE                                         r  design_1_i/rst_Arm_Core_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.812     1.178    design_1_i/rst_Arm_Core_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X51Y82         FDRE                                         r  design_1_i/rst_Arm_Core_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.882    
    SLICE_X51Y82         FDRE (Hold_fdre_C_D)         0.075     0.957    design_1_i/rst_Arm_Core_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.781%)  route 0.126ns (47.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.577     0.913    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/Q
                         net (fo=2, routed)           0.126     1.180    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[1]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.844     1.210    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.055    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.573     0.909    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y96         FDRE                                         r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.112     1.162    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X26Y97         SRL16E                                       r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.844     1.210    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.284     0.926    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.035    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/rst_Arm_Core_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_Arm_Core_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.546     0.882    design_1_i/rst_Arm_Core_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X51Y82         FDRE                                         r  design_1_i/rst_Arm_Core_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/rst_Arm_Core_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067     1.090    design_1_i/rst_Arm_Core_100M/U0/EXT_LPF/p_1_in
    SLICE_X51Y82         FDRE                                         r  design_1_i/rst_Arm_Core_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.812     1.178    design_1_i/rst_Arm_Core_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X51Y82         FDRE                                         r  design_1_i/rst_Arm_Core_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism             -0.296     0.882    
    SLICE_X51Y82         FDRE (Hold_fdre_C_D)         0.078     0.960    design_1_i/rst_Arm_Core_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.656     0.992    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.112     1.245    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y101        SRL16E                                       r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.930     1.296    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y101        SRL16E                                       r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.291     1.005    
    SLICE_X26Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.114    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.781%)  route 0.126ns (47.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.577     0.913    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/Q
                         net (fo=2, routed)           0.126     1.180    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[0]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.844     1.210    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.048    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.778%)  route 0.220ns (54.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.659     0.995    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]/Q
                         net (fo=1, routed)           0.220     1.356    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[60]
    SLICE_X28Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.401 r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[60]_i_1/O
                         net (fo=1, routed)           0.000     1.401    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[60]
    SLICE_X28Y99         FDRE                                         r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.845     1.211    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y89    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y89    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y91    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y93    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_valid_i_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y93    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y91    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y92    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y89    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y89    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[12]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK



