
#####==========stderr_mid==========#####:
clang version 3.5.0 (tags/RELEASE_350/final)
Target: dsp
Thread model: posix
 "D:\ppp\lee_han-dsp_compiler-master\dsp_compiler_old\build-x64\Debug\bin\clang.exe" -cc1 -triple dsp -emit-llvm -disable-free -main-file-name quicksort.c -mrelocation-model static -mdisable-fp-elim -fmath-errno -no-integrated-as -mconstructor-aliases -v -dwarf-column-info -coverage-file "D:\\ppp\\Linker PPP\\20191209-windows-linker\\compiler-linker-win10-test\\./testcase_8slots/quicksort.ll" -resource-dir "D:\\ppp\\lee_han-dsp_compiler-master\\dsp_compiler_old\\build-x64\\Debug\\bin\\..\\lib\\clang\\3.5.0" -I ./include -O1 -fno-dwarf-directory-asm -fdebug-compilation-dir "D:\\ppp\\Linker PPP\\20191209-windows-linker\\compiler-linker-win10-test" -ferror-limit 19 -fmessage-length 0 -mstackrealign -fobjc-runtime=gcc -fdiagnostics-show-option -o ./testcase_8slots/quicksort.ll -x c ./testcase_8slots/quicksort.c
clang -cc1 version 3.5.0 based upon LLVM 3.5.0svn default target x86_64-pc-windows-msvc
ignoring nonexistent directory "/usr/local/include"
ignoring nonexistent directory "/usr/include"
#include "..." search starts here:
#include <...> search starts here:
 ./include
 D:\ppp\lee_han-dsp_compiler-master\dsp_compiler_old\build-x64\Debug\bin\..\lib\clang\3.5.0\include
End of search list.
'' is not a recognized processor for this target (ignoring processor)

#####==========stderr_asm==========#####:
# Machine code for function partition: SSA
Frame Objects:
  fi#-1: size=4, align=8, fixed, at location [SP+8]
Function Live Ins: %A0 in %vreg15, %A1 in %vreg16

BB#0: derived from LLVM BB %entry
    Live Ins: %A0 %A1
	%vreg16<def> = COPY %A1; CPURegs:%vreg16
	%vreg15<def> = COPY %A0; CPURegs:%vreg15
	%vreg17<def> = COPY %vreg15; CPURegs:%vreg17,%vreg15
	%vreg20<def> = MovGR %ZERO, -1; CPURegs:%vreg20
	%vreg18<def> = COPY %vreg16; CPURegs:%vreg18,%vreg16
	%vreg19<def> = LD <fi#-1>, 0; mem:LD4[FixedStack-1](align=8) CPURegs:%vreg19
	%vreg21<def> = GT %vreg16, %vreg19; CPURegs:%vreg21,%vreg16,%vreg19
	JC %vreg21<kill>, <BB#13>; CPURegs:%vreg21
	Jmp <BB#1>
    Successors according to CFG: BB#13(16) BB#1(16)

BB#1: derived from LLVM BB %if.end
    Predecessors according to CFG: BB#0 BB#12
	%vreg0<def> = PHI %vreg18, <BB#0>, %vreg13, <BB#12>; CPURegs:%vreg0,%vreg18,%vreg13
	%vreg22<def> = GE %vreg0, %vreg19; CPURegs:%vreg22,%vreg0,%vreg19
	%vreg23<def> = MovGR %ZERO, 2; CPURegs:%vreg23
	%vreg24<def> = SHL %vreg0, %vreg23<kill>; CPURegs:%vreg24,%vreg0,%vreg23
	%vreg1<def> = ADDu %vreg17, %vreg24<kill>; CPURegs:%vreg1,%vreg17,%vreg24
	%vreg2<def> = LD %vreg1, 0; mem:LD4[%arrayidx](tbaa=<badref>) CPURegs:%vreg2,%vreg1
	JC %vreg22<kill>, <BB#10>; CPURegs:%vreg22
	Jmp <BB#2>
    Successors according to CFG: BB#2(16) BB#10(16)

BB#2: derived from LLVM BB %for.cond.preheader
    Predecessors according to CFG: BB#1 BB#9
	%vreg3<def> = PHI %vreg19, <BB#1>, %vreg7, <BB#9>; CPURegs:%vreg3,%vreg19,%vreg7
	%vreg4<def> = PHI %vreg0, <BB#1>, %vreg10, <BB#9>; CPURegs:%vreg4,%vreg0,%vreg10
	%vreg25<def> = LT %vreg4, %vreg3; CPURegs:%vreg25,%vreg4,%vreg3
	JC %vreg25<kill>, <BB#4>; CPURegs:%vreg25
	Jmp <BB#5>
    Successors according to CFG: BB#4(16) BB#5(16)

BB#3: derived from LLVM BB %for.cond
    Predecessors according to CFG: BB#4
	%vreg31<def> = GE %vreg4, %vreg6; CPURegs:%vreg31,%vreg4,%vreg6
	JC %vreg31<kill>, <BB#5>; CPURegs:%vreg31
	Jmp <BB#4>
    Successors according to CFG: BB#4(124) BB#5(4)

BB#4: derived from LLVM BB %land.rhs
    Predecessors according to CFG: BB#2 BB#3
	%vreg5<def> = PHI %vreg3, <BB#2>, %vreg6, <BB#3>; CPURegs:%vreg5,%vreg3,%vreg6
	%vreg26<def> = MovGR %ZERO, 2; CPURegs:%vreg26
	%vreg27<def> = SHL %vreg5, %vreg26<kill>; CPURegs:%vreg27,%vreg5,%vreg26
	%vreg28<def> = ADDu %vreg17, %vreg27<kill>; CPURegs:%vreg28,%vreg17,%vreg27
	%vreg29<def> = LD %vreg28<kill>, 0; mem:LD4[%arrayidx3](tbaa=<badref>) CPURegs:%vreg29,%vreg28
	%vreg30<def> = GE %vreg29<kill>, %vreg2; CPURegs:%vreg30,%vreg29,%vreg2
	%vreg6<def> = ADDiu %vreg5, -1; CPURegs:%vreg6,%vreg5
	JC %vreg30<kill>, <BB#3>; CPURegs:%vreg30
	Jmp <BB#5>
    Successors according to CFG: BB#5(4) BB#3(124)

BB#5: derived from LLVM BB %for.cond5.preheader
    Predecessors according to CFG: BB#2 BB#4 BB#3
	%vreg7<def> = PHI %vreg3, <BB#2>, %vreg5, <BB#4>, %vreg6, <BB#3>; CPURegs:%vreg7,%vreg3,%vreg5,%vreg6
	%vreg32<def> = LT %vreg4, %vreg7; CPURegs:%vreg32,%vreg4,%vreg7
	JC %vreg32<kill>, <BB#7>; CPURegs:%vreg32
	Jmp <BB#8>
    Successors according to CFG: BB#7(16) BB#8(16)

BB#6: derived from LLVM BB %for.cond5
    Predecessors according to CFG: BB#7
	%vreg38<def> = GE %vreg9, %vreg7; CPURegs:%vreg38,%vreg9,%vreg7
	JC %vreg38<kill>, <BB#8>; CPURegs:%vreg38
	Jmp <BB#7>
    Successors according to CFG: BB#7(124) BB#8(4)

BB#7: derived from LLVM BB %land.rhs7
    Predecessors according to CFG: BB#5 BB#6
	%vreg8<def> = PHI %vreg4, <BB#5>, %vreg9, <BB#6>; CPURegs:%vreg8,%vreg4,%vreg9
	%vreg33<def> = MovGR %ZERO, 2; CPURegs:%vreg33
	%vreg34<def> = SHL %vreg8, %vreg33<kill>; CPURegs:%vreg34,%vreg8,%vreg33
	%vreg35<def> = ADDu %vreg17, %vreg34<kill>; CPURegs:%vreg35,%vreg17,%vreg34
	%vreg36<def> = LD %vreg35<kill>, 0; mem:LD4[%arrayidx8](tbaa=<badref>) CPURegs:%vreg36,%vreg35
	%vreg37<def> = LE %vreg36<kill>, %vreg2; CPURegs:%vreg37,%vreg36,%vreg2
	%vreg9<def> = ADDiu %vreg8, 1; CPURegs:%vreg9,%vreg8
	JC %vreg37<kill>, <BB#6>; CPURegs:%vreg37
	Jmp <BB#8>
    Successors according to CFG: BB#8(4) BB#6(124)

BB#8: derived from LLVM BB %for.end13
    Predecessors according to CFG: BB#5 BB#7 BB#6
	%vreg10<def> = PHI %vreg4, <BB#5>, %vreg8, <BB#7>, %vreg9, <BB#6>; CPURegs:%vreg10,%vreg4,%vreg8,%vreg9
	%vreg39<def> = EQ %vreg10, %vreg7; CPURegs:%vreg39,%vreg10,%vreg7
	JC %vreg39<kill>, <BB#10>; CPURegs:%vreg39
	Jmp <BB#9>
    Successors according to CFG: BB#10(4) BB#9(124)

BB#9: derived from LLVM BB %if.end16
    Predecessors according to CFG: BB#8
	%vreg40<def> = MovGR %ZERO, 2; CPURegs:%vreg40
	%vreg41<def> = SHL %vreg10, %vreg40; CPURegs:%vreg41,%vreg10,%vreg40
	%vreg42<def> = ADDu %vreg17, %vreg41<kill>; CPURegs:%vreg42,%vreg17,%vreg41
	%vreg43<def> = SHL %vreg7, %vreg40; CPURegs:%vreg43,%vreg7,%vreg40
	%vreg44<def> = ADDu %vreg17, %vreg43<kill>; CPURegs:%vreg44,%vreg17,%vreg43
	%vreg45<def> = LD %vreg44, 0; mem:LD4[%arrayidx17](tbaa=<badref>) CPURegs:%vreg45,%vreg44
	%vreg46<def> = LD %vreg42, 0; mem:LD4[%arrayidx18](tbaa=<badref>) CPURegs:%vreg46,%vreg42
	ST %vreg46<kill>, %vreg44, 0; mem:ST4[%arrayidx17](tbaa=<badref>) CPURegs:%vreg46,%vreg44
	ST %vreg45<kill>, %vreg42, 0; mem:ST4[%arrayidx18](tbaa=<badref>) CPURegs:%vreg45,%vreg42
	%vreg47<def> = LT %vreg10, %vreg7; CPURegs:%vreg47,%vreg10,%vreg7
	JC %vreg47<kill>, <BB#2>; CPURegs:%vreg47
	Jmp <BB#10>
    Successors according to CFG: BB#2(124) BB#10(4)

BB#10: derived from LLVM BB %while.end
    Predecessors according to CFG: BB#1 BB#8 BB#9
	%vreg11<def> = PHI %vreg0, <BB#1>, %vreg10, <BB#8>, %vreg10, <BB#9>; CPURegs:%vreg11,%vreg0,%vreg10,%vreg10
	%vreg12<def> = PHI %vreg19, <BB#1>, %vreg7, <BB#8>, %vreg7, <BB#9>; CPURegs:%vreg12,%vreg19,%vreg7,%vreg7
	%vreg48<def> = EQ %vreg12, %vreg0; CPURegs:%vreg48,%vreg12,%vreg0
	JC %vreg48<kill>, <BB#12>; CPURegs:%vreg48
	Jmp <BB#11>
    Successors according to CFG: BB#12(16) BB#11(16)

BB#11: derived from LLVM BB %if.then22
    Predecessors according to CFG: BB#10
	%vreg49<def> = MovGR %ZERO, 2; CPURegs:%vreg49
	%vreg50<def> = SHL %vreg12, %vreg49<kill>; CPURegs:%vreg50,%vreg12,%vreg49
	%vreg51<def> = ADDu %vreg17, %vreg50<kill>; CPURegs:%vreg51,%vreg17,%vreg50
	%vreg52<def> = LD %vreg51, 0; mem:LD4[%arrayidx23](tbaa=<badref>) CPURegs:%vreg52,%vreg51
	ST %vreg52<kill>, %vreg1, 0; mem:ST4[%arrayidx](tbaa=<badref>) CPURegs:%vreg52,%vreg1
	ST %vreg2, %vreg51, 0; mem:ST4[%arrayidx23](tbaa=<badref>) CPURegs:%vreg2,%vreg51
	Jmp <BB#12>
    Successors according to CFG: BB#12

BB#12: derived from LLVM BB %if.end26
    Predecessors according to CFG: BB#10 BB#11
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg54<def> = ADDiu %vreg11, -1; CPURegs:%vreg54,%vreg11
	%vreg55<def> = COPY %SP; CPURegs:%vreg55
	ST %vreg54<kill>, %vreg55, 8; mem:ST4[<unknown>] CPURegs:%vreg54,%vreg55
	%A0<def> = COPY %vreg17; CPURegs:%vreg17
	%A1<def> = COPY %vreg0; CPURegs:%vreg0
	CALL <ga:@partition>, %A0, %A1, <regmask>, %SP<imp-def>, %V0<imp-def>
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg56<def> = COPY %V0; CPURegs:%vreg56
	%vreg53<def> = MovGR %ZERO, 0; CPURegs:%vreg53
	%vreg57<def> = LT %vreg12, %vreg19; CPURegs:%vreg57,%vreg12,%vreg19
	%vreg13<def> = ADDiu %vreg12, 1; CPURegs:%vreg13,%vreg12
	JC %vreg57<kill>, <BB#1>; CPURegs:%vreg57
	Jmp <BB#13>
    Successors according to CFG: BB#1(124) BB#13(4)

BB#13: derived from LLVM BB %return
    Predecessors according to CFG: BB#0 BB#12
	%vreg14<def> = PHI %vreg20, <BB#0>, %vreg53, <BB#12>; CPURegs:%vreg14,%vreg20,%vreg53
	%V0<def> = COPY %vreg14; CPURegs:%vreg14
	RetLR %V0<imp-use>

# End machine code for function partition.


#####==========stderr_obj==========#####:
# Machine code for function partition: SSA
Frame Objects:
  fi#-1: size=4, align=8, fixed, at location [SP+8]
Function Live Ins: %A0 in %vreg15, %A1 in %vreg16

BB#0: derived from LLVM BB %entry
    Live Ins: %A0 %A1
	%vreg16<def> = COPY %A1; CPURegs:%vreg16
	%vreg15<def> = COPY %A0; CPURegs:%vreg15
	%vreg17<def> = COPY %vreg15; CPURegs:%vreg17,%vreg15
	%vreg20<def> = MovGR %ZERO, -1; CPURegs:%vreg20
	%vreg18<def> = COPY %vreg16; CPURegs:%vreg18,%vreg16
	%vreg19<def> = LD <fi#-1>, 0; mem:LD4[FixedStack-1](align=8) CPURegs:%vreg19
	%vreg21<def> = GT %vreg16, %vreg19; CPURegs:%vreg21,%vreg16,%vreg19
	JC %vreg21<kill>, <BB#13>; CPURegs:%vreg21
	Jmp <BB#1>
    Successors according to CFG: BB#13(16) BB#1(16)

BB#1: derived from LLVM BB %if.end
    Predecessors according to CFG: BB#0 BB#12
	%vreg0<def> = PHI %vreg18, <BB#0>, %vreg13, <BB#12>; CPURegs:%vreg0,%vreg18,%vreg13
	%vreg22<def> = GE %vreg0, %vreg19; CPURegs:%vreg22,%vreg0,%vreg19
	%vreg23<def> = MovGR %ZERO, 2; CPURegs:%vreg23
	%vreg24<def> = SHL %vreg0, %vreg23<kill>; CPURegs:%vreg24,%vreg0,%vreg23
	%vreg1<def> = ADDu %vreg17, %vreg24<kill>; CPURegs:%vreg1,%vreg17,%vreg24
	%vreg2<def> = LD %vreg1, 0; mem:LD4[%arrayidx](tbaa=<badref>) CPURegs:%vreg2,%vreg1
	JC %vreg22<kill>, <BB#10>; CPURegs:%vreg22
	Jmp <BB#2>
    Successors according to CFG: BB#2(16) BB#10(16)

BB#2: derived from LLVM BB %for.cond.preheader
    Predecessors according to CFG: BB#1 BB#9
	%vreg3<def> = PHI %vreg19, <BB#1>, %vreg7, <BB#9>; CPURegs:%vreg3,%vreg19,%vreg7
	%vreg4<def> = PHI %vreg0, <BB#1>, %vreg10, <BB#9>; CPURegs:%vreg4,%vreg0,%vreg10
	%vreg25<def> = LT %vreg4, %vreg3; CPURegs:%vreg25,%vreg4,%vreg3
	JC %vreg25<kill>, <BB#4>; CPURegs:%vreg25
	Jmp <BB#5>
    Successors according to CFG: BB#4(16) BB#5(16)

BB#3: derived from LLVM BB %for.cond
    Predecessors according to CFG: BB#4
	%vreg31<def> = GE %vreg4, %vreg6; CPURegs:%vreg31,%vreg4,%vreg6
	JC %vreg31<kill>, <BB#5>; CPURegs:%vreg31
	Jmp <BB#4>
    Successors according to CFG: BB#4(124) BB#5(4)

BB#4: derived from LLVM BB %land.rhs
    Predecessors according to CFG: BB#2 BB#3
	%vreg5<def> = PHI %vreg3, <BB#2>, %vreg6, <BB#3>; CPURegs:%vreg5,%vreg3,%vreg6
	%vreg26<def> = MovGR %ZERO, 2; CPURegs:%vreg26
	%vreg27<def> = SHL %vreg5, %vreg26<kill>; CPURegs:%vreg27,%vreg5,%vreg26
	%vreg28<def> = ADDu %vreg17, %vreg27<kill>; CPURegs:%vreg28,%vreg17,%vreg27
	%vreg29<def> = LD %vreg28<kill>, 0; mem:LD4[%arrayidx3](tbaa=<badref>) CPURegs:%vreg29,%vreg28
	%vreg30<def> = GE %vreg29<kill>, %vreg2; CPURegs:%vreg30,%vreg29,%vreg2
	%vreg6<def> = ADDiu %vreg5, -1; CPURegs:%vreg6,%vreg5
	JC %vreg30<kill>, <BB#3>; CPURegs:%vreg30
	Jmp <BB#5>
    Successors according to CFG: BB#5(4) BB#3(124)

BB#5: derived from LLVM BB %for.cond5.preheader
    Predecessors according to CFG: BB#2 BB#4 BB#3
	%vreg7<def> = PHI %vreg3, <BB#2>, %vreg5, <BB#4>, %vreg6, <BB#3>; CPURegs:%vreg7,%vreg3,%vreg5,%vreg6
	%vreg32<def> = LT %vreg4, %vreg7; CPURegs:%vreg32,%vreg4,%vreg7
	JC %vreg32<kill>, <BB#7>; CPURegs:%vreg32
	Jmp <BB#8>
    Successors according to CFG: BB#7(16) BB#8(16)

BB#6: derived from LLVM BB %for.cond5
    Predecessors according to CFG: BB#7
	%vreg38<def> = GE %vreg9, %vreg7; CPURegs:%vreg38,%vreg9,%vreg7
	JC %vreg38<kill>, <BB#8>; CPURegs:%vreg38
	Jmp <BB#7>
    Successors according to CFG: BB#7(124) BB#8(4)

BB#7: derived from LLVM BB %land.rhs7
    Predecessors according to CFG: BB#5 BB#6
	%vreg8<def> = PHI %vreg4, <BB#5>, %vreg9, <BB#6>; CPURegs:%vreg8,%vreg4,%vreg9
	%vreg33<def> = MovGR %ZERO, 2; CPURegs:%vreg33
	%vreg34<def> = SHL %vreg8, %vreg33<kill>; CPURegs:%vreg34,%vreg8,%vreg33
	%vreg35<def> = ADDu %vreg17, %vreg34<kill>; CPURegs:%vreg35,%vreg17,%vreg34
	%vreg36<def> = LD %vreg35<kill>, 0; mem:LD4[%arrayidx8](tbaa=<badref>) CPURegs:%vreg36,%vreg35
	%vreg37<def> = LE %vreg36<kill>, %vreg2; CPURegs:%vreg37,%vreg36,%vreg2
	%vreg9<def> = ADDiu %vreg8, 1; CPURegs:%vreg9,%vreg8
	JC %vreg37<kill>, <BB#6>; CPURegs:%vreg37
	Jmp <BB#8>
    Successors according to CFG: BB#8(4) BB#6(124)

BB#8: derived from LLVM BB %for.end13
    Predecessors according to CFG: BB#5 BB#7 BB#6
	%vreg10<def> = PHI %vreg4, <BB#5>, %vreg8, <BB#7>, %vreg9, <BB#6>; CPURegs:%vreg10,%vreg4,%vreg8,%vreg9
	%vreg39<def> = EQ %vreg10, %vreg7; CPURegs:%vreg39,%vreg10,%vreg7
	JC %vreg39<kill>, <BB#10>; CPURegs:%vreg39
	Jmp <BB#9>
    Successors according to CFG: BB#10(4) BB#9(124)

BB#9: derived from LLVM BB %if.end16
    Predecessors according to CFG: BB#8
	%vreg40<def> = MovGR %ZERO, 2; CPURegs:%vreg40
	%vreg41<def> = SHL %vreg10, %vreg40; CPURegs:%vreg41,%vreg10,%vreg40
	%vreg42<def> = ADDu %vreg17, %vreg41<kill>; CPURegs:%vreg42,%vreg17,%vreg41
	%vreg43<def> = SHL %vreg7, %vreg40; CPURegs:%vreg43,%vreg7,%vreg40
	%vreg44<def> = ADDu %vreg17, %vreg43<kill>; CPURegs:%vreg44,%vreg17,%vreg43
	%vreg45<def> = LD %vreg44, 0; mem:LD4[%arrayidx17](tbaa=<badref>) CPURegs:%vreg45,%vreg44
	%vreg46<def> = LD %vreg42, 0; mem:LD4[%arrayidx18](tbaa=<badref>) CPURegs:%vreg46,%vreg42
	ST %vreg46<kill>, %vreg44, 0; mem:ST4[%arrayidx17](tbaa=<badref>) CPURegs:%vreg46,%vreg44
	ST %vreg45<kill>, %vreg42, 0; mem:ST4[%arrayidx18](tbaa=<badref>) CPURegs:%vreg45,%vreg42
	%vreg47<def> = LT %vreg10, %vreg7; CPURegs:%vreg47,%vreg10,%vreg7
	JC %vreg47<kill>, <BB#2>; CPURegs:%vreg47
	Jmp <BB#10>
    Successors according to CFG: BB#2(124) BB#10(4)

BB#10: derived from LLVM BB %while.end
    Predecessors according to CFG: BB#1 BB#8 BB#9
	%vreg11<def> = PHI %vreg0, <BB#1>, %vreg10, <BB#8>, %vreg10, <BB#9>; CPURegs:%vreg11,%vreg0,%vreg10,%vreg10
	%vreg12<def> = PHI %vreg19, <BB#1>, %vreg7, <BB#8>, %vreg7, <BB#9>; CPURegs:%vreg12,%vreg19,%vreg7,%vreg7
	%vreg48<def> = EQ %vreg12, %vreg0; CPURegs:%vreg48,%vreg12,%vreg0
	JC %vreg48<kill>, <BB#12>; CPURegs:%vreg48
	Jmp <BB#11>
    Successors according to CFG: BB#12(16) BB#11(16)

BB#11: derived from LLVM BB %if.then22
    Predecessors according to CFG: BB#10
	%vreg49<def> = MovGR %ZERO, 2; CPURegs:%vreg49
	%vreg50<def> = SHL %vreg12, %vreg49<kill>; CPURegs:%vreg50,%vreg12,%vreg49
	%vreg51<def> = ADDu %vreg17, %vreg50<kill>; CPURegs:%vreg51,%vreg17,%vreg50
	%vreg52<def> = LD %vreg51, 0; mem:LD4[%arrayidx23](tbaa=<badref>) CPURegs:%vreg52,%vreg51
	ST %vreg52<kill>, %vreg1, 0; mem:ST4[%arrayidx](tbaa=<badref>) CPURegs:%vreg52,%vreg1
	ST %vreg2, %vreg51, 0; mem:ST4[%arrayidx23](tbaa=<badref>) CPURegs:%vreg2,%vreg51
	Jmp <BB#12>
    Successors according to CFG: BB#12

BB#12: derived from LLVM BB %if.end26
    Predecessors according to CFG: BB#10 BB#11
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg54<def> = ADDiu %vreg11, -1; CPURegs:%vreg54,%vreg11
	%vreg55<def> = COPY %SP; CPURegs:%vreg55
	ST %vreg54<kill>, %vreg55, 8; mem:ST4[<unknown>] CPURegs:%vreg54,%vreg55
	%A0<def> = COPY %vreg17; CPURegs:%vreg17
	%A1<def> = COPY %vreg0; CPURegs:%vreg0
	CALL <ga:@partition>, %A0, %A1, <regmask>, %SP<imp-def>, %V0<imp-def>
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg56<def> = COPY %V0; CPURegs:%vreg56
	%vreg53<def> = MovGR %ZERO, 0; CPURegs:%vreg53
	%vreg57<def> = LT %vreg12, %vreg19; CPURegs:%vreg57,%vreg12,%vreg19
	%vreg13<def> = ADDiu %vreg12, 1; CPURegs:%vreg13,%vreg12
	JC %vreg57<kill>, <BB#1>; CPURegs:%vreg57
	Jmp <BB#13>
    Successors according to CFG: BB#1(124) BB#13(4)

BB#13: derived from LLVM BB %return
    Predecessors according to CFG: BB#0 BB#12
	%vreg14<def> = PHI %vreg20, <BB#0>, %vreg53, <BB#12>; CPURegs:%vreg14,%vreg20,%vreg53
	%V0<def> = COPY %vreg14; CPURegs:%vreg14
	RetLR %V0<imp-use>

# End machine code for function partition.

