
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.101585                       # Number of seconds simulated
sim_ticks                                101585133561                       # Number of ticks simulated
final_tick                               628579030839                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 104009                       # Simulator instruction rate (inst/s)
host_op_rate                                   131048                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                4796067                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891096                       # Number of bytes of host memory used
host_seconds                                 21180.92                       # Real time elapsed on the host
sim_insts                                  2203005393                       # Number of instructions simulated
sim_ops                                    2775724816                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3297280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       776576                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4077440                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1024768                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1024768                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        25760                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6067                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 31855                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8006                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8006                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16380                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     32458293                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        18900                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      7644583                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                40138157                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16380                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        18900                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              35281                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10087775                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10087775                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10087775                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16380                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     32458293                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        18900                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      7644583                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               50225932                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               243609434                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21942615                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17775522                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2012572                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9002603                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8286203                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2464550                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91337                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185617901                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121942453                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21942615                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10750753                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26712611                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6162091                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4615793                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11617359                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2012551                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    221050893                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.677773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.049539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       194338282     87.92%     87.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2485709      1.12%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1959348      0.89%     89.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4592513      2.08%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          994716      0.45%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1553926      0.70%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1188090      0.54%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          743232      0.34%     94.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13195077      5.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    221050893                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090073                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.500565                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183539953                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6754009                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26606705                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        87435                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4062785                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3783614                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42382                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149529448                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        76438                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4062785                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184044747                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1751105                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3561320                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26158958                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1471972                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149393163                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        27866                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        276938                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       540198                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       215862                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210178370                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697073358                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697073358                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39482852                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37115                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20570                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4733650                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14512741                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7215157                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       133387                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1600412                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148323551                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37087                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139366237                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       145228                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24695421                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51323590                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4019                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    221050893                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.630471                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.301741                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160965899     72.82%     72.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25753846     11.65%     84.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12491098      5.65%     90.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8335269      3.77%     93.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7724327      3.49%     97.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2593492      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2678409      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       379258      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129295      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    221050893                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         401105     59.35%     59.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        136555     20.21%     79.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       138154     20.44%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117051852     83.99%     83.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2113038      1.52%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13026935      9.35%     94.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7157878      5.14%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139366237                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.572089                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             675814                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004849                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500604407                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173056530                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135789573                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140042051                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       349886                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3278804                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1021                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          471                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       189431                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4062785                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1098911                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        96969                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148360638                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10297                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14512741                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7215157                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20553                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         82075                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          471                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1099008                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1136231                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2235239                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136824465                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12577263                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2541770                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19733905                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19400697                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7156642                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.561655                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135790126                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135789573                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80412217                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221918389                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.557407                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362350                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25552818                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2015381                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216988108                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.565973                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.370394                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    165408062     76.23%     76.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24275204     11.19%     87.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10606242      4.89%     92.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6018714      2.77%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4358554      2.01%     97.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1713353      0.79%     97.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1322352      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954556      0.44%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2331071      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216988108                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2331071                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           363019238                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300787270                       # The number of ROB writes
system.switch_cpus0.timesIdled                3009227                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               22558541                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.436094                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.436094                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.410493                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.410493                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616309014                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189116823                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138117042                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               243609434                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21757968                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17857085                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2027732                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8894707                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8547044                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2165283                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95147                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    194758148                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             119447271                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21757968                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10712327                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25747174                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5645531                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6324555                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11779342                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2018725                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    230430096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.635534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.997145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       204682922     88.83%     88.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1935209      0.84%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3478392      1.51%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2049126      0.89%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1682781      0.73%     92.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1474392      0.64%     93.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          828817      0.36%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2056777      0.89%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12241680      5.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    230430096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089315                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.490323                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       193132239                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7962754                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25671953                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        63139                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3600005                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3573788                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          214                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     146383741                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1230                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3600005                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       193436461                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         672039                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6395335                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25414221                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       912030                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     146330732                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         97537                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       525669                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    206190182                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    679146149                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    679146149                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174945300                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        31244866                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34809                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17428                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2620566                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13549765                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7326993                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        71338                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1670074                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         145196336                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34810                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        138355278                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        61105                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17344309                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     35948117                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    230430096                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.600422                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.287827                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    172818238     75.00%     75.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22920852      9.95%     84.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11997089      5.21%     90.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8474123      3.68%     93.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8449420      3.67%     97.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3012735      1.31%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2317132      1.01%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       270324      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       170183      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    230430096                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          50676     13.74%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        163928     44.45%     58.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       154205     41.81%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    116731412     84.37%     84.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1900032      1.37%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17381      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12397976      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7308477      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     138355278                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.567939                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             368809                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002666                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    507570563                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    162575697                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    136003433                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     138724087                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       282278                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2181692                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          242                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        97661                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3600005                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         469736                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        55288                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    145231146                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        83765                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13549765                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7326993                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17428                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         45852                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          242                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1165580                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1061514                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2227094                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    136789651                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12307365                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1565624                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19615838                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19376315                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7308473                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.561512                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             136003493                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            136003433                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         79583433                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        216740108                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.558285                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367184                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101718566                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125382963                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19848422                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34764                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2044946                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    226830091                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.552762                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.404251                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    175643935     77.43%     77.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24964107     11.01%     88.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9578981      4.22%     92.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5045585      2.22%     94.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4280285      1.89%     96.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2036942      0.90%     97.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       959591      0.42%     98.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1504577      0.66%     98.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2816088      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    226830091                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101718566                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125382963                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18597400                       # Number of memory references committed
system.switch_cpus1.commit.loads             11368068                       # Number of loads committed
system.switch_cpus1.commit.membars              17382                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18191638                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112877160                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2593359                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2816088                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           369245388                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          294062791                       # The number of ROB writes
system.switch_cpus1.timesIdled                2868584                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               13179338                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101718566                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125382963                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101718566                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.394936                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.394936                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.417548                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.417548                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       615093931                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      189989005                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      135613915                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34764                       # number of misc regfile writes
system.l20.replacements                         25777                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          372319                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29873                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.463395                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           32.614166                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.504685                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2653.887594                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1406.993555                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.007962                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000611                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.647922                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.343504                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        47567                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  47567                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           14153                       # number of Writeback hits
system.l20.Writeback_hits::total                14153                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        47567                       # number of demand (read+write) hits
system.l20.demand_hits::total                   47567                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        47567                       # number of overall hits
system.l20.overall_hits::total                  47567                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        25760                       # number of ReadReq misses
system.l20.ReadReq_misses::total                25773                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        25760                       # number of demand (read+write) misses
system.l20.demand_misses::total                 25773                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        25760                       # number of overall misses
system.l20.overall_misses::total                25773                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2570837                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5329088461                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5331659298                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2570837                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5329088461                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5331659298                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2570837                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5329088461                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5331659298                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73327                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73340                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        14153                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            14153                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73327                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73340                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73327                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73340                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.351303                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.351418                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.351303                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.351418                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.351303                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.351418                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 197756.692308                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 206874.552057                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 206869.952974                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 197756.692308                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 206874.552057                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 206869.952974                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 197756.692308                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 206874.552057                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 206869.952974                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4391                       # number of writebacks
system.l20.writebacks::total                     4391                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        25760                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           25773                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        25760                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            25773                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        25760                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           25773                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1791040                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3784382657                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3786173697                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1791040                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3784382657                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3786173697                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1791040                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3784382657                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3786173697                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.351303                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.351418                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.351303                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.351418                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.351303                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.351418                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 137772.307692                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146909.264635                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 146904.655919                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 137772.307692                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 146909.264635                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 146904.655919                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 137772.307692                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 146909.264635                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 146904.655919                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          6082                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          268242                       # Total number of references to valid blocks.
system.l21.sampled_refs                         10178                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.355080                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          116.953700                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.025090                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2218.805448                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1753.215762                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.028553                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001715                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.541701                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.428031                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        27390                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  27390                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8844                       # number of Writeback hits
system.l21.Writeback_hits::total                 8844                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        27390                       # number of demand (read+write) hits
system.l21.demand_hits::total                   27390                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        27390                       # number of overall hits
system.l21.overall_hits::total                  27390                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         6067                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 6082                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         6067                       # number of demand (read+write) misses
system.l21.demand_misses::total                  6082                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         6067                       # number of overall misses
system.l21.overall_misses::total                 6082                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2972157                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1241843074                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1244815231                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2972157                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1241843074                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1244815231                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2972157                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1241843074                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1244815231                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33457                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33472                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8844                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8844                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33457                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33472                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33457                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33472                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.181337                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.181704                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.181337                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.181704                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.181337                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.181704                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 198143.800000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 204688.161200                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 204672.020881                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 198143.800000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 204688.161200                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 204672.020881                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 198143.800000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 204688.161200                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 204672.020881                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3615                       # number of writebacks
system.l21.writebacks::total                     3615                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         6067                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            6082                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         6067                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             6082                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         6067                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            6082                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2071463                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    876793671                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    878865134                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2071463                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    876793671                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    878865134                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2071463                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    876793671                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    878865134                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.181337                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.181704                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.181337                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.181704                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.181337                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.181704                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 138097.533333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 144518.488709                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 144502.652746                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 138097.533333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 144518.488709                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 144502.652746                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 138097.533333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 144518.488709                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 144502.652746                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996653                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011624967                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060335.981670                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996653                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11617343                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11617343                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11617343                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11617343                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11617343                       # number of overall hits
system.cpu0.icache.overall_hits::total       11617343                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3181367                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3181367                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3181367                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3181367                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3181367                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3181367                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11617359                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11617359                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11617359                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11617359                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11617359                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11617359                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 198835.437500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 198835.437500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 198835.437500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 198835.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 198835.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 198835.437500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2678737                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2678737                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2678737                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2678737                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2678737                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2678737                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 206056.692308                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 206056.692308                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 206056.692308                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 206056.692308                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 206056.692308                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 206056.692308                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73327                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179483946                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73583                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2439.203974                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.036950                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.963050                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902488                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097512                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9419098                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9419098                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20255                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20255                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16411756                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16411756                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16411756                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16411756                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       182053                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       182053                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       182053                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        182053                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       182053                       # number of overall misses
system.cpu0.dcache.overall_misses::total       182053                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23418901061                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23418901061                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23418901061                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23418901061                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23418901061                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23418901061                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9601151                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9601151                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16593809                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16593809                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16593809                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16593809                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018962                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018962                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010971                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010971                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010971                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010971                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 128637.820091                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 128637.820091                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 128637.820091                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 128637.820091                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 128637.820091                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 128637.820091                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14153                       # number of writebacks
system.cpu0.dcache.writebacks::total            14153                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       108726                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       108726                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       108726                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       108726                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       108726                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       108726                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73327                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73327                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73327                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73327                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73327                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73327                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8660927439                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8660927439                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8660927439                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8660927439                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8660927439                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8660927439                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007637                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007637                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004419                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004419                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004419                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004419                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 118113.756720                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 118113.756720                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 118113.756720                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 118113.756720                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 118113.756720                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 118113.756720                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.996921                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013073800                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2197557.049892                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.996921                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738777                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11779325                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11779325                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11779325                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11779325                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11779325                       # number of overall hits
system.cpu1.icache.overall_hits::total       11779325                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3597187                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3597187                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3597187                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3597187                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3597187                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3597187                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11779342                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11779342                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11779342                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11779342                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11779342                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11779342                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 211599.235294                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 211599.235294                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 211599.235294                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 211599.235294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 211599.235294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 211599.235294                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3097812                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3097812                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3097812                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3097812                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3097812                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3097812                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 206520.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 206520.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 206520.800000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 206520.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 206520.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 206520.800000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33457                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162844831                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33713                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4830.327500                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.237501                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.762499                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903271                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096729                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9171577                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9171577                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7194569                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7194569                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17414                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17414                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17382                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17382                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16366146                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16366146                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16366146                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16366146                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        86141                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        86141                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        86141                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         86141                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        86141                       # number of overall misses
system.cpu1.dcache.overall_misses::total        86141                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8473945654                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8473945654                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8473945654                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8473945654                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8473945654                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8473945654                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9257718                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9257718                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7194569                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7194569                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17414                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17414                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17382                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17382                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16452287                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16452287                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16452287                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16452287                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009305                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009305                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005236                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005236                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005236                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005236                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 98372.965882                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 98372.965882                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 98372.965882                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 98372.965882                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 98372.965882                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 98372.965882                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8844                       # number of writebacks
system.cpu1.dcache.writebacks::total             8844                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        52684                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        52684                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        52684                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        52684                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        52684                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        52684                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33457                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33457                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33457                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33457                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33457                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33457                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3077246108                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3077246108                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3077246108                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3077246108                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3077246108                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3077246108                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003614                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003614                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002034                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002034                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91976.151717                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91976.151717                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 91976.151717                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91976.151717                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 91976.151717                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91976.151717                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
