
project.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  00000398  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000324  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000007  00800100  00800100  00000398  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000398  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000003c8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000148  00000000  00000000  00000408  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000173c  00000000  00000000  00000550  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000e51  00000000  00000000  00001c8c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000d30  00000000  00000000  00002add  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000338  00000000  00000000  00003810  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000007d2  00000000  00000000  00003b48  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000d16  00000000  00000000  0000431a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000f8  00000000  00000000  00005030  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	49 c0       	rjmp	.+146    	; 0x94 <__ctors_end>
   2:	00 00       	nop
   4:	2b c1       	rjmp	.+598    	; 0x25c <__vector_1>
   6:	00 00       	nop
   8:	55 c0       	rjmp	.+170    	; 0xb4 <__bad_interrupt>
   a:	00 00       	nop
   c:	53 c0       	rjmp	.+166    	; 0xb4 <__bad_interrupt>
   e:	00 00       	nop
  10:	51 c0       	rjmp	.+162    	; 0xb4 <__bad_interrupt>
  12:	00 00       	nop
  14:	4f c0       	rjmp	.+158    	; 0xb4 <__bad_interrupt>
  16:	00 00       	nop
  18:	4d c0       	rjmp	.+154    	; 0xb4 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	4b c0       	rjmp	.+150    	; 0xb4 <__bad_interrupt>
  1e:	00 00       	nop
  20:	49 c0       	rjmp	.+146    	; 0xb4 <__bad_interrupt>
  22:	00 00       	nop
  24:	47 c0       	rjmp	.+142    	; 0xb4 <__bad_interrupt>
  26:	00 00       	nop
  28:	45 c0       	rjmp	.+138    	; 0xb4 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	43 c0       	rjmp	.+134    	; 0xb4 <__bad_interrupt>
  2e:	00 00       	nop
  30:	41 c0       	rjmp	.+130    	; 0xb4 <__bad_interrupt>
  32:	00 00       	nop
  34:	3f c0       	rjmp	.+126    	; 0xb4 <__bad_interrupt>
  36:	00 00       	nop
  38:	3d c0       	rjmp	.+122    	; 0xb4 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	3b c0       	rjmp	.+118    	; 0xb4 <__bad_interrupt>
  3e:	00 00       	nop
  40:	b3 c0       	rjmp	.+358    	; 0x1a8 <__vector_16>
  42:	00 00       	nop
  44:	37 c0       	rjmp	.+110    	; 0xb4 <__bad_interrupt>
  46:	00 00       	nop
  48:	35 c0       	rjmp	.+106    	; 0xb4 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	33 c0       	rjmp	.+102    	; 0xb4 <__bad_interrupt>
  4e:	00 00       	nop
  50:	31 c0       	rjmp	.+98     	; 0xb4 <__bad_interrupt>
  52:	00 00       	nop
  54:	0d c1       	rjmp	.+538    	; 0x270 <__vector_21>
  56:	00 00       	nop
  58:	2d c0       	rjmp	.+90     	; 0xb4 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	2b c0       	rjmp	.+86     	; 0xb4 <__bad_interrupt>
  5e:	00 00       	nop
  60:	29 c0       	rjmp	.+82     	; 0xb4 <__bad_interrupt>
  62:	00 00       	nop
  64:	0f c1       	rjmp	.+542    	; 0x284 <__vector_25>
  66:	00 00       	nop
  68:	25 c0       	rjmp	.+74     	; 0xb4 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	23 c0       	rjmp	.+70     	; 0xb4 <__bad_interrupt>
  6e:	00 00       	nop
  70:	21 c0       	rjmp	.+66     	; 0xb4 <__bad_interrupt>
  72:	00 00       	nop
  74:	1f c0       	rjmp	.+62     	; 0xb4 <__bad_interrupt>
  76:	00 00       	nop
  78:	1d c0       	rjmp	.+58     	; 0xb4 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	1b c0       	rjmp	.+54     	; 0xb4 <__bad_interrupt>
  7e:	00 00       	nop
  80:	19 c0       	rjmp	.+50     	; 0xb4 <__bad_interrupt>
  82:	00 00       	nop
  84:	17 c0       	rjmp	.+46     	; 0xb4 <__bad_interrupt>
  86:	00 00       	nop
  88:	15 c0       	rjmp	.+42     	; 0xb4 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	13 c0       	rjmp	.+38     	; 0xb4 <__bad_interrupt>
  8e:	00 00       	nop
  90:	11 c0       	rjmp	.+34     	; 0xb4 <__bad_interrupt>
	...

00000094 <__ctors_end>:
  94:	11 24       	eor	r1, r1
  96:	1f be       	out	0x3f, r1	; 63
  98:	cf ef       	ldi	r28, 0xFF	; 255
  9a:	d0 e1       	ldi	r29, 0x10	; 16
  9c:	de bf       	out	0x3e, r29	; 62
  9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_clear_bss>:
  a0:	21 e0       	ldi	r18, 0x01	; 1
  a2:	a0 e0       	ldi	r26, 0x00	; 0
  a4:	b1 e0       	ldi	r27, 0x01	; 1
  a6:	01 c0       	rjmp	.+2      	; 0xaa <.do_clear_bss_start>

000000a8 <.do_clear_bss_loop>:
  a8:	1d 92       	st	X+, r1

000000aa <.do_clear_bss_start>:
  aa:	a7 30       	cpi	r26, 0x07	; 7
  ac:	b2 07       	cpc	r27, r18
  ae:	e1 f7       	brne	.-8      	; 0xa8 <.do_clear_bss_loop>
  b0:	60 d0       	rcall	.+192    	; 0x172 <main>
  b2:	36 c1       	rjmp	.+620    	; 0x320 <_exit>

000000b4 <__bad_interrupt>:
  b4:	a5 cf       	rjmp	.-182    	; 0x0 <__vectors>

000000b6 <lcd_enable_pulse>:
* Output:
* Notes:
******************************************************************************/
void lcd_enable_pulse(void)
{
	PORTC = PORTC | (1<<LCD_E);
  b6:	88 b1       	in	r24, 0x08	; 8
  b8:	88 60       	ori	r24, 0x08	; 8
  ba:	88 b9       	out	0x08, r24	; 8
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  bc:	82 e0       	ldi	r24, 0x02	; 2
  be:	8a 95       	dec	r24
  c0:	f1 f7       	brne	.-4      	; 0xbe <lcd_enable_pulse+0x8>
  c2:	00 c0       	rjmp	.+0      	; 0xc4 <lcd_enable_pulse+0xe>
	_delay_us(1);
	PORTC = PORTC & ~(1<<LCD_E);
  c4:	88 b1       	in	r24, 0x08	; 8
  c6:	87 7f       	andi	r24, 0xF7	; 247
  c8:	88 b9       	out	0x08, r24	; 8
  ca:	08 95       	ret

000000cc <lcd_init>:
* Input:
* Output:
* Notes:
******************************************************************************/
void lcd_init(void)
{
  cc:	cf 93       	push	r28
  ce:	df 93       	push	r29
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  d0:	2f e7       	ldi	r18, 0x7F	; 127
  d2:	88 e3       	ldi	r24, 0x38	; 56
  d4:	91 e0       	ldi	r25, 0x01	; 1
  d6:	21 50       	subi	r18, 0x01	; 1
  d8:	80 40       	sbci	r24, 0x00	; 0
  da:	90 40       	sbci	r25, 0x00	; 0
  dc:	e1 f7       	brne	.-8      	; 0xd6 <lcd_init+0xa>
  de:	00 c0       	rjmp	.+0      	; 0xe0 <lcd_init+0x14>
  e0:	00 00       	nop
	_delay_ms(50);
	PORTC = (0<<LCD_RS) | (0<<LCD_D7) | (0<<LCD_D6) | (1<<LCD_D5) | (1<<LCD_D4);
  e2:	80 e3       	ldi	r24, 0x30	; 48
  e4:	88 b9       	out	0x08, r24	; 8
	lcd_enable_pulse();
  e6:	e7 df       	rcall	.-50     	; 0xb6 <lcd_enable_pulse>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  e8:	2a e6       	ldi	r18, 0x6A	; 106
  ea:	2a 95       	dec	r18
  ec:	f1 f7       	brne	.-4      	; 0xea <lcd_init+0x1e>
  ee:	00 c0       	rjmp	.+0      	; 0xf0 <lcd_init+0x24>
	_delay_us(40);
	
	PORTC = (0<<LCD_RS) | (0<<LCD_D7) | (0<<LCD_D6) | (1<<LCD_D5) | (0<<LCD_D4);
  f0:	d0 e2       	ldi	r29, 0x20	; 32
	lcd_enable_pulse();
  f2:	d8 b9       	out	0x08, r29	; 8
  f4:	e0 df       	rcall	.-64     	; 0xb6 <lcd_enable_pulse>
	PORTC = (0<<LCD_RS) | (1<<LCD_D7) | (0<<LCD_D6) | (0<<LCD_D5) | (0<<LCD_D4);
  f6:	c0 e8       	ldi	r28, 0x80	; 128
	lcd_enable_pulse();
  f8:	c8 b9       	out	0x08, r28	; 8
  fa:	dd df       	rcall	.-70     	; 0xb6 <lcd_enable_pulse>
  fc:	8a e6       	ldi	r24, 0x6A	; 106
  fe:	8a 95       	dec	r24
 100:	f1 f7       	brne	.-4      	; 0xfe <lcd_init+0x32>
	_delay_us(40);
	
	PORTC = (0<<LCD_RS) | (0<<LCD_D7) | (0<<LCD_D6) | (1<<LCD_D5) | (0<<LCD_D4);
	lcd_enable_pulse();
 102:	00 c0       	rjmp	.+0      	; 0x104 <lcd_init+0x38>
 104:	d8 b9       	out	0x08, r29	; 8
	PORTC = (0<<LCD_RS) | (1<<LCD_D7) | (0<<LCD_D6) | (0<<LCD_D5) | (0<<LCD_D4);
 106:	d7 df       	rcall	.-82     	; 0xb6 <lcd_enable_pulse>
	lcd_enable_pulse();
 108:	c8 b9       	out	0x08, r28	; 8
 10a:	d5 df       	rcall	.-86     	; 0xb6 <lcd_enable_pulse>
 10c:	9a e6       	ldi	r25, 0x6A	; 106
 10e:	9a 95       	dec	r25
 110:	f1 f7       	brne	.-4      	; 0x10e <lcd_init+0x42>
	_delay_us(40);
	
	//display_ON/OFF control
	PORTC = (0<<LCD_RS) | (0<<LCD_D7) | (0<<LCD_D6) | (0<<LCD_D5) | (0<<LCD_D4);
 112:	00 c0       	rjmp	.+0      	; 0x114 <lcd_init+0x48>
	lcd_enable_pulse();
 114:	18 b8       	out	0x08, r1	; 8
 116:	cf df       	rcall	.-98     	; 0xb6 <lcd_enable_pulse>
	PORTC = (0<<LCD_RS) | (1<<LCD_D7) | (1<<LCD_D6) | (1<<LCD_D5) | (1<<LCD_D4);
 118:	80 ef       	ldi	r24, 0xF0	; 240
 11a:	88 b9       	out	0x08, r24	; 8
	lcd_enable_pulse();
 11c:	cc df       	rcall	.-104    	; 0xb6 <lcd_enable_pulse>
 11e:	2a e6       	ldi	r18, 0x6A	; 106
 120:	2a 95       	dec	r18
 122:	f1 f7       	brne	.-4      	; 0x120 <lcd_init+0x54>
	_delay_us(40);
	
	//display clear
	PORTC = (0<<LCD_RS) | (0<<LCD_D7) | (0<<LCD_D6) | (0<<LCD_D5) | (0<<LCD_D4);
 124:	00 c0       	rjmp	.+0      	; 0x126 <lcd_init+0x5a>
	lcd_enable_pulse();
 126:	18 b8       	out	0x08, r1	; 8
 128:	c6 df       	rcall	.-116    	; 0xb6 <lcd_enable_pulse>
	PORTC = (0<<LCD_RS) | (0<<LCD_D7) | (0<<LCD_D6) | (0<<LCD_D5) | (1<<LCD_D4);
 12a:	80 e1       	ldi	r24, 0x10	; 16
 12c:	88 b9       	out	0x08, r24	; 8
	lcd_enable_pulse();
 12e:	c3 df       	rcall	.-122    	; 0xb6 <lcd_enable_pulse>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 130:	8f e9       	ldi	r24, 0x9F	; 159
 132:	9f e0       	ldi	r25, 0x0F	; 15
 134:	01 97       	sbiw	r24, 0x01	; 1
 136:	f1 f7       	brne	.-4      	; 0x134 <lcd_init+0x68>
 138:	00 c0       	rjmp	.+0      	; 0x13a <lcd_init+0x6e>
	_delay_ms(2);
	
	//mode set
	PORTC = (0<<LCD_RS) | (0<<LCD_D7) | (0<<LCD_D6) | (0<<LCD_D5) | (0<<LCD_D4);
 13a:	00 00       	nop
	lcd_enable_pulse();
 13c:	18 b8       	out	0x08, r1	; 8
 13e:	bb df       	rcall	.-138    	; 0xb6 <lcd_enable_pulse>
	PORTC = (0<<LCD_RS) | (0<<LCD_D7) | (1<<LCD_D6) | (1<<LCD_D5) | (0<<LCD_D4);
 140:	80 e6       	ldi	r24, 0x60	; 96
 142:	88 b9       	out	0x08, r24	; 8
	lcd_enable_pulse();
 144:	b8 df       	rcall	.-144    	; 0xb6 <lcd_enable_pulse>
 146:	8f e1       	ldi	r24, 0x1F	; 31
 148:	9e e4       	ldi	r25, 0x4E	; 78
 14a:	01 97       	sbiw	r24, 0x01	; 1
 14c:	f1 f7       	brne	.-4      	; 0x14a <lcd_init+0x7e>
 14e:	00 c0       	rjmp	.+0      	; 0x150 <lcd_init+0x84>
 150:	00 00       	nop
 152:	df 91       	pop	r29
	_delay_ms(10);
	
}
 154:	cf 91       	pop	r28
 156:	08 95       	ret

00000158 <port_init>:
* Output:
* Notes:
******************************************************************************/
void port_init(void)
{
	DDRA = 0xff;
 158:	8f ef       	ldi	r24, 0xFF	; 255
 15a:	81 b9       	out	0x01, r24	; 1
	PORTA = 0xff;
 15c:	82 b9       	out	0x02, r24	; 2
	
	DDRF = (1<<PF1) | (1<<PF2);
 15e:	86 e0       	ldi	r24, 0x06	; 6
 160:	80 bb       	out	0x10, r24	; 16
	PORTF = (1<<PF1) | (1<<PF2);
 162:	81 bb       	out	0x11, r24	; 17
	
	// For TWI pullup resistors must be enabled
	DDRD = (0<<PD0) | (0<<PD1);
 164:	1a b8       	out	0x0a, r1	; 10
	PORTD = (1<<PD0) | (1<<PD0);
 166:	81 e0       	ldi	r24, 0x01	; 1
 168:	8b b9       	out	0x0b, r24	; 11
	
	DDRC = (1<<LCD_E) | (1<<LCD_RS) | (1<<LCD_D7) | (1<<LCD_D6) | (1<<LCD_D5) | (1<<LCD_D4);
 16a:	8c ef       	ldi	r24, 0xFC	; 252
 16c:	87 b9       	out	0x07, r24	; 7
	PORTC = (0<<LCD_E) | (0<<LCD_RS) | (0<<LCD_D7) | (0<<LCD_D6) | (0<<LCD_D5) | (0<<LCD_D4);
 16e:	18 b8       	out	0x08, r1	; 8
 170:	08 95       	ret

00000172 <main>:
* Output:
* Notes:
******************************************************************************/
int main(void)
{
	port_init();
 172:	f2 df       	rcall	.-28     	; 0x158 <port_init>
	timer_init();
 174:	9d d0       	rcall	.+314    	; 0x2b0 <timer_init>
	external_int_init();
 176:	a4 d0       	rcall	.+328    	; 0x2c0 <external_int_init>
	uart0_init(BAUD9600);
 178:	83 e3       	ldi	r24, 0x33	; 51
 17a:	90 e0       	ldi	r25, 0x00	; 0
	lcd_init();
 17c:	b7 d0       	rcall	.+366    	; 0x2ec <uart0_init>
 17e:	a6 df       	rcall	.-180    	; 0xcc <lcd_init>
	adc_init();
 180:	a5 d0       	rcall	.+330    	; 0x2cc <adc_init>
 182:	ae d0       	rcall	.+348    	; 0x2e0 <twi_init>
	twi_init();
 184:	78 94       	sei
 186:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <task_10ms>
	sei();
	
    /* Replace with your application code */
    while (1) 
    {
		if(task_10ms)
 18a:	81 11       	cpse	r24, r1
 18c:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <task_10ms>
		{
			task_10ms=FALSE;
 190:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <task_100ms>
		}
		if(task_100ms)
 194:	81 11       	cpse	r24, r1
 196:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <task_100ms>
		{
			task_100ms=FALSE;
 19a:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
		}
		if(task_500ms)
 19e:	88 23       	and	r24, r24
 1a0:	91 f3       	breq	.-28     	; 0x186 <main+0x14>
 1a2:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__DATA_REGION_ORIGIN__>
		{
			task_500ms=FALSE;
 1a6:	ef cf       	rjmp	.-34     	; 0x186 <main+0x14>

000001a8 <__vector_16>:
 1a8:	1f 92       	push	r1
 1aa:	0f 92       	push	r0

/******************************************************************************
* Interrupt Routines
******************************************************************************/
ISR(TIMER0_COMP_vect) //timer CTC interrupt
{
 1ac:	0f b6       	in	r0, 0x3f	; 63
 1ae:	0f 92       	push	r0
 1b0:	11 24       	eor	r1, r1
 1b2:	2f 93       	push	r18
 1b4:	3f 93       	push	r19
 1b6:	4f 93       	push	r20
 1b8:	5f 93       	push	r21
 1ba:	6f 93       	push	r22
 1bc:	7f 93       	push	r23
 1be:	8f 93       	push	r24
 1c0:	9f 93       	push	r25
 1c2:	af 93       	push	r26
 1c4:	bf 93       	push	r27
	timer_cnt++;
 1c6:	40 91 03 01 	lds	r20, 0x0103	; 0x800103 <timer_cnt>
 1ca:	50 91 04 01 	lds	r21, 0x0104	; 0x800104 <timer_cnt+0x1>
 1ce:	4f 5f       	subi	r20, 0xFF	; 255
 1d0:	5f 4f       	sbci	r21, 0xFF	; 255
 1d2:	50 93 04 01 	sts	0x0104, r21	; 0x800104 <timer_cnt+0x1>
 1d6:	40 93 03 01 	sts	0x0103, r20	; 0x800103 <timer_cnt>
	if(timer_cnt % 1 == 0) task_10ms = TRUE;
 1da:	81 e0       	ldi	r24, 0x01	; 1
 1dc:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <task_10ms>
	if(timer_cnt % 10 == 0) task_100ms = TRUE;
 1e0:	9a 01       	movw	r18, r20
 1e2:	ad ec       	ldi	r26, 0xCD	; 205
 1e4:	bc ec       	ldi	r27, 0xCC	; 204
 1e6:	8d d0       	rcall	.+282    	; 0x302 <__umulhisi3>
 1e8:	96 95       	lsr	r25
 1ea:	87 95       	ror	r24
 1ec:	96 95       	lsr	r25
 1ee:	87 95       	ror	r24
 1f0:	96 95       	lsr	r25
 1f2:	87 95       	ror	r24
 1f4:	9c 01       	movw	r18, r24
 1f6:	22 0f       	add	r18, r18
 1f8:	33 1f       	adc	r19, r19
 1fa:	88 0f       	add	r24, r24
 1fc:	99 1f       	adc	r25, r25
 1fe:	88 0f       	add	r24, r24
 200:	99 1f       	adc	r25, r25
 202:	88 0f       	add	r24, r24
 204:	99 1f       	adc	r25, r25
 206:	82 0f       	add	r24, r18
 208:	93 1f       	adc	r25, r19
 20a:	48 17       	cp	r20, r24
 20c:	59 07       	cpc	r21, r25
 20e:	19 f4       	brne	.+6      	; 0x216 <__vector_16+0x6e>
 210:	81 e0       	ldi	r24, 0x01	; 1
 212:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <task_100ms>
	if(timer_cnt % 50 == 0) task_500ms =TRUE;
 216:	9a 01       	movw	r18, r20
 218:	36 95       	lsr	r19
 21a:	27 95       	ror	r18
 21c:	ab e7       	ldi	r26, 0x7B	; 123
 21e:	b4 e1       	ldi	r27, 0x14	; 20
 220:	70 d0       	rcall	.+224    	; 0x302 <__umulhisi3>
 222:	96 95       	lsr	r25
 224:	87 95       	ror	r24
 226:	62 e3       	ldi	r22, 0x32	; 50
 228:	68 9f       	mul	r22, r24
 22a:	90 01       	movw	r18, r0
 22c:	69 9f       	mul	r22, r25
 22e:	30 0d       	add	r19, r0
 230:	11 24       	eor	r1, r1
 232:	42 17       	cp	r20, r18
 234:	53 07       	cpc	r21, r19
 236:	19 f4       	brne	.+6      	; 0x23e <__vector_16+0x96>
 238:	81 e0       	ldi	r24, 0x01	; 1
 23a:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
}
 23e:	bf 91       	pop	r27
 240:	af 91       	pop	r26
 242:	9f 91       	pop	r25
 244:	8f 91       	pop	r24
 246:	7f 91       	pop	r23
 248:	6f 91       	pop	r22
 24a:	5f 91       	pop	r21
 24c:	4f 91       	pop	r20
 24e:	3f 91       	pop	r19
 250:	2f 91       	pop	r18
 252:	0f 90       	pop	r0
 254:	0f be       	out	0x3f, r0	; 63
 256:	0f 90       	pop	r0
 258:	1f 90       	pop	r1
 25a:	18 95       	reti

0000025c <__vector_1>:

ISR(INT0_vect) //extint 0 interrput
{
 25c:	1f 92       	push	r1
 25e:	0f 92       	push	r0
 260:	0f b6       	in	r0, 0x3f	; 63
 262:	0f 92       	push	r0
 264:	11 24       	eor	r1, r1

}
 266:	0f 90       	pop	r0
 268:	0f be       	out	0x3f, r0	; 63
 26a:	0f 90       	pop	r0
 26c:	1f 90       	pop	r1
 26e:	18 95       	reti

00000270 <__vector_21>:

ISR(USART0_RX_vect)
{
 270:	1f 92       	push	r1
 272:	0f 92       	push	r0
 274:	0f b6       	in	r0, 0x3f	; 63
 276:	0f 92       	push	r0
 278:	11 24       	eor	r1, r1
	// char c = UDR0;
	// lcd_write_char(c);
}
 27a:	0f 90       	pop	r0
 27c:	0f be       	out	0x3f, r0	; 63
 27e:	0f 90       	pop	r0
 280:	1f 90       	pop	r1
 282:	18 95       	reti

00000284 <__vector_25>:

ISR(ADC_vect)
{
 284:	1f 92       	push	r1
 286:	0f 92       	push	r0
 288:	0f b6       	in	r0, 0x3f	; 63
 28a:	0f 92       	push	r0
 28c:	11 24       	eor	r1, r1
 28e:	8f 93       	push	r24
 290:	9f 93       	push	r25
	ad_result = ADC;
 292:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
 296:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
 29a:	90 93 06 01 	sts	0x0106, r25	; 0x800106 <ad_result+0x1>
 29e:	80 93 05 01 	sts	0x0105, r24	; 0x800105 <ad_result>
 2a2:	9f 91       	pop	r25
 2a4:	8f 91       	pop	r24
 2a6:	0f 90       	pop	r0
 2a8:	0f be       	out	0x3f, r0	; 63
 2aa:	0f 90       	pop	r0
 2ac:	1f 90       	pop	r1
 2ae:	18 95       	reti

000002b0 <timer_init>:
* Output:
* Notes:			10 ms, CTC
******************************************************************************/
void timer_init(void)
{
	TCCR0A = (1<<WGM01) | (0<<WGM00) | (1<<CS2) | (0<<CS1) | (1<<CS0);
 2b0:	8d e0       	ldi	r24, 0x0D	; 13
 2b2:	84 bd       	out	0x24, r24	; 36
	OCR0A = 77;
 2b4:	8d e4       	ldi	r24, 0x4D	; 77
 2b6:	87 bd       	out	0x27, r24	; 39
	TIMSK0 = (1<<OCIE0A);
 2b8:	82 e0       	ldi	r24, 0x02	; 2
 2ba:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__TEXT_REGION_LENGTH__+0x7e006e>
 2be:	08 95       	ret

000002c0 <external_int_init>:
* Output:
* Notes:
******************************************************************************/
void external_int_init(void)
{
	EICRA = (1<<ISC01) | (0<<ISC00);
 2c0:	82 e0       	ldi	r24, 0x02	; 2
 2c2:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <__TEXT_REGION_LENGTH__+0x7e0069>
	EIMSK = (1<<INT0);
 2c6:	81 e0       	ldi	r24, 0x01	; 1
 2c8:	8d bb       	out	0x1d, r24	; 29
 2ca:	08 95       	ret

000002cc <adc_init>:
* Output:
* Notes:
******************************************************************************/
void adc_init(void)
{
	ADMUX = 0;
 2cc:	10 92 7c 00 	sts	0x007C, r1	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
	ADCSRA = (1<<ADEN) | (1<<ADIE) | (1<<ADPS2) | (1<<ADPS1) | (1<<ADPS0);
 2d0:	ea e7       	ldi	r30, 0x7A	; 122
 2d2:	f0 e0       	ldi	r31, 0x00	; 0
 2d4:	8f e8       	ldi	r24, 0x8F	; 143
 2d6:	80 83       	st	Z, r24
	ADCSRA |= (1<<ADSC);
 2d8:	80 81       	ld	r24, Z
 2da:	80 64       	ori	r24, 0x40	; 64
 2dc:	80 83       	st	Z, r24
 2de:	08 95       	ret

000002e0 <twi_init>:
* Output:			-
* Notes:			SCL Clock Frequency = 100 kHz
					calculated from excel
******************************************************************************/
void twi_init(void) {
	TWBR = 0x08;
 2e0:	88 e0       	ldi	r24, 0x08	; 8
 2e2:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7e00b8>
	TWSR = (0<<TWPS1) | (0<<TWPS0);
 2e6:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
 2ea:	08 95       	ret

000002ec <uart0_init>:
* Notes:
******************************************************************************/
void uart0_init(uint16_t baud)
{
	/* Set baud rate */
	UBRR0H = (unsigned char) (baud>>8);
 2ec:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7e00c5>
	UBRR0L = (unsigned char) baud;
 2f0:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
	/* Set frame format: 8data, no parity & 1 stop bits */
	UCSR0C = (0<<UMSEL0) | (0<<UPM0) | (1<<USBS0) | (1<<UCSZ1) | (1<<UCSZ0);
 2f4:	8e e0       	ldi	r24, 0x0E	; 14
 2f6:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7e00c2>
	/* Enable receiver and transmitter */
	UCSR0B = (1<<RXEN0) | (1<<TXEN0) | (1<<RXCIE0);
 2fa:	88 e9       	ldi	r24, 0x98	; 152
 2fc:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
 300:	08 95       	ret

00000302 <__umulhisi3>:
 302:	a2 9f       	mul	r26, r18
 304:	b0 01       	movw	r22, r0
 306:	b3 9f       	mul	r27, r19
 308:	c0 01       	movw	r24, r0
 30a:	a3 9f       	mul	r26, r19
 30c:	70 0d       	add	r23, r0
 30e:	81 1d       	adc	r24, r1
 310:	11 24       	eor	r1, r1
 312:	91 1d       	adc	r25, r1
 314:	b2 9f       	mul	r27, r18
 316:	70 0d       	add	r23, r0
 318:	81 1d       	adc	r24, r1
 31a:	11 24       	eor	r1, r1
 31c:	91 1d       	adc	r25, r1
 31e:	08 95       	ret

00000320 <_exit>:
 320:	f8 94       	cli

00000322 <__stop_program>:
 322:	ff cf       	rjmp	.-2      	; 0x322 <__stop_program>
