

================================================================
== Vitis HLS Report for 'hyperspectral_hw_wrapped'
================================================================
* Date:           Mon Jul  8 10:50:23 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        Hyperspectral
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.200 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2099244|  2099244|  20.992 ms|  20.992 ms|  2099245|  2099245|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                                                                              |                                                                                   |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                                           Instance                                           |                                       Module                                      |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211  |hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s  |   184324|   184324|   1.843 ms|   1.843 ms|  184324|  184324|       no|
        |grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230                                  |hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5                                  |        4|        4|  40.000 ns|  40.000 ns|       4|       4|       no|
        |grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250                                         |hyperspectral_hw_wrapped_Pipeline_L1_L2_L3                                         |   368646|   368646|   3.686 ms|   3.686 ms|  368646|  368646|       no|
        |grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257                                               |hyperspectral_hw_wrapped_Pipeline_L3                                               |      738|      738|   7.380 us|   7.380 us|     738|     738|       no|
        |grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265                                 |hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6                                 |        6|        6|  60.000 ns|  60.000 ns|       6|       6|       no|
        |grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285                                 |hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7                                 |        6|        6|  60.000 ns|  60.000 ns|       6|       6|       no|
        +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L1_L2   |  1546240|  1546240|       755|          -|          -|  2048|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    472|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    7|    1858|   3138|    0|
|Memory           |      340|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    504|    -|
|Register         |        -|    -|     439|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      340|    9|    2297|   4114|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       78|    2|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                           Instance                                           |                                       Module                                      | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+----+-----+------+-----+
    |CONTROL_BUS_s_axi_U                                                                           |CONTROL_BUS_s_axi                                                                  |        0|   0|   36|    40|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U55                                                               |fcmp_32ns_32ns_1_2_no_dsp_1                                                        |        0|   0|    0|     0|    0|
    |fsqrt_32ns_32ns_32_10_no_dsp_1_U56                                                            |fsqrt_32ns_32ns_32_10_no_dsp_1                                                     |        0|   0|    0|     0|    0|
    |grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250                                         |hyperspectral_hw_wrapped_Pipeline_L1_L2_L3                                         |        0|   1|  746|  1041|    0|
    |grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257                                               |hyperspectral_hw_wrapped_Pipeline_L3                                               |        0|   5|  628|   648|    0|
    |grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265                                 |hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6                                 |        0|   0|    9|    98|    0|
    |grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285                                 |hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7                                 |        0|   0|   74|   138|    0|
    |grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211  |hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s  |        0|   1|  297|   430|    0|
    |grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230                                  |hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5                                  |        0|   0|   68|   743|    0|
    |sitofp_32ns_32_4_no_dsp_1_U59                                                                 |sitofp_32ns_32_4_no_dsp_1                                                          |        0|   0|    0|     0|    0|
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                                         |                                                                                   |        0|   7| 1858|  3138|    0|
    +----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    +------------------------------------+--------------------------------+----------------+
    |              Instance              |             Module             |   Expression   |
    +------------------------------------+--------------------------------+----------------+
    |am_addmul_12ns_11ns_8ns_19_4_1_U58  |am_addmul_12ns_11ns_8ns_19_4_1  |  (i0 + i1) * i2|
    |mul_mul_19s_8ns_19_4_1_U57          |mul_mul_19s_8ns_19_4_1          |         i0 * i1|
    +------------------------------------+--------------------------------+----------------+

    * Memory: 
    +---------+---------------------+---------+---+----+-----+--------+-----+------+-------------+
    |  Memory |        Module       | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +---------+---------------------+---------+---+----+-----+--------+-----+------+-------------+
    |image_U  |image_RAM_AUTO_1R1W  |      340|  0|   0|    0|  368640|   16|     1|      5898240|
    +---------+---------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total    |                     |      340|  0|   0|    0|  368640|   16|     1|      5898240|
    +---------+---------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                  Variable Name                                  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln15_1_fu_388_p2                                                             |         +|   0|  0|  19|          12|           1|
    |add_ln15_fu_400_p2                                                               |         +|   0|  0|   9|           2|           1|
    |add_ln16_fu_457_p2                                                               |         +|   0|  0|  18|          11|           1|
    |grp_fu_685_p0                                                                    |         +|   0|  0|  26|          19|          19|
    |and_ln25_1_fu_567_p2                                                             |       and|   0|  0|   2|           1|           1|
    |and_ln25_fu_561_p2                                                               |       and|   0|  0|   2|           1|           1|
    |grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln15_fu_382_p2                                                              |      icmp|   0|  0|  12|          12|          13|
    |icmp_ln16_fu_406_p2                                                              |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln25_1_fu_452_p2                                                            |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln25_2_fu_525_p2                                                            |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln25_3_fu_531_p2                                                            |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln25_4_fu_543_p2                                                            |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln25_5_fu_549_p2                                                            |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln25_fu_573_p2                                                              |      icmp|   0|  0|  20|          32|          32|
    |or_ln25_1_fu_537_p2                                                              |        or|   0|  0|   2|           1|           1|
    |or_ln25_2_fu_555_p2                                                              |        or|   0|  0|   2|           1|           1|
    |or_ln25_fu_579_p2                                                                |        or|   0|  0|   2|           1|           1|
    |c_2_fu_645_p3                                                                    |    select|   0|  0|  32|           1|          32|
    |select_ln25_1_fu_599_p3                                                          |    select|   0|  0|  32|           1|          32|
    |select_ln25_2_fu_607_p3                                                          |    select|   0|  0|  32|           1|          32|
    |select_ln25_3_fu_615_p3                                                          |    select|   0|  0|  32|           1|          32|
    |select_ln25_4_fu_621_p3                                                          |    select|   0|  0|  32|           1|          32|
    |select_ln25_5_fu_629_p3                                                          |    select|   0|  0|  32|           1|          32|
    |select_ln25_6_fu_637_p3                                                          |    select|   0|  0|  32|           1|          32|
    |select_ln25_fu_591_p3                                                            |    select|   0|  0|  32|           1|          32|
    |select_ln28_1_fu_420_p3                                                          |    select|   0|  0|   2|           1|           2|
    |select_ln28_fu_412_p3                                                            |    select|   0|  0|  10|           1|           1|
    +---------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                            |          |   0|  0| 472|         210|         383|
    +---------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                       |  162|         36|    1|         36|
    |c_fu_128                        |    9|          2|   32|         64|
    |empty_fu_132                    |    9|          2|   32|         64|
    |grp_fu_857_ce                   |   14|          3|    1|          3|
    |grp_fu_857_p0                   |   14|          3|   32|         96|
    |i_2_fu_148                      |    9|          2|    2|          4|
    |image_address0                  |   20|          4|   19|         76|
    |image_address1                  |   14|          3|   19|         57|
    |image_ce0                       |   20|          4|    1|          4|
    |image_ce1                       |   14|          3|    1|          3|
    |image_we0                       |    9|          2|    1|          2|
    |image_we1                       |    9|          2|    1|          2|
    |in_stream_TREADY_int_regslice   |   14|          3|    1|          3|
    |indvar_flatten23_fu_152         |    9|          2|   12|         24|
    |j_1_fu_144                      |    9|          2|   11|         22|
    |out_stream_TDATA_blk_n          |    9|          2|    1|          2|
    |out_stream_TDATA_int_regslice   |   20|          4|   32|        128|
    |out_stream_TDEST_int_regslice   |   20|          4|    5|         20|
    |out_stream_TID_int_regslice     |   20|          4|    5|         20|
    |out_stream_TKEEP_int_regslice   |   20|          4|    4|         16|
    |out_stream_TLAST_int_regslice   |   20|          4|    1|          4|
    |out_stream_TSTRB_int_regslice   |   20|          4|    4|         16|
    |out_stream_TUSER_int_regslice   |   20|          4|    4|         16|
    |out_stream_TVALID_int_regslice  |   20|          4|    1|          4|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           |  504|        107|  223|        686|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                    Name                                                   | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                                  |  35|   0|   35|          0|
    |c_fu_128                                                                                                   |  32|   0|   32|          0|
    |c_load_1_reg_828                                                                                           |  32|   0|   32|          0|
    |distance_reg_821                                                                                           |  32|   0|   32|          0|
    |empty_fu_132                                                                                               |  32|   0|   32|          0|
    |grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_start_reg                                         |   1|   0|    1|          0|
    |grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_start_reg                                               |   1|   0|    1|          0|
    |grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_start_reg                                 |   1|   0|    1|          0|
    |grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_start_reg                                 |   1|   0|    1|          0|
    |grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_start_reg  |   1|   0|    1|          0|
    |grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_start_reg                                  |   1|   0|    1|          0|
    |i_08_i_i639_fu_136                                                                                         |  32|   0|   32|          0|
    |i_08_i_i639_load_reg_847                                                                                   |  32|   0|   32|          0|
    |i_2_fu_148                                                                                                 |   2|   0|    2|          0|
    |icmp_ln25_1_reg_808                                                                                        |   1|   0|    1|          0|
    |indvar_flatten23_fu_152                                                                                    |  12|   0|   12|          0|
    |j_07_i_i641_fu_140                                                                                         |  32|   0|   32|          0|
    |j_07_i_i641_load_reg_852                                                                                   |  32|   0|   32|          0|
    |j_1_fu_144                                                                                                 |  11|   0|   11|          0|
    |mul_ln16_reg_813                                                                                           |  19|   0|   19|          0|
    |mul_ln19_reg_785                                                                                           |  19|   0|   19|          0|
    |select_ln28_1_reg_798                                                                                      |   2|   0|    2|          0|
    |select_ln28_reg_793                                                                                        |  11|   0|   11|          0|
    |select_ln44_2_loc_fu_160                                                                                   |  32|   0|   32|          0|
    |select_ln44_3_loc_fu_156                                                                                   |  32|   0|   32|          0|
    |trunc_ln28_reg_803                                                                                         |   1|   0|    1|          0|
    +-----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                      | 439|   0|  439|          0|
    +-----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------------+-----+-----+------------+--------------------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |   in|    1|       s_axi|               CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_AWREADY  |  out|    1|       s_axi|               CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_AWADDR   |   in|    4|       s_axi|               CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WVALID   |   in|    1|       s_axi|               CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WREADY   |  out|    1|       s_axi|               CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WDATA    |   in|   32|       s_axi|               CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WSTRB    |   in|    4|       s_axi|               CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_ARVALID  |   in|    1|       s_axi|               CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_ARREADY  |  out|    1|       s_axi|               CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_ARADDR   |   in|    4|       s_axi|               CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RVALID   |  out|    1|       s_axi|               CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RREADY   |   in|    1|       s_axi|               CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RDATA    |  out|   32|       s_axi|               CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RRESP    |  out|    2|       s_axi|               CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_BVALID   |  out|    1|       s_axi|               CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_BREADY   |   in|    1|       s_axi|               CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_BRESP    |  out|    2|       s_axi|               CONTROL_BUS|   return void|
|ap_clk                     |   in|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped|  return value|
|ap_rst_n                   |   in|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped|  return value|
|interrupt                  |  out|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped|  return value|
|in_stream_TDATA            |   in|   32|        axis|        in_stream_V_data_V|       pointer|
|in_stream_TVALID           |   in|    1|        axis|        in_stream_V_dest_V|       pointer|
|in_stream_TREADY           |  out|    1|        axis|        in_stream_V_dest_V|       pointer|
|in_stream_TDEST            |   in|    5|        axis|        in_stream_V_dest_V|       pointer|
|in_stream_TKEEP            |   in|    4|        axis|        in_stream_V_keep_V|       pointer|
|in_stream_TSTRB            |   in|    4|        axis|        in_stream_V_strb_V|       pointer|
|in_stream_TUSER            |   in|    4|        axis|        in_stream_V_user_V|       pointer|
|in_stream_TLAST            |   in|    1|        axis|        in_stream_V_last_V|       pointer|
|in_stream_TID              |   in|    5|        axis|          in_stream_V_id_V|       pointer|
|out_stream_TDATA           |  out|   32|        axis|       out_stream_V_data_V|       pointer|
|out_stream_TVALID          |  out|    1|        axis|       out_stream_V_dest_V|       pointer|
|out_stream_TREADY          |   in|    1|        axis|       out_stream_V_dest_V|       pointer|
|out_stream_TDEST           |  out|    5|        axis|       out_stream_V_dest_V|       pointer|
|out_stream_TKEEP           |  out|    4|        axis|       out_stream_V_keep_V|       pointer|
|out_stream_TSTRB           |  out|    4|        axis|       out_stream_V_strb_V|       pointer|
|out_stream_TUSER           |  out|    4|        axis|       out_stream_V_user_V|       pointer|
|out_stream_TLAST           |  out|    1|        axis|       out_stream_V_last_V|       pointer|
|out_stream_TID             |  out|    5|        axis|         out_stream_V_id_V|       pointer|
+---------------------------+-----+-----+------------+--------------------------+--------------+

