# CGRA/doc - A Place for CGRA-Related Documentation

<b>Documentation in the github wiki (https://github.com/StanfordAHA/CGRAGenerator/wiki):</b>
* CGRA SPEC: https://github.com/StanfordAHA/CGRAGenerator/wiki/PE-Spec
-----
<b>Documents here:</b>
* 2groups.pdf (12/2018) - diagram of how we implemented two IO groups per side
  * also see wiki https://github.com/StanfordAHA/CGRAGenerator/wiki/IOTile-Notes
  * 2groups.svg - SVG source for 2groups.pdf
* global_signals_arch.pptx - NB doc for global signals and stalls 01/2018
* 02_23_2017_CGRA.pptx - CGRA status and overview slides presented by Ankita at AHA mtg 02/23/2017. 
* CGRA_architecture_overview_NB_161117.pdf - CGRA Overview: Nikhil slides from 11/2016 AHA meeting.
* CGRA_config_debug_spec_NB_171114b.docx - Latest(?) config/debug spec from Nikhil
* LineBuffer_block_for_CGRA_AV_161106.pdf - Snapshot of Artem's Google Doc about the line buffer.
* Wire_segments_experiment_AV_161106.pdf - Snapshot of Artem's Google Doc about wire segments.
* sample_4x4_connectivity_matrix.xml - sample connectivity matrix for a 4x4 array of switchboxes.

-----
<b>Documentation in the vlsiweb wiki:</b>
* AHA: https://vlsiweb.stanford.edu/mediawiki/index.php/Agile_HArdware
* CGRA: https://vlsiweb.stanford.edu/mediawiki/index.php/AHA_CGRA_subgroup
* CGRA meeting notes: https://vlsiweb.stanford.edu/mediawiki/index.php/AHA_CGRA_subgroup#Meeting_Notes


-----
<b>Source for Artem's google docs regarding LB and interconnect:</b>
* Line buffer: https://docs.google.com/document/d/1gEinK1Xhr4RUpffNCfjqNEJfSPRZDqfVqBmZMSHVUvA/edit?usp=sharing
* Wire segments (interconnect) and switch box: https://docs.google.com/document/d/1sKWauvUi6FUGlyyq5OuMcn1a5Qtg9WFYkt_Zgvma0GA/edit#heading=h.giwxz920rh2p


-----
<b>Other stuff:</b>
* Coreir primitives: https://github.com/StanfordAHA/Primitives
* Pat's CGRA-op simulator: https://github.com/phanrahan/pe




-----
<b>Paper(s):</b>
* Evaluating programmable architectures for imaging and vision applications http://ieeexplore.ieee.org/abstract/document/7783755/ 


-----
<b>Papers in progress: (TBD)</b>


-----
<i>
(CGRA generator is part of the larger AHA project described here (external link)
https://aha.stanford.edu
and here (internal link)
https://vlsiweb.stanford.edu/mediawiki/index.php/Agile_HArdware)
</i>

