MUL.v,verilog,xil_defaultlib,../../../../AttentionCore.gen/sources_1/ip/MUL/sim/MUL.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
