# -------------------------------------------------------------------------- #
#
# Copyright (C) 2025  Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus Prime License Agreement,
# the Altera IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Altera and sold by Altera or its authorized distributors.  Please
# refer to the Altera Software License Subscription Agreements 
# on the Quartus Prime software download page.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
# Date created = 16:13:11  September 18, 2025
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		memoria_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY memoria
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 24.1STD.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "16:13:11  SEPTEMBER 18, 2025"
set_global_assignment -name LAST_QUARTUS_VERSION "24.1std.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "Questa Intel FPGA (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_global_assignment -name BDF_FILE memoria.bdf
set_global_assignment -name QIP_FILE rom.qip
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_AA14 -to s[27]
set_location_assignment PIN_AG18 -to s[26]
set_location_assignment PIN_AF17 -to s[25]
set_location_assignment PIN_AH17 -to s[24]
set_location_assignment PIN_AG17 -to s[23]
set_location_assignment PIN_AE17 -to s[22]
set_location_assignment PIN_AD17 -to s[21]
set_location_assignment PIN_AC17 -to s[20]
set_location_assignment PIN_AA15 -to s[19]
set_location_assignment PIN_AB15 -to s[18]
set_location_assignment PIN_AB17 -to s[17]
set_location_assignment PIN_AA16 -to s[16]
set_location_assignment PIN_AB16 -to s[15]
set_location_assignment PIN_AA17 -to s[14]
set_location_assignment PIN_AH18 -to s[13]
set_location_assignment PIN_AF18 -to s[12]
set_location_assignment PIN_AG19 -to s[11]
set_location_assignment PIN_AH19 -to s[10]
set_location_assignment PIN_AB18 -to s[9]
set_location_assignment PIN_AC18 -to s[8]
set_location_assignment PIN_AD18 -to s[7]
set_location_assignment PIN_AE18 -to s[6]
set_location_assignment PIN_AF19 -to s[5]
set_location_assignment PIN_AE19 -to s[4]
set_location_assignment PIN_AH21 -to s[3]
set_location_assignment PIN_AG21 -to s[2]
set_location_assignment PIN_AA19 -to s[1]
set_location_assignment PIN_AB19 -to s[0]
set_location_assignment PIN_Y23 -to clock
set_location_assignment PIN_AB26 -to e[7]
set_location_assignment PIN_AD26 -to e[6]
set_location_assignment PIN_AC26 -to e[5]
set_location_assignment PIN_AB27 -to e[4]
set_location_assignment PIN_AD27 -to e[3]
set_location_assignment PIN_AC27 -to e[2]
set_location_assignment PIN_AC28 -to e[1]
set_location_assignment PIN_AB28 -to e[0]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top