Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\lucas\Documents\GitHub\EE371Lab4\Processor\cpu.qsys --block-symbol-file --output-directory=C:\Users\lucas\Documents\GitHub\EE371Lab4\Processor\cpu --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Processor/cpu.qsys
Progress: Reading input file
Progress: Adding classification_pio [altera_avalon_pio 17.0]
Progress: Parameterizing module classification_pio
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu_nios [altera_nios2_gen2 17.0]
Progress: Parameterizing module cpu_nios
Progress: Adding distance_pio [altera_avalon_pio 17.0]
Progress: Parameterizing module distance_pio
Progress: Adding done_read_pio [altera_avalon_pio 17.0]
Progress: Parameterizing module done_read_pio
Progress: Adding jtag [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module onchip_memory
Progress: Adding read_diff_pio [altera_avalon_pio 17.0]
Progress: Parameterizing module read_diff_pio
Progress: Adding sdram [altera_avalon_new_sdram_controller 17.0]
Progress: Parameterizing module sdram
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 17.0]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 17.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpu.classification_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.distance_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: cpu.read_diff_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.sys_sdram_pll_0: Refclk Freq: 50.0
Info: cpu.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: cpu.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\lucas\Documents\GitHub\EE371Lab4\Processor\cpu.qsys --synthesis=VERILOG --output-directory=C:\Users\lucas\Documents\GitHub\EE371Lab4\Processor\cpu\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Processor/cpu.qsys
Progress: Reading input file
Progress: Adding classification_pio [altera_avalon_pio 17.0]
Progress: Parameterizing module classification_pio
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu_nios [altera_nios2_gen2 17.0]
Progress: Parameterizing module cpu_nios
Progress: Adding distance_pio [altera_avalon_pio 17.0]
Progress: Parameterizing module distance_pio
Progress: Adding done_read_pio [altera_avalon_pio 17.0]
Progress: Parameterizing module done_read_pio
Progress: Adding jtag [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module onchip_memory
Progress: Adding read_diff_pio [altera_avalon_pio 17.0]
Progress: Parameterizing module read_diff_pio
Progress: Adding sdram [altera_avalon_new_sdram_controller 17.0]
Progress: Parameterizing module sdram
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 17.0]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 17.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpu.classification_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.distance_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: cpu.read_diff_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.sys_sdram_pll_0: Refclk Freq: 50.0
Info: cpu.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: cpu.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: cpu: Generating cpu "cpu" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6
Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7
Info: classification_pio: Starting RTL generation for module 'cpu_classification_pio'
Info: classification_pio:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_classification_pio --dir=C:/Users/lucas/AppData/Local/Temp/alt7679_7701978439044611700.dir/0111_classification_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/lucas/AppData/Local/Temp/alt7679_7701978439044611700.dir/0111_classification_pio_gen//cpu_classification_pio_component_configuration.pl  --do_build_sim=0  ]
Info: classification_pio: Done RTL generation for module 'cpu_classification_pio'
Info: classification_pio: "cpu" instantiated altera_avalon_pio "classification_pio"
Info: cpu_nios: "cpu" instantiated altera_nios2_gen2 "cpu_nios"
Info: distance_pio: Starting RTL generation for module 'cpu_distance_pio'
Info: distance_pio:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_distance_pio --dir=C:/Users/lucas/AppData/Local/Temp/alt7679_7701978439044611700.dir/0112_distance_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/lucas/AppData/Local/Temp/alt7679_7701978439044611700.dir/0112_distance_pio_gen//cpu_distance_pio_component_configuration.pl  --do_build_sim=0  ]
Info: distance_pio: Done RTL generation for module 'cpu_distance_pio'
Info: distance_pio: "cpu" instantiated altera_avalon_pio "distance_pio"
Info: done_read_pio: Starting RTL generation for module 'cpu_done_read_pio'
Info: done_read_pio:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_done_read_pio --dir=C:/Users/lucas/AppData/Local/Temp/alt7679_7701978439044611700.dir/0113_done_read_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/lucas/AppData/Local/Temp/alt7679_7701978439044611700.dir/0113_done_read_pio_gen//cpu_done_read_pio_component_configuration.pl  --do_build_sim=0  ]
Info: done_read_pio: Done RTL generation for module 'cpu_done_read_pio'
Info: done_read_pio: "cpu" instantiated altera_avalon_pio "done_read_pio"
Info: jtag: Starting RTL generation for module 'cpu_jtag'
Info: jtag:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cpu_jtag --dir=C:/Users/lucas/AppData/Local/Temp/alt7679_7701978439044611700.dir/0114_jtag_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/lucas/AppData/Local/Temp/alt7679_7701978439044611700.dir/0114_jtag_gen//cpu_jtag_component_configuration.pl  --do_build_sim=0  ]
Info: jtag: Done RTL generation for module 'cpu_jtag'
Info: jtag: "cpu" instantiated altera_avalon_jtag_uart "jtag"
Info: onchip_memory: Starting RTL generation for module 'cpu_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cpu_onchip_memory --dir=C:/Users/lucas/AppData/Local/Temp/alt7679_7701978439044611700.dir/0115_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/lucas/AppData/Local/Temp/alt7679_7701978439044611700.dir/0115_onchip_memory_gen//cpu_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'cpu_onchip_memory'
Info: onchip_memory: "cpu" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: sys_sdram_pll_0: "cpu" instantiated altera_up_avalon_sys_sdram_pll "sys_sdram_pll_0"
Info: sysid_qsys_0: "cpu" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "cpu" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "cpu" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "cpu" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'cpu_cpu_nios_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=cpu_cpu_nios_cpu --dir=C:/Users/lucas/AppData/Local/Temp/alt7679_7701978439044611700.dir/0119_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/lucas/AppData/Local/Temp/alt7679_7701978439044611700.dir/0119_cpu_gen//cpu_cpu_nios_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.05.27 19:58:04 (*) Starting Nios II generation
Info: cpu: # 2018.05.27 19:58:04 (*)   Checking for plaintext license.
Info: cpu: # 2018.05.27 19:58:04 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/
Info: cpu: # 2018.05.27 19:58:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.05.27 19:58:04 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.05.27 19:58:04 (*)   Plaintext license not found.
Info: cpu: # 2018.05.27 19:58:04 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2018.05.27 19:58:04 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.05.27 19:58:04 (*)   Creating all objects for CPU
Info: cpu: # 2018.05.27 19:58:05 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.05.27 19:58:05 (*)   Creating plain-text RTL
Info: cpu: # 2018.05.27 19:58:06 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'cpu_cpu_nios_cpu'
Info: cpu: "cpu_nios" instantiated altera_nios2_gen2_unit "cpu"
Info: sys_pll: "sys_sdram_pll_0" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "sys_sdram_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: cpu_nios_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_nios_data_master_translator"
Info: jtag_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_avalon_jtag_slave_translator"
Info: cpu_nios_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_nios_data_master_agent"
Info: jtag_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_avalon_jtag_slave_agent"
Info: jtag_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/lucas/Documents/GitHub/EE371Lab4/Processor/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/lucas/Documents/GitHub/EE371Lab4/Processor/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/lucas/Documents/GitHub/EE371Lab4/Processor/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: cpu: Done "cpu" with 34 modules, 52 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
