
---------- Begin Simulation Statistics ----------
final_tick                                41076859000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  52124                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675384                       # Number of bytes of host memory used
host_op_rate                                    98190                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1918.50                       # Real time elapsed on the host
host_tick_rate                               21410977                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     188377356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.041077                       # Number of seconds simulated
sim_ticks                                 41076859000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 119435032                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 57722833                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     188377356                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.821537                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.821537                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5499578                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3098474                       # number of floating regfile writes
system.cpu.idleCycles                           87629                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               421519                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 22056112                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.366359                       # Inst execution rate
system.cpu.iew.exec_refs                     39141117                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   15877181                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5053547                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              23494533                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 66                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6904                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             16119772                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           197507262                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              23263936                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            905722                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             194405174                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  48893                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3474336                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 322760                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3558862                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1154                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       356063                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          65456                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 217245678                       # num instructions consuming a value
system.cpu.iew.wb_count                     194074616                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.621269                       # average fanout of values written-back
system.cpu.iew.wb_producers                 134968049                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.362335                       # insts written-back per cycle
system.cpu.iew.wb_sent                      194206659                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                297164033                       # number of integer regfile reads
system.cpu.int_regfile_writes               154028499                       # number of integer regfile writes
system.cpu.ipc                               1.217230                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.217230                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1745666      0.89%      0.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             150217483     76.91%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               750588      0.38%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                813356      0.42%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              476847      0.24%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  468      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               193401      0.10%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               386693      0.20%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             1251577      0.64%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                314      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22490678     11.52%     91.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            14400952      7.37%     98.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          982406      0.50%     99.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1600414      0.82%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              195310901                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 5334768                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            10514476                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      5009570                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            6131310                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2925315                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014978                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2447701     83.67%     83.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     83.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     83.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.00%     83.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     83.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   7868      0.27%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  1280      0.04%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 224094      7.66%     91.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                102753      3.51%     95.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             20564      0.70%     95.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           121037      4.14%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              191155782                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          465165342                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    189065046                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         200506971                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  197507104                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 195310901                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 158                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         9129871                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             66616                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             92                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     10956734                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      82066090                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.379922                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.463940                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            31715782     38.65%     38.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6812917      8.30%     46.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             8156903      9.94%     56.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             9029021     11.00%     67.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7762741      9.46%     77.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5831571      7.11%     84.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             6714727      8.18%     92.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3739490      4.56%     97.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2302938      2.81%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        82066090                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.377384                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            654501                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           159773                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             23494533                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16119772                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                82910735                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         82153719                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1303                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   128                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       201736                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        412173                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           46                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       403475                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          855                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       807969                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            865                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                23367142                       # Number of BP lookups
system.cpu.branchPred.condPredicted          19154666                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            414833                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9543161                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9046667                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             94.797384                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1109195                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          512394                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             498213                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            14181                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          397                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         9090335                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            318386                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     80724105                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.333595                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.821434                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        34847906     43.17%     43.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        10091115     12.50%     55.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         5188098      6.43%     62.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         9305002     11.53%     73.62% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         2534038      3.14%     76.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3806469      4.72%     81.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         3394745      4.21%     85.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1995784      2.47%     88.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9560948     11.84%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     80724105                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              188377356                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    38036846                       # Number of memory references committed
system.cpu.commit.loads                      22459262                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                   21544942                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4463062                       # Number of committed floating point instructions.
system.cpu.commit.integer                   184964991                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                984766                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1710424      0.91%      0.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    145124422     77.04%     77.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       740405      0.39%     78.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       795782      0.42%     78.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       476249      0.25%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        96914      0.05%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       255066      0.14%     79.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      1140687      0.61%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     21743474     11.54%     91.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     14086201      7.48%     98.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       715788      0.38%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1491383      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    188377356                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9560948                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34377853                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34377853                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34377853                       # number of overall hits
system.cpu.dcache.overall_hits::total        34377853                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       351339                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         351339                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       351339                       # number of overall misses
system.cpu.dcache.overall_misses::total        351339                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22813850492                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22813850492                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22813850492                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22813850492                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34729192                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34729192                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34729192                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34729192                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010117                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010117                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010117                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010117                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64934.011004                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64934.011004                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64934.011004                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64934.011004                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        23608                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               838                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.171838                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       242953                       # number of writebacks
system.cpu.dcache.writebacks::total            242953                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        92718                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        92718                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        92718                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        92718                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       258621                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       258621                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       258621                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       258621                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18226872992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18226872992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18226872992                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18226872992                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007447                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007447                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007447                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007447                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70477.157663                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70477.157663                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70477.157663                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70477.157663                       # average overall mshr miss latency
system.cpu.dcache.replacements                 258108                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     18993748                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        18993748                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       157859                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        157859                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8379081000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8379081000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     19151607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19151607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008243                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008243                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53079.526666                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53079.526666                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        80175                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        80175                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        77684                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        77684                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4214529000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4214529000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004056                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004056                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 54252.214098                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54252.214098                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     15384105                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15384105                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       193480                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       193480                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14434769492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14434769492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012420                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012420                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74606.003163                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74606.003163                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        12543                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        12543                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       180937                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       180937                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14012343992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14012343992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011615                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011615                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77443.220524                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77443.220524                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  41076859000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.644041                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34636474                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            258620                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            133.928057                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.644041                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999305                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999305                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          243                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          205                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69717004                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69717004                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41076859000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 19614229                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              29859191                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  30221629                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2048281                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 322760                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              8904741                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 96678                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              201289753                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                541380                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    23290745                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    15877186                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         23420                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        109813                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41076859000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  41076859000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41076859000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           20684651                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      109229454                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    23367142                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           10654075                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      60959938                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  838844                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  249                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          1821                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                  16923956                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                165358                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           82066090                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.510794                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.352858                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 47593054     57.99%     57.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1475871      1.80%     59.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3796834      4.63%     64.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3127395      3.81%     68.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1899335      2.31%     70.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2262477      2.76%     73.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2414188      2.94%     76.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1771020      2.16%     78.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 17725916     21.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             82066090                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.284432                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.329574                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     16777461                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16777461                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     16777461                       # number of overall hits
system.cpu.icache.overall_hits::total        16777461                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       146495                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         146495                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       146495                       # number of overall misses
system.cpu.icache.overall_misses::total        146495                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2006445500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2006445500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2006445500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2006445500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     16923956                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16923956                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     16923956                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16923956                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008656                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008656                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008656                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008656                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13696.341172                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13696.341172                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13696.341172                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13696.341172                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          285                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    47.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       145366                       # number of writebacks
system.cpu.icache.writebacks::total            145366                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          621                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          621                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          621                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          621                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       145874                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       145874                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       145874                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       145874                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1834625000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1834625000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1834625000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1834625000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008619                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008619                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008619                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008619                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12576.778590                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12576.778590                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12576.778590                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12576.778590                       # average overall mshr miss latency
system.cpu.icache.replacements                 145366                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     16777461                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16777461                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       146495                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        146495                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2006445500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2006445500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     16923956                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16923956                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008656                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008656                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13696.341172                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13696.341172                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          621                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          621                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       145874                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       145874                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1834625000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1834625000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008619                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008619                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12576.778590                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12576.778590                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  41076859000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.610537                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            16923335                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            145874                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            116.013375                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.610537                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989474                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989474                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          33993786                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         33993786                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41076859000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    16924228                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           404                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41076859000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  41076859000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41076859000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     4090546                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1035271                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                30373                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1154                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 542186                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                48034                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    462                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  41076859000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 322760                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 20675765                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 9559983                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2628                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  31153568                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20351386                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              200022524                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 64792                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 720030                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    543                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               19268479                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           221514052                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   521887458                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                306521531                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6058491                       # Number of floating rename lookups
system.cpu.rename.committedMaps             208332735                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 13181259                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      40                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  23                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  11553465                       # count of insts added to the skid buffer
system.cpu.rob.reads                        268587857                       # The number of ROB reads
system.cpu.rob.writes                       396283073                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  188377356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               144524                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                49521                       # number of demand (read+write) hits
system.l2.demand_hits::total                   194045                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              144524                       # number of overall hits
system.l2.overall_hits::.cpu.data               49521                       # number of overall hits
system.l2.overall_hits::total                  194045                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1349                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             209099                       # number of demand (read+write) misses
system.l2.demand_misses::total                 210448                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1349                       # number of overall misses
system.l2.overall_misses::.cpu.data            209099                       # number of overall misses
system.l2.overall_misses::total                210448                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     94246500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17306878000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17401124500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     94246500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17306878000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17401124500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           145873                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           258620                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               404493                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          145873                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          258620                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              404493                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.009248                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.808518                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.520276                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.009248                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.808518                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.520276                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69863.973314                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82768.822424                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82686.100604                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69863.973314                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82768.822424                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82686.100604                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              198749                       # number of writebacks
system.l2.writebacks::total                    198749                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1349                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        209099                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            210448                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1349                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       209099                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           210448                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     80461250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15180029250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15260490500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     80461250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15180029250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15260490500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.009248                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.808518                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.520276                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.009248                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.808518                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.520276                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59645.107487                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72597.330690                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72514.305197                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59645.107487                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72597.330690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72514.305197                       # average overall mshr miss latency
system.l2.replacements                         202565                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       242953                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           242953                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       242953                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       242953                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       145366                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           145366                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       145366                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       145366                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           24                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            24                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             19633                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19633                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          161315                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              161315                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13527488000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13527488000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        180948                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            180948                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.891499                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.891499                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83857.595388                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83857.595388                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       161315                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         161315                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11887012250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11887012250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.891499                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.891499                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73688.201655                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73688.201655                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         144524                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             144524                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1349                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1349                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     94246500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     94246500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       145873                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         145873                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.009248                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009248                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69863.973314                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69863.973314                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1349                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1349                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     80461250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     80461250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.009248                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009248                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59645.107487                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59645.107487                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         29888                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             29888                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        47784                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           47784                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3779390000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3779390000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        77672                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         77672                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.615202                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.615202                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79093.211117                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79093.211117                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        47784                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        47784                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3293017000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3293017000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.615202                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.615202                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68914.636698                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68914.636698                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  41076859000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8125.036085                       # Cycle average of tags in use
system.l2.tags.total_refs                      807914                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    210757                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.833391                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.775616                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        36.783371                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8072.477098                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.985410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991826                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2283                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5594                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          154                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6674261                       # Number of tag accesses
system.l2.tags.data_accesses                  6674261                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41076859000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    198749.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1349.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    209094.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000684841250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11894                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11894                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              611062                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             186861                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      210448                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     198749                       # Number of write requests accepted
system.mem_ctrls.readBursts                    210448                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   198749                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                210448                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               198749                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  164727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   39528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11894                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.692114                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.827494                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.821301                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         11889     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11894                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11894                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.707668                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.673841                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.087006                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8160     68.61%     68.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.03%     68.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2936     24.68%     93.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              636      5.35%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              157      1.32%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11894                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13468672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12719936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    327.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    309.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   41076601000                       # Total gap between requests
system.mem_ctrls.avgGap                     100383.44                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        86336                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13382016                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12718144                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2101816.012757937424                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 325779923.922615408897                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 309618220.808947443962                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1349                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       209099                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       198749                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     35944250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8279786500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 980542378250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26645.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     39597.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4933571.38                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        86336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13382336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13468672                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        86336                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        86336                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12719936                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12719936                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1349                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       209099                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         210448                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       198749                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        198749                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2101816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    325787714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        327889530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2101816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2101816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    309661846                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       309661846                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    309661846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2101816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    325787714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       637551377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               210443                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              198721                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13098                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13062                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13202                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13258                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13361                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13123                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13201                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13037                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        13113                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13206                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13253                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13143                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        12178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12311                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12394                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        12501                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12480                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        12564                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12540                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12384                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        12318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12435                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12479                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12465                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4369924500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1052215000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8315730750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                20765.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           39515.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               77998                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              91617                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            37.06                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           46.10                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       239543                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   109.316691                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    86.859139                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   110.749309                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       173267     72.33%     72.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        45660     19.06%     91.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9565      3.99%     95.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5106      2.13%     97.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3511      1.47%     98.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1321      0.55%     99.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          607      0.25%     99.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          250      0.10%     99.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          256      0.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       239543                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13468352                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12718144                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              327.881740                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              309.618221                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.98                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               41.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  41076859000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       855878940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       454899060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      751235100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     518236380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3242226000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  17751179400                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    825152640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   24398807520                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   593.979387                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1995575000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1371500000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  37709784000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       854500920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       454166625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      751327920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     519087240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3242226000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  17912261400                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    689504640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   24423074745                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   594.570163                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1642773500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1371500000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  38062585500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  41076859000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              49133                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       198749                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2976                       # Transaction distribution
system.membus.trans_dist::ReadExReq            161315                       # Transaction distribution
system.membus.trans_dist::ReadExResp           161315                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         49133                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       622621                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       622621                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 622621                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     26188608                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     26188608                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                26188608                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            210448                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  210448    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              210448                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  41076859000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           301792250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          263060000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            223546                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       441702                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       145366                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18971                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           180948                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          180948                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        145874                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        77672                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       437113                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       775350                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1212463                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     18639296                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     32100672                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               50739968                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          202566                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12720000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           607060                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001519                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039363                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 606148     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    902      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             607060                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  41076859000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          792303500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         218819982                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         387930500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
