

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Mon Aug 17 13:15:50 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        benchmark.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     5.232|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1011|  6807|  1011|  6807|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+------+----------+-----------+-----------+--------+----------+
        |                 |   Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    | min |  max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+-----+------+----------+-----------+-----------+--------+----------+
        |- Loop 1         |  216|   216|        18|          -|          -|      12|    no    |
        | + Loop 1.1      |   16|    16|         2|          -|          -|       8|    no    |
        |- Loop 2         |  576|  6372| 48 ~ 531 |          -|          -|      12|    no    |
        | + Loop 2.1      |    3|    24|         3|          -|          -|  1 ~ 8 |    no    |
        | + Loop 2.2      |   42|   504|        42|          -|          -| 1 ~ 12 |    no    |
        |  ++ Loop 2.2.1  |   40|    40|         5|          -|          -|       8|    no    |
        |- Loop 3         |  216|   216|        18|          -|          -|      12|    no    |
        | + Loop 3.1      |   16|    16|         2|          -|          -|       8|    no    |
        +-----------------+-----+------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      9|       0|    393|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      36|     40|    -|
|Memory           |        1|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    248|    -|
|Register         |        -|      -|     276|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      9|     312|    681|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      2|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+----------------------+---------+-------+----+----+-----+
    |        Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |kernel_control_s_axi_U  |kernel_control_s_axi  |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |Total                   |                      |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------+------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|   Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------+---------+---+----+-----+------+-----+------+-------------+
    |A_V_U  |kernel_A_V  |        1|  0|   0|    0|    96|   32|     1|         3072|
    +-------+------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |            |        1|  0|   0|    0|    96|   32|     1|         3072|
    +-------+------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln209_1_fu_501_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_fu_416_p2    |     *    |      3|  0|  20|          32|          32|
    |t_V_fu_507_p2          |     *    |      3|  0|  20|          32|          32|
    |add_ln215_fu_492_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln22_fu_460_p2     |     +    |      0|  0|  12|           4|           1|
    |add_ln29_fu_406_p2     |     +    |      0|  0|  16|           9|           9|
    |add_ln321_1_fu_557_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln321_fu_326_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln42_fu_482_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln700_1_fu_438_p2  |     +    |      0|  0|  16|           9|           9|
    |add_ln700_fu_511_p2    |     +    |      0|  0|  39|          32|          32|
    |i0_1_fu_523_p2         |     +    |      0|  0|  12|           4|           1|
    |i0_fu_292_p2           |     +    |      0|  0|  12|           4|           1|
    |i_fu_342_p2            |     +    |      0|  0|  12|           4|           1|
    |j0_1_fu_547_p2         |     +    |      0|  0|  12|           4|           1|
    |j0_fu_316_p2           |     +    |      0|  0|  12|           4|           1|
    |j2_V_fu_428_p2         |     +    |      0|  0|  12|           4|           1|
    |j_V_fu_396_p2          |     +    |      0|  0|  12|           4|           1|
    |k_fu_472_p2            |     +    |      0|  0|  12|           4|           1|
    |sub_ln29_fu_372_p2     |     -    |      0|  0|  16|           9|           9|
    |icmp_ln12_fu_286_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln15_fu_310_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln22_fu_336_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln26_fu_390_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln36_fu_422_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln38_fu_466_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln52_fu_517_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln55_fu_541_p2    |   icmp   |      0|  0|  11|           4|           5|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      9|  0| 393|         255|         231|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |A_V_address0         |  27|          5|    7|         35|
    |A_int_V_address0     |  15|          3|    7|         21|
    |C_V_address0         |  21|          4|    8|         32|
    |C_V_d0               |  15|          3|   32|         96|
    |ap_NS_fsm            |  89|         18|    1|         18|
    |i04_0_reg_264        |   9|          2|    4|          8|
    |i0_0_reg_186         |   9|          2|    4|          8|
    |indvars_iv1_reg_208  |   9|          2|    4|          8|
    |j05_0_reg_275        |   9|          2|    4|          8|
    |j0_0_reg_197         |   9|          2|    4|          8|
    |k_0_reg_253          |   9|          2|    4|          8|
    |op2_assign_reg_220   |   9|          2|    4|          8|
    |p_0116_0_reg_242     |   9|          2|    4|          8|
    |p_099_0_reg_231      |   9|          2|    4|          8|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 248|         51|   91|        274|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |A_i_k_V_reg_691       |  32|   0|   32|          0|
    |C_V_addr_1_reg_653    |   8|   0|    8|          0|
    |C_V_addr_reg_635      |   8|   0|    8|          0|
    |add_ln215_reg_681     |   8|   0|    8|          0|
    |ap_CS_fsm             |  17|   0|   17|          0|
    |i04_0_reg_264         |   4|   0|    4|          0|
    |i0_0_reg_186          |   4|   0|    4|          0|
    |i0_1_reg_709          |   4|   0|    4|          0|
    |i0_reg_580            |   4|   0|    4|          0|
    |i_reg_611             |   4|   0|    4|          0|
    |indvars_iv1_reg_208   |   4|   0|    4|          0|
    |j05_0_reg_275         |   4|   0|    4|          0|
    |j0_0_reg_197          |   4|   0|    4|          0|
    |j0_1_reg_722          |   4|   0|    4|          0|
    |j0_reg_593            |   4|   0|    4|          0|
    |j2_V_reg_648          |   4|   0|    4|          0|
    |j_V_reg_630           |   4|   0|    4|          0|
    |k_0_reg_253           |   4|   0|    4|          0|
    |k_reg_671             |   4|   0|    4|          0|
    |mul_ln209_1_reg_696   |  32|   0|   32|          0|
    |mul_ln209_reg_640     |  32|   0|   32|          0|
    |op2_assign_reg_220    |   4|   0|    4|          0|
    |p_0116_0_reg_242      |   4|   0|    4|          0|
    |p_099_0_reg_231       |   4|   0|    4|          0|
    |sub_ln29_reg_616      |   7|   0|    9|          2|
    |t_V_reg_701           |  32|   0|   32|          0|
    |zext_ln15_reg_585     |   4|   0|    8|          4|
    |zext_ln26_reg_622     |   4|   0|    8|          4|
    |zext_ln321_1_reg_598  |   8|   0|   64|         56|
    |zext_ln321_3_reg_727  |   8|   0|   64|         56|
    |zext_ln38_reg_658     |   4|   0|    8|          4|
    |zext_ln55_reg_714     |   4|   0|    8|          4|
    +----------------------+----+----+-----+-----------+
    |Total                 | 276|   0|  406|        130|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    kernel    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    kernel    | return value |
|alpha_int_V_address0   | out |    1|  ap_memory |  alpha_int_V |     array    |
|alpha_int_V_ce0        | out |    1|  ap_memory |  alpha_int_V |     array    |
|alpha_int_V_q0         |  in |   32|  ap_memory |  alpha_int_V |     array    |
|beta_int_V_address0    | out |    1|  ap_memory |  beta_int_V  |     array    |
|beta_int_V_ce0         | out |    1|  ap_memory |  beta_int_V  |     array    |
|beta_int_V_q0          |  in |   32|  ap_memory |  beta_int_V  |     array    |
|C_V_address0           | out |    8|  ap_memory |      C_V     |     array    |
|C_V_ce0                | out |    1|  ap_memory |      C_V     |     array    |
|C_V_we0                | out |    1|  ap_memory |      C_V     |     array    |
|C_V_d0                 | out |   32|  ap_memory |      C_V     |     array    |
|C_V_q0                 |  in |   32|  ap_memory |      C_V     |     array    |
|A_int_V_address0       | out |    7|  ap_memory |    A_int_V   |     array    |
|A_int_V_ce0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_we0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_d0             | out |   32|  ap_memory |    A_int_V   |     array    |
|A_int_V_q0             |  in |   32|  ap_memory |    A_int_V   |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

