{
  "questions": [
    {
      "question": "At which abstraction level are digital circuits typically described using Hardware Description Languages (HDLs) like Verilog or VHDL for functional specification, where the design is represented in terms of registers and the data flow between them, prior to logic synthesis?",
      "options": [
        "Behavioral Level",
        "Gate Level",
        "Transistor Level",
        "Register Transfer Level (RTL)",
        "System Level"
      ],
      "correct": 3
    },
    {
      "question": "In the context of CPU cache memory design, which write policy ensures that all write operations update both the cache block and the corresponding main memory location simultaneously?",
      "options": [
        "Write-back",
        "Write-allocate",
        "No-write-allocate",
        "Write-through",
        "Deferred Write"
      ],
      "correct": 3
    },
    {
      "question": "In the digital IC design flow, particularly during the physical design and sign-off phases, what is the primary objective of performing Static Timing Analysis (STA)?",
      "options": [
        "To simulate the circuit's functional behavior with various input test patterns.",
        "To verify the power grid's integrity and identify potential IR drop issues.",
        "To mathematically verify that the circuit meets all specified timing constraints (e.g., setup and hold times) across all operating conditions without requiring dynamic simulation.",
        "To detect and fix physical design rule violations such as minimum width and spacing.",
        "To ensure proper clock domain crossing synchronization between asynchronous domains."
      ],
      "correct": 2
    },
    {
      "question": "What is the primary motivation behind the design and implementation of a memory hierarchy (e.g., registers, multiple levels of cache, main memory, disk storage) in a modern computer system?",
      "options": [
        "To reduce the total cost of memory components.",
        "To minimize the overall power consumption of the memory subsystem.",
        "To provide both high-speed access to frequently used data and large storage capacity at an acceptable average cost and performance.",
        "To simplify the memory addressing scheme for the CPU.",
        "To enhance data integrity through redundancy and error correction."
      ],
      "correct": 2
    },
    {
      "question": "In modern computer architecture, what is the primary goal of Simultaneous Multithreading (SMT), a technique exemplified by Intel's Hyper-Threading, when implemented on a single processor core?",
      "options": [
        "To enable the execution of multiple independent programs on separate physical cores.",
        "To reduce the overall thermal design power (TDP) of the processor.",
        "To improve the utilization of a single core's execution units by allowing it to execute instructions from multiple independent threads concurrently.",
        "To provide fault tolerance by duplicating critical execution paths.",
        "To simplify the instruction set architecture for easier compilation."
      ],
      "correct": 2
    }
  ]
}