
407board.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a1e0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002c10  0800a370  0800a370  0001a370  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cf80  0800cf80  00020188  2**0
                  CONTENTS
  4 .ARM          00000008  0800cf80  0800cf80  0001cf80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cf88  0800cf88  00020188  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cf88  0800cf88  0001cf88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cf8c  0800cf8c  0001cf8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000188  20000000  0800cf90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020188  2**0
                  CONTENTS
 10 .bss          00001f80  20000188  20000188  00020188  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002108  20002108  00020188  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020188  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000201b8  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001b703  00000000  00000000  000201fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00004c8c  00000000  00000000  0003b8fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000015e8  00000000  00000000  00040590  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001063  00000000  00000000  00041b78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002a19d  00000000  00000000  00042bdb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001f93e  00000000  00000000  0006cd78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d7b6f  00000000  00000000  0008c6b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005cc4  00000000  00000000  00164228  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004c  00000000  00000000  00169eec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000188 	.word	0x20000188
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a358 	.word	0x0800a358

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000018c 	.word	0x2000018c
 80001cc:	0800a358 	.word	0x0800a358

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b088      	sub	sp, #32
 8000570:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8000572:	1d3b      	adds	r3, r7, #4
 8000574:	2200      	movs	r2, #0
 8000576:	601a      	str	r2, [r3, #0]
 8000578:	605a      	str	r2, [r3, #4]
 800057a:	609a      	str	r2, [r3, #8]
 800057c:	60da      	str	r2, [r3, #12]
 800057e:	611a      	str	r2, [r3, #16]
 8000580:	615a      	str	r2, [r3, #20]
 8000582:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8000584:	4b27      	ldr	r3, [pc, #156]	; (8000624 <MX_FSMC_Init+0xb8>)
 8000586:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800058a:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 800058c:	4b25      	ldr	r3, [pc, #148]	; (8000624 <MX_FSMC_Init+0xb8>)
 800058e:	4a26      	ldr	r2, [pc, #152]	; (8000628 <MX_FSMC_Init+0xbc>)
 8000590:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8000592:	4b24      	ldr	r3, [pc, #144]	; (8000624 <MX_FSMC_Init+0xb8>)
 8000594:	2200      	movs	r2, #0
 8000596:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000598:	4b22      	ldr	r3, [pc, #136]	; (8000624 <MX_FSMC_Init+0xb8>)
 800059a:	2200      	movs	r2, #0
 800059c:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 800059e:	4b21      	ldr	r3, [pc, #132]	; (8000624 <MX_FSMC_Init+0xb8>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80005a4:	4b1f      	ldr	r3, [pc, #124]	; (8000624 <MX_FSMC_Init+0xb8>)
 80005a6:	2210      	movs	r2, #16
 80005a8:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80005aa:	4b1e      	ldr	r3, [pc, #120]	; (8000624 <MX_FSMC_Init+0xb8>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80005b0:	4b1c      	ldr	r3, [pc, #112]	; (8000624 <MX_FSMC_Init+0xb8>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80005b6:	4b1b      	ldr	r3, [pc, #108]	; (8000624 <MX_FSMC_Init+0xb8>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80005bc:	4b19      	ldr	r3, [pc, #100]	; (8000624 <MX_FSMC_Init+0xb8>)
 80005be:	2200      	movs	r2, #0
 80005c0:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80005c2:	4b18      	ldr	r3, [pc, #96]	; (8000624 <MX_FSMC_Init+0xb8>)
 80005c4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80005c8:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80005ca:	4b16      	ldr	r3, [pc, #88]	; (8000624 <MX_FSMC_Init+0xb8>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 80005d0:	4b14      	ldr	r3, [pc, #80]	; (8000624 <MX_FSMC_Init+0xb8>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80005d6:	4b13      	ldr	r3, [pc, #76]	; (8000624 <MX_FSMC_Init+0xb8>)
 80005d8:	2200      	movs	r2, #0
 80005da:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80005dc:	4b11      	ldr	r3, [pc, #68]	; (8000624 <MX_FSMC_Init+0xb8>)
 80005de:	2200      	movs	r2, #0
 80005e0:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 80005e2:	4b10      	ldr	r3, [pc, #64]	; (8000624 <MX_FSMC_Init+0xb8>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 1;
 80005e8:	2301      	movs	r3, #1
 80005ea:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 80005ec:	230f      	movs	r3, #15
 80005ee:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 5;
 80005f0:	2305      	movs	r3, #5
 80005f2:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 0;
 80005f4:	2300      	movs	r3, #0
 80005f6:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 80005f8:	2310      	movs	r3, #16
 80005fa:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 80005fc:	2311      	movs	r3, #17
 80005fe:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8000600:	2300      	movs	r3, #0
 8000602:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8000604:	1d3b      	adds	r3, r7, #4
 8000606:	2200      	movs	r2, #0
 8000608:	4619      	mov	r1, r3
 800060a:	4806      	ldr	r0, [pc, #24]	; (8000624 <MX_FSMC_Init+0xb8>)
 800060c:	f003 fbcc 	bl	8003da8 <HAL_SRAM_Init>
 8000610:	4603      	mov	r3, r0
 8000612:	2b00      	cmp	r3, #0
 8000614:	d001      	beq.n	800061a <MX_FSMC_Init+0xae>
  {
    Error_Handler( );
 8000616:	f000 fa9f 	bl	8000b58 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 800061a:	bf00      	nop
 800061c:	3720      	adds	r7, #32
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	200001a4 	.word	0x200001a4
 8000628:	a0000104 	.word	0xa0000104

0800062c <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 800062c:	b580      	push	{r7, lr}
 800062e:	b086      	sub	sp, #24
 8000630:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000632:	1d3b      	adds	r3, r7, #4
 8000634:	2200      	movs	r2, #0
 8000636:	601a      	str	r2, [r3, #0]
 8000638:	605a      	str	r2, [r3, #4]
 800063a:	609a      	str	r2, [r3, #8]
 800063c:	60da      	str	r2, [r3, #12]
 800063e:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8000640:	4b24      	ldr	r3, [pc, #144]	; (80006d4 <HAL_FSMC_MspInit+0xa8>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	2b00      	cmp	r3, #0
 8000646:	d141      	bne.n	80006cc <HAL_FSMC_MspInit+0xa0>
    return;
  }
  FSMC_Initialized = 1;
 8000648:	4b22      	ldr	r3, [pc, #136]	; (80006d4 <HAL_FSMC_MspInit+0xa8>)
 800064a:	2201      	movs	r2, #1
 800064c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 800064e:	2300      	movs	r3, #0
 8000650:	603b      	str	r3, [r7, #0]
 8000652:	4b21      	ldr	r3, [pc, #132]	; (80006d8 <HAL_FSMC_MspInit+0xac>)
 8000654:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000656:	4a20      	ldr	r2, [pc, #128]	; (80006d8 <HAL_FSMC_MspInit+0xac>)
 8000658:	f043 0301 	orr.w	r3, r3, #1
 800065c:	6393      	str	r3, [r2, #56]	; 0x38
 800065e:	4b1e      	ldr	r3, [pc, #120]	; (80006d8 <HAL_FSMC_MspInit+0xac>)
 8000660:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000662:	f003 0301 	and.w	r3, r3, #1
 8000666:	603b      	str	r3, [r7, #0]
 8000668:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800066a:	f64f 7380 	movw	r3, #65408	; 0xff80
 800066e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000670:	2302      	movs	r3, #2
 8000672:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000674:	2301      	movs	r3, #1
 8000676:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000678:	2303      	movs	r3, #3
 800067a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 800067c:	230c      	movs	r3, #12
 800067e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000680:	1d3b      	adds	r3, r7, #4
 8000682:	4619      	mov	r1, r3
 8000684:	4815      	ldr	r0, [pc, #84]	; (80006dc <HAL_FSMC_MspInit+0xb0>)
 8000686:	f000 fed9 	bl	800143c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 800068a:	f24c 7303 	movw	r3, #50947	; 0xc703
 800068e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000690:	2302      	movs	r3, #2
 8000692:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000694:	2301      	movs	r3, #1
 8000696:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000698:	2303      	movs	r3, #3
 800069a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 800069c:	230c      	movs	r3, #12
 800069e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80006a0:	1d3b      	adds	r3, r7, #4
 80006a2:	4619      	mov	r1, r3
 80006a4:	480e      	ldr	r0, [pc, #56]	; (80006e0 <HAL_FSMC_MspInit+0xb4>)
 80006a6:	f000 fec9 	bl	800143c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 80006aa:	f242 03b0 	movw	r3, #8368	; 0x20b0
 80006ae:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006b0:	2302      	movs	r3, #2
 80006b2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b4:	2300      	movs	r3, #0
 80006b6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006b8:	2303      	movs	r3, #3
 80006ba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80006bc:	230c      	movs	r3, #12
 80006be:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80006c0:	1d3b      	adds	r3, r7, #4
 80006c2:	4619      	mov	r1, r3
 80006c4:	4806      	ldr	r0, [pc, #24]	; (80006e0 <HAL_FSMC_MspInit+0xb4>)
 80006c6:	f000 feb9 	bl	800143c <HAL_GPIO_Init>
 80006ca:	e000      	b.n	80006ce <HAL_FSMC_MspInit+0xa2>
    return;
 80006cc:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80006ce:	3718      	adds	r7, #24
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	200001f4 	.word	0x200001f4
 80006d8:	40023800 	.word	0x40023800
 80006dc:	40021000 	.word	0x40021000
 80006e0:	40020c00 	.word	0x40020c00

080006e4 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b082      	sub	sp, #8
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 80006ec:	f7ff ff9e 	bl	800062c <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80006f0:	bf00      	nop
 80006f2:	3708      	adds	r7, #8
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}

080006f8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b08c      	sub	sp, #48	; 0x30
 80006fc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006fe:	f107 031c 	add.w	r3, r7, #28
 8000702:	2200      	movs	r2, #0
 8000704:	601a      	str	r2, [r3, #0]
 8000706:	605a      	str	r2, [r3, #4]
 8000708:	609a      	str	r2, [r3, #8]
 800070a:	60da      	str	r2, [r3, #12]
 800070c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800070e:	2300      	movs	r3, #0
 8000710:	61bb      	str	r3, [r7, #24]
 8000712:	4b62      	ldr	r3, [pc, #392]	; (800089c <MX_GPIO_Init+0x1a4>)
 8000714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000716:	4a61      	ldr	r2, [pc, #388]	; (800089c <MX_GPIO_Init+0x1a4>)
 8000718:	f043 0310 	orr.w	r3, r3, #16
 800071c:	6313      	str	r3, [r2, #48]	; 0x30
 800071e:	4b5f      	ldr	r3, [pc, #380]	; (800089c <MX_GPIO_Init+0x1a4>)
 8000720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000722:	f003 0310 	and.w	r3, r3, #16
 8000726:	61bb      	str	r3, [r7, #24]
 8000728:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800072a:	2300      	movs	r3, #0
 800072c:	617b      	str	r3, [r7, #20]
 800072e:	4b5b      	ldr	r3, [pc, #364]	; (800089c <MX_GPIO_Init+0x1a4>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000732:	4a5a      	ldr	r2, [pc, #360]	; (800089c <MX_GPIO_Init+0x1a4>)
 8000734:	f043 0304 	orr.w	r3, r3, #4
 8000738:	6313      	str	r3, [r2, #48]	; 0x30
 800073a:	4b58      	ldr	r3, [pc, #352]	; (800089c <MX_GPIO_Init+0x1a4>)
 800073c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800073e:	f003 0304 	and.w	r3, r3, #4
 8000742:	617b      	str	r3, [r7, #20]
 8000744:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000746:	2300      	movs	r3, #0
 8000748:	613b      	str	r3, [r7, #16]
 800074a:	4b54      	ldr	r3, [pc, #336]	; (800089c <MX_GPIO_Init+0x1a4>)
 800074c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074e:	4a53      	ldr	r2, [pc, #332]	; (800089c <MX_GPIO_Init+0x1a4>)
 8000750:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000754:	6313      	str	r3, [r2, #48]	; 0x30
 8000756:	4b51      	ldr	r3, [pc, #324]	; (800089c <MX_GPIO_Init+0x1a4>)
 8000758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800075e:	613b      	str	r3, [r7, #16]
 8000760:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000762:	2300      	movs	r3, #0
 8000764:	60fb      	str	r3, [r7, #12]
 8000766:	4b4d      	ldr	r3, [pc, #308]	; (800089c <MX_GPIO_Init+0x1a4>)
 8000768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076a:	4a4c      	ldr	r2, [pc, #304]	; (800089c <MX_GPIO_Init+0x1a4>)
 800076c:	f043 0301 	orr.w	r3, r3, #1
 8000770:	6313      	str	r3, [r2, #48]	; 0x30
 8000772:	4b4a      	ldr	r3, [pc, #296]	; (800089c <MX_GPIO_Init+0x1a4>)
 8000774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000776:	f003 0301 	and.w	r3, r3, #1
 800077a:	60fb      	str	r3, [r7, #12]
 800077c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800077e:	2300      	movs	r3, #0
 8000780:	60bb      	str	r3, [r7, #8]
 8000782:	4b46      	ldr	r3, [pc, #280]	; (800089c <MX_GPIO_Init+0x1a4>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000786:	4a45      	ldr	r2, [pc, #276]	; (800089c <MX_GPIO_Init+0x1a4>)
 8000788:	f043 0302 	orr.w	r3, r3, #2
 800078c:	6313      	str	r3, [r2, #48]	; 0x30
 800078e:	4b43      	ldr	r3, [pc, #268]	; (800089c <MX_GPIO_Init+0x1a4>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000792:	f003 0302 	and.w	r3, r3, #2
 8000796:	60bb      	str	r3, [r7, #8]
 8000798:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800079a:	2300      	movs	r3, #0
 800079c:	607b      	str	r3, [r7, #4]
 800079e:	4b3f      	ldr	r3, [pc, #252]	; (800089c <MX_GPIO_Init+0x1a4>)
 80007a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a2:	4a3e      	ldr	r2, [pc, #248]	; (800089c <MX_GPIO_Init+0x1a4>)
 80007a4:	f043 0308 	orr.w	r3, r3, #8
 80007a8:	6313      	str	r3, [r2, #48]	; 0x30
 80007aa:	4b3c      	ldr	r3, [pc, #240]	; (800089c <MX_GPIO_Init+0x1a4>)
 80007ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ae:	f003 0308 	and.w	r3, r3, #8
 80007b2:	607b      	str	r3, [r7, #4]
 80007b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin, GPIO_PIN_SET);
 80007b6:	2201      	movs	r2, #1
 80007b8:	21c0      	movs	r1, #192	; 0xc0
 80007ba:	4839      	ldr	r0, [pc, #228]	; (80008a0 <MX_GPIO_Init+0x1a8>)
 80007bc:	f000 fff2 	bl	80017a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_RESET);
 80007c0:	2200      	movs	r2, #0
 80007c2:	2102      	movs	r1, #2
 80007c4:	4837      	ldr	r0, [pc, #220]	; (80008a4 <MX_GPIO_Init+0x1ac>)
 80007c6:	f000 ffed 	bl	80017a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, T_CS_Pin|T_CLK_Pin|T_MOSI_Pin, GPIO_PIN_SET);
 80007ca:	2201      	movs	r2, #1
 80007cc:	f44f 4130 	mov.w	r1, #45056	; 0xb000
 80007d0:	4834      	ldr	r0, [pc, #208]	; (80008a4 <MX_GPIO_Init+0x1ac>)
 80007d2:	f000 ffe7 	bl	80017a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin;
 80007d6:	2318      	movs	r3, #24
 80007d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007da:	2300      	movs	r3, #0
 80007dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007de:	2301      	movs	r3, #1
 80007e0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80007e2:	f107 031c 	add.w	r3, r7, #28
 80007e6:	4619      	mov	r1, r3
 80007e8:	482f      	ldr	r0, [pc, #188]	; (80008a8 <MX_GPIO_Init+0x1b0>)
 80007ea:	f000 fe27 	bl	800143c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 80007ee:	23c0      	movs	r3, #192	; 0xc0
 80007f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f2:	2301      	movs	r3, #1
 80007f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f6:	2300      	movs	r3, #0
 80007f8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007fa:	2300      	movs	r3, #0
 80007fc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007fe:	f107 031c 	add.w	r3, r7, #28
 8000802:	4619      	mov	r1, r3
 8000804:	4826      	ldr	r0, [pc, #152]	; (80008a0 <MX_GPIO_Init+0x1a8>)
 8000806:	f000 fe19 	bl	800143c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = T_PEN_Pin;
 800080a:	2320      	movs	r3, #32
 800080c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800080e:	2300      	movs	r3, #0
 8000810:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000812:	2301      	movs	r3, #1
 8000814:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(T_PEN_GPIO_Port, &GPIO_InitStruct);
 8000816:	f107 031c 	add.w	r3, r7, #28
 800081a:	4619      	mov	r1, r3
 800081c:	4823      	ldr	r0, [pc, #140]	; (80008ac <MX_GPIO_Init+0x1b4>)
 800081e:	f000 fe0d 	bl	800143c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_BL_Pin;
 8000822:	2302      	movs	r3, #2
 8000824:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000826:	2301      	movs	r3, #1
 8000828:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082a:	2300      	movs	r3, #0
 800082c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800082e:	2300      	movs	r3, #0
 8000830:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LCD_BL_GPIO_Port, &GPIO_InitStruct);
 8000832:	f107 031c 	add.w	r3, r7, #28
 8000836:	4619      	mov	r1, r3
 8000838:	481a      	ldr	r0, [pc, #104]	; (80008a4 <MX_GPIO_Init+0x1ac>)
 800083a:	f000 fdff 	bl	800143c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = T_CS_Pin;
 800083e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000842:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000844:	2311      	movs	r3, #17
 8000846:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000848:	2301      	movs	r3, #1
 800084a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800084c:	2303      	movs	r3, #3
 800084e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(T_CS_GPIO_Port, &GPIO_InitStruct);
 8000850:	f107 031c 	add.w	r3, r7, #28
 8000854:	4619      	mov	r1, r3
 8000856:	4813      	ldr	r0, [pc, #76]	; (80008a4 <MX_GPIO_Init+0x1ac>)
 8000858:	f000 fdf0 	bl	800143c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = T_CLK_Pin|T_MOSI_Pin;
 800085c:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000860:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000862:	2301      	movs	r3, #1
 8000864:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000866:	2300      	movs	r3, #0
 8000868:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800086a:	2303      	movs	r3, #3
 800086c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800086e:	f107 031c 	add.w	r3, r7, #28
 8000872:	4619      	mov	r1, r3
 8000874:	480b      	ldr	r0, [pc, #44]	; (80008a4 <MX_GPIO_Init+0x1ac>)
 8000876:	f000 fde1 	bl	800143c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = T_MISO_Pin;
 800087a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800087e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000880:	2300      	movs	r3, #0
 8000882:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000884:	2301      	movs	r3, #1
 8000886:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(T_MISO_GPIO_Port, &GPIO_InitStruct);
 8000888:	f107 031c 	add.w	r3, r7, #28
 800088c:	4619      	mov	r1, r3
 800088e:	4805      	ldr	r0, [pc, #20]	; (80008a4 <MX_GPIO_Init+0x1ac>)
 8000890:	f000 fdd4 	bl	800143c <HAL_GPIO_Init>

}
 8000894:	bf00      	nop
 8000896:	3730      	adds	r7, #48	; 0x30
 8000898:	46bd      	mov	sp, r7
 800089a:	bd80      	pop	{r7, pc}
 800089c:	40023800 	.word	0x40023800
 80008a0:	40020000 	.word	0x40020000
 80008a4:	40020400 	.word	0x40020400
 80008a8:	40021000 	.word	0x40021000
 80008ac:	40020800 	.word	0x40020800

080008b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008b0:	b590      	push	{r4, r7, lr}
 80008b2:	b089      	sub	sp, #36	; 0x24
 80008b4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008b6:	f000 fb87 	bl	8000fc8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008ba:	f000 f8a3 	bl	8000a04 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008be:	f7ff ff1b 	bl	80006f8 <MX_GPIO_Init>
  MX_FSMC_Init();
 80008c2:	f7ff fe53 	bl	800056c <MX_FSMC_Init>
  MX_RTC_Init();
 80008c6:	f000 f94d 	bl	8000b64 <MX_RTC_Init>
  MX_SPI1_Init();
 80008ca:	f000 f99b 	bl	8000c04 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80008ce:	f000 fad7 	bl	8000e80 <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 80008d2:	f008 fba9 	bl	8009028 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
//  time.Hours = 22;
//  time.Minutes = 59;
//  time.Seconds = 00;
//  HAL_RTC_SetTime(&rtc, &time , RTC_HOURFORMAT_24);
  LCD_BL_ON();
 80008d6:	2201      	movs	r2, #1
 80008d8:	2102      	movs	r1, #2
 80008da:	4844      	ldr	r0, [pc, #272]	; (80009ec <main+0x13c>)
 80008dc:	f000 ff62 	bl	80017a4 <HAL_GPIO_WritePin>
   lcdInit();
 80008e0:	f005 ffa6 	bl	8006830 <_Z7lcdInitv>
   int i = 1;
 80008e4:	2301      	movs	r3, #1
 80008e6:	613b      	str	r3, [r7, #16]
   lcdSetOrientation((lcdOrientationTypeDef)i);
 80008e8:	693b      	ldr	r3, [r7, #16]
 80008ea:	b2db      	uxtb	r3, r3
 80008ec:	4618      	mov	r0, r3
 80008ee:	f006 fa97 	bl	8006e20 <_Z17lcdSetOrientation21lcdOrientationTypeDef>
   // TpadInit();
   HAL_Delay(100);
 80008f2:	2064      	movs	r0, #100	; 0x64
 80008f4:	f000 fbda 	bl	80010ac <HAL_Delay>
  // HAL_RTC_GetTime(&hrtc, &time, RTC_HOURFORMAT_24);
   lcdFillRGB(COLOR_BLACK);
 80008f8:	2000      	movs	r0, #0
 80008fa:	f006 f90d 	bl	8006b18 <_Z10lcdFillRGBt>
   lcdSetTextFont(&Font24);
 80008fe:	483c      	ldr	r0, [pc, #240]	; (80009f0 <main+0x140>)
 8000900:	f006 fa68 	bl	8006dd4 <_Z14lcdSetTextFontP6_tFont>
       lcdSetCursor(10,20);
 8000904:	2114      	movs	r1, #20
 8000906:	200a      	movs	r0, #10
 8000908:	f006 faf8 	bl	8006efc <_Z12lcdSetCursortt>
       lcdSetTextColor(COLOR_WHITE, COLOR_BLACK);
 800090c:	2100      	movs	r1, #0
 800090e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000912:	f006 fa6f 	bl	8006df4 <_Z15lcdSetTextColortt>
       lcdPrintf("CALIBRATION!");
 8000916:	4837      	ldr	r0, [pc, #220]	; (80009f4 <main+0x144>)
 8000918:	f006 f9ce 	bl	8006cb8 <_Z9lcdPrintfPKcz>
       while(! TP_Touchpad_Pressed());
 800091c:	bf00      	nop
 800091e:	f005 feeb 	bl	80066f8 <_Z19TP_Touchpad_Pressedv>
 8000922:	4603      	mov	r3, r0
 8000924:	2b00      	cmp	r3, #0
 8000926:	bf0c      	ite	eq
 8000928:	2301      	moveq	r3, #1
 800092a:	2300      	movne	r3, #0
 800092c:	b2db      	uxtb	r3, r3
 800092e:	2b00      	cmp	r3, #0
 8000930:	d1f5      	bne.n	800091e <main+0x6e>
       TP_calibration();
 8000932:	f005 fef7 	bl	8006724 <_Z14TP_calibrationv>
   lcdFillRGB(COLOR_BLACK);
 8000936:	2000      	movs	r0, #0
 8000938:	f006 f8ee 	bl	8006b18 <_Z10lcdFillRGBt>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
bool refil = false;
 800093c:	2300      	movs	r3, #0
 800093e:	75fb      	strb	r3, [r7, #23]
  {

//      	if(TpadGetCoordinates(penX, penY)){
//      	}

      if(TP_Touchpad_Pressed() == 1){
 8000940:	f005 feda 	bl	80066f8 <_Z19TP_Touchpad_Pressedv>
 8000944:	4603      	mov	r3, r0
 8000946:	2b01      	cmp	r3, #1
 8000948:	bf0c      	ite	eq
 800094a:	2301      	moveq	r3, #1
 800094c:	2300      	movne	r3, #0
 800094e:	b2db      	uxtb	r3, r3
 8000950:	2b00      	cmp	r3, #0
 8000952:	d022      	beq.n	800099a <main+0xea>
	  uint16_t Coord[4] ={0};
 8000954:	1d3b      	adds	r3, r7, #4
 8000956:	2200      	movs	r2, #0
 8000958:	601a      	str	r2, [r3, #0]
 800095a:	605a      	str	r2, [r3, #4]
	  refil = true;
 800095c:	2301      	movs	r3, #1
 800095e:	75fb      	strb	r3, [r7, #23]
	  TP_Read_Coordinates(Coord);
 8000960:	1d3b      	adds	r3, r7, #4
 8000962:	4618      	mov	r0, r3
 8000964:	f005 fe08 	bl	8006578 <_Z19TP_Read_CoordinatesPt>
      		lcdSetTextFont(&Font16);
 8000968:	4823      	ldr	r0, [pc, #140]	; (80009f8 <main+0x148>)
 800096a:	f006 fa33 	bl	8006dd4 <_Z14lcdSetTextFontP6_tFont>
      	      	lcdSetCursor(1 , 1);
 800096e:	2101      	movs	r1, #1
 8000970:	2001      	movs	r0, #1
 8000972:	f006 fac3 	bl	8006efc <_Z12lcdSetCursortt>
      	      	lcdSetTextColor(COLOR_GREENYELLOW, COLOR_BLACK);
 8000976:	2100      	movs	r1, #0
 8000978:	f64a 70e5 	movw	r0, #45029	; 0xafe5
 800097c:	f006 fa3a 	bl	8006df4 <_Z15lcdSetTextColortt>
      	      	lcdPrintf("PEN: X %5i Y %5i\n \t X %5i Y %5i", Coord[0], Coord[1], Coord[2], Coord[3]);
 8000980:	88bb      	ldrh	r3, [r7, #4]
 8000982:	4619      	mov	r1, r3
 8000984:	88fb      	ldrh	r3, [r7, #6]
 8000986:	461a      	mov	r2, r3
 8000988:	893b      	ldrh	r3, [r7, #8]
 800098a:	4618      	mov	r0, r3
 800098c:	897b      	ldrh	r3, [r7, #10]
 800098e:	9300      	str	r3, [sp, #0]
 8000990:	4603      	mov	r3, r0
 8000992:	481a      	ldr	r0, [pc, #104]	; (80009fc <main+0x14c>)
 8000994:	f006 f990 	bl	8006cb8 <_Z9lcdPrintfPKcz>
 8000998:	e007      	b.n	80009aa <main+0xfa>

      } else {
	  if (refil){
 800099a:	7dfb      	ldrb	r3, [r7, #23]
 800099c:	2b00      	cmp	r3, #0
 800099e:	d004      	beq.n	80009aa <main+0xfa>
	  refil = false;
 80009a0:	2300      	movs	r3, #0
 80009a2:	75fb      	strb	r3, [r7, #23]
	  lcdFillRGB(COLOR_BLACK);
 80009a4:	2000      	movs	r0, #0
 80009a6:	f006 f8b7 	bl	8006b18 <_Z10lcdFillRGBt>
	  }
      }
    unsigned long t = testText();
 80009aa:	f000 f8a1 	bl	8000af0 <_Z8testTextv>
 80009ae:	60f8      	str	r0, [r7, #12]
    lcdSetTextFont(&Font16);
 80009b0:	4811      	ldr	r0, [pc, #68]	; (80009f8 <main+0x148>)
 80009b2:	f006 fa0f 	bl	8006dd4 <_Z14lcdSetTextFontP6_tFont>
    lcdSetCursor(0, lcdGetHeight() - lcdGetTextFont()->Height - 1);
 80009b6:	f006 faff 	bl	8006fb8 <_Z12lcdGetHeightv>
 80009ba:	4603      	mov	r3, r0
 80009bc:	461c      	mov	r4, r3
 80009be:	f006 fb07 	bl	8006fd0 <_Z14lcdGetTextFontv>
 80009c2:	4603      	mov	r3, r0
 80009c4:	88db      	ldrh	r3, [r3, #6]
 80009c6:	1ae3      	subs	r3, r4, r3
 80009c8:	b29b      	uxth	r3, r3
 80009ca:	3b01      	subs	r3, #1
 80009cc:	b29b      	uxth	r3, r3
 80009ce:	4619      	mov	r1, r3
 80009d0:	2000      	movs	r0, #0
 80009d2:	f006 fa93 	bl	8006efc <_Z12lcdSetCursortt>
    lcdSetTextColor(COLOR_WHITE, COLOR_BLACK);
 80009d6:	2100      	movs	r1, #0
 80009d8:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80009dc:	f006 fa0a 	bl	8006df4 <_Z15lcdSetTextColortt>
    lcdPrintf("Time: %4lu ms", t);
 80009e0:	68f9      	ldr	r1, [r7, #12]
 80009e2:	4807      	ldr	r0, [pc, #28]	; (8000a00 <main+0x150>)
 80009e4:	f006 f968 	bl	8006cb8 <_Z9lcdPrintfPKcz>
      		// HAL_Delay(_delay);

//      demoLCD(i);
//    	  i++;
      }
 80009e8:	e7aa      	b.n	8000940 <main+0x90>
 80009ea:	bf00      	nop
 80009ec:	40020400 	.word	0x40020400
 80009f0:	20000028 	.word	0x20000028
 80009f4:	0800a370 	.word	0x0800a370
 80009f8:	20000020 	.word	0x20000020
 80009fc:	0800a380 	.word	0x0800a380
 8000a00:	0800a3a0 	.word	0x0800a3a0

08000a04 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b094      	sub	sp, #80	; 0x50
 8000a08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a0a:	f107 0320 	add.w	r3, r7, #32
 8000a0e:	2230      	movs	r2, #48	; 0x30
 8000a10:	2100      	movs	r1, #0
 8000a12:	4618      	mov	r0, r3
 8000a14:	f009 f81c 	bl	8009a50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a18:	f107 030c 	add.w	r3, r7, #12
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	601a      	str	r2, [r3, #0]
 8000a20:	605a      	str	r2, [r3, #4]
 8000a22:	609a      	str	r2, [r3, #8]
 8000a24:	60da      	str	r2, [r3, #12]
 8000a26:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a28:	2300      	movs	r3, #0
 8000a2a:	60bb      	str	r3, [r7, #8]
 8000a2c:	4b2e      	ldr	r3, [pc, #184]	; (8000ae8 <_Z18SystemClock_Configv+0xe4>)
 8000a2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a30:	4a2d      	ldr	r2, [pc, #180]	; (8000ae8 <_Z18SystemClock_Configv+0xe4>)
 8000a32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a36:	6413      	str	r3, [r2, #64]	; 0x40
 8000a38:	4b2b      	ldr	r3, [pc, #172]	; (8000ae8 <_Z18SystemClock_Configv+0xe4>)
 8000a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a40:	60bb      	str	r3, [r7, #8]
 8000a42:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a44:	2300      	movs	r3, #0
 8000a46:	607b      	str	r3, [r7, #4]
 8000a48:	4b28      	ldr	r3, [pc, #160]	; (8000aec <_Z18SystemClock_Configv+0xe8>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4a27      	ldr	r2, [pc, #156]	; (8000aec <_Z18SystemClock_Configv+0xe8>)
 8000a4e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a52:	6013      	str	r3, [r2, #0]
 8000a54:	4b25      	ldr	r3, [pc, #148]	; (8000aec <_Z18SystemClock_Configv+0xe8>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a5c:	607b      	str	r3, [r7, #4]
 8000a5e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8000a60:	2305      	movs	r3, #5
 8000a62:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a64:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a68:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a6e:	2302      	movs	r3, #2
 8000a70:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a72:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000a76:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000a78:	2304      	movs	r3, #4
 8000a7a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000a7c:	23a8      	movs	r3, #168	; 0xa8
 8000a7e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a80:	2302      	movs	r3, #2
 8000a82:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000a84:	2307      	movs	r3, #7
 8000a86:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a88:	f107 0320 	add.w	r3, r7, #32
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	f002 f8f3 	bl	8002c78 <HAL_RCC_OscConfig>
 8000a92:	4603      	mov	r3, r0
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	bf14      	ite	ne
 8000a98:	2301      	movne	r3, #1
 8000a9a:	2300      	moveq	r3, #0
 8000a9c:	b2db      	uxtb	r3, r3
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d001      	beq.n	8000aa6 <_Z18SystemClock_Configv+0xa2>
  {
    Error_Handler();
 8000aa2:	f000 f859 	bl	8000b58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000aa6:	230f      	movs	r3, #15
 8000aa8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000aaa:	2302      	movs	r3, #2
 8000aac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000ab2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000ab6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000ab8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000abc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000abe:	f107 030c 	add.w	r3, r7, #12
 8000ac2:	2105      	movs	r1, #5
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	f002 fb4f 	bl	8003168 <HAL_RCC_ClockConfig>
 8000aca:	4603      	mov	r3, r0
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	bf14      	ite	ne
 8000ad0:	2301      	movne	r3, #1
 8000ad2:	2300      	moveq	r3, #0
 8000ad4:	b2db      	uxtb	r3, r3
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d001      	beq.n	8000ade <_Z18SystemClock_Configv+0xda>
  {
    Error_Handler();
 8000ada:	f000 f83d 	bl	8000b58 <Error_Handler>
  }
}
 8000ade:	bf00      	nop
 8000ae0:	3750      	adds	r7, #80	; 0x50
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	40023800 	.word	0x40023800
 8000aec:	40007000 	.word	0x40007000

08000af0 <_Z8testTextv>:
	lcdFillRGB(COLOR_BLACK);
	return t += HAL_GetTick() - start;
}

unsigned long testText()
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b082      	sub	sp, #8
 8000af4:	af00      	add	r7, sp, #0
	unsigned long start = HAL_GetTick();
 8000af6:	f000 facd 	bl	8001094 <HAL_GetTick>
 8000afa:	6078      	str	r0, [r7, #4]
	//lcdFillRGB(COLOR_BLACK);
	HAL_RTC_GetTime(&hrtc, &time, RTC_HOURFORMAT_24);
 8000afc:	2200      	movs	r2, #0
 8000afe:	4912      	ldr	r1, [pc, #72]	; (8000b48 <_Z8testTextv+0x58>)
 8000b00:	4812      	ldr	r0, [pc, #72]	; (8000b4c <_Z8testTextv+0x5c>)
 8000b02:	f002 feb6 	bl	8003872 <HAL_RTC_GetTime>
	lcdSetCursor(50, 60);
 8000b06:	213c      	movs	r1, #60	; 0x3c
 8000b08:	2032      	movs	r0, #50	; 0x32
 8000b0a:	f006 f9f7 	bl	8006efc <_Z12lcdSetCursortt>
//	lcdSetTextColor(COLOR_WHITE, COLOR_BLACK);
//	lcdSetTextFont(&Font16);
//	lcdPrintf("Hello World!\r\n\n\n");
	lcdSetTextColor(COLOR_YELLOW, COLOR_BLACK);
 8000b0e:	2100      	movs	r1, #0
 8000b10:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 8000b14:	f006 f96e 	bl	8006df4 <_Z15lcdSetTextColortt>
	lcdSetTextFont(&Font24);
 8000b18:	480d      	ldr	r0, [pc, #52]	; (8000b50 <_Z8testTextv+0x60>)
 8000b1a:	f006 f95b 	bl	8006dd4 <_Z14lcdSetTextFontP6_tFont>
	lcdPrintf("%02i : %02i : %02i ", time.Hours, time.Minutes, time.Seconds);
 8000b1e:	4b0a      	ldr	r3, [pc, #40]	; (8000b48 <_Z8testTextv+0x58>)
 8000b20:	781b      	ldrb	r3, [r3, #0]
 8000b22:	4619      	mov	r1, r3
 8000b24:	4b08      	ldr	r3, [pc, #32]	; (8000b48 <_Z8testTextv+0x58>)
 8000b26:	785b      	ldrb	r3, [r3, #1]
 8000b28:	461a      	mov	r2, r3
 8000b2a:	4b07      	ldr	r3, [pc, #28]	; (8000b48 <_Z8testTextv+0x58>)
 8000b2c:	789b      	ldrb	r3, [r3, #2]
 8000b2e:	4809      	ldr	r0, [pc, #36]	; (8000b54 <_Z8testTextv+0x64>)
 8000b30:	f006 f8c2 	bl	8006cb8 <_Z9lcdPrintfPKcz>
//	lcdPrintf("O, HO, HO! \r\n");
//	lcdPrintf("Furry cat coming\r\n");
//	lcdPrintf("Miauuuu!\r\n");
//	lcdPrintf("MUUUURRRRR,\r\n");
//	lcdPrintf("murrr\r\n");
	return HAL_GetTick() - start;
 8000b34:	f000 faae 	bl	8001094 <HAL_GetTick>
 8000b38:	4602      	mov	r2, r0
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	1ad3      	subs	r3, r2, r3
}
 8000b3e:	4618      	mov	r0, r3
 8000b40:	3708      	adds	r7, #8
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	200001f8 	.word	0x200001f8
 8000b4c:	2000020c 	.word	0x2000020c
 8000b50:	20000028 	.word	0x20000028
 8000b54:	0800a3cc 	.word	0x0800a3cc

08000b58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b5c:	b672      	cpsid	i
}
 8000b5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b60:	e7fe      	b.n	8000b60 <Error_Handler+0x8>
	...

08000b64 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000b68:	4b0f      	ldr	r3, [pc, #60]	; (8000ba8 <MX_RTC_Init+0x44>)
 8000b6a:	4a10      	ldr	r2, [pc, #64]	; (8000bac <MX_RTC_Init+0x48>)
 8000b6c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000b6e:	4b0e      	ldr	r3, [pc, #56]	; (8000ba8 <MX_RTC_Init+0x44>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000b74:	4b0c      	ldr	r3, [pc, #48]	; (8000ba8 <MX_RTC_Init+0x44>)
 8000b76:	227f      	movs	r2, #127	; 0x7f
 8000b78:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000b7a:	4b0b      	ldr	r3, [pc, #44]	; (8000ba8 <MX_RTC_Init+0x44>)
 8000b7c:	22ff      	movs	r2, #255	; 0xff
 8000b7e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000b80:	4b09      	ldr	r3, [pc, #36]	; (8000ba8 <MX_RTC_Init+0x44>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000b86:	4b08      	ldr	r3, [pc, #32]	; (8000ba8 <MX_RTC_Init+0x44>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000b8c:	4b06      	ldr	r3, [pc, #24]	; (8000ba8 <MX_RTC_Init+0x44>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000b92:	4805      	ldr	r0, [pc, #20]	; (8000ba8 <MX_RTC_Init+0x44>)
 8000b94:	f002 fdea 	bl	800376c <HAL_RTC_Init>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d001      	beq.n	8000ba2 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8000b9e:	f7ff ffdb 	bl	8000b58 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000ba2:	bf00      	nop
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	bf00      	nop
 8000ba8:	2000020c 	.word	0x2000020c
 8000bac:	40002800 	.word	0x40002800

08000bb0 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b086      	sub	sp, #24
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000bb8:	f107 0308 	add.w	r3, r7, #8
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	601a      	str	r2, [r3, #0]
 8000bc0:	605a      	str	r2, [r3, #4]
 8000bc2:	609a      	str	r2, [r3, #8]
 8000bc4:	60da      	str	r2, [r3, #12]
  if(rtcHandle->Instance==RTC)
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	4a0c      	ldr	r2, [pc, #48]	; (8000bfc <HAL_RTC_MspInit+0x4c>)
 8000bcc:	4293      	cmp	r3, r2
 8000bce:	d111      	bne.n	8000bf4 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000bd0:	2302      	movs	r3, #2
 8000bd2:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000bd4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000bd8:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bda:	f107 0308 	add.w	r3, r7, #8
 8000bde:	4618      	mov	r0, r3
 8000be0:	f002 fce2 	bl	80035a8 <HAL_RCCEx_PeriphCLKConfig>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d001      	beq.n	8000bee <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8000bea:	f7ff ffb5 	bl	8000b58 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000bee:	4b04      	ldr	r3, [pc, #16]	; (8000c00 <HAL_RTC_MspInit+0x50>)
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000bf4:	bf00      	nop
 8000bf6:	3718      	adds	r7, #24
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	40002800 	.word	0x40002800
 8000c00:	42470e3c 	.word	0x42470e3c

08000c04 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000c08:	4b17      	ldr	r3, [pc, #92]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c0a:	4a18      	ldr	r2, [pc, #96]	; (8000c6c <MX_SPI1_Init+0x68>)
 8000c0c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000c0e:	4b16      	ldr	r3, [pc, #88]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c10:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000c14:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000c16:	4b14      	ldr	r3, [pc, #80]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c1c:	4b12      	ldr	r3, [pc, #72]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c22:	4b11      	ldr	r3, [pc, #68]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c28:	4b0f      	ldr	r3, [pc, #60]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000c2e:	4b0e      	ldr	r3, [pc, #56]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c30:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c34:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000c36:	4b0c      	ldr	r3, [pc, #48]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c3c:	4b0a      	ldr	r3, [pc, #40]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c42:	4b09      	ldr	r3, [pc, #36]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c48:	4b07      	ldr	r3, [pc, #28]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000c4e:	4b06      	ldr	r3, [pc, #24]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c50:	220a      	movs	r2, #10
 8000c52:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000c54:	4804      	ldr	r0, [pc, #16]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c56:	f002 ff0b 	bl	8003a70 <HAL_SPI_Init>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d001      	beq.n	8000c64 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000c60:	f7ff ff7a 	bl	8000b58 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000c64:	bf00      	nop
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	2000022c 	.word	0x2000022c
 8000c6c:	40013000 	.word	0x40013000

08000c70 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b08a      	sub	sp, #40	; 0x28
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c78:	f107 0314 	add.w	r3, r7, #20
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	601a      	str	r2, [r3, #0]
 8000c80:	605a      	str	r2, [r3, #4]
 8000c82:	609a      	str	r2, [r3, #8]
 8000c84:	60da      	str	r2, [r3, #12]
 8000c86:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	4a1d      	ldr	r2, [pc, #116]	; (8000d04 <HAL_SPI_MspInit+0x94>)
 8000c8e:	4293      	cmp	r3, r2
 8000c90:	d133      	bne.n	8000cfa <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c92:	2300      	movs	r3, #0
 8000c94:	613b      	str	r3, [r7, #16]
 8000c96:	4b1c      	ldr	r3, [pc, #112]	; (8000d08 <HAL_SPI_MspInit+0x98>)
 8000c98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c9a:	4a1b      	ldr	r2, [pc, #108]	; (8000d08 <HAL_SPI_MspInit+0x98>)
 8000c9c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000ca0:	6453      	str	r3, [r2, #68]	; 0x44
 8000ca2:	4b19      	ldr	r3, [pc, #100]	; (8000d08 <HAL_SPI_MspInit+0x98>)
 8000ca4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ca6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000caa:	613b      	str	r3, [r7, #16]
 8000cac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cae:	2300      	movs	r3, #0
 8000cb0:	60fb      	str	r3, [r7, #12]
 8000cb2:	4b15      	ldr	r3, [pc, #84]	; (8000d08 <HAL_SPI_MspInit+0x98>)
 8000cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb6:	4a14      	ldr	r2, [pc, #80]	; (8000d08 <HAL_SPI_MspInit+0x98>)
 8000cb8:	f043 0302 	orr.w	r3, r3, #2
 8000cbc:	6313      	str	r3, [r2, #48]	; 0x30
 8000cbe:	4b12      	ldr	r3, [pc, #72]	; (8000d08 <HAL_SPI_MspInit+0x98>)
 8000cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc2:	f003 0302 	and.w	r3, r3, #2
 8000cc6:	60fb      	str	r3, [r7, #12]
 8000cc8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000cca:	2338      	movs	r3, #56	; 0x38
 8000ccc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cce:	2302      	movs	r3, #2
 8000cd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cd6:	2303      	movs	r3, #3
 8000cd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000cda:	2305      	movs	r3, #5
 8000cdc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cde:	f107 0314 	add.w	r3, r7, #20
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	4809      	ldr	r0, [pc, #36]	; (8000d0c <HAL_SPI_MspInit+0x9c>)
 8000ce6:	f000 fba9 	bl	800143c <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8000cea:	2200      	movs	r2, #0
 8000cec:	2100      	movs	r1, #0
 8000cee:	2023      	movs	r0, #35	; 0x23
 8000cf0:	f000 fadb 	bl	80012aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000cf4:	2023      	movs	r0, #35	; 0x23
 8000cf6:	f000 faf4 	bl	80012e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000cfa:	bf00      	nop
 8000cfc:	3728      	adds	r7, #40	; 0x28
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	40013000 	.word	0x40013000
 8000d08:	40023800 	.word	0x40023800
 8000d0c:	40020400 	.word	0x40020400

08000d10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b083      	sub	sp, #12
 8000d14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d16:	2300      	movs	r3, #0
 8000d18:	607b      	str	r3, [r7, #4]
 8000d1a:	4b10      	ldr	r3, [pc, #64]	; (8000d5c <HAL_MspInit+0x4c>)
 8000d1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d1e:	4a0f      	ldr	r2, [pc, #60]	; (8000d5c <HAL_MspInit+0x4c>)
 8000d20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d24:	6453      	str	r3, [r2, #68]	; 0x44
 8000d26:	4b0d      	ldr	r3, [pc, #52]	; (8000d5c <HAL_MspInit+0x4c>)
 8000d28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d2e:	607b      	str	r3, [r7, #4]
 8000d30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d32:	2300      	movs	r3, #0
 8000d34:	603b      	str	r3, [r7, #0]
 8000d36:	4b09      	ldr	r3, [pc, #36]	; (8000d5c <HAL_MspInit+0x4c>)
 8000d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d3a:	4a08      	ldr	r2, [pc, #32]	; (8000d5c <HAL_MspInit+0x4c>)
 8000d3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d40:	6413      	str	r3, [r2, #64]	; 0x40
 8000d42:	4b06      	ldr	r3, [pc, #24]	; (8000d5c <HAL_MspInit+0x4c>)
 8000d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d4a:	603b      	str	r3, [r7, #0]
 8000d4c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d4e:	bf00      	nop
 8000d50:	370c      	adds	r7, #12
 8000d52:	46bd      	mov	sp, r7
 8000d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d58:	4770      	bx	lr
 8000d5a:	bf00      	nop
 8000d5c:	40023800 	.word	0x40023800

08000d60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d64:	e7fe      	b.n	8000d64 <NMI_Handler+0x4>

08000d66 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d66:	b480      	push	{r7}
 8000d68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d6a:	e7fe      	b.n	8000d6a <HardFault_Handler+0x4>

08000d6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d70:	e7fe      	b.n	8000d70 <MemManage_Handler+0x4>

08000d72 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d72:	b480      	push	{r7}
 8000d74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d76:	e7fe      	b.n	8000d76 <BusFault_Handler+0x4>

08000d78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d7c:	e7fe      	b.n	8000d7c <UsageFault_Handler+0x4>

08000d7e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d7e:	b480      	push	{r7}
 8000d80:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d82:	bf00      	nop
 8000d84:	46bd      	mov	sp, r7
 8000d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8a:	4770      	bx	lr

08000d8c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d90:	bf00      	nop
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr

08000d9a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d9a:	b480      	push	{r7}
 8000d9c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d9e:	bf00      	nop
 8000da0:	46bd      	mov	sp, r7
 8000da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da6:	4770      	bx	lr

08000da8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dac:	f000 f95e 	bl	800106c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000db0:	bf00      	nop
 8000db2:	bd80      	pop	{r7, pc}

08000db4 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8000db8:	4802      	ldr	r0, [pc, #8]	; (8000dc4 <SPI1_IRQHandler+0x10>)
 8000dba:	f002 fee3 	bl	8003b84 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8000dbe:	bf00      	nop
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	2000022c 	.word	0x2000022c

08000dc8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000dcc:	4802      	ldr	r0, [pc, #8]	; (8000dd8 <USART1_IRQHandler+0x10>)
 8000dce:	f003 f883 	bl	8003ed8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000dd2:	bf00      	nop
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	20000288 	.word	0x20000288

08000ddc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000de0:	4802      	ldr	r0, [pc, #8]	; (8000dec <OTG_FS_IRQHandler+0x10>)
 8000de2:	f000 fe3c 	bl	8001a5e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000de6:	bf00      	nop
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	200018bc 	.word	0x200018bc

08000df0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b086      	sub	sp, #24
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000df8:	4a14      	ldr	r2, [pc, #80]	; (8000e4c <_sbrk+0x5c>)
 8000dfa:	4b15      	ldr	r3, [pc, #84]	; (8000e50 <_sbrk+0x60>)
 8000dfc:	1ad3      	subs	r3, r2, r3
 8000dfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e00:	697b      	ldr	r3, [r7, #20]
 8000e02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e04:	4b13      	ldr	r3, [pc, #76]	; (8000e54 <_sbrk+0x64>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d102      	bne.n	8000e12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e0c:	4b11      	ldr	r3, [pc, #68]	; (8000e54 <_sbrk+0x64>)
 8000e0e:	4a12      	ldr	r2, [pc, #72]	; (8000e58 <_sbrk+0x68>)
 8000e10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e12:	4b10      	ldr	r3, [pc, #64]	; (8000e54 <_sbrk+0x64>)
 8000e14:	681a      	ldr	r2, [r3, #0]
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	4413      	add	r3, r2
 8000e1a:	693a      	ldr	r2, [r7, #16]
 8000e1c:	429a      	cmp	r2, r3
 8000e1e:	d207      	bcs.n	8000e30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e20:	f008 fe1e 	bl	8009a60 <__errno>
 8000e24:	4603      	mov	r3, r0
 8000e26:	220c      	movs	r2, #12
 8000e28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e2a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e2e:	e009      	b.n	8000e44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e30:	4b08      	ldr	r3, [pc, #32]	; (8000e54 <_sbrk+0x64>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e36:	4b07      	ldr	r3, [pc, #28]	; (8000e54 <_sbrk+0x64>)
 8000e38:	681a      	ldr	r2, [r3, #0]
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	4413      	add	r3, r2
 8000e3e:	4a05      	ldr	r2, [pc, #20]	; (8000e54 <_sbrk+0x64>)
 8000e40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e42:	68fb      	ldr	r3, [r7, #12]
}
 8000e44:	4618      	mov	r0, r3
 8000e46:	3718      	adds	r7, #24
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}
 8000e4c:	20020000 	.word	0x20020000
 8000e50:	00000400 	.word	0x00000400
 8000e54:	20000284 	.word	0x20000284
 8000e58:	20002108 	.word	0x20002108

08000e5c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e60:	4b06      	ldr	r3, [pc, #24]	; (8000e7c <SystemInit+0x20>)
 8000e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e66:	4a05      	ldr	r2, [pc, #20]	; (8000e7c <SystemInit+0x20>)
 8000e68:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e6c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e70:	bf00      	nop
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop
 8000e7c:	e000ed00 	.word	0xe000ed00

08000e80 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000e84:	4b11      	ldr	r3, [pc, #68]	; (8000ecc <MX_USART1_UART_Init+0x4c>)
 8000e86:	4a12      	ldr	r2, [pc, #72]	; (8000ed0 <MX_USART1_UART_Init+0x50>)
 8000e88:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000e8a:	4b10      	ldr	r3, [pc, #64]	; (8000ecc <MX_USART1_UART_Init+0x4c>)
 8000e8c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000e90:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e92:	4b0e      	ldr	r3, [pc, #56]	; (8000ecc <MX_USART1_UART_Init+0x4c>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000e98:	4b0c      	ldr	r3, [pc, #48]	; (8000ecc <MX_USART1_UART_Init+0x4c>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000e9e:	4b0b      	ldr	r3, [pc, #44]	; (8000ecc <MX_USART1_UART_Init+0x4c>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ea4:	4b09      	ldr	r3, [pc, #36]	; (8000ecc <MX_USART1_UART_Init+0x4c>)
 8000ea6:	220c      	movs	r2, #12
 8000ea8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eaa:	4b08      	ldr	r3, [pc, #32]	; (8000ecc <MX_USART1_UART_Init+0x4c>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000eb0:	4b06      	ldr	r3, [pc, #24]	; (8000ecc <MX_USART1_UART_Init+0x4c>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000eb6:	4805      	ldr	r0, [pc, #20]	; (8000ecc <MX_USART1_UART_Init+0x4c>)
 8000eb8:	f002 ffbe 	bl	8003e38 <HAL_UART_Init>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d001      	beq.n	8000ec6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000ec2:	f7ff fe49 	bl	8000b58 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000ec6:	bf00      	nop
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	20000288 	.word	0x20000288
 8000ed0:	40011000 	.word	0x40011000

08000ed4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b08a      	sub	sp, #40	; 0x28
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000edc:	f107 0314 	add.w	r3, r7, #20
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	601a      	str	r2, [r3, #0]
 8000ee4:	605a      	str	r2, [r3, #4]
 8000ee6:	609a      	str	r2, [r3, #8]
 8000ee8:	60da      	str	r2, [r3, #12]
 8000eea:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4a1d      	ldr	r2, [pc, #116]	; (8000f68 <HAL_UART_MspInit+0x94>)
 8000ef2:	4293      	cmp	r3, r2
 8000ef4:	d134      	bne.n	8000f60 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	613b      	str	r3, [r7, #16]
 8000efa:	4b1c      	ldr	r3, [pc, #112]	; (8000f6c <HAL_UART_MspInit+0x98>)
 8000efc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000efe:	4a1b      	ldr	r2, [pc, #108]	; (8000f6c <HAL_UART_MspInit+0x98>)
 8000f00:	f043 0310 	orr.w	r3, r3, #16
 8000f04:	6453      	str	r3, [r2, #68]	; 0x44
 8000f06:	4b19      	ldr	r3, [pc, #100]	; (8000f6c <HAL_UART_MspInit+0x98>)
 8000f08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f0a:	f003 0310 	and.w	r3, r3, #16
 8000f0e:	613b      	str	r3, [r7, #16]
 8000f10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f12:	2300      	movs	r3, #0
 8000f14:	60fb      	str	r3, [r7, #12]
 8000f16:	4b15      	ldr	r3, [pc, #84]	; (8000f6c <HAL_UART_MspInit+0x98>)
 8000f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1a:	4a14      	ldr	r2, [pc, #80]	; (8000f6c <HAL_UART_MspInit+0x98>)
 8000f1c:	f043 0301 	orr.w	r3, r3, #1
 8000f20:	6313      	str	r3, [r2, #48]	; 0x30
 8000f22:	4b12      	ldr	r3, [pc, #72]	; (8000f6c <HAL_UART_MspInit+0x98>)
 8000f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f26:	f003 0301 	and.w	r3, r3, #1
 8000f2a:	60fb      	str	r3, [r7, #12]
 8000f2c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000f2e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000f32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f34:	2302      	movs	r3, #2
 8000f36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f3c:	2303      	movs	r3, #3
 8000f3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000f40:	2307      	movs	r3, #7
 8000f42:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f44:	f107 0314 	add.w	r3, r7, #20
 8000f48:	4619      	mov	r1, r3
 8000f4a:	4809      	ldr	r0, [pc, #36]	; (8000f70 <HAL_UART_MspInit+0x9c>)
 8000f4c:	f000 fa76 	bl	800143c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000f50:	2200      	movs	r2, #0
 8000f52:	2100      	movs	r1, #0
 8000f54:	2025      	movs	r0, #37	; 0x25
 8000f56:	f000 f9a8 	bl	80012aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000f5a:	2025      	movs	r0, #37	; 0x25
 8000f5c:	f000 f9c1 	bl	80012e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000f60:	bf00      	nop
 8000f62:	3728      	adds	r7, #40	; 0x28
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	40011000 	.word	0x40011000
 8000f6c:	40023800 	.word	0x40023800
 8000f70:	40020000 	.word	0x40020000

08000f74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000f74:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000fac <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000f78:	f7ff ff70 	bl	8000e5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f7c:	480c      	ldr	r0, [pc, #48]	; (8000fb0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f7e:	490d      	ldr	r1, [pc, #52]	; (8000fb4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f80:	4a0d      	ldr	r2, [pc, #52]	; (8000fb8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f84:	e002      	b.n	8000f8c <LoopCopyDataInit>

08000f86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f8a:	3304      	adds	r3, #4

08000f8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f90:	d3f9      	bcc.n	8000f86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f92:	4a0a      	ldr	r2, [pc, #40]	; (8000fbc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f94:	4c0a      	ldr	r4, [pc, #40]	; (8000fc0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f98:	e001      	b.n	8000f9e <LoopFillZerobss>

08000f9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f9c:	3204      	adds	r2, #4

08000f9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fa0:	d3fb      	bcc.n	8000f9a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000fa2:	f008 fd63 	bl	8009a6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000fa6:	f7ff fc83 	bl	80008b0 <main>
  bx  lr    
 8000faa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000fac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000fb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fb4:	20000188 	.word	0x20000188
  ldr r2, =_sidata
 8000fb8:	0800cf90 	.word	0x0800cf90
  ldr r2, =_sbss
 8000fbc:	20000188 	.word	0x20000188
  ldr r4, =_ebss
 8000fc0:	20002108 	.word	0x20002108

08000fc4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000fc4:	e7fe      	b.n	8000fc4 <ADC_IRQHandler>
	...

08000fc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000fcc:	4b0e      	ldr	r3, [pc, #56]	; (8001008 <HAL_Init+0x40>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4a0d      	ldr	r2, [pc, #52]	; (8001008 <HAL_Init+0x40>)
 8000fd2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000fd6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fd8:	4b0b      	ldr	r3, [pc, #44]	; (8001008 <HAL_Init+0x40>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4a0a      	ldr	r2, [pc, #40]	; (8001008 <HAL_Init+0x40>)
 8000fde:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000fe2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fe4:	4b08      	ldr	r3, [pc, #32]	; (8001008 <HAL_Init+0x40>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4a07      	ldr	r2, [pc, #28]	; (8001008 <HAL_Init+0x40>)
 8000fea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ff0:	2003      	movs	r0, #3
 8000ff2:	f000 f94f 	bl	8001294 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ff6:	200f      	movs	r0, #15
 8000ff8:	f000 f808 	bl	800100c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ffc:	f7ff fe88 	bl	8000d10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001000:	2300      	movs	r3, #0
}
 8001002:	4618      	mov	r0, r3
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	40023c00 	.word	0x40023c00

0800100c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001014:	4b12      	ldr	r3, [pc, #72]	; (8001060 <HAL_InitTick+0x54>)
 8001016:	681a      	ldr	r2, [r3, #0]
 8001018:	4b12      	ldr	r3, [pc, #72]	; (8001064 <HAL_InitTick+0x58>)
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	4619      	mov	r1, r3
 800101e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001022:	fbb3 f3f1 	udiv	r3, r3, r1
 8001026:	fbb2 f3f3 	udiv	r3, r2, r3
 800102a:	4618      	mov	r0, r3
 800102c:	f000 f967 	bl	80012fe <HAL_SYSTICK_Config>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d001      	beq.n	800103a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001036:	2301      	movs	r3, #1
 8001038:	e00e      	b.n	8001058 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	2b0f      	cmp	r3, #15
 800103e:	d80a      	bhi.n	8001056 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001040:	2200      	movs	r2, #0
 8001042:	6879      	ldr	r1, [r7, #4]
 8001044:	f04f 30ff 	mov.w	r0, #4294967295
 8001048:	f000 f92f 	bl	80012aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800104c:	4a06      	ldr	r2, [pc, #24]	; (8001068 <HAL_InitTick+0x5c>)
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001052:	2300      	movs	r3, #0
 8001054:	e000      	b.n	8001058 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001056:	2301      	movs	r3, #1
}
 8001058:	4618      	mov	r0, r3
 800105a:	3708      	adds	r7, #8
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	20000000 	.word	0x20000000
 8001064:	20000008 	.word	0x20000008
 8001068:	20000004 	.word	0x20000004

0800106c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001070:	4b06      	ldr	r3, [pc, #24]	; (800108c <HAL_IncTick+0x20>)
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	461a      	mov	r2, r3
 8001076:	4b06      	ldr	r3, [pc, #24]	; (8001090 <HAL_IncTick+0x24>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4413      	add	r3, r2
 800107c:	4a04      	ldr	r2, [pc, #16]	; (8001090 <HAL_IncTick+0x24>)
 800107e:	6013      	str	r3, [r2, #0]
}
 8001080:	bf00      	nop
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop
 800108c:	20000008 	.word	0x20000008
 8001090:	200002d0 	.word	0x200002d0

08001094 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
  return uwTick;
 8001098:	4b03      	ldr	r3, [pc, #12]	; (80010a8 <HAL_GetTick+0x14>)
 800109a:	681b      	ldr	r3, [r3, #0]
}
 800109c:	4618      	mov	r0, r3
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop
 80010a8:	200002d0 	.word	0x200002d0

080010ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010b4:	f7ff ffee 	bl	8001094 <HAL_GetTick>
 80010b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010c4:	d005      	beq.n	80010d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010c6:	4b0a      	ldr	r3, [pc, #40]	; (80010f0 <HAL_Delay+0x44>)
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	461a      	mov	r2, r3
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	4413      	add	r3, r2
 80010d0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80010d2:	bf00      	nop
 80010d4:	f7ff ffde 	bl	8001094 <HAL_GetTick>
 80010d8:	4602      	mov	r2, r0
 80010da:	68bb      	ldr	r3, [r7, #8]
 80010dc:	1ad3      	subs	r3, r2, r3
 80010de:	68fa      	ldr	r2, [r7, #12]
 80010e0:	429a      	cmp	r2, r3
 80010e2:	d8f7      	bhi.n	80010d4 <HAL_Delay+0x28>
  {
  }
}
 80010e4:	bf00      	nop
 80010e6:	bf00      	nop
 80010e8:	3710      	adds	r7, #16
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	20000008 	.word	0x20000008

080010f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010f4:	b480      	push	{r7}
 80010f6:	b085      	sub	sp, #20
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	f003 0307 	and.w	r3, r3, #7
 8001102:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001104:	4b0c      	ldr	r3, [pc, #48]	; (8001138 <__NVIC_SetPriorityGrouping+0x44>)
 8001106:	68db      	ldr	r3, [r3, #12]
 8001108:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800110a:	68ba      	ldr	r2, [r7, #8]
 800110c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001110:	4013      	ands	r3, r2
 8001112:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001118:	68bb      	ldr	r3, [r7, #8]
 800111a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800111c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001120:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001124:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001126:	4a04      	ldr	r2, [pc, #16]	; (8001138 <__NVIC_SetPriorityGrouping+0x44>)
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	60d3      	str	r3, [r2, #12]
}
 800112c:	bf00      	nop
 800112e:	3714      	adds	r7, #20
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr
 8001138:	e000ed00 	.word	0xe000ed00

0800113c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001140:	4b04      	ldr	r3, [pc, #16]	; (8001154 <__NVIC_GetPriorityGrouping+0x18>)
 8001142:	68db      	ldr	r3, [r3, #12]
 8001144:	0a1b      	lsrs	r3, r3, #8
 8001146:	f003 0307 	and.w	r3, r3, #7
}
 800114a:	4618      	mov	r0, r3
 800114c:	46bd      	mov	sp, r7
 800114e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001152:	4770      	bx	lr
 8001154:	e000ed00 	.word	0xe000ed00

08001158 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
 800115e:	4603      	mov	r3, r0
 8001160:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001162:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001166:	2b00      	cmp	r3, #0
 8001168:	db0b      	blt.n	8001182 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800116a:	79fb      	ldrb	r3, [r7, #7]
 800116c:	f003 021f 	and.w	r2, r3, #31
 8001170:	4907      	ldr	r1, [pc, #28]	; (8001190 <__NVIC_EnableIRQ+0x38>)
 8001172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001176:	095b      	lsrs	r3, r3, #5
 8001178:	2001      	movs	r0, #1
 800117a:	fa00 f202 	lsl.w	r2, r0, r2
 800117e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001182:	bf00      	nop
 8001184:	370c      	adds	r7, #12
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	e000e100 	.word	0xe000e100

08001194 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	4603      	mov	r3, r0
 800119c:	6039      	str	r1, [r7, #0]
 800119e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	db0a      	blt.n	80011be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	b2da      	uxtb	r2, r3
 80011ac:	490c      	ldr	r1, [pc, #48]	; (80011e0 <__NVIC_SetPriority+0x4c>)
 80011ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011b2:	0112      	lsls	r2, r2, #4
 80011b4:	b2d2      	uxtb	r2, r2
 80011b6:	440b      	add	r3, r1
 80011b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011bc:	e00a      	b.n	80011d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	b2da      	uxtb	r2, r3
 80011c2:	4908      	ldr	r1, [pc, #32]	; (80011e4 <__NVIC_SetPriority+0x50>)
 80011c4:	79fb      	ldrb	r3, [r7, #7]
 80011c6:	f003 030f 	and.w	r3, r3, #15
 80011ca:	3b04      	subs	r3, #4
 80011cc:	0112      	lsls	r2, r2, #4
 80011ce:	b2d2      	uxtb	r2, r2
 80011d0:	440b      	add	r3, r1
 80011d2:	761a      	strb	r2, [r3, #24]
}
 80011d4:	bf00      	nop
 80011d6:	370c      	adds	r7, #12
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr
 80011e0:	e000e100 	.word	0xe000e100
 80011e4:	e000ed00 	.word	0xe000ed00

080011e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b089      	sub	sp, #36	; 0x24
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	60f8      	str	r0, [r7, #12]
 80011f0:	60b9      	str	r1, [r7, #8]
 80011f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	f003 0307 	and.w	r3, r3, #7
 80011fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011fc:	69fb      	ldr	r3, [r7, #28]
 80011fe:	f1c3 0307 	rsb	r3, r3, #7
 8001202:	2b04      	cmp	r3, #4
 8001204:	bf28      	it	cs
 8001206:	2304      	movcs	r3, #4
 8001208:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800120a:	69fb      	ldr	r3, [r7, #28]
 800120c:	3304      	adds	r3, #4
 800120e:	2b06      	cmp	r3, #6
 8001210:	d902      	bls.n	8001218 <NVIC_EncodePriority+0x30>
 8001212:	69fb      	ldr	r3, [r7, #28]
 8001214:	3b03      	subs	r3, #3
 8001216:	e000      	b.n	800121a <NVIC_EncodePriority+0x32>
 8001218:	2300      	movs	r3, #0
 800121a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800121c:	f04f 32ff 	mov.w	r2, #4294967295
 8001220:	69bb      	ldr	r3, [r7, #24]
 8001222:	fa02 f303 	lsl.w	r3, r2, r3
 8001226:	43da      	mvns	r2, r3
 8001228:	68bb      	ldr	r3, [r7, #8]
 800122a:	401a      	ands	r2, r3
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001230:	f04f 31ff 	mov.w	r1, #4294967295
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	fa01 f303 	lsl.w	r3, r1, r3
 800123a:	43d9      	mvns	r1, r3
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001240:	4313      	orrs	r3, r2
         );
}
 8001242:	4618      	mov	r0, r3
 8001244:	3724      	adds	r7, #36	; 0x24
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr
	...

08001250 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	3b01      	subs	r3, #1
 800125c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001260:	d301      	bcc.n	8001266 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001262:	2301      	movs	r3, #1
 8001264:	e00f      	b.n	8001286 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001266:	4a0a      	ldr	r2, [pc, #40]	; (8001290 <SysTick_Config+0x40>)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	3b01      	subs	r3, #1
 800126c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800126e:	210f      	movs	r1, #15
 8001270:	f04f 30ff 	mov.w	r0, #4294967295
 8001274:	f7ff ff8e 	bl	8001194 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001278:	4b05      	ldr	r3, [pc, #20]	; (8001290 <SysTick_Config+0x40>)
 800127a:	2200      	movs	r2, #0
 800127c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800127e:	4b04      	ldr	r3, [pc, #16]	; (8001290 <SysTick_Config+0x40>)
 8001280:	2207      	movs	r2, #7
 8001282:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001284:	2300      	movs	r3, #0
}
 8001286:	4618      	mov	r0, r3
 8001288:	3708      	adds	r7, #8
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	e000e010 	.word	0xe000e010

08001294 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800129c:	6878      	ldr	r0, [r7, #4]
 800129e:	f7ff ff29 	bl	80010f4 <__NVIC_SetPriorityGrouping>
}
 80012a2:	bf00      	nop
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}

080012aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012aa:	b580      	push	{r7, lr}
 80012ac:	b086      	sub	sp, #24
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	4603      	mov	r3, r0
 80012b2:	60b9      	str	r1, [r7, #8]
 80012b4:	607a      	str	r2, [r7, #4]
 80012b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80012b8:	2300      	movs	r3, #0
 80012ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012bc:	f7ff ff3e 	bl	800113c <__NVIC_GetPriorityGrouping>
 80012c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012c2:	687a      	ldr	r2, [r7, #4]
 80012c4:	68b9      	ldr	r1, [r7, #8]
 80012c6:	6978      	ldr	r0, [r7, #20]
 80012c8:	f7ff ff8e 	bl	80011e8 <NVIC_EncodePriority>
 80012cc:	4602      	mov	r2, r0
 80012ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012d2:	4611      	mov	r1, r2
 80012d4:	4618      	mov	r0, r3
 80012d6:	f7ff ff5d 	bl	8001194 <__NVIC_SetPriority>
}
 80012da:	bf00      	nop
 80012dc:	3718      	adds	r7, #24
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}

080012e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012e2:	b580      	push	{r7, lr}
 80012e4:	b082      	sub	sp, #8
 80012e6:	af00      	add	r7, sp, #0
 80012e8:	4603      	mov	r3, r0
 80012ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7ff ff31 	bl	8001158 <__NVIC_EnableIRQ>
}
 80012f6:	bf00      	nop
 80012f8:	3708      	adds	r7, #8
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}

080012fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012fe:	b580      	push	{r7, lr}
 8001300:	b082      	sub	sp, #8
 8001302:	af00      	add	r7, sp, #0
 8001304:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001306:	6878      	ldr	r0, [r7, #4]
 8001308:	f7ff ffa2 	bl	8001250 <SysTick_Config>
 800130c:	4603      	mov	r3, r0
}
 800130e:	4618      	mov	r0, r3
 8001310:	3708      	adds	r7, #8
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}

08001316 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001316:	b580      	push	{r7, lr}
 8001318:	b084      	sub	sp, #16
 800131a:	af00      	add	r7, sp, #0
 800131c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001322:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001324:	f7ff feb6 	bl	8001094 <HAL_GetTick>
 8001328:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001330:	b2db      	uxtb	r3, r3
 8001332:	2b02      	cmp	r3, #2
 8001334:	d008      	beq.n	8001348 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	2280      	movs	r2, #128	; 0x80
 800133a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	2200      	movs	r2, #0
 8001340:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001344:	2301      	movs	r3, #1
 8001346:	e052      	b.n	80013ee <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	681a      	ldr	r2, [r3, #0]
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f022 0216 	bic.w	r2, r2, #22
 8001356:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	695a      	ldr	r2, [r3, #20]
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001366:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800136c:	2b00      	cmp	r3, #0
 800136e:	d103      	bne.n	8001378 <HAL_DMA_Abort+0x62>
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001374:	2b00      	cmp	r3, #0
 8001376:	d007      	beq.n	8001388 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	681a      	ldr	r2, [r3, #0]
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f022 0208 	bic.w	r2, r2, #8
 8001386:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	681a      	ldr	r2, [r3, #0]
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f022 0201 	bic.w	r2, r2, #1
 8001396:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001398:	e013      	b.n	80013c2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800139a:	f7ff fe7b 	bl	8001094 <HAL_GetTick>
 800139e:	4602      	mov	r2, r0
 80013a0:	68bb      	ldr	r3, [r7, #8]
 80013a2:	1ad3      	subs	r3, r2, r3
 80013a4:	2b05      	cmp	r3, #5
 80013a6:	d90c      	bls.n	80013c2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2220      	movs	r2, #32
 80013ac:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	2203      	movs	r2, #3
 80013b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	2200      	movs	r2, #0
 80013ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80013be:	2303      	movs	r3, #3
 80013c0:	e015      	b.n	80013ee <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f003 0301 	and.w	r3, r3, #1
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d1e4      	bne.n	800139a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013d4:	223f      	movs	r2, #63	; 0x3f
 80013d6:	409a      	lsls	r2, r3
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2201      	movs	r2, #1
 80013e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	2200      	movs	r2, #0
 80013e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80013ec:	2300      	movs	r3, #0
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	3710      	adds	r7, #16
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}

080013f6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80013f6:	b480      	push	{r7}
 80013f8:	b083      	sub	sp, #12
 80013fa:	af00      	add	r7, sp, #0
 80013fc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001404:	b2db      	uxtb	r3, r3
 8001406:	2b02      	cmp	r3, #2
 8001408:	d004      	beq.n	8001414 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	2280      	movs	r2, #128	; 0x80
 800140e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001410:	2301      	movs	r3, #1
 8001412:	e00c      	b.n	800142e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2205      	movs	r2, #5
 8001418:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	681a      	ldr	r2, [r3, #0]
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f022 0201 	bic.w	r2, r2, #1
 800142a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800142c:	2300      	movs	r3, #0
}
 800142e:	4618      	mov	r0, r3
 8001430:	370c      	adds	r7, #12
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr
	...

0800143c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800143c:	b480      	push	{r7}
 800143e:	b089      	sub	sp, #36	; 0x24
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
 8001444:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001446:	2300      	movs	r3, #0
 8001448:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800144a:	2300      	movs	r3, #0
 800144c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800144e:	2300      	movs	r3, #0
 8001450:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001452:	2300      	movs	r3, #0
 8001454:	61fb      	str	r3, [r7, #28]
 8001456:	e16b      	b.n	8001730 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001458:	2201      	movs	r2, #1
 800145a:	69fb      	ldr	r3, [r7, #28]
 800145c:	fa02 f303 	lsl.w	r3, r2, r3
 8001460:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	697a      	ldr	r2, [r7, #20]
 8001468:	4013      	ands	r3, r2
 800146a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800146c:	693a      	ldr	r2, [r7, #16]
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	429a      	cmp	r2, r3
 8001472:	f040 815a 	bne.w	800172a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	f003 0303 	and.w	r3, r3, #3
 800147e:	2b01      	cmp	r3, #1
 8001480:	d005      	beq.n	800148e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800148a:	2b02      	cmp	r3, #2
 800148c:	d130      	bne.n	80014f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	689b      	ldr	r3, [r3, #8]
 8001492:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001494:	69fb      	ldr	r3, [r7, #28]
 8001496:	005b      	lsls	r3, r3, #1
 8001498:	2203      	movs	r2, #3
 800149a:	fa02 f303 	lsl.w	r3, r2, r3
 800149e:	43db      	mvns	r3, r3
 80014a0:	69ba      	ldr	r2, [r7, #24]
 80014a2:	4013      	ands	r3, r2
 80014a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	68da      	ldr	r2, [r3, #12]
 80014aa:	69fb      	ldr	r3, [r7, #28]
 80014ac:	005b      	lsls	r3, r3, #1
 80014ae:	fa02 f303 	lsl.w	r3, r2, r3
 80014b2:	69ba      	ldr	r2, [r7, #24]
 80014b4:	4313      	orrs	r3, r2
 80014b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	69ba      	ldr	r2, [r7, #24]
 80014bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80014c4:	2201      	movs	r2, #1
 80014c6:	69fb      	ldr	r3, [r7, #28]
 80014c8:	fa02 f303 	lsl.w	r3, r2, r3
 80014cc:	43db      	mvns	r3, r3
 80014ce:	69ba      	ldr	r2, [r7, #24]
 80014d0:	4013      	ands	r3, r2
 80014d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	685b      	ldr	r3, [r3, #4]
 80014d8:	091b      	lsrs	r3, r3, #4
 80014da:	f003 0201 	and.w	r2, r3, #1
 80014de:	69fb      	ldr	r3, [r7, #28]
 80014e0:	fa02 f303 	lsl.w	r3, r2, r3
 80014e4:	69ba      	ldr	r2, [r7, #24]
 80014e6:	4313      	orrs	r3, r2
 80014e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	69ba      	ldr	r2, [r7, #24]
 80014ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	f003 0303 	and.w	r3, r3, #3
 80014f8:	2b03      	cmp	r3, #3
 80014fa:	d017      	beq.n	800152c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	68db      	ldr	r3, [r3, #12]
 8001500:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001502:	69fb      	ldr	r3, [r7, #28]
 8001504:	005b      	lsls	r3, r3, #1
 8001506:	2203      	movs	r2, #3
 8001508:	fa02 f303 	lsl.w	r3, r2, r3
 800150c:	43db      	mvns	r3, r3
 800150e:	69ba      	ldr	r2, [r7, #24]
 8001510:	4013      	ands	r3, r2
 8001512:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	689a      	ldr	r2, [r3, #8]
 8001518:	69fb      	ldr	r3, [r7, #28]
 800151a:	005b      	lsls	r3, r3, #1
 800151c:	fa02 f303 	lsl.w	r3, r2, r3
 8001520:	69ba      	ldr	r2, [r7, #24]
 8001522:	4313      	orrs	r3, r2
 8001524:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	69ba      	ldr	r2, [r7, #24]
 800152a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	f003 0303 	and.w	r3, r3, #3
 8001534:	2b02      	cmp	r3, #2
 8001536:	d123      	bne.n	8001580 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001538:	69fb      	ldr	r3, [r7, #28]
 800153a:	08da      	lsrs	r2, r3, #3
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	3208      	adds	r2, #8
 8001540:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001544:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001546:	69fb      	ldr	r3, [r7, #28]
 8001548:	f003 0307 	and.w	r3, r3, #7
 800154c:	009b      	lsls	r3, r3, #2
 800154e:	220f      	movs	r2, #15
 8001550:	fa02 f303 	lsl.w	r3, r2, r3
 8001554:	43db      	mvns	r3, r3
 8001556:	69ba      	ldr	r2, [r7, #24]
 8001558:	4013      	ands	r3, r2
 800155a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	691a      	ldr	r2, [r3, #16]
 8001560:	69fb      	ldr	r3, [r7, #28]
 8001562:	f003 0307 	and.w	r3, r3, #7
 8001566:	009b      	lsls	r3, r3, #2
 8001568:	fa02 f303 	lsl.w	r3, r2, r3
 800156c:	69ba      	ldr	r2, [r7, #24]
 800156e:	4313      	orrs	r3, r2
 8001570:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001572:	69fb      	ldr	r3, [r7, #28]
 8001574:	08da      	lsrs	r2, r3, #3
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	3208      	adds	r2, #8
 800157a:	69b9      	ldr	r1, [r7, #24]
 800157c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001586:	69fb      	ldr	r3, [r7, #28]
 8001588:	005b      	lsls	r3, r3, #1
 800158a:	2203      	movs	r2, #3
 800158c:	fa02 f303 	lsl.w	r3, r2, r3
 8001590:	43db      	mvns	r3, r3
 8001592:	69ba      	ldr	r2, [r7, #24]
 8001594:	4013      	ands	r3, r2
 8001596:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	f003 0203 	and.w	r2, r3, #3
 80015a0:	69fb      	ldr	r3, [r7, #28]
 80015a2:	005b      	lsls	r3, r3, #1
 80015a4:	fa02 f303 	lsl.w	r3, r2, r3
 80015a8:	69ba      	ldr	r2, [r7, #24]
 80015aa:	4313      	orrs	r3, r2
 80015ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	69ba      	ldr	r2, [r7, #24]
 80015b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80015bc:	2b00      	cmp	r3, #0
 80015be:	f000 80b4 	beq.w	800172a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015c2:	2300      	movs	r3, #0
 80015c4:	60fb      	str	r3, [r7, #12]
 80015c6:	4b60      	ldr	r3, [pc, #384]	; (8001748 <HAL_GPIO_Init+0x30c>)
 80015c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015ca:	4a5f      	ldr	r2, [pc, #380]	; (8001748 <HAL_GPIO_Init+0x30c>)
 80015cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015d0:	6453      	str	r3, [r2, #68]	; 0x44
 80015d2:	4b5d      	ldr	r3, [pc, #372]	; (8001748 <HAL_GPIO_Init+0x30c>)
 80015d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015da:	60fb      	str	r3, [r7, #12]
 80015dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80015de:	4a5b      	ldr	r2, [pc, #364]	; (800174c <HAL_GPIO_Init+0x310>)
 80015e0:	69fb      	ldr	r3, [r7, #28]
 80015e2:	089b      	lsrs	r3, r3, #2
 80015e4:	3302      	adds	r3, #2
 80015e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80015ec:	69fb      	ldr	r3, [r7, #28]
 80015ee:	f003 0303 	and.w	r3, r3, #3
 80015f2:	009b      	lsls	r3, r3, #2
 80015f4:	220f      	movs	r2, #15
 80015f6:	fa02 f303 	lsl.w	r3, r2, r3
 80015fa:	43db      	mvns	r3, r3
 80015fc:	69ba      	ldr	r2, [r7, #24]
 80015fe:	4013      	ands	r3, r2
 8001600:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4a52      	ldr	r2, [pc, #328]	; (8001750 <HAL_GPIO_Init+0x314>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d02b      	beq.n	8001662 <HAL_GPIO_Init+0x226>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	4a51      	ldr	r2, [pc, #324]	; (8001754 <HAL_GPIO_Init+0x318>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d025      	beq.n	800165e <HAL_GPIO_Init+0x222>
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	4a50      	ldr	r2, [pc, #320]	; (8001758 <HAL_GPIO_Init+0x31c>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d01f      	beq.n	800165a <HAL_GPIO_Init+0x21e>
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	4a4f      	ldr	r2, [pc, #316]	; (800175c <HAL_GPIO_Init+0x320>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d019      	beq.n	8001656 <HAL_GPIO_Init+0x21a>
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	4a4e      	ldr	r2, [pc, #312]	; (8001760 <HAL_GPIO_Init+0x324>)
 8001626:	4293      	cmp	r3, r2
 8001628:	d013      	beq.n	8001652 <HAL_GPIO_Init+0x216>
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	4a4d      	ldr	r2, [pc, #308]	; (8001764 <HAL_GPIO_Init+0x328>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d00d      	beq.n	800164e <HAL_GPIO_Init+0x212>
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	4a4c      	ldr	r2, [pc, #304]	; (8001768 <HAL_GPIO_Init+0x32c>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d007      	beq.n	800164a <HAL_GPIO_Init+0x20e>
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	4a4b      	ldr	r2, [pc, #300]	; (800176c <HAL_GPIO_Init+0x330>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d101      	bne.n	8001646 <HAL_GPIO_Init+0x20a>
 8001642:	2307      	movs	r3, #7
 8001644:	e00e      	b.n	8001664 <HAL_GPIO_Init+0x228>
 8001646:	2308      	movs	r3, #8
 8001648:	e00c      	b.n	8001664 <HAL_GPIO_Init+0x228>
 800164a:	2306      	movs	r3, #6
 800164c:	e00a      	b.n	8001664 <HAL_GPIO_Init+0x228>
 800164e:	2305      	movs	r3, #5
 8001650:	e008      	b.n	8001664 <HAL_GPIO_Init+0x228>
 8001652:	2304      	movs	r3, #4
 8001654:	e006      	b.n	8001664 <HAL_GPIO_Init+0x228>
 8001656:	2303      	movs	r3, #3
 8001658:	e004      	b.n	8001664 <HAL_GPIO_Init+0x228>
 800165a:	2302      	movs	r3, #2
 800165c:	e002      	b.n	8001664 <HAL_GPIO_Init+0x228>
 800165e:	2301      	movs	r3, #1
 8001660:	e000      	b.n	8001664 <HAL_GPIO_Init+0x228>
 8001662:	2300      	movs	r3, #0
 8001664:	69fa      	ldr	r2, [r7, #28]
 8001666:	f002 0203 	and.w	r2, r2, #3
 800166a:	0092      	lsls	r2, r2, #2
 800166c:	4093      	lsls	r3, r2
 800166e:	69ba      	ldr	r2, [r7, #24]
 8001670:	4313      	orrs	r3, r2
 8001672:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001674:	4935      	ldr	r1, [pc, #212]	; (800174c <HAL_GPIO_Init+0x310>)
 8001676:	69fb      	ldr	r3, [r7, #28]
 8001678:	089b      	lsrs	r3, r3, #2
 800167a:	3302      	adds	r3, #2
 800167c:	69ba      	ldr	r2, [r7, #24]
 800167e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001682:	4b3b      	ldr	r3, [pc, #236]	; (8001770 <HAL_GPIO_Init+0x334>)
 8001684:	689b      	ldr	r3, [r3, #8]
 8001686:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001688:	693b      	ldr	r3, [r7, #16]
 800168a:	43db      	mvns	r3, r3
 800168c:	69ba      	ldr	r2, [r7, #24]
 800168e:	4013      	ands	r3, r2
 8001690:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800169a:	2b00      	cmp	r3, #0
 800169c:	d003      	beq.n	80016a6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800169e:	69ba      	ldr	r2, [r7, #24]
 80016a0:	693b      	ldr	r3, [r7, #16]
 80016a2:	4313      	orrs	r3, r2
 80016a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80016a6:	4a32      	ldr	r2, [pc, #200]	; (8001770 <HAL_GPIO_Init+0x334>)
 80016a8:	69bb      	ldr	r3, [r7, #24]
 80016aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80016ac:	4b30      	ldr	r3, [pc, #192]	; (8001770 <HAL_GPIO_Init+0x334>)
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016b2:	693b      	ldr	r3, [r7, #16]
 80016b4:	43db      	mvns	r3, r3
 80016b6:	69ba      	ldr	r2, [r7, #24]
 80016b8:	4013      	ands	r3, r2
 80016ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d003      	beq.n	80016d0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80016c8:	69ba      	ldr	r2, [r7, #24]
 80016ca:	693b      	ldr	r3, [r7, #16]
 80016cc:	4313      	orrs	r3, r2
 80016ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80016d0:	4a27      	ldr	r2, [pc, #156]	; (8001770 <HAL_GPIO_Init+0x334>)
 80016d2:	69bb      	ldr	r3, [r7, #24]
 80016d4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80016d6:	4b26      	ldr	r3, [pc, #152]	; (8001770 <HAL_GPIO_Init+0x334>)
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016dc:	693b      	ldr	r3, [r7, #16]
 80016de:	43db      	mvns	r3, r3
 80016e0:	69ba      	ldr	r2, [r7, #24]
 80016e2:	4013      	ands	r3, r2
 80016e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d003      	beq.n	80016fa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80016f2:	69ba      	ldr	r2, [r7, #24]
 80016f4:	693b      	ldr	r3, [r7, #16]
 80016f6:	4313      	orrs	r3, r2
 80016f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80016fa:	4a1d      	ldr	r2, [pc, #116]	; (8001770 <HAL_GPIO_Init+0x334>)
 80016fc:	69bb      	ldr	r3, [r7, #24]
 80016fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001700:	4b1b      	ldr	r3, [pc, #108]	; (8001770 <HAL_GPIO_Init+0x334>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	43db      	mvns	r3, r3
 800170a:	69ba      	ldr	r2, [r7, #24]
 800170c:	4013      	ands	r3, r2
 800170e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001718:	2b00      	cmp	r3, #0
 800171a:	d003      	beq.n	8001724 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800171c:	69ba      	ldr	r2, [r7, #24]
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	4313      	orrs	r3, r2
 8001722:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001724:	4a12      	ldr	r2, [pc, #72]	; (8001770 <HAL_GPIO_Init+0x334>)
 8001726:	69bb      	ldr	r3, [r7, #24]
 8001728:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800172a:	69fb      	ldr	r3, [r7, #28]
 800172c:	3301      	adds	r3, #1
 800172e:	61fb      	str	r3, [r7, #28]
 8001730:	69fb      	ldr	r3, [r7, #28]
 8001732:	2b0f      	cmp	r3, #15
 8001734:	f67f ae90 	bls.w	8001458 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001738:	bf00      	nop
 800173a:	bf00      	nop
 800173c:	3724      	adds	r7, #36	; 0x24
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr
 8001746:	bf00      	nop
 8001748:	40023800 	.word	0x40023800
 800174c:	40013800 	.word	0x40013800
 8001750:	40020000 	.word	0x40020000
 8001754:	40020400 	.word	0x40020400
 8001758:	40020800 	.word	0x40020800
 800175c:	40020c00 	.word	0x40020c00
 8001760:	40021000 	.word	0x40021000
 8001764:	40021400 	.word	0x40021400
 8001768:	40021800 	.word	0x40021800
 800176c:	40021c00 	.word	0x40021c00
 8001770:	40013c00 	.word	0x40013c00

08001774 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001774:	b480      	push	{r7}
 8001776:	b085      	sub	sp, #20
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
 800177c:	460b      	mov	r3, r1
 800177e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	691a      	ldr	r2, [r3, #16]
 8001784:	887b      	ldrh	r3, [r7, #2]
 8001786:	4013      	ands	r3, r2
 8001788:	2b00      	cmp	r3, #0
 800178a:	d002      	beq.n	8001792 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800178c:	2301      	movs	r3, #1
 800178e:	73fb      	strb	r3, [r7, #15]
 8001790:	e001      	b.n	8001796 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001792:	2300      	movs	r3, #0
 8001794:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001796:	7bfb      	ldrb	r3, [r7, #15]
}
 8001798:	4618      	mov	r0, r3
 800179a:	3714      	adds	r7, #20
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr

080017a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
 80017ac:	460b      	mov	r3, r1
 80017ae:	807b      	strh	r3, [r7, #2]
 80017b0:	4613      	mov	r3, r2
 80017b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80017b4:	787b      	ldrb	r3, [r7, #1]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d003      	beq.n	80017c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80017ba:	887a      	ldrh	r2, [r7, #2]
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80017c0:	e003      	b.n	80017ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80017c2:	887b      	ldrh	r3, [r7, #2]
 80017c4:	041a      	lsls	r2, r3, #16
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	619a      	str	r2, [r3, #24]
}
 80017ca:	bf00      	nop
 80017cc:	370c      	adds	r7, #12
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr

080017d6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80017d6:	b580      	push	{r7, lr}
 80017d8:	b086      	sub	sp, #24
 80017da:	af02      	add	r7, sp, #8
 80017dc:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d101      	bne.n	80017e8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80017e4:	2301      	movs	r3, #1
 80017e6:	e101      	b.n	80019ec <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 80017f4:	b2db      	uxtb	r3, r3
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d106      	bne.n	8001808 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	2200      	movs	r2, #0
 80017fe:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001802:	6878      	ldr	r0, [r7, #4]
 8001804:	f007 fdf0 	bl	80093e8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2203      	movs	r2, #3
 800180c:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001810:	68bb      	ldr	r3, [r7, #8]
 8001812:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001816:	d102      	bne.n	800181e <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2200      	movs	r2, #0
 800181c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4618      	mov	r0, r3
 8001824:	f003 fc15 	bl	8005052 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	6818      	ldr	r0, [r3, #0]
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	7c1a      	ldrb	r2, [r3, #16]
 8001830:	f88d 2000 	strb.w	r2, [sp]
 8001834:	3304      	adds	r3, #4
 8001836:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001838:	f003 faf4 	bl	8004e24 <USB_CoreInit>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d005      	beq.n	800184e <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	2202      	movs	r2, #2
 8001846:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 800184a:	2301      	movs	r3, #1
 800184c:	e0ce      	b.n	80019ec <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	2100      	movs	r1, #0
 8001854:	4618      	mov	r0, r3
 8001856:	f003 fc0d 	bl	8005074 <USB_SetCurrentMode>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d005      	beq.n	800186c <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2202      	movs	r2, #2
 8001864:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 8001868:	2301      	movs	r3, #1
 800186a:	e0bf      	b.n	80019ec <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800186c:	2300      	movs	r3, #0
 800186e:	73fb      	strb	r3, [r7, #15]
 8001870:	e04a      	b.n	8001908 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001872:	7bfa      	ldrb	r2, [r7, #15]
 8001874:	6879      	ldr	r1, [r7, #4]
 8001876:	4613      	mov	r3, r2
 8001878:	00db      	lsls	r3, r3, #3
 800187a:	4413      	add	r3, r2
 800187c:	009b      	lsls	r3, r3, #2
 800187e:	440b      	add	r3, r1
 8001880:	3315      	adds	r3, #21
 8001882:	2201      	movs	r2, #1
 8001884:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001886:	7bfa      	ldrb	r2, [r7, #15]
 8001888:	6879      	ldr	r1, [r7, #4]
 800188a:	4613      	mov	r3, r2
 800188c:	00db      	lsls	r3, r3, #3
 800188e:	4413      	add	r3, r2
 8001890:	009b      	lsls	r3, r3, #2
 8001892:	440b      	add	r3, r1
 8001894:	3314      	adds	r3, #20
 8001896:	7bfa      	ldrb	r2, [r7, #15]
 8001898:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800189a:	7bfa      	ldrb	r2, [r7, #15]
 800189c:	7bfb      	ldrb	r3, [r7, #15]
 800189e:	b298      	uxth	r0, r3
 80018a0:	6879      	ldr	r1, [r7, #4]
 80018a2:	4613      	mov	r3, r2
 80018a4:	00db      	lsls	r3, r3, #3
 80018a6:	4413      	add	r3, r2
 80018a8:	009b      	lsls	r3, r3, #2
 80018aa:	440b      	add	r3, r1
 80018ac:	332e      	adds	r3, #46	; 0x2e
 80018ae:	4602      	mov	r2, r0
 80018b0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80018b2:	7bfa      	ldrb	r2, [r7, #15]
 80018b4:	6879      	ldr	r1, [r7, #4]
 80018b6:	4613      	mov	r3, r2
 80018b8:	00db      	lsls	r3, r3, #3
 80018ba:	4413      	add	r3, r2
 80018bc:	009b      	lsls	r3, r3, #2
 80018be:	440b      	add	r3, r1
 80018c0:	3318      	adds	r3, #24
 80018c2:	2200      	movs	r2, #0
 80018c4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80018c6:	7bfa      	ldrb	r2, [r7, #15]
 80018c8:	6879      	ldr	r1, [r7, #4]
 80018ca:	4613      	mov	r3, r2
 80018cc:	00db      	lsls	r3, r3, #3
 80018ce:	4413      	add	r3, r2
 80018d0:	009b      	lsls	r3, r3, #2
 80018d2:	440b      	add	r3, r1
 80018d4:	331c      	adds	r3, #28
 80018d6:	2200      	movs	r2, #0
 80018d8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80018da:	7bfa      	ldrb	r2, [r7, #15]
 80018dc:	6879      	ldr	r1, [r7, #4]
 80018de:	4613      	mov	r3, r2
 80018e0:	00db      	lsls	r3, r3, #3
 80018e2:	4413      	add	r3, r2
 80018e4:	009b      	lsls	r3, r3, #2
 80018e6:	440b      	add	r3, r1
 80018e8:	3320      	adds	r3, #32
 80018ea:	2200      	movs	r2, #0
 80018ec:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80018ee:	7bfa      	ldrb	r2, [r7, #15]
 80018f0:	6879      	ldr	r1, [r7, #4]
 80018f2:	4613      	mov	r3, r2
 80018f4:	00db      	lsls	r3, r3, #3
 80018f6:	4413      	add	r3, r2
 80018f8:	009b      	lsls	r3, r3, #2
 80018fa:	440b      	add	r3, r1
 80018fc:	3324      	adds	r3, #36	; 0x24
 80018fe:	2200      	movs	r2, #0
 8001900:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001902:	7bfb      	ldrb	r3, [r7, #15]
 8001904:	3301      	adds	r3, #1
 8001906:	73fb      	strb	r3, [r7, #15]
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	791b      	ldrb	r3, [r3, #4]
 800190c:	7bfa      	ldrb	r2, [r7, #15]
 800190e:	429a      	cmp	r2, r3
 8001910:	d3af      	bcc.n	8001872 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001912:	2300      	movs	r3, #0
 8001914:	73fb      	strb	r3, [r7, #15]
 8001916:	e044      	b.n	80019a2 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001918:	7bfa      	ldrb	r2, [r7, #15]
 800191a:	6879      	ldr	r1, [r7, #4]
 800191c:	4613      	mov	r3, r2
 800191e:	00db      	lsls	r3, r3, #3
 8001920:	4413      	add	r3, r2
 8001922:	009b      	lsls	r3, r3, #2
 8001924:	440b      	add	r3, r1
 8001926:	f203 2355 	addw	r3, r3, #597	; 0x255
 800192a:	2200      	movs	r2, #0
 800192c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800192e:	7bfa      	ldrb	r2, [r7, #15]
 8001930:	6879      	ldr	r1, [r7, #4]
 8001932:	4613      	mov	r3, r2
 8001934:	00db      	lsls	r3, r3, #3
 8001936:	4413      	add	r3, r2
 8001938:	009b      	lsls	r3, r3, #2
 800193a:	440b      	add	r3, r1
 800193c:	f503 7315 	add.w	r3, r3, #596	; 0x254
 8001940:	7bfa      	ldrb	r2, [r7, #15]
 8001942:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001944:	7bfa      	ldrb	r2, [r7, #15]
 8001946:	6879      	ldr	r1, [r7, #4]
 8001948:	4613      	mov	r3, r2
 800194a:	00db      	lsls	r3, r3, #3
 800194c:	4413      	add	r3, r2
 800194e:	009b      	lsls	r3, r3, #2
 8001950:	440b      	add	r3, r1
 8001952:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001956:	2200      	movs	r2, #0
 8001958:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800195a:	7bfa      	ldrb	r2, [r7, #15]
 800195c:	6879      	ldr	r1, [r7, #4]
 800195e:	4613      	mov	r3, r2
 8001960:	00db      	lsls	r3, r3, #3
 8001962:	4413      	add	r3, r2
 8001964:	009b      	lsls	r3, r3, #2
 8001966:	440b      	add	r3, r1
 8001968:	f503 7317 	add.w	r3, r3, #604	; 0x25c
 800196c:	2200      	movs	r2, #0
 800196e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001970:	7bfa      	ldrb	r2, [r7, #15]
 8001972:	6879      	ldr	r1, [r7, #4]
 8001974:	4613      	mov	r3, r2
 8001976:	00db      	lsls	r3, r3, #3
 8001978:	4413      	add	r3, r2
 800197a:	009b      	lsls	r3, r3, #2
 800197c:	440b      	add	r3, r1
 800197e:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8001982:	2200      	movs	r2, #0
 8001984:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001986:	7bfa      	ldrb	r2, [r7, #15]
 8001988:	6879      	ldr	r1, [r7, #4]
 800198a:	4613      	mov	r3, r2
 800198c:	00db      	lsls	r3, r3, #3
 800198e:	4413      	add	r3, r2
 8001990:	009b      	lsls	r3, r3, #2
 8001992:	440b      	add	r3, r1
 8001994:	f503 7319 	add.w	r3, r3, #612	; 0x264
 8001998:	2200      	movs	r2, #0
 800199a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800199c:	7bfb      	ldrb	r3, [r7, #15]
 800199e:	3301      	adds	r3, #1
 80019a0:	73fb      	strb	r3, [r7, #15]
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	791b      	ldrb	r3, [r3, #4]
 80019a6:	7bfa      	ldrb	r2, [r7, #15]
 80019a8:	429a      	cmp	r2, r3
 80019aa:	d3b5      	bcc.n	8001918 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	6818      	ldr	r0, [r3, #0]
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	7c1a      	ldrb	r2, [r3, #16]
 80019b4:	f88d 2000 	strb.w	r2, [sp]
 80019b8:	3304      	adds	r3, #4
 80019ba:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019bc:	f003 fba6 	bl	800510c <USB_DevInit>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d005      	beq.n	80019d2 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2202      	movs	r2, #2
 80019ca:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 80019ce:	2301      	movs	r3, #1
 80019d0:	e00c      	b.n	80019ec <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2200      	movs	r2, #0
 80019d6:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	2201      	movs	r2, #1
 80019dc:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4618      	mov	r0, r3
 80019e6:	f004 fbea 	bl	80061be <USB_DevDisconnect>

  return HAL_OK;
 80019ea:	2300      	movs	r3, #0
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	3710      	adds	r7, #16
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}

080019f4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b084      	sub	sp, #16
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 8001a08:	2b01      	cmp	r3, #1
 8001a0a:	d101      	bne.n	8001a10 <HAL_PCD_Start+0x1c>
 8001a0c:	2302      	movs	r3, #2
 8001a0e:	e022      	b.n	8001a56 <HAL_PCD_Start+0x62>
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2201      	movs	r2, #1
 8001a14:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	68db      	ldr	r3, [r3, #12]
 8001a1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d009      	beq.n	8001a38 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001a28:	2b01      	cmp	r3, #1
 8001a2a:	d105      	bne.n	8001a38 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a30:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f003 faf7 	bl	8005030 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4618      	mov	r0, r3
 8001a48:	f004 fb98 	bl	800617c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2200      	movs	r2, #0
 8001a50:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

  return HAL_OK;
 8001a54:	2300      	movs	r3, #0
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3710      	adds	r7, #16
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}

08001a5e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001a5e:	b590      	push	{r4, r7, lr}
 8001a60:	b08d      	sub	sp, #52	; 0x34
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001a6c:	6a3b      	ldr	r3, [r7, #32]
 8001a6e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4618      	mov	r0, r3
 8001a76:	f004 fc56 	bl	8006326 <USB_GetMode>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	f040 848c 	bne.w	800239a <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4618      	mov	r0, r3
 8001a88:	f004 fbba 	bl	8006200 <USB_ReadInterrupts>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	f000 8482 	beq.w	8002398 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001a94:	69fb      	ldr	r3, [r7, #28]
 8001a96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001a9a:	689b      	ldr	r3, [r3, #8]
 8001a9c:	0a1b      	lsrs	r3, r3, #8
 8001a9e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	f8c3 24d4 	str.w	r2, [r3, #1236]	; 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4618      	mov	r0, r3
 8001aae:	f004 fba7 	bl	8006200 <USB_ReadInterrupts>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	f003 0302 	and.w	r3, r3, #2
 8001ab8:	2b02      	cmp	r3, #2
 8001aba:	d107      	bne.n	8001acc <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	695a      	ldr	r2, [r3, #20]
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f002 0202 	and.w	r2, r2, #2
 8001aca:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f004 fb95 	bl	8006200 <USB_ReadInterrupts>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	f003 0310 	and.w	r3, r3, #16
 8001adc:	2b10      	cmp	r3, #16
 8001ade:	d161      	bne.n	8001ba4 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	699a      	ldr	r2, [r3, #24]
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f022 0210 	bic.w	r2, r2, #16
 8001aee:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001af0:	6a3b      	ldr	r3, [r7, #32]
 8001af2:	6a1b      	ldr	r3, [r3, #32]
 8001af4:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001af6:	69bb      	ldr	r3, [r7, #24]
 8001af8:	f003 020f 	and.w	r2, r3, #15
 8001afc:	4613      	mov	r3, r2
 8001afe:	00db      	lsls	r3, r3, #3
 8001b00:	4413      	add	r3, r2
 8001b02:	009b      	lsls	r3, r3, #2
 8001b04:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8001b08:	687a      	ldr	r2, [r7, #4]
 8001b0a:	4413      	add	r3, r2
 8001b0c:	3304      	adds	r3, #4
 8001b0e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001b10:	69bb      	ldr	r3, [r7, #24]
 8001b12:	0c5b      	lsrs	r3, r3, #17
 8001b14:	f003 030f 	and.w	r3, r3, #15
 8001b18:	2b02      	cmp	r3, #2
 8001b1a:	d124      	bne.n	8001b66 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001b1c:	69ba      	ldr	r2, [r7, #24]
 8001b1e:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8001b22:	4013      	ands	r3, r2
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d035      	beq.n	8001b94 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001b2c:	69bb      	ldr	r3, [r7, #24]
 8001b2e:	091b      	lsrs	r3, r3, #4
 8001b30:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001b32:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001b36:	b29b      	uxth	r3, r3
 8001b38:	461a      	mov	r2, r3
 8001b3a:	6a38      	ldr	r0, [r7, #32]
 8001b3c:	f004 f9cc 	bl	8005ed8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	68da      	ldr	r2, [r3, #12]
 8001b44:	69bb      	ldr	r3, [r7, #24]
 8001b46:	091b      	lsrs	r3, r3, #4
 8001b48:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001b4c:	441a      	add	r2, r3
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001b52:	697b      	ldr	r3, [r7, #20]
 8001b54:	695a      	ldr	r2, [r3, #20]
 8001b56:	69bb      	ldr	r3, [r7, #24]
 8001b58:	091b      	lsrs	r3, r3, #4
 8001b5a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001b5e:	441a      	add	r2, r3
 8001b60:	697b      	ldr	r3, [r7, #20]
 8001b62:	615a      	str	r2, [r3, #20]
 8001b64:	e016      	b.n	8001b94 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001b66:	69bb      	ldr	r3, [r7, #24]
 8001b68:	0c5b      	lsrs	r3, r3, #17
 8001b6a:	f003 030f 	and.w	r3, r3, #15
 8001b6e:	2b06      	cmp	r3, #6
 8001b70:	d110      	bne.n	8001b94 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	f203 439c 	addw	r3, r3, #1180	; 0x49c
 8001b78:	2208      	movs	r2, #8
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	6a38      	ldr	r0, [r7, #32]
 8001b7e:	f004 f9ab 	bl	8005ed8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	695a      	ldr	r2, [r3, #20]
 8001b86:	69bb      	ldr	r3, [r7, #24]
 8001b88:	091b      	lsrs	r3, r3, #4
 8001b8a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001b8e:	441a      	add	r2, r3
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	699a      	ldr	r2, [r3, #24]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f042 0210 	orr.w	r2, r2, #16
 8001ba2:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f004 fb29 	bl	8006200 <USB_ReadInterrupts>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001bb4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001bb8:	f040 80a7 	bne.w	8001d0a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f004 fb2e 	bl	8006226 <USB_ReadDevAllOutEpInterrupt>
 8001bca:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8001bcc:	e099      	b.n	8001d02 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001bce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bd0:	f003 0301 	and.w	r3, r3, #1
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	f000 808e 	beq.w	8001cf6 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001be0:	b2d2      	uxtb	r2, r2
 8001be2:	4611      	mov	r1, r2
 8001be4:	4618      	mov	r0, r3
 8001be6:	f004 fb52 	bl	800628e <USB_ReadDevOutEPInterrupt>
 8001bea:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001bec:	693b      	ldr	r3, [r7, #16]
 8001bee:	f003 0301 	and.w	r3, r3, #1
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d00c      	beq.n	8001c10 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bf8:	015a      	lsls	r2, r3, #5
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	4413      	add	r3, r2
 8001bfe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001c02:	461a      	mov	r2, r3
 8001c04:	2301      	movs	r3, #1
 8001c06:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001c08:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001c0a:	6878      	ldr	r0, [r7, #4]
 8001c0c:	f000 fea2 	bl	8002954 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	f003 0308 	and.w	r3, r3, #8
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d00c      	beq.n	8001c34 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c1c:	015a      	lsls	r2, r3, #5
 8001c1e:	69fb      	ldr	r3, [r7, #28]
 8001c20:	4413      	add	r3, r2
 8001c22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001c26:	461a      	mov	r2, r3
 8001c28:	2308      	movs	r3, #8
 8001c2a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001c2c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001c2e:	6878      	ldr	r0, [r7, #4]
 8001c30:	f000 ff78 	bl	8002b24 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	f003 0310 	and.w	r3, r3, #16
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d008      	beq.n	8001c50 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c40:	015a      	lsls	r2, r3, #5
 8001c42:	69fb      	ldr	r3, [r7, #28]
 8001c44:	4413      	add	r3, r2
 8001c46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001c4a:	461a      	mov	r2, r3
 8001c4c:	2310      	movs	r3, #16
 8001c4e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8001c50:	693b      	ldr	r3, [r7, #16]
 8001c52:	f003 0302 	and.w	r3, r3, #2
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d030      	beq.n	8001cbc <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8001c5a:	6a3b      	ldr	r3, [r7, #32]
 8001c5c:	695b      	ldr	r3, [r3, #20]
 8001c5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c62:	2b80      	cmp	r3, #128	; 0x80
 8001c64:	d109      	bne.n	8001c7a <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8001c66:	69fb      	ldr	r3, [r7, #28]
 8001c68:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	69fa      	ldr	r2, [r7, #28]
 8001c70:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001c74:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001c78:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8001c7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c7c:	4613      	mov	r3, r2
 8001c7e:	00db      	lsls	r3, r3, #3
 8001c80:	4413      	add	r3, r2
 8001c82:	009b      	lsls	r3, r3, #2
 8001c84:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8001c88:	687a      	ldr	r2, [r7, #4]
 8001c8a:	4413      	add	r3, r2
 8001c8c:	3304      	adds	r3, #4
 8001c8e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	78db      	ldrb	r3, [r3, #3]
 8001c94:	2b01      	cmp	r3, #1
 8001c96:	d108      	bne.n	8001caa <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ca0:	b2db      	uxtb	r3, r3
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	6878      	ldr	r0, [r7, #4]
 8001ca6:	f007 fca5 	bl	80095f4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8001caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cac:	015a      	lsls	r2, r3, #5
 8001cae:	69fb      	ldr	r3, [r7, #28]
 8001cb0:	4413      	add	r3, r2
 8001cb2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	2302      	movs	r3, #2
 8001cba:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001cbc:	693b      	ldr	r3, [r7, #16]
 8001cbe:	f003 0320 	and.w	r3, r3, #32
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d008      	beq.n	8001cd8 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cc8:	015a      	lsls	r2, r3, #5
 8001cca:	69fb      	ldr	r3, [r7, #28]
 8001ccc:	4413      	add	r3, r2
 8001cce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	2320      	movs	r3, #32
 8001cd6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d009      	beq.n	8001cf6 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce4:	015a      	lsls	r2, r3, #5
 8001ce6:	69fb      	ldr	r3, [r7, #28]
 8001ce8:	4413      	add	r3, r2
 8001cea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001cee:	461a      	mov	r2, r3
 8001cf0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001cf4:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8001cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cf8:	3301      	adds	r3, #1
 8001cfa:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8001cfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cfe:	085b      	lsrs	r3, r3, #1
 8001d00:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8001d02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	f47f af62 	bne.w	8001bce <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f004 fa76 	bl	8006200 <USB_ReadInterrupts>
 8001d14:	4603      	mov	r3, r0
 8001d16:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d1a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001d1e:	f040 80db 	bne.w	8001ed8 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4618      	mov	r0, r3
 8001d28:	f004 fa97 	bl	800625a <USB_ReadDevAllInEpInterrupt>
 8001d2c:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8001d32:	e0cd      	b.n	8001ed0 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001d34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d36:	f003 0301 	and.w	r3, r3, #1
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	f000 80c2 	beq.w	8001ec4 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d46:	b2d2      	uxtb	r2, r2
 8001d48:	4611      	mov	r1, r2
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f004 fabd 	bl	80062ca <USB_ReadDevInEPInterrupt>
 8001d50:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	f003 0301 	and.w	r3, r3, #1
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d057      	beq.n	8001e0c <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d5e:	f003 030f 	and.w	r3, r3, #15
 8001d62:	2201      	movs	r2, #1
 8001d64:	fa02 f303 	lsl.w	r3, r2, r3
 8001d68:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001d6a:	69fb      	ldr	r3, [r7, #28]
 8001d6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001d70:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	43db      	mvns	r3, r3
 8001d76:	69f9      	ldr	r1, [r7, #28]
 8001d78:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d82:	015a      	lsls	r2, r3, #5
 8001d84:	69fb      	ldr	r3, [r7, #28]
 8001d86:	4413      	add	r3, r2
 8001d88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	2301      	movs	r3, #1
 8001d90:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	799b      	ldrb	r3, [r3, #6]
 8001d96:	2b01      	cmp	r3, #1
 8001d98:	d132      	bne.n	8001e00 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8001d9a:	6879      	ldr	r1, [r7, #4]
 8001d9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d9e:	4613      	mov	r3, r2
 8001da0:	00db      	lsls	r3, r3, #3
 8001da2:	4413      	add	r3, r2
 8001da4:	009b      	lsls	r3, r3, #2
 8001da6:	440b      	add	r3, r1
 8001da8:	3320      	adds	r3, #32
 8001daa:	6819      	ldr	r1, [r3, #0]
 8001dac:	6878      	ldr	r0, [r7, #4]
 8001dae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001db0:	4613      	mov	r3, r2
 8001db2:	00db      	lsls	r3, r3, #3
 8001db4:	4413      	add	r3, r2
 8001db6:	009b      	lsls	r3, r3, #2
 8001db8:	4403      	add	r3, r0
 8001dba:	331c      	adds	r3, #28
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4419      	add	r1, r3
 8001dc0:	6878      	ldr	r0, [r7, #4]
 8001dc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001dc4:	4613      	mov	r3, r2
 8001dc6:	00db      	lsls	r3, r3, #3
 8001dc8:	4413      	add	r3, r2
 8001dca:	009b      	lsls	r3, r3, #2
 8001dcc:	4403      	add	r3, r0
 8001dce:	3320      	adds	r3, #32
 8001dd0:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8001dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d113      	bne.n	8001e00 <HAL_PCD_IRQHandler+0x3a2>
 8001dd8:	6879      	ldr	r1, [r7, #4]
 8001dda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ddc:	4613      	mov	r3, r2
 8001dde:	00db      	lsls	r3, r3, #3
 8001de0:	4413      	add	r3, r2
 8001de2:	009b      	lsls	r3, r3, #2
 8001de4:	440b      	add	r3, r1
 8001de6:	3324      	adds	r3, #36	; 0x24
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d108      	bne.n	8001e00 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6818      	ldr	r0, [r3, #0]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	f203 439c 	addw	r3, r3, #1180	; 0x49c
 8001df8:	461a      	mov	r2, r3
 8001dfa:	2101      	movs	r1, #1
 8001dfc:	f004 fac4 	bl	8006388 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8001e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e02:	b2db      	uxtb	r3, r3
 8001e04:	4619      	mov	r1, r3
 8001e06:	6878      	ldr	r0, [r7, #4]
 8001e08:	f007 fb6f 	bl	80094ea <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8001e0c:	693b      	ldr	r3, [r7, #16]
 8001e0e:	f003 0308 	and.w	r3, r3, #8
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d008      	beq.n	8001e28 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e18:	015a      	lsls	r2, r3, #5
 8001e1a:	69fb      	ldr	r3, [r7, #28]
 8001e1c:	4413      	add	r3, r2
 8001e1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001e22:	461a      	mov	r2, r3
 8001e24:	2308      	movs	r3, #8
 8001e26:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001e28:	693b      	ldr	r3, [r7, #16]
 8001e2a:	f003 0310 	and.w	r3, r3, #16
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d008      	beq.n	8001e44 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e34:	015a      	lsls	r2, r3, #5
 8001e36:	69fb      	ldr	r3, [r7, #28]
 8001e38:	4413      	add	r3, r2
 8001e3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001e3e:	461a      	mov	r2, r3
 8001e40:	2310      	movs	r3, #16
 8001e42:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001e44:	693b      	ldr	r3, [r7, #16]
 8001e46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d008      	beq.n	8001e60 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e50:	015a      	lsls	r2, r3, #5
 8001e52:	69fb      	ldr	r3, [r7, #28]
 8001e54:	4413      	add	r3, r2
 8001e56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001e5a:	461a      	mov	r2, r3
 8001e5c:	2340      	movs	r3, #64	; 0x40
 8001e5e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001e60:	693b      	ldr	r3, [r7, #16]
 8001e62:	f003 0302 	and.w	r3, r3, #2
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d023      	beq.n	8001eb2 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8001e6a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001e6c:	6a38      	ldr	r0, [r7, #32]
 8001e6e:	f003 fab1 	bl	80053d4 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8001e72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e74:	4613      	mov	r3, r2
 8001e76:	00db      	lsls	r3, r3, #3
 8001e78:	4413      	add	r3, r2
 8001e7a:	009b      	lsls	r3, r3, #2
 8001e7c:	3310      	adds	r3, #16
 8001e7e:	687a      	ldr	r2, [r7, #4]
 8001e80:	4413      	add	r3, r2
 8001e82:	3304      	adds	r3, #4
 8001e84:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	78db      	ldrb	r3, [r3, #3]
 8001e8a:	2b01      	cmp	r3, #1
 8001e8c:	d108      	bne.n	8001ea0 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	2200      	movs	r2, #0
 8001e92:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e96:	b2db      	uxtb	r3, r3
 8001e98:	4619      	mov	r1, r3
 8001e9a:	6878      	ldr	r0, [r7, #4]
 8001e9c:	f007 fbbc 	bl	8009618 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea2:	015a      	lsls	r2, r3, #5
 8001ea4:	69fb      	ldr	r3, [r7, #28]
 8001ea6:	4413      	add	r3, r2
 8001ea8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001eac:	461a      	mov	r2, r3
 8001eae:	2302      	movs	r3, #2
 8001eb0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d003      	beq.n	8001ec4 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001ebc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001ebe:	6878      	ldr	r0, [r7, #4]
 8001ec0:	f000 fcbb 	bl	800283a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8001eca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ecc:	085b      	lsrs	r3, r3, #1
 8001ece:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8001ed0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	f47f af2e 	bne.w	8001d34 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4618      	mov	r0, r3
 8001ede:	f004 f98f 	bl	8006200 <USB_ReadInterrupts>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001ee8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001eec:	d122      	bne.n	8001f34 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001eee:	69fb      	ldr	r3, [r7, #28]
 8001ef0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	69fa      	ldr	r2, [r7, #28]
 8001ef8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001efc:	f023 0301 	bic.w	r3, r3, #1
 8001f00:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	f893 34cc 	ldrb.w	r3, [r3, #1228]	; 0x4cc
 8001f08:	2b01      	cmp	r3, #1
 8001f0a:	d108      	bne.n	8001f1e <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	f883 24cc 	strb.w	r2, [r3, #1228]	; 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001f14:	2100      	movs	r1, #0
 8001f16:	6878      	ldr	r0, [r7, #4]
 8001f18:	f000 fea2 	bl	8002c60 <HAL_PCDEx_LPM_Callback>
 8001f1c:	e002      	b.n	8001f24 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f007 fb5a 	bl	80095d8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	695a      	ldr	r2, [r3, #20]
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8001f32:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f004 f961 	bl	8006200 <USB_ReadInterrupts>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001f44:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001f48:	d112      	bne.n	8001f70 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8001f4a:	69fb      	ldr	r3, [r7, #28]
 8001f4c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	f003 0301 	and.w	r3, r3, #1
 8001f56:	2b01      	cmp	r3, #1
 8001f58:	d102      	bne.n	8001f60 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	f007 fb16 	bl	800958c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	695a      	ldr	r2, [r3, #20]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8001f6e:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4618      	mov	r0, r3
 8001f76:	f004 f943 	bl	8006200 <USB_ReadInterrupts>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f84:	f040 80b7 	bne.w	80020f6 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001f88:	69fb      	ldr	r3, [r7, #28]
 8001f8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	69fa      	ldr	r2, [r7, #28]
 8001f92:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001f96:	f023 0301 	bic.w	r3, r3, #1
 8001f9a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	2110      	movs	r1, #16
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f003 fa16 	bl	80053d4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001fa8:	2300      	movs	r3, #0
 8001faa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001fac:	e046      	b.n	800203c <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8001fae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fb0:	015a      	lsls	r2, r3, #5
 8001fb2:	69fb      	ldr	r3, [r7, #28]
 8001fb4:	4413      	add	r3, r2
 8001fb6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001fba:	461a      	mov	r2, r3
 8001fbc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8001fc0:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8001fc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fc4:	015a      	lsls	r2, r3, #5
 8001fc6:	69fb      	ldr	r3, [r7, #28]
 8001fc8:	4413      	add	r3, r2
 8001fca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001fd2:	0151      	lsls	r1, r2, #5
 8001fd4:	69fa      	ldr	r2, [r7, #28]
 8001fd6:	440a      	add	r2, r1
 8001fd8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8001fdc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001fe0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001fe2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fe4:	015a      	lsls	r2, r3, #5
 8001fe6:	69fb      	ldr	r3, [r7, #28]
 8001fe8:	4413      	add	r3, r2
 8001fea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001fee:	461a      	mov	r2, r3
 8001ff0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8001ff4:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8001ff6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ff8:	015a      	lsls	r2, r3, #5
 8001ffa:	69fb      	ldr	r3, [r7, #28]
 8001ffc:	4413      	add	r3, r2
 8001ffe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002006:	0151      	lsls	r1, r2, #5
 8002008:	69fa      	ldr	r2, [r7, #28]
 800200a:	440a      	add	r2, r1
 800200c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002010:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002014:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002016:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002018:	015a      	lsls	r2, r3, #5
 800201a:	69fb      	ldr	r3, [r7, #28]
 800201c:	4413      	add	r3, r2
 800201e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002026:	0151      	lsls	r1, r2, #5
 8002028:	69fa      	ldr	r2, [r7, #28]
 800202a:	440a      	add	r2, r1
 800202c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002030:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002034:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002036:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002038:	3301      	adds	r3, #1
 800203a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	791b      	ldrb	r3, [r3, #4]
 8002040:	461a      	mov	r2, r3
 8002042:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002044:	4293      	cmp	r3, r2
 8002046:	d3b2      	bcc.n	8001fae <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002048:	69fb      	ldr	r3, [r7, #28]
 800204a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800204e:	69db      	ldr	r3, [r3, #28]
 8002050:	69fa      	ldr	r2, [r7, #28]
 8002052:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002056:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800205a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	7bdb      	ldrb	r3, [r3, #15]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d016      	beq.n	8002092 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002064:	69fb      	ldr	r3, [r7, #28]
 8002066:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800206a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800206e:	69fa      	ldr	r2, [r7, #28]
 8002070:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002074:	f043 030b 	orr.w	r3, r3, #11
 8002078:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800207c:	69fb      	ldr	r3, [r7, #28]
 800207e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002082:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002084:	69fa      	ldr	r2, [r7, #28]
 8002086:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800208a:	f043 030b 	orr.w	r3, r3, #11
 800208e:	6453      	str	r3, [r2, #68]	; 0x44
 8002090:	e015      	b.n	80020be <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002092:	69fb      	ldr	r3, [r7, #28]
 8002094:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002098:	695b      	ldr	r3, [r3, #20]
 800209a:	69fa      	ldr	r2, [r7, #28]
 800209c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80020a0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80020a4:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80020a8:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80020aa:	69fb      	ldr	r3, [r7, #28]
 80020ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80020b0:	691b      	ldr	r3, [r3, #16]
 80020b2:	69fa      	ldr	r2, [r7, #28]
 80020b4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80020b8:	f043 030b 	orr.w	r3, r3, #11
 80020bc:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80020be:	69fb      	ldr	r3, [r7, #28]
 80020c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	69fa      	ldr	r2, [r7, #28]
 80020c8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80020cc:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80020d0:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6818      	ldr	r0, [r3, #0]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	f203 439c 	addw	r3, r3, #1180	; 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80020e0:	461a      	mov	r2, r3
 80020e2:	f004 f951 	bl	8006388 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	695a      	ldr	r2, [r3, #20]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80020f4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4618      	mov	r0, r3
 80020fc:	f004 f880 	bl	8006200 <USB_ReadInterrupts>
 8002100:	4603      	mov	r3, r0
 8002102:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002106:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800210a:	d123      	bne.n	8002154 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4618      	mov	r0, r3
 8002112:	f004 f916 	bl	8006342 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4618      	mov	r0, r3
 800211c:	f003 f9d3 	bl	80054c6 <USB_GetDevSpeed>
 8002120:	4603      	mov	r3, r0
 8002122:	461a      	mov	r2, r3
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681c      	ldr	r4, [r3, #0]
 800212c:	f001 fa08 	bl	8003540 <HAL_RCC_GetHCLKFreq>
 8002130:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002136:	461a      	mov	r2, r3
 8002138:	4620      	mov	r0, r4
 800213a:	f002 fed7 	bl	8004eec <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f007 f9fb 	bl	800953a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	695a      	ldr	r2, [r3, #20]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8002152:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4618      	mov	r0, r3
 800215a:	f004 f851 	bl	8006200 <USB_ReadInterrupts>
 800215e:	4603      	mov	r3, r0
 8002160:	f003 0308 	and.w	r3, r3, #8
 8002164:	2b08      	cmp	r3, #8
 8002166:	d10a      	bne.n	800217e <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002168:	6878      	ldr	r0, [r7, #4]
 800216a:	f007 f9d8 	bl	800951e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	695a      	ldr	r2, [r3, #20]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f002 0208 	and.w	r2, r2, #8
 800217c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4618      	mov	r0, r3
 8002184:	f004 f83c 	bl	8006200 <USB_ReadInterrupts>
 8002188:	4603      	mov	r3, r0
 800218a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800218e:	2b80      	cmp	r3, #128	; 0x80
 8002190:	d123      	bne.n	80021da <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002192:	6a3b      	ldr	r3, [r7, #32]
 8002194:	699b      	ldr	r3, [r3, #24]
 8002196:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800219a:	6a3b      	ldr	r3, [r7, #32]
 800219c:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800219e:	2301      	movs	r3, #1
 80021a0:	627b      	str	r3, [r7, #36]	; 0x24
 80021a2:	e014      	b.n	80021ce <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80021a4:	6879      	ldr	r1, [r7, #4]
 80021a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021a8:	4613      	mov	r3, r2
 80021aa:	00db      	lsls	r3, r3, #3
 80021ac:	4413      	add	r3, r2
 80021ae:	009b      	lsls	r3, r3, #2
 80021b0:	440b      	add	r3, r1
 80021b2:	f203 2357 	addw	r3, r3, #599	; 0x257
 80021b6:	781b      	ldrb	r3, [r3, #0]
 80021b8:	2b01      	cmp	r3, #1
 80021ba:	d105      	bne.n	80021c8 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80021bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021be:	b2db      	uxtb	r3, r3
 80021c0:	4619      	mov	r1, r3
 80021c2:	6878      	ldr	r0, [r7, #4]
 80021c4:	f000 fb08 	bl	80027d8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80021c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ca:	3301      	adds	r3, #1
 80021cc:	627b      	str	r3, [r7, #36]	; 0x24
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	791b      	ldrb	r3, [r3, #4]
 80021d2:	461a      	mov	r2, r3
 80021d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d3e4      	bcc.n	80021a4 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4618      	mov	r0, r3
 80021e0:	f004 f80e 	bl	8006200 <USB_ReadInterrupts>
 80021e4:	4603      	mov	r3, r0
 80021e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80021ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80021ee:	d13c      	bne.n	800226a <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80021f0:	2301      	movs	r3, #1
 80021f2:	627b      	str	r3, [r7, #36]	; 0x24
 80021f4:	e02b      	b.n	800224e <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80021f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021f8:	015a      	lsls	r2, r3, #5
 80021fa:	69fb      	ldr	r3, [r7, #28]
 80021fc:	4413      	add	r3, r2
 80021fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002206:	6879      	ldr	r1, [r7, #4]
 8002208:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800220a:	4613      	mov	r3, r2
 800220c:	00db      	lsls	r3, r3, #3
 800220e:	4413      	add	r3, r2
 8002210:	009b      	lsls	r3, r3, #2
 8002212:	440b      	add	r3, r1
 8002214:	3318      	adds	r3, #24
 8002216:	781b      	ldrb	r3, [r3, #0]
 8002218:	2b01      	cmp	r3, #1
 800221a:	d115      	bne.n	8002248 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800221c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800221e:	2b00      	cmp	r3, #0
 8002220:	da12      	bge.n	8002248 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002222:	6879      	ldr	r1, [r7, #4]
 8002224:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002226:	4613      	mov	r3, r2
 8002228:	00db      	lsls	r3, r3, #3
 800222a:	4413      	add	r3, r2
 800222c:	009b      	lsls	r3, r3, #2
 800222e:	440b      	add	r3, r1
 8002230:	3317      	adds	r3, #23
 8002232:	2201      	movs	r2, #1
 8002234:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002238:	b2db      	uxtb	r3, r3
 800223a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800223e:	b2db      	uxtb	r3, r3
 8002240:	4619      	mov	r1, r3
 8002242:	6878      	ldr	r0, [r7, #4]
 8002244:	f000 fac8 	bl	80027d8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800224a:	3301      	adds	r3, #1
 800224c:	627b      	str	r3, [r7, #36]	; 0x24
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	791b      	ldrb	r3, [r3, #4]
 8002252:	461a      	mov	r2, r3
 8002254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002256:	4293      	cmp	r3, r2
 8002258:	d3cd      	bcc.n	80021f6 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	695a      	ldr	r2, [r3, #20]
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8002268:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4618      	mov	r0, r3
 8002270:	f003 ffc6 	bl	8006200 <USB_ReadInterrupts>
 8002274:	4603      	mov	r3, r0
 8002276:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800227a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800227e:	d156      	bne.n	800232e <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002280:	2301      	movs	r3, #1
 8002282:	627b      	str	r3, [r7, #36]	; 0x24
 8002284:	e045      	b.n	8002312 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002288:	015a      	lsls	r2, r3, #5
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	4413      	add	r3, r2
 800228e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002296:	6879      	ldr	r1, [r7, #4]
 8002298:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800229a:	4613      	mov	r3, r2
 800229c:	00db      	lsls	r3, r3, #3
 800229e:	4413      	add	r3, r2
 80022a0:	009b      	lsls	r3, r3, #2
 80022a2:	440b      	add	r3, r1
 80022a4:	f503 7316 	add.w	r3, r3, #600	; 0x258
 80022a8:	781b      	ldrb	r3, [r3, #0]
 80022aa:	2b01      	cmp	r3, #1
 80022ac:	d12e      	bne.n	800230c <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80022ae:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	da2b      	bge.n	800230c <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80022b4:	69bb      	ldr	r3, [r7, #24]
 80022b6:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 80022c0:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80022c4:	429a      	cmp	r2, r3
 80022c6:	d121      	bne.n	800230c <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80022c8:	6879      	ldr	r1, [r7, #4]
 80022ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80022cc:	4613      	mov	r3, r2
 80022ce:	00db      	lsls	r3, r3, #3
 80022d0:	4413      	add	r3, r2
 80022d2:	009b      	lsls	r3, r3, #2
 80022d4:	440b      	add	r3, r1
 80022d6:	f203 2357 	addw	r3, r3, #599	; 0x257
 80022da:	2201      	movs	r2, #1
 80022dc:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80022de:	6a3b      	ldr	r3, [r7, #32]
 80022e0:	699b      	ldr	r3, [r3, #24]
 80022e2:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80022e6:	6a3b      	ldr	r3, [r7, #32]
 80022e8:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80022ea:	6a3b      	ldr	r3, [r7, #32]
 80022ec:	695b      	ldr	r3, [r3, #20]
 80022ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d10a      	bne.n	800230c <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	69fa      	ldr	r2, [r7, #28]
 8002300:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002304:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002308:	6053      	str	r3, [r2, #4]
            break;
 800230a:	e008      	b.n	800231e <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800230c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800230e:	3301      	adds	r3, #1
 8002310:	627b      	str	r3, [r7, #36]	; 0x24
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	791b      	ldrb	r3, [r3, #4]
 8002316:	461a      	mov	r2, r3
 8002318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800231a:	4293      	cmp	r3, r2
 800231c:	d3b3      	bcc.n	8002286 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	695a      	ldr	r2, [r3, #20]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800232c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4618      	mov	r0, r3
 8002334:	f003 ff64 	bl	8006200 <USB_ReadInterrupts>
 8002338:	4603      	mov	r3, r0
 800233a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800233e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002342:	d10a      	bne.n	800235a <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002344:	6878      	ldr	r0, [r7, #4]
 8002346:	f007 f979 	bl	800963c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	695a      	ldr	r2, [r3, #20]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8002358:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4618      	mov	r0, r3
 8002360:	f003 ff4e 	bl	8006200 <USB_ReadInterrupts>
 8002364:	4603      	mov	r3, r0
 8002366:	f003 0304 	and.w	r3, r3, #4
 800236a:	2b04      	cmp	r3, #4
 800236c:	d115      	bne.n	800239a <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002376:	69bb      	ldr	r3, [r7, #24]
 8002378:	f003 0304 	and.w	r3, r3, #4
 800237c:	2b00      	cmp	r3, #0
 800237e:	d002      	beq.n	8002386 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002380:	6878      	ldr	r0, [r7, #4]
 8002382:	f007 f969 	bl	8009658 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	6859      	ldr	r1, [r3, #4]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	69ba      	ldr	r2, [r7, #24]
 8002392:	430a      	orrs	r2, r1
 8002394:	605a      	str	r2, [r3, #4]
 8002396:	e000      	b.n	800239a <HAL_PCD_IRQHandler+0x93c>
      return;
 8002398:	bf00      	nop
    }
  }
}
 800239a:	3734      	adds	r7, #52	; 0x34
 800239c:	46bd      	mov	sp, r7
 800239e:	bd90      	pop	{r4, r7, pc}

080023a0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b082      	sub	sp, #8
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
 80023a8:	460b      	mov	r3, r1
 80023aa:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 80023b2:	2b01      	cmp	r3, #1
 80023b4:	d101      	bne.n	80023ba <HAL_PCD_SetAddress+0x1a>
 80023b6:	2302      	movs	r3, #2
 80023b8:	e012      	b.n	80023e0 <HAL_PCD_SetAddress+0x40>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2201      	movs	r2, #1
 80023be:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
  hpcd->USB_Address = address;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	78fa      	ldrb	r2, [r7, #3]
 80023c6:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	78fa      	ldrb	r2, [r7, #3]
 80023ce:	4611      	mov	r1, r2
 80023d0:	4618      	mov	r0, r3
 80023d2:	f003 fead 	bl	8006130 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2200      	movs	r2, #0
 80023da:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

  return HAL_OK;
 80023de:	2300      	movs	r3, #0
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	3708      	adds	r7, #8
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}

080023e8 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b084      	sub	sp, #16
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
 80023f0:	4608      	mov	r0, r1
 80023f2:	4611      	mov	r1, r2
 80023f4:	461a      	mov	r2, r3
 80023f6:	4603      	mov	r3, r0
 80023f8:	70fb      	strb	r3, [r7, #3]
 80023fa:	460b      	mov	r3, r1
 80023fc:	803b      	strh	r3, [r7, #0]
 80023fe:	4613      	mov	r3, r2
 8002400:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002402:	2300      	movs	r3, #0
 8002404:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002406:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800240a:	2b00      	cmp	r3, #0
 800240c:	da0f      	bge.n	800242e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800240e:	78fb      	ldrb	r3, [r7, #3]
 8002410:	f003 020f 	and.w	r2, r3, #15
 8002414:	4613      	mov	r3, r2
 8002416:	00db      	lsls	r3, r3, #3
 8002418:	4413      	add	r3, r2
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	3310      	adds	r3, #16
 800241e:	687a      	ldr	r2, [r7, #4]
 8002420:	4413      	add	r3, r2
 8002422:	3304      	adds	r3, #4
 8002424:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	2201      	movs	r2, #1
 800242a:	705a      	strb	r2, [r3, #1]
 800242c:	e00f      	b.n	800244e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800242e:	78fb      	ldrb	r3, [r7, #3]
 8002430:	f003 020f 	and.w	r2, r3, #15
 8002434:	4613      	mov	r3, r2
 8002436:	00db      	lsls	r3, r3, #3
 8002438:	4413      	add	r3, r2
 800243a:	009b      	lsls	r3, r3, #2
 800243c:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8002440:	687a      	ldr	r2, [r7, #4]
 8002442:	4413      	add	r3, r2
 8002444:	3304      	adds	r3, #4
 8002446:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	2200      	movs	r2, #0
 800244c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800244e:	78fb      	ldrb	r3, [r7, #3]
 8002450:	f003 030f 	and.w	r3, r3, #15
 8002454:	b2da      	uxtb	r2, r3
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800245a:	883a      	ldrh	r2, [r7, #0]
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	78ba      	ldrb	r2, [r7, #2]
 8002464:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	785b      	ldrb	r3, [r3, #1]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d004      	beq.n	8002478 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	781b      	ldrb	r3, [r3, #0]
 8002472:	b29a      	uxth	r2, r3
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002478:	78bb      	ldrb	r3, [r7, #2]
 800247a:	2b02      	cmp	r3, #2
 800247c:	d102      	bne.n	8002484 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	2200      	movs	r2, #0
 8002482:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 800248a:	2b01      	cmp	r3, #1
 800248c:	d101      	bne.n	8002492 <HAL_PCD_EP_Open+0xaa>
 800248e:	2302      	movs	r3, #2
 8002490:	e00e      	b.n	80024b0 <HAL_PCD_EP_Open+0xc8>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2201      	movs	r2, #1
 8002496:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	68f9      	ldr	r1, [r7, #12]
 80024a0:	4618      	mov	r0, r3
 80024a2:	f003 f835 	bl	8005510 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2200      	movs	r2, #0
 80024aa:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

  return ret;
 80024ae:	7afb      	ldrb	r3, [r7, #11]
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	3710      	adds	r7, #16
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}

080024b8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b084      	sub	sp, #16
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
 80024c0:	460b      	mov	r3, r1
 80024c2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80024c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	da0f      	bge.n	80024ec <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80024cc:	78fb      	ldrb	r3, [r7, #3]
 80024ce:	f003 020f 	and.w	r2, r3, #15
 80024d2:	4613      	mov	r3, r2
 80024d4:	00db      	lsls	r3, r3, #3
 80024d6:	4413      	add	r3, r2
 80024d8:	009b      	lsls	r3, r3, #2
 80024da:	3310      	adds	r3, #16
 80024dc:	687a      	ldr	r2, [r7, #4]
 80024de:	4413      	add	r3, r2
 80024e0:	3304      	adds	r3, #4
 80024e2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	2201      	movs	r2, #1
 80024e8:	705a      	strb	r2, [r3, #1]
 80024ea:	e00f      	b.n	800250c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80024ec:	78fb      	ldrb	r3, [r7, #3]
 80024ee:	f003 020f 	and.w	r2, r3, #15
 80024f2:	4613      	mov	r3, r2
 80024f4:	00db      	lsls	r3, r3, #3
 80024f6:	4413      	add	r3, r2
 80024f8:	009b      	lsls	r3, r3, #2
 80024fa:	f503 7314 	add.w	r3, r3, #592	; 0x250
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	4413      	add	r3, r2
 8002502:	3304      	adds	r3, #4
 8002504:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	2200      	movs	r2, #0
 800250a:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800250c:	78fb      	ldrb	r3, [r7, #3]
 800250e:	f003 030f 	and.w	r3, r3, #15
 8002512:	b2da      	uxtb	r2, r3
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 800251e:	2b01      	cmp	r3, #1
 8002520:	d101      	bne.n	8002526 <HAL_PCD_EP_Close+0x6e>
 8002522:	2302      	movs	r3, #2
 8002524:	e00e      	b.n	8002544 <HAL_PCD_EP_Close+0x8c>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2201      	movs	r2, #1
 800252a:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	68f9      	ldr	r1, [r7, #12]
 8002534:	4618      	mov	r0, r3
 8002536:	f003 f873 	bl	8005620 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2200      	movs	r2, #0
 800253e:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
  return HAL_OK;
 8002542:	2300      	movs	r3, #0
}
 8002544:	4618      	mov	r0, r3
 8002546:	3710      	adds	r7, #16
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}

0800254c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b086      	sub	sp, #24
 8002550:	af00      	add	r7, sp, #0
 8002552:	60f8      	str	r0, [r7, #12]
 8002554:	607a      	str	r2, [r7, #4]
 8002556:	603b      	str	r3, [r7, #0]
 8002558:	460b      	mov	r3, r1
 800255a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800255c:	7afb      	ldrb	r3, [r7, #11]
 800255e:	f003 020f 	and.w	r2, r3, #15
 8002562:	4613      	mov	r3, r2
 8002564:	00db      	lsls	r3, r3, #3
 8002566:	4413      	add	r3, r2
 8002568:	009b      	lsls	r3, r3, #2
 800256a:	f503 7314 	add.w	r3, r3, #592	; 0x250
 800256e:	68fa      	ldr	r2, [r7, #12]
 8002570:	4413      	add	r3, r2
 8002572:	3304      	adds	r3, #4
 8002574:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	687a      	ldr	r2, [r7, #4]
 800257a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	683a      	ldr	r2, [r7, #0]
 8002580:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	2200      	movs	r2, #0
 8002586:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	2200      	movs	r2, #0
 800258c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800258e:	7afb      	ldrb	r3, [r7, #11]
 8002590:	f003 030f 	and.w	r3, r3, #15
 8002594:	b2da      	uxtb	r2, r3
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	799b      	ldrb	r3, [r3, #6]
 800259e:	2b01      	cmp	r3, #1
 80025a0:	d102      	bne.n	80025a8 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80025a2:	687a      	ldr	r2, [r7, #4]
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	6818      	ldr	r0, [r3, #0]
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	799b      	ldrb	r3, [r3, #6]
 80025b0:	461a      	mov	r2, r3
 80025b2:	6979      	ldr	r1, [r7, #20]
 80025b4:	f003 f910 	bl	80057d8 <USB_EPStartXfer>

  return HAL_OK;
 80025b8:	2300      	movs	r3, #0
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3718      	adds	r7, #24
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}

080025c2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80025c2:	b480      	push	{r7}
 80025c4:	b083      	sub	sp, #12
 80025c6:	af00      	add	r7, sp, #0
 80025c8:	6078      	str	r0, [r7, #4]
 80025ca:	460b      	mov	r3, r1
 80025cc:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80025ce:	78fb      	ldrb	r3, [r7, #3]
 80025d0:	f003 020f 	and.w	r2, r3, #15
 80025d4:	6879      	ldr	r1, [r7, #4]
 80025d6:	4613      	mov	r3, r2
 80025d8:	00db      	lsls	r3, r3, #3
 80025da:	4413      	add	r3, r2
 80025dc:	009b      	lsls	r3, r3, #2
 80025de:	440b      	add	r3, r1
 80025e0:	f503 731a 	add.w	r3, r3, #616	; 0x268
 80025e4:	681b      	ldr	r3, [r3, #0]
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	370c      	adds	r7, #12
 80025ea:	46bd      	mov	sp, r7
 80025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f0:	4770      	bx	lr

080025f2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80025f2:	b580      	push	{r7, lr}
 80025f4:	b086      	sub	sp, #24
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	60f8      	str	r0, [r7, #12]
 80025fa:	607a      	str	r2, [r7, #4]
 80025fc:	603b      	str	r3, [r7, #0]
 80025fe:	460b      	mov	r3, r1
 8002600:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002602:	7afb      	ldrb	r3, [r7, #11]
 8002604:	f003 020f 	and.w	r2, r3, #15
 8002608:	4613      	mov	r3, r2
 800260a:	00db      	lsls	r3, r3, #3
 800260c:	4413      	add	r3, r2
 800260e:	009b      	lsls	r3, r3, #2
 8002610:	3310      	adds	r3, #16
 8002612:	68fa      	ldr	r2, [r7, #12]
 8002614:	4413      	add	r3, r2
 8002616:	3304      	adds	r3, #4
 8002618:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	687a      	ldr	r2, [r7, #4]
 800261e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	683a      	ldr	r2, [r7, #0]
 8002624:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	2200      	movs	r2, #0
 800262a:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	2201      	movs	r2, #1
 8002630:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002632:	7afb      	ldrb	r3, [r7, #11]
 8002634:	f003 030f 	and.w	r3, r3, #15
 8002638:	b2da      	uxtb	r2, r3
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	799b      	ldrb	r3, [r3, #6]
 8002642:	2b01      	cmp	r3, #1
 8002644:	d102      	bne.n	800264c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002646:	687a      	ldr	r2, [r7, #4]
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	6818      	ldr	r0, [r3, #0]
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	799b      	ldrb	r3, [r3, #6]
 8002654:	461a      	mov	r2, r3
 8002656:	6979      	ldr	r1, [r7, #20]
 8002658:	f003 f8be 	bl	80057d8 <USB_EPStartXfer>

  return HAL_OK;
 800265c:	2300      	movs	r3, #0
}
 800265e:	4618      	mov	r0, r3
 8002660:	3718      	adds	r7, #24
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}

08002666 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002666:	b580      	push	{r7, lr}
 8002668:	b084      	sub	sp, #16
 800266a:	af00      	add	r7, sp, #0
 800266c:	6078      	str	r0, [r7, #4]
 800266e:	460b      	mov	r3, r1
 8002670:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002672:	78fb      	ldrb	r3, [r7, #3]
 8002674:	f003 030f 	and.w	r3, r3, #15
 8002678:	687a      	ldr	r2, [r7, #4]
 800267a:	7912      	ldrb	r2, [r2, #4]
 800267c:	4293      	cmp	r3, r2
 800267e:	d901      	bls.n	8002684 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002680:	2301      	movs	r3, #1
 8002682:	e04f      	b.n	8002724 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002684:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002688:	2b00      	cmp	r3, #0
 800268a:	da0f      	bge.n	80026ac <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800268c:	78fb      	ldrb	r3, [r7, #3]
 800268e:	f003 020f 	and.w	r2, r3, #15
 8002692:	4613      	mov	r3, r2
 8002694:	00db      	lsls	r3, r3, #3
 8002696:	4413      	add	r3, r2
 8002698:	009b      	lsls	r3, r3, #2
 800269a:	3310      	adds	r3, #16
 800269c:	687a      	ldr	r2, [r7, #4]
 800269e:	4413      	add	r3, r2
 80026a0:	3304      	adds	r3, #4
 80026a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	2201      	movs	r2, #1
 80026a8:	705a      	strb	r2, [r3, #1]
 80026aa:	e00d      	b.n	80026c8 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80026ac:	78fa      	ldrb	r2, [r7, #3]
 80026ae:	4613      	mov	r3, r2
 80026b0:	00db      	lsls	r3, r3, #3
 80026b2:	4413      	add	r3, r2
 80026b4:	009b      	lsls	r3, r3, #2
 80026b6:	f503 7314 	add.w	r3, r3, #592	; 0x250
 80026ba:	687a      	ldr	r2, [r7, #4]
 80026bc:	4413      	add	r3, r2
 80026be:	3304      	adds	r3, #4
 80026c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2200      	movs	r2, #0
 80026c6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	2201      	movs	r2, #1
 80026cc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80026ce:	78fb      	ldrb	r3, [r7, #3]
 80026d0:	f003 030f 	and.w	r3, r3, #15
 80026d4:	b2da      	uxtb	r2, r3
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 80026e0:	2b01      	cmp	r3, #1
 80026e2:	d101      	bne.n	80026e8 <HAL_PCD_EP_SetStall+0x82>
 80026e4:	2302      	movs	r3, #2
 80026e6:	e01d      	b.n	8002724 <HAL_PCD_EP_SetStall+0xbe>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2201      	movs	r2, #1
 80026ec:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	68f9      	ldr	r1, [r7, #12]
 80026f6:	4618      	mov	r0, r3
 80026f8:	f003 fc46 	bl	8005f88 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80026fc:	78fb      	ldrb	r3, [r7, #3]
 80026fe:	f003 030f 	and.w	r3, r3, #15
 8002702:	2b00      	cmp	r3, #0
 8002704:	d109      	bne.n	800271a <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6818      	ldr	r0, [r3, #0]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	7999      	ldrb	r1, [r3, #6]
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	f203 439c 	addw	r3, r3, #1180	; 0x49c
 8002714:	461a      	mov	r2, r3
 8002716:	f003 fe37 	bl	8006388 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2200      	movs	r2, #0
 800271e:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

  return HAL_OK;
 8002722:	2300      	movs	r3, #0
}
 8002724:	4618      	mov	r0, r3
 8002726:	3710      	adds	r7, #16
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}

0800272c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b084      	sub	sp, #16
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
 8002734:	460b      	mov	r3, r1
 8002736:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002738:	78fb      	ldrb	r3, [r7, #3]
 800273a:	f003 030f 	and.w	r3, r3, #15
 800273e:	687a      	ldr	r2, [r7, #4]
 8002740:	7912      	ldrb	r2, [r2, #4]
 8002742:	4293      	cmp	r3, r2
 8002744:	d901      	bls.n	800274a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002746:	2301      	movs	r3, #1
 8002748:	e042      	b.n	80027d0 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800274a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800274e:	2b00      	cmp	r3, #0
 8002750:	da0f      	bge.n	8002772 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002752:	78fb      	ldrb	r3, [r7, #3]
 8002754:	f003 020f 	and.w	r2, r3, #15
 8002758:	4613      	mov	r3, r2
 800275a:	00db      	lsls	r3, r3, #3
 800275c:	4413      	add	r3, r2
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	3310      	adds	r3, #16
 8002762:	687a      	ldr	r2, [r7, #4]
 8002764:	4413      	add	r3, r2
 8002766:	3304      	adds	r3, #4
 8002768:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	2201      	movs	r2, #1
 800276e:	705a      	strb	r2, [r3, #1]
 8002770:	e00f      	b.n	8002792 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002772:	78fb      	ldrb	r3, [r7, #3]
 8002774:	f003 020f 	and.w	r2, r3, #15
 8002778:	4613      	mov	r3, r2
 800277a:	00db      	lsls	r3, r3, #3
 800277c:	4413      	add	r3, r2
 800277e:	009b      	lsls	r3, r3, #2
 8002780:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8002784:	687a      	ldr	r2, [r7, #4]
 8002786:	4413      	add	r3, r2
 8002788:	3304      	adds	r3, #4
 800278a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	2200      	movs	r2, #0
 8002790:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2200      	movs	r2, #0
 8002796:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002798:	78fb      	ldrb	r3, [r7, #3]
 800279a:	f003 030f 	and.w	r3, r3, #15
 800279e:	b2da      	uxtb	r2, r3
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	d101      	bne.n	80027b2 <HAL_PCD_EP_ClrStall+0x86>
 80027ae:	2302      	movs	r3, #2
 80027b0:	e00e      	b.n	80027d0 <HAL_PCD_EP_ClrStall+0xa4>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2201      	movs	r2, #1
 80027b6:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	68f9      	ldr	r1, [r7, #12]
 80027c0:	4618      	mov	r0, r3
 80027c2:	f003 fc4f 	bl	8006064 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2200      	movs	r2, #0
 80027ca:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

  return HAL_OK;
 80027ce:	2300      	movs	r3, #0
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	3710      	adds	r7, #16
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}

080027d8 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b084      	sub	sp, #16
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
 80027e0:	460b      	mov	r3, r1
 80027e2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80027e4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	da0c      	bge.n	8002806 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80027ec:	78fb      	ldrb	r3, [r7, #3]
 80027ee:	f003 020f 	and.w	r2, r3, #15
 80027f2:	4613      	mov	r3, r2
 80027f4:	00db      	lsls	r3, r3, #3
 80027f6:	4413      	add	r3, r2
 80027f8:	009b      	lsls	r3, r3, #2
 80027fa:	3310      	adds	r3, #16
 80027fc:	687a      	ldr	r2, [r7, #4]
 80027fe:	4413      	add	r3, r2
 8002800:	3304      	adds	r3, #4
 8002802:	60fb      	str	r3, [r7, #12]
 8002804:	e00c      	b.n	8002820 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002806:	78fb      	ldrb	r3, [r7, #3]
 8002808:	f003 020f 	and.w	r2, r3, #15
 800280c:	4613      	mov	r3, r2
 800280e:	00db      	lsls	r3, r3, #3
 8002810:	4413      	add	r3, r2
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8002818:	687a      	ldr	r2, [r7, #4]
 800281a:	4413      	add	r3, r2
 800281c:	3304      	adds	r3, #4
 800281e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	68f9      	ldr	r1, [r7, #12]
 8002826:	4618      	mov	r0, r3
 8002828:	f003 fa6e 	bl	8005d08 <USB_EPStopXfer>
 800282c:	4603      	mov	r3, r0
 800282e:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002830:	7afb      	ldrb	r3, [r7, #11]
}
 8002832:	4618      	mov	r0, r3
 8002834:	3710      	adds	r7, #16
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}

0800283a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800283a:	b580      	push	{r7, lr}
 800283c:	b08a      	sub	sp, #40	; 0x28
 800283e:	af02      	add	r7, sp, #8
 8002840:	6078      	str	r0, [r7, #4]
 8002842:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800284e:	683a      	ldr	r2, [r7, #0]
 8002850:	4613      	mov	r3, r2
 8002852:	00db      	lsls	r3, r3, #3
 8002854:	4413      	add	r3, r2
 8002856:	009b      	lsls	r3, r3, #2
 8002858:	3310      	adds	r3, #16
 800285a:	687a      	ldr	r2, [r7, #4]
 800285c:	4413      	add	r3, r2
 800285e:	3304      	adds	r3, #4
 8002860:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	695a      	ldr	r2, [r3, #20]
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	691b      	ldr	r3, [r3, #16]
 800286a:	429a      	cmp	r2, r3
 800286c:	d901      	bls.n	8002872 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800286e:	2301      	movs	r3, #1
 8002870:	e06b      	b.n	800294a <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	691a      	ldr	r2, [r3, #16]
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	695b      	ldr	r3, [r3, #20]
 800287a:	1ad3      	subs	r3, r2, r3
 800287c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	69fa      	ldr	r2, [r7, #28]
 8002884:	429a      	cmp	r2, r3
 8002886:	d902      	bls.n	800288e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	689b      	ldr	r3, [r3, #8]
 800288c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800288e:	69fb      	ldr	r3, [r7, #28]
 8002890:	3303      	adds	r3, #3
 8002892:	089b      	lsrs	r3, r3, #2
 8002894:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002896:	e02a      	b.n	80028ee <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	691a      	ldr	r2, [r3, #16]
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	695b      	ldr	r3, [r3, #20]
 80028a0:	1ad3      	subs	r3, r2, r3
 80028a2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	69fa      	ldr	r2, [r7, #28]
 80028aa:	429a      	cmp	r2, r3
 80028ac:	d902      	bls.n	80028b4 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80028b4:	69fb      	ldr	r3, [r7, #28]
 80028b6:	3303      	adds	r3, #3
 80028b8:	089b      	lsrs	r3, r3, #2
 80028ba:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	68d9      	ldr	r1, [r3, #12]
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	b2da      	uxtb	r2, r3
 80028c4:	69fb      	ldr	r3, [r7, #28]
 80028c6:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80028cc:	9300      	str	r3, [sp, #0]
 80028ce:	4603      	mov	r3, r0
 80028d0:	6978      	ldr	r0, [r7, #20]
 80028d2:	f003 fac3 	bl	8005e5c <USB_WritePacket>

    ep->xfer_buff  += len;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	68da      	ldr	r2, [r3, #12]
 80028da:	69fb      	ldr	r3, [r7, #28]
 80028dc:	441a      	add	r2, r3
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	695a      	ldr	r2, [r3, #20]
 80028e6:	69fb      	ldr	r3, [r7, #28]
 80028e8:	441a      	add	r2, r3
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	015a      	lsls	r2, r3, #5
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	4413      	add	r3, r2
 80028f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80028fa:	699b      	ldr	r3, [r3, #24]
 80028fc:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80028fe:	69ba      	ldr	r2, [r7, #24]
 8002900:	429a      	cmp	r2, r3
 8002902:	d809      	bhi.n	8002918 <PCD_WriteEmptyTxFifo+0xde>
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	695a      	ldr	r2, [r3, #20]
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800290c:	429a      	cmp	r2, r3
 800290e:	d203      	bcs.n	8002918 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	691b      	ldr	r3, [r3, #16]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d1bf      	bne.n	8002898 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	691a      	ldr	r2, [r3, #16]
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	695b      	ldr	r3, [r3, #20]
 8002920:	429a      	cmp	r2, r3
 8002922:	d811      	bhi.n	8002948 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	f003 030f 	and.w	r3, r3, #15
 800292a:	2201      	movs	r2, #1
 800292c:	fa02 f303 	lsl.w	r3, r2, r3
 8002930:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002932:	693b      	ldr	r3, [r7, #16]
 8002934:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002938:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800293a:	68bb      	ldr	r3, [r7, #8]
 800293c:	43db      	mvns	r3, r3
 800293e:	6939      	ldr	r1, [r7, #16]
 8002940:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8002944:	4013      	ands	r3, r2
 8002946:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8002948:	2300      	movs	r3, #0
}
 800294a:	4618      	mov	r0, r3
 800294c:	3720      	adds	r7, #32
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}
	...

08002954 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b088      	sub	sp, #32
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
 800295c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002964:	69fb      	ldr	r3, [r7, #28]
 8002966:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002968:	69fb      	ldr	r3, [r7, #28]
 800296a:	333c      	adds	r3, #60	; 0x3c
 800296c:	3304      	adds	r3, #4
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	015a      	lsls	r2, r3, #5
 8002976:	69bb      	ldr	r3, [r7, #24]
 8002978:	4413      	add	r3, r2
 800297a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	799b      	ldrb	r3, [r3, #6]
 8002986:	2b01      	cmp	r3, #1
 8002988:	d17b      	bne.n	8002a82 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800298a:	693b      	ldr	r3, [r7, #16]
 800298c:	f003 0308 	and.w	r3, r3, #8
 8002990:	2b00      	cmp	r3, #0
 8002992:	d015      	beq.n	80029c0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002994:	697b      	ldr	r3, [r7, #20]
 8002996:	4a61      	ldr	r2, [pc, #388]	; (8002b1c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002998:	4293      	cmp	r3, r2
 800299a:	f240 80b9 	bls.w	8002b10 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	f000 80b3 	beq.w	8002b10 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	015a      	lsls	r2, r3, #5
 80029ae:	69bb      	ldr	r3, [r7, #24]
 80029b0:	4413      	add	r3, r2
 80029b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80029b6:	461a      	mov	r2, r3
 80029b8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80029bc:	6093      	str	r3, [r2, #8]
 80029be:	e0a7      	b.n	8002b10 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	f003 0320 	and.w	r3, r3, #32
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d009      	beq.n	80029de <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	015a      	lsls	r2, r3, #5
 80029ce:	69bb      	ldr	r3, [r7, #24]
 80029d0:	4413      	add	r3, r2
 80029d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80029d6:	461a      	mov	r2, r3
 80029d8:	2320      	movs	r3, #32
 80029da:	6093      	str	r3, [r2, #8]
 80029dc:	e098      	b.n	8002b10 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	f040 8093 	bne.w	8002b10 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80029ea:	697b      	ldr	r3, [r7, #20]
 80029ec:	4a4b      	ldr	r2, [pc, #300]	; (8002b1c <PCD_EP_OutXfrComplete_int+0x1c8>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d90f      	bls.n	8002a12 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d00a      	beq.n	8002a12 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	015a      	lsls	r2, r3, #5
 8002a00:	69bb      	ldr	r3, [r7, #24]
 8002a02:	4413      	add	r3, r2
 8002a04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002a08:	461a      	mov	r2, r3
 8002a0a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002a0e:	6093      	str	r3, [r2, #8]
 8002a10:	e07e      	b.n	8002b10 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8002a12:	683a      	ldr	r2, [r7, #0]
 8002a14:	4613      	mov	r3, r2
 8002a16:	00db      	lsls	r3, r3, #3
 8002a18:	4413      	add	r3, r2
 8002a1a:	009b      	lsls	r3, r3, #2
 8002a1c:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8002a20:	687a      	ldr	r2, [r7, #4]
 8002a22:	4413      	add	r3, r2
 8002a24:	3304      	adds	r3, #4
 8002a26:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	6a1a      	ldr	r2, [r3, #32]
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	0159      	lsls	r1, r3, #5
 8002a30:	69bb      	ldr	r3, [r7, #24]
 8002a32:	440b      	add	r3, r1
 8002a34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002a38:	691b      	ldr	r3, [r3, #16]
 8002a3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a3e:	1ad2      	subs	r2, r2, r3
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d114      	bne.n	8002a74 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	691b      	ldr	r3, [r3, #16]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d109      	bne.n	8002a66 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6818      	ldr	r0, [r3, #0]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	f203 439c 	addw	r3, r3, #1180	; 0x49c
 8002a5c:	461a      	mov	r2, r3
 8002a5e:	2101      	movs	r1, #1
 8002a60:	f003 fc92 	bl	8006388 <USB_EP0_OutStart>
 8002a64:	e006      	b.n	8002a74 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	68da      	ldr	r2, [r3, #12]
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	695b      	ldr	r3, [r3, #20]
 8002a6e:	441a      	add	r2, r3
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	b2db      	uxtb	r3, r3
 8002a78:	4619      	mov	r1, r3
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f006 fd1a 	bl	80094b4 <HAL_PCD_DataOutStageCallback>
 8002a80:	e046      	b.n	8002b10 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002a82:	697b      	ldr	r3, [r7, #20]
 8002a84:	4a26      	ldr	r2, [pc, #152]	; (8002b20 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d124      	bne.n	8002ad4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d00a      	beq.n	8002aaa <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	015a      	lsls	r2, r3, #5
 8002a98:	69bb      	ldr	r3, [r7, #24]
 8002a9a:	4413      	add	r3, r2
 8002a9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002aa0:	461a      	mov	r2, r3
 8002aa2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002aa6:	6093      	str	r3, [r2, #8]
 8002aa8:	e032      	b.n	8002b10 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	f003 0320 	and.w	r3, r3, #32
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d008      	beq.n	8002ac6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	015a      	lsls	r2, r3, #5
 8002ab8:	69bb      	ldr	r3, [r7, #24]
 8002aba:	4413      	add	r3, r2
 8002abc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002ac0:	461a      	mov	r2, r3
 8002ac2:	2320      	movs	r3, #32
 8002ac4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	4619      	mov	r1, r3
 8002acc:	6878      	ldr	r0, [r7, #4]
 8002ace:	f006 fcf1 	bl	80094b4 <HAL_PCD_DataOutStageCallback>
 8002ad2:	e01d      	b.n	8002b10 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d114      	bne.n	8002b04 <PCD_EP_OutXfrComplete_int+0x1b0>
 8002ada:	6879      	ldr	r1, [r7, #4]
 8002adc:	683a      	ldr	r2, [r7, #0]
 8002ade:	4613      	mov	r3, r2
 8002ae0:	00db      	lsls	r3, r3, #3
 8002ae2:	4413      	add	r3, r2
 8002ae4:	009b      	lsls	r3, r3, #2
 8002ae6:	440b      	add	r3, r1
 8002ae8:	f503 7319 	add.w	r3, r3, #612	; 0x264
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d108      	bne.n	8002b04 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6818      	ldr	r0, [r3, #0]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	f203 439c 	addw	r3, r3, #1180	; 0x49c
 8002afc:	461a      	mov	r2, r3
 8002afe:	2100      	movs	r1, #0
 8002b00:	f003 fc42 	bl	8006388 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	b2db      	uxtb	r3, r3
 8002b08:	4619      	mov	r1, r3
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	f006 fcd2 	bl	80094b4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002b10:	2300      	movs	r3, #0
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	3720      	adds	r7, #32
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}
 8002b1a:	bf00      	nop
 8002b1c:	4f54300a 	.word	0x4f54300a
 8002b20:	4f54310a 	.word	0x4f54310a

08002b24 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b086      	sub	sp, #24
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
 8002b2c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	333c      	adds	r3, #60	; 0x3c
 8002b3c:	3304      	adds	r3, #4
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	015a      	lsls	r2, r3, #5
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	4413      	add	r3, r2
 8002b4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	4a15      	ldr	r2, [pc, #84]	; (8002bac <PCD_EP_OutSetupPacket_int+0x88>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d90e      	bls.n	8002b78 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d009      	beq.n	8002b78 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	015a      	lsls	r2, r3, #5
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	4413      	add	r3, r2
 8002b6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002b70:	461a      	mov	r2, r3
 8002b72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002b76:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002b78:	6878      	ldr	r0, [r7, #4]
 8002b7a:	f006 fc89 	bl	8009490 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	4a0a      	ldr	r2, [pc, #40]	; (8002bac <PCD_EP_OutSetupPacket_int+0x88>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d90c      	bls.n	8002ba0 <PCD_EP_OutSetupPacket_int+0x7c>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	799b      	ldrb	r3, [r3, #6]
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d108      	bne.n	8002ba0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6818      	ldr	r0, [r3, #0]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	f203 439c 	addw	r3, r3, #1180	; 0x49c
 8002b98:	461a      	mov	r2, r3
 8002b9a:	2101      	movs	r1, #1
 8002b9c:	f003 fbf4 	bl	8006388 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002ba0:	2300      	movs	r3, #0
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	3718      	adds	r7, #24
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}
 8002baa:	bf00      	nop
 8002bac:	4f54300a 	.word	0x4f54300a

08002bb0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b085      	sub	sp, #20
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
 8002bb8:	460b      	mov	r3, r1
 8002bba:	70fb      	strb	r3, [r7, #3]
 8002bbc:	4613      	mov	r3, r2
 8002bbe:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bc6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002bc8:	78fb      	ldrb	r3, [r7, #3]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d107      	bne.n	8002bde <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002bce:	883b      	ldrh	r3, [r7, #0]
 8002bd0:	0419      	lsls	r1, r3, #16
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	68ba      	ldr	r2, [r7, #8]
 8002bd8:	430a      	orrs	r2, r1
 8002bda:	629a      	str	r2, [r3, #40]	; 0x28
 8002bdc:	e028      	b.n	8002c30 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002be4:	0c1b      	lsrs	r3, r3, #16
 8002be6:	68ba      	ldr	r2, [r7, #8]
 8002be8:	4413      	add	r3, r2
 8002bea:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002bec:	2300      	movs	r3, #0
 8002bee:	73fb      	strb	r3, [r7, #15]
 8002bf0:	e00d      	b.n	8002c0e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	7bfb      	ldrb	r3, [r7, #15]
 8002bf8:	3340      	adds	r3, #64	; 0x40
 8002bfa:	009b      	lsls	r3, r3, #2
 8002bfc:	4413      	add	r3, r2
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	0c1b      	lsrs	r3, r3, #16
 8002c02:	68ba      	ldr	r2, [r7, #8]
 8002c04:	4413      	add	r3, r2
 8002c06:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002c08:	7bfb      	ldrb	r3, [r7, #15]
 8002c0a:	3301      	adds	r3, #1
 8002c0c:	73fb      	strb	r3, [r7, #15]
 8002c0e:	7bfa      	ldrb	r2, [r7, #15]
 8002c10:	78fb      	ldrb	r3, [r7, #3]
 8002c12:	3b01      	subs	r3, #1
 8002c14:	429a      	cmp	r2, r3
 8002c16:	d3ec      	bcc.n	8002bf2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002c18:	883b      	ldrh	r3, [r7, #0]
 8002c1a:	0418      	lsls	r0, r3, #16
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6819      	ldr	r1, [r3, #0]
 8002c20:	78fb      	ldrb	r3, [r7, #3]
 8002c22:	3b01      	subs	r3, #1
 8002c24:	68ba      	ldr	r2, [r7, #8]
 8002c26:	4302      	orrs	r2, r0
 8002c28:	3340      	adds	r3, #64	; 0x40
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	440b      	add	r3, r1
 8002c2e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002c30:	2300      	movs	r3, #0
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	3714      	adds	r7, #20
 8002c36:	46bd      	mov	sp, r7
 8002c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3c:	4770      	bx	lr

08002c3e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002c3e:	b480      	push	{r7}
 8002c40:	b083      	sub	sp, #12
 8002c42:	af00      	add	r7, sp, #0
 8002c44:	6078      	str	r0, [r7, #4]
 8002c46:	460b      	mov	r3, r1
 8002c48:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	887a      	ldrh	r2, [r7, #2]
 8002c50:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002c52:	2300      	movs	r3, #0
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	370c      	adds	r7, #12
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr

08002c60 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b083      	sub	sp, #12
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
 8002c68:	460b      	mov	r3, r1
 8002c6a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8002c6c:	bf00      	nop
 8002c6e:	370c      	adds	r7, #12
 8002c70:	46bd      	mov	sp, r7
 8002c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c76:	4770      	bx	lr

08002c78 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b086      	sub	sp, #24
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d101      	bne.n	8002c8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
 8002c88:	e267      	b.n	800315a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f003 0301 	and.w	r3, r3, #1
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d075      	beq.n	8002d82 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002c96:	4b88      	ldr	r3, [pc, #544]	; (8002eb8 <HAL_RCC_OscConfig+0x240>)
 8002c98:	689b      	ldr	r3, [r3, #8]
 8002c9a:	f003 030c 	and.w	r3, r3, #12
 8002c9e:	2b04      	cmp	r3, #4
 8002ca0:	d00c      	beq.n	8002cbc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ca2:	4b85      	ldr	r3, [pc, #532]	; (8002eb8 <HAL_RCC_OscConfig+0x240>)
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002caa:	2b08      	cmp	r3, #8
 8002cac:	d112      	bne.n	8002cd4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cae:	4b82      	ldr	r3, [pc, #520]	; (8002eb8 <HAL_RCC_OscConfig+0x240>)
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cb6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002cba:	d10b      	bne.n	8002cd4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cbc:	4b7e      	ldr	r3, [pc, #504]	; (8002eb8 <HAL_RCC_OscConfig+0x240>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d05b      	beq.n	8002d80 <HAL_RCC_OscConfig+0x108>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d157      	bne.n	8002d80 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	e242      	b.n	800315a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002cdc:	d106      	bne.n	8002cec <HAL_RCC_OscConfig+0x74>
 8002cde:	4b76      	ldr	r3, [pc, #472]	; (8002eb8 <HAL_RCC_OscConfig+0x240>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a75      	ldr	r2, [pc, #468]	; (8002eb8 <HAL_RCC_OscConfig+0x240>)
 8002ce4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ce8:	6013      	str	r3, [r2, #0]
 8002cea:	e01d      	b.n	8002d28 <HAL_RCC_OscConfig+0xb0>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002cf4:	d10c      	bne.n	8002d10 <HAL_RCC_OscConfig+0x98>
 8002cf6:	4b70      	ldr	r3, [pc, #448]	; (8002eb8 <HAL_RCC_OscConfig+0x240>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4a6f      	ldr	r2, [pc, #444]	; (8002eb8 <HAL_RCC_OscConfig+0x240>)
 8002cfc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d00:	6013      	str	r3, [r2, #0]
 8002d02:	4b6d      	ldr	r3, [pc, #436]	; (8002eb8 <HAL_RCC_OscConfig+0x240>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a6c      	ldr	r2, [pc, #432]	; (8002eb8 <HAL_RCC_OscConfig+0x240>)
 8002d08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d0c:	6013      	str	r3, [r2, #0]
 8002d0e:	e00b      	b.n	8002d28 <HAL_RCC_OscConfig+0xb0>
 8002d10:	4b69      	ldr	r3, [pc, #420]	; (8002eb8 <HAL_RCC_OscConfig+0x240>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a68      	ldr	r2, [pc, #416]	; (8002eb8 <HAL_RCC_OscConfig+0x240>)
 8002d16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d1a:	6013      	str	r3, [r2, #0]
 8002d1c:	4b66      	ldr	r3, [pc, #408]	; (8002eb8 <HAL_RCC_OscConfig+0x240>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a65      	ldr	r2, [pc, #404]	; (8002eb8 <HAL_RCC_OscConfig+0x240>)
 8002d22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d26:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d013      	beq.n	8002d58 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d30:	f7fe f9b0 	bl	8001094 <HAL_GetTick>
 8002d34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d36:	e008      	b.n	8002d4a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d38:	f7fe f9ac 	bl	8001094 <HAL_GetTick>
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	1ad3      	subs	r3, r2, r3
 8002d42:	2b64      	cmp	r3, #100	; 0x64
 8002d44:	d901      	bls.n	8002d4a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002d46:	2303      	movs	r3, #3
 8002d48:	e207      	b.n	800315a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d4a:	4b5b      	ldr	r3, [pc, #364]	; (8002eb8 <HAL_RCC_OscConfig+0x240>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d0f0      	beq.n	8002d38 <HAL_RCC_OscConfig+0xc0>
 8002d56:	e014      	b.n	8002d82 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d58:	f7fe f99c 	bl	8001094 <HAL_GetTick>
 8002d5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d5e:	e008      	b.n	8002d72 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d60:	f7fe f998 	bl	8001094 <HAL_GetTick>
 8002d64:	4602      	mov	r2, r0
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	2b64      	cmp	r3, #100	; 0x64
 8002d6c:	d901      	bls.n	8002d72 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002d6e:	2303      	movs	r3, #3
 8002d70:	e1f3      	b.n	800315a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d72:	4b51      	ldr	r3, [pc, #324]	; (8002eb8 <HAL_RCC_OscConfig+0x240>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d1f0      	bne.n	8002d60 <HAL_RCC_OscConfig+0xe8>
 8002d7e:	e000      	b.n	8002d82 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f003 0302 	and.w	r3, r3, #2
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d063      	beq.n	8002e56 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002d8e:	4b4a      	ldr	r3, [pc, #296]	; (8002eb8 <HAL_RCC_OscConfig+0x240>)
 8002d90:	689b      	ldr	r3, [r3, #8]
 8002d92:	f003 030c 	and.w	r3, r3, #12
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d00b      	beq.n	8002db2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d9a:	4b47      	ldr	r3, [pc, #284]	; (8002eb8 <HAL_RCC_OscConfig+0x240>)
 8002d9c:	689b      	ldr	r3, [r3, #8]
 8002d9e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002da2:	2b08      	cmp	r3, #8
 8002da4:	d11c      	bne.n	8002de0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002da6:	4b44      	ldr	r3, [pc, #272]	; (8002eb8 <HAL_RCC_OscConfig+0x240>)
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d116      	bne.n	8002de0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002db2:	4b41      	ldr	r3, [pc, #260]	; (8002eb8 <HAL_RCC_OscConfig+0x240>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f003 0302 	and.w	r3, r3, #2
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d005      	beq.n	8002dca <HAL_RCC_OscConfig+0x152>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	68db      	ldr	r3, [r3, #12]
 8002dc2:	2b01      	cmp	r3, #1
 8002dc4:	d001      	beq.n	8002dca <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e1c7      	b.n	800315a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dca:	4b3b      	ldr	r3, [pc, #236]	; (8002eb8 <HAL_RCC_OscConfig+0x240>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	691b      	ldr	r3, [r3, #16]
 8002dd6:	00db      	lsls	r3, r3, #3
 8002dd8:	4937      	ldr	r1, [pc, #220]	; (8002eb8 <HAL_RCC_OscConfig+0x240>)
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dde:	e03a      	b.n	8002e56 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	68db      	ldr	r3, [r3, #12]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d020      	beq.n	8002e2a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002de8:	4b34      	ldr	r3, [pc, #208]	; (8002ebc <HAL_RCC_OscConfig+0x244>)
 8002dea:	2201      	movs	r2, #1
 8002dec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dee:	f7fe f951 	bl	8001094 <HAL_GetTick>
 8002df2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002df4:	e008      	b.n	8002e08 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002df6:	f7fe f94d 	bl	8001094 <HAL_GetTick>
 8002dfa:	4602      	mov	r2, r0
 8002dfc:	693b      	ldr	r3, [r7, #16]
 8002dfe:	1ad3      	subs	r3, r2, r3
 8002e00:	2b02      	cmp	r3, #2
 8002e02:	d901      	bls.n	8002e08 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002e04:	2303      	movs	r3, #3
 8002e06:	e1a8      	b.n	800315a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e08:	4b2b      	ldr	r3, [pc, #172]	; (8002eb8 <HAL_RCC_OscConfig+0x240>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f003 0302 	and.w	r3, r3, #2
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d0f0      	beq.n	8002df6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e14:	4b28      	ldr	r3, [pc, #160]	; (8002eb8 <HAL_RCC_OscConfig+0x240>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	691b      	ldr	r3, [r3, #16]
 8002e20:	00db      	lsls	r3, r3, #3
 8002e22:	4925      	ldr	r1, [pc, #148]	; (8002eb8 <HAL_RCC_OscConfig+0x240>)
 8002e24:	4313      	orrs	r3, r2
 8002e26:	600b      	str	r3, [r1, #0]
 8002e28:	e015      	b.n	8002e56 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e2a:	4b24      	ldr	r3, [pc, #144]	; (8002ebc <HAL_RCC_OscConfig+0x244>)
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e30:	f7fe f930 	bl	8001094 <HAL_GetTick>
 8002e34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e36:	e008      	b.n	8002e4a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e38:	f7fe f92c 	bl	8001094 <HAL_GetTick>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	2b02      	cmp	r3, #2
 8002e44:	d901      	bls.n	8002e4a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002e46:	2303      	movs	r3, #3
 8002e48:	e187      	b.n	800315a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e4a:	4b1b      	ldr	r3, [pc, #108]	; (8002eb8 <HAL_RCC_OscConfig+0x240>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f003 0302 	and.w	r3, r3, #2
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d1f0      	bne.n	8002e38 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f003 0308 	and.w	r3, r3, #8
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d036      	beq.n	8002ed0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	695b      	ldr	r3, [r3, #20]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d016      	beq.n	8002e98 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e6a:	4b15      	ldr	r3, [pc, #84]	; (8002ec0 <HAL_RCC_OscConfig+0x248>)
 8002e6c:	2201      	movs	r2, #1
 8002e6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e70:	f7fe f910 	bl	8001094 <HAL_GetTick>
 8002e74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e76:	e008      	b.n	8002e8a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e78:	f7fe f90c 	bl	8001094 <HAL_GetTick>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	1ad3      	subs	r3, r2, r3
 8002e82:	2b02      	cmp	r3, #2
 8002e84:	d901      	bls.n	8002e8a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002e86:	2303      	movs	r3, #3
 8002e88:	e167      	b.n	800315a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e8a:	4b0b      	ldr	r3, [pc, #44]	; (8002eb8 <HAL_RCC_OscConfig+0x240>)
 8002e8c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e8e:	f003 0302 	and.w	r3, r3, #2
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d0f0      	beq.n	8002e78 <HAL_RCC_OscConfig+0x200>
 8002e96:	e01b      	b.n	8002ed0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e98:	4b09      	ldr	r3, [pc, #36]	; (8002ec0 <HAL_RCC_OscConfig+0x248>)
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e9e:	f7fe f8f9 	bl	8001094 <HAL_GetTick>
 8002ea2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ea4:	e00e      	b.n	8002ec4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ea6:	f7fe f8f5 	bl	8001094 <HAL_GetTick>
 8002eaa:	4602      	mov	r2, r0
 8002eac:	693b      	ldr	r3, [r7, #16]
 8002eae:	1ad3      	subs	r3, r2, r3
 8002eb0:	2b02      	cmp	r3, #2
 8002eb2:	d907      	bls.n	8002ec4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002eb4:	2303      	movs	r3, #3
 8002eb6:	e150      	b.n	800315a <HAL_RCC_OscConfig+0x4e2>
 8002eb8:	40023800 	.word	0x40023800
 8002ebc:	42470000 	.word	0x42470000
 8002ec0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ec4:	4b88      	ldr	r3, [pc, #544]	; (80030e8 <HAL_RCC_OscConfig+0x470>)
 8002ec6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ec8:	f003 0302 	and.w	r3, r3, #2
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d1ea      	bne.n	8002ea6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f003 0304 	and.w	r3, r3, #4
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	f000 8097 	beq.w	800300c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ee2:	4b81      	ldr	r3, [pc, #516]	; (80030e8 <HAL_RCC_OscConfig+0x470>)
 8002ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ee6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d10f      	bne.n	8002f0e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002eee:	2300      	movs	r3, #0
 8002ef0:	60bb      	str	r3, [r7, #8]
 8002ef2:	4b7d      	ldr	r3, [pc, #500]	; (80030e8 <HAL_RCC_OscConfig+0x470>)
 8002ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef6:	4a7c      	ldr	r2, [pc, #496]	; (80030e8 <HAL_RCC_OscConfig+0x470>)
 8002ef8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002efc:	6413      	str	r3, [r2, #64]	; 0x40
 8002efe:	4b7a      	ldr	r3, [pc, #488]	; (80030e8 <HAL_RCC_OscConfig+0x470>)
 8002f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f06:	60bb      	str	r3, [r7, #8]
 8002f08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f0e:	4b77      	ldr	r3, [pc, #476]	; (80030ec <HAL_RCC_OscConfig+0x474>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d118      	bne.n	8002f4c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f1a:	4b74      	ldr	r3, [pc, #464]	; (80030ec <HAL_RCC_OscConfig+0x474>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a73      	ldr	r2, [pc, #460]	; (80030ec <HAL_RCC_OscConfig+0x474>)
 8002f20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f26:	f7fe f8b5 	bl	8001094 <HAL_GetTick>
 8002f2a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f2c:	e008      	b.n	8002f40 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f2e:	f7fe f8b1 	bl	8001094 <HAL_GetTick>
 8002f32:	4602      	mov	r2, r0
 8002f34:	693b      	ldr	r3, [r7, #16]
 8002f36:	1ad3      	subs	r3, r2, r3
 8002f38:	2b02      	cmp	r3, #2
 8002f3a:	d901      	bls.n	8002f40 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002f3c:	2303      	movs	r3, #3
 8002f3e:	e10c      	b.n	800315a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f40:	4b6a      	ldr	r3, [pc, #424]	; (80030ec <HAL_RCC_OscConfig+0x474>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d0f0      	beq.n	8002f2e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	2b01      	cmp	r3, #1
 8002f52:	d106      	bne.n	8002f62 <HAL_RCC_OscConfig+0x2ea>
 8002f54:	4b64      	ldr	r3, [pc, #400]	; (80030e8 <HAL_RCC_OscConfig+0x470>)
 8002f56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f58:	4a63      	ldr	r2, [pc, #396]	; (80030e8 <HAL_RCC_OscConfig+0x470>)
 8002f5a:	f043 0301 	orr.w	r3, r3, #1
 8002f5e:	6713      	str	r3, [r2, #112]	; 0x70
 8002f60:	e01c      	b.n	8002f9c <HAL_RCC_OscConfig+0x324>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	2b05      	cmp	r3, #5
 8002f68:	d10c      	bne.n	8002f84 <HAL_RCC_OscConfig+0x30c>
 8002f6a:	4b5f      	ldr	r3, [pc, #380]	; (80030e8 <HAL_RCC_OscConfig+0x470>)
 8002f6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f6e:	4a5e      	ldr	r2, [pc, #376]	; (80030e8 <HAL_RCC_OscConfig+0x470>)
 8002f70:	f043 0304 	orr.w	r3, r3, #4
 8002f74:	6713      	str	r3, [r2, #112]	; 0x70
 8002f76:	4b5c      	ldr	r3, [pc, #368]	; (80030e8 <HAL_RCC_OscConfig+0x470>)
 8002f78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f7a:	4a5b      	ldr	r2, [pc, #364]	; (80030e8 <HAL_RCC_OscConfig+0x470>)
 8002f7c:	f043 0301 	orr.w	r3, r3, #1
 8002f80:	6713      	str	r3, [r2, #112]	; 0x70
 8002f82:	e00b      	b.n	8002f9c <HAL_RCC_OscConfig+0x324>
 8002f84:	4b58      	ldr	r3, [pc, #352]	; (80030e8 <HAL_RCC_OscConfig+0x470>)
 8002f86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f88:	4a57      	ldr	r2, [pc, #348]	; (80030e8 <HAL_RCC_OscConfig+0x470>)
 8002f8a:	f023 0301 	bic.w	r3, r3, #1
 8002f8e:	6713      	str	r3, [r2, #112]	; 0x70
 8002f90:	4b55      	ldr	r3, [pc, #340]	; (80030e8 <HAL_RCC_OscConfig+0x470>)
 8002f92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f94:	4a54      	ldr	r2, [pc, #336]	; (80030e8 <HAL_RCC_OscConfig+0x470>)
 8002f96:	f023 0304 	bic.w	r3, r3, #4
 8002f9a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d015      	beq.n	8002fd0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fa4:	f7fe f876 	bl	8001094 <HAL_GetTick>
 8002fa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002faa:	e00a      	b.n	8002fc2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fac:	f7fe f872 	bl	8001094 <HAL_GetTick>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	1ad3      	subs	r3, r2, r3
 8002fb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d901      	bls.n	8002fc2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002fbe:	2303      	movs	r3, #3
 8002fc0:	e0cb      	b.n	800315a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fc2:	4b49      	ldr	r3, [pc, #292]	; (80030e8 <HAL_RCC_OscConfig+0x470>)
 8002fc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fc6:	f003 0302 	and.w	r3, r3, #2
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d0ee      	beq.n	8002fac <HAL_RCC_OscConfig+0x334>
 8002fce:	e014      	b.n	8002ffa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fd0:	f7fe f860 	bl	8001094 <HAL_GetTick>
 8002fd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fd6:	e00a      	b.n	8002fee <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fd8:	f7fe f85c 	bl	8001094 <HAL_GetTick>
 8002fdc:	4602      	mov	r2, r0
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	1ad3      	subs	r3, r2, r3
 8002fe2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d901      	bls.n	8002fee <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002fea:	2303      	movs	r3, #3
 8002fec:	e0b5      	b.n	800315a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fee:	4b3e      	ldr	r3, [pc, #248]	; (80030e8 <HAL_RCC_OscConfig+0x470>)
 8002ff0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ff2:	f003 0302 	and.w	r3, r3, #2
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d1ee      	bne.n	8002fd8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ffa:	7dfb      	ldrb	r3, [r7, #23]
 8002ffc:	2b01      	cmp	r3, #1
 8002ffe:	d105      	bne.n	800300c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003000:	4b39      	ldr	r3, [pc, #228]	; (80030e8 <HAL_RCC_OscConfig+0x470>)
 8003002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003004:	4a38      	ldr	r2, [pc, #224]	; (80030e8 <HAL_RCC_OscConfig+0x470>)
 8003006:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800300a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	699b      	ldr	r3, [r3, #24]
 8003010:	2b00      	cmp	r3, #0
 8003012:	f000 80a1 	beq.w	8003158 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003016:	4b34      	ldr	r3, [pc, #208]	; (80030e8 <HAL_RCC_OscConfig+0x470>)
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	f003 030c 	and.w	r3, r3, #12
 800301e:	2b08      	cmp	r3, #8
 8003020:	d05c      	beq.n	80030dc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	699b      	ldr	r3, [r3, #24]
 8003026:	2b02      	cmp	r3, #2
 8003028:	d141      	bne.n	80030ae <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800302a:	4b31      	ldr	r3, [pc, #196]	; (80030f0 <HAL_RCC_OscConfig+0x478>)
 800302c:	2200      	movs	r2, #0
 800302e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003030:	f7fe f830 	bl	8001094 <HAL_GetTick>
 8003034:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003036:	e008      	b.n	800304a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003038:	f7fe f82c 	bl	8001094 <HAL_GetTick>
 800303c:	4602      	mov	r2, r0
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	1ad3      	subs	r3, r2, r3
 8003042:	2b02      	cmp	r3, #2
 8003044:	d901      	bls.n	800304a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003046:	2303      	movs	r3, #3
 8003048:	e087      	b.n	800315a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800304a:	4b27      	ldr	r3, [pc, #156]	; (80030e8 <HAL_RCC_OscConfig+0x470>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003052:	2b00      	cmp	r3, #0
 8003054:	d1f0      	bne.n	8003038 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	69da      	ldr	r2, [r3, #28]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6a1b      	ldr	r3, [r3, #32]
 800305e:	431a      	orrs	r2, r3
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003064:	019b      	lsls	r3, r3, #6
 8003066:	431a      	orrs	r2, r3
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800306c:	085b      	lsrs	r3, r3, #1
 800306e:	3b01      	subs	r3, #1
 8003070:	041b      	lsls	r3, r3, #16
 8003072:	431a      	orrs	r2, r3
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003078:	061b      	lsls	r3, r3, #24
 800307a:	491b      	ldr	r1, [pc, #108]	; (80030e8 <HAL_RCC_OscConfig+0x470>)
 800307c:	4313      	orrs	r3, r2
 800307e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003080:	4b1b      	ldr	r3, [pc, #108]	; (80030f0 <HAL_RCC_OscConfig+0x478>)
 8003082:	2201      	movs	r2, #1
 8003084:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003086:	f7fe f805 	bl	8001094 <HAL_GetTick>
 800308a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800308c:	e008      	b.n	80030a0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800308e:	f7fe f801 	bl	8001094 <HAL_GetTick>
 8003092:	4602      	mov	r2, r0
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	1ad3      	subs	r3, r2, r3
 8003098:	2b02      	cmp	r3, #2
 800309a:	d901      	bls.n	80030a0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800309c:	2303      	movs	r3, #3
 800309e:	e05c      	b.n	800315a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030a0:	4b11      	ldr	r3, [pc, #68]	; (80030e8 <HAL_RCC_OscConfig+0x470>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d0f0      	beq.n	800308e <HAL_RCC_OscConfig+0x416>
 80030ac:	e054      	b.n	8003158 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030ae:	4b10      	ldr	r3, [pc, #64]	; (80030f0 <HAL_RCC_OscConfig+0x478>)
 80030b0:	2200      	movs	r2, #0
 80030b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030b4:	f7fd ffee 	bl	8001094 <HAL_GetTick>
 80030b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030ba:	e008      	b.n	80030ce <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030bc:	f7fd ffea 	bl	8001094 <HAL_GetTick>
 80030c0:	4602      	mov	r2, r0
 80030c2:	693b      	ldr	r3, [r7, #16]
 80030c4:	1ad3      	subs	r3, r2, r3
 80030c6:	2b02      	cmp	r3, #2
 80030c8:	d901      	bls.n	80030ce <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80030ca:	2303      	movs	r3, #3
 80030cc:	e045      	b.n	800315a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030ce:	4b06      	ldr	r3, [pc, #24]	; (80030e8 <HAL_RCC_OscConfig+0x470>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d1f0      	bne.n	80030bc <HAL_RCC_OscConfig+0x444>
 80030da:	e03d      	b.n	8003158 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	699b      	ldr	r3, [r3, #24]
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d107      	bne.n	80030f4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	e038      	b.n	800315a <HAL_RCC_OscConfig+0x4e2>
 80030e8:	40023800 	.word	0x40023800
 80030ec:	40007000 	.word	0x40007000
 80030f0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80030f4:	4b1b      	ldr	r3, [pc, #108]	; (8003164 <HAL_RCC_OscConfig+0x4ec>)
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	699b      	ldr	r3, [r3, #24]
 80030fe:	2b01      	cmp	r3, #1
 8003100:	d028      	beq.n	8003154 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800310c:	429a      	cmp	r2, r3
 800310e:	d121      	bne.n	8003154 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800311a:	429a      	cmp	r2, r3
 800311c:	d11a      	bne.n	8003154 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800311e:	68fa      	ldr	r2, [r7, #12]
 8003120:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003124:	4013      	ands	r3, r2
 8003126:	687a      	ldr	r2, [r7, #4]
 8003128:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800312a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800312c:	4293      	cmp	r3, r2
 800312e:	d111      	bne.n	8003154 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800313a:	085b      	lsrs	r3, r3, #1
 800313c:	3b01      	subs	r3, #1
 800313e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003140:	429a      	cmp	r2, r3
 8003142:	d107      	bne.n	8003154 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800314e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003150:	429a      	cmp	r2, r3
 8003152:	d001      	beq.n	8003158 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003154:	2301      	movs	r3, #1
 8003156:	e000      	b.n	800315a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003158:	2300      	movs	r3, #0
}
 800315a:	4618      	mov	r0, r3
 800315c:	3718      	adds	r7, #24
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop
 8003164:	40023800 	.word	0x40023800

08003168 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b084      	sub	sp, #16
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d101      	bne.n	800317c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	e0cc      	b.n	8003316 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800317c:	4b68      	ldr	r3, [pc, #416]	; (8003320 <HAL_RCC_ClockConfig+0x1b8>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f003 0307 	and.w	r3, r3, #7
 8003184:	683a      	ldr	r2, [r7, #0]
 8003186:	429a      	cmp	r2, r3
 8003188:	d90c      	bls.n	80031a4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800318a:	4b65      	ldr	r3, [pc, #404]	; (8003320 <HAL_RCC_ClockConfig+0x1b8>)
 800318c:	683a      	ldr	r2, [r7, #0]
 800318e:	b2d2      	uxtb	r2, r2
 8003190:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003192:	4b63      	ldr	r3, [pc, #396]	; (8003320 <HAL_RCC_ClockConfig+0x1b8>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f003 0307 	and.w	r3, r3, #7
 800319a:	683a      	ldr	r2, [r7, #0]
 800319c:	429a      	cmp	r2, r3
 800319e:	d001      	beq.n	80031a4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80031a0:	2301      	movs	r3, #1
 80031a2:	e0b8      	b.n	8003316 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f003 0302 	and.w	r3, r3, #2
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d020      	beq.n	80031f2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f003 0304 	and.w	r3, r3, #4
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d005      	beq.n	80031c8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80031bc:	4b59      	ldr	r3, [pc, #356]	; (8003324 <HAL_RCC_ClockConfig+0x1bc>)
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	4a58      	ldr	r2, [pc, #352]	; (8003324 <HAL_RCC_ClockConfig+0x1bc>)
 80031c2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80031c6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 0308 	and.w	r3, r3, #8
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d005      	beq.n	80031e0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031d4:	4b53      	ldr	r3, [pc, #332]	; (8003324 <HAL_RCC_ClockConfig+0x1bc>)
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	4a52      	ldr	r2, [pc, #328]	; (8003324 <HAL_RCC_ClockConfig+0x1bc>)
 80031da:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80031de:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031e0:	4b50      	ldr	r3, [pc, #320]	; (8003324 <HAL_RCC_ClockConfig+0x1bc>)
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	494d      	ldr	r1, [pc, #308]	; (8003324 <HAL_RCC_ClockConfig+0x1bc>)
 80031ee:	4313      	orrs	r3, r2
 80031f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f003 0301 	and.w	r3, r3, #1
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d044      	beq.n	8003288 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	2b01      	cmp	r3, #1
 8003204:	d107      	bne.n	8003216 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003206:	4b47      	ldr	r3, [pc, #284]	; (8003324 <HAL_RCC_ClockConfig+0x1bc>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800320e:	2b00      	cmp	r3, #0
 8003210:	d119      	bne.n	8003246 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003212:	2301      	movs	r3, #1
 8003214:	e07f      	b.n	8003316 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	2b02      	cmp	r3, #2
 800321c:	d003      	beq.n	8003226 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003222:	2b03      	cmp	r3, #3
 8003224:	d107      	bne.n	8003236 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003226:	4b3f      	ldr	r3, [pc, #252]	; (8003324 <HAL_RCC_ClockConfig+0x1bc>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800322e:	2b00      	cmp	r3, #0
 8003230:	d109      	bne.n	8003246 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003232:	2301      	movs	r3, #1
 8003234:	e06f      	b.n	8003316 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003236:	4b3b      	ldr	r3, [pc, #236]	; (8003324 <HAL_RCC_ClockConfig+0x1bc>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 0302 	and.w	r3, r3, #2
 800323e:	2b00      	cmp	r3, #0
 8003240:	d101      	bne.n	8003246 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003242:	2301      	movs	r3, #1
 8003244:	e067      	b.n	8003316 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003246:	4b37      	ldr	r3, [pc, #220]	; (8003324 <HAL_RCC_ClockConfig+0x1bc>)
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	f023 0203 	bic.w	r2, r3, #3
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	4934      	ldr	r1, [pc, #208]	; (8003324 <HAL_RCC_ClockConfig+0x1bc>)
 8003254:	4313      	orrs	r3, r2
 8003256:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003258:	f7fd ff1c 	bl	8001094 <HAL_GetTick>
 800325c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800325e:	e00a      	b.n	8003276 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003260:	f7fd ff18 	bl	8001094 <HAL_GetTick>
 8003264:	4602      	mov	r2, r0
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	1ad3      	subs	r3, r2, r3
 800326a:	f241 3288 	movw	r2, #5000	; 0x1388
 800326e:	4293      	cmp	r3, r2
 8003270:	d901      	bls.n	8003276 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003272:	2303      	movs	r3, #3
 8003274:	e04f      	b.n	8003316 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003276:	4b2b      	ldr	r3, [pc, #172]	; (8003324 <HAL_RCC_ClockConfig+0x1bc>)
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	f003 020c 	and.w	r2, r3, #12
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	009b      	lsls	r3, r3, #2
 8003284:	429a      	cmp	r2, r3
 8003286:	d1eb      	bne.n	8003260 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003288:	4b25      	ldr	r3, [pc, #148]	; (8003320 <HAL_RCC_ClockConfig+0x1b8>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f003 0307 	and.w	r3, r3, #7
 8003290:	683a      	ldr	r2, [r7, #0]
 8003292:	429a      	cmp	r2, r3
 8003294:	d20c      	bcs.n	80032b0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003296:	4b22      	ldr	r3, [pc, #136]	; (8003320 <HAL_RCC_ClockConfig+0x1b8>)
 8003298:	683a      	ldr	r2, [r7, #0]
 800329a:	b2d2      	uxtb	r2, r2
 800329c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800329e:	4b20      	ldr	r3, [pc, #128]	; (8003320 <HAL_RCC_ClockConfig+0x1b8>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f003 0307 	and.w	r3, r3, #7
 80032a6:	683a      	ldr	r2, [r7, #0]
 80032a8:	429a      	cmp	r2, r3
 80032aa:	d001      	beq.n	80032b0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80032ac:	2301      	movs	r3, #1
 80032ae:	e032      	b.n	8003316 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f003 0304 	and.w	r3, r3, #4
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d008      	beq.n	80032ce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032bc:	4b19      	ldr	r3, [pc, #100]	; (8003324 <HAL_RCC_ClockConfig+0x1bc>)
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	68db      	ldr	r3, [r3, #12]
 80032c8:	4916      	ldr	r1, [pc, #88]	; (8003324 <HAL_RCC_ClockConfig+0x1bc>)
 80032ca:	4313      	orrs	r3, r2
 80032cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f003 0308 	and.w	r3, r3, #8
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d009      	beq.n	80032ee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032da:	4b12      	ldr	r3, [pc, #72]	; (8003324 <HAL_RCC_ClockConfig+0x1bc>)
 80032dc:	689b      	ldr	r3, [r3, #8]
 80032de:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	691b      	ldr	r3, [r3, #16]
 80032e6:	00db      	lsls	r3, r3, #3
 80032e8:	490e      	ldr	r1, [pc, #56]	; (8003324 <HAL_RCC_ClockConfig+0x1bc>)
 80032ea:	4313      	orrs	r3, r2
 80032ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80032ee:	f000 f821 	bl	8003334 <HAL_RCC_GetSysClockFreq>
 80032f2:	4602      	mov	r2, r0
 80032f4:	4b0b      	ldr	r3, [pc, #44]	; (8003324 <HAL_RCC_ClockConfig+0x1bc>)
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	091b      	lsrs	r3, r3, #4
 80032fa:	f003 030f 	and.w	r3, r3, #15
 80032fe:	490a      	ldr	r1, [pc, #40]	; (8003328 <HAL_RCC_ClockConfig+0x1c0>)
 8003300:	5ccb      	ldrb	r3, [r1, r3]
 8003302:	fa22 f303 	lsr.w	r3, r2, r3
 8003306:	4a09      	ldr	r2, [pc, #36]	; (800332c <HAL_RCC_ClockConfig+0x1c4>)
 8003308:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800330a:	4b09      	ldr	r3, [pc, #36]	; (8003330 <HAL_RCC_ClockConfig+0x1c8>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4618      	mov	r0, r3
 8003310:	f7fd fe7c 	bl	800100c <HAL_InitTick>

  return HAL_OK;
 8003314:	2300      	movs	r3, #0
}
 8003316:	4618      	mov	r0, r3
 8003318:	3710      	adds	r7, #16
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}
 800331e:	bf00      	nop
 8003320:	40023c00 	.word	0x40023c00
 8003324:	40023800 	.word	0x40023800
 8003328:	0800a428 	.word	0x0800a428
 800332c:	20000000 	.word	0x20000000
 8003330:	20000004 	.word	0x20000004

08003334 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003334:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003338:	b094      	sub	sp, #80	; 0x50
 800333a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800333c:	2300      	movs	r3, #0
 800333e:	647b      	str	r3, [r7, #68]	; 0x44
 8003340:	2300      	movs	r3, #0
 8003342:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003344:	2300      	movs	r3, #0
 8003346:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003348:	2300      	movs	r3, #0
 800334a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800334c:	4b79      	ldr	r3, [pc, #484]	; (8003534 <HAL_RCC_GetSysClockFreq+0x200>)
 800334e:	689b      	ldr	r3, [r3, #8]
 8003350:	f003 030c 	and.w	r3, r3, #12
 8003354:	2b08      	cmp	r3, #8
 8003356:	d00d      	beq.n	8003374 <HAL_RCC_GetSysClockFreq+0x40>
 8003358:	2b08      	cmp	r3, #8
 800335a:	f200 80e1 	bhi.w	8003520 <HAL_RCC_GetSysClockFreq+0x1ec>
 800335e:	2b00      	cmp	r3, #0
 8003360:	d002      	beq.n	8003368 <HAL_RCC_GetSysClockFreq+0x34>
 8003362:	2b04      	cmp	r3, #4
 8003364:	d003      	beq.n	800336e <HAL_RCC_GetSysClockFreq+0x3a>
 8003366:	e0db      	b.n	8003520 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003368:	4b73      	ldr	r3, [pc, #460]	; (8003538 <HAL_RCC_GetSysClockFreq+0x204>)
 800336a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800336c:	e0db      	b.n	8003526 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800336e:	4b73      	ldr	r3, [pc, #460]	; (800353c <HAL_RCC_GetSysClockFreq+0x208>)
 8003370:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003372:	e0d8      	b.n	8003526 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003374:	4b6f      	ldr	r3, [pc, #444]	; (8003534 <HAL_RCC_GetSysClockFreq+0x200>)
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800337c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800337e:	4b6d      	ldr	r3, [pc, #436]	; (8003534 <HAL_RCC_GetSysClockFreq+0x200>)
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003386:	2b00      	cmp	r3, #0
 8003388:	d063      	beq.n	8003452 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800338a:	4b6a      	ldr	r3, [pc, #424]	; (8003534 <HAL_RCC_GetSysClockFreq+0x200>)
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	099b      	lsrs	r3, r3, #6
 8003390:	2200      	movs	r2, #0
 8003392:	63bb      	str	r3, [r7, #56]	; 0x38
 8003394:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003396:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003398:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800339c:	633b      	str	r3, [r7, #48]	; 0x30
 800339e:	2300      	movs	r3, #0
 80033a0:	637b      	str	r3, [r7, #52]	; 0x34
 80033a2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80033a6:	4622      	mov	r2, r4
 80033a8:	462b      	mov	r3, r5
 80033aa:	f04f 0000 	mov.w	r0, #0
 80033ae:	f04f 0100 	mov.w	r1, #0
 80033b2:	0159      	lsls	r1, r3, #5
 80033b4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80033b8:	0150      	lsls	r0, r2, #5
 80033ba:	4602      	mov	r2, r0
 80033bc:	460b      	mov	r3, r1
 80033be:	4621      	mov	r1, r4
 80033c0:	1a51      	subs	r1, r2, r1
 80033c2:	6139      	str	r1, [r7, #16]
 80033c4:	4629      	mov	r1, r5
 80033c6:	eb63 0301 	sbc.w	r3, r3, r1
 80033ca:	617b      	str	r3, [r7, #20]
 80033cc:	f04f 0200 	mov.w	r2, #0
 80033d0:	f04f 0300 	mov.w	r3, #0
 80033d4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80033d8:	4659      	mov	r1, fp
 80033da:	018b      	lsls	r3, r1, #6
 80033dc:	4651      	mov	r1, sl
 80033de:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80033e2:	4651      	mov	r1, sl
 80033e4:	018a      	lsls	r2, r1, #6
 80033e6:	4651      	mov	r1, sl
 80033e8:	ebb2 0801 	subs.w	r8, r2, r1
 80033ec:	4659      	mov	r1, fp
 80033ee:	eb63 0901 	sbc.w	r9, r3, r1
 80033f2:	f04f 0200 	mov.w	r2, #0
 80033f6:	f04f 0300 	mov.w	r3, #0
 80033fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80033fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003402:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003406:	4690      	mov	r8, r2
 8003408:	4699      	mov	r9, r3
 800340a:	4623      	mov	r3, r4
 800340c:	eb18 0303 	adds.w	r3, r8, r3
 8003410:	60bb      	str	r3, [r7, #8]
 8003412:	462b      	mov	r3, r5
 8003414:	eb49 0303 	adc.w	r3, r9, r3
 8003418:	60fb      	str	r3, [r7, #12]
 800341a:	f04f 0200 	mov.w	r2, #0
 800341e:	f04f 0300 	mov.w	r3, #0
 8003422:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003426:	4629      	mov	r1, r5
 8003428:	024b      	lsls	r3, r1, #9
 800342a:	4621      	mov	r1, r4
 800342c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003430:	4621      	mov	r1, r4
 8003432:	024a      	lsls	r2, r1, #9
 8003434:	4610      	mov	r0, r2
 8003436:	4619      	mov	r1, r3
 8003438:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800343a:	2200      	movs	r2, #0
 800343c:	62bb      	str	r3, [r7, #40]	; 0x28
 800343e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003440:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003444:	f7fc ff14 	bl	8000270 <__aeabi_uldivmod>
 8003448:	4602      	mov	r2, r0
 800344a:	460b      	mov	r3, r1
 800344c:	4613      	mov	r3, r2
 800344e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003450:	e058      	b.n	8003504 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003452:	4b38      	ldr	r3, [pc, #224]	; (8003534 <HAL_RCC_GetSysClockFreq+0x200>)
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	099b      	lsrs	r3, r3, #6
 8003458:	2200      	movs	r2, #0
 800345a:	4618      	mov	r0, r3
 800345c:	4611      	mov	r1, r2
 800345e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003462:	623b      	str	r3, [r7, #32]
 8003464:	2300      	movs	r3, #0
 8003466:	627b      	str	r3, [r7, #36]	; 0x24
 8003468:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800346c:	4642      	mov	r2, r8
 800346e:	464b      	mov	r3, r9
 8003470:	f04f 0000 	mov.w	r0, #0
 8003474:	f04f 0100 	mov.w	r1, #0
 8003478:	0159      	lsls	r1, r3, #5
 800347a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800347e:	0150      	lsls	r0, r2, #5
 8003480:	4602      	mov	r2, r0
 8003482:	460b      	mov	r3, r1
 8003484:	4641      	mov	r1, r8
 8003486:	ebb2 0a01 	subs.w	sl, r2, r1
 800348a:	4649      	mov	r1, r9
 800348c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003490:	f04f 0200 	mov.w	r2, #0
 8003494:	f04f 0300 	mov.w	r3, #0
 8003498:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800349c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80034a0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80034a4:	ebb2 040a 	subs.w	r4, r2, sl
 80034a8:	eb63 050b 	sbc.w	r5, r3, fp
 80034ac:	f04f 0200 	mov.w	r2, #0
 80034b0:	f04f 0300 	mov.w	r3, #0
 80034b4:	00eb      	lsls	r3, r5, #3
 80034b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80034ba:	00e2      	lsls	r2, r4, #3
 80034bc:	4614      	mov	r4, r2
 80034be:	461d      	mov	r5, r3
 80034c0:	4643      	mov	r3, r8
 80034c2:	18e3      	adds	r3, r4, r3
 80034c4:	603b      	str	r3, [r7, #0]
 80034c6:	464b      	mov	r3, r9
 80034c8:	eb45 0303 	adc.w	r3, r5, r3
 80034cc:	607b      	str	r3, [r7, #4]
 80034ce:	f04f 0200 	mov.w	r2, #0
 80034d2:	f04f 0300 	mov.w	r3, #0
 80034d6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80034da:	4629      	mov	r1, r5
 80034dc:	028b      	lsls	r3, r1, #10
 80034de:	4621      	mov	r1, r4
 80034e0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80034e4:	4621      	mov	r1, r4
 80034e6:	028a      	lsls	r2, r1, #10
 80034e8:	4610      	mov	r0, r2
 80034ea:	4619      	mov	r1, r3
 80034ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80034ee:	2200      	movs	r2, #0
 80034f0:	61bb      	str	r3, [r7, #24]
 80034f2:	61fa      	str	r2, [r7, #28]
 80034f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80034f8:	f7fc feba 	bl	8000270 <__aeabi_uldivmod>
 80034fc:	4602      	mov	r2, r0
 80034fe:	460b      	mov	r3, r1
 8003500:	4613      	mov	r3, r2
 8003502:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003504:	4b0b      	ldr	r3, [pc, #44]	; (8003534 <HAL_RCC_GetSysClockFreq+0x200>)
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	0c1b      	lsrs	r3, r3, #16
 800350a:	f003 0303 	and.w	r3, r3, #3
 800350e:	3301      	adds	r3, #1
 8003510:	005b      	lsls	r3, r3, #1
 8003512:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003514:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003516:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003518:	fbb2 f3f3 	udiv	r3, r2, r3
 800351c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800351e:	e002      	b.n	8003526 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003520:	4b05      	ldr	r3, [pc, #20]	; (8003538 <HAL_RCC_GetSysClockFreq+0x204>)
 8003522:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003524:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003526:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003528:	4618      	mov	r0, r3
 800352a:	3750      	adds	r7, #80	; 0x50
 800352c:	46bd      	mov	sp, r7
 800352e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003532:	bf00      	nop
 8003534:	40023800 	.word	0x40023800
 8003538:	00f42400 	.word	0x00f42400
 800353c:	007a1200 	.word	0x007a1200

08003540 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003540:	b480      	push	{r7}
 8003542:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003544:	4b03      	ldr	r3, [pc, #12]	; (8003554 <HAL_RCC_GetHCLKFreq+0x14>)
 8003546:	681b      	ldr	r3, [r3, #0]
}
 8003548:	4618      	mov	r0, r3
 800354a:	46bd      	mov	sp, r7
 800354c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003550:	4770      	bx	lr
 8003552:	bf00      	nop
 8003554:	20000000 	.word	0x20000000

08003558 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800355c:	f7ff fff0 	bl	8003540 <HAL_RCC_GetHCLKFreq>
 8003560:	4602      	mov	r2, r0
 8003562:	4b05      	ldr	r3, [pc, #20]	; (8003578 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	0a9b      	lsrs	r3, r3, #10
 8003568:	f003 0307 	and.w	r3, r3, #7
 800356c:	4903      	ldr	r1, [pc, #12]	; (800357c <HAL_RCC_GetPCLK1Freq+0x24>)
 800356e:	5ccb      	ldrb	r3, [r1, r3]
 8003570:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003574:	4618      	mov	r0, r3
 8003576:	bd80      	pop	{r7, pc}
 8003578:	40023800 	.word	0x40023800
 800357c:	0800a438 	.word	0x0800a438

08003580 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003584:	f7ff ffdc 	bl	8003540 <HAL_RCC_GetHCLKFreq>
 8003588:	4602      	mov	r2, r0
 800358a:	4b05      	ldr	r3, [pc, #20]	; (80035a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800358c:	689b      	ldr	r3, [r3, #8]
 800358e:	0b5b      	lsrs	r3, r3, #13
 8003590:	f003 0307 	and.w	r3, r3, #7
 8003594:	4903      	ldr	r1, [pc, #12]	; (80035a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003596:	5ccb      	ldrb	r3, [r1, r3]
 8003598:	fa22 f303 	lsr.w	r3, r2, r3
}
 800359c:	4618      	mov	r0, r3
 800359e:	bd80      	pop	{r7, pc}
 80035a0:	40023800 	.word	0x40023800
 80035a4:	0800a438 	.word	0x0800a438

080035a8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b086      	sub	sp, #24
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80035b0:	2300      	movs	r3, #0
 80035b2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80035b4:	2300      	movs	r3, #0
 80035b6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f003 0301 	and.w	r3, r3, #1
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d105      	bne.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d035      	beq.n	800363c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80035d0:	4b62      	ldr	r3, [pc, #392]	; (800375c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80035d2:	2200      	movs	r2, #0
 80035d4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80035d6:	f7fd fd5d 	bl	8001094 <HAL_GetTick>
 80035da:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80035dc:	e008      	b.n	80035f0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80035de:	f7fd fd59 	bl	8001094 <HAL_GetTick>
 80035e2:	4602      	mov	r2, r0
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	1ad3      	subs	r3, r2, r3
 80035e8:	2b02      	cmp	r3, #2
 80035ea:	d901      	bls.n	80035f0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80035ec:	2303      	movs	r3, #3
 80035ee:	e0b0      	b.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80035f0:	4b5b      	ldr	r3, [pc, #364]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d1f0      	bne.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	019a      	lsls	r2, r3, #6
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	689b      	ldr	r3, [r3, #8]
 8003606:	071b      	lsls	r3, r3, #28
 8003608:	4955      	ldr	r1, [pc, #340]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800360a:	4313      	orrs	r3, r2
 800360c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003610:	4b52      	ldr	r3, [pc, #328]	; (800375c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8003612:	2201      	movs	r2, #1
 8003614:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003616:	f7fd fd3d 	bl	8001094 <HAL_GetTick>
 800361a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800361c:	e008      	b.n	8003630 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800361e:	f7fd fd39 	bl	8001094 <HAL_GetTick>
 8003622:	4602      	mov	r2, r0
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	1ad3      	subs	r3, r2, r3
 8003628:	2b02      	cmp	r3, #2
 800362a:	d901      	bls.n	8003630 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800362c:	2303      	movs	r3, #3
 800362e:	e090      	b.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003630:	4b4b      	ldr	r3, [pc, #300]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003638:	2b00      	cmp	r3, #0
 800363a:	d0f0      	beq.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f003 0302 	and.w	r3, r3, #2
 8003644:	2b00      	cmp	r3, #0
 8003646:	f000 8083 	beq.w	8003750 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800364a:	2300      	movs	r3, #0
 800364c:	60fb      	str	r3, [r7, #12]
 800364e:	4b44      	ldr	r3, [pc, #272]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003652:	4a43      	ldr	r2, [pc, #268]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003654:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003658:	6413      	str	r3, [r2, #64]	; 0x40
 800365a:	4b41      	ldr	r3, [pc, #260]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800365c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800365e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003662:	60fb      	str	r3, [r7, #12]
 8003664:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003666:	4b3f      	ldr	r3, [pc, #252]	; (8003764 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4a3e      	ldr	r2, [pc, #248]	; (8003764 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800366c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003670:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003672:	f7fd fd0f 	bl	8001094 <HAL_GetTick>
 8003676:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003678:	e008      	b.n	800368c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800367a:	f7fd fd0b 	bl	8001094 <HAL_GetTick>
 800367e:	4602      	mov	r2, r0
 8003680:	697b      	ldr	r3, [r7, #20]
 8003682:	1ad3      	subs	r3, r2, r3
 8003684:	2b02      	cmp	r3, #2
 8003686:	d901      	bls.n	800368c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8003688:	2303      	movs	r3, #3
 800368a:	e062      	b.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800368c:	4b35      	ldr	r3, [pc, #212]	; (8003764 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003694:	2b00      	cmp	r3, #0
 8003696:	d0f0      	beq.n	800367a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003698:	4b31      	ldr	r3, [pc, #196]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800369a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800369c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036a0:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d02f      	beq.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	68db      	ldr	r3, [r3, #12]
 80036ac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036b0:	693a      	ldr	r2, [r7, #16]
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d028      	beq.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80036b6:	4b2a      	ldr	r3, [pc, #168]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80036b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036be:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80036c0:	4b29      	ldr	r3, [pc, #164]	; (8003768 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80036c2:	2201      	movs	r2, #1
 80036c4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80036c6:	4b28      	ldr	r3, [pc, #160]	; (8003768 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80036c8:	2200      	movs	r2, #0
 80036ca:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80036cc:	4a24      	ldr	r2, [pc, #144]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80036ce:	693b      	ldr	r3, [r7, #16]
 80036d0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80036d2:	4b23      	ldr	r3, [pc, #140]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80036d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036d6:	f003 0301 	and.w	r3, r3, #1
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d114      	bne.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80036de:	f7fd fcd9 	bl	8001094 <HAL_GetTick>
 80036e2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036e4:	e00a      	b.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80036e6:	f7fd fcd5 	bl	8001094 <HAL_GetTick>
 80036ea:	4602      	mov	r2, r0
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	1ad3      	subs	r3, r2, r3
 80036f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d901      	bls.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80036f8:	2303      	movs	r3, #3
 80036fa:	e02a      	b.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036fc:	4b18      	ldr	r3, [pc, #96]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80036fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003700:	f003 0302 	and.w	r3, r3, #2
 8003704:	2b00      	cmp	r3, #0
 8003706:	d0ee      	beq.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	68db      	ldr	r3, [r3, #12]
 800370c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003710:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003714:	d10d      	bne.n	8003732 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8003716:	4b12      	ldr	r3, [pc, #72]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	68db      	ldr	r3, [r3, #12]
 8003722:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8003726:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800372a:	490d      	ldr	r1, [pc, #52]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800372c:	4313      	orrs	r3, r2
 800372e:	608b      	str	r3, [r1, #8]
 8003730:	e005      	b.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003732:	4b0b      	ldr	r3, [pc, #44]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	4a0a      	ldr	r2, [pc, #40]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003738:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800373c:	6093      	str	r3, [r2, #8]
 800373e:	4b08      	ldr	r3, [pc, #32]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003740:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	68db      	ldr	r3, [r3, #12]
 8003746:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800374a:	4905      	ldr	r1, [pc, #20]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800374c:	4313      	orrs	r3, r2
 800374e:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003750:	2300      	movs	r3, #0
}
 8003752:	4618      	mov	r0, r3
 8003754:	3718      	adds	r7, #24
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}
 800375a:	bf00      	nop
 800375c:	42470068 	.word	0x42470068
 8003760:	40023800 	.word	0x40023800
 8003764:	40007000 	.word	0x40007000
 8003768:	42470e40 	.word	0x42470e40

0800376c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b084      	sub	sp, #16
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003774:	2301      	movs	r3, #1
 8003776:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d101      	bne.n	8003782 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800377e:	2301      	movs	r3, #1
 8003780:	e073      	b.n	800386a <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	7f5b      	ldrb	r3, [r3, #29]
 8003786:	b2db      	uxtb	r3, r3
 8003788:	2b00      	cmp	r3, #0
 800378a:	d105      	bne.n	8003798 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2200      	movs	r2, #0
 8003790:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003792:	6878      	ldr	r0, [r7, #4]
 8003794:	f7fd fa0c 	bl	8000bb0 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2202      	movs	r2, #2
 800379c:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	68db      	ldr	r3, [r3, #12]
 80037a4:	f003 0310 	and.w	r3, r3, #16
 80037a8:	2b10      	cmp	r3, #16
 80037aa:	d055      	beq.n	8003858 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	22ca      	movs	r2, #202	; 0xca
 80037b2:	625a      	str	r2, [r3, #36]	; 0x24
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	2253      	movs	r2, #83	; 0x53
 80037ba:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80037bc:	6878      	ldr	r0, [r7, #4]
 80037be:	f000 f8dd 	bl	800397c <RTC_EnterInitMode>
 80037c2:	4603      	mov	r3, r0
 80037c4:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80037c6:	7bfb      	ldrb	r3, [r7, #15]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d12c      	bne.n	8003826 <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	687a      	ldr	r2, [r7, #4]
 80037d4:	6812      	ldr	r2, [r2, #0]
 80037d6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80037da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80037de:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	6899      	ldr	r1, [r3, #8]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	685a      	ldr	r2, [r3, #4]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	691b      	ldr	r3, [r3, #16]
 80037ee:	431a      	orrs	r2, r3
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	695b      	ldr	r3, [r3, #20]
 80037f4:	431a      	orrs	r2, r3
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	430a      	orrs	r2, r1
 80037fc:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	687a      	ldr	r2, [r7, #4]
 8003804:	68d2      	ldr	r2, [r2, #12]
 8003806:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	6919      	ldr	r1, [r3, #16]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	041a      	lsls	r2, r3, #16
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	430a      	orrs	r2, r1
 800381a:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800381c:	6878      	ldr	r0, [r7, #4]
 800381e:	f000 f8e4 	bl	80039ea <RTC_ExitInitMode>
 8003822:	4603      	mov	r3, r0
 8003824:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8003826:	7bfb      	ldrb	r3, [r7, #15]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d110      	bne.n	800384e <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800383a:	641a      	str	r2, [r3, #64]	; 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	699a      	ldr	r2, [r3, #24]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	430a      	orrs	r2, r1
 800384c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	22ff      	movs	r2, #255	; 0xff
 8003854:	625a      	str	r2, [r3, #36]	; 0x24
 8003856:	e001      	b.n	800385c <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8003858:	2300      	movs	r3, #0
 800385a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800385c:	7bfb      	ldrb	r3, [r7, #15]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d102      	bne.n	8003868 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2201      	movs	r2, #1
 8003866:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8003868:	7bfb      	ldrb	r3, [r7, #15]
}
 800386a:	4618      	mov	r0, r3
 800386c:	3710      	adds	r7, #16
 800386e:	46bd      	mov	sp, r7
 8003870:	bd80      	pop	{r7, pc}

08003872 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003872:	b580      	push	{r7, lr}
 8003874:	b086      	sub	sp, #24
 8003876:	af00      	add	r7, sp, #0
 8003878:	60f8      	str	r0, [r7, #12]
 800387a:	60b9      	str	r1, [r7, #8]
 800387c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800387e:	2300      	movs	r3, #0
 8003880:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	691b      	ldr	r3, [r3, #16]
 8003892:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80038a4:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80038a8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	0c1b      	lsrs	r3, r3, #16
 80038ae:	b2db      	uxtb	r3, r3
 80038b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80038b4:	b2da      	uxtb	r2, r3
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80038ba:	697b      	ldr	r3, [r7, #20]
 80038bc:	0a1b      	lsrs	r3, r3, #8
 80038be:	b2db      	uxtb	r3, r3
 80038c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80038c4:	b2da      	uxtb	r2, r3
 80038c6:	68bb      	ldr	r3, [r7, #8]
 80038c8:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	b2db      	uxtb	r3, r3
 80038ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80038d2:	b2da      	uxtb	r2, r3
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	0d9b      	lsrs	r3, r3, #22
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	f003 0301 	and.w	r3, r3, #1
 80038e2:	b2da      	uxtb	r2, r3
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d11a      	bne.n	8003924 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80038ee:	68bb      	ldr	r3, [r7, #8]
 80038f0:	781b      	ldrb	r3, [r3, #0]
 80038f2:	4618      	mov	r0, r3
 80038f4:	f000 f89e 	bl	8003a34 <RTC_Bcd2ToByte>
 80038f8:	4603      	mov	r3, r0
 80038fa:	461a      	mov	r2, r3
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	785b      	ldrb	r3, [r3, #1]
 8003904:	4618      	mov	r0, r3
 8003906:	f000 f895 	bl	8003a34 <RTC_Bcd2ToByte>
 800390a:	4603      	mov	r3, r0
 800390c:	461a      	mov	r2, r3
 800390e:	68bb      	ldr	r3, [r7, #8]
 8003910:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	789b      	ldrb	r3, [r3, #2]
 8003916:	4618      	mov	r0, r3
 8003918:	f000 f88c 	bl	8003a34 <RTC_Bcd2ToByte>
 800391c:	4603      	mov	r3, r0
 800391e:	461a      	mov	r2, r3
 8003920:	68bb      	ldr	r3, [r7, #8]
 8003922:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003924:	2300      	movs	r3, #0
}
 8003926:	4618      	mov	r0, r3
 8003928:	3718      	adds	r7, #24
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}
	...

08003930 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b084      	sub	sp, #16
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003938:	2300      	movs	r3, #0
 800393a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a0d      	ldr	r2, [pc, #52]	; (8003978 <HAL_RTC_WaitForSynchro+0x48>)
 8003942:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003944:	f7fd fba6 	bl	8001094 <HAL_GetTick>
 8003948:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800394a:	e009      	b.n	8003960 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800394c:	f7fd fba2 	bl	8001094 <HAL_GetTick>
 8003950:	4602      	mov	r2, r0
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	1ad3      	subs	r3, r2, r3
 8003956:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800395a:	d901      	bls.n	8003960 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800395c:	2303      	movs	r3, #3
 800395e:	e007      	b.n	8003970 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	68db      	ldr	r3, [r3, #12]
 8003966:	f003 0320 	and.w	r3, r3, #32
 800396a:	2b00      	cmp	r3, #0
 800396c:	d0ee      	beq.n	800394c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800396e:	2300      	movs	r3, #0
}
 8003970:	4618      	mov	r0, r3
 8003972:	3710      	adds	r7, #16
 8003974:	46bd      	mov	sp, r7
 8003976:	bd80      	pop	{r7, pc}
 8003978:	00017f5f 	.word	0x00017f5f

0800397c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b084      	sub	sp, #16
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003984:	2300      	movs	r3, #0
 8003986:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003988:	2300      	movs	r3, #0
 800398a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	68db      	ldr	r3, [r3, #12]
 8003992:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003996:	2b00      	cmp	r3, #0
 8003998:	d122      	bne.n	80039e0 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	68da      	ldr	r2, [r3, #12]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80039a8:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80039aa:	f7fd fb73 	bl	8001094 <HAL_GetTick>
 80039ae:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80039b0:	e00c      	b.n	80039cc <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80039b2:	f7fd fb6f 	bl	8001094 <HAL_GetTick>
 80039b6:	4602      	mov	r2, r0
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	1ad3      	subs	r3, r2, r3
 80039bc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80039c0:	d904      	bls.n	80039cc <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2204      	movs	r2, #4
 80039c6:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80039c8:	2301      	movs	r3, #1
 80039ca:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	68db      	ldr	r3, [r3, #12]
 80039d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d102      	bne.n	80039e0 <RTC_EnterInitMode+0x64>
 80039da:	7bfb      	ldrb	r3, [r7, #15]
 80039dc:	2b01      	cmp	r3, #1
 80039de:	d1e8      	bne.n	80039b2 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80039e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80039e2:	4618      	mov	r0, r3
 80039e4:	3710      	adds	r7, #16
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bd80      	pop	{r7, pc}

080039ea <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80039ea:	b580      	push	{r7, lr}
 80039ec:	b084      	sub	sp, #16
 80039ee:	af00      	add	r7, sp, #0
 80039f0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039f2:	2300      	movs	r3, #0
 80039f4:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	68da      	ldr	r2, [r3, #12]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003a04:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	689b      	ldr	r3, [r3, #8]
 8003a0c:	f003 0320 	and.w	r3, r3, #32
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d10a      	bne.n	8003a2a <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003a14:	6878      	ldr	r0, [r7, #4]
 8003a16:	f7ff ff8b 	bl	8003930 <HAL_RTC_WaitForSynchro>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d004      	beq.n	8003a2a <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2204      	movs	r2, #4
 8003a24:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003a2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	3710      	adds	r7, #16
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}

08003a34 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8003a34:	b480      	push	{r7}
 8003a36:	b085      	sub	sp, #20
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8003a42:	79fb      	ldrb	r3, [r7, #7]
 8003a44:	091b      	lsrs	r3, r3, #4
 8003a46:	b2db      	uxtb	r3, r3
 8003a48:	461a      	mov	r2, r3
 8003a4a:	4613      	mov	r3, r2
 8003a4c:	009b      	lsls	r3, r3, #2
 8003a4e:	4413      	add	r3, r2
 8003a50:	005b      	lsls	r3, r3, #1
 8003a52:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	b2da      	uxtb	r2, r3
 8003a58:	79fb      	ldrb	r3, [r7, #7]
 8003a5a:	f003 030f 	and.w	r3, r3, #15
 8003a5e:	b2db      	uxtb	r3, r3
 8003a60:	4413      	add	r3, r2
 8003a62:	b2db      	uxtb	r3, r3
}
 8003a64:	4618      	mov	r0, r3
 8003a66:	3714      	adds	r7, #20
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6e:	4770      	bx	lr

08003a70 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b082      	sub	sp, #8
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d101      	bne.n	8003a82 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003a7e:	2301      	movs	r3, #1
 8003a80:	e07b      	b.n	8003b7a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d108      	bne.n	8003a9c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a92:	d009      	beq.n	8003aa8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2200      	movs	r2, #0
 8003a98:	61da      	str	r2, [r3, #28]
 8003a9a:	e005      	b.n	8003aa8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003ab4:	b2db      	uxtb	r3, r3
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d106      	bne.n	8003ac8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2200      	movs	r2, #0
 8003abe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003ac2:	6878      	ldr	r0, [r7, #4]
 8003ac4:	f7fd f8d4 	bl	8000c70 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2202      	movs	r2, #2
 8003acc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	681a      	ldr	r2, [r3, #0]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ade:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003af0:	431a      	orrs	r2, r3
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	68db      	ldr	r3, [r3, #12]
 8003af6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003afa:	431a      	orrs	r2, r3
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	691b      	ldr	r3, [r3, #16]
 8003b00:	f003 0302 	and.w	r3, r3, #2
 8003b04:	431a      	orrs	r2, r3
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	695b      	ldr	r3, [r3, #20]
 8003b0a:	f003 0301 	and.w	r3, r3, #1
 8003b0e:	431a      	orrs	r2, r3
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	699b      	ldr	r3, [r3, #24]
 8003b14:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b18:	431a      	orrs	r2, r3
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	69db      	ldr	r3, [r3, #28]
 8003b1e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003b22:	431a      	orrs	r2, r3
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6a1b      	ldr	r3, [r3, #32]
 8003b28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b2c:	ea42 0103 	orr.w	r1, r2, r3
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b34:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	430a      	orrs	r2, r1
 8003b3e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	699b      	ldr	r3, [r3, #24]
 8003b44:	0c1b      	lsrs	r3, r3, #16
 8003b46:	f003 0104 	and.w	r1, r3, #4
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b4e:	f003 0210 	and.w	r2, r3, #16
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	430a      	orrs	r2, r1
 8003b58:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	69da      	ldr	r2, [r3, #28]
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b68:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2201      	movs	r2, #1
 8003b74:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003b78:	2300      	movs	r3, #0
}
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	3708      	adds	r7, #8
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}
	...

08003b84 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b088      	sub	sp, #32
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003b9c:	69bb      	ldr	r3, [r7, #24]
 8003b9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d10e      	bne.n	8003bc4 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003ba6:	69bb      	ldr	r3, [r7, #24]
 8003ba8:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d009      	beq.n	8003bc4 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003bb0:	69fb      	ldr	r3, [r7, #28]
 8003bb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d004      	beq.n	8003bc4 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bbe:	6878      	ldr	r0, [r7, #4]
 8003bc0:	4798      	blx	r3
    return;
 8003bc2:	e0ce      	b.n	8003d62 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003bc4:	69bb      	ldr	r3, [r7, #24]
 8003bc6:	f003 0302 	and.w	r3, r3, #2
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d009      	beq.n	8003be2 <HAL_SPI_IRQHandler+0x5e>
 8003bce:	69fb      	ldr	r3, [r7, #28]
 8003bd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d004      	beq.n	8003be2 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bdc:	6878      	ldr	r0, [r7, #4]
 8003bde:	4798      	blx	r3
    return;
 8003be0:	e0bf      	b.n	8003d62 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003be2:	69bb      	ldr	r3, [r7, #24]
 8003be4:	f003 0320 	and.w	r3, r3, #32
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d10a      	bne.n	8003c02 <HAL_SPI_IRQHandler+0x7e>
 8003bec:	69bb      	ldr	r3, [r7, #24]
 8003bee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d105      	bne.n	8003c02 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003bf6:	69bb      	ldr	r3, [r7, #24]
 8003bf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	f000 80b0 	beq.w	8003d62 <HAL_SPI_IRQHandler+0x1de>
 8003c02:	69fb      	ldr	r3, [r7, #28]
 8003c04:	f003 0320 	and.w	r3, r3, #32
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	f000 80aa 	beq.w	8003d62 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003c0e:	69bb      	ldr	r3, [r7, #24]
 8003c10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d023      	beq.n	8003c60 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003c1e:	b2db      	uxtb	r3, r3
 8003c20:	2b03      	cmp	r3, #3
 8003c22:	d011      	beq.n	8003c48 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c28:	f043 0204 	orr.w	r2, r3, #4
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c30:	2300      	movs	r3, #0
 8003c32:	617b      	str	r3, [r7, #20]
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	68db      	ldr	r3, [r3, #12]
 8003c3a:	617b      	str	r3, [r7, #20]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	689b      	ldr	r3, [r3, #8]
 8003c42:	617b      	str	r3, [r7, #20]
 8003c44:	697b      	ldr	r3, [r7, #20]
 8003c46:	e00b      	b.n	8003c60 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c48:	2300      	movs	r3, #0
 8003c4a:	613b      	str	r3, [r7, #16]
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	68db      	ldr	r3, [r3, #12]
 8003c52:	613b      	str	r3, [r7, #16]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	689b      	ldr	r3, [r3, #8]
 8003c5a:	613b      	str	r3, [r7, #16]
 8003c5c:	693b      	ldr	r3, [r7, #16]
        return;
 8003c5e:	e080      	b.n	8003d62 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003c60:	69bb      	ldr	r3, [r7, #24]
 8003c62:	f003 0320 	and.w	r3, r3, #32
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d014      	beq.n	8003c94 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c6e:	f043 0201 	orr.w	r2, r3, #1
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003c76:	2300      	movs	r3, #0
 8003c78:	60fb      	str	r3, [r7, #12]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	60fb      	str	r3, [r7, #12]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	681a      	ldr	r2, [r3, #0]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c90:	601a      	str	r2, [r3, #0]
 8003c92:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8003c94:	69bb      	ldr	r3, [r7, #24]
 8003c96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d00c      	beq.n	8003cb8 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ca2:	f043 0208 	orr.w	r2, r3, #8
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003caa:	2300      	movs	r3, #0
 8003cac:	60bb      	str	r3, [r7, #8]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	689b      	ldr	r3, [r3, #8]
 8003cb4:	60bb      	str	r3, [r7, #8]
 8003cb6:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d04f      	beq.n	8003d60 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	685a      	ldr	r2, [r3, #4]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003cce:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003cd8:	69fb      	ldr	r3, [r7, #28]
 8003cda:	f003 0302 	and.w	r3, r3, #2
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d104      	bne.n	8003cec <HAL_SPI_IRQHandler+0x168>
 8003ce2:	69fb      	ldr	r3, [r7, #28]
 8003ce4:	f003 0301 	and.w	r3, r3, #1
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d034      	beq.n	8003d56 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	685a      	ldr	r2, [r3, #4]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f022 0203 	bic.w	r2, r2, #3
 8003cfa:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d011      	beq.n	8003d28 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d08:	4a17      	ldr	r2, [pc, #92]	; (8003d68 <HAL_SPI_IRQHandler+0x1e4>)
 8003d0a:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d10:	4618      	mov	r0, r3
 8003d12:	f7fd fb70 	bl	80013f6 <HAL_DMA_Abort_IT>
 8003d16:	4603      	mov	r3, r0
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d005      	beq.n	8003d28 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d20:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d016      	beq.n	8003d5e <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d34:	4a0c      	ldr	r2, [pc, #48]	; (8003d68 <HAL_SPI_IRQHandler+0x1e4>)
 8003d36:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	f7fd fb5a 	bl	80013f6 <HAL_DMA_Abort_IT>
 8003d42:	4603      	mov	r3, r0
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d00a      	beq.n	8003d5e <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d4c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8003d54:	e003      	b.n	8003d5e <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003d56:	6878      	ldr	r0, [r7, #4]
 8003d58:	f000 f808 	bl	8003d6c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003d5c:	e000      	b.n	8003d60 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8003d5e:	bf00      	nop
    return;
 8003d60:	bf00      	nop
  }
}
 8003d62:	3720      	adds	r7, #32
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}
 8003d68:	08003d81 	.word	0x08003d81

08003d6c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b083      	sub	sp, #12
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003d74:	bf00      	nop
 8003d76:	370c      	adds	r7, #12
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr

08003d80 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b084      	sub	sp, #16
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d8c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2200      	movs	r2, #0
 8003d92:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2200      	movs	r2, #0
 8003d98:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003d9a:	68f8      	ldr	r0, [r7, #12]
 8003d9c:	f7ff ffe6 	bl	8003d6c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003da0:	bf00      	nop
 8003da2:	3710      	adds	r7, #16
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}

08003da8 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b084      	sub	sp, #16
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	60f8      	str	r0, [r7, #12]
 8003db0:	60b9      	str	r1, [r7, #8]
 8003db2:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d101      	bne.n	8003dbe <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e038      	b.n	8003e30 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8003dc4:	b2db      	uxtb	r3, r3
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d106      	bne.n	8003dd8 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8003dd2:	68f8      	ldr	r0, [r7, #12]
 8003dd4:	f7fc fc86 	bl	80006e4 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681a      	ldr	r2, [r3, #0]
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	3308      	adds	r3, #8
 8003de0:	4619      	mov	r1, r3
 8003de2:	4610      	mov	r0, r2
 8003de4:	f000 ff46 	bl	8004c74 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	6818      	ldr	r0, [r3, #0]
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	461a      	mov	r2, r3
 8003df2:	68b9      	ldr	r1, [r7, #8]
 8003df4:	f000 ffa8 	bl	8004d48 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	6858      	ldr	r0, [r3, #4]
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	689a      	ldr	r2, [r3, #8]
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e04:	6879      	ldr	r1, [r7, #4]
 8003e06:	f000 ffd5 	bl	8004db4 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	68fa      	ldr	r2, [r7, #12]
 8003e10:	6892      	ldr	r2, [r2, #8]
 8003e12:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	68fa      	ldr	r2, [r7, #12]
 8003e1c:	6892      	ldr	r2, [r2, #8]
 8003e1e:	f041 0101 	orr.w	r1, r1, #1
 8003e22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2201      	movs	r2, #1
 8003e2a:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  return HAL_OK;
 8003e2e:	2300      	movs	r3, #0
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	3710      	adds	r7, #16
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bd80      	pop	{r7, pc}

08003e38 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b082      	sub	sp, #8
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d101      	bne.n	8003e4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e042      	b.n	8003ed0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d106      	bne.n	8003e64 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e5e:	6878      	ldr	r0, [r7, #4]
 8003e60:	f7fd f838 	bl	8000ed4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2224      	movs	r2, #36	; 0x24
 8003e68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	68da      	ldr	r2, [r3, #12]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003e7a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003e7c:	6878      	ldr	r0, [r7, #4]
 8003e7e:	f000 fc85 	bl	800478c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	691a      	ldr	r2, [r3, #16]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003e90:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	695a      	ldr	r2, [r3, #20]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003ea0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	68da      	ldr	r2, [r3, #12]
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003eb0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2220      	movs	r2, #32
 8003ebc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2220      	movs	r2, #32
 8003ec4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003ece:	2300      	movs	r3, #0
}
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	3708      	adds	r7, #8
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bd80      	pop	{r7, pc}

08003ed8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b0ba      	sub	sp, #232	; 0xe8
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	68db      	ldr	r3, [r3, #12]
 8003ef0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	695b      	ldr	r3, [r3, #20]
 8003efa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003efe:	2300      	movs	r3, #0
 8003f00:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003f04:	2300      	movs	r3, #0
 8003f06:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003f0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f0e:	f003 030f 	and.w	r3, r3, #15
 8003f12:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003f16:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d10f      	bne.n	8003f3e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003f1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f22:	f003 0320 	and.w	r3, r3, #32
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d009      	beq.n	8003f3e <HAL_UART_IRQHandler+0x66>
 8003f2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f2e:	f003 0320 	and.w	r3, r3, #32
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d003      	beq.n	8003f3e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003f36:	6878      	ldr	r0, [r7, #4]
 8003f38:	f000 fb69 	bl	800460e <UART_Receive_IT>
      return;
 8003f3c:	e25b      	b.n	80043f6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003f3e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	f000 80de 	beq.w	8004104 <HAL_UART_IRQHandler+0x22c>
 8003f48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003f4c:	f003 0301 	and.w	r3, r3, #1
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d106      	bne.n	8003f62 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003f54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f58:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	f000 80d1 	beq.w	8004104 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003f62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f66:	f003 0301 	and.w	r3, r3, #1
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d00b      	beq.n	8003f86 <HAL_UART_IRQHandler+0xae>
 8003f6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d005      	beq.n	8003f86 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f7e:	f043 0201 	orr.w	r2, r3, #1
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f8a:	f003 0304 	and.w	r3, r3, #4
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d00b      	beq.n	8003faa <HAL_UART_IRQHandler+0xd2>
 8003f92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003f96:	f003 0301 	and.w	r3, r3, #1
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d005      	beq.n	8003faa <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fa2:	f043 0202 	orr.w	r2, r3, #2
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003faa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003fae:	f003 0302 	and.w	r3, r3, #2
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d00b      	beq.n	8003fce <HAL_UART_IRQHandler+0xf6>
 8003fb6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003fba:	f003 0301 	and.w	r3, r3, #1
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d005      	beq.n	8003fce <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fc6:	f043 0204 	orr.w	r2, r3, #4
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003fce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003fd2:	f003 0308 	and.w	r3, r3, #8
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d011      	beq.n	8003ffe <HAL_UART_IRQHandler+0x126>
 8003fda:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003fde:	f003 0320 	and.w	r3, r3, #32
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d105      	bne.n	8003ff2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003fe6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003fea:	f003 0301 	and.w	r3, r3, #1
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d005      	beq.n	8003ffe <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ff6:	f043 0208 	orr.w	r2, r3, #8
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004002:	2b00      	cmp	r3, #0
 8004004:	f000 81f2 	beq.w	80043ec <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004008:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800400c:	f003 0320 	and.w	r3, r3, #32
 8004010:	2b00      	cmp	r3, #0
 8004012:	d008      	beq.n	8004026 <HAL_UART_IRQHandler+0x14e>
 8004014:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004018:	f003 0320 	and.w	r3, r3, #32
 800401c:	2b00      	cmp	r3, #0
 800401e:	d002      	beq.n	8004026 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004020:	6878      	ldr	r0, [r7, #4]
 8004022:	f000 faf4 	bl	800460e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	695b      	ldr	r3, [r3, #20]
 800402c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004030:	2b40      	cmp	r3, #64	; 0x40
 8004032:	bf0c      	ite	eq
 8004034:	2301      	moveq	r3, #1
 8004036:	2300      	movne	r3, #0
 8004038:	b2db      	uxtb	r3, r3
 800403a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004042:	f003 0308 	and.w	r3, r3, #8
 8004046:	2b00      	cmp	r3, #0
 8004048:	d103      	bne.n	8004052 <HAL_UART_IRQHandler+0x17a>
 800404a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800404e:	2b00      	cmp	r3, #0
 8004050:	d04f      	beq.n	80040f2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004052:	6878      	ldr	r0, [r7, #4]
 8004054:	f000 f9fc 	bl	8004450 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	695b      	ldr	r3, [r3, #20]
 800405e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004062:	2b40      	cmp	r3, #64	; 0x40
 8004064:	d141      	bne.n	80040ea <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	3314      	adds	r3, #20
 800406c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004070:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004074:	e853 3f00 	ldrex	r3, [r3]
 8004078:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800407c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004080:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004084:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	3314      	adds	r3, #20
 800408e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004092:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004096:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800409a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800409e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80040a2:	e841 2300 	strex	r3, r2, [r1]
 80040a6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80040aa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d1d9      	bne.n	8004066 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d013      	beq.n	80040e2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040be:	4a7e      	ldr	r2, [pc, #504]	; (80042b8 <HAL_UART_IRQHandler+0x3e0>)
 80040c0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040c6:	4618      	mov	r0, r3
 80040c8:	f7fd f995 	bl	80013f6 <HAL_DMA_Abort_IT>
 80040cc:	4603      	mov	r3, r0
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d016      	beq.n	8004100 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040d8:	687a      	ldr	r2, [r7, #4]
 80040da:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80040dc:	4610      	mov	r0, r2
 80040de:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040e0:	e00e      	b.n	8004100 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	f000 f99e 	bl	8004424 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040e8:	e00a      	b.n	8004100 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f000 f99a 	bl	8004424 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040f0:	e006      	b.n	8004100 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80040f2:	6878      	ldr	r0, [r7, #4]
 80040f4:	f000 f996 	bl	8004424 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2200      	movs	r2, #0
 80040fc:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80040fe:	e175      	b.n	80043ec <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004100:	bf00      	nop
    return;
 8004102:	e173      	b.n	80043ec <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004108:	2b01      	cmp	r3, #1
 800410a:	f040 814f 	bne.w	80043ac <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800410e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004112:	f003 0310 	and.w	r3, r3, #16
 8004116:	2b00      	cmp	r3, #0
 8004118:	f000 8148 	beq.w	80043ac <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800411c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004120:	f003 0310 	and.w	r3, r3, #16
 8004124:	2b00      	cmp	r3, #0
 8004126:	f000 8141 	beq.w	80043ac <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800412a:	2300      	movs	r3, #0
 800412c:	60bb      	str	r3, [r7, #8]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	60bb      	str	r3, [r7, #8]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	60bb      	str	r3, [r7, #8]
 800413e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	695b      	ldr	r3, [r3, #20]
 8004146:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800414a:	2b40      	cmp	r3, #64	; 0x40
 800414c:	f040 80b6 	bne.w	80042bc <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800415c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004160:	2b00      	cmp	r3, #0
 8004162:	f000 8145 	beq.w	80043f0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800416a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800416e:	429a      	cmp	r2, r3
 8004170:	f080 813e 	bcs.w	80043f0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800417a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004180:	69db      	ldr	r3, [r3, #28]
 8004182:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004186:	f000 8088 	beq.w	800429a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	330c      	adds	r3, #12
 8004190:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004194:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004198:	e853 3f00 	ldrex	r3, [r3]
 800419c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80041a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80041a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80041a8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	330c      	adds	r3, #12
 80041b2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80041b6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80041ba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041be:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80041c2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80041c6:	e841 2300 	strex	r3, r2, [r1]
 80041ca:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80041ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d1d9      	bne.n	800418a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	3314      	adds	r3, #20
 80041dc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041e0:	e853 3f00 	ldrex	r3, [r3]
 80041e4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80041e6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80041e8:	f023 0301 	bic.w	r3, r3, #1
 80041ec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	3314      	adds	r3, #20
 80041f6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80041fa:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80041fe:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004200:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004202:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004206:	e841 2300 	strex	r3, r2, [r1]
 800420a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800420c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800420e:	2b00      	cmp	r3, #0
 8004210:	d1e1      	bne.n	80041d6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	3314      	adds	r3, #20
 8004218:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800421a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800421c:	e853 3f00 	ldrex	r3, [r3]
 8004220:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004222:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004224:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004228:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	3314      	adds	r3, #20
 8004232:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004236:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004238:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800423a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800423c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800423e:	e841 2300 	strex	r3, r2, [r1]
 8004242:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004244:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004246:	2b00      	cmp	r3, #0
 8004248:	d1e3      	bne.n	8004212 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2220      	movs	r2, #32
 800424e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2200      	movs	r2, #0
 8004256:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	330c      	adds	r3, #12
 800425e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004260:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004262:	e853 3f00 	ldrex	r3, [r3]
 8004266:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004268:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800426a:	f023 0310 	bic.w	r3, r3, #16
 800426e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	330c      	adds	r3, #12
 8004278:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800427c:	65ba      	str	r2, [r7, #88]	; 0x58
 800427e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004280:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004282:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004284:	e841 2300 	strex	r3, r2, [r1]
 8004288:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800428a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800428c:	2b00      	cmp	r3, #0
 800428e:	d1e3      	bne.n	8004258 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004294:	4618      	mov	r0, r3
 8004296:	f7fd f83e 	bl	8001316 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2202      	movs	r2, #2
 800429e:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80042a8:	b29b      	uxth	r3, r3
 80042aa:	1ad3      	subs	r3, r2, r3
 80042ac:	b29b      	uxth	r3, r3
 80042ae:	4619      	mov	r1, r3
 80042b0:	6878      	ldr	r0, [r7, #4]
 80042b2:	f000 f8c1 	bl	8004438 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80042b6:	e09b      	b.n	80043f0 <HAL_UART_IRQHandler+0x518>
 80042b8:	08004517 	.word	0x08004517
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80042c4:	b29b      	uxth	r3, r3
 80042c6:	1ad3      	subs	r3, r2, r3
 80042c8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80042d0:	b29b      	uxth	r3, r3
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	f000 808e 	beq.w	80043f4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80042d8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80042dc:	2b00      	cmp	r3, #0
 80042de:	f000 8089 	beq.w	80043f4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	330c      	adds	r3, #12
 80042e8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042ec:	e853 3f00 	ldrex	r3, [r3]
 80042f0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80042f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042f4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80042f8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	330c      	adds	r3, #12
 8004302:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004306:	647a      	str	r2, [r7, #68]	; 0x44
 8004308:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800430a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800430c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800430e:	e841 2300 	strex	r3, r2, [r1]
 8004312:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004314:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004316:	2b00      	cmp	r3, #0
 8004318:	d1e3      	bne.n	80042e2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	3314      	adds	r3, #20
 8004320:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004324:	e853 3f00 	ldrex	r3, [r3]
 8004328:	623b      	str	r3, [r7, #32]
   return(result);
 800432a:	6a3b      	ldr	r3, [r7, #32]
 800432c:	f023 0301 	bic.w	r3, r3, #1
 8004330:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	3314      	adds	r3, #20
 800433a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800433e:	633a      	str	r2, [r7, #48]	; 0x30
 8004340:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004342:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004344:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004346:	e841 2300 	strex	r3, r2, [r1]
 800434a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800434c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800434e:	2b00      	cmp	r3, #0
 8004350:	d1e3      	bne.n	800431a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2220      	movs	r2, #32
 8004356:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2200      	movs	r2, #0
 800435e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	330c      	adds	r3, #12
 8004366:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004368:	693b      	ldr	r3, [r7, #16]
 800436a:	e853 3f00 	ldrex	r3, [r3]
 800436e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	f023 0310 	bic.w	r3, r3, #16
 8004376:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	330c      	adds	r3, #12
 8004380:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004384:	61fa      	str	r2, [r7, #28]
 8004386:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004388:	69b9      	ldr	r1, [r7, #24]
 800438a:	69fa      	ldr	r2, [r7, #28]
 800438c:	e841 2300 	strex	r3, r2, [r1]
 8004390:	617b      	str	r3, [r7, #20]
   return(result);
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d1e3      	bne.n	8004360 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2202      	movs	r2, #2
 800439c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800439e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80043a2:	4619      	mov	r1, r3
 80043a4:	6878      	ldr	r0, [r7, #4]
 80043a6:	f000 f847 	bl	8004438 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80043aa:	e023      	b.n	80043f4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80043ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80043b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d009      	beq.n	80043cc <HAL_UART_IRQHandler+0x4f4>
 80043b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80043bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d003      	beq.n	80043cc <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80043c4:	6878      	ldr	r0, [r7, #4]
 80043c6:	f000 f8ba 	bl	800453e <UART_Transmit_IT>
    return;
 80043ca:	e014      	b.n	80043f6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80043cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80043d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d00e      	beq.n	80043f6 <HAL_UART_IRQHandler+0x51e>
 80043d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80043dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d008      	beq.n	80043f6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80043e4:	6878      	ldr	r0, [r7, #4]
 80043e6:	f000 f8fa 	bl	80045de <UART_EndTransmit_IT>
    return;
 80043ea:	e004      	b.n	80043f6 <HAL_UART_IRQHandler+0x51e>
    return;
 80043ec:	bf00      	nop
 80043ee:	e002      	b.n	80043f6 <HAL_UART_IRQHandler+0x51e>
      return;
 80043f0:	bf00      	nop
 80043f2:	e000      	b.n	80043f6 <HAL_UART_IRQHandler+0x51e>
      return;
 80043f4:	bf00      	nop
  }
}
 80043f6:	37e8      	adds	r7, #232	; 0xe8
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}

080043fc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80043fc:	b480      	push	{r7}
 80043fe:	b083      	sub	sp, #12
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004404:	bf00      	nop
 8004406:	370c      	adds	r7, #12
 8004408:	46bd      	mov	sp, r7
 800440a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440e:	4770      	bx	lr

08004410 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004410:	b480      	push	{r7}
 8004412:	b083      	sub	sp, #12
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004418:	bf00      	nop
 800441a:	370c      	adds	r7, #12
 800441c:	46bd      	mov	sp, r7
 800441e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004422:	4770      	bx	lr

08004424 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004424:	b480      	push	{r7}
 8004426:	b083      	sub	sp, #12
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800442c:	bf00      	nop
 800442e:	370c      	adds	r7, #12
 8004430:	46bd      	mov	sp, r7
 8004432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004436:	4770      	bx	lr

08004438 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004438:	b480      	push	{r7}
 800443a:	b083      	sub	sp, #12
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
 8004440:	460b      	mov	r3, r1
 8004442:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004444:	bf00      	nop
 8004446:	370c      	adds	r7, #12
 8004448:	46bd      	mov	sp, r7
 800444a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444e:	4770      	bx	lr

08004450 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004450:	b480      	push	{r7}
 8004452:	b095      	sub	sp, #84	; 0x54
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	330c      	adds	r3, #12
 800445e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004460:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004462:	e853 3f00 	ldrex	r3, [r3]
 8004466:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004468:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800446a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800446e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	330c      	adds	r3, #12
 8004476:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004478:	643a      	str	r2, [r7, #64]	; 0x40
 800447a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800447c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800447e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004480:	e841 2300 	strex	r3, r2, [r1]
 8004484:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004486:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004488:	2b00      	cmp	r3, #0
 800448a:	d1e5      	bne.n	8004458 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	3314      	adds	r3, #20
 8004492:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004494:	6a3b      	ldr	r3, [r7, #32]
 8004496:	e853 3f00 	ldrex	r3, [r3]
 800449a:	61fb      	str	r3, [r7, #28]
   return(result);
 800449c:	69fb      	ldr	r3, [r7, #28]
 800449e:	f023 0301 	bic.w	r3, r3, #1
 80044a2:	64bb      	str	r3, [r7, #72]	; 0x48
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	3314      	adds	r3, #20
 80044aa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80044ac:	62fa      	str	r2, [r7, #44]	; 0x2c
 80044ae:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80044b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80044b4:	e841 2300 	strex	r3, r2, [r1]
 80044b8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80044ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d1e5      	bne.n	800448c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044c4:	2b01      	cmp	r3, #1
 80044c6:	d119      	bne.n	80044fc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	330c      	adds	r3, #12
 80044ce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	e853 3f00 	ldrex	r3, [r3]
 80044d6:	60bb      	str	r3, [r7, #8]
   return(result);
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	f023 0310 	bic.w	r3, r3, #16
 80044de:	647b      	str	r3, [r7, #68]	; 0x44
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	330c      	adds	r3, #12
 80044e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80044e8:	61ba      	str	r2, [r7, #24]
 80044ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ec:	6979      	ldr	r1, [r7, #20]
 80044ee:	69ba      	ldr	r2, [r7, #24]
 80044f0:	e841 2300 	strex	r3, r2, [r1]
 80044f4:	613b      	str	r3, [r7, #16]
   return(result);
 80044f6:	693b      	ldr	r3, [r7, #16]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d1e5      	bne.n	80044c8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2220      	movs	r2, #32
 8004500:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2200      	movs	r2, #0
 8004508:	631a      	str	r2, [r3, #48]	; 0x30
}
 800450a:	bf00      	nop
 800450c:	3754      	adds	r7, #84	; 0x54
 800450e:	46bd      	mov	sp, r7
 8004510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004514:	4770      	bx	lr

08004516 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004516:	b580      	push	{r7, lr}
 8004518:	b084      	sub	sp, #16
 800451a:	af00      	add	r7, sp, #0
 800451c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004522:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2200      	movs	r2, #0
 8004528:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	2200      	movs	r2, #0
 800452e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004530:	68f8      	ldr	r0, [r7, #12]
 8004532:	f7ff ff77 	bl	8004424 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004536:	bf00      	nop
 8004538:	3710      	adds	r7, #16
 800453a:	46bd      	mov	sp, r7
 800453c:	bd80      	pop	{r7, pc}

0800453e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800453e:	b480      	push	{r7}
 8004540:	b085      	sub	sp, #20
 8004542:	af00      	add	r7, sp, #0
 8004544:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800454c:	b2db      	uxtb	r3, r3
 800454e:	2b21      	cmp	r3, #33	; 0x21
 8004550:	d13e      	bne.n	80045d0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800455a:	d114      	bne.n	8004586 <UART_Transmit_IT+0x48>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	691b      	ldr	r3, [r3, #16]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d110      	bne.n	8004586 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6a1b      	ldr	r3, [r3, #32]
 8004568:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	881b      	ldrh	r3, [r3, #0]
 800456e:	461a      	mov	r2, r3
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004578:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6a1b      	ldr	r3, [r3, #32]
 800457e:	1c9a      	adds	r2, r3, #2
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	621a      	str	r2, [r3, #32]
 8004584:	e008      	b.n	8004598 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6a1b      	ldr	r3, [r3, #32]
 800458a:	1c59      	adds	r1, r3, #1
 800458c:	687a      	ldr	r2, [r7, #4]
 800458e:	6211      	str	r1, [r2, #32]
 8004590:	781a      	ldrb	r2, [r3, #0]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800459c:	b29b      	uxth	r3, r3
 800459e:	3b01      	subs	r3, #1
 80045a0:	b29b      	uxth	r3, r3
 80045a2:	687a      	ldr	r2, [r7, #4]
 80045a4:	4619      	mov	r1, r3
 80045a6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d10f      	bne.n	80045cc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	68da      	ldr	r2, [r3, #12]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80045ba:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	68da      	ldr	r2, [r3, #12]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80045ca:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80045cc:	2300      	movs	r3, #0
 80045ce:	e000      	b.n	80045d2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80045d0:	2302      	movs	r3, #2
  }
}
 80045d2:	4618      	mov	r0, r3
 80045d4:	3714      	adds	r7, #20
 80045d6:	46bd      	mov	sp, r7
 80045d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045dc:	4770      	bx	lr

080045de <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80045de:	b580      	push	{r7, lr}
 80045e0:	b082      	sub	sp, #8
 80045e2:	af00      	add	r7, sp, #0
 80045e4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	68da      	ldr	r2, [r3, #12]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80045f4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2220      	movs	r2, #32
 80045fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80045fe:	6878      	ldr	r0, [r7, #4]
 8004600:	f7ff fefc 	bl	80043fc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004604:	2300      	movs	r3, #0
}
 8004606:	4618      	mov	r0, r3
 8004608:	3708      	adds	r7, #8
 800460a:	46bd      	mov	sp, r7
 800460c:	bd80      	pop	{r7, pc}

0800460e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800460e:	b580      	push	{r7, lr}
 8004610:	b08c      	sub	sp, #48	; 0x30
 8004612:	af00      	add	r7, sp, #0
 8004614:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800461c:	b2db      	uxtb	r3, r3
 800461e:	2b22      	cmp	r3, #34	; 0x22
 8004620:	f040 80ae 	bne.w	8004780 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800462c:	d117      	bne.n	800465e <UART_Receive_IT+0x50>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	691b      	ldr	r3, [r3, #16]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d113      	bne.n	800465e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004636:	2300      	movs	r3, #0
 8004638:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800463e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	b29b      	uxth	r3, r3
 8004648:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800464c:	b29a      	uxth	r2, r3
 800464e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004650:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004656:	1c9a      	adds	r2, r3, #2
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	629a      	str	r2, [r3, #40]	; 0x28
 800465c:	e026      	b.n	80046ac <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004662:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004664:	2300      	movs	r3, #0
 8004666:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	689b      	ldr	r3, [r3, #8]
 800466c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004670:	d007      	beq.n	8004682 <UART_Receive_IT+0x74>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	689b      	ldr	r3, [r3, #8]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d10a      	bne.n	8004690 <UART_Receive_IT+0x82>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	691b      	ldr	r3, [r3, #16]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d106      	bne.n	8004690 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	b2da      	uxtb	r2, r3
 800468a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800468c:	701a      	strb	r2, [r3, #0]
 800468e:	e008      	b.n	80046a2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	b2db      	uxtb	r3, r3
 8004698:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800469c:	b2da      	uxtb	r2, r3
 800469e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046a0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046a6:	1c5a      	adds	r2, r3, #1
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80046b0:	b29b      	uxth	r3, r3
 80046b2:	3b01      	subs	r3, #1
 80046b4:	b29b      	uxth	r3, r3
 80046b6:	687a      	ldr	r2, [r7, #4]
 80046b8:	4619      	mov	r1, r3
 80046ba:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d15d      	bne.n	800477c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	68da      	ldr	r2, [r3, #12]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f022 0220 	bic.w	r2, r2, #32
 80046ce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	68da      	ldr	r2, [r3, #12]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80046de:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	695a      	ldr	r2, [r3, #20]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f022 0201 	bic.w	r2, r2, #1
 80046ee:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2220      	movs	r2, #32
 80046f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2200      	movs	r2, #0
 80046fc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004702:	2b01      	cmp	r3, #1
 8004704:	d135      	bne.n	8004772 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2200      	movs	r2, #0
 800470a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	330c      	adds	r3, #12
 8004712:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004714:	697b      	ldr	r3, [r7, #20]
 8004716:	e853 3f00 	ldrex	r3, [r3]
 800471a:	613b      	str	r3, [r7, #16]
   return(result);
 800471c:	693b      	ldr	r3, [r7, #16]
 800471e:	f023 0310 	bic.w	r3, r3, #16
 8004722:	627b      	str	r3, [r7, #36]	; 0x24
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	330c      	adds	r3, #12
 800472a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800472c:	623a      	str	r2, [r7, #32]
 800472e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004730:	69f9      	ldr	r1, [r7, #28]
 8004732:	6a3a      	ldr	r2, [r7, #32]
 8004734:	e841 2300 	strex	r3, r2, [r1]
 8004738:	61bb      	str	r3, [r7, #24]
   return(result);
 800473a:	69bb      	ldr	r3, [r7, #24]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d1e5      	bne.n	800470c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f003 0310 	and.w	r3, r3, #16
 800474a:	2b10      	cmp	r3, #16
 800474c:	d10a      	bne.n	8004764 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800474e:	2300      	movs	r3, #0
 8004750:	60fb      	str	r3, [r7, #12]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	60fb      	str	r3, [r7, #12]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	60fb      	str	r3, [r7, #12]
 8004762:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004768:	4619      	mov	r1, r3
 800476a:	6878      	ldr	r0, [r7, #4]
 800476c:	f7ff fe64 	bl	8004438 <HAL_UARTEx_RxEventCallback>
 8004770:	e002      	b.n	8004778 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004772:	6878      	ldr	r0, [r7, #4]
 8004774:	f7ff fe4c 	bl	8004410 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004778:	2300      	movs	r3, #0
 800477a:	e002      	b.n	8004782 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800477c:	2300      	movs	r3, #0
 800477e:	e000      	b.n	8004782 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004780:	2302      	movs	r3, #2
  }
}
 8004782:	4618      	mov	r0, r3
 8004784:	3730      	adds	r7, #48	; 0x30
 8004786:	46bd      	mov	sp, r7
 8004788:	bd80      	pop	{r7, pc}
	...

0800478c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800478c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004790:	b0c0      	sub	sp, #256	; 0x100
 8004792:	af00      	add	r7, sp, #0
 8004794:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004798:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	691b      	ldr	r3, [r3, #16]
 80047a0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80047a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047a8:	68d9      	ldr	r1, [r3, #12]
 80047aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047ae:	681a      	ldr	r2, [r3, #0]
 80047b0:	ea40 0301 	orr.w	r3, r0, r1
 80047b4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80047b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047ba:	689a      	ldr	r2, [r3, #8]
 80047bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047c0:	691b      	ldr	r3, [r3, #16]
 80047c2:	431a      	orrs	r2, r3
 80047c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047c8:	695b      	ldr	r3, [r3, #20]
 80047ca:	431a      	orrs	r2, r3
 80047cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047d0:	69db      	ldr	r3, [r3, #28]
 80047d2:	4313      	orrs	r3, r2
 80047d4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80047d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	68db      	ldr	r3, [r3, #12]
 80047e0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80047e4:	f021 010c 	bic.w	r1, r1, #12
 80047e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047ec:	681a      	ldr	r2, [r3, #0]
 80047ee:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80047f2:	430b      	orrs	r3, r1
 80047f4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80047f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	695b      	ldr	r3, [r3, #20]
 80047fe:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004802:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004806:	6999      	ldr	r1, [r3, #24]
 8004808:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800480c:	681a      	ldr	r2, [r3, #0]
 800480e:	ea40 0301 	orr.w	r3, r0, r1
 8004812:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004814:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004818:	681a      	ldr	r2, [r3, #0]
 800481a:	4b8f      	ldr	r3, [pc, #572]	; (8004a58 <UART_SetConfig+0x2cc>)
 800481c:	429a      	cmp	r2, r3
 800481e:	d005      	beq.n	800482c <UART_SetConfig+0xa0>
 8004820:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004824:	681a      	ldr	r2, [r3, #0]
 8004826:	4b8d      	ldr	r3, [pc, #564]	; (8004a5c <UART_SetConfig+0x2d0>)
 8004828:	429a      	cmp	r2, r3
 800482a:	d104      	bne.n	8004836 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800482c:	f7fe fea8 	bl	8003580 <HAL_RCC_GetPCLK2Freq>
 8004830:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004834:	e003      	b.n	800483e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004836:	f7fe fe8f 	bl	8003558 <HAL_RCC_GetPCLK1Freq>
 800483a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800483e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004842:	69db      	ldr	r3, [r3, #28]
 8004844:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004848:	f040 810c 	bne.w	8004a64 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800484c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004850:	2200      	movs	r2, #0
 8004852:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004856:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800485a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800485e:	4622      	mov	r2, r4
 8004860:	462b      	mov	r3, r5
 8004862:	1891      	adds	r1, r2, r2
 8004864:	65b9      	str	r1, [r7, #88]	; 0x58
 8004866:	415b      	adcs	r3, r3
 8004868:	65fb      	str	r3, [r7, #92]	; 0x5c
 800486a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800486e:	4621      	mov	r1, r4
 8004870:	eb12 0801 	adds.w	r8, r2, r1
 8004874:	4629      	mov	r1, r5
 8004876:	eb43 0901 	adc.w	r9, r3, r1
 800487a:	f04f 0200 	mov.w	r2, #0
 800487e:	f04f 0300 	mov.w	r3, #0
 8004882:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004886:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800488a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800488e:	4690      	mov	r8, r2
 8004890:	4699      	mov	r9, r3
 8004892:	4623      	mov	r3, r4
 8004894:	eb18 0303 	adds.w	r3, r8, r3
 8004898:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800489c:	462b      	mov	r3, r5
 800489e:	eb49 0303 	adc.w	r3, r9, r3
 80048a2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80048a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	2200      	movs	r2, #0
 80048ae:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80048b2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80048b6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80048ba:	460b      	mov	r3, r1
 80048bc:	18db      	adds	r3, r3, r3
 80048be:	653b      	str	r3, [r7, #80]	; 0x50
 80048c0:	4613      	mov	r3, r2
 80048c2:	eb42 0303 	adc.w	r3, r2, r3
 80048c6:	657b      	str	r3, [r7, #84]	; 0x54
 80048c8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80048cc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80048d0:	f7fb fcce 	bl	8000270 <__aeabi_uldivmod>
 80048d4:	4602      	mov	r2, r0
 80048d6:	460b      	mov	r3, r1
 80048d8:	4b61      	ldr	r3, [pc, #388]	; (8004a60 <UART_SetConfig+0x2d4>)
 80048da:	fba3 2302 	umull	r2, r3, r3, r2
 80048de:	095b      	lsrs	r3, r3, #5
 80048e0:	011c      	lsls	r4, r3, #4
 80048e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80048e6:	2200      	movs	r2, #0
 80048e8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80048ec:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80048f0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80048f4:	4642      	mov	r2, r8
 80048f6:	464b      	mov	r3, r9
 80048f8:	1891      	adds	r1, r2, r2
 80048fa:	64b9      	str	r1, [r7, #72]	; 0x48
 80048fc:	415b      	adcs	r3, r3
 80048fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004900:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004904:	4641      	mov	r1, r8
 8004906:	eb12 0a01 	adds.w	sl, r2, r1
 800490a:	4649      	mov	r1, r9
 800490c:	eb43 0b01 	adc.w	fp, r3, r1
 8004910:	f04f 0200 	mov.w	r2, #0
 8004914:	f04f 0300 	mov.w	r3, #0
 8004918:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800491c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004920:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004924:	4692      	mov	sl, r2
 8004926:	469b      	mov	fp, r3
 8004928:	4643      	mov	r3, r8
 800492a:	eb1a 0303 	adds.w	r3, sl, r3
 800492e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004932:	464b      	mov	r3, r9
 8004934:	eb4b 0303 	adc.w	r3, fp, r3
 8004938:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800493c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	2200      	movs	r2, #0
 8004944:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004948:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800494c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004950:	460b      	mov	r3, r1
 8004952:	18db      	adds	r3, r3, r3
 8004954:	643b      	str	r3, [r7, #64]	; 0x40
 8004956:	4613      	mov	r3, r2
 8004958:	eb42 0303 	adc.w	r3, r2, r3
 800495c:	647b      	str	r3, [r7, #68]	; 0x44
 800495e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004962:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004966:	f7fb fc83 	bl	8000270 <__aeabi_uldivmod>
 800496a:	4602      	mov	r2, r0
 800496c:	460b      	mov	r3, r1
 800496e:	4611      	mov	r1, r2
 8004970:	4b3b      	ldr	r3, [pc, #236]	; (8004a60 <UART_SetConfig+0x2d4>)
 8004972:	fba3 2301 	umull	r2, r3, r3, r1
 8004976:	095b      	lsrs	r3, r3, #5
 8004978:	2264      	movs	r2, #100	; 0x64
 800497a:	fb02 f303 	mul.w	r3, r2, r3
 800497e:	1acb      	subs	r3, r1, r3
 8004980:	00db      	lsls	r3, r3, #3
 8004982:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004986:	4b36      	ldr	r3, [pc, #216]	; (8004a60 <UART_SetConfig+0x2d4>)
 8004988:	fba3 2302 	umull	r2, r3, r3, r2
 800498c:	095b      	lsrs	r3, r3, #5
 800498e:	005b      	lsls	r3, r3, #1
 8004990:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004994:	441c      	add	r4, r3
 8004996:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800499a:	2200      	movs	r2, #0
 800499c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80049a0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80049a4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80049a8:	4642      	mov	r2, r8
 80049aa:	464b      	mov	r3, r9
 80049ac:	1891      	adds	r1, r2, r2
 80049ae:	63b9      	str	r1, [r7, #56]	; 0x38
 80049b0:	415b      	adcs	r3, r3
 80049b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80049b4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80049b8:	4641      	mov	r1, r8
 80049ba:	1851      	adds	r1, r2, r1
 80049bc:	6339      	str	r1, [r7, #48]	; 0x30
 80049be:	4649      	mov	r1, r9
 80049c0:	414b      	adcs	r3, r1
 80049c2:	637b      	str	r3, [r7, #52]	; 0x34
 80049c4:	f04f 0200 	mov.w	r2, #0
 80049c8:	f04f 0300 	mov.w	r3, #0
 80049cc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80049d0:	4659      	mov	r1, fp
 80049d2:	00cb      	lsls	r3, r1, #3
 80049d4:	4651      	mov	r1, sl
 80049d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80049da:	4651      	mov	r1, sl
 80049dc:	00ca      	lsls	r2, r1, #3
 80049de:	4610      	mov	r0, r2
 80049e0:	4619      	mov	r1, r3
 80049e2:	4603      	mov	r3, r0
 80049e4:	4642      	mov	r2, r8
 80049e6:	189b      	adds	r3, r3, r2
 80049e8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80049ec:	464b      	mov	r3, r9
 80049ee:	460a      	mov	r2, r1
 80049f0:	eb42 0303 	adc.w	r3, r2, r3
 80049f4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80049f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	2200      	movs	r2, #0
 8004a00:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004a04:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004a08:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004a0c:	460b      	mov	r3, r1
 8004a0e:	18db      	adds	r3, r3, r3
 8004a10:	62bb      	str	r3, [r7, #40]	; 0x28
 8004a12:	4613      	mov	r3, r2
 8004a14:	eb42 0303 	adc.w	r3, r2, r3
 8004a18:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004a1a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004a1e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004a22:	f7fb fc25 	bl	8000270 <__aeabi_uldivmod>
 8004a26:	4602      	mov	r2, r0
 8004a28:	460b      	mov	r3, r1
 8004a2a:	4b0d      	ldr	r3, [pc, #52]	; (8004a60 <UART_SetConfig+0x2d4>)
 8004a2c:	fba3 1302 	umull	r1, r3, r3, r2
 8004a30:	095b      	lsrs	r3, r3, #5
 8004a32:	2164      	movs	r1, #100	; 0x64
 8004a34:	fb01 f303 	mul.w	r3, r1, r3
 8004a38:	1ad3      	subs	r3, r2, r3
 8004a3a:	00db      	lsls	r3, r3, #3
 8004a3c:	3332      	adds	r3, #50	; 0x32
 8004a3e:	4a08      	ldr	r2, [pc, #32]	; (8004a60 <UART_SetConfig+0x2d4>)
 8004a40:	fba2 2303 	umull	r2, r3, r2, r3
 8004a44:	095b      	lsrs	r3, r3, #5
 8004a46:	f003 0207 	and.w	r2, r3, #7
 8004a4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4422      	add	r2, r4
 8004a52:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004a54:	e106      	b.n	8004c64 <UART_SetConfig+0x4d8>
 8004a56:	bf00      	nop
 8004a58:	40011000 	.word	0x40011000
 8004a5c:	40011400 	.word	0x40011400
 8004a60:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004a64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004a68:	2200      	movs	r2, #0
 8004a6a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004a6e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004a72:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004a76:	4642      	mov	r2, r8
 8004a78:	464b      	mov	r3, r9
 8004a7a:	1891      	adds	r1, r2, r2
 8004a7c:	6239      	str	r1, [r7, #32]
 8004a7e:	415b      	adcs	r3, r3
 8004a80:	627b      	str	r3, [r7, #36]	; 0x24
 8004a82:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004a86:	4641      	mov	r1, r8
 8004a88:	1854      	adds	r4, r2, r1
 8004a8a:	4649      	mov	r1, r9
 8004a8c:	eb43 0501 	adc.w	r5, r3, r1
 8004a90:	f04f 0200 	mov.w	r2, #0
 8004a94:	f04f 0300 	mov.w	r3, #0
 8004a98:	00eb      	lsls	r3, r5, #3
 8004a9a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004a9e:	00e2      	lsls	r2, r4, #3
 8004aa0:	4614      	mov	r4, r2
 8004aa2:	461d      	mov	r5, r3
 8004aa4:	4643      	mov	r3, r8
 8004aa6:	18e3      	adds	r3, r4, r3
 8004aa8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004aac:	464b      	mov	r3, r9
 8004aae:	eb45 0303 	adc.w	r3, r5, r3
 8004ab2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004ab6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	2200      	movs	r2, #0
 8004abe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004ac2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004ac6:	f04f 0200 	mov.w	r2, #0
 8004aca:	f04f 0300 	mov.w	r3, #0
 8004ace:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004ad2:	4629      	mov	r1, r5
 8004ad4:	008b      	lsls	r3, r1, #2
 8004ad6:	4621      	mov	r1, r4
 8004ad8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004adc:	4621      	mov	r1, r4
 8004ade:	008a      	lsls	r2, r1, #2
 8004ae0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004ae4:	f7fb fbc4 	bl	8000270 <__aeabi_uldivmod>
 8004ae8:	4602      	mov	r2, r0
 8004aea:	460b      	mov	r3, r1
 8004aec:	4b60      	ldr	r3, [pc, #384]	; (8004c70 <UART_SetConfig+0x4e4>)
 8004aee:	fba3 2302 	umull	r2, r3, r3, r2
 8004af2:	095b      	lsrs	r3, r3, #5
 8004af4:	011c      	lsls	r4, r3, #4
 8004af6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004afa:	2200      	movs	r2, #0
 8004afc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004b00:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004b04:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004b08:	4642      	mov	r2, r8
 8004b0a:	464b      	mov	r3, r9
 8004b0c:	1891      	adds	r1, r2, r2
 8004b0e:	61b9      	str	r1, [r7, #24]
 8004b10:	415b      	adcs	r3, r3
 8004b12:	61fb      	str	r3, [r7, #28]
 8004b14:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b18:	4641      	mov	r1, r8
 8004b1a:	1851      	adds	r1, r2, r1
 8004b1c:	6139      	str	r1, [r7, #16]
 8004b1e:	4649      	mov	r1, r9
 8004b20:	414b      	adcs	r3, r1
 8004b22:	617b      	str	r3, [r7, #20]
 8004b24:	f04f 0200 	mov.w	r2, #0
 8004b28:	f04f 0300 	mov.w	r3, #0
 8004b2c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004b30:	4659      	mov	r1, fp
 8004b32:	00cb      	lsls	r3, r1, #3
 8004b34:	4651      	mov	r1, sl
 8004b36:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b3a:	4651      	mov	r1, sl
 8004b3c:	00ca      	lsls	r2, r1, #3
 8004b3e:	4610      	mov	r0, r2
 8004b40:	4619      	mov	r1, r3
 8004b42:	4603      	mov	r3, r0
 8004b44:	4642      	mov	r2, r8
 8004b46:	189b      	adds	r3, r3, r2
 8004b48:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004b4c:	464b      	mov	r3, r9
 8004b4e:	460a      	mov	r2, r1
 8004b50:	eb42 0303 	adc.w	r3, r2, r3
 8004b54:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004b58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	67bb      	str	r3, [r7, #120]	; 0x78
 8004b62:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004b64:	f04f 0200 	mov.w	r2, #0
 8004b68:	f04f 0300 	mov.w	r3, #0
 8004b6c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004b70:	4649      	mov	r1, r9
 8004b72:	008b      	lsls	r3, r1, #2
 8004b74:	4641      	mov	r1, r8
 8004b76:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b7a:	4641      	mov	r1, r8
 8004b7c:	008a      	lsls	r2, r1, #2
 8004b7e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004b82:	f7fb fb75 	bl	8000270 <__aeabi_uldivmod>
 8004b86:	4602      	mov	r2, r0
 8004b88:	460b      	mov	r3, r1
 8004b8a:	4611      	mov	r1, r2
 8004b8c:	4b38      	ldr	r3, [pc, #224]	; (8004c70 <UART_SetConfig+0x4e4>)
 8004b8e:	fba3 2301 	umull	r2, r3, r3, r1
 8004b92:	095b      	lsrs	r3, r3, #5
 8004b94:	2264      	movs	r2, #100	; 0x64
 8004b96:	fb02 f303 	mul.w	r3, r2, r3
 8004b9a:	1acb      	subs	r3, r1, r3
 8004b9c:	011b      	lsls	r3, r3, #4
 8004b9e:	3332      	adds	r3, #50	; 0x32
 8004ba0:	4a33      	ldr	r2, [pc, #204]	; (8004c70 <UART_SetConfig+0x4e4>)
 8004ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ba6:	095b      	lsrs	r3, r3, #5
 8004ba8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004bac:	441c      	add	r4, r3
 8004bae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	673b      	str	r3, [r7, #112]	; 0x70
 8004bb6:	677a      	str	r2, [r7, #116]	; 0x74
 8004bb8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004bbc:	4642      	mov	r2, r8
 8004bbe:	464b      	mov	r3, r9
 8004bc0:	1891      	adds	r1, r2, r2
 8004bc2:	60b9      	str	r1, [r7, #8]
 8004bc4:	415b      	adcs	r3, r3
 8004bc6:	60fb      	str	r3, [r7, #12]
 8004bc8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004bcc:	4641      	mov	r1, r8
 8004bce:	1851      	adds	r1, r2, r1
 8004bd0:	6039      	str	r1, [r7, #0]
 8004bd2:	4649      	mov	r1, r9
 8004bd4:	414b      	adcs	r3, r1
 8004bd6:	607b      	str	r3, [r7, #4]
 8004bd8:	f04f 0200 	mov.w	r2, #0
 8004bdc:	f04f 0300 	mov.w	r3, #0
 8004be0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004be4:	4659      	mov	r1, fp
 8004be6:	00cb      	lsls	r3, r1, #3
 8004be8:	4651      	mov	r1, sl
 8004bea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004bee:	4651      	mov	r1, sl
 8004bf0:	00ca      	lsls	r2, r1, #3
 8004bf2:	4610      	mov	r0, r2
 8004bf4:	4619      	mov	r1, r3
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	4642      	mov	r2, r8
 8004bfa:	189b      	adds	r3, r3, r2
 8004bfc:	66bb      	str	r3, [r7, #104]	; 0x68
 8004bfe:	464b      	mov	r3, r9
 8004c00:	460a      	mov	r2, r1
 8004c02:	eb42 0303 	adc.w	r3, r2, r3
 8004c06:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004c08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	663b      	str	r3, [r7, #96]	; 0x60
 8004c12:	667a      	str	r2, [r7, #100]	; 0x64
 8004c14:	f04f 0200 	mov.w	r2, #0
 8004c18:	f04f 0300 	mov.w	r3, #0
 8004c1c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004c20:	4649      	mov	r1, r9
 8004c22:	008b      	lsls	r3, r1, #2
 8004c24:	4641      	mov	r1, r8
 8004c26:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c2a:	4641      	mov	r1, r8
 8004c2c:	008a      	lsls	r2, r1, #2
 8004c2e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004c32:	f7fb fb1d 	bl	8000270 <__aeabi_uldivmod>
 8004c36:	4602      	mov	r2, r0
 8004c38:	460b      	mov	r3, r1
 8004c3a:	4b0d      	ldr	r3, [pc, #52]	; (8004c70 <UART_SetConfig+0x4e4>)
 8004c3c:	fba3 1302 	umull	r1, r3, r3, r2
 8004c40:	095b      	lsrs	r3, r3, #5
 8004c42:	2164      	movs	r1, #100	; 0x64
 8004c44:	fb01 f303 	mul.w	r3, r1, r3
 8004c48:	1ad3      	subs	r3, r2, r3
 8004c4a:	011b      	lsls	r3, r3, #4
 8004c4c:	3332      	adds	r3, #50	; 0x32
 8004c4e:	4a08      	ldr	r2, [pc, #32]	; (8004c70 <UART_SetConfig+0x4e4>)
 8004c50:	fba2 2303 	umull	r2, r3, r2, r3
 8004c54:	095b      	lsrs	r3, r3, #5
 8004c56:	f003 020f 	and.w	r2, r3, #15
 8004c5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4422      	add	r2, r4
 8004c62:	609a      	str	r2, [r3, #8]
}
 8004c64:	bf00      	nop
 8004c66:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c70:	51eb851f 	.word	0x51eb851f

08004c74 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b087      	sub	sp, #28
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
 8004c7c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
#endif /* FSMC_BCR1_WFDIS */
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	681a      	ldr	r2, [r3, #0]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c88:	683a      	ldr	r2, [r7, #0]
 8004c8a:	6812      	ldr	r2, [r2, #0]
 8004c8c:	f023 0101 	bic.w	r1, r3, #1
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	689b      	ldr	r3, [r3, #8]
 8004c9a:	2b08      	cmp	r3, #8
 8004c9c:	d102      	bne.n	8004ca4 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8004c9e:	2340      	movs	r3, #64	; 0x40
 8004ca0:	617b      	str	r3, [r7, #20]
 8004ca2:	e001      	b.n	8004ca8 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8004cb4:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8004cba:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8004cc0:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8004cc6:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 8004ccc:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 8004cd2:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 8004cd8:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 8004cde:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 8004ce4:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 8004cea:	4313      	orrs	r3, r2
 8004cec:	613b      	str	r3, [r7, #16]

#if defined(FSMC_BCR1_WRAPMOD)
  btcr_reg |= Init->WrapMode;
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	699b      	ldr	r3, [r3, #24]
 8004cf2:	693a      	ldr	r2, [r7, #16]
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->ContinuousClock;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
#endif /* FSMC_BCR1_WFDIS */
  btcr_reg |= Init->PageSize;
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cfc:	693a      	ldr	r2, [r7, #16]
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCR1_MBKEN                |
 8004d02:	4b10      	ldr	r3, [pc, #64]	; (8004d44 <FSMC_NORSRAM_Init+0xd0>)
 8004d04:	60fb      	str	r3, [r7, #12]
          FSMC_BCR1_EXTMOD               |
          FSMC_BCR1_ASYNCWAIT            |
          FSMC_BCR1_CBURSTRW);

#if defined(FSMC_BCR1_WRAPMOD)
  mask |= FSMC_BCR1_WRAPMOD;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004d0c:	60fb      	str	r3, [r7, #12]
  mask |= FSMC_BCR1_CCLKEN;
#endif
#if defined(FSMC_BCR1_WFDIS)
  mask |= FSMC_BCR1_WFDIS;
#endif /* FSMC_BCR1_WFDIS */
  mask |= FSMC_BCR1_CPSIZE;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8004d14:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	681a      	ldr	r2, [r3, #0]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	43db      	mvns	r3, r3
 8004d24:	ea02 0103 	and.w	r1, r2, r3
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	681a      	ldr	r2, [r3, #0]
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	4319      	orrs	r1, r3
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FSMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
  }
#endif /* FSMC_BCR1_WFDIS */

  return HAL_OK;
 8004d36:	2300      	movs	r3, #0
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	371c      	adds	r7, #28
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d42:	4770      	bx	lr
 8004d44:	0008fb7f 	.word	0x0008fb7f

08004d48 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8004d48:	b480      	push	{r7}
 8004d4a:	b085      	sub	sp, #20
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	60f8      	str	r0, [r7, #12]
 8004d50:	60b9      	str	r1, [r7, #8]
 8004d52:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	1c5a      	adds	r2, r3, #1
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d5e:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	681a      	ldr	r2, [r3, #0]
 8004d66:	68bb      	ldr	r3, [r7, #8]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	011b      	lsls	r3, r3, #4
 8004d6c:	431a      	orrs	r2, r3
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	689b      	ldr	r3, [r3, #8]
 8004d72:	021b      	lsls	r3, r3, #8
 8004d74:	431a      	orrs	r2, r3
 8004d76:	68bb      	ldr	r3, [r7, #8]
 8004d78:	68db      	ldr	r3, [r3, #12]
 8004d7a:	041b      	lsls	r3, r3, #16
 8004d7c:	431a      	orrs	r2, r3
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	691b      	ldr	r3, [r3, #16]
 8004d82:	3b01      	subs	r3, #1
 8004d84:	051b      	lsls	r3, r3, #20
 8004d86:	431a      	orrs	r2, r3
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	695b      	ldr	r3, [r3, #20]
 8004d8c:	3b02      	subs	r3, #2
 8004d8e:	061b      	lsls	r3, r3, #24
 8004d90:	431a      	orrs	r2, r3
 8004d92:	68bb      	ldr	r3, [r7, #8]
 8004d94:	699b      	ldr	r3, [r3, #24]
 8004d96:	4313      	orrs	r3, r2
 8004d98:	687a      	ldr	r2, [r7, #4]
 8004d9a:	3201      	adds	r2, #1
 8004d9c:	4319      	orrs	r1, r3
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FSMC_BTR1_CLKDIV_Pos);
    MODIFY_REG(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U], FSMC_BTR1_CLKDIV, tmpr);
  }

#endif
  return HAL_OK;
 8004da4:	2300      	movs	r3, #0
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	3714      	adds	r7, #20
 8004daa:	46bd      	mov	sp, r7
 8004dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db0:	4770      	bx	lr
	...

08004db4 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8004db4:	b480      	push	{r7}
 8004db6:	b085      	sub	sp, #20
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	60f8      	str	r0, [r7, #12]
 8004dbc:	60b9      	str	r1, [r7, #8]
 8004dbe:	607a      	str	r2, [r7, #4]
 8004dc0:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004dc8:	d11d      	bne.n	8004e06 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	687a      	ldr	r2, [r7, #4]
 8004dce:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004dd2:	4b13      	ldr	r3, [pc, #76]	; (8004e20 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8004dd4:	4013      	ands	r3, r2
 8004dd6:	68ba      	ldr	r2, [r7, #8]
 8004dd8:	6811      	ldr	r1, [r2, #0]
 8004dda:	68ba      	ldr	r2, [r7, #8]
 8004ddc:	6852      	ldr	r2, [r2, #4]
 8004dde:	0112      	lsls	r2, r2, #4
 8004de0:	4311      	orrs	r1, r2
 8004de2:	68ba      	ldr	r2, [r7, #8]
 8004de4:	6892      	ldr	r2, [r2, #8]
 8004de6:	0212      	lsls	r2, r2, #8
 8004de8:	4311      	orrs	r1, r2
 8004dea:	68ba      	ldr	r2, [r7, #8]
 8004dec:	6992      	ldr	r2, [r2, #24]
 8004dee:	4311      	orrs	r1, r2
 8004df0:	68ba      	ldr	r2, [r7, #8]
 8004df2:	68d2      	ldr	r2, [r2, #12]
 8004df4:	0412      	lsls	r2, r2, #16
 8004df6:	430a      	orrs	r2, r1
 8004df8:	ea43 0102 	orr.w	r1, r3, r2
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	687a      	ldr	r2, [r7, #4]
 8004e00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8004e04:	e005      	b.n	8004e12 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	687a      	ldr	r2, [r7, #4]
 8004e0a:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8004e0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8004e12:	2300      	movs	r3, #0
}
 8004e14:	4618      	mov	r0, r3
 8004e16:	3714      	adds	r7, #20
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1e:	4770      	bx	lr
 8004e20:	cff00000 	.word	0xcff00000

08004e24 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004e24:	b084      	sub	sp, #16
 8004e26:	b580      	push	{r7, lr}
 8004e28:	b084      	sub	sp, #16
 8004e2a:	af00      	add	r7, sp, #0
 8004e2c:	6078      	str	r0, [r7, #4]
 8004e2e:	f107 001c 	add.w	r0, r7, #28
 8004e32:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004e36:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8004e3a:	2b01      	cmp	r3, #1
 8004e3c:	d123      	bne.n	8004e86 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e42:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	68db      	ldr	r3, [r3, #12]
 8004e4e:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8004e52:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004e56:	687a      	ldr	r2, [r7, #4]
 8004e58:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	68db      	ldr	r3, [r3, #12]
 8004e5e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004e66:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004e6a:	2b01      	cmp	r3, #1
 8004e6c:	d105      	bne.n	8004e7a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	68db      	ldr	r3, [r3, #12]
 8004e72:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004e7a:	6878      	ldr	r0, [r7, #4]
 8004e7c:	f001 fae2 	bl	8006444 <USB_CoreReset>
 8004e80:	4603      	mov	r3, r0
 8004e82:	73fb      	strb	r3, [r7, #15]
 8004e84:	e01b      	b.n	8004ebe <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	68db      	ldr	r3, [r3, #12]
 8004e8a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004e92:	6878      	ldr	r0, [r7, #4]
 8004e94:	f001 fad6 	bl	8006444 <USB_CoreReset>
 8004e98:	4603      	mov	r3, r0
 8004e9a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004e9c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d106      	bne.n	8004eb2 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ea8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	639a      	str	r2, [r3, #56]	; 0x38
 8004eb0:	e005      	b.n	8004ebe <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eb6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004ebe:	7fbb      	ldrb	r3, [r7, #30]
 8004ec0:	2b01      	cmp	r3, #1
 8004ec2:	d10b      	bne.n	8004edc <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	f043 0206 	orr.w	r2, r3, #6
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	689b      	ldr	r3, [r3, #8]
 8004ed4:	f043 0220 	orr.w	r2, r3, #32
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004edc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ede:	4618      	mov	r0, r3
 8004ee0:	3710      	adds	r7, #16
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004ee8:	b004      	add	sp, #16
 8004eea:	4770      	bx	lr

08004eec <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8004eec:	b480      	push	{r7}
 8004eee:	b087      	sub	sp, #28
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	60f8      	str	r0, [r7, #12]
 8004ef4:	60b9      	str	r1, [r7, #8]
 8004ef6:	4613      	mov	r3, r2
 8004ef8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8004efa:	79fb      	ldrb	r3, [r7, #7]
 8004efc:	2b02      	cmp	r3, #2
 8004efe:	d165      	bne.n	8004fcc <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004f00:	68bb      	ldr	r3, [r7, #8]
 8004f02:	4a41      	ldr	r2, [pc, #260]	; (8005008 <USB_SetTurnaroundTime+0x11c>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d906      	bls.n	8004f16 <USB_SetTurnaroundTime+0x2a>
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	4a40      	ldr	r2, [pc, #256]	; (800500c <USB_SetTurnaroundTime+0x120>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d202      	bcs.n	8004f16 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8004f10:	230f      	movs	r3, #15
 8004f12:	617b      	str	r3, [r7, #20]
 8004f14:	e062      	b.n	8004fdc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	4a3c      	ldr	r2, [pc, #240]	; (800500c <USB_SetTurnaroundTime+0x120>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d306      	bcc.n	8004f2c <USB_SetTurnaroundTime+0x40>
 8004f1e:	68bb      	ldr	r3, [r7, #8]
 8004f20:	4a3b      	ldr	r2, [pc, #236]	; (8005010 <USB_SetTurnaroundTime+0x124>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d202      	bcs.n	8004f2c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8004f26:	230e      	movs	r3, #14
 8004f28:	617b      	str	r3, [r7, #20]
 8004f2a:	e057      	b.n	8004fdc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	4a38      	ldr	r2, [pc, #224]	; (8005010 <USB_SetTurnaroundTime+0x124>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d306      	bcc.n	8004f42 <USB_SetTurnaroundTime+0x56>
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	4a37      	ldr	r2, [pc, #220]	; (8005014 <USB_SetTurnaroundTime+0x128>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d202      	bcs.n	8004f42 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8004f3c:	230d      	movs	r3, #13
 8004f3e:	617b      	str	r3, [r7, #20]
 8004f40:	e04c      	b.n	8004fdc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8004f42:	68bb      	ldr	r3, [r7, #8]
 8004f44:	4a33      	ldr	r2, [pc, #204]	; (8005014 <USB_SetTurnaroundTime+0x128>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d306      	bcc.n	8004f58 <USB_SetTurnaroundTime+0x6c>
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	4a32      	ldr	r2, [pc, #200]	; (8005018 <USB_SetTurnaroundTime+0x12c>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d802      	bhi.n	8004f58 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8004f52:	230c      	movs	r3, #12
 8004f54:	617b      	str	r3, [r7, #20]
 8004f56:	e041      	b.n	8004fdc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	4a2f      	ldr	r2, [pc, #188]	; (8005018 <USB_SetTurnaroundTime+0x12c>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d906      	bls.n	8004f6e <USB_SetTurnaroundTime+0x82>
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	4a2e      	ldr	r2, [pc, #184]	; (800501c <USB_SetTurnaroundTime+0x130>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d802      	bhi.n	8004f6e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8004f68:	230b      	movs	r3, #11
 8004f6a:	617b      	str	r3, [r7, #20]
 8004f6c:	e036      	b.n	8004fdc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8004f6e:	68bb      	ldr	r3, [r7, #8]
 8004f70:	4a2a      	ldr	r2, [pc, #168]	; (800501c <USB_SetTurnaroundTime+0x130>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d906      	bls.n	8004f84 <USB_SetTurnaroundTime+0x98>
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	4a29      	ldr	r2, [pc, #164]	; (8005020 <USB_SetTurnaroundTime+0x134>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d802      	bhi.n	8004f84 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8004f7e:	230a      	movs	r3, #10
 8004f80:	617b      	str	r3, [r7, #20]
 8004f82:	e02b      	b.n	8004fdc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	4a26      	ldr	r2, [pc, #152]	; (8005020 <USB_SetTurnaroundTime+0x134>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d906      	bls.n	8004f9a <USB_SetTurnaroundTime+0xae>
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	4a25      	ldr	r2, [pc, #148]	; (8005024 <USB_SetTurnaroundTime+0x138>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d202      	bcs.n	8004f9a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8004f94:	2309      	movs	r3, #9
 8004f96:	617b      	str	r3, [r7, #20]
 8004f98:	e020      	b.n	8004fdc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	4a21      	ldr	r2, [pc, #132]	; (8005024 <USB_SetTurnaroundTime+0x138>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d306      	bcc.n	8004fb0 <USB_SetTurnaroundTime+0xc4>
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	4a20      	ldr	r2, [pc, #128]	; (8005028 <USB_SetTurnaroundTime+0x13c>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d802      	bhi.n	8004fb0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8004faa:	2308      	movs	r3, #8
 8004fac:	617b      	str	r3, [r7, #20]
 8004fae:	e015      	b.n	8004fdc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	4a1d      	ldr	r2, [pc, #116]	; (8005028 <USB_SetTurnaroundTime+0x13c>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d906      	bls.n	8004fc6 <USB_SetTurnaroundTime+0xda>
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	4a1c      	ldr	r2, [pc, #112]	; (800502c <USB_SetTurnaroundTime+0x140>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d202      	bcs.n	8004fc6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8004fc0:	2307      	movs	r3, #7
 8004fc2:	617b      	str	r3, [r7, #20]
 8004fc4:	e00a      	b.n	8004fdc <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8004fc6:	2306      	movs	r3, #6
 8004fc8:	617b      	str	r3, [r7, #20]
 8004fca:	e007      	b.n	8004fdc <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8004fcc:	79fb      	ldrb	r3, [r7, #7]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d102      	bne.n	8004fd8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8004fd2:	2309      	movs	r3, #9
 8004fd4:	617b      	str	r3, [r7, #20]
 8004fd6:	e001      	b.n	8004fdc <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8004fd8:	2309      	movs	r3, #9
 8004fda:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	68db      	ldr	r3, [r3, #12]
 8004fe0:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	68da      	ldr	r2, [r3, #12]
 8004fec:	697b      	ldr	r3, [r7, #20]
 8004fee:	029b      	lsls	r3, r3, #10
 8004ff0:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8004ff4:	431a      	orrs	r2, r3
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004ffa:	2300      	movs	r3, #0
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	371c      	adds	r7, #28
 8005000:	46bd      	mov	sp, r7
 8005002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005006:	4770      	bx	lr
 8005008:	00d8acbf 	.word	0x00d8acbf
 800500c:	00e4e1c0 	.word	0x00e4e1c0
 8005010:	00f42400 	.word	0x00f42400
 8005014:	01067380 	.word	0x01067380
 8005018:	011a499f 	.word	0x011a499f
 800501c:	01312cff 	.word	0x01312cff
 8005020:	014ca43f 	.word	0x014ca43f
 8005024:	016e3600 	.word	0x016e3600
 8005028:	01a6ab1f 	.word	0x01a6ab1f
 800502c:	01e84800 	.word	0x01e84800

08005030 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005030:	b480      	push	{r7}
 8005032:	b083      	sub	sp, #12
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	689b      	ldr	r3, [r3, #8]
 800503c:	f043 0201 	orr.w	r2, r3, #1
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005044:	2300      	movs	r3, #0
}
 8005046:	4618      	mov	r0, r3
 8005048:	370c      	adds	r7, #12
 800504a:	46bd      	mov	sp, r7
 800504c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005050:	4770      	bx	lr

08005052 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005052:	b480      	push	{r7}
 8005054:	b083      	sub	sp, #12
 8005056:	af00      	add	r7, sp, #0
 8005058:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	689b      	ldr	r3, [r3, #8]
 800505e:	f023 0201 	bic.w	r2, r3, #1
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005066:	2300      	movs	r3, #0
}
 8005068:	4618      	mov	r0, r3
 800506a:	370c      	adds	r7, #12
 800506c:	46bd      	mov	sp, r7
 800506e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005072:	4770      	bx	lr

08005074 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b084      	sub	sp, #16
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
 800507c:	460b      	mov	r3, r1
 800507e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005080:	2300      	movs	r3, #0
 8005082:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	68db      	ldr	r3, [r3, #12]
 8005088:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005090:	78fb      	ldrb	r3, [r7, #3]
 8005092:	2b01      	cmp	r3, #1
 8005094:	d115      	bne.n	80050c2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	68db      	ldr	r3, [r3, #12]
 800509a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80050a2:	200a      	movs	r0, #10
 80050a4:	f7fc f802 	bl	80010ac <HAL_Delay>
      ms += 10U;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	330a      	adds	r3, #10
 80050ac:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f001 f939 	bl	8006326 <USB_GetMode>
 80050b4:	4603      	mov	r3, r0
 80050b6:	2b01      	cmp	r3, #1
 80050b8:	d01e      	beq.n	80050f8 <USB_SetCurrentMode+0x84>
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	2bc7      	cmp	r3, #199	; 0xc7
 80050be:	d9f0      	bls.n	80050a2 <USB_SetCurrentMode+0x2e>
 80050c0:	e01a      	b.n	80050f8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80050c2:	78fb      	ldrb	r3, [r7, #3]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d115      	bne.n	80050f4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	68db      	ldr	r3, [r3, #12]
 80050cc:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80050d4:	200a      	movs	r0, #10
 80050d6:	f7fb ffe9 	bl	80010ac <HAL_Delay>
      ms += 10U;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	330a      	adds	r3, #10
 80050de:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80050e0:	6878      	ldr	r0, [r7, #4]
 80050e2:	f001 f920 	bl	8006326 <USB_GetMode>
 80050e6:	4603      	mov	r3, r0
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d005      	beq.n	80050f8 <USB_SetCurrentMode+0x84>
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	2bc7      	cmp	r3, #199	; 0xc7
 80050f0:	d9f0      	bls.n	80050d4 <USB_SetCurrentMode+0x60>
 80050f2:	e001      	b.n	80050f8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80050f4:	2301      	movs	r3, #1
 80050f6:	e005      	b.n	8005104 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	2bc8      	cmp	r3, #200	; 0xc8
 80050fc:	d101      	bne.n	8005102 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80050fe:	2301      	movs	r3, #1
 8005100:	e000      	b.n	8005104 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005102:	2300      	movs	r3, #0
}
 8005104:	4618      	mov	r0, r3
 8005106:	3710      	adds	r7, #16
 8005108:	46bd      	mov	sp, r7
 800510a:	bd80      	pop	{r7, pc}

0800510c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800510c:	b084      	sub	sp, #16
 800510e:	b580      	push	{r7, lr}
 8005110:	b086      	sub	sp, #24
 8005112:	af00      	add	r7, sp, #0
 8005114:	6078      	str	r0, [r7, #4]
 8005116:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800511a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800511e:	2300      	movs	r3, #0
 8005120:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005126:	2300      	movs	r3, #0
 8005128:	613b      	str	r3, [r7, #16]
 800512a:	e009      	b.n	8005140 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800512c:	687a      	ldr	r2, [r7, #4]
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	3340      	adds	r3, #64	; 0x40
 8005132:	009b      	lsls	r3, r3, #2
 8005134:	4413      	add	r3, r2
 8005136:	2200      	movs	r2, #0
 8005138:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	3301      	adds	r3, #1
 800513e:	613b      	str	r3, [r7, #16]
 8005140:	693b      	ldr	r3, [r7, #16]
 8005142:	2b0e      	cmp	r3, #14
 8005144:	d9f2      	bls.n	800512c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005146:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800514a:	2b00      	cmp	r3, #0
 800514c:	d11c      	bne.n	8005188 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005154:	685b      	ldr	r3, [r3, #4]
 8005156:	68fa      	ldr	r2, [r7, #12]
 8005158:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800515c:	f043 0302 	orr.w	r3, r3, #2
 8005160:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005166:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005172:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800517e:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	639a      	str	r2, [r3, #56]	; 0x38
 8005186:	e00b      	b.n	80051a0 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800518c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005198:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80051a6:	461a      	mov	r2, r3
 80051a8:	2300      	movs	r3, #0
 80051aa:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80051ac:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80051b0:	2b01      	cmp	r3, #1
 80051b2:	d10d      	bne.n	80051d0 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80051b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d104      	bne.n	80051c6 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80051bc:	2100      	movs	r1, #0
 80051be:	6878      	ldr	r0, [r7, #4]
 80051c0:	f000 f968 	bl	8005494 <USB_SetDevSpeed>
 80051c4:	e008      	b.n	80051d8 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80051c6:	2101      	movs	r1, #1
 80051c8:	6878      	ldr	r0, [r7, #4]
 80051ca:	f000 f963 	bl	8005494 <USB_SetDevSpeed>
 80051ce:	e003      	b.n	80051d8 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80051d0:	2103      	movs	r1, #3
 80051d2:	6878      	ldr	r0, [r7, #4]
 80051d4:	f000 f95e 	bl	8005494 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80051d8:	2110      	movs	r1, #16
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	f000 f8fa 	bl	80053d4 <USB_FlushTxFifo>
 80051e0:	4603      	mov	r3, r0
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d001      	beq.n	80051ea <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80051e6:	2301      	movs	r3, #1
 80051e8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	f000 f924 	bl	8005438 <USB_FlushRxFifo>
 80051f0:	4603      	mov	r3, r0
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d001      	beq.n	80051fa <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80051f6:	2301      	movs	r3, #1
 80051f8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005200:	461a      	mov	r2, r3
 8005202:	2300      	movs	r3, #0
 8005204:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800520c:	461a      	mov	r2, r3
 800520e:	2300      	movs	r3, #0
 8005210:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005218:	461a      	mov	r2, r3
 800521a:	2300      	movs	r3, #0
 800521c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800521e:	2300      	movs	r3, #0
 8005220:	613b      	str	r3, [r7, #16]
 8005222:	e043      	b.n	80052ac <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005224:	693b      	ldr	r3, [r7, #16]
 8005226:	015a      	lsls	r2, r3, #5
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	4413      	add	r3, r2
 800522c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005236:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800523a:	d118      	bne.n	800526e <USB_DevInit+0x162>
    {
      if (i == 0U)
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d10a      	bne.n	8005258 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	015a      	lsls	r2, r3, #5
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	4413      	add	r3, r2
 800524a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800524e:	461a      	mov	r2, r3
 8005250:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005254:	6013      	str	r3, [r2, #0]
 8005256:	e013      	b.n	8005280 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005258:	693b      	ldr	r3, [r7, #16]
 800525a:	015a      	lsls	r2, r3, #5
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	4413      	add	r3, r2
 8005260:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005264:	461a      	mov	r2, r3
 8005266:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800526a:	6013      	str	r3, [r2, #0]
 800526c:	e008      	b.n	8005280 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800526e:	693b      	ldr	r3, [r7, #16]
 8005270:	015a      	lsls	r2, r3, #5
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	4413      	add	r3, r2
 8005276:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800527a:	461a      	mov	r2, r3
 800527c:	2300      	movs	r3, #0
 800527e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005280:	693b      	ldr	r3, [r7, #16]
 8005282:	015a      	lsls	r2, r3, #5
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	4413      	add	r3, r2
 8005288:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800528c:	461a      	mov	r2, r3
 800528e:	2300      	movs	r3, #0
 8005290:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005292:	693b      	ldr	r3, [r7, #16]
 8005294:	015a      	lsls	r2, r3, #5
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	4413      	add	r3, r2
 800529a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800529e:	461a      	mov	r2, r3
 80052a0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80052a4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	3301      	adds	r3, #1
 80052aa:	613b      	str	r3, [r7, #16]
 80052ac:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80052b0:	461a      	mov	r2, r3
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d3b5      	bcc.n	8005224 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80052b8:	2300      	movs	r3, #0
 80052ba:	613b      	str	r3, [r7, #16]
 80052bc:	e043      	b.n	8005346 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80052be:	693b      	ldr	r3, [r7, #16]
 80052c0:	015a      	lsls	r2, r3, #5
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	4413      	add	r3, r2
 80052c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80052d0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80052d4:	d118      	bne.n	8005308 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80052d6:	693b      	ldr	r3, [r7, #16]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d10a      	bne.n	80052f2 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80052dc:	693b      	ldr	r3, [r7, #16]
 80052de:	015a      	lsls	r2, r3, #5
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	4413      	add	r3, r2
 80052e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052e8:	461a      	mov	r2, r3
 80052ea:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80052ee:	6013      	str	r3, [r2, #0]
 80052f0:	e013      	b.n	800531a <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80052f2:	693b      	ldr	r3, [r7, #16]
 80052f4:	015a      	lsls	r2, r3, #5
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	4413      	add	r3, r2
 80052fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052fe:	461a      	mov	r2, r3
 8005300:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005304:	6013      	str	r3, [r2, #0]
 8005306:	e008      	b.n	800531a <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005308:	693b      	ldr	r3, [r7, #16]
 800530a:	015a      	lsls	r2, r3, #5
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	4413      	add	r3, r2
 8005310:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005314:	461a      	mov	r2, r3
 8005316:	2300      	movs	r3, #0
 8005318:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800531a:	693b      	ldr	r3, [r7, #16]
 800531c:	015a      	lsls	r2, r3, #5
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	4413      	add	r3, r2
 8005322:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005326:	461a      	mov	r2, r3
 8005328:	2300      	movs	r3, #0
 800532a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800532c:	693b      	ldr	r3, [r7, #16]
 800532e:	015a      	lsls	r2, r3, #5
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	4413      	add	r3, r2
 8005334:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005338:	461a      	mov	r2, r3
 800533a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800533e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005340:	693b      	ldr	r3, [r7, #16]
 8005342:	3301      	adds	r3, #1
 8005344:	613b      	str	r3, [r7, #16]
 8005346:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800534a:	461a      	mov	r2, r3
 800534c:	693b      	ldr	r3, [r7, #16]
 800534e:	4293      	cmp	r3, r2
 8005350:	d3b5      	bcc.n	80052be <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005358:	691b      	ldr	r3, [r3, #16]
 800535a:	68fa      	ldr	r2, [r7, #12]
 800535c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005360:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005364:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2200      	movs	r2, #0
 800536a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8005372:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005374:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005378:	2b00      	cmp	r3, #0
 800537a:	d105      	bne.n	8005388 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	699b      	ldr	r3, [r3, #24]
 8005380:	f043 0210 	orr.w	r2, r3, #16
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	699a      	ldr	r2, [r3, #24]
 800538c:	4b10      	ldr	r3, [pc, #64]	; (80053d0 <USB_DevInit+0x2c4>)
 800538e:	4313      	orrs	r3, r2
 8005390:	687a      	ldr	r2, [r7, #4]
 8005392:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005394:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8005398:	2b00      	cmp	r3, #0
 800539a:	d005      	beq.n	80053a8 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	699b      	ldr	r3, [r3, #24]
 80053a0:	f043 0208 	orr.w	r2, r3, #8
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80053a8:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80053ac:	2b01      	cmp	r3, #1
 80053ae:	d107      	bne.n	80053c0 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	699b      	ldr	r3, [r3, #24]
 80053b4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80053b8:	f043 0304 	orr.w	r3, r3, #4
 80053bc:	687a      	ldr	r2, [r7, #4]
 80053be:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80053c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	3718      	adds	r7, #24
 80053c6:	46bd      	mov	sp, r7
 80053c8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80053cc:	b004      	add	sp, #16
 80053ce:	4770      	bx	lr
 80053d0:	803c3800 	.word	0x803c3800

080053d4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b085      	sub	sp, #20
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
 80053dc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80053de:	2300      	movs	r3, #0
 80053e0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	3301      	adds	r3, #1
 80053e6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80053ee:	d901      	bls.n	80053f4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80053f0:	2303      	movs	r3, #3
 80053f2:	e01b      	b.n	800542c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	691b      	ldr	r3, [r3, #16]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	daf2      	bge.n	80053e2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80053fc:	2300      	movs	r3, #0
 80053fe:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	019b      	lsls	r3, r3, #6
 8005404:	f043 0220 	orr.w	r2, r3, #32
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	3301      	adds	r3, #1
 8005410:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8005418:	d901      	bls.n	800541e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800541a:	2303      	movs	r3, #3
 800541c:	e006      	b.n	800542c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	691b      	ldr	r3, [r3, #16]
 8005422:	f003 0320 	and.w	r3, r3, #32
 8005426:	2b20      	cmp	r3, #32
 8005428:	d0f0      	beq.n	800540c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800542a:	2300      	movs	r3, #0
}
 800542c:	4618      	mov	r0, r3
 800542e:	3714      	adds	r7, #20
 8005430:	46bd      	mov	sp, r7
 8005432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005436:	4770      	bx	lr

08005438 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005438:	b480      	push	{r7}
 800543a:	b085      	sub	sp, #20
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005440:	2300      	movs	r3, #0
 8005442:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	3301      	adds	r3, #1
 8005448:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8005450:	d901      	bls.n	8005456 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005452:	2303      	movs	r3, #3
 8005454:	e018      	b.n	8005488 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	691b      	ldr	r3, [r3, #16]
 800545a:	2b00      	cmp	r3, #0
 800545c:	daf2      	bge.n	8005444 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800545e:	2300      	movs	r3, #0
 8005460:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2210      	movs	r2, #16
 8005466:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	3301      	adds	r3, #1
 800546c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8005474:	d901      	bls.n	800547a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005476:	2303      	movs	r3, #3
 8005478:	e006      	b.n	8005488 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	691b      	ldr	r3, [r3, #16]
 800547e:	f003 0310 	and.w	r3, r3, #16
 8005482:	2b10      	cmp	r3, #16
 8005484:	d0f0      	beq.n	8005468 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005486:	2300      	movs	r3, #0
}
 8005488:	4618      	mov	r0, r3
 800548a:	3714      	adds	r7, #20
 800548c:	46bd      	mov	sp, r7
 800548e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005492:	4770      	bx	lr

08005494 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005494:	b480      	push	{r7}
 8005496:	b085      	sub	sp, #20
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
 800549c:	460b      	mov	r3, r1
 800549e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80054aa:	681a      	ldr	r2, [r3, #0]
 80054ac:	78fb      	ldrb	r3, [r7, #3]
 80054ae:	68f9      	ldr	r1, [r7, #12]
 80054b0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80054b4:	4313      	orrs	r3, r2
 80054b6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80054b8:	2300      	movs	r3, #0
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	3714      	adds	r7, #20
 80054be:	46bd      	mov	sp, r7
 80054c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c4:	4770      	bx	lr

080054c6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80054c6:	b480      	push	{r7}
 80054c8:	b087      	sub	sp, #28
 80054ca:	af00      	add	r7, sp, #0
 80054cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80054d2:	693b      	ldr	r3, [r7, #16]
 80054d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80054d8:	689b      	ldr	r3, [r3, #8]
 80054da:	f003 0306 	and.w	r3, r3, #6
 80054de:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d102      	bne.n	80054ec <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80054e6:	2300      	movs	r3, #0
 80054e8:	75fb      	strb	r3, [r7, #23]
 80054ea:	e00a      	b.n	8005502 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	2b02      	cmp	r3, #2
 80054f0:	d002      	beq.n	80054f8 <USB_GetDevSpeed+0x32>
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	2b06      	cmp	r3, #6
 80054f6:	d102      	bne.n	80054fe <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80054f8:	2302      	movs	r3, #2
 80054fa:	75fb      	strb	r3, [r7, #23]
 80054fc:	e001      	b.n	8005502 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80054fe:	230f      	movs	r3, #15
 8005500:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005502:	7dfb      	ldrb	r3, [r7, #23]
}
 8005504:	4618      	mov	r0, r3
 8005506:	371c      	adds	r7, #28
 8005508:	46bd      	mov	sp, r7
 800550a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550e:	4770      	bx	lr

08005510 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005510:	b480      	push	{r7}
 8005512:	b085      	sub	sp, #20
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
 8005518:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	781b      	ldrb	r3, [r3, #0]
 8005522:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	785b      	ldrb	r3, [r3, #1]
 8005528:	2b01      	cmp	r3, #1
 800552a:	d13a      	bne.n	80055a2 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005532:	69da      	ldr	r2, [r3, #28]
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	781b      	ldrb	r3, [r3, #0]
 8005538:	f003 030f 	and.w	r3, r3, #15
 800553c:	2101      	movs	r1, #1
 800553e:	fa01 f303 	lsl.w	r3, r1, r3
 8005542:	b29b      	uxth	r3, r3
 8005544:	68f9      	ldr	r1, [r7, #12]
 8005546:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800554a:	4313      	orrs	r3, r2
 800554c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	015a      	lsls	r2, r3, #5
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	4413      	add	r3, r2
 8005556:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005560:	2b00      	cmp	r3, #0
 8005562:	d155      	bne.n	8005610 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	015a      	lsls	r2, r3, #5
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	4413      	add	r3, r2
 800556c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005570:	681a      	ldr	r2, [r3, #0]
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	689b      	ldr	r3, [r3, #8]
 8005576:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	791b      	ldrb	r3, [r3, #4]
 800557e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005580:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	059b      	lsls	r3, r3, #22
 8005586:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005588:	4313      	orrs	r3, r2
 800558a:	68ba      	ldr	r2, [r7, #8]
 800558c:	0151      	lsls	r1, r2, #5
 800558e:	68fa      	ldr	r2, [r7, #12]
 8005590:	440a      	add	r2, r1
 8005592:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005596:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800559a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800559e:	6013      	str	r3, [r2, #0]
 80055a0:	e036      	b.n	8005610 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80055a8:	69da      	ldr	r2, [r3, #28]
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	781b      	ldrb	r3, [r3, #0]
 80055ae:	f003 030f 	and.w	r3, r3, #15
 80055b2:	2101      	movs	r1, #1
 80055b4:	fa01 f303 	lsl.w	r3, r1, r3
 80055b8:	041b      	lsls	r3, r3, #16
 80055ba:	68f9      	ldr	r1, [r7, #12]
 80055bc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80055c0:	4313      	orrs	r3, r2
 80055c2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80055c4:	68bb      	ldr	r3, [r7, #8]
 80055c6:	015a      	lsls	r2, r3, #5
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	4413      	add	r3, r2
 80055cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d11a      	bne.n	8005610 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	015a      	lsls	r2, r3, #5
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	4413      	add	r3, r2
 80055e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80055e6:	681a      	ldr	r2, [r3, #0]
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	689b      	ldr	r3, [r3, #8]
 80055ec:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	791b      	ldrb	r3, [r3, #4]
 80055f4:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80055f6:	430b      	orrs	r3, r1
 80055f8:	4313      	orrs	r3, r2
 80055fa:	68ba      	ldr	r2, [r7, #8]
 80055fc:	0151      	lsls	r1, r2, #5
 80055fe:	68fa      	ldr	r2, [r7, #12]
 8005600:	440a      	add	r2, r1
 8005602:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005606:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800560a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800560e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005610:	2300      	movs	r3, #0
}
 8005612:	4618      	mov	r0, r3
 8005614:	3714      	adds	r7, #20
 8005616:	46bd      	mov	sp, r7
 8005618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561c:	4770      	bx	lr
	...

08005620 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005620:	b480      	push	{r7}
 8005622:	b085      	sub	sp, #20
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
 8005628:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	781b      	ldrb	r3, [r3, #0]
 8005632:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	785b      	ldrb	r3, [r3, #1]
 8005638:	2b01      	cmp	r3, #1
 800563a:	d161      	bne.n	8005700 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	015a      	lsls	r2, r3, #5
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	4413      	add	r3, r2
 8005644:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800564e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005652:	d11f      	bne.n	8005694 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005654:	68bb      	ldr	r3, [r7, #8]
 8005656:	015a      	lsls	r2, r3, #5
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	4413      	add	r3, r2
 800565c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	68ba      	ldr	r2, [r7, #8]
 8005664:	0151      	lsls	r1, r2, #5
 8005666:	68fa      	ldr	r2, [r7, #12]
 8005668:	440a      	add	r2, r1
 800566a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800566e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005672:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	015a      	lsls	r2, r3, #5
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	4413      	add	r3, r2
 800567c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	68ba      	ldr	r2, [r7, #8]
 8005684:	0151      	lsls	r1, r2, #5
 8005686:	68fa      	ldr	r2, [r7, #12]
 8005688:	440a      	add	r2, r1
 800568a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800568e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005692:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800569a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	781b      	ldrb	r3, [r3, #0]
 80056a0:	f003 030f 	and.w	r3, r3, #15
 80056a4:	2101      	movs	r1, #1
 80056a6:	fa01 f303 	lsl.w	r3, r1, r3
 80056aa:	b29b      	uxth	r3, r3
 80056ac:	43db      	mvns	r3, r3
 80056ae:	68f9      	ldr	r1, [r7, #12]
 80056b0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80056b4:	4013      	ands	r3, r2
 80056b6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80056be:	69da      	ldr	r2, [r3, #28]
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	781b      	ldrb	r3, [r3, #0]
 80056c4:	f003 030f 	and.w	r3, r3, #15
 80056c8:	2101      	movs	r1, #1
 80056ca:	fa01 f303 	lsl.w	r3, r1, r3
 80056ce:	b29b      	uxth	r3, r3
 80056d0:	43db      	mvns	r3, r3
 80056d2:	68f9      	ldr	r1, [r7, #12]
 80056d4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80056d8:	4013      	ands	r3, r2
 80056da:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80056dc:	68bb      	ldr	r3, [r7, #8]
 80056de:	015a      	lsls	r2, r3, #5
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	4413      	add	r3, r2
 80056e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80056e8:	681a      	ldr	r2, [r3, #0]
 80056ea:	68bb      	ldr	r3, [r7, #8]
 80056ec:	0159      	lsls	r1, r3, #5
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	440b      	add	r3, r1
 80056f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80056f6:	4619      	mov	r1, r3
 80056f8:	4b35      	ldr	r3, [pc, #212]	; (80057d0 <USB_DeactivateEndpoint+0x1b0>)
 80056fa:	4013      	ands	r3, r2
 80056fc:	600b      	str	r3, [r1, #0]
 80056fe:	e060      	b.n	80057c2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005700:	68bb      	ldr	r3, [r7, #8]
 8005702:	015a      	lsls	r2, r3, #5
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	4413      	add	r3, r2
 8005708:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005712:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005716:	d11f      	bne.n	8005758 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	015a      	lsls	r2, r3, #5
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	4413      	add	r3, r2
 8005720:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	68ba      	ldr	r2, [r7, #8]
 8005728:	0151      	lsls	r1, r2, #5
 800572a:	68fa      	ldr	r2, [r7, #12]
 800572c:	440a      	add	r2, r1
 800572e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005732:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005736:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	015a      	lsls	r2, r3, #5
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	4413      	add	r3, r2
 8005740:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	68ba      	ldr	r2, [r7, #8]
 8005748:	0151      	lsls	r1, r2, #5
 800574a:	68fa      	ldr	r2, [r7, #12]
 800574c:	440a      	add	r2, r1
 800574e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005752:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005756:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800575e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	781b      	ldrb	r3, [r3, #0]
 8005764:	f003 030f 	and.w	r3, r3, #15
 8005768:	2101      	movs	r1, #1
 800576a:	fa01 f303 	lsl.w	r3, r1, r3
 800576e:	041b      	lsls	r3, r3, #16
 8005770:	43db      	mvns	r3, r3
 8005772:	68f9      	ldr	r1, [r7, #12]
 8005774:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005778:	4013      	ands	r3, r2
 800577a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005782:	69da      	ldr	r2, [r3, #28]
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	781b      	ldrb	r3, [r3, #0]
 8005788:	f003 030f 	and.w	r3, r3, #15
 800578c:	2101      	movs	r1, #1
 800578e:	fa01 f303 	lsl.w	r3, r1, r3
 8005792:	041b      	lsls	r3, r3, #16
 8005794:	43db      	mvns	r3, r3
 8005796:	68f9      	ldr	r1, [r7, #12]
 8005798:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800579c:	4013      	ands	r3, r2
 800579e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	015a      	lsls	r2, r3, #5
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	4413      	add	r3, r2
 80057a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057ac:	681a      	ldr	r2, [r3, #0]
 80057ae:	68bb      	ldr	r3, [r7, #8]
 80057b0:	0159      	lsls	r1, r3, #5
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	440b      	add	r3, r1
 80057b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057ba:	4619      	mov	r1, r3
 80057bc:	4b05      	ldr	r3, [pc, #20]	; (80057d4 <USB_DeactivateEndpoint+0x1b4>)
 80057be:	4013      	ands	r3, r2
 80057c0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80057c2:	2300      	movs	r3, #0
}
 80057c4:	4618      	mov	r0, r3
 80057c6:	3714      	adds	r7, #20
 80057c8:	46bd      	mov	sp, r7
 80057ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ce:	4770      	bx	lr
 80057d0:	ec337800 	.word	0xec337800
 80057d4:	eff37800 	.word	0xeff37800

080057d8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b08a      	sub	sp, #40	; 0x28
 80057dc:	af02      	add	r7, sp, #8
 80057de:	60f8      	str	r0, [r7, #12]
 80057e0:	60b9      	str	r1, [r7, #8]
 80057e2:	4613      	mov	r3, r2
 80057e4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80057ea:	68bb      	ldr	r3, [r7, #8]
 80057ec:	781b      	ldrb	r3, [r3, #0]
 80057ee:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80057f0:	68bb      	ldr	r3, [r7, #8]
 80057f2:	785b      	ldrb	r3, [r3, #1]
 80057f4:	2b01      	cmp	r3, #1
 80057f6:	f040 817a 	bne.w	8005aee <USB_EPStartXfer+0x316>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80057fa:	68bb      	ldr	r3, [r7, #8]
 80057fc:	691b      	ldr	r3, [r3, #16]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d132      	bne.n	8005868 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005802:	69bb      	ldr	r3, [r7, #24]
 8005804:	015a      	lsls	r2, r3, #5
 8005806:	69fb      	ldr	r3, [r7, #28]
 8005808:	4413      	add	r3, r2
 800580a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800580e:	691b      	ldr	r3, [r3, #16]
 8005810:	69ba      	ldr	r2, [r7, #24]
 8005812:	0151      	lsls	r1, r2, #5
 8005814:	69fa      	ldr	r2, [r7, #28]
 8005816:	440a      	add	r2, r1
 8005818:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800581c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005820:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005824:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005826:	69bb      	ldr	r3, [r7, #24]
 8005828:	015a      	lsls	r2, r3, #5
 800582a:	69fb      	ldr	r3, [r7, #28]
 800582c:	4413      	add	r3, r2
 800582e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005832:	691b      	ldr	r3, [r3, #16]
 8005834:	69ba      	ldr	r2, [r7, #24]
 8005836:	0151      	lsls	r1, r2, #5
 8005838:	69fa      	ldr	r2, [r7, #28]
 800583a:	440a      	add	r2, r1
 800583c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005840:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005844:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005846:	69bb      	ldr	r3, [r7, #24]
 8005848:	015a      	lsls	r2, r3, #5
 800584a:	69fb      	ldr	r3, [r7, #28]
 800584c:	4413      	add	r3, r2
 800584e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005852:	691b      	ldr	r3, [r3, #16]
 8005854:	69ba      	ldr	r2, [r7, #24]
 8005856:	0151      	lsls	r1, r2, #5
 8005858:	69fa      	ldr	r2, [r7, #28]
 800585a:	440a      	add	r2, r1
 800585c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005860:	0cdb      	lsrs	r3, r3, #19
 8005862:	04db      	lsls	r3, r3, #19
 8005864:	6113      	str	r3, [r2, #16]
 8005866:	e092      	b.n	800598e <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005868:	69bb      	ldr	r3, [r7, #24]
 800586a:	015a      	lsls	r2, r3, #5
 800586c:	69fb      	ldr	r3, [r7, #28]
 800586e:	4413      	add	r3, r2
 8005870:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005874:	691b      	ldr	r3, [r3, #16]
 8005876:	69ba      	ldr	r2, [r7, #24]
 8005878:	0151      	lsls	r1, r2, #5
 800587a:	69fa      	ldr	r2, [r7, #28]
 800587c:	440a      	add	r2, r1
 800587e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005882:	0cdb      	lsrs	r3, r3, #19
 8005884:	04db      	lsls	r3, r3, #19
 8005886:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005888:	69bb      	ldr	r3, [r7, #24]
 800588a:	015a      	lsls	r2, r3, #5
 800588c:	69fb      	ldr	r3, [r7, #28]
 800588e:	4413      	add	r3, r2
 8005890:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005894:	691b      	ldr	r3, [r3, #16]
 8005896:	69ba      	ldr	r2, [r7, #24]
 8005898:	0151      	lsls	r1, r2, #5
 800589a:	69fa      	ldr	r2, [r7, #28]
 800589c:	440a      	add	r2, r1
 800589e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80058a2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80058a6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80058aa:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80058ac:	69bb      	ldr	r3, [r7, #24]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d11a      	bne.n	80058e8 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	691a      	ldr	r2, [r3, #16]
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	689b      	ldr	r3, [r3, #8]
 80058ba:	429a      	cmp	r2, r3
 80058bc:	d903      	bls.n	80058c6 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	689a      	ldr	r2, [r3, #8]
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80058c6:	69bb      	ldr	r3, [r7, #24]
 80058c8:	015a      	lsls	r2, r3, #5
 80058ca:	69fb      	ldr	r3, [r7, #28]
 80058cc:	4413      	add	r3, r2
 80058ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058d2:	691b      	ldr	r3, [r3, #16]
 80058d4:	69ba      	ldr	r2, [r7, #24]
 80058d6:	0151      	lsls	r1, r2, #5
 80058d8:	69fa      	ldr	r2, [r7, #28]
 80058da:	440a      	add	r2, r1
 80058dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80058e0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80058e4:	6113      	str	r3, [r2, #16]
 80058e6:	e01b      	b.n	8005920 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80058e8:	69bb      	ldr	r3, [r7, #24]
 80058ea:	015a      	lsls	r2, r3, #5
 80058ec:	69fb      	ldr	r3, [r7, #28]
 80058ee:	4413      	add	r3, r2
 80058f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058f4:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	6919      	ldr	r1, [r3, #16]
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	689b      	ldr	r3, [r3, #8]
 80058fe:	440b      	add	r3, r1
 8005900:	1e59      	subs	r1, r3, #1
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	689b      	ldr	r3, [r3, #8]
 8005906:	fbb1 f3f3 	udiv	r3, r1, r3
 800590a:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800590c:	4ba2      	ldr	r3, [pc, #648]	; (8005b98 <USB_EPStartXfer+0x3c0>)
 800590e:	400b      	ands	r3, r1
 8005910:	69b9      	ldr	r1, [r7, #24]
 8005912:	0148      	lsls	r0, r1, #5
 8005914:	69f9      	ldr	r1, [r7, #28]
 8005916:	4401      	add	r1, r0
 8005918:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800591c:	4313      	orrs	r3, r2
 800591e:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005920:	69bb      	ldr	r3, [r7, #24]
 8005922:	015a      	lsls	r2, r3, #5
 8005924:	69fb      	ldr	r3, [r7, #28]
 8005926:	4413      	add	r3, r2
 8005928:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800592c:	691a      	ldr	r2, [r3, #16]
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	691b      	ldr	r3, [r3, #16]
 8005932:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005936:	69b9      	ldr	r1, [r7, #24]
 8005938:	0148      	lsls	r0, r1, #5
 800593a:	69f9      	ldr	r1, [r7, #28]
 800593c:	4401      	add	r1, r0
 800593e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005942:	4313      	orrs	r3, r2
 8005944:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	791b      	ldrb	r3, [r3, #4]
 800594a:	2b01      	cmp	r3, #1
 800594c:	d11f      	bne.n	800598e <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800594e:	69bb      	ldr	r3, [r7, #24]
 8005950:	015a      	lsls	r2, r3, #5
 8005952:	69fb      	ldr	r3, [r7, #28]
 8005954:	4413      	add	r3, r2
 8005956:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800595a:	691b      	ldr	r3, [r3, #16]
 800595c:	69ba      	ldr	r2, [r7, #24]
 800595e:	0151      	lsls	r1, r2, #5
 8005960:	69fa      	ldr	r2, [r7, #28]
 8005962:	440a      	add	r2, r1
 8005964:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005968:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800596c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800596e:	69bb      	ldr	r3, [r7, #24]
 8005970:	015a      	lsls	r2, r3, #5
 8005972:	69fb      	ldr	r3, [r7, #28]
 8005974:	4413      	add	r3, r2
 8005976:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800597a:	691b      	ldr	r3, [r3, #16]
 800597c:	69ba      	ldr	r2, [r7, #24]
 800597e:	0151      	lsls	r1, r2, #5
 8005980:	69fa      	ldr	r2, [r7, #28]
 8005982:	440a      	add	r2, r1
 8005984:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005988:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800598c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800598e:	79fb      	ldrb	r3, [r7, #7]
 8005990:	2b01      	cmp	r3, #1
 8005992:	d14b      	bne.n	8005a2c <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	69db      	ldr	r3, [r3, #28]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d009      	beq.n	80059b0 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800599c:	69bb      	ldr	r3, [r7, #24]
 800599e:	015a      	lsls	r2, r3, #5
 80059a0:	69fb      	ldr	r3, [r7, #28]
 80059a2:	4413      	add	r3, r2
 80059a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059a8:	461a      	mov	r2, r3
 80059aa:	68bb      	ldr	r3, [r7, #8]
 80059ac:	69db      	ldr	r3, [r3, #28]
 80059ae:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	791b      	ldrb	r3, [r3, #4]
 80059b4:	2b01      	cmp	r3, #1
 80059b6:	d128      	bne.n	8005a0a <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80059b8:	69fb      	ldr	r3, [r7, #28]
 80059ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059be:	689b      	ldr	r3, [r3, #8]
 80059c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d110      	bne.n	80059ea <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80059c8:	69bb      	ldr	r3, [r7, #24]
 80059ca:	015a      	lsls	r2, r3, #5
 80059cc:	69fb      	ldr	r3, [r7, #28]
 80059ce:	4413      	add	r3, r2
 80059d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	69ba      	ldr	r2, [r7, #24]
 80059d8:	0151      	lsls	r1, r2, #5
 80059da:	69fa      	ldr	r2, [r7, #28]
 80059dc:	440a      	add	r2, r1
 80059de:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80059e2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80059e6:	6013      	str	r3, [r2, #0]
 80059e8:	e00f      	b.n	8005a0a <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80059ea:	69bb      	ldr	r3, [r7, #24]
 80059ec:	015a      	lsls	r2, r3, #5
 80059ee:	69fb      	ldr	r3, [r7, #28]
 80059f0:	4413      	add	r3, r2
 80059f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	69ba      	ldr	r2, [r7, #24]
 80059fa:	0151      	lsls	r1, r2, #5
 80059fc:	69fa      	ldr	r2, [r7, #28]
 80059fe:	440a      	add	r2, r1
 8005a00:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005a04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a08:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005a0a:	69bb      	ldr	r3, [r7, #24]
 8005a0c:	015a      	lsls	r2, r3, #5
 8005a0e:	69fb      	ldr	r3, [r7, #28]
 8005a10:	4413      	add	r3, r2
 8005a12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	69ba      	ldr	r2, [r7, #24]
 8005a1a:	0151      	lsls	r1, r2, #5
 8005a1c:	69fa      	ldr	r2, [r7, #28]
 8005a1e:	440a      	add	r2, r1
 8005a20:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005a24:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005a28:	6013      	str	r3, [r2, #0]
 8005a2a:	e165      	b.n	8005cf8 <USB_EPStartXfer+0x520>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005a2c:	69bb      	ldr	r3, [r7, #24]
 8005a2e:	015a      	lsls	r2, r3, #5
 8005a30:	69fb      	ldr	r3, [r7, #28]
 8005a32:	4413      	add	r3, r2
 8005a34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	69ba      	ldr	r2, [r7, #24]
 8005a3c:	0151      	lsls	r1, r2, #5
 8005a3e:	69fa      	ldr	r2, [r7, #28]
 8005a40:	440a      	add	r2, r1
 8005a42:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005a46:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005a4a:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	791b      	ldrb	r3, [r3, #4]
 8005a50:	2b01      	cmp	r3, #1
 8005a52:	d015      	beq.n	8005a80 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	691b      	ldr	r3, [r3, #16]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	f000 814d 	beq.w	8005cf8 <USB_EPStartXfer+0x520>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005a5e:	69fb      	ldr	r3, [r7, #28]
 8005a60:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a64:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	781b      	ldrb	r3, [r3, #0]
 8005a6a:	f003 030f 	and.w	r3, r3, #15
 8005a6e:	2101      	movs	r1, #1
 8005a70:	fa01 f303 	lsl.w	r3, r1, r3
 8005a74:	69f9      	ldr	r1, [r7, #28]
 8005a76:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	634b      	str	r3, [r1, #52]	; 0x34
 8005a7e:	e13b      	b.n	8005cf8 <USB_EPStartXfer+0x520>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005a80:	69fb      	ldr	r3, [r7, #28]
 8005a82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a86:	689b      	ldr	r3, [r3, #8]
 8005a88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d110      	bne.n	8005ab2 <USB_EPStartXfer+0x2da>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005a90:	69bb      	ldr	r3, [r7, #24]
 8005a92:	015a      	lsls	r2, r3, #5
 8005a94:	69fb      	ldr	r3, [r7, #28]
 8005a96:	4413      	add	r3, r2
 8005a98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	69ba      	ldr	r2, [r7, #24]
 8005aa0:	0151      	lsls	r1, r2, #5
 8005aa2:	69fa      	ldr	r2, [r7, #28]
 8005aa4:	440a      	add	r2, r1
 8005aa6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005aaa:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005aae:	6013      	str	r3, [r2, #0]
 8005ab0:	e00f      	b.n	8005ad2 <USB_EPStartXfer+0x2fa>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005ab2:	69bb      	ldr	r3, [r7, #24]
 8005ab4:	015a      	lsls	r2, r3, #5
 8005ab6:	69fb      	ldr	r3, [r7, #28]
 8005ab8:	4413      	add	r3, r2
 8005aba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	69ba      	ldr	r2, [r7, #24]
 8005ac2:	0151      	lsls	r1, r2, #5
 8005ac4:	69fa      	ldr	r2, [r7, #28]
 8005ac6:	440a      	add	r2, r1
 8005ac8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005acc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ad0:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8005ad2:	68bb      	ldr	r3, [r7, #8]
 8005ad4:	68d9      	ldr	r1, [r3, #12]
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	781a      	ldrb	r2, [r3, #0]
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	691b      	ldr	r3, [r3, #16]
 8005ade:	b298      	uxth	r0, r3
 8005ae0:	79fb      	ldrb	r3, [r7, #7]
 8005ae2:	9300      	str	r3, [sp, #0]
 8005ae4:	4603      	mov	r3, r0
 8005ae6:	68f8      	ldr	r0, [r7, #12]
 8005ae8:	f000 f9b8 	bl	8005e5c <USB_WritePacket>
 8005aec:	e104      	b.n	8005cf8 <USB_EPStartXfer+0x520>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005aee:	69bb      	ldr	r3, [r7, #24]
 8005af0:	015a      	lsls	r2, r3, #5
 8005af2:	69fb      	ldr	r3, [r7, #28]
 8005af4:	4413      	add	r3, r2
 8005af6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005afa:	691b      	ldr	r3, [r3, #16]
 8005afc:	69ba      	ldr	r2, [r7, #24]
 8005afe:	0151      	lsls	r1, r2, #5
 8005b00:	69fa      	ldr	r2, [r7, #28]
 8005b02:	440a      	add	r2, r1
 8005b04:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005b08:	0cdb      	lsrs	r3, r3, #19
 8005b0a:	04db      	lsls	r3, r3, #19
 8005b0c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005b0e:	69bb      	ldr	r3, [r7, #24]
 8005b10:	015a      	lsls	r2, r3, #5
 8005b12:	69fb      	ldr	r3, [r7, #28]
 8005b14:	4413      	add	r3, r2
 8005b16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b1a:	691b      	ldr	r3, [r3, #16]
 8005b1c:	69ba      	ldr	r2, [r7, #24]
 8005b1e:	0151      	lsls	r1, r2, #5
 8005b20:	69fa      	ldr	r2, [r7, #28]
 8005b22:	440a      	add	r2, r1
 8005b24:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005b28:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005b2c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005b30:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8005b32:	69bb      	ldr	r3, [r7, #24]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d131      	bne.n	8005b9c <USB_EPStartXfer+0x3c4>
    {
      if (ep->xfer_len > 0U)
 8005b38:	68bb      	ldr	r3, [r7, #8]
 8005b3a:	691b      	ldr	r3, [r3, #16]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d003      	beq.n	8005b48 <USB_EPStartXfer+0x370>
      {
        ep->xfer_len = ep->maxpacket;
 8005b40:	68bb      	ldr	r3, [r7, #8]
 8005b42:	689a      	ldr	r2, [r3, #8]
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	689a      	ldr	r2, [r3, #8]
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8005b50:	69bb      	ldr	r3, [r7, #24]
 8005b52:	015a      	lsls	r2, r3, #5
 8005b54:	69fb      	ldr	r3, [r7, #28]
 8005b56:	4413      	add	r3, r2
 8005b58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b5c:	691a      	ldr	r2, [r3, #16]
 8005b5e:	68bb      	ldr	r3, [r7, #8]
 8005b60:	6a1b      	ldr	r3, [r3, #32]
 8005b62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b66:	69b9      	ldr	r1, [r7, #24]
 8005b68:	0148      	lsls	r0, r1, #5
 8005b6a:	69f9      	ldr	r1, [r7, #28]
 8005b6c:	4401      	add	r1, r0
 8005b6e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005b72:	4313      	orrs	r3, r2
 8005b74:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005b76:	69bb      	ldr	r3, [r7, #24]
 8005b78:	015a      	lsls	r2, r3, #5
 8005b7a:	69fb      	ldr	r3, [r7, #28]
 8005b7c:	4413      	add	r3, r2
 8005b7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b82:	691b      	ldr	r3, [r3, #16]
 8005b84:	69ba      	ldr	r2, [r7, #24]
 8005b86:	0151      	lsls	r1, r2, #5
 8005b88:	69fa      	ldr	r2, [r7, #28]
 8005b8a:	440a      	add	r2, r1
 8005b8c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005b90:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005b94:	6113      	str	r3, [r2, #16]
 8005b96:	e061      	b.n	8005c5c <USB_EPStartXfer+0x484>
 8005b98:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8005b9c:	68bb      	ldr	r3, [r7, #8]
 8005b9e:	691b      	ldr	r3, [r3, #16]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d123      	bne.n	8005bec <USB_EPStartXfer+0x414>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005ba4:	69bb      	ldr	r3, [r7, #24]
 8005ba6:	015a      	lsls	r2, r3, #5
 8005ba8:	69fb      	ldr	r3, [r7, #28]
 8005baa:	4413      	add	r3, r2
 8005bac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005bb0:	691a      	ldr	r2, [r3, #16]
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	689b      	ldr	r3, [r3, #8]
 8005bb6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005bba:	69b9      	ldr	r1, [r7, #24]
 8005bbc:	0148      	lsls	r0, r1, #5
 8005bbe:	69f9      	ldr	r1, [r7, #28]
 8005bc0:	4401      	add	r1, r0
 8005bc2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005bc6:	4313      	orrs	r3, r2
 8005bc8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005bca:	69bb      	ldr	r3, [r7, #24]
 8005bcc:	015a      	lsls	r2, r3, #5
 8005bce:	69fb      	ldr	r3, [r7, #28]
 8005bd0:	4413      	add	r3, r2
 8005bd2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005bd6:	691b      	ldr	r3, [r3, #16]
 8005bd8:	69ba      	ldr	r2, [r7, #24]
 8005bda:	0151      	lsls	r1, r2, #5
 8005bdc:	69fa      	ldr	r2, [r7, #28]
 8005bde:	440a      	add	r2, r1
 8005be0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005be4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005be8:	6113      	str	r3, [r2, #16]
 8005bea:	e037      	b.n	8005c5c <USB_EPStartXfer+0x484>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	691a      	ldr	r2, [r3, #16]
 8005bf0:	68bb      	ldr	r3, [r7, #8]
 8005bf2:	689b      	ldr	r3, [r3, #8]
 8005bf4:	4413      	add	r3, r2
 8005bf6:	1e5a      	subs	r2, r3, #1
 8005bf8:	68bb      	ldr	r3, [r7, #8]
 8005bfa:	689b      	ldr	r3, [r3, #8]
 8005bfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c00:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8005c02:	68bb      	ldr	r3, [r7, #8]
 8005c04:	689b      	ldr	r3, [r3, #8]
 8005c06:	8afa      	ldrh	r2, [r7, #22]
 8005c08:	fb03 f202 	mul.w	r2, r3, r2
 8005c0c:	68bb      	ldr	r3, [r7, #8]
 8005c0e:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005c10:	69bb      	ldr	r3, [r7, #24]
 8005c12:	015a      	lsls	r2, r3, #5
 8005c14:	69fb      	ldr	r3, [r7, #28]
 8005c16:	4413      	add	r3, r2
 8005c18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c1c:	691a      	ldr	r2, [r3, #16]
 8005c1e:	8afb      	ldrh	r3, [r7, #22]
 8005c20:	04d9      	lsls	r1, r3, #19
 8005c22:	4b38      	ldr	r3, [pc, #224]	; (8005d04 <USB_EPStartXfer+0x52c>)
 8005c24:	400b      	ands	r3, r1
 8005c26:	69b9      	ldr	r1, [r7, #24]
 8005c28:	0148      	lsls	r0, r1, #5
 8005c2a:	69f9      	ldr	r1, [r7, #28]
 8005c2c:	4401      	add	r1, r0
 8005c2e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005c32:	4313      	orrs	r3, r2
 8005c34:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8005c36:	69bb      	ldr	r3, [r7, #24]
 8005c38:	015a      	lsls	r2, r3, #5
 8005c3a:	69fb      	ldr	r3, [r7, #28]
 8005c3c:	4413      	add	r3, r2
 8005c3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c42:	691a      	ldr	r2, [r3, #16]
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	6a1b      	ldr	r3, [r3, #32]
 8005c48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c4c:	69b9      	ldr	r1, [r7, #24]
 8005c4e:	0148      	lsls	r0, r1, #5
 8005c50:	69f9      	ldr	r1, [r7, #28]
 8005c52:	4401      	add	r1, r0
 8005c54:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8005c5c:	79fb      	ldrb	r3, [r7, #7]
 8005c5e:	2b01      	cmp	r3, #1
 8005c60:	d10d      	bne.n	8005c7e <USB_EPStartXfer+0x4a6>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	68db      	ldr	r3, [r3, #12]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d009      	beq.n	8005c7e <USB_EPStartXfer+0x4a6>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005c6a:	68bb      	ldr	r3, [r7, #8]
 8005c6c:	68d9      	ldr	r1, [r3, #12]
 8005c6e:	69bb      	ldr	r3, [r7, #24]
 8005c70:	015a      	lsls	r2, r3, #5
 8005c72:	69fb      	ldr	r3, [r7, #28]
 8005c74:	4413      	add	r3, r2
 8005c76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c7a:	460a      	mov	r2, r1
 8005c7c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8005c7e:	68bb      	ldr	r3, [r7, #8]
 8005c80:	791b      	ldrb	r3, [r3, #4]
 8005c82:	2b01      	cmp	r3, #1
 8005c84:	d128      	bne.n	8005cd8 <USB_EPStartXfer+0x500>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005c86:	69fb      	ldr	r3, [r7, #28]
 8005c88:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c8c:	689b      	ldr	r3, [r3, #8]
 8005c8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d110      	bne.n	8005cb8 <USB_EPStartXfer+0x4e0>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005c96:	69bb      	ldr	r3, [r7, #24]
 8005c98:	015a      	lsls	r2, r3, #5
 8005c9a:	69fb      	ldr	r3, [r7, #28]
 8005c9c:	4413      	add	r3, r2
 8005c9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	69ba      	ldr	r2, [r7, #24]
 8005ca6:	0151      	lsls	r1, r2, #5
 8005ca8:	69fa      	ldr	r2, [r7, #28]
 8005caa:	440a      	add	r2, r1
 8005cac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005cb0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005cb4:	6013      	str	r3, [r2, #0]
 8005cb6:	e00f      	b.n	8005cd8 <USB_EPStartXfer+0x500>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005cb8:	69bb      	ldr	r3, [r7, #24]
 8005cba:	015a      	lsls	r2, r3, #5
 8005cbc:	69fb      	ldr	r3, [r7, #28]
 8005cbe:	4413      	add	r3, r2
 8005cc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	69ba      	ldr	r2, [r7, #24]
 8005cc8:	0151      	lsls	r1, r2, #5
 8005cca:	69fa      	ldr	r2, [r7, #28]
 8005ccc:	440a      	add	r2, r1
 8005cce:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005cd2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005cd6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005cd8:	69bb      	ldr	r3, [r7, #24]
 8005cda:	015a      	lsls	r2, r3, #5
 8005cdc:	69fb      	ldr	r3, [r7, #28]
 8005cde:	4413      	add	r3, r2
 8005ce0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	69ba      	ldr	r2, [r7, #24]
 8005ce8:	0151      	lsls	r1, r2, #5
 8005cea:	69fa      	ldr	r2, [r7, #28]
 8005cec:	440a      	add	r2, r1
 8005cee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005cf2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005cf6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005cf8:	2300      	movs	r3, #0
}
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	3720      	adds	r7, #32
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bd80      	pop	{r7, pc}
 8005d02:	bf00      	nop
 8005d04:	1ff80000 	.word	0x1ff80000

08005d08 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005d08:	b480      	push	{r7}
 8005d0a:	b087      	sub	sp, #28
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
 8005d10:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005d12:	2300      	movs	r3, #0
 8005d14:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8005d16:	2300      	movs	r3, #0
 8005d18:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	785b      	ldrb	r3, [r3, #1]
 8005d22:	2b01      	cmp	r3, #1
 8005d24:	d14a      	bne.n	8005dbc <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	781b      	ldrb	r3, [r3, #0]
 8005d2a:	015a      	lsls	r2, r3, #5
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	4413      	add	r3, r2
 8005d30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005d3a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005d3e:	f040 8086 	bne.w	8005e4e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	781b      	ldrb	r3, [r3, #0]
 8005d46:	015a      	lsls	r2, r3, #5
 8005d48:	693b      	ldr	r3, [r7, #16]
 8005d4a:	4413      	add	r3, r2
 8005d4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	683a      	ldr	r2, [r7, #0]
 8005d54:	7812      	ldrb	r2, [r2, #0]
 8005d56:	0151      	lsls	r1, r2, #5
 8005d58:	693a      	ldr	r2, [r7, #16]
 8005d5a:	440a      	add	r2, r1
 8005d5c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d60:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005d64:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	781b      	ldrb	r3, [r3, #0]
 8005d6a:	015a      	lsls	r2, r3, #5
 8005d6c:	693b      	ldr	r3, [r7, #16]
 8005d6e:	4413      	add	r3, r2
 8005d70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	683a      	ldr	r2, [r7, #0]
 8005d78:	7812      	ldrb	r2, [r2, #0]
 8005d7a:	0151      	lsls	r1, r2, #5
 8005d7c:	693a      	ldr	r2, [r7, #16]
 8005d7e:	440a      	add	r2, r1
 8005d80:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d84:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005d88:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	3301      	adds	r3, #1
 8005d8e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	f242 7210 	movw	r2, #10000	; 0x2710
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d902      	bls.n	8005da0 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8005d9a:	2301      	movs	r3, #1
 8005d9c:	75fb      	strb	r3, [r7, #23]
          break;
 8005d9e:	e056      	b.n	8005e4e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	781b      	ldrb	r3, [r3, #0]
 8005da4:	015a      	lsls	r2, r3, #5
 8005da6:	693b      	ldr	r3, [r7, #16]
 8005da8:	4413      	add	r3, r2
 8005daa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005db4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005db8:	d0e7      	beq.n	8005d8a <USB_EPStopXfer+0x82>
 8005dba:	e048      	b.n	8005e4e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	781b      	ldrb	r3, [r3, #0]
 8005dc0:	015a      	lsls	r2, r3, #5
 8005dc2:	693b      	ldr	r3, [r7, #16]
 8005dc4:	4413      	add	r3, r2
 8005dc6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005dd0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005dd4:	d13b      	bne.n	8005e4e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	781b      	ldrb	r3, [r3, #0]
 8005dda:	015a      	lsls	r2, r3, #5
 8005ddc:	693b      	ldr	r3, [r7, #16]
 8005dde:	4413      	add	r3, r2
 8005de0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	683a      	ldr	r2, [r7, #0]
 8005de8:	7812      	ldrb	r2, [r2, #0]
 8005dea:	0151      	lsls	r1, r2, #5
 8005dec:	693a      	ldr	r2, [r7, #16]
 8005dee:	440a      	add	r2, r1
 8005df0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005df4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005df8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	781b      	ldrb	r3, [r3, #0]
 8005dfe:	015a      	lsls	r2, r3, #5
 8005e00:	693b      	ldr	r3, [r7, #16]
 8005e02:	4413      	add	r3, r2
 8005e04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	683a      	ldr	r2, [r7, #0]
 8005e0c:	7812      	ldrb	r2, [r2, #0]
 8005e0e:	0151      	lsls	r1, r2, #5
 8005e10:	693a      	ldr	r2, [r7, #16]
 8005e12:	440a      	add	r2, r1
 8005e14:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005e18:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005e1c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	3301      	adds	r3, #1
 8005e22:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	f242 7210 	movw	r2, #10000	; 0x2710
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d902      	bls.n	8005e34 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8005e2e:	2301      	movs	r3, #1
 8005e30:	75fb      	strb	r3, [r7, #23]
          break;
 8005e32:	e00c      	b.n	8005e4e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	781b      	ldrb	r3, [r3, #0]
 8005e38:	015a      	lsls	r2, r3, #5
 8005e3a:	693b      	ldr	r3, [r7, #16]
 8005e3c:	4413      	add	r3, r2
 8005e3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005e48:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005e4c:	d0e7      	beq.n	8005e1e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8005e4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e50:	4618      	mov	r0, r3
 8005e52:	371c      	adds	r7, #28
 8005e54:	46bd      	mov	sp, r7
 8005e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5a:	4770      	bx	lr

08005e5c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b089      	sub	sp, #36	; 0x24
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	60f8      	str	r0, [r7, #12]
 8005e64:	60b9      	str	r1, [r7, #8]
 8005e66:	4611      	mov	r1, r2
 8005e68:	461a      	mov	r2, r3
 8005e6a:	460b      	mov	r3, r1
 8005e6c:	71fb      	strb	r3, [r7, #7]
 8005e6e:	4613      	mov	r3, r2
 8005e70:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005e76:	68bb      	ldr	r3, [r7, #8]
 8005e78:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005e7a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d123      	bne.n	8005eca <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005e82:	88bb      	ldrh	r3, [r7, #4]
 8005e84:	3303      	adds	r3, #3
 8005e86:	089b      	lsrs	r3, r3, #2
 8005e88:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	61bb      	str	r3, [r7, #24]
 8005e8e:	e018      	b.n	8005ec2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005e90:	79fb      	ldrb	r3, [r7, #7]
 8005e92:	031a      	lsls	r2, r3, #12
 8005e94:	697b      	ldr	r3, [r7, #20]
 8005e96:	4413      	add	r3, r2
 8005e98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005e9c:	461a      	mov	r2, r3
 8005e9e:	69fb      	ldr	r3, [r7, #28]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005ea4:	69fb      	ldr	r3, [r7, #28]
 8005ea6:	3301      	adds	r3, #1
 8005ea8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005eaa:	69fb      	ldr	r3, [r7, #28]
 8005eac:	3301      	adds	r3, #1
 8005eae:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005eb0:	69fb      	ldr	r3, [r7, #28]
 8005eb2:	3301      	adds	r3, #1
 8005eb4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005eb6:	69fb      	ldr	r3, [r7, #28]
 8005eb8:	3301      	adds	r3, #1
 8005eba:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005ebc:	69bb      	ldr	r3, [r7, #24]
 8005ebe:	3301      	adds	r3, #1
 8005ec0:	61bb      	str	r3, [r7, #24]
 8005ec2:	69ba      	ldr	r2, [r7, #24]
 8005ec4:	693b      	ldr	r3, [r7, #16]
 8005ec6:	429a      	cmp	r2, r3
 8005ec8:	d3e2      	bcc.n	8005e90 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005eca:	2300      	movs	r3, #0
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	3724      	adds	r7, #36	; 0x24
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed6:	4770      	bx	lr

08005ed8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005ed8:	b480      	push	{r7}
 8005eda:	b08b      	sub	sp, #44	; 0x2c
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	60f8      	str	r0, [r7, #12]
 8005ee0:	60b9      	str	r1, [r7, #8]
 8005ee2:	4613      	mov	r3, r2
 8005ee4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005eee:	88fb      	ldrh	r3, [r7, #6]
 8005ef0:	089b      	lsrs	r3, r3, #2
 8005ef2:	b29b      	uxth	r3, r3
 8005ef4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005ef6:	88fb      	ldrh	r3, [r7, #6]
 8005ef8:	f003 0303 	and.w	r3, r3, #3
 8005efc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005efe:	2300      	movs	r3, #0
 8005f00:	623b      	str	r3, [r7, #32]
 8005f02:	e014      	b.n	8005f2e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005f04:	69bb      	ldr	r3, [r7, #24]
 8005f06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f0a:	681a      	ldr	r2, [r3, #0]
 8005f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f0e:	601a      	str	r2, [r3, #0]
    pDest++;
 8005f10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f12:	3301      	adds	r3, #1
 8005f14:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f18:	3301      	adds	r3, #1
 8005f1a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f1e:	3301      	adds	r3, #1
 8005f20:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f24:	3301      	adds	r3, #1
 8005f26:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8005f28:	6a3b      	ldr	r3, [r7, #32]
 8005f2a:	3301      	adds	r3, #1
 8005f2c:	623b      	str	r3, [r7, #32]
 8005f2e:	6a3a      	ldr	r2, [r7, #32]
 8005f30:	697b      	ldr	r3, [r7, #20]
 8005f32:	429a      	cmp	r2, r3
 8005f34:	d3e6      	bcc.n	8005f04 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005f36:	8bfb      	ldrh	r3, [r7, #30]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d01e      	beq.n	8005f7a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005f40:	69bb      	ldr	r3, [r7, #24]
 8005f42:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f46:	461a      	mov	r2, r3
 8005f48:	f107 0310 	add.w	r3, r7, #16
 8005f4c:	6812      	ldr	r2, [r2, #0]
 8005f4e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005f50:	693a      	ldr	r2, [r7, #16]
 8005f52:	6a3b      	ldr	r3, [r7, #32]
 8005f54:	b2db      	uxtb	r3, r3
 8005f56:	00db      	lsls	r3, r3, #3
 8005f58:	fa22 f303 	lsr.w	r3, r2, r3
 8005f5c:	b2da      	uxtb	r2, r3
 8005f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f60:	701a      	strb	r2, [r3, #0]
      i++;
 8005f62:	6a3b      	ldr	r3, [r7, #32]
 8005f64:	3301      	adds	r3, #1
 8005f66:	623b      	str	r3, [r7, #32]
      pDest++;
 8005f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f6a:	3301      	adds	r3, #1
 8005f6c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8005f6e:	8bfb      	ldrh	r3, [r7, #30]
 8005f70:	3b01      	subs	r3, #1
 8005f72:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005f74:	8bfb      	ldrh	r3, [r7, #30]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d1ea      	bne.n	8005f50 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	372c      	adds	r7, #44	; 0x2c
 8005f80:	46bd      	mov	sp, r7
 8005f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f86:	4770      	bx	lr

08005f88 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005f88:	b480      	push	{r7}
 8005f8a:	b085      	sub	sp, #20
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]
 8005f90:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	781b      	ldrb	r3, [r3, #0]
 8005f9a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	785b      	ldrb	r3, [r3, #1]
 8005fa0:	2b01      	cmp	r3, #1
 8005fa2:	d12c      	bne.n	8005ffe <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	015a      	lsls	r2, r3, #5
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	4413      	add	r3, r2
 8005fac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	db12      	blt.n	8005fdc <USB_EPSetStall+0x54>
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d00f      	beq.n	8005fdc <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	015a      	lsls	r2, r3, #5
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	4413      	add	r3, r2
 8005fc4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	68ba      	ldr	r2, [r7, #8]
 8005fcc:	0151      	lsls	r1, r2, #5
 8005fce:	68fa      	ldr	r2, [r7, #12]
 8005fd0:	440a      	add	r2, r1
 8005fd2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005fd6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005fda:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	015a      	lsls	r2, r3, #5
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	4413      	add	r3, r2
 8005fe4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	68ba      	ldr	r2, [r7, #8]
 8005fec:	0151      	lsls	r1, r2, #5
 8005fee:	68fa      	ldr	r2, [r7, #12]
 8005ff0:	440a      	add	r2, r1
 8005ff2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005ff6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005ffa:	6013      	str	r3, [r2, #0]
 8005ffc:	e02b      	b.n	8006056 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005ffe:	68bb      	ldr	r3, [r7, #8]
 8006000:	015a      	lsls	r2, r3, #5
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	4413      	add	r3, r2
 8006006:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	2b00      	cmp	r3, #0
 800600e:	db12      	blt.n	8006036 <USB_EPSetStall+0xae>
 8006010:	68bb      	ldr	r3, [r7, #8]
 8006012:	2b00      	cmp	r3, #0
 8006014:	d00f      	beq.n	8006036 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	015a      	lsls	r2, r3, #5
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	4413      	add	r3, r2
 800601e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	68ba      	ldr	r2, [r7, #8]
 8006026:	0151      	lsls	r1, r2, #5
 8006028:	68fa      	ldr	r2, [r7, #12]
 800602a:	440a      	add	r2, r1
 800602c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006030:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006034:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	015a      	lsls	r2, r3, #5
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	4413      	add	r3, r2
 800603e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	68ba      	ldr	r2, [r7, #8]
 8006046:	0151      	lsls	r1, r2, #5
 8006048:	68fa      	ldr	r2, [r7, #12]
 800604a:	440a      	add	r2, r1
 800604c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006050:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006054:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006056:	2300      	movs	r3, #0
}
 8006058:	4618      	mov	r0, r3
 800605a:	3714      	adds	r7, #20
 800605c:	46bd      	mov	sp, r7
 800605e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006062:	4770      	bx	lr

08006064 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006064:	b480      	push	{r7}
 8006066:	b085      	sub	sp, #20
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
 800606c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	781b      	ldrb	r3, [r3, #0]
 8006076:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	785b      	ldrb	r3, [r3, #1]
 800607c:	2b01      	cmp	r3, #1
 800607e:	d128      	bne.n	80060d2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	015a      	lsls	r2, r3, #5
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	4413      	add	r3, r2
 8006088:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	68ba      	ldr	r2, [r7, #8]
 8006090:	0151      	lsls	r1, r2, #5
 8006092:	68fa      	ldr	r2, [r7, #12]
 8006094:	440a      	add	r2, r1
 8006096:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800609a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800609e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	791b      	ldrb	r3, [r3, #4]
 80060a4:	2b03      	cmp	r3, #3
 80060a6:	d003      	beq.n	80060b0 <USB_EPClearStall+0x4c>
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	791b      	ldrb	r3, [r3, #4]
 80060ac:	2b02      	cmp	r3, #2
 80060ae:	d138      	bne.n	8006122 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80060b0:	68bb      	ldr	r3, [r7, #8]
 80060b2:	015a      	lsls	r2, r3, #5
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	4413      	add	r3, r2
 80060b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	68ba      	ldr	r2, [r7, #8]
 80060c0:	0151      	lsls	r1, r2, #5
 80060c2:	68fa      	ldr	r2, [r7, #12]
 80060c4:	440a      	add	r2, r1
 80060c6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80060ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80060ce:	6013      	str	r3, [r2, #0]
 80060d0:	e027      	b.n	8006122 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80060d2:	68bb      	ldr	r3, [r7, #8]
 80060d4:	015a      	lsls	r2, r3, #5
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	4413      	add	r3, r2
 80060da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	68ba      	ldr	r2, [r7, #8]
 80060e2:	0151      	lsls	r1, r2, #5
 80060e4:	68fa      	ldr	r2, [r7, #12]
 80060e6:	440a      	add	r2, r1
 80060e8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80060ec:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80060f0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	791b      	ldrb	r3, [r3, #4]
 80060f6:	2b03      	cmp	r3, #3
 80060f8:	d003      	beq.n	8006102 <USB_EPClearStall+0x9e>
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	791b      	ldrb	r3, [r3, #4]
 80060fe:	2b02      	cmp	r3, #2
 8006100:	d10f      	bne.n	8006122 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	015a      	lsls	r2, r3, #5
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	4413      	add	r3, r2
 800610a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	68ba      	ldr	r2, [r7, #8]
 8006112:	0151      	lsls	r1, r2, #5
 8006114:	68fa      	ldr	r2, [r7, #12]
 8006116:	440a      	add	r2, r1
 8006118:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800611c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006120:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006122:	2300      	movs	r3, #0
}
 8006124:	4618      	mov	r0, r3
 8006126:	3714      	adds	r7, #20
 8006128:	46bd      	mov	sp, r7
 800612a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612e:	4770      	bx	lr

08006130 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006130:	b480      	push	{r7}
 8006132:	b085      	sub	sp, #20
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
 8006138:	460b      	mov	r3, r1
 800613a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	68fa      	ldr	r2, [r7, #12]
 800614a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800614e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8006152:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800615a:	681a      	ldr	r2, [r3, #0]
 800615c:	78fb      	ldrb	r3, [r7, #3]
 800615e:	011b      	lsls	r3, r3, #4
 8006160:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8006164:	68f9      	ldr	r1, [r7, #12]
 8006166:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800616a:	4313      	orrs	r3, r2
 800616c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800616e:	2300      	movs	r3, #0
}
 8006170:	4618      	mov	r0, r3
 8006172:	3714      	adds	r7, #20
 8006174:	46bd      	mov	sp, r7
 8006176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617a:	4770      	bx	lr

0800617c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800617c:	b480      	push	{r7}
 800617e:	b085      	sub	sp, #20
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	68fa      	ldr	r2, [r7, #12]
 8006192:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8006196:	f023 0303 	bic.w	r3, r3, #3
 800619a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80061a2:	685b      	ldr	r3, [r3, #4]
 80061a4:	68fa      	ldr	r2, [r7, #12]
 80061a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80061aa:	f023 0302 	bic.w	r3, r3, #2
 80061ae:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80061b0:	2300      	movs	r3, #0
}
 80061b2:	4618      	mov	r0, r3
 80061b4:	3714      	adds	r7, #20
 80061b6:	46bd      	mov	sp, r7
 80061b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061bc:	4770      	bx	lr

080061be <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80061be:	b480      	push	{r7}
 80061c0:	b085      	sub	sp, #20
 80061c2:	af00      	add	r7, sp, #0
 80061c4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	68fa      	ldr	r2, [r7, #12]
 80061d4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80061d8:	f023 0303 	bic.w	r3, r3, #3
 80061dc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80061e4:	685b      	ldr	r3, [r3, #4]
 80061e6:	68fa      	ldr	r2, [r7, #12]
 80061e8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80061ec:	f043 0302 	orr.w	r3, r3, #2
 80061f0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80061f2:	2300      	movs	r3, #0
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	3714      	adds	r7, #20
 80061f8:	46bd      	mov	sp, r7
 80061fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fe:	4770      	bx	lr

08006200 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006200:	b480      	push	{r7}
 8006202:	b085      	sub	sp, #20
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	695b      	ldr	r3, [r3, #20]
 800620c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	699b      	ldr	r3, [r3, #24]
 8006212:	68fa      	ldr	r2, [r7, #12]
 8006214:	4013      	ands	r3, r2
 8006216:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006218:	68fb      	ldr	r3, [r7, #12]
}
 800621a:	4618      	mov	r0, r3
 800621c:	3714      	adds	r7, #20
 800621e:	46bd      	mov	sp, r7
 8006220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006224:	4770      	bx	lr

08006226 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006226:	b480      	push	{r7}
 8006228:	b085      	sub	sp, #20
 800622a:	af00      	add	r7, sp, #0
 800622c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006238:	699b      	ldr	r3, [r3, #24]
 800623a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006242:	69db      	ldr	r3, [r3, #28]
 8006244:	68ba      	ldr	r2, [r7, #8]
 8006246:	4013      	ands	r3, r2
 8006248:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	0c1b      	lsrs	r3, r3, #16
}
 800624e:	4618      	mov	r0, r3
 8006250:	3714      	adds	r7, #20
 8006252:	46bd      	mov	sp, r7
 8006254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006258:	4770      	bx	lr

0800625a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800625a:	b480      	push	{r7}
 800625c:	b085      	sub	sp, #20
 800625e:	af00      	add	r7, sp, #0
 8006260:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800626c:	699b      	ldr	r3, [r3, #24]
 800626e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006276:	69db      	ldr	r3, [r3, #28]
 8006278:	68ba      	ldr	r2, [r7, #8]
 800627a:	4013      	ands	r3, r2
 800627c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800627e:	68bb      	ldr	r3, [r7, #8]
 8006280:	b29b      	uxth	r3, r3
}
 8006282:	4618      	mov	r0, r3
 8006284:	3714      	adds	r7, #20
 8006286:	46bd      	mov	sp, r7
 8006288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628c:	4770      	bx	lr

0800628e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800628e:	b480      	push	{r7}
 8006290:	b085      	sub	sp, #20
 8006292:	af00      	add	r7, sp, #0
 8006294:	6078      	str	r0, [r7, #4]
 8006296:	460b      	mov	r3, r1
 8006298:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800629e:	78fb      	ldrb	r3, [r7, #3]
 80062a0:	015a      	lsls	r2, r3, #5
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	4413      	add	r3, r2
 80062a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80062aa:	689b      	ldr	r3, [r3, #8]
 80062ac:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80062b4:	695b      	ldr	r3, [r3, #20]
 80062b6:	68ba      	ldr	r2, [r7, #8]
 80062b8:	4013      	ands	r3, r2
 80062ba:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80062bc:	68bb      	ldr	r3, [r7, #8]
}
 80062be:	4618      	mov	r0, r3
 80062c0:	3714      	adds	r7, #20
 80062c2:	46bd      	mov	sp, r7
 80062c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c8:	4770      	bx	lr

080062ca <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80062ca:	b480      	push	{r7}
 80062cc:	b087      	sub	sp, #28
 80062ce:	af00      	add	r7, sp, #0
 80062d0:	6078      	str	r0, [r7, #4]
 80062d2:	460b      	mov	r3, r1
 80062d4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80062da:	697b      	ldr	r3, [r7, #20]
 80062dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80062e0:	691b      	ldr	r3, [r3, #16]
 80062e2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80062e4:	697b      	ldr	r3, [r7, #20]
 80062e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80062ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062ec:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80062ee:	78fb      	ldrb	r3, [r7, #3]
 80062f0:	f003 030f 	and.w	r3, r3, #15
 80062f4:	68fa      	ldr	r2, [r7, #12]
 80062f6:	fa22 f303 	lsr.w	r3, r2, r3
 80062fa:	01db      	lsls	r3, r3, #7
 80062fc:	b2db      	uxtb	r3, r3
 80062fe:	693a      	ldr	r2, [r7, #16]
 8006300:	4313      	orrs	r3, r2
 8006302:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006304:	78fb      	ldrb	r3, [r7, #3]
 8006306:	015a      	lsls	r2, r3, #5
 8006308:	697b      	ldr	r3, [r7, #20]
 800630a:	4413      	add	r3, r2
 800630c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006310:	689b      	ldr	r3, [r3, #8]
 8006312:	693a      	ldr	r2, [r7, #16]
 8006314:	4013      	ands	r3, r2
 8006316:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006318:	68bb      	ldr	r3, [r7, #8]
}
 800631a:	4618      	mov	r0, r3
 800631c:	371c      	adds	r7, #28
 800631e:	46bd      	mov	sp, r7
 8006320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006324:	4770      	bx	lr

08006326 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006326:	b480      	push	{r7}
 8006328:	b083      	sub	sp, #12
 800632a:	af00      	add	r7, sp, #0
 800632c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	695b      	ldr	r3, [r3, #20]
 8006332:	f003 0301 	and.w	r3, r3, #1
}
 8006336:	4618      	mov	r0, r3
 8006338:	370c      	adds	r7, #12
 800633a:	46bd      	mov	sp, r7
 800633c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006340:	4770      	bx	lr

08006342 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8006342:	b480      	push	{r7}
 8006344:	b085      	sub	sp, #20
 8006346:	af00      	add	r7, sp, #0
 8006348:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	68fa      	ldr	r2, [r7, #12]
 8006358:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800635c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006360:	f023 0307 	bic.w	r3, r3, #7
 8006364:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800636c:	685b      	ldr	r3, [r3, #4]
 800636e:	68fa      	ldr	r2, [r7, #12]
 8006370:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006374:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006378:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800637a:	2300      	movs	r3, #0
}
 800637c:	4618      	mov	r0, r3
 800637e:	3714      	adds	r7, #20
 8006380:	46bd      	mov	sp, r7
 8006382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006386:	4770      	bx	lr

08006388 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8006388:	b480      	push	{r7}
 800638a:	b087      	sub	sp, #28
 800638c:	af00      	add	r7, sp, #0
 800638e:	60f8      	str	r0, [r7, #12]
 8006390:	460b      	mov	r3, r1
 8006392:	607a      	str	r2, [r7, #4]
 8006394:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	333c      	adds	r3, #60	; 0x3c
 800639e:	3304      	adds	r3, #4
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80063a4:	693b      	ldr	r3, [r7, #16]
 80063a6:	4a26      	ldr	r2, [pc, #152]	; (8006440 <USB_EP0_OutStart+0xb8>)
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d90a      	bls.n	80063c2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80063ac:	697b      	ldr	r3, [r7, #20]
 80063ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80063b8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80063bc:	d101      	bne.n	80063c2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80063be:	2300      	movs	r3, #0
 80063c0:	e037      	b.n	8006432 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80063c2:	697b      	ldr	r3, [r7, #20]
 80063c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063c8:	461a      	mov	r2, r3
 80063ca:	2300      	movs	r3, #0
 80063cc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80063ce:	697b      	ldr	r3, [r7, #20]
 80063d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063d4:	691b      	ldr	r3, [r3, #16]
 80063d6:	697a      	ldr	r2, [r7, #20]
 80063d8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80063dc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80063e0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80063e2:	697b      	ldr	r3, [r7, #20]
 80063e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063e8:	691b      	ldr	r3, [r3, #16]
 80063ea:	697a      	ldr	r2, [r7, #20]
 80063ec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80063f0:	f043 0318 	orr.w	r3, r3, #24
 80063f4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80063f6:	697b      	ldr	r3, [r7, #20]
 80063f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063fc:	691b      	ldr	r3, [r3, #16]
 80063fe:	697a      	ldr	r2, [r7, #20]
 8006400:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006404:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8006408:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800640a:	7afb      	ldrb	r3, [r7, #11]
 800640c:	2b01      	cmp	r3, #1
 800640e:	d10f      	bne.n	8006430 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006410:	697b      	ldr	r3, [r7, #20]
 8006412:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006416:	461a      	mov	r2, r3
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800641c:	697b      	ldr	r3, [r7, #20]
 800641e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	697a      	ldr	r2, [r7, #20]
 8006426:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800642a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800642e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006430:	2300      	movs	r3, #0
}
 8006432:	4618      	mov	r0, r3
 8006434:	371c      	adds	r7, #28
 8006436:	46bd      	mov	sp, r7
 8006438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643c:	4770      	bx	lr
 800643e:	bf00      	nop
 8006440:	4f54300a 	.word	0x4f54300a

08006444 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006444:	b480      	push	{r7}
 8006446:	b085      	sub	sp, #20
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800644c:	2300      	movs	r3, #0
 800644e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	3301      	adds	r3, #1
 8006454:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 800645c:	d901      	bls.n	8006462 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800645e:	2303      	movs	r3, #3
 8006460:	e01b      	b.n	800649a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	691b      	ldr	r3, [r3, #16]
 8006466:	2b00      	cmp	r3, #0
 8006468:	daf2      	bge.n	8006450 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800646a:	2300      	movs	r3, #0
 800646c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	691b      	ldr	r3, [r3, #16]
 8006472:	f043 0201 	orr.w	r2, r3, #1
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	3301      	adds	r3, #1
 800647e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8006486:	d901      	bls.n	800648c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006488:	2303      	movs	r3, #3
 800648a:	e006      	b.n	800649a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	691b      	ldr	r3, [r3, #16]
 8006490:	f003 0301 	and.w	r3, r3, #1
 8006494:	2b01      	cmp	r3, #1
 8006496:	d0f0      	beq.n	800647a <USB_CoreReset+0x36>

  return HAL_OK;
 8006498:	2300      	movs	r3, #0
}
 800649a:	4618      	mov	r0, r3
 800649c:	3714      	adds	r7, #20
 800649e:	46bd      	mov	sp, r7
 80064a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a4:	4770      	bx	lr
	...

080064a8 <_ZL7TP_Readv>:
volatile float X_MAGNITUDE = 0x433F;
volatile float Y_MAGNITUDE = 0x436E00F;

//Internal Touch pad command, do not call directly
static uint16_t TP_Read(void)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b082      	sub	sp, #8
 80064ac:	af00      	add	r7, sp, #0
    uint8_t i = 16;
 80064ae:	2310      	movs	r3, #16
 80064b0:	71fb      	strb	r3, [r7, #7]
    uint16_t value = 0;
 80064b2:	2300      	movs	r3, #0
 80064b4:	80bb      	strh	r3, [r7, #4]

    while(i)
 80064b6:	e021      	b.n	80064fc <_ZL7TP_Readv+0x54>
    {
        value <<= 1;
 80064b8:	88bb      	ldrh	r3, [r7, #4]
 80064ba:	005b      	lsls	r3, r3, #1
 80064bc:	80bb      	strh	r3, [r7, #4]

		HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_SET);
 80064be:	2201      	movs	r2, #1
 80064c0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80064c4:	4811      	ldr	r0, [pc, #68]	; (800650c <_ZL7TP_Readv+0x64>)
 80064c6:	f7fb f96d 	bl	80017a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_RESET);
 80064ca:	2200      	movs	r2, #0
 80064cc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80064d0:	480e      	ldr	r0, [pc, #56]	; (800650c <_ZL7TP_Readv+0x64>)
 80064d2:	f7fb f967 	bl	80017a4 <HAL_GPIO_WritePin>
			
        if(HAL_GPIO_ReadPin(TP_MISO_PORT, TP_MISO_PIN))
 80064d6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80064da:	480c      	ldr	r0, [pc, #48]	; (800650c <_ZL7TP_Readv+0x64>)
 80064dc:	f7fb f94a 	bl	8001774 <HAL_GPIO_ReadPin>
 80064e0:	4603      	mov	r3, r0
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	bf14      	ite	ne
 80064e6:	2301      	movne	r3, #1
 80064e8:	2300      	moveq	r3, #0
 80064ea:	b2db      	uxtb	r3, r3
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d002      	beq.n	80064f6 <_ZL7TP_Readv+0x4e>
        {
            ++value;
 80064f0:	88bb      	ldrh	r3, [r7, #4]
 80064f2:	3301      	adds	r3, #1
 80064f4:	80bb      	strh	r3, [r7, #4]
        }

        --i;
 80064f6:	79fb      	ldrb	r3, [r7, #7]
 80064f8:	3b01      	subs	r3, #1
 80064fa:	71fb      	strb	r3, [r7, #7]
    while(i)
 80064fc:	79fb      	ldrb	r3, [r7, #7]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d1da      	bne.n	80064b8 <_ZL7TP_Readv+0x10>
    }

    return value;
 8006502:	88bb      	ldrh	r3, [r7, #4]
}
 8006504:	4618      	mov	r0, r3
 8006506:	3708      	adds	r7, #8
 8006508:	46bd      	mov	sp, r7
 800650a:	bd80      	pop	{r7, pc}
 800650c:	40020400 	.word	0x40020400

08006510 <_ZL8TP_Writeh>:

//Internal Touch pad command, do not call directly
static void TP_Write(uint8_t value)
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b084      	sub	sp, #16
 8006514:	af00      	add	r7, sp, #0
 8006516:	4603      	mov	r3, r0
 8006518:	71fb      	strb	r3, [r7, #7]
    uint8_t i = 0x08;
 800651a:	2308      	movs	r3, #8
 800651c:	73fb      	strb	r3, [r7, #15]

		HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_RESET);	
 800651e:	2200      	movs	r2, #0
 8006520:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006524:	4813      	ldr	r0, [pc, #76]	; (8006574 <_ZL8TP_Writeh+0x64>)
 8006526:	f7fb f93d 	bl	80017a4 <HAL_GPIO_WritePin>
	
    while(i)
 800652a:	e01a      	b.n	8006562 <_ZL8TP_Writeh+0x52>
    {

		HAL_GPIO_WritePin(TP_MOSI_PORT, TP_MOSI_PIN, (value & 0x80) ? GPIO_PIN_SET : GPIO_PIN_RESET ); // prepare bit of data
 800652c:	79fb      	ldrb	r3, [r7, #7]
 800652e:	09db      	lsrs	r3, r3, #7
 8006530:	b2db      	uxtb	r3, r3
 8006532:	461a      	mov	r2, r3
 8006534:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006538:	480e      	ldr	r0, [pc, #56]	; (8006574 <_ZL8TP_Writeh+0x64>)
 800653a:	f7fb f933 	bl	80017a4 <HAL_GPIO_WritePin>

        value <<= 1;
 800653e:	79fb      	ldrb	r3, [r7, #7]
 8006540:	005b      	lsls	r3, r3, #1
 8006542:	71fb      	strb	r3, [r7, #7]
		HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_SET); 	//  CLK pulse
 8006544:	2201      	movs	r2, #1
 8006546:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800654a:	480a      	ldr	r0, [pc, #40]	; (8006574 <_ZL8TP_Writeh+0x64>)
 800654c:	f7fb f92a 	bl	80017a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_RESET);
 8006550:	2200      	movs	r2, #0
 8006552:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006556:	4807      	ldr	r0, [pc, #28]	; (8006574 <_ZL8TP_Writeh+0x64>)
 8006558:	f7fb f924 	bl	80017a4 <HAL_GPIO_WritePin>
        --i;
 800655c:	7bfb      	ldrb	r3, [r7, #15]
 800655e:	3b01      	subs	r3, #1
 8006560:	73fb      	strb	r3, [r7, #15]
    while(i)
 8006562:	7bfb      	ldrb	r3, [r7, #15]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d1e1      	bne.n	800652c <_ZL8TP_Writeh+0x1c>
    }
}
 8006568:	bf00      	nop
 800656a:	bf00      	nop
 800656c:	3710      	adds	r7, #16
 800656e:	46bd      	mov	sp, r7
 8006570:	bd80      	pop	{r7, pc}
 8006572:	bf00      	nop
 8006574:	40020400 	.word	0x40020400

08006578 <_Z19TP_Read_CoordinatesPt>:



//Read coordinates of touchscreen press. [0] = X, [1] = Y, [2] = RawX, [3] = RawY
uint8_t TP_Read_Coordinates(uint16_t Coordinates[])
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b088      	sub	sp, #32
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
    uint32_t samples = N_OF_POSITION_SAMPLES;
 8006580:	2380      	movs	r3, #128	; 0x80
 8006582:	61fb      	str	r3, [r7, #28]
    uint16_t rawx, rawy = 0;
 8006584:	2300      	movs	r3, #0
 8006586:	81fb      	strh	r3, [r7, #14]
    uint32_t calculating_x, calculating_y = 0;
 8006588:	2300      	movs	r3, #0
 800658a:	617b      	str	r3, [r7, #20]
    uint32_t counted_samples = 0;
 800658c:	2300      	movs	r3, #0
 800658e:	613b      	str	r3, [r7, #16]
											// Prepare T-pad controller
		HAL_GPIO_WritePin(TP_CS_PORT, TP_CS_PIN, GPIO_PIN_SET);			// CS - High (inactively)
 8006590:	2201      	movs	r2, #1
 8006592:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006596:	4852      	ldr	r0, [pc, #328]	; (80066e0 <_Z19TP_Read_CoordinatesPt+0x168>)
 8006598:	f7fb f904 	bl	80017a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_SET);		// CLK   - High
 800659c:	2201      	movs	r2, #1
 800659e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80065a2:	484f      	ldr	r0, [pc, #316]	; (80066e0 <_Z19TP_Read_CoordinatesPt+0x168>)
 80065a4:	f7fb f8fe 	bl	80017a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TP_MOSI_PORT, TP_MOSI_PIN, GPIO_PIN_SET);		// MOSI  - High
 80065a8:	2201      	movs	r2, #1
 80065aa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80065ae:	484c      	ldr	r0, [pc, #304]	; (80066e0 <_Z19TP_Read_CoordinatesPt+0x168>)
 80065b0:	f7fb f8f8 	bl	80017a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TP_CS_PORT, TP_CS_PIN, GPIO_PIN_RESET); 		// CS - active
 80065b4:	2200      	movs	r2, #0
 80065b6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80065ba:	4849      	ldr	r0, [pc, #292]	; (80066e0 <_Z19TP_Read_CoordinatesPt+0x168>)
 80065bc:	f7fb f8f2 	bl	80017a4 <HAL_GPIO_WritePin>

	
    while((samples)&&( ! HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN)))
 80065c0:	e01b      	b.n	80065fa <_Z19TP_Read_CoordinatesPt+0x82>
    {			
        TP_Write(CMD_RDY);
 80065c2:	20d0      	movs	r0, #208	; 0xd0
 80065c4:	f7ff ffa4 	bl	8006510 <_ZL8TP_Writeh>
		rawy = TP_Read();
 80065c8:	f7ff ff6e 	bl	80064a8 <_ZL7TP_Readv>
 80065cc:	4603      	mov	r3, r0
 80065ce:	81fb      	strh	r3, [r7, #14]
		calculating_y += rawy;
 80065d0:	89fb      	ldrh	r3, [r7, #14]
 80065d2:	697a      	ldr	r2, [r7, #20]
 80065d4:	4413      	add	r3, r2
 80065d6:	617b      	str	r3, [r7, #20]

        TP_Write(CMD_RDX);
 80065d8:	2090      	movs	r0, #144	; 0x90
 80065da:	f7ff ff99 	bl	8006510 <_ZL8TP_Writeh>
		rawx = TP_Read();
 80065de:	f7ff ff63 	bl	80064a8 <_ZL7TP_Readv>
 80065e2:	4603      	mov	r3, r0
 80065e4:	81bb      	strh	r3, [r7, #12]
		calculating_x += rawx;
 80065e6:	89bb      	ldrh	r3, [r7, #12]
 80065e8:	69ba      	ldr	r2, [r7, #24]
 80065ea:	4413      	add	r3, r2
 80065ec:	61bb      	str	r3, [r7, #24]
        samples--;
 80065ee:	69fb      	ldr	r3, [r7, #28]
 80065f0:	3b01      	subs	r3, #1
 80065f2:	61fb      	str	r3, [r7, #28]
	counted_samples++;
 80065f4:	693b      	ldr	r3, [r7, #16]
 80065f6:	3301      	adds	r3, #1
 80065f8:	613b      	str	r3, [r7, #16]
    while((samples)&&( ! HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN)))
 80065fa:	69fb      	ldr	r3, [r7, #28]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d008      	beq.n	8006612 <_Z19TP_Read_CoordinatesPt+0x9a>
 8006600:	2120      	movs	r1, #32
 8006602:	4838      	ldr	r0, [pc, #224]	; (80066e4 <_Z19TP_Read_CoordinatesPt+0x16c>)
 8006604:	f7fb f8b6 	bl	8001774 <HAL_GPIO_ReadPin>
 8006608:	4603      	mov	r3, r0
 800660a:	2b00      	cmp	r3, #0
 800660c:	d101      	bne.n	8006612 <_Z19TP_Read_CoordinatesPt+0x9a>
 800660e:	2301      	movs	r3, #1
 8006610:	e000      	b.n	8006614 <_Z19TP_Read_CoordinatesPt+0x9c>
 8006612:	2300      	movs	r3, #0
 8006614:	2b00      	cmp	r3, #0
 8006616:	d1d4      	bne.n	80065c2 <_Z19TP_Read_CoordinatesPt+0x4a>
    }
		
	HAL_GPIO_WritePin(TP_CS_PORT, TP_CS_PIN, GPIO_PIN_SET);   			//T-pad controller inactive
 8006618:	2201      	movs	r2, #1
 800661a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800661e:	4830      	ldr	r0, [pc, #192]	; (80066e0 <_Z19TP_Read_CoordinatesPt+0x168>)
 8006620:	f7fb f8c0 	bl	80017a4 <HAL_GPIO_WritePin>
		
	if((counted_samples == N_OF_POSITION_SAMPLES)&&(HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN) == 0))
 8006624:	693b      	ldr	r3, [r7, #16]
 8006626:	2b80      	cmp	r3, #128	; 0x80
 8006628:	d108      	bne.n	800663c <_Z19TP_Read_CoordinatesPt+0xc4>
 800662a:	2120      	movs	r1, #32
 800662c:	482d      	ldr	r0, [pc, #180]	; (80066e4 <_Z19TP_Read_CoordinatesPt+0x16c>)
 800662e:	f7fb f8a1 	bl	8001774 <HAL_GPIO_ReadPin>
 8006632:	4603      	mov	r3, r0
 8006634:	2b00      	cmp	r3, #0
 8006636:	d101      	bne.n	800663c <_Z19TP_Read_CoordinatesPt+0xc4>
 8006638:	2301      	movs	r3, #1
 800663a:	e000      	b.n	800663e <_Z19TP_Read_CoordinatesPt+0xc6>
 800663c:	2300      	movs	r3, #0
 800663e:	2b00      	cmp	r3, #0
 8006640:	d042      	beq.n	80066c8 <_Z19TP_Read_CoordinatesPt+0x150>
	{
	    calculating_x /= counted_samples;
 8006642:	69ba      	ldr	r2, [r7, #24]
 8006644:	693b      	ldr	r3, [r7, #16]
 8006646:	fbb2 f3f3 	udiv	r3, r2, r3
 800664a:	61bb      	str	r3, [r7, #24]
	    calculating_y /= counted_samples;
 800664c:	697a      	ldr	r2, [r7, #20]
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	fbb2 f3f3 	udiv	r3, r2, r3
 8006654:	617b      	str	r3, [r7, #20]
	    rawx = calculating_x;
 8006656:	69bb      	ldr	r3, [r7, #24]
 8006658:	81bb      	strh	r3, [r7, #12]
	    Coordinates[2] = rawx;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	3304      	adds	r3, #4
 800665e:	89ba      	ldrh	r2, [r7, #12]
 8006660:	801a      	strh	r2, [r3, #0]
	    rawy = calculating_y;
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	81fb      	strh	r3, [r7, #14]
	    Coordinates[3] = rawy;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	3306      	adds	r3, #6
 800666a:	89fa      	ldrh	r2, [r7, #14]
 800666c:	801a      	strh	r2, [r3, #0]
		
	    Coordinates[0] = (rawx - X_OFFSET) / X_MAGNITUDE;
 800666e:	89bb      	ldrh	r3, [r7, #12]
 8006670:	4a1d      	ldr	r2, [pc, #116]	; (80066e8 <_Z19TP_Read_CoordinatesPt+0x170>)
 8006672:	8812      	ldrh	r2, [r2, #0]
 8006674:	b292      	uxth	r2, r2
 8006676:	1a9b      	subs	r3, r3, r2
 8006678:	ee07 3a90 	vmov	s15, r3
 800667c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8006680:	4b1a      	ldr	r3, [pc, #104]	; (80066ec <_Z19TP_Read_CoordinatesPt+0x174>)
 8006682:	ed93 7a00 	vldr	s14, [r3]
 8006686:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800668a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800668e:	ee17 3a90 	vmov	r3, s15
 8006692:	b29a      	uxth	r2, r3
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	801a      	strh	r2, [r3, #0]
	    Coordinates[1] = (rawy - Y_OFFSET) / Y_MAGNITUDE;
 8006698:	89fb      	ldrh	r3, [r7, #14]
 800669a:	4a15      	ldr	r2, [pc, #84]	; (80066f0 <_Z19TP_Read_CoordinatesPt+0x178>)
 800669c:	8812      	ldrh	r2, [r2, #0]
 800669e:	b292      	uxth	r2, r2
 80066a0:	1a9b      	subs	r3, r3, r2
 80066a2:	ee07 3a90 	vmov	s15, r3
 80066a6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80066aa:	4b12      	ldr	r3, [pc, #72]	; (80066f4 <_Z19TP_Read_CoordinatesPt+0x17c>)
 80066ac:	ed93 7a00 	vldr	s14, [r3]
 80066b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	3302      	adds	r3, #2
 80066b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80066bc:	ee17 2a90 	vmov	r2, s15
 80066c0:	b292      	uxth	r2, r2
 80066c2:	801a      	strh	r2, [r3, #0]
		
		return TOUCHPAD_DATA_OK;			
 80066c4:	2301      	movs	r3, #1
 80066c6:	e007      	b.n	80066d8 <_Z19TP_Read_CoordinatesPt+0x160>
		}

			Coordinates[0] = 0;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2200      	movs	r2, #0
 80066cc:	801a      	strh	r2, [r3, #0]
			Coordinates[1] = 0;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	3302      	adds	r3, #2
 80066d2:	2200      	movs	r2, #0
 80066d4:	801a      	strh	r2, [r3, #0]
			return TOUCHPAD_DATA_NOISY;
 80066d6:	2300      	movs	r3, #0

}
 80066d8:	4618      	mov	r0, r3
 80066da:	3720      	adds	r7, #32
 80066dc:	46bd      	mov	sp, r7
 80066de:	bd80      	pop	{r7, pc}
 80066e0:	40020400 	.word	0x40020400
 80066e4:	40020800 	.word	0x40020800
 80066e8:	2000000a 	.word	0x2000000a
 80066ec:	20000010 	.word	0x20000010
 80066f0:	2000000c 	.word	0x2000000c
 80066f4:	20000014 	.word	0x20000014

080066f8 <_Z19TP_Touchpad_Pressedv>:

//Check if Touchpad was pressed. Returns TOUCHPAD_PRESSED (1) or TOUCHPAD_NOT_PRESSED (0)
uint8_t TP_Touchpad_Pressed()
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN) == 0)
 80066fc:	2120      	movs	r1, #32
 80066fe:	4808      	ldr	r0, [pc, #32]	; (8006720 <_Z19TP_Touchpad_Pressedv+0x28>)
 8006700:	f7fb f838 	bl	8001774 <HAL_GPIO_ReadPin>
 8006704:	4603      	mov	r3, r0
 8006706:	2b00      	cmp	r3, #0
 8006708:	bf0c      	ite	eq
 800670a:	2301      	moveq	r3, #1
 800670c:	2300      	movne	r3, #0
 800670e:	b2db      	uxtb	r3, r3
 8006710:	2b00      	cmp	r3, #0
 8006712:	d001      	beq.n	8006718 <_Z19TP_Touchpad_Pressedv+0x20>
	{
		return TOUCHPAD_PRESSED;
 8006714:	2301      	movs	r3, #1
 8006716:	e000      	b.n	800671a <_Z19TP_Touchpad_Pressedv+0x22>
	}
	else
	{
		return TOUCHPAD_NOT_PRESSED;
 8006718:	2300      	movs	r3, #0
	}
}
 800671a:	4618      	mov	r0, r3
 800671c:	bd80      	pop	{r7, pc}
 800671e:	bf00      	nop
 8006720:	40020800 	.word	0x40020800

08006724 <_Z14TP_calibrationv>:

// Touch pad calibration. Lets move stilus from upper left corner of screen to down right corner few time. You have CALIBRATION_TIME millisecond)).
uint8_t TP_calibration()
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b086      	sub	sp, #24
 8006728:	af00      	add	r7, sp, #0
  uint16_t rawCoord[4];
  uint16_t Xmin = 0xFFFF;
 800672a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800672e:	82fb      	strh	r3, [r7, #22]
  uint16_t Ymin = 0xFFFF;
 8006730:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006734:	82bb      	strh	r3, [r7, #20]
  uint16_t Xmax = 0;
 8006736:	2300      	movs	r3, #0
 8006738:	827b      	strh	r3, [r7, #18]
  uint16_t Ymax = 0;
 800673a:	2300      	movs	r3, #0
 800673c:	823b      	strh	r3, [r7, #16]

  uint32_t end_time = HAL_GetTick() + CALIBRATION_TIME;
 800673e:	f7fa fca9 	bl	8001094 <HAL_GetTick>
 8006742:	4603      	mov	r3, r0
 8006744:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 8006748:	3308      	adds	r3, #8
 800674a:	60fb      	str	r3, [r7, #12]
  while (end_time > HAL_GetTick())
 800674c:	e023      	b.n	8006796 <_Z14TP_calibrationv+0x72>
    {
      if (TP_Read_Coordinates(rawCoord))
 800674e:	1d3b      	adds	r3, r7, #4
 8006750:	4618      	mov	r0, r3
 8006752:	f7ff ff11 	bl	8006578 <_Z19TP_Read_CoordinatesPt>
 8006756:	4603      	mov	r3, r0
 8006758:	2b00      	cmp	r3, #0
 800675a:	bf14      	ite	ne
 800675c:	2301      	movne	r3, #1
 800675e:	2300      	moveq	r3, #0
 8006760:	b2db      	uxtb	r3, r3
 8006762:	2b00      	cmp	r3, #0
 8006764:	d017      	beq.n	8006796 <_Z14TP_calibrationv+0x72>
	{
	  if (rawCoord[2] < Xmin) { Xmin = rawCoord[2]; }
 8006766:	893b      	ldrh	r3, [r7, #8]
 8006768:	8afa      	ldrh	r2, [r7, #22]
 800676a:	429a      	cmp	r2, r3
 800676c:	d901      	bls.n	8006772 <_Z14TP_calibrationv+0x4e>
 800676e:	893b      	ldrh	r3, [r7, #8]
 8006770:	82fb      	strh	r3, [r7, #22]
	  if (rawCoord[2] > Xmax) { Xmax = rawCoord[2]; }
 8006772:	893b      	ldrh	r3, [r7, #8]
 8006774:	8a7a      	ldrh	r2, [r7, #18]
 8006776:	429a      	cmp	r2, r3
 8006778:	d201      	bcs.n	800677e <_Z14TP_calibrationv+0x5a>
 800677a:	893b      	ldrh	r3, [r7, #8]
 800677c:	827b      	strh	r3, [r7, #18]
	  if (rawCoord[3] < Ymin) { Ymin = rawCoord[3]; }
 800677e:	897b      	ldrh	r3, [r7, #10]
 8006780:	8aba      	ldrh	r2, [r7, #20]
 8006782:	429a      	cmp	r2, r3
 8006784:	d901      	bls.n	800678a <_Z14TP_calibrationv+0x66>
 8006786:	897b      	ldrh	r3, [r7, #10]
 8006788:	82bb      	strh	r3, [r7, #20]
	  if (rawCoord[3] > Ymax) { Ymax = rawCoord[3]; }
 800678a:	897b      	ldrh	r3, [r7, #10]
 800678c:	8a3a      	ldrh	r2, [r7, #16]
 800678e:	429a      	cmp	r2, r3
 8006790:	d201      	bcs.n	8006796 <_Z14TP_calibrationv+0x72>
 8006792:	897b      	ldrh	r3, [r7, #10]
 8006794:	823b      	strh	r3, [r7, #16]
  while (end_time > HAL_GetTick())
 8006796:	f7fa fc7d 	bl	8001094 <HAL_GetTick>
 800679a:	4602      	mov	r2, r0
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	4293      	cmp	r3, r2
 80067a0:	bf8c      	ite	hi
 80067a2:	2301      	movhi	r3, #1
 80067a4:	2300      	movls	r3, #0
 80067a6:	b2db      	uxtb	r3, r3
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d1d0      	bne.n	800674e <_Z14TP_calibrationv+0x2a>
	}
    }
  if ((Xmin < Xmax) && (Ymin < Ymax))
 80067ac:	8afa      	ldrh	r2, [r7, #22]
 80067ae:	8a7b      	ldrh	r3, [r7, #18]
 80067b0:	429a      	cmp	r2, r3
 80067b2:	d22c      	bcs.n	800680e <_Z14TP_calibrationv+0xea>
 80067b4:	8aba      	ldrh	r2, [r7, #20]
 80067b6:	8a3b      	ldrh	r3, [r7, #16]
 80067b8:	429a      	cmp	r2, r3
 80067ba:	d228      	bcs.n	800680e <_Z14TP_calibrationv+0xea>
  {
      X_OFFSET = Xmin;
 80067bc:	4a16      	ldr	r2, [pc, #88]	; (8006818 <_Z14TP_calibrationv+0xf4>)
 80067be:	8afb      	ldrh	r3, [r7, #22]
 80067c0:	8013      	strh	r3, [r2, #0]
      Y_OFFSET = Ymin;
 80067c2:	4a16      	ldr	r2, [pc, #88]	; (800681c <_Z14TP_calibrationv+0xf8>)
 80067c4:	8abb      	ldrh	r3, [r7, #20]
 80067c6:	8013      	strh	r3, [r2, #0]
      X_MAGNITUDE = (Xmax - Xmin) / X_SIZE;
 80067c8:	8a7a      	ldrh	r2, [r7, #18]
 80067ca:	8afb      	ldrh	r3, [r7, #22]
 80067cc:	1ad3      	subs	r3, r2, r3
 80067ce:	4a14      	ldr	r2, [pc, #80]	; (8006820 <_Z14TP_calibrationv+0xfc>)
 80067d0:	fb82 1203 	smull	r1, r2, r2, r3
 80067d4:	11d2      	asrs	r2, r2, #7
 80067d6:	17db      	asrs	r3, r3, #31
 80067d8:	1ad3      	subs	r3, r2, r3
 80067da:	ee07 3a90 	vmov	s15, r3
 80067de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80067e2:	4b10      	ldr	r3, [pc, #64]	; (8006824 <_Z14TP_calibrationv+0x100>)
 80067e4:	edc3 7a00 	vstr	s15, [r3]
      Y_MAGNITUDE = (Ymax- Ymin) /  Y_SIZE;
 80067e8:	8a3a      	ldrh	r2, [r7, #16]
 80067ea:	8abb      	ldrh	r3, [r7, #20]
 80067ec:	1ad3      	subs	r3, r2, r3
 80067ee:	4a0e      	ldr	r2, [pc, #56]	; (8006828 <_Z14TP_calibrationv+0x104>)
 80067f0:	fb82 1203 	smull	r1, r2, r2, r3
 80067f4:	441a      	add	r2, r3
 80067f6:	11d2      	asrs	r2, r2, #7
 80067f8:	17db      	asrs	r3, r3, #31
 80067fa:	1ad3      	subs	r3, r2, r3
 80067fc:	ee07 3a90 	vmov	s15, r3
 8006800:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006804:	4b09      	ldr	r3, [pc, #36]	; (800682c <_Z14TP_calibrationv+0x108>)
 8006806:	edc3 7a00 	vstr	s15, [r3]

      return CALIBRATION_OK;
 800680a:	2301      	movs	r3, #1
 800680c:	e000      	b.n	8006810 <_Z14TP_calibrationv+0xec>
  }
  return CALIBRATION_FAILS;
 800680e:	2300      	movs	r3, #0
}
 8006810:	4618      	mov	r0, r3
 8006812:	3718      	adds	r7, #24
 8006814:	46bd      	mov	sp, r7
 8006816:	bd80      	pop	{r7, pc}
 8006818:	2000000a 	.word	0x2000000a
 800681c:	2000000c 	.word	0x2000000c
 8006820:	66666667 	.word	0x66666667
 8006824:	20000010 	.word	0x20000010
 8006828:	88888889 	.word	0x88888889
 800682c:	20000014 	.word	0x20000014

08006830 <_Z7lcdInitv>:
                                bool colorOrder,
                                bool horizontalRefreshOrder);


void lcdInit(void)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b082      	sub	sp, #8
 8006834:	af02      	add	r7, sp, #8
  lcdPortraitConfig = lcdBuildMemoryAccessControlConfig(
 8006836:	2300      	movs	r3, #0
 8006838:	9301      	str	r3, [sp, #4]
 800683a:	2301      	movs	r3, #1
 800683c:	9300      	str	r3, [sp, #0]
 800683e:	2300      	movs	r3, #0
 8006840:	2200      	movs	r2, #0
 8006842:	2101      	movs	r1, #1
 8006844:	2000      	movs	r0, #0
 8006846:	f000 fc25 	bl	8007094 <_ZL33lcdBuildMemoryAccessControlConfigbbbbbb>
 800684a:	4603      	mov	r3, r0
 800684c:	461a      	mov	r2, r3
 800684e:	4bae      	ldr	r3, [pc, #696]	; (8006b08 <_Z7lcdInitv+0x2d8>)
 8006850:	701a      	strb	r2, [r3, #0]
                                                    MemoryAccessControlNormalOrder,	// rowColumnExchange
                                                    MemoryAccessControlNormalOrder,	// verticalRefreshOrder
                                                    MemoryAccessControlColorOrderBGR,	// colorOrder
                                                    MemoryAccessControlNormalOrder);	// horizontalRefreshOrder

  lcdLandscapeConfig = lcdBuildMemoryAccessControlConfig(
 8006852:	2300      	movs	r3, #0
 8006854:	9301      	str	r3, [sp, #4]
 8006856:	2301      	movs	r3, #1
 8006858:	9300      	str	r3, [sp, #0]
 800685a:	2300      	movs	r3, #0
 800685c:	2201      	movs	r2, #1
 800685e:	2100      	movs	r1, #0
 8006860:	2000      	movs	r0, #0
 8006862:	f000 fc17 	bl	8007094 <_ZL33lcdBuildMemoryAccessControlConfigbbbbbb>
 8006866:	4603      	mov	r3, r0
 8006868:	461a      	mov	r2, r3
 800686a:	4ba8      	ldr	r3, [pc, #672]	; (8006b0c <_Z7lcdInitv+0x2dc>)
 800686c:	701a      	strb	r2, [r3, #0]
                                                    MemoryAccessControlReverseOrder,	// rowColumnExchange
                                                    MemoryAccessControlNormalOrder,	// verticalRefreshOrder
                                                    MemoryAccessControlColorOrderBGR,	// colorOrder
                                                    MemoryAccessControlNormalOrder);	// horizontalRefreshOrder

  lcdPortraitMirrorConfig = lcdBuildMemoryAccessControlConfig(
 800686e:	2300      	movs	r3, #0
 8006870:	9301      	str	r3, [sp, #4]
 8006872:	2301      	movs	r3, #1
 8006874:	9300      	str	r3, [sp, #0]
 8006876:	2300      	movs	r3, #0
 8006878:	2200      	movs	r2, #0
 800687a:	2100      	movs	r1, #0
 800687c:	2001      	movs	r0, #1
 800687e:	f000 fc09 	bl	8007094 <_ZL33lcdBuildMemoryAccessControlConfigbbbbbb>
 8006882:	4603      	mov	r3, r0
 8006884:	461a      	mov	r2, r3
 8006886:	4ba2      	ldr	r3, [pc, #648]	; (8006b10 <_Z7lcdInitv+0x2e0>)
 8006888:	701a      	strb	r2, [r3, #0]
		                                    MemoryAccessControlNormalOrder,	// rowColumnExchange
		                                    MemoryAccessControlNormalOrder,	// verticalRefreshOrder
		                                    MemoryAccessControlColorOrderBGR,	// colorOrder
		                                    MemoryAccessControlNormalOrder);	// horizontalRefreshOrder

  lcdLandscapeMirrorConfig = lcdBuildMemoryAccessControlConfig(
 800688a:	2300      	movs	r3, #0
 800688c:	9301      	str	r3, [sp, #4]
 800688e:	2301      	movs	r3, #1
 8006890:	9300      	str	r3, [sp, #0]
 8006892:	2300      	movs	r3, #0
 8006894:	2201      	movs	r2, #1
 8006896:	2101      	movs	r1, #1
 8006898:	2001      	movs	r0, #1
 800689a:	f000 fbfb 	bl	8007094 <_ZL33lcdBuildMemoryAccessControlConfigbbbbbb>
 800689e:	4603      	mov	r3, r0
 80068a0:	461a      	mov	r2, r3
 80068a2:	4b9c      	ldr	r3, [pc, #624]	; (8006b14 <_Z7lcdInitv+0x2e4>)
 80068a4:	701a      	strb	r2, [r3, #0]
                                                    MemoryAccessControlReverseOrder,	// rowColumnExchange
                                                    MemoryAccessControlNormalOrder,	// verticalRefreshOrder
                                                    MemoryAccessControlColorOrderBGR,	// colorOrder
                                                    MemoryAccessControlNormalOrder);	// horizontalRefreshOrder

  lcdReset();
 80068a6:	f000 fbcb 	bl	8007040 <_ZL8lcdResetv>

  lcdWriteCommand(ILI9341_DISPLAYOFF);
 80068aa:	2028      	movs	r0, #40	; 0x28
 80068ac:	f000 fbd2 	bl	8007054 <_ZL15lcdWriteCommandh>

  lcdWriteCommand(0xCF);
 80068b0:	20cf      	movs	r0, #207	; 0xcf
 80068b2:	f000 fbcf 	bl	8007054 <_ZL15lcdWriteCommandh>
  lcdWriteData(0x00);
 80068b6:	2000      	movs	r0, #0
 80068b8:	f000 fbdc 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x83);
 80068bc:	2083      	movs	r0, #131	; 0x83
 80068be:	f000 fbd9 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x30);
 80068c2:	2030      	movs	r0, #48	; 0x30
 80068c4:	f000 fbd6 	bl	8007074 <_ZL12lcdWriteDatat>

  lcdWriteCommand(0xED);
 80068c8:	20ed      	movs	r0, #237	; 0xed
 80068ca:	f000 fbc3 	bl	8007054 <_ZL15lcdWriteCommandh>
  lcdWriteData(0x64);
 80068ce:	2064      	movs	r0, #100	; 0x64
 80068d0:	f000 fbd0 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x03);
 80068d4:	2003      	movs	r0, #3
 80068d6:	f000 fbcd 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x12);
 80068da:	2012      	movs	r0, #18
 80068dc:	f000 fbca 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x81);
 80068e0:	2081      	movs	r0, #129	; 0x81
 80068e2:	f000 fbc7 	bl	8007074 <_ZL12lcdWriteDatat>

  lcdWriteCommand(0xE8);
 80068e6:	20e8      	movs	r0, #232	; 0xe8
 80068e8:	f000 fbb4 	bl	8007054 <_ZL15lcdWriteCommandh>
  lcdWriteData(0x85);
 80068ec:	2085      	movs	r0, #133	; 0x85
 80068ee:	f000 fbc1 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x00);
 80068f2:	2000      	movs	r0, #0
 80068f4:	f000 fbbe 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x78);
 80068f8:	2078      	movs	r0, #120	; 0x78
 80068fa:	f000 fbbb 	bl	8007074 <_ZL12lcdWriteDatat>

  lcdWriteCommand(0xCB);
 80068fe:	20cb      	movs	r0, #203	; 0xcb
 8006900:	f000 fba8 	bl	8007054 <_ZL15lcdWriteCommandh>
  lcdWriteData(0x39);
 8006904:	2039      	movs	r0, #57	; 0x39
 8006906:	f000 fbb5 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x2C);
 800690a:	202c      	movs	r0, #44	; 0x2c
 800690c:	f000 fbb2 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x00);
 8006910:	2000      	movs	r0, #0
 8006912:	f000 fbaf 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x34);
 8006916:	2034      	movs	r0, #52	; 0x34
 8006918:	f000 fbac 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x02);
 800691c:	2002      	movs	r0, #2
 800691e:	f000 fba9 	bl	8007074 <_ZL12lcdWriteDatat>

  lcdWriteCommand(0xF7);
 8006922:	20f7      	movs	r0, #247	; 0xf7
 8006924:	f000 fb96 	bl	8007054 <_ZL15lcdWriteCommandh>
  lcdWriteData(0x20);
 8006928:	2020      	movs	r0, #32
 800692a:	f000 fba3 	bl	8007074 <_ZL12lcdWriteDatat>

  lcdWriteCommand(0xEA);
 800692e:	20ea      	movs	r0, #234	; 0xea
 8006930:	f000 fb90 	bl	8007054 <_ZL15lcdWriteCommandh>
  lcdWriteData(0x00);
 8006934:	2000      	movs	r0, #0
 8006936:	f000 fb9d 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x00);
 800693a:	2000      	movs	r0, #0
 800693c:	f000 fb9a 	bl	8007074 <_ZL12lcdWriteDatat>

  lcdWriteCommand(ILI9341_POWERCONTROL1);
 8006940:	20c0      	movs	r0, #192	; 0xc0
 8006942:	f000 fb87 	bl	8007054 <_ZL15lcdWriteCommandh>
  lcdWriteData(0x26);
 8006946:	2026      	movs	r0, #38	; 0x26
 8006948:	f000 fb94 	bl	8007074 <_ZL12lcdWriteDatat>

  lcdWriteCommand(ILI9341_POWERCONTROL2);
 800694c:	20c1      	movs	r0, #193	; 0xc1
 800694e:	f000 fb81 	bl	8007054 <_ZL15lcdWriteCommandh>
  lcdWriteData(0x11);
 8006952:	2011      	movs	r0, #17
 8006954:	f000 fb8e 	bl	8007074 <_ZL12lcdWriteDatat>

  lcdWriteCommand(ILI9341_VCOMCONTROL1);
 8006958:	20c5      	movs	r0, #197	; 0xc5
 800695a:	f000 fb7b 	bl	8007054 <_ZL15lcdWriteCommandh>
  lcdWriteData(0x35);
 800695e:	2035      	movs	r0, #53	; 0x35
 8006960:	f000 fb88 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x3E);
 8006964:	203e      	movs	r0, #62	; 0x3e
 8006966:	f000 fb85 	bl	8007074 <_ZL12lcdWriteDatat>

  lcdWriteCommand(ILI9341_VCOMCONTROL2);
 800696a:	20c7      	movs	r0, #199	; 0xc7
 800696c:	f000 fb72 	bl	8007054 <_ZL15lcdWriteCommandh>
  lcdWriteData(0xBE);
 8006970:	20be      	movs	r0, #190	; 0xbe
 8006972:	f000 fb7f 	bl	8007074 <_ZL12lcdWriteDatat>

  lcdWriteCommand(ILI9341_MEMCONTROL);
 8006976:	2036      	movs	r0, #54	; 0x36
 8006978:	f000 fb6c 	bl	8007054 <_ZL15lcdWriteCommandh>
  lcdWriteData(lcdPortraitConfig);
 800697c:	4b62      	ldr	r3, [pc, #392]	; (8006b08 <_Z7lcdInitv+0x2d8>)
 800697e:	781b      	ldrb	r3, [r3, #0]
 8006980:	b29b      	uxth	r3, r3
 8006982:	4618      	mov	r0, r3
 8006984:	f000 fb76 	bl	8007074 <_ZL12lcdWriteDatat>

  lcdWriteCommand(ILI9341_PIXELFORMAT);
 8006988:	203a      	movs	r0, #58	; 0x3a
 800698a:	f000 fb63 	bl	8007054 <_ZL15lcdWriteCommandh>
  lcdWriteData(0x55);
 800698e:	2055      	movs	r0, #85	; 0x55
 8006990:	f000 fb70 	bl	8007074 <_ZL12lcdWriteDatat>

  lcdWriteCommand(ILI9341_FRAMECONTROLNORMAL);
 8006994:	20b1      	movs	r0, #177	; 0xb1
 8006996:	f000 fb5d 	bl	8007054 <_ZL15lcdWriteCommandh>
  lcdWriteData(0x00);
 800699a:	2000      	movs	r0, #0
 800699c:	f000 fb6a 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x18);
 80069a0:	2018      	movs	r0, #24
 80069a2:	f000 fb67 	bl	8007074 <_ZL12lcdWriteDatat>

  lcdWriteCommand(0xF2);
 80069a6:	20f2      	movs	r0, #242	; 0xf2
 80069a8:	f000 fb54 	bl	8007054 <_ZL15lcdWriteCommandh>
  lcdWriteData(0x08);
 80069ac:	2008      	movs	r0, #8
 80069ae:	f000 fb61 	bl	8007074 <_ZL12lcdWriteDatat>

  lcdWriteCommand(ILI9341_GAMMASET);
 80069b2:	2026      	movs	r0, #38	; 0x26
 80069b4:	f000 fb4e 	bl	8007054 <_ZL15lcdWriteCommandh>
  lcdWriteData(0x01);
 80069b8:	2001      	movs	r0, #1
 80069ba:	f000 fb5b 	bl	8007074 <_ZL12lcdWriteDatat>

  lcdWriteCommand(ILI9341_POSITIVEGAMMCORR);
 80069be:	20e0      	movs	r0, #224	; 0xe0
 80069c0:	f000 fb48 	bl	8007054 <_ZL15lcdWriteCommandh>
  lcdWriteData(0x1F);
 80069c4:	201f      	movs	r0, #31
 80069c6:	f000 fb55 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x1A);
 80069ca:	201a      	movs	r0, #26
 80069cc:	f000 fb52 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x18);
 80069d0:	2018      	movs	r0, #24
 80069d2:	f000 fb4f 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x0A);
 80069d6:	200a      	movs	r0, #10
 80069d8:	f000 fb4c 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x0F);
 80069dc:	200f      	movs	r0, #15
 80069de:	f000 fb49 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x06);
 80069e2:	2006      	movs	r0, #6
 80069e4:	f000 fb46 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x45);
 80069e8:	2045      	movs	r0, #69	; 0x45
 80069ea:	f000 fb43 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x87);
 80069ee:	2087      	movs	r0, #135	; 0x87
 80069f0:	f000 fb40 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x32);
 80069f4:	2032      	movs	r0, #50	; 0x32
 80069f6:	f000 fb3d 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x0A);
 80069fa:	200a      	movs	r0, #10
 80069fc:	f000 fb3a 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x07);
 8006a00:	2007      	movs	r0, #7
 8006a02:	f000 fb37 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x02);
 8006a06:	2002      	movs	r0, #2
 8006a08:	f000 fb34 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x07);
 8006a0c:	2007      	movs	r0, #7
 8006a0e:	f000 fb31 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x05);
 8006a12:	2005      	movs	r0, #5
 8006a14:	f000 fb2e 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x00);
 8006a18:	2000      	movs	r0, #0
 8006a1a:	f000 fb2b 	bl	8007074 <_ZL12lcdWriteDatat>

  lcdWriteCommand(ILI9341_NEGATIVEGAMMCORR);
 8006a1e:	20e1      	movs	r0, #225	; 0xe1
 8006a20:	f000 fb18 	bl	8007054 <_ZL15lcdWriteCommandh>
  lcdWriteData(0x00);
 8006a24:	2000      	movs	r0, #0
 8006a26:	f000 fb25 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x25);
 8006a2a:	2025      	movs	r0, #37	; 0x25
 8006a2c:	f000 fb22 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x27);
 8006a30:	2027      	movs	r0, #39	; 0x27
 8006a32:	f000 fb1f 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x05);
 8006a36:	2005      	movs	r0, #5
 8006a38:	f000 fb1c 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x10);
 8006a3c:	2010      	movs	r0, #16
 8006a3e:	f000 fb19 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x09);
 8006a42:	2009      	movs	r0, #9
 8006a44:	f000 fb16 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x3A);
 8006a48:	203a      	movs	r0, #58	; 0x3a
 8006a4a:	f000 fb13 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x78);
 8006a4e:	2078      	movs	r0, #120	; 0x78
 8006a50:	f000 fb10 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x4D);
 8006a54:	204d      	movs	r0, #77	; 0x4d
 8006a56:	f000 fb0d 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x05);
 8006a5a:	2005      	movs	r0, #5
 8006a5c:	f000 fb0a 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x18);
 8006a60:	2018      	movs	r0, #24
 8006a62:	f000 fb07 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x0D);
 8006a66:	200d      	movs	r0, #13
 8006a68:	f000 fb04 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x38);
 8006a6c:	2038      	movs	r0, #56	; 0x38
 8006a6e:	f000 fb01 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x3A);
 8006a72:	203a      	movs	r0, #58	; 0x3a
 8006a74:	f000 fafe 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x1F);
 8006a78:	201f      	movs	r0, #31
 8006a7a:	f000 fafb 	bl	8007074 <_ZL12lcdWriteDatat>

  lcdWriteCommand(ILI9341_COLADDRSET);
 8006a7e:	202a      	movs	r0, #42	; 0x2a
 8006a80:	f000 fae8 	bl	8007054 <_ZL15lcdWriteCommandh>
  lcdWriteData(0x00);
 8006a84:	2000      	movs	r0, #0
 8006a86:	f000 faf5 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x00);
 8006a8a:	2000      	movs	r0, #0
 8006a8c:	f000 faf2 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x00);
 8006a90:	2000      	movs	r0, #0
 8006a92:	f000 faef 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0xEF);
 8006a96:	20ef      	movs	r0, #239	; 0xef
 8006a98:	f000 faec 	bl	8007074 <_ZL12lcdWriteDatat>

  lcdWriteCommand(ILI9341_PAGEADDRSET);
 8006a9c:	202b      	movs	r0, #43	; 0x2b
 8006a9e:	f000 fad9 	bl	8007054 <_ZL15lcdWriteCommandh>
  lcdWriteData(0x00);
 8006aa2:	2000      	movs	r0, #0
 8006aa4:	f000 fae6 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x00);
 8006aa8:	2000      	movs	r0, #0
 8006aaa:	f000 fae3 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x01);
 8006aae:	2001      	movs	r0, #1
 8006ab0:	f000 fae0 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x3F);
 8006ab4:	203f      	movs	r0, #63	; 0x3f
 8006ab6:	f000 fadd 	bl	8007074 <_ZL12lcdWriteDatat>

  lcdWriteCommand(ILI9341_ENTRYMODE);
 8006aba:	20b7      	movs	r0, #183	; 0xb7
 8006abc:	f000 faca 	bl	8007054 <_ZL15lcdWriteCommandh>
  lcdWriteData(0x07);
 8006ac0:	2007      	movs	r0, #7
 8006ac2:	f000 fad7 	bl	8007074 <_ZL12lcdWriteDatat>

  lcdWriteCommand(ILI9341_DISPLAYFUNC);
 8006ac6:	20b6      	movs	r0, #182	; 0xb6
 8006ac8:	f000 fac4 	bl	8007054 <_ZL15lcdWriteCommandh>
  lcdWriteData(0x0A);
 8006acc:	200a      	movs	r0, #10
 8006ace:	f000 fad1 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x82);
 8006ad2:	2082      	movs	r0, #130	; 0x82
 8006ad4:	f000 face 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x27);
 8006ad8:	2027      	movs	r0, #39	; 0x27
 8006ada:	f000 facb 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(0x00);
 8006ade:	2000      	movs	r0, #0
 8006ae0:	f000 fac8 	bl	8007074 <_ZL12lcdWriteDatat>

  lcdWriteCommand(ILI9341_SLEEPOUT);
 8006ae4:	2011      	movs	r0, #17
 8006ae6:	f000 fab5 	bl	8007054 <_ZL15lcdWriteCommandh>
  HAL_Delay(100);
 8006aea:	2064      	movs	r0, #100	; 0x64
 8006aec:	f7fa fade 	bl	80010ac <HAL_Delay>
  lcdWriteCommand(ILI9341_DISPLAYON);
 8006af0:	2029      	movs	r0, #41	; 0x29
 8006af2:	f000 faaf 	bl	8007054 <_ZL15lcdWriteCommandh>
  HAL_Delay(100);
 8006af6:	2064      	movs	r0, #100	; 0x64
 8006af8:	f7fa fad8 	bl	80010ac <HAL_Delay>
  lcdWriteCommand(ILI9341_MEMORYWRITE);
 8006afc:	202c      	movs	r0, #44	; 0x2c
 8006afe:	f000 faa9 	bl	8007054 <_ZL15lcdWriteCommandh>
}
 8006b02:	bf00      	nop
 8006b04:	46bd      	mov	sp, r7
 8006b06:	bd80      	pop	{r7, pc}
 8006b08:	200002d8 	.word	0x200002d8
 8006b0c:	200002d9 	.word	0x200002d9
 8006b10:	200002da 	.word	0x200002da
 8006b14:	200002db 	.word	0x200002db

08006b18 <_Z10lcdFillRGBt>:
}

// Fill screen a color

void lcdFillRGB(uint16_t color)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b084      	sub	sp, #16
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	4603      	mov	r3, r0
 8006b20:	80fb      	strh	r3, [r7, #6]
  lcdSetWindow(0, 0, lcdProperties.width - 1, lcdProperties.height - 1);
 8006b22:	4b14      	ldr	r3, [pc, #80]	; (8006b74 <_Z10lcdFillRGBt+0x5c>)
 8006b24:	881b      	ldrh	r3, [r3, #0]
 8006b26:	3b01      	subs	r3, #1
 8006b28:	b29a      	uxth	r2, r3
 8006b2a:	4b12      	ldr	r3, [pc, #72]	; (8006b74 <_Z10lcdFillRGBt+0x5c>)
 8006b2c:	885b      	ldrh	r3, [r3, #2]
 8006b2e:	3b01      	subs	r3, #1
 8006b30:	b29b      	uxth	r3, r3
 8006b32:	2100      	movs	r1, #0
 8006b34:	2000      	movs	r0, #0
 8006b36:	f000 f9fb 	bl	8006f30 <_Z12lcdSetWindowtttt>
  int dimensions = lcdProperties.width * lcdProperties.height;
 8006b3a:	4b0e      	ldr	r3, [pc, #56]	; (8006b74 <_Z10lcdFillRGBt+0x5c>)
 8006b3c:	881b      	ldrh	r3, [r3, #0]
 8006b3e:	461a      	mov	r2, r3
 8006b40:	4b0c      	ldr	r3, [pc, #48]	; (8006b74 <_Z10lcdFillRGBt+0x5c>)
 8006b42:	885b      	ldrh	r3, [r3, #2]
 8006b44:	fb02 f303 	mul.w	r3, r2, r3
 8006b48:	60fb      	str	r3, [r7, #12]
  while(dimensions--)
 8006b4a:	e003      	b.n	8006b54 <_Z10lcdFillRGBt+0x3c>
  {
    lcdWriteData(color);
 8006b4c:	88fb      	ldrh	r3, [r7, #6]
 8006b4e:	4618      	mov	r0, r3
 8006b50:	f000 fa90 	bl	8007074 <_ZL12lcdWriteDatat>
  while(dimensions--)
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	1e5a      	subs	r2, r3, #1
 8006b58:	60fa      	str	r2, [r7, #12]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	bf14      	ite	ne
 8006b5e:	2301      	movne	r3, #1
 8006b60:	2300      	moveq	r3, #0
 8006b62:	b2db      	uxtb	r3, r3
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d1f1      	bne.n	8006b4c <_Z10lcdFillRGBt+0x34>
  }
}
 8006b68:	bf00      	nop
 8006b6a:	bf00      	nop
 8006b6c:	3710      	adds	r7, #16
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	bd80      	pop	{r7, pc}
 8006b72:	bf00      	nop
 8006b74:	20000030 	.word	0x20000030

08006b78 <_Z11lcdDrawCharsshtt>:
 * \param size		Character Size
 *
 * \return void
 */
void lcdDrawChar(int16_t x, int16_t y, unsigned char c, uint16_t color, uint16_t bg)
{
 8006b78:	b590      	push	{r4, r7, lr}
 8006b7a:	b089      	sub	sp, #36	; 0x24
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	4604      	mov	r4, r0
 8006b80:	4608      	mov	r0, r1
 8006b82:	4611      	mov	r1, r2
 8006b84:	461a      	mov	r2, r3
 8006b86:	4623      	mov	r3, r4
 8006b88:	80fb      	strh	r3, [r7, #6]
 8006b8a:	4603      	mov	r3, r0
 8006b8c:	80bb      	strh	r3, [r7, #4]
 8006b8e:	460b      	mov	r3, r1
 8006b90:	70fb      	strb	r3, [r7, #3]
 8006b92:	4613      	mov	r3, r2
 8006b94:	803b      	strh	r3, [r7, #0]
	if ((x >= lcdProperties.width) || 			// Clip right
 8006b96:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006b9a:	4a45      	ldr	r2, [pc, #276]	; (8006cb0 <_Z11lcdDrawCharsshtt+0x138>)
 8006b9c:	8812      	ldrh	r2, [r2, #0]
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	f280 8082 	bge.w	8006ca8 <_Z11lcdDrawCharsshtt+0x130>
			(y >= lcdProperties.height) || 		// Clip bottom
 8006ba4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006ba8:	4a41      	ldr	r2, [pc, #260]	; (8006cb0 <_Z11lcdDrawCharsshtt+0x138>)
 8006baa:	8852      	ldrh	r2, [r2, #2]
	if ((x >= lcdProperties.width) || 			// Clip right
 8006bac:	4293      	cmp	r3, r2
 8006bae:	da7b      	bge.n	8006ca8 <_Z11lcdDrawCharsshtt+0x130>
			((x + lcdFont.pFont->Width) < 0) || // Clip left
 8006bb0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006bb4:	4a3f      	ldr	r2, [pc, #252]	; (8006cb4 <_Z11lcdDrawCharsshtt+0x13c>)
 8006bb6:	6892      	ldr	r2, [r2, #8]
 8006bb8:	8892      	ldrh	r2, [r2, #4]
 8006bba:	4413      	add	r3, r2
			(y >= lcdProperties.height) || 		// Clip bottom
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	db73      	blt.n	8006ca8 <_Z11lcdDrawCharsshtt+0x130>
			((y + lcdFont.pFont->Height) < 0))  // Clip top
 8006bc0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006bc4:	4a3b      	ldr	r2, [pc, #236]	; (8006cb4 <_Z11lcdDrawCharsshtt+0x13c>)
 8006bc6:	6892      	ldr	r2, [r2, #8]
 8006bc8:	88d2      	ldrh	r2, [r2, #6]
 8006bca:	4413      	add	r3, r2
			((x + lcdFont.pFont->Width) < 0) || // Clip left
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	db6b      	blt.n	8006ca8 <_Z11lcdDrawCharsshtt+0x130>
		return;

	uint8_t byte_count = 1 + lcdFont.pFont->Width / 8;
 8006bd0:	4b38      	ldr	r3, [pc, #224]	; (8006cb4 <_Z11lcdDrawCharsshtt+0x13c>)
 8006bd2:	689b      	ldr	r3, [r3, #8]
 8006bd4:	889b      	ldrh	r3, [r3, #4]
 8006bd6:	08db      	lsrs	r3, r3, #3
 8006bd8:	b29b      	uxth	r3, r3
 8006bda:	b2db      	uxtb	r3, r3
 8006bdc:	3301      	adds	r3, #1
 8006bde:	76bb      	strb	r3, [r7, #26]
	uint8_t xP = 0;
 8006be0:	2300      	movs	r3, #0
 8006be2:	77fb      	strb	r3, [r7, #31]
	for(uint8_t i = 0; i < lcdFont.pFont->Height; i++)
 8006be4:	2300      	movs	r3, #0
 8006be6:	77bb      	strb	r3, [r7, #30]
 8006be8:	e057      	b.n	8006c9a <_Z11lcdDrawCharsshtt+0x122>
	{
		uint8_t line;
		for(uint8_t k = 0; k < byte_count; k++)
 8006bea:	2300      	movs	r3, #0
 8006bec:	773b      	strb	r3, [r7, #28]
 8006bee:	e04b      	b.n	8006c88 <_Z11lcdDrawCharsshtt+0x110>
		{
			uint16_t lcd_data[8] = {bg};
 8006bf0:	f107 0308 	add.w	r3, r7, #8
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	601a      	str	r2, [r3, #0]
 8006bf8:	605a      	str	r2, [r3, #4]
 8006bfa:	609a      	str	r2, [r3, #8]
 8006bfc:	60da      	str	r2, [r3, #12]
 8006bfe:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8006c00:	813b      	strh	r3, [r7, #8]
			line = lcdFont.pFont->table[((c - 0x20) * lcdFont.pFont->Height * byte_count) + (i * byte_count) + k];
 8006c02:	4b2c      	ldr	r3, [pc, #176]	; (8006cb4 <_Z11lcdDrawCharsshtt+0x13c>)
 8006c04:	689b      	ldr	r3, [r3, #8]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	78fa      	ldrb	r2, [r7, #3]
 8006c0a:	3a20      	subs	r2, #32
 8006c0c:	4929      	ldr	r1, [pc, #164]	; (8006cb4 <_Z11lcdDrawCharsshtt+0x13c>)
 8006c0e:	6889      	ldr	r1, [r1, #8]
 8006c10:	88c9      	ldrh	r1, [r1, #6]
 8006c12:	fb01 f202 	mul.w	r2, r1, r2
 8006c16:	7eb9      	ldrb	r1, [r7, #26]
 8006c18:	fb02 f101 	mul.w	r1, r2, r1
 8006c1c:	7fba      	ldrb	r2, [r7, #30]
 8006c1e:	7eb8      	ldrb	r0, [r7, #26]
 8006c20:	fb00 f202 	mul.w	r2, r0, r2
 8006c24:	4411      	add	r1, r2
 8006c26:	7f3a      	ldrb	r2, [r7, #28]
 8006c28:	440a      	add	r2, r1
 8006c2a:	4413      	add	r3, r2
 8006c2c:	781b      	ldrb	r3, [r3, #0]
 8006c2e:	777b      	strb	r3, [r7, #29]

			for(uint8_t j = 0; j < 8; j++)
 8006c30:	2300      	movs	r3, #0
 8006c32:	76fb      	strb	r3, [r7, #27]
 8006c34:	e010      	b.n	8006c58 <_Z11lcdDrawCharsshtt+0xe0>
			{
				if((line & 0x80) == 0x80)
 8006c36:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	da06      	bge.n	8006c4c <_Z11lcdDrawCharsshtt+0xd4>
				{
					lcd_data[j] = color;
 8006c3e:	7efb      	ldrb	r3, [r7, #27]
 8006c40:	005b      	lsls	r3, r3, #1
 8006c42:	3320      	adds	r3, #32
 8006c44:	443b      	add	r3, r7
 8006c46:	883a      	ldrh	r2, [r7, #0]
 8006c48:	f823 2c18 	strh.w	r2, [r3, #-24]
				}
				line <<= 1;
 8006c4c:	7f7b      	ldrb	r3, [r7, #29]
 8006c4e:	005b      	lsls	r3, r3, #1
 8006c50:	777b      	strb	r3, [r7, #29]
			for(uint8_t j = 0; j < 8; j++)
 8006c52:	7efb      	ldrb	r3, [r7, #27]
 8006c54:	3301      	adds	r3, #1
 8006c56:	76fb      	strb	r3, [r7, #27]
 8006c58:	7efb      	ldrb	r3, [r7, #27]
 8006c5a:	2b07      	cmp	r3, #7
 8006c5c:	d9eb      	bls.n	8006c36 <_Z11lcdDrawCharsshtt+0xbe>
			}
			lcdDrawPixels(x + xP, y + i, lcd_data, 8);
 8006c5e:	7ffb      	ldrb	r3, [r7, #31]
 8006c60:	b29a      	uxth	r2, r3
 8006c62:	88fb      	ldrh	r3, [r7, #6]
 8006c64:	4413      	add	r3, r2
 8006c66:	b298      	uxth	r0, r3
 8006c68:	7fbb      	ldrb	r3, [r7, #30]
 8006c6a:	b29a      	uxth	r2, r3
 8006c6c:	88bb      	ldrh	r3, [r7, #4]
 8006c6e:	4413      	add	r3, r2
 8006c70:	b299      	uxth	r1, r3
 8006c72:	f107 0208 	add.w	r2, r7, #8
 8006c76:	2308      	movs	r3, #8
 8006c78:	f000 f9b6 	bl	8006fe8 <_ZL13lcdDrawPixelsttPtm>
			xP += 8;
 8006c7c:	7ffb      	ldrb	r3, [r7, #31]
 8006c7e:	3308      	adds	r3, #8
 8006c80:	77fb      	strb	r3, [r7, #31]
		for(uint8_t k = 0; k < byte_count; k++)
 8006c82:	7f3b      	ldrb	r3, [r7, #28]
 8006c84:	3301      	adds	r3, #1
 8006c86:	773b      	strb	r3, [r7, #28]
 8006c88:	7f3a      	ldrb	r2, [r7, #28]
 8006c8a:	7ebb      	ldrb	r3, [r7, #26]
 8006c8c:	429a      	cmp	r2, r3
 8006c8e:	d3af      	bcc.n	8006bf0 <_Z11lcdDrawCharsshtt+0x78>
		}
		xP = 0;
 8006c90:	2300      	movs	r3, #0
 8006c92:	77fb      	strb	r3, [r7, #31]
	for(uint8_t i = 0; i < lcdFont.pFont->Height; i++)
 8006c94:	7fbb      	ldrb	r3, [r7, #30]
 8006c96:	3301      	adds	r3, #1
 8006c98:	77bb      	strb	r3, [r7, #30]
 8006c9a:	7fbb      	ldrb	r3, [r7, #30]
 8006c9c:	4a05      	ldr	r2, [pc, #20]	; (8006cb4 <_Z11lcdDrawCharsshtt+0x13c>)
 8006c9e:	6892      	ldr	r2, [r2, #8]
 8006ca0:	88d2      	ldrh	r2, [r2, #6]
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	dba1      	blt.n	8006bea <_Z11lcdDrawCharsshtt+0x72>
 8006ca6:	e000      	b.n	8006caa <_Z11lcdDrawCharsshtt+0x132>
		return;
 8006ca8:	bf00      	nop
	}
}
 8006caa:	3724      	adds	r7, #36	; 0x24
 8006cac:	46bd      	mov	sp, r7
 8006cae:	bd90      	pop	{r4, r7, pc}
 8006cb0:	20000030 	.word	0x20000030
 8006cb4:	20000038 	.word	0x20000038

08006cb8 <_Z9lcdPrintfPKcz>:
 * \param
 *
 * \return void
 */
void lcdPrintf(const char *fmt, ...)
{
 8006cb8:	b40f      	push	{r0, r1, r2, r3}
 8006cba:	b590      	push	{r4, r7, lr}
 8006cbc:	b085      	sub	sp, #20
 8006cbe:	af02      	add	r7, sp, #8
	static char buf[256];

	char *p;
	va_list lst;

	va_start(lst, fmt);
 8006cc0:	f107 031c 	add.w	r3, r7, #28
 8006cc4:	603b      	str	r3, [r7, #0]
	vsprintf(buf, fmt, lst);
 8006cc6:	683a      	ldr	r2, [r7, #0]
 8006cc8:	69b9      	ldr	r1, [r7, #24]
 8006cca:	483e      	ldr	r0, [pc, #248]	; (8006dc4 <_Z9lcdPrintfPKcz+0x10c>)
 8006ccc:	f002 feb6 	bl	8009a3c <vsiprintf>
	va_end(lst);

	p = buf;
 8006cd0:	4b3c      	ldr	r3, [pc, #240]	; (8006dc4 <_Z9lcdPrintfPKcz+0x10c>)
 8006cd2:	607b      	str	r3, [r7, #4]
	while (*p)
 8006cd4:	e069      	b.n	8006daa <_Z9lcdPrintfPKcz+0xf2>
	{
		if (*p == '\n')
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	781b      	ldrb	r3, [r3, #0]
 8006cda:	2b0a      	cmp	r3, #10
 8006cdc:	d10e      	bne.n	8006cfc <_Z9lcdPrintfPKcz+0x44>
		{
			cursorXY.y += lcdFont.pFont->Height + 1;
 8006cde:	4b3a      	ldr	r3, [pc, #232]	; (8006dc8 <_Z9lcdPrintfPKcz+0x110>)
 8006ce0:	885a      	ldrh	r2, [r3, #2]
 8006ce2:	4b3a      	ldr	r3, [pc, #232]	; (8006dcc <_Z9lcdPrintfPKcz+0x114>)
 8006ce4:	689b      	ldr	r3, [r3, #8]
 8006ce6:	88db      	ldrh	r3, [r3, #6]
 8006ce8:	4413      	add	r3, r2
 8006cea:	b29b      	uxth	r3, r3
 8006cec:	3301      	adds	r3, #1
 8006cee:	b29a      	uxth	r2, r3
 8006cf0:	4b35      	ldr	r3, [pc, #212]	; (8006dc8 <_Z9lcdPrintfPKcz+0x110>)
 8006cf2:	805a      	strh	r2, [r3, #2]
			cursorXY.x = 0;
 8006cf4:	4b34      	ldr	r3, [pc, #208]	; (8006dc8 <_Z9lcdPrintfPKcz+0x110>)
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	801a      	strh	r2, [r3, #0]
 8006cfa:	e04a      	b.n	8006d92 <_Z9lcdPrintfPKcz+0xda>
		}
		else if (*p == '\r')
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	781b      	ldrb	r3, [r3, #0]
 8006d00:	2b0d      	cmp	r3, #13
 8006d02:	d046      	beq.n	8006d92 <_Z9lcdPrintfPKcz+0xda>
		{
			// skip em
		}
		else if (*p == '\t')
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	781b      	ldrb	r3, [r3, #0]
 8006d08:	2b09      	cmp	r3, #9
 8006d0a:	d10b      	bne.n	8006d24 <_Z9lcdPrintfPKcz+0x6c>
		{
			cursorXY.x += lcdFont.pFont->Width * 4;
 8006d0c:	4b2e      	ldr	r3, [pc, #184]	; (8006dc8 <_Z9lcdPrintfPKcz+0x110>)
 8006d0e:	881a      	ldrh	r2, [r3, #0]
 8006d10:	4b2e      	ldr	r3, [pc, #184]	; (8006dcc <_Z9lcdPrintfPKcz+0x114>)
 8006d12:	689b      	ldr	r3, [r3, #8]
 8006d14:	889b      	ldrh	r3, [r3, #4]
 8006d16:	009b      	lsls	r3, r3, #2
 8006d18:	b29b      	uxth	r3, r3
 8006d1a:	4413      	add	r3, r2
 8006d1c:	b29a      	uxth	r2, r3
 8006d1e:	4b2a      	ldr	r3, [pc, #168]	; (8006dc8 <_Z9lcdPrintfPKcz+0x110>)
 8006d20:	801a      	strh	r2, [r3, #0]
 8006d22:	e036      	b.n	8006d92 <_Z9lcdPrintfPKcz+0xda>
		}
		else
		{
			lcdDrawChar(cursorXY.x, cursorXY.y, *p, lcdFont.TextColor, lcdFont.BackColor);
 8006d24:	4b28      	ldr	r3, [pc, #160]	; (8006dc8 <_Z9lcdPrintfPKcz+0x110>)
 8006d26:	881b      	ldrh	r3, [r3, #0]
 8006d28:	b218      	sxth	r0, r3
 8006d2a:	4b27      	ldr	r3, [pc, #156]	; (8006dc8 <_Z9lcdPrintfPKcz+0x110>)
 8006d2c:	885b      	ldrh	r3, [r3, #2]
 8006d2e:	b219      	sxth	r1, r3
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	781a      	ldrb	r2, [r3, #0]
 8006d34:	4b25      	ldr	r3, [pc, #148]	; (8006dcc <_Z9lcdPrintfPKcz+0x114>)
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	b29c      	uxth	r4, r3
 8006d3a:	4b24      	ldr	r3, [pc, #144]	; (8006dcc <_Z9lcdPrintfPKcz+0x114>)
 8006d3c:	685b      	ldr	r3, [r3, #4]
 8006d3e:	b29b      	uxth	r3, r3
 8006d40:	9300      	str	r3, [sp, #0]
 8006d42:	4623      	mov	r3, r4
 8006d44:	f7ff ff18 	bl	8006b78 <_Z11lcdDrawCharsshtt>
			cursorXY.x += lcdFont.pFont->Width;
 8006d48:	4b1f      	ldr	r3, [pc, #124]	; (8006dc8 <_Z9lcdPrintfPKcz+0x110>)
 8006d4a:	881a      	ldrh	r2, [r3, #0]
 8006d4c:	4b1f      	ldr	r3, [pc, #124]	; (8006dcc <_Z9lcdPrintfPKcz+0x114>)
 8006d4e:	689b      	ldr	r3, [r3, #8]
 8006d50:	889b      	ldrh	r3, [r3, #4]
 8006d52:	4413      	add	r3, r2
 8006d54:	b29a      	uxth	r2, r3
 8006d56:	4b1c      	ldr	r3, [pc, #112]	; (8006dc8 <_Z9lcdPrintfPKcz+0x110>)
 8006d58:	801a      	strh	r2, [r3, #0]
			if (lcdFont.TextWrap && (cursorXY.x > (lcdProperties.width - lcdFont.pFont->Width)))
 8006d5a:	4b1c      	ldr	r3, [pc, #112]	; (8006dcc <_Z9lcdPrintfPKcz+0x114>)
 8006d5c:	7b1b      	ldrb	r3, [r3, #12]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d017      	beq.n	8006d92 <_Z9lcdPrintfPKcz+0xda>
 8006d62:	4b19      	ldr	r3, [pc, #100]	; (8006dc8 <_Z9lcdPrintfPKcz+0x110>)
 8006d64:	881b      	ldrh	r3, [r3, #0]
 8006d66:	461a      	mov	r2, r3
 8006d68:	4b19      	ldr	r3, [pc, #100]	; (8006dd0 <_Z9lcdPrintfPKcz+0x118>)
 8006d6a:	881b      	ldrh	r3, [r3, #0]
 8006d6c:	4619      	mov	r1, r3
 8006d6e:	4b17      	ldr	r3, [pc, #92]	; (8006dcc <_Z9lcdPrintfPKcz+0x114>)
 8006d70:	689b      	ldr	r3, [r3, #8]
 8006d72:	889b      	ldrh	r3, [r3, #4]
 8006d74:	1acb      	subs	r3, r1, r3
 8006d76:	429a      	cmp	r2, r3
 8006d78:	dd0b      	ble.n	8006d92 <_Z9lcdPrintfPKcz+0xda>
			{
				cursorXY.y += lcdFont.pFont->Height;
 8006d7a:	4b13      	ldr	r3, [pc, #76]	; (8006dc8 <_Z9lcdPrintfPKcz+0x110>)
 8006d7c:	885a      	ldrh	r2, [r3, #2]
 8006d7e:	4b13      	ldr	r3, [pc, #76]	; (8006dcc <_Z9lcdPrintfPKcz+0x114>)
 8006d80:	689b      	ldr	r3, [r3, #8]
 8006d82:	88db      	ldrh	r3, [r3, #6]
 8006d84:	4413      	add	r3, r2
 8006d86:	b29a      	uxth	r2, r3
 8006d88:	4b0f      	ldr	r3, [pc, #60]	; (8006dc8 <_Z9lcdPrintfPKcz+0x110>)
 8006d8a:	805a      	strh	r2, [r3, #2]
				cursorXY.x = 0;
 8006d8c:	4b0e      	ldr	r3, [pc, #56]	; (8006dc8 <_Z9lcdPrintfPKcz+0x110>)
 8006d8e:	2200      	movs	r2, #0
 8006d90:	801a      	strh	r2, [r3, #0]
			}
		}
		p++;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	3301      	adds	r3, #1
 8006d96:	607b      	str	r3, [r7, #4]

		if (cursorXY.y >= lcdProperties.height)
 8006d98:	4b0b      	ldr	r3, [pc, #44]	; (8006dc8 <_Z9lcdPrintfPKcz+0x110>)
 8006d9a:	885a      	ldrh	r2, [r3, #2]
 8006d9c:	4b0c      	ldr	r3, [pc, #48]	; (8006dd0 <_Z9lcdPrintfPKcz+0x118>)
 8006d9e:	885b      	ldrh	r3, [r3, #2]
 8006da0:	429a      	cmp	r2, r3
 8006da2:	d302      	bcc.n	8006daa <_Z9lcdPrintfPKcz+0xf2>
		{
			cursorXY.y = 0;
 8006da4:	4b08      	ldr	r3, [pc, #32]	; (8006dc8 <_Z9lcdPrintfPKcz+0x110>)
 8006da6:	2200      	movs	r2, #0
 8006da8:	805a      	strh	r2, [r3, #2]
	while (*p)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	781b      	ldrb	r3, [r3, #0]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d191      	bne.n	8006cd6 <_Z9lcdPrintfPKcz+0x1e>
		}
	}

}
 8006db2:	bf00      	nop
 8006db4:	bf00      	nop
 8006db6:	370c      	adds	r7, #12
 8006db8:	46bd      	mov	sp, r7
 8006dba:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8006dbe:	b004      	add	sp, #16
 8006dc0:	4770      	bx	lr
 8006dc2:	bf00      	nop
 8006dc4:	200002dc 	.word	0x200002dc
 8006dc8:	200002d4 	.word	0x200002d4
 8006dcc:	20000038 	.word	0x20000038
 8006dd0:	20000030 	.word	0x20000030

08006dd4 <_Z14lcdSetTextFontP6_tFont>:
 * \param font pointer font
 *
 * \return void
 */
void lcdSetTextFont(sFONT* font)
{
 8006dd4:	b480      	push	{r7}
 8006dd6:	b083      	sub	sp, #12
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
	lcdFont.pFont = font;
 8006ddc:	4a04      	ldr	r2, [pc, #16]	; (8006df0 <_Z14lcdSetTextFontP6_tFont+0x1c>)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6093      	str	r3, [r2, #8]
}
 8006de2:	bf00      	nop
 8006de4:	370c      	adds	r7, #12
 8006de6:	46bd      	mov	sp, r7
 8006de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dec:	4770      	bx	lr
 8006dee:	bf00      	nop
 8006df0:	20000038 	.word	0x20000038

08006df4 <_Z15lcdSetTextColortt>:
 * \param b		Background color
 *
 * \return void
 */
void lcdSetTextColor(uint16_t c, uint16_t b)
{
 8006df4:	b480      	push	{r7}
 8006df6:	b083      	sub	sp, #12
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	460a      	mov	r2, r1
 8006dfe:	80fb      	strh	r3, [r7, #6]
 8006e00:	4613      	mov	r3, r2
 8006e02:	80bb      	strh	r3, [r7, #4]
	lcdFont.TextColor = c;
 8006e04:	88fb      	ldrh	r3, [r7, #6]
 8006e06:	4a05      	ldr	r2, [pc, #20]	; (8006e1c <_Z15lcdSetTextColortt+0x28>)
 8006e08:	6013      	str	r3, [r2, #0]
	lcdFont.BackColor = b;
 8006e0a:	88bb      	ldrh	r3, [r7, #4]
 8006e0c:	4a03      	ldr	r2, [pc, #12]	; (8006e1c <_Z15lcdSetTextColortt+0x28>)
 8006e0e:	6053      	str	r3, [r2, #4]
}
 8006e10:	bf00      	nop
 8006e12:	370c      	adds	r7, #12
 8006e14:	46bd      	mov	sp, r7
 8006e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1a:	4770      	bx	lr
 8006e1c:	20000038 	.word	0x20000038

08006e20 <_Z17lcdSetOrientation21lcdOrientationTypeDef>:
{
	lcdFont.TextWrap = w;
}

void lcdSetOrientation(lcdOrientationTypeDef value)
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b082      	sub	sp, #8
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	4603      	mov	r3, r0
 8006e28:	71fb      	strb	r3, [r7, #7]
	lcdProperties.orientation = value;
 8006e2a:	4a2f      	ldr	r2, [pc, #188]	; (8006ee8 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xc8>)
 8006e2c:	79fb      	ldrb	r3, [r7, #7]
 8006e2e:	7113      	strb	r3, [r2, #4]
	lcdWriteCommand(ILI9341_MEMCONTROL);
 8006e30:	2036      	movs	r0, #54	; 0x36
 8006e32:	f000 f90f 	bl	8007054 <_ZL15lcdWriteCommandh>

	switch (lcdProperties.orientation)
 8006e36:	4b2c      	ldr	r3, [pc, #176]	; (8006ee8 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xc8>)
 8006e38:	791b      	ldrb	r3, [r3, #4]
 8006e3a:	2b03      	cmp	r3, #3
 8006e3c:	d842      	bhi.n	8006ec4 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xa4>
 8006e3e:	a201      	add	r2, pc, #4	; (adr r2, 8006e44 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0x24>)
 8006e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e44:	08006e55 	.word	0x08006e55
 8006e48:	08006e8d 	.word	0x08006e8d
 8006e4c:	08006e71 	.word	0x08006e71
 8006e50:	08006ea9 	.word	0x08006ea9
	{
		case LCD_ORIENTATION_PORTRAIT:
			lcdWriteData(lcdPortraitConfig);
 8006e54:	4b25      	ldr	r3, [pc, #148]	; (8006eec <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xcc>)
 8006e56:	781b      	ldrb	r3, [r3, #0]
 8006e58:	b29b      	uxth	r3, r3
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	f000 f90a 	bl	8007074 <_ZL12lcdWriteDatat>
			lcdProperties.width = ILI9341_PIXEL_WIDTH;
 8006e60:	4b21      	ldr	r3, [pc, #132]	; (8006ee8 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xc8>)
 8006e62:	22f0      	movs	r2, #240	; 0xf0
 8006e64:	801a      	strh	r2, [r3, #0]
			lcdProperties.height = ILI9341_PIXEL_HEIGHT;
 8006e66:	4b20      	ldr	r3, [pc, #128]	; (8006ee8 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xc8>)
 8006e68:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8006e6c:	805a      	strh	r2, [r3, #2]
			break;
 8006e6e:	e02a      	b.n	8006ec6 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xa6>
		case LCD_ORIENTATION_PORTRAIT_MIRROR:
			lcdWriteData(lcdPortraitMirrorConfig);
 8006e70:	4b1f      	ldr	r3, [pc, #124]	; (8006ef0 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xd0>)
 8006e72:	781b      	ldrb	r3, [r3, #0]
 8006e74:	b29b      	uxth	r3, r3
 8006e76:	4618      	mov	r0, r3
 8006e78:	f000 f8fc 	bl	8007074 <_ZL12lcdWriteDatat>
			lcdProperties.width = ILI9341_PIXEL_WIDTH;
 8006e7c:	4b1a      	ldr	r3, [pc, #104]	; (8006ee8 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xc8>)
 8006e7e:	22f0      	movs	r2, #240	; 0xf0
 8006e80:	801a      	strh	r2, [r3, #0]
			lcdProperties.height = ILI9341_PIXEL_HEIGHT;
 8006e82:	4b19      	ldr	r3, [pc, #100]	; (8006ee8 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xc8>)
 8006e84:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8006e88:	805a      	strh	r2, [r3, #2]
			break;
 8006e8a:	e01c      	b.n	8006ec6 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xa6>
		case LCD_ORIENTATION_LANDSCAPE:
			lcdWriteData(lcdLandscapeConfig);
 8006e8c:	4b19      	ldr	r3, [pc, #100]	; (8006ef4 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xd4>)
 8006e8e:	781b      	ldrb	r3, [r3, #0]
 8006e90:	b29b      	uxth	r3, r3
 8006e92:	4618      	mov	r0, r3
 8006e94:	f000 f8ee 	bl	8007074 <_ZL12lcdWriteDatat>
			lcdProperties.width = ILI9341_PIXEL_HEIGHT;
 8006e98:	4b13      	ldr	r3, [pc, #76]	; (8006ee8 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xc8>)
 8006e9a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8006e9e:	801a      	strh	r2, [r3, #0]
			lcdProperties.height = ILI9341_PIXEL_WIDTH;
 8006ea0:	4b11      	ldr	r3, [pc, #68]	; (8006ee8 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xc8>)
 8006ea2:	22f0      	movs	r2, #240	; 0xf0
 8006ea4:	805a      	strh	r2, [r3, #2]
			break;
 8006ea6:	e00e      	b.n	8006ec6 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xa6>
		case LCD_ORIENTATION_LANDSCAPE_MIRROR:
			lcdWriteData(lcdLandscapeMirrorConfig);
 8006ea8:	4b13      	ldr	r3, [pc, #76]	; (8006ef8 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xd8>)
 8006eaa:	781b      	ldrb	r3, [r3, #0]
 8006eac:	b29b      	uxth	r3, r3
 8006eae:	4618      	mov	r0, r3
 8006eb0:	f000 f8e0 	bl	8007074 <_ZL12lcdWriteDatat>
			lcdProperties.width = ILI9341_PIXEL_HEIGHT;
 8006eb4:	4b0c      	ldr	r3, [pc, #48]	; (8006ee8 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xc8>)
 8006eb6:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8006eba:	801a      	strh	r2, [r3, #0]
			lcdProperties.height = ILI9341_PIXEL_WIDTH;
 8006ebc:	4b0a      	ldr	r3, [pc, #40]	; (8006ee8 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xc8>)
 8006ebe:	22f0      	movs	r2, #240	; 0xf0
 8006ec0:	805a      	strh	r2, [r3, #2]
			break;
 8006ec2:	e000      	b.n	8006ec6 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xa6>
		default:
			break;
 8006ec4:	bf00      	nop
	}

	//lcdWriteCommand(ILI9341_MEMORYWRITE);
	lcdSetWindow(0, 0, lcdProperties.width - 1, lcdProperties.height - 1);
 8006ec6:	4b08      	ldr	r3, [pc, #32]	; (8006ee8 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xc8>)
 8006ec8:	881b      	ldrh	r3, [r3, #0]
 8006eca:	3b01      	subs	r3, #1
 8006ecc:	b29a      	uxth	r2, r3
 8006ece:	4b06      	ldr	r3, [pc, #24]	; (8006ee8 <_Z17lcdSetOrientation21lcdOrientationTypeDef+0xc8>)
 8006ed0:	885b      	ldrh	r3, [r3, #2]
 8006ed2:	3b01      	subs	r3, #1
 8006ed4:	b29b      	uxth	r3, r3
 8006ed6:	2100      	movs	r1, #0
 8006ed8:	2000      	movs	r0, #0
 8006eda:	f000 f829 	bl	8006f30 <_Z12lcdSetWindowtttt>
}
 8006ede:	bf00      	nop
 8006ee0:	3708      	adds	r7, #8
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bd80      	pop	{r7, pc}
 8006ee6:	bf00      	nop
 8006ee8:	20000030 	.word	0x20000030
 8006eec:	200002d8 	.word	0x200002d8
 8006ef0:	200002da 	.word	0x200002da
 8006ef4:	200002d9 	.word	0x200002d9
 8006ef8:	200002db 	.word	0x200002db

08006efc <_Z12lcdSetCursortt>:

void lcdSetCursor(unsigned short x, unsigned short y)
{
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b082      	sub	sp, #8
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	4603      	mov	r3, r0
 8006f04:	460a      	mov	r2, r1
 8006f06:	80fb      	strh	r3, [r7, #6]
 8006f08:	4613      	mov	r3, r2
 8006f0a:	80bb      	strh	r3, [r7, #4]
	cursorXY.x = x;
 8006f0c:	4a07      	ldr	r2, [pc, #28]	; (8006f2c <_Z12lcdSetCursortt+0x30>)
 8006f0e:	88fb      	ldrh	r3, [r7, #6]
 8006f10:	8013      	strh	r3, [r2, #0]
	cursorXY.y = y;
 8006f12:	4a06      	ldr	r2, [pc, #24]	; (8006f2c <_Z12lcdSetCursortt+0x30>)
 8006f14:	88bb      	ldrh	r3, [r7, #4]
 8006f16:	8053      	strh	r3, [r2, #2]
	lcdSetWindow(x, y, x, y);
 8006f18:	88bb      	ldrh	r3, [r7, #4]
 8006f1a:	88fa      	ldrh	r2, [r7, #6]
 8006f1c:	88b9      	ldrh	r1, [r7, #4]
 8006f1e:	88f8      	ldrh	r0, [r7, #6]
 8006f20:	f000 f806 	bl	8006f30 <_Z12lcdSetWindowtttt>
}
 8006f24:	bf00      	nop
 8006f26:	3708      	adds	r7, #8
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	bd80      	pop	{r7, pc}
 8006f2c:	200002d4 	.word	0x200002d4

08006f30 <_Z12lcdSetWindowtttt>:
 * \param y1         Rigth bottom window y-coordinate
 *
 * \return void
 */
void lcdSetWindow(unsigned short x0, unsigned short y0, unsigned short x1, unsigned short y1)
{
 8006f30:	b590      	push	{r4, r7, lr}
 8006f32:	b083      	sub	sp, #12
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	4604      	mov	r4, r0
 8006f38:	4608      	mov	r0, r1
 8006f3a:	4611      	mov	r1, r2
 8006f3c:	461a      	mov	r2, r3
 8006f3e:	4623      	mov	r3, r4
 8006f40:	80fb      	strh	r3, [r7, #6]
 8006f42:	4603      	mov	r3, r0
 8006f44:	80bb      	strh	r3, [r7, #4]
 8006f46:	460b      	mov	r3, r1
 8006f48:	807b      	strh	r3, [r7, #2]
 8006f4a:	4613      	mov	r3, r2
 8006f4c:	803b      	strh	r3, [r7, #0]
  lcdWriteCommand(ILI9341_COLADDRSET);
 8006f4e:	202a      	movs	r0, #42	; 0x2a
 8006f50:	f000 f880 	bl	8007054 <_ZL15lcdWriteCommandh>
  lcdWriteData(x0 >> 8) ;
 8006f54:	88fb      	ldrh	r3, [r7, #6]
 8006f56:	0a1b      	lsrs	r3, r3, #8
 8006f58:	b29b      	uxth	r3, r3
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	f000 f88a 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(x0 );
 8006f60:	88fb      	ldrh	r3, [r7, #6]
 8006f62:	4618      	mov	r0, r3
 8006f64:	f000 f886 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(x1 >> 8);
 8006f68:	887b      	ldrh	r3, [r7, #2]
 8006f6a:	0a1b      	lsrs	r3, r3, #8
 8006f6c:	b29b      	uxth	r3, r3
 8006f6e:	4618      	mov	r0, r3
 8006f70:	f000 f880 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(x1);
 8006f74:	887b      	ldrh	r3, [r7, #2]
 8006f76:	4618      	mov	r0, r3
 8006f78:	f000 f87c 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteCommand(ILI9341_PAGEADDRSET);
 8006f7c:	202b      	movs	r0, #43	; 0x2b
 8006f7e:	f000 f869 	bl	8007054 <_ZL15lcdWriteCommandh>
  lcdWriteData(y0 >> 8);
 8006f82:	88bb      	ldrh	r3, [r7, #4]
 8006f84:	0a1b      	lsrs	r3, r3, #8
 8006f86:	b29b      	uxth	r3, r3
 8006f88:	4618      	mov	r0, r3
 8006f8a:	f000 f873 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(y0);
 8006f8e:	88bb      	ldrh	r3, [r7, #4]
 8006f90:	4618      	mov	r0, r3
 8006f92:	f000 f86f 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(y1 >> 8);
 8006f96:	883b      	ldrh	r3, [r7, #0]
 8006f98:	0a1b      	lsrs	r3, r3, #8
 8006f9a:	b29b      	uxth	r3, r3
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	f000 f869 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteData(y1);
 8006fa2:	883b      	ldrh	r3, [r7, #0]
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	f000 f865 	bl	8007074 <_ZL12lcdWriteDatat>
  lcdWriteCommand(ILI9341_MEMORYWRITE);
 8006faa:	202c      	movs	r0, #44	; 0x2c
 8006fac:	f000 f852 	bl	8007054 <_ZL15lcdWriteCommandh>
}
 8006fb0:	bf00      	nop
 8006fb2:	370c      	adds	r7, #12
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	bd90      	pop	{r4, r7, pc}

08006fb8 <_Z12lcdGetHeightv>:
{
  return lcdProperties.width;
}

uint16_t lcdGetHeight(void)
{
 8006fb8:	b480      	push	{r7}
 8006fba:	af00      	add	r7, sp, #0
  return lcdProperties.height;
 8006fbc:	4b03      	ldr	r3, [pc, #12]	; (8006fcc <_Z12lcdGetHeightv+0x14>)
 8006fbe:	885b      	ldrh	r3, [r3, #2]
}
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc8:	4770      	bx	lr
 8006fca:	bf00      	nop
 8006fcc:	20000030 	.word	0x20000030

08006fd0 <_Z14lcdGetTextFontv>:
{
  return lcdProperties.orientation;
}

sFONT* lcdGetTextFont(void)
{
 8006fd0:	b480      	push	{r7}
 8006fd2:	af00      	add	r7, sp, #0
	return lcdFont.pFont;
 8006fd4:	4b03      	ldr	r3, [pc, #12]	; (8006fe4 <_Z14lcdGetTextFontv+0x14>)
 8006fd6:	689b      	ldr	r3, [r3, #8]
}
 8006fd8:	4618      	mov	r0, r3
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe0:	4770      	bx	lr
 8006fe2:	bf00      	nop
 8006fe4:	20000038 	.word	0x20000038

08006fe8 <_ZL13lcdDrawPixelsttPtm>:
}

/*---------Static functions--------------------------*/

static void lcdDrawPixels(uint16_t x, uint16_t y, uint16_t *data, uint32_t dataLength)
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b086      	sub	sp, #24
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	60ba      	str	r2, [r7, #8]
 8006ff0:	607b      	str	r3, [r7, #4]
 8006ff2:	4603      	mov	r3, r0
 8006ff4:	81fb      	strh	r3, [r7, #14]
 8006ff6:	460b      	mov	r3, r1
 8006ff8:	81bb      	strh	r3, [r7, #12]
  uint32_t i = 0;
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	617b      	str	r3, [r7, #20]

  lcdSetWindow(x, y, lcdProperties.width - 1, lcdProperties.height - 1);
 8006ffe:	4b0f      	ldr	r3, [pc, #60]	; (800703c <_ZL13lcdDrawPixelsttPtm+0x54>)
 8007000:	881b      	ldrh	r3, [r3, #0]
 8007002:	3b01      	subs	r3, #1
 8007004:	b29a      	uxth	r2, r3
 8007006:	4b0d      	ldr	r3, [pc, #52]	; (800703c <_ZL13lcdDrawPixelsttPtm+0x54>)
 8007008:	885b      	ldrh	r3, [r3, #2]
 800700a:	3b01      	subs	r3, #1
 800700c:	b29b      	uxth	r3, r3
 800700e:	89b9      	ldrh	r1, [r7, #12]
 8007010:	89f8      	ldrh	r0, [r7, #14]
 8007012:	f7ff ff8d 	bl	8006f30 <_Z12lcdSetWindowtttt>

  do
  {
    lcdWriteData(data[i++]);
 8007016:	68ba      	ldr	r2, [r7, #8]
 8007018:	697b      	ldr	r3, [r7, #20]
 800701a:	1c59      	adds	r1, r3, #1
 800701c:	6179      	str	r1, [r7, #20]
 800701e:	005b      	lsls	r3, r3, #1
 8007020:	4413      	add	r3, r2
 8007022:	881b      	ldrh	r3, [r3, #0]
 8007024:	4618      	mov	r0, r3
 8007026:	f000 f825 	bl	8007074 <_ZL12lcdWriteDatat>
  }
  while (i < dataLength);
 800702a:	697a      	ldr	r2, [r7, #20]
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	429a      	cmp	r2, r3
 8007030:	d3f1      	bcc.n	8007016 <_ZL13lcdDrawPixelsttPtm+0x2e>

}
 8007032:	bf00      	nop
 8007034:	bf00      	nop
 8007036:	3718      	adds	r7, #24
 8007038:	46bd      	mov	sp, r7
 800703a:	bd80      	pop	{r7, pc}
 800703c:	20000030 	.word	0x20000030

08007040 <_ZL8lcdResetv>:

static void lcdReset(void)
{
 8007040:	b580      	push	{r7, lr}
 8007042:	af00      	add	r7, sp, #0
	lcdWriteCommand(ILI9341_SOFTRESET);
 8007044:	2001      	movs	r0, #1
 8007046:	f000 f805 	bl	8007054 <_ZL15lcdWriteCommandh>
	HAL_Delay(5);
 800704a:	2005      	movs	r0, #5
 800704c:	f7fa f82e 	bl	80010ac <HAL_Delay>
}
 8007050:	bf00      	nop
 8007052:	bd80      	pop	{r7, pc}

08007054 <_ZL15lcdWriteCommandh>:

// Write an 8 bit command to the IC driver
static void lcdWriteCommand(unsigned char command)
{
 8007054:	b480      	push	{r7}
 8007056:	b083      	sub	sp, #12
 8007058:	af00      	add	r7, sp, #0
 800705a:	4603      	mov	r3, r0
 800705c:	71fb      	strb	r3, [r7, #7]
	LCD_CmdWrite(command);
 800705e:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8007062:	79fa      	ldrb	r2, [r7, #7]
 8007064:	b292      	uxth	r2, r2
 8007066:	801a      	strh	r2, [r3, #0]
}
 8007068:	bf00      	nop
 800706a:	370c      	adds	r7, #12
 800706c:	46bd      	mov	sp, r7
 800706e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007072:	4770      	bx	lr

08007074 <_ZL12lcdWriteDatat>:

// Write an 16 bit data word to the IC driver
static void lcdWriteData(unsigned short data)
{
 8007074:	b480      	push	{r7}
 8007076:	b083      	sub	sp, #12
 8007078:	af00      	add	r7, sp, #0
 800707a:	4603      	mov	r3, r0
 800707c:	80fb      	strh	r3, [r7, #6]
	LCD_DataWrite(data);
 800707e:	4a04      	ldr	r2, [pc, #16]	; (8007090 <_ZL12lcdWriteDatat+0x1c>)
 8007080:	88fb      	ldrh	r3, [r7, #6]
 8007082:	8013      	strh	r3, [r2, #0]
}
 8007084:	bf00      	nop
 8007086:	370c      	adds	r7, #12
 8007088:	46bd      	mov	sp, r7
 800708a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708e:	4770      	bx	lr
 8007090:	60080000 	.word	0x60080000

08007094 <_ZL33lcdBuildMemoryAccessControlConfigbbbbbb>:
                        bool columnAddressOrder,
                        bool rowColumnExchange,
                        bool verticalRefreshOrder,
                        bool colorOrder,
                        bool horizontalRefreshOrder)
{
 8007094:	b490      	push	{r4, r7}
 8007096:	b084      	sub	sp, #16
 8007098:	af00      	add	r7, sp, #0
 800709a:	4604      	mov	r4, r0
 800709c:	4608      	mov	r0, r1
 800709e:	4611      	mov	r1, r2
 80070a0:	461a      	mov	r2, r3
 80070a2:	4623      	mov	r3, r4
 80070a4:	71fb      	strb	r3, [r7, #7]
 80070a6:	4603      	mov	r3, r0
 80070a8:	71bb      	strb	r3, [r7, #6]
 80070aa:	460b      	mov	r3, r1
 80070ac:	717b      	strb	r3, [r7, #5]
 80070ae:	4613      	mov	r3, r2
 80070b0:	713b      	strb	r3, [r7, #4]
  unsigned char value 				= 0;
 80070b2:	2300      	movs	r3, #0
 80070b4:	73fb      	strb	r3, [r7, #15]
  if(horizontalRefreshOrder) 	value 	|= ILI9341_MADCTL_MH;
 80070b6:	7f3b      	ldrb	r3, [r7, #28]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d003      	beq.n	80070c4 <_ZL33lcdBuildMemoryAccessControlConfigbbbbbb+0x30>
 80070bc:	7bfb      	ldrb	r3, [r7, #15]
 80070be:	f043 0304 	orr.w	r3, r3, #4
 80070c2:	73fb      	strb	r3, [r7, #15]
  if(colorOrder) 		value 	|= ILI9341_MADCTL_BGR;
 80070c4:	7e3b      	ldrb	r3, [r7, #24]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d003      	beq.n	80070d2 <_ZL33lcdBuildMemoryAccessControlConfigbbbbbb+0x3e>
 80070ca:	7bfb      	ldrb	r3, [r7, #15]
 80070cc:	f043 0308 	orr.w	r3, r3, #8
 80070d0:	73fb      	strb	r3, [r7, #15]
  if(verticalRefreshOrder) 	value 	|= ILI9341_MADCTL_ML;
 80070d2:	793b      	ldrb	r3, [r7, #4]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d003      	beq.n	80070e0 <_ZL33lcdBuildMemoryAccessControlConfigbbbbbb+0x4c>
 80070d8:	7bfb      	ldrb	r3, [r7, #15]
 80070da:	f043 0310 	orr.w	r3, r3, #16
 80070de:	73fb      	strb	r3, [r7, #15]
  if(rowColumnExchange) 	value 	|= ILI9341_MADCTL_MV;
 80070e0:	797b      	ldrb	r3, [r7, #5]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d003      	beq.n	80070ee <_ZL33lcdBuildMemoryAccessControlConfigbbbbbb+0x5a>
 80070e6:	7bfb      	ldrb	r3, [r7, #15]
 80070e8:	f043 0320 	orr.w	r3, r3, #32
 80070ec:	73fb      	strb	r3, [r7, #15]
  if(columnAddressOrder) 	value 	|= ILI9341_MADCTL_MX;
 80070ee:	79bb      	ldrb	r3, [r7, #6]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d003      	beq.n	80070fc <_ZL33lcdBuildMemoryAccessControlConfigbbbbbb+0x68>
 80070f4:	7bfb      	ldrb	r3, [r7, #15]
 80070f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80070fa:	73fb      	strb	r3, [r7, #15]
  if(rowAddressOrder) 		value 	|= ILI9341_MADCTL_MY;
 80070fc:	79fb      	ldrb	r3, [r7, #7]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d003      	beq.n	800710a <_ZL33lcdBuildMemoryAccessControlConfigbbbbbb+0x76>
 8007102:	7bfb      	ldrb	r3, [r7, #15]
 8007104:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007108:	73fb      	strb	r3, [r7, #15]
  return value;
 800710a:	7bfb      	ldrb	r3, [r7, #15]
}
 800710c:	4618      	mov	r0, r3
 800710e:	3710      	adds	r7, #16
 8007110:	46bd      	mov	sp, r7
 8007112:	bc90      	pop	{r4, r7}
 8007114:	4770      	bx	lr
	...

08007118 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b084      	sub	sp, #16
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
 8007120:	460b      	mov	r3, r1
 8007122:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007124:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8007128:	f002 fc2e 	bl	8009988 <USBD_static_malloc>
 800712c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	2b00      	cmp	r3, #0
 8007132:	d109      	bne.n	8007148 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	32b0      	adds	r2, #176	; 0xb0
 800713e:	2100      	movs	r1, #0
 8007140:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8007144:	2302      	movs	r3, #2
 8007146:	e0d4      	b.n	80072f2 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8007148:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800714c:	2100      	movs	r1, #0
 800714e:	68f8      	ldr	r0, [r7, #12]
 8007150:	f002 fc7e 	bl	8009a50 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	32b0      	adds	r2, #176	; 0xb0
 800715e:	68f9      	ldr	r1, [r7, #12]
 8007160:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	32b0      	adds	r2, #176	; 0xb0
 800716e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	7c1b      	ldrb	r3, [r3, #16]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d138      	bne.n	80071f2 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007180:	4b5e      	ldr	r3, [pc, #376]	; (80072fc <USBD_CDC_Init+0x1e4>)
 8007182:	7819      	ldrb	r1, [r3, #0]
 8007184:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007188:	2202      	movs	r2, #2
 800718a:	6878      	ldr	r0, [r7, #4]
 800718c:	f002 fad9 	bl	8009742 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007190:	4b5a      	ldr	r3, [pc, #360]	; (80072fc <USBD_CDC_Init+0x1e4>)
 8007192:	781b      	ldrb	r3, [r3, #0]
 8007194:	f003 020f 	and.w	r2, r3, #15
 8007198:	6879      	ldr	r1, [r7, #4]
 800719a:	4613      	mov	r3, r2
 800719c:	009b      	lsls	r3, r3, #2
 800719e:	4413      	add	r3, r2
 80071a0:	009b      	lsls	r3, r3, #2
 80071a2:	440b      	add	r3, r1
 80071a4:	3324      	adds	r3, #36	; 0x24
 80071a6:	2201      	movs	r2, #1
 80071a8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80071aa:	4b55      	ldr	r3, [pc, #340]	; (8007300 <USBD_CDC_Init+0x1e8>)
 80071ac:	7819      	ldrb	r1, [r3, #0]
 80071ae:	f44f 7300 	mov.w	r3, #512	; 0x200
 80071b2:	2202      	movs	r2, #2
 80071b4:	6878      	ldr	r0, [r7, #4]
 80071b6:	f002 fac4 	bl	8009742 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80071ba:	4b51      	ldr	r3, [pc, #324]	; (8007300 <USBD_CDC_Init+0x1e8>)
 80071bc:	781b      	ldrb	r3, [r3, #0]
 80071be:	f003 020f 	and.w	r2, r3, #15
 80071c2:	6879      	ldr	r1, [r7, #4]
 80071c4:	4613      	mov	r3, r2
 80071c6:	009b      	lsls	r3, r3, #2
 80071c8:	4413      	add	r3, r2
 80071ca:	009b      	lsls	r3, r3, #2
 80071cc:	440b      	add	r3, r1
 80071ce:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80071d2:	2201      	movs	r2, #1
 80071d4:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80071d6:	4b4b      	ldr	r3, [pc, #300]	; (8007304 <USBD_CDC_Init+0x1ec>)
 80071d8:	781b      	ldrb	r3, [r3, #0]
 80071da:	f003 020f 	and.w	r2, r3, #15
 80071de:	6879      	ldr	r1, [r7, #4]
 80071e0:	4613      	mov	r3, r2
 80071e2:	009b      	lsls	r3, r3, #2
 80071e4:	4413      	add	r3, r2
 80071e6:	009b      	lsls	r3, r3, #2
 80071e8:	440b      	add	r3, r1
 80071ea:	3326      	adds	r3, #38	; 0x26
 80071ec:	2210      	movs	r2, #16
 80071ee:	801a      	strh	r2, [r3, #0]
 80071f0:	e035      	b.n	800725e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80071f2:	4b42      	ldr	r3, [pc, #264]	; (80072fc <USBD_CDC_Init+0x1e4>)
 80071f4:	7819      	ldrb	r1, [r3, #0]
 80071f6:	2340      	movs	r3, #64	; 0x40
 80071f8:	2202      	movs	r2, #2
 80071fa:	6878      	ldr	r0, [r7, #4]
 80071fc:	f002 faa1 	bl	8009742 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007200:	4b3e      	ldr	r3, [pc, #248]	; (80072fc <USBD_CDC_Init+0x1e4>)
 8007202:	781b      	ldrb	r3, [r3, #0]
 8007204:	f003 020f 	and.w	r2, r3, #15
 8007208:	6879      	ldr	r1, [r7, #4]
 800720a:	4613      	mov	r3, r2
 800720c:	009b      	lsls	r3, r3, #2
 800720e:	4413      	add	r3, r2
 8007210:	009b      	lsls	r3, r3, #2
 8007212:	440b      	add	r3, r1
 8007214:	3324      	adds	r3, #36	; 0x24
 8007216:	2201      	movs	r2, #1
 8007218:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800721a:	4b39      	ldr	r3, [pc, #228]	; (8007300 <USBD_CDC_Init+0x1e8>)
 800721c:	7819      	ldrb	r1, [r3, #0]
 800721e:	2340      	movs	r3, #64	; 0x40
 8007220:	2202      	movs	r2, #2
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f002 fa8d 	bl	8009742 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007228:	4b35      	ldr	r3, [pc, #212]	; (8007300 <USBD_CDC_Init+0x1e8>)
 800722a:	781b      	ldrb	r3, [r3, #0]
 800722c:	f003 020f 	and.w	r2, r3, #15
 8007230:	6879      	ldr	r1, [r7, #4]
 8007232:	4613      	mov	r3, r2
 8007234:	009b      	lsls	r3, r3, #2
 8007236:	4413      	add	r3, r2
 8007238:	009b      	lsls	r3, r3, #2
 800723a:	440b      	add	r3, r1
 800723c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8007240:	2201      	movs	r2, #1
 8007242:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007244:	4b2f      	ldr	r3, [pc, #188]	; (8007304 <USBD_CDC_Init+0x1ec>)
 8007246:	781b      	ldrb	r3, [r3, #0]
 8007248:	f003 020f 	and.w	r2, r3, #15
 800724c:	6879      	ldr	r1, [r7, #4]
 800724e:	4613      	mov	r3, r2
 8007250:	009b      	lsls	r3, r3, #2
 8007252:	4413      	add	r3, r2
 8007254:	009b      	lsls	r3, r3, #2
 8007256:	440b      	add	r3, r1
 8007258:	3326      	adds	r3, #38	; 0x26
 800725a:	2210      	movs	r2, #16
 800725c:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800725e:	4b29      	ldr	r3, [pc, #164]	; (8007304 <USBD_CDC_Init+0x1ec>)
 8007260:	7819      	ldrb	r1, [r3, #0]
 8007262:	2308      	movs	r3, #8
 8007264:	2203      	movs	r2, #3
 8007266:	6878      	ldr	r0, [r7, #4]
 8007268:	f002 fa6b 	bl	8009742 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800726c:	4b25      	ldr	r3, [pc, #148]	; (8007304 <USBD_CDC_Init+0x1ec>)
 800726e:	781b      	ldrb	r3, [r3, #0]
 8007270:	f003 020f 	and.w	r2, r3, #15
 8007274:	6879      	ldr	r1, [r7, #4]
 8007276:	4613      	mov	r3, r2
 8007278:	009b      	lsls	r3, r3, #2
 800727a:	4413      	add	r3, r2
 800727c:	009b      	lsls	r3, r3, #2
 800727e:	440b      	add	r3, r1
 8007280:	3324      	adds	r3, #36	; 0x24
 8007282:	2201      	movs	r2, #1
 8007284:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	2200      	movs	r2, #0
 800728a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007294:	687a      	ldr	r2, [r7, #4]
 8007296:	33b0      	adds	r3, #176	; 0xb0
 8007298:	009b      	lsls	r3, r3, #2
 800729a:	4413      	add	r3, r2
 800729c:	685b      	ldr	r3, [r3, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	2200      	movs	r2, #0
 80072a6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	2200      	movs	r2, #0
 80072ae:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d101      	bne.n	80072c0 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80072bc:	2302      	movs	r3, #2
 80072be:	e018      	b.n	80072f2 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	7c1b      	ldrb	r3, [r3, #16]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d10a      	bne.n	80072de <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80072c8:	4b0d      	ldr	r3, [pc, #52]	; (8007300 <USBD_CDC_Init+0x1e8>)
 80072ca:	7819      	ldrb	r1, [r3, #0]
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80072d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80072d6:	6878      	ldr	r0, [r7, #4]
 80072d8:	f002 fb22 	bl	8009920 <USBD_LL_PrepareReceive>
 80072dc:	e008      	b.n	80072f0 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80072de:	4b08      	ldr	r3, [pc, #32]	; (8007300 <USBD_CDC_Init+0x1e8>)
 80072e0:	7819      	ldrb	r1, [r3, #0]
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80072e8:	2340      	movs	r3, #64	; 0x40
 80072ea:	6878      	ldr	r0, [r7, #4]
 80072ec:	f002 fb18 	bl	8009920 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80072f0:	2300      	movs	r3, #0
}
 80072f2:	4618      	mov	r0, r3
 80072f4:	3710      	adds	r7, #16
 80072f6:	46bd      	mov	sp, r7
 80072f8:	bd80      	pop	{r7, pc}
 80072fa:	bf00      	nop
 80072fc:	200000cf 	.word	0x200000cf
 8007300:	200000d0 	.word	0x200000d0
 8007304:	200000d1 	.word	0x200000d1

08007308 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b082      	sub	sp, #8
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
 8007310:	460b      	mov	r3, r1
 8007312:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8007314:	4b3a      	ldr	r3, [pc, #232]	; (8007400 <USBD_CDC_DeInit+0xf8>)
 8007316:	781b      	ldrb	r3, [r3, #0]
 8007318:	4619      	mov	r1, r3
 800731a:	6878      	ldr	r0, [r7, #4]
 800731c:	f002 fa37 	bl	800978e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8007320:	4b37      	ldr	r3, [pc, #220]	; (8007400 <USBD_CDC_DeInit+0xf8>)
 8007322:	781b      	ldrb	r3, [r3, #0]
 8007324:	f003 020f 	and.w	r2, r3, #15
 8007328:	6879      	ldr	r1, [r7, #4]
 800732a:	4613      	mov	r3, r2
 800732c:	009b      	lsls	r3, r3, #2
 800732e:	4413      	add	r3, r2
 8007330:	009b      	lsls	r3, r3, #2
 8007332:	440b      	add	r3, r1
 8007334:	3324      	adds	r3, #36	; 0x24
 8007336:	2200      	movs	r2, #0
 8007338:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800733a:	4b32      	ldr	r3, [pc, #200]	; (8007404 <USBD_CDC_DeInit+0xfc>)
 800733c:	781b      	ldrb	r3, [r3, #0]
 800733e:	4619      	mov	r1, r3
 8007340:	6878      	ldr	r0, [r7, #4]
 8007342:	f002 fa24 	bl	800978e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8007346:	4b2f      	ldr	r3, [pc, #188]	; (8007404 <USBD_CDC_DeInit+0xfc>)
 8007348:	781b      	ldrb	r3, [r3, #0]
 800734a:	f003 020f 	and.w	r2, r3, #15
 800734e:	6879      	ldr	r1, [r7, #4]
 8007350:	4613      	mov	r3, r2
 8007352:	009b      	lsls	r3, r3, #2
 8007354:	4413      	add	r3, r2
 8007356:	009b      	lsls	r3, r3, #2
 8007358:	440b      	add	r3, r1
 800735a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800735e:	2200      	movs	r2, #0
 8007360:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8007362:	4b29      	ldr	r3, [pc, #164]	; (8007408 <USBD_CDC_DeInit+0x100>)
 8007364:	781b      	ldrb	r3, [r3, #0]
 8007366:	4619      	mov	r1, r3
 8007368:	6878      	ldr	r0, [r7, #4]
 800736a:	f002 fa10 	bl	800978e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800736e:	4b26      	ldr	r3, [pc, #152]	; (8007408 <USBD_CDC_DeInit+0x100>)
 8007370:	781b      	ldrb	r3, [r3, #0]
 8007372:	f003 020f 	and.w	r2, r3, #15
 8007376:	6879      	ldr	r1, [r7, #4]
 8007378:	4613      	mov	r3, r2
 800737a:	009b      	lsls	r3, r3, #2
 800737c:	4413      	add	r3, r2
 800737e:	009b      	lsls	r3, r3, #2
 8007380:	440b      	add	r3, r1
 8007382:	3324      	adds	r3, #36	; 0x24
 8007384:	2200      	movs	r2, #0
 8007386:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8007388:	4b1f      	ldr	r3, [pc, #124]	; (8007408 <USBD_CDC_DeInit+0x100>)
 800738a:	781b      	ldrb	r3, [r3, #0]
 800738c:	f003 020f 	and.w	r2, r3, #15
 8007390:	6879      	ldr	r1, [r7, #4]
 8007392:	4613      	mov	r3, r2
 8007394:	009b      	lsls	r3, r3, #2
 8007396:	4413      	add	r3, r2
 8007398:	009b      	lsls	r3, r3, #2
 800739a:	440b      	add	r3, r1
 800739c:	3326      	adds	r3, #38	; 0x26
 800739e:	2200      	movs	r2, #0
 80073a0:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	32b0      	adds	r2, #176	; 0xb0
 80073ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d01f      	beq.n	80073f4 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80073ba:	687a      	ldr	r2, [r7, #4]
 80073bc:	33b0      	adds	r3, #176	; 0xb0
 80073be:	009b      	lsls	r3, r3, #2
 80073c0:	4413      	add	r3, r2
 80073c2:	685b      	ldr	r3, [r3, #4]
 80073c4:	685b      	ldr	r3, [r3, #4]
 80073c6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	32b0      	adds	r2, #176	; 0xb0
 80073d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073d6:	4618      	mov	r0, r3
 80073d8:	f002 fae4 	bl	80099a4 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	32b0      	adds	r2, #176	; 0xb0
 80073e6:	2100      	movs	r1, #0
 80073e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2200      	movs	r2, #0
 80073f0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80073f4:	2300      	movs	r3, #0
}
 80073f6:	4618      	mov	r0, r3
 80073f8:	3708      	adds	r7, #8
 80073fa:	46bd      	mov	sp, r7
 80073fc:	bd80      	pop	{r7, pc}
 80073fe:	bf00      	nop
 8007400:	200000cf 	.word	0x200000cf
 8007404:	200000d0 	.word	0x200000d0
 8007408:	200000d1 	.word	0x200000d1

0800740c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b086      	sub	sp, #24
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
 8007414:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	32b0      	adds	r2, #176	; 0xb0
 8007420:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007424:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8007426:	2300      	movs	r3, #0
 8007428:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800742a:	2300      	movs	r3, #0
 800742c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800742e:	2300      	movs	r3, #0
 8007430:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8007432:	693b      	ldr	r3, [r7, #16]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d101      	bne.n	800743c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8007438:	2303      	movs	r3, #3
 800743a:	e0bf      	b.n	80075bc <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800743c:	683b      	ldr	r3, [r7, #0]
 800743e:	781b      	ldrb	r3, [r3, #0]
 8007440:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007444:	2b00      	cmp	r3, #0
 8007446:	d050      	beq.n	80074ea <USBD_CDC_Setup+0xde>
 8007448:	2b20      	cmp	r3, #32
 800744a:	f040 80af 	bne.w	80075ac <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	88db      	ldrh	r3, [r3, #6]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d03a      	beq.n	80074cc <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8007456:	683b      	ldr	r3, [r7, #0]
 8007458:	781b      	ldrb	r3, [r3, #0]
 800745a:	b25b      	sxtb	r3, r3
 800745c:	2b00      	cmp	r3, #0
 800745e:	da1b      	bge.n	8007498 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007466:	687a      	ldr	r2, [r7, #4]
 8007468:	33b0      	adds	r3, #176	; 0xb0
 800746a:	009b      	lsls	r3, r3, #2
 800746c:	4413      	add	r3, r2
 800746e:	685b      	ldr	r3, [r3, #4]
 8007470:	689b      	ldr	r3, [r3, #8]
 8007472:	683a      	ldr	r2, [r7, #0]
 8007474:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8007476:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007478:	683a      	ldr	r2, [r7, #0]
 800747a:	88d2      	ldrh	r2, [r2, #6]
 800747c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	88db      	ldrh	r3, [r3, #6]
 8007482:	2b07      	cmp	r3, #7
 8007484:	bf28      	it	cs
 8007486:	2307      	movcs	r3, #7
 8007488:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800748a:	693b      	ldr	r3, [r7, #16]
 800748c:	89fa      	ldrh	r2, [r7, #14]
 800748e:	4619      	mov	r1, r3
 8007490:	6878      	ldr	r0, [r7, #4]
 8007492:	f001 fd49 	bl	8008f28 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8007496:	e090      	b.n	80075ba <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	785a      	ldrb	r2, [r3, #1]
 800749c:	693b      	ldr	r3, [r7, #16]
 800749e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80074a2:	683b      	ldr	r3, [r7, #0]
 80074a4:	88db      	ldrh	r3, [r3, #6]
 80074a6:	2b3f      	cmp	r3, #63	; 0x3f
 80074a8:	d803      	bhi.n	80074b2 <USBD_CDC_Setup+0xa6>
 80074aa:	683b      	ldr	r3, [r7, #0]
 80074ac:	88db      	ldrh	r3, [r3, #6]
 80074ae:	b2da      	uxtb	r2, r3
 80074b0:	e000      	b.n	80074b4 <USBD_CDC_Setup+0xa8>
 80074b2:	2240      	movs	r2, #64	; 0x40
 80074b4:	693b      	ldr	r3, [r7, #16]
 80074b6:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80074ba:	6939      	ldr	r1, [r7, #16]
 80074bc:	693b      	ldr	r3, [r7, #16]
 80074be:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 80074c2:	461a      	mov	r2, r3
 80074c4:	6878      	ldr	r0, [r7, #4]
 80074c6:	f001 fd5b 	bl	8008f80 <USBD_CtlPrepareRx>
      break;
 80074ca:	e076      	b.n	80075ba <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80074d2:	687a      	ldr	r2, [r7, #4]
 80074d4:	33b0      	adds	r3, #176	; 0xb0
 80074d6:	009b      	lsls	r3, r3, #2
 80074d8:	4413      	add	r3, r2
 80074da:	685b      	ldr	r3, [r3, #4]
 80074dc:	689b      	ldr	r3, [r3, #8]
 80074de:	683a      	ldr	r2, [r7, #0]
 80074e0:	7850      	ldrb	r0, [r2, #1]
 80074e2:	2200      	movs	r2, #0
 80074e4:	6839      	ldr	r1, [r7, #0]
 80074e6:	4798      	blx	r3
      break;
 80074e8:	e067      	b.n	80075ba <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	785b      	ldrb	r3, [r3, #1]
 80074ee:	2b0b      	cmp	r3, #11
 80074f0:	d851      	bhi.n	8007596 <USBD_CDC_Setup+0x18a>
 80074f2:	a201      	add	r2, pc, #4	; (adr r2, 80074f8 <USBD_CDC_Setup+0xec>)
 80074f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074f8:	08007529 	.word	0x08007529
 80074fc:	080075a5 	.word	0x080075a5
 8007500:	08007597 	.word	0x08007597
 8007504:	08007597 	.word	0x08007597
 8007508:	08007597 	.word	0x08007597
 800750c:	08007597 	.word	0x08007597
 8007510:	08007597 	.word	0x08007597
 8007514:	08007597 	.word	0x08007597
 8007518:	08007597 	.word	0x08007597
 800751c:	08007597 	.word	0x08007597
 8007520:	08007553 	.word	0x08007553
 8007524:	0800757d 	.word	0x0800757d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800752e:	b2db      	uxtb	r3, r3
 8007530:	2b03      	cmp	r3, #3
 8007532:	d107      	bne.n	8007544 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007534:	f107 030a 	add.w	r3, r7, #10
 8007538:	2202      	movs	r2, #2
 800753a:	4619      	mov	r1, r3
 800753c:	6878      	ldr	r0, [r7, #4]
 800753e:	f001 fcf3 	bl	8008f28 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007542:	e032      	b.n	80075aa <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007544:	6839      	ldr	r1, [r7, #0]
 8007546:	6878      	ldr	r0, [r7, #4]
 8007548:	f001 fc7d 	bl	8008e46 <USBD_CtlError>
            ret = USBD_FAIL;
 800754c:	2303      	movs	r3, #3
 800754e:	75fb      	strb	r3, [r7, #23]
          break;
 8007550:	e02b      	b.n	80075aa <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007558:	b2db      	uxtb	r3, r3
 800755a:	2b03      	cmp	r3, #3
 800755c:	d107      	bne.n	800756e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800755e:	f107 030d 	add.w	r3, r7, #13
 8007562:	2201      	movs	r2, #1
 8007564:	4619      	mov	r1, r3
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f001 fcde 	bl	8008f28 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800756c:	e01d      	b.n	80075aa <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800756e:	6839      	ldr	r1, [r7, #0]
 8007570:	6878      	ldr	r0, [r7, #4]
 8007572:	f001 fc68 	bl	8008e46 <USBD_CtlError>
            ret = USBD_FAIL;
 8007576:	2303      	movs	r3, #3
 8007578:	75fb      	strb	r3, [r7, #23]
          break;
 800757a:	e016      	b.n	80075aa <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007582:	b2db      	uxtb	r3, r3
 8007584:	2b03      	cmp	r3, #3
 8007586:	d00f      	beq.n	80075a8 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8007588:	6839      	ldr	r1, [r7, #0]
 800758a:	6878      	ldr	r0, [r7, #4]
 800758c:	f001 fc5b 	bl	8008e46 <USBD_CtlError>
            ret = USBD_FAIL;
 8007590:	2303      	movs	r3, #3
 8007592:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007594:	e008      	b.n	80075a8 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007596:	6839      	ldr	r1, [r7, #0]
 8007598:	6878      	ldr	r0, [r7, #4]
 800759a:	f001 fc54 	bl	8008e46 <USBD_CtlError>
          ret = USBD_FAIL;
 800759e:	2303      	movs	r3, #3
 80075a0:	75fb      	strb	r3, [r7, #23]
          break;
 80075a2:	e002      	b.n	80075aa <USBD_CDC_Setup+0x19e>
          break;
 80075a4:	bf00      	nop
 80075a6:	e008      	b.n	80075ba <USBD_CDC_Setup+0x1ae>
          break;
 80075a8:	bf00      	nop
      }
      break;
 80075aa:	e006      	b.n	80075ba <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80075ac:	6839      	ldr	r1, [r7, #0]
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	f001 fc49 	bl	8008e46 <USBD_CtlError>
      ret = USBD_FAIL;
 80075b4:	2303      	movs	r3, #3
 80075b6:	75fb      	strb	r3, [r7, #23]
      break;
 80075b8:	bf00      	nop
  }

  return (uint8_t)ret;
 80075ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80075bc:	4618      	mov	r0, r3
 80075be:	3718      	adds	r7, #24
 80075c0:	46bd      	mov	sp, r7
 80075c2:	bd80      	pop	{r7, pc}

080075c4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b084      	sub	sp, #16
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
 80075cc:	460b      	mov	r3, r1
 80075ce:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80075d6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	32b0      	adds	r2, #176	; 0xb0
 80075e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d101      	bne.n	80075ee <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80075ea:	2303      	movs	r3, #3
 80075ec:	e065      	b.n	80076ba <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	32b0      	adds	r2, #176	; 0xb0
 80075f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075fc:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80075fe:	78fb      	ldrb	r3, [r7, #3]
 8007600:	f003 020f 	and.w	r2, r3, #15
 8007604:	6879      	ldr	r1, [r7, #4]
 8007606:	4613      	mov	r3, r2
 8007608:	009b      	lsls	r3, r3, #2
 800760a:	4413      	add	r3, r2
 800760c:	009b      	lsls	r3, r3, #2
 800760e:	440b      	add	r3, r1
 8007610:	3318      	adds	r3, #24
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d02f      	beq.n	8007678 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007618:	78fb      	ldrb	r3, [r7, #3]
 800761a:	f003 020f 	and.w	r2, r3, #15
 800761e:	6879      	ldr	r1, [r7, #4]
 8007620:	4613      	mov	r3, r2
 8007622:	009b      	lsls	r3, r3, #2
 8007624:	4413      	add	r3, r2
 8007626:	009b      	lsls	r3, r3, #2
 8007628:	440b      	add	r3, r1
 800762a:	3318      	adds	r3, #24
 800762c:	681a      	ldr	r2, [r3, #0]
 800762e:	78fb      	ldrb	r3, [r7, #3]
 8007630:	f003 010f 	and.w	r1, r3, #15
 8007634:	68f8      	ldr	r0, [r7, #12]
 8007636:	460b      	mov	r3, r1
 8007638:	00db      	lsls	r3, r3, #3
 800763a:	440b      	add	r3, r1
 800763c:	009b      	lsls	r3, r3, #2
 800763e:	4403      	add	r3, r0
 8007640:	331c      	adds	r3, #28
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	fbb2 f1f3 	udiv	r1, r2, r3
 8007648:	fb01 f303 	mul.w	r3, r1, r3
 800764c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800764e:	2b00      	cmp	r3, #0
 8007650:	d112      	bne.n	8007678 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8007652:	78fb      	ldrb	r3, [r7, #3]
 8007654:	f003 020f 	and.w	r2, r3, #15
 8007658:	6879      	ldr	r1, [r7, #4]
 800765a:	4613      	mov	r3, r2
 800765c:	009b      	lsls	r3, r3, #2
 800765e:	4413      	add	r3, r2
 8007660:	009b      	lsls	r3, r3, #2
 8007662:	440b      	add	r3, r1
 8007664:	3318      	adds	r3, #24
 8007666:	2200      	movs	r2, #0
 8007668:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800766a:	78f9      	ldrb	r1, [r7, #3]
 800766c:	2300      	movs	r3, #0
 800766e:	2200      	movs	r2, #0
 8007670:	6878      	ldr	r0, [r7, #4]
 8007672:	f002 f934 	bl	80098de <USBD_LL_Transmit>
 8007676:	e01f      	b.n	80076b8 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	2200      	movs	r2, #0
 800767c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007686:	687a      	ldr	r2, [r7, #4]
 8007688:	33b0      	adds	r3, #176	; 0xb0
 800768a:	009b      	lsls	r3, r3, #2
 800768c:	4413      	add	r3, r2
 800768e:	685b      	ldr	r3, [r3, #4]
 8007690:	691b      	ldr	r3, [r3, #16]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d010      	beq.n	80076b8 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800769c:	687a      	ldr	r2, [r7, #4]
 800769e:	33b0      	adds	r3, #176	; 0xb0
 80076a0:	009b      	lsls	r3, r3, #2
 80076a2:	4413      	add	r3, r2
 80076a4:	685b      	ldr	r3, [r3, #4]
 80076a6:	691b      	ldr	r3, [r3, #16]
 80076a8:	68ba      	ldr	r2, [r7, #8]
 80076aa:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80076ae:	68ba      	ldr	r2, [r7, #8]
 80076b0:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80076b4:	78fa      	ldrb	r2, [r7, #3]
 80076b6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80076b8:	2300      	movs	r3, #0
}
 80076ba:	4618      	mov	r0, r3
 80076bc:	3710      	adds	r7, #16
 80076be:	46bd      	mov	sp, r7
 80076c0:	bd80      	pop	{r7, pc}

080076c2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80076c2:	b580      	push	{r7, lr}
 80076c4:	b084      	sub	sp, #16
 80076c6:	af00      	add	r7, sp, #0
 80076c8:	6078      	str	r0, [r7, #4]
 80076ca:	460b      	mov	r3, r1
 80076cc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	32b0      	adds	r2, #176	; 0xb0
 80076d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076dc:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	32b0      	adds	r2, #176	; 0xb0
 80076e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d101      	bne.n	80076f4 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80076f0:	2303      	movs	r3, #3
 80076f2:	e01a      	b.n	800772a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80076f4:	78fb      	ldrb	r3, [r7, #3]
 80076f6:	4619      	mov	r1, r3
 80076f8:	6878      	ldr	r0, [r7, #4]
 80076fa:	f002 f932 	bl	8009962 <USBD_LL_GetRxDataSize>
 80076fe:	4602      	mov	r2, r0
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800770c:	687a      	ldr	r2, [r7, #4]
 800770e:	33b0      	adds	r3, #176	; 0xb0
 8007710:	009b      	lsls	r3, r3, #2
 8007712:	4413      	add	r3, r2
 8007714:	685b      	ldr	r3, [r3, #4]
 8007716:	68db      	ldr	r3, [r3, #12]
 8007718:	68fa      	ldr	r2, [r7, #12]
 800771a:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800771e:	68fa      	ldr	r2, [r7, #12]
 8007720:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8007724:	4611      	mov	r1, r2
 8007726:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007728:	2300      	movs	r3, #0
}
 800772a:	4618      	mov	r0, r3
 800772c:	3710      	adds	r7, #16
 800772e:	46bd      	mov	sp, r7
 8007730:	bd80      	pop	{r7, pc}

08007732 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007732:	b580      	push	{r7, lr}
 8007734:	b084      	sub	sp, #16
 8007736:	af00      	add	r7, sp, #0
 8007738:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	32b0      	adds	r2, #176	; 0xb0
 8007744:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007748:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	2b00      	cmp	r3, #0
 800774e:	d101      	bne.n	8007754 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007750:	2303      	movs	r3, #3
 8007752:	e025      	b.n	80077a0 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800775a:	687a      	ldr	r2, [r7, #4]
 800775c:	33b0      	adds	r3, #176	; 0xb0
 800775e:	009b      	lsls	r3, r3, #2
 8007760:	4413      	add	r3, r2
 8007762:	685b      	ldr	r3, [r3, #4]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d01a      	beq.n	800779e <USBD_CDC_EP0_RxReady+0x6c>
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800776e:	2bff      	cmp	r3, #255	; 0xff
 8007770:	d015      	beq.n	800779e <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007778:	687a      	ldr	r2, [r7, #4]
 800777a:	33b0      	adds	r3, #176	; 0xb0
 800777c:	009b      	lsls	r3, r3, #2
 800777e:	4413      	add	r3, r2
 8007780:	685b      	ldr	r3, [r3, #4]
 8007782:	689b      	ldr	r3, [r3, #8]
 8007784:	68fa      	ldr	r2, [r7, #12]
 8007786:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 800778a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800778c:	68fa      	ldr	r2, [r7, #12]
 800778e:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007792:	b292      	uxth	r2, r2
 8007794:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	22ff      	movs	r2, #255	; 0xff
 800779a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800779e:	2300      	movs	r3, #0
}
 80077a0:	4618      	mov	r0, r3
 80077a2:	3710      	adds	r7, #16
 80077a4:	46bd      	mov	sp, r7
 80077a6:	bd80      	pop	{r7, pc}

080077a8 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b086      	sub	sp, #24
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80077b0:	2182      	movs	r1, #130	; 0x82
 80077b2:	4818      	ldr	r0, [pc, #96]	; (8007814 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80077b4:	f000 fd0f 	bl	80081d6 <USBD_GetEpDesc>
 80077b8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80077ba:	2101      	movs	r1, #1
 80077bc:	4815      	ldr	r0, [pc, #84]	; (8007814 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80077be:	f000 fd0a 	bl	80081d6 <USBD_GetEpDesc>
 80077c2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80077c4:	2181      	movs	r1, #129	; 0x81
 80077c6:	4813      	ldr	r0, [pc, #76]	; (8007814 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80077c8:	f000 fd05 	bl	80081d6 <USBD_GetEpDesc>
 80077cc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80077ce:	697b      	ldr	r3, [r7, #20]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d002      	beq.n	80077da <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80077d4:	697b      	ldr	r3, [r7, #20]
 80077d6:	2210      	movs	r2, #16
 80077d8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80077da:	693b      	ldr	r3, [r7, #16]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d006      	beq.n	80077ee <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80077e0:	693b      	ldr	r3, [r7, #16]
 80077e2:	2200      	movs	r2, #0
 80077e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80077e8:	711a      	strb	r2, [r3, #4]
 80077ea:	2200      	movs	r2, #0
 80077ec:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d006      	beq.n	8007802 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	2200      	movs	r2, #0
 80077f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80077fc:	711a      	strb	r2, [r3, #4]
 80077fe:	2200      	movs	r2, #0
 8007800:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	2243      	movs	r2, #67	; 0x43
 8007806:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007808:	4b02      	ldr	r3, [pc, #8]	; (8007814 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800780a:	4618      	mov	r0, r3
 800780c:	3718      	adds	r7, #24
 800780e:	46bd      	mov	sp, r7
 8007810:	bd80      	pop	{r7, pc}
 8007812:	bf00      	nop
 8007814:	2000008c 	.word	0x2000008c

08007818 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007818:	b580      	push	{r7, lr}
 800781a:	b086      	sub	sp, #24
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007820:	2182      	movs	r1, #130	; 0x82
 8007822:	4818      	ldr	r0, [pc, #96]	; (8007884 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007824:	f000 fcd7 	bl	80081d6 <USBD_GetEpDesc>
 8007828:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800782a:	2101      	movs	r1, #1
 800782c:	4815      	ldr	r0, [pc, #84]	; (8007884 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800782e:	f000 fcd2 	bl	80081d6 <USBD_GetEpDesc>
 8007832:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007834:	2181      	movs	r1, #129	; 0x81
 8007836:	4813      	ldr	r0, [pc, #76]	; (8007884 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007838:	f000 fccd 	bl	80081d6 <USBD_GetEpDesc>
 800783c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d002      	beq.n	800784a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007844:	697b      	ldr	r3, [r7, #20]
 8007846:	2210      	movs	r2, #16
 8007848:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800784a:	693b      	ldr	r3, [r7, #16]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d006      	beq.n	800785e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007850:	693b      	ldr	r3, [r7, #16]
 8007852:	2200      	movs	r2, #0
 8007854:	711a      	strb	r2, [r3, #4]
 8007856:	2200      	movs	r2, #0
 8007858:	f042 0202 	orr.w	r2, r2, #2
 800785c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d006      	beq.n	8007872 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	2200      	movs	r2, #0
 8007868:	711a      	strb	r2, [r3, #4]
 800786a:	2200      	movs	r2, #0
 800786c:	f042 0202 	orr.w	r2, r2, #2
 8007870:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2243      	movs	r2, #67	; 0x43
 8007876:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007878:	4b02      	ldr	r3, [pc, #8]	; (8007884 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800787a:	4618      	mov	r0, r3
 800787c:	3718      	adds	r7, #24
 800787e:	46bd      	mov	sp, r7
 8007880:	bd80      	pop	{r7, pc}
 8007882:	bf00      	nop
 8007884:	2000008c 	.word	0x2000008c

08007888 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007888:	b580      	push	{r7, lr}
 800788a:	b086      	sub	sp, #24
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007890:	2182      	movs	r1, #130	; 0x82
 8007892:	4818      	ldr	r0, [pc, #96]	; (80078f4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007894:	f000 fc9f 	bl	80081d6 <USBD_GetEpDesc>
 8007898:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800789a:	2101      	movs	r1, #1
 800789c:	4815      	ldr	r0, [pc, #84]	; (80078f4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800789e:	f000 fc9a 	bl	80081d6 <USBD_GetEpDesc>
 80078a2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80078a4:	2181      	movs	r1, #129	; 0x81
 80078a6:	4813      	ldr	r0, [pc, #76]	; (80078f4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80078a8:	f000 fc95 	bl	80081d6 <USBD_GetEpDesc>
 80078ac:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80078ae:	697b      	ldr	r3, [r7, #20]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d002      	beq.n	80078ba <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80078b4:	697b      	ldr	r3, [r7, #20]
 80078b6:	2210      	movs	r2, #16
 80078b8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80078ba:	693b      	ldr	r3, [r7, #16]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d006      	beq.n	80078ce <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80078c0:	693b      	ldr	r3, [r7, #16]
 80078c2:	2200      	movs	r2, #0
 80078c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80078c8:	711a      	strb	r2, [r3, #4]
 80078ca:	2200      	movs	r2, #0
 80078cc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d006      	beq.n	80078e2 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	2200      	movs	r2, #0
 80078d8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80078dc:	711a      	strb	r2, [r3, #4]
 80078de:	2200      	movs	r2, #0
 80078e0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2243      	movs	r2, #67	; 0x43
 80078e6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80078e8:	4b02      	ldr	r3, [pc, #8]	; (80078f4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80078ea:	4618      	mov	r0, r3
 80078ec:	3718      	adds	r7, #24
 80078ee:	46bd      	mov	sp, r7
 80078f0:	bd80      	pop	{r7, pc}
 80078f2:	bf00      	nop
 80078f4:	2000008c 	.word	0x2000008c

080078f8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80078f8:	b480      	push	{r7}
 80078fa:	b083      	sub	sp, #12
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	220a      	movs	r2, #10
 8007904:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007906:	4b03      	ldr	r3, [pc, #12]	; (8007914 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007908:	4618      	mov	r0, r3
 800790a:	370c      	adds	r7, #12
 800790c:	46bd      	mov	sp, r7
 800790e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007912:	4770      	bx	lr
 8007914:	20000048 	.word	0x20000048

08007918 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007918:	b480      	push	{r7}
 800791a:	b083      	sub	sp, #12
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
 8007920:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d101      	bne.n	800792c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007928:	2303      	movs	r3, #3
 800792a:	e009      	b.n	8007940 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007932:	687a      	ldr	r2, [r7, #4]
 8007934:	33b0      	adds	r3, #176	; 0xb0
 8007936:	009b      	lsls	r3, r3, #2
 8007938:	4413      	add	r3, r2
 800793a:	683a      	ldr	r2, [r7, #0]
 800793c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800793e:	2300      	movs	r3, #0
}
 8007940:	4618      	mov	r0, r3
 8007942:	370c      	adds	r7, #12
 8007944:	46bd      	mov	sp, r7
 8007946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794a:	4770      	bx	lr

0800794c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800794c:	b480      	push	{r7}
 800794e:	b087      	sub	sp, #28
 8007950:	af00      	add	r7, sp, #0
 8007952:	60f8      	str	r0, [r7, #12]
 8007954:	60b9      	str	r1, [r7, #8]
 8007956:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	32b0      	adds	r2, #176	; 0xb0
 8007962:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007966:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007968:	697b      	ldr	r3, [r7, #20]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d101      	bne.n	8007972 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800796e:	2303      	movs	r3, #3
 8007970:	e008      	b.n	8007984 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8007972:	697b      	ldr	r3, [r7, #20]
 8007974:	68ba      	ldr	r2, [r7, #8]
 8007976:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800797a:	697b      	ldr	r3, [r7, #20]
 800797c:	687a      	ldr	r2, [r7, #4]
 800797e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8007982:	2300      	movs	r3, #0
}
 8007984:	4618      	mov	r0, r3
 8007986:	371c      	adds	r7, #28
 8007988:	46bd      	mov	sp, r7
 800798a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798e:	4770      	bx	lr

08007990 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007990:	b480      	push	{r7}
 8007992:	b085      	sub	sp, #20
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
 8007998:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	32b0      	adds	r2, #176	; 0xb0
 80079a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079a8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d101      	bne.n	80079b4 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80079b0:	2303      	movs	r3, #3
 80079b2:	e004      	b.n	80079be <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	683a      	ldr	r2, [r7, #0]
 80079b8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 80079bc:	2300      	movs	r3, #0
}
 80079be:	4618      	mov	r0, r3
 80079c0:	3714      	adds	r7, #20
 80079c2:	46bd      	mov	sp, r7
 80079c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c8:	4770      	bx	lr
	...

080079cc <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b084      	sub	sp, #16
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	32b0      	adds	r2, #176	; 0xb0
 80079de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079e2:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	32b0      	adds	r2, #176	; 0xb0
 80079ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d101      	bne.n	80079fa <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80079f6:	2303      	movs	r3, #3
 80079f8:	e018      	b.n	8007a2c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	7c1b      	ldrb	r3, [r3, #16]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d10a      	bne.n	8007a18 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007a02:	4b0c      	ldr	r3, [pc, #48]	; (8007a34 <USBD_CDC_ReceivePacket+0x68>)
 8007a04:	7819      	ldrb	r1, [r3, #0]
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007a0c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007a10:	6878      	ldr	r0, [r7, #4]
 8007a12:	f001 ff85 	bl	8009920 <USBD_LL_PrepareReceive>
 8007a16:	e008      	b.n	8007a2a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007a18:	4b06      	ldr	r3, [pc, #24]	; (8007a34 <USBD_CDC_ReceivePacket+0x68>)
 8007a1a:	7819      	ldrb	r1, [r3, #0]
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007a22:	2340      	movs	r3, #64	; 0x40
 8007a24:	6878      	ldr	r0, [r7, #4]
 8007a26:	f001 ff7b 	bl	8009920 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007a2a:	2300      	movs	r3, #0
}
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	3710      	adds	r7, #16
 8007a30:	46bd      	mov	sp, r7
 8007a32:	bd80      	pop	{r7, pc}
 8007a34:	200000d0 	.word	0x200000d0

08007a38 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b086      	sub	sp, #24
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	60f8      	str	r0, [r7, #12]
 8007a40:	60b9      	str	r1, [r7, #8]
 8007a42:	4613      	mov	r3, r2
 8007a44:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d101      	bne.n	8007a50 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007a4c:	2303      	movs	r3, #3
 8007a4e:	e01f      	b.n	8007a90 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	2200      	movs	r2, #0
 8007a54:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	2200      	movs	r2, #0
 8007a64:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007a68:	68bb      	ldr	r3, [r7, #8]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d003      	beq.n	8007a76 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	68ba      	ldr	r2, [r7, #8]
 8007a72:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	2201      	movs	r2, #1
 8007a7a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	79fa      	ldrb	r2, [r7, #7]
 8007a82:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007a84:	68f8      	ldr	r0, [r7, #12]
 8007a86:	f001 fdf5 	bl	8009674 <USBD_LL_Init>
 8007a8a:	4603      	mov	r3, r0
 8007a8c:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007a8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a90:	4618      	mov	r0, r3
 8007a92:	3718      	adds	r7, #24
 8007a94:	46bd      	mov	sp, r7
 8007a96:	bd80      	pop	{r7, pc}

08007a98 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007a98:	b580      	push	{r7, lr}
 8007a9a:	b084      	sub	sp, #16
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
 8007aa0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d101      	bne.n	8007ab0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007aac:	2303      	movs	r3, #3
 8007aae:	e025      	b.n	8007afc <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	683a      	ldr	r2, [r7, #0]
 8007ab4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	32ae      	adds	r2, #174	; 0xae
 8007ac2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ac6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d00f      	beq.n	8007aec <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	32ae      	adds	r2, #174	; 0xae
 8007ad6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ada:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007adc:	f107 020e 	add.w	r2, r7, #14
 8007ae0:	4610      	mov	r0, r2
 8007ae2:	4798      	blx	r3
 8007ae4:	4602      	mov	r2, r0
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8007af2:	1c5a      	adds	r2, r3, #1
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8007afa:	2300      	movs	r3, #0
}
 8007afc:	4618      	mov	r0, r3
 8007afe:	3710      	adds	r7, #16
 8007b00:	46bd      	mov	sp, r7
 8007b02:	bd80      	pop	{r7, pc}

08007b04 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007b04:	b580      	push	{r7, lr}
 8007b06:	b082      	sub	sp, #8
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007b0c:	6878      	ldr	r0, [r7, #4]
 8007b0e:	f001 fdfd 	bl	800970c <USBD_LL_Start>
 8007b12:	4603      	mov	r3, r0
}
 8007b14:	4618      	mov	r0, r3
 8007b16:	3708      	adds	r7, #8
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	bd80      	pop	{r7, pc}

08007b1c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007b1c:	b480      	push	{r7}
 8007b1e:	b083      	sub	sp, #12
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007b24:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8007b26:	4618      	mov	r0, r3
 8007b28:	370c      	adds	r7, #12
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b30:	4770      	bx	lr

08007b32 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007b32:	b580      	push	{r7, lr}
 8007b34:	b084      	sub	sp, #16
 8007b36:	af00      	add	r7, sp, #0
 8007b38:	6078      	str	r0, [r7, #4]
 8007b3a:	460b      	mov	r3, r1
 8007b3c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007b3e:	2300      	movs	r3, #0
 8007b40:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d009      	beq.n	8007b60 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	78fa      	ldrb	r2, [r7, #3]
 8007b56:	4611      	mov	r1, r2
 8007b58:	6878      	ldr	r0, [r7, #4]
 8007b5a:	4798      	blx	r3
 8007b5c:	4603      	mov	r3, r0
 8007b5e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007b60:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b62:	4618      	mov	r0, r3
 8007b64:	3710      	adds	r7, #16
 8007b66:	46bd      	mov	sp, r7
 8007b68:	bd80      	pop	{r7, pc}

08007b6a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007b6a:	b580      	push	{r7, lr}
 8007b6c:	b084      	sub	sp, #16
 8007b6e:	af00      	add	r7, sp, #0
 8007b70:	6078      	str	r0, [r7, #4]
 8007b72:	460b      	mov	r3, r1
 8007b74:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007b76:	2300      	movs	r3, #0
 8007b78:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b80:	685b      	ldr	r3, [r3, #4]
 8007b82:	78fa      	ldrb	r2, [r7, #3]
 8007b84:	4611      	mov	r1, r2
 8007b86:	6878      	ldr	r0, [r7, #4]
 8007b88:	4798      	blx	r3
 8007b8a:	4603      	mov	r3, r0
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d001      	beq.n	8007b94 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8007b90:	2303      	movs	r3, #3
 8007b92:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007b94:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b96:	4618      	mov	r0, r3
 8007b98:	3710      	adds	r7, #16
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	bd80      	pop	{r7, pc}

08007b9e <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007b9e:	b580      	push	{r7, lr}
 8007ba0:	b084      	sub	sp, #16
 8007ba2:	af00      	add	r7, sp, #0
 8007ba4:	6078      	str	r0, [r7, #4]
 8007ba6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007bae:	6839      	ldr	r1, [r7, #0]
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	f001 f90e 	bl	8008dd2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2201      	movs	r2, #1
 8007bba:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8007bc4:	461a      	mov	r2, r3
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8007bd2:	f003 031f 	and.w	r3, r3, #31
 8007bd6:	2b02      	cmp	r3, #2
 8007bd8:	d01a      	beq.n	8007c10 <USBD_LL_SetupStage+0x72>
 8007bda:	2b02      	cmp	r3, #2
 8007bdc:	d822      	bhi.n	8007c24 <USBD_LL_SetupStage+0x86>
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d002      	beq.n	8007be8 <USBD_LL_SetupStage+0x4a>
 8007be2:	2b01      	cmp	r3, #1
 8007be4:	d00a      	beq.n	8007bfc <USBD_LL_SetupStage+0x5e>
 8007be6:	e01d      	b.n	8007c24 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007bee:	4619      	mov	r1, r3
 8007bf0:	6878      	ldr	r0, [r7, #4]
 8007bf2:	f000 fb65 	bl	80082c0 <USBD_StdDevReq>
 8007bf6:	4603      	mov	r3, r0
 8007bf8:	73fb      	strb	r3, [r7, #15]
      break;
 8007bfa:	e020      	b.n	8007c3e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007c02:	4619      	mov	r1, r3
 8007c04:	6878      	ldr	r0, [r7, #4]
 8007c06:	f000 fbcd 	bl	80083a4 <USBD_StdItfReq>
 8007c0a:	4603      	mov	r3, r0
 8007c0c:	73fb      	strb	r3, [r7, #15]
      break;
 8007c0e:	e016      	b.n	8007c3e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007c16:	4619      	mov	r1, r3
 8007c18:	6878      	ldr	r0, [r7, #4]
 8007c1a:	f000 fc2f 	bl	800847c <USBD_StdEPReq>
 8007c1e:	4603      	mov	r3, r0
 8007c20:	73fb      	strb	r3, [r7, #15]
      break;
 8007c22:	e00c      	b.n	8007c3e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8007c2a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007c2e:	b2db      	uxtb	r3, r3
 8007c30:	4619      	mov	r1, r3
 8007c32:	6878      	ldr	r0, [r7, #4]
 8007c34:	f001 fdca 	bl	80097cc <USBD_LL_StallEP>
 8007c38:	4603      	mov	r3, r0
 8007c3a:	73fb      	strb	r3, [r7, #15]
      break;
 8007c3c:	bf00      	nop
  }

  return ret;
 8007c3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c40:	4618      	mov	r0, r3
 8007c42:	3710      	adds	r7, #16
 8007c44:	46bd      	mov	sp, r7
 8007c46:	bd80      	pop	{r7, pc}

08007c48 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b086      	sub	sp, #24
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	60f8      	str	r0, [r7, #12]
 8007c50:	460b      	mov	r3, r1
 8007c52:	607a      	str	r2, [r7, #4]
 8007c54:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8007c56:	2300      	movs	r3, #0
 8007c58:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8007c5a:	7afb      	ldrb	r3, [r7, #11]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d16e      	bne.n	8007d3e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8007c66:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007c6e:	2b03      	cmp	r3, #3
 8007c70:	f040 8098 	bne.w	8007da4 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8007c74:	693b      	ldr	r3, [r7, #16]
 8007c76:	689a      	ldr	r2, [r3, #8]
 8007c78:	693b      	ldr	r3, [r7, #16]
 8007c7a:	68db      	ldr	r3, [r3, #12]
 8007c7c:	429a      	cmp	r2, r3
 8007c7e:	d913      	bls.n	8007ca8 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8007c80:	693b      	ldr	r3, [r7, #16]
 8007c82:	689a      	ldr	r2, [r3, #8]
 8007c84:	693b      	ldr	r3, [r7, #16]
 8007c86:	68db      	ldr	r3, [r3, #12]
 8007c88:	1ad2      	subs	r2, r2, r3
 8007c8a:	693b      	ldr	r3, [r7, #16]
 8007c8c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8007c8e:	693b      	ldr	r3, [r7, #16]
 8007c90:	68da      	ldr	r2, [r3, #12]
 8007c92:	693b      	ldr	r3, [r7, #16]
 8007c94:	689b      	ldr	r3, [r3, #8]
 8007c96:	4293      	cmp	r3, r2
 8007c98:	bf28      	it	cs
 8007c9a:	4613      	movcs	r3, r2
 8007c9c:	461a      	mov	r2, r3
 8007c9e:	6879      	ldr	r1, [r7, #4]
 8007ca0:	68f8      	ldr	r0, [r7, #12]
 8007ca2:	f001 f98a 	bl	8008fba <USBD_CtlContinueRx>
 8007ca6:	e07d      	b.n	8007da4 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8007cae:	f003 031f 	and.w	r3, r3, #31
 8007cb2:	2b02      	cmp	r3, #2
 8007cb4:	d014      	beq.n	8007ce0 <USBD_LL_DataOutStage+0x98>
 8007cb6:	2b02      	cmp	r3, #2
 8007cb8:	d81d      	bhi.n	8007cf6 <USBD_LL_DataOutStage+0xae>
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d002      	beq.n	8007cc4 <USBD_LL_DataOutStage+0x7c>
 8007cbe:	2b01      	cmp	r3, #1
 8007cc0:	d003      	beq.n	8007cca <USBD_LL_DataOutStage+0x82>
 8007cc2:	e018      	b.n	8007cf6 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	75bb      	strb	r3, [r7, #22]
            break;
 8007cc8:	e018      	b.n	8007cfc <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8007cd0:	b2db      	uxtb	r3, r3
 8007cd2:	4619      	mov	r1, r3
 8007cd4:	68f8      	ldr	r0, [r7, #12]
 8007cd6:	f000 fa64 	bl	80081a2 <USBD_CoreFindIF>
 8007cda:	4603      	mov	r3, r0
 8007cdc:	75bb      	strb	r3, [r7, #22]
            break;
 8007cde:	e00d      	b.n	8007cfc <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8007ce6:	b2db      	uxtb	r3, r3
 8007ce8:	4619      	mov	r1, r3
 8007cea:	68f8      	ldr	r0, [r7, #12]
 8007cec:	f000 fa66 	bl	80081bc <USBD_CoreFindEP>
 8007cf0:	4603      	mov	r3, r0
 8007cf2:	75bb      	strb	r3, [r7, #22]
            break;
 8007cf4:	e002      	b.n	8007cfc <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	75bb      	strb	r3, [r7, #22]
            break;
 8007cfa:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007cfc:	7dbb      	ldrb	r3, [r7, #22]
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d119      	bne.n	8007d36 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007d08:	b2db      	uxtb	r3, r3
 8007d0a:	2b03      	cmp	r3, #3
 8007d0c:	d113      	bne.n	8007d36 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007d0e:	7dba      	ldrb	r2, [r7, #22]
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	32ae      	adds	r2, #174	; 0xae
 8007d14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d18:	691b      	ldr	r3, [r3, #16]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d00b      	beq.n	8007d36 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8007d1e:	7dba      	ldrb	r2, [r7, #22]
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007d26:	7dba      	ldrb	r2, [r7, #22]
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	32ae      	adds	r2, #174	; 0xae
 8007d2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d30:	691b      	ldr	r3, [r3, #16]
 8007d32:	68f8      	ldr	r0, [r7, #12]
 8007d34:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007d36:	68f8      	ldr	r0, [r7, #12]
 8007d38:	f001 f950 	bl	8008fdc <USBD_CtlSendStatus>
 8007d3c:	e032      	b.n	8007da4 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8007d3e:	7afb      	ldrb	r3, [r7, #11]
 8007d40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007d44:	b2db      	uxtb	r3, r3
 8007d46:	4619      	mov	r1, r3
 8007d48:	68f8      	ldr	r0, [r7, #12]
 8007d4a:	f000 fa37 	bl	80081bc <USBD_CoreFindEP>
 8007d4e:	4603      	mov	r3, r0
 8007d50:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007d52:	7dbb      	ldrb	r3, [r7, #22]
 8007d54:	2bff      	cmp	r3, #255	; 0xff
 8007d56:	d025      	beq.n	8007da4 <USBD_LL_DataOutStage+0x15c>
 8007d58:	7dbb      	ldrb	r3, [r7, #22]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d122      	bne.n	8007da4 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007d64:	b2db      	uxtb	r3, r3
 8007d66:	2b03      	cmp	r3, #3
 8007d68:	d117      	bne.n	8007d9a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8007d6a:	7dba      	ldrb	r2, [r7, #22]
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	32ae      	adds	r2, #174	; 0xae
 8007d70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d74:	699b      	ldr	r3, [r3, #24]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d00f      	beq.n	8007d9a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8007d7a:	7dba      	ldrb	r2, [r7, #22]
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8007d82:	7dba      	ldrb	r2, [r7, #22]
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	32ae      	adds	r2, #174	; 0xae
 8007d88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d8c:	699b      	ldr	r3, [r3, #24]
 8007d8e:	7afa      	ldrb	r2, [r7, #11]
 8007d90:	4611      	mov	r1, r2
 8007d92:	68f8      	ldr	r0, [r7, #12]
 8007d94:	4798      	blx	r3
 8007d96:	4603      	mov	r3, r0
 8007d98:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007d9a:	7dfb      	ldrb	r3, [r7, #23]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d001      	beq.n	8007da4 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8007da0:	7dfb      	ldrb	r3, [r7, #23]
 8007da2:	e000      	b.n	8007da6 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8007da4:	2300      	movs	r3, #0
}
 8007da6:	4618      	mov	r0, r3
 8007da8:	3718      	adds	r7, #24
 8007daa:	46bd      	mov	sp, r7
 8007dac:	bd80      	pop	{r7, pc}

08007dae <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007dae:	b580      	push	{r7, lr}
 8007db0:	b086      	sub	sp, #24
 8007db2:	af00      	add	r7, sp, #0
 8007db4:	60f8      	str	r0, [r7, #12]
 8007db6:	460b      	mov	r3, r1
 8007db8:	607a      	str	r2, [r7, #4]
 8007dba:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8007dbc:	7afb      	ldrb	r3, [r7, #11]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d16f      	bne.n	8007ea2 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	3314      	adds	r3, #20
 8007dc6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007dce:	2b02      	cmp	r3, #2
 8007dd0:	d15a      	bne.n	8007e88 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8007dd2:	693b      	ldr	r3, [r7, #16]
 8007dd4:	689a      	ldr	r2, [r3, #8]
 8007dd6:	693b      	ldr	r3, [r7, #16]
 8007dd8:	68db      	ldr	r3, [r3, #12]
 8007dda:	429a      	cmp	r2, r3
 8007ddc:	d914      	bls.n	8007e08 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8007dde:	693b      	ldr	r3, [r7, #16]
 8007de0:	689a      	ldr	r2, [r3, #8]
 8007de2:	693b      	ldr	r3, [r7, #16]
 8007de4:	68db      	ldr	r3, [r3, #12]
 8007de6:	1ad2      	subs	r2, r2, r3
 8007de8:	693b      	ldr	r3, [r7, #16]
 8007dea:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8007dec:	693b      	ldr	r3, [r7, #16]
 8007dee:	689b      	ldr	r3, [r3, #8]
 8007df0:	461a      	mov	r2, r3
 8007df2:	6879      	ldr	r1, [r7, #4]
 8007df4:	68f8      	ldr	r0, [r7, #12]
 8007df6:	f001 f8b2 	bl	8008f5e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	2100      	movs	r1, #0
 8007e00:	68f8      	ldr	r0, [r7, #12]
 8007e02:	f001 fd8d 	bl	8009920 <USBD_LL_PrepareReceive>
 8007e06:	e03f      	b.n	8007e88 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007e08:	693b      	ldr	r3, [r7, #16]
 8007e0a:	68da      	ldr	r2, [r3, #12]
 8007e0c:	693b      	ldr	r3, [r7, #16]
 8007e0e:	689b      	ldr	r3, [r3, #8]
 8007e10:	429a      	cmp	r2, r3
 8007e12:	d11c      	bne.n	8007e4e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8007e14:	693b      	ldr	r3, [r7, #16]
 8007e16:	685a      	ldr	r2, [r3, #4]
 8007e18:	693b      	ldr	r3, [r7, #16]
 8007e1a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007e1c:	429a      	cmp	r2, r3
 8007e1e:	d316      	bcc.n	8007e4e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8007e20:	693b      	ldr	r3, [r7, #16]
 8007e22:	685a      	ldr	r2, [r3, #4]
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007e2a:	429a      	cmp	r2, r3
 8007e2c:	d20f      	bcs.n	8007e4e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007e2e:	2200      	movs	r2, #0
 8007e30:	2100      	movs	r1, #0
 8007e32:	68f8      	ldr	r0, [r7, #12]
 8007e34:	f001 f893 	bl	8008f5e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007e40:	2300      	movs	r3, #0
 8007e42:	2200      	movs	r2, #0
 8007e44:	2100      	movs	r1, #0
 8007e46:	68f8      	ldr	r0, [r7, #12]
 8007e48:	f001 fd6a 	bl	8009920 <USBD_LL_PrepareReceive>
 8007e4c:	e01c      	b.n	8007e88 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007e54:	b2db      	uxtb	r3, r3
 8007e56:	2b03      	cmp	r3, #3
 8007e58:	d10f      	bne.n	8007e7a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e60:	68db      	ldr	r3, [r3, #12]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d009      	beq.n	8007e7a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	2200      	movs	r2, #0
 8007e6a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e74:	68db      	ldr	r3, [r3, #12]
 8007e76:	68f8      	ldr	r0, [r7, #12]
 8007e78:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007e7a:	2180      	movs	r1, #128	; 0x80
 8007e7c:	68f8      	ldr	r0, [r7, #12]
 8007e7e:	f001 fca5 	bl	80097cc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007e82:	68f8      	ldr	r0, [r7, #12]
 8007e84:	f001 f8bd 	bl	8009002 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d03a      	beq.n	8007f08 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8007e92:	68f8      	ldr	r0, [r7, #12]
 8007e94:	f7ff fe42 	bl	8007b1c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8007ea0:	e032      	b.n	8007f08 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8007ea2:	7afb      	ldrb	r3, [r7, #11]
 8007ea4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007ea8:	b2db      	uxtb	r3, r3
 8007eaa:	4619      	mov	r1, r3
 8007eac:	68f8      	ldr	r0, [r7, #12]
 8007eae:	f000 f985 	bl	80081bc <USBD_CoreFindEP>
 8007eb2:	4603      	mov	r3, r0
 8007eb4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007eb6:	7dfb      	ldrb	r3, [r7, #23]
 8007eb8:	2bff      	cmp	r3, #255	; 0xff
 8007eba:	d025      	beq.n	8007f08 <USBD_LL_DataInStage+0x15a>
 8007ebc:	7dfb      	ldrb	r3, [r7, #23]
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d122      	bne.n	8007f08 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007ec8:	b2db      	uxtb	r3, r3
 8007eca:	2b03      	cmp	r3, #3
 8007ecc:	d11c      	bne.n	8007f08 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8007ece:	7dfa      	ldrb	r2, [r7, #23]
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	32ae      	adds	r2, #174	; 0xae
 8007ed4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ed8:	695b      	ldr	r3, [r3, #20]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d014      	beq.n	8007f08 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8007ede:	7dfa      	ldrb	r2, [r7, #23]
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007ee6:	7dfa      	ldrb	r2, [r7, #23]
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	32ae      	adds	r2, #174	; 0xae
 8007eec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ef0:	695b      	ldr	r3, [r3, #20]
 8007ef2:	7afa      	ldrb	r2, [r7, #11]
 8007ef4:	4611      	mov	r1, r2
 8007ef6:	68f8      	ldr	r0, [r7, #12]
 8007ef8:	4798      	blx	r3
 8007efa:	4603      	mov	r3, r0
 8007efc:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8007efe:	7dbb      	ldrb	r3, [r7, #22]
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d001      	beq.n	8007f08 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8007f04:	7dbb      	ldrb	r3, [r7, #22]
 8007f06:	e000      	b.n	8007f0a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8007f08:	2300      	movs	r3, #0
}
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	3718      	adds	r7, #24
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	bd80      	pop	{r7, pc}

08007f12 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007f12:	b580      	push	{r7, lr}
 8007f14:	b084      	sub	sp, #16
 8007f16:	af00      	add	r7, sp, #0
 8007f18:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	2201      	movs	r2, #1
 8007f22:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2200      	movs	r2, #0
 8007f2a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2200      	movs	r2, #0
 8007f32:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2200      	movs	r2, #0
 8007f38:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2200      	movs	r2, #0
 8007f40:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d014      	beq.n	8007f78 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007f54:	685b      	ldr	r3, [r3, #4]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d00e      	beq.n	8007f78 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007f60:	685b      	ldr	r3, [r3, #4]
 8007f62:	687a      	ldr	r2, [r7, #4]
 8007f64:	6852      	ldr	r2, [r2, #4]
 8007f66:	b2d2      	uxtb	r2, r2
 8007f68:	4611      	mov	r1, r2
 8007f6a:	6878      	ldr	r0, [r7, #4]
 8007f6c:	4798      	blx	r3
 8007f6e:	4603      	mov	r3, r0
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d001      	beq.n	8007f78 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007f74:	2303      	movs	r3, #3
 8007f76:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007f78:	2340      	movs	r3, #64	; 0x40
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	2100      	movs	r1, #0
 8007f7e:	6878      	ldr	r0, [r7, #4]
 8007f80:	f001 fbdf 	bl	8009742 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	2201      	movs	r2, #1
 8007f88:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2240      	movs	r2, #64	; 0x40
 8007f90:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007f94:	2340      	movs	r3, #64	; 0x40
 8007f96:	2200      	movs	r2, #0
 8007f98:	2180      	movs	r1, #128	; 0x80
 8007f9a:	6878      	ldr	r0, [r7, #4]
 8007f9c:	f001 fbd1 	bl	8009742 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	2201      	movs	r2, #1
 8007fa4:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	2240      	movs	r2, #64	; 0x40
 8007faa:	621a      	str	r2, [r3, #32]

  return ret;
 8007fac:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fae:	4618      	mov	r0, r3
 8007fb0:	3710      	adds	r7, #16
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	bd80      	pop	{r7, pc}

08007fb6 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007fb6:	b480      	push	{r7}
 8007fb8:	b083      	sub	sp, #12
 8007fba:	af00      	add	r7, sp, #0
 8007fbc:	6078      	str	r0, [r7, #4]
 8007fbe:	460b      	mov	r3, r1
 8007fc0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	78fa      	ldrb	r2, [r7, #3]
 8007fc6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007fc8:	2300      	movs	r3, #0
}
 8007fca:	4618      	mov	r0, r3
 8007fcc:	370c      	adds	r7, #12
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd4:	4770      	bx	lr

08007fd6 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007fd6:	b480      	push	{r7}
 8007fd8:	b083      	sub	sp, #12
 8007fda:	af00      	add	r7, sp, #0
 8007fdc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007fe4:	b2db      	uxtb	r3, r3
 8007fe6:	2b04      	cmp	r3, #4
 8007fe8:	d006      	beq.n	8007ff8 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007ff0:	b2da      	uxtb	r2, r3
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2204      	movs	r2, #4
 8007ffc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8008000:	2300      	movs	r3, #0
}
 8008002:	4618      	mov	r0, r3
 8008004:	370c      	adds	r7, #12
 8008006:	46bd      	mov	sp, r7
 8008008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800800c:	4770      	bx	lr

0800800e <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800800e:	b480      	push	{r7}
 8008010:	b083      	sub	sp, #12
 8008012:	af00      	add	r7, sp, #0
 8008014:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800801c:	b2db      	uxtb	r3, r3
 800801e:	2b04      	cmp	r3, #4
 8008020:	d106      	bne.n	8008030 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8008028:	b2da      	uxtb	r2, r3
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8008030:	2300      	movs	r3, #0
}
 8008032:	4618      	mov	r0, r3
 8008034:	370c      	adds	r7, #12
 8008036:	46bd      	mov	sp, r7
 8008038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803c:	4770      	bx	lr

0800803e <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800803e:	b580      	push	{r7, lr}
 8008040:	b082      	sub	sp, #8
 8008042:	af00      	add	r7, sp, #0
 8008044:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800804c:	b2db      	uxtb	r3, r3
 800804e:	2b03      	cmp	r3, #3
 8008050:	d110      	bne.n	8008074 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008058:	2b00      	cmp	r3, #0
 800805a:	d00b      	beq.n	8008074 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008062:	69db      	ldr	r3, [r3, #28]
 8008064:	2b00      	cmp	r3, #0
 8008066:	d005      	beq.n	8008074 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800806e:	69db      	ldr	r3, [r3, #28]
 8008070:	6878      	ldr	r0, [r7, #4]
 8008072:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8008074:	2300      	movs	r3, #0
}
 8008076:	4618      	mov	r0, r3
 8008078:	3708      	adds	r7, #8
 800807a:	46bd      	mov	sp, r7
 800807c:	bd80      	pop	{r7, pc}

0800807e <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800807e:	b580      	push	{r7, lr}
 8008080:	b082      	sub	sp, #8
 8008082:	af00      	add	r7, sp, #0
 8008084:	6078      	str	r0, [r7, #4]
 8008086:	460b      	mov	r3, r1
 8008088:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	32ae      	adds	r2, #174	; 0xae
 8008094:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008098:	2b00      	cmp	r3, #0
 800809a:	d101      	bne.n	80080a0 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800809c:	2303      	movs	r3, #3
 800809e:	e01c      	b.n	80080da <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80080a6:	b2db      	uxtb	r3, r3
 80080a8:	2b03      	cmp	r3, #3
 80080aa:	d115      	bne.n	80080d8 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	32ae      	adds	r2, #174	; 0xae
 80080b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080ba:	6a1b      	ldr	r3, [r3, #32]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d00b      	beq.n	80080d8 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	32ae      	adds	r2, #174	; 0xae
 80080ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080ce:	6a1b      	ldr	r3, [r3, #32]
 80080d0:	78fa      	ldrb	r2, [r7, #3]
 80080d2:	4611      	mov	r1, r2
 80080d4:	6878      	ldr	r0, [r7, #4]
 80080d6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80080d8:	2300      	movs	r3, #0
}
 80080da:	4618      	mov	r0, r3
 80080dc:	3708      	adds	r7, #8
 80080de:	46bd      	mov	sp, r7
 80080e0:	bd80      	pop	{r7, pc}

080080e2 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80080e2:	b580      	push	{r7, lr}
 80080e4:	b082      	sub	sp, #8
 80080e6:	af00      	add	r7, sp, #0
 80080e8:	6078      	str	r0, [r7, #4]
 80080ea:	460b      	mov	r3, r1
 80080ec:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	32ae      	adds	r2, #174	; 0xae
 80080f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d101      	bne.n	8008104 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8008100:	2303      	movs	r3, #3
 8008102:	e01c      	b.n	800813e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800810a:	b2db      	uxtb	r3, r3
 800810c:	2b03      	cmp	r3, #3
 800810e:	d115      	bne.n	800813c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	32ae      	adds	r2, #174	; 0xae
 800811a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800811e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008120:	2b00      	cmp	r3, #0
 8008122:	d00b      	beq.n	800813c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	32ae      	adds	r2, #174	; 0xae
 800812e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008134:	78fa      	ldrb	r2, [r7, #3]
 8008136:	4611      	mov	r1, r2
 8008138:	6878      	ldr	r0, [r7, #4]
 800813a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800813c:	2300      	movs	r3, #0
}
 800813e:	4618      	mov	r0, r3
 8008140:	3708      	adds	r7, #8
 8008142:	46bd      	mov	sp, r7
 8008144:	bd80      	pop	{r7, pc}

08008146 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008146:	b480      	push	{r7}
 8008148:	b083      	sub	sp, #12
 800814a:	af00      	add	r7, sp, #0
 800814c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800814e:	2300      	movs	r3, #0
}
 8008150:	4618      	mov	r0, r3
 8008152:	370c      	adds	r7, #12
 8008154:	46bd      	mov	sp, r7
 8008156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815a:	4770      	bx	lr

0800815c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800815c:	b580      	push	{r7, lr}
 800815e:	b084      	sub	sp, #16
 8008160:	af00      	add	r7, sp, #0
 8008162:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8008164:	2300      	movs	r3, #0
 8008166:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2201      	movs	r2, #1
 800816c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008176:	2b00      	cmp	r3, #0
 8008178:	d00e      	beq.n	8008198 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008180:	685b      	ldr	r3, [r3, #4]
 8008182:	687a      	ldr	r2, [r7, #4]
 8008184:	6852      	ldr	r2, [r2, #4]
 8008186:	b2d2      	uxtb	r2, r2
 8008188:	4611      	mov	r1, r2
 800818a:	6878      	ldr	r0, [r7, #4]
 800818c:	4798      	blx	r3
 800818e:	4603      	mov	r3, r0
 8008190:	2b00      	cmp	r3, #0
 8008192:	d001      	beq.n	8008198 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8008194:	2303      	movs	r3, #3
 8008196:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008198:	7bfb      	ldrb	r3, [r7, #15]
}
 800819a:	4618      	mov	r0, r3
 800819c:	3710      	adds	r7, #16
 800819e:	46bd      	mov	sp, r7
 80081a0:	bd80      	pop	{r7, pc}

080081a2 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80081a2:	b480      	push	{r7}
 80081a4:	b083      	sub	sp, #12
 80081a6:	af00      	add	r7, sp, #0
 80081a8:	6078      	str	r0, [r7, #4]
 80081aa:	460b      	mov	r3, r1
 80081ac:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80081ae:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80081b0:	4618      	mov	r0, r3
 80081b2:	370c      	adds	r7, #12
 80081b4:	46bd      	mov	sp, r7
 80081b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ba:	4770      	bx	lr

080081bc <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80081bc:	b480      	push	{r7}
 80081be:	b083      	sub	sp, #12
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	6078      	str	r0, [r7, #4]
 80081c4:	460b      	mov	r3, r1
 80081c6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80081c8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80081ca:	4618      	mov	r0, r3
 80081cc:	370c      	adds	r7, #12
 80081ce:	46bd      	mov	sp, r7
 80081d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d4:	4770      	bx	lr

080081d6 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80081d6:	b580      	push	{r7, lr}
 80081d8:	b086      	sub	sp, #24
 80081da:	af00      	add	r7, sp, #0
 80081dc:	6078      	str	r0, [r7, #4]
 80081de:	460b      	mov	r3, r1
 80081e0:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80081ea:	2300      	movs	r3, #0
 80081ec:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	885b      	ldrh	r3, [r3, #2]
 80081f2:	b29a      	uxth	r2, r3
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	781b      	ldrb	r3, [r3, #0]
 80081f8:	b29b      	uxth	r3, r3
 80081fa:	429a      	cmp	r2, r3
 80081fc:	d920      	bls.n	8008240 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	781b      	ldrb	r3, [r3, #0]
 8008202:	b29b      	uxth	r3, r3
 8008204:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8008206:	e013      	b.n	8008230 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8008208:	f107 030a 	add.w	r3, r7, #10
 800820c:	4619      	mov	r1, r3
 800820e:	6978      	ldr	r0, [r7, #20]
 8008210:	f000 f81b 	bl	800824a <USBD_GetNextDesc>
 8008214:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008216:	697b      	ldr	r3, [r7, #20]
 8008218:	785b      	ldrb	r3, [r3, #1]
 800821a:	2b05      	cmp	r3, #5
 800821c:	d108      	bne.n	8008230 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800821e:	697b      	ldr	r3, [r7, #20]
 8008220:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8008222:	693b      	ldr	r3, [r7, #16]
 8008224:	789b      	ldrb	r3, [r3, #2]
 8008226:	78fa      	ldrb	r2, [r7, #3]
 8008228:	429a      	cmp	r2, r3
 800822a:	d008      	beq.n	800823e <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800822c:	2300      	movs	r3, #0
 800822e:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	885b      	ldrh	r3, [r3, #2]
 8008234:	b29a      	uxth	r2, r3
 8008236:	897b      	ldrh	r3, [r7, #10]
 8008238:	429a      	cmp	r2, r3
 800823a:	d8e5      	bhi.n	8008208 <USBD_GetEpDesc+0x32>
 800823c:	e000      	b.n	8008240 <USBD_GetEpDesc+0x6a>
          break;
 800823e:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8008240:	693b      	ldr	r3, [r7, #16]
}
 8008242:	4618      	mov	r0, r3
 8008244:	3718      	adds	r7, #24
 8008246:	46bd      	mov	sp, r7
 8008248:	bd80      	pop	{r7, pc}

0800824a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800824a:	b480      	push	{r7}
 800824c:	b085      	sub	sp, #20
 800824e:	af00      	add	r7, sp, #0
 8008250:	6078      	str	r0, [r7, #4]
 8008252:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	881a      	ldrh	r2, [r3, #0]
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	781b      	ldrb	r3, [r3, #0]
 8008260:	b29b      	uxth	r3, r3
 8008262:	4413      	add	r3, r2
 8008264:	b29a      	uxth	r2, r3
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	781b      	ldrb	r3, [r3, #0]
 800826e:	461a      	mov	r2, r3
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	4413      	add	r3, r2
 8008274:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008276:	68fb      	ldr	r3, [r7, #12]
}
 8008278:	4618      	mov	r0, r3
 800827a:	3714      	adds	r7, #20
 800827c:	46bd      	mov	sp, r7
 800827e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008282:	4770      	bx	lr

08008284 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008284:	b480      	push	{r7}
 8008286:	b087      	sub	sp, #28
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008290:	697b      	ldr	r3, [r7, #20]
 8008292:	781b      	ldrb	r3, [r3, #0]
 8008294:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008296:	697b      	ldr	r3, [r7, #20]
 8008298:	3301      	adds	r3, #1
 800829a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800829c:	697b      	ldr	r3, [r7, #20]
 800829e:	781b      	ldrb	r3, [r3, #0]
 80082a0:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80082a2:	8a3b      	ldrh	r3, [r7, #16]
 80082a4:	021b      	lsls	r3, r3, #8
 80082a6:	b21a      	sxth	r2, r3
 80082a8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80082ac:	4313      	orrs	r3, r2
 80082ae:	b21b      	sxth	r3, r3
 80082b0:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80082b2:	89fb      	ldrh	r3, [r7, #14]
}
 80082b4:	4618      	mov	r0, r3
 80082b6:	371c      	adds	r7, #28
 80082b8:	46bd      	mov	sp, r7
 80082ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082be:	4770      	bx	lr

080082c0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80082c0:	b580      	push	{r7, lr}
 80082c2:	b084      	sub	sp, #16
 80082c4:	af00      	add	r7, sp, #0
 80082c6:	6078      	str	r0, [r7, #4]
 80082c8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80082ca:	2300      	movs	r3, #0
 80082cc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	781b      	ldrb	r3, [r3, #0]
 80082d2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80082d6:	2b40      	cmp	r3, #64	; 0x40
 80082d8:	d005      	beq.n	80082e6 <USBD_StdDevReq+0x26>
 80082da:	2b40      	cmp	r3, #64	; 0x40
 80082dc:	d857      	bhi.n	800838e <USBD_StdDevReq+0xce>
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d00f      	beq.n	8008302 <USBD_StdDevReq+0x42>
 80082e2:	2b20      	cmp	r3, #32
 80082e4:	d153      	bne.n	800838e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	32ae      	adds	r2, #174	; 0xae
 80082f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082f4:	689b      	ldr	r3, [r3, #8]
 80082f6:	6839      	ldr	r1, [r7, #0]
 80082f8:	6878      	ldr	r0, [r7, #4]
 80082fa:	4798      	blx	r3
 80082fc:	4603      	mov	r3, r0
 80082fe:	73fb      	strb	r3, [r7, #15]
      break;
 8008300:	e04a      	b.n	8008398 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008302:	683b      	ldr	r3, [r7, #0]
 8008304:	785b      	ldrb	r3, [r3, #1]
 8008306:	2b09      	cmp	r3, #9
 8008308:	d83b      	bhi.n	8008382 <USBD_StdDevReq+0xc2>
 800830a:	a201      	add	r2, pc, #4	; (adr r2, 8008310 <USBD_StdDevReq+0x50>)
 800830c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008310:	08008365 	.word	0x08008365
 8008314:	08008379 	.word	0x08008379
 8008318:	08008383 	.word	0x08008383
 800831c:	0800836f 	.word	0x0800836f
 8008320:	08008383 	.word	0x08008383
 8008324:	08008343 	.word	0x08008343
 8008328:	08008339 	.word	0x08008339
 800832c:	08008383 	.word	0x08008383
 8008330:	0800835b 	.word	0x0800835b
 8008334:	0800834d 	.word	0x0800834d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008338:	6839      	ldr	r1, [r7, #0]
 800833a:	6878      	ldr	r0, [r7, #4]
 800833c:	f000 fa3c 	bl	80087b8 <USBD_GetDescriptor>
          break;
 8008340:	e024      	b.n	800838c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008342:	6839      	ldr	r1, [r7, #0]
 8008344:	6878      	ldr	r0, [r7, #4]
 8008346:	f000 fba1 	bl	8008a8c <USBD_SetAddress>
          break;
 800834a:	e01f      	b.n	800838c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800834c:	6839      	ldr	r1, [r7, #0]
 800834e:	6878      	ldr	r0, [r7, #4]
 8008350:	f000 fbe0 	bl	8008b14 <USBD_SetConfig>
 8008354:	4603      	mov	r3, r0
 8008356:	73fb      	strb	r3, [r7, #15]
          break;
 8008358:	e018      	b.n	800838c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800835a:	6839      	ldr	r1, [r7, #0]
 800835c:	6878      	ldr	r0, [r7, #4]
 800835e:	f000 fc83 	bl	8008c68 <USBD_GetConfig>
          break;
 8008362:	e013      	b.n	800838c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008364:	6839      	ldr	r1, [r7, #0]
 8008366:	6878      	ldr	r0, [r7, #4]
 8008368:	f000 fcb4 	bl	8008cd4 <USBD_GetStatus>
          break;
 800836c:	e00e      	b.n	800838c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800836e:	6839      	ldr	r1, [r7, #0]
 8008370:	6878      	ldr	r0, [r7, #4]
 8008372:	f000 fce3 	bl	8008d3c <USBD_SetFeature>
          break;
 8008376:	e009      	b.n	800838c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008378:	6839      	ldr	r1, [r7, #0]
 800837a:	6878      	ldr	r0, [r7, #4]
 800837c:	f000 fd07 	bl	8008d8e <USBD_ClrFeature>
          break;
 8008380:	e004      	b.n	800838c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8008382:	6839      	ldr	r1, [r7, #0]
 8008384:	6878      	ldr	r0, [r7, #4]
 8008386:	f000 fd5e 	bl	8008e46 <USBD_CtlError>
          break;
 800838a:	bf00      	nop
      }
      break;
 800838c:	e004      	b.n	8008398 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800838e:	6839      	ldr	r1, [r7, #0]
 8008390:	6878      	ldr	r0, [r7, #4]
 8008392:	f000 fd58 	bl	8008e46 <USBD_CtlError>
      break;
 8008396:	bf00      	nop
  }

  return ret;
 8008398:	7bfb      	ldrb	r3, [r7, #15]
}
 800839a:	4618      	mov	r0, r3
 800839c:	3710      	adds	r7, #16
 800839e:	46bd      	mov	sp, r7
 80083a0:	bd80      	pop	{r7, pc}
 80083a2:	bf00      	nop

080083a4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b084      	sub	sp, #16
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
 80083ac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80083ae:	2300      	movs	r3, #0
 80083b0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80083b2:	683b      	ldr	r3, [r7, #0]
 80083b4:	781b      	ldrb	r3, [r3, #0]
 80083b6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80083ba:	2b40      	cmp	r3, #64	; 0x40
 80083bc:	d005      	beq.n	80083ca <USBD_StdItfReq+0x26>
 80083be:	2b40      	cmp	r3, #64	; 0x40
 80083c0:	d852      	bhi.n	8008468 <USBD_StdItfReq+0xc4>
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d001      	beq.n	80083ca <USBD_StdItfReq+0x26>
 80083c6:	2b20      	cmp	r3, #32
 80083c8:	d14e      	bne.n	8008468 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80083d0:	b2db      	uxtb	r3, r3
 80083d2:	3b01      	subs	r3, #1
 80083d4:	2b02      	cmp	r3, #2
 80083d6:	d840      	bhi.n	800845a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	889b      	ldrh	r3, [r3, #4]
 80083dc:	b2db      	uxtb	r3, r3
 80083de:	2b01      	cmp	r3, #1
 80083e0:	d836      	bhi.n	8008450 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	889b      	ldrh	r3, [r3, #4]
 80083e6:	b2db      	uxtb	r3, r3
 80083e8:	4619      	mov	r1, r3
 80083ea:	6878      	ldr	r0, [r7, #4]
 80083ec:	f7ff fed9 	bl	80081a2 <USBD_CoreFindIF>
 80083f0:	4603      	mov	r3, r0
 80083f2:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80083f4:	7bbb      	ldrb	r3, [r7, #14]
 80083f6:	2bff      	cmp	r3, #255	; 0xff
 80083f8:	d01d      	beq.n	8008436 <USBD_StdItfReq+0x92>
 80083fa:	7bbb      	ldrb	r3, [r7, #14]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d11a      	bne.n	8008436 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008400:	7bba      	ldrb	r2, [r7, #14]
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	32ae      	adds	r2, #174	; 0xae
 8008406:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800840a:	689b      	ldr	r3, [r3, #8]
 800840c:	2b00      	cmp	r3, #0
 800840e:	d00f      	beq.n	8008430 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008410:	7bba      	ldrb	r2, [r7, #14]
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008418:	7bba      	ldrb	r2, [r7, #14]
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	32ae      	adds	r2, #174	; 0xae
 800841e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008422:	689b      	ldr	r3, [r3, #8]
 8008424:	6839      	ldr	r1, [r7, #0]
 8008426:	6878      	ldr	r0, [r7, #4]
 8008428:	4798      	blx	r3
 800842a:	4603      	mov	r3, r0
 800842c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800842e:	e004      	b.n	800843a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008430:	2303      	movs	r3, #3
 8008432:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008434:	e001      	b.n	800843a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8008436:	2303      	movs	r3, #3
 8008438:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800843a:	683b      	ldr	r3, [r7, #0]
 800843c:	88db      	ldrh	r3, [r3, #6]
 800843e:	2b00      	cmp	r3, #0
 8008440:	d110      	bne.n	8008464 <USBD_StdItfReq+0xc0>
 8008442:	7bfb      	ldrb	r3, [r7, #15]
 8008444:	2b00      	cmp	r3, #0
 8008446:	d10d      	bne.n	8008464 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008448:	6878      	ldr	r0, [r7, #4]
 800844a:	f000 fdc7 	bl	8008fdc <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800844e:	e009      	b.n	8008464 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008450:	6839      	ldr	r1, [r7, #0]
 8008452:	6878      	ldr	r0, [r7, #4]
 8008454:	f000 fcf7 	bl	8008e46 <USBD_CtlError>
          break;
 8008458:	e004      	b.n	8008464 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800845a:	6839      	ldr	r1, [r7, #0]
 800845c:	6878      	ldr	r0, [r7, #4]
 800845e:	f000 fcf2 	bl	8008e46 <USBD_CtlError>
          break;
 8008462:	e000      	b.n	8008466 <USBD_StdItfReq+0xc2>
          break;
 8008464:	bf00      	nop
      }
      break;
 8008466:	e004      	b.n	8008472 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008468:	6839      	ldr	r1, [r7, #0]
 800846a:	6878      	ldr	r0, [r7, #4]
 800846c:	f000 fceb 	bl	8008e46 <USBD_CtlError>
      break;
 8008470:	bf00      	nop
  }

  return ret;
 8008472:	7bfb      	ldrb	r3, [r7, #15]
}
 8008474:	4618      	mov	r0, r3
 8008476:	3710      	adds	r7, #16
 8008478:	46bd      	mov	sp, r7
 800847a:	bd80      	pop	{r7, pc}

0800847c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800847c:	b580      	push	{r7, lr}
 800847e:	b084      	sub	sp, #16
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
 8008484:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8008486:	2300      	movs	r3, #0
 8008488:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800848a:	683b      	ldr	r3, [r7, #0]
 800848c:	889b      	ldrh	r3, [r3, #4]
 800848e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008490:	683b      	ldr	r3, [r7, #0]
 8008492:	781b      	ldrb	r3, [r3, #0]
 8008494:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008498:	2b40      	cmp	r3, #64	; 0x40
 800849a:	d007      	beq.n	80084ac <USBD_StdEPReq+0x30>
 800849c:	2b40      	cmp	r3, #64	; 0x40
 800849e:	f200 817f 	bhi.w	80087a0 <USBD_StdEPReq+0x324>
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d02a      	beq.n	80084fc <USBD_StdEPReq+0x80>
 80084a6:	2b20      	cmp	r3, #32
 80084a8:	f040 817a 	bne.w	80087a0 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80084ac:	7bbb      	ldrb	r3, [r7, #14]
 80084ae:	4619      	mov	r1, r3
 80084b0:	6878      	ldr	r0, [r7, #4]
 80084b2:	f7ff fe83 	bl	80081bc <USBD_CoreFindEP>
 80084b6:	4603      	mov	r3, r0
 80084b8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80084ba:	7b7b      	ldrb	r3, [r7, #13]
 80084bc:	2bff      	cmp	r3, #255	; 0xff
 80084be:	f000 8174 	beq.w	80087aa <USBD_StdEPReq+0x32e>
 80084c2:	7b7b      	ldrb	r3, [r7, #13]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	f040 8170 	bne.w	80087aa <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 80084ca:	7b7a      	ldrb	r2, [r7, #13]
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80084d2:	7b7a      	ldrb	r2, [r7, #13]
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	32ae      	adds	r2, #174	; 0xae
 80084d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084dc:	689b      	ldr	r3, [r3, #8]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	f000 8163 	beq.w	80087aa <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80084e4:	7b7a      	ldrb	r2, [r7, #13]
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	32ae      	adds	r2, #174	; 0xae
 80084ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084ee:	689b      	ldr	r3, [r3, #8]
 80084f0:	6839      	ldr	r1, [r7, #0]
 80084f2:	6878      	ldr	r0, [r7, #4]
 80084f4:	4798      	blx	r3
 80084f6:	4603      	mov	r3, r0
 80084f8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80084fa:	e156      	b.n	80087aa <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80084fc:	683b      	ldr	r3, [r7, #0]
 80084fe:	785b      	ldrb	r3, [r3, #1]
 8008500:	2b03      	cmp	r3, #3
 8008502:	d008      	beq.n	8008516 <USBD_StdEPReq+0x9a>
 8008504:	2b03      	cmp	r3, #3
 8008506:	f300 8145 	bgt.w	8008794 <USBD_StdEPReq+0x318>
 800850a:	2b00      	cmp	r3, #0
 800850c:	f000 809b 	beq.w	8008646 <USBD_StdEPReq+0x1ca>
 8008510:	2b01      	cmp	r3, #1
 8008512:	d03c      	beq.n	800858e <USBD_StdEPReq+0x112>
 8008514:	e13e      	b.n	8008794 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800851c:	b2db      	uxtb	r3, r3
 800851e:	2b02      	cmp	r3, #2
 8008520:	d002      	beq.n	8008528 <USBD_StdEPReq+0xac>
 8008522:	2b03      	cmp	r3, #3
 8008524:	d016      	beq.n	8008554 <USBD_StdEPReq+0xd8>
 8008526:	e02c      	b.n	8008582 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008528:	7bbb      	ldrb	r3, [r7, #14]
 800852a:	2b00      	cmp	r3, #0
 800852c:	d00d      	beq.n	800854a <USBD_StdEPReq+0xce>
 800852e:	7bbb      	ldrb	r3, [r7, #14]
 8008530:	2b80      	cmp	r3, #128	; 0x80
 8008532:	d00a      	beq.n	800854a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008534:	7bbb      	ldrb	r3, [r7, #14]
 8008536:	4619      	mov	r1, r3
 8008538:	6878      	ldr	r0, [r7, #4]
 800853a:	f001 f947 	bl	80097cc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800853e:	2180      	movs	r1, #128	; 0x80
 8008540:	6878      	ldr	r0, [r7, #4]
 8008542:	f001 f943 	bl	80097cc <USBD_LL_StallEP>
 8008546:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008548:	e020      	b.n	800858c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800854a:	6839      	ldr	r1, [r7, #0]
 800854c:	6878      	ldr	r0, [r7, #4]
 800854e:	f000 fc7a 	bl	8008e46 <USBD_CtlError>
              break;
 8008552:	e01b      	b.n	800858c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008554:	683b      	ldr	r3, [r7, #0]
 8008556:	885b      	ldrh	r3, [r3, #2]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d10e      	bne.n	800857a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800855c:	7bbb      	ldrb	r3, [r7, #14]
 800855e:	2b00      	cmp	r3, #0
 8008560:	d00b      	beq.n	800857a <USBD_StdEPReq+0xfe>
 8008562:	7bbb      	ldrb	r3, [r7, #14]
 8008564:	2b80      	cmp	r3, #128	; 0x80
 8008566:	d008      	beq.n	800857a <USBD_StdEPReq+0xfe>
 8008568:	683b      	ldr	r3, [r7, #0]
 800856a:	88db      	ldrh	r3, [r3, #6]
 800856c:	2b00      	cmp	r3, #0
 800856e:	d104      	bne.n	800857a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008570:	7bbb      	ldrb	r3, [r7, #14]
 8008572:	4619      	mov	r1, r3
 8008574:	6878      	ldr	r0, [r7, #4]
 8008576:	f001 f929 	bl	80097cc <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800857a:	6878      	ldr	r0, [r7, #4]
 800857c:	f000 fd2e 	bl	8008fdc <USBD_CtlSendStatus>

              break;
 8008580:	e004      	b.n	800858c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8008582:	6839      	ldr	r1, [r7, #0]
 8008584:	6878      	ldr	r0, [r7, #4]
 8008586:	f000 fc5e 	bl	8008e46 <USBD_CtlError>
              break;
 800858a:	bf00      	nop
          }
          break;
 800858c:	e107      	b.n	800879e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008594:	b2db      	uxtb	r3, r3
 8008596:	2b02      	cmp	r3, #2
 8008598:	d002      	beq.n	80085a0 <USBD_StdEPReq+0x124>
 800859a:	2b03      	cmp	r3, #3
 800859c:	d016      	beq.n	80085cc <USBD_StdEPReq+0x150>
 800859e:	e04b      	b.n	8008638 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80085a0:	7bbb      	ldrb	r3, [r7, #14]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d00d      	beq.n	80085c2 <USBD_StdEPReq+0x146>
 80085a6:	7bbb      	ldrb	r3, [r7, #14]
 80085a8:	2b80      	cmp	r3, #128	; 0x80
 80085aa:	d00a      	beq.n	80085c2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80085ac:	7bbb      	ldrb	r3, [r7, #14]
 80085ae:	4619      	mov	r1, r3
 80085b0:	6878      	ldr	r0, [r7, #4]
 80085b2:	f001 f90b 	bl	80097cc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80085b6:	2180      	movs	r1, #128	; 0x80
 80085b8:	6878      	ldr	r0, [r7, #4]
 80085ba:	f001 f907 	bl	80097cc <USBD_LL_StallEP>
 80085be:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80085c0:	e040      	b.n	8008644 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80085c2:	6839      	ldr	r1, [r7, #0]
 80085c4:	6878      	ldr	r0, [r7, #4]
 80085c6:	f000 fc3e 	bl	8008e46 <USBD_CtlError>
              break;
 80085ca:	e03b      	b.n	8008644 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80085cc:	683b      	ldr	r3, [r7, #0]
 80085ce:	885b      	ldrh	r3, [r3, #2]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d136      	bne.n	8008642 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80085d4:	7bbb      	ldrb	r3, [r7, #14]
 80085d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d004      	beq.n	80085e8 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80085de:	7bbb      	ldrb	r3, [r7, #14]
 80085e0:	4619      	mov	r1, r3
 80085e2:	6878      	ldr	r0, [r7, #4]
 80085e4:	f001 f911 	bl	800980a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80085e8:	6878      	ldr	r0, [r7, #4]
 80085ea:	f000 fcf7 	bl	8008fdc <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80085ee:	7bbb      	ldrb	r3, [r7, #14]
 80085f0:	4619      	mov	r1, r3
 80085f2:	6878      	ldr	r0, [r7, #4]
 80085f4:	f7ff fde2 	bl	80081bc <USBD_CoreFindEP>
 80085f8:	4603      	mov	r3, r0
 80085fa:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80085fc:	7b7b      	ldrb	r3, [r7, #13]
 80085fe:	2bff      	cmp	r3, #255	; 0xff
 8008600:	d01f      	beq.n	8008642 <USBD_StdEPReq+0x1c6>
 8008602:	7b7b      	ldrb	r3, [r7, #13]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d11c      	bne.n	8008642 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8008608:	7b7a      	ldrb	r2, [r7, #13]
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008610:	7b7a      	ldrb	r2, [r7, #13]
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	32ae      	adds	r2, #174	; 0xae
 8008616:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800861a:	689b      	ldr	r3, [r3, #8]
 800861c:	2b00      	cmp	r3, #0
 800861e:	d010      	beq.n	8008642 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008620:	7b7a      	ldrb	r2, [r7, #13]
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	32ae      	adds	r2, #174	; 0xae
 8008626:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800862a:	689b      	ldr	r3, [r3, #8]
 800862c:	6839      	ldr	r1, [r7, #0]
 800862e:	6878      	ldr	r0, [r7, #4]
 8008630:	4798      	blx	r3
 8008632:	4603      	mov	r3, r0
 8008634:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8008636:	e004      	b.n	8008642 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008638:	6839      	ldr	r1, [r7, #0]
 800863a:	6878      	ldr	r0, [r7, #4]
 800863c:	f000 fc03 	bl	8008e46 <USBD_CtlError>
              break;
 8008640:	e000      	b.n	8008644 <USBD_StdEPReq+0x1c8>
              break;
 8008642:	bf00      	nop
          }
          break;
 8008644:	e0ab      	b.n	800879e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800864c:	b2db      	uxtb	r3, r3
 800864e:	2b02      	cmp	r3, #2
 8008650:	d002      	beq.n	8008658 <USBD_StdEPReq+0x1dc>
 8008652:	2b03      	cmp	r3, #3
 8008654:	d032      	beq.n	80086bc <USBD_StdEPReq+0x240>
 8008656:	e097      	b.n	8008788 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008658:	7bbb      	ldrb	r3, [r7, #14]
 800865a:	2b00      	cmp	r3, #0
 800865c:	d007      	beq.n	800866e <USBD_StdEPReq+0x1f2>
 800865e:	7bbb      	ldrb	r3, [r7, #14]
 8008660:	2b80      	cmp	r3, #128	; 0x80
 8008662:	d004      	beq.n	800866e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8008664:	6839      	ldr	r1, [r7, #0]
 8008666:	6878      	ldr	r0, [r7, #4]
 8008668:	f000 fbed 	bl	8008e46 <USBD_CtlError>
                break;
 800866c:	e091      	b.n	8008792 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800866e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008672:	2b00      	cmp	r3, #0
 8008674:	da0b      	bge.n	800868e <USBD_StdEPReq+0x212>
 8008676:	7bbb      	ldrb	r3, [r7, #14]
 8008678:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800867c:	4613      	mov	r3, r2
 800867e:	009b      	lsls	r3, r3, #2
 8008680:	4413      	add	r3, r2
 8008682:	009b      	lsls	r3, r3, #2
 8008684:	3310      	adds	r3, #16
 8008686:	687a      	ldr	r2, [r7, #4]
 8008688:	4413      	add	r3, r2
 800868a:	3304      	adds	r3, #4
 800868c:	e00b      	b.n	80086a6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800868e:	7bbb      	ldrb	r3, [r7, #14]
 8008690:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008694:	4613      	mov	r3, r2
 8008696:	009b      	lsls	r3, r3, #2
 8008698:	4413      	add	r3, r2
 800869a:	009b      	lsls	r3, r3, #2
 800869c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80086a0:	687a      	ldr	r2, [r7, #4]
 80086a2:	4413      	add	r3, r2
 80086a4:	3304      	adds	r3, #4
 80086a6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80086a8:	68bb      	ldr	r3, [r7, #8]
 80086aa:	2200      	movs	r2, #0
 80086ac:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80086ae:	68bb      	ldr	r3, [r7, #8]
 80086b0:	2202      	movs	r2, #2
 80086b2:	4619      	mov	r1, r3
 80086b4:	6878      	ldr	r0, [r7, #4]
 80086b6:	f000 fc37 	bl	8008f28 <USBD_CtlSendData>
              break;
 80086ba:	e06a      	b.n	8008792 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80086bc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	da11      	bge.n	80086e8 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80086c4:	7bbb      	ldrb	r3, [r7, #14]
 80086c6:	f003 020f 	and.w	r2, r3, #15
 80086ca:	6879      	ldr	r1, [r7, #4]
 80086cc:	4613      	mov	r3, r2
 80086ce:	009b      	lsls	r3, r3, #2
 80086d0:	4413      	add	r3, r2
 80086d2:	009b      	lsls	r3, r3, #2
 80086d4:	440b      	add	r3, r1
 80086d6:	3324      	adds	r3, #36	; 0x24
 80086d8:	881b      	ldrh	r3, [r3, #0]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d117      	bne.n	800870e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80086de:	6839      	ldr	r1, [r7, #0]
 80086e0:	6878      	ldr	r0, [r7, #4]
 80086e2:	f000 fbb0 	bl	8008e46 <USBD_CtlError>
                  break;
 80086e6:	e054      	b.n	8008792 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80086e8:	7bbb      	ldrb	r3, [r7, #14]
 80086ea:	f003 020f 	and.w	r2, r3, #15
 80086ee:	6879      	ldr	r1, [r7, #4]
 80086f0:	4613      	mov	r3, r2
 80086f2:	009b      	lsls	r3, r3, #2
 80086f4:	4413      	add	r3, r2
 80086f6:	009b      	lsls	r3, r3, #2
 80086f8:	440b      	add	r3, r1
 80086fa:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80086fe:	881b      	ldrh	r3, [r3, #0]
 8008700:	2b00      	cmp	r3, #0
 8008702:	d104      	bne.n	800870e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008704:	6839      	ldr	r1, [r7, #0]
 8008706:	6878      	ldr	r0, [r7, #4]
 8008708:	f000 fb9d 	bl	8008e46 <USBD_CtlError>
                  break;
 800870c:	e041      	b.n	8008792 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800870e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008712:	2b00      	cmp	r3, #0
 8008714:	da0b      	bge.n	800872e <USBD_StdEPReq+0x2b2>
 8008716:	7bbb      	ldrb	r3, [r7, #14]
 8008718:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800871c:	4613      	mov	r3, r2
 800871e:	009b      	lsls	r3, r3, #2
 8008720:	4413      	add	r3, r2
 8008722:	009b      	lsls	r3, r3, #2
 8008724:	3310      	adds	r3, #16
 8008726:	687a      	ldr	r2, [r7, #4]
 8008728:	4413      	add	r3, r2
 800872a:	3304      	adds	r3, #4
 800872c:	e00b      	b.n	8008746 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800872e:	7bbb      	ldrb	r3, [r7, #14]
 8008730:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008734:	4613      	mov	r3, r2
 8008736:	009b      	lsls	r3, r3, #2
 8008738:	4413      	add	r3, r2
 800873a:	009b      	lsls	r3, r3, #2
 800873c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008740:	687a      	ldr	r2, [r7, #4]
 8008742:	4413      	add	r3, r2
 8008744:	3304      	adds	r3, #4
 8008746:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008748:	7bbb      	ldrb	r3, [r7, #14]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d002      	beq.n	8008754 <USBD_StdEPReq+0x2d8>
 800874e:	7bbb      	ldrb	r3, [r7, #14]
 8008750:	2b80      	cmp	r3, #128	; 0x80
 8008752:	d103      	bne.n	800875c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8008754:	68bb      	ldr	r3, [r7, #8]
 8008756:	2200      	movs	r2, #0
 8008758:	601a      	str	r2, [r3, #0]
 800875a:	e00e      	b.n	800877a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800875c:	7bbb      	ldrb	r3, [r7, #14]
 800875e:	4619      	mov	r1, r3
 8008760:	6878      	ldr	r0, [r7, #4]
 8008762:	f001 f871 	bl	8009848 <USBD_LL_IsStallEP>
 8008766:	4603      	mov	r3, r0
 8008768:	2b00      	cmp	r3, #0
 800876a:	d003      	beq.n	8008774 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800876c:	68bb      	ldr	r3, [r7, #8]
 800876e:	2201      	movs	r2, #1
 8008770:	601a      	str	r2, [r3, #0]
 8008772:	e002      	b.n	800877a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8008774:	68bb      	ldr	r3, [r7, #8]
 8008776:	2200      	movs	r2, #0
 8008778:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800877a:	68bb      	ldr	r3, [r7, #8]
 800877c:	2202      	movs	r2, #2
 800877e:	4619      	mov	r1, r3
 8008780:	6878      	ldr	r0, [r7, #4]
 8008782:	f000 fbd1 	bl	8008f28 <USBD_CtlSendData>
              break;
 8008786:	e004      	b.n	8008792 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8008788:	6839      	ldr	r1, [r7, #0]
 800878a:	6878      	ldr	r0, [r7, #4]
 800878c:	f000 fb5b 	bl	8008e46 <USBD_CtlError>
              break;
 8008790:	bf00      	nop
          }
          break;
 8008792:	e004      	b.n	800879e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8008794:	6839      	ldr	r1, [r7, #0]
 8008796:	6878      	ldr	r0, [r7, #4]
 8008798:	f000 fb55 	bl	8008e46 <USBD_CtlError>
          break;
 800879c:	bf00      	nop
      }
      break;
 800879e:	e005      	b.n	80087ac <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 80087a0:	6839      	ldr	r1, [r7, #0]
 80087a2:	6878      	ldr	r0, [r7, #4]
 80087a4:	f000 fb4f 	bl	8008e46 <USBD_CtlError>
      break;
 80087a8:	e000      	b.n	80087ac <USBD_StdEPReq+0x330>
      break;
 80087aa:	bf00      	nop
  }

  return ret;
 80087ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80087ae:	4618      	mov	r0, r3
 80087b0:	3710      	adds	r7, #16
 80087b2:	46bd      	mov	sp, r7
 80087b4:	bd80      	pop	{r7, pc}
	...

080087b8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b084      	sub	sp, #16
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
 80087c0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80087c2:	2300      	movs	r3, #0
 80087c4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80087c6:	2300      	movs	r3, #0
 80087c8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80087ca:	2300      	movs	r3, #0
 80087cc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80087ce:	683b      	ldr	r3, [r7, #0]
 80087d0:	885b      	ldrh	r3, [r3, #2]
 80087d2:	0a1b      	lsrs	r3, r3, #8
 80087d4:	b29b      	uxth	r3, r3
 80087d6:	3b01      	subs	r3, #1
 80087d8:	2b06      	cmp	r3, #6
 80087da:	f200 8128 	bhi.w	8008a2e <USBD_GetDescriptor+0x276>
 80087de:	a201      	add	r2, pc, #4	; (adr r2, 80087e4 <USBD_GetDescriptor+0x2c>)
 80087e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087e4:	08008801 	.word	0x08008801
 80087e8:	08008819 	.word	0x08008819
 80087ec:	08008859 	.word	0x08008859
 80087f0:	08008a2f 	.word	0x08008a2f
 80087f4:	08008a2f 	.word	0x08008a2f
 80087f8:	080089cf 	.word	0x080089cf
 80087fc:	080089fb 	.word	0x080089fb
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	687a      	ldr	r2, [r7, #4]
 800880a:	7c12      	ldrb	r2, [r2, #16]
 800880c:	f107 0108 	add.w	r1, r7, #8
 8008810:	4610      	mov	r0, r2
 8008812:	4798      	blx	r3
 8008814:	60f8      	str	r0, [r7, #12]
      break;
 8008816:	e112      	b.n	8008a3e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	7c1b      	ldrb	r3, [r3, #16]
 800881c:	2b00      	cmp	r3, #0
 800881e:	d10d      	bne.n	800883c <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008826:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008828:	f107 0208 	add.w	r2, r7, #8
 800882c:	4610      	mov	r0, r2
 800882e:	4798      	blx	r3
 8008830:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	3301      	adds	r3, #1
 8008836:	2202      	movs	r2, #2
 8008838:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800883a:	e100      	b.n	8008a3e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008842:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008844:	f107 0208 	add.w	r2, r7, #8
 8008848:	4610      	mov	r0, r2
 800884a:	4798      	blx	r3
 800884c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	3301      	adds	r3, #1
 8008852:	2202      	movs	r2, #2
 8008854:	701a      	strb	r2, [r3, #0]
      break;
 8008856:	e0f2      	b.n	8008a3e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008858:	683b      	ldr	r3, [r7, #0]
 800885a:	885b      	ldrh	r3, [r3, #2]
 800885c:	b2db      	uxtb	r3, r3
 800885e:	2b05      	cmp	r3, #5
 8008860:	f200 80ac 	bhi.w	80089bc <USBD_GetDescriptor+0x204>
 8008864:	a201      	add	r2, pc, #4	; (adr r2, 800886c <USBD_GetDescriptor+0xb4>)
 8008866:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800886a:	bf00      	nop
 800886c:	08008885 	.word	0x08008885
 8008870:	080088b9 	.word	0x080088b9
 8008874:	080088ed 	.word	0x080088ed
 8008878:	08008921 	.word	0x08008921
 800887c:	08008955 	.word	0x08008955
 8008880:	08008989 	.word	0x08008989
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800888a:	685b      	ldr	r3, [r3, #4]
 800888c:	2b00      	cmp	r3, #0
 800888e:	d00b      	beq.n	80088a8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008896:	685b      	ldr	r3, [r3, #4]
 8008898:	687a      	ldr	r2, [r7, #4]
 800889a:	7c12      	ldrb	r2, [r2, #16]
 800889c:	f107 0108 	add.w	r1, r7, #8
 80088a0:	4610      	mov	r0, r2
 80088a2:	4798      	blx	r3
 80088a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80088a6:	e091      	b.n	80089cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80088a8:	6839      	ldr	r1, [r7, #0]
 80088aa:	6878      	ldr	r0, [r7, #4]
 80088ac:	f000 facb 	bl	8008e46 <USBD_CtlError>
            err++;
 80088b0:	7afb      	ldrb	r3, [r7, #11]
 80088b2:	3301      	adds	r3, #1
 80088b4:	72fb      	strb	r3, [r7, #11]
          break;
 80088b6:	e089      	b.n	80089cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80088be:	689b      	ldr	r3, [r3, #8]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d00b      	beq.n	80088dc <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80088ca:	689b      	ldr	r3, [r3, #8]
 80088cc:	687a      	ldr	r2, [r7, #4]
 80088ce:	7c12      	ldrb	r2, [r2, #16]
 80088d0:	f107 0108 	add.w	r1, r7, #8
 80088d4:	4610      	mov	r0, r2
 80088d6:	4798      	blx	r3
 80088d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80088da:	e077      	b.n	80089cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80088dc:	6839      	ldr	r1, [r7, #0]
 80088de:	6878      	ldr	r0, [r7, #4]
 80088e0:	f000 fab1 	bl	8008e46 <USBD_CtlError>
            err++;
 80088e4:	7afb      	ldrb	r3, [r7, #11]
 80088e6:	3301      	adds	r3, #1
 80088e8:	72fb      	strb	r3, [r7, #11]
          break;
 80088ea:	e06f      	b.n	80089cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80088f2:	68db      	ldr	r3, [r3, #12]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d00b      	beq.n	8008910 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80088fe:	68db      	ldr	r3, [r3, #12]
 8008900:	687a      	ldr	r2, [r7, #4]
 8008902:	7c12      	ldrb	r2, [r2, #16]
 8008904:	f107 0108 	add.w	r1, r7, #8
 8008908:	4610      	mov	r0, r2
 800890a:	4798      	blx	r3
 800890c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800890e:	e05d      	b.n	80089cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008910:	6839      	ldr	r1, [r7, #0]
 8008912:	6878      	ldr	r0, [r7, #4]
 8008914:	f000 fa97 	bl	8008e46 <USBD_CtlError>
            err++;
 8008918:	7afb      	ldrb	r3, [r7, #11]
 800891a:	3301      	adds	r3, #1
 800891c:	72fb      	strb	r3, [r7, #11]
          break;
 800891e:	e055      	b.n	80089cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008926:	691b      	ldr	r3, [r3, #16]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d00b      	beq.n	8008944 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008932:	691b      	ldr	r3, [r3, #16]
 8008934:	687a      	ldr	r2, [r7, #4]
 8008936:	7c12      	ldrb	r2, [r2, #16]
 8008938:	f107 0108 	add.w	r1, r7, #8
 800893c:	4610      	mov	r0, r2
 800893e:	4798      	blx	r3
 8008940:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008942:	e043      	b.n	80089cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008944:	6839      	ldr	r1, [r7, #0]
 8008946:	6878      	ldr	r0, [r7, #4]
 8008948:	f000 fa7d 	bl	8008e46 <USBD_CtlError>
            err++;
 800894c:	7afb      	ldrb	r3, [r7, #11]
 800894e:	3301      	adds	r3, #1
 8008950:	72fb      	strb	r3, [r7, #11]
          break;
 8008952:	e03b      	b.n	80089cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800895a:	695b      	ldr	r3, [r3, #20]
 800895c:	2b00      	cmp	r3, #0
 800895e:	d00b      	beq.n	8008978 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008966:	695b      	ldr	r3, [r3, #20]
 8008968:	687a      	ldr	r2, [r7, #4]
 800896a:	7c12      	ldrb	r2, [r2, #16]
 800896c:	f107 0108 	add.w	r1, r7, #8
 8008970:	4610      	mov	r0, r2
 8008972:	4798      	blx	r3
 8008974:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008976:	e029      	b.n	80089cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008978:	6839      	ldr	r1, [r7, #0]
 800897a:	6878      	ldr	r0, [r7, #4]
 800897c:	f000 fa63 	bl	8008e46 <USBD_CtlError>
            err++;
 8008980:	7afb      	ldrb	r3, [r7, #11]
 8008982:	3301      	adds	r3, #1
 8008984:	72fb      	strb	r3, [r7, #11]
          break;
 8008986:	e021      	b.n	80089cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800898e:	699b      	ldr	r3, [r3, #24]
 8008990:	2b00      	cmp	r3, #0
 8008992:	d00b      	beq.n	80089ac <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800899a:	699b      	ldr	r3, [r3, #24]
 800899c:	687a      	ldr	r2, [r7, #4]
 800899e:	7c12      	ldrb	r2, [r2, #16]
 80089a0:	f107 0108 	add.w	r1, r7, #8
 80089a4:	4610      	mov	r0, r2
 80089a6:	4798      	blx	r3
 80089a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80089aa:	e00f      	b.n	80089cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80089ac:	6839      	ldr	r1, [r7, #0]
 80089ae:	6878      	ldr	r0, [r7, #4]
 80089b0:	f000 fa49 	bl	8008e46 <USBD_CtlError>
            err++;
 80089b4:	7afb      	ldrb	r3, [r7, #11]
 80089b6:	3301      	adds	r3, #1
 80089b8:	72fb      	strb	r3, [r7, #11]
          break;
 80089ba:	e007      	b.n	80089cc <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80089bc:	6839      	ldr	r1, [r7, #0]
 80089be:	6878      	ldr	r0, [r7, #4]
 80089c0:	f000 fa41 	bl	8008e46 <USBD_CtlError>
          err++;
 80089c4:	7afb      	ldrb	r3, [r7, #11]
 80089c6:	3301      	adds	r3, #1
 80089c8:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80089ca:	bf00      	nop
      }
      break;
 80089cc:	e037      	b.n	8008a3e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	7c1b      	ldrb	r3, [r3, #16]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d109      	bne.n	80089ea <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80089dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089de:	f107 0208 	add.w	r2, r7, #8
 80089e2:	4610      	mov	r0, r2
 80089e4:	4798      	blx	r3
 80089e6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80089e8:	e029      	b.n	8008a3e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80089ea:	6839      	ldr	r1, [r7, #0]
 80089ec:	6878      	ldr	r0, [r7, #4]
 80089ee:	f000 fa2a 	bl	8008e46 <USBD_CtlError>
        err++;
 80089f2:	7afb      	ldrb	r3, [r7, #11]
 80089f4:	3301      	adds	r3, #1
 80089f6:	72fb      	strb	r3, [r7, #11]
      break;
 80089f8:	e021      	b.n	8008a3e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	7c1b      	ldrb	r3, [r3, #16]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d10d      	bne.n	8008a1e <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a0a:	f107 0208 	add.w	r2, r7, #8
 8008a0e:	4610      	mov	r0, r2
 8008a10:	4798      	blx	r3
 8008a12:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	3301      	adds	r3, #1
 8008a18:	2207      	movs	r2, #7
 8008a1a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008a1c:	e00f      	b.n	8008a3e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008a1e:	6839      	ldr	r1, [r7, #0]
 8008a20:	6878      	ldr	r0, [r7, #4]
 8008a22:	f000 fa10 	bl	8008e46 <USBD_CtlError>
        err++;
 8008a26:	7afb      	ldrb	r3, [r7, #11]
 8008a28:	3301      	adds	r3, #1
 8008a2a:	72fb      	strb	r3, [r7, #11]
      break;
 8008a2c:	e007      	b.n	8008a3e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008a2e:	6839      	ldr	r1, [r7, #0]
 8008a30:	6878      	ldr	r0, [r7, #4]
 8008a32:	f000 fa08 	bl	8008e46 <USBD_CtlError>
      err++;
 8008a36:	7afb      	ldrb	r3, [r7, #11]
 8008a38:	3301      	adds	r3, #1
 8008a3a:	72fb      	strb	r3, [r7, #11]
      break;
 8008a3c:	bf00      	nop
  }

  if (err != 0U)
 8008a3e:	7afb      	ldrb	r3, [r7, #11]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d11e      	bne.n	8008a82 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8008a44:	683b      	ldr	r3, [r7, #0]
 8008a46:	88db      	ldrh	r3, [r3, #6]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d016      	beq.n	8008a7a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8008a4c:	893b      	ldrh	r3, [r7, #8]
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d00e      	beq.n	8008a70 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8008a52:	683b      	ldr	r3, [r7, #0]
 8008a54:	88da      	ldrh	r2, [r3, #6]
 8008a56:	893b      	ldrh	r3, [r7, #8]
 8008a58:	4293      	cmp	r3, r2
 8008a5a:	bf28      	it	cs
 8008a5c:	4613      	movcs	r3, r2
 8008a5e:	b29b      	uxth	r3, r3
 8008a60:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008a62:	893b      	ldrh	r3, [r7, #8]
 8008a64:	461a      	mov	r2, r3
 8008a66:	68f9      	ldr	r1, [r7, #12]
 8008a68:	6878      	ldr	r0, [r7, #4]
 8008a6a:	f000 fa5d 	bl	8008f28 <USBD_CtlSendData>
 8008a6e:	e009      	b.n	8008a84 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008a70:	6839      	ldr	r1, [r7, #0]
 8008a72:	6878      	ldr	r0, [r7, #4]
 8008a74:	f000 f9e7 	bl	8008e46 <USBD_CtlError>
 8008a78:	e004      	b.n	8008a84 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8008a7a:	6878      	ldr	r0, [r7, #4]
 8008a7c:	f000 faae 	bl	8008fdc <USBD_CtlSendStatus>
 8008a80:	e000      	b.n	8008a84 <USBD_GetDescriptor+0x2cc>
    return;
 8008a82:	bf00      	nop
  }
}
 8008a84:	3710      	adds	r7, #16
 8008a86:	46bd      	mov	sp, r7
 8008a88:	bd80      	pop	{r7, pc}
 8008a8a:	bf00      	nop

08008a8c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b084      	sub	sp, #16
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
 8008a94:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	889b      	ldrh	r3, [r3, #4]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d131      	bne.n	8008b02 <USBD_SetAddress+0x76>
 8008a9e:	683b      	ldr	r3, [r7, #0]
 8008aa0:	88db      	ldrh	r3, [r3, #6]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d12d      	bne.n	8008b02 <USBD_SetAddress+0x76>
 8008aa6:	683b      	ldr	r3, [r7, #0]
 8008aa8:	885b      	ldrh	r3, [r3, #2]
 8008aaa:	2b7f      	cmp	r3, #127	; 0x7f
 8008aac:	d829      	bhi.n	8008b02 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008aae:	683b      	ldr	r3, [r7, #0]
 8008ab0:	885b      	ldrh	r3, [r3, #2]
 8008ab2:	b2db      	uxtb	r3, r3
 8008ab4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008ab8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ac0:	b2db      	uxtb	r3, r3
 8008ac2:	2b03      	cmp	r3, #3
 8008ac4:	d104      	bne.n	8008ad0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8008ac6:	6839      	ldr	r1, [r7, #0]
 8008ac8:	6878      	ldr	r0, [r7, #4]
 8008aca:	f000 f9bc 	bl	8008e46 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ace:	e01d      	b.n	8008b0c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	7bfa      	ldrb	r2, [r7, #15]
 8008ad4:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008ad8:	7bfb      	ldrb	r3, [r7, #15]
 8008ada:	4619      	mov	r1, r3
 8008adc:	6878      	ldr	r0, [r7, #4]
 8008ade:	f000 fedf 	bl	80098a0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008ae2:	6878      	ldr	r0, [r7, #4]
 8008ae4:	f000 fa7a 	bl	8008fdc <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008ae8:	7bfb      	ldrb	r3, [r7, #15]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d004      	beq.n	8008af8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	2202      	movs	r2, #2
 8008af2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008af6:	e009      	b.n	8008b0c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2201      	movs	r2, #1
 8008afc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b00:	e004      	b.n	8008b0c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008b02:	6839      	ldr	r1, [r7, #0]
 8008b04:	6878      	ldr	r0, [r7, #4]
 8008b06:	f000 f99e 	bl	8008e46 <USBD_CtlError>
  }
}
 8008b0a:	bf00      	nop
 8008b0c:	bf00      	nop
 8008b0e:	3710      	adds	r7, #16
 8008b10:	46bd      	mov	sp, r7
 8008b12:	bd80      	pop	{r7, pc}

08008b14 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b14:	b580      	push	{r7, lr}
 8008b16:	b084      	sub	sp, #16
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	6078      	str	r0, [r7, #4]
 8008b1c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008b1e:	2300      	movs	r3, #0
 8008b20:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008b22:	683b      	ldr	r3, [r7, #0]
 8008b24:	885b      	ldrh	r3, [r3, #2]
 8008b26:	b2da      	uxtb	r2, r3
 8008b28:	4b4e      	ldr	r3, [pc, #312]	; (8008c64 <USBD_SetConfig+0x150>)
 8008b2a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008b2c:	4b4d      	ldr	r3, [pc, #308]	; (8008c64 <USBD_SetConfig+0x150>)
 8008b2e:	781b      	ldrb	r3, [r3, #0]
 8008b30:	2b01      	cmp	r3, #1
 8008b32:	d905      	bls.n	8008b40 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008b34:	6839      	ldr	r1, [r7, #0]
 8008b36:	6878      	ldr	r0, [r7, #4]
 8008b38:	f000 f985 	bl	8008e46 <USBD_CtlError>
    return USBD_FAIL;
 8008b3c:	2303      	movs	r3, #3
 8008b3e:	e08c      	b.n	8008c5a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b46:	b2db      	uxtb	r3, r3
 8008b48:	2b02      	cmp	r3, #2
 8008b4a:	d002      	beq.n	8008b52 <USBD_SetConfig+0x3e>
 8008b4c:	2b03      	cmp	r3, #3
 8008b4e:	d029      	beq.n	8008ba4 <USBD_SetConfig+0x90>
 8008b50:	e075      	b.n	8008c3e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008b52:	4b44      	ldr	r3, [pc, #272]	; (8008c64 <USBD_SetConfig+0x150>)
 8008b54:	781b      	ldrb	r3, [r3, #0]
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d020      	beq.n	8008b9c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8008b5a:	4b42      	ldr	r3, [pc, #264]	; (8008c64 <USBD_SetConfig+0x150>)
 8008b5c:	781b      	ldrb	r3, [r3, #0]
 8008b5e:	461a      	mov	r2, r3
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008b64:	4b3f      	ldr	r3, [pc, #252]	; (8008c64 <USBD_SetConfig+0x150>)
 8008b66:	781b      	ldrb	r3, [r3, #0]
 8008b68:	4619      	mov	r1, r3
 8008b6a:	6878      	ldr	r0, [r7, #4]
 8008b6c:	f7fe ffe1 	bl	8007b32 <USBD_SetClassConfig>
 8008b70:	4603      	mov	r3, r0
 8008b72:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008b74:	7bfb      	ldrb	r3, [r7, #15]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d008      	beq.n	8008b8c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8008b7a:	6839      	ldr	r1, [r7, #0]
 8008b7c:	6878      	ldr	r0, [r7, #4]
 8008b7e:	f000 f962 	bl	8008e46 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	2202      	movs	r2, #2
 8008b86:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008b8a:	e065      	b.n	8008c58 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008b8c:	6878      	ldr	r0, [r7, #4]
 8008b8e:	f000 fa25 	bl	8008fdc <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	2203      	movs	r2, #3
 8008b96:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8008b9a:	e05d      	b.n	8008c58 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008b9c:	6878      	ldr	r0, [r7, #4]
 8008b9e:	f000 fa1d 	bl	8008fdc <USBD_CtlSendStatus>
      break;
 8008ba2:	e059      	b.n	8008c58 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008ba4:	4b2f      	ldr	r3, [pc, #188]	; (8008c64 <USBD_SetConfig+0x150>)
 8008ba6:	781b      	ldrb	r3, [r3, #0]
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d112      	bne.n	8008bd2 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	2202      	movs	r2, #2
 8008bb0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8008bb4:	4b2b      	ldr	r3, [pc, #172]	; (8008c64 <USBD_SetConfig+0x150>)
 8008bb6:	781b      	ldrb	r3, [r3, #0]
 8008bb8:	461a      	mov	r2, r3
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008bbe:	4b29      	ldr	r3, [pc, #164]	; (8008c64 <USBD_SetConfig+0x150>)
 8008bc0:	781b      	ldrb	r3, [r3, #0]
 8008bc2:	4619      	mov	r1, r3
 8008bc4:	6878      	ldr	r0, [r7, #4]
 8008bc6:	f7fe ffd0 	bl	8007b6a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008bca:	6878      	ldr	r0, [r7, #4]
 8008bcc:	f000 fa06 	bl	8008fdc <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008bd0:	e042      	b.n	8008c58 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8008bd2:	4b24      	ldr	r3, [pc, #144]	; (8008c64 <USBD_SetConfig+0x150>)
 8008bd4:	781b      	ldrb	r3, [r3, #0]
 8008bd6:	461a      	mov	r2, r3
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	685b      	ldr	r3, [r3, #4]
 8008bdc:	429a      	cmp	r2, r3
 8008bde:	d02a      	beq.n	8008c36 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	685b      	ldr	r3, [r3, #4]
 8008be4:	b2db      	uxtb	r3, r3
 8008be6:	4619      	mov	r1, r3
 8008be8:	6878      	ldr	r0, [r7, #4]
 8008bea:	f7fe ffbe 	bl	8007b6a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008bee:	4b1d      	ldr	r3, [pc, #116]	; (8008c64 <USBD_SetConfig+0x150>)
 8008bf0:	781b      	ldrb	r3, [r3, #0]
 8008bf2:	461a      	mov	r2, r3
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008bf8:	4b1a      	ldr	r3, [pc, #104]	; (8008c64 <USBD_SetConfig+0x150>)
 8008bfa:	781b      	ldrb	r3, [r3, #0]
 8008bfc:	4619      	mov	r1, r3
 8008bfe:	6878      	ldr	r0, [r7, #4]
 8008c00:	f7fe ff97 	bl	8007b32 <USBD_SetClassConfig>
 8008c04:	4603      	mov	r3, r0
 8008c06:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008c08:	7bfb      	ldrb	r3, [r7, #15]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d00f      	beq.n	8008c2e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8008c0e:	6839      	ldr	r1, [r7, #0]
 8008c10:	6878      	ldr	r0, [r7, #4]
 8008c12:	f000 f918 	bl	8008e46 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	685b      	ldr	r3, [r3, #4]
 8008c1a:	b2db      	uxtb	r3, r3
 8008c1c:	4619      	mov	r1, r3
 8008c1e:	6878      	ldr	r0, [r7, #4]
 8008c20:	f7fe ffa3 	bl	8007b6a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	2202      	movs	r2, #2
 8008c28:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8008c2c:	e014      	b.n	8008c58 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008c2e:	6878      	ldr	r0, [r7, #4]
 8008c30:	f000 f9d4 	bl	8008fdc <USBD_CtlSendStatus>
      break;
 8008c34:	e010      	b.n	8008c58 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008c36:	6878      	ldr	r0, [r7, #4]
 8008c38:	f000 f9d0 	bl	8008fdc <USBD_CtlSendStatus>
      break;
 8008c3c:	e00c      	b.n	8008c58 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8008c3e:	6839      	ldr	r1, [r7, #0]
 8008c40:	6878      	ldr	r0, [r7, #4]
 8008c42:	f000 f900 	bl	8008e46 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008c46:	4b07      	ldr	r3, [pc, #28]	; (8008c64 <USBD_SetConfig+0x150>)
 8008c48:	781b      	ldrb	r3, [r3, #0]
 8008c4a:	4619      	mov	r1, r3
 8008c4c:	6878      	ldr	r0, [r7, #4]
 8008c4e:	f7fe ff8c 	bl	8007b6a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008c52:	2303      	movs	r3, #3
 8008c54:	73fb      	strb	r3, [r7, #15]
      break;
 8008c56:	bf00      	nop
  }

  return ret;
 8008c58:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	3710      	adds	r7, #16
 8008c5e:	46bd      	mov	sp, r7
 8008c60:	bd80      	pop	{r7, pc}
 8008c62:	bf00      	nop
 8008c64:	200003dc 	.word	0x200003dc

08008c68 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008c68:	b580      	push	{r7, lr}
 8008c6a:	b082      	sub	sp, #8
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
 8008c70:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008c72:	683b      	ldr	r3, [r7, #0]
 8008c74:	88db      	ldrh	r3, [r3, #6]
 8008c76:	2b01      	cmp	r3, #1
 8008c78:	d004      	beq.n	8008c84 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008c7a:	6839      	ldr	r1, [r7, #0]
 8008c7c:	6878      	ldr	r0, [r7, #4]
 8008c7e:	f000 f8e2 	bl	8008e46 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008c82:	e023      	b.n	8008ccc <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c8a:	b2db      	uxtb	r3, r3
 8008c8c:	2b02      	cmp	r3, #2
 8008c8e:	dc02      	bgt.n	8008c96 <USBD_GetConfig+0x2e>
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	dc03      	bgt.n	8008c9c <USBD_GetConfig+0x34>
 8008c94:	e015      	b.n	8008cc2 <USBD_GetConfig+0x5a>
 8008c96:	2b03      	cmp	r3, #3
 8008c98:	d00b      	beq.n	8008cb2 <USBD_GetConfig+0x4a>
 8008c9a:	e012      	b.n	8008cc2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	3308      	adds	r3, #8
 8008ca6:	2201      	movs	r2, #1
 8008ca8:	4619      	mov	r1, r3
 8008caa:	6878      	ldr	r0, [r7, #4]
 8008cac:	f000 f93c 	bl	8008f28 <USBD_CtlSendData>
        break;
 8008cb0:	e00c      	b.n	8008ccc <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	3304      	adds	r3, #4
 8008cb6:	2201      	movs	r2, #1
 8008cb8:	4619      	mov	r1, r3
 8008cba:	6878      	ldr	r0, [r7, #4]
 8008cbc:	f000 f934 	bl	8008f28 <USBD_CtlSendData>
        break;
 8008cc0:	e004      	b.n	8008ccc <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008cc2:	6839      	ldr	r1, [r7, #0]
 8008cc4:	6878      	ldr	r0, [r7, #4]
 8008cc6:	f000 f8be 	bl	8008e46 <USBD_CtlError>
        break;
 8008cca:	bf00      	nop
}
 8008ccc:	bf00      	nop
 8008cce:	3708      	adds	r7, #8
 8008cd0:	46bd      	mov	sp, r7
 8008cd2:	bd80      	pop	{r7, pc}

08008cd4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	b082      	sub	sp, #8
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
 8008cdc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ce4:	b2db      	uxtb	r3, r3
 8008ce6:	3b01      	subs	r3, #1
 8008ce8:	2b02      	cmp	r3, #2
 8008cea:	d81e      	bhi.n	8008d2a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008cec:	683b      	ldr	r3, [r7, #0]
 8008cee:	88db      	ldrh	r3, [r3, #6]
 8008cf0:	2b02      	cmp	r3, #2
 8008cf2:	d004      	beq.n	8008cfe <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008cf4:	6839      	ldr	r1, [r7, #0]
 8008cf6:	6878      	ldr	r0, [r7, #4]
 8008cf8:	f000 f8a5 	bl	8008e46 <USBD_CtlError>
        break;
 8008cfc:	e01a      	b.n	8008d34 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	2201      	movs	r2, #1
 8008d02:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d005      	beq.n	8008d1a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	68db      	ldr	r3, [r3, #12]
 8008d12:	f043 0202 	orr.w	r2, r3, #2
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	330c      	adds	r3, #12
 8008d1e:	2202      	movs	r2, #2
 8008d20:	4619      	mov	r1, r3
 8008d22:	6878      	ldr	r0, [r7, #4]
 8008d24:	f000 f900 	bl	8008f28 <USBD_CtlSendData>
      break;
 8008d28:	e004      	b.n	8008d34 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008d2a:	6839      	ldr	r1, [r7, #0]
 8008d2c:	6878      	ldr	r0, [r7, #4]
 8008d2e:	f000 f88a 	bl	8008e46 <USBD_CtlError>
      break;
 8008d32:	bf00      	nop
  }
}
 8008d34:	bf00      	nop
 8008d36:	3708      	adds	r7, #8
 8008d38:	46bd      	mov	sp, r7
 8008d3a:	bd80      	pop	{r7, pc}

08008d3c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d3c:	b580      	push	{r7, lr}
 8008d3e:	b082      	sub	sp, #8
 8008d40:	af00      	add	r7, sp, #0
 8008d42:	6078      	str	r0, [r7, #4]
 8008d44:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008d46:	683b      	ldr	r3, [r7, #0]
 8008d48:	885b      	ldrh	r3, [r3, #2]
 8008d4a:	2b01      	cmp	r3, #1
 8008d4c:	d107      	bne.n	8008d5e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2201      	movs	r2, #1
 8008d52:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008d56:	6878      	ldr	r0, [r7, #4]
 8008d58:	f000 f940 	bl	8008fdc <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008d5c:	e013      	b.n	8008d86 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008d5e:	683b      	ldr	r3, [r7, #0]
 8008d60:	885b      	ldrh	r3, [r3, #2]
 8008d62:	2b02      	cmp	r3, #2
 8008d64:	d10b      	bne.n	8008d7e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8008d66:	683b      	ldr	r3, [r7, #0]
 8008d68:	889b      	ldrh	r3, [r3, #4]
 8008d6a:	0a1b      	lsrs	r3, r3, #8
 8008d6c:	b29b      	uxth	r3, r3
 8008d6e:	b2da      	uxtb	r2, r3
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8008d76:	6878      	ldr	r0, [r7, #4]
 8008d78:	f000 f930 	bl	8008fdc <USBD_CtlSendStatus>
}
 8008d7c:	e003      	b.n	8008d86 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8008d7e:	6839      	ldr	r1, [r7, #0]
 8008d80:	6878      	ldr	r0, [r7, #4]
 8008d82:	f000 f860 	bl	8008e46 <USBD_CtlError>
}
 8008d86:	bf00      	nop
 8008d88:	3708      	adds	r7, #8
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	bd80      	pop	{r7, pc}

08008d8e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d8e:	b580      	push	{r7, lr}
 8008d90:	b082      	sub	sp, #8
 8008d92:	af00      	add	r7, sp, #0
 8008d94:	6078      	str	r0, [r7, #4]
 8008d96:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008d9e:	b2db      	uxtb	r3, r3
 8008da0:	3b01      	subs	r3, #1
 8008da2:	2b02      	cmp	r3, #2
 8008da4:	d80b      	bhi.n	8008dbe <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008da6:	683b      	ldr	r3, [r7, #0]
 8008da8:	885b      	ldrh	r3, [r3, #2]
 8008daa:	2b01      	cmp	r3, #1
 8008dac:	d10c      	bne.n	8008dc8 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	2200      	movs	r2, #0
 8008db2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008db6:	6878      	ldr	r0, [r7, #4]
 8008db8:	f000 f910 	bl	8008fdc <USBD_CtlSendStatus>
      }
      break;
 8008dbc:	e004      	b.n	8008dc8 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008dbe:	6839      	ldr	r1, [r7, #0]
 8008dc0:	6878      	ldr	r0, [r7, #4]
 8008dc2:	f000 f840 	bl	8008e46 <USBD_CtlError>
      break;
 8008dc6:	e000      	b.n	8008dca <USBD_ClrFeature+0x3c>
      break;
 8008dc8:	bf00      	nop
  }
}
 8008dca:	bf00      	nop
 8008dcc:	3708      	adds	r7, #8
 8008dce:	46bd      	mov	sp, r7
 8008dd0:	bd80      	pop	{r7, pc}

08008dd2 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008dd2:	b580      	push	{r7, lr}
 8008dd4:	b084      	sub	sp, #16
 8008dd6:	af00      	add	r7, sp, #0
 8008dd8:	6078      	str	r0, [r7, #4]
 8008dda:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008ddc:	683b      	ldr	r3, [r7, #0]
 8008dde:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	781a      	ldrb	r2, [r3, #0]
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	3301      	adds	r3, #1
 8008dec:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	781a      	ldrb	r2, [r3, #0]
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	3301      	adds	r3, #1
 8008dfa:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008dfc:	68f8      	ldr	r0, [r7, #12]
 8008dfe:	f7ff fa41 	bl	8008284 <SWAPBYTE>
 8008e02:	4603      	mov	r3, r0
 8008e04:	461a      	mov	r2, r3
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	3301      	adds	r3, #1
 8008e0e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	3301      	adds	r3, #1
 8008e14:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008e16:	68f8      	ldr	r0, [r7, #12]
 8008e18:	f7ff fa34 	bl	8008284 <SWAPBYTE>
 8008e1c:	4603      	mov	r3, r0
 8008e1e:	461a      	mov	r2, r3
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	3301      	adds	r3, #1
 8008e28:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	3301      	adds	r3, #1
 8008e2e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008e30:	68f8      	ldr	r0, [r7, #12]
 8008e32:	f7ff fa27 	bl	8008284 <SWAPBYTE>
 8008e36:	4603      	mov	r3, r0
 8008e38:	461a      	mov	r2, r3
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	80da      	strh	r2, [r3, #6]
}
 8008e3e:	bf00      	nop
 8008e40:	3710      	adds	r7, #16
 8008e42:	46bd      	mov	sp, r7
 8008e44:	bd80      	pop	{r7, pc}

08008e46 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e46:	b580      	push	{r7, lr}
 8008e48:	b082      	sub	sp, #8
 8008e4a:	af00      	add	r7, sp, #0
 8008e4c:	6078      	str	r0, [r7, #4]
 8008e4e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008e50:	2180      	movs	r1, #128	; 0x80
 8008e52:	6878      	ldr	r0, [r7, #4]
 8008e54:	f000 fcba 	bl	80097cc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008e58:	2100      	movs	r1, #0
 8008e5a:	6878      	ldr	r0, [r7, #4]
 8008e5c:	f000 fcb6 	bl	80097cc <USBD_LL_StallEP>
}
 8008e60:	bf00      	nop
 8008e62:	3708      	adds	r7, #8
 8008e64:	46bd      	mov	sp, r7
 8008e66:	bd80      	pop	{r7, pc}

08008e68 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b086      	sub	sp, #24
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	60f8      	str	r0, [r7, #12]
 8008e70:	60b9      	str	r1, [r7, #8]
 8008e72:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008e74:	2300      	movs	r3, #0
 8008e76:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d036      	beq.n	8008eec <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8008e82:	6938      	ldr	r0, [r7, #16]
 8008e84:	f000 f836 	bl	8008ef4 <USBD_GetLen>
 8008e88:	4603      	mov	r3, r0
 8008e8a:	3301      	adds	r3, #1
 8008e8c:	b29b      	uxth	r3, r3
 8008e8e:	005b      	lsls	r3, r3, #1
 8008e90:	b29a      	uxth	r2, r3
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008e96:	7dfb      	ldrb	r3, [r7, #23]
 8008e98:	68ba      	ldr	r2, [r7, #8]
 8008e9a:	4413      	add	r3, r2
 8008e9c:	687a      	ldr	r2, [r7, #4]
 8008e9e:	7812      	ldrb	r2, [r2, #0]
 8008ea0:	701a      	strb	r2, [r3, #0]
  idx++;
 8008ea2:	7dfb      	ldrb	r3, [r7, #23]
 8008ea4:	3301      	adds	r3, #1
 8008ea6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008ea8:	7dfb      	ldrb	r3, [r7, #23]
 8008eaa:	68ba      	ldr	r2, [r7, #8]
 8008eac:	4413      	add	r3, r2
 8008eae:	2203      	movs	r2, #3
 8008eb0:	701a      	strb	r2, [r3, #0]
  idx++;
 8008eb2:	7dfb      	ldrb	r3, [r7, #23]
 8008eb4:	3301      	adds	r3, #1
 8008eb6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008eb8:	e013      	b.n	8008ee2 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8008eba:	7dfb      	ldrb	r3, [r7, #23]
 8008ebc:	68ba      	ldr	r2, [r7, #8]
 8008ebe:	4413      	add	r3, r2
 8008ec0:	693a      	ldr	r2, [r7, #16]
 8008ec2:	7812      	ldrb	r2, [r2, #0]
 8008ec4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008ec6:	693b      	ldr	r3, [r7, #16]
 8008ec8:	3301      	adds	r3, #1
 8008eca:	613b      	str	r3, [r7, #16]
    idx++;
 8008ecc:	7dfb      	ldrb	r3, [r7, #23]
 8008ece:	3301      	adds	r3, #1
 8008ed0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008ed2:	7dfb      	ldrb	r3, [r7, #23]
 8008ed4:	68ba      	ldr	r2, [r7, #8]
 8008ed6:	4413      	add	r3, r2
 8008ed8:	2200      	movs	r2, #0
 8008eda:	701a      	strb	r2, [r3, #0]
    idx++;
 8008edc:	7dfb      	ldrb	r3, [r7, #23]
 8008ede:	3301      	adds	r3, #1
 8008ee0:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008ee2:	693b      	ldr	r3, [r7, #16]
 8008ee4:	781b      	ldrb	r3, [r3, #0]
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d1e7      	bne.n	8008eba <USBD_GetString+0x52>
 8008eea:	e000      	b.n	8008eee <USBD_GetString+0x86>
    return;
 8008eec:	bf00      	nop
  }
}
 8008eee:	3718      	adds	r7, #24
 8008ef0:	46bd      	mov	sp, r7
 8008ef2:	bd80      	pop	{r7, pc}

08008ef4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008ef4:	b480      	push	{r7}
 8008ef6:	b085      	sub	sp, #20
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008efc:	2300      	movs	r3, #0
 8008efe:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008f04:	e005      	b.n	8008f12 <USBD_GetLen+0x1e>
  {
    len++;
 8008f06:	7bfb      	ldrb	r3, [r7, #15]
 8008f08:	3301      	adds	r3, #1
 8008f0a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008f0c:	68bb      	ldr	r3, [r7, #8]
 8008f0e:	3301      	adds	r3, #1
 8008f10:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008f12:	68bb      	ldr	r3, [r7, #8]
 8008f14:	781b      	ldrb	r3, [r3, #0]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d1f5      	bne.n	8008f06 <USBD_GetLen+0x12>
  }

  return len;
 8008f1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f1c:	4618      	mov	r0, r3
 8008f1e:	3714      	adds	r7, #20
 8008f20:	46bd      	mov	sp, r7
 8008f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f26:	4770      	bx	lr

08008f28 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008f28:	b580      	push	{r7, lr}
 8008f2a:	b084      	sub	sp, #16
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	60f8      	str	r0, [r7, #12]
 8008f30:	60b9      	str	r1, [r7, #8]
 8008f32:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	2202      	movs	r2, #2
 8008f38:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	687a      	ldr	r2, [r7, #4]
 8008f40:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	687a      	ldr	r2, [r7, #4]
 8008f46:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	68ba      	ldr	r2, [r7, #8]
 8008f4c:	2100      	movs	r1, #0
 8008f4e:	68f8      	ldr	r0, [r7, #12]
 8008f50:	f000 fcc5 	bl	80098de <USBD_LL_Transmit>

  return USBD_OK;
 8008f54:	2300      	movs	r3, #0
}
 8008f56:	4618      	mov	r0, r3
 8008f58:	3710      	adds	r7, #16
 8008f5a:	46bd      	mov	sp, r7
 8008f5c:	bd80      	pop	{r7, pc}

08008f5e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008f5e:	b580      	push	{r7, lr}
 8008f60:	b084      	sub	sp, #16
 8008f62:	af00      	add	r7, sp, #0
 8008f64:	60f8      	str	r0, [r7, #12]
 8008f66:	60b9      	str	r1, [r7, #8]
 8008f68:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	68ba      	ldr	r2, [r7, #8]
 8008f6e:	2100      	movs	r1, #0
 8008f70:	68f8      	ldr	r0, [r7, #12]
 8008f72:	f000 fcb4 	bl	80098de <USBD_LL_Transmit>

  return USBD_OK;
 8008f76:	2300      	movs	r3, #0
}
 8008f78:	4618      	mov	r0, r3
 8008f7a:	3710      	adds	r7, #16
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	bd80      	pop	{r7, pc}

08008f80 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008f80:	b580      	push	{r7, lr}
 8008f82:	b084      	sub	sp, #16
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	60f8      	str	r0, [r7, #12]
 8008f88:	60b9      	str	r1, [r7, #8]
 8008f8a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	2203      	movs	r2, #3
 8008f90:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	687a      	ldr	r2, [r7, #4]
 8008f98:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	687a      	ldr	r2, [r7, #4]
 8008fa0:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	68ba      	ldr	r2, [r7, #8]
 8008fa8:	2100      	movs	r1, #0
 8008faa:	68f8      	ldr	r0, [r7, #12]
 8008fac:	f000 fcb8 	bl	8009920 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008fb0:	2300      	movs	r3, #0
}
 8008fb2:	4618      	mov	r0, r3
 8008fb4:	3710      	adds	r7, #16
 8008fb6:	46bd      	mov	sp, r7
 8008fb8:	bd80      	pop	{r7, pc}

08008fba <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008fba:	b580      	push	{r7, lr}
 8008fbc:	b084      	sub	sp, #16
 8008fbe:	af00      	add	r7, sp, #0
 8008fc0:	60f8      	str	r0, [r7, #12]
 8008fc2:	60b9      	str	r1, [r7, #8]
 8008fc4:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	68ba      	ldr	r2, [r7, #8]
 8008fca:	2100      	movs	r1, #0
 8008fcc:	68f8      	ldr	r0, [r7, #12]
 8008fce:	f000 fca7 	bl	8009920 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008fd2:	2300      	movs	r3, #0
}
 8008fd4:	4618      	mov	r0, r3
 8008fd6:	3710      	adds	r7, #16
 8008fd8:	46bd      	mov	sp, r7
 8008fda:	bd80      	pop	{r7, pc}

08008fdc <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008fdc:	b580      	push	{r7, lr}
 8008fde:	b082      	sub	sp, #8
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	2204      	movs	r2, #4
 8008fe8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008fec:	2300      	movs	r3, #0
 8008fee:	2200      	movs	r2, #0
 8008ff0:	2100      	movs	r1, #0
 8008ff2:	6878      	ldr	r0, [r7, #4]
 8008ff4:	f000 fc73 	bl	80098de <USBD_LL_Transmit>

  return USBD_OK;
 8008ff8:	2300      	movs	r3, #0
}
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	3708      	adds	r7, #8
 8008ffe:	46bd      	mov	sp, r7
 8009000:	bd80      	pop	{r7, pc}

08009002 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009002:	b580      	push	{r7, lr}
 8009004:	b082      	sub	sp, #8
 8009006:	af00      	add	r7, sp, #0
 8009008:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	2205      	movs	r2, #5
 800900e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009012:	2300      	movs	r3, #0
 8009014:	2200      	movs	r2, #0
 8009016:	2100      	movs	r1, #0
 8009018:	6878      	ldr	r0, [r7, #4]
 800901a:	f000 fc81 	bl	8009920 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800901e:	2300      	movs	r3, #0
}
 8009020:	4618      	mov	r0, r3
 8009022:	3708      	adds	r7, #8
 8009024:	46bd      	mov	sp, r7
 8009026:	bd80      	pop	{r7, pc}

08009028 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009028:	b580      	push	{r7, lr}
 800902a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800902c:	2200      	movs	r2, #0
 800902e:	4912      	ldr	r1, [pc, #72]	; (8009078 <MX_USB_DEVICE_Init+0x50>)
 8009030:	4812      	ldr	r0, [pc, #72]	; (800907c <MX_USB_DEVICE_Init+0x54>)
 8009032:	f7fe fd01 	bl	8007a38 <USBD_Init>
 8009036:	4603      	mov	r3, r0
 8009038:	2b00      	cmp	r3, #0
 800903a:	d001      	beq.n	8009040 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800903c:	f7f7 fd8c 	bl	8000b58 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009040:	490f      	ldr	r1, [pc, #60]	; (8009080 <MX_USB_DEVICE_Init+0x58>)
 8009042:	480e      	ldr	r0, [pc, #56]	; (800907c <MX_USB_DEVICE_Init+0x54>)
 8009044:	f7fe fd28 	bl	8007a98 <USBD_RegisterClass>
 8009048:	4603      	mov	r3, r0
 800904a:	2b00      	cmp	r3, #0
 800904c:	d001      	beq.n	8009052 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800904e:	f7f7 fd83 	bl	8000b58 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8009052:	490c      	ldr	r1, [pc, #48]	; (8009084 <MX_USB_DEVICE_Init+0x5c>)
 8009054:	4809      	ldr	r0, [pc, #36]	; (800907c <MX_USB_DEVICE_Init+0x54>)
 8009056:	f7fe fc5f 	bl	8007918 <USBD_CDC_RegisterInterface>
 800905a:	4603      	mov	r3, r0
 800905c:	2b00      	cmp	r3, #0
 800905e:	d001      	beq.n	8009064 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009060:	f7f7 fd7a 	bl	8000b58 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009064:	4805      	ldr	r0, [pc, #20]	; (800907c <MX_USB_DEVICE_Init+0x54>)
 8009066:	f7fe fd4d 	bl	8007b04 <USBD_Start>
 800906a:	4603      	mov	r3, r0
 800906c:	2b00      	cmp	r3, #0
 800906e:	d001      	beq.n	8009074 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009070:	f7f7 fd72 	bl	8000b58 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009074:	bf00      	nop
 8009076:	bd80      	pop	{r7, pc}
 8009078:	200000e8 	.word	0x200000e8
 800907c:	200003e0 	.word	0x200003e0
 8009080:	20000054 	.word	0x20000054
 8009084:	200000d4 	.word	0x200000d4

08009088 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009088:	b580      	push	{r7, lr}
 800908a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800908c:	2200      	movs	r2, #0
 800908e:	4905      	ldr	r1, [pc, #20]	; (80090a4 <CDC_Init_FS+0x1c>)
 8009090:	4805      	ldr	r0, [pc, #20]	; (80090a8 <CDC_Init_FS+0x20>)
 8009092:	f7fe fc5b 	bl	800794c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8009096:	4905      	ldr	r1, [pc, #20]	; (80090ac <CDC_Init_FS+0x24>)
 8009098:	4803      	ldr	r0, [pc, #12]	; (80090a8 <CDC_Init_FS+0x20>)
 800909a:	f7fe fc79 	bl	8007990 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800909e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80090a0:	4618      	mov	r0, r3
 80090a2:	bd80      	pop	{r7, pc}
 80090a4:	20000ebc 	.word	0x20000ebc
 80090a8:	200003e0 	.word	0x200003e0
 80090ac:	200006bc 	.word	0x200006bc

080090b0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80090b0:	b480      	push	{r7}
 80090b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80090b4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80090b6:	4618      	mov	r0, r3
 80090b8:	46bd      	mov	sp, r7
 80090ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090be:	4770      	bx	lr

080090c0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80090c0:	b480      	push	{r7}
 80090c2:	b083      	sub	sp, #12
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	4603      	mov	r3, r0
 80090c8:	6039      	str	r1, [r7, #0]
 80090ca:	71fb      	strb	r3, [r7, #7]
 80090cc:	4613      	mov	r3, r2
 80090ce:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80090d0:	79fb      	ldrb	r3, [r7, #7]
 80090d2:	2b23      	cmp	r3, #35	; 0x23
 80090d4:	d84a      	bhi.n	800916c <CDC_Control_FS+0xac>
 80090d6:	a201      	add	r2, pc, #4	; (adr r2, 80090dc <CDC_Control_FS+0x1c>)
 80090d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090dc:	0800916d 	.word	0x0800916d
 80090e0:	0800916d 	.word	0x0800916d
 80090e4:	0800916d 	.word	0x0800916d
 80090e8:	0800916d 	.word	0x0800916d
 80090ec:	0800916d 	.word	0x0800916d
 80090f0:	0800916d 	.word	0x0800916d
 80090f4:	0800916d 	.word	0x0800916d
 80090f8:	0800916d 	.word	0x0800916d
 80090fc:	0800916d 	.word	0x0800916d
 8009100:	0800916d 	.word	0x0800916d
 8009104:	0800916d 	.word	0x0800916d
 8009108:	0800916d 	.word	0x0800916d
 800910c:	0800916d 	.word	0x0800916d
 8009110:	0800916d 	.word	0x0800916d
 8009114:	0800916d 	.word	0x0800916d
 8009118:	0800916d 	.word	0x0800916d
 800911c:	0800916d 	.word	0x0800916d
 8009120:	0800916d 	.word	0x0800916d
 8009124:	0800916d 	.word	0x0800916d
 8009128:	0800916d 	.word	0x0800916d
 800912c:	0800916d 	.word	0x0800916d
 8009130:	0800916d 	.word	0x0800916d
 8009134:	0800916d 	.word	0x0800916d
 8009138:	0800916d 	.word	0x0800916d
 800913c:	0800916d 	.word	0x0800916d
 8009140:	0800916d 	.word	0x0800916d
 8009144:	0800916d 	.word	0x0800916d
 8009148:	0800916d 	.word	0x0800916d
 800914c:	0800916d 	.word	0x0800916d
 8009150:	0800916d 	.word	0x0800916d
 8009154:	0800916d 	.word	0x0800916d
 8009158:	0800916d 	.word	0x0800916d
 800915c:	0800916d 	.word	0x0800916d
 8009160:	0800916d 	.word	0x0800916d
 8009164:	0800916d 	.word	0x0800916d
 8009168:	0800916d 	.word	0x0800916d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800916c:	bf00      	nop
  }

  return (USBD_OK);
 800916e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009170:	4618      	mov	r0, r3
 8009172:	370c      	adds	r7, #12
 8009174:	46bd      	mov	sp, r7
 8009176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917a:	4770      	bx	lr

0800917c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800917c:	b580      	push	{r7, lr}
 800917e:	b082      	sub	sp, #8
 8009180:	af00      	add	r7, sp, #0
 8009182:	6078      	str	r0, [r7, #4]
 8009184:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009186:	6879      	ldr	r1, [r7, #4]
 8009188:	4805      	ldr	r0, [pc, #20]	; (80091a0 <CDC_Receive_FS+0x24>)
 800918a:	f7fe fc01 	bl	8007990 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800918e:	4804      	ldr	r0, [pc, #16]	; (80091a0 <CDC_Receive_FS+0x24>)
 8009190:	f7fe fc1c 	bl	80079cc <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009194:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009196:	4618      	mov	r0, r3
 8009198:	3708      	adds	r7, #8
 800919a:	46bd      	mov	sp, r7
 800919c:	bd80      	pop	{r7, pc}
 800919e:	bf00      	nop
 80091a0:	200003e0 	.word	0x200003e0

080091a4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80091a4:	b480      	push	{r7}
 80091a6:	b087      	sub	sp, #28
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	60f8      	str	r0, [r7, #12]
 80091ac:	60b9      	str	r1, [r7, #8]
 80091ae:	4613      	mov	r3, r2
 80091b0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80091b2:	2300      	movs	r3, #0
 80091b4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80091b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80091ba:	4618      	mov	r0, r3
 80091bc:	371c      	adds	r7, #28
 80091be:	46bd      	mov	sp, r7
 80091c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c4:	4770      	bx	lr
	...

080091c8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80091c8:	b480      	push	{r7}
 80091ca:	b083      	sub	sp, #12
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	4603      	mov	r3, r0
 80091d0:	6039      	str	r1, [r7, #0]
 80091d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	2212      	movs	r2, #18
 80091d8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80091da:	4b03      	ldr	r3, [pc, #12]	; (80091e8 <USBD_FS_DeviceDescriptor+0x20>)
}
 80091dc:	4618      	mov	r0, r3
 80091de:	370c      	adds	r7, #12
 80091e0:	46bd      	mov	sp, r7
 80091e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e6:	4770      	bx	lr
 80091e8:	20000104 	.word	0x20000104

080091ec <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80091ec:	b480      	push	{r7}
 80091ee:	b083      	sub	sp, #12
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	4603      	mov	r3, r0
 80091f4:	6039      	str	r1, [r7, #0]
 80091f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80091f8:	683b      	ldr	r3, [r7, #0]
 80091fa:	2204      	movs	r2, #4
 80091fc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80091fe:	4b03      	ldr	r3, [pc, #12]	; (800920c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009200:	4618      	mov	r0, r3
 8009202:	370c      	adds	r7, #12
 8009204:	46bd      	mov	sp, r7
 8009206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800920a:	4770      	bx	lr
 800920c:	20000118 	.word	0x20000118

08009210 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009210:	b580      	push	{r7, lr}
 8009212:	b082      	sub	sp, #8
 8009214:	af00      	add	r7, sp, #0
 8009216:	4603      	mov	r3, r0
 8009218:	6039      	str	r1, [r7, #0]
 800921a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800921c:	79fb      	ldrb	r3, [r7, #7]
 800921e:	2b00      	cmp	r3, #0
 8009220:	d105      	bne.n	800922e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009222:	683a      	ldr	r2, [r7, #0]
 8009224:	4907      	ldr	r1, [pc, #28]	; (8009244 <USBD_FS_ProductStrDescriptor+0x34>)
 8009226:	4808      	ldr	r0, [pc, #32]	; (8009248 <USBD_FS_ProductStrDescriptor+0x38>)
 8009228:	f7ff fe1e 	bl	8008e68 <USBD_GetString>
 800922c:	e004      	b.n	8009238 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800922e:	683a      	ldr	r2, [r7, #0]
 8009230:	4904      	ldr	r1, [pc, #16]	; (8009244 <USBD_FS_ProductStrDescriptor+0x34>)
 8009232:	4805      	ldr	r0, [pc, #20]	; (8009248 <USBD_FS_ProductStrDescriptor+0x38>)
 8009234:	f7ff fe18 	bl	8008e68 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009238:	4b02      	ldr	r3, [pc, #8]	; (8009244 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800923a:	4618      	mov	r0, r3
 800923c:	3708      	adds	r7, #8
 800923e:	46bd      	mov	sp, r7
 8009240:	bd80      	pop	{r7, pc}
 8009242:	bf00      	nop
 8009244:	200016bc 	.word	0x200016bc
 8009248:	0800a3e0 	.word	0x0800a3e0

0800924c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800924c:	b580      	push	{r7, lr}
 800924e:	b082      	sub	sp, #8
 8009250:	af00      	add	r7, sp, #0
 8009252:	4603      	mov	r3, r0
 8009254:	6039      	str	r1, [r7, #0]
 8009256:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009258:	683a      	ldr	r2, [r7, #0]
 800925a:	4904      	ldr	r1, [pc, #16]	; (800926c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800925c:	4804      	ldr	r0, [pc, #16]	; (8009270 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800925e:	f7ff fe03 	bl	8008e68 <USBD_GetString>
  return USBD_StrDesc;
 8009262:	4b02      	ldr	r3, [pc, #8]	; (800926c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009264:	4618      	mov	r0, r3
 8009266:	3708      	adds	r7, #8
 8009268:	46bd      	mov	sp, r7
 800926a:	bd80      	pop	{r7, pc}
 800926c:	200016bc 	.word	0x200016bc
 8009270:	0800a3f8 	.word	0x0800a3f8

08009274 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009274:	b580      	push	{r7, lr}
 8009276:	b082      	sub	sp, #8
 8009278:	af00      	add	r7, sp, #0
 800927a:	4603      	mov	r3, r0
 800927c:	6039      	str	r1, [r7, #0]
 800927e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009280:	683b      	ldr	r3, [r7, #0]
 8009282:	221a      	movs	r2, #26
 8009284:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009286:	f000 f843 	bl	8009310 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800928a:	4b02      	ldr	r3, [pc, #8]	; (8009294 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800928c:	4618      	mov	r0, r3
 800928e:	3708      	adds	r7, #8
 8009290:	46bd      	mov	sp, r7
 8009292:	bd80      	pop	{r7, pc}
 8009294:	2000011c 	.word	0x2000011c

08009298 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009298:	b580      	push	{r7, lr}
 800929a:	b082      	sub	sp, #8
 800929c:	af00      	add	r7, sp, #0
 800929e:	4603      	mov	r3, r0
 80092a0:	6039      	str	r1, [r7, #0]
 80092a2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80092a4:	79fb      	ldrb	r3, [r7, #7]
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d105      	bne.n	80092b6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80092aa:	683a      	ldr	r2, [r7, #0]
 80092ac:	4907      	ldr	r1, [pc, #28]	; (80092cc <USBD_FS_ConfigStrDescriptor+0x34>)
 80092ae:	4808      	ldr	r0, [pc, #32]	; (80092d0 <USBD_FS_ConfigStrDescriptor+0x38>)
 80092b0:	f7ff fdda 	bl	8008e68 <USBD_GetString>
 80092b4:	e004      	b.n	80092c0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80092b6:	683a      	ldr	r2, [r7, #0]
 80092b8:	4904      	ldr	r1, [pc, #16]	; (80092cc <USBD_FS_ConfigStrDescriptor+0x34>)
 80092ba:	4805      	ldr	r0, [pc, #20]	; (80092d0 <USBD_FS_ConfigStrDescriptor+0x38>)
 80092bc:	f7ff fdd4 	bl	8008e68 <USBD_GetString>
  }
  return USBD_StrDesc;
 80092c0:	4b02      	ldr	r3, [pc, #8]	; (80092cc <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80092c2:	4618      	mov	r0, r3
 80092c4:	3708      	adds	r7, #8
 80092c6:	46bd      	mov	sp, r7
 80092c8:	bd80      	pop	{r7, pc}
 80092ca:	bf00      	nop
 80092cc:	200016bc 	.word	0x200016bc
 80092d0:	0800a40c 	.word	0x0800a40c

080092d4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80092d4:	b580      	push	{r7, lr}
 80092d6:	b082      	sub	sp, #8
 80092d8:	af00      	add	r7, sp, #0
 80092da:	4603      	mov	r3, r0
 80092dc:	6039      	str	r1, [r7, #0]
 80092de:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80092e0:	79fb      	ldrb	r3, [r7, #7]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d105      	bne.n	80092f2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80092e6:	683a      	ldr	r2, [r7, #0]
 80092e8:	4907      	ldr	r1, [pc, #28]	; (8009308 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80092ea:	4808      	ldr	r0, [pc, #32]	; (800930c <USBD_FS_InterfaceStrDescriptor+0x38>)
 80092ec:	f7ff fdbc 	bl	8008e68 <USBD_GetString>
 80092f0:	e004      	b.n	80092fc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80092f2:	683a      	ldr	r2, [r7, #0]
 80092f4:	4904      	ldr	r1, [pc, #16]	; (8009308 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80092f6:	4805      	ldr	r0, [pc, #20]	; (800930c <USBD_FS_InterfaceStrDescriptor+0x38>)
 80092f8:	f7ff fdb6 	bl	8008e68 <USBD_GetString>
  }
  return USBD_StrDesc;
 80092fc:	4b02      	ldr	r3, [pc, #8]	; (8009308 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80092fe:	4618      	mov	r0, r3
 8009300:	3708      	adds	r7, #8
 8009302:	46bd      	mov	sp, r7
 8009304:	bd80      	pop	{r7, pc}
 8009306:	bf00      	nop
 8009308:	200016bc 	.word	0x200016bc
 800930c:	0800a418 	.word	0x0800a418

08009310 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009310:	b580      	push	{r7, lr}
 8009312:	b084      	sub	sp, #16
 8009314:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009316:	4b0f      	ldr	r3, [pc, #60]	; (8009354 <Get_SerialNum+0x44>)
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800931c:	4b0e      	ldr	r3, [pc, #56]	; (8009358 <Get_SerialNum+0x48>)
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009322:	4b0e      	ldr	r3, [pc, #56]	; (800935c <Get_SerialNum+0x4c>)
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009328:	68fa      	ldr	r2, [r7, #12]
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	4413      	add	r3, r2
 800932e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	2b00      	cmp	r3, #0
 8009334:	d009      	beq.n	800934a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009336:	2208      	movs	r2, #8
 8009338:	4909      	ldr	r1, [pc, #36]	; (8009360 <Get_SerialNum+0x50>)
 800933a:	68f8      	ldr	r0, [r7, #12]
 800933c:	f000 f814 	bl	8009368 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009340:	2204      	movs	r2, #4
 8009342:	4908      	ldr	r1, [pc, #32]	; (8009364 <Get_SerialNum+0x54>)
 8009344:	68b8      	ldr	r0, [r7, #8]
 8009346:	f000 f80f 	bl	8009368 <IntToUnicode>
  }
}
 800934a:	bf00      	nop
 800934c:	3710      	adds	r7, #16
 800934e:	46bd      	mov	sp, r7
 8009350:	bd80      	pop	{r7, pc}
 8009352:	bf00      	nop
 8009354:	1fff7a10 	.word	0x1fff7a10
 8009358:	1fff7a14 	.word	0x1fff7a14
 800935c:	1fff7a18 	.word	0x1fff7a18
 8009360:	2000011e 	.word	0x2000011e
 8009364:	2000012e 	.word	0x2000012e

08009368 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009368:	b480      	push	{r7}
 800936a:	b087      	sub	sp, #28
 800936c:	af00      	add	r7, sp, #0
 800936e:	60f8      	str	r0, [r7, #12]
 8009370:	60b9      	str	r1, [r7, #8]
 8009372:	4613      	mov	r3, r2
 8009374:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009376:	2300      	movs	r3, #0
 8009378:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800937a:	2300      	movs	r3, #0
 800937c:	75fb      	strb	r3, [r7, #23]
 800937e:	e027      	b.n	80093d0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	0f1b      	lsrs	r3, r3, #28
 8009384:	2b09      	cmp	r3, #9
 8009386:	d80b      	bhi.n	80093a0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	0f1b      	lsrs	r3, r3, #28
 800938c:	b2da      	uxtb	r2, r3
 800938e:	7dfb      	ldrb	r3, [r7, #23]
 8009390:	005b      	lsls	r3, r3, #1
 8009392:	4619      	mov	r1, r3
 8009394:	68bb      	ldr	r3, [r7, #8]
 8009396:	440b      	add	r3, r1
 8009398:	3230      	adds	r2, #48	; 0x30
 800939a:	b2d2      	uxtb	r2, r2
 800939c:	701a      	strb	r2, [r3, #0]
 800939e:	e00a      	b.n	80093b6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	0f1b      	lsrs	r3, r3, #28
 80093a4:	b2da      	uxtb	r2, r3
 80093a6:	7dfb      	ldrb	r3, [r7, #23]
 80093a8:	005b      	lsls	r3, r3, #1
 80093aa:	4619      	mov	r1, r3
 80093ac:	68bb      	ldr	r3, [r7, #8]
 80093ae:	440b      	add	r3, r1
 80093b0:	3237      	adds	r2, #55	; 0x37
 80093b2:	b2d2      	uxtb	r2, r2
 80093b4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	011b      	lsls	r3, r3, #4
 80093ba:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80093bc:	7dfb      	ldrb	r3, [r7, #23]
 80093be:	005b      	lsls	r3, r3, #1
 80093c0:	3301      	adds	r3, #1
 80093c2:	68ba      	ldr	r2, [r7, #8]
 80093c4:	4413      	add	r3, r2
 80093c6:	2200      	movs	r2, #0
 80093c8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80093ca:	7dfb      	ldrb	r3, [r7, #23]
 80093cc:	3301      	adds	r3, #1
 80093ce:	75fb      	strb	r3, [r7, #23]
 80093d0:	7dfa      	ldrb	r2, [r7, #23]
 80093d2:	79fb      	ldrb	r3, [r7, #7]
 80093d4:	429a      	cmp	r2, r3
 80093d6:	d3d3      	bcc.n	8009380 <IntToUnicode+0x18>
  }
}
 80093d8:	bf00      	nop
 80093da:	bf00      	nop
 80093dc:	371c      	adds	r7, #28
 80093de:	46bd      	mov	sp, r7
 80093e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e4:	4770      	bx	lr
	...

080093e8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b08a      	sub	sp, #40	; 0x28
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80093f0:	f107 0314 	add.w	r3, r7, #20
 80093f4:	2200      	movs	r2, #0
 80093f6:	601a      	str	r2, [r3, #0]
 80093f8:	605a      	str	r2, [r3, #4]
 80093fa:	609a      	str	r2, [r3, #8]
 80093fc:	60da      	str	r2, [r3, #12]
 80093fe:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009408:	d13a      	bne.n	8009480 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800940a:	2300      	movs	r3, #0
 800940c:	613b      	str	r3, [r7, #16]
 800940e:	4b1e      	ldr	r3, [pc, #120]	; (8009488 <HAL_PCD_MspInit+0xa0>)
 8009410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009412:	4a1d      	ldr	r2, [pc, #116]	; (8009488 <HAL_PCD_MspInit+0xa0>)
 8009414:	f043 0301 	orr.w	r3, r3, #1
 8009418:	6313      	str	r3, [r2, #48]	; 0x30
 800941a:	4b1b      	ldr	r3, [pc, #108]	; (8009488 <HAL_PCD_MspInit+0xa0>)
 800941c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800941e:	f003 0301 	and.w	r3, r3, #1
 8009422:	613b      	str	r3, [r7, #16]
 8009424:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8009426:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800942a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800942c:	2302      	movs	r3, #2
 800942e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009430:	2300      	movs	r3, #0
 8009432:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009434:	2303      	movs	r3, #3
 8009436:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009438:	230a      	movs	r3, #10
 800943a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800943c:	f107 0314 	add.w	r3, r7, #20
 8009440:	4619      	mov	r1, r3
 8009442:	4812      	ldr	r0, [pc, #72]	; (800948c <HAL_PCD_MspInit+0xa4>)
 8009444:	f7f7 fffa 	bl	800143c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009448:	4b0f      	ldr	r3, [pc, #60]	; (8009488 <HAL_PCD_MspInit+0xa0>)
 800944a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800944c:	4a0e      	ldr	r2, [pc, #56]	; (8009488 <HAL_PCD_MspInit+0xa0>)
 800944e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009452:	6353      	str	r3, [r2, #52]	; 0x34
 8009454:	2300      	movs	r3, #0
 8009456:	60fb      	str	r3, [r7, #12]
 8009458:	4b0b      	ldr	r3, [pc, #44]	; (8009488 <HAL_PCD_MspInit+0xa0>)
 800945a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800945c:	4a0a      	ldr	r2, [pc, #40]	; (8009488 <HAL_PCD_MspInit+0xa0>)
 800945e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009462:	6453      	str	r3, [r2, #68]	; 0x44
 8009464:	4b08      	ldr	r3, [pc, #32]	; (8009488 <HAL_PCD_MspInit+0xa0>)
 8009466:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009468:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800946c:	60fb      	str	r3, [r7, #12]
 800946e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009470:	2200      	movs	r2, #0
 8009472:	2100      	movs	r1, #0
 8009474:	2043      	movs	r0, #67	; 0x43
 8009476:	f7f7 ff18 	bl	80012aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800947a:	2043      	movs	r0, #67	; 0x43
 800947c:	f7f7 ff31 	bl	80012e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009480:	bf00      	nop
 8009482:	3728      	adds	r7, #40	; 0x28
 8009484:	46bd      	mov	sp, r7
 8009486:	bd80      	pop	{r7, pc}
 8009488:	40023800 	.word	0x40023800
 800948c:	40020000 	.word	0x40020000

08009490 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009490:	b580      	push	{r7, lr}
 8009492:	b082      	sub	sp, #8
 8009494:	af00      	add	r7, sp, #0
 8009496:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	; 0x4e0
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	f203 439c 	addw	r3, r3, #1180	; 0x49c
 80094a4:	4619      	mov	r1, r3
 80094a6:	4610      	mov	r0, r2
 80094a8:	f7fe fb79 	bl	8007b9e <USBD_LL_SetupStage>
}
 80094ac:	bf00      	nop
 80094ae:	3708      	adds	r7, #8
 80094b0:	46bd      	mov	sp, r7
 80094b2:	bd80      	pop	{r7, pc}

080094b4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094b4:	b580      	push	{r7, lr}
 80094b6:	b082      	sub	sp, #8
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
 80094bc:	460b      	mov	r3, r1
 80094be:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	; 0x4e0
 80094c6:	78fa      	ldrb	r2, [r7, #3]
 80094c8:	6879      	ldr	r1, [r7, #4]
 80094ca:	4613      	mov	r3, r2
 80094cc:	00db      	lsls	r3, r3, #3
 80094ce:	4413      	add	r3, r2
 80094d0:	009b      	lsls	r3, r3, #2
 80094d2:	440b      	add	r3, r1
 80094d4:	f503 7318 	add.w	r3, r3, #608	; 0x260
 80094d8:	681a      	ldr	r2, [r3, #0]
 80094da:	78fb      	ldrb	r3, [r7, #3]
 80094dc:	4619      	mov	r1, r3
 80094de:	f7fe fbb3 	bl	8007c48 <USBD_LL_DataOutStage>
}
 80094e2:	bf00      	nop
 80094e4:	3708      	adds	r7, #8
 80094e6:	46bd      	mov	sp, r7
 80094e8:	bd80      	pop	{r7, pc}

080094ea <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094ea:	b580      	push	{r7, lr}
 80094ec:	b082      	sub	sp, #8
 80094ee:	af00      	add	r7, sp, #0
 80094f0:	6078      	str	r0, [r7, #4]
 80094f2:	460b      	mov	r3, r1
 80094f4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	; 0x4e0
 80094fc:	78fa      	ldrb	r2, [r7, #3]
 80094fe:	6879      	ldr	r1, [r7, #4]
 8009500:	4613      	mov	r3, r2
 8009502:	00db      	lsls	r3, r3, #3
 8009504:	4413      	add	r3, r2
 8009506:	009b      	lsls	r3, r3, #2
 8009508:	440b      	add	r3, r1
 800950a:	3320      	adds	r3, #32
 800950c:	681a      	ldr	r2, [r3, #0]
 800950e:	78fb      	ldrb	r3, [r7, #3]
 8009510:	4619      	mov	r1, r3
 8009512:	f7fe fc4c 	bl	8007dae <USBD_LL_DataInStage>
}
 8009516:	bf00      	nop
 8009518:	3708      	adds	r7, #8
 800951a:	46bd      	mov	sp, r7
 800951c:	bd80      	pop	{r7, pc}

0800951e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800951e:	b580      	push	{r7, lr}
 8009520:	b082      	sub	sp, #8
 8009522:	af00      	add	r7, sp, #0
 8009524:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800952c:	4618      	mov	r0, r3
 800952e:	f7fe fd86 	bl	800803e <USBD_LL_SOF>
}
 8009532:	bf00      	nop
 8009534:	3708      	adds	r7, #8
 8009536:	46bd      	mov	sp, r7
 8009538:	bd80      	pop	{r7, pc}

0800953a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800953a:	b580      	push	{r7, lr}
 800953c:	b084      	sub	sp, #16
 800953e:	af00      	add	r7, sp, #0
 8009540:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009542:	2301      	movs	r3, #1
 8009544:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	79db      	ldrb	r3, [r3, #7]
 800954a:	2b00      	cmp	r3, #0
 800954c:	d102      	bne.n	8009554 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800954e:	2300      	movs	r3, #0
 8009550:	73fb      	strb	r3, [r7, #15]
 8009552:	e008      	b.n	8009566 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	79db      	ldrb	r3, [r3, #7]
 8009558:	2b02      	cmp	r3, #2
 800955a:	d102      	bne.n	8009562 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800955c:	2301      	movs	r3, #1
 800955e:	73fb      	strb	r3, [r7, #15]
 8009560:	e001      	b.n	8009566 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8009562:	f7f7 faf9 	bl	8000b58 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800956c:	7bfa      	ldrb	r2, [r7, #15]
 800956e:	4611      	mov	r1, r2
 8009570:	4618      	mov	r0, r3
 8009572:	f7fe fd20 	bl	8007fb6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800957c:	4618      	mov	r0, r3
 800957e:	f7fe fcc8 	bl	8007f12 <USBD_LL_Reset>
}
 8009582:	bf00      	nop
 8009584:	3710      	adds	r7, #16
 8009586:	46bd      	mov	sp, r7
 8009588:	bd80      	pop	{r7, pc}
	...

0800958c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800958c:	b580      	push	{r7, lr}
 800958e:	b082      	sub	sp, #8
 8009590:	af00      	add	r7, sp, #0
 8009592:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800959a:	4618      	mov	r0, r3
 800959c:	f7fe fd1b 	bl	8007fd6 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	687a      	ldr	r2, [r7, #4]
 80095ac:	6812      	ldr	r2, [r2, #0]
 80095ae:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80095b2:	f043 0301 	orr.w	r3, r3, #1
 80095b6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	7adb      	ldrb	r3, [r3, #11]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d005      	beq.n	80095cc <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80095c0:	4b04      	ldr	r3, [pc, #16]	; (80095d4 <HAL_PCD_SuspendCallback+0x48>)
 80095c2:	691b      	ldr	r3, [r3, #16]
 80095c4:	4a03      	ldr	r2, [pc, #12]	; (80095d4 <HAL_PCD_SuspendCallback+0x48>)
 80095c6:	f043 0306 	orr.w	r3, r3, #6
 80095ca:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80095cc:	bf00      	nop
 80095ce:	3708      	adds	r7, #8
 80095d0:	46bd      	mov	sp, r7
 80095d2:	bd80      	pop	{r7, pc}
 80095d4:	e000ed00 	.word	0xe000ed00

080095d8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095d8:	b580      	push	{r7, lr}
 80095da:	b082      	sub	sp, #8
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 80095e6:	4618      	mov	r0, r3
 80095e8:	f7fe fd11 	bl	800800e <USBD_LL_Resume>
}
 80095ec:	bf00      	nop
 80095ee:	3708      	adds	r7, #8
 80095f0:	46bd      	mov	sp, r7
 80095f2:	bd80      	pop	{r7, pc}

080095f4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095f4:	b580      	push	{r7, lr}
 80095f6:	b082      	sub	sp, #8
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	6078      	str	r0, [r7, #4]
 80095fc:	460b      	mov	r3, r1
 80095fe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8009606:	78fa      	ldrb	r2, [r7, #3]
 8009608:	4611      	mov	r1, r2
 800960a:	4618      	mov	r0, r3
 800960c:	f7fe fd69 	bl	80080e2 <USBD_LL_IsoOUTIncomplete>
}
 8009610:	bf00      	nop
 8009612:	3708      	adds	r7, #8
 8009614:	46bd      	mov	sp, r7
 8009616:	bd80      	pop	{r7, pc}

08009618 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009618:	b580      	push	{r7, lr}
 800961a:	b082      	sub	sp, #8
 800961c:	af00      	add	r7, sp, #0
 800961e:	6078      	str	r0, [r7, #4]
 8009620:	460b      	mov	r3, r1
 8009622:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800962a:	78fa      	ldrb	r2, [r7, #3]
 800962c:	4611      	mov	r1, r2
 800962e:	4618      	mov	r0, r3
 8009630:	f7fe fd25 	bl	800807e <USBD_LL_IsoINIncomplete>
}
 8009634:	bf00      	nop
 8009636:	3708      	adds	r7, #8
 8009638:	46bd      	mov	sp, r7
 800963a:	bd80      	pop	{r7, pc}

0800963c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800963c:	b580      	push	{r7, lr}
 800963e:	b082      	sub	sp, #8
 8009640:	af00      	add	r7, sp, #0
 8009642:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800964a:	4618      	mov	r0, r3
 800964c:	f7fe fd7b 	bl	8008146 <USBD_LL_DevConnected>
}
 8009650:	bf00      	nop
 8009652:	3708      	adds	r7, #8
 8009654:	46bd      	mov	sp, r7
 8009656:	bd80      	pop	{r7, pc}

08009658 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009658:	b580      	push	{r7, lr}
 800965a:	b082      	sub	sp, #8
 800965c:	af00      	add	r7, sp, #0
 800965e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8009666:	4618      	mov	r0, r3
 8009668:	f7fe fd78 	bl	800815c <USBD_LL_DevDisconnected>
}
 800966c:	bf00      	nop
 800966e:	3708      	adds	r7, #8
 8009670:	46bd      	mov	sp, r7
 8009672:	bd80      	pop	{r7, pc}

08009674 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b082      	sub	sp, #8
 8009678:	af00      	add	r7, sp, #0
 800967a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	781b      	ldrb	r3, [r3, #0]
 8009680:	2b00      	cmp	r3, #0
 8009682:	d13c      	bne.n	80096fe <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009684:	4a20      	ldr	r2, [pc, #128]	; (8009708 <USBD_LL_Init+0x94>)
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	f8c2 34e0 	str.w	r3, [r2, #1248]	; 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	4a1e      	ldr	r2, [pc, #120]	; (8009708 <USBD_LL_Init+0x94>)
 8009690:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009694:	4b1c      	ldr	r3, [pc, #112]	; (8009708 <USBD_LL_Init+0x94>)
 8009696:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800969a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800969c:	4b1a      	ldr	r3, [pc, #104]	; (8009708 <USBD_LL_Init+0x94>)
 800969e:	2204      	movs	r2, #4
 80096a0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80096a2:	4b19      	ldr	r3, [pc, #100]	; (8009708 <USBD_LL_Init+0x94>)
 80096a4:	2202      	movs	r2, #2
 80096a6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80096a8:	4b17      	ldr	r3, [pc, #92]	; (8009708 <USBD_LL_Init+0x94>)
 80096aa:	2200      	movs	r2, #0
 80096ac:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80096ae:	4b16      	ldr	r3, [pc, #88]	; (8009708 <USBD_LL_Init+0x94>)
 80096b0:	2202      	movs	r2, #2
 80096b2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80096b4:	4b14      	ldr	r3, [pc, #80]	; (8009708 <USBD_LL_Init+0x94>)
 80096b6:	2200      	movs	r2, #0
 80096b8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80096ba:	4b13      	ldr	r3, [pc, #76]	; (8009708 <USBD_LL_Init+0x94>)
 80096bc:	2200      	movs	r2, #0
 80096be:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80096c0:	4b11      	ldr	r3, [pc, #68]	; (8009708 <USBD_LL_Init+0x94>)
 80096c2:	2200      	movs	r2, #0
 80096c4:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80096c6:	4b10      	ldr	r3, [pc, #64]	; (8009708 <USBD_LL_Init+0x94>)
 80096c8:	2200      	movs	r2, #0
 80096ca:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80096cc:	4b0e      	ldr	r3, [pc, #56]	; (8009708 <USBD_LL_Init+0x94>)
 80096ce:	2200      	movs	r2, #0
 80096d0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80096d2:	480d      	ldr	r0, [pc, #52]	; (8009708 <USBD_LL_Init+0x94>)
 80096d4:	f7f8 f87f 	bl	80017d6 <HAL_PCD_Init>
 80096d8:	4603      	mov	r3, r0
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d001      	beq.n	80096e2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 80096de:	f7f7 fa3b 	bl	8000b58 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80096e2:	2180      	movs	r1, #128	; 0x80
 80096e4:	4808      	ldr	r0, [pc, #32]	; (8009708 <USBD_LL_Init+0x94>)
 80096e6:	f7f9 faaa 	bl	8002c3e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80096ea:	2240      	movs	r2, #64	; 0x40
 80096ec:	2100      	movs	r1, #0
 80096ee:	4806      	ldr	r0, [pc, #24]	; (8009708 <USBD_LL_Init+0x94>)
 80096f0:	f7f9 fa5e 	bl	8002bb0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80096f4:	2280      	movs	r2, #128	; 0x80
 80096f6:	2101      	movs	r1, #1
 80096f8:	4803      	ldr	r0, [pc, #12]	; (8009708 <USBD_LL_Init+0x94>)
 80096fa:	f7f9 fa59 	bl	8002bb0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80096fe:	2300      	movs	r3, #0
}
 8009700:	4618      	mov	r0, r3
 8009702:	3708      	adds	r7, #8
 8009704:	46bd      	mov	sp, r7
 8009706:	bd80      	pop	{r7, pc}
 8009708:	200018bc 	.word	0x200018bc

0800970c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800970c:	b580      	push	{r7, lr}
 800970e:	b084      	sub	sp, #16
 8009710:	af00      	add	r7, sp, #0
 8009712:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009714:	2300      	movs	r3, #0
 8009716:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009718:	2300      	movs	r3, #0
 800971a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009722:	4618      	mov	r0, r3
 8009724:	f7f8 f966 	bl	80019f4 <HAL_PCD_Start>
 8009728:	4603      	mov	r3, r0
 800972a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800972c:	7bfb      	ldrb	r3, [r7, #15]
 800972e:	4618      	mov	r0, r3
 8009730:	f000 f942 	bl	80099b8 <USBD_Get_USB_Status>
 8009734:	4603      	mov	r3, r0
 8009736:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009738:	7bbb      	ldrb	r3, [r7, #14]
}
 800973a:	4618      	mov	r0, r3
 800973c:	3710      	adds	r7, #16
 800973e:	46bd      	mov	sp, r7
 8009740:	bd80      	pop	{r7, pc}

08009742 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009742:	b580      	push	{r7, lr}
 8009744:	b084      	sub	sp, #16
 8009746:	af00      	add	r7, sp, #0
 8009748:	6078      	str	r0, [r7, #4]
 800974a:	4608      	mov	r0, r1
 800974c:	4611      	mov	r1, r2
 800974e:	461a      	mov	r2, r3
 8009750:	4603      	mov	r3, r0
 8009752:	70fb      	strb	r3, [r7, #3]
 8009754:	460b      	mov	r3, r1
 8009756:	70bb      	strb	r3, [r7, #2]
 8009758:	4613      	mov	r3, r2
 800975a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800975c:	2300      	movs	r3, #0
 800975e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009760:	2300      	movs	r3, #0
 8009762:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800976a:	78bb      	ldrb	r3, [r7, #2]
 800976c:	883a      	ldrh	r2, [r7, #0]
 800976e:	78f9      	ldrb	r1, [r7, #3]
 8009770:	f7f8 fe3a 	bl	80023e8 <HAL_PCD_EP_Open>
 8009774:	4603      	mov	r3, r0
 8009776:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009778:	7bfb      	ldrb	r3, [r7, #15]
 800977a:	4618      	mov	r0, r3
 800977c:	f000 f91c 	bl	80099b8 <USBD_Get_USB_Status>
 8009780:	4603      	mov	r3, r0
 8009782:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009784:	7bbb      	ldrb	r3, [r7, #14]
}
 8009786:	4618      	mov	r0, r3
 8009788:	3710      	adds	r7, #16
 800978a:	46bd      	mov	sp, r7
 800978c:	bd80      	pop	{r7, pc}

0800978e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800978e:	b580      	push	{r7, lr}
 8009790:	b084      	sub	sp, #16
 8009792:	af00      	add	r7, sp, #0
 8009794:	6078      	str	r0, [r7, #4]
 8009796:	460b      	mov	r3, r1
 8009798:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800979a:	2300      	movs	r3, #0
 800979c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800979e:	2300      	movs	r3, #0
 80097a0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80097a8:	78fa      	ldrb	r2, [r7, #3]
 80097aa:	4611      	mov	r1, r2
 80097ac:	4618      	mov	r0, r3
 80097ae:	f7f8 fe83 	bl	80024b8 <HAL_PCD_EP_Close>
 80097b2:	4603      	mov	r3, r0
 80097b4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80097b6:	7bfb      	ldrb	r3, [r7, #15]
 80097b8:	4618      	mov	r0, r3
 80097ba:	f000 f8fd 	bl	80099b8 <USBD_Get_USB_Status>
 80097be:	4603      	mov	r3, r0
 80097c0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80097c2:	7bbb      	ldrb	r3, [r7, #14]
}
 80097c4:	4618      	mov	r0, r3
 80097c6:	3710      	adds	r7, #16
 80097c8:	46bd      	mov	sp, r7
 80097ca:	bd80      	pop	{r7, pc}

080097cc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80097cc:	b580      	push	{r7, lr}
 80097ce:	b084      	sub	sp, #16
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	6078      	str	r0, [r7, #4]
 80097d4:	460b      	mov	r3, r1
 80097d6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80097d8:	2300      	movs	r3, #0
 80097da:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80097dc:	2300      	movs	r3, #0
 80097de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80097e6:	78fa      	ldrb	r2, [r7, #3]
 80097e8:	4611      	mov	r1, r2
 80097ea:	4618      	mov	r0, r3
 80097ec:	f7f8 ff3b 	bl	8002666 <HAL_PCD_EP_SetStall>
 80097f0:	4603      	mov	r3, r0
 80097f2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80097f4:	7bfb      	ldrb	r3, [r7, #15]
 80097f6:	4618      	mov	r0, r3
 80097f8:	f000 f8de 	bl	80099b8 <USBD_Get_USB_Status>
 80097fc:	4603      	mov	r3, r0
 80097fe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009800:	7bbb      	ldrb	r3, [r7, #14]
}
 8009802:	4618      	mov	r0, r3
 8009804:	3710      	adds	r7, #16
 8009806:	46bd      	mov	sp, r7
 8009808:	bd80      	pop	{r7, pc}

0800980a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800980a:	b580      	push	{r7, lr}
 800980c:	b084      	sub	sp, #16
 800980e:	af00      	add	r7, sp, #0
 8009810:	6078      	str	r0, [r7, #4]
 8009812:	460b      	mov	r3, r1
 8009814:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009816:	2300      	movs	r3, #0
 8009818:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800981a:	2300      	movs	r3, #0
 800981c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009824:	78fa      	ldrb	r2, [r7, #3]
 8009826:	4611      	mov	r1, r2
 8009828:	4618      	mov	r0, r3
 800982a:	f7f8 ff7f 	bl	800272c <HAL_PCD_EP_ClrStall>
 800982e:	4603      	mov	r3, r0
 8009830:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009832:	7bfb      	ldrb	r3, [r7, #15]
 8009834:	4618      	mov	r0, r3
 8009836:	f000 f8bf 	bl	80099b8 <USBD_Get_USB_Status>
 800983a:	4603      	mov	r3, r0
 800983c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800983e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009840:	4618      	mov	r0, r3
 8009842:	3710      	adds	r7, #16
 8009844:	46bd      	mov	sp, r7
 8009846:	bd80      	pop	{r7, pc}

08009848 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009848:	b480      	push	{r7}
 800984a:	b085      	sub	sp, #20
 800984c:	af00      	add	r7, sp, #0
 800984e:	6078      	str	r0, [r7, #4]
 8009850:	460b      	mov	r3, r1
 8009852:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800985a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800985c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009860:	2b00      	cmp	r3, #0
 8009862:	da0b      	bge.n	800987c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009864:	78fb      	ldrb	r3, [r7, #3]
 8009866:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800986a:	68f9      	ldr	r1, [r7, #12]
 800986c:	4613      	mov	r3, r2
 800986e:	00db      	lsls	r3, r3, #3
 8009870:	4413      	add	r3, r2
 8009872:	009b      	lsls	r3, r3, #2
 8009874:	440b      	add	r3, r1
 8009876:	3316      	adds	r3, #22
 8009878:	781b      	ldrb	r3, [r3, #0]
 800987a:	e00b      	b.n	8009894 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800987c:	78fb      	ldrb	r3, [r7, #3]
 800987e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009882:	68f9      	ldr	r1, [r7, #12]
 8009884:	4613      	mov	r3, r2
 8009886:	00db      	lsls	r3, r3, #3
 8009888:	4413      	add	r3, r2
 800988a:	009b      	lsls	r3, r3, #2
 800988c:	440b      	add	r3, r1
 800988e:	f203 2356 	addw	r3, r3, #598	; 0x256
 8009892:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009894:	4618      	mov	r0, r3
 8009896:	3714      	adds	r7, #20
 8009898:	46bd      	mov	sp, r7
 800989a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800989e:	4770      	bx	lr

080098a0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b084      	sub	sp, #16
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	6078      	str	r0, [r7, #4]
 80098a8:	460b      	mov	r3, r1
 80098aa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80098ac:	2300      	movs	r3, #0
 80098ae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80098b0:	2300      	movs	r3, #0
 80098b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80098ba:	78fa      	ldrb	r2, [r7, #3]
 80098bc:	4611      	mov	r1, r2
 80098be:	4618      	mov	r0, r3
 80098c0:	f7f8 fd6e 	bl	80023a0 <HAL_PCD_SetAddress>
 80098c4:	4603      	mov	r3, r0
 80098c6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80098c8:	7bfb      	ldrb	r3, [r7, #15]
 80098ca:	4618      	mov	r0, r3
 80098cc:	f000 f874 	bl	80099b8 <USBD_Get_USB_Status>
 80098d0:	4603      	mov	r3, r0
 80098d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80098d4:	7bbb      	ldrb	r3, [r7, #14]
}
 80098d6:	4618      	mov	r0, r3
 80098d8:	3710      	adds	r7, #16
 80098da:	46bd      	mov	sp, r7
 80098dc:	bd80      	pop	{r7, pc}

080098de <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80098de:	b580      	push	{r7, lr}
 80098e0:	b086      	sub	sp, #24
 80098e2:	af00      	add	r7, sp, #0
 80098e4:	60f8      	str	r0, [r7, #12]
 80098e6:	607a      	str	r2, [r7, #4]
 80098e8:	603b      	str	r3, [r7, #0]
 80098ea:	460b      	mov	r3, r1
 80098ec:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80098ee:	2300      	movs	r3, #0
 80098f0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80098f2:	2300      	movs	r3, #0
 80098f4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80098fc:	7af9      	ldrb	r1, [r7, #11]
 80098fe:	683b      	ldr	r3, [r7, #0]
 8009900:	687a      	ldr	r2, [r7, #4]
 8009902:	f7f8 fe76 	bl	80025f2 <HAL_PCD_EP_Transmit>
 8009906:	4603      	mov	r3, r0
 8009908:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800990a:	7dfb      	ldrb	r3, [r7, #23]
 800990c:	4618      	mov	r0, r3
 800990e:	f000 f853 	bl	80099b8 <USBD_Get_USB_Status>
 8009912:	4603      	mov	r3, r0
 8009914:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009916:	7dbb      	ldrb	r3, [r7, #22]
}
 8009918:	4618      	mov	r0, r3
 800991a:	3718      	adds	r7, #24
 800991c:	46bd      	mov	sp, r7
 800991e:	bd80      	pop	{r7, pc}

08009920 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009920:	b580      	push	{r7, lr}
 8009922:	b086      	sub	sp, #24
 8009924:	af00      	add	r7, sp, #0
 8009926:	60f8      	str	r0, [r7, #12]
 8009928:	607a      	str	r2, [r7, #4]
 800992a:	603b      	str	r3, [r7, #0]
 800992c:	460b      	mov	r3, r1
 800992e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009930:	2300      	movs	r3, #0
 8009932:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009934:	2300      	movs	r3, #0
 8009936:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800993e:	7af9      	ldrb	r1, [r7, #11]
 8009940:	683b      	ldr	r3, [r7, #0]
 8009942:	687a      	ldr	r2, [r7, #4]
 8009944:	f7f8 fe02 	bl	800254c <HAL_PCD_EP_Receive>
 8009948:	4603      	mov	r3, r0
 800994a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800994c:	7dfb      	ldrb	r3, [r7, #23]
 800994e:	4618      	mov	r0, r3
 8009950:	f000 f832 	bl	80099b8 <USBD_Get_USB_Status>
 8009954:	4603      	mov	r3, r0
 8009956:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009958:	7dbb      	ldrb	r3, [r7, #22]
}
 800995a:	4618      	mov	r0, r3
 800995c:	3718      	adds	r7, #24
 800995e:	46bd      	mov	sp, r7
 8009960:	bd80      	pop	{r7, pc}

08009962 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009962:	b580      	push	{r7, lr}
 8009964:	b082      	sub	sp, #8
 8009966:	af00      	add	r7, sp, #0
 8009968:	6078      	str	r0, [r7, #4]
 800996a:	460b      	mov	r3, r1
 800996c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009974:	78fa      	ldrb	r2, [r7, #3]
 8009976:	4611      	mov	r1, r2
 8009978:	4618      	mov	r0, r3
 800997a:	f7f8 fe22 	bl	80025c2 <HAL_PCD_EP_GetRxCount>
 800997e:	4603      	mov	r3, r0
}
 8009980:	4618      	mov	r0, r3
 8009982:	3708      	adds	r7, #8
 8009984:	46bd      	mov	sp, r7
 8009986:	bd80      	pop	{r7, pc}

08009988 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009988:	b480      	push	{r7}
 800998a:	b083      	sub	sp, #12
 800998c:	af00      	add	r7, sp, #0
 800998e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009990:	4b03      	ldr	r3, [pc, #12]	; (80099a0 <USBD_static_malloc+0x18>)
}
 8009992:	4618      	mov	r0, r3
 8009994:	370c      	adds	r7, #12
 8009996:	46bd      	mov	sp, r7
 8009998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800999c:	4770      	bx	lr
 800999e:	bf00      	nop
 80099a0:	20001da0 	.word	0x20001da0

080099a4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80099a4:	b480      	push	{r7}
 80099a6:	b083      	sub	sp, #12
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]

}
 80099ac:	bf00      	nop
 80099ae:	370c      	adds	r7, #12
 80099b0:	46bd      	mov	sp, r7
 80099b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b6:	4770      	bx	lr

080099b8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80099b8:	b480      	push	{r7}
 80099ba:	b085      	sub	sp, #20
 80099bc:	af00      	add	r7, sp, #0
 80099be:	4603      	mov	r3, r0
 80099c0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80099c2:	2300      	movs	r3, #0
 80099c4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80099c6:	79fb      	ldrb	r3, [r7, #7]
 80099c8:	2b03      	cmp	r3, #3
 80099ca:	d817      	bhi.n	80099fc <USBD_Get_USB_Status+0x44>
 80099cc:	a201      	add	r2, pc, #4	; (adr r2, 80099d4 <USBD_Get_USB_Status+0x1c>)
 80099ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099d2:	bf00      	nop
 80099d4:	080099e5 	.word	0x080099e5
 80099d8:	080099eb 	.word	0x080099eb
 80099dc:	080099f1 	.word	0x080099f1
 80099e0:	080099f7 	.word	0x080099f7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80099e4:	2300      	movs	r3, #0
 80099e6:	73fb      	strb	r3, [r7, #15]
    break;
 80099e8:	e00b      	b.n	8009a02 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80099ea:	2303      	movs	r3, #3
 80099ec:	73fb      	strb	r3, [r7, #15]
    break;
 80099ee:	e008      	b.n	8009a02 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80099f0:	2301      	movs	r3, #1
 80099f2:	73fb      	strb	r3, [r7, #15]
    break;
 80099f4:	e005      	b.n	8009a02 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80099f6:	2303      	movs	r3, #3
 80099f8:	73fb      	strb	r3, [r7, #15]
    break;
 80099fa:	e002      	b.n	8009a02 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80099fc:	2303      	movs	r3, #3
 80099fe:	73fb      	strb	r3, [r7, #15]
    break;
 8009a00:	bf00      	nop
  }
  return usb_status;
 8009a02:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a04:	4618      	mov	r0, r3
 8009a06:	3714      	adds	r7, #20
 8009a08:	46bd      	mov	sp, r7
 8009a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0e:	4770      	bx	lr

08009a10 <_vsiprintf_r>:
 8009a10:	b500      	push	{lr}
 8009a12:	b09b      	sub	sp, #108	; 0x6c
 8009a14:	9100      	str	r1, [sp, #0]
 8009a16:	9104      	str	r1, [sp, #16]
 8009a18:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009a1c:	9105      	str	r1, [sp, #20]
 8009a1e:	9102      	str	r1, [sp, #8]
 8009a20:	4905      	ldr	r1, [pc, #20]	; (8009a38 <_vsiprintf_r+0x28>)
 8009a22:	9103      	str	r1, [sp, #12]
 8009a24:	4669      	mov	r1, sp
 8009a26:	f000 f999 	bl	8009d5c <_svfiprintf_r>
 8009a2a:	9b00      	ldr	r3, [sp, #0]
 8009a2c:	2200      	movs	r2, #0
 8009a2e:	701a      	strb	r2, [r3, #0]
 8009a30:	b01b      	add	sp, #108	; 0x6c
 8009a32:	f85d fb04 	ldr.w	pc, [sp], #4
 8009a36:	bf00      	nop
 8009a38:	ffff0208 	.word	0xffff0208

08009a3c <vsiprintf>:
 8009a3c:	4613      	mov	r3, r2
 8009a3e:	460a      	mov	r2, r1
 8009a40:	4601      	mov	r1, r0
 8009a42:	4802      	ldr	r0, [pc, #8]	; (8009a4c <vsiprintf+0x10>)
 8009a44:	6800      	ldr	r0, [r0, #0]
 8009a46:	f7ff bfe3 	b.w	8009a10 <_vsiprintf_r>
 8009a4a:	bf00      	nop
 8009a4c:	20000184 	.word	0x20000184

08009a50 <memset>:
 8009a50:	4402      	add	r2, r0
 8009a52:	4603      	mov	r3, r0
 8009a54:	4293      	cmp	r3, r2
 8009a56:	d100      	bne.n	8009a5a <memset+0xa>
 8009a58:	4770      	bx	lr
 8009a5a:	f803 1b01 	strb.w	r1, [r3], #1
 8009a5e:	e7f9      	b.n	8009a54 <memset+0x4>

08009a60 <__errno>:
 8009a60:	4b01      	ldr	r3, [pc, #4]	; (8009a68 <__errno+0x8>)
 8009a62:	6818      	ldr	r0, [r3, #0]
 8009a64:	4770      	bx	lr
 8009a66:	bf00      	nop
 8009a68:	20000184 	.word	0x20000184

08009a6c <__libc_init_array>:
 8009a6c:	b570      	push	{r4, r5, r6, lr}
 8009a6e:	4d0d      	ldr	r5, [pc, #52]	; (8009aa4 <__libc_init_array+0x38>)
 8009a70:	4c0d      	ldr	r4, [pc, #52]	; (8009aa8 <__libc_init_array+0x3c>)
 8009a72:	1b64      	subs	r4, r4, r5
 8009a74:	10a4      	asrs	r4, r4, #2
 8009a76:	2600      	movs	r6, #0
 8009a78:	42a6      	cmp	r6, r4
 8009a7a:	d109      	bne.n	8009a90 <__libc_init_array+0x24>
 8009a7c:	4d0b      	ldr	r5, [pc, #44]	; (8009aac <__libc_init_array+0x40>)
 8009a7e:	4c0c      	ldr	r4, [pc, #48]	; (8009ab0 <__libc_init_array+0x44>)
 8009a80:	f000 fc6a 	bl	800a358 <_init>
 8009a84:	1b64      	subs	r4, r4, r5
 8009a86:	10a4      	asrs	r4, r4, #2
 8009a88:	2600      	movs	r6, #0
 8009a8a:	42a6      	cmp	r6, r4
 8009a8c:	d105      	bne.n	8009a9a <__libc_init_array+0x2e>
 8009a8e:	bd70      	pop	{r4, r5, r6, pc}
 8009a90:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a94:	4798      	blx	r3
 8009a96:	3601      	adds	r6, #1
 8009a98:	e7ee      	b.n	8009a78 <__libc_init_array+0xc>
 8009a9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a9e:	4798      	blx	r3
 8009aa0:	3601      	adds	r6, #1
 8009aa2:	e7f2      	b.n	8009a8a <__libc_init_array+0x1e>
 8009aa4:	0800cf88 	.word	0x0800cf88
 8009aa8:	0800cf88 	.word	0x0800cf88
 8009aac:	0800cf88 	.word	0x0800cf88
 8009ab0:	0800cf8c 	.word	0x0800cf8c

08009ab4 <__retarget_lock_acquire_recursive>:
 8009ab4:	4770      	bx	lr

08009ab6 <__retarget_lock_release_recursive>:
 8009ab6:	4770      	bx	lr

08009ab8 <_free_r>:
 8009ab8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009aba:	2900      	cmp	r1, #0
 8009abc:	d044      	beq.n	8009b48 <_free_r+0x90>
 8009abe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ac2:	9001      	str	r0, [sp, #4]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	f1a1 0404 	sub.w	r4, r1, #4
 8009aca:	bfb8      	it	lt
 8009acc:	18e4      	addlt	r4, r4, r3
 8009ace:	f000 f8df 	bl	8009c90 <__malloc_lock>
 8009ad2:	4a1e      	ldr	r2, [pc, #120]	; (8009b4c <_free_r+0x94>)
 8009ad4:	9801      	ldr	r0, [sp, #4]
 8009ad6:	6813      	ldr	r3, [r2, #0]
 8009ad8:	b933      	cbnz	r3, 8009ae8 <_free_r+0x30>
 8009ada:	6063      	str	r3, [r4, #4]
 8009adc:	6014      	str	r4, [r2, #0]
 8009ade:	b003      	add	sp, #12
 8009ae0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009ae4:	f000 b8da 	b.w	8009c9c <__malloc_unlock>
 8009ae8:	42a3      	cmp	r3, r4
 8009aea:	d908      	bls.n	8009afe <_free_r+0x46>
 8009aec:	6825      	ldr	r5, [r4, #0]
 8009aee:	1961      	adds	r1, r4, r5
 8009af0:	428b      	cmp	r3, r1
 8009af2:	bf01      	itttt	eq
 8009af4:	6819      	ldreq	r1, [r3, #0]
 8009af6:	685b      	ldreq	r3, [r3, #4]
 8009af8:	1949      	addeq	r1, r1, r5
 8009afa:	6021      	streq	r1, [r4, #0]
 8009afc:	e7ed      	b.n	8009ada <_free_r+0x22>
 8009afe:	461a      	mov	r2, r3
 8009b00:	685b      	ldr	r3, [r3, #4]
 8009b02:	b10b      	cbz	r3, 8009b08 <_free_r+0x50>
 8009b04:	42a3      	cmp	r3, r4
 8009b06:	d9fa      	bls.n	8009afe <_free_r+0x46>
 8009b08:	6811      	ldr	r1, [r2, #0]
 8009b0a:	1855      	adds	r5, r2, r1
 8009b0c:	42a5      	cmp	r5, r4
 8009b0e:	d10b      	bne.n	8009b28 <_free_r+0x70>
 8009b10:	6824      	ldr	r4, [r4, #0]
 8009b12:	4421      	add	r1, r4
 8009b14:	1854      	adds	r4, r2, r1
 8009b16:	42a3      	cmp	r3, r4
 8009b18:	6011      	str	r1, [r2, #0]
 8009b1a:	d1e0      	bne.n	8009ade <_free_r+0x26>
 8009b1c:	681c      	ldr	r4, [r3, #0]
 8009b1e:	685b      	ldr	r3, [r3, #4]
 8009b20:	6053      	str	r3, [r2, #4]
 8009b22:	440c      	add	r4, r1
 8009b24:	6014      	str	r4, [r2, #0]
 8009b26:	e7da      	b.n	8009ade <_free_r+0x26>
 8009b28:	d902      	bls.n	8009b30 <_free_r+0x78>
 8009b2a:	230c      	movs	r3, #12
 8009b2c:	6003      	str	r3, [r0, #0]
 8009b2e:	e7d6      	b.n	8009ade <_free_r+0x26>
 8009b30:	6825      	ldr	r5, [r4, #0]
 8009b32:	1961      	adds	r1, r4, r5
 8009b34:	428b      	cmp	r3, r1
 8009b36:	bf04      	itt	eq
 8009b38:	6819      	ldreq	r1, [r3, #0]
 8009b3a:	685b      	ldreq	r3, [r3, #4]
 8009b3c:	6063      	str	r3, [r4, #4]
 8009b3e:	bf04      	itt	eq
 8009b40:	1949      	addeq	r1, r1, r5
 8009b42:	6021      	streq	r1, [r4, #0]
 8009b44:	6054      	str	r4, [r2, #4]
 8009b46:	e7ca      	b.n	8009ade <_free_r+0x26>
 8009b48:	b003      	add	sp, #12
 8009b4a:	bd30      	pop	{r4, r5, pc}
 8009b4c:	20002100 	.word	0x20002100

08009b50 <sbrk_aligned>:
 8009b50:	b570      	push	{r4, r5, r6, lr}
 8009b52:	4e0e      	ldr	r6, [pc, #56]	; (8009b8c <sbrk_aligned+0x3c>)
 8009b54:	460c      	mov	r4, r1
 8009b56:	6831      	ldr	r1, [r6, #0]
 8009b58:	4605      	mov	r5, r0
 8009b5a:	b911      	cbnz	r1, 8009b62 <sbrk_aligned+0x12>
 8009b5c:	f000 fba6 	bl	800a2ac <_sbrk_r>
 8009b60:	6030      	str	r0, [r6, #0]
 8009b62:	4621      	mov	r1, r4
 8009b64:	4628      	mov	r0, r5
 8009b66:	f000 fba1 	bl	800a2ac <_sbrk_r>
 8009b6a:	1c43      	adds	r3, r0, #1
 8009b6c:	d00a      	beq.n	8009b84 <sbrk_aligned+0x34>
 8009b6e:	1cc4      	adds	r4, r0, #3
 8009b70:	f024 0403 	bic.w	r4, r4, #3
 8009b74:	42a0      	cmp	r0, r4
 8009b76:	d007      	beq.n	8009b88 <sbrk_aligned+0x38>
 8009b78:	1a21      	subs	r1, r4, r0
 8009b7a:	4628      	mov	r0, r5
 8009b7c:	f000 fb96 	bl	800a2ac <_sbrk_r>
 8009b80:	3001      	adds	r0, #1
 8009b82:	d101      	bne.n	8009b88 <sbrk_aligned+0x38>
 8009b84:	f04f 34ff 	mov.w	r4, #4294967295
 8009b88:	4620      	mov	r0, r4
 8009b8a:	bd70      	pop	{r4, r5, r6, pc}
 8009b8c:	20002104 	.word	0x20002104

08009b90 <_malloc_r>:
 8009b90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b94:	1ccd      	adds	r5, r1, #3
 8009b96:	f025 0503 	bic.w	r5, r5, #3
 8009b9a:	3508      	adds	r5, #8
 8009b9c:	2d0c      	cmp	r5, #12
 8009b9e:	bf38      	it	cc
 8009ba0:	250c      	movcc	r5, #12
 8009ba2:	2d00      	cmp	r5, #0
 8009ba4:	4607      	mov	r7, r0
 8009ba6:	db01      	blt.n	8009bac <_malloc_r+0x1c>
 8009ba8:	42a9      	cmp	r1, r5
 8009baa:	d905      	bls.n	8009bb8 <_malloc_r+0x28>
 8009bac:	230c      	movs	r3, #12
 8009bae:	603b      	str	r3, [r7, #0]
 8009bb0:	2600      	movs	r6, #0
 8009bb2:	4630      	mov	r0, r6
 8009bb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009bb8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009c8c <_malloc_r+0xfc>
 8009bbc:	f000 f868 	bl	8009c90 <__malloc_lock>
 8009bc0:	f8d8 3000 	ldr.w	r3, [r8]
 8009bc4:	461c      	mov	r4, r3
 8009bc6:	bb5c      	cbnz	r4, 8009c20 <_malloc_r+0x90>
 8009bc8:	4629      	mov	r1, r5
 8009bca:	4638      	mov	r0, r7
 8009bcc:	f7ff ffc0 	bl	8009b50 <sbrk_aligned>
 8009bd0:	1c43      	adds	r3, r0, #1
 8009bd2:	4604      	mov	r4, r0
 8009bd4:	d155      	bne.n	8009c82 <_malloc_r+0xf2>
 8009bd6:	f8d8 4000 	ldr.w	r4, [r8]
 8009bda:	4626      	mov	r6, r4
 8009bdc:	2e00      	cmp	r6, #0
 8009bde:	d145      	bne.n	8009c6c <_malloc_r+0xdc>
 8009be0:	2c00      	cmp	r4, #0
 8009be2:	d048      	beq.n	8009c76 <_malloc_r+0xe6>
 8009be4:	6823      	ldr	r3, [r4, #0]
 8009be6:	4631      	mov	r1, r6
 8009be8:	4638      	mov	r0, r7
 8009bea:	eb04 0903 	add.w	r9, r4, r3
 8009bee:	f000 fb5d 	bl	800a2ac <_sbrk_r>
 8009bf2:	4581      	cmp	r9, r0
 8009bf4:	d13f      	bne.n	8009c76 <_malloc_r+0xe6>
 8009bf6:	6821      	ldr	r1, [r4, #0]
 8009bf8:	1a6d      	subs	r5, r5, r1
 8009bfa:	4629      	mov	r1, r5
 8009bfc:	4638      	mov	r0, r7
 8009bfe:	f7ff ffa7 	bl	8009b50 <sbrk_aligned>
 8009c02:	3001      	adds	r0, #1
 8009c04:	d037      	beq.n	8009c76 <_malloc_r+0xe6>
 8009c06:	6823      	ldr	r3, [r4, #0]
 8009c08:	442b      	add	r3, r5
 8009c0a:	6023      	str	r3, [r4, #0]
 8009c0c:	f8d8 3000 	ldr.w	r3, [r8]
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d038      	beq.n	8009c86 <_malloc_r+0xf6>
 8009c14:	685a      	ldr	r2, [r3, #4]
 8009c16:	42a2      	cmp	r2, r4
 8009c18:	d12b      	bne.n	8009c72 <_malloc_r+0xe2>
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	605a      	str	r2, [r3, #4]
 8009c1e:	e00f      	b.n	8009c40 <_malloc_r+0xb0>
 8009c20:	6822      	ldr	r2, [r4, #0]
 8009c22:	1b52      	subs	r2, r2, r5
 8009c24:	d41f      	bmi.n	8009c66 <_malloc_r+0xd6>
 8009c26:	2a0b      	cmp	r2, #11
 8009c28:	d917      	bls.n	8009c5a <_malloc_r+0xca>
 8009c2a:	1961      	adds	r1, r4, r5
 8009c2c:	42a3      	cmp	r3, r4
 8009c2e:	6025      	str	r5, [r4, #0]
 8009c30:	bf18      	it	ne
 8009c32:	6059      	strne	r1, [r3, #4]
 8009c34:	6863      	ldr	r3, [r4, #4]
 8009c36:	bf08      	it	eq
 8009c38:	f8c8 1000 	streq.w	r1, [r8]
 8009c3c:	5162      	str	r2, [r4, r5]
 8009c3e:	604b      	str	r3, [r1, #4]
 8009c40:	4638      	mov	r0, r7
 8009c42:	f104 060b 	add.w	r6, r4, #11
 8009c46:	f000 f829 	bl	8009c9c <__malloc_unlock>
 8009c4a:	f026 0607 	bic.w	r6, r6, #7
 8009c4e:	1d23      	adds	r3, r4, #4
 8009c50:	1af2      	subs	r2, r6, r3
 8009c52:	d0ae      	beq.n	8009bb2 <_malloc_r+0x22>
 8009c54:	1b9b      	subs	r3, r3, r6
 8009c56:	50a3      	str	r3, [r4, r2]
 8009c58:	e7ab      	b.n	8009bb2 <_malloc_r+0x22>
 8009c5a:	42a3      	cmp	r3, r4
 8009c5c:	6862      	ldr	r2, [r4, #4]
 8009c5e:	d1dd      	bne.n	8009c1c <_malloc_r+0x8c>
 8009c60:	f8c8 2000 	str.w	r2, [r8]
 8009c64:	e7ec      	b.n	8009c40 <_malloc_r+0xb0>
 8009c66:	4623      	mov	r3, r4
 8009c68:	6864      	ldr	r4, [r4, #4]
 8009c6a:	e7ac      	b.n	8009bc6 <_malloc_r+0x36>
 8009c6c:	4634      	mov	r4, r6
 8009c6e:	6876      	ldr	r6, [r6, #4]
 8009c70:	e7b4      	b.n	8009bdc <_malloc_r+0x4c>
 8009c72:	4613      	mov	r3, r2
 8009c74:	e7cc      	b.n	8009c10 <_malloc_r+0x80>
 8009c76:	230c      	movs	r3, #12
 8009c78:	603b      	str	r3, [r7, #0]
 8009c7a:	4638      	mov	r0, r7
 8009c7c:	f000 f80e 	bl	8009c9c <__malloc_unlock>
 8009c80:	e797      	b.n	8009bb2 <_malloc_r+0x22>
 8009c82:	6025      	str	r5, [r4, #0]
 8009c84:	e7dc      	b.n	8009c40 <_malloc_r+0xb0>
 8009c86:	605b      	str	r3, [r3, #4]
 8009c88:	deff      	udf	#255	; 0xff
 8009c8a:	bf00      	nop
 8009c8c:	20002100 	.word	0x20002100

08009c90 <__malloc_lock>:
 8009c90:	4801      	ldr	r0, [pc, #4]	; (8009c98 <__malloc_lock+0x8>)
 8009c92:	f7ff bf0f 	b.w	8009ab4 <__retarget_lock_acquire_recursive>
 8009c96:	bf00      	nop
 8009c98:	200020fc 	.word	0x200020fc

08009c9c <__malloc_unlock>:
 8009c9c:	4801      	ldr	r0, [pc, #4]	; (8009ca4 <__malloc_unlock+0x8>)
 8009c9e:	f7ff bf0a 	b.w	8009ab6 <__retarget_lock_release_recursive>
 8009ca2:	bf00      	nop
 8009ca4:	200020fc 	.word	0x200020fc

08009ca8 <__ssputs_r>:
 8009ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009cac:	688e      	ldr	r6, [r1, #8]
 8009cae:	461f      	mov	r7, r3
 8009cb0:	42be      	cmp	r6, r7
 8009cb2:	680b      	ldr	r3, [r1, #0]
 8009cb4:	4682      	mov	sl, r0
 8009cb6:	460c      	mov	r4, r1
 8009cb8:	4690      	mov	r8, r2
 8009cba:	d82c      	bhi.n	8009d16 <__ssputs_r+0x6e>
 8009cbc:	898a      	ldrh	r2, [r1, #12]
 8009cbe:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009cc2:	d026      	beq.n	8009d12 <__ssputs_r+0x6a>
 8009cc4:	6965      	ldr	r5, [r4, #20]
 8009cc6:	6909      	ldr	r1, [r1, #16]
 8009cc8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009ccc:	eba3 0901 	sub.w	r9, r3, r1
 8009cd0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009cd4:	1c7b      	adds	r3, r7, #1
 8009cd6:	444b      	add	r3, r9
 8009cd8:	106d      	asrs	r5, r5, #1
 8009cda:	429d      	cmp	r5, r3
 8009cdc:	bf38      	it	cc
 8009cde:	461d      	movcc	r5, r3
 8009ce0:	0553      	lsls	r3, r2, #21
 8009ce2:	d527      	bpl.n	8009d34 <__ssputs_r+0x8c>
 8009ce4:	4629      	mov	r1, r5
 8009ce6:	f7ff ff53 	bl	8009b90 <_malloc_r>
 8009cea:	4606      	mov	r6, r0
 8009cec:	b360      	cbz	r0, 8009d48 <__ssputs_r+0xa0>
 8009cee:	6921      	ldr	r1, [r4, #16]
 8009cf0:	464a      	mov	r2, r9
 8009cf2:	f000 faeb 	bl	800a2cc <memcpy>
 8009cf6:	89a3      	ldrh	r3, [r4, #12]
 8009cf8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009cfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d00:	81a3      	strh	r3, [r4, #12]
 8009d02:	6126      	str	r6, [r4, #16]
 8009d04:	6165      	str	r5, [r4, #20]
 8009d06:	444e      	add	r6, r9
 8009d08:	eba5 0509 	sub.w	r5, r5, r9
 8009d0c:	6026      	str	r6, [r4, #0]
 8009d0e:	60a5      	str	r5, [r4, #8]
 8009d10:	463e      	mov	r6, r7
 8009d12:	42be      	cmp	r6, r7
 8009d14:	d900      	bls.n	8009d18 <__ssputs_r+0x70>
 8009d16:	463e      	mov	r6, r7
 8009d18:	6820      	ldr	r0, [r4, #0]
 8009d1a:	4632      	mov	r2, r6
 8009d1c:	4641      	mov	r1, r8
 8009d1e:	f000 faab 	bl	800a278 <memmove>
 8009d22:	68a3      	ldr	r3, [r4, #8]
 8009d24:	1b9b      	subs	r3, r3, r6
 8009d26:	60a3      	str	r3, [r4, #8]
 8009d28:	6823      	ldr	r3, [r4, #0]
 8009d2a:	4433      	add	r3, r6
 8009d2c:	6023      	str	r3, [r4, #0]
 8009d2e:	2000      	movs	r0, #0
 8009d30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d34:	462a      	mov	r2, r5
 8009d36:	f000 fad7 	bl	800a2e8 <_realloc_r>
 8009d3a:	4606      	mov	r6, r0
 8009d3c:	2800      	cmp	r0, #0
 8009d3e:	d1e0      	bne.n	8009d02 <__ssputs_r+0x5a>
 8009d40:	6921      	ldr	r1, [r4, #16]
 8009d42:	4650      	mov	r0, sl
 8009d44:	f7ff feb8 	bl	8009ab8 <_free_r>
 8009d48:	230c      	movs	r3, #12
 8009d4a:	f8ca 3000 	str.w	r3, [sl]
 8009d4e:	89a3      	ldrh	r3, [r4, #12]
 8009d50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009d54:	81a3      	strh	r3, [r4, #12]
 8009d56:	f04f 30ff 	mov.w	r0, #4294967295
 8009d5a:	e7e9      	b.n	8009d30 <__ssputs_r+0x88>

08009d5c <_svfiprintf_r>:
 8009d5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d60:	4698      	mov	r8, r3
 8009d62:	898b      	ldrh	r3, [r1, #12]
 8009d64:	061b      	lsls	r3, r3, #24
 8009d66:	b09d      	sub	sp, #116	; 0x74
 8009d68:	4607      	mov	r7, r0
 8009d6a:	460d      	mov	r5, r1
 8009d6c:	4614      	mov	r4, r2
 8009d6e:	d50e      	bpl.n	8009d8e <_svfiprintf_r+0x32>
 8009d70:	690b      	ldr	r3, [r1, #16]
 8009d72:	b963      	cbnz	r3, 8009d8e <_svfiprintf_r+0x32>
 8009d74:	2140      	movs	r1, #64	; 0x40
 8009d76:	f7ff ff0b 	bl	8009b90 <_malloc_r>
 8009d7a:	6028      	str	r0, [r5, #0]
 8009d7c:	6128      	str	r0, [r5, #16]
 8009d7e:	b920      	cbnz	r0, 8009d8a <_svfiprintf_r+0x2e>
 8009d80:	230c      	movs	r3, #12
 8009d82:	603b      	str	r3, [r7, #0]
 8009d84:	f04f 30ff 	mov.w	r0, #4294967295
 8009d88:	e0d0      	b.n	8009f2c <_svfiprintf_r+0x1d0>
 8009d8a:	2340      	movs	r3, #64	; 0x40
 8009d8c:	616b      	str	r3, [r5, #20]
 8009d8e:	2300      	movs	r3, #0
 8009d90:	9309      	str	r3, [sp, #36]	; 0x24
 8009d92:	2320      	movs	r3, #32
 8009d94:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009d98:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d9c:	2330      	movs	r3, #48	; 0x30
 8009d9e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009f44 <_svfiprintf_r+0x1e8>
 8009da2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009da6:	f04f 0901 	mov.w	r9, #1
 8009daa:	4623      	mov	r3, r4
 8009dac:	469a      	mov	sl, r3
 8009dae:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009db2:	b10a      	cbz	r2, 8009db8 <_svfiprintf_r+0x5c>
 8009db4:	2a25      	cmp	r2, #37	; 0x25
 8009db6:	d1f9      	bne.n	8009dac <_svfiprintf_r+0x50>
 8009db8:	ebba 0b04 	subs.w	fp, sl, r4
 8009dbc:	d00b      	beq.n	8009dd6 <_svfiprintf_r+0x7a>
 8009dbe:	465b      	mov	r3, fp
 8009dc0:	4622      	mov	r2, r4
 8009dc2:	4629      	mov	r1, r5
 8009dc4:	4638      	mov	r0, r7
 8009dc6:	f7ff ff6f 	bl	8009ca8 <__ssputs_r>
 8009dca:	3001      	adds	r0, #1
 8009dcc:	f000 80a9 	beq.w	8009f22 <_svfiprintf_r+0x1c6>
 8009dd0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009dd2:	445a      	add	r2, fp
 8009dd4:	9209      	str	r2, [sp, #36]	; 0x24
 8009dd6:	f89a 3000 	ldrb.w	r3, [sl]
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	f000 80a1 	beq.w	8009f22 <_svfiprintf_r+0x1c6>
 8009de0:	2300      	movs	r3, #0
 8009de2:	f04f 32ff 	mov.w	r2, #4294967295
 8009de6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009dea:	f10a 0a01 	add.w	sl, sl, #1
 8009dee:	9304      	str	r3, [sp, #16]
 8009df0:	9307      	str	r3, [sp, #28]
 8009df2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009df6:	931a      	str	r3, [sp, #104]	; 0x68
 8009df8:	4654      	mov	r4, sl
 8009dfa:	2205      	movs	r2, #5
 8009dfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e00:	4850      	ldr	r0, [pc, #320]	; (8009f44 <_svfiprintf_r+0x1e8>)
 8009e02:	f7f6 f9e5 	bl	80001d0 <memchr>
 8009e06:	9a04      	ldr	r2, [sp, #16]
 8009e08:	b9d8      	cbnz	r0, 8009e42 <_svfiprintf_r+0xe6>
 8009e0a:	06d0      	lsls	r0, r2, #27
 8009e0c:	bf44      	itt	mi
 8009e0e:	2320      	movmi	r3, #32
 8009e10:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009e14:	0711      	lsls	r1, r2, #28
 8009e16:	bf44      	itt	mi
 8009e18:	232b      	movmi	r3, #43	; 0x2b
 8009e1a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009e1e:	f89a 3000 	ldrb.w	r3, [sl]
 8009e22:	2b2a      	cmp	r3, #42	; 0x2a
 8009e24:	d015      	beq.n	8009e52 <_svfiprintf_r+0xf6>
 8009e26:	9a07      	ldr	r2, [sp, #28]
 8009e28:	4654      	mov	r4, sl
 8009e2a:	2000      	movs	r0, #0
 8009e2c:	f04f 0c0a 	mov.w	ip, #10
 8009e30:	4621      	mov	r1, r4
 8009e32:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009e36:	3b30      	subs	r3, #48	; 0x30
 8009e38:	2b09      	cmp	r3, #9
 8009e3a:	d94d      	bls.n	8009ed8 <_svfiprintf_r+0x17c>
 8009e3c:	b1b0      	cbz	r0, 8009e6c <_svfiprintf_r+0x110>
 8009e3e:	9207      	str	r2, [sp, #28]
 8009e40:	e014      	b.n	8009e6c <_svfiprintf_r+0x110>
 8009e42:	eba0 0308 	sub.w	r3, r0, r8
 8009e46:	fa09 f303 	lsl.w	r3, r9, r3
 8009e4a:	4313      	orrs	r3, r2
 8009e4c:	9304      	str	r3, [sp, #16]
 8009e4e:	46a2      	mov	sl, r4
 8009e50:	e7d2      	b.n	8009df8 <_svfiprintf_r+0x9c>
 8009e52:	9b03      	ldr	r3, [sp, #12]
 8009e54:	1d19      	adds	r1, r3, #4
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	9103      	str	r1, [sp, #12]
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	bfbb      	ittet	lt
 8009e5e:	425b      	neglt	r3, r3
 8009e60:	f042 0202 	orrlt.w	r2, r2, #2
 8009e64:	9307      	strge	r3, [sp, #28]
 8009e66:	9307      	strlt	r3, [sp, #28]
 8009e68:	bfb8      	it	lt
 8009e6a:	9204      	strlt	r2, [sp, #16]
 8009e6c:	7823      	ldrb	r3, [r4, #0]
 8009e6e:	2b2e      	cmp	r3, #46	; 0x2e
 8009e70:	d10c      	bne.n	8009e8c <_svfiprintf_r+0x130>
 8009e72:	7863      	ldrb	r3, [r4, #1]
 8009e74:	2b2a      	cmp	r3, #42	; 0x2a
 8009e76:	d134      	bne.n	8009ee2 <_svfiprintf_r+0x186>
 8009e78:	9b03      	ldr	r3, [sp, #12]
 8009e7a:	1d1a      	adds	r2, r3, #4
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	9203      	str	r2, [sp, #12]
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	bfb8      	it	lt
 8009e84:	f04f 33ff 	movlt.w	r3, #4294967295
 8009e88:	3402      	adds	r4, #2
 8009e8a:	9305      	str	r3, [sp, #20]
 8009e8c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8009f54 <_svfiprintf_r+0x1f8>
 8009e90:	7821      	ldrb	r1, [r4, #0]
 8009e92:	2203      	movs	r2, #3
 8009e94:	4650      	mov	r0, sl
 8009e96:	f7f6 f99b 	bl	80001d0 <memchr>
 8009e9a:	b138      	cbz	r0, 8009eac <_svfiprintf_r+0x150>
 8009e9c:	9b04      	ldr	r3, [sp, #16]
 8009e9e:	eba0 000a 	sub.w	r0, r0, sl
 8009ea2:	2240      	movs	r2, #64	; 0x40
 8009ea4:	4082      	lsls	r2, r0
 8009ea6:	4313      	orrs	r3, r2
 8009ea8:	3401      	adds	r4, #1
 8009eaa:	9304      	str	r3, [sp, #16]
 8009eac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009eb0:	4825      	ldr	r0, [pc, #148]	; (8009f48 <_svfiprintf_r+0x1ec>)
 8009eb2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009eb6:	2206      	movs	r2, #6
 8009eb8:	f7f6 f98a 	bl	80001d0 <memchr>
 8009ebc:	2800      	cmp	r0, #0
 8009ebe:	d038      	beq.n	8009f32 <_svfiprintf_r+0x1d6>
 8009ec0:	4b22      	ldr	r3, [pc, #136]	; (8009f4c <_svfiprintf_r+0x1f0>)
 8009ec2:	bb1b      	cbnz	r3, 8009f0c <_svfiprintf_r+0x1b0>
 8009ec4:	9b03      	ldr	r3, [sp, #12]
 8009ec6:	3307      	adds	r3, #7
 8009ec8:	f023 0307 	bic.w	r3, r3, #7
 8009ecc:	3308      	adds	r3, #8
 8009ece:	9303      	str	r3, [sp, #12]
 8009ed0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ed2:	4433      	add	r3, r6
 8009ed4:	9309      	str	r3, [sp, #36]	; 0x24
 8009ed6:	e768      	b.n	8009daa <_svfiprintf_r+0x4e>
 8009ed8:	fb0c 3202 	mla	r2, ip, r2, r3
 8009edc:	460c      	mov	r4, r1
 8009ede:	2001      	movs	r0, #1
 8009ee0:	e7a6      	b.n	8009e30 <_svfiprintf_r+0xd4>
 8009ee2:	2300      	movs	r3, #0
 8009ee4:	3401      	adds	r4, #1
 8009ee6:	9305      	str	r3, [sp, #20]
 8009ee8:	4619      	mov	r1, r3
 8009eea:	f04f 0c0a 	mov.w	ip, #10
 8009eee:	4620      	mov	r0, r4
 8009ef0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ef4:	3a30      	subs	r2, #48	; 0x30
 8009ef6:	2a09      	cmp	r2, #9
 8009ef8:	d903      	bls.n	8009f02 <_svfiprintf_r+0x1a6>
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d0c6      	beq.n	8009e8c <_svfiprintf_r+0x130>
 8009efe:	9105      	str	r1, [sp, #20]
 8009f00:	e7c4      	b.n	8009e8c <_svfiprintf_r+0x130>
 8009f02:	fb0c 2101 	mla	r1, ip, r1, r2
 8009f06:	4604      	mov	r4, r0
 8009f08:	2301      	movs	r3, #1
 8009f0a:	e7f0      	b.n	8009eee <_svfiprintf_r+0x192>
 8009f0c:	ab03      	add	r3, sp, #12
 8009f0e:	9300      	str	r3, [sp, #0]
 8009f10:	462a      	mov	r2, r5
 8009f12:	4b0f      	ldr	r3, [pc, #60]	; (8009f50 <_svfiprintf_r+0x1f4>)
 8009f14:	a904      	add	r1, sp, #16
 8009f16:	4638      	mov	r0, r7
 8009f18:	f3af 8000 	nop.w
 8009f1c:	1c42      	adds	r2, r0, #1
 8009f1e:	4606      	mov	r6, r0
 8009f20:	d1d6      	bne.n	8009ed0 <_svfiprintf_r+0x174>
 8009f22:	89ab      	ldrh	r3, [r5, #12]
 8009f24:	065b      	lsls	r3, r3, #25
 8009f26:	f53f af2d 	bmi.w	8009d84 <_svfiprintf_r+0x28>
 8009f2a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009f2c:	b01d      	add	sp, #116	; 0x74
 8009f2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f32:	ab03      	add	r3, sp, #12
 8009f34:	9300      	str	r3, [sp, #0]
 8009f36:	462a      	mov	r2, r5
 8009f38:	4b05      	ldr	r3, [pc, #20]	; (8009f50 <_svfiprintf_r+0x1f4>)
 8009f3a:	a904      	add	r1, sp, #16
 8009f3c:	4638      	mov	r0, r7
 8009f3e:	f000 f879 	bl	800a034 <_printf_i>
 8009f42:	e7eb      	b.n	8009f1c <_svfiprintf_r+0x1c0>
 8009f44:	0800cf4c 	.word	0x0800cf4c
 8009f48:	0800cf56 	.word	0x0800cf56
 8009f4c:	00000000 	.word	0x00000000
 8009f50:	08009ca9 	.word	0x08009ca9
 8009f54:	0800cf52 	.word	0x0800cf52

08009f58 <_printf_common>:
 8009f58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f5c:	4616      	mov	r6, r2
 8009f5e:	4699      	mov	r9, r3
 8009f60:	688a      	ldr	r2, [r1, #8]
 8009f62:	690b      	ldr	r3, [r1, #16]
 8009f64:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009f68:	4293      	cmp	r3, r2
 8009f6a:	bfb8      	it	lt
 8009f6c:	4613      	movlt	r3, r2
 8009f6e:	6033      	str	r3, [r6, #0]
 8009f70:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009f74:	4607      	mov	r7, r0
 8009f76:	460c      	mov	r4, r1
 8009f78:	b10a      	cbz	r2, 8009f7e <_printf_common+0x26>
 8009f7a:	3301      	adds	r3, #1
 8009f7c:	6033      	str	r3, [r6, #0]
 8009f7e:	6823      	ldr	r3, [r4, #0]
 8009f80:	0699      	lsls	r1, r3, #26
 8009f82:	bf42      	ittt	mi
 8009f84:	6833      	ldrmi	r3, [r6, #0]
 8009f86:	3302      	addmi	r3, #2
 8009f88:	6033      	strmi	r3, [r6, #0]
 8009f8a:	6825      	ldr	r5, [r4, #0]
 8009f8c:	f015 0506 	ands.w	r5, r5, #6
 8009f90:	d106      	bne.n	8009fa0 <_printf_common+0x48>
 8009f92:	f104 0a19 	add.w	sl, r4, #25
 8009f96:	68e3      	ldr	r3, [r4, #12]
 8009f98:	6832      	ldr	r2, [r6, #0]
 8009f9a:	1a9b      	subs	r3, r3, r2
 8009f9c:	42ab      	cmp	r3, r5
 8009f9e:	dc26      	bgt.n	8009fee <_printf_common+0x96>
 8009fa0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009fa4:	1e13      	subs	r3, r2, #0
 8009fa6:	6822      	ldr	r2, [r4, #0]
 8009fa8:	bf18      	it	ne
 8009faa:	2301      	movne	r3, #1
 8009fac:	0692      	lsls	r2, r2, #26
 8009fae:	d42b      	bmi.n	800a008 <_printf_common+0xb0>
 8009fb0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009fb4:	4649      	mov	r1, r9
 8009fb6:	4638      	mov	r0, r7
 8009fb8:	47c0      	blx	r8
 8009fba:	3001      	adds	r0, #1
 8009fbc:	d01e      	beq.n	8009ffc <_printf_common+0xa4>
 8009fbe:	6823      	ldr	r3, [r4, #0]
 8009fc0:	6922      	ldr	r2, [r4, #16]
 8009fc2:	f003 0306 	and.w	r3, r3, #6
 8009fc6:	2b04      	cmp	r3, #4
 8009fc8:	bf02      	ittt	eq
 8009fca:	68e5      	ldreq	r5, [r4, #12]
 8009fcc:	6833      	ldreq	r3, [r6, #0]
 8009fce:	1aed      	subeq	r5, r5, r3
 8009fd0:	68a3      	ldr	r3, [r4, #8]
 8009fd2:	bf0c      	ite	eq
 8009fd4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009fd8:	2500      	movne	r5, #0
 8009fda:	4293      	cmp	r3, r2
 8009fdc:	bfc4      	itt	gt
 8009fde:	1a9b      	subgt	r3, r3, r2
 8009fe0:	18ed      	addgt	r5, r5, r3
 8009fe2:	2600      	movs	r6, #0
 8009fe4:	341a      	adds	r4, #26
 8009fe6:	42b5      	cmp	r5, r6
 8009fe8:	d11a      	bne.n	800a020 <_printf_common+0xc8>
 8009fea:	2000      	movs	r0, #0
 8009fec:	e008      	b.n	800a000 <_printf_common+0xa8>
 8009fee:	2301      	movs	r3, #1
 8009ff0:	4652      	mov	r2, sl
 8009ff2:	4649      	mov	r1, r9
 8009ff4:	4638      	mov	r0, r7
 8009ff6:	47c0      	blx	r8
 8009ff8:	3001      	adds	r0, #1
 8009ffa:	d103      	bne.n	800a004 <_printf_common+0xac>
 8009ffc:	f04f 30ff 	mov.w	r0, #4294967295
 800a000:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a004:	3501      	adds	r5, #1
 800a006:	e7c6      	b.n	8009f96 <_printf_common+0x3e>
 800a008:	18e1      	adds	r1, r4, r3
 800a00a:	1c5a      	adds	r2, r3, #1
 800a00c:	2030      	movs	r0, #48	; 0x30
 800a00e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a012:	4422      	add	r2, r4
 800a014:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a018:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a01c:	3302      	adds	r3, #2
 800a01e:	e7c7      	b.n	8009fb0 <_printf_common+0x58>
 800a020:	2301      	movs	r3, #1
 800a022:	4622      	mov	r2, r4
 800a024:	4649      	mov	r1, r9
 800a026:	4638      	mov	r0, r7
 800a028:	47c0      	blx	r8
 800a02a:	3001      	adds	r0, #1
 800a02c:	d0e6      	beq.n	8009ffc <_printf_common+0xa4>
 800a02e:	3601      	adds	r6, #1
 800a030:	e7d9      	b.n	8009fe6 <_printf_common+0x8e>
	...

0800a034 <_printf_i>:
 800a034:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a038:	7e0f      	ldrb	r7, [r1, #24]
 800a03a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a03c:	2f78      	cmp	r7, #120	; 0x78
 800a03e:	4691      	mov	r9, r2
 800a040:	4680      	mov	r8, r0
 800a042:	460c      	mov	r4, r1
 800a044:	469a      	mov	sl, r3
 800a046:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a04a:	d807      	bhi.n	800a05c <_printf_i+0x28>
 800a04c:	2f62      	cmp	r7, #98	; 0x62
 800a04e:	d80a      	bhi.n	800a066 <_printf_i+0x32>
 800a050:	2f00      	cmp	r7, #0
 800a052:	f000 80d4 	beq.w	800a1fe <_printf_i+0x1ca>
 800a056:	2f58      	cmp	r7, #88	; 0x58
 800a058:	f000 80c0 	beq.w	800a1dc <_printf_i+0x1a8>
 800a05c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a060:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a064:	e03a      	b.n	800a0dc <_printf_i+0xa8>
 800a066:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a06a:	2b15      	cmp	r3, #21
 800a06c:	d8f6      	bhi.n	800a05c <_printf_i+0x28>
 800a06e:	a101      	add	r1, pc, #4	; (adr r1, 800a074 <_printf_i+0x40>)
 800a070:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a074:	0800a0cd 	.word	0x0800a0cd
 800a078:	0800a0e1 	.word	0x0800a0e1
 800a07c:	0800a05d 	.word	0x0800a05d
 800a080:	0800a05d 	.word	0x0800a05d
 800a084:	0800a05d 	.word	0x0800a05d
 800a088:	0800a05d 	.word	0x0800a05d
 800a08c:	0800a0e1 	.word	0x0800a0e1
 800a090:	0800a05d 	.word	0x0800a05d
 800a094:	0800a05d 	.word	0x0800a05d
 800a098:	0800a05d 	.word	0x0800a05d
 800a09c:	0800a05d 	.word	0x0800a05d
 800a0a0:	0800a1e5 	.word	0x0800a1e5
 800a0a4:	0800a10d 	.word	0x0800a10d
 800a0a8:	0800a19f 	.word	0x0800a19f
 800a0ac:	0800a05d 	.word	0x0800a05d
 800a0b0:	0800a05d 	.word	0x0800a05d
 800a0b4:	0800a207 	.word	0x0800a207
 800a0b8:	0800a05d 	.word	0x0800a05d
 800a0bc:	0800a10d 	.word	0x0800a10d
 800a0c0:	0800a05d 	.word	0x0800a05d
 800a0c4:	0800a05d 	.word	0x0800a05d
 800a0c8:	0800a1a7 	.word	0x0800a1a7
 800a0cc:	682b      	ldr	r3, [r5, #0]
 800a0ce:	1d1a      	adds	r2, r3, #4
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	602a      	str	r2, [r5, #0]
 800a0d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a0d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a0dc:	2301      	movs	r3, #1
 800a0de:	e09f      	b.n	800a220 <_printf_i+0x1ec>
 800a0e0:	6820      	ldr	r0, [r4, #0]
 800a0e2:	682b      	ldr	r3, [r5, #0]
 800a0e4:	0607      	lsls	r7, r0, #24
 800a0e6:	f103 0104 	add.w	r1, r3, #4
 800a0ea:	6029      	str	r1, [r5, #0]
 800a0ec:	d501      	bpl.n	800a0f2 <_printf_i+0xbe>
 800a0ee:	681e      	ldr	r6, [r3, #0]
 800a0f0:	e003      	b.n	800a0fa <_printf_i+0xc6>
 800a0f2:	0646      	lsls	r6, r0, #25
 800a0f4:	d5fb      	bpl.n	800a0ee <_printf_i+0xba>
 800a0f6:	f9b3 6000 	ldrsh.w	r6, [r3]
 800a0fa:	2e00      	cmp	r6, #0
 800a0fc:	da03      	bge.n	800a106 <_printf_i+0xd2>
 800a0fe:	232d      	movs	r3, #45	; 0x2d
 800a100:	4276      	negs	r6, r6
 800a102:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a106:	485a      	ldr	r0, [pc, #360]	; (800a270 <_printf_i+0x23c>)
 800a108:	230a      	movs	r3, #10
 800a10a:	e012      	b.n	800a132 <_printf_i+0xfe>
 800a10c:	682b      	ldr	r3, [r5, #0]
 800a10e:	6820      	ldr	r0, [r4, #0]
 800a110:	1d19      	adds	r1, r3, #4
 800a112:	6029      	str	r1, [r5, #0]
 800a114:	0605      	lsls	r5, r0, #24
 800a116:	d501      	bpl.n	800a11c <_printf_i+0xe8>
 800a118:	681e      	ldr	r6, [r3, #0]
 800a11a:	e002      	b.n	800a122 <_printf_i+0xee>
 800a11c:	0641      	lsls	r1, r0, #25
 800a11e:	d5fb      	bpl.n	800a118 <_printf_i+0xe4>
 800a120:	881e      	ldrh	r6, [r3, #0]
 800a122:	4853      	ldr	r0, [pc, #332]	; (800a270 <_printf_i+0x23c>)
 800a124:	2f6f      	cmp	r7, #111	; 0x6f
 800a126:	bf0c      	ite	eq
 800a128:	2308      	moveq	r3, #8
 800a12a:	230a      	movne	r3, #10
 800a12c:	2100      	movs	r1, #0
 800a12e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a132:	6865      	ldr	r5, [r4, #4]
 800a134:	60a5      	str	r5, [r4, #8]
 800a136:	2d00      	cmp	r5, #0
 800a138:	bfa2      	ittt	ge
 800a13a:	6821      	ldrge	r1, [r4, #0]
 800a13c:	f021 0104 	bicge.w	r1, r1, #4
 800a140:	6021      	strge	r1, [r4, #0]
 800a142:	b90e      	cbnz	r6, 800a148 <_printf_i+0x114>
 800a144:	2d00      	cmp	r5, #0
 800a146:	d04b      	beq.n	800a1e0 <_printf_i+0x1ac>
 800a148:	4615      	mov	r5, r2
 800a14a:	fbb6 f1f3 	udiv	r1, r6, r3
 800a14e:	fb03 6711 	mls	r7, r3, r1, r6
 800a152:	5dc7      	ldrb	r7, [r0, r7]
 800a154:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a158:	4637      	mov	r7, r6
 800a15a:	42bb      	cmp	r3, r7
 800a15c:	460e      	mov	r6, r1
 800a15e:	d9f4      	bls.n	800a14a <_printf_i+0x116>
 800a160:	2b08      	cmp	r3, #8
 800a162:	d10b      	bne.n	800a17c <_printf_i+0x148>
 800a164:	6823      	ldr	r3, [r4, #0]
 800a166:	07de      	lsls	r6, r3, #31
 800a168:	d508      	bpl.n	800a17c <_printf_i+0x148>
 800a16a:	6923      	ldr	r3, [r4, #16]
 800a16c:	6861      	ldr	r1, [r4, #4]
 800a16e:	4299      	cmp	r1, r3
 800a170:	bfde      	ittt	le
 800a172:	2330      	movle	r3, #48	; 0x30
 800a174:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a178:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a17c:	1b52      	subs	r2, r2, r5
 800a17e:	6122      	str	r2, [r4, #16]
 800a180:	f8cd a000 	str.w	sl, [sp]
 800a184:	464b      	mov	r3, r9
 800a186:	aa03      	add	r2, sp, #12
 800a188:	4621      	mov	r1, r4
 800a18a:	4640      	mov	r0, r8
 800a18c:	f7ff fee4 	bl	8009f58 <_printf_common>
 800a190:	3001      	adds	r0, #1
 800a192:	d14a      	bne.n	800a22a <_printf_i+0x1f6>
 800a194:	f04f 30ff 	mov.w	r0, #4294967295
 800a198:	b004      	add	sp, #16
 800a19a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a19e:	6823      	ldr	r3, [r4, #0]
 800a1a0:	f043 0320 	orr.w	r3, r3, #32
 800a1a4:	6023      	str	r3, [r4, #0]
 800a1a6:	4833      	ldr	r0, [pc, #204]	; (800a274 <_printf_i+0x240>)
 800a1a8:	2778      	movs	r7, #120	; 0x78
 800a1aa:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a1ae:	6823      	ldr	r3, [r4, #0]
 800a1b0:	6829      	ldr	r1, [r5, #0]
 800a1b2:	061f      	lsls	r7, r3, #24
 800a1b4:	f851 6b04 	ldr.w	r6, [r1], #4
 800a1b8:	d402      	bmi.n	800a1c0 <_printf_i+0x18c>
 800a1ba:	065f      	lsls	r7, r3, #25
 800a1bc:	bf48      	it	mi
 800a1be:	b2b6      	uxthmi	r6, r6
 800a1c0:	07df      	lsls	r7, r3, #31
 800a1c2:	bf48      	it	mi
 800a1c4:	f043 0320 	orrmi.w	r3, r3, #32
 800a1c8:	6029      	str	r1, [r5, #0]
 800a1ca:	bf48      	it	mi
 800a1cc:	6023      	strmi	r3, [r4, #0]
 800a1ce:	b91e      	cbnz	r6, 800a1d8 <_printf_i+0x1a4>
 800a1d0:	6823      	ldr	r3, [r4, #0]
 800a1d2:	f023 0320 	bic.w	r3, r3, #32
 800a1d6:	6023      	str	r3, [r4, #0]
 800a1d8:	2310      	movs	r3, #16
 800a1da:	e7a7      	b.n	800a12c <_printf_i+0xf8>
 800a1dc:	4824      	ldr	r0, [pc, #144]	; (800a270 <_printf_i+0x23c>)
 800a1de:	e7e4      	b.n	800a1aa <_printf_i+0x176>
 800a1e0:	4615      	mov	r5, r2
 800a1e2:	e7bd      	b.n	800a160 <_printf_i+0x12c>
 800a1e4:	682b      	ldr	r3, [r5, #0]
 800a1e6:	6826      	ldr	r6, [r4, #0]
 800a1e8:	6961      	ldr	r1, [r4, #20]
 800a1ea:	1d18      	adds	r0, r3, #4
 800a1ec:	6028      	str	r0, [r5, #0]
 800a1ee:	0635      	lsls	r5, r6, #24
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	d501      	bpl.n	800a1f8 <_printf_i+0x1c4>
 800a1f4:	6019      	str	r1, [r3, #0]
 800a1f6:	e002      	b.n	800a1fe <_printf_i+0x1ca>
 800a1f8:	0670      	lsls	r0, r6, #25
 800a1fa:	d5fb      	bpl.n	800a1f4 <_printf_i+0x1c0>
 800a1fc:	8019      	strh	r1, [r3, #0]
 800a1fe:	2300      	movs	r3, #0
 800a200:	6123      	str	r3, [r4, #16]
 800a202:	4615      	mov	r5, r2
 800a204:	e7bc      	b.n	800a180 <_printf_i+0x14c>
 800a206:	682b      	ldr	r3, [r5, #0]
 800a208:	1d1a      	adds	r2, r3, #4
 800a20a:	602a      	str	r2, [r5, #0]
 800a20c:	681d      	ldr	r5, [r3, #0]
 800a20e:	6862      	ldr	r2, [r4, #4]
 800a210:	2100      	movs	r1, #0
 800a212:	4628      	mov	r0, r5
 800a214:	f7f5 ffdc 	bl	80001d0 <memchr>
 800a218:	b108      	cbz	r0, 800a21e <_printf_i+0x1ea>
 800a21a:	1b40      	subs	r0, r0, r5
 800a21c:	6060      	str	r0, [r4, #4]
 800a21e:	6863      	ldr	r3, [r4, #4]
 800a220:	6123      	str	r3, [r4, #16]
 800a222:	2300      	movs	r3, #0
 800a224:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a228:	e7aa      	b.n	800a180 <_printf_i+0x14c>
 800a22a:	6923      	ldr	r3, [r4, #16]
 800a22c:	462a      	mov	r2, r5
 800a22e:	4649      	mov	r1, r9
 800a230:	4640      	mov	r0, r8
 800a232:	47d0      	blx	sl
 800a234:	3001      	adds	r0, #1
 800a236:	d0ad      	beq.n	800a194 <_printf_i+0x160>
 800a238:	6823      	ldr	r3, [r4, #0]
 800a23a:	079b      	lsls	r3, r3, #30
 800a23c:	d413      	bmi.n	800a266 <_printf_i+0x232>
 800a23e:	68e0      	ldr	r0, [r4, #12]
 800a240:	9b03      	ldr	r3, [sp, #12]
 800a242:	4298      	cmp	r0, r3
 800a244:	bfb8      	it	lt
 800a246:	4618      	movlt	r0, r3
 800a248:	e7a6      	b.n	800a198 <_printf_i+0x164>
 800a24a:	2301      	movs	r3, #1
 800a24c:	4632      	mov	r2, r6
 800a24e:	4649      	mov	r1, r9
 800a250:	4640      	mov	r0, r8
 800a252:	47d0      	blx	sl
 800a254:	3001      	adds	r0, #1
 800a256:	d09d      	beq.n	800a194 <_printf_i+0x160>
 800a258:	3501      	adds	r5, #1
 800a25a:	68e3      	ldr	r3, [r4, #12]
 800a25c:	9903      	ldr	r1, [sp, #12]
 800a25e:	1a5b      	subs	r3, r3, r1
 800a260:	42ab      	cmp	r3, r5
 800a262:	dcf2      	bgt.n	800a24a <_printf_i+0x216>
 800a264:	e7eb      	b.n	800a23e <_printf_i+0x20a>
 800a266:	2500      	movs	r5, #0
 800a268:	f104 0619 	add.w	r6, r4, #25
 800a26c:	e7f5      	b.n	800a25a <_printf_i+0x226>
 800a26e:	bf00      	nop
 800a270:	0800cf5d 	.word	0x0800cf5d
 800a274:	0800cf6e 	.word	0x0800cf6e

0800a278 <memmove>:
 800a278:	4288      	cmp	r0, r1
 800a27a:	b510      	push	{r4, lr}
 800a27c:	eb01 0402 	add.w	r4, r1, r2
 800a280:	d902      	bls.n	800a288 <memmove+0x10>
 800a282:	4284      	cmp	r4, r0
 800a284:	4623      	mov	r3, r4
 800a286:	d807      	bhi.n	800a298 <memmove+0x20>
 800a288:	1e43      	subs	r3, r0, #1
 800a28a:	42a1      	cmp	r1, r4
 800a28c:	d008      	beq.n	800a2a0 <memmove+0x28>
 800a28e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a292:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a296:	e7f8      	b.n	800a28a <memmove+0x12>
 800a298:	4402      	add	r2, r0
 800a29a:	4601      	mov	r1, r0
 800a29c:	428a      	cmp	r2, r1
 800a29e:	d100      	bne.n	800a2a2 <memmove+0x2a>
 800a2a0:	bd10      	pop	{r4, pc}
 800a2a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a2a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a2aa:	e7f7      	b.n	800a29c <memmove+0x24>

0800a2ac <_sbrk_r>:
 800a2ac:	b538      	push	{r3, r4, r5, lr}
 800a2ae:	4d06      	ldr	r5, [pc, #24]	; (800a2c8 <_sbrk_r+0x1c>)
 800a2b0:	2300      	movs	r3, #0
 800a2b2:	4604      	mov	r4, r0
 800a2b4:	4608      	mov	r0, r1
 800a2b6:	602b      	str	r3, [r5, #0]
 800a2b8:	f7f6 fd9a 	bl	8000df0 <_sbrk>
 800a2bc:	1c43      	adds	r3, r0, #1
 800a2be:	d102      	bne.n	800a2c6 <_sbrk_r+0x1a>
 800a2c0:	682b      	ldr	r3, [r5, #0]
 800a2c2:	b103      	cbz	r3, 800a2c6 <_sbrk_r+0x1a>
 800a2c4:	6023      	str	r3, [r4, #0]
 800a2c6:	bd38      	pop	{r3, r4, r5, pc}
 800a2c8:	200020f8 	.word	0x200020f8

0800a2cc <memcpy>:
 800a2cc:	440a      	add	r2, r1
 800a2ce:	4291      	cmp	r1, r2
 800a2d0:	f100 33ff 	add.w	r3, r0, #4294967295
 800a2d4:	d100      	bne.n	800a2d8 <memcpy+0xc>
 800a2d6:	4770      	bx	lr
 800a2d8:	b510      	push	{r4, lr}
 800a2da:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a2de:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a2e2:	4291      	cmp	r1, r2
 800a2e4:	d1f9      	bne.n	800a2da <memcpy+0xe>
 800a2e6:	bd10      	pop	{r4, pc}

0800a2e8 <_realloc_r>:
 800a2e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2ec:	4680      	mov	r8, r0
 800a2ee:	4614      	mov	r4, r2
 800a2f0:	460e      	mov	r6, r1
 800a2f2:	b921      	cbnz	r1, 800a2fe <_realloc_r+0x16>
 800a2f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a2f8:	4611      	mov	r1, r2
 800a2fa:	f7ff bc49 	b.w	8009b90 <_malloc_r>
 800a2fe:	b92a      	cbnz	r2, 800a30c <_realloc_r+0x24>
 800a300:	f7ff fbda 	bl	8009ab8 <_free_r>
 800a304:	4625      	mov	r5, r4
 800a306:	4628      	mov	r0, r5
 800a308:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a30c:	f000 f81b 	bl	800a346 <_malloc_usable_size_r>
 800a310:	4284      	cmp	r4, r0
 800a312:	4607      	mov	r7, r0
 800a314:	d802      	bhi.n	800a31c <_realloc_r+0x34>
 800a316:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a31a:	d812      	bhi.n	800a342 <_realloc_r+0x5a>
 800a31c:	4621      	mov	r1, r4
 800a31e:	4640      	mov	r0, r8
 800a320:	f7ff fc36 	bl	8009b90 <_malloc_r>
 800a324:	4605      	mov	r5, r0
 800a326:	2800      	cmp	r0, #0
 800a328:	d0ed      	beq.n	800a306 <_realloc_r+0x1e>
 800a32a:	42bc      	cmp	r4, r7
 800a32c:	4622      	mov	r2, r4
 800a32e:	4631      	mov	r1, r6
 800a330:	bf28      	it	cs
 800a332:	463a      	movcs	r2, r7
 800a334:	f7ff ffca 	bl	800a2cc <memcpy>
 800a338:	4631      	mov	r1, r6
 800a33a:	4640      	mov	r0, r8
 800a33c:	f7ff fbbc 	bl	8009ab8 <_free_r>
 800a340:	e7e1      	b.n	800a306 <_realloc_r+0x1e>
 800a342:	4635      	mov	r5, r6
 800a344:	e7df      	b.n	800a306 <_realloc_r+0x1e>

0800a346 <_malloc_usable_size_r>:
 800a346:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a34a:	1f18      	subs	r0, r3, #4
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	bfbc      	itt	lt
 800a350:	580b      	ldrlt	r3, [r1, r0]
 800a352:	18c0      	addlt	r0, r0, r3
 800a354:	4770      	bx	lr
	...

0800a358 <_init>:
 800a358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a35a:	bf00      	nop
 800a35c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a35e:	bc08      	pop	{r3}
 800a360:	469e      	mov	lr, r3
 800a362:	4770      	bx	lr

0800a364 <_fini>:
 800a364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a366:	bf00      	nop
 800a368:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a36a:	bc08      	pop	{r3}
 800a36c:	469e      	mov	lr, r3
 800a36e:	4770      	bx	lr
