transistor bia design thermal increment properti explicit formula design singl stage bia network given two thermal paramet need known on relat rate chang input current applic experiment verif theori includ 