# -------------------------------------------------------------------------- #
#
# Copyright (C) 2023  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
# Date created = 09:09:08  November 13, 2023
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CGXFC7C7F23C8
set_global_assignment -name TOP_LEVEL_ENTITY topMemory
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 22.1STD.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "09:09:08  NOVEMBER 13, 2023"
set_global_assignment -name LAST_QUARTUS_VERSION "22.1std.1 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim (SystemVerilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "SYSTEMVERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name SYSTEMVERILOG_FILE TEST/topMemory_v.sv
set_global_assignment -name SYSTEMVERILOG_FILE TEST/instMem.sv
set_global_assignment -name SYSTEMVERILOG_FILE TEST/dOutMem.sv
set_global_assignment -name SYSTEMVERILOG_FILE TEST/dInMem.sv
set_global_assignment -name SYSTEMVERILOG_FILE TEST/topMemory.sv
set_global_assignment -name SYSTEMVERILOG_FILE TEST/regfile_v_tb.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../GitHub/VectorArchitecture/proyecto_2/Procesador/ALU/test_ALU.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../GitHub/VectorArchitecture/proyecto_2/Procesador/ALU/and_modulo.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../GitHub/VectorArchitecture/proyecto_2/Procesador/ALU/xor_modulo.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../GitHub/VectorArchitecture/proyecto_2/Procesador/ALU/shiftR_modulo.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../GitHub/VectorArchitecture/proyecto_2/Procesador/ALU/shiftL_modulo.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../GitHub/VectorArchitecture/proyecto_2/Procesador/ALU/or_modulo.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../GitHub/VectorArchitecture/proyecto_2/Procesador/ALU/multiplicador.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../GitHub/VectorArchitecture/proyecto_2/Procesador/ALU/modulo.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../GitHub/VectorArchitecture/proyecto_2/Procesador/ALU/FullAdder.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../GitHub/VectorArchitecture/proyecto_2/Procesador/ALU/divisor.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../GitHub/VectorArchitecture/proyecto_2/Procesador/ALU/Complement.sv
set_global_assignment -name SYSTEMVERILOG_FILE TEST/vector_alu.sv
set_global_assignment -name SYSTEMVERILOG_FILE TEST/tb_vector_alu.sv
set_global_assignment -name SYSTEMVERILOG_FILE TEST/Adder_Substractor.sv
set_global_assignment -name SYSTEMVERILOG_FILE TEST/regfile_v.sv
set_global_assignment -name SYSTEMVERILOG_FILE TEST/dInMem_tb.sv
set_global_assignment -name SYSTEMVERILOG_FILE TEST/dOutMem_tb.sv
set_global_assignment -name SYSTEMVERILOG_FILE TEST/topMemory_tb.sv
set_global_assignment -name SYSTEMVERILOG_FILE TEST/topMemory_vtb.sv
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top