// Seed: 2777372074
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_11 = id_11 >> 1;
  assign id_14 = id_16;
  wire id_17;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input wor id_2,
    output supply0 id_3,
    input supply1 id_4,
    input wor id_5,
    input tri id_6,
    input tri0 id_7,
    input wire id_8,
    input supply0 id_9,
    input tri0 id_10,
    output wire id_11,
    output supply1 id_12,
    input tri1 id_13,
    input tri id_14,
    input wand id_15,
    input wor id_16,
    input tri1 id_17,
    output wand id_18
);
  always @(posedge 1) begin : LABEL_0
    #1;
  end
  wire id_20;
  assign id_3 = {id_13, id_14, 1};
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20
  );
endmodule
