-- generated by newgenasym Tue Aug 31 18:33:42 2004

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \molex43650-0426\ is
    port (    
	\1\:       INOUT  STD_LOGIC;    
	\2\:       INOUT  STD_LOGIC;    
	\3\:       INOUT  STD_LOGIC;    
	\4\:       INOUT  STD_LOGIC);
end \molex43650-0426\;
