<!-- HTML header for doxygen 1.8.14-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>BT AUDIO SDK: sdk/src/mcu/display/driver/lcdc/src/device/rtl87x2g/rtl_lcdc_dbib_def.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
<link href="my_customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="bbpro-h55px.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">BT AUDIO SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,true,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_243a4ba6b4f893d71afbb5a3e90552fa.html">sdk</a></li><li class="navelem"><a class="el" href="dir_9866d35d0a4df943a300229bd35168d0.html">src</a></li><li class="navelem"><a class="el" href="dir_5537a346e5597eee589b44981f213b31.html">mcu</a></li><li class="navelem"><a class="el" href="dir_b64798564455dc1355ef5c8f2a4e512b.html">display</a></li><li class="navelem"><a class="el" href="dir_2791593f259bb1ffb66169e5c9a62caf.html">driver</a></li><li class="navelem"><a class="el" href="dir_894e42937db951cef36bd7a351251153.html">lcdc</a></li><li class="navelem"><a class="el" href="dir_92f88e5aa7ea7e2f7deb0ecd2a0fbf17.html">src</a></li><li class="navelem"><a class="el" href="dir_cf5e3fbf2b42e8424ec5b9cb5a95007f.html">device</a></li><li class="navelem"><a class="el" href="dir_424d1d8c2ec26f0d408711a90db35fd0.html">rtl87x2g</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">rtl_lcdc_dbib_def.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef RTL_DBIB_DEF_H</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define RTL_DBIB_DEF_H</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;utils/rtl_utils.h&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;address_map.h&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#ifdef  __cplusplus</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/*============================================================================*</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *                         DBIB Registers Memory Map</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *============================================================================*/</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;{</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    __IO uint32_t  DBIB_CTRL0;           </div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;    __IO uint32_t  DBIB_CFG;             </div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;    __IO uint32_t  DBIB_RXDATA;          </div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    __IO uint32_t  DBIB_CMD_REG1;        </div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    __IO uint32_t  DBIB_CMD_REG2;        </div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    __IO uint32_t  DBIB_CMD_REG3;        </div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;} <a class="code" href="struct_l_c_d_c___d_b_i_b___type_def.html">LCDC_DBIB_TypeDef</a>;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/*============================================================================*</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *                         DBIB Declaration</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *============================================================================*/</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/*============================================================================*</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *                         DBIB Registers and Field Descriptions</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *============================================================================*/</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/* 0x00</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">    3:0     R      reserved5               0x0</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">    9:4     R/W    speed_sel               0x0</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">    10      R      reserved4               0x0</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">    11      R/W    bypass_guard_time       0x1</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">    13:12   R      reserved3               0x0</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">    15:14   R/W    guard_time              0x0</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">    16      R/W    bypass_cmd_guard_time   0x1</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">    18:17   R/W    cmd_guard_time          0x0</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">    19      R/W    bypass_init_guard_time  0x1</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">    23:20   R/W    init_guard_time         0x0</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">    28:24   R      reserved2               0x0</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">    29      R/W    bypass_cmd              0x0</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">    31:30   R      reserved1               0x0</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;{</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    uint32_t d32;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    uint8_t d8[4];</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="keyword">struct</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    {</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        <span class="keyword">const</span> uint32_t reserved_4: 4;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        uint32_t speed_sel: 6;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        <span class="keyword">const</span> uint32_t reserved_3: 1;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        uint32_t bypass_guard_time: 1;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        <span class="keyword">const</span> uint32_t reserved_2: 2;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        uint32_t guard_time: 2;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        uint32_t bypass_cmd_guard_time: 1;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        uint32_t cmd_guard_time: 2;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        uint32_t bypass_init_guard_time: 1;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        uint32_t init_guard_time: 4;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        <span class="keyword">const</span> uint32_t reserved_1: 5;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        uint32_t bypass_cmd: 1;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        <span class="keyword">const</span> uint32_t reserved_0: 2;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    } b;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;} <a class="code" href="union_d_b_i_b___c_t_r_l0___type_def.html">DBIB_CTRL0_TypeDef</a>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/* 0x04</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">    3:0     R/W    reg_cmd_num             0x0</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">    7:4     R      reserved2               0x0</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">    8       R/W    reg_cs_manual           0x1</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">    9       R/W    reg_d_cb_manual         0x0</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">    10      R/W1C  reg_wr_trig_manual      0x0</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">    11      R/W1C  reg_rd_trig_manual      0x0</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">    29:12   R      reserved1               0x0</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">    31:30   R/W    reg_wr_trig_sel         0x0</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;{</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    uint32_t d32;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    uint8_t d8[4];</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keyword">struct</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    {</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        uint32_t reg_cmd_num: 4;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        <span class="keyword">const</span> uint32_t reserved_1: 4;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        uint32_t reg_cs_manual: 1;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        uint32_t reg_d_cb_manual: 1;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        uint32_t reg_wr_trig_manual: 1;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        uint32_t reg_rd_trig_manual: 1;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        <span class="keyword">const</span> uint32_t reserved_0: 18;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        uint32_t reg_wr_trig_sel: 2;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    } b;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;} <a class="code" href="union_d_b_i_b___c_f_g___type_def.html">DBIB_CFG_TypeDef</a>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">/* 0x08</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">    7:0     R      rdata                   0x0</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">    8       R      rdata_valid             0x0</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">    31:9    R      reserved                0x0</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;{</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    uint32_t d32;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    uint8_t d8[4];</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="keyword">struct</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    {</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        <span class="keyword">const</span> uint32_t rdata: 8;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        <span class="keyword">const</span> uint32_t rdata_valid: 1;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        <span class="keyword">const</span> uint32_t reserved_0: 23;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    } b;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;} <a class="code" href="union_d_b_i_b___r_x_d_a_t_a___type_def.html">DBIB_RXDATA_TypeDef</a>;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">/* 0x0C</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">    7:0     R/W    reg_cmd_1               0x0</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">    15:8    R/W    reg_cmd_2               0x0</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">    23:16   R/W    reg_cmd_3               0x0</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">    31:24   R/W    reg_cmd_4               0x0</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;{</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    uint32_t d32;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    uint8_t d8[4];</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="keyword">struct</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    {</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        uint32_t reg_cmd_1: 8;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        uint32_t reg_cmd_2: 8;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        uint32_t reg_cmd_3: 8;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        uint32_t reg_cmd_4: 8;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    } b;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;} <a class="code" href="union_d_b_i_b___c_m_d___r_e_g1___type_def.html">DBIB_CMD_REG1_TypeDef</a>;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/* 0x10</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">    7:0     R/W    reg_cmd_5               0x0</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">    15:8    R/W    reg_cmd_6               0x0</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">    23:16   R/W    reg_cmd_7               0x0</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">    31:24   R/W    reg_cmd_8               0x0</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;{</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    uint32_t d32;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    uint8_t d8[4];</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <span class="keyword">struct</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    {</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        uint32_t reg_cmd_5: 8;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        uint32_t reg_cmd_6: 8;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        uint32_t reg_cmd_7: 8;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        uint32_t reg_cmd_8: 8;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    } b;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;} <a class="code" href="union_d_b_i_b___c_m_d___r_e_g2___type_def.html">DBIB_CMD_REG2_TypeDef</a>;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">/* 0x14</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">    7:0     R/W    reg_cmd_9               0x0</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">    15:8    R/W    reg_cmd_10              0x0</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">    23:16   R/W    reg_cmd_11              0x0</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">    31:24   R/W    reg_cmd_12              0x0</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;{</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    uint32_t d32;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    uint8_t d8[4];</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="keyword">struct</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    {</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        uint32_t reg_cmd_9: 8;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        uint32_t reg_cmd_10: 8;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        uint32_t reg_cmd_11: 8;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        uint32_t reg_cmd_12: 8;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    } b;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;} <a class="code" href="union_d_b_i_b___c_m_d___r_e_g3___type_def.html">DBIB_CMD_REG3_TypeDef</a>;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#ifdef  __cplusplus</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;}</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RTL_DBIB_DEF_H */</span><span class="preprocessor"></span></div><div class="ttc" id="union_d_b_i_b___c_m_d___r_e_g3___type_def_html"><div class="ttname"><a href="union_d_b_i_b___c_m_d___r_e_g3___type_def.html">DBIB_CMD_REG3_TypeDef</a></div><div class="ttdef"><b>Definition:</b> rtl_lcdc_dbib_reg.h:160</div></div>
<div class="ttc" id="union_d_b_i_b___r_x_d_a_t_a___type_def_html"><div class="ttname"><a href="union_d_b_i_b___r_x_d_a_t_a___type_def.html">DBIB_RXDATA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> rtl_lcdc_dbib_reg.h:98</div></div>
<div class="ttc" id="union_d_b_i_b___c_f_g___type_def_html"><div class="ttname"><a href="union_d_b_i_b___c_f_g___type_def.html">DBIB_CFG_TypeDef</a></div><div class="ttdef"><b>Definition:</b> rtl_lcdc_dbib_reg.h:74</div></div>
<div class="ttc" id="struct_l_c_d_c___d_b_i_b___type_def_html"><div class="ttname"><a href="struct_l_c_d_c___d_b_i_b___type_def.html">LCDC_DBIB_TypeDef</a></div><div class="ttdef"><b>Definition:</b> rtl_lcdc_dbib_reg.h:15</div></div>
<div class="ttc" id="union_d_b_i_b___c_m_d___r_e_g1___type_def_html"><div class="ttname"><a href="union_d_b_i_b___c_m_d___r_e_g1___type_def.html">DBIB_CMD_REG1_TypeDef</a></div><div class="ttdef"><b>Definition:</b> rtl_lcdc_dbib_reg.h:118</div></div>
<div class="ttc" id="union_d_b_i_b___c_m_d___r_e_g2___type_def_html"><div class="ttname"><a href="union_d_b_i_b___c_m_d___r_e_g2___type_def.html">DBIB_CMD_REG2_TypeDef</a></div><div class="ttdef"><b>Definition:</b> rtl_lcdc_dbib_reg.h:139</div></div>
<div class="ttc" id="union_d_b_i_b___c_t_r_l0___type_def_html"><div class="ttname"><a href="union_d_b_i_b___c_t_r_l0___type_def.html">DBIB_CTRL0_TypeDef</a></div><div class="ttdef"><b>Definition:</b> rtl_lcdc_dbib_reg.h:40</div></div>
</div><!-- fragment --></div><!-- contents -->

<HR SIZE=5>
<font size="3" color="black">Copyright(c) 2020, <a href=" http://www.realtek.com.tw/"><font size="3" color="#6FB7B7"><b>Realtek Semiconductor Corporation</b></font></a>. All rights reserved.</font> 
