// Seed: 4051813036
module module_0 (
    id_1
);
  inout wire id_1;
  reg id_2 = id_2;
  final begin
    id_2 <= 1;
    $display(1 == id_2, $display(1, 1 - 1, 1'b0, id_2) - 1);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wor id_4;
  module_0(
      id_3
  ); id_5(
      .id_0(id_2), .id_1(1 ? 1 : id_4 ? 1 : id_1)
  );
endmodule
