Running: C:\Xilinix\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o H:/MyThesis/Xilinx/thesisTry/comm_fpga_fx2_isim_beh.exe -prj H:/MyThesis/Xilinx/thesisTry/comm_fpga_fx2_beh.prj work.comm_fpga_fx2 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "H:/MyThesis/Xilinx/thesisTry/comm_fpga_fx2.v" into library work
Analyzing Verilog file "C:/Xilinix/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module comm_fpga_fx2
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 2 Verilog Units
Built simulation executable H:/MyThesis/Xilinx/thesisTry/comm_fpga_fx2_isim_beh.exe
Fuse Memory Usage: 28364 KB
Fuse CPU Usage: 562 ms
