<root><simulation><result_generated_time />2023-05-17 19:04:04<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 56, 'OX': 56, 'IY': 113, 'IX': 113, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 64}<im2col_enable />False<total_MAC_operation />1806336<total_data_size_element />{'W': 576, 'I': 817216, 'O': 200704}<total_data_reuse />{'W': 3136, 'I': 2.2103531991542016, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_2', 'OY_15']}, {'Row': ['C_8', 'K_2', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />120</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [784, 1, 1], 'O': [784, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 28)], [('OY', 28)]], [[('K', 1)], [('C', 1), ('K', 1)]], [], []]<I />[[[('K', 1)], [('K', 1)]], [[('OY', 28)], [('C', 1), ('OY', 28)]], [], []]<O />[[[], [('C', 1)]], [[('K', 1), ('OY', 28)], [('K', 1), ('OY', 28)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 2), ('OX', 4), ('FX', 3), ('FY', 3), ('OX', 7)], [], []]<I />[[('OX', 2), ('OX', 4), ('FX', 3), ('FY', 3)], [('OX', 7)], []]<O />[[('OX', 2), ('OX', 4), ('FX', 3), ('FY', 3), ('OX', 7)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [784.0, 56, 1, 1], 'I': [1.0, 2.23, 1.0, 1.0], 'O': [1.0, 9, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [72, 72, 72], 'I': [408, 1418376, 1418376], 'O': [448, 351232, 351232], 'O_partial': [448, 0, 0], 'O_final': [0, 351232, 351232]}<actual_mem_utilization_individual />{'W': [0.14, 0.0, 0.0], 'I': [0.8, 0.04, 0.0], 'O': [0.88, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.14, 0.05, 0.0], 'I': [0.8, 0.05, 0.0], 'O': [0.88, 0.05, 0.0]}<effective_mem_size_bit />{'W': [72, 72, 72], 'I': [408, 1418376, 1418376], 'O': [64, 351232, 351232], 'O_partial': [64, 0, 0], 'O_final': [0, 351232, 351232]}<total_unit_count />{'W': [784, 1, 1, 1], 'I': [784, 784, 1, 1], 'O': [784, 784, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [784, 784, 1, 1], 'O': [784, 784, 1, 1]}<duplicate_unit_count />{'W': [784.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[4032, 576], [576, 576], [576, 0]]<I />[[1821248, 817216], [817216, 817216], [817216, 0]]<O />[[(1605632, 1806336), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]<O_partial />[[(1605632, 1806336), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[504, 72], [9, 9], [2, 0]]<I />[[227656, 102152], [12769, 12769], [3192, 0]]<O />[[(200704, 225792), (25088, 0)], [(0, 3136), (3136, 0)], [(0, 784), (0, 0)]]<O_partial />[([200704, 225792], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [25088, 0]), ([0, 3136], [3136, 0]), ([0, 784], [0, 0])]</mem_access_count_word><mac_count><active />1806336<idle />552960</mac_count></basic_info><energy><total_energy />3985023.3<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[115.2, 2528.0, 4249.6]<O />[160.0, 620.8, 1043.2]</mem_energy_breakdown><MAC_energy><active_MAC />3948650.5<idle_MAC />27648.0<total />3976298.5</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0553<utilization_without_data_loading />0.0917<utilization_spatial />0.7656<utilization_temporal_with_data_loading />0.0722<mac_utilize_temporal_without_data_loading />0.1198</mac_array_utilization><latency><latency_cycle_with_data_loading />446720<latency_cycle_without_data_loading />269184<ideal_computing_cycle />32256<data_loading><load_cycle_total />177536<load_cycle_individual />{'W': [128, 64, 0], 'I': [40000, 177344, 0]}<load_cycle_combined />{'W': 192, 'I': 177344}</data_loading><mem_stalling><mem_stall_cycle_total />236928<mem_stall_cycle_individual />{'W': [[-32192], [-32256, -32256], [-32256, -32256]], 'I': [[-32192], [-768, 236928], [-32256, -32256]], 'O': [[-32256], [-31808, 11648], [11648, -21248]]}<mem_stall_cycle_shared />{'W': [[-32192], [-32256, 236928], [0, 0]], 'I': [[-32192], [-768, 236928], [0, 0]], 'O': [[-32256], [-31808, 11648], [11648, -21248]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [72, 72, 72], 'I': [408, 1418376, 1418376], 'O': [448, 351232, 351232], 'O_partial': [448, 0, 0], 'O_final': [0, 351232, 351232]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [319872, 1418376, 1418376], 'O': [351232, 351232, 351232]}<loop_cycles_each_level />{'W': [504, 504, 504], 'I': [72, 504, 504], 'O': [504, 504, 504]}<top_ir_loop_size />{'W': [7, 1, 1], 'I': [9, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.1], [0.1, 0.1], [0.1, 0.1]], 'I': [[8.0, 5.7], [4442.7, 2814.2], [2814.2, 2814.2]], 'O': [[8.0, 0.9], [696.9, 696.9], [696.9, 696.9]]}<req_inst_mem_bw />{'W': [[8.0, 1.0], [1.0, 0.1], [0.1, 0.1]], 'I': [[8.0, 51.0], [39984.0, 2814.2], [2814.2, 2814.2]], 'O': [[8.0, 0.9], [696.9, 696.9], [696.9, 696.9]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.1], [0.1, 0.1], [0.1, 0]], 'I': [[8.0, 51.0], [39984.0, 2814.2], [2814.2, 0]], 'O': [[8.0, 0.9], [696.9, 696.9], [696.9, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.1], [40681.0, 3511.3], [2814.4, 696.9]], 'I': [[8.0, 51.0], [40681.0, 3511.3], [2814.4, 696.9]], 'O': [[8.0, 0.9], [40681.0, 3511.3], [2814.4, 696.9]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [False, True]], 'I': [[True, True], [False, False], [False, True]], 'O': [[True, True], [False, False], [False, True]]}<trans_time_ideal />{'W': [[1, 1, 504], [504, 504, 1], [504, 504, 1]], 'I': [[1, 1, 504], [8, 72, 7], [504, 504, 1]], 'O': [[1, 1, 504], [504, 504, 1], [504, 504, 1]]}<trans_time_real />{'W': [[0, 1, 504], [[1, 504, 1], [0, 504, 1]], [[0, 504, 1], [0, 504, 1]]], 'I': [[0, 1, 504], [[6, 72, 7], [625, 72, 7]], [[2770, 504, 1], [693, 504, 1]]], 'O': [[0, 1, 504], [[7, 504, 1], [686, 504, 1]], [[686, 504, 1], [172, 504, 1]]]}<single_stall_cycle />{'W': [[-1], [-503, -504], [-504, -504]], 'I': [[-1], [-2, 617], [2266, 189]], 'O': [[-1], [-497, 182], [182, -332]]}<single_stall_count />{'W': [503, 0, 0], 'I': [503, 6, 0], 'O': [504, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [504, 0]}, 1: {'W': [0, 0], 'I': [48, 0], 'O': [504, 504]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-504, -504], [0, -504]], 1: [[-456, -504], [0, 0]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />121.4<mem_area_percentage />99.7 %</area></results><elapsed_time_second />0</simulation></root>