/* drivers/media/video/msm/dlt002_cam_devdrv_table.c
 *
 * Copyright (C) 2010 Sony Ericsson Mobile Communications AB.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2, as
 * published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 */

#include <linux/types.h>
#include "dlt002_cam_devdrv_table.h"

/****************************************************************
Mode_Monitor :: Mode change Monitor mode
****************************************************************/
const struct reg_entry dlt002_mode_monitor[] = {
	{0x0011, 0x00, REG_BITS_8},
};

int32_t sizeof_dlt002_mode_monitor = sizeof(dlt002_mode_monitor);

/****************************************************************
Mode_Capture :: Prepare mode capture
****************************************************************/
const struct reg_entry dlt002_prepare_mode_capture[] = {
	{0x0039, 0x01, REG_BITS_8},
};

int32_t sizeof_dlt002_prepare_mode_capture = sizeof(dlt002_prepare_mode_capture);

/****************************************************************
Mode_Capture :: Mode change Capture mode
****************************************************************/
const struct reg_entry dlt002_mode_capture[] = {
	{0x001D, 0x1B, REG_BITS_8},
	{0x0011, 0x02, REG_BITS_8},
	{0x0039, 0x00, REG_BITS_8},
};

int32_t sizeof_dlt002_mode_capture = sizeof(dlt002_mode_capture);

/****************************************************************
Mode_Capture :: Mode change YUV Capture mode
****************************************************************/
const struct reg_entry dlt002_mode_capture_YUV[] = {
	{0x001D, 0x00, REG_BITS_8},
	{0x0024, 0x8002, REG_BITS_16},
	{0x002A, 0xE001, REG_BITS_16},
	{0x0011, 0x02, REG_BITS_8},
};

int32_t sizeof_dlt002_mode_capture_YUV = sizeof(dlt002_mode_capture_YUV);

/****************************************************************
Test Pattern :: Set test pattern on
****************************************************************/
const struct reg_entry dlt002_test_pattern_on[] = {
	{0x3200, 0x04, REG_BITS_8},
	{0x3202, 0x01, REG_BITS_8},
	{0x2800, 0x01000204, REG_BITS_32},
};

int32_t sizeof_dlt002_test_pattern_on = sizeof(dlt002_test_pattern_on);

/****************************************************************
Test Pattern :: Set test pattern off
****************************************************************/
const struct reg_entry dlt002_test_pattern_off[] = {
	{0x3200, 0x00, REG_BITS_8},
	{0x3202, 0x00, REG_BITS_8},
};

int32_t sizeof_dlt002_test_pattern_off = sizeof(dlt002_test_pattern_off);

/****************************************************************
Snapshot_resolution_640x480 :: Snapshot resolution VGA
****************************************************************/
const struct reg_entry dlt002_snapshot_resolution_640x480[] = {
	{0x0024, 0x8002, REG_BITS_16},
	{0x002A, 0xE001, REG_BITS_16},
};

int32_t sizeof_dlt002_snapshot_resolution_640x480 = sizeof(dlt002_snapshot_resolution_640x480);

/****************************************************************
Snapshot_resolution_1280x960 :: Snapshot resolution 1MP
****************************************************************/
const struct reg_entry dlt002_snapshot_resolution_1280x960[] = {
	{0x0024, 0x0005, REG_BITS_16},
	{0x002A, 0xC003, REG_BITS_16},
};

int32_t sizeof_dlt002_snapshot_resolution_1280x960 = sizeof(dlt002_snapshot_resolution_1280x960);

/****************************************************************
Snapshot_resolution_1632x1224 :: Snapshot resolution 2MP
****************************************************************/
const struct reg_entry dlt002_snapshot_resolution_1632x1224[] = {
	{0x0024, 0x6006, REG_BITS_16},
	{0x002A, 0xC804, REG_BITS_16},
};

int32_t sizeof_dlt002_snapshot_resolution_1632x1224 = sizeof(dlt002_snapshot_resolution_1632x1224);

/****************************************************************
Snapshot_resolution_2048x1536 :: Snapshot resolution 3MP
****************************************************************/
const struct reg_entry dlt002_snapshot_resolution_2048x1536[] = {
	{0x0024, 0x0008, REG_BITS_16},
	{0x002A, 0x0006, REG_BITS_16},
};

int32_t sizeof_dlt002_snapshot_resolution_2048x1536 = sizeof(dlt002_snapshot_resolution_2048x1536);

/****************************************************************
    Set preview dimensions. VGA.
****************************************************************/
const struct reg_entry dlt002_thumbnail_size_VGA[] = {
	{0x0386, 0x8002, REG_BITS_16},
	{0x0388, 0xE001, REG_BITS_16},
};

int32_t sizeof_dlt002_thumbnail_size_VGA = sizeof(dlt002_thumbnail_size_VGA);

/****************************************************************
    Set preview dimensions. QVGA.
****************************************************************/
const struct reg_entry dlt002_thumbnail_size_QVGA[] = {
	{0x0386, 0x4001, REG_BITS_16},
	{0x0388, 0xF000, REG_BITS_16},
};

int32_t sizeof_dlt002_thumbnail_size_QVGA = sizeof(dlt002_thumbnail_size_QVGA);

/****************************************************************
frame rate fixed 30 fps
****************************************************************/

const struct reg_entry dlt002_framerate_30[] = {
	{0x0103, 0x00, REG_BITS_8},
};

int32_t sizeof_dlt002_framerate_30 = sizeof(dlt002_framerate_30);

/****************************************************************
frame rate variable
****************************************************************/

const struct reg_entry dlt002_framerate_variable[] = {
	{0x0103, 0x01, REG_BITS_8},
};

int32_t sizeof_dlt002_framerate_variable = sizeof(dlt002_framerate_variable);

/****************************************************************
scene normal
****************************************************************/
const struct reg_entry dlt002_scene_normal[] = {
	{0x6A01, 0x00, REG_BITS_8},
	{0x6A02, 0x01, REG_BITS_8},
	{0x6A03, 0x00, REG_BITS_8},
	{0x6A04, 0x0B, REG_BITS_8},
	{0x6A05, 0x4E, REG_BITS_8},
	{0x6A06, 0x01, REG_BITS_8},
	{0x6A07, 0xE1, REG_BITS_8},
	{0x6A08, 0x02, REG_BITS_8},
	{0x6A09, 0x0A, REG_BITS_8},
	{0x6A0A, 0x00, REG_BITS_8},
	{0x6A0B, 0x00, REG_BITS_8},
	{0x6A0C, 0x00, REG_BITS_8},
	{0x6A0D, 0x00, REG_BITS_8},
	{0x6A0E, 0x00, REG_BITS_8},
	{0x6A0F, 0x00, REG_BITS_8},
	{0x6A10, 0x00, REG_BITS_8},
	{0x6A11, 0x00, REG_BITS_8},
	{0x6A12, 0x00, REG_BITS_8},
	{0x6A13, 0x00, REG_BITS_8},
	{0x6A14, 0x00, REG_BITS_8},
	{0x6A15, 0x00, REG_BITS_8},
	{0x6A16, 0x00, REG_BITS_8},
	{0x6A17, 0x00, REG_BITS_8},
	{0x6A18, 0x00, REG_BITS_8},
	{0x6A19, 0x00, REG_BITS_8},
	{0x6A1A, 0x00, REG_BITS_8},
	{0x6A1B, 0x00, REG_BITS_8},
	{0x6A1C, 0x00, REG_BITS_8},
	{0x6A1D, 0x00, REG_BITS_8},
	{0x6A1E, 0x00, REG_BITS_8},
	{0x6A1F, 0x00, REG_BITS_8},
	{0x6A20, 0x00, REG_BITS_8},
	{0x6A21, 0x00, REG_BITS_8},
	{0x6A22, 0x00, REG_BITS_8},
	{0x6A23, 0x00, REG_BITS_8},
	{0x6A24, 0x00, REG_BITS_8},
	{0x6A25, 0x00, REG_BITS_8},
	{0x6A26, 0x00, REG_BITS_8},
	{0x6A27, 0x00, REG_BITS_8},
	{0x6A28, 0x00, REG_BITS_8},
	{0x6A29, 0x00, REG_BITS_8},
	{0x6A2A, 0x00, REG_BITS_8},
	{0x6A2B, 0x00, REG_BITS_8},
	{0x6A2C, 0x00, REG_BITS_8},
	{0x6A2D, 0x00, REG_BITS_8},
	{0x6A2E, 0x00, REG_BITS_8},
	{0x6A2F, 0x00, REG_BITS_8},
	{0x6A30, 0x00, REG_BITS_8},
	{0x6A31, 0x16, REG_BITS_8},
	{0x6A32, 0x40, REG_BITS_8},
	{0x6A33, 0xE7, REG_BITS_8},
	{0x6A34, 0x27, REG_BITS_8},
	{0x6A35, 0x18, REG_BITS_8},
	{0x6A36, 0x40, REG_BITS_8},
	{0x6A37, 0xFF, REG_BITS_8},
	{0x6A38, 0x01, REG_BITS_8},
	{0x6A39, 0x1A, REG_BITS_8},
	{0x6A3A, 0x40, REG_BITS_8},
	{0x6A3B, 0x62, REG_BITS_8},
	{0x6A3C, 0x0A, REG_BITS_8},
	{0x6A3D, 0x1C, REG_BITS_8},
	{0x6A3E, 0x40, REG_BITS_8},
	{0x6A3F, 0x60, REG_BITS_8},
	{0x6A40, 0x08, REG_BITS_8},
	{0x6A41, 0x1E, REG_BITS_8},
	{0x6A42, 0x40, REG_BITS_8},
	{0x6A43, 0x00, REG_BITS_8},
	{0x6A44, 0x00, REG_BITS_8},
	{0x6A45, 0x20, REG_BITS_8},
	{0x6A46, 0x40, REG_BITS_8},
	{0x6A47, 0x00, REG_BITS_8},
	{0x6A48, 0x00, REG_BITS_8},
	{0x6A49, 0xAE, REG_BITS_8},
	{0x6A4A, 0x52, REG_BITS_8},
	{0x6A4B, 0x00, REG_BITS_8},
	{0x6A4C, 0x21, REG_BITS_8},
	{0x6A4D, 0x00, REG_BITS_8},
	{0x6A4E, 0x00, REG_BITS_8},
	{0x6A4F, 0x00, REG_BITS_8},
	{0x6A50, 0x00, REG_BITS_8},
	{0x6A51, 0x00, REG_BITS_8},
	{0x6A52, 0x00, REG_BITS_8},
	{0x6A53, 0x00, REG_BITS_8},
	{0x6A54, 0x00, REG_BITS_8},
	{0x6A55, 0x00, REG_BITS_8},
	{0x6A56, 0x00, REG_BITS_8},
	{0x6A57, 0x00, REG_BITS_8},
	{0x6A58, 0x00, REG_BITS_8},
	{0x6A59, 0x00, REG_BITS_8},
	{0x6A5A, 0x00, REG_BITS_8},
	{0x6A5B, 0x00, REG_BITS_8},
	{0x6A5C, 0x00, REG_BITS_8},
	{0x6A5D, 0x00, REG_BITS_8},
	{0x6A5E, 0x00, REG_BITS_8},
	{0x6A5F, 0x00, REG_BITS_8},
	{0x6A60, 0x00, REG_BITS_8},
	{0x6A61, 0x00, REG_BITS_8},
	{0x6A62, 0x00, REG_BITS_8},
	{0x6A63, 0x00, REG_BITS_8},
	{0x6A64, 0x00, REG_BITS_8},
	{0x6A65, 0x00, REG_BITS_8},
	{0x6A66, 0x00, REG_BITS_8},
	{0x6A67, 0x00, REG_BITS_8},
	{0x6A68, 0x00, REG_BITS_8},
	{0x6A69, 0x00, REG_BITS_8},
	{0x6A6A, 0x00, REG_BITS_8},
	{0x6A6B, 0x00, REG_BITS_8},
	{0x6A6C, 0x00, REG_BITS_8},
	{0x6A6D, 0x00, REG_BITS_8},
	{0x6A6E, 0x00, REG_BITS_8},
	{0x6A6F, 0x00, REG_BITS_8},
	{0x6A70, 0x00, REG_BITS_8},
	{0x6A00, 0x01, REG_BITS_8},
};

int32_t sizeof_dlt002_scene_normal = sizeof(dlt002_scene_normal);

/****************************************************************
scene beach_snow
****************************************************************/
const struct reg_entry dlt002_scene_beach_snow[] = {
	{0x6A01, 0x00, REG_BITS_8},
	{0x6A02, 0x01, REG_BITS_8},
	{0x6A03, 0x03, REG_BITS_8},
	{0x6A04, 0x0B, REG_BITS_8},
	{0x6A05, 0x4E, REG_BITS_8},
	{0x6A06, 0x02, REG_BITS_8},
	{0x6A07, 0xE1, REG_BITS_8},
	{0x6A08, 0x02, REG_BITS_8},
	{0x6A09, 0x0A, REG_BITS_8},
	{0x6A0A, 0x00, REG_BITS_8},
	{0x6A0B, 0x00, REG_BITS_8},
	{0x6A0C, 0x00, REG_BITS_8},
	{0x6A0D, 0x00, REG_BITS_8},
	{0x6A0E, 0x00, REG_BITS_8},
	{0x6A0F, 0x00, REG_BITS_8},
	{0x6A10, 0x00, REG_BITS_8},
	{0x6A11, 0x00, REG_BITS_8},
	{0x6A12, 0x00, REG_BITS_8},
	{0x6A13, 0x00, REG_BITS_8},
	{0x6A14, 0x00, REG_BITS_8},
	{0x6A15, 0x00, REG_BITS_8},
	{0x6A16, 0x00, REG_BITS_8},
	{0x6A17, 0x00, REG_BITS_8},
	{0x6A18, 0x00, REG_BITS_8},
	{0x6A19, 0x00, REG_BITS_8},
	{0x6A1A, 0x00, REG_BITS_8},
	{0x6A1B, 0x00, REG_BITS_8},
	{0x6A1C, 0x00, REG_BITS_8},
	{0x6A1D, 0x00, REG_BITS_8},
	{0x6A1E, 0x00, REG_BITS_8},
	{0x6A1F, 0x00, REG_BITS_8},
	{0x6A20, 0x00, REG_BITS_8},
	{0x6A21, 0x00, REG_BITS_8},
	{0x6A22, 0x00, REG_BITS_8},
	{0x6A23, 0x00, REG_BITS_8},
	{0x6A24, 0x00, REG_BITS_8},
	{0x6A25, 0x00, REG_BITS_8},
	{0x6A26, 0x00, REG_BITS_8},
	{0x6A27, 0x00, REG_BITS_8},
	{0x6A28, 0x00, REG_BITS_8},
	{0x6A29, 0x00, REG_BITS_8},
	{0x6A2A, 0x00, REG_BITS_8},
	{0x6A2B, 0x00, REG_BITS_8},
	{0x6A2C, 0x00, REG_BITS_8},
	{0x6A2D, 0x00, REG_BITS_8},
	{0x6A2E, 0x00, REG_BITS_8},
	{0x6A2F, 0x00, REG_BITS_8},
	{0x6A30, 0x00, REG_BITS_8},
	{0x6A31, 0x16, REG_BITS_8},
	{0x6A32, 0x40, REG_BITS_8},
	{0x6A33, 0xE7, REG_BITS_8},
	{0x6A34, 0x27, REG_BITS_8},
	{0x6A35, 0x18, REG_BITS_8},
	{0x6A36, 0x40, REG_BITS_8},
	{0x6A37, 0xFF, REG_BITS_8},
	{0x6A38, 0x01, REG_BITS_8},
	{0x6A39, 0x1A, REG_BITS_8},
	{0x6A3A, 0x40, REG_BITS_8},
	{0x6A3B, 0xA9, REG_BITS_8},
	{0x6A3C, 0x07, REG_BITS_8},
	{0x6A3D, 0x1C, REG_BITS_8},
	{0x6A3E, 0x40, REG_BITS_8},
	{0x6A3F, 0x60, REG_BITS_8},
	{0x6A40, 0x08, REG_BITS_8},
	{0x6A41, 0x1E, REG_BITS_8},
	{0x6A42, 0x40, REG_BITS_8},
	{0x6A43, 0x00, REG_BITS_8},
	{0x6A44, 0x00, REG_BITS_8},
	{0x6A45, 0x20, REG_BITS_8},
	{0x6A46, 0x40, REG_BITS_8},
	{0x6A47, 0x00, REG_BITS_8},
	{0x6A48, 0x00, REG_BITS_8},
	{0x6A49, 0xAE, REG_BITS_8},
	{0x6A4A, 0x52, REG_BITS_8},
	{0x6A4B, 0x9D, REG_BITS_8},
	{0x6A4C, 0x2E, REG_BITS_8},
	{0x6A4D, 0x00, REG_BITS_8},
	{0x6A4E, 0x00, REG_BITS_8},
	{0x6A4F, 0x00, REG_BITS_8},
	{0x6A50, 0x00, REG_BITS_8},
	{0x6A51, 0x00, REG_BITS_8},
	{0x6A52, 0x00, REG_BITS_8},
	{0x6A53, 0x00, REG_BITS_8},
	{0x6A54, 0x00, REG_BITS_8},
	{0x6A55, 0x00, REG_BITS_8},
	{0x6A56, 0x00, REG_BITS_8},
	{0x6A57, 0x00, REG_BITS_8},
	{0x6A58, 0x00, REG_BITS_8},
	{0x6A59, 0x00, REG_BITS_8},
	{0x6A5A, 0x00, REG_BITS_8},
	{0x6A5B, 0x00, REG_BITS_8},
	{0x6A5C, 0x00, REG_BITS_8},
	{0x6A5D, 0x00, REG_BITS_8},
	{0x6A5E, 0x00, REG_BITS_8},
	{0x6A5F, 0x00, REG_BITS_8},
	{0x6A60, 0x00, REG_BITS_8},
	{0x6A61, 0x00, REG_BITS_8},
	{0x6A62, 0x00, REG_BITS_8},
	{0x6A63, 0x00, REG_BITS_8},
	{0x6A64, 0x00, REG_BITS_8},
	{0x6A65, 0x00, REG_BITS_8},
	{0x6A66, 0x00, REG_BITS_8},
	{0x6A67, 0x00, REG_BITS_8},
	{0x6A68, 0x00, REG_BITS_8},
	{0x6A69, 0x00, REG_BITS_8},
	{0x6A6A, 0x00, REG_BITS_8},
	{0x6A6B, 0x00, REG_BITS_8},
	{0x6A6C, 0x00, REG_BITS_8},
	{0x6A6D, 0x00, REG_BITS_8},
	{0x6A6E, 0x00, REG_BITS_8},
	{0x6A6F, 0x00, REG_BITS_8},
	{0x6A70, 0x00, REG_BITS_8},
	{0x6A00, 0x01, REG_BITS_8},
};

int32_t sizeof_dlt002_scene_beach_snow = sizeof(dlt002_scene_beach_snow);

/****************************************************************
scene sports
****************************************************************/
const struct reg_entry dlt002_scene_sports[] = {
	{0x6A01, 0x00, REG_BITS_8},
	{0x6A02, 0x01, REG_BITS_8},
	{0x6A03, 0x04, REG_BITS_8},
	{0x6A04, 0x0B, REG_BITS_8},
	{0x6A05, 0x4E, REG_BITS_8},
	{0x6A06, 0x01, REG_BITS_8},
	{0x6A07, 0xE1, REG_BITS_8},
	{0x6A08, 0x02, REG_BITS_8},
	{0x6A09, 0x08, REG_BITS_8},
	{0x6A0A, 0x00, REG_BITS_8},
	{0x6A0B, 0x00, REG_BITS_8},
	{0x6A0C, 0x00, REG_BITS_8},
	{0x6A0D, 0x00, REG_BITS_8},
	{0x6A0E, 0x00, REG_BITS_8},
	{0x6A0F, 0x00, REG_BITS_8},
	{0x6A10, 0x00, REG_BITS_8},
	{0x6A11, 0x00, REG_BITS_8},
	{0x6A12, 0x00, REG_BITS_8},
	{0x6A13, 0x00, REG_BITS_8},
	{0x6A14, 0x00, REG_BITS_8},
	{0x6A15, 0x00, REG_BITS_8},
	{0x6A16, 0x00, REG_BITS_8},
	{0x6A17, 0x00, REG_BITS_8},
	{0x6A18, 0x00, REG_BITS_8},
	{0x6A19, 0x00, REG_BITS_8},
	{0x6A1A, 0x00, REG_BITS_8},
	{0x6A1B, 0x00, REG_BITS_8},
	{0x6A1C, 0x00, REG_BITS_8},
	{0x6A1D, 0x00, REG_BITS_8},
	{0x6A1E, 0x00, REG_BITS_8},
	{0x6A1F, 0x00, REG_BITS_8},
	{0x6A20, 0x00, REG_BITS_8},
	{0x6A21, 0x00, REG_BITS_8},
	{0x6A22, 0x00, REG_BITS_8},
	{0x6A23, 0x00, REG_BITS_8},
	{0x6A24, 0x00, REG_BITS_8},
	{0x6A25, 0x00, REG_BITS_8},
	{0x6A26, 0x00, REG_BITS_8},
	{0x6A27, 0x00, REG_BITS_8},
	{0x6A28, 0x00, REG_BITS_8},
	{0x6A29, 0x00, REG_BITS_8},
	{0x6A2A, 0x00, REG_BITS_8},
	{0x6A2B, 0x00, REG_BITS_8},
	{0x6A2C, 0x00, REG_BITS_8},
	{0x6A2D, 0x00, REG_BITS_8},
	{0x6A2E, 0x00, REG_BITS_8},
	{0x6A2F, 0x00, REG_BITS_8},
	{0x6A30, 0x00, REG_BITS_8},
	{0x6A31, 0x16, REG_BITS_8},
	{0x6A32, 0x40, REG_BITS_8},
	{0x6A33, 0xB1, REG_BITS_8},
	{0x6A34, 0x1B, REG_BITS_8},
	{0x6A35, 0x18, REG_BITS_8},
	{0x6A36, 0x40, REG_BITS_8},
	{0x6A37, 0x97, REG_BITS_8},
	{0x6A38, 0x03, REG_BITS_8},
	{0x6A39, 0x1A, REG_BITS_8},
	{0x6A3A, 0x40, REG_BITS_8},
	{0x6A3B, 0x00, REG_BITS_8},
	{0x6A3C, 0x04, REG_BITS_8},
	{0x6A3D, 0x1C, REG_BITS_8},
	{0x6A3E, 0x40, REG_BITS_8},
	{0x6A3F, 0xFA, REG_BITS_8},
	{0x6A40, 0x07, REG_BITS_8},
	{0x6A41, 0x1E, REG_BITS_8},
	{0x6A42, 0x40, REG_BITS_8},
	{0x6A43, 0x2D, REG_BITS_8},
	{0x6A44, 0x08, REG_BITS_8},
	{0x6A45, 0x20, REG_BITS_8},
	{0x6A46, 0x40, REG_BITS_8},
	{0x6A47, 0xFF, REG_BITS_8},
	{0x6A48, 0x01, REG_BITS_8},
	{0x6A49, 0xAE, REG_BITS_8},
	{0x6A4A, 0x52, REG_BITS_8},
	{0x6A4B, 0x00, REG_BITS_8},
	{0x6A4C, 0x21, REG_BITS_8},
	{0x6A4D, 0x00, REG_BITS_8},
	{0x6A4E, 0x00, REG_BITS_8},
	{0x6A4F, 0x00, REG_BITS_8},
	{0x6A50, 0x00, REG_BITS_8},
	{0x6A51, 0x00, REG_BITS_8},
	{0x6A52, 0x00, REG_BITS_8},
	{0x6A53, 0x00, REG_BITS_8},
	{0x6A54, 0x00, REG_BITS_8},
	{0x6A55, 0x00, REG_BITS_8},
	{0x6A56, 0x00, REG_BITS_8},
	{0x6A57, 0x00, REG_BITS_8},
	{0x6A58, 0x00, REG_BITS_8},
	{0x6A59, 0x00, REG_BITS_8},
	{0x6A5A, 0x00, REG_BITS_8},
	{0x6A5B, 0x00, REG_BITS_8},
	{0x6A5C, 0x00, REG_BITS_8},
	{0x6A5D, 0x00, REG_BITS_8},
	{0x6A5E, 0x00, REG_BITS_8},
	{0x6A5F, 0x00, REG_BITS_8},
	{0x6A60, 0x00, REG_BITS_8},
	{0x6A61, 0x00, REG_BITS_8},
	{0x6A62, 0x00, REG_BITS_8},
	{0x6A63, 0x00, REG_BITS_8},
	{0x6A64, 0x00, REG_BITS_8},
	{0x6A65, 0x00, REG_BITS_8},
	{0x6A66, 0x00, REG_BITS_8},
	{0x6A67, 0x00, REG_BITS_8},
	{0x6A68, 0x00, REG_BITS_8},
	{0x6A69, 0x00, REG_BITS_8},
	{0x6A6A, 0x00, REG_BITS_8},
	{0x6A6B, 0x00, REG_BITS_8},
	{0x6A6C, 0x00, REG_BITS_8},
	{0x6A6D, 0x00, REG_BITS_8},
	{0x6A6E, 0x00, REG_BITS_8},
	{0x6A6F, 0x00, REG_BITS_8},
	{0x6A70, 0x00, REG_BITS_8},
	{0x6A00, 0x01, REG_BITS_8},
};

int32_t sizeof_dlt002_scene_sports = sizeof(dlt002_scene_sports);

/****************************************************************
scene twilight landscape
****************************************************************/
const struct reg_entry dlt002_scene_twilight[] = {
	{0x6A01, 0x00, REG_BITS_8},
	{0x6A02, 0x01, REG_BITS_8},
	{0x6A03, 0x05, REG_BITS_8},
	{0x6A04, 0x0B, REG_BITS_8},
	{0x6A05, 0x4E, REG_BITS_8},
	{0x6A06, 0x01, REG_BITS_8},
	{0x6A07, 0xE1, REG_BITS_8},
	{0x6A08, 0x02, REG_BITS_8},
	{0x6A09, 0x0A, REG_BITS_8},
	{0x6A0A, 0x00, REG_BITS_8},
	{0x6A0B, 0x00, REG_BITS_8},
	{0x6A0C, 0x00, REG_BITS_8},
	{0x6A0D, 0x00, REG_BITS_8},
	{0x6A0E, 0x00, REG_BITS_8},
	{0x6A0F, 0x00, REG_BITS_8},
	{0x6A10, 0x00, REG_BITS_8},
	{0x6A11, 0x00, REG_BITS_8},
	{0x6A12, 0x00, REG_BITS_8},
	{0x6A13, 0x00, REG_BITS_8},
	{0x6A14, 0x00, REG_BITS_8},
	{0x6A15, 0x00, REG_BITS_8},
	{0x6A16, 0x00, REG_BITS_8},
	{0x6A17, 0x00, REG_BITS_8},
	{0x6A18, 0x00, REG_BITS_8},
	{0x6A19, 0x00, REG_BITS_8},
	{0x6A1A, 0x00, REG_BITS_8},
	{0x6A1B, 0x00, REG_BITS_8},
	{0x6A1C, 0x00, REG_BITS_8},
	{0x6A1D, 0x00, REG_BITS_8},
	{0x6A1E, 0x00, REG_BITS_8},
	{0x6A1F, 0x00, REG_BITS_8},
	{0x6A20, 0x00, REG_BITS_8},
	{0x6A21, 0x00, REG_BITS_8},
	{0x6A22, 0x00, REG_BITS_8},
	{0x6A23, 0x00, REG_BITS_8},
	{0x6A24, 0x00, REG_BITS_8},
	{0x6A25, 0x00, REG_BITS_8},
	{0x6A26, 0x00, REG_BITS_8},
	{0x6A27, 0x00, REG_BITS_8},
	{0x6A28, 0x00, REG_BITS_8},
	{0x6A29, 0x00, REG_BITS_8},
	{0x6A2A, 0x00, REG_BITS_8},
	{0x6A2B, 0x00, REG_BITS_8},
	{0x6A2C, 0x00, REG_BITS_8},
	{0x6A2D, 0x00, REG_BITS_8},
	{0x6A2E, 0x00, REG_BITS_8},
	{0x6A2F, 0x00, REG_BITS_8},
	{0x6A30, 0x00, REG_BITS_8},
	{0x6A31, 0x16, REG_BITS_8},
	{0x6A32, 0x40, REG_BITS_8},
	{0x6A33, 0x00, REG_BITS_8},
	{0x6A34, 0x00, REG_BITS_8},
	{0x6A35, 0x18, REG_BITS_8},
	{0x6A36, 0x40, REG_BITS_8},
	{0x6A37, 0x00, REG_BITS_8},
	{0x6A38, 0x00, REG_BITS_8},
	{0x6A39, 0x1A, REG_BITS_8},
	{0x6A3A, 0x40, REG_BITS_8},
	{0x6A3B, 0x92, REG_BITS_8},
	{0x6A3C, 0x37, REG_BITS_8},
	{0x6A3D, 0x1C, REG_BITS_8},
	{0x6A3E, 0x40, REG_BITS_8},
	{0x6A3F, 0x94, REG_BITS_8},
	{0x6A40, 0x07, REG_BITS_8},
	{0x6A41, 0x1E, REG_BITS_8},
	{0x6A42, 0x40, REG_BITS_8},
	{0x6A43, 0x00, REG_BITS_8},
	{0x6A44, 0x00, REG_BITS_8},
	{0x6A45, 0x20, REG_BITS_8},
	{0x6A46, 0x40, REG_BITS_8},
	{0x6A47, 0x00, REG_BITS_8},
	{0x6A48, 0x00, REG_BITS_8},
	{0x6A49, 0xAE, REG_BITS_8},
	{0x6A4A, 0x52, REG_BITS_8},
	{0x6A4B, 0x5C, REG_BITS_8},
	{0x6A4C, 0x17, REG_BITS_8},
	{0x6A4D, 0x00, REG_BITS_8},
	{0x6A4E, 0x00, REG_BITS_8},
	{0x6A4F, 0x00, REG_BITS_8},
	{0x6A50, 0x00, REG_BITS_8},
	{0x6A51, 0x00, REG_BITS_8},
	{0x6A52, 0x00, REG_BITS_8},
	{0x6A53, 0x00, REG_BITS_8},
	{0x6A54, 0x00, REG_BITS_8},
	{0x6A55, 0x00, REG_BITS_8},
	{0x6A56, 0x00, REG_BITS_8},
	{0x6A57, 0x00, REG_BITS_8},
	{0x6A58, 0x00, REG_BITS_8},
	{0x6A59, 0x00, REG_BITS_8},
	{0x6A5A, 0x00, REG_BITS_8},
	{0x6A5B, 0x00, REG_BITS_8},
	{0x6A5C, 0x00, REG_BITS_8},
	{0x6A5D, 0x00, REG_BITS_8},
	{0x6A5E, 0x00, REG_BITS_8},
	{0x6A5F, 0x00, REG_BITS_8},
	{0x6A60, 0x00, REG_BITS_8},
	{0x6A61, 0x00, REG_BITS_8},
	{0x6A62, 0x00, REG_BITS_8},
	{0x6A63, 0x00, REG_BITS_8},
	{0x6A64, 0x00, REG_BITS_8},
	{0x6A65, 0x00, REG_BITS_8},
	{0x6A66, 0x00, REG_BITS_8},
	{0x6A67, 0x00, REG_BITS_8},
	{0x6A68, 0x00, REG_BITS_8},
	{0x6A69, 0x00, REG_BITS_8},
	{0x6A6A, 0x00, REG_BITS_8},
	{0x6A6B, 0x00, REG_BITS_8},
	{0x6A6C, 0x00, REG_BITS_8},
	{0x6A6D, 0x00, REG_BITS_8},
	{0x6A6E, 0x00, REG_BITS_8},
	{0x6A6F, 0x00, REG_BITS_8},
	{0x6A70, 0x00, REG_BITS_8},
	{0x6A00, 0x01, REG_BITS_8},
};

int32_t sizeof_dlt002_scene_twilight = sizeof(dlt002_scene_twilight);

/****************************************************************
Camera FW Download: Period_1 Vendor: Generic Version: ES1
****************************************************************/
const struct reg_entry dlt002_GEN_period_1_ES1[] = {
	{0x00FA, 0x0F, REG_BITS_8},
	{0x034C, 0x01, REG_BITS_8},
	{0x0364, 0x2700, REG_BITS_16},
	{0x000E, 0x20, REG_BITS_8},
	{0x0007, 0x00, REG_BITS_8},
	{0x000B, 0x04, REG_BITS_8},
	{0x000F, 0x07, REG_BITS_8},
	{0x001C, 0x00, REG_BITS_8},
	{0x001E, 0x00, REG_BITS_8},
	{0x001F, 0x00, REG_BITS_8},
	{0x0021, 0x00, REG_BITS_8},
	{0x0022, 0x8002, REG_BITS_16},
	{0x0026, 0x8002, REG_BITS_16},
	{0x0028, 0xE001, REG_BITS_16},
	{0x002C, 0xE001, REG_BITS_16},
	{0x0038, 0x0C, REG_BITS_8},
	{0x02C8, 0x01, REG_BITS_8},
	{0x02B9, 0x11, REG_BITS_8},
	{0x0207, 0x50, REG_BITS_8},
	{0x0009, 0x15, REG_BITS_8},
};

int32_t sizeof_dlt002_GEN_period_1_ES1 = sizeof(dlt002_GEN_period_1_ES1);

/****************************************************************
Camera FW Download: Period_2 Vendor: 0 Version:ES1
****************************************************************/
const struct reg_entry dlt002_vendor_0_period_2_ES1[] = {
	{0x0105, 0x80, REG_BITS_8},
	{0x03AA, 0x01, REG_BITS_8},
	{0x4A04, 0x1410, REG_BITS_16},
	{0x4A06, 0x5710, REG_BITS_16},
	{0x4A08, 0x2601, REG_BITS_16},
	{0x4A0A, 0x1D02, REG_BITS_16},
	{0x4A10, 0x6F0A, REG_BITS_16},
	{0x4A12, 0x981C, REG_BITS_16},
	{0x4A14, 0x84, REG_BITS_8},
	{0x4A15, 0x88, REG_BITS_8},
	{0x4A24, 0x1500, REG_BITS_16},
	{0x4014, 0xBF10, REG_BITS_16},
	{0x4016, 0xE727, REG_BITS_16},
	{0x4018, 0xFF01, REG_BITS_16},
	{0x401A, 0x620A, REG_BITS_16},
	{0x401C, 0x6008, REG_BITS_16},
	{0x401E, 0x0000, REG_BITS_16},
	{0x4020, 0x0000, REG_BITS_16},
	{0x402E, 0x0A, REG_BITS_8},
	{0x4036, 0x1005, REG_BITS_16},
	{0x4039, 0x22, REG_BITS_8},
	{0x404D, 0xA0, REG_BITS_8},
	{0x405C, 0xDA07, REG_BITS_16},
	{0x405E, 0xE806, REG_BITS_16},
	{0x4082, 0x35, REG_BITS_8},
	{0x4084, 0x05, REG_BITS_8},
	{0x4085, 0x04, REG_BITS_8},
	{0x4099, 0x50, REG_BITS_8},
	{0x409D, 0x33, REG_BITS_8},
	{0x409E, 0x2D, REG_BITS_8},
	{0x409F, 0x64, REG_BITS_8},
	{0x40A0, 0x5E, REG_BITS_8},
	{0x4C14, 0x4003, REG_BITS_16},
	{0x4C16, 0x0003, REG_BITS_16},
	{0x4C18, 0x8001, REG_BITS_16},
	{0x4C1A, 0xC000, REG_BITS_16},
	{0x42C0, 0x07, REG_BITS_8},
	{0x42C1, 0x08, REG_BITS_8},
	{0x42C2, 0x07, REG_BITS_8},
	{0x42C6, 0x09, REG_BITS_8},
	{0x42C7, 0x0D, REG_BITS_8},
	{0x42C8, 0x0E, REG_BITS_8},
	{0x42C9, 0x10, REG_BITS_8},
	{0x42CA, 0x11, REG_BITS_8},
	{0x42CB, 0x10, REG_BITS_8},
	{0x42CC, 0x0E, REG_BITS_8},
	{0x42CD, 0x0D, REG_BITS_8},
	{0x42CE, 0x09, REG_BITS_8},
	{0x42CF, 0x0C, REG_BITS_8},
	{0x42D0, 0x13, REG_BITS_8},
	{0x42D1, 0x1F, REG_BITS_8},
	{0x42D2, 0x27, REG_BITS_8},
	{0x42D3, 0x33, REG_BITS_8},
	{0x42D4, 0x27, REG_BITS_8},
	{0x42D5, 0x1F, REG_BITS_8},
	{0x42D6, 0x13, REG_BITS_8},
	{0x42D7, 0x0C, REG_BITS_8},
	{0x42D8, 0x0D, REG_BITS_8},
	{0x42D9, 0x1F, REG_BITS_8},
	{0x42DA, 0x47, REG_BITS_8},
	{0x42DB, 0x4E, REG_BITS_8},
	{0x42DC, 0x56, REG_BITS_8},
	{0x42DD, 0x4E, REG_BITS_8},
	{0x42DE, 0x47, REG_BITS_8},
	{0x42DF, 0x1F, REG_BITS_8},
	{0x42E0, 0x0D, REG_BITS_8},
	{0x42E1, 0x0E, REG_BITS_8},
	{0x42E2, 0x2A, REG_BITS_8},
	{0x42E3, 0x4D, REG_BITS_8},
	{0x42E4, 0x5A, REG_BITS_8},
	{0x42E6, 0x5A, REG_BITS_8},
	{0x42E7, 0x4D, REG_BITS_8},
	{0x42E8, 0x2A, REG_BITS_8},
	{0x42E9, 0x0E, REG_BITS_8},
	{0x42EA, 0x0D, REG_BITS_8},
	{0x42EB, 0x1F, REG_BITS_8},
	{0x42EC, 0x3B, REG_BITS_8},
	{0x42ED, 0x43, REG_BITS_8},
	{0x42EE, 0x4B, REG_BITS_8},
	{0x42EF, 0x43, REG_BITS_8},
	{0x42F0, 0x3B, REG_BITS_8},
	{0x42F1, 0x1F, REG_BITS_8},
	{0x42F2, 0x0D, REG_BITS_8},
	{0x42F3, 0x0B, REG_BITS_8},
	{0x42F4, 0x11, REG_BITS_8},
	{0x42F5, 0x14, REG_BITS_8},
	{0x42F6, 0x18, REG_BITS_8},
	{0x42F8, 0x18, REG_BITS_8},
	{0x42F9, 0x14, REG_BITS_8},
	{0x42FA, 0x11, REG_BITS_8},
	{0x42FB, 0x0B, REG_BITS_8},
	{0x0104, 0x81, REG_BITS_8},
	{0x01BD, 0x01, REG_BITS_8},
	{0x01BE, 0x02, REG_BITS_8},
	{0x01BF, 0x03, REG_BITS_8},
	{0x01C0, 0x08, REG_BITS_8},
	{0x02A6, 0x0300, REG_BITS_16},
	{0x440A, 0x0010, REG_BITS_16},
	{0x4428, 0x5000, REG_BITS_16},
	{0x442A, 0x010C, REG_BITS_16},
	{0x442C, 0xAF16, REG_BITS_16},
	{0x442E, 0x010C, REG_BITS_16},
	{0x4430, 0xAF16, REG_BITS_16},
	{0x443A, 0x5A0A, REG_BITS_16},
	{0x443C, 0x021D, REG_BITS_16},
	{0x444A, 0xF67A, REG_BITS_16},
	{0x444C, 0xDE7E, REG_BITS_16},
	{0x4453, 0x5B, REG_BITS_8},
	{0x4606, 0xAA, REG_BITS_8},
	{0x4607, 0xAA, REG_BITS_8},
	{0x4608, 0xAA, REG_BITS_8},
	{0x4609, 0xAA, REG_BITS_8},
	{0x460A, 0x96, REG_BITS_8},
	{0x460B, 0x78, REG_BITS_8},
	{0x460C, 0x6C, REG_BITS_8},
	{0x460D, 0x5F, REG_BITS_8},
	{0x460E, 0x55, REG_BITS_8},
	{0x460F, 0x45, REG_BITS_8},
	{0x4610, 0x3D, REG_BITS_8},
	{0x4611, 0x39, REG_BITS_8},
	{0x4612, 0x37, REG_BITS_8},
	{0x4613, 0x36, REG_BITS_8},
	{0x4614, 0x35, REG_BITS_8},
	{0x4615, 0x34, REG_BITS_8},
	{0x4616, 0x33, REG_BITS_8},
	{0x4617, 0x32, REG_BITS_8},
	{0x4618, 0x31, REG_BITS_8},
	{0x4619, 0x30, REG_BITS_8},
	{0x461A, 0x2F, REG_BITS_8},
	{0x461B, 0x2E, REG_BITS_8},
	{0x461C, 0x2D, REG_BITS_8},
	{0x461D, 0x2C, REG_BITS_8},
	{0x461E, 0x2B, REG_BITS_8},
	{0x461F, 0x29, REG_BITS_8},
	{0x4620, 0x25, REG_BITS_8},
	{0x4621, 0x24, REG_BITS_8},
	{0x462C, 0xAF, REG_BITS_8},
	{0x462D, 0xAF, REG_BITS_8},
	{0x462E, 0xAF, REG_BITS_8},
	{0x462F, 0xAA, REG_BITS_8},
	{0x4630, 0xB2, REG_BITS_8},
	{0x4631, 0xB4, REG_BITS_8},
	{0x4633, 0xB4, REG_BITS_8},
	{0x4634, 0x9B, REG_BITS_8},
	{0x4635, 0x82, REG_BITS_8},
	{0x4636, 0x78, REG_BITS_8},
	{0x4637, 0x72, REG_BITS_8},
	{0x4638, 0x6C, REG_BITS_8},
	{0x4639, 0x67, REG_BITS_8},
	{0x463A, 0x63, REG_BITS_8},
	{0x463B, 0x5E, REG_BITS_8},
	{0x463C, 0x58, REG_BITS_8},
	{0x463D, 0x53, REG_BITS_8},
	{0x463E, 0x4E, REG_BITS_8},
	{0x463F, 0x4A, REG_BITS_8},
	{0x4640, 0x45, REG_BITS_8},
	{0x4641, 0x40, REG_BITS_8},
	{0x4642, 0x3D, REG_BITS_8},
	{0x4643, 0x3A, REG_BITS_8},
	{0x4644, 0x38, REG_BITS_8},
	{0x4645, 0x36, REG_BITS_8},
	{0x4646, 0x3B, REG_BITS_8},
	{0x464C, 0x1F, REG_BITS_8},
	{0x464D, 0x09, REG_BITS_8},
	{0x4660, 0x41, REG_BITS_8},
	{0x4661, 0x3C, REG_BITS_8},
	{0x4662, 0x3A, REG_BITS_8},
	{0x4663, 0x39, REG_BITS_8},
	{0x4664, 0x38, REG_BITS_8},
	{0x4665, 0x37, REG_BITS_8},
	{0x4666, 0x36, REG_BITS_8},
	{0x4667, 0x35, REG_BITS_8},
	{0x4668, 0x34, REG_BITS_8},
	{0x4669, 0x33, REG_BITS_8},
	{0x4685, 0x6A, REG_BITS_8},
	{0x4686, 0x68, REG_BITS_8},
	{0x4687, 0x66, REG_BITS_8},
	{0x4688, 0x63, REG_BITS_8},
	{0x4689, 0x5F, REG_BITS_8},
	{0x468A, 0x5B, REG_BITS_8},
	{0x468B, 0x56, REG_BITS_8},
	{0x468C, 0x51, REG_BITS_8},
	{0x468D, 0x4C, REG_BITS_8},
	{0x468E, 0x47, REG_BITS_8},
	{0x468F, 0x43, REG_BITS_8},
	{0x469C, 0x1E, REG_BITS_8},
	{0x469D, 0x0F, REG_BITS_8},
	{0x469E, 0x18, REG_BITS_8},
	{0x46B3, 0x3C, REG_BITS_8},
	{0x46B4, 0x35, REG_BITS_8},
	{0x46B5, 0x30, REG_BITS_8},
	{0x46EC, 0x1A, REG_BITS_8},
	{0x46FA, 0xCD, REG_BITS_8},
	{0x46FB, 0xAB, REG_BITS_8},
	{0x46FC, 0x92, REG_BITS_8},
	{0x46FD, 0x7F, REG_BITS_8},
	{0x46FE, 0x72, REG_BITS_8},
	{0x46FF, 0x67, REG_BITS_8},
	{0x4700, 0x5E, REG_BITS_8},
	{0x4701, 0x57, REG_BITS_8},
	{0x4702, 0x51, REG_BITS_8},
	{0x4704, 0x47, REG_BITS_8},
	{0x4705, 0x43, REG_BITS_8},
	{0x4706, 0x41, REG_BITS_8},
	{0x4707, 0x3E, REG_BITS_8},
	{0x4708, 0x3B, REG_BITS_8},
	{0x4709, 0x38, REG_BITS_8},
	{0x470A, 0x37, REG_BITS_8},
	{0x470B, 0x35, REG_BITS_8},
	{0x470C, 0x33, REG_BITS_8},
	{0x470D, 0x32, REG_BITS_8},
	{0x470E, 0x30, REG_BITS_8},
	{0x470F, 0x2E, REG_BITS_8},
	{0x4710, 0x2D, REG_BITS_8},
	{0x4711, 0x2C, REG_BITS_8},
	{0x4712, 0x2B, REG_BITS_8},
	{0x4713, 0x2A, REG_BITS_8},
	{0x4714, 0x29, REG_BITS_8},
	{0x4715, 0x28, REG_BITS_8},
	{0x4720, 0xD3, REG_BITS_8},
	{0x4721, 0xB1, REG_BITS_8},
	{0x4722, 0x98, REG_BITS_8},
	{0x4723, 0x85, REG_BITS_8},
	{0x4724, 0x78, REG_BITS_8},
	{0x4725, 0x6D, REG_BITS_8},
	{0x4726, 0x64, REG_BITS_8},
	{0x4727, 0x5D, REG_BITS_8},
	{0x4728, 0x57, REG_BITS_8},
	{0x4729, 0x52, REG_BITS_8},
	{0x472C, 0x44, REG_BITS_8},
	{0x472D, 0x42, REG_BITS_8},
	{0x472E, 0x3F, REG_BITS_8},
	{0x472F, 0x3C, REG_BITS_8},
	{0x4730, 0x3B, REG_BITS_8},
	{0x4731, 0x39, REG_BITS_8},
	{0x4732, 0x37, REG_BITS_8},
	{0x4733, 0x36, REG_BITS_8},
	{0x4734, 0x34, REG_BITS_8},
	{0x4735, 0x34, REG_BITS_8},
	{0x4736, 0x33, REG_BITS_8},
	{0x4737, 0x32, REG_BITS_8},
	{0x4738, 0x31, REG_BITS_8},
	{0x4739, 0x30, REG_BITS_8},
	{0x473A, 0x2F, REG_BITS_8},
	{0x473B, 0x2E, REG_BITS_8},
	{0x473C, 0x19, REG_BITS_8},
	{0x473D, 0x14, REG_BITS_8},
	{0x473E, 0x16, REG_BITS_8},
	{0x473F, 0x14, REG_BITS_8},
	{0x5000, 0xD5FF, REG_BITS_16},
	{0x5002, 0x0000, REG_BITS_16},
	{0x5004, 0xF1FF, REG_BITS_16},
	{0x5006, 0x0000, REG_BITS_16},
	{0x5008, 0x0000, REG_BITS_16},
	{0x500A, 0xEAFF, REG_BITS_16},
	{0x500C, 0xD5FF, REG_BITS_16},
	{0x500E, 0x0000, REG_BITS_16},
	{0x5010, 0xF1FF, REG_BITS_16},
	{0x5012, 0x0000, REG_BITS_16},
	{0x5014, 0x0000, REG_BITS_16},
	{0x5016, 0xE3FF, REG_BITS_16},
	{0x5018, 0xCCFF, REG_BITS_16},
	{0x501A, 0x0000, REG_BITS_16},
	{0x501C, 0xE7FF, REG_BITS_16},
	{0x501E, 0x0000, REG_BITS_16},
	{0x5020, 0xFEFF, REG_BITS_16},
	{0x5022, 0xDAFF, REG_BITS_16},
	{0x5024, 0xE7FF, REG_BITS_16},
	{0x5026, 0x0000, REG_BITS_16},
	{0x5028, 0xE9FF, REG_BITS_16},
	{0x502A, 0x0000, REG_BITS_16},
	{0x502C, 0xF3FF, REG_BITS_16},
	{0x502E, 0xC3FF, REG_BITS_16},
	{0x5030, 0xE7FF, REG_BITS_16},
	{0x5032, 0x0000, REG_BITS_16},
	{0x5034, 0xE9FF, REG_BITS_16},
	{0x5036, 0x0000, REG_BITS_16},
	{0x5038, 0xF3FF, REG_BITS_16},
	{0x503A, 0xC3FF, REG_BITS_16},
	{0x503C, 0xC8FF, REG_BITS_16},
	{0x503E, 0x0000, REG_BITS_16},
	{0x5040, 0xE7FF, REG_BITS_16},
	{0x5042, 0x0000, REG_BITS_16},
	{0x5044, 0xF3FF, REG_BITS_16},
	{0x5046, 0xF2FF, REG_BITS_16},
	{0x5048, 0xC8FF, REG_BITS_16},
	{0x504A, 0x0000, REG_BITS_16},
	{0x504C, 0xE7FF, REG_BITS_16},
	{0x504E, 0x0000, REG_BITS_16},
	{0x5050, 0xF3FF, REG_BITS_16},
	{0x5052, 0xF2FF, REG_BITS_16},
	{0x5055, 0x1C, REG_BITS_8},
	{0x5056, 0x3F, REG_BITS_8},
	{0x5057, 0x17, REG_BITS_8},
	{0x5058, 0x5D, REG_BITS_8},
	{0x505A, 0x6C, REG_BITS_8},
	{0x505B, 0x0E, REG_BITS_8},
	{0x505C, 0x95, REG_BITS_8},
	{0x505E, 0x41, REG_BITS_8},
	{0x505F, 0x12, REG_BITS_8},
	{0x5060, 0x4D, REG_BITS_8},
	{0x5061, 0x10, REG_BITS_8},
	{0x5094, 0xE9FF, REG_BITS_16},
	{0x50A0, 0xE9FF, REG_BITS_16},
	{0x50A2, 0x61, REG_BITS_8},
	{0x50A3, 0x5C, REG_BITS_8},
	{0x50A4, 0x61, REG_BITS_8},
	{0x50A5, 0x6D, REG_BITS_8},
	{0x50A6, 0x51, REG_BITS_8},
	{0x50A7, 0x6D, REG_BITS_8},
	{0x50A8, 0x51, REG_BITS_8},
	{0x50A9, 0x5C, REG_BITS_8},
	{0x50AC, 0xE9FF, REG_BITS_16},
	{0x50B2, 0x0400, REG_BITS_16},
	{0x50B6, 0x0400, REG_BITS_16},
	{0x50B8, 0xE9FF, REG_BITS_16},
	{0x50BA, 0x61, REG_BITS_8},
	{0x50BB, 0x76, REG_BITS_8},
	{0x50BC, 0x61, REG_BITS_8},
	{0x50BD, 0x7A, REG_BITS_8},
	{0x50BE, 0x94, REG_BITS_8},
	{0x50BF, 0x7A, REG_BITS_8},
	{0x50C0, 0x94, REG_BITS_8},
	{0x50C1, 0x76, REG_BITS_8},
	{0x50C2, 0x12, REG_BITS_8},
	{0x5238, 0x0400, REG_BITS_16},
	{0x523A, 0x0800, REG_BITS_16},
	{0x523C, 0x0E00, REG_BITS_16},
	{0x523E, 0x1600, REG_BITS_16},
	{0x5240, 0x1E00, REG_BITS_16},
	{0x5242, 0x2600, REG_BITS_16},
	{0x5244, 0x2E00, REG_BITS_16},
	{0x5246, 0x3600, REG_BITS_16},
	{0x5248, 0x3D00, REG_BITS_16},
	{0x524A, 0x4300, REG_BITS_16},
	{0x524C, 0x4900, REG_BITS_16},
	{0x524E, 0x4E00, REG_BITS_16},
	{0x5250, 0x5400, REG_BITS_16},
	{0x5252, 0x5900, REG_BITS_16},
	{0x5254, 0x5E00, REG_BITS_16},
	{0x5256, 0x6300, REG_BITS_16},
	{0x5258, 0x6600, REG_BITS_16},
	{0x525A, 0x4300, REG_BITS_16},
	{0x525C, 0x8700, REG_BITS_16},
	{0x525E, 0xAF00, REG_BITS_16},
	{0x5260, 0xC800, REG_BITS_16},
	{0x5262, 0xDC00, REG_BITS_16},
	{0x5264, 0xEB00, REG_BITS_16},
	{0x5266, 0xF600, REG_BITS_16},
	{0x5268, 0x0001, REG_BITS_16},
	{0x526A, 0x0201, REG_BITS_16},
	{0x52A2, 0x1002, REG_BITS_16},
	{0x52A6, 0x1002, REG_BITS_16},
	{0x52AA, 0x1002, REG_BITS_16},
	{0x52AE, 0x0021, REG_BITS_16},
	{0x0105, 0x40, REG_BITS_8},
	{0x4E40, 0x4A15, REG_BITS_16},
	{0x4E44, 0x4E11, REG_BITS_16},
	{0x4E46, 0x0410, REG_BITS_16},
	{0x4E48, 0x2C1A, REG_BITS_16},
	{0x4E4C, 0x9C68, REG_BITS_16},
	{0x4E4E, 0x5363, REG_BITS_16},
	{0x4E50, 0x0000, REG_BITS_16},
	{0x4E52, 0x0000, REG_BITS_16},
	{0x4E54, 0x0000, REG_BITS_16},
	{0x4E56, 0x0000, REG_BITS_16},
	{0x4E58, 0x0000, REG_BITS_16},
	{0x4E5A, 0x0000, REG_BITS_16},
	{0x4E60, 0x1E5A20E0, REG_BITS_32},
	{0x4E64, 0xED0EF1F6, REG_BITS_32},
	{0x4E68, 0x13F10313, REG_BITS_32},
	{0x4E6C, 0x863A863A, REG_BITS_32},
	{0x4E70, 0x1E5A20E0, REG_BITS_32},
	{0x4E74, 0xED0EF1F6, REG_BITS_32},
	{0x4E78, 0x13F10313, REG_BITS_32},
	{0x4E7C, 0x863A863A, REG_BITS_32},
	{0x4F52, 0x00, REG_BITS_8},
	{0x4F54, 0x19, REG_BITS_8},
	{0x4F55, 0x19, REG_BITS_8},
	{0x4F56, 0x1D, REG_BITS_8},
	{0x4F59, 0x01, REG_BITS_8},
	{0x4F5A, 0x14, REG_BITS_8},
	{0x4F5B, 0x28, REG_BITS_8},
	{0x4F5C, 0x32, REG_BITS_8},
	{0x4F5D, 0x1C, REG_BITS_8},
	{0x4F60, 0x0A, REG_BITS_8},
	{0x4F69, 0x01, REG_BITS_8},
	{0x4F6A, 0x00, REG_BITS_8},
	{0x4F6C, 0xBE65, REG_BITS_16},
	{0x4F6E, 0xBD65, REG_BITS_16},
	{0x9000, 0x8383, REG_BITS_16},
	{0x9002, 0x04, REG_BITS_8},
	{0x9003, 0x08, REG_BITS_8},
	{0x9004, 0x10, REG_BITS_8},
	{0x9005, 0x20, REG_BITS_8},
	{0x9006, 0x00, REG_BITS_8},
	{0x9007, 0xA0, REG_BITS_8},
	{0x9008, 0x40, REG_BITS_8},
	{0x9009, 0xFF, REG_BITS_8},
	{0x900A, 0x04, REG_BITS_8},
	{0x900B, 0x02, REG_BITS_8},
	{0x900C, 0x12, REG_BITS_8},
	{0x900D, 0x08, REG_BITS_8},
	{0x900E, 0x38, REG_BITS_8},
	{0x900F, 0x20, REG_BITS_8},
	{0x9010, 0xC0, REG_BITS_8},
	{0x9011, 0x80, REG_BITS_8},
	{0x9012, 0x00, REG_BITS_8},
	{0x9013, 0x03, REG_BITS_8},
	{0x9014, 0x04, REG_BITS_8},
	{0x9015, 0x08, REG_BITS_8},
	{0x9016, 0x10, REG_BITS_8},
	{0x9017, 0x20, REG_BITS_8},
	{0x9018, 0x00, REG_BITS_8},
	{0x9019, 0xA0, REG_BITS_8},
	{0x901A, 0x40, REG_BITS_8},
	{0x901B, 0xFF, REG_BITS_8},
	{0x901C, 0x04, REG_BITS_8},
	{0x901D, 0x02, REG_BITS_8},
	{0x901E, 0x12, REG_BITS_8},
	{0x901F, 0x08, REG_BITS_8},
	{0x9020, 0x38, REG_BITS_8},
	{0x9021, 0x20, REG_BITS_8},
	{0x9022, 0xC0, REG_BITS_8},
	{0x9023, 0x80, REG_BITS_8},
	{0x9024, 0x00, REG_BITS_8},
	{0x9025, 0x03, REG_BITS_8},
	{0x9026, 0x01, REG_BITS_8},
	{0x9027, 0x0C, REG_BITS_8},
	{0x9028, 0x04, REG_BITS_8},
	{0x9029, 0x30, REG_BITS_8},
	{0x902A, 0x00, REG_BITS_8},
	{0x902B, 0x00, REG_BITS_8},
	{0x902C, 0x81, REG_BITS_8},
	{0x902D, 0x80, REG_BITS_8},
	{0x902E, 0x04, REG_BITS_8},
	{0x902F, 0xFF, REG_BITS_8},
	{0x9030, 0x0D, REG_BITS_8},
	{0x9031, 0x00, REG_BITS_8},
	{0x9032, 0x40, REG_BITS_8},
	{0x9033, 0x20, REG_BITS_8},
	{0x9034, 0xE0, REG_BITS_8},
	{0x9035, 0x80, REG_BITS_8},
	{0x9036, 0x80, REG_BITS_8},
	{0x9037, 0x03, REG_BITS_8},
	{0x9038, 0x00, REG_BITS_8},
	{0x9039, 0x08, REG_BITS_8},
	{0x903A, 0x00, REG_BITS_8},
	{0x903B, 0x20, REG_BITS_8},
	{0x903C, 0x00, REG_BITS_8},
	{0x903D, 0x80, REG_BITS_8},
	{0x903E, 0xC0, REG_BITS_8},
	{0x903F, 0x80, REG_BITS_8},
	{0x9040, 0x02, REG_BITS_8},
	{0x9041, 0x02, REG_BITS_8},
	{0x9042, 0x0A, REG_BITS_8},
	{0x9043, 0x04, REG_BITS_8},
	{0x9044, 0x38, REG_BITS_8},
	{0x9045, 0x10, REG_BITS_8},
	{0x9046, 0xC0, REG_BITS_8},
	{0x9047, 0x40, REG_BITS_8},
	{0x9048, 0x00, REG_BITS_8},
	{0x9049, 0x03, REG_BITS_8},
	{0x904A, 0x04, REG_BITS_8},
	{0x904B, 0x06, REG_BITS_8},
	{0x904C, 0x10, REG_BITS_8},
	{0x904D, 0x18, REG_BITS_8},
	{0x904E, 0x20, REG_BITS_8},
	{0x904F, 0x40, REG_BITS_8},
	{0x9050, 0x80, REG_BITS_8},
	{0x9051, 0x00, REG_BITS_8},
	{0x9052, 0x01, REG_BITS_8},
	{0x9053, 0x02, REG_BITS_8},
	{0x9054, 0x00, REG_BITS_8},
	{0x9055, 0x10, REG_BITS_8},
	{0x9056, 0x28, REG_BITS_8},
	{0x9057, 0x10, REG_BITS_8},
	{0x9058, 0xC0, REG_BITS_8},
	{0x9059, 0x40, REG_BITS_8},
	{0x905A, 0x00, REG_BITS_8},
	{0x905B, 0x03, REG_BITS_8},
	{0x905C, 0x02, REG_BITS_8},
	{0x905D, 0x04, REG_BITS_8},
	{0x905E, 0x08, REG_BITS_8},
	{0x905F, 0x10, REG_BITS_8},
	{0x9060, 0x10, REG_BITS_8},
	{0x9061, 0x20, REG_BITS_8},
	{0x9062, 0xC0, REG_BITS_8},
	{0x9063, 0x80, REG_BITS_8},
	{0x9064, 0x00, REG_BITS_8},
	{0x9065, 0x01, REG_BITS_8},
	{0x9066, 0x02, REG_BITS_8},
	{0x9067, 0x04, REG_BITS_8},
	{0x9068, 0x10, REG_BITS_8},
	{0x9069, 0x30, REG_BITS_8},
	{0x906A, 0xA0, REG_BITS_8},
	{0x906B, 0xC0, REG_BITS_8},
	{0x906C, 0x80, REG_BITS_8},
	{0x906D, 0x02, REG_BITS_8},
	{0x906E, 0x03, REG_BITS_8},
	{0x906F, 0x08, REG_BITS_8},
	{0x9070, 0x0C, REG_BITS_8},
	{0x9071, 0x20, REG_BITS_8},
	{0x9072, 0x20, REG_BITS_8},
	{0x9073, 0x60, REG_BITS_8},
	{0x9074, 0x00, REG_BITS_8},
	{0x9075, 0x80, REG_BITS_8},
	{0x9076, 0x00, REG_BITS_8},
	{0x9077, 0x01, REG_BITS_8},
	{0x9078, 0x06, REG_BITS_8},
	{0x9079, 0x08, REG_BITS_8},
	{0x907A, 0x20, REG_BITS_8},
	{0x907B, 0x20, REG_BITS_8},
	{0x907C, 0xC0, REG_BITS_8},
	{0x907D, 0x80, REG_BITS_8},
	{0x907E, 0x00, REG_BITS_8},
	{0x907F, 0x03, REG_BITS_8},
	{0x9080, 0xFF, REG_BITS_8},
	{0x9081, 0x07, REG_BITS_8},
	{0x9082, 0xFC, REG_BITS_8},
	{0x9083, 0x1F, REG_BITS_8},
	{0x9084, 0x10, REG_BITS_8},
	{0x9085, 0x60, REG_BITS_8},
	{0x9086, 0xC0, REG_BITS_8},
	{0x9087, 0x00, REG_BITS_8},
	{0x9088, 0x02, REG_BITS_8},
	{0x9089, 0x03, REG_BITS_8},
	{0x908A, 0x04, REG_BITS_8},
	{0x908B, 0x08, REG_BITS_8},
	{0x908C, 0x30, REG_BITS_8},
	{0x908D, 0x20, REG_BITS_8},
	{0x908E, 0x40, REG_BITS_8},
	{0x908F, 0x80, REG_BITS_8},
	{0x9090, 0x00, REG_BITS_8},
	{0x9091, 0x01, REG_BITS_8},
	{0x9092, 0x00, REG_BITS_8},
	{0x9093, 0x04, REG_BITS_8},
	{0x9094, 0x00, REG_BITS_8},
	{0x9095, 0x10, REG_BITS_8},
	{0x9096, 0x30, REG_BITS_8},
	{0x9097, 0x60, REG_BITS_8},
	{0x9098, 0x40, REG_BITS_8},
	{0x9099, 0x00, REG_BITS_8},
	{0x909A, 0x01, REG_BITS_8},
	{0x909B, 0x03, REG_BITS_8},
	{0x909C, 0x0A, REG_BITS_8},
	{0x909D, 0x04, REG_BITS_8},
	{0x909E, 0x28, REG_BITS_8},
	{0x909F, 0x10, REG_BITS_8},
	{0x90A0, 0x60, REG_BITS_8},
	{0x90A1, 0x40, REG_BITS_8},
	{0x90A2, 0x80, REG_BITS_8},
	{0x90A3, 0x01, REG_BITS_8},
	{0x90A4, 0x00, REG_BITS_8},
	{0x90A5, 0x04, REG_BITS_8},
	{0x90A6, 0x00, REG_BITS_8},
	{0x90A7, 0x10, REG_BITS_8},
	{0x90A8, 0x30, REG_BITS_8},
	{0x90A9, 0x60, REG_BITS_8},
	{0x90AA, 0x40, REG_BITS_8},
	{0x90AB, 0x00, REG_BITS_8},
	{0x90AC, 0x01, REG_BITS_8},
	{0x90AD, 0x03, REG_BITS_8},
	{0x90AE, 0x0A, REG_BITS_8},
	{0x90AF, 0x04, REG_BITS_8},
	{0x90B0, 0x28, REG_BITS_8},
	{0x90B1, 0x10, REG_BITS_8},
	{0x90B2, 0x60, REG_BITS_8},
	{0x90B3, 0x40, REG_BITS_8},
	{0x90B4, 0x80, REG_BITS_8},
	{0x90B5, 0x01, REG_BITS_8},
	{0x90B6, 0x04, REG_BITS_8},
	{0x90B7, 0xF8, REG_BITS_8},
	{0x90B8, 0x13, REG_BITS_8},
	{0x90B9, 0xE0, REG_BITS_8},
	{0x90BA, 0x2F, REG_BITS_8},
	{0x90BB, 0xE0, REG_BITS_8},
	{0x90BC, 0xBE, REG_BITS_8},
	{0x90BD, 0x80, REG_BITS_8},
	{0x90BE, 0xFA, REG_BITS_8},
	{0x90BF, 0x00, REG_BITS_8},
	{0x90C0, 0xF2, REG_BITS_8},
	{0x90C1, 0x03, REG_BITS_8},
	{0x90C2, 0xD0, REG_BITS_8},
	{0x90C3, 0xEF, REG_BITS_8},
	{0x90C4, 0x3F, REG_BITS_8},
	{0x90C5, 0xBF, REG_BITS_8},
	{0x90C6, 0xFF, REG_BITS_8},
	{0x90C7, 0xFC, REG_BITS_8},
	{0x90C8, 0x04, REG_BITS_8},
	{0x90C9, 0xF8, REG_BITS_8},
	{0x90CA, 0x13, REG_BITS_8},
	{0x90CB, 0xE0, REG_BITS_8},
	{0x90CC, 0x2F, REG_BITS_8},
	{0x90CD, 0xE0, REG_BITS_8},
	{0x90CE, 0xBE, REG_BITS_8},
	{0x90CF, 0x80, REG_BITS_8},
	{0x90D0, 0xFA, REG_BITS_8},
	{0x90D1, 0x00, REG_BITS_8},
	{0x90D2, 0xF2, REG_BITS_8},
	{0x90D3, 0x03, REG_BITS_8},
	{0x90D4, 0xD0, REG_BITS_8},
	{0x90D5, 0xEF, REG_BITS_8},
	{0x90D6, 0x3F, REG_BITS_8},
	{0x90D7, 0xBF, REG_BITS_8},
	{0x90D8, 0xFF, REG_BITS_8},
	{0x90D9, 0xFC, REG_BITS_8},
	{0x90DA, 0x07, REG_BITS_8},
	{0x90DB, 0xF4, REG_BITS_8},
	{0x90DC, 0x1F, REG_BITS_8},
	{0x90DD, 0xD0, REG_BITS_8},
	{0x90DE, 0x2F, REG_BITS_8},
	{0x90DF, 0x00, REG_BITS_8},
	{0x90E0, 0x7F, REG_BITS_8},
	{0x90E1, 0x80, REG_BITS_8},
	{0x90E2, 0xFD, REG_BITS_8},
	{0x90E3, 0x01, REG_BITS_8},
	{0x90E4, 0xF0, REG_BITS_8},
	{0x90E5, 0x03, REG_BITS_8},
	{0x90E6, 0xC8, REG_BITS_8},
	{0x90E7, 0xEF, REG_BITS_8},
	{0x90E8, 0xFF, REG_BITS_8},
	{0x90E9, 0xBF, REG_BITS_8},
	{0x90EA, 0xFF, REG_BITS_8},
	{0x90EB, 0xFF, REG_BITS_8},
	{0x90EC, 0x01, REG_BITS_8},
	{0x90ED, 0xF4, REG_BITS_8},
	{0x90EE, 0x07, REG_BITS_8},
	{0x90EF, 0xD0, REG_BITS_8},
	{0x90F0, 0x2F, REG_BITS_8},
	{0x90F1, 0xE0, REG_BITS_8},
	{0x90F2, 0xFE, REG_BITS_8},
	{0x90F3, 0x7F, REG_BITS_8},
	{0x90F4, 0xFB, REG_BITS_8},
	{0x90F5, 0xFF, REG_BITS_8},
	{0x90F6, 0xF1, REG_BITS_8},
	{0x90F7, 0xFF, REG_BITS_8},
	{0x90F8, 0xCF, REG_BITS_8},
	{0x90F9, 0xFF, REG_BITS_8},
	{0x90FA, 0x9F, REG_BITS_8},
	{0x90FB, 0xFF, REG_BITS_8},
	{0x90FC, 0x7F, REG_BITS_8},
	{0x90FD, 0xFE, REG_BITS_8},
	{0x90FE, 0x05, REG_BITS_8},
	{0x90FF, 0xF4, REG_BITS_8},
	{0x9100, 0x17, REG_BITS_8},
	{0x9101, 0xD0, REG_BITS_8},
	{0x9102, 0x2F, REG_BITS_8},
	{0x9103, 0x60, REG_BITS_8},
	{0x9104, 0xFF, REG_BITS_8},
	{0x9105, 0x7F, REG_BITS_8},
	{0x9106, 0xFE, REG_BITS_8},
	{0x9107, 0xFE, REG_BITS_8},
	{0x9108, 0xF5, REG_BITS_8},
	{0x9109, 0x03, REG_BITS_8},
	{0x910A, 0xF0, REG_BITS_8},
	{0x910B, 0x0F, REG_BITS_8},
	{0x910C, 0x80, REG_BITS_8},
	{0x910D, 0x3F, REG_BITS_8},
	{0x910E, 0x00, REG_BITS_8},
	{0x910F, 0xFE, REG_BITS_8},
	{0x9110, 0x06, REG_BITS_8},
	{0x9111, 0xFA, REG_BITS_8},
	{0x9112, 0x1B, REG_BITS_8},
	{0x9113, 0xE8, REG_BITS_8},
	{0x9114, 0x2F, REG_BITS_8},
	{0x9115, 0xC0, REG_BITS_8},
	{0x9116, 0xFF, REG_BITS_8},
	{0x9117, 0x00, REG_BITS_8},
	{0x9118, 0x00, REG_BITS_8},
	{0x9119, 0x01, REG_BITS_8},
	{0x911A, 0xFE, REG_BITS_8},
	{0x911B, 0x03, REG_BITS_8},
	{0x911C, 0xF0, REG_BITS_8},
	{0x911D, 0x1F, REG_BITS_8},
	{0x911E, 0xA0, REG_BITS_8},
	{0x911F, 0x40, REG_BITS_8},
	{0x9120, 0x80, REG_BITS_8},
	{0x9121, 0x02, REG_BITS_8},
	{0x9122, 0x07, REG_BITS_8},
	{0x9123, 0x04, REG_BITS_8},
	{0x9124, 0x1C, REG_BITS_8},
	{0x9125, 0x10, REG_BITS_8},
	{0x9126, 0x80, REG_BITS_8},
	{0x9127, 0xC0, REG_BITS_8},
	{0x9128, 0xC0, REG_BITS_8},
	{0x9129, 0x80, REG_BITS_8},
	{0x912A, 0x00, REG_BITS_8},
	{0x912B, 0x03, REG_BITS_8},
	{0x912C, 0x00, REG_BITS_8},
	{0x912D, 0x0C, REG_BITS_8},
	{0x912E, 0x30, REG_BITS_8},
	{0x912F, 0x20, REG_BITS_8},
	{0x9130, 0xE0, REG_BITS_8},
	{0x9131, 0x80, REG_BITS_8},
	{0x9132, 0x80, REG_BITS_8},
	{0x9133, 0x03, REG_BITS_8},
	{0x9134, 0x08, REG_BITS_8},
	{0x9135, 0x0A, REG_BITS_8},
	{0x9136, 0x20, REG_BITS_8},
	{0x9137, 0x28, REG_BITS_8},
	{0x9138, 0x70, REG_BITS_8},
	{0x9139, 0xA0, REG_BITS_8},
	{0x913A, 0x80, REG_BITS_8},
	{0x913B, 0x01, REG_BITS_8},
	{0x913C, 0x04, REG_BITS_8},
	{0x913D, 0x05, REG_BITS_8},
	{0x913E, 0x08, REG_BITS_8},
	{0x913F, 0x1C, REG_BITS_8},
	{0x9140, 0x58, REG_BITS_8},
	{0x9141, 0x30, REG_BITS_8},
	{0x9142, 0x40, REG_BITS_8},
	{0x9143, 0xC1, REG_BITS_8},
	{0x9144, 0x00, REG_BITS_8},
	{0x9145, 0x05, REG_BITS_8},
	{0x9146, 0x06, REG_BITS_8},
	{0x9147, 0x12, REG_BITS_8},
	{0x9148, 0x18, REG_BITS_8},
	{0x9149, 0x48, REG_BITS_8},
	{0x914A, 0x70, REG_BITS_8},
	{0x914B, 0x80, REG_BITS_8},
	{0x914C, 0x81, REG_BITS_8},
	{0x914D, 0x01, REG_BITS_8},
	{0x914E, 0x05, REG_BITS_8},
	{0x914F, 0x05, REG_BITS_8},
	{0x9150, 0x14, REG_BITS_8},
	{0x9151, 0x18, REG_BITS_8},
	{0x9152, 0x28, REG_BITS_8},
	{0x9153, 0x30, REG_BITS_8},
	{0x9154, 0x20, REG_BITS_8},
	{0x9155, 0xC1, REG_BITS_8},
	{0x9156, 0x80, REG_BITS_8},
	{0x9157, 0x04, REG_BITS_8},
	{0x9158, 0x06, REG_BITS_8},
	{0x9159, 0x12, REG_BITS_8},
	{0x915A, 0x18, REG_BITS_8},
	{0x915B, 0x48, REG_BITS_8},
	{0x915C, 0x70, REG_BITS_8},
	{0x915D, 0x80, REG_BITS_8},
	{0x915E, 0x81, REG_BITS_8},
	{0x915F, 0x01, REG_BITS_8},
	{0x9160, 0x05, REG_BITS_8},
	{0x9161, 0x05, REG_BITS_8},
	{0x9162, 0x14, REG_BITS_8},
	{0x9163, 0x18, REG_BITS_8},
	{0x9164, 0x28, REG_BITS_8},
	{0x9165, 0x30, REG_BITS_8},
	{0x9166, 0x20, REG_BITS_8},
	{0x9167, 0xC1, REG_BITS_8},
	{0x9168, 0x80, REG_BITS_8},
	{0x9169, 0x04, REG_BITS_8},
	{0xA000, 0x9292, REG_BITS_16},
	{0xA002, 0xE6, REG_BITS_8},
	{0xA003, 0xE9, REG_BITS_8},
	{0xA004, 0x90, REG_BITS_8},
	{0xA005, 0x79, REG_BITS_8},
	{0xA006, 0x4C, REG_BITS_8},
	{0xA007, 0x24, REG_BITS_8},
	{0xA008, 0x1C, REG_BITS_8},
	{0xA009, 0x02, REG_BITS_8},
	{0xA00A, 0x79, REG_BITS_8},
	{0xA00B, 0x26, REG_BITS_8},
	{0xA00C, 0x3C, REG_BITS_8},
	{0xA00D, 0x9D, REG_BITS_8},
	{0xA00E, 0x11, REG_BITS_8},
	{0xA00F, 0x4F, REG_BITS_8},
	{0xA010, 0x6C, REG_BITS_8},
	{0xA011, 0xEA, REG_BITS_8},
	{0xA012, 0x83, REG_BITS_8},
	{0xA013, 0x1C, REG_BITS_8},
	{0xA014, 0x06, REG_BITS_8},
	{0xA015, 0xDD, REG_BITS_8},
	{0xA016, 0xC6, REG_BITS_8},
	{0xA017, 0x3E, REG_BITS_8},
	{0xA018, 0xE3, REG_BITS_8},
	{0xA019, 0xE9, REG_BITS_8},
	{0xA01A, 0x50, REG_BITS_8},
	{0xA01B, 0x76, REG_BITS_8},
	{0xA01C, 0x32, REG_BITS_8},
	{0xA01D, 0xB4, REG_BITS_8},
	{0xA01E, 0x9A, REG_BITS_8},
	{0xA01F, 0xF2, REG_BITS_8},
	{0xA020, 0x30, REG_BITS_8},
	{0xA021, 0xA6, REG_BITS_8},
	{0xA022, 0x38, REG_BITS_8},
	{0xA023, 0x8C, REG_BITS_8},
	{0xA024, 0x39, REG_BITS_8},
	{0xA025, 0x4E, REG_BITS_8},
	{0xA026, 0x67, REG_BITS_8},
	{0xA027, 0xB0, REG_BITS_8},
	{0xA028, 0xC3, REG_BITS_8},
	{0xA029, 0x9B, REG_BITS_8},
	{0xA02A, 0xFE, REG_BITS_8},
	{0xA02B, 0xF0, REG_BITS_8},
	{0xA02C, 0xC6, REG_BITS_8},
	{0xA02D, 0x3F, REG_BITS_8},
	{0xA02E, 0xA9, REG_BITS_8},
	{0xA02F, 0xF1, REG_BITS_8},
	{0xA030, 0xCE, REG_BITS_8},
	{0xA031, 0x65, REG_BITS_8},
	{0xA032, 0x94, REG_BITS_8},
	{0xA033, 0xD3, REG_BITS_8},
	{0xA034, 0x16, REG_BITS_8},
	{0xA035, 0xCA, REG_BITS_8},
	{0xA036, 0x48, REG_BITS_8},
	{0xA037, 0x65, REG_BITS_8},
	{0xA038, 0x2E, REG_BITS_8},
	{0xA039, 0x52, REG_BITS_8},
	{0xA03A, 0x99, REG_BITS_8},
	{0xA03B, 0x4B, REG_BITS_8},
	{0xA03C, 0x58, REG_BITS_8},
	{0xA03D, 0x12, REG_BITS_8},
	{0xA03E, 0x43, REG_BITS_8},
	{0xA03F, 0x98, REG_BITS_8},
	{0xA040, 0xDB, REG_BITS_8},
	{0xA041, 0x30, REG_BITS_8},
	{0xA042, 0x86, REG_BITS_8},
	{0xA043, 0x38, REG_BITS_8},
	{0xA044, 0x80, REG_BITS_8},
	{0xA045, 0x61, REG_BITS_8},
	{0xA046, 0xCD, REG_BITS_8},
	{0xA047, 0x5B, REG_BITS_8},
	{0xA048, 0x2A, REG_BITS_8},
	{0xA049, 0xB3, REG_BITS_8},
	{0xA04A, 0x13, REG_BITS_8},
	{0xA04B, 0xA8, REG_BITS_8},
	{0xA04C, 0x70, REG_BITS_8},
	{0xA04D, 0xC4, REG_BITS_8},
	{0xA04E, 0x24, REG_BITS_8},
	{0xA04F, 0x1B, REG_BITS_8},
	{0xA050, 0x31, REG_BITS_8},
	{0xA051, 0xC9, REG_BITS_8},
	{0xA052, 0x4C, REG_BITS_8},
	{0xA053, 0x92, REG_BITS_8},
	{0xA054, 0xE2, REG_BITS_8},
	{0xA055, 0x15, REG_BITS_8},
	{0xA056, 0xC2, REG_BITS_8},
	{0xA057, 0x9C, REG_BITS_8},
	{0xA058, 0x85, REG_BITS_8},
	{0xA059, 0x32, REG_BITS_8},
	{0xA05A, 0x6D, REG_BITS_8},
	{0xA05B, 0x79, REG_BITS_8},
	{0xA05C, 0x4C, REG_BITS_8},
	{0xA05D, 0x56, REG_BITS_8},
	{0xA05E, 0xEA, REG_BITS_8},
	{0xA05F, 0x22, REG_BITS_8},
	{0xA060, 0x92, REG_BITS_8},
	{0xA061, 0x95, REG_BITS_8},
	{0xA062, 0xFC, REG_BITS_8},
	{0xA063, 0x03, REG_BITS_8},
	{0xA064, 0x20, REG_BITS_8},
	{0xA065, 0x00, REG_BITS_8},
	{0xA066, 0x01, REG_BITS_8},
	{0xA067, 0x48, REG_BITS_8},
	{0xA068, 0x47, REG_BITS_8},
	{0xA069, 0x4C, REG_BITS_8},
	{0xA06A, 0xD2, REG_BITS_8},
	{0xA06B, 0x14, REG_BITS_8},
	{0xA06C, 0xB5, REG_BITS_8},
	{0xA06D, 0x5C, REG_BITS_8},
	{0xA06E, 0xE5, REG_BITS_8},
	{0xA06F, 0x2F, REG_BITS_8},
	{0xA070, 0x6E, REG_BITS_8},
	{0xA071, 0x81, REG_BITS_8},
	{0xA072, 0x8C, REG_BITS_8},
	{0xA073, 0x56, REG_BITS_8},
	{0xA074, 0xEA, REG_BITS_8},
	{0xA075, 0x02, REG_BITS_8},
	{0xA076, 0x12, REG_BITS_8},
	{0xA077, 0x95, REG_BITS_8},
	{0xA078, 0xFC, REG_BITS_8},
	{0xA079, 0xE3, REG_BITS_8},
	{0xA07A, 0x1F, REG_BITS_8},
	{0xA07B, 0xFF, REG_BITS_8},
	{0xA07C, 0x00, REG_BITS_8},
	{0xA07D, 0x48, REG_BITS_8},
	{0xA07E, 0x47, REG_BITS_8},
	{0xA07F, 0x4C, REG_BITS_8},
	{0xA080, 0xD2, REG_BITS_8},
	{0xA081, 0x14, REG_BITS_8},
	{0xA082, 0xB6, REG_BITS_8},
	{0xA083, 0x5C, REG_BITS_8},
	{0xA084, 0x25, REG_BITS_8},
	{0xA085, 0x30, REG_BITS_8},
	{0xA086, 0x83, REG_BITS_8},
	{0xA087, 0x89, REG_BITS_8},
	{0xA088, 0xCD, REG_BITS_8},
	{0xA089, 0x5B, REG_BITS_8},
	{0xA08A, 0x2E, REG_BITS_8},
	{0xA08B, 0xB3, REG_BITS_8},
	{0xA08C, 0x13, REG_BITS_8},
	{0xA08D, 0xA8, REG_BITS_8},
	{0xA08E, 0x64, REG_BITS_8},
	{0xA08F, 0x84, REG_BITS_8},
	{0xA090, 0x24, REG_BITS_8},
	{0xA091, 0x19, REG_BITS_8},
	{0xA092, 0x21, REG_BITS_8},
	{0xA093, 0xC9, REG_BITS_8},
	{0xA094, 0x4C, REG_BITS_8},
	{0xA095, 0x90, REG_BITS_8},
	{0xA096, 0x02, REG_BITS_8},
	{0xA097, 0x16, REG_BITS_8},
	{0xA098, 0xC4, REG_BITS_8},
	{0xA099, 0xA8, REG_BITS_8},
	{0xA09A, 0x45, REG_BITS_8},
	{0xA09B, 0x33, REG_BITS_8},
	{0xA09C, 0xA7, REG_BITS_8},
	{0xA09D, 0xE9, REG_BITS_8},
	{0xA09E, 0x8E, REG_BITS_8},
	{0xA09F, 0x65, REG_BITS_8},
	{0xA0A0, 0x90, REG_BITS_8},
	{0xA0A1, 0xC3, REG_BITS_8},
	{0xA0A2, 0x16, REG_BITS_8},
	{0xA0A3, 0xC9, REG_BITS_8},
	{0xA0A4, 0x44, REG_BITS_8},
	{0xA0A5, 0xC5, REG_BITS_8},
	{0xA0A6, 0x2D, REG_BITS_8},
	{0xA0A7, 0x52, REG_BITS_8},
	{0xA0A8, 0x79, REG_BITS_8},
	{0xA0A9, 0x8B, REG_BITS_8},
	{0xA0AA, 0x59, REG_BITS_8},
	{0xA0AB, 0x1A, REG_BITS_8},
	{0xA0AC, 0x73, REG_BITS_8},
	{0xA0AD, 0x18, REG_BITS_8},
	{0xA0AE, 0xDD, REG_BITS_8},
	{0xA0AF, 0x34, REG_BITS_8},
	{0xA0B0, 0x46, REG_BITS_8},
	{0xA0B1, 0x38, REG_BITS_8},
	{0xA0B2, 0xE0, REG_BITS_8},
	{0xA0B3, 0x11, REG_BITS_8},
	{0xA0B4, 0x11, REG_BITS_8},
	{0xA0B5, 0x76, REG_BITS_8},
	{0xA0B6, 0x34, REG_BITS_8},
	{0xA0B7, 0xB4, REG_BITS_8},
	{0xA0B8, 0x9A, REG_BITS_8},
	{0xA0B9, 0xF0, REG_BITS_8},
	{0xA0BA, 0x34, REG_BITS_8},
	{0xA0BB, 0xC6, REG_BITS_8},
	{0xA0BC, 0x37, REG_BITS_8},
	{0xA0BD, 0x90, REG_BITS_8},
	{0xA0BE, 0x19, REG_BITS_8},
	{0xA0BF, 0x0E, REG_BITS_8},
	{0xA0C0, 0x69, REG_BITS_8},
	{0xA0C1, 0xC4, REG_BITS_8},
	{0xA0C2, 0x83, REG_BITS_8},
	{0xA0C3, 0x1C, REG_BITS_8},
	{0xA0C4, 0x06, REG_BITS_8},
	{0xA0C5, 0x15, REG_BITS_8},
	{0xA0C6, 0x27, REG_BITS_8},
	{0xA0C7, 0x41, REG_BITS_8},
	{0xA0C8, 0xD2, REG_BITS_8},
	{0xA0C9, 0xA9, REG_BITS_8},
	{0xA0CA, 0x50, REG_BITS_8},
	{0xA0CB, 0x78, REG_BITS_8},
	{0xA0CC, 0x48, REG_BITS_8},
	{0xA0CD, 0xA4, REG_BITS_8},
	{0xA0CE, 0x9B, REG_BITS_8},
	{0xA0CF, 0xFB, REG_BITS_8},
	{0xA0D0, 0x64, REG_BITS_8},
	{0xA0D1, 0x06, REG_BITS_8},
	{0xA0D2, 0x3A, REG_BITS_8},
	{0xA0D3, 0x9B, REG_BITS_8},
	{0xA0D4, 0xB9, REG_BITS_8},
	{0xA0D5, 0x8E, REG_BITS_8},
	{0xA0D6, 0x6C, REG_BITS_8},
	{0xA0D7, 0xF0, REG_BITS_8},
	{0xA0D8, 0x43, REG_BITS_8},
	{0xA0D9, 0x9D, REG_BITS_8},
	{0xA0DA, 0x0D, REG_BITS_8},
	{0xA0DB, 0x19, REG_BITS_8},
	{0xA0DC, 0xE7, REG_BITS_8},
	{0xA0DD, 0x40, REG_BITS_8},
	{0xA0DE, 0xE5, REG_BITS_8},
	{0xA0DF, 0x61, REG_BITS_8},
	{0xA0E0, 0x0F, REG_BITS_8},
	{0xA0E1, 0x79, REG_BITS_8},
	{0xA0E2, 0xDE, REG_BITS_8},
	{0xA0E3, 0x23, REG_BITS_8},
	{0xA0E4, 0x9C, REG_BITS_8},
	{0xA0E5, 0xE4, REG_BITS_8},
	{0xA0E6, 0x7C, REG_BITS_8},
	{0xA0E7, 0x86, REG_BITS_8},
	{0xA0E8, 0x34, REG_BITS_8},
	{0xA0E9, 0x98, REG_BITS_8},
	{0xA0EA, 0x31, REG_BITS_8},
	{0xA0EB, 0xCD, REG_BITS_8},
	{0xA0EC, 0x6B, REG_BITS_8},
	{0xA0ED, 0x74, REG_BITS_8},
	{0xA0EE, 0xE3, REG_BITS_8},
	{0xA0EF, 0x1B, REG_BITS_8},
	{0xA0F0, 0xE8, REG_BITS_8},
	{0xA0F1, 0xA0, REG_BITS_8},
	{0xA0F2, 0x66, REG_BITS_8},
	{0xA0F3, 0x37, REG_BITS_8},
	{0xA0F4, 0xE3, REG_BITS_8},
	{0xA0F5, 0x59, REG_BITS_8},
	{0xA0F6, 0x4F, REG_BITS_8},
	{0xA0F7, 0x76, REG_BITS_8},
	{0xA0F8, 0xC6, REG_BITS_8},
	{0xA0F9, 0x93, REG_BITS_8},
	{0xA0FA, 0x9A, REG_BITS_8},
	{0xA0FB, 0xD9, REG_BITS_8},
	{0xA0FC, 0x2C, REG_BITS_8},
	{0xA0FD, 0x66, REG_BITS_8},
	{0xA0FE, 0x32, REG_BITS_8},
	{0xA0FF, 0x87, REG_BITS_8},
	{0xA100, 0xA1, REG_BITS_8},
	{0xA101, 0x0C, REG_BITS_8},
	{0xA102, 0x66, REG_BITS_8},
	{0xA103, 0x4C, REG_BITS_8},
	{0xA104, 0xF3, REG_BITS_8},
	{0xA105, 0x1A, REG_BITS_8},
	{0xA106, 0xE3, REG_BITS_8},
	{0xA107, 0xB4, REG_BITS_8},
	{0xA108, 0xA6, REG_BITS_8},
	{0xA109, 0x38, REG_BITS_8},
	{0xA10A, 0xA8, REG_BITS_8},
	{0xA10B, 0x81, REG_BITS_8},
	{0xA10C, 0xCD, REG_BITS_8},
	{0xA10D, 0x65, REG_BITS_8},
	{0xA10E, 0x40, REG_BITS_8},
	{0xA10F, 0xB3, REG_BITS_8},
	{0xA110, 0x16, REG_BITS_8},
	{0xA111, 0xBA, REG_BITS_8},
	{0xA112, 0x44, REG_BITS_8},
	{0xA113, 0x05, REG_BITS_8},
	{0xA114, 0x2B, REG_BITS_8},
	{0xA115, 0x51, REG_BITS_8},
	{0xA116, 0xC1, REG_BITS_8},
	{0xA117, 0x8A, REG_BITS_8},
	{0xA118, 0x57, REG_BITS_8},
	{0xA119, 0xD0, REG_BITS_8},
	{0xA11A, 0x72, REG_BITS_8},
	{0xA11B, 0x17, REG_BITS_8},
	{0xA11C, 0xC7, REG_BITS_8},
	{0xA11D, 0xF0, REG_BITS_8},
	{0xA11E, 0x05, REG_BITS_8},
	{0xA11F, 0x33, REG_BITS_8},
	{0xA120, 0x73, REG_BITS_8},
	{0xA121, 0x31, REG_BITS_8},
	{0xA122, 0x8C, REG_BITS_8},
	{0xA123, 0x59, REG_BITS_8},
	{0xA124, 0xEA, REG_BITS_8},
	{0xA125, 0xB2, REG_BITS_8},
	{0xA126, 0x13, REG_BITS_8},
	{0xA127, 0xA0, REG_BITS_8},
	{0xA128, 0x70, REG_BITS_8},
	{0xA129, 0xC4, REG_BITS_8},
	{0xA12A, 0x23, REG_BITS_8},
	{0xA12B, 0x1D, REG_BITS_8},
	{0xA12C, 0xF1, REG_BITS_8},
	{0xA12D, 0xC8, REG_BITS_8},
	{0xA12E, 0x4C, REG_BITS_8},
	{0xA12F, 0x6E, REG_BITS_8},
	{0xA130, 0x72, REG_BITS_8},
	{0xA131, 0x15, REG_BITS_8},
	{0xA132, 0xB2, REG_BITS_8},
	{0xA133, 0x74, REG_BITS_8},
	{0xA134, 0xC5, REG_BITS_8},
	{0xA135, 0x2D, REG_BITS_8},
	{0xA136, 0x63, REG_BITS_8},
	{0xA137, 0x61, REG_BITS_8},
	{0xA138, 0x0B, REG_BITS_8},
	{0xA139, 0x55, REG_BITS_8},
	{0xA13A, 0xB4, REG_BITS_8},
	{0xA13B, 0x22, REG_BITS_8},
	{0xA13C, 0x92, REG_BITS_8},
	{0xA13D, 0x92, REG_BITS_8},
	{0xA13E, 0xFC, REG_BITS_8},
	{0xA13F, 0x23, REG_BITS_8},
	{0xA140, 0x20, REG_BITS_8},
	{0xA141, 0x00, REG_BITS_8},
	{0xA142, 0x09, REG_BITS_8},
	{0xA143, 0x08, REG_BITS_8},
	{0xA144, 0x47, REG_BITS_8},
	{0xA145, 0x3C, REG_BITS_8},
	{0xA146, 0x52, REG_BITS_8},
	{0xA147, 0x94, REG_BITS_8},
	{0xA148, 0xA7, REG_BITS_8},
	{0xA149, 0x30, REG_BITS_8},
	{0xA14A, 0x25, REG_BITS_8},
	{0xA14B, 0x2B, REG_BITS_8},
	{0xA14C, 0x63, REG_BITS_8},
	{0xA14D, 0x51, REG_BITS_8},
	{0xA14E, 0xCB, REG_BITS_8},
	{0xA14F, 0x54, REG_BITS_8},
	{0xA150, 0xB0, REG_BITS_8},
	{0xA151, 0xF2, REG_BITS_8},
	{0xA152, 0x11, REG_BITS_8},
	{0xA153, 0x91, REG_BITS_8},
	{0xA154, 0xFC, REG_BITS_8},
	{0xA155, 0xC3, REG_BITS_8},
	{0xA156, 0x1F, REG_BITS_8},
	{0xA157, 0x00, REG_BITS_8},
	{0xA158, 0xF1, REG_BITS_8},
	{0xA159, 0x07, REG_BITS_8},
	{0xA15A, 0x46, REG_BITS_8},
	{0xA15B, 0x36, REG_BITS_8},
	{0xA15C, 0x22, REG_BITS_8},
	{0xA15D, 0x94, REG_BITS_8},
	{0xA15E, 0xA7, REG_BITS_8},
	{0xA15F, 0x20, REG_BITS_8},
	{0xA160, 0x25, REG_BITS_8},
	{0xA161, 0x2B, REG_BITS_8},
	{0xA162, 0x77, REG_BITS_8},
	{0xA163, 0x01, REG_BITS_8},
	{0xA164, 0x4C, REG_BITS_8},
	{0xA165, 0x5A, REG_BITS_8},
	{0xA166, 0xDC, REG_BITS_8},
	{0xA167, 0xA2, REG_BITS_8},
	{0xA168, 0x13, REG_BITS_8},
	{0xA169, 0x9E, REG_BITS_8},
	{0xA16A, 0x5C, REG_BITS_8},
	{0xA16B, 0xE4, REG_BITS_8},
	{0xA16C, 0x22, REG_BITS_8},
	{0xA16D, 0x16, REG_BITS_8},
	{0xA16E, 0xB1, REG_BITS_8},
	{0xA16F, 0x08, REG_BITS_8},
	{0xA170, 0x4B, REG_BITS_8},
	{0xA171, 0x64, REG_BITS_8},
	{0xA172, 0xF2, REG_BITS_8},
	{0xA173, 0x14, REG_BITS_8},
	{0xA174, 0xB1, REG_BITS_8},
	{0xA175, 0x58, REG_BITS_8},
	{0xA176, 0xC5, REG_BITS_8},
	{0xA177, 0x2D, REG_BITS_8},
	{0xA178, 0x9F, REG_BITS_8},
	{0xA179, 0x41, REG_BITS_8},
	{0xA17A, 0x0D, REG_BITS_8},
	{0xA17B, 0x64, REG_BITS_8},
	{0xA17C, 0x30, REG_BITS_8},
	{0xA17D, 0x83, REG_BITS_8},
	{0xA17E, 0x16, REG_BITS_8},
	{0xA17F, 0xB7, REG_BITS_8},
	{0xA180, 0x24, REG_BITS_8},
	{0xA181, 0x05, REG_BITS_8},
	{0xA182, 0x2A, REG_BITS_8},
	{0xA183, 0x4A, REG_BITS_8},
	{0xA184, 0x81, REG_BITS_8},
	{0xA185, 0x0A, REG_BITS_8},
	{0xA186, 0x57, REG_BITS_8},
	{0xA187, 0xD2, REG_BITS_8},
	{0xA188, 0x32, REG_BITS_8},
	{0xA189, 0x97, REG_BITS_8},
	{0xA18A, 0xC6, REG_BITS_8},
	{0xA18B, 0xD4, REG_BITS_8},
	{0xA18C, 0x45, REG_BITS_8},
	{0xA18D, 0x32, REG_BITS_8},
	{0xA18E, 0xD7, REG_BITS_8},
	{0xA18F, 0x11, REG_BITS_8},
	{0xA190, 0x0F, REG_BITS_8},
	{0xA191, 0x74, REG_BITS_8},
	{0xA192, 0xBC, REG_BITS_8},
	{0xA193, 0x63, REG_BITS_8},
	{0xA194, 0x9A, REG_BITS_8},
	{0xA195, 0xD8, REG_BITS_8},
	{0xA196, 0x10, REG_BITS_8},
	{0xA197, 0x46, REG_BITS_8},
	{0xA198, 0x32, REG_BITS_8},
	{0xA199, 0x82, REG_BITS_8},
	{0xA19A, 0x91, REG_BITS_8},
	{0xA19B, 0x8C, REG_BITS_8},
	{0xA19C, 0x65, REG_BITS_8},
	{0xA19D, 0x4E, REG_BITS_8},
	{0xA19E, 0x23, REG_BITS_8},
	{0xA19F, 0x1B, REG_BITS_8},
	{0xA1A0, 0xE6, REG_BITS_8},
	{0xA1A1, 0xB8, REG_BITS_8},
	{0xA1A2, 0x06, REG_BITS_8},
	{0xA1A3, 0x39, REG_BITS_8},
	{0xA1A4, 0xCA, REG_BITS_8},
	{0xA1A5, 0xB1, REG_BITS_8},
	{0xA1A6, 0x4E, REG_BITS_8},
	{0xA1A7, 0x76, REG_BITS_8},
	{0xA1A8, 0xCA, REG_BITS_8},
	{0xA1A9, 0x63, REG_BITS_8},
	{0xA1AA, 0x9B, REG_BITS_8},
	{0xA1AB, 0xE0, REG_BITS_8},
	{0xA1AC, 0x40, REG_BITS_8},
	{0xA1AD, 0xE6, REG_BITS_8},
	{0xA1AE, 0x33, REG_BITS_8},
	{0xA1AF, 0x8F, REG_BITS_8},
	{0xA1B0, 0x01, REG_BITS_8},
	{0xA1B1, 0x8D, REG_BITS_8},
	{0xA1B2, 0x69, REG_BITS_8},
	{0xA1B3, 0x6A, REG_BITS_8},
	{0xA1B4, 0xF3, REG_BITS_8},
	{0xA1B5, 0x9B, REG_BITS_8},
	{0xA1B6, 0xEA, REG_BITS_8},
	{0xA1B7, 0xBC, REG_BITS_8},
	{0xA1B8, 0xA6, REG_BITS_8},
	{0xA1B9, 0x38, REG_BITS_8},
	{0xA1BA, 0xD9, REG_BITS_8},
	{0xA1BB, 0x21, REG_BITS_8},
	{0xA1BC, 0x8F, REG_BITS_8},
	{0xA1BD, 0x70, REG_BITS_8},
	{0xA1BE, 0x5E, REG_BITS_8},
	{0xA1BF, 0x03, REG_BITS_8},
	{0xA1C0, 0x9B, REG_BITS_8},
	{0xA1C1, 0xE2, REG_BITS_8},
	{0xA1C2, 0xAC, REG_BITS_8},
	{0xA1C3, 0xC7, REG_BITS_8},
	{0xA1C4, 0x3B, REG_BITS_8},
	{0xA1C5, 0xDB, REG_BITS_8},
	{0xA1C6, 0x99, REG_BITS_8},
	{0xA1C7, 0x4E, REG_BITS_8},
	{0xA1C8, 0x6A, REG_BITS_8},
	{0xA1C9, 0x2E, REG_BITS_8},
	{0xA1CA, 0x73, REG_BITS_8},
	{0xA1CB, 0x19, REG_BITS_8},
	{0xA1CC, 0xD6, REG_BITS_8},
	{0xA1CD, 0x68, REG_BITS_8},
	{0xA1CE, 0x47, REG_BITS_8},
	{0xA1CF, 0x3C, REG_BITS_8},
	{0xA1D0, 0x9D, REG_BITS_8},
	{0xA1D1, 0x71, REG_BITS_8},
	{0xA1D2, 0x8C, REG_BITS_8},
	{0xA1D3, 0x5A, REG_BITS_8},
	{0xA1D4, 0xAE, REG_BITS_8},
	{0xA1D5, 0x52, REG_BITS_8},
	{0xA1D6, 0x15, REG_BITS_8},
	{0xA1D7, 0xB5, REG_BITS_8},
	{0xA1D8, 0x4C, REG_BITS_8},
	{0xA1D9, 0x66, REG_BITS_8},
	{0xA1DA, 0x34, REG_BITS_8},
	{0xA1DB, 0x74, REG_BITS_8},
	{0xA1DC, 0x29, REG_BITS_8},
	{0xA1DD, 0x0B, REG_BITS_8},
	{0xA1DE, 0x4E, REG_BITS_8},
	{0xA1DF, 0x40, REG_BITS_8},
	{0xA1E0, 0xF2, REG_BITS_8},
	{0xA1E1, 0x11, REG_BITS_8},
	{0xA1E2, 0x9D, REG_BITS_8},
	{0xA1E3, 0xAC, REG_BITS_8},
	{0xA1E4, 0x45, REG_BITS_8},
	{0xA1E5, 0x2F, REG_BITS_8},
	{0xA1E6, 0x62, REG_BITS_8},
	{0xA1E7, 0x89, REG_BITS_8},
	{0xA1E8, 0x8A, REG_BITS_8},
	{0xA1E9, 0x47, REG_BITS_8},
	{0xA1EA, 0x00, REG_BITS_8},
	{0xA1EB, 0xF2, REG_BITS_8},
	{0xA1EC, 0x0F, REG_BITS_8},
	{0xA1ED, 0x90, REG_BITS_8},
	{0xA1EE, 0x64, REG_BITS_8},
	{0xA1EF, 0x25, REG_BITS_8},
	{0xA1F0, 0x2D, REG_BITS_8},
	{0xA1F1, 0x62, REG_BITS_8},
	{0xA1F2, 0x89, REG_BITS_8},
	{0xA1F3, 0x4A, REG_BITS_8},
	{0xA1F4, 0x47, REG_BITS_8},
	{0xA1F5, 0x00, REG_BITS_8},
	{0xA1F6, 0x02, REG_BITS_8},
	{0xA1F7, 0x10, REG_BITS_8},
	{0xA1F8, 0x90, REG_BITS_8},
	{0xA1F9, 0x64, REG_BITS_8},
	{0xA1FA, 0x65, REG_BITS_8},
	{0xA1FB, 0x2D, REG_BITS_8},
	{0xA1FC, 0x79, REG_BITS_8},
	{0xA1FD, 0x41, REG_BITS_8},
	{0xA1FE, 0x0B, REG_BITS_8},
	{0xA1FF, 0x4E, REG_BITS_8},
	{0xA200, 0x3C, REG_BITS_8},
	{0xA201, 0xF2, REG_BITS_8},
	{0xA202, 0x11, REG_BITS_8},
	{0xA203, 0x9E, REG_BITS_8},
	{0xA204, 0xBC, REG_BITS_8},
	{0xA205, 0x45, REG_BITS_8},
	{0xA206, 0x30, REG_BITS_8},
	{0xA207, 0x9F, REG_BITS_8},
	{0xA208, 0x71, REG_BITS_8},
	{0xA209, 0x4C, REG_BITS_8},
	{0xA20A, 0x5A, REG_BITS_8},
	{0xA20B, 0xA8, REG_BITS_8},
	{0xA20C, 0x52, REG_BITS_8},
	{0xA20D, 0x95, REG_BITS_8},
	{0xA20E, 0xB6, REG_BITS_8},
	{0xA20F, 0x50, REG_BITS_8},
	{0xA210, 0x66, REG_BITS_8},
	{0xA211, 0x34, REG_BITS_8},
	{0xA212, 0xDB, REG_BITS_8},
	{0xA213, 0x91, REG_BITS_8},
	{0xA214, 0x8E, REG_BITS_8},
	{0xA215, 0x69, REG_BITS_8},
	{0xA216, 0x24, REG_BITS_8},
	{0xA217, 0x53, REG_BITS_8},
	{0xA218, 0x19, REG_BITS_8},
	{0xA219, 0xD7, REG_BITS_8},
	{0xA21A, 0x60, REG_BITS_8},
	{0xA21B, 0x07, REG_BITS_8},
	{0xA21C, 0x3C, REG_BITS_8},
	{0xA21D, 0xD7, REG_BITS_8},
	{0xA21E, 0xF9, REG_BITS_8},
	{0xA21F, 0xCE, REG_BITS_8},
	{0xA220, 0x6D, REG_BITS_8},
	{0xA221, 0x42, REG_BITS_8},
	{0xA222, 0x53, REG_BITS_8},
	{0xA223, 0x1A, REG_BITS_8},
	{0xA224, 0xE0, REG_BITS_8},
	{0xA225, 0x94, REG_BITS_8},
	{0xA226, 0xE7, REG_BITS_8},
	{0xA227, 0x3B, REG_BITS_8},
	{0x0068, 0x5F, REG_BITS_8},

};

int32_t sizeof_dlt002_vendor_0_period_2_ES1 = sizeof(dlt002_vendor_0_period_2_ES1);

/****************************************************************
Camera FW Download: Period_2 Vendor: 1 Version:ES1
****************************************************************/
const struct reg_entry dlt002_vendor_1_period_2_ES1[] = {

	{0x0105, 0x80, REG_BITS_8},
	{0x03AA, 0x01, REG_BITS_8},
	{0x4A04, 0x2712, REG_BITS_16},
	{0x4A06, 0x570F, REG_BITS_16},
	{0x4A08, 0x4001, REG_BITS_16},
	{0x4A0A, 0x2602, REG_BITS_16},
	{0x4A14, 0x83, REG_BITS_8},
	{0x4A15, 0x87, REG_BITS_8},
	{0x4A24, 0x1400, REG_BITS_16},
	{0x4A2C, 0xF7FF, REG_BITS_16},
	{0x4014, 0xBF10, REG_BITS_16},
	{0x4016, 0xE727, REG_BITS_16},
	{0x4018, 0xFF01, REG_BITS_16},
	{0x401A, 0x620A, REG_BITS_16},
	{0x401C, 0x6008, REG_BITS_16},
	{0x401E, 0x0000, REG_BITS_16},
	{0x4020, 0x0000, REG_BITS_16},
	{0x402E, 0x0A, REG_BITS_8},
	{0x4036, 0x1005, REG_BITS_16},
	{0x4039, 0x22, REG_BITS_8},
	{0x404D, 0xA0, REG_BITS_8},
	{0x405C, 0xDA07, REG_BITS_16},
	{0x405E, 0xE806, REG_BITS_16},
	{0x4082, 0x35, REG_BITS_8},
	{0x4084, 0x05, REG_BITS_8},
	{0x4085, 0x04, REG_BITS_8},
	{0x4099, 0x50, REG_BITS_8},
	{0x409D, 0x33, REG_BITS_8},
	{0x409E, 0x2D, REG_BITS_8},
	{0x409F, 0x64, REG_BITS_8},
	{0x40A0, 0x5E, REG_BITS_8},
	{0x4C14, 0x4003, REG_BITS_16},
	{0x4C16, 0x0003, REG_BITS_16},
	{0x4C18, 0x8001, REG_BITS_16},
	{0x4C1A, 0xC000, REG_BITS_16},
	{0x42C0, 0x07, REG_BITS_8},
	{0x42C1, 0x08, REG_BITS_8},
	{0x42C2, 0x07, REG_BITS_8},
	{0x42C6, 0x09, REG_BITS_8},
	{0x42C7, 0x0D, REG_BITS_8},
	{0x42C8, 0x0E, REG_BITS_8},
	{0x42C9, 0x10, REG_BITS_8},
	{0x42CA, 0x11, REG_BITS_8},
	{0x42CB, 0x10, REG_BITS_8},
	{0x42CC, 0x0E, REG_BITS_8},
	{0x42CD, 0x0D, REG_BITS_8},
	{0x42CE, 0x09, REG_BITS_8},
	{0x42CF, 0x0C, REG_BITS_8},
	{0x42D0, 0x13, REG_BITS_8},
	{0x42D1, 0x1F, REG_BITS_8},
	{0x42D2, 0x27, REG_BITS_8},
	{0x42D3, 0x33, REG_BITS_8},
	{0x42D4, 0x27, REG_BITS_8},
	{0x42D5, 0x1F, REG_BITS_8},
	{0x42D6, 0x13, REG_BITS_8},
	{0x42D7, 0x0C, REG_BITS_8},
	{0x42D8, 0x0D, REG_BITS_8},
	{0x42D9, 0x1F, REG_BITS_8},
	{0x42DA, 0x47, REG_BITS_8},
	{0x42DB, 0x4E, REG_BITS_8},
	{0x42DC, 0x56, REG_BITS_8},
	{0x42DD, 0x4E, REG_BITS_8},
	{0x42DE, 0x47, REG_BITS_8},
	{0x42DF, 0x1F, REG_BITS_8},
	{0x42E0, 0x0D, REG_BITS_8},
	{0x42E1, 0x0E, REG_BITS_8},
	{0x42E2, 0x2A, REG_BITS_8},
	{0x42E3, 0x4D, REG_BITS_8},
	{0x42E4, 0x5A, REG_BITS_8},
	{0x42E6, 0x5A, REG_BITS_8},
	{0x42E7, 0x4D, REG_BITS_8},
	{0x42E8, 0x2A, REG_BITS_8},
	{0x42E9, 0x0E, REG_BITS_8},
	{0x42EA, 0x0D, REG_BITS_8},
	{0x42EB, 0x1F, REG_BITS_8},
	{0x42EC, 0x3B, REG_BITS_8},
	{0x42ED, 0x43, REG_BITS_8},
	{0x42EE, 0x4B, REG_BITS_8},
	{0x42EF, 0x43, REG_BITS_8},
	{0x42F0, 0x3B, REG_BITS_8},
	{0x42F1, 0x1F, REG_BITS_8},
	{0x42F2, 0x0D, REG_BITS_8},
	{0x42F3, 0x0B, REG_BITS_8},
	{0x42F4, 0x11, REG_BITS_8},
	{0x42F5, 0x14, REG_BITS_8},
	{0x42F6, 0x18, REG_BITS_8},
	{0x42F8, 0x18, REG_BITS_8},
	{0x42F9, 0x14, REG_BITS_8},
	{0x42FA, 0x11, REG_BITS_8},
	{0x42FB, 0x0B, REG_BITS_8},
	{0x0104, 0x81, REG_BITS_8},
	{0x01BD, 0x01, REG_BITS_8},
	{0x01BE, 0x02, REG_BITS_8},
	{0x01BF, 0x03, REG_BITS_8},
	{0x01C0, 0x08, REG_BITS_8},
	{0x02A6, 0x0300, REG_BITS_16},
	{0x440A, 0x0010, REG_BITS_16},
	{0x4428, 0x5000, REG_BITS_16},
	{0x442A, 0x010C, REG_BITS_16},
	{0x442C, 0xAF16, REG_BITS_16},
	{0x442E, 0x010C, REG_BITS_16},
	{0x4430, 0xAF16, REG_BITS_16},
	{0x443A, 0x5A0A, REG_BITS_16},
	{0x443C, 0x021D, REG_BITS_16},
	{0x444A, 0xF67A, REG_BITS_16},
	{0x444C, 0xDE7E, REG_BITS_16},
	{0x4453, 0x5B, REG_BITS_8},
	{0x4606, 0xAA, REG_BITS_8},
	{0x4607, 0xAA, REG_BITS_8},
	{0x4608, 0xAA, REG_BITS_8},
	{0x4609, 0xAA, REG_BITS_8},
	{0x460A, 0x96, REG_BITS_8},
	{0x460B, 0x78, REG_BITS_8},
	{0x460C, 0x6C, REG_BITS_8},
	{0x460D, 0x5F, REG_BITS_8},
	{0x460E, 0x55, REG_BITS_8},
	{0x460F, 0x45, REG_BITS_8},
	{0x4610, 0x3D, REG_BITS_8},
	{0x4611, 0x39, REG_BITS_8},
	{0x4612, 0x37, REG_BITS_8},
	{0x4613, 0x36, REG_BITS_8},
	{0x4614, 0x35, REG_BITS_8},
	{0x4615, 0x34, REG_BITS_8},
	{0x4616, 0x33, REG_BITS_8},
	{0x4617, 0x32, REG_BITS_8},
	{0x4618, 0x31, REG_BITS_8},
	{0x4619, 0x30, REG_BITS_8},
	{0x461A, 0x2F, REG_BITS_8},
	{0x461B, 0x2E, REG_BITS_8},
	{0x461C, 0x2D, REG_BITS_8},
	{0x461D, 0x2C, REG_BITS_8},
	{0x461E, 0x2B, REG_BITS_8},
	{0x461F, 0x29, REG_BITS_8},
	{0x4620, 0x25, REG_BITS_8},
	{0x4621, 0x24, REG_BITS_8},
	{0x462C, 0xAF, REG_BITS_8},
	{0x462D, 0xAF, REG_BITS_8},
	{0x462E, 0xAF, REG_BITS_8},
	{0x462F, 0xAA, REG_BITS_8},
	{0x4630, 0xB2, REG_BITS_8},
	{0x4631, 0xB4, REG_BITS_8},
	{0x4633, 0xB4, REG_BITS_8},
	{0x4634, 0x9B, REG_BITS_8},
	{0x4635, 0x82, REG_BITS_8},
	{0x4636, 0x78, REG_BITS_8},
	{0x4637, 0x72, REG_BITS_8},
	{0x4638, 0x6C, REG_BITS_8},
	{0x4639, 0x67, REG_BITS_8},
	{0x463A, 0x63, REG_BITS_8},
	{0x463B, 0x5E, REG_BITS_8},
	{0x463C, 0x58, REG_BITS_8},
	{0x463D, 0x53, REG_BITS_8},
	{0x463E, 0x4E, REG_BITS_8},
	{0x463F, 0x4A, REG_BITS_8},
	{0x4640, 0x45, REG_BITS_8},
	{0x4641, 0x40, REG_BITS_8},
	{0x4642, 0x3D, REG_BITS_8},
	{0x4643, 0x3A, REG_BITS_8},
	{0x4644, 0x38, REG_BITS_8},
	{0x4645, 0x36, REG_BITS_8},
	{0x4646, 0x3B, REG_BITS_8},
	{0x464C, 0x1F, REG_BITS_8},
	{0x464D, 0x09, REG_BITS_8},
	{0x4660, 0x41, REG_BITS_8},
	{0x4661, 0x3C, REG_BITS_8},
	{0x4662, 0x3A, REG_BITS_8},
	{0x4663, 0x39, REG_BITS_8},
	{0x4664, 0x38, REG_BITS_8},
	{0x4665, 0x37, REG_BITS_8},
	{0x4666, 0x36, REG_BITS_8},
	{0x4667, 0x35, REG_BITS_8},
	{0x4668, 0x34, REG_BITS_8},
	{0x4669, 0x33, REG_BITS_8},
	{0x4685, 0x6A, REG_BITS_8},
	{0x4686, 0x68, REG_BITS_8},
	{0x4687, 0x66, REG_BITS_8},
	{0x4688, 0x63, REG_BITS_8},
	{0x4689, 0x5F, REG_BITS_8},
	{0x468A, 0x5B, REG_BITS_8},
	{0x468B, 0x56, REG_BITS_8},
	{0x468C, 0x51, REG_BITS_8},
	{0x468D, 0x4C, REG_BITS_8},
	{0x468E, 0x47, REG_BITS_8},
	{0x468F, 0x43, REG_BITS_8},
	{0x469C, 0x1E, REG_BITS_8},
	{0x469D, 0x0F, REG_BITS_8},
	{0x469E, 0x18, REG_BITS_8},
	{0x46B3, 0x3C, REG_BITS_8},
	{0x46B4, 0x35, REG_BITS_8},
	{0x46B5, 0x30, REG_BITS_8},
	{0x46EC, 0x1A, REG_BITS_8},
	{0x46FA, 0xCD, REG_BITS_8},
	{0x46FB, 0xAB, REG_BITS_8},
	{0x46FC, 0x92, REG_BITS_8},
	{0x46FD, 0x7F, REG_BITS_8},
	{0x46FE, 0x72, REG_BITS_8},
	{0x46FF, 0x67, REG_BITS_8},
	{0x4700, 0x5E, REG_BITS_8},
	{0x4701, 0x57, REG_BITS_8},
	{0x4702, 0x51, REG_BITS_8},
	{0x4704, 0x47, REG_BITS_8},
	{0x4705, 0x43, REG_BITS_8},
	{0x4706, 0x41, REG_BITS_8},
	{0x4707, 0x3E, REG_BITS_8},
	{0x4708, 0x3B, REG_BITS_8},
	{0x4709, 0x38, REG_BITS_8},
	{0x470A, 0x37, REG_BITS_8},
	{0x470B, 0x35, REG_BITS_8},
	{0x470C, 0x33, REG_BITS_8},
	{0x470D, 0x32, REG_BITS_8},
	{0x470E, 0x30, REG_BITS_8},
	{0x470F, 0x2E, REG_BITS_8},
	{0x4710, 0x2D, REG_BITS_8},
	{0x4711, 0x2C, REG_BITS_8},
	{0x4712, 0x2B, REG_BITS_8},
	{0x4713, 0x2A, REG_BITS_8},
	{0x4714, 0x29, REG_BITS_8},
	{0x4715, 0x28, REG_BITS_8},
	{0x4720, 0xD3, REG_BITS_8},
	{0x4721, 0xB1, REG_BITS_8},
	{0x4722, 0x98, REG_BITS_8},
	{0x4723, 0x85, REG_BITS_8},
	{0x4724, 0x78, REG_BITS_8},
	{0x4725, 0x6D, REG_BITS_8},
	{0x4726, 0x64, REG_BITS_8},
	{0x4727, 0x5D, REG_BITS_8},
	{0x4728, 0x57, REG_BITS_8},
	{0x4729, 0x52, REG_BITS_8},
	{0x472C, 0x44, REG_BITS_8},
	{0x472D, 0x42, REG_BITS_8},
	{0x472E, 0x3F, REG_BITS_8},
	{0x472F, 0x3C, REG_BITS_8},
	{0x4730, 0x3B, REG_BITS_8},
	{0x4731, 0x39, REG_BITS_8},
	{0x4732, 0x37, REG_BITS_8},
	{0x4733, 0x36, REG_BITS_8},
	{0x4734, 0x34, REG_BITS_8},
	{0x4735, 0x34, REG_BITS_8},
	{0x4736, 0x33, REG_BITS_8},
	{0x4737, 0x32, REG_BITS_8},
	{0x4738, 0x31, REG_BITS_8},
	{0x4739, 0x30, REG_BITS_8},
	{0x473A, 0x2F, REG_BITS_8},
	{0x473B, 0x2E, REG_BITS_8},
	{0x473C, 0x19, REG_BITS_8},
	{0x473D, 0x14, REG_BITS_8},
	{0x473E, 0x16, REG_BITS_8},
	{0x473F, 0x14, REG_BITS_8},
	{0x5000, 0xC7FF, REG_BITS_16},
	{0x5002, 0x0000, REG_BITS_16},
	{0x5004, 0xEFFF, REG_BITS_16},
	{0x5006, 0x0000, REG_BITS_16},
	{0x5008, 0xFEFF, REG_BITS_16},
	{0x500A, 0xF0FF, REG_BITS_16},
	{0x500C, 0xC7FF, REG_BITS_16},
	{0x500E, 0x0000, REG_BITS_16},
	{0x5010, 0xF0FF, REG_BITS_16},
	{0x5012, 0x0000, REG_BITS_16},
	{0x5014, 0x0000, REG_BITS_16},
	{0x5016, 0xE5FF, REG_BITS_16},
	{0x5018, 0xCCFF, REG_BITS_16},
	{0x501A, 0x0000, REG_BITS_16},
	{0x501C, 0xE3FF, REG_BITS_16},
	{0x501E, 0x0800, REG_BITS_16},
	{0x5020, 0xFAFF, REG_BITS_16},
	{0x5022, 0xE0FF, REG_BITS_16},
	{0x5024, 0xE7FF, REG_BITS_16},
	{0x5026, 0x0000, REG_BITS_16},
	{0x5028, 0xE9FF, REG_BITS_16},
	{0x502A, 0x0000, REG_BITS_16},
	{0x502C, 0xF3FF, REG_BITS_16},
	{0x502E, 0xC3FF, REG_BITS_16},
	{0x5030, 0xE7FF, REG_BITS_16},
	{0x5032, 0x0000, REG_BITS_16},
	{0x5034, 0xE9FF, REG_BITS_16},
	{0x5036, 0x0000, REG_BITS_16},
	{0x5038, 0xF3FF, REG_BITS_16},
	{0x503A, 0xC3FF, REG_BITS_16},
	{0x503C, 0x9AFF, REG_BITS_16},
	{0x503E, 0xF9FF, REG_BITS_16},
	{0x5040, 0xE6FF, REG_BITS_16},
	{0x5042, 0x0800, REG_BITS_16},
	{0x5044, 0xFBFF, REG_BITS_16},
	{0x5046, 0xE6FF, REG_BITS_16},
	{0x5048, 0x9AFF, REG_BITS_16},
	{0x504A, 0xF9FF, REG_BITS_16},
	{0x504C, 0xE6FF, REG_BITS_16},
	{0x504E, 0x0800, REG_BITS_16},
	{0x5050, 0xFBFF, REG_BITS_16},
	{0x5052, 0xE6FF, REG_BITS_16},
	{0x5055, 0x1C, REG_BITS_8},
	{0x5056, 0x3F, REG_BITS_8},
	{0x5057, 0x17, REG_BITS_8},
	{0x5058, 0x5D, REG_BITS_8},
	{0x505A, 0x6C, REG_BITS_8},
	{0x505B, 0x0E, REG_BITS_8},
	{0x505C, 0x95, REG_BITS_8},
	{0x505E, 0x41, REG_BITS_8},
	{0x505F, 0x12, REG_BITS_8},
	{0x5060, 0x4D, REG_BITS_8},
	{0x5061, 0x10, REG_BITS_8},
	{0x5094, 0xE9FF, REG_BITS_16},
	{0x50A0, 0xE9FF, REG_BITS_16},
	{0x50A2, 0x61, REG_BITS_8},
	{0x50A3, 0x5C, REG_BITS_8},
	{0x50A4, 0x61, REG_BITS_8},
	{0x50A5, 0x6D, REG_BITS_8},
	{0x50A6, 0x51, REG_BITS_8},
	{0x50A7, 0x6D, REG_BITS_8},
	{0x50A8, 0x51, REG_BITS_8},
	{0x50A9, 0x5C, REG_BITS_8},
	{0x50AA, 0xF2FF, REG_BITS_16},
	{0x50AC, 0xE9FF, REG_BITS_16},
	{0x50AE, 0xF2FF, REG_BITS_16},
	{0x50B0, 0xEDFF, REG_BITS_16},
	{0x50B2, 0x0400, REG_BITS_16},
	{0x50B4, 0xEDFF, REG_BITS_16},
	{0x50B6, 0x0400, REG_BITS_16},
	{0x50B8, 0xE9FF, REG_BITS_16},
	{0x50BA, 0x65, REG_BITS_8},
	{0x50BB, 0x63, REG_BITS_8},
	{0x50BC, 0x65, REG_BITS_8},
	{0x50BD, 0x86, REG_BITS_8},
	{0x50BE, 0x7C, REG_BITS_8},
	{0x50BF, 0x86, REG_BITS_8},
	{0x50C0, 0x7C, REG_BITS_8},
	{0x50C1, 0x63, REG_BITS_8},
	{0x50C2, 0x12, REG_BITS_8},
	{0x5238, 0x0400, REG_BITS_16},
	{0x523A, 0x0800, REG_BITS_16},
	{0x523C, 0x0E00, REG_BITS_16},
	{0x523E, 0x1600, REG_BITS_16},
	{0x5240, 0x1E00, REG_BITS_16},
	{0x5242, 0x2600, REG_BITS_16},
	{0x5244, 0x2E00, REG_BITS_16},
	{0x5246, 0x3600, REG_BITS_16},
	{0x5248, 0x3D00, REG_BITS_16},
	{0x524A, 0x4300, REG_BITS_16},
	{0x524C, 0x4900, REG_BITS_16},
	{0x524E, 0x4E00, REG_BITS_16},
	{0x5250, 0x5400, REG_BITS_16},
	{0x5252, 0x5900, REG_BITS_16},
	{0x5254, 0x5E00, REG_BITS_16},
	{0x5256, 0x6300, REG_BITS_16},
	{0x5258, 0x6600, REG_BITS_16},
	{0x525A, 0x4300, REG_BITS_16},
	{0x525C, 0x8700, REG_BITS_16},
	{0x525E, 0xAF00, REG_BITS_16},
	{0x5260, 0xC800, REG_BITS_16},
	{0x5262, 0xDC00, REG_BITS_16},
	{0x5264, 0xEB00, REG_BITS_16},
	{0x5266, 0xF600, REG_BITS_16},
	{0x5268, 0x0001, REG_BITS_16},
	{0x526A, 0x0201, REG_BITS_16},
	{0x52A2, 0x1002, REG_BITS_16},
	{0x52A6, 0x1002, REG_BITS_16},
	{0x52AA, 0x1002, REG_BITS_16},
	{0x52AE, 0x0021, REG_BITS_16},
	{0x0105, 0x40, REG_BITS_8},
	{0x4E40, 0x4A15, REG_BITS_16},
	{0x4E44, 0x4E11, REG_BITS_16},
	{0x4E46, 0x0410, REG_BITS_16},
	{0x4E48, 0x2C1A, REG_BITS_16},
	{0x4E4C, 0x9C68, REG_BITS_16},
	{0x4E4E, 0x5363, REG_BITS_16},
	{0x4E50, 0x0000, REG_BITS_16},
	{0x4E52, 0x0000, REG_BITS_16},
	{0x4E54, 0x0000, REG_BITS_16},
	{0x4E56, 0x0000, REG_BITS_16},
	{0x4E58, 0x0000, REG_BITS_16},
	{0x4E5A, 0x0000, REG_BITS_16},
	{0x4E60, 0x1E5A20E0, REG_BITS_32},
	{0x4E64, 0xED0EF1F6, REG_BITS_32},
	{0x4E68, 0x13F10313, REG_BITS_32},
	{0x4E6C, 0x863A863A, REG_BITS_32},
	{0x4E70, 0x1E5A20E0, REG_BITS_32},
	{0x4E74, 0xED0EF1F6, REG_BITS_32},
	{0x4E78, 0x13F10313, REG_BITS_32},
	{0x4E7C, 0x863A863A, REG_BITS_32},
	{0x4F52, 0x00, REG_BITS_8},
	{0x4F54, 0x19, REG_BITS_8},
	{0x4F55, 0x19, REG_BITS_8},
	{0x4F56, 0x1D, REG_BITS_8},
	{0x4F59, 0x01, REG_BITS_8},
	{0x4F5A, 0x14, REG_BITS_8},
	{0x4F5B, 0x28, REG_BITS_8},
	{0x4F5C, 0x32, REG_BITS_8},
	{0x4F5D, 0x1C, REG_BITS_8},
	{0x4F60, 0x0A, REG_BITS_8},
	{0x4F69, 0x01, REG_BITS_8},
	{0x4F6A, 0x00, REG_BITS_8},
	{0x4F6C, 0xBE65, REG_BITS_16},
	{0x4F6E, 0xBD65, REG_BITS_16},
	{0x9000, 0x8383, REG_BITS_16},
	{0x9002, 0x01, REG_BITS_8},
	{0x9003, 0x1C, REG_BITS_8},
	{0x9004, 0x04, REG_BITS_8},
	{0x9005, 0x70, REG_BITS_8},
	{0x9006, 0x10, REG_BITS_8},
	{0x9007, 0xC0, REG_BITS_8},
	{0x9008, 0x41, REG_BITS_8},
	{0x9009, 0x00, REG_BITS_8},
	{0x900A, 0x07, REG_BITS_8},
	{0x900B, 0x01, REG_BITS_8},
	{0x900C, 0x1E, REG_BITS_8},
	{0x900D, 0xFC, REG_BITS_8},
	{0x900E, 0x7F, REG_BITS_8},
	{0x900F, 0x50, REG_BITS_8},
	{0x9010, 0xA0, REG_BITS_8},
	{0x9011, 0x41, REG_BITS_8},
	{0x9012, 0x81, REG_BITS_8},
	{0x9013, 0x06, REG_BITS_8},
	{0x9014, 0x01, REG_BITS_8},
	{0x9015, 0x1C, REG_BITS_8},
	{0x9016, 0x04, REG_BITS_8},
	{0x9017, 0x70, REG_BITS_8},
	{0x9018, 0x10, REG_BITS_8},
	{0x9019, 0xC0, REG_BITS_8},
	{0x901A, 0x41, REG_BITS_8},
	{0x901B, 0x00, REG_BITS_8},
	{0x901C, 0x07, REG_BITS_8},
	{0x901D, 0x01, REG_BITS_8},
	{0x901E, 0x1E, REG_BITS_8},
	{0x901F, 0xFC, REG_BITS_8},
	{0x9020, 0x7F, REG_BITS_8},
	{0x9021, 0x50, REG_BITS_8},
	{0x9022, 0xA0, REG_BITS_8},
	{0x9023, 0x41, REG_BITS_8},
	{0x9024, 0x81, REG_BITS_8},
	{0x9025, 0x06, REG_BITS_8},
	{0x9026, 0x00, REG_BITS_8},
	{0x9027, 0x1C, REG_BITS_8},
	{0x9028, 0x00, REG_BITS_8},
	{0x9029, 0x70, REG_BITS_8},
	{0x902A, 0x00, REG_BITS_8},
	{0x902B, 0x40, REG_BITS_8},
	{0x902C, 0x01, REG_BITS_8},
	{0x902D, 0x80, REG_BITS_8},
	{0x902E, 0x04, REG_BITS_8},
	{0x902F, 0x0D, REG_BITS_8},
	{0x9030, 0x14, REG_BITS_8},
	{0x9031, 0x0C, REG_BITS_8},
	{0x9032, 0x58, REG_BITS_8},
	{0x9033, 0x30, REG_BITS_8},
	{0x9034, 0xC0, REG_BITS_8},
	{0x9035, 0xC1, REG_BITS_8},
	{0x9036, 0x00, REG_BITS_8},
	{0x9037, 0x07, REG_BITS_8},
	{0x9038, 0x04, REG_BITS_8},
	{0x9039, 0x12, REG_BITS_8},
	{0x903A, 0x10, REG_BITS_8},
	{0x903B, 0x48, REG_BITS_8},
	{0x903C, 0x20, REG_BITS_8},
	{0x903D, 0xA0, REG_BITS_8},
	{0x903E, 0x40, REG_BITS_8},
	{0x903F, 0x80, REG_BITS_8},
	{0x9040, 0x02, REG_BITS_8},
	{0x9041, 0x01, REG_BITS_8},
	{0x9042, 0x0C, REG_BITS_8},
	{0x9043, 0x0C, REG_BITS_8},
	{0x9044, 0x40, REG_BITS_8},
	{0x9045, 0x20, REG_BITS_8},
	{0x9046, 0x40, REG_BITS_8},
	{0x9047, 0x81, REG_BITS_8},
	{0x9048, 0x00, REG_BITS_8},
	{0x9049, 0x05, REG_BITS_8},
	{0x904A, 0x02, REG_BITS_8},
	{0x904B, 0x0C, REG_BITS_8},
	{0x904C, 0x08, REG_BITS_8},
	{0x904D, 0x30, REG_BITS_8},
	{0x904E, 0x10, REG_BITS_8},
	{0x904F, 0x60, REG_BITS_8},
	{0x9050, 0x40, REG_BITS_8},
	{0x9051, 0x00, REG_BITS_8},
	{0x9052, 0x01, REG_BITS_8},
	{0x9053, 0x02, REG_BITS_8},
	{0x9054, 0x04, REG_BITS_8},
	{0x9055, 0x04, REG_BITS_8},
	{0x9056, 0x30, REG_BITS_8},
	{0x9057, 0x00, REG_BITS_8},
	{0x9058, 0x20, REG_BITS_8},
	{0x9059, 0x01, REG_BITS_8},
	{0x905A, 0x80, REG_BITS_8},
	{0x905B, 0x04, REG_BITS_8},
	{0x905C, 0x02, REG_BITS_8},
	{0x905D, 0x0A, REG_BITS_8},
	{0x905E, 0x08, REG_BITS_8},
	{0x905F, 0x28, REG_BITS_8},
	{0x9060, 0x20, REG_BITS_8},
	{0x9061, 0x60, REG_BITS_8},
	{0x9062, 0xC0, REG_BITS_8},
	{0x9063, 0x80, REG_BITS_8},
	{0x9064, 0xFF, REG_BITS_8},
	{0x9065, 0x03, REG_BITS_8},
	{0x9066, 0x00, REG_BITS_8},
	{0x9067, 0x04, REG_BITS_8},
	{0x9068, 0x20, REG_BITS_8},
	{0x9069, 0x20, REG_BITS_8},
	{0x906A, 0xE0, REG_BITS_8},
	{0x906B, 0x80, REG_BITS_8},
	{0x906C, 0x80, REG_BITS_8},
	{0x906D, 0x03, REG_BITS_8},
	{0x906E, 0x00, REG_BITS_8},
	{0x906F, 0x0C, REG_BITS_8},
	{0x9070, 0x00, REG_BITS_8},
	{0x9071, 0x30, REG_BITS_8},
	{0x9072, 0x20, REG_BITS_8},
	{0x9073, 0x60, REG_BITS_8},
	{0x9074, 0xC0, REG_BITS_8},
	{0x9075, 0x00, REG_BITS_8},
	{0x9076, 0x00, REG_BITS_8},
	{0x9077, 0x02, REG_BITS_8},
	{0x9078, 0x04, REG_BITS_8},
	{0x9079, 0x0C, REG_BITS_8},
	{0x907A, 0x28, REG_BITS_8},
	{0x907B, 0x20, REG_BITS_8},
	{0x907C, 0xE0, REG_BITS_8},
	{0x907D, 0x80, REG_BITS_8},
	{0x907E, 0x80, REG_BITS_8},
	{0x907F, 0x03, REG_BITS_8},
	{0x9080, 0x01, REG_BITS_8},
	{0x9081, 0x0E, REG_BITS_8},
	{0x9082, 0x04, REG_BITS_8},
	{0x9083, 0x38, REG_BITS_8},
	{0x9084, 0x20, REG_BITS_8},
	{0x9085, 0xC0, REG_BITS_8},
	{0x9086, 0x40, REG_BITS_8},
	{0x9087, 0x81, REG_BITS_8},
	{0x9088, 0x01, REG_BITS_8},
	{0x9089, 0x04, REG_BITS_8},
	{0x908A, 0x0A, REG_BITS_8},
	{0x908B, 0x10, REG_BITS_8},
	{0x908C, 0x38, REG_BITS_8},
	{0x908D, 0x10, REG_BITS_8},
	{0x908E, 0x00, REG_BITS_8},
	{0x908F, 0x41, REG_BITS_8},
	{0x9090, 0x00, REG_BITS_8},
	{0x9091, 0x04, REG_BITS_8},
	{0x9092, 0x03, REG_BITS_8},
	{0x9093, 0x12, REG_BITS_8},
	{0x9094, 0x0C, REG_BITS_8},
	{0x9095, 0x48, REG_BITS_8},
	{0x9096, 0x40, REG_BITS_8},
	{0x9097, 0x20, REG_BITS_8},
	{0x9098, 0xC1, REG_BITS_8},
	{0x9099, 0x80, REG_BITS_8},
	{0x909A, 0x04, REG_BITS_8},
	{0x909B, 0x06, REG_BITS_8},
	{0x909C, 0x12, REG_BITS_8},
	{0x909D, 0x10, REG_BITS_8},
	{0x909E, 0x40, REG_BITS_8},
	{0x909F, 0x40, REG_BITS_8},
	{0x90A0, 0x20, REG_BITS_8},
	{0x90A1, 0x01, REG_BITS_8},
	{0x90A2, 0x81, REG_BITS_8},
	{0x90A3, 0x04, REG_BITS_8},
	{0x90A4, 0x03, REG_BITS_8},
	{0x90A5, 0x12, REG_BITS_8},
	{0x90A6, 0x0C, REG_BITS_8},
	{0x90A7, 0x48, REG_BITS_8},
	{0x90A8, 0x40, REG_BITS_8},
	{0x90A9, 0x20, REG_BITS_8},
	{0x90AA, 0xC1, REG_BITS_8},
	{0x90AB, 0x80, REG_BITS_8},
	{0x90AC, 0x04, REG_BITS_8},
	{0x90AD, 0x06, REG_BITS_8},
	{0x90AE, 0x12, REG_BITS_8},
	{0x90AF, 0x10, REG_BITS_8},
	{0x90B0, 0x40, REG_BITS_8},
	{0x90B1, 0x40, REG_BITS_8},
	{0x90B2, 0x20, REG_BITS_8},
	{0x90B3, 0x01, REG_BITS_8},
	{0x90B4, 0x81, REG_BITS_8},
	{0x90B5, 0x04, REG_BITS_8},
	{0x90B6, 0x06, REG_BITS_8},
	{0x90B7, 0xF4, REG_BITS_8},
	{0x90B8, 0x1B, REG_BITS_8},
	{0x90B9, 0xD0, REG_BITS_8},
	{0x90BA, 0x4F, REG_BITS_8},
	{0x90BB, 0x00, REG_BITS_8},
	{0x90BC, 0x3F, REG_BITS_8},
	{0x90BD, 0x01, REG_BITS_8},
	{0x90BE, 0xFD, REG_BITS_8},
	{0x90BF, 0x04, REG_BITS_8},
	{0x90C0, 0xF0, REG_BITS_8},
	{0x90C1, 0x13, REG_BITS_8},
	{0x90C2, 0xC8, REG_BITS_8},
	{0x90C3, 0x2F, REG_BITS_8},
	{0x90C4, 0x00, REG_BITS_8},
	{0x90C5, 0x80, REG_BITS_8},
	{0x90C6, 0x00, REG_BITS_8},
	{0x90C7, 0x00, REG_BITS_8},
	{0x90C8, 0x06, REG_BITS_8},
	{0x90C9, 0xF4, REG_BITS_8},
	{0x90CA, 0x1B, REG_BITS_8},
	{0x90CB, 0xD0, REG_BITS_8},
	{0x90CC, 0x4F, REG_BITS_8},
	{0x90CD, 0x00, REG_BITS_8},
	{0x90CE, 0x3F, REG_BITS_8},
	{0x90CF, 0x01, REG_BITS_8},
	{0x90D0, 0xFD, REG_BITS_8},
	{0x90D1, 0x04, REG_BITS_8},
	{0x90D2, 0xF0, REG_BITS_8},
	{0x90D3, 0x13, REG_BITS_8},
	{0x90D4, 0xC8, REG_BITS_8},
	{0x90D5, 0x2F, REG_BITS_8},
	{0x90D6, 0x00, REG_BITS_8},
	{0x90D7, 0x80, REG_BITS_8},
	{0x90D8, 0x00, REG_BITS_8},
	{0x90D9, 0x00, REG_BITS_8},
	{0x90DA, 0x06, REG_BITS_8},
	{0x90DB, 0xF2, REG_BITS_8},
	{0x90DC, 0x1B, REG_BITS_8},
	{0x90DD, 0xC8, REG_BITS_8},
	{0x90DE, 0x4F, REG_BITS_8},
	{0x90DF, 0x20, REG_BITS_8},
	{0x90E0, 0xBF, REG_BITS_8},
	{0x90E1, 0x80, REG_BITS_8},
	{0x90E2, 0xFB, REG_BITS_8},
	{0x90E3, 0xFF, REG_BITS_8},
	{0x90E4, 0xE1, REG_BITS_8},
	{0x90E5, 0x07, REG_BITS_8},
	{0x90E6, 0xD8, REG_BITS_8},
	{0x90E7, 0x2F, REG_BITS_8},
	{0x90E8, 0x40, REG_BITS_8},
	{0x90E9, 0xBF, REG_BITS_8},
	{0x90EA, 0x00, REG_BITS_8},
	{0x90EB, 0xFD, REG_BITS_8},
	{0x90EC, 0x06, REG_BITS_8},
	{0x90ED, 0xF4, REG_BITS_8},
	{0x90EE, 0x1B, REG_BITS_8},
	{0x90EF, 0xD0, REG_BITS_8},
	{0x90F0, 0x1F, REG_BITS_8},
	{0x90F1, 0x00, REG_BITS_8},
	{0x90F2, 0xFF, REG_BITS_8},
	{0x90F3, 0xFF, REG_BITS_8},
	{0x90F4, 0xFC, REG_BITS_8},
	{0x90F5, 0x00, REG_BITS_8},
	{0x90F6, 0xF2, REG_BITS_8},
	{0x90F7, 0xFF, REG_BITS_8},
	{0x90F8, 0xF7, REG_BITS_8},
	{0x90F9, 0x1F, REG_BITS_8},
	{0x90FA, 0x20, REG_BITS_8},
	{0x90FB, 0x7F, REG_BITS_8},
	{0x90FC, 0x80, REG_BITS_8},
	{0x90FD, 0xFC, REG_BITS_8},
	{0x90FE, 0x05, REG_BITS_8},
	{0x90FF, 0xF4, REG_BITS_8},
	{0x9100, 0x17, REG_BITS_8},
	{0x9101, 0xD0, REG_BITS_8},
	{0x9102, 0x2F, REG_BITS_8},
	{0x9103, 0x20, REG_BITS_8},
	{0x9104, 0xFF, REG_BITS_8},
	{0x9105, 0xFF, REG_BITS_8},
	{0x9106, 0xFC, REG_BITS_8},
	{0x9107, 0xFE, REG_BITS_8},
	{0x9108, 0xF9, REG_BITS_8},
	{0x9109, 0xFB, REG_BITS_8},
	{0x910A, 0xCF, REG_BITS_8},
	{0x910B, 0x1F, REG_BITS_8},
	{0x910C, 0x80, REG_BITS_8},
	{0x910D, 0x7F, REG_BITS_8},
	{0x910E, 0x00, REG_BITS_8},
	{0x910F, 0xFE, REG_BITS_8},
	{0x9110, 0x05, REG_BITS_8},
	{0x9111, 0xF4, REG_BITS_8},
	{0x9112, 0x17, REG_BITS_8},
	{0x9113, 0xD0, REG_BITS_8},
	{0x9114, 0x3F, REG_BITS_8},
	{0x9115, 0x60, REG_BITS_8},
	{0x9116, 0x7F, REG_BITS_8},
	{0x9117, 0x80, REG_BITS_8},
	{0x9118, 0xFF, REG_BITS_8},
	{0x9119, 0x00, REG_BITS_8},
	{0x911A, 0x02, REG_BITS_8},
	{0x911B, 0x00, REG_BITS_8},
	{0x911C, 0x08, REG_BITS_8},
	{0x911D, 0x30, REG_BITS_8},
	{0x911E, 0x00, REG_BITS_8},
	{0x911F, 0xC0, REG_BITS_8},
	{0x9120, 0x00, REG_BITS_8},
	{0x9121, 0x00, REG_BITS_8},
	{0x9122, 0x06, REG_BITS_8},
	{0x9123, 0xFE, REG_BITS_8},
	{0x9124, 0x1B, REG_BITS_8},
	{0x9125, 0xF8, REG_BITS_8},
	{0x9126, 0x4F, REG_BITS_8},
	{0x9127, 0x20, REG_BITS_8},
	{0x9128, 0x40, REG_BITS_8},
	{0x9129, 0x00, REG_BITS_8},
	{0x912A, 0x02, REG_BITS_8},
	{0x912B, 0x01, REG_BITS_8},
	{0x912C, 0x08, REG_BITS_8},
	{0x912D, 0x08, REG_BITS_8},
	{0x912E, 0x10, REG_BITS_8},
	{0x912F, 0x50, REG_BITS_8},
	{0x9130, 0x20, REG_BITS_8},
	{0x9131, 0x40, REG_BITS_8},
	{0x9132, 0x81, REG_BITS_8},
	{0x9133, 0x00, REG_BITS_8},
	{0x9134, 0x09, REG_BITS_8},
	{0x9135, 0x06, REG_BITS_8},
	{0x9136, 0x24, REG_BITS_8},
	{0x9137, 0x18, REG_BITS_8},
	{0x9138, 0x40, REG_BITS_8},
	{0x9139, 0xA0, REG_BITS_8},
	{0x913A, 0x00, REG_BITS_8},
	{0x913B, 0x81, REG_BITS_8},
	{0x913C, 0x03, REG_BITS_8},
	{0x913D, 0x02, REG_BITS_8},
	{0x913E, 0x0E, REG_BITS_8},
	{0x913F, 0x0C, REG_BITS_8},
	{0x9140, 0x30, REG_BITS_8},
	{0x9141, 0x40, REG_BITS_8},
	{0x9142, 0x20, REG_BITS_8},
	{0x9143, 0x00, REG_BITS_8},
	{0x9144, 0x81, REG_BITS_8},
	{0x9145, 0x00, REG_BITS_8},
	{0x9146, 0x06, REG_BITS_8},
	{0x9147, 0x02, REG_BITS_8},
	{0x9148, 0x18, REG_BITS_8},
	{0x9149, 0x08, REG_BITS_8},
	{0x914A, 0x70, REG_BITS_8},
	{0x914B, 0xA0, REG_BITS_8},
	{0x914C, 0x00, REG_BITS_8},
	{0x914D, 0x01, REG_BITS_8},
	{0x914E, 0x03, REG_BITS_8},
	{0x914F, 0x06, REG_BITS_8},
	{0x9150, 0x12, REG_BITS_8},
	{0x9151, 0x08, REG_BITS_8},
	{0x9152, 0x28, REG_BITS_8},
	{0x9153, 0x40, REG_BITS_8},
	{0x9154, 0xC0, REG_BITS_8},
	{0x9155, 0x00, REG_BITS_8},
	{0x9156, 0x01, REG_BITS_8},
	{0x9157, 0x03, REG_BITS_8},
	{0x9158, 0x06, REG_BITS_8},
	{0x9159, 0x02, REG_BITS_8},
	{0x915A, 0x18, REG_BITS_8},
	{0x915B, 0x08, REG_BITS_8},
	{0x915C, 0x70, REG_BITS_8},
	{0x915D, 0xA0, REG_BITS_8},
	{0x915E, 0x00, REG_BITS_8},
	{0x915F, 0x01, REG_BITS_8},
	{0x9160, 0x03, REG_BITS_8},
	{0x9161, 0x06, REG_BITS_8},
	{0x9162, 0x12, REG_BITS_8},
	{0x9163, 0x08, REG_BITS_8},
	{0x9164, 0x28, REG_BITS_8},
	{0x9165, 0x40, REG_BITS_8},
	{0x9166, 0xC0, REG_BITS_8},
	{0x9167, 0x00, REG_BITS_8},
	{0x9168, 0x01, REG_BITS_8},
	{0x9169, 0x03, REG_BITS_8},
	{0xA000, 0x9292, REG_BITS_16},
	{0xA002, 0x1C, REG_BITS_8},
	{0xA003, 0xFA, REG_BITS_8},
	{0xA004, 0xD4, REG_BITS_8},
	{0xA005, 0x87, REG_BITS_8},
	{0xA006, 0x3A, REG_BITS_8},
	{0xA007, 0x35, REG_BITS_8},
	{0xA008, 0x9F, REG_BITS_8},
	{0xA009, 0x31, REG_BITS_8},
	{0xA00A, 0x41, REG_BITS_8},
	{0xA00B, 0x47, REG_BITS_8},
	{0xA00C, 0x47, REG_BITS_8},
	{0xA00D, 0xC9, REG_BITS_8},
	{0xA00E, 0xA9, REG_BITS_8},
	{0xA00F, 0xD1, REG_BITS_8},
	{0xA010, 0x75, REG_BITS_8},
	{0xA011, 0x92, REG_BITS_8},
	{0xA012, 0x74, REG_BITS_8},
	{0xA013, 0x1F, REG_BITS_8},
	{0xA014, 0x34, REG_BITS_8},
	{0xA015, 0xC5, REG_BITS_8},
	{0xA016, 0x27, REG_BITS_8},
	{0xA017, 0x4C, REG_BITS_8},
	{0xA018, 0x16, REG_BITS_8},
	{0xA019, 0x9A, REG_BITS_8},
	{0xA01A, 0x14, REG_BITS_8},
	{0xA01B, 0x84, REG_BITS_8},
	{0xA01C, 0x0C, REG_BITS_8},
	{0xA01D, 0x95, REG_BITS_8},
	{0xA01E, 0x9D, REG_BITS_8},
	{0xA01F, 0x1E, REG_BITS_8},
	{0xA020, 0xD1, REG_BITS_8},
	{0xA021, 0xC6, REG_BITS_8},
	{0xA022, 0x41, REG_BITS_8},
	{0xA023, 0xAF, REG_BITS_8},
	{0xA024, 0x41, REG_BITS_8},
	{0xA025, 0xD0, REG_BITS_8},
	{0xA026, 0x70, REG_BITS_8},
	{0xA027, 0x4C, REG_BITS_8},
	{0xA028, 0xC4, REG_BITS_8},
	{0xA029, 0x1E, REG_BITS_8},
	{0xA02A, 0x2B, REG_BITS_8},
	{0xA02B, 0xB9, REG_BITS_8},
	{0xA02C, 0x07, REG_BITS_8},
	{0xA02D, 0x4B, REG_BITS_8},
	{0xA02E, 0xD7, REG_BITS_8},
	{0xA02F, 0xE1, REG_BITS_8},
	{0xA030, 0xD1, REG_BITS_8},
	{0xA031, 0x6F, REG_BITS_8},
	{0xA032, 0x2C, REG_BITS_8},
	{0xA033, 0xE4, REG_BITS_8},
	{0xA034, 0x97, REG_BITS_8},
	{0xA035, 0xDB, REG_BITS_8},
	{0xA036, 0x78, REG_BITS_8},
	{0xA037, 0x25, REG_BITS_8},
	{0xA038, 0x31, REG_BITS_8},
	{0xA039, 0x5F, REG_BITS_8},
	{0xA03A, 0x31, REG_BITS_8},
	{0xA03B, 0xCC, REG_BITS_8},
	{0xA03C, 0x5C, REG_BITS_8},
	{0xA03D, 0x50, REG_BITS_8},
	{0xA03E, 0x23, REG_BITS_8},
	{0xA03F, 0x1A, REG_BITS_8},
	{0xA040, 0xF9, REG_BITS_8},
	{0xA041, 0xC4, REG_BITS_8},
	{0xA042, 0xA6, REG_BITS_8},
	{0xA043, 0x41, REG_BITS_8},
	{0xA044, 0xA1, REG_BITS_8},
	{0xA045, 0x09, REG_BITS_8},
	{0xA046, 0x0F, REG_BITS_8},
	{0xA047, 0x61, REG_BITS_8},
	{0xA048, 0x6A, REG_BITS_8},
	{0xA049, 0x13, REG_BITS_8},
	{0xA04A, 0x94, REG_BITS_8},
	{0xA04B, 0xAC, REG_BITS_8},
	{0xA04C, 0x84, REG_BITS_8},
	{0xA04D, 0x04, REG_BITS_8},
	{0xA04E, 0x26, REG_BITS_8},
	{0xA04F, 0x1F, REG_BITS_8},
	{0xA050, 0x69, REG_BITS_8},
	{0xA051, 0xC9, REG_BITS_8},
	{0xA052, 0x4D, REG_BITS_8},
	{0xA053, 0xA2, REG_BITS_8},
	{0xA054, 0xA2, REG_BITS_8},
	{0xA055, 0x96, REG_BITS_8},
	{0xA056, 0xCE, REG_BITS_8},
	{0xA057, 0xFC, REG_BITS_8},
	{0xA058, 0xE5, REG_BITS_8},
	{0xA059, 0x37, REG_BITS_8},
	{0xA05A, 0x7E, REG_BITS_8},
	{0xA05B, 0x61, REG_BITS_8},
	{0xA05C, 0xCD, REG_BITS_8},
	{0xA05D, 0x58, REG_BITS_8},
	{0xA05E, 0x0C, REG_BITS_8},
	{0xA05F, 0x23, REG_BITS_8},
	{0xA060, 0x92, REG_BITS_8},
	{0xA061, 0x97, REG_BITS_8},
	{0xA062, 0x04, REG_BITS_8},
	{0xA063, 0x64, REG_BITS_8},
	{0xA064, 0x20, REG_BITS_8},
	{0xA065, 0xFF, REG_BITS_8},
	{0xA066, 0x00, REG_BITS_8},
	{0xA067, 0x88, REG_BITS_8},
	{0xA068, 0x46, REG_BITS_8},
	{0xA069, 0x52, REG_BITS_8},
	{0xA06A, 0xE2, REG_BITS_8},
	{0xA06B, 0x94, REG_BITS_8},
	{0xA06C, 0xBA, REG_BITS_8},
	{0xA06D, 0x80, REG_BITS_8},
	{0xA06E, 0xA5, REG_BITS_8},
	{0xA06F, 0x32, REG_BITS_8},
	{0xA070, 0x7C, REG_BITS_8},
	{0xA071, 0x49, REG_BITS_8},
	{0xA072, 0x8D, REG_BITS_8},
	{0xA073, 0x58, REG_BITS_8},
	{0xA074, 0x06, REG_BITS_8},
	{0xA075, 0x23, REG_BITS_8},
	{0xA076, 0x12, REG_BITS_8},
	{0xA077, 0x96, REG_BITS_8},
	{0xA078, 0x04, REG_BITS_8},
	{0xA079, 0xC4, REG_BITS_8},
	{0xA07A, 0x1F, REG_BITS_8},
	{0xA07B, 0xFE, REG_BITS_8},
	{0xA07C, 0xE8, REG_BITS_8},
	{0xA07D, 0x07, REG_BITS_8},
	{0xA07E, 0x46, REG_BITS_8},
	{0xA07F, 0x4A, REG_BITS_8},
	{0xA080, 0xD2, REG_BITS_8},
	{0xA081, 0x14, REG_BITS_8},
	{0xA082, 0xB9, REG_BITS_8},
	{0xA083, 0x80, REG_BITS_8},
	{0xA084, 0x25, REG_BITS_8},
	{0xA085, 0x32, REG_BITS_8},
	{0xA086, 0x95, REG_BITS_8},
	{0xA087, 0x91, REG_BITS_8},
	{0xA088, 0x8E, REG_BITS_8},
	{0xA089, 0x5E, REG_BITS_8},
	{0xA08A, 0x50, REG_BITS_8},
	{0xA08B, 0xC3, REG_BITS_8},
	{0xA08C, 0x13, REG_BITS_8},
	{0xA08D, 0xA8, REG_BITS_8},
	{0xA08E, 0x74, REG_BITS_8},
	{0xA08F, 0x64, REG_BITS_8},
	{0xA090, 0x24, REG_BITS_8},
	{0xA091, 0x1A, REG_BITS_8},
	{0xA092, 0x09, REG_BITS_8},
	{0xA093, 0x49, REG_BITS_8},
	{0xA094, 0x4C, REG_BITS_8},
	{0xA095, 0x90, REG_BITS_8},
	{0xA096, 0x42, REG_BITS_8},
	{0xA097, 0x96, REG_BITS_8},
	{0xA098, 0xC9, REG_BITS_8},
	{0xA099, 0xE8, REG_BITS_8},
	{0xA09A, 0xC5, REG_BITS_8},
	{0xA09B, 0x36, REG_BITS_8},
	{0xA09C, 0xC6, REG_BITS_8},
	{0xA09D, 0xC1, REG_BITS_8},
	{0xA09E, 0xD0, REG_BITS_8},
	{0xA09F, 0x6B, REG_BITS_8},
	{0xA0A0, 0xEC, REG_BITS_8},
	{0xA0A1, 0x23, REG_BITS_8},
	{0xA0A2, 0x97, REG_BITS_8},
	{0xA0A3, 0xCF, REG_BITS_8},
	{0xA0A4, 0x4C, REG_BITS_8},
	{0xA0A5, 0x25, REG_BITS_8},
	{0xA0A6, 0x2E, REG_BITS_8},
	{0xA0A7, 0x4F, REG_BITS_8},
	{0xA0A8, 0x79, REG_BITS_8},
	{0xA0A9, 0x4B, REG_BITS_8},
	{0xA0AA, 0x59, REG_BITS_8},
	{0xA0AB, 0x28, REG_BITS_8},
	{0xA0AC, 0x43, REG_BITS_8},
	{0xA0AD, 0x19, REG_BITS_8},
	{0xA0AE, 0xEE, REG_BITS_8},
	{0xA0AF, 0x90, REG_BITS_8},
	{0xA0B0, 0xC6, REG_BITS_8},
	{0xA0B1, 0x3E, REG_BITS_8},
	{0xA0B2, 0x01, REG_BITS_8},
	{0xA0B3, 0x22, REG_BITS_8},
	{0xA0B4, 0x13, REG_BITS_8},
	{0xA0B5, 0x7E, REG_BITS_8},
	{0xA0B6, 0xB2, REG_BITS_8},
	{0xA0B7, 0x24, REG_BITS_8},
	{0xA0B8, 0x1C, REG_BITS_8},
	{0xA0B9, 0x0B, REG_BITS_8},
	{0xA0BA, 0x7D, REG_BITS_8},
	{0xA0BB, 0x06, REG_BITS_8},
	{0xA0BC, 0x3D, REG_BITS_8},
	{0xA0BD, 0x9B, REG_BITS_8},
	{0xA0BE, 0x11, REG_BITS_8},
	{0xA0BF, 0x0F, REG_BITS_8},
	{0xA0C0, 0x6C, REG_BITS_8},
	{0xA0C1, 0x04, REG_BITS_8},
	{0xA0C2, 0x64, REG_BITS_8},
	{0xA0C3, 0x9D, REG_BITS_8},
	{0xA0C4, 0x1B, REG_BITS_8},
	{0xA0C5, 0x59, REG_BITS_8},
	{0xA0C6, 0x47, REG_BITS_8},
	{0xA0C7, 0x47, REG_BITS_8},
	{0xA0C8, 0x01, REG_BITS_8},
	{0xA0C9, 0x4A, REG_BITS_8},
	{0xA0CA, 0x13, REG_BITS_8},
	{0xA0CB, 0x80, REG_BITS_8},
	{0xA0CC, 0xCC, REG_BITS_8},
	{0xA0CD, 0x44, REG_BITS_8},
	{0xA0CE, 0x1D, REG_BITS_8},
	{0xA0CF, 0x18, REG_BITS_8},
	{0xA0D0, 0xC5, REG_BITS_8},
	{0xA0D1, 0x46, REG_BITS_8},
	{0xA0D2, 0x41, REG_BITS_8},
	{0xA0D3, 0xAD, REG_BITS_8},
	{0xA0D4, 0x19, REG_BITS_8},
	{0xA0D5, 0x10, REG_BITS_8},
	{0xA0D6, 0x70, REG_BITS_8},
	{0xA0D7, 0x34, REG_BITS_8},
	{0xA0D8, 0xC4, REG_BITS_8},
	{0xA0D9, 0x9D, REG_BITS_8},
	{0xA0DA, 0x20, REG_BITS_8},
	{0xA0DB, 0x59, REG_BITS_8},
	{0xA0DC, 0xC7, REG_BITS_8},
	{0xA0DD, 0x46, REG_BITS_8},
	{0xA0DE, 0x16, REG_BITS_8},
	{0xA0DF, 0x02, REG_BITS_8},
	{0xA0E0, 0xD1, REG_BITS_8},
	{0xA0E1, 0x86, REG_BITS_8},
	{0xA0E2, 0x46, REG_BITS_8},
	{0xA0E3, 0xE4, REG_BITS_8},
	{0xA0E4, 0x1E, REG_BITS_8},
	{0xA0E5, 0xFB, REG_BITS_8},
	{0xA0E6, 0x40, REG_BITS_8},
	{0xA0E7, 0x67, REG_BITS_8},
	{0xA0E8, 0x3A, REG_BITS_8},
	{0xA0E9, 0xCA, REG_BITS_8},
	{0xA0EA, 0x59, REG_BITS_8},
	{0xA0EB, 0x8E, REG_BITS_8},
	{0xA0EC, 0x76, REG_BITS_8},
	{0xA0ED, 0xBC, REG_BITS_8},
	{0xA0EE, 0x23, REG_BITS_8},
	{0xA0EF, 0x1F, REG_BITS_8},
	{0xA0F0, 0xFF, REG_BITS_8},
	{0xA0F1, 0xA4, REG_BITS_8},
	{0xA0F2, 0xE7, REG_BITS_8},
	{0xA0F3, 0x3E, REG_BITS_8},
	{0xA0F4, 0x10, REG_BITS_8},
	{0xA0F5, 0xD2, REG_BITS_8},
	{0xA0F6, 0x90, REG_BITS_8},
	{0xA0F7, 0x82, REG_BITS_8},
	{0xA0F8, 0x28, REG_BITS_8},
	{0xA0F9, 0x44, REG_BITS_8},
	{0xA0FA, 0x9D, REG_BITS_8},
	{0xA0FB, 0xED, REG_BITS_8},
	{0xA0FC, 0xCC, REG_BITS_8},
	{0xA0FD, 0xC6, REG_BITS_8},
	{0xA0FE, 0x36, REG_BITS_8},
	{0xA0FF, 0xAE, REG_BITS_8},
	{0xA100, 0x81, REG_BITS_8},
	{0xA101, 0xCD, REG_BITS_8},
	{0xA102, 0x70, REG_BITS_8},
	{0xA103, 0x90, REG_BITS_8},
	{0xA104, 0x53, REG_BITS_8},
	{0xA105, 0x9E, REG_BITS_8},
	{0xA106, 0xF8, REG_BITS_8},
	{0xA107, 0x9C, REG_BITS_8},
	{0xA108, 0x47, REG_BITS_8},
	{0xA109, 0x3E, REG_BITS_8},
	{0xA10A, 0xCC, REG_BITS_8},
	{0xA10B, 0xC9, REG_BITS_8},
	{0xA10C, 0xCE, REG_BITS_8},
	{0xA10D, 0x6D, REG_BITS_8},
	{0xA10E, 0x82, REG_BITS_8},
	{0xA10F, 0xC3, REG_BITS_8},
	{0xA110, 0x17, REG_BITS_8},
	{0xA111, 0xC1, REG_BITS_8},
	{0xA112, 0x74, REG_BITS_8},
	{0xA113, 0x05, REG_BITS_8},
	{0xA114, 0x2C, REG_BITS_8},
	{0xA115, 0x58, REG_BITS_8},
	{0xA116, 0xD1, REG_BITS_8},
	{0xA117, 0x8A, REG_BITS_8},
	{0xA118, 0x5B, REG_BITS_8},
	{0xA119, 0xE8, REG_BITS_8},
	{0xA11A, 0xC2, REG_BITS_8},
	{0xA11B, 0x19, REG_BITS_8},
	{0xA11C, 0xD2, REG_BITS_8},
	{0xA11D, 0xB0, REG_BITS_8},
	{0xA11E, 0x66, REG_BITS_8},
	{0xA11F, 0x36, REG_BITS_8},
	{0xA120, 0x91, REG_BITS_8},
	{0xA121, 0xF9, REG_BITS_8},
	{0xA122, 0x4C, REG_BITS_8},
	{0xA123, 0x5E, REG_BITS_8},
	{0xA124, 0x06, REG_BITS_8},
	{0xA125, 0xE3, REG_BITS_8},
	{0xA126, 0x93, REG_BITS_8},
	{0xA127, 0xA1, REG_BITS_8},
	{0xA128, 0x88, REG_BITS_8},
	{0xA129, 0x84, REG_BITS_8},
	{0xA12A, 0x24, REG_BITS_8},
	{0xA12B, 0x1F, REG_BITS_8},
	{0xA12C, 0x09, REG_BITS_8},
	{0xA12D, 0x49, REG_BITS_8},
	{0xA12E, 0x4D, REG_BITS_8},
	{0xA12F, 0x72, REG_BITS_8},
	{0xA130, 0x52, REG_BITS_8},
	{0xA131, 0x16, REG_BITS_8},
	{0xA132, 0xB5, REG_BITS_8},
	{0xA133, 0xE0, REG_BITS_8},
	{0xA134, 0xC5, REG_BITS_8},
	{0xA135, 0x2F, REG_BITS_8},
	{0xA136, 0x6F, REG_BITS_8},
	{0xA137, 0xC1, REG_BITS_8},
	{0xA138, 0x4B, REG_BITS_8},
	{0xA139, 0x56, REG_BITS_8},
	{0xA13A, 0xC2, REG_BITS_8},
	{0xA13B, 0x02, REG_BITS_8},
	{0xA13C, 0x92, REG_BITS_8},
	{0xA13D, 0x91, REG_BITS_8},
	{0xA13E, 0x08, REG_BITS_8},
	{0xA13F, 0x44, REG_BITS_8},
	{0xA140, 0x20, REG_BITS_8},
	{0xA141, 0x00, REG_BITS_8},
	{0xA142, 0x01, REG_BITS_8},
	{0xA143, 0x88, REG_BITS_8},
	{0xA144, 0x46, REG_BITS_8},
	{0xA145, 0x36, REG_BITS_8},
	{0xA146, 0xB2, REG_BITS_8},
	{0xA147, 0x14, REG_BITS_8},
	{0xA148, 0xA7, REG_BITS_8},
	{0xA149, 0x70, REG_BITS_8},
	{0xA14A, 0x05, REG_BITS_8},
	{0xA14B, 0x2C, REG_BITS_8},
	{0xA14C, 0x6E, REG_BITS_8},
	{0xA14D, 0xA1, REG_BITS_8},
	{0xA14E, 0x4B, REG_BITS_8},
	{0xA14F, 0x56, REG_BITS_8},
	{0xA150, 0xBA, REG_BITS_8},
	{0xA151, 0xF2, REG_BITS_8},
	{0xA152, 0x11, REG_BITS_8},
	{0xA153, 0x90, REG_BITS_8},
	{0xA154, 0xFC, REG_BITS_8},
	{0xA155, 0xE3, REG_BITS_8},
	{0xA156, 0x1F, REG_BITS_8},
	{0xA157, 0xFD, REG_BITS_8},
	{0xA158, 0xE8, REG_BITS_8},
	{0xA159, 0xC7, REG_BITS_8},
	{0xA15A, 0x45, REG_BITS_8},
	{0xA15B, 0x2E, REG_BITS_8},
	{0xA15C, 0x82, REG_BITS_8},
	{0xA15D, 0x94, REG_BITS_8},
	{0xA15E, 0xA5, REG_BITS_8},
	{0xA15F, 0x64, REG_BITS_8},
	{0xA160, 0xA5, REG_BITS_8},
	{0xA161, 0x2B, REG_BITS_8},
	{0xA162, 0x8C, REG_BITS_8},
	{0xA163, 0x71, REG_BITS_8},
	{0xA164, 0xCC, REG_BITS_8},
	{0xA165, 0x5C, REG_BITS_8},
	{0xA166, 0xEA, REG_BITS_8},
	{0xA167, 0x92, REG_BITS_8},
	{0xA168, 0x93, REG_BITS_8},
	{0xA169, 0x9C, REG_BITS_8},
	{0xA16A, 0x68, REG_BITS_8},
	{0xA16B, 0x44, REG_BITS_8},
	{0xA16C, 0x23, REG_BITS_8},
	{0xA16D, 0x17, REG_BITS_8},
	{0xA16E, 0xB9, REG_BITS_8},
	{0xA16F, 0x48, REG_BITS_8},
	{0xA170, 0x4B, REG_BITS_8},
	{0xA171, 0x5E, REG_BITS_8},
	{0xA172, 0xC2, REG_BITS_8},
	{0xA173, 0x15, REG_BITS_8},
	{0xA174, 0xB1, REG_BITS_8},
	{0xA175, 0xBC, REG_BITS_8},
	{0xA176, 0x05, REG_BITS_8},
	{0xA177, 0x2F, REG_BITS_8},
	{0xA178, 0xC3, REG_BITS_8},
	{0xA179, 0x01, REG_BITS_8},
	{0xA17A, 0x4E, REG_BITS_8},
	{0xA17B, 0x6B, REG_BITS_8},
	{0xA17C, 0x54, REG_BITS_8},
	{0xA17D, 0x03, REG_BITS_8},
	{0xA17E, 0x97, REG_BITS_8},
	{0xA17F, 0xB7, REG_BITS_8},
	{0xA180, 0x40, REG_BITS_8},
	{0xA181, 0x25, REG_BITS_8},
	{0xA182, 0x2A, REG_BITS_8},
	{0xA183, 0x4A, REG_BITS_8},
	{0xA184, 0x71, REG_BITS_8},
	{0xA185, 0x4A, REG_BITS_8},
	{0xA186, 0x57, REG_BITS_8},
	{0xA187, 0xCA, REG_BITS_8},
	{0xA188, 0xA2, REG_BITS_8},
	{0xA189, 0x98, REG_BITS_8},
	{0xA18A, 0xCA, REG_BITS_8},
	{0xA18B, 0x60, REG_BITS_8},
	{0xA18C, 0xA6, REG_BITS_8},
	{0xA18D, 0x34, REG_BITS_8},
	{0xA18E, 0xFA, REG_BITS_8},
	{0xA18F, 0xC1, REG_BITS_8},
	{0xA190, 0x8F, REG_BITS_8},
	{0xA191, 0x7D, REG_BITS_8},
	{0xA192, 0xE4, REG_BITS_8},
	{0xA193, 0x33, REG_BITS_8},
	{0xA194, 0x9C, REG_BITS_8},
	{0xA195, 0xE0, REG_BITS_8},
	{0xA196, 0x7C, REG_BITS_8},
	{0xA197, 0x06, REG_BITS_8},
	{0xA198, 0x34, REG_BITS_8},
	{0xA199, 0x97, REG_BITS_8},
	{0xA19A, 0xE9, REG_BITS_8},
	{0xA19B, 0x8C, REG_BITS_8},
	{0xA19C, 0x69, REG_BITS_8},
	{0xA19D, 0x68, REG_BITS_8},
	{0xA19E, 0x93, REG_BITS_8},
	{0xA19F, 0x1C, REG_BITS_8},
	{0xA1A0, 0xEC, REG_BITS_8},
	{0xA1A1, 0x2C, REG_BITS_8},
	{0xA1A2, 0x07, REG_BITS_8},
	{0xA1A3, 0x3B, REG_BITS_8},
	{0xA1A4, 0xFC, REG_BITS_8},
	{0xA1A5, 0xC9, REG_BITS_8},
	{0xA1A6, 0x0F, REG_BITS_8},
	{0xA1A7, 0x80, REG_BITS_8},
	{0xA1A8, 0xF6, REG_BITS_8},
	{0xA1A9, 0x53, REG_BITS_8},
	{0xA1AA, 0x9D, REG_BITS_8},
	{0xA1AB, 0xE9, REG_BITS_8},
	{0xA1AC, 0xC8, REG_BITS_8},
	{0xA1AD, 0xA6, REG_BITS_8},
	{0xA1AE, 0x36, REG_BITS_8},
	{0xA1AF, 0xAB, REG_BITS_8},
	{0xA1B0, 0x89, REG_BITS_8},
	{0xA1B1, 0x0D, REG_BITS_8},
	{0xA1B2, 0x6E, REG_BITS_8},
	{0xA1B3, 0x8A, REG_BITS_8},
	{0xA1B4, 0x13, REG_BITS_8},
	{0xA1B5, 0x1D, REG_BITS_8},
	{0xA1B6, 0xEF, REG_BITS_8},
	{0xA1B7, 0x30, REG_BITS_8},
	{0xA1B8, 0x07, REG_BITS_8},
	{0xA1B9, 0x3B, REG_BITS_8},
	{0xA1BA, 0x5E, REG_BITS_8},
	{0xA1BB, 0x0A, REG_BITS_8},
	{0xA1BC, 0x13, REG_BITS_8},
	{0xA1BD, 0x8C, REG_BITS_8},
	{0xA1BE, 0x18, REG_BITS_8},
	{0xA1BF, 0x64, REG_BITS_8},
	{0xA1C0, 0x20, REG_BITS_8},
	{0xA1C1, 0x0C, REG_BITS_8},
	{0xA1C2, 0xC5, REG_BITS_8},
	{0xA1C3, 0x48, REG_BITS_8},
	{0xA1C4, 0x45, REG_BITS_8},
	{0xA1C5, 0x55, REG_BITS_8},
	{0xA1C6, 0x6A, REG_BITS_8},
	{0xA1C7, 0xD2, REG_BITS_8},
	{0xA1C8, 0x82, REG_BITS_8},
	{0xA1C9, 0xC2, REG_BITS_8},
	{0xA1CA, 0xC3, REG_BITS_8},
	{0xA1CB, 0x1D, REG_BITS_8},
	{0xA1CC, 0xFB, REG_BITS_8},
	{0xA1CD, 0x88, REG_BITS_8},
	{0xA1CE, 0xA8, REG_BITS_8},
	{0xA1CF, 0x44, REG_BITS_8},
	{0xA1D0, 0x06, REG_BITS_8},
	{0xA1D1, 0x2A, REG_BITS_8},
	{0xA1D2, 0x4F, REG_BITS_8},
	{0xA1D3, 0x65, REG_BITS_8},
	{0xA1D4, 0xDC, REG_BITS_8},
	{0xA1D5, 0xA2, REG_BITS_8},
	{0xA1D6, 0x16, REG_BITS_8},
	{0xA1D7, 0xC3, REG_BITS_8},
	{0xA1D8, 0x1C, REG_BITS_8},
	{0xA1D9, 0x07, REG_BITS_8},
	{0xA1DA, 0x3C, REG_BITS_8},
	{0xA1DB, 0xB7, REG_BITS_8},
	{0xA1DC, 0x99, REG_BITS_8},
	{0xA1DD, 0xCC, REG_BITS_8},
	{0xA1DE, 0x51, REG_BITS_8},
	{0xA1DF, 0x4A, REG_BITS_8},
	{0xA1E0, 0x22, REG_BITS_8},
	{0xA1E1, 0x12, REG_BITS_8},
	{0xA1E2, 0x9F, REG_BITS_8},
	{0xA1E3, 0xF8, REG_BITS_8},
	{0xA1E4, 0xA5, REG_BITS_8},
	{0xA1E5, 0x33, REG_BITS_8},
	{0xA1E6, 0x8C, REG_BITS_8},
	{0xA1E7, 0x61, REG_BITS_8},
	{0xA1E8, 0x8B, REG_BITS_8},
	{0xA1E9, 0x49, REG_BITS_8},
	{0xA1EA, 0x04, REG_BITS_8},
	{0xA1EB, 0x02, REG_BITS_8},
	{0xA1EC, 0x90, REG_BITS_8},
	{0xA1ED, 0x8F, REG_BITS_8},
	{0xA1EE, 0x78, REG_BITS_8},
	{0xA1EF, 0x25, REG_BITS_8},
	{0xA1F0, 0x2F, REG_BITS_8},
	{0xA1F1, 0x89, REG_BITS_8},
	{0xA1F2, 0x51, REG_BITS_8},
	{0xA1F3, 0x0B, REG_BITS_8},
	{0xA1F4, 0x49, REG_BITS_8},
	{0xA1F5, 0xFE, REG_BITS_8},
	{0xA1F6, 0xD1, REG_BITS_8},
	{0xA1F7, 0x8F, REG_BITS_8},
	{0xA1F8, 0x8E, REG_BITS_8},
	{0xA1F9, 0x6C, REG_BITS_8},
	{0xA1FA, 0xC5, REG_BITS_8},
	{0xA1FB, 0x2E, REG_BITS_8},
	{0xA1FC, 0xAA, REG_BITS_8},
	{0xA1FD, 0x41, REG_BITS_8},
	{0xA1FE, 0xCC, REG_BITS_8},
	{0xA1FF, 0x4F, REG_BITS_8},
	{0xA200, 0x36, REG_BITS_8},
	{0xA201, 0xA2, REG_BITS_8},
	{0xA202, 0x91, REG_BITS_8},
	{0xA203, 0x9C, REG_BITS_8},
	{0xA204, 0xE8, REG_BITS_8},
	{0xA205, 0x25, REG_BITS_8},
	{0xA206, 0x33, REG_BITS_8},
	{0xA207, 0xE8, REG_BITS_8},
	{0xA208, 0x51, REG_BITS_8},
	{0xA209, 0x0E, REG_BITS_8},
	{0xA20A, 0x60, REG_BITS_8},
	{0xA20B, 0xB6, REG_BITS_8},
	{0xA20C, 0x92, REG_BITS_8},
	{0xA20D, 0x15, REG_BITS_8},
	{0xA20E, 0xBC, REG_BITS_8},
	{0xA20F, 0xDC, REG_BITS_8},
	{0xA210, 0x26, REG_BITS_8},
	{0xA211, 0x3A, REG_BITS_8},
	{0xA212, 0x2D, REG_BITS_8},
	{0xA213, 0x1A, REG_BITS_8},
	{0xA214, 0xD1, REG_BITS_8},
	{0xA215, 0x79, REG_BITS_8},
	{0xA216, 0x7E, REG_BITS_8},
	{0xA217, 0xB3, REG_BITS_8},
	{0xA218, 0x9B, REG_BITS_8},
	{0xA219, 0xEB, REG_BITS_8},
	{0xA21A, 0x1C, REG_BITS_8},
	{0xA21B, 0x88, REG_BITS_8},
	{0xA21C, 0x41, REG_BITS_8},
	{0xA21D, 0x31, REG_BITS_8},
	{0xA21E, 0x82, REG_BITS_8},
	{0xA21F, 0x11, REG_BITS_8},
	{0xA220, 0x80, REG_BITS_8},
	{0xA221, 0xB8, REG_BITS_8},
	{0xA222, 0x73, REG_BITS_8},
	{0xA223, 0x1D, REG_BITS_8},
	{0xA224, 0xF6, REG_BITS_8},
	{0xA225, 0x44, REG_BITS_8},
	{0xA226, 0xC8, REG_BITS_8},
	{0xA227, 0x41, REG_BITS_8},
	{0xA228, 0x68, REG_BITS_8},
	{0xA229, 0x2A, REG_BITS_8},
	{0xA22A, 0xD4, REG_BITS_8},
	{0xA22B, 0x96, REG_BITS_8},
	{0xA22C, 0x74, REG_BITS_8},
	{0xA22D, 0x24, REG_BITS_8},
	{0xA22E, 0x23, REG_BITS_8},
	{0xA22F, 0x20, REG_BITS_8},
	{0xA230, 0x45, REG_BITS_8},
	{0xA231, 0xC9, REG_BITS_8},
	{0xA232, 0x45, REG_BITS_8},
	{0xA233, 0x82, REG_BITS_8},
	{0xA234, 0x22, REG_BITS_8},
	{0xA235, 0x14, REG_BITS_8},
	{0xA236, 0x92, REG_BITS_8},
	{0xA237, 0x3A, REG_BITS_8},
	{0xA238, 0x64, REG_BITS_8},
	{0xA239, 0xA1, REG_BITS_8},
	{0xA23A, 0x17, REG_BITS_8},
	{0xA23B, 0x49, REG_BITS_8},
	{0xA23C, 0x49, REG_BITS_8},
	{0xA23D, 0x49, REG_BITS_8},
	{0xA23E, 0x35, REG_BITS_8},
	{0xA23F, 0x12, REG_BITS_8},
	{0xA240, 0x91, REG_BITS_8},
	{0xA241, 0x70, REG_BITS_8},
	{0xA242, 0x1E, REG_BITS_8},
	{0xA243, 0xA3, REG_BITS_8},
	{0xA244, 0x98, REG_BITS_8},
	{0xA245, 0xD8, REG_BITS_8},
	{0xA246, 0xF4, REG_BITS_8},
	{0xA247, 0x07, REG_BITS_8},
	{0xA248, 0x41, REG_BITS_8},
	{0xA249, 0xE6, REG_BITS_8},
	{0xA24A, 0x01, REG_BITS_8},
	{0xA24B, 0x4E, REG_BITS_8},
	{0xA24C, 0x58, REG_BITS_8},
	{0xA24D, 0x62, REG_BITS_8},
	{0xA24E, 0xE2, REG_BITS_8},
	{0xA24F, 0x92, REG_BITS_8},
	{0xA250, 0xAB, REG_BITS_8},
	{0xA251, 0x9C, REG_BITS_8},
	{0xA252, 0x86, REG_BITS_8},
	{0xA253, 0x38, REG_BITS_8},
	{0xA254, 0xB7, REG_BITS_8},
	{0xA255, 0x71, REG_BITS_8},
	{0xA256, 0x4C, REG_BITS_8},
	{0xA257, 0x4C, REG_BITS_8},
	{0xA258, 0x04, REG_BITS_8},
	{0xA259, 0x02, REG_BITS_8},
	{0xA25A, 0x10, REG_BITS_8},
	{0xA25B, 0x95, REG_BITS_8},
	{0xA25C, 0xF0, REG_BITS_8},
	{0xA25D, 0xC5, REG_BITS_8},
	{0xA25E, 0x33, REG_BITS_8},
	{0xA25F, 0xB4, REG_BITS_8},
	{0xA260, 0x59, REG_BITS_8},
	{0xA261, 0xCC, REG_BITS_8},
	{0xA262, 0x4B, REG_BITS_8},
	{0xA263, 0xFE, REG_BITS_8},
	{0xA264, 0xD1, REG_BITS_8},
	{0xA265, 0x8F, REG_BITS_8},
	{0xA266, 0x93, REG_BITS_8},
	{0xA267, 0xE8, REG_BITS_8},
	{0xA268, 0x65, REG_BITS_8},
	{0xA269, 0x33, REG_BITS_8},
	{0xA26A, 0xD8, REG_BITS_8},
	{0xA26B, 0xA1, REG_BITS_8},
	{0xA26C, 0x0D, REG_BITS_8},
	{0xA26D, 0x56, REG_BITS_8},
	{0xA26E, 0x4E, REG_BITS_8},
	{0xA26F, 0x52, REG_BITS_8},
	{0xA270, 0x92, REG_BITS_8},
	{0xA271, 0xA8, REG_BITS_8},
	{0xA272, 0x84, REG_BITS_8},
	{0xA273, 0xE6, REG_BITS_8},
	{0xA274, 0x37, REG_BITS_8},
	{0xA275, 0x15, REG_BITS_8},
	{0xA276, 0x22, REG_BITS_8},
	{0xA277, 0xD0, REG_BITS_8},
	{0xA278, 0x6A, REG_BITS_8},
	{0xA279, 0xF2, REG_BITS_8},
	{0xA27A, 0x72, REG_BITS_8},
	{0xA27B, 0x17, REG_BITS_8},
	{0xA27C, 0xD0, REG_BITS_8},
	{0xA27D, 0xB0, REG_BITS_8},
	{0xA27E, 0xC7, REG_BITS_8},
	{0xA27F, 0x3E, REG_BITS_8},
	{0xA280, 0x59, REG_BITS_8},
	{0xA281, 0xC2, REG_BITS_8},
	{0xA282, 0x12, REG_BITS_8},
	{0xA283, 0x88, REG_BITS_8},
	{0xA284, 0xEC, REG_BITS_8},
	{0xA285, 0x13, REG_BITS_8},
	{0xA286, 0x9F, REG_BITS_8},
	{0xA287, 0x06, REG_BITS_8},
	{0xA288, 0xDD, REG_BITS_8},
	{0xA289, 0x28, REG_BITS_8},
	{0xA28A, 0x46, REG_BITS_8},
	{0xA28B, 0x3A, REG_BITS_8},
	{0xA28C, 0x8A, REG_BITS_8},
	{0xA28D, 0x92, REG_BITS_8},
	{0xA28E, 0x89, REG_BITS_8},
	{0xA28F, 0x0C, REG_BITS_8},
	{0xA290, 0x14, REG_BITS_8},
	{0xA291, 0xA0, REG_BITS_8},
	{0xA292, 0x08, REG_BITS_8},
	{0xA293, 0xBD, REG_BITS_8},
	{0xA294, 0xA8, REG_BITS_8},
	{0xA295, 0x42, REG_BITS_8},
	{0xA296, 0xDF, REG_BITS_8},
	{0xA297, 0x89, REG_BITS_8},
	{0xA298, 0x4F, REG_BITS_8},
	{0xA299, 0x72, REG_BITS_8},
	{0xA29A, 0x62, REG_BITS_8},
	{0xA29B, 0xE3, REG_BITS_8},
	{0xA29C, 0x9A, REG_BITS_8},
	{0xA29D, 0xDB, REG_BITS_8},
	{0xA29E, 0x18, REG_BITS_8},
	{0xA29F, 0x67, REG_BITS_8},
	{0xA2A0, 0x35, REG_BITS_8},
	{0xA2A1, 0xEC, REG_BITS_8},
	{0xA2A2, 0x79, REG_BITS_8},
	{0xA2A3, 0x4F, REG_BITS_8},
	{0xA2A4, 0x71, REG_BITS_8},
	{0xA2A5, 0x52, REG_BITS_8},
	{0xA2A6, 0x43, REG_BITS_8},
	{0xA2A7, 0x1A, REG_BITS_8},
	{0xA2A8, 0xDA, REG_BITS_8},
	{0xA2A9, 0x28, REG_BITS_8},
	{0xA2AA, 0x87, REG_BITS_8},
	{0xA2AB, 0x38, REG_BITS_8},
	{0xA2AC, 0xB6, REG_BITS_8},
	{0xA2AD, 0x91, REG_BITS_8},
	{0xA2AE, 0x8D, REG_BITS_8},
	{0xA2AF, 0x5E, REG_BITS_8},
	{0xA2B0, 0xB2, REG_BITS_8},
	{0xA2B1, 0x32, REG_BITS_8},
	{0xA2B2, 0x15, REG_BITS_8},
	{0xA2B3, 0xB5, REG_BITS_8},
	{0xA2B4, 0x58, REG_BITS_8},
	{0xA2B5, 0xE6, REG_BITS_8},
	{0xA2B6, 0x32, REG_BITS_8},
	{0xA2B7, 0x89, REG_BITS_8},
	{0xA2B8, 0xC9, REG_BITS_8},
	{0xA2B9, 0x4B, REG_BITS_8},
	{0xA2BA, 0x50, REG_BITS_8},
	{0xA2BB, 0x44, REG_BITS_8},
	{0xA2BC, 0x02, REG_BITS_8},
	{0xA2BD, 0x12, REG_BITS_8},
	{0xA2BE, 0x9B, REG_BITS_8},
	{0xA2BF, 0x8C, REG_BITS_8},
	{0xA2C0, 0xC5, REG_BITS_8},
	{0xA2C1, 0x2D, REG_BITS_8},
	{0xA2C2, 0x6A, REG_BITS_8},
	{0xA2C3, 0xC1, REG_BITS_8},
	{0xA2C4, 0x8A, REG_BITS_8},
	{0xA2C5, 0x48, REG_BITS_8},
	{0xA2C6, 0x04, REG_BITS_8},
	{0xA2C7, 0x02, REG_BITS_8},
	{0xA2C8, 0x90, REG_BITS_8},
	{0xA2C9, 0x8C, REG_BITS_8},
	{0xA2CA, 0x20, REG_BITS_8},
	{0xA2CB, 0xE5, REG_BITS_8},
	{0xA2CC, 0x2A, REG_BITS_8},
	{0xA2CD, 0x68, REG_BITS_8},
	{0xA2CE, 0xB1, REG_BITS_8},
	{0xA2CF, 0x0A, REG_BITS_8},
	{0xA2D0, 0x48, REG_BITS_8},
	{0xA2D1, 0xFE, REG_BITS_8},
	{0xA2D2, 0xC1, REG_BITS_8},
	{0xA2D3, 0x0F, REG_BITS_8},
	{0xA2D4, 0x8B, REG_BITS_8},
	{0xA2D5, 0x1C, REG_BITS_8},
	{0xA2D6, 0xC5, REG_BITS_8},
	{0xA2D7, 0x2A, REG_BITS_8},
	{0xA2D8, 0x80, REG_BITS_8},
	{0xA2D9, 0x81, REG_BITS_8},
	{0xA2DA, 0x4B, REG_BITS_8},
	{0xA2DB, 0x4E, REG_BITS_8},
	{0xA2DC, 0x30, REG_BITS_8},
	{0xA2DD, 0x52, REG_BITS_8},
	{0xA2DE, 0x91, REG_BITS_8},
	{0xA2DF, 0x96, REG_BITS_8},
	{0xA2E0, 0x70, REG_BITS_8},
	{0xA2E1, 0x25, REG_BITS_8},
	{0xA2E2, 0x2D, REG_BITS_8},
	{0xA2E3, 0xAB, REG_BITS_8},
	{0xA2E4, 0x29, REG_BITS_8},
	{0xA2E5, 0x4D, REG_BITS_8},
	{0xA2E6, 0x5A, REG_BITS_8},
	{0xA2E7, 0x92, REG_BITS_8},
	{0xA2E8, 0x32, REG_BITS_8},
	{0xA2E9, 0x94, REG_BITS_8},
	{0xA2EA, 0xAC, REG_BITS_8},
	{0xA2EB, 0x18, REG_BITS_8},
	{0xA2EC, 0x06, REG_BITS_8},
	{0xA2ED, 0x31, REG_BITS_8},
	{0xA2EE, 0xD2, REG_BITS_8},
	{0xA2EF, 0xB1, REG_BITS_8},
	{0xA2F0, 0x0E, REG_BITS_8},
	{0xA2F1, 0x6C, REG_BITS_8},
	{0xA2F2, 0x24, REG_BITS_8},
	{0xA2F3, 0xD3, REG_BITS_8},
	{0xA2F4, 0x98, REG_BITS_8},
	{0xA2F5, 0xCB, REG_BITS_8},
	{0xA2F6, 0xC8, REG_BITS_8},
	{0xA2F7, 0xA6, REG_BITS_8},
	{0xA2F8, 0x35, REG_BITS_8},
	{0xA2F9, 0xBA, REG_BITS_8},
	{0xA2FA, 0x79, REG_BITS_8},
	{0xA2FB, 0xCE, REG_BITS_8},
	{0xA2FC, 0x6B, REG_BITS_8},
	{0xA2FD, 0x26, REG_BITS_8},
	{0xA2FE, 0x13, REG_BITS_8},
	{0xA2FF, 0x99, REG_BITS_8},
	{0xA300, 0xCA, REG_BITS_8},
	{0xA301, 0xB0, REG_BITS_8},
	{0xA302, 0x66, REG_BITS_8},
	{0xA303, 0x33, REG_BITS_8},
	{0x0068, 0x5F, REG_BITS_8},

};


int32_t sizeof_dlt002_vendor_1_period_2_ES1 = sizeof(dlt002_vendor_1_period_2_ES1);

/****************************************************************
Camera FW Download: Period_3 Vendor: 0 Version:ES1
****************************************************************/
const struct reg_entry dlt002_vendor_0_period_3_ES1[] = {
	{0x5841, 0x07, REG_BITS_8},
	{0x5842, 0x07, REG_BITS_8},
	{0x5843, 0x07, REG_BITS_8},
	{0x5844, 0x07, REG_BITS_8},
	{0x5845, 0x07, REG_BITS_8},
	{0x5846, 0x07, REG_BITS_8},
	{0x5847, 0x07, REG_BITS_8},
	{0x5848, 0x07, REG_BITS_8},
	{0x5849, 0x07, REG_BITS_8},
	{0x584A, 0x07, REG_BITS_8},
	{0x584B, 0x07, REG_BITS_8},
	{0x584C, 0x07, REG_BITS_8},
	{0x584D, 0x07, REG_BITS_8},
	{0x584E, 0x07, REG_BITS_8},
	{0x584F, 0x07, REG_BITS_8},
	{0x5850, 0x00, REG_BITS_8},
	{0x5858, 0x2A0A, REG_BITS_16},
	{0x585A, 0x9603, REG_BITS_16},
	{0x585C, 0x0000, REG_BITS_16},
	{0x5882, 0x290B, REG_BITS_16},
	{0x5884, 0x0001, REG_BITS_16},
	{0x5886, 0x0000, REG_BITS_16},
	{0x5888, 0x2400, REG_BITS_16},
	{0x588A, 0x0600, REG_BITS_16},
	{0x588C, 0x0600, REG_BITS_16},
	{0x588E, 0x3000, REG_BITS_16},
	{0x5890, 0x2000, REG_BITS_16},
	{0x5892, 0x2000, REG_BITS_16},
	{0x5894, 0x0400, REG_BITS_16},
	{0x589A, 0x0800, REG_BITS_16},
	{0x589C, 0x0A00, REG_BITS_16},
	{0x589E, 0x0A00, REG_BITS_16},
	{0x58A6, 0x0400, REG_BITS_16},
	{0x58AC, 0x0800, REG_BITS_16},
	{0x58AE, 0x0A00, REG_BITS_16},
	{0x58B0, 0x0A00, REG_BITS_16},
	{0x58B8, 0x0200, REG_BITS_16},
	{0x58BA, 0x0100, REG_BITS_16},
	{0x58BC, 0x0100, REG_BITS_16},
	{0x58C0, 0x0500, REG_BITS_16},
	{0x58C2, 0x0500, REG_BITS_16},
	{0x58CA, 0x0200, REG_BITS_16},
	{0x58CC, 0x0100, REG_BITS_16},
	{0x58CE, 0x0100, REG_BITS_16},
	{0x58D0, 0x0600, REG_BITS_16},
	{0x58DC, 0x0A00, REG_BITS_16},
	{0x58DE, 0x0800, REG_BITS_16},
	{0x58E0, 0x0800, REG_BITS_16},
	{0x58E2, 0x0E00, REG_BITS_16},
	{0x58E4, 0x1400, REG_BITS_16},
	{0x58E6, 0x1400, REG_BITS_16},
	{0x58EE, 0x0A00, REG_BITS_16},
	{0x58F0, 0x0800, REG_BITS_16},
	{0x58F2, 0x0800, REG_BITS_16},
	{0x58F4, 0x0E00, REG_BITS_16},
	{0x58F6, 0x1400, REG_BITS_16},
	{0x58F8, 0x1400, REG_BITS_16},
	{0x5906, 0x5E01, REG_BITS_16},
	{0x5908, 0x6400, REG_BITS_16},
	{0x590A, 0x6400, REG_BITS_16},
	{0x590C, 0x2602, REG_BITS_16},
	{0x590E, 0xC800, REG_BITS_16},
	{0x5910, 0xC800, REG_BITS_16},
	{0x591E, 0x0400, REG_BITS_16},
	{0x5920, 0x0600, REG_BITS_16},
	{0x5922, 0x0600, REG_BITS_16},
	{0x592A, 0x9600, REG_BITS_16},
	{0x592C, 0x9600, REG_BITS_16},
	{0x592E, 0x9600, REG_BITS_16},
	{0x5930, 0xC800, REG_BITS_16},
	{0x5932, 0xC800, REG_BITS_16},
	{0x5934, 0xC800, REG_BITS_16},
	{0x5942, 0xC800, REG_BITS_16},
	{0x5944, 0xC800, REG_BITS_16},
	{0x5946, 0xC800, REG_BITS_16},
	{0x594E, 0x3200, REG_BITS_16},
	{0x5950, 0x9600, REG_BITS_16},
	{0x5952, 0x9600, REG_BITS_16},
	{0x5954, 0xC800, REG_BITS_16},
	{0x5956, 0xC800, REG_BITS_16},
	{0x5958, 0xC800, REG_BITS_16},
	{0x5966, 0x0000, REG_BITS_16},
	{0x5968, 0xC800, REG_BITS_16},
	{0x596A, 0xC800, REG_BITS_16},
	{0x596C, 0x32, REG_BITS_8},
	{0x596D, 0x37, REG_BITS_8},
	{0x596E, 0x37, REG_BITS_8},
	{0x596F, 0x32, REG_BITS_8},
	{0x5970, 0x40, REG_BITS_8},
	{0x5971, 0x40, REG_BITS_8},
	{0x5972, 0x32, REG_BITS_8},
	{0x5973, 0x37, REG_BITS_8},
	{0x5974, 0x37, REG_BITS_8},
	{0x5976, 0x5A, REG_BITS_8},
	{0x5977, 0x5A, REG_BITS_8},
	{0x5978, 0x20, REG_BITS_8},
	{0x5979, 0x7F, REG_BITS_8},
	{0x597A, 0x7F, REG_BITS_8},
	{0x597C, 0x40, REG_BITS_8},
	{0x597D, 0x40, REG_BITS_8},
	{0x597E, 0x10, REG_BITS_8},
	{0x597F, 0x10, REG_BITS_8},
	{0x5980, 0x10, REG_BITS_8},
	{0x5981, 0x10, REG_BITS_8},
	{0x5982, 0x02, REG_BITS_8},
	{0x5983, 0x02, REG_BITS_8},
	{0x5985, 0x18, REG_BITS_8},
	{0x5986, 0x18, REG_BITS_8},
	{0x5987, 0x10, REG_BITS_8},
	{0x5988, 0x02, REG_BITS_8},
	{0x5989, 0x02, REG_BITS_8},
	{0x598B, 0x1E, REG_BITS_8},
	{0x598C, 0x1E, REG_BITS_8},
	{0x598D, 0x10, REG_BITS_8},
	{0x598E, 0x02, REG_BITS_8},
	{0x598F, 0x02, REG_BITS_8},
	{0x5990, 0x20, REG_BITS_8},
	{0x5991, 0x1E, REG_BITS_8},
	{0x5992, 0x1E, REG_BITS_8},
	{0x5993, 0x10, REG_BITS_8},
	{0x5994, 0x02, REG_BITS_8},
	{0x5995, 0x02, REG_BITS_8},
	{0x5997, 0x18, REG_BITS_8},
	{0x5998, 0x18, REG_BITS_8},
	{0x5999, 0x04, REG_BITS_8},
	{0x599A, 0x0A, REG_BITS_8},
	{0x599B, 0x0A, REG_BITS_8},
	{0x599D, 0x18, REG_BITS_8},
	{0x599E, 0x18, REG_BITS_8},
	{0x599F, 0x04, REG_BITS_8},
	{0x59A0, 0x08, REG_BITS_8},
	{0x59A1, 0x08, REG_BITS_8},
	{0x59A5, 0x20, REG_BITS_8},
	{0x59A6, 0x40, REG_BITS_8},
	{0x59A7, 0x40, REG_BITS_8},
	{0x59A8, 0x50, REG_BITS_8},
	{0x59A9, 0x11, REG_BITS_8},
	{0x59AA, 0x11, REG_BITS_8},
	{0x59AE, 0x10, REG_BITS_8},
	{0x59AF, 0x10, REG_BITS_8},
	{0x59B0, 0x10, REG_BITS_8},
	{0x59B1, 0x10, REG_BITS_8},
	{0x59B2, 0x1C, REG_BITS_8},
	{0x59B3, 0x1C, REG_BITS_8},
	{0x59B7, 0x30, REG_BITS_8},
	{0x59B8, 0x20, REG_BITS_8},
	{0x59B9, 0x20, REG_BITS_8},
	{0x59BA, 0x20, REG_BITS_8},
	{0x59BB, 0x20, REG_BITS_8},
	{0x59BC, 0x20, REG_BITS_8},
	{0x59BD, 0x80, REG_BITS_8},
	{0x59BE, 0x80, REG_BITS_8},
	{0x59C5, 0x08, REG_BITS_8},
	{0x59C6, 0x08, REG_BITS_8},
	{0x59C7, 0x08, REG_BITS_8},
	{0x59C8, 0x1E, REG_BITS_8},
	{0x59C9, 0x1E, REG_BITS_8},
	{0x59CA, 0x1E, REG_BITS_8},
	{0x59CB, 0x1E, REG_BITS_8},
	{0x59CC, 0x1E, REG_BITS_8},
	{0x59CD, 0x1E, REG_BITS_8},
	{0x59D4, 0x0000, REG_BITS_16},
	{0x59D6, 0x0000, REG_BITS_16},
	{0x59D8, 0x0000, REG_BITS_16},
	{0x59DA, 0xE2FF, REG_BITS_16},
	{0x59DC, 0xE2FF, REG_BITS_16},
	{0x59DE, 0xE2FF, REG_BITS_16},
	{0x59EC, 0xF9, REG_BITS_8},
	{0x59ED, 0xF9, REG_BITS_8},
	{0x59EE, 0xF9, REG_BITS_8},
	{0x59F2, 0xF9, REG_BITS_8},
	{0x59F3, 0xF9, REG_BITS_8},
	{0x59F4, 0xF9, REG_BITS_8},
	{0x5438, 0x0A00, REG_BITS_16},
	{0x543A, 0x1400, REG_BITS_16},
	{0x543C, 0x2000, REG_BITS_16},
	{0x543E, 0x2600, REG_BITS_16},
	{0x5440, 0x3400, REG_BITS_16},
	{0x5442, 0x3800, REG_BITS_16},
	{0x5444, 0x4400, REG_BITS_16},
	{0x5446, 0x4A00, REG_BITS_16},
	{0x5448, 0x5400, REG_BITS_16},
	{0x544A, 0x5800, REG_BITS_16},
	{0x544C, 0x6400, REG_BITS_16},
	{0x544E, 0x6600, REG_BITS_16},
	{0x5450, 0x7000, REG_BITS_16},
	{0x5452, 0x7200, REG_BITS_16},
	{0x5454, 0x7C00, REG_BITS_16},
	{0x5456, 0x7E00, REG_BITS_16},
	{0x5458, 0x8600, REG_BITS_16},
	{0x545A, 0x5B00, REG_BITS_16},
	{0x545C, 0xA900, REG_BITS_16},
	{0x545E, 0xCF00, REG_BITS_16},
	{0x5460, 0xE300, REG_BITS_16},
	{0x5462, 0xF100, REG_BITS_16},
	{0x5464, 0xF700, REG_BITS_16},
	{0x5466, 0x0101, REG_BITS_16},
	{0x5468, 0x0301, REG_BITS_16},
	{0x546A, 0x0D01, REG_BITS_16},
	{0x54AE, 0x401D, REG_BITS_16},
	{0x5638, 0x0000, REG_BITS_16},
	{0x563A, 0x0100, REG_BITS_16},
	{0x563C, 0x0600, REG_BITS_16},
	{0x563E, 0x0C00, REG_BITS_16},
	{0x5640, 0x1500, REG_BITS_16},
	{0x5642, 0x1D00, REG_BITS_16},
	{0x5644, 0x2700, REG_BITS_16},
	{0x5646, 0x3100, REG_BITS_16},
	{0x5648, 0x3A00, REG_BITS_16},
	{0x564A, 0x4300, REG_BITS_16},
	{0x564C, 0x4B00, REG_BITS_16},
	{0x564E, 0x5300, REG_BITS_16},
	{0x5650, 0x5B00, REG_BITS_16},
	{0x5652, 0x6300, REG_BITS_16},
	{0x5654, 0x6A00, REG_BITS_16},
	{0x5656, 0x7100, REG_BITS_16},
	{0x5658, 0x7B00, REG_BITS_16},
	{0x565A, 0x3E00, REG_BITS_16},
	{0x565C, 0xAC00, REG_BITS_16},
	{0x565E, 0xD400, REG_BITS_16},
	{0x5660, 0xE600, REG_BITS_16},
	{0x5662, 0xF200, REG_BITS_16},
	{0x5664, 0xF800, REG_BITS_16},
	{0x5666, 0xFE00, REG_BITS_16},
	{0x5668, 0x0101, REG_BITS_16},
	{0x566A, 0x0401, REG_BITS_16},
	{0x56AE, 0x0023, REG_BITS_16},
	{0x4E0B, 0x01, REG_BITS_8},
	{0x4E0C, 0xFE01, REG_BITS_16},
	{0x4E0E, 0x2A0A, REG_BITS_16},
	{0x4E10, 0x0001, REG_BITS_16},
	{0x4F24, 0x3C, REG_BITS_8},
	{0x4F25, 0x01, REG_BITS_8},
	{0x4F2C, 0x0A00, REG_BITS_16},
	{0x4F2E, 0x0800, REG_BITS_16},
	{0x4F30, 0x0800, REG_BITS_16},
	{0x4F32, 0x0A00, REG_BITS_16},
	{0x4F34, 0x0800, REG_BITS_16},
	{0x4F36, 0x0800, REG_BITS_16},
	{0x4F38, 0x0C, REG_BITS_8},
	{0x4F39, 0x14, REG_BITS_8},
	{0x4F3A, 0x14, REG_BITS_8},
	{0x4F3B, 0x0F, REG_BITS_8},
	{0x4F3C, 0x1E, REG_BITS_8},
	{0x4F3D, 0x1E, REG_BITS_8},
	{0x4F3E, 0x0A, REG_BITS_8},
	{0x4F3F, 0x1E, REG_BITS_8},
	{0x4F40, 0x1E, REG_BITS_8},
	{0x4F41, 0x00, REG_BITS_8},
	{0x5062, 0xF6FF, REG_BITS_16},
	{0x5064, 0xE9FF, REG_BITS_16},
	{0x5066, 0xF6FF, REG_BITS_16},
	{0x5068, 0xEAFF, REG_BITS_16},
	{0x506A, 0xF6FF, REG_BITS_16},
	{0x506C, 0xEAFF, REG_BITS_16},
	{0x506E, 0xF6FF, REG_BITS_16},
	{0x5070, 0xE9FF, REG_BITS_16},
	{0x5073, 0x48, REG_BITS_8},
	{0x5075, 0x56, REG_BITS_8},
	{0x5077, 0x56, REG_BITS_8},
	{0x5079, 0x48, REG_BITS_8},
	{0x507A, 0xF6FF, REG_BITS_16},
	{0x507C, 0xE9FF, REG_BITS_16},
	{0x507E, 0xF6FF, REG_BITS_16},
	{0x5080, 0xEAFF, REG_BITS_16},
	{0x5082, 0xF6FF, REG_BITS_16},
	{0x5084, 0xEAFF, REG_BITS_16},
	{0x5086, 0xF6FF, REG_BITS_16},
	{0x5088, 0xE9FF, REG_BITS_16},
	{0x508B, 0x48, REG_BITS_8},
	{0x508D, 0x56, REG_BITS_8},
	{0x508F, 0x56, REG_BITS_8},
	{0x5091, 0x48, REG_BITS_8},
	{0x0107, 0x10, REG_BITS_8},
	{0x0109, 0x4D, REG_BITS_8},
	{0x010E, 0x4D, REG_BITS_8},
	{0x0111, 0x10, REG_BITS_8},
	{0x0113, 0x41, REG_BITS_8},
	{0x0118, 0x01, REG_BITS_8},
	{0x011D, 0xCD, REG_BITS_8},
	{0x0122, 0x4D, REG_BITS_8},
	{0x0127, 0x03, REG_BITS_8},
	{0x0131, 0x03, REG_BITS_8},
	{0x01D4, 0x00, REG_BITS_8},
	{0x01DE, 0x00, REG_BITS_8},
	{0x0123, 0xD0, REG_BITS_8},
	{0x01B2, 0x65, REG_BITS_8},
	{0x01F9, 0x65, REG_BITS_8},
	{0x01FC, 0x65, REG_BITS_8},
	{0x001D, 0x1B, REG_BITS_8},
	{0x0013, 0x03, REG_BITS_8},
	{0x0014, 0x01, REG_BITS_8},
	{0x02B8, 0x11, REG_BITS_8},
	{0x02BA, 0x11, REG_BITS_8},
	{0x02BB, 0x11, REG_BITS_8},
	{0x02BC, 0x11, REG_BITS_8},
	{0x02BD, 0x11, REG_BITS_8},
	{0x02BE, 0x11, REG_BITS_8},
	{0x02BF, 0x11, REG_BITS_8},
	{0x02C0, 0x11, REG_BITS_8},
	{0x02C1, 0x11, REG_BITS_8},
	{0x02C2, 0x11, REG_BITS_8},
	{0x02C3, 0x11, REG_BITS_8},
	{0x0348, 0x00, REG_BITS_8},
};

int32_t sizeof_dlt002_vendor_0_period_3_ES1 = sizeof(dlt002_vendor_0_period_3_ES1);

/****************************************************************
Camera FW Download: Period_3 Vendor: 1 Version:ES1
****************************************************************/
const struct reg_entry dlt002_vendor_1_period_3_ES1[] = {
	{0x5841, 0x07, REG_BITS_8},
	{0x5842, 0x07, REG_BITS_8},
	{0x5843, 0x07, REG_BITS_8},
	{0x5844, 0x07, REG_BITS_8},
	{0x5845, 0x07, REG_BITS_8},
	{0x5846, 0x07, REG_BITS_8},
	{0x5847, 0x07, REG_BITS_8},
	{0x5848, 0x07, REG_BITS_8},
	{0x5849, 0x07, REG_BITS_8},
	{0x584A, 0x07, REG_BITS_8},
	{0x584B, 0x07, REG_BITS_8},
	{0x584C, 0x07, REG_BITS_8},
	{0x584D, 0x07, REG_BITS_8},
	{0x584E, 0x07, REG_BITS_8},
	{0x584F, 0x07, REG_BITS_8},
	{0x5850, 0x00, REG_BITS_8},
	{0x5858, 0x2A0A, REG_BITS_16},
	{0x585A, 0x9603, REG_BITS_16},
	{0x585C, 0x0000, REG_BITS_16},
	{0x5882, 0x290B, REG_BITS_16},
	{0x5884, 0x0001, REG_BITS_16},
	{0x5886, 0x0000, REG_BITS_16},
	{0x5888, 0x2400, REG_BITS_16},
	{0x588A, 0x0600, REG_BITS_16},
	{0x588C, 0x0600, REG_BITS_16},
	{0x588E, 0x3000, REG_BITS_16},
	{0x5890, 0x2000, REG_BITS_16},
	{0x5892, 0x2000, REG_BITS_16},
	{0x5894, 0x0400, REG_BITS_16},
	{0x589A, 0x0800, REG_BITS_16},
	{0x589C, 0x0A00, REG_BITS_16},
	{0x589E, 0x0A00, REG_BITS_16},
	{0x58A6, 0x0400, REG_BITS_16},
	{0x58AC, 0x0800, REG_BITS_16},
	{0x58AE, 0x0A00, REG_BITS_16},
	{0x58B0, 0x0A00, REG_BITS_16},
	{0x58B8, 0x0200, REG_BITS_16},
	{0x58BA, 0x0100, REG_BITS_16},
	{0x58BC, 0x0100, REG_BITS_16},
	{0x58C0, 0x0500, REG_BITS_16},
	{0x58C2, 0x0500, REG_BITS_16},
	{0x58CA, 0x0200, REG_BITS_16},
	{0x58CC, 0x0100, REG_BITS_16},
	{0x58CE, 0x0100, REG_BITS_16},
	{0x58D0, 0x0600, REG_BITS_16},
	{0x58DC, 0x0A00, REG_BITS_16},
	{0x58DE, 0x0800, REG_BITS_16},
	{0x58E0, 0x0800, REG_BITS_16},
	{0x58E2, 0x0E00, REG_BITS_16},
	{0x58E4, 0x1400, REG_BITS_16},
	{0x58E6, 0x1400, REG_BITS_16},
	{0x58EE, 0x0A00, REG_BITS_16},
	{0x58F0, 0x0800, REG_BITS_16},
	{0x58F2, 0x0800, REG_BITS_16},
	{0x58F4, 0x0E00, REG_BITS_16},
	{0x58F6, 0x1400, REG_BITS_16},
	{0x58F8, 0x1400, REG_BITS_16},
	{0x5906, 0x5E01, REG_BITS_16},
	{0x5908, 0x6400, REG_BITS_16},
	{0x590A, 0x6400, REG_BITS_16},
	{0x590C, 0x2602, REG_BITS_16},
	{0x590E, 0xC800, REG_BITS_16},
	{0x5910, 0xC800, REG_BITS_16},
	{0x591E, 0x0400, REG_BITS_16},
	{0x5920, 0x0600, REG_BITS_16},
	{0x5922, 0x0600, REG_BITS_16},
	{0x592A, 0x9600, REG_BITS_16},
	{0x592C, 0x9600, REG_BITS_16},
	{0x592E, 0x9600, REG_BITS_16},
	{0x5930, 0xC800, REG_BITS_16},
	{0x5932, 0xC800, REG_BITS_16},
	{0x5934, 0xC800, REG_BITS_16},
	{0x5942, 0xC800, REG_BITS_16},
	{0x5944, 0xC800, REG_BITS_16},
	{0x5946, 0xC800, REG_BITS_16},
	{0x594E, 0x3200, REG_BITS_16},
	{0x5950, 0x9600, REG_BITS_16},
	{0x5952, 0x9600, REG_BITS_16},
	{0x5954, 0xC800, REG_BITS_16},
	{0x5956, 0xC800, REG_BITS_16},
	{0x5958, 0xC800, REG_BITS_16},
	{0x5966, 0x0000, REG_BITS_16},
	{0x5968, 0xC800, REG_BITS_16},
	{0x596A, 0xC800, REG_BITS_16},
	{0x596C, 0x32, REG_BITS_8},
	{0x596D, 0x37, REG_BITS_8},
	{0x596E, 0x37, REG_BITS_8},
	{0x596F, 0x32, REG_BITS_8},
	{0x5970, 0x40, REG_BITS_8},
	{0x5971, 0x40, REG_BITS_8},
	{0x5972, 0x32, REG_BITS_8},
	{0x5973, 0x37, REG_BITS_8},
	{0x5974, 0x37, REG_BITS_8},
	{0x5976, 0x5A, REG_BITS_8},
	{0x5977, 0x5A, REG_BITS_8},
	{0x5978, 0x20, REG_BITS_8},
	{0x5979, 0x7F, REG_BITS_8},
	{0x597A, 0x7F, REG_BITS_8},
	{0x597C, 0x40, REG_BITS_8},
	{0x597D, 0x40, REG_BITS_8},
	{0x597E, 0x10, REG_BITS_8},
	{0x597F, 0x10, REG_BITS_8},
	{0x5980, 0x10, REG_BITS_8},
	{0x5981, 0x10, REG_BITS_8},
	{0x5982, 0x02, REG_BITS_8},
	{0x5983, 0x02, REG_BITS_8},
	{0x5985, 0x18, REG_BITS_8},
	{0x5986, 0x18, REG_BITS_8},
	{0x5987, 0x10, REG_BITS_8},
	{0x5988, 0x02, REG_BITS_8},
	{0x5989, 0x02, REG_BITS_8},
	{0x598B, 0x1E, REG_BITS_8},
	{0x598C, 0x1E, REG_BITS_8},
	{0x598D, 0x10, REG_BITS_8},
	{0x598E, 0x02, REG_BITS_8},
	{0x598F, 0x02, REG_BITS_8},
	{0x5990, 0x20, REG_BITS_8},
	{0x5991, 0x1E, REG_BITS_8},
	{0x5992, 0x1E, REG_BITS_8},
	{0x5993, 0x10, REG_BITS_8},
	{0x5994, 0x02, REG_BITS_8},
	{0x5995, 0x02, REG_BITS_8},
	{0x5997, 0x18, REG_BITS_8},
	{0x5998, 0x18, REG_BITS_8},
	{0x5999, 0x04, REG_BITS_8},
	{0x599A, 0x0A, REG_BITS_8},
	{0x599B, 0x0A, REG_BITS_8},
	{0x599D, 0x18, REG_BITS_8},
	{0x599E, 0x18, REG_BITS_8},
	{0x599F, 0x04, REG_BITS_8},
	{0x59A0, 0x08, REG_BITS_8},
	{0x59A1, 0x08, REG_BITS_8},
	{0x59A5, 0x20, REG_BITS_8},
	{0x59A6, 0x40, REG_BITS_8},
	{0x59A7, 0x40, REG_BITS_8},
	{0x59A8, 0x50, REG_BITS_8},
	{0x59A9, 0x11, REG_BITS_8},
	{0x59AA, 0x11, REG_BITS_8},
	{0x59AE, 0x10, REG_BITS_8},
	{0x59AF, 0x10, REG_BITS_8},
	{0x59B0, 0x10, REG_BITS_8},
	{0x59B1, 0x10, REG_BITS_8},
	{0x59B2, 0x1C, REG_BITS_8},
	{0x59B3, 0x1C, REG_BITS_8},
	{0x59B7, 0x30, REG_BITS_8},
	{0x59B8, 0x20, REG_BITS_8},
	{0x59B9, 0x20, REG_BITS_8},
	{0x59BA, 0x20, REG_BITS_8},
	{0x59BB, 0x20, REG_BITS_8},
	{0x59BC, 0x20, REG_BITS_8},
	{0x59BD, 0x80, REG_BITS_8},
	{0x59BE, 0x80, REG_BITS_8},
	{0x59C5, 0x08, REG_BITS_8},
	{0x59C6, 0x08, REG_BITS_8},
	{0x59C7, 0x08, REG_BITS_8},
	{0x59C8, 0x1E, REG_BITS_8},
	{0x59C9, 0x1E, REG_BITS_8},
	{0x59CA, 0x1E, REG_BITS_8},
	{0x59CB, 0x1E, REG_BITS_8},
	{0x59CC, 0x1E, REG_BITS_8},
	{0x59CD, 0x1E, REG_BITS_8},
	{0x59D4, 0x0000, REG_BITS_16},
	{0x59D6, 0x0000, REG_BITS_16},
	{0x59D8, 0x0000, REG_BITS_16},
	{0x59DA, 0xE2FF, REG_BITS_16},
	{0x59DC, 0xE2FF, REG_BITS_16},
	{0x59DE, 0xE2FF, REG_BITS_16},
	{0x59EC, 0xF9, REG_BITS_8},
	{0x59ED, 0xF9, REG_BITS_8},
	{0x59EE, 0xF9, REG_BITS_8},
	{0x59F2, 0xF9, REG_BITS_8},
	{0x59F3, 0xF9, REG_BITS_8},
	{0x59F4, 0xF9, REG_BITS_8},
	{0x5438, 0x0A00, REG_BITS_16},
	{0x543A, 0x1400, REG_BITS_16},
	{0x543C, 0x2000, REG_BITS_16},
	{0x543E, 0x2600, REG_BITS_16},
	{0x5440, 0x3400, REG_BITS_16},
	{0x5442, 0x3800, REG_BITS_16},
	{0x5444, 0x4400, REG_BITS_16},
	{0x5446, 0x4A00, REG_BITS_16},
	{0x5448, 0x5400, REG_BITS_16},
	{0x544A, 0x5800, REG_BITS_16},
	{0x544C, 0x6400, REG_BITS_16},
	{0x544E, 0x6600, REG_BITS_16},
	{0x5450, 0x7000, REG_BITS_16},
	{0x5452, 0x7200, REG_BITS_16},
	{0x5454, 0x7C00, REG_BITS_16},
	{0x5456, 0x7E00, REG_BITS_16},
	{0x5458, 0x8600, REG_BITS_16},
	{0x545A, 0x5B00, REG_BITS_16},
	{0x545C, 0xA900, REG_BITS_16},
	{0x545E, 0xCF00, REG_BITS_16},
	{0x5460, 0xE300, REG_BITS_16},
	{0x5462, 0xF100, REG_BITS_16},
	{0x5464, 0xF700, REG_BITS_16},
	{0x5466, 0x0101, REG_BITS_16},
	{0x5468, 0x0301, REG_BITS_16},
	{0x546A, 0x0D01, REG_BITS_16},
	{0x54AE, 0x401D, REG_BITS_16},
	{0x5638, 0x0000, REG_BITS_16},
	{0x563A, 0x0100, REG_BITS_16},
	{0x563C, 0x0600, REG_BITS_16},
	{0x563E, 0x0C00, REG_BITS_16},
	{0x5640, 0x1500, REG_BITS_16},
	{0x5642, 0x1D00, REG_BITS_16},
	{0x5644, 0x2700, REG_BITS_16},
	{0x5646, 0x3100, REG_BITS_16},
	{0x5648, 0x3A00, REG_BITS_16},
	{0x564A, 0x4300, REG_BITS_16},
	{0x564C, 0x4B00, REG_BITS_16},
	{0x564E, 0x5300, REG_BITS_16},
	{0x5650, 0x5B00, REG_BITS_16},
	{0x5652, 0x6300, REG_BITS_16},
	{0x5654, 0x6A00, REG_BITS_16},
	{0x5656, 0x7100, REG_BITS_16},
	{0x5658, 0x7B00, REG_BITS_16},
	{0x565A, 0x3E00, REG_BITS_16},
	{0x565C, 0xAC00, REG_BITS_16},
	{0x565E, 0xD400, REG_BITS_16},
	{0x5660, 0xE600, REG_BITS_16},
	{0x5662, 0xF200, REG_BITS_16},
	{0x5664, 0xF800, REG_BITS_16},
	{0x5666, 0xFE00, REG_BITS_16},
	{0x5668, 0x0101, REG_BITS_16},
	{0x566A, 0x0401, REG_BITS_16},
	{0x56AE, 0x0023, REG_BITS_16},
	{0x4E0B, 0x01, REG_BITS_8},
	{0x4E0C, 0xFE01, REG_BITS_16},
	{0x4E0E, 0x2A0A, REG_BITS_16},
	{0x4E10, 0x0001, REG_BITS_16},
	{0x4F24, 0x3C, REG_BITS_8},
	{0x4F25, 0x01, REG_BITS_8},
	{0x4F2C, 0x0A00, REG_BITS_16},
	{0x4F2E, 0x0800, REG_BITS_16},
	{0x4F30, 0x0800, REG_BITS_16},
	{0x4F32, 0x0A00, REG_BITS_16},
	{0x4F34, 0x0800, REG_BITS_16},
	{0x4F36, 0x0800, REG_BITS_16},
	{0x4F38, 0x0C, REG_BITS_8},
	{0x4F39, 0x14, REG_BITS_8},
	{0x4F3A, 0x14, REG_BITS_8},
	{0x4F3B, 0x0F, REG_BITS_8},
	{0x4F3C, 0x1E, REG_BITS_8},
	{0x4F3D, 0x1E, REG_BITS_8},
	{0x4F3E, 0x0A, REG_BITS_8},
	{0x4F3F, 0x1E, REG_BITS_8},
	{0x4F40, 0x1E, REG_BITS_8},
	{0x4F41, 0x00, REG_BITS_8},
	{0x5062, 0xF6FF, REG_BITS_16},
	{0x5064, 0xE9FF, REG_BITS_16},
	{0x5066, 0xF6FF, REG_BITS_16},
	{0x5068, 0xEAFF, REG_BITS_16},
	{0x506A, 0xF6FF, REG_BITS_16},
	{0x506C, 0xEAFF, REG_BITS_16},
	{0x506E, 0xF6FF, REG_BITS_16},
	{0x5070, 0xE9FF, REG_BITS_16},
	{0x5073, 0x48, REG_BITS_8},
	{0x5075, 0x56, REG_BITS_8},
	{0x5077, 0x56, REG_BITS_8},
	{0x5079, 0x48, REG_BITS_8},
	{0x507A, 0xF6FF, REG_BITS_16},
	{0x507C, 0xE9FF, REG_BITS_16},
	{0x507E, 0xF6FF, REG_BITS_16},
	{0x5080, 0xEAFF, REG_BITS_16},
	{0x5082, 0xF6FF, REG_BITS_16},
	{0x5084, 0xEAFF, REG_BITS_16},
	{0x5086, 0xF6FF, REG_BITS_16},
	{0x5088, 0xE9FF, REG_BITS_16},
	{0x508B, 0x48, REG_BITS_8},
	{0x508D, 0x56, REG_BITS_8},
	{0x508F, 0x56, REG_BITS_8},
	{0x5091, 0x48, REG_BITS_8},
	{0x0107, 0x10, REG_BITS_8},
	{0x0109, 0x4D, REG_BITS_8},
	{0x010E, 0x4D, REG_BITS_8},
	{0x0111, 0x10, REG_BITS_8},
	{0x0113, 0x41, REG_BITS_8},
	{0x0118, 0x01, REG_BITS_8},
	{0x011D, 0xCD, REG_BITS_8},
	{0x0122, 0x4D, REG_BITS_8},
	{0x0127, 0x03, REG_BITS_8},
	{0x0131, 0x03, REG_BITS_8},
	{0x01D4, 0x00, REG_BITS_8},
	{0x01DE, 0x00, REG_BITS_8},
	{0x0123, 0xD0, REG_BITS_8},
	{0x01B2, 0x65, REG_BITS_8},
	{0x01F9, 0x65, REG_BITS_8},
	{0x01FC, 0x65, REG_BITS_8},
	{0x001D, 0x1B, REG_BITS_8},
	{0x0013, 0x03, REG_BITS_8},
	{0x0014, 0x01, REG_BITS_8},
	{0x02B8, 0x11, REG_BITS_8},
	{0x02BA, 0x11, REG_BITS_8},
	{0x02BB, 0x11, REG_BITS_8},
	{0x02BC, 0x11, REG_BITS_8},
	{0x02BD, 0x11, REG_BITS_8},
	{0x02BE, 0x11, REG_BITS_8},
	{0x02BF, 0x11, REG_BITS_8},
	{0x02C0, 0x11, REG_BITS_8},
	{0x02C1, 0x11, REG_BITS_8},
	{0x02C2, 0x11, REG_BITS_8},
	{0x02C3, 0x11, REG_BITS_8},
	{0x0348, 0x00, REG_BITS_8},
};

int32_t sizeof_dlt002_vendor_1_period_3_ES1 = sizeof(dlt002_vendor_1_period_3_ES1);

/**************** End of file ****************/
