JDF B
// Created by Version 2.0 
PROJECT vhdl_project
DESIGN vhdl_project Normal
DEVKIT GAL16V8D-15QP
ENTRY Pure VHDL
MODULE gal.vhd
MODSTYLE GAL_addrSelect Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE GAL_addrSelect
