# StructuralandConcurrentVHDL
Digital system and design II
The purpose of this lab is to become acquainted with structural and concurrent VHDL. A second-
ary purpose is to become acquainted with different VHDL coding styles and to gain insight in
combinational logic minimization as performed by logic synthesis tools.
