<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.2 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
proc_module_stub.twr -v 30 -l 30 proc_module_stub_routed.ncd
proc_module_stub.pcf

</twCmdLine><twDesign>proc_module_stub_routed.ncd</twDesign><twDesignPath>proc_module_stub_routed.ncd</twDesignPath><twPCF>proc_module_stub.pcf</twPCF><twPcfPath>proc_module_stub.pcf</twPcfPath><twDevInfo arch="zynq" pkg="clg484"><twDevName>xc7z020</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>ADVANCED 1.02 2012-07-09</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi4lite_0_reset_resync_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="7"><twUnconstPath anchorID="8" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.094</twTotDel><twSrc BELType="FF">proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.978</twDel><twSUTime>0.081</twSUTime><twTotPathDel>1.059</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_module_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X28Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y103.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y103.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.537</twLogDel><twRouteDel>0.522</twRouteDel><twTotDel>1.059</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">proc_module_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>50.7</twPctLog><twPctRoute>49.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="9"><twUnconstPath anchorID="10" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.070</twTotDel><twSrc BELType="FF">proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.974</twDel><twSUTime>0.061</twSUTime><twTotPathDel>1.035</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_module_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X28Y103.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y103.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y103.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.517</twLogDel><twRouteDel>0.518</twRouteDel><twTotDel>1.035</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">proc_module_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>50.0</twPctLog><twPctRoute>50.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>2104</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>668</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.857</twMinPer></twConstHead><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.143</twSlack><twSrc BELType="FF">proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twSrc><twDest BELType="FF">proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twTotPathDel>6.567</twTotPathDel><twClkSkew dest = "1.339" src = "1.594">0.255</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twSrc><twDest BELType='FF'>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X32Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_module_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X32Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y99.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y99.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[1]</twComp><twBEL>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y99.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>proc_module_i/axi4lite_0_M_AWREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y99.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[1]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y97.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>proc_module_i/axi4lite_0/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_RDATA[3]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y98.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_ARADDR[35]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y98.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y98.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_ARADDR[35]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>proc_module_i/axi4lite_0/N59</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y99.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y99.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twLogDel>1.775</twLogDel><twRouteDel>4.792</twRouteDel><twTotDel>6.567</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">proc_module_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.354</twSlack><twSrc BELType="FF">proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twSrc><twDest BELType="OTHER">proc_module_i/processing_system7_0/processing_system7_0/PS7_i</twDest><twTotPathDel>6.393</twTotPathDel><twClkSkew dest = "1.376" src = "1.594">0.218</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twSrc><twDest BELType='OTHER'>proc_module_i/processing_system7_0/processing_system7_0/PS7_i</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X32Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_module_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X32Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y99.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y99.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[1]</twComp><twBEL>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y99.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>proc_module_i/axi4lite_0_M_AWREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y99.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[1]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y97.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>proc_module_i/axi4lite_0/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_RDATA[3]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y101.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe[2]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1</twBEL></twPathDel><twPathDel><twSite>PS7_X0Y0.MAXIGP0WREADY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.675</twDelInfo><twComp>proc_module_i/axi4lite_0_S_WREADY</twComp></twPathDel><twPathDel><twSite>PS7_X0Y0.MAXIGP0ACLK</twSite><twDelType>Tpssdck_MAXIGP0WREADY</twDelType><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>proc_module_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>proc_module_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twLogDel>2.301</twLogDel><twRouteDel>4.092</twRouteDel><twTotDel>6.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">proc_module_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.669</twSlack><twSrc BELType="FF">proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twSrc><twDest BELType="FF">proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twTotPathDel>6.303</twTotPathDel><twClkSkew dest = "0.789" src = "0.782">-0.007</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twSrc><twDest BELType='FF'>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X32Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_module_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X32Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y99.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y99.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[1]</twComp><twBEL>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y99.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>proc_module_i/axi4lite_0_M_AWREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y99.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[1]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y97.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>proc_module_i/axi4lite_0/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_RDATA[3]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y98.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_ARADDR[35]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y100.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y100.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y100.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set</twBEL><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twBEL></twPathDel><twLogDel>1.699</twLogDel><twRouteDel>4.604</twRouteDel><twTotDel>6.303</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">proc_module_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.704</twSlack><twSrc BELType="FF">proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twSrc><twDest BELType="FF">proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twDest><twTotPathDel>6.006</twTotPathDel><twClkSkew dest = "1.339" src = "1.594">0.255</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twSrc><twDest BELType='FF'>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X32Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_module_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X32Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y99.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y99.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[1]</twComp><twBEL>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y99.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>proc_module_i/axi4lite_0_M_AWREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y99.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[1]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y97.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>proc_module_i/axi4lite_0/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_RDATA[3]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y98.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_ARADDR[35]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y98.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y98.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_ARADDR[35]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>proc_module_i/axi4lite_0/N59</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y99.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twBEL><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twBEL></twPathDel><twLogDel>1.696</twLogDel><twRouteDel>4.310</twRouteDel><twTotDel>6.006</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">proc_module_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.824</twSlack><twSrc BELType="FF">proc_module_i/GPIO_SW/GPIO_SW/ip2bus_wrack_i_D1</twSrc><twDest BELType="FF">proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twTotPathDel>6.116</twTotPathDel><twClkSkew dest = "0.171" src = "0.196">0.025</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc_module_i/GPIO_SW/GPIO_SW/ip2bus_wrack_i_D1</twSrc><twDest BELType='FF'>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X30Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_module_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X30Y98.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>proc_module_i/GPIO_SW/GPIO_SW/bus2ip_reset</twComp><twBEL>proc_module_i/GPIO_SW/GPIO_SW/ip2bus_wrack_i_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y99.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>proc_module_i/GPIO_SW/GPIO_SW/ip2bus_wrack_i_D1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y99.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[1]</twComp><twBEL>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y99.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>proc_module_i/axi4lite_0_M_AWREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y99.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[1]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y97.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>proc_module_i/axi4lite_0/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_RDATA[3]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y98.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_ARADDR[35]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y98.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y98.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_ARADDR[35]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>proc_module_i/axi4lite_0/N59</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y99.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y99.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twLogDel>1.743</twLogDel><twRouteDel>4.373</twRouteDel><twTotDel>6.116</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">proc_module_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.026</twSlack><twSrc BELType="FF">proc_module_i/GPIO_SW/GPIO_SW/ip2bus_wrack_i_D1</twSrc><twDest BELType="OTHER">proc_module_i/processing_system7_0/processing_system7_0/PS7_i</twDest><twTotPathDel>5.942</twTotPathDel><twClkSkew dest = "0.826" src = "0.823">-0.003</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc_module_i/GPIO_SW/GPIO_SW/ip2bus_wrack_i_D1</twSrc><twDest BELType='OTHER'>proc_module_i/processing_system7_0/processing_system7_0/PS7_i</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X30Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_module_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X30Y98.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>proc_module_i/GPIO_SW/GPIO_SW/bus2ip_reset</twComp><twBEL>proc_module_i/GPIO_SW/GPIO_SW/ip2bus_wrack_i_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y99.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>proc_module_i/GPIO_SW/GPIO_SW/ip2bus_wrack_i_D1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y99.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[1]</twComp><twBEL>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y99.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>proc_module_i/axi4lite_0_M_AWREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y99.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[1]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y97.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>proc_module_i/axi4lite_0/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_RDATA[3]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y101.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe[2]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1</twBEL></twPathDel><twPathDel><twSite>PS7_X0Y0.MAXIGP0WREADY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.675</twDelInfo><twComp>proc_module_i/axi4lite_0_S_WREADY</twComp></twPathDel><twPathDel><twSite>PS7_X0Y0.MAXIGP0ACLK</twSite><twDelType>Tpssdck_MAXIGP0WREADY</twDelType><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>proc_module_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>proc_module_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twLogDel>2.269</twLogDel><twRouteDel>3.673</twRouteDel><twTotDel>5.942</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">proc_module_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.167</twSlack><twSrc BELType="FF">proc_module_i/GPIO_SW/GPIO_SW/ip2bus_wrack_i_D1</twSrc><twDest BELType="FF">proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twTotPathDel>5.852</twTotPathDel><twClkSkew dest = "1.509" src = "1.455">-0.054</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc_module_i/GPIO_SW/GPIO_SW/ip2bus_wrack_i_D1</twSrc><twDest BELType='FF'>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X30Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_module_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X30Y98.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>proc_module_i/GPIO_SW/GPIO_SW/bus2ip_reset</twComp><twBEL>proc_module_i/GPIO_SW/GPIO_SW/ip2bus_wrack_i_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y99.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>proc_module_i/GPIO_SW/GPIO_SW/ip2bus_wrack_i_D1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y99.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[1]</twComp><twBEL>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y99.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>proc_module_i/axi4lite_0_M_AWREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y99.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[1]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y97.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>proc_module_i/axi4lite_0/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_RDATA[3]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y98.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_ARADDR[35]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y100.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y100.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y100.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set</twBEL><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twBEL></twPathDel><twLogDel>1.667</twLogDel><twRouteDel>4.185</twRouteDel><twTotDel>5.852</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">proc_module_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.225</twSlack><twSrc BELType="FF">proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twSrc><twDest BELType="FF">proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twTotPathDel>5.716</twTotPathDel><twClkSkew dest = "0.171" src = "0.195">0.024</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twSrc><twDest BELType='FF'>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X28Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_module_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X28Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y96.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y96.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2</twComp><twBEL>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y97.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>proc_module_i/axi4lite_0_M_AWREADY[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_RDATA[3]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y97.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>proc_module_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_RDATA[3]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y98.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_ARADDR[35]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y98.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y98.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_ARADDR[35]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>proc_module_i/axi4lite_0/N59</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y99.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y99.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twLogDel>1.477</twLogDel><twRouteDel>4.239</twRouteDel><twTotDel>5.716</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">proc_module_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.243</twSlack><twSrc BELType="FF">proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType="FF">proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_3</twDest><twTotPathDel>5.383</twTotPathDel><twClkSkew dest = "1.296" src = "1.635">0.339</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType='FF'>proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X30Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_module_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X30Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y97.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y95.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.994</twDelInfo><twComp>proc_module_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y95.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y93.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.193</twDelInfo><twComp>proc_module_i/axi4lite_0_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y93.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/iGPIO_xferAck</twComp><twBEL>proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y94.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y94.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>LEDs_4Bits_TRI_IO_0_OBUF</twComp><twBEL>proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_3</twBEL></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>3.822</twRouteDel><twTotDel>5.383</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">proc_module_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.325</twSlack><twSrc BELType="FF">proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twSrc><twDest BELType="FF">proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2</twDest><twTotPathDel>5.381</twTotPathDel><twClkSkew dest = "1.335" src = "1.594">0.259</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twSrc><twDest BELType='FF'>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X32Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_module_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X32Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y99.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y99.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[1]</twComp><twBEL>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y99.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>proc_module_i/axi4lite_0_M_AWREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y99.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[1]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y97.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>proc_module_i/axi4lite_0/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_RDATA[3]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y98.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y98.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[2]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/ARESET_s_ready_i_OR_45_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y98.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>proc_module_i/axi4lite_0/N51</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y98.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[2]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_rstpot</twBEL><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2</twBEL></twPathDel><twLogDel>1.572</twLogDel><twRouteDel>3.809</twRouteDel><twTotDel>5.381</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">proc_module_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.326</twSlack><twSrc BELType="FF">proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType="FF">proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_1</twDest><twTotPathDel>5.341</twTotPathDel><twClkSkew dest = "1.337" src = "1.635">0.298</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType='FF'>proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X30Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_module_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X30Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y97.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y95.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.994</twDelInfo><twComp>proc_module_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y95.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y93.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.193</twDelInfo><twComp>proc_module_i/axi4lite_0_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y93.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/iGPIO_xferAck</twComp><twBEL>proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y92.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y92.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>LEDs_4Bits_TRI_IO_2_OBUF</twComp><twBEL>proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_1</twBEL></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>3.780</twRouteDel><twTotDel>5.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">proc_module_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.337</twSlack><twSrc BELType="FF">proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType="FF">proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_0</twDest><twTotPathDel>5.327</twTotPathDel><twClkSkew dest = "1.334" src = "1.635">0.301</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType='FF'>proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X30Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_module_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X30Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y97.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y95.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.994</twDelInfo><twComp>proc_module_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y95.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y93.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.193</twDelInfo><twComp>proc_module_i/axi4lite_0_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y93.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/iGPIO_xferAck</twComp><twBEL>proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y94.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y94.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>LEDs_4Bits_TRI_IO_3_OBUF</twComp><twBEL>proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_0</twBEL></twPathDel><twLogDel>1.525</twLogDel><twRouteDel>3.802</twRouteDel><twTotDel>5.327</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">proc_module_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.385</twSlack><twSrc BELType="FF">proc_module_i/GPIO_SW/GPIO_SW/ip2bus_wrack_i_D1</twSrc><twDest BELType="FF">proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twDest><twTotPathDel>5.555</twTotPathDel><twClkSkew dest = "0.171" src = "0.196">0.025</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc_module_i/GPIO_SW/GPIO_SW/ip2bus_wrack_i_D1</twSrc><twDest BELType='FF'>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X30Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_module_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X30Y98.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>proc_module_i/GPIO_SW/GPIO_SW/bus2ip_reset</twComp><twBEL>proc_module_i/GPIO_SW/GPIO_SW/ip2bus_wrack_i_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y99.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>proc_module_i/GPIO_SW/GPIO_SW/ip2bus_wrack_i_D1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y99.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[1]</twComp><twBEL>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y99.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>proc_module_i/axi4lite_0_M_AWREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y99.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[1]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y97.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>proc_module_i/axi4lite_0/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_RDATA[3]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y98.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_ARADDR[35]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y98.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y98.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_ARADDR[35]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>proc_module_i/axi4lite_0/N59</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y99.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twBEL><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twBEL></twPathDel><twLogDel>1.664</twLogDel><twRouteDel>3.891</twRouteDel><twTotDel>5.555</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">proc_module_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.427</twSlack><twSrc BELType="FF">proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twSrc><twDest BELType="OTHER">proc_module_i/processing_system7_0/processing_system7_0/PS7_i</twDest><twTotPathDel>5.542</twTotPathDel><twClkSkew dest = "0.826" src = "0.822">-0.004</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twSrc><twDest BELType='OTHER'>proc_module_i/processing_system7_0/processing_system7_0/PS7_i</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X28Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_module_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X28Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y96.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y96.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2</twComp><twBEL>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y97.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>proc_module_i/axi4lite_0_M_AWREADY[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_RDATA[3]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y97.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>proc_module_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_RDATA[3]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y101.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe[2]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1</twBEL></twPathDel><twPathDel><twSite>PS7_X0Y0.MAXIGP0WREADY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.675</twDelInfo><twComp>proc_module_i/axi4lite_0_S_WREADY</twComp></twPathDel><twPathDel><twSite>PS7_X0Y0.MAXIGP0ACLK</twSite><twDelType>Tpssdck_MAXIGP0WREADY</twDelType><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>proc_module_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>proc_module_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twLogDel>2.003</twLogDel><twRouteDel>3.539</twRouteDel><twTotDel>5.542</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">proc_module_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.442</twSlack><twSrc BELType="FF">proc_module_i/LEDs_4Bits/LEDs_4Bits/ip2bus_rdack_i_D1</twSrc><twDest BELType="FF">proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twTotPathDel>5.581</twTotPathDel><twClkSkew dest = "1.509" src = "1.451">-0.058</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc_module_i/LEDs_4Bits/LEDs_4Bits/ip2bus_rdack_i_D1</twSrc><twDest BELType='FF'>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X27Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_module_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X27Y95.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset</twComp><twBEL>proc_module_i/LEDs_4Bits/LEDs_4Bits/ip2bus_rdack_i_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y96.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>proc_module_i/LEDs_4Bits/LEDs_4Bits/ip2bus_rdack_i_D1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2</twComp><twBEL>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y96.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>proc_module_i/axi4lite_0_M_ARREADY[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[0]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y96.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>proc_module_i/axi4lite_0/N41</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[0]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_ARREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y99.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>proc_module_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y99.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_arvalid_reg_0</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y100.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>proc_module_i/axi4lite_0/N39</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y100.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.689</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_arready</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y100.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set</twBEL><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twBEL></twPathDel><twLogDel>1.309</twLogDel><twRouteDel>4.272</twRouteDel><twTotDel>5.581</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">proc_module_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.446</twSlack><twSrc BELType="FF">proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1</twSrc><twDest BELType="FF">proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twTotPathDel>5.223</twTotPathDel><twClkSkew dest = "1.339" src = "1.635">0.296</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1</twSrc><twDest BELType='FF'>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X30Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_module_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X30Y100.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y99.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y99.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[1]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y97.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>proc_module_i/axi4lite_0/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_RDATA[3]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y98.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_ARADDR[35]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y98.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y98.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_ARADDR[35]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>proc_module_i/axi4lite_0/N59</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y99.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y99.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twLogDel>1.549</twLogDel><twRouteDel>3.674</twRouteDel><twTotDel>5.223</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">proc_module_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.449</twSlack><twSrc BELType="FF">proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twSrc><twDest BELType="FF">proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twTotPathDel>5.571</twTotPathDel><twClkSkew dest = "1.509" src = "1.454">-0.055</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twSrc><twDest BELType='FF'>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X28Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_module_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X28Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y96.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2</twComp><twBEL>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y96.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>proc_module_i/axi4lite_0_M_ARREADY[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[0]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y96.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>proc_module_i/axi4lite_0/N41</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[0]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_ARREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y99.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>proc_module_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y99.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_arvalid_reg_0</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y100.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>proc_module_i/axi4lite_0/N39</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y100.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.689</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_arready</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y100.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set</twBEL><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twBEL></twPathDel><twLogDel>1.171</twLogDel><twRouteDel>4.400</twRouteDel><twTotDel>5.571</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">proc_module_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.455</twSlack><twSrc BELType="FF">proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType="FF">proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_2</twDest><twTotPathDel>5.213</twTotPathDel><twClkSkew dest = "1.338" src = "1.635">0.297</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType='FF'>proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X30Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_module_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X30Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y97.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y95.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.994</twDelInfo><twComp>proc_module_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y95.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y93.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.193</twDelInfo><twComp>proc_module_i/axi4lite_0_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y93.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/iGPIO_xferAck</twComp><twBEL>proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y93.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y93.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>LEDs_4Bits_TRI_IO_1_OBUF</twComp><twBEL>proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_2</twBEL></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>3.652</twRouteDel><twTotDel>5.213</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">proc_module_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.513</twSlack><twSrc BELType="FF">proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twSrc><twDest BELType="FF">proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0</twDest><twTotPathDel>5.193</twTotPathDel><twClkSkew dest = "1.335" src = "1.594">0.259</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twSrc><twDest BELType='FF'>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X32Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_module_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X32Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y99.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y99.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[1]</twComp><twBEL>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y99.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>proc_module_i/axi4lite_0_M_AWREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y99.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[1]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y97.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>proc_module_i/axi4lite_0/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_RDATA[3]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y98.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_ARADDR[35]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y98.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y98.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[2]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0_rstpot</twBEL><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0</twBEL></twPathDel><twLogDel>1.575</twLogDel><twRouteDel>3.618</twRouteDel><twTotDel>5.193</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">proc_module_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.568</twSlack><twSrc BELType="FF">proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twSrc><twDest BELType="FF">proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twTotPathDel>5.452</twTotPathDel><twClkSkew dest = "1.509" src = "1.454">-0.055</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twSrc><twDest BELType='FF'>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X28Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_module_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X28Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y96.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y96.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2</twComp><twBEL>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y97.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>proc_module_i/axi4lite_0_M_AWREADY[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_RDATA[3]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y97.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>proc_module_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_RDATA[3]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y98.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_ARADDR[35]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y100.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y100.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y100.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set</twBEL><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twBEL></twPathDel><twLogDel>1.401</twLogDel><twRouteDel>4.051</twRouteDel><twTotDel>5.452</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">proc_module_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.649</twSlack><twSrc BELType="OTHER">proc_module_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twTotPathDel>5.244</twTotPathDel><twClkSkew dest = "0.789" src = "0.861">0.072</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>proc_module_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twLogLvls>3</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_module_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0BREADY</twSite><twDelType>Tpsscko_MAXIGP0BREADY</twDelType><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>proc_module_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>proc_module_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>proc_module_i/axi4lite_0_S_BREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[53]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/b_complete_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y98.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/b_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y98.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_ARADDR[35]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>proc_module_i/axi4lite_0/N59</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y99.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y99.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twLogDel>2.029</twLogDel><twRouteDel>3.215</twRouteDel><twTotDel>5.244</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">proc_module_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.657</twSlack><twSrc BELType="FF">proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1</twSrc><twDest BELType="OTHER">proc_module_i/processing_system7_0/processing_system7_0/PS7_i</twDest><twTotPathDel>5.049</twTotPathDel><twClkSkew dest = "1.376" src = "1.635">0.259</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1</twSrc><twDest BELType='OTHER'>proc_module_i/processing_system7_0/processing_system7_0/PS7_i</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X30Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_module_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X30Y100.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y99.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y99.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[1]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y97.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>proc_module_i/axi4lite_0/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_RDATA[3]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y101.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y101.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe[2]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1</twBEL></twPathDel><twPathDel><twSite>PS7_X0Y0.MAXIGP0WREADY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.675</twDelInfo><twComp>proc_module_i/axi4lite_0_S_WREADY</twComp></twPathDel><twPathDel><twSite>PS7_X0Y0.MAXIGP0ACLK</twSite><twDelType>Tpssdck_MAXIGP0WREADY</twDelType><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>proc_module_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>proc_module_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twLogDel>2.075</twLogDel><twRouteDel>2.974</twRouteDel><twTotDel>5.049</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">proc_module_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.677</twSlack><twSrc BELType="FF">proc_module_i/LEDs_4Bits/LEDs_4Bits/ip2bus_wrack_i_D1</twSrc><twDest BELType="FF">proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twTotPathDel>5.258</twTotPathDel><twClkSkew dest = "0.789" src = "0.819">0.030</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc_module_i/LEDs_4Bits/LEDs_4Bits/ip2bus_wrack_i_D1</twSrc><twDest BELType='FF'>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X27Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_module_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X27Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset</twComp><twBEL>proc_module_i/LEDs_4Bits/LEDs_4Bits/ip2bus_wrack_i_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y96.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>proc_module_i/LEDs_4Bits/LEDs_4Bits/ip2bus_wrack_i_D1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y96.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2</twComp><twBEL>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y97.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>proc_module_i/axi4lite_0_M_AWREADY[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_RDATA[3]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y97.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>proc_module_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_RDATA[3]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y98.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_ARADDR[35]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y98.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y98.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_ARADDR[35]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>proc_module_i/axi4lite_0/N59</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y99.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y99.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twLogDel>1.443</twLogDel><twRouteDel>3.815</twRouteDel><twTotDel>5.258</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">proc_module_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.694</twSlack><twSrc BELType="FF">proc_module_i/LEDs_4Bits/LEDs_4Bits/ip2bus_rdack_i_D1</twSrc><twDest BELType="FF">proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0</twDest><twTotPathDel>5.329</twTotPathDel><twClkSkew dest = "1.509" src = "1.451">-0.058</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc_module_i/LEDs_4Bits/LEDs_4Bits/ip2bus_rdack_i_D1</twSrc><twDest BELType='FF'>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X27Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_module_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X27Y95.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset</twComp><twBEL>proc_module_i/LEDs_4Bits/LEDs_4Bits/ip2bus_rdack_i_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y96.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>proc_module_i/LEDs_4Bits/LEDs_4Bits/ip2bus_rdack_i_D1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2</twComp><twBEL>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y96.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>proc_module_i/axi4lite_0_M_ARREADY[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[0]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y96.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>proc_module_i/axi4lite_0/N41</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[0]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_ARREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y99.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>proc_module_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y99.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_arvalid_reg_0</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y100.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>proc_module_i/axi4lite_0/N39</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y100.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_arready</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y100.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0_rstpot</twBEL><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0</twBEL></twPathDel><twLogDel>1.261</twLogDel><twRouteDel>4.068</twRouteDel><twTotDel>5.329</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">proc_module_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.701</twSlack><twSrc BELType="FF">proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twSrc><twDest BELType="FF">proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0</twDest><twTotPathDel>5.319</twTotPathDel><twClkSkew dest = "1.509" src = "1.454">-0.055</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twSrc><twDest BELType='FF'>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X28Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_module_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X28Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y96.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2</twComp><twBEL>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y96.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>proc_module_i/axi4lite_0_M_ARREADY[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[0]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y96.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>proc_module_i/axi4lite_0/N41</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[0]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_ARREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y99.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>proc_module_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y99.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_arvalid_reg_0</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y100.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>proc_module_i/axi4lite_0/N39</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y100.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_arready</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y100.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0_rstpot</twBEL><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0</twBEL></twPathDel><twLogDel>1.123</twLogDel><twRouteDel>4.196</twRouteDel><twTotDel>5.319</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">proc_module_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.718</twSlack><twSrc BELType="FF">proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active</twSrc><twDest BELType="FF">proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twTotPathDel>5.216</twTotPathDel><twClkSkew dest = "0.789" src = "0.820">0.031</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active</twSrc><twDest BELType='FF'>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_module_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X26Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y96.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y96.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[0]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_BVALID1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y99.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>proc_module_i/axi4lite_0/DEBUG_MC_MP_BRESP[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[53]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/o_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y99.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[53]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/b_complete_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y98.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/b_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y98.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_ARADDR[35]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>proc_module_i/axi4lite_0/N59</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y99.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y99.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twLogDel>1.442</twLogDel><twRouteDel>3.774</twRouteDel><twTotDel>5.216</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">proc_module_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.719</twSlack><twSrc BELType="FF">proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_3</twDest><twTotPathDel>5.172</twTotPathDel><twClkSkew dest = "0.746" src = "0.820">0.074</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_module_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X26Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y97.D1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.866</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y95.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.994</twDelInfo><twComp>proc_module_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y95.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y93.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.193</twDelInfo><twComp>proc_module_i/axi4lite_0_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y93.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/iGPIO_xferAck</twComp><twBEL>proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y94.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y94.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>LEDs_4Bits_TRI_IO_0_OBUF</twComp><twBEL>proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_Out_3</twBEL></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>3.611</twRouteDel><twTotDel>5.172</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">proc_module_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.749</twSlack><twSrc BELType="FF">proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i</twSrc><twDest BELType="FF">proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twTotPathDel>5.186</twTotPathDel><twClkSkew dest = "0.789" src = "0.819">0.030</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i</twSrc><twDest BELType='FF'>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_module_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X26Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[0]</twComp><twBEL>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y96.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.868</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y96.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[0]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_BVALID1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y99.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>proc_module_i/axi4lite_0/DEBUG_MC_MP_BRESP[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[53]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/o_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y99.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i[53]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/b_complete_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y98.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/b_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y98.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_ARADDR[35]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>proc_module_i/axi4lite_0/N59</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y99.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y99.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twLogDel>1.449</twLogDel><twRouteDel>3.737</twRouteDel><twTotDel>5.186</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">proc_module_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.769</twSlack><twSrc BELType="FF">proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType="FF">proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1</twDest><twTotPathDel>4.858</twTotPathDel><twClkSkew dest = "1.297" src = "1.635">0.338</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType='FF'>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X30Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_module_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X30Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y97.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y98.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/cb_mf_arvalid[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y98.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y98.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y98.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y99.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>proc_module_i/axi4lite_0_M_AWVALID[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y99.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1</twComp><twBEL>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y99.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y99.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1</twComp><twBEL>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In3</twBEL><twBEL>proc_module_i/GPIO_SW/GPIO_SW/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1</twBEL></twPathDel><twLogDel>1.294</twLogDel><twRouteDel>3.564</twRouteDel><twTotDel>4.858</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">proc_module_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.773</twSlack><twSrc BELType="FF">proc_module_i/LEDs_4Bits/LEDs_4Bits/ip2bus_rdack_i_D1</twSrc><twDest BELType="FF">proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twTotPathDel>5.162</twTotPathDel><twClkSkew dest = "0.789" src = "0.819">0.030</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>proc_module_i/LEDs_4Bits/LEDs_4Bits/ip2bus_rdack_i_D1</twSrc><twDest BELType='FF'>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X27Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">proc_module_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X27Y95.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset</twComp><twBEL>proc_module_i/LEDs_4Bits/LEDs_4Bits/ip2bus_rdack_i_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y96.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>proc_module_i/LEDs_4Bits/LEDs_4Bits/ip2bus_rdack_i_D1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2</twComp><twBEL>proc_module_i/LEDs_4Bits/LEDs_4Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y96.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>proc_module_i/axi4lite_0_M_ARREADY[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[0]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y96.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>proc_module_i/axi4lite_0/N41</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0_M_BVALID[0]</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_ARREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y99.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>proc_module_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y99.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_arvalid_reg_0</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y99.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.176</twDelInfo><twComp>proc_module_i/axi4lite_0/N39</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_arvalid_reg_0</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>proc_module_i/axi4lite_0/N58</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y99.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y99.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twComp><twBEL>proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twLogDel>1.385</twLogDel><twRouteDel>3.777</twRouteDel><twTotDel>5.162</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">proc_module_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="72"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="73" type="MINLOWPULSE" name="Tmpw" slack="8.300" period="10.000" constraintValue="5.000" deviceLimit="0.850" physResource="proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_In[3]/CLK" logResource="proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/Mshreg_gpio_Data_In_0/CLK" locationPin="SLICE_X30Y94.CLK" clockNet="proc_module_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="74" type="MINHIGHPULSE" name="Tmpw" slack="8.300" period="10.000" constraintValue="5.000" deviceLimit="0.850" physResource="proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_In[3]/CLK" logResource="proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/Mshreg_gpio_Data_In_0/CLK" locationPin="SLICE_X30Y94.CLK" clockNet="proc_module_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="75" type="MINLOWPULSE" name="Tmpw" slack="8.300" period="10.000" constraintValue="5.000" deviceLimit="0.850" physResource="proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_In[3]/CLK" logResource="proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/Mshreg_gpio_Data_In_1/CLK" locationPin="SLICE_X30Y94.CLK" clockNet="proc_module_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="76" type="MINHIGHPULSE" name="Tmpw" slack="8.300" period="10.000" constraintValue="5.000" deviceLimit="0.850" physResource="proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_In[3]/CLK" logResource="proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/Mshreg_gpio_Data_In_1/CLK" locationPin="SLICE_X30Y94.CLK" clockNet="proc_module_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="77" type="MINLOWPULSE" name="Tmpw" slack="8.300" period="10.000" constraintValue="5.000" deviceLimit="0.850" physResource="proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_In[3]/CLK" logResource="proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/Mshreg_gpio_Data_In_2/CLK" locationPin="SLICE_X30Y94.CLK" clockNet="proc_module_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="78" type="MINHIGHPULSE" name="Tmpw" slack="8.300" period="10.000" constraintValue="5.000" deviceLimit="0.850" physResource="proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_In[3]/CLK" logResource="proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/Mshreg_gpio_Data_In_2/CLK" locationPin="SLICE_X30Y94.CLK" clockNet="proc_module_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="79" type="MINLOWPULSE" name="Tmpw" slack="8.300" period="10.000" constraintValue="5.000" deviceLimit="0.850" physResource="proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_In[3]/CLK" logResource="proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/Mshreg_gpio_Data_In_3/CLK" locationPin="SLICE_X30Y94.CLK" clockNet="proc_module_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="80" type="MINHIGHPULSE" name="Tmpw" slack="8.300" period="10.000" constraintValue="5.000" deviceLimit="0.850" physResource="proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/gpio_Data_In[3]/CLK" logResource="proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/Mshreg_gpio_Data_In_3/CLK" locationPin="SLICE_X30Y94.CLK" clockNet="proc_module_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="81" type="MINLOWPULSE" name="Tmpw" slack="8.300" period="10.000" constraintValue="5.000" deviceLimit="0.850" physResource="proc_module_i/GPIO_SW/GPIO_SW/gpio_core_1/gpio_Data_In_0/CLK" logResource="proc_module_i/GPIO_SW/GPIO_SW/gpio_core_1/Mshreg_gpio_Data_In_0/CLK" locationPin="SLICE_X82Y104.CLK" clockNet="proc_module_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="82" type="MINHIGHPULSE" name="Tmpw" slack="8.300" period="10.000" constraintValue="5.000" deviceLimit="0.850" physResource="proc_module_i/GPIO_SW/GPIO_SW/gpio_core_1/gpio_Data_In_0/CLK" logResource="proc_module_i/GPIO_SW/GPIO_SW/gpio_core_1/Mshreg_gpio_Data_In_0/CLK" locationPin="SLICE_X82Y104.CLK" clockNet="proc_module_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="83" type="MINLOWPULSE" name="Tcl" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_0/CK" locationPin="SLICE_X31Y102.CLK" clockNet="proc_module_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="84" type="MINHIGHPULSE" name="Tch" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_0/CK" locationPin="SLICE_X31Y102.CLK" clockNet="proc_module_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="85" type="MINPERIOD" name="Tcp" slack="9.000" period="10.000" constraintValue="10.000" deviceLimit="1.000" freqLimit="1000.000" physResource="proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_0/CK" locationPin="SLICE_X31Y102.CLK" clockNet="proc_module_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="86" type="MINLOWPULSE" name="Tcl" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_1/CK" locationPin="SLICE_X31Y102.CLK" clockNet="proc_module_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="87" type="MINHIGHPULSE" name="Tch" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_1/CK" locationPin="SLICE_X31Y102.CLK" clockNet="proc_module_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="88" type="MINPERIOD" name="Tcp" slack="9.000" period="10.000" constraintValue="10.000" deviceLimit="1.000" freqLimit="1000.000" physResource="proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_1/CK" locationPin="SLICE_X31Y102.CLK" clockNet="proc_module_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="89" type="MINLOWPULSE" name="Tcl" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_2/CK" locationPin="SLICE_X31Y102.CLK" clockNet="proc_module_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="90" type="MINHIGHPULSE" name="Tch" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_2/CK" locationPin="SLICE_X31Y102.CLK" clockNet="proc_module_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="91" type="MINPERIOD" name="Tcp" slack="9.000" period="10.000" constraintValue="10.000" deviceLimit="1.000" freqLimit="1000.000" physResource="proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_2/CK" locationPin="SLICE_X31Y102.CLK" clockNet="proc_module_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="92" type="MINLOWPULSE" name="Tcl" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3/CK" locationPin="SLICE_X31Y102.CLK" clockNet="proc_module_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="93" type="MINHIGHPULSE" name="Tch" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3/CK" locationPin="SLICE_X31Y102.CLK" clockNet="proc_module_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="94" type="MINPERIOD" name="Tcp" slack="9.000" period="10.000" constraintValue="10.000" deviceLimit="1.000" freqLimit="1000.000" physResource="proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK" logResource="proc_module_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3/CK" locationPin="SLICE_X31Y102.CLK" clockNet="proc_module_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="95" type="MINLOWPULSE" name="Tcl" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_31/CLK" logResource="proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_31/CK" locationPin="SLICE_X31Y94.CLK" clockNet="proc_module_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="96" type="MINHIGHPULSE" name="Tch" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_31/CLK" logResource="proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_31/CK" locationPin="SLICE_X31Y94.CLK" clockNet="proc_module_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="97" type="MINPERIOD" name="Tcp" slack="9.000" period="10.000" constraintValue="10.000" deviceLimit="1.000" freqLimit="1000.000" physResource="proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_31/CLK" logResource="proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_31/CK" locationPin="SLICE_X31Y94.CLK" clockNet="proc_module_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="98" type="MINLOWPULSE" name="Tcl" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_30/CLK" logResource="proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_30/CK" locationPin="SLICE_X28Y94.CLK" clockNet="proc_module_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="99" type="MINHIGHPULSE" name="Tch" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_30/CLK" logResource="proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_30/CK" locationPin="SLICE_X28Y94.CLK" clockNet="proc_module_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="100" type="MINPERIOD" name="Tcp" slack="9.000" period="10.000" constraintValue="10.000" deviceLimit="1.000" freqLimit="1000.000" physResource="proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_30/CLK" logResource="proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_30/CK" locationPin="SLICE_X28Y94.CLK" clockNet="proc_module_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="101" type="MINLOWPULSE" name="Tcl" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_29/CLK" logResource="proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_29/CK" locationPin="SLICE_X30Y95.CLK" clockNet="proc_module_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="102" type="MINHIGHPULSE" name="Tch" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_29/CLK" logResource="proc_module_i/LEDs_4Bits/LEDs_4Bits/gpio_core_1/GPIO_DBus_i_29/CK" locationPin="SLICE_X30Y95.CLK" clockNet="proc_module_i/processing_system7_0_FCLK_CLK0"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="103">0</twUnmetConstCnt><twDataSheet anchorID="104" twNameLen="15"><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="105"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>2106</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>1099</twConnCnt></twConstCov><twStats anchorID="106"><twMinPer>6.857</twMinPer><twFootnote number="1" /><twMaxFreq>145.836</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Aug 23 23:46:07 2012 </twTimestamp></twFoot><twClientInfo anchorID="107"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 628 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
