// Seed: 1618253429
module module_0 #(
    parameter id_1 = 32'd70
);
  logic _id_1;
  ;
  assign module_1._id_9 = 0;
  wire [id_1 : id_1  -  -1] id_2;
endmodule
module module_1 #(
    parameter id_9 = 32'd56
) (
    input supply1 id_0,
    output uwire id_1,
    output supply0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input uwire id_5,
    input wor id_6,
    input wor id_7
    , id_11,
    input wire id_8,
    input tri0 _id_9
);
  logic [7:0] id_12;
  assign id_12 = id_9;
  module_0 modCall_1 ();
  always @(-1 >= {-1 - id_7, id_12[id_9+-1]});
endmodule
