
*** Running vivado
    with args -log example_6_5_exe.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source example_6_5_exe.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source example_6_5_exe.tcl -notrace
Command: synth_design -top example_6_5_exe -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19192 
WARNING: [Synth 8-2539] port sw_pin must not be declared to be an array [C:/DigitalLogic/EGO1/example_6_5_EGO1.v:81]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 839.141 ; gain = 237.008
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'example_6_5_exe' [C:/DigitalLogic/EGO1/example_6_5_EGO1.v:80]
INFO: [Synth 8-6157] synthesizing module 'example_6_5' [C:/DigitalLogic/EGO1/example_6_5_EGO1.v:57]
INFO: [Synth 8-6157] synthesizing module 'not_gate' [C:/DigitalLogic/EGO1/example_6_5_EGO1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'not_gate' (1#1) [C:/DigitalLogic/EGO1/example_6_5_EGO1.v:5]
INFO: [Synth 8-6157] synthesizing module 'and_gate2' [C:/DigitalLogic/EGO1/example_6_5_EGO1.v:17]
INFO: [Synth 8-6155] done synthesizing module 'and_gate2' (2#1) [C:/DigitalLogic/EGO1/example_6_5_EGO1.v:17]
INFO: [Synth 8-6157] synthesizing module 'and_gate3' [C:/DigitalLogic/EGO1/example_6_5_EGO1.v:30]
INFO: [Synth 8-6155] done synthesizing module 'and_gate3' (3#1) [C:/DigitalLogic/EGO1/example_6_5_EGO1.v:30]
INFO: [Synth 8-6157] synthesizing module 'or_gate2' [C:/DigitalLogic/EGO1/example_6_5_EGO1.v:44]
INFO: [Synth 8-6155] done synthesizing module 'or_gate2' (4#1) [C:/DigitalLogic/EGO1/example_6_5_EGO1.v:44]
INFO: [Synth 8-6155] done synthesizing module 'example_6_5' (5#1) [C:/DigitalLogic/EGO1/example_6_5_EGO1.v:57]
ERROR: [Synth 8-91] ambiguous clock in event control [C:/DigitalLogic/EGO1/example_6_5_EGO1.v:95]
ERROR: [Synth 8-6156] failed synthesizing module 'example_6_5_exe' [C:/DigitalLogic/EGO1/example_6_5_EGO1.v:80]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 887.340 ; gain = 285.207
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Nov  1 09:36:22 2024...
