# SOME DESCRIPTIVE TITLE.
# Copyright (C) The kernel development community
# This file is distributed under the same license as the The Linux Kernel package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: The Linux Kernel 6\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-09-30 08:40+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: zh_CN\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../virt/kvm/devices/arm-vgic.rst:5
msgid "ARM Virtual Generic Interrupt Controller v2 (VGIC)"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:7
msgid "Device types supported:"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:9
msgid "KVM_DEV_TYPE_ARM_VGIC_V2     ARM Generic Interrupt Controller v2.0"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:11
msgid ""
"Only one VGIC instance may be instantiated through either this API or the "
"legacy KVM_CREATE_IRQCHIP API.  The created VGIC will act as the VM "
"interrupt controller, requiring emulated user-space devices to inject "
"interrupts to the VGIC instead of directly to CPUs."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:16
msgid ""
"GICv3 implementations with hardware compatibility support allow creating a "
"guest GICv2 through this interface.  For information on creating a guest "
"GICv3 device and guest ITS devices, see arm-vgic-v3.txt.  It is not possible "
"to create both a GICv3 and GICv2 device on the same VM."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:22
msgid "Groups:"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:23
msgid "KVM_DEV_ARM_VGIC_GRP_ADDR"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:24
#: ../../../virt/kvm/devices/arm-vgic.rst:48
#: ../../../virt/kvm/devices/arm-vgic.rst:82
#: ../../../virt/kvm/devices/arm-vgic.rst:129
#: ../../../virt/kvm/devices/arm-vgic.rst:143
msgid "Attributes:"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:26
msgid "KVM_VGIC_V2_ADDR_TYPE_DIST (rw, 64-bit)"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:27
msgid ""
"Base address in the guest physical address space of the GIC distributor "
"register mappings. Only valid for KVM_DEV_TYPE_ARM_VGIC_V2. This address "
"needs to be 4K aligned and the region covers 4 KByte."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:31
msgid "KVM_VGIC_V2_ADDR_TYPE_CPU (rw, 64-bit)"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:32
msgid ""
"Base address in the guest physical address space of the GIC virtual cpu "
"interface register mappings. Only valid for KVM_DEV_TYPE_ARM_VGIC_V2. This "
"address needs to be 4K aligned and the region covers 8 KByte."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:36
#: ../../../virt/kvm/devices/arm-vgic.rst:73
#: ../../../virt/kvm/devices/arm-vgic.rst:120
#: ../../../virt/kvm/devices/arm-vgic.rst:134
#: ../../../virt/kvm/devices/arm-vgic.rst:149
msgid "Errors:"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:39
msgid "-E2BIG"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:39
msgid "Address outside of addressable IPA range"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:40
#: ../../../virt/kvm/devices/arm-vgic.rst:78
#: ../../../virt/kvm/devices/arm-vgic.rst:125
#: ../../../virt/kvm/devices/arm-vgic.rst:137
msgid "-EINVAL"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:40
msgid "Incorrectly aligned address"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:41
msgid "-EEXIST"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:41
msgid "Address already configured"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:42
#: ../../../virt/kvm/devices/arm-vgic.rst:76
#: ../../../virt/kvm/devices/arm-vgic.rst:123
#: ../../../virt/kvm/devices/arm-vgic.rst:152
msgid "-ENXIO"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:42
msgid ""
"The group or attribute is unknown/unsupported for this device or hardware "
"support is missing."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:44
msgid "-EFAULT"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:44
msgid "Invalid user pointer for attr->addr."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:47
msgid "KVM_DEV_ARM_VGIC_GRP_DIST_REGS"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:50
#: ../../../virt/kvm/devices/arm-vgic.rst:84
msgid "The attr field of kvm_device_attr encodes two values::"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:55
msgid "All distributor regs are (rw, 32-bit)"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:57
msgid ""
"The offset is relative to the \"Distributor base address\" as defined in the "
"GICv2 specs.  Getting or setting such a register has the same effect as "
"reading or writing the register on the actual hardware from the cpu whose "
"index is specified with the vcpu_index field.  Note that most distributor "
"fields are not banked, but return the same value regardless of the "
"vcpu_index used to access the register."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:64
msgid ""
"GICD_IIDR.Revision is updated when the KVM implementation of an emulated "
"GICv2 is changed in a way directly observable by the guest or userspace. "
"Userspace should read GICD_IIDR from KVM and write back the read value to "
"confirm its expected behavior is aligned with the KVM implementation. "
"Userspace should set GICD_IIDR before setting any other registers (both "
"KVM_DEV_ARM_VGIC_GRP_DIST_REGS and KVM_DEV_ARM_VGIC_GRP_CPU_REGS) to ensure "
"the expected behavior. Unless GICD_IIDR has been set from userspace, writes "
"to the interrupt group registers (GICD_IGROUPR) are ignored."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:76
#: ../../../virt/kvm/devices/arm-vgic.rst:123
msgid "Getting or setting this register is not yet supported"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:77
#: ../../../virt/kvm/devices/arm-vgic.rst:124
#: ../../../virt/kvm/devices/arm-vgic.rst:138
msgid "-EBUSY"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:77
#: ../../../virt/kvm/devices/arm-vgic.rst:124
msgid "One or more VCPUs are running"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:78
#: ../../../virt/kvm/devices/arm-vgic.rst:125
msgid "Invalid vcpu_index supplied"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:81
msgid "KVM_DEV_ARM_VGIC_GRP_CPU_REGS"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:89
msgid "All CPU interface regs are (rw, 32-bit)"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:91
msgid ""
"The offset specifies the offset from the \"CPU interface base address\" as "
"defined in the GICv2 specs.  Getting or setting such a register has the same "
"effect as reading or writing the register on the actual hardware."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:95
msgid ""
"The Active Priorities Registers APRn are implementation defined, so we set a "
"fixed format for our implementation that fits with the model of a \"GICv2 "
"implementation without the security extensions\" which we present to the "
"guest.  This interface always exposes four register APR[0-3] describing the "
"maximum possible 128 preemption levels.  The semantics of the register "
"indicate if any interrupts in a given preemption level are in the active "
"state by setting the corresponding bit."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:103
msgid ""
"Thus, preemption level X has one or more active interrupts if and only if:"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:105
msgid "APRn[X mod 32] == 0b1,  where n = X / 32"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:107
msgid "Bits for undefined preemption levels are RAZ/WI."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:109
msgid ""
"Note that this differs from a CPU's view of the APRs on hardware in which a "
"GIC without the security extensions expose group 0 and group 1 active "
"priorities in separate register groups, whereas we show a combined view "
"similar to GICv2's GICH_APR."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:114
msgid ""
"For historical reasons and to provide ABI compatibility with userspace we "
"export the GICC_PMR register in the format of the GICH_VMCR.VMPriMask field "
"in the lower 5 bits of a word, meaning that userspace must always use the "
"lower 5 bits to communicate with the KVM device and must shift the value "
"left by 3 places to obtain the actual priority mask level."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:128
msgid "KVM_DEV_ARM_VGIC_GRP_NR_IRQS"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:131
msgid ""
"A value describing the number of interrupts (SGI, PPI and SPI) for this GIC "
"instance, ranging from 64 to 1024, in increments of 32."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:137
msgid "Value set is out of the expected range"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:138
msgid ""
"Value has already be set, or GIC has already been initialized with default "
"values."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:142
msgid "KVM_DEV_ARM_VGIC_GRP_CTRL"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:145
msgid "KVM_DEV_ARM_VGIC_CTRL_INIT"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:146
msgid ""
"request the initialization of the VGIC or ITS, no additional parameter in "
"kvm_device_attr.addr."
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:152
msgid ""
"VGIC not properly configured as required prior to calling this attribute"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:154
msgid "-ENODEV"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:154
msgid "no online VCPU"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:155
msgid "-ENOMEM"
msgstr ""

#: ../../../virt/kvm/devices/arm-vgic.rst:155
msgid "memory shortage when allocating vgic internal data"
msgstr ""
