{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669395611870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669395611870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 14:00:11 2022 " "Processing started: Fri Nov 25 14:00:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669395611870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669395611870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aula14 -c aula14 " "Command: quartus_map --read_settings_files=on --write_settings_files=off aula14 -c aula14" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669395611870 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669395612672 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669395612672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-arquitetura " "Found design unit 1: TopLevel-arquitetura" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669395628269 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669395628269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669395628269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669395628269 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669395628269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669395628269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669395628269 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669395628269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669395628269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669395628277 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669395628277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669395628277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/ROMMIPS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669395628277 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669395628277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669395628277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasubpassa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasubpassa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSubPassa-comportamento " "Found design unit 1: ULASomaSubPassa-comportamento" {  } { { "ULASomaSubPassa.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/ULASomaSubPassa.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669395628277 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSubPassa " "Found entity 1: ULASomaSubPassa" {  } { { "ULASomaSubPassa.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/ULASomaSubPassa.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669395628277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669395628277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669395628285 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669395628285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669395628285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669395628285 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669395628285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669395628285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/estendeSinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669395628285 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669395628285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669395628285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/RAMMIPS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669395628293 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669395628293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669395628293 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "halfAdder.vhd " "Can't analyze file -- file halfAdder.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1669395628293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669395628293 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669395628293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669395628293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfULA-comportamento " "Found design unit 1: halfULA-comportamento" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULA.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669395628301 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfULA " "Found entity 1: halfULA" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669395628301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669395628301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulamips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulamips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAMIPS-comportamento " "Found design unit 1: ULAMIPS-comportamento" {  } { { "ULAMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/ULAMIPS.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669395628301 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAMIPS " "Found entity 1: ULAMIPS" {  } { { "ULAMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/ULAMIPS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669395628301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669395628301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadeControle-comportamento " "Found design unit 1: unidadeControle-comportamento" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/unidadeControle.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669395628301 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadeControle " "Found entity 1: unidadeControle" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/unidadeControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669395628301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669395628301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controleula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controleula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleULA-comportamento " "Found design unit 1: controleULA-comportamento" {  } { { "controleULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/controleULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669395628317 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleULA " "Found entity 1: controleULA" {  } { { "controleULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/controleULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669395628317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669395628317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669395628317 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669395628317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669395628317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfulalastbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfulalastbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfULALastBit-comportamento " "Found design unit 1: halfULALastBit-comportamento" {  } { { "halfULALastBit.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULALastBit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669395628317 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfULALastBit " "Found entity 1: halfULALastBit" {  } { { "halfULALastBit.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULALastBit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669395628317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669395628317 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669395628382 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DATA_OUT TopLevel.vhd(30) " "VHDL Signal Declaration warning at TopLevel.vhd(30): used implicit default value for signal \"DATA_OUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669395628390 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "inspectControles TopLevel.vhd(44) " "VHDL Signal Declaration warning at TopLevel.vhd(44): used implicit default value for signal \"inspectControles\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669395628390 "|TopLevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..8\] TopLevel.vhd(33) " "Using initial value X (don't care) for net \"LEDR\[9..8\]\" at TopLevel.vhd(33)" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 33 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669395628406 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:ProgramCounter " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:ProgramCounter\"" {  } { { "TopLevel.vhd" "ProgramCounter" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669395628455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:incrementaPC\"" {  } { { "TopLevel.vhd" "incrementaPC" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669395628455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:SOMADOR " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:SOMADOR\"" {  } { { "TopLevel.vhd" "SOMADOR" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669395628463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MuxBEQ " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MuxBEQ\"" {  } { { "TopLevel.vhd" "MuxBEQ" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669395628465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM\"" {  } { { "TopLevel.vhd" "ROM" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669395628465 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(54) " "VHDL Signal Declaration warning at ROMMIPS.vhd(54): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/ROMMIPS.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669395628471 "|TopLevel|ROMMIPS:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MuxRtRd " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MuxRtRd\"" {  } { { "TopLevel.vhd" "MuxRtRd" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669395628471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:Estende " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:Estende\"" {  } { { "TopLevel.vhd" "Estende" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669395628471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:bancoRegs " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:bancoRegs\"" {  } { { "TopLevel.vhd" "bancoRegs" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669395628471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAMIPS ULAMIPS:ULA " "Elaborating entity \"ULAMIPS\" for hierarchy \"ULAMIPS:ULA\"" {  } { { "TopLevel.vhd" "ULA" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669395628479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfULA ULAMIPS:ULA\|halfULA:opBit0 " "Elaborating entity \"halfULA\" for hierarchy \"ULAMIPS:ULA\|halfULA:opBit0\"" {  } { { "ULAMIPS.vhd" "opBit0" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/ULAMIPS.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669395628487 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R halfULA.vhd(30) " "Inferred latch for \"R\" at halfULA.vhd(30)" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULA.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669395628487 "|TopLevel|ULAMIPS:ULA|halfULA:opBit0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfULALastBit ULAMIPS:ULA\|halfULALastBit:opBit31 " "Elaborating entity \"halfULALastBit\" for hierarchy \"ULAMIPS:ULA\|halfULALastBit:opBit31\"" {  } { { "ULAMIPS.vhd" "opBit31" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/ULAMIPS.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669395628495 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R halfULALastBit.vhd(30) " "Inferred latch for \"R\" at halfULALastBit.vhd(30)" {  } { { "halfULALastBit.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULALastBit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669395628495 "|TopLevel|ULAMIPS:ULA|halfULALastBit:opBit31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAM " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAM\"" {  } { { "TopLevel.vhd" "RAM" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669395628495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeControle unidadeControle:UC " "Elaborating entity \"unidadeControle\" for hierarchy \"unidadeControle:UC\"" {  } { { "TopLevel.vhd" "UC" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669395628503 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "funct unidadeControle.vhd(39) " "Verilog HDL or VHDL warning at unidadeControle.vhd(39): object \"funct\" assigned a value but never read" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/unidadeControle.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669395628503 "|TopLevel|unidadeControle:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controleULA controleULA:UC_ULA " "Elaborating entity \"controleULA\" for hierarchy \"controleULA:UC_ULA\"" {  } { { "TopLevel.vhd" "UC_ULA" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669395628503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:DECODER_7SEG_0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:DECODER_7SEG_0\"" {  } { { "TopLevel.vhd" "DECODER_7SEG_0" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669395628519 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAMMIPS:RAM\|memRAM " "RAM logic \"RAMMIPS:RAM\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "memRAM" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/RAMMIPS.vhd" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1669395629087 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoRegistradores:bancoRegs\|registrador " "RAM logic \"bancoRegistradores:bancoRegs\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradores.vhd" "registrador" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/bancoRegistradores.vhd" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1669395629087 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM\|memROM " "RAM logic \"ROMMIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/ROMMIPS.vhd" 54 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1669395629087 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1669395629087 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[12\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[12\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669395629104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[11\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[11\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669395629104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[10\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[10\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669395629104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[9\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[9\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669395629104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[8\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[8\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669395629104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[7\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[7\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669395629104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[6\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[6\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669395629104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[5\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[5\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669395629104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[4\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[4\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669395629104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[3\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[3\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669395629104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[2\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[2\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669395629104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[1\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[1\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669395629104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[0\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[0\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669395629104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[13\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[13\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669395629104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[14\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[14\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669395629104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[15\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[15\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669395629104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[16\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[16\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669395629104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[17\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[17\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669395629104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[18\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[18\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669395629104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[19\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[19\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669395629104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[20\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[20\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669395629104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[21\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[21\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669395629104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[22\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[22\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669395629104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[23\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[23\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669395629104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[24\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[24\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669395629104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[25\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[25\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669395629104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[26\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[26\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669395629104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[27\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[27\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669395629104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[28\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[28\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669395629104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[29\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[29\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669395629104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[30\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[30\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669395629104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[31\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[31\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669395629104 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1669395629104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAMIPS:ULA\|halfULA:opBit1\|R " "LATCH primitive \"ULAMIPS:ULA\|halfULA:opBit1\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669395629166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAMIPS:ULA\|halfULA:opBit2\|R " "LATCH primitive \"ULAMIPS:ULA\|halfULA:opBit2\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669395629166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAMIPS:ULA\|halfULA:opBit3\|R " "LATCH primitive \"ULAMIPS:ULA\|halfULA:opBit3\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669395629166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAMIPS:ULA\|halfULA:opBit0\|R " "LATCH primitive \"ULAMIPS:ULA\|halfULA:opBit0\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669395629166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAMIPS:ULA\|halfULA:opBit5\|R " "LATCH primitive \"ULAMIPS:ULA\|halfULA:opBit5\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669395629166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAMIPS:ULA\|halfULA:opBit6\|R " "LATCH primitive \"ULAMIPS:ULA\|halfULA:opBit6\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669395629166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAMIPS:ULA\|halfULA:opBit7\|R " "LATCH primitive \"ULAMIPS:ULA\|halfULA:opBit7\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669395629166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAMIPS:ULA\|halfULA:opBit4\|R " "LATCH primitive \"ULAMIPS:ULA\|halfULA:opBit4\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669395629166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAMIPS:ULA\|halfULA:opBit9\|R " "LATCH primitive \"ULAMIPS:ULA\|halfULA:opBit9\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669395629166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAMIPS:ULA\|halfULA:opBit10\|R " "LATCH primitive \"ULAMIPS:ULA\|halfULA:opBit10\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669395629166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAMIPS:ULA\|halfULA:opBit11\|R " "LATCH primitive \"ULAMIPS:ULA\|halfULA:opBit11\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669395629166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAMIPS:ULA\|halfULA:opBit8\|R " "LATCH primitive \"ULAMIPS:ULA\|halfULA:opBit8\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669395629166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAMIPS:ULA\|halfULA:opBit13\|R " "LATCH primitive \"ULAMIPS:ULA\|halfULA:opBit13\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669395629166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAMIPS:ULA\|halfULA:opBit14\|R " "LATCH primitive \"ULAMIPS:ULA\|halfULA:opBit14\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669395629166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAMIPS:ULA\|halfULA:opBit15\|R " "LATCH primitive \"ULAMIPS:ULA\|halfULA:opBit15\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669395629166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAMIPS:ULA\|halfULA:opBit12\|R " "LATCH primitive \"ULAMIPS:ULA\|halfULA:opBit12\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669395629166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAMIPS:ULA\|halfULA:opBit17\|R " "LATCH primitive \"ULAMIPS:ULA\|halfULA:opBit17\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669395629166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAMIPS:ULA\|halfULA:opBit18\|R " "LATCH primitive \"ULAMIPS:ULA\|halfULA:opBit18\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669395629166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAMIPS:ULA\|halfULA:opBit19\|R " "LATCH primitive \"ULAMIPS:ULA\|halfULA:opBit19\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669395629166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAMIPS:ULA\|halfULA:opBit16\|R " "LATCH primitive \"ULAMIPS:ULA\|halfULA:opBit16\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669395629166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAMIPS:ULA\|halfULA:opBit21\|R " "LATCH primitive \"ULAMIPS:ULA\|halfULA:opBit21\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669395629166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAMIPS:ULA\|halfULA:opBit22\|R " "LATCH primitive \"ULAMIPS:ULA\|halfULA:opBit22\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669395629166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAMIPS:ULA\|halfULA:opBit23\|R " "LATCH primitive \"ULAMIPS:ULA\|halfULA:opBit23\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669395629166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAMIPS:ULA\|halfULA:opBit20\|R " "LATCH primitive \"ULAMIPS:ULA\|halfULA:opBit20\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669395629166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAMIPS:ULA\|halfULA:opBit24\|R " "LATCH primitive \"ULAMIPS:ULA\|halfULA:opBit24\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669395629166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAMIPS:ULA\|halfULA:opBit25\|R " "LATCH primitive \"ULAMIPS:ULA\|halfULA:opBit25\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669395629166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAMIPS:ULA\|halfULA:opBit26\|R " "LATCH primitive \"ULAMIPS:ULA\|halfULA:opBit26\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669395629166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAMIPS:ULA\|halfULA:opBit27\|R " "LATCH primitive \"ULAMIPS:ULA\|halfULA:opBit27\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669395629166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAMIPS:ULA\|halfULA:opBit28\|R " "LATCH primitive \"ULAMIPS:ULA\|halfULA:opBit28\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669395629166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAMIPS:ULA\|halfULA:opBit29\|R " "LATCH primitive \"ULAMIPS:ULA\|halfULA:opBit29\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669395629166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAMIPS:ULA\|halfULA:opBit30\|R " "LATCH primitive \"ULAMIPS:ULA\|halfULA:opBit30\|R\" is permanently enabled" {  } { { "halfULA.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULA.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669395629166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULAMIPS:ULA\|halfULALastBit:opBit31\|R " "LATCH primitive \"ULAMIPS:ULA\|halfULALastBit:opBit31\|R\" is permanently enabled" {  } { { "halfULALastBit.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/halfULALastBit.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669395629166 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[0\] GND " "Pin \"DATA_OUT\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|DATA_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[1\] GND " "Pin \"DATA_OUT\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|DATA_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[2\] GND " "Pin \"DATA_OUT\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|DATA_OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[3\] GND " "Pin \"DATA_OUT\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|DATA_OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[4\] GND " "Pin \"DATA_OUT\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|DATA_OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[5\] GND " "Pin \"DATA_OUT\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|DATA_OUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[6\] GND " "Pin \"DATA_OUT\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|DATA_OUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[7\] GND " "Pin \"DATA_OUT\[7\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|DATA_OUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[8\] GND " "Pin \"DATA_OUT\[8\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|DATA_OUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[9\] GND " "Pin \"DATA_OUT\[9\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|DATA_OUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[10\] GND " "Pin \"DATA_OUT\[10\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|DATA_OUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[11\] GND " "Pin \"DATA_OUT\[11\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|DATA_OUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[12\] GND " "Pin \"DATA_OUT\[12\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|DATA_OUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[13\] GND " "Pin \"DATA_OUT\[13\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|DATA_OUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[14\] GND " "Pin \"DATA_OUT\[14\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|DATA_OUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[15\] GND " "Pin \"DATA_OUT\[15\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|DATA_OUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[16\] GND " "Pin \"DATA_OUT\[16\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|DATA_OUT[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[17\] GND " "Pin \"DATA_OUT\[17\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|DATA_OUT[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[18\] GND " "Pin \"DATA_OUT\[18\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|DATA_OUT[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[19\] GND " "Pin \"DATA_OUT\[19\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|DATA_OUT[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[20\] GND " "Pin \"DATA_OUT\[20\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|DATA_OUT[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[21\] GND " "Pin \"DATA_OUT\[21\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|DATA_OUT[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[22\] GND " "Pin \"DATA_OUT\[22\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|DATA_OUT[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[23\] GND " "Pin \"DATA_OUT\[23\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|DATA_OUT[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[24\] GND " "Pin \"DATA_OUT\[24\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|DATA_OUT[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[25\] GND " "Pin \"DATA_OUT\[25\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|DATA_OUT[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[26\] GND " "Pin \"DATA_OUT\[26\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|DATA_OUT[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[27\] GND " "Pin \"DATA_OUT\[27\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|DATA_OUT[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[28\] GND " "Pin \"DATA_OUT\[28\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|DATA_OUT[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[29\] GND " "Pin \"DATA_OUT\[29\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|DATA_OUT[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[30\] GND " "Pin \"DATA_OUT\[30\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|DATA_OUT[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[31\] GND " "Pin \"DATA_OUT\[31\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|DATA_OUT[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectEndRS\[1\] GND " "Pin \"inspectEndRS\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|inspectEndRS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectEndRS\[2\] GND " "Pin \"inspectEndRS\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|inspectEndRS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectEndRS\[4\] GND " "Pin \"inspectEndRS\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|inspectEndRS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectEndRT\[2\] GND " "Pin \"inspectEndRT\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|inspectEndRT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectEndRT\[4\] GND " "Pin \"inspectEndRT\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|inspectEndRT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[18\] GND " "Pin \"inspectInstru\[18\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|inspectInstru[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[20\] GND " "Pin \"inspectInstru\[20\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|inspectInstru[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[22\] GND " "Pin \"inspectInstru\[22\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|inspectInstru[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[23\] GND " "Pin \"inspectInstru\[23\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|inspectInstru[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[25\] GND " "Pin \"inspectInstru\[25\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|inspectInstru[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[30\] GND " "Pin \"inspectInstru\[30\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|inspectInstru[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectPC\[0\] GND " "Pin \"inspectPC\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|inspectPC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectPC\[1\] GND " "Pin \"inspectPC\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|inspectPC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectControles\[0\] GND " "Pin \"inspectControles\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|inspectControles[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectControles\[1\] GND " "Pin \"inspectControles\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|inspectControles[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectControles\[2\] GND " "Pin \"inspectControles\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|inspectControles[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectControles\[3\] GND " "Pin \"inspectControles\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|inspectControles[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectControles\[4\] GND " "Pin \"inspectControles\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|inspectControles[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectControles\[5\] GND " "Pin \"inspectControles\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|inspectControles[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectControles\[6\] GND " "Pin \"inspectControles\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|inspectControles[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectControles\[7\] GND " "Pin \"inspectControles\[7\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|inspectControles[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectControles\[8\] GND " "Pin \"inspectControles\[8\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|inspectControles[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectControles\[9\] GND " "Pin \"inspectControles\[9\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669395632883 "|TopLevel|inspectControles[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669395632883 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669395633071 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "768 " "768 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669395635922 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669395636415 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669395636415 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669395636737 "|TopLevel|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669395636737 "|TopLevel|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669395636737 "|TopLevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669395636737 "|TopLevel|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669395636737 "|TopLevel|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669395636737 "|TopLevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669395636737 "|TopLevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669395636737 "|TopLevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669395636737 "|TopLevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669395636737 "|TopLevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669395636737 "|TopLevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669395636737 "|TopLevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-intermediario/TopLevel.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669395636737 "|TopLevel|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669395636737 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3638 " "Implemented 3638 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669395636745 ""} { "Info" "ICUT_CUT_TM_OPINS" "176 " "Implemented 176 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669395636745 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3447 " "Implemented 3447 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669395636745 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669395636745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 144 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 144 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669395636785 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 14:00:36 2022 " "Processing ended: Fri Nov 25 14:00:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669395636785 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669395636785 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669395636785 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669395636785 ""}
