# compile vhdl design source files
vhdl xil_defaultlib  "../../../fb_adder.srcs/sim_1/new/adder_testbench.vhd"

# Do not sort compile order
nosort
