We will use the  gen_pdn command after the clock tree synthesis run to generate the power distribution network.
![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/06066d64-8830-4610-8bf2-6f4acd1d473f)

![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/43620921-14bb-40bd-92c0-b8772ca804f8)


**Routing**
![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/05947228-e9c7-4dc9-b7bf-bed6d30c2aa8)
![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/bbae9ad8-b2b1-4bfd-a1e9-d80ddb19b722)

![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/685ed5cb-e0ee-40aa-ad8c-3eef7a3f311b)

<img width="909" alt="image" src="https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/1353fc48-53a8-40ac-afaf-b9e89acc2c9e">


![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/610d4e78-33a6-4e4b-80a9-ed0d806086f2)

![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/2491e94f-e021-43e6-a53f-0bbae57e5c33)

![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/3c367275-f4b0-413e-ab60-df093a1e48cc)

![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/3eb157cb-dcc0-46b1-9308-7425108a8920)

**Postrouting STA analysis**
For STA analysis,
we need to create a new db(database) file because the def has changed.
we will use the preroute_netlist
we need to read the spef file which contains all the informati
