// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM16K.hdl
/**
 * Memory of 16K 16-bit registers.
 * If load is asserted, the value of the register selected by
 * address is set to in; Otherwise, the value does not change.
 * The value of the selected register is emitted by out.
 */
CHIP RAM16K {
    IN in[16], load, address[14];
    OUT out[16];

    PARTS:
    // アドレスの上位2ビットを取り出す
    // DMux4Wayを使って load を4つに分岐
    // RAM4K を4つ使って実装
    // それぞれの出力を Mux4Way16 で選択
    DMux4Way(in=load, sel=address[12..13], a=loada, b=loadb, c=loadc, d=loadd);

    // 4つのRAM4K
    RAM4K(in=in, load=loada, address=address[0..11], out=outa);
    RAM4K(in=in, load=loadb, address=address[0..11], out=outb);
    RAM4K(in=in, load=loadc, address=address[0..11], out=outc);
    RAM4K(in=in, load=loadd, address=address[0..11], out=outd);

    // 4つの出力を選択
    Mux4Way16(a=outa, b=outb, c=outc, d=outd, sel=address[12..13], out=out);
}
