Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Xilinx/42254/usr44/usr44_tb_isim_beh.exe -prj C:/Xilinx/42254/usr44/usr44_tb_beh.prj work.usr44_tb 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Parsing VHDL file "C:/Xilinx/42254/usr44/usr44.vhd" into library work
Parsing VHDL file "C:/Xilinx/42254/usr44/usr44_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 161732 KB
Fuse CPU Usage: 171 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture usr44_arch of entity usr44 [usr44_default]
Compiling architecture behavior of entity usr44_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/Xilinx/42254/usr44/usr44_tb_isim_beh.exe
Fuse Memory Usage: 171560 KB
Fuse CPU Usage: 202 ms
