/*
 * stm32f407xx.h
 *
 *  Created on: Jul 30, 2025
 *      Author: micom
 */


#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_

#define FLASH_BASEADDR			0x08000000U //also called main memory
#define SRAM1_BASEADDR			0x20000000U //112kb
#define	SRAM2_BASEADDR			0x2001C000U //SRAM1_BASEADDRADDR + 112kb
#define ROM						0x1FFF0000U	//also called system memory, bc system starts from ROM
#define SRAM					SRAM1_BASEADDR

/*
 * AHBx and APBx Bus Peripheral BASEADDR addresses
 */

#define PERIPH_BASEADDR			0x40000000U
#define APB1_PB					PERIPH_BASEADDR
#define APB2_PB
#define AHB1_PB
#define AHB2_PB


#endif /* INC_STM32F407XX_H_ */
