Time resolution is 1 ps
$stop called at time : 135 ns : File "C:/Users/denis/Verilog_projects/Lab_8/ex_1/ex_1.srcs/sim_1/new/ram8x4_tb.v" Line 73
$stop called at time : 135 ns : File "C:/Users/denis/Verilog_projects/Lab_8/ex_1/ex_1.srcs/sim_1/new/ram8x4_tb.v" Line 73
