==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.1
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z010clg400-1'
@I [COSIM-47] Using XSIM for RTL simulation.
@I [COSIM-14] Instrumenting C test bench ...
@W [COSIM-369] AXI_master port 'feature_in' has a depth of '1'. Insufficient depth may result in simulation mismatch or freeze.
@W [COSIM-369] AXI_master port 'W' has a depth of '1'. Insufficient depth may result in simulation mismatch or freeze.
@W [COSIM-369] AXI_master port 'bias' has a depth of '1'. Insufficient depth may result in simulation mismatch or freeze.
@W [COSIM-369] AXI_master port 'feature_out' has a depth of '1'. Insufficient depth may result in simulation mismatch or freeze.
@I [COSIM-302] Starting C TB testing ... 
@I [COSIM-333] Generating C post check test bench ...
@I [COSIM-12] Generating RTL test bench ...
@I [COSIM-323] Starting verilog simulation. 
@I [COSIM-15] Starting XSIM ...
@E [COSIM-303] Aborting co-simulation: RTL simulation failed.  
@E [COSIM-344] Rtl simulation failed.
@E [COSIM-4] *** C/RTL co-simulation finished: FAIL ***
could not read "C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/sim/tv/rtldatafile/sim/report/cosim.log": no such file or directory
    while executing
"source C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/cosim.tcl"
    invoked from within
"hls::main C:/Users/Caiyujie/Desktop/gongkaike/hls/conv_core/solution1/cosim.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$args"
    (procedure "hls_proc" line 5)
    invoked from within
"hls_proc $argv"
