<!doctype html>
<html lang="en"><head><meta charSet="utf-8"/><meta http-equiv="X-UA-Compatible" content="IE=edge"/><meta name="viewport" content="width=device-width, initial-scale=1"/><title>Mochawesome Report</title><link rel="stylesheet" href="assets/app.css"/></head><body data-raw="{&quot;stats&quot;:{&quot;suites&quot;:55,&quot;tests&quot;:186,&quot;passes&quot;:182,&quot;pending&quot;:4,&quot;failures&quot;:0,&quot;start&quot;:&quot;2022-07-15T16:31:47.208Z&quot;,&quot;end&quot;:&quot;2022-07-15T16:31:59.510Z&quot;,&quot;duration&quot;:12302,&quot;testsRegistered&quot;:188,&quot;passPercent&quot;:98.91304347826086,&quot;pendingPercent&quot;:2.127659574468085,&quot;other&quot;:0,&quot;hasOther&quot;:false,&quot;skipped&quot;:2,&quot;hasSkipped&quot;:true},&quot;results&quot;:[{&quot;uuid&quot;:&quot;039e57f7-7916-4ee9-8cbe-67c21a647239&quot;,&quot;title&quot;:&quot;&quot;,&quot;fullFile&quot;:&quot;&quot;,&quot;file&quot;:&quot;&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Get top level VHDL&quot;,&quot;fullTitle&quot;:&quot;Get top level VHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = `\nlibrary ieee;\nuse ieee.std_logic_1164.all;\nuse ieee.numeric_std.all;\nentity test_entity_name is\ngeneric (\n    a : integer;\n    b : unsigned;\n    c : signed;\n    d : std_logic;\n    e : std_logic_vector;\n    f : std_logic_vector(5 downto 0)\n  );\nport(\n  g : in std_logic;\n  h : out std_logic;\n  i : inout std_logic\n);\nend test_entity_name;  \narchitecture e_arch of test_entity_name is\nbegin \nend e_arch;\n`;\nconst expected = &#x27;test_entity_name&#x27;;\nconst current = await hdl_utils.get_toplevel(code_dummy, general_1.HDL_LANG.VHDL);\n(0, assert_1.equal)(current, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;19af8642-e1af-4afd-8e6e-401a41048680&quot;,&quot;parentUUID&quot;:&quot;039e57f7-7916-4ee9-8cbe-67c21a647239&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:true},{&quot;title&quot;:&quot;Get top level Verilog&quot;,&quot;fullTitle&quot;:&quot;Get top level Verilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = `\nmodule test_entity_name2 \n    #(\n        parameter a=8,\n        parameter b=9,\n        parameter c=10, d=11\n    )\n    (\n        input e,\n        output f,\n        input reg g,\n        input wire h,\n        input reg [7:0] i, j,\n        input wire [9:0] k,\n        output wire [9:0] l\n    );  \n\n    function [7:0] sum;  \n        input [7:0] a, b;  \n        begin  \n            sum = a + b;  \n        end  \n    endfunction\n\n    wire m;\n    wire n, p;\n    reg [1:0] q;\n\n    localparam r = 2;\n\n    always @(posedge a) begin : label_0\n    end\n\n    always_comb begin\n    end\n\n    always_ff begin : label_1\n    end\n\n    always_latch begin\n    end\n\n    test_entity_name \n    #(\n      .a(a ),\n      .b(b ),\n      .c(c ),\n      .d (d )\n    )\n    test_entity_name_dut (\n      .e (e ),\n      .f (f ),\n      .g (g ),\n      .h (h ),\n      .i (i ),\n      .j (j ),\n      .k (k ),\n      .l  ( l)\n    );\n  \nendmodule\n`;\nconst expected = &#x27;test_entity_name2&#x27;;\nconst current = await hdl_utils.get_toplevel(code_dummy, general_1.HDL_LANG.VERILOG);\n(0, assert_1.equal)(current, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;542b97c0-885b-4e1d-a972-d48b8749ee67&quot;,&quot;parentUUID&quot;:&quot;039e57f7-7916-4ee9-8cbe-67c21a647239&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:true}],&quot;suites&quot;:[{&quot;uuid&quot;:&quot;a4838242-85c2-44da-a74f-e0458263c670&quot;,&quot;title&quot;:&quot;Check diagram generator&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/documenter/diagram.spec.ts&quot;,&quot;file&quot;:&quot;/tests/documenter/diagram.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;With ports and generics and color&quot;,&quot;fullTitle&quot;:&quot;Check diagram generator With ports and generics and color&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:299,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 0;\nconst OPT = {\n    blackandwhite: false\n};\nconst hdl_element = new common_hdl.Hdl_element(general_1.HDL_LANG.VHDL, common_hdl.TYPE_HDL_ELEMENT.ENTITY);\n// Ports\nhdl_element.add_port(port_input);\nhdl_element.add_port(port_output);\n// Generics\nhdl_element.add_generic(generic_0);\nhdl_element.add_generic(generic_1);\nconst svg_diagram = diagram.diagram_generator(hdl_element, OPT);\nconst file_o = paht_lib.join(C_OUTPUT_BASE_PATH, `output_${test_index}.svg`);\nfs.writeFileSync(file_o, svg_diagram);\ncheck_test(test_index);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;7294558d-a74d-4bd2-86b1-60ed0bb9fdd9&quot;,&quot;parentUUID&quot;:&quot;a4838242-85c2-44da-a74f-e0458263c670&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Only ports and color&quot;,&quot;fullTitle&quot;:&quot;Check diagram generator Only ports and color&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:7,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 1;\nconst OPT = {\n    blackandwhite: false\n};\nconst hdl_element = new common_hdl.Hdl_element(general_1.HDL_LANG.VHDL, common_hdl.TYPE_HDL_ELEMENT.ENTITY);\n// Ports\nhdl_element.add_port(port_input);\nhdl_element.add_port(port_output);\nconst svg_diagram = diagram.diagram_generator(hdl_element, OPT);\nconst file_o = paht_lib.join(C_OUTPUT_BASE_PATH, `output_${test_index}.svg`);\nfs.writeFileSync(file_o, svg_diagram);\ncheck_test(test_index);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;bfa55bbb-bcc5-4a93-b842-1d22e23a170c&quot;,&quot;parentUUID&quot;:&quot;a4838242-85c2-44da-a74f-e0458263c670&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Only generics and color&quot;,&quot;fullTitle&quot;:&quot;Check diagram generator Only generics and color&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:5,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 2;\nconst OPT = {\n    blackandwhite: false\n};\nconst hdl_element = new common_hdl.Hdl_element(general_1.HDL_LANG.VHDL, common_hdl.TYPE_HDL_ELEMENT.ENTITY);\n// Generics\nhdl_element.add_generic(generic_0);\nhdl_element.add_generic(generic_1);\nconst svg_diagram = diagram.diagram_generator(hdl_element, OPT);\nconst file_o = paht_lib.join(C_OUTPUT_BASE_PATH, `output_${test_index}.svg`);\nfs.writeFileSync(file_o, svg_diagram);\ncheck_test(test_index);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5888c55b-b476-4a86-bbc1-598741c91a06&quot;,&quot;parentUUID&quot;:&quot;a4838242-85c2-44da-a74f-e0458263c670&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Empty and color&quot;,&quot;fullTitle&quot;:&quot;Check diagram generator Empty and color&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:2,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 3;\nconst OPT = {\n    blackandwhite: false\n};\nconst hdl_element = new common_hdl.Hdl_element(general_1.HDL_LANG.VHDL, common_hdl.TYPE_HDL_ELEMENT.ENTITY);\nconst svg_diagram = diagram.diagram_generator(hdl_element, OPT);\nconst file_o = paht_lib.join(C_OUTPUT_BASE_PATH, `output_${test_index}.svg`);\nfs.writeFileSync(file_o, svg_diagram);\ncheck_test(test_index);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e334d76c-95c4-48db-9d6a-0b3ea21647b1&quot;,&quot;parentUUID&quot;:&quot;a4838242-85c2-44da-a74f-e0458263c670&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;With ports and generics and black and white&quot;,&quot;fullTitle&quot;:&quot;Check diagram generator With ports and generics and black and white&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:8,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 4;\nconst OPT = {\n    blackandwhite: true\n};\nconst hdl_element = new common_hdl.Hdl_element(general_1.HDL_LANG.VHDL, common_hdl.TYPE_HDL_ELEMENT.ENTITY);\n// Ports\nhdl_element.add_port(port_input);\nhdl_element.add_port(port_output);\n// Generics\nhdl_element.add_generic(generic_0);\nhdl_element.add_generic(generic_1);\nconst svg_diagram = diagram.diagram_generator(hdl_element, OPT);\nconst file_o = paht_lib.join(C_OUTPUT_BASE_PATH, `output_${test_index}.svg`);\nfs.writeFileSync(file_o, svg_diagram);\ncheck_test(test_index);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9dbbcc3e-7fe3-46af-aa42-85fed0b398fa&quot;,&quot;parentUUID&quot;:&quot;a4838242-85c2-44da-a74f-e0458263c670&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;7294558d-a74d-4bd2-86b1-60ed0bb9fdd9&quot;,&quot;bfa55bbb-bcc5-4a93-b842-1d22e23a170c&quot;,&quot;5888c55b-b476-4a86-bbc1-598741c91a06&quot;,&quot;e334d76c-95c4-48db-9d6a-0b3ea21647b1&quot;,&quot;9dbbcc3e-7fe3-46af-aa42-85fed0b398fa&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:321,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;08d8bf52-98cc-4e4d-85ff-a03385d50170&quot;,&quot;title&quot;:&quot;Check documenter creator with html&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/documenter/documenter.spec.ts&quot;,&quot;file&quot;:&quot;/tests/documenter/documenter.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Entity VHDL&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with html Entity VHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:877,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.VHDL;\nconst hdl_type = &#x27;entity&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;dcf6ba55-7843-4177-bee0-473bbe520f58&quot;,&quot;parentUUID&quot;:&quot;08d8bf52-98cc-4e4d-85ff-a03385d50170&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Package VHDL&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with html Package VHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:377,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.VHDL;\nconst hdl_type = &#x27;package&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;bc417da2-b3bd-45d3-9bae-697ef421fa59&quot;,&quot;parentUUID&quot;:&quot;08d8bf52-98cc-4e4d-85ff-a03385d50170&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Module Verilog&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with html Module Verilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1099,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.VERILOG;\nconst hdl_type = &#x27;entity&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;684db333-1c27-475a-9313-eb15b7e4b149&quot;,&quot;parentUUID&quot;:&quot;08d8bf52-98cc-4e4d-85ff-a03385d50170&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Package SystemVerilog&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with html Package SystemVerilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:291,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.SYSTEMVERILOG;\nconst hdl_type = &#x27;package&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1d40fcd2-8956-4953-9be8-5d22ac29b45a&quot;,&quot;parentUUID&quot;:&quot;08d8bf52-98cc-4e4d-85ff-a03385d50170&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Interface SystemVerilog&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with html Interface SystemVerilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:318,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.SYSTEMVERILOG;\nconst hdl_type = &#x27;interface&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;79bc951e-3a5e-4d30-babf-bb8b979350a5&quot;,&quot;parentUUID&quot;:&quot;08d8bf52-98cc-4e4d-85ff-a03385d50170&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;dcf6ba55-7843-4177-bee0-473bbe520f58&quot;,&quot;bc417da2-b3bd-45d3-9bae-697ef421fa59&quot;,&quot;684db333-1c27-475a-9313-eb15b7e4b149&quot;,&quot;1d40fcd2-8956-4953-9be8-5d22ac29b45a&quot;,&quot;79bc951e-3a5e-4d30-babf-bb8b979350a5&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:2962,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;7f61a849-0dc4-41f3-890b-2ee3f47994e2&quot;,&quot;title&quot;:&quot;Check documenter creator with markdown&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/documenter/documenter.spec.ts&quot;,&quot;file&quot;:&quot;/tests/documenter/documenter.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Entity VHDL&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with markdown Entity VHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:298,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.VHDL;\nconst hdl_type = &#x27;entity&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;07969f11-ffb3-41b2-9102-2f0e50aca46d&quot;,&quot;parentUUID&quot;:&quot;7f61a849-0dc4-41f3-890b-2ee3f47994e2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Package VHDL&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with markdown Package VHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:274,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.VHDL;\nconst hdl_type = &#x27;package&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1f1eb04d-e41a-4e54-aea0-59c0ba0c1190&quot;,&quot;parentUUID&quot;:&quot;7f61a849-0dc4-41f3-890b-2ee3f47994e2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Module Verilog&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with markdown Module Verilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:571,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.VERILOG;\nconst hdl_type = &#x27;entity&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;78839816-7338-4d6b-97bc-05704fe6e063&quot;,&quot;parentUUID&quot;:&quot;7f61a849-0dc4-41f3-890b-2ee3f47994e2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Package SystemVerilog&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with markdown Package SystemVerilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:297,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.SYSTEMVERILOG;\nconst hdl_type = &#x27;package&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;894a0090-67a1-4375-9497-8172dcdabddd&quot;,&quot;parentUUID&quot;:&quot;7f61a849-0dc4-41f3-890b-2ee3f47994e2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Interface SystemVerilog&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with markdown Interface SystemVerilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:237,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.SYSTEMVERILOG;\nconst hdl_type = &#x27;interface&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5513400a-3d8f-4a7a-8a9f-346024de6277&quot;,&quot;parentUUID&quot;:&quot;7f61a849-0dc4-41f3-890b-2ee3f47994e2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;07969f11-ffb3-41b2-9102-2f0e50aca46d&quot;,&quot;1f1eb04d-e41a-4e54-aea0-59c0ba0c1190&quot;,&quot;78839816-7338-4d6b-97bc-05704fe6e063&quot;,&quot;894a0090-67a1-4375-9497-8172dcdabddd&quot;,&quot;5513400a-3d8f-4a7a-8a9f-346024de6277&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1677,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;645657b6-2a8f-4f8e-93f8-849188483f07&quot;,&quot;title&quot;:&quot;Test Doxygen elements single line and only 1 element in the description.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/documenter/doxygen.spec.ts&quot;,&quot;file&quot;:&quot;/tests/documenter/doxygen.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Testing author&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing author&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;62a88955-aa2c-4b36-bfd0-0c74de340417&quot;,&quot;parentUUID&quot;:&quot;645657b6-2a8f-4f8e-93f8-849188483f07&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing version&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing version&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;cbf86591-1fda-4459-b629-708b345ecffb&quot;,&quot;parentUUID&quot;:&quot;645657b6-2a8f-4f8e-93f8-849188483f07&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing project&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing project&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1d8c53a9-148a-4a0d-969a-a075cc7ca375&quot;,&quot;parentUUID&quot;:&quot;645657b6-2a8f-4f8e-93f8-849188483f07&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing copyright&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing copyright&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d1aee279-df4f-428c-8118-f86db1bece52&quot;,&quot;parentUUID&quot;:&quot;645657b6-2a8f-4f8e-93f8-849188483f07&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing brief&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing brief&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b8aaaa2e-8f2b-4482-8445-b77b893dbd45&quot;,&quot;parentUUID&quot;:&quot;645657b6-2a8f-4f8e-93f8-849188483f07&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing details&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing details&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1cf9fb49-0ce7-409a-bf9d-e456b7c42449&quot;,&quot;parentUUID&quot;:&quot;645657b6-2a8f-4f8e-93f8-849188483f07&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing custom_section_begin&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing custom_section_begin&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;92864403-8c59-49ee-8847-0b165fd26449&quot;,&quot;parentUUID&quot;:&quot;645657b6-2a8f-4f8e-93f8-849188483f07&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing custom_section_end&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing custom_section_end&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;570b42d0-e499-4e41-97cd-ad1a2cb04e49&quot;,&quot;parentUUID&quot;:&quot;645657b6-2a8f-4f8e-93f8-849188483f07&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;62a88955-aa2c-4b36-bfd0-0c74de340417&quot;,&quot;cbf86591-1fda-4459-b629-708b345ecffb&quot;,&quot;1d8c53a9-148a-4a0d-969a-a075cc7ca375&quot;,&quot;d1aee279-df4f-428c-8118-f86db1bece52&quot;,&quot;b8aaaa2e-8f2b-4482-8445-b77b893dbd45&quot;,&quot;1cf9fb49-0ce7-409a-bf9d-e456b7c42449&quot;,&quot;92864403-8c59-49ee-8847-0b165fd26449&quot;,&quot;570b42d0-e499-4e41-97cd-ad1a2cb04e49&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;8b69c99e-a731-44f3-b2a4-9252dd6a2d59&quot;,&quot;title&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/documenter/doxygen.spec.ts&quot;,&quot;file&quot;:&quot;/tests/documenter/doxygen.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Testing author&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing author&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;281e778c-f6ae-48e7-ac66-b8978d59cec8&quot;,&quot;parentUUID&quot;:&quot;8b69c99e-a731-44f3-b2a4-9252dd6a2d59&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing version&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing version&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;54db5c40-ce2e-41e8-a9ff-7f233e0aa1eb&quot;,&quot;parentUUID&quot;:&quot;8b69c99e-a731-44f3-b2a4-9252dd6a2d59&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing project&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing project&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;3551c7dd-6440-487f-8b8e-3d4b78820d1b&quot;,&quot;parentUUID&quot;:&quot;8b69c99e-a731-44f3-b2a4-9252dd6a2d59&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing copyright&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing copyright&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;14fce999-dced-4137-bfee-1774bd8c2b8f&quot;,&quot;parentUUID&quot;:&quot;8b69c99e-a731-44f3-b2a4-9252dd6a2d59&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing brief&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing brief&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ecc42610-8aca-46ce-9261-c03825c059ab&quot;,&quot;parentUUID&quot;:&quot;8b69c99e-a731-44f3-b2a4-9252dd6a2d59&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing details&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing details&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;80b2e9da-65c4-4b9b-b23e-1e1cdaea4d58&quot;,&quot;parentUUID&quot;:&quot;8b69c99e-a731-44f3-b2a4-9252dd6a2d59&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing custom_section_begin&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing custom_section_begin&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ea8cbcd9-4c0a-4470-9e2c-81f5285caee1&quot;,&quot;parentUUID&quot;:&quot;8b69c99e-a731-44f3-b2a4-9252dd6a2d59&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing custom_section_end&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing custom_section_end&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;4f0aa231-145d-4db0-801b-e29bc4cda8aa&quot;,&quot;parentUUID&quot;:&quot;8b69c99e-a731-44f3-b2a4-9252dd6a2d59&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;281e778c-f6ae-48e7-ac66-b8978d59cec8&quot;,&quot;54db5c40-ce2e-41e8-a9ff-7f233e0aa1eb&quot;,&quot;3551c7dd-6440-487f-8b8e-3d4b78820d1b&quot;,&quot;14fce999-dced-4137-bfee-1774bd8c2b8f&quot;,&quot;ecc42610-8aca-46ce-9261-c03825c059ab&quot;,&quot;80b2e9da-65c4-4b9b-b23e-1e1cdaea4d58&quot;,&quot;ea8cbcd9-4c0a-4470-9e2c-81f5285caee1&quot;,&quot;4f0aa231-145d-4db0-801b-e29bc4cda8aa&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;a98773cd-028f-40e0-806d-37ef25c3d073&quot;,&quot;title&quot;:&quot;Check sections creator with html&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/documenter/section_creator.spec.ts&quot;,&quot;file&quot;:&quot;/tests/documenter/section_creator.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Title section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Title section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;title\&quot;;\nconst section = creator.get_title_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;fae0792d-75a1-42f9-a36f-2258dc8e35a7&quot;,&quot;parentUUID&quot;:&quot;a98773cd-028f-40e0-806d-37ef25c3d073&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Input section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Input section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;input\&quot;;\nconst file_path = \&quot;/example/of/sample.vhd\&quot;;\nconst section = creator.get_input_section(file_path, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;da7e7a51-e4bb-4a0a-9dbd-ee18ce38cdfa&quot;,&quot;parentUUID&quot;:&quot;a98773cd-028f-40e0-806d-37ef25c3d073&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Info section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Info section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;info\&quot;;\nconst section = creator.get_info_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2f73b255-4904-49a9-a144-c989ae5aab68&quot;,&quot;parentUUID&quot;:&quot;a98773cd-028f-40e0-806d-37ef25c3d073&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Diagram section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Diagram section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;pending&quot;,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:true,&quot;code&quot;:&quot;this.skip();\nconst section_name = \&quot;diagram\&quot;;\nconst svg_path = paht_lib.join(C_OUTPUT_BASE_PATH, &#x27;input_path.svg&#x27;);\nconst section = creator.get_diagram_section(hdl_element, configuration, svg_path);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, true);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;32968f0e-5db3-439b-adcd-a84d5ce5ec74&quot;,&quot;parentUUID&quot;:&quot;a98773cd-028f-40e0-806d-37ef25c3d073&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Custom begin section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Custom begin section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:118,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;custom_section_begin\&quot;;\nconst input_path = paht_lib.join(__dirname, &#x27;section_creator&#x27;, &#x27;helpers&#x27;, &#x27;input_path.vhd&#x27;);\nconst section = creator.get_custom_section(&#x27;custom_section_begin&#x27;, hdl_element, configuration, input_path);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;0edb5fa3-0f57-498d-bed3-20dd1b88fede&quot;,&quot;parentUUID&quot;:&quot;a98773cd-028f-40e0-806d-37ef25c3d073&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Custom end section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Custom end section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;custom_section_end\&quot;;\nconst input_path = paht_lib.join(__dirname, &#x27;section_creator&#x27;, &#x27;helpers&#x27;, &#x27;input_path.vhd&#x27;);\nconst section = creator.get_custom_section(&#x27;custom_section_end&#x27;, hdl_element, configuration, input_path);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;0e70e3c7-3994-4c65-8519-1c530d88e80b&quot;,&quot;parentUUID&quot;:&quot;a98773cd-028f-40e0-806d-37ef25c3d073&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Description section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Description section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:5,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;if (configuration.output_type === common_documenter.doc_output_type.MARKDOWN) {\n    this.skip();\n}\nconst section_name = \&quot;description\&quot;;\nconst section = creator.get_description_section(hdl_element, configuration, C_OUTPUT_BASE_PATH);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;46c1152e-da50-4610-b578-f60e0cf45204&quot;,&quot;parentUUID&quot;:&quot;a98773cd-028f-40e0-806d-37ef25c3d073&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Port section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Port section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:2,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;port\&quot;;\nconst section = creator.get_in_out_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5d60c15f-a370-4a3b-a9e1-b431c78f7310&quot;,&quot;parentUUID&quot;:&quot;a98773cd-028f-40e0-806d-37ef25c3d073&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Signal-constant section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Signal-constant section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;signal_constant\&quot;;\nconst section = creator.get_signal_constant_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;461b1704-3420-4734-90e8-2ea4d5d621d5&quot;,&quot;parentUUID&quot;:&quot;a98773cd-028f-40e0-806d-37ef25c3d073&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Process section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Process section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;process\&quot;;\nconst section = creator.get_process_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;78f2ad76-1e1b-4b2f-98f1-6343f5ba7c21&quot;,&quot;parentUUID&quot;:&quot;a98773cd-028f-40e0-806d-37ef25c3d073&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Function section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Function section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:2,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;function\&quot;;\nconst section = creator.get_function_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;70926749-98ab-4dca-a0bf-020b3ed673f1&quot;,&quot;parentUUID&quot;:&quot;a98773cd-028f-40e0-806d-37ef25c3d073&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Instantiation section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Instantiation section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;instantiation\&quot;;\nconst section = creator.get_instantiation_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b1bd004c-913f-464a-95ba-39232750942f&quot;,&quot;parentUUID&quot;:&quot;a98773cd-028f-40e0-806d-37ef25c3d073&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;fae0792d-75a1-42f9-a36f-2258dc8e35a7&quot;,&quot;da7e7a51-e4bb-4a0a-9dbd-ee18ce38cdfa&quot;,&quot;2f73b255-4904-49a9-a144-c989ae5aab68&quot;,&quot;0edb5fa3-0f57-498d-bed3-20dd1b88fede&quot;,&quot;0e70e3c7-3994-4c65-8519-1c530d88e80b&quot;,&quot;46c1152e-da50-4610-b578-f60e0cf45204&quot;,&quot;5d60c15f-a370-4a3b-a9e1-b431c78f7310&quot;,&quot;461b1704-3420-4734-90e8-2ea4d5d621d5&quot;,&quot;78f2ad76-1e1b-4b2f-98f1-6343f5ba7c21&quot;,&quot;70926749-98ab-4dca-a0bf-020b3ed673f1&quot;,&quot;b1bd004c-913f-464a-95ba-39232750942f&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[&quot;32968f0e-5db3-439b-adcd-a84d5ce5ec74&quot;],&quot;skipped&quot;:[],&quot;duration&quot;:133,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;1a0accf3-627e-4bcc-9b82-7a747e050064&quot;,&quot;title&quot;:&quot;Check sections creator with markdown&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/documenter/section_creator.spec.ts&quot;,&quot;file&quot;:&quot;/tests/documenter/section_creator.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Title section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Title section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;title\&quot;;\nconst section = creator.get_title_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ae2414e7-b2e0-43e9-a1b3-25b917d9e0aa&quot;,&quot;parentUUID&quot;:&quot;1a0accf3-627e-4bcc-9b82-7a747e050064&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Input section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Input section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;input\&quot;;\nconst file_path = \&quot;/example/of/sample.vhd\&quot;;\nconst section = creator.get_input_section(file_path, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;0d657940-40e9-41c5-86e2-3baf4551d555&quot;,&quot;parentUUID&quot;:&quot;1a0accf3-627e-4bcc-9b82-7a747e050064&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Info section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Info section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;info\&quot;;\nconst section = creator.get_info_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2616835b-81d2-4032-999a-508841732c96&quot;,&quot;parentUUID&quot;:&quot;1a0accf3-627e-4bcc-9b82-7a747e050064&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Diagram section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Diagram section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;pending&quot;,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:true,&quot;code&quot;:&quot;this.skip();\nconst section_name = \&quot;diagram\&quot;;\nconst svg_path = paht_lib.join(C_OUTPUT_BASE_PATH, &#x27;input_path.svg&#x27;);\nconst section = creator.get_diagram_section(hdl_element, configuration, svg_path);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, true);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;92e68877-a44f-4641-bf1f-d3f16d8f23f3&quot;,&quot;parentUUID&quot;:&quot;1a0accf3-627e-4bcc-9b82-7a747e050064&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Custom begin section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Custom begin section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;custom_section_begin\&quot;;\nconst input_path = paht_lib.join(__dirname, &#x27;section_creator&#x27;, &#x27;helpers&#x27;, &#x27;input_path.vhd&#x27;);\nconst section = creator.get_custom_section(&#x27;custom_section_begin&#x27;, hdl_element, configuration, input_path);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;eabe8080-dffe-41fe-8b60-93ad9e536c76&quot;,&quot;parentUUID&quot;:&quot;1a0accf3-627e-4bcc-9b82-7a747e050064&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Custom end section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Custom end section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;custom_section_end\&quot;;\nconst input_path = paht_lib.join(__dirname, &#x27;section_creator&#x27;, &#x27;helpers&#x27;, &#x27;input_path.vhd&#x27;);\nconst section = creator.get_custom_section(&#x27;custom_section_end&#x27;, hdl_element, configuration, input_path);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2e6b8374-513c-4da3-9067-c3f8b3a0a6ef&quot;,&quot;parentUUID&quot;:&quot;1a0accf3-627e-4bcc-9b82-7a747e050064&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Description section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Description section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;pending&quot;,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:true,&quot;code&quot;:&quot;if (configuration.output_type === common_documenter.doc_output_type.MARKDOWN) {\n    this.skip();\n}\nconst section_name = \&quot;description\&quot;;\nconst section = creator.get_description_section(hdl_element, configuration, C_OUTPUT_BASE_PATH);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;20c33952-a0d5-4b0f-ba09-0455616c8c8b&quot;,&quot;parentUUID&quot;:&quot;1a0accf3-627e-4bcc-9b82-7a747e050064&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Port section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Port section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;port\&quot;;\nconst section = creator.get_in_out_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;44d96883-ecb3-422f-bdee-ada9af28ba51&quot;,&quot;parentUUID&quot;:&quot;1a0accf3-627e-4bcc-9b82-7a747e050064&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Signal-constant section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Signal-constant section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;signal_constant\&quot;;\nconst section = creator.get_signal_constant_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c741b79d-d664-406e-8122-396d57a9fe04&quot;,&quot;parentUUID&quot;:&quot;1a0accf3-627e-4bcc-9b82-7a747e050064&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Process section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Process section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;process\&quot;;\nconst section = creator.get_process_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;3676ebd2-f2c3-47aa-bc22-f1a34bfb756e&quot;,&quot;parentUUID&quot;:&quot;1a0accf3-627e-4bcc-9b82-7a747e050064&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Function section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Function section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;function\&quot;;\nconst section = creator.get_function_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;69c56db8-57ab-4c75-a40a-e1fe8ecebd01&quot;,&quot;parentUUID&quot;:&quot;1a0accf3-627e-4bcc-9b82-7a747e050064&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Instantiation section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Instantiation section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;instantiation\&quot;;\nconst section = creator.get_instantiation_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;dfc71f95-35a9-41db-9bd9-4f521051e5d0&quot;,&quot;parentUUID&quot;:&quot;1a0accf3-627e-4bcc-9b82-7a747e050064&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;ae2414e7-b2e0-43e9-a1b3-25b917d9e0aa&quot;,&quot;0d657940-40e9-41c5-86e2-3baf4551d555&quot;,&quot;2616835b-81d2-4032-999a-508841732c96&quot;,&quot;eabe8080-dffe-41fe-8b60-93ad9e536c76&quot;,&quot;2e6b8374-513c-4da3-9067-c3f8b3a0a6ef&quot;,&quot;44d96883-ecb3-422f-bdee-ada9af28ba51&quot;,&quot;c741b79d-d664-406e-8122-396d57a9fe04&quot;,&quot;3676ebd2-f2c3-47aa-bc22-f1a34bfb756e&quot;,&quot;69c56db8-57ab-4c75-a40a-e1fe8ecebd01&quot;,&quot;dfc71f95-35a9-41db-9bd9-4f521051e5d0&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[&quot;92e68877-a44f-4641-bf1f-d3f16d8f23f3&quot;,&quot;20c33952-a0d5-4b0f-ba09-0455616c8c8b&quot;],&quot;skipped&quot;:[],&quot;duration&quot;:7,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;bef12d91-0fd1-454a-9b36-f2c869fc3a1d&quot;,&quot;title&quot;:&quot;Check standalone VHDL formatter&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/formatter/formatter.spec.ts&quot;,&quot;file&quot;:&quot;/tests/formatter/formatter.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check align comments true, indentation and keyworks lowercase&quot;,&quot;fullTitle&quot;:&quot;Check standalone VHDL formatter Check align comments true, indentation and keyworks lowercase&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:29,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 0;\nconst options = {\n    remove_comments: false,\n    remove_asserts: false,\n    remove_report: false,\n    check_alias: false,\n    align_comments: true,\n    sign_align_settings: {\n        is_regional: true,\n        is_all: true,\n        mode: common.ALIGN_MODE.LOCAL,\n        keyWords: [\&quot;FUNCTION\&quot;, \&quot;IMPURE FUNCTION\&quot;, \&quot;GENERIC\&quot;, \&quot;PORT\&quot;, \&quot;PROCEDURE\&quot;]\n    },\n    keyword_case: common.LETTER_CASE.LOWERCASE,\n    type_name_case: common.LETTER_CASE.LOWERCASE,\n    indentation: \&quot;    \&quot;,\n    new_line_settings: {\n        new_line_after: [\&quot;;\&quot;, \&quot;then\&quot;],\n        no_new_line_after: []\n    },\n    end_of_line: \&quot;\\n\&quot;\n};\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;64948d5a-fa76-4ab0-b45f-3214519b7586&quot;,&quot;parentUUID&quot;:&quot;bef12d91-0fd1-454a-9b36-f2c869fc3a1d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check align comments false, indentation and keyworks uppercase&quot;,&quot;fullTitle&quot;:&quot;Check standalone VHDL formatter Check align comments false, indentation and keyworks uppercase&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:3,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 1;\nconst options = {\n    remove_comments: false,\n    remove_asserts: false,\n    remove_report: false,\n    check_alias: false,\n    align_comments: false,\n    sign_align_settings: {\n        is_regional: true,\n        is_all: true,\n        mode: common.ALIGN_MODE.LOCAL,\n        keyWords: [\&quot;FUNCTION\&quot;, \&quot;IMPURE FUNCTION\&quot;, \&quot;GENERIC\&quot;, \&quot;PORT\&quot;, \&quot;PROCEDURE\&quot;]\n    },\n    keyword_case: common.LETTER_CASE.UPPERCASE,\n    type_name_case: common.LETTER_CASE.UPPERCASE,\n    indentation: \&quot;      \&quot;,\n    new_line_settings: {\n        new_line_after: [\&quot;;\&quot;, \&quot;then\&quot;],\n        no_new_line_after: []\n    },\n    end_of_line: \&quot;\\n\&quot;\n};\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;12b5be94-88db-4028-af36-b355a19a8493&quot;,&quot;parentUUID&quot;:&quot;bef12d91-0fd1-454a-9b36-f2c869fc3a1d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;64948d5a-fa76-4ab0-b45f-3214519b7586&quot;,&quot;12b5be94-88db-4028-af36-b355a19a8493&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:32,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;92f21d95-b087-4a4d-90e1-f7eabd785e05&quot;,&quot;title&quot;:&quot;Check istyle formatter&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/formatter/formatter.spec.ts&quot;,&quot;file&quot;:&quot;/tests/formatter/formatter.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check ansi with indent = 2&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check ansi with indent = 2&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:20,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index;\nconst options = { style: style_inst, indent_size: 2 };\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d9a43699-9b61-492f-8b65-d5c780ae9235&quot;,&quot;parentUUID&quot;:&quot;92f21d95-b087-4a4d-90e1-f7eabd785e05&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check kr with indent = 2&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check kr with indent = 2&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:13,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index;\nconst options = { style: style_inst, indent_size: 2 };\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;56fd51fd-b8f9-4c73-b422-2a6356c2288c&quot;,&quot;parentUUID&quot;:&quot;92f21d95-b087-4a4d-90e1-f7eabd785e05&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check gnu with indent = 2&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check gnu with indent = 2&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:12,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index;\nconst options = { style: style_inst, indent_size: 2 };\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d8e7de07-e6bc-4d97-ae33-c4261708a721&quot;,&quot;parentUUID&quot;:&quot;92f21d95-b087-4a4d-90e1-f7eabd785e05&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check onlyindent with indent = 2&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check onlyindent with indent = 2&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:12,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index;\nconst options = { style: style_inst, indent_size: 2 };\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;69a800b9-f30c-44f1-8d1b-e6a2c9db1c00&quot;,&quot;parentUUID&quot;:&quot;92f21d95-b087-4a4d-90e1-f7eabd785e05&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check ansi with indent = 6&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check ansi with indent = 6&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:12,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index + style_list.length;\nconst options = { style: style_inst, indent_size: 6 };\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8b73b301-a8bd-457b-92f4-2a132ff50ba3&quot;,&quot;parentUUID&quot;:&quot;92f21d95-b087-4a4d-90e1-f7eabd785e05&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check kr with indent = 6&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check kr with indent = 6&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:11,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index + style_list.length;\nconst options = { style: style_inst, indent_size: 6 };\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;94a33fc7-2756-4c1a-8bac-0ced56fdc8ae&quot;,&quot;parentUUID&quot;:&quot;92f21d95-b087-4a4d-90e1-f7eabd785e05&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check gnu with indent = 6&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check gnu with indent = 6&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:12,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index + style_list.length;\nconst options = { style: style_inst, indent_size: 6 };\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;6042628a-d15a-45d1-9500-e65029955333&quot;,&quot;parentUUID&quot;:&quot;92f21d95-b087-4a4d-90e1-f7eabd785e05&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check onlyindent with indent = 6&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check onlyindent with indent = 6&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:12,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index + style_list.length;\nconst options = { style: style_inst, indent_size: 6 };\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9cc74070-8f10-4bda-a1fb-851e3ccf7a1a&quot;,&quot;parentUUID&quot;:&quot;92f21d95-b087-4a4d-90e1-f7eabd785e05&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;d9a43699-9b61-492f-8b65-d5c780ae9235&quot;,&quot;56fd51fd-b8f9-4c73-b422-2a6356c2288c&quot;,&quot;d8e7de07-e6bc-4d97-ae33-c4261708a721&quot;,&quot;69a800b9-f30c-44f1-8d1b-e6a2c9db1c00&quot;,&quot;8b73b301-a8bd-457b-92f4-2a132ff50ba3&quot;,&quot;94a33fc7-2756-4c1a-8bac-0ced56fdc8ae&quot;,&quot;6042628a-d15a-45d1-9500-e65029955333&quot;,&quot;9cc74070-8f10-4bda-a1fb-851e3ccf7a1a&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:104,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;40e68e0d-84ac-4516-b376-df23eaa75453&quot;,&quot;title&quot;:&quot;Check s3sv formatter&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/formatter/formatter.spec.ts&quot;,&quot;file&quot;:&quot;/tests/formatter/formatter.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check config 0&quot;,&quot;fullTitle&quot;:&quot;Check s3sv formatter Check config 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:194,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 0;\nconst options = {\n    python3_path: \&quot;\&quot;,\n    use_tabs: false,\n    indent_size: 2,\n    one_bind_per_line: true,\n    one_decl_per_line: true\n};\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e0499bea-831d-47f3-8a72-204fc45e0cc4&quot;,&quot;parentUUID&quot;:&quot;40e68e0d-84ac-4516-b376-df23eaa75453&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check config 1&quot;,&quot;fullTitle&quot;:&quot;Check s3sv formatter Check config 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:160,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 1;\nconst options = {\n    python3_path: \&quot;\&quot;,\n    use_tabs: true,\n    indent_size: 4,\n    one_bind_per_line: true,\n    one_decl_per_line: true\n};\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5fa2a316-639e-4bf4-9b54-134b31adfc09&quot;,&quot;parentUUID&quot;:&quot;40e68e0d-84ac-4516-b376-df23eaa75453&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check config 2 and bad python3 path&quot;,&quot;fullTitle&quot;:&quot;Check s3sv formatter Check config 2 and bad python3 path&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:165,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 2;\nconst options = {\n    python3_path: \&quot;asdf\&quot;,\n    use_tabs: true,\n    indent_size: 2,\n    one_bind_per_line: false,\n    one_decl_per_line: true\n};\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8caa29b5-e3c1-4d1e-bace-d82590c81ac0&quot;,&quot;parentUUID&quot;:&quot;40e68e0d-84ac-4516-b376-df23eaa75453&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;e0499bea-831d-47f3-8a72-204fc45e0cc4&quot;,&quot;5fa2a316-639e-4bf4-9b54-134b31adfc09&quot;,&quot;8caa29b5-e3c1-4d1e-bace-d82590c81ac0&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:519,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;7cf06138-194e-43ae-a261-2882f5ff7990&quot;,&quot;title&quot;:&quot;Check FSM for vhdl&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/fsm.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/fsm.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Normal&quot;,&quot;fullTitle&quot;:&quot;Check FSM for vhdl Normal&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:128,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 0;\nawait parse_fsm(lang_inst, test_index);\ncheck_test(test_index, lang_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c275358b-5012-43ec-a91b-11a1e96e813a&quot;,&quot;parentUUID&quot;:&quot;7cf06138-194e-43ae-a261-2882f5ff7990&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;c275358b-5012-43ec-a91b-11a1e96e813a&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:128,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;224e17f2-897a-4d3e-b0ee-3d634e29291e&quot;,&quot;title&quot;:&quot;Check FSM for verilog&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/fsm.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/fsm.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Normal&quot;,&quot;fullTitle&quot;:&quot;Check FSM for verilog Normal&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:408,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 0;\nawait parse_fsm(lang_inst, test_index);\ncheck_test(test_index, lang_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;053a252f-a557-4892-8cc3-ac5bb600910d&quot;,&quot;parentUUID&quot;:&quot;224e17f2-897a-4d3e-b0ee-3d634e29291e&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;053a252f-a557-4892-8cc3-ac5bb600910d&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:408,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;57be3746-a0a5-4a1e-95c8-fe3849d29678&quot;,&quot;title&quot;:&quot;Check entity Verilog&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[],&quot;suites&quot;:[{&quot;uuid&quot;:&quot;b1a09beb-e28e-4991-b57f-24dd81f92e94&quot;,&quot;title&quot;:&quot;Check entity.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check entity.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check entity. \&quot;before all\&quot; hook in \&quot;Check entity.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:223,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e5a7cac5-d138-420f-8f53-3e1bb72b40da&quot;,&quot;parentUUID&quot;:&quot;b1a09beb-e28e-4991-b57f-24dd81f92e94&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check name&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check entity. Check name&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.name, &#x27;test_entity_name&#x27;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;70803a4c-c570-40c0-b15e-f1a3fef3c5db&quot;,&quot;parentUUID&quot;:&quot;b1a09beb-e28e-4991-b57f-24dd81f92e94&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check type is entity&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check entity. Check type is entity&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.get_hdl_type(), common.TYPE_HDL_ELEMENT.ENTITY);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;531e1d71-e5c5-412c-b273-a545c20d3247&quot;,&quot;parentUUID&quot;:&quot;b1a09beb-e28e-4991-b57f-24dd81f92e94&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;70803a4c-c570-40c0-b15e-f1a3fef3c5db&quot;,&quot;531e1d71-e5c5-412c-b273-a545c20d3247&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;e1890f2f-826d-4292-8c09-da60a4adf02d&quot;,&quot;title&quot;:&quot;Check generic.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check generic.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check generic. \&quot;before all\&quot; hook in \&quot;Check generic.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:244,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_generic_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1c2a2290-214c-4b63-9635-d0dc4558a517&quot;,&quot;parentUUID&quot;:&quot;e1890f2f-826d-4292-8c09-da60a4adf02d&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check generic. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;a\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: \&quot;8\&quot;,\n    type: \&quot;\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8d6a9b19-313e-4775-b1f3-d22c421e1d69&quot;,&quot;parentUUID&quot;:&quot;e1890f2f-826d-4292-8c09-da60a4adf02d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check with default value&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check generic. Check with default value&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;b\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: \&quot;9\&quot;,\n    type: \&quot;\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1ae12dc0-f0a7-409e-bc9c-d977f2b309a5&quot;,&quot;parentUUID&quot;:&quot;e1890f2f-826d-4292-8c09-da60a4adf02d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multiple declarations and default value in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check generic. Check multiple declarations and default value in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;c\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: \&quot;10\&quot;,\n    type: \&quot;\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;184e564c-50ef-48c0-a472-b34a8e05a1e0&quot;,&quot;parentUUID&quot;:&quot;e1890f2f-826d-4292-8c09-da60a4adf02d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multiple declarations and default value in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check generic. Check multiple declarations and default value in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[3];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;d\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: \&quot;11\&quot;,\n    type: \&quot;\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;54747c46-e5c1-41f7-80c0-6229dbaa4590&quot;,&quot;parentUUID&quot;:&quot;e1890f2f-826d-4292-8c09-da60a4adf02d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;8d6a9b19-313e-4775-b1f3-d22c421e1d69&quot;,&quot;1ae12dc0-f0a7-409e-bc9c-d977f2b309a5&quot;,&quot;184e564c-50ef-48c0-a472-b34a8e05a1e0&quot;,&quot;54747c46-e5c1-41f7-80c0-6229dbaa4590&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;f34416a0-06d2-497f-bbea-df83ac592404&quot;,&quot;title&quot;:&quot;Check port.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check port.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. \&quot;before all\&quot; hook in \&quot;Check port.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:214,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_port_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;013d80b6-a819-4685-8f66-26c7f1b9d029&quot;,&quot;parentUUID&quot;:&quot;f34416a0-06d2-497f-bbea-df83ac592404&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check input port&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check input port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;e\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;input\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;11ccc786-cc5e-488d-b54f-384d3d6ac6f1&quot;,&quot;parentUUID&quot;:&quot;f34416a0-06d2-497f-bbea-df83ac592404&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check output port&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check output port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;f\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;output\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ee0fffe5-40e2-42da-92ca-cdbe0f0478a9&quot;,&quot;parentUUID&quot;:&quot;f34416a0-06d2-497f-bbea-df83ac592404&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check input reg port&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check input reg port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;g\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;input\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e9d7c13a-f6ae-479f-98b5-e50e0926ac84&quot;,&quot;parentUUID&quot;:&quot;f34416a0-06d2-497f-bbea-df83ac592404&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check input wire port&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check input wire port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[3];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;h\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;input\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;wire\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;df5e7496-64a4-401e-95ac-ac49444a040e&quot;,&quot;parentUUID&quot;:&quot;f34416a0-06d2-497f-bbea-df83ac592404&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check input multiple reg array 0&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check input multiple reg array 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[4];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;i\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;input\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;[7:0]\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a589da1f-0c90-4dcf-86b6-339396ac669d&quot;,&quot;parentUUID&quot;:&quot;f34416a0-06d2-497f-bbea-df83ac592404&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check input multiple reg array 1&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check input multiple reg array 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;pending&quot;,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:true,&quot;code&quot;:&quot;this.skip();\nconst actual = element_array[5];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;j\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;input\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;[7:0]\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b879eaba-f968-4c49-b96c-e1b973b9583c&quot;,&quot;parentUUID&quot;:&quot;f34416a0-06d2-497f-bbea-df83ac592404&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check input wire array&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check input wire array&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[6];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;k\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;input\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;wire [9:0]\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ba25f93b-90e5-41ef-8cc0-19a1fb973a88&quot;,&quot;parentUUID&quot;:&quot;f34416a0-06d2-497f-bbea-df83ac592404&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check output wire array&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check output wire array&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[7];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;l\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;output\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;wire [9:0]\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;890cd4ab-7e02-4c4c-a094-d86f42e5db09&quot;,&quot;parentUUID&quot;:&quot;f34416a0-06d2-497f-bbea-df83ac592404&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;11ccc786-cc5e-488d-b54f-384d3d6ac6f1&quot;,&quot;ee0fffe5-40e2-42da-92ca-cdbe0f0478a9&quot;,&quot;e9d7c13a-f6ae-479f-98b5-e50e0926ac84&quot;,&quot;df5e7496-64a4-401e-95ac-ac49444a040e&quot;,&quot;a589da1f-0c90-4dcf-86b6-339396ac669d&quot;,&quot;ba25f93b-90e5-41ef-8cc0-19a1fb973a88&quot;,&quot;890cd4ab-7e02-4c4c-a094-d86f42e5db09&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[&quot;b879eaba-f968-4c49-b96c-e1b973b9583c&quot;],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;999a008b-d93a-4da7-9ff6-a340747e5db1&quot;,&quot;title&quot;:&quot;Check signal.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check signal.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check signal. \&quot;before all\&quot; hook in \&quot;Check signal.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:250,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_signal_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;7e4ec893-6752-4544-a72b-37d6e26a6bf9&quot;,&quot;parentUUID&quot;:&quot;999a008b-d93a-4da7-9ff6-a340747e5db1&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check signal. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;m\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;wire\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;cbf3baac-70b7-40f9-829e-d690b0bb8f60&quot;,&quot;parentUUID&quot;:&quot;999a008b-d93a-4da7-9ff6-a340747e5db1&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check signal. Check multimple declaration in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;n\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;wire\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2b542e23-0999-4156-853e-148d70ee8227&quot;,&quot;parentUUID&quot;:&quot;999a008b-d93a-4da7-9ff6-a340747e5db1&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check signal. Check multimple declaration in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;p\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;wire\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5c4b59ef-bda3-447b-9028-db7d280bfe70&quot;,&quot;parentUUID&quot;:&quot;999a008b-d93a-4da7-9ff6-a340747e5db1&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check array&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check signal. Check array&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[3];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;q\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;reg [1:0]\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c0491450-3124-4a34-adbf-9d51bb9134f6&quot;,&quot;parentUUID&quot;:&quot;999a008b-d93a-4da7-9ff6-a340747e5db1&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;cbf3baac-70b7-40f9-829e-d690b0bb8f60&quot;,&quot;2b542e23-0999-4156-853e-148d70ee8227&quot;,&quot;5c4b59ef-bda3-447b-9028-db7d280bfe70&quot;,&quot;c0491450-3124-4a34-adbf-9d51bb9134f6&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;64c2360f-b7fb-4b8f-a601-bb546c0da9e6&quot;,&quot;title&quot;:&quot;Check constant.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check constant. \&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:212,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_constant_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b961e1bc-0aee-4be7-8ed1-c81b2233c6b5&quot;,&quot;parentUUID&quot;:&quot;64c2360f-b7fb-4b8f-a601-bb546c0da9e6&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check constant. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;r\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    default_value: \&quot;2\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;6a1ffd4e-e6e7-4896-8caa-e72e1efe6f80&quot;,&quot;parentUUID&quot;:&quot;64c2360f-b7fb-4b8f-a601-bb546c0da9e6&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;6a1ffd4e-e6e7-4896-8caa-e72e1efe6f80&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;35d09256-926e-43b1-8966-1fccbfc79476&quot;,&quot;title&quot;:&quot;Check function.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check function. \&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:258,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_function_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;11344d13-bb24-453f-8689-abe78c36eb9f&quot;,&quot;parentUUID&quot;:&quot;35d09256-926e-43b1-8966-1fccbfc79476&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check with arguments and return&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check function. Check with arguments and return&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.FUNCTION,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;sum\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    arguments: \&quot;(input [7:0] a, b;)\&quot;,\n    return: \&quot;return ([7:0])\&quot;\n};\ncheck_function(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a89dbd6e-06d4-46da-a00e-20dac1cdb710&quot;,&quot;parentUUID&quot;:&quot;35d09256-926e-43b1-8966-1fccbfc79476&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;a89dbd6e-06d4-46da-a00e-20dac1cdb710&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;0e679b22-e875-490b-b176-bddb68c889a1&quot;,&quot;title&quot;:&quot;Check always.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check always.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check always. \&quot;before all\&quot; hook in \&quot;Check always.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:287,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_process_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;db400b91-8b86-45e1-8351-fbe91288cb19&quot;,&quot;parentUUID&quot;:&quot;0e679b22-e875-490b-b176-bddb68c889a1&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check always with sensitive list and label&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check always. Check always with sensitive list and label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PROCESS,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;label_0\&quot;,\n        description: \&quot;\&quot;\n    },\n    sens_list: \&quot;@(posedge a)\&quot;,\n    type: \&quot;always\&quot;\n};\ncheck_process(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;4af537f3-88cc-4930-af7a-ce4d5d1ed29a&quot;,&quot;parentUUID&quot;:&quot;0e679b22-e875-490b-b176-bddb68c889a1&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check always_comb without sensitive list and label&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check always. Check always_comb without sensitive list and label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PROCESS,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;unnamed\&quot;,\n        description: \&quot;\&quot;\n    },\n    sens_list: \&quot;\&quot;,\n    type: \&quot;always_comb\&quot;\n};\ncheck_process(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f884b0fc-0008-4e4d-ac6d-b4caae2b5dbe&quot;,&quot;parentUUID&quot;:&quot;0e679b22-e875-490b-b176-bddb68c889a1&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check always_ff without sensitive list and with label&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check always. Check always_ff without sensitive list and with label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PROCESS,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;label_1\&quot;,\n        description: \&quot;\&quot;\n    },\n    sens_list: \&quot;\&quot;,\n    type: \&quot;always_ff\&quot;\n};\ncheck_process(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f1e73438-57af-486c-8c93-b856ee3e88ab&quot;,&quot;parentUUID&quot;:&quot;0e679b22-e875-490b-b176-bddb68c889a1&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check always_latch without sensitive list and label&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check always. Check always_latch without sensitive list and label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[3];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PROCESS,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;unnamed\&quot;,\n        description: \&quot;\&quot;\n    },\n    sens_list: \&quot;\&quot;,\n    type: \&quot;always_latch\&quot;\n};\ncheck_process(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ef0954f9-dba4-40d8-bccc-325f911158e2&quot;,&quot;parentUUID&quot;:&quot;0e679b22-e875-490b-b176-bddb68c889a1&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;4af537f3-88cc-4930-af7a-ce4d5d1ed29a&quot;,&quot;f884b0fc-0008-4e4d-ac6d-b4caae2b5dbe&quot;,&quot;f1e73438-57af-486c-8c93-b856ee3e88ab&quot;,&quot;ef0954f9-dba4-40d8-bccc-325f911158e2&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;7b80a33b-f460-464d-93ed-4939c30bc8c2&quot;,&quot;title&quot;:&quot;Check instantiation.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check instantiation.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check instantiation. \&quot;before all\&quot; hook in \&quot;Check instantiation.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:335,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_instantiation_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;24550eed-3961-4cfc-9b71-beaae64ffe98&quot;,&quot;parentUUID&quot;:&quot;7b80a33b-f460-464d-93ed-4939c30bc8c2&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check with label&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check instantiation. Check with label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.INSTANTIATION,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;test_entity_name_dut\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;test_entity_name\&quot;\n};\ncheck_instantiation(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b0f0f2f8-efb0-4468-9532-1472f1eaaaa6&quot;,&quot;parentUUID&quot;:&quot;7b80a33b-f460-464d-93ed-4939c30bc8c2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;b0f0f2f8-efb0-4468-9532-1472f1eaaaa6&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000}],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;4978b7c8-0bbe-4579-8beb-6dae58d7265c&quot;,&quot;title&quot;:&quot;Check interface declaration Verilog&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_interface.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_interface.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[],&quot;suites&quot;:[{&quot;uuid&quot;:&quot;eb040173-3e83-4ac4-b456-e0147ba4d40c&quot;,&quot;title&quot;:&quot;Check global.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_interface.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_interface.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check global.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check global. \&quot;before all\&quot; hook in \&quot;Check global.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:229,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1cb3bc7a-a336-425a-8f4c-2e3d35e4d267&quot;,&quot;parentUUID&quot;:&quot;eb040173-3e83-4ac4-b456-e0147ba4d40c&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check name&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check global. Check name&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.name, &#x27;&#x27;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a5b83d62-5350-4ee3-a4d5-0e6806f32dad&quot;,&quot;parentUUID&quot;:&quot;eb040173-3e83-4ac4-b456-e0147ba4d40c&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check type is interface declaration&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check global. Check type is interface declaration&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.get_hdl_type(), common.TYPE_HDL_ELEMENT.INTERFACE_DECLARATION);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ebfd3234-8172-4770-ad61-cd2b43c4e22b&quot;,&quot;parentUUID&quot;:&quot;eb040173-3e83-4ac4-b456-e0147ba4d40c&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;a5b83d62-5350-4ee3-a4d5-0e6806f32dad&quot;,&quot;ebfd3234-8172-4770-ad61-cd2b43c4e22b&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;409960ce-80a2-4153-ac43-9c0df5f479bd&quot;,&quot;title&quot;:&quot;Check interfaces.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_interface.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_interface.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check interfaces.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check interfaces. \&quot;before all\&quot; hook in \&quot;Check interfaces.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:328,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_interface_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2ad7b97a-2e0b-4951-aca6-41eb1d28a855&quot;,&quot;parentUUID&quot;:&quot;409960ce-80a2-4153-ac43-9c0df5f479bd&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check interface 0&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check interfaces. Check interface 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;check_interface(element_array[0], \&quot;interface_0\&quot;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9847f55e-1107-498e-94ff-7088d737d340&quot;,&quot;parentUUID&quot;:&quot;409960ce-80a2-4153-ac43-9c0df5f479bd&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check interface 1&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check interfaces. Check interface 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;check_interface(element_array[1], \&quot;interface_1\&quot;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f75604c8-5aba-48ad-82c6-95c96cd075da&quot;,&quot;parentUUID&quot;:&quot;409960ce-80a2-4153-ac43-9c0df5f479bd&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;9847f55e-1107-498e-94ff-7088d737d340&quot;,&quot;f75604c8-5aba-48ad-82c6-95c96cd075da&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;b0a1eafa-1486-4025-9afa-e8b68e30a97a&quot;,&quot;title&quot;:&quot;Check type.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_interface.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_interface.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check type. \&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:240,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_type_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1094b51c-e0bc-4c8c-92ea-173690c48261&quot;,&quot;parentUUID&quot;:&quot;b0a1eafa-1486-4025-9afa-e8b68e30a97a&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check type. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst logic_item_0 = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.LOGIC,\n    info: {\n        position: {\n            line: 9,\n            column: 0\n        },\n        name: \&quot;l_0\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;logic\&quot;\n};\nconst logic_item_1 = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.LOGIC,\n    info: {\n        position: {\n            line: 10,\n            column: 0\n        },\n        name: \&quot;l_1\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;logic\&quot;\n};\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.TYPE,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;slot_t\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    logic: [logic_item_0, logic_item_1]\n};\ncheck_type(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a507a3a2-4813-44b5-9971-17e7c7be0ade&quot;,&quot;parentUUID&quot;:&quot;b0a1eafa-1486-4025-9afa-e8b68e30a97a&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;a507a3a2-4813-44b5-9971-17e7c7be0ade&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000}],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;8f6362ab-f5e9-4ff7-a400-4ecf2f6d79bb&quot;,&quot;title&quot;:&quot;Check package Verilog&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[],&quot;suites&quot;:[{&quot;uuid&quot;:&quot;c969c4a4-f1b5-408c-b8ec-df462e9f644c&quot;,&quot;title&quot;:&quot;Check package.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check package.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check package. \&quot;before all\&quot; hook in \&quot;Check package.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:317,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a6ee024a-837a-400b-a073-446146ad07f8&quot;,&quot;parentUUID&quot;:&quot;c969c4a4-f1b5-408c-b8ec-df462e9f644c&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check name&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check package. Check name&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.name, &#x27;test_pkg&#x27;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ab717b56-d840-45bb-a50d-5a0ce07c65f2&quot;,&quot;parentUUID&quot;:&quot;c969c4a4-f1b5-408c-b8ec-df462e9f644c&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check type is package&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check package. Check type is package&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.get_hdl_type(), common.TYPE_HDL_ELEMENT.PACKAGE);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9d13a4fe-0a61-42b6-ac8d-648636a25419&quot;,&quot;parentUUID&quot;:&quot;c969c4a4-f1b5-408c-b8ec-df462e9f644c&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;ab717b56-d840-45bb-a50d-5a0ce07c65f2&quot;,&quot;9d13a4fe-0a61-42b6-ac8d-648636a25419&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;a1a00d98-aae0-4ffc-8984-f1038340841a&quot;,&quot;title&quot;:&quot;Check constant.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check constant. \&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:254,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_constant_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;518d9b07-8893-41dd-89f3-d54da16f6ea9&quot;,&quot;parentUUID&quot;:&quot;a1a00d98-aae0-4ffc-8984-f1038340841a&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check constant. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;a\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    default_value: \&quot;8\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;fb203f71-defb-496f-8e30-453d62cf869b&quot;,&quot;parentUUID&quot;:&quot;a1a00d98-aae0-4ffc-8984-f1038340841a&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check constant. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;b\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    default_value: \&quot;9\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;afc7a511-6791-48d5-b5ec-ac3f12bf9506&quot;,&quot;parentUUID&quot;:&quot;a1a00d98-aae0-4ffc-8984-f1038340841a&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check constant. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;c\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    default_value: \&quot;10\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2251f935-5264-4b05-8357-b3ecb071ae79&quot;,&quot;parentUUID&quot;:&quot;a1a00d98-aae0-4ffc-8984-f1038340841a&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;fb203f71-defb-496f-8e30-453d62cf869b&quot;,&quot;afc7a511-6791-48d5-b5ec-ac3f12bf9506&quot;,&quot;2251f935-5264-4b05-8357-b3ecb071ae79&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;b6c0cba3-139d-4f41-9804-96f4b642a536&quot;,&quot;title&quot;:&quot;Check function.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check function. \&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:316,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_function_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f56aa927-1f8f-4e0f-abf5-8081890245b9&quot;,&quot;parentUUID&quot;:&quot;b6c0cba3-139d-4f41-9804-96f4b642a536&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check with arguments and return&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check function. Check with arguments and return&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.FUNCTION,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;sum\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    arguments: \&quot;(input [7:0] a, b;)\&quot;,\n    return: \&quot;return ([7:0])\&quot;\n};\ncheck_function(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;76f87d44-01c7-4aa4-852c-785fa04cabbf&quot;,&quot;parentUUID&quot;:&quot;b6c0cba3-139d-4f41-9804-96f4b642a536&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;76f87d44-01c7-4aa4-852c-785fa04cabbf&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;cdde4ae4-261d-4da7-bf6d-7d71a7f004da&quot;,&quot;title&quot;:&quot;Check type.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check type. \&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:269,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_type_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;cb5a6aba-3a66-4e01-9791-431e6f0ee1d1&quot;,&quot;parentUUID&quot;:&quot;cdde4ae4-261d-4da7-bf6d-7d71a7f004da&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check type. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.TYPE,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;op_list\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;enum {ADD, SUB}\&quot;,\n    logic: []\n};\ncheck_type(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ce8673fe-7cc8-416a-966d-48e6107a4eb5&quot;,&quot;parentUUID&quot;:&quot;cdde4ae4-261d-4da7-bf6d-7d71a7f004da&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check type. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.TYPE,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;port_t\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;struct {logic [4:0] a, b; logic [9:0] m;}\&quot;,\n    logic: []\n};\ncheck_type(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;79f580f1-b087-4883-a8dd-25437e5cd893&quot;,&quot;parentUUID&quot;:&quot;cdde4ae4-261d-4da7-bf6d-7d71a7f004da&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;ce8673fe-7cc8-416a-966d-48e6107a4eb5&quot;,&quot;79f580f1-b087-4883-a8dd-25437e5cd893&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000}],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;809907bc-96cd-408b-99f9-2c55d12b125d&quot;,&quot;title&quot;:&quot;Check entity VHDL&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[],&quot;suites&quot;:[{&quot;uuid&quot;:&quot;bc67002a-db8a-4066-8e82-6a84239b3af4&quot;,&quot;title&quot;:&quot;Check entity.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check entity.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check entity. \&quot;before all\&quot; hook in \&quot;Check entity.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:24,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;27d0996d-eb4c-4824-b6af-5fece381a56a&quot;,&quot;parentUUID&quot;:&quot;bc67002a-db8a-4066-8e82-6a84239b3af4&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check name&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check entity. Check name&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.name, &#x27;test_entity_name&#x27;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;4329cb85-7746-4b41-addb-d99feebf2d50&quot;,&quot;parentUUID&quot;:&quot;bc67002a-db8a-4066-8e82-6a84239b3af4&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check type is entity&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check entity. Check type is entity&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.get_hdl_type(), common.TYPE_HDL_ELEMENT.ENTITY);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d1ac9b93-879f-43aa-8457-58da0e54b373&quot;,&quot;parentUUID&quot;:&quot;bc67002a-db8a-4066-8e82-6a84239b3af4&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;4329cb85-7746-4b41-addb-d99feebf2d50&quot;,&quot;d1ac9b93-879f-43aa-8457-58da0e54b373&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;30f2a1b3-418d-4552-bb6c-e187ae5f7c06&quot;,&quot;title&quot;:&quot;Check generic.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check generic.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check generic. \&quot;before all\&quot; hook in \&quot;Check generic.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:22,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_generic_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9dbcaa59-99a8-46ef-af4e-07819200fdc7&quot;,&quot;parentUUID&quot;:&quot;30f2a1b3-418d-4552-bb6c-e187ae5f7c06&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check generic. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;a\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;integer\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1373dd7c-e43f-490b-887d-c23ebd266570&quot;,&quot;parentUUID&quot;:&quot;30f2a1b3-418d-4552-bb6c-e187ae5f7c06&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check with default value&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check generic. Check with default value&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;b\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: \&quot;&#x27;1&#x27;\&quot;,\n    type: \&quot;std_logic\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c116b9bf-6698-4c2c-a9ab-3787411e8366&quot;,&quot;parentUUID&quot;:&quot;30f2a1b3-418d-4552-bb6c-e187ae5f7c06&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multiple declarations and default value in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check generic. Check multiple declarations and default value in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;c\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: &#x27;\&quot;1\&quot;&#x27;,\n    type: \&quot;std_logic_vector(1 downto 0)\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;88256589-4aa8-4c23-931c-aff8fb4bf46c&quot;,&quot;parentUUID&quot;:&quot;30f2a1b3-418d-4552-bb6c-e187ae5f7c06&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multiple declarations and default value in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check generic. Check multiple declarations and default value in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[3];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;d\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: &#x27;\&quot;1\&quot;&#x27;,\n    type: \&quot;std_logic_vector(1 downto 0)\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ffbec783-0b6d-417f-8d9b-06a73a06608f&quot;,&quot;parentUUID&quot;:&quot;30f2a1b3-418d-4552-bb6c-e187ae5f7c06&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;1373dd7c-e43f-490b-887d-c23ebd266570&quot;,&quot;c116b9bf-6698-4c2c-a9ab-3787411e8366&quot;,&quot;88256589-4aa8-4c23-931c-aff8fb4bf46c&quot;,&quot;ffbec783-0b6d-417f-8d9b-06a73a06608f&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;94079405-2cf9-4e85-a141-e1810d2bb617&quot;,&quot;title&quot;:&quot;Check port.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check port.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. \&quot;before all\&quot; hook in \&quot;Check port.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:22,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_port_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;26744328-6d2d-4807-9844-affdf870e9bd&quot;,&quot;parentUUID&quot;:&quot;94079405-2cf9-4e85-a141-e1810d2bb617&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check input port&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. Check input port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;x\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;in\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;std_logic\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;cd8e5cd3-56c1-4132-830f-b73975494562&quot;,&quot;parentUUID&quot;:&quot;94079405-2cf9-4e85-a141-e1810d2bb617&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check output port&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. Check output port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;y\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;out\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;std_logic\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;71998966-01c8-420a-98fc-f5aca90a53b7&quot;,&quot;parentUUID&quot;:&quot;94079405-2cf9-4e85-a141-e1810d2bb617&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check inout port&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. Check inout port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;z\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;inout\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;std_logic\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;01ed4ecf-1e88-4229-845a-c7cd5af60e93&quot;,&quot;parentUUID&quot;:&quot;94079405-2cf9-4e85-a141-e1810d2bb617&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check std_logic_vector port&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. Check std_logic_vector port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[3];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;m\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;in\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;std_logic_vector(31 downto 0)\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b7efe8b8-e3fd-4308-8fee-ba1d303eb67d&quot;,&quot;parentUUID&quot;:&quot;94079405-2cf9-4e85-a141-e1810d2bb617&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check port with default value&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. Check port with default value&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[4];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;b\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;in\&quot;,\n    default_value: &#x27;\&quot;0010\&quot;&#x27;,\n    type: \&quot;std_logic_vector(31 downto 0)\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5d01d0a3-e317-4bc3-9b19-f565f92d7ecd&quot;,&quot;parentUUID&quot;:&quot;94079405-2cf9-4e85-a141-e1810d2bb617&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multi declaration in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. Check multi declaration in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[5];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;c\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;in\&quot;,\n    default_value: \&quot;&#x27;1&#x27;\&quot;,\n    type: \&quot;std_logic\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5113930a-f9de-499b-99da-00bb97e86b02&quot;,&quot;parentUUID&quot;:&quot;94079405-2cf9-4e85-a141-e1810d2bb617&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multi declaration in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. Check multi declaration in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[6];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;d\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;in\&quot;,\n    default_value: \&quot;&#x27;1&#x27;\&quot;,\n    type: \&quot;std_logic\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;bfa4cd3f-0777-41c1-867e-869c2dc4a5bb&quot;,&quot;parentUUID&quot;:&quot;94079405-2cf9-4e85-a141-e1810d2bb617&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;cd8e5cd3-56c1-4132-830f-b73975494562&quot;,&quot;71998966-01c8-420a-98fc-f5aca90a53b7&quot;,&quot;01ed4ecf-1e88-4229-845a-c7cd5af60e93&quot;,&quot;b7efe8b8-e3fd-4308-8fee-ba1d303eb67d&quot;,&quot;5d01d0a3-e317-4bc3-9b19-f565f92d7ecd&quot;,&quot;5113930a-f9de-499b-99da-00bb97e86b02&quot;,&quot;bfa4cd3f-0777-41c1-867e-869c2dc4a5bb&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;7a976340-1223-44ba-9923-2f6b93ab9fcf&quot;,&quot;title&quot;:&quot;Check signal.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check signal.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check signal. \&quot;before all\&quot; hook in \&quot;Check signal.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:24,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_signal_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;06833b8f-b275-4c4d-b6d3-6132b0d611d6&quot;,&quot;parentUUID&quot;:&quot;7a976340-1223-44ba-9923-2f6b93ab9fcf&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check signal. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;a\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;integer\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9d480476-b025-4efe-85c6-c7712dd33e61&quot;,&quot;parentUUID&quot;:&quot;7a976340-1223-44ba-9923-2f6b93ab9fcf&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check signal. Check multimple declaration in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;b\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;std_logic_vector(1 downto 0)\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;73c2b6b1-1874-41d7-9313-ead290dd9606&quot;,&quot;parentUUID&quot;:&quot;7a976340-1223-44ba-9923-2f6b93ab9fcf&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check signal. Check multimple declaration in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;c\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;std_logic_vector(1 downto 0)\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;16ff3bfc-2efc-43b5-bfdd-7e3e2d6d8b15&quot;,&quot;parentUUID&quot;:&quot;7a976340-1223-44ba-9923-2f6b93ab9fcf&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;9d480476-b025-4efe-85c6-c7712dd33e61&quot;,&quot;73c2b6b1-1874-41d7-9313-ead290dd9606&quot;,&quot;16ff3bfc-2efc-43b5-bfdd-7e3e2d6d8b15&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;52c46b02-476f-405e-8276-789b3230936a&quot;,&quot;title&quot;:&quot;Check constant.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check constant. \&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:21,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_constant_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;aebb65f3-488c-4224-a133-59ec702e9a0c&quot;,&quot;parentUUID&quot;:&quot;52c46b02-476f-405e-8276-789b3230936a&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check multimple declaration in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check constant. Check multimple declaration in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;e\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;integer\&quot;,\n    default_value: \&quot;0\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f0510310-1f8c-41af-8984-2ff6ad7cc437&quot;,&quot;parentUUID&quot;:&quot;52c46b02-476f-405e-8276-789b3230936a&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check constant. Check multimple declaration in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;f\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;integer\&quot;,\n    default_value: \&quot;0\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b4673061-5d38-4284-9c91-4aab82df3205&quot;,&quot;parentUUID&quot;:&quot;52c46b02-476f-405e-8276-789b3230936a&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;f0510310-1f8c-41af-8984-2ff6ad7cc437&quot;,&quot;b4673061-5d38-4284-9c91-4aab82df3205&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;5451b7ae-60ae-4634-acbb-793ac31c722b&quot;,&quot;title&quot;:&quot;Check type.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check type. \&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:21,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_type_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;0c69db8c-7d78-4b5b-a380-cadf46ceb6ac&quot;,&quot;parentUUID&quot;:&quot;5451b7ae-60ae-4634-acbb-793ac31c722b&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check type. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.TYPE,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;state_0\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;(INIT, END)\&quot;,\n    logic: []\n};\ncheck_type(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5a001fdd-b35d-4a6d-9a6e-9672a1a21ff9&quot;,&quot;parentUUID&quot;:&quot;5451b7ae-60ae-4634-acbb-793ac31c722b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;5a001fdd-b35d-4a6d-9a6e-9672a1a21ff9&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;b43b4907-c77c-4aa3-932e-e076876f88fa&quot;,&quot;title&quot;:&quot;Check function.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check function. \&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:21,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_function_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;689f6992-e42d-49ff-9988-febca997ecbf&quot;,&quot;parentUUID&quot;:&quot;b43b4907-c77c-4aa3-932e-e076876f88fa&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check with arguments and return&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check function. Check with arguments and return&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.FUNCTION,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;counter\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    arguments: \&quot;(minutes : integer := 0; seconds : integer := 0)\&quot;,\n    return: \&quot;return integer\&quot;\n};\ncheck_function(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;cfc41d68-2f7c-41cb-890f-34845f317274&quot;,&quot;parentUUID&quot;:&quot;b43b4907-c77c-4aa3-932e-e076876f88fa&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;cfc41d68-2f7c-41cb-890f-34845f317274&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;c16021c0-1dea-40d9-8632-0699f07ebdaa&quot;,&quot;title&quot;:&quot;Check process.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check process.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check process. \&quot;before all\&quot; hook in \&quot;Check process.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:122,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_process_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;0221b315-cc23-4d49-95e0-2cf535dd4638&quot;,&quot;parentUUID&quot;:&quot;c16021c0-1dea-40d9-8632-0699f07ebdaa&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check without sensitive list&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check process. Check without sensitive list&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PROCESS,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;label_0\&quot;,\n        description: \&quot;\&quot;\n    },\n    sens_list: \&quot;\&quot;,\n    type: \&quot;\&quot;\n};\ncheck_process(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2605736b-2036-4164-bb23-27a3a55563d4&quot;,&quot;parentUUID&quot;:&quot;c16021c0-1dea-40d9-8632-0699f07ebdaa&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check with sensitive list&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check process. Check with sensitive list&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PROCESS,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;label_1\&quot;,\n        description: \&quot;\&quot;\n    },\n    sens_list: \&quot;clk0, reset\&quot;,\n    type: \&quot;\&quot;\n};\ncheck_process(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;103debc1-6815-4182-89a1-9df38e05db7a&quot;,&quot;parentUUID&quot;:&quot;c16021c0-1dea-40d9-8632-0699f07ebdaa&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check without label&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check process. Check without label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PROCESS,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;unnamed\&quot;,\n        description: \&quot;\&quot;\n    },\n    sens_list: \&quot;\&quot;,\n    type: \&quot;\&quot;\n};\ncheck_process(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2d6e6851-c72b-47b5-9f95-c60fcfb3400f&quot;,&quot;parentUUID&quot;:&quot;c16021c0-1dea-40d9-8632-0699f07ebdaa&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;2605736b-2036-4164-bb23-27a3a55563d4&quot;,&quot;103debc1-6815-4182-89a1-9df38e05db7a&quot;,&quot;2d6e6851-c72b-47b5-9f95-c60fcfb3400f&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;db54f060-7076-4045-ae24-414c442bfa49&quot;,&quot;title&quot;:&quot;Check instantiation.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check instantiation.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check instantiation. \&quot;before all\&quot; hook in \&quot;Check instantiation.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:28,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_instantiation_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ab31f359-8d7c-45bb-9fd6-0863592cb3ff&quot;,&quot;parentUUID&quot;:&quot;db54f060-7076-4045-ae24-414c442bfa49&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check with label&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check instantiation. Check with label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.INSTANTIATION,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;uut_0\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;half_adder\&quot;\n};\ncheck_instantiation(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;09cc9149-d4a7-4446-8ee1-90bf524296a3&quot;,&quot;parentUUID&quot;:&quot;db54f060-7076-4045-ae24-414c442bfa49&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check without label&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check instantiation. Check without label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.INSTANTIATION,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;unnamed\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;half_adder\&quot;\n};\ncheck_instantiation(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;241b3c84-1d27-4158-bc86-4de6a0ee11f1&quot;,&quot;parentUUID&quot;:&quot;db54f060-7076-4045-ae24-414c442bfa49&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;09cc9149-d4a7-4446-8ee1-90bf524296a3&quot;,&quot;241b3c84-1d27-4158-bc86-4de6a0ee11f1&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000}],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;2bcb1b26-e3b2-44f3-9902-35d7a9787b16&quot;,&quot;title&quot;:&quot;Check package VHDL&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[],&quot;suites&quot;:[{&quot;uuid&quot;:&quot;b07f083e-4c93-43fd-acad-250c9d3617ec&quot;,&quot;title&quot;:&quot;Check pacakge.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check pacakge.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check pacakge. \&quot;before all\&quot; hook in \&quot;Check pacakge.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:20,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1068c59d-143c-48d6-a08a-7ed87fac056d&quot;,&quot;parentUUID&quot;:&quot;b07f083e-4c93-43fd-acad-250c9d3617ec&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check name&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check pacakge. Check name&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.name, &#x27;test_package_name&#x27;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;cf76fa0b-2ecd-4acb-bdd2-7cb109169b32&quot;,&quot;parentUUID&quot;:&quot;b07f083e-4c93-43fd-acad-250c9d3617ec&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check type is entity&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check pacakge. Check type is entity&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.get_hdl_type(), common_1.TYPE_HDL_ELEMENT.PACKAGE);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ff5e9c90-6ce9-4d5b-b108-e8cf125fa392&quot;,&quot;parentUUID&quot;:&quot;b07f083e-4c93-43fd-acad-250c9d3617ec&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;cf76fa0b-2ecd-4acb-bdd2-7cb109169b32&quot;,&quot;ff5e9c90-6ce9-4d5b-b108-e8cf125fa392&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;56db3e20-870c-4582-8532-888e159d6afc&quot;,&quot;title&quot;:&quot;Check signal.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check signal.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check signal. \&quot;before all\&quot; hook in \&quot;Check signal.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:23,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_signal_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;43a4ff77-a442-4e96-9506-cf62961afcda&quot;,&quot;parentUUID&quot;:&quot;56db3e20-870c-4582-8532-888e159d6afc&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check signal. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;a\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;integer\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ebf25ecb-c66e-4304-8694-e52538181c33&quot;,&quot;parentUUID&quot;:&quot;56db3e20-870c-4582-8532-888e159d6afc&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check signal. Check multimple declaration in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;b\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;std_logic_vector(1 downto 0)\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e07aa4dc-e9b9-4c30-bf6f-69426f9d329e&quot;,&quot;parentUUID&quot;:&quot;56db3e20-870c-4582-8532-888e159d6afc&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check signal. Check multimple declaration in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;c\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;std_logic_vector(1 downto 0)\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1bf3a72c-da71-4e33-845b-2afede81af45&quot;,&quot;parentUUID&quot;:&quot;56db3e20-870c-4582-8532-888e159d6afc&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;ebf25ecb-c66e-4304-8694-e52538181c33&quot;,&quot;e07aa4dc-e9b9-4c30-bf6f-69426f9d329e&quot;,&quot;1bf3a72c-da71-4e33-845b-2afede81af45&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;06215cb9-b0dc-47a9-a61c-90f590495355&quot;,&quot;title&quot;:&quot;Check constant.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check constant. \&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:22,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_constant_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;54c57bc5-85c8-45f4-bc3a-bf3899b07bb2&quot;,&quot;parentUUID&quot;:&quot;06215cb9-b0dc-47a9-a61c-90f590495355&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check constant. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;d\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;integer\&quot;,\n    default_value: \&quot;8\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;6834cfab-6bc5-492b-9f4b-697317a01851&quot;,&quot;parentUUID&quot;:&quot;06215cb9-b0dc-47a9-a61c-90f590495355&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check constant. Check multimple declaration in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;e\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;integer\&quot;,\n    default_value: \&quot;0\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;348801c6-bd34-4d92-8288-e32afc107523&quot;,&quot;parentUUID&quot;:&quot;06215cb9-b0dc-47a9-a61c-90f590495355&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check constant. Check multimple declaration in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;f\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;integer\&quot;,\n    default_value: \&quot;0\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;0a000d37-6ae2-43e2-9170-022b3d6ca028&quot;,&quot;parentUUID&quot;:&quot;06215cb9-b0dc-47a9-a61c-90f590495355&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;6834cfab-6bc5-492b-9f4b-697317a01851&quot;,&quot;348801c6-bd34-4d92-8288-e32afc107523&quot;,&quot;0a000d37-6ae2-43e2-9170-022b3d6ca028&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;d1ea7425-26d2-4376-93d7-ecb334a74a68&quot;,&quot;title&quot;:&quot;Check type.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check type. \&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:21,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_type_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2974539d-5f1a-4eff-be4b-a66c6e9e1b21&quot;,&quot;parentUUID&quot;:&quot;d1ea7425-26d2-4376-93d7-ecb334a74a68&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check type. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.TYPE,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;state_0\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;(INIT, ENDS)\&quot;,\n    logic: []\n};\ncheck_type(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f5196eeb-f3af-4ef4-93f4-8562405a71a6&quot;,&quot;parentUUID&quot;:&quot;d1ea7425-26d2-4376-93d7-ecb334a74a68&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;f5196eeb-f3af-4ef4-93f4-8562405a71a6&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;30955ff3-ae9c-4a14-95d3-01fb3e40012b&quot;,&quot;title&quot;:&quot;Check function.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check function. \&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:22,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_function_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;08bcc243-b3af-4982-950b-e8f63fbc153f&quot;,&quot;parentUUID&quot;:&quot;30955ff3-ae9c-4a14-95d3-01fb3e40012b&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check with arguments and return&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check function. Check with arguments and return&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.FUNCTION,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;counter\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    arguments: \&quot;(signal minutes: in integer; signal seconds: out integer;)\&quot;,\n    return: \&quot;\&quot;\n};\ncheck_function(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9b851cab-f506-4839-896c-3ad1c17eef5e&quot;,&quot;parentUUID&quot;:&quot;30955ff3-ae9c-4a14-95d3-01fb3e40012b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;9b851cab-f506-4839-896c-3ad1c17eef5e&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000}],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;35df8b45-03d4-4588-be0d-09d891fa1a38&quot;,&quot;title&quot;:&quot;Test local process&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/process/process.spec.ts&quot;,&quot;file&quot;:&quot;/tests/process/process.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check exec successful&quot;,&quot;fullTitle&quot;:&quot;Test local process Check exec successful&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:15,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const process_i = new process_1.Process();\nconst command = &#x27;echo \&quot;hello world!\&quot;&#x27;;\nconst result = await process_i.exec_wait(command);\nconst expected_result = {\n    command: command,\n    stdout: &#x27;hello world!&#x27;,\n    stderr: &#x27;&#x27;,\n    return_value: 0,\n    successful: true\n};\nconst os = process.platform;\nif (os === &#x27;win32&#x27;) {\n    expected_result.stdout = \&quot;\\\&quot;hello world!\\\&quot;\&quot;;\n}\n(0, assert_1.deepEqual)(result, expected_result);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;0cfe6501-2e70-4761-9439-8b7f27e4417c&quot;,&quot;parentUUID&quot;:&quot;35df8b45-03d4-4588-be0d-09d891fa1a38&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check exec not successful&quot;,&quot;fullTitle&quot;:&quot;Test local process Check exec not successful&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:12,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const process_i = new process_1.Process();\nconst command = &#x27;asdf&#x27;;\nconst result = await process_i.exec_wait(command);\nconst expected_result = {\n    command: command,\n    stdout: &#x27;&#x27;,\n    stderr: &#x27;/bin/sh: 1: asdf: not found&#x27;,\n    return_value: -1,\n    successful: false\n};\nconst os = process.platform;\nif (os === &#x27;darwin&#x27; || os === &#x27;win32&#x27;) {\n    expected_result.stderr = &#x27;&#x27;;\n    result.stderr = &#x27;&#x27;;\n}\n(0, assert_1.deepEqual)(result, expected_result);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;07a1ebd5-91a9-4ca3-b872-5f18e762c54f&quot;,&quot;parentUUID&quot;:&quot;35df8b45-03d4-4588-be0d-09d891fa1a38&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;0cfe6501-2e70-4761-9439-8b7f27e4417c&quot;,&quot;07a1ebd5-91a9-4ca3-b872-5f18e762c54f&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:27,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;60d5cb33-4204-45f8-a2d6-51598e2458f4&quot;,&quot;title&quot;:&quot;Test utils&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/process/process.spec.ts&quot;,&quot;file&quot;:&quot;/tests/process/process.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check create temporal file&quot;,&quot;fullTitle&quot;:&quot;Test utils Check create temporal file&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const expected_text = \&quot;sample of text\&quot;;\nconst tmp_file_path = await (0, utils_1.create_temp_file)(expected_text);\nconst fs = require(&#x27;fs&#x27;);\nconst current_text = fs.readFileSync(tmp_file_path);\n(0, assert_1.equal)(current_text, expected_text);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;558ade26-c3bf-42a1-8528-efaf23c7168d&quot;,&quot;parentUUID&quot;:&quot;60d5cb33-4204-45f8-a2d6-51598e2458f4&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;558ade26-c3bf-42a1-8528-efaf23c7168d&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;ef99315d-88b0-435f-92cd-6d8bd1998408&quot;,&quot;title&quot;:&quot;Test Python utils&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/process/python.spec.ts&quot;,&quot;file&quot;:&quot;/tests/process/python.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check get_python3_path in system path&quot;,&quot;fullTitle&quot;:&quot;Test Python utils Check get_python3_path in system path&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:105,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const opt = {\n    path: \&quot;\&quot;\n};\nconst result = await python.get_python_path(opt);\ncheck_python_system_path(result.python_path);\n(0, assert_1.equal)(result.successful, true);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d4f076a2-10d9-478f-bb9f-8224d76e4292&quot;,&quot;parentUUID&quot;:&quot;ef99315d-88b0-435f-92cd-6d8bd1998408&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check get_python3_path in custom path&quot;,&quot;fullTitle&quot;:&quot;Test Python utils Check get_python3_path in custom path&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:74,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;medium&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;this.timeout(5000);\nconst opt = {\n    path: \&quot;/usr/bin/python3\&quot;\n};\nconst system_os = (0, utils_1.get_os)();\nif (system_os === common.OS.MAC) {\n    opt.path = \&quot;/usr/local/opt/python@3.9/bin/python3.9\&quot;;\n}\nelse if (system_os === common.OS.WINDOWS) {\n    opt.path = \&quot;C:\\\\hostedtoolcache\\\\windows\\\\Python\\\\3.9.13\\\\x64\\\\python3.exe\&quot;;\n}\nconst result = await python.get_python_path(opt);\ncheck_python_system_path(result.python_path);\n(0, assert_1.equal)(result.successful, true);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9fb0b804-bec9-49ce-b69f-269e6e949ddf&quot;,&quot;parentUUID&quot;:&quot;ef99315d-88b0-435f-92cd-6d8bd1998408&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check get_python3_path in a bad custom path &quot;,&quot;fullTitle&quot;:&quot;Test Python utils Check get_python3_path in a bad custom path &quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:105,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const opt = {\n    path: \&quot;/usr/bin/python999\&quot;\n};\nconst result = await python.get_python_path(opt);\ncheck_python_system_path(result.python_path);\n(0, assert_1.equal)(result.successful, true);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;abd8be04-ceb4-4d0f-9cc5-cab4f1cf4fd6&quot;,&quot;parentUUID&quot;:&quot;ef99315d-88b0-435f-92cd-6d8bd1998408&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check python3 package and true&quot;,&quot;fullTitle&quot;:&quot;Test Python utils Check python3 package and true&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:146,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const package_name = &#x27;time&#x27;;\nconst opt = {\n    path: \&quot;/usr/bin/python\&quot;\n};\nconst result_path = await python.get_python_path(opt);\nconst result = await python.check_python_package(result_path.python_path, package_name);\n(0, assert_1.equal)(result, true);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1c37eee9-a039-4414-ad5e-16f3603f5f02&quot;,&quot;parentUUID&quot;:&quot;ef99315d-88b0-435f-92cd-6d8bd1998408&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check python3 package and false&quot;,&quot;fullTitle&quot;:&quot;Test Python utils Check python3 package and false&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:284,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const package_name = &#x27;time1234&#x27;;\nconst opt = {\n    path: \&quot;/usr/bin/python\&quot;\n};\nconst result_path = await python.get_python_path(opt);\nconst result = await python.check_python_package(result_path.python_path, package_name);\n(0, assert_1.equal)(result, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a27f50e7-881d-4aa9-b20e-cea213be0c2d&quot;,&quot;parentUUID&quot;:&quot;ef99315d-88b0-435f-92cd-6d8bd1998408&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check python3 package list and true&quot;,&quot;fullTitle&quot;:&quot;Test Python utils Check python3 package list and true&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:184,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const package_name = [&#x27;time&#x27;, &#x27;os&#x27;];\nconst opt = {\n    path: \&quot;/usr/bin/python\&quot;\n};\nconst result_path = await python.get_python_path(opt);\nconst result = await python.check_python_package_list(result_path.python_path, package_name);\n(0, assert_1.equal)(result, true);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;6b79a75d-4366-477e-b1e6-06f601f897b3&quot;,&quot;parentUUID&quot;:&quot;ef99315d-88b0-435f-92cd-6d8bd1998408&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check python3 package list and false&quot;,&quot;fullTitle&quot;:&quot;Test Python utils Check python3 package list and false&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:267,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const package_name = [&#x27;time&#x27;, &#x27;os123&#x27;];\nconst opt = {\n    path: \&quot;/usr/bin/python\&quot;\n};\nconst result_path = await python.get_python_path(opt);\nconst result = await python.check_python_package_list(result_path.python_path, package_name);\n(0, assert_1.equal)(result, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9562fc26-8aa1-4869-8dbf-5dc6526d41df&quot;,&quot;parentUUID&quot;:&quot;ef99315d-88b0-435f-92cd-6d8bd1998408&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;d4f076a2-10d9-478f-bb9f-8224d76e4292&quot;,&quot;9fb0b804-bec9-49ce-b69f-269e6e949ddf&quot;,&quot;abd8be04-ceb4-4d0f-9cc5-cab4f1cf4fd6&quot;,&quot;1c37eee9-a039-4414-ad5e-16f3603f5f02&quot;,&quot;a27f50e7-881d-4aa9-b20e-cea213be0c2d&quot;,&quot;6b79a75d-4366-477e-b1e6-06f601f897b3&quot;,&quot;9562fc26-8aa1-4869-8dbf-5dc6526d41df&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1165,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;f590913f-92b3-4f80-99a4-7406f57fd6ad&quot;,&quot;title&quot;:&quot;Check template VHDL element&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/template/template.spec.ts&quot;,&quot;file&quot;:&quot;/tests/template/template.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check cocotb&quot;,&quot;fullTitle&quot;:&quot;Check template VHDL element Check cocotb&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:35,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;df3e647b-db15-4195-b4a6-0f3f1bb133bc&quot;,&quot;parentUUID&quot;:&quot;f590913f-92b3-4f80-99a4-7406f57fd6ad&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check testbench_normal&quot;,&quot;fullTitle&quot;:&quot;Check template VHDL element Check testbench_normal&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:33,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;13ae6a9d-837d-4280-862b-e1a6ea8d4768&quot;,&quot;parentUUID&quot;:&quot;f590913f-92b3-4f80-99a4-7406f57fd6ad&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check testbench_vunit&quot;,&quot;fullTitle&quot;:&quot;Check template VHDL element Check testbench_vunit&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:25,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;fd562101-e626-463a-b36a-ea4be5ba8519&quot;,&quot;parentUUID&quot;:&quot;f590913f-92b3-4f80-99a4-7406f57fd6ad&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check hdl_element_component&quot;,&quot;fullTitle&quot;:&quot;Check template VHDL element Check hdl_element_component&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:27,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;cf48972d-dab5-49d7-b78a-f11ea15ab108&quot;,&quot;parentUUID&quot;:&quot;f590913f-92b3-4f80-99a4-7406f57fd6ad&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check hdl_element_instance_vhdl_new&quot;,&quot;fullTitle&quot;:&quot;Check template VHDL element Check hdl_element_instance_vhdl_new&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:22,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;23a6ed04-398a-4604-b608-dea6fc01fc1a&quot;,&quot;parentUUID&quot;:&quot;f590913f-92b3-4f80-99a4-7406f57fd6ad&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check hdl_element_instance&quot;,&quot;fullTitle&quot;:&quot;Check template VHDL element Check hdl_element_instance&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:25,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e43c2abd-9615-4da3-a057-e6d5eb35c4ce&quot;,&quot;parentUUID&quot;:&quot;f590913f-92b3-4f80-99a4-7406f57fd6ad&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check hdl_element_signal&quot;,&quot;fullTitle&quot;:&quot;Check template VHDL element Check hdl_element_signal&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:23,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b5ae2f3d-8e86-4070-a25a-ee7fbf95752b&quot;,&quot;parentUUID&quot;:&quot;f590913f-92b3-4f80-99a4-7406f57fd6ad&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check hdl_element_mix_component&quot;,&quot;fullTitle&quot;:&quot;Check template VHDL element Check hdl_element_mix_component&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:26,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a6f754e3-00b2-4cda-862c-a16ca8580756&quot;,&quot;parentUUID&quot;:&quot;f590913f-92b3-4f80-99a4-7406f57fd6ad&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;df3e647b-db15-4195-b4a6-0f3f1bb133bc&quot;,&quot;13ae6a9d-837d-4280-862b-e1a6ea8d4768&quot;,&quot;fd562101-e626-463a-b36a-ea4be5ba8519&quot;,&quot;cf48972d-dab5-49d7-b78a-f11ea15ab108&quot;,&quot;23a6ed04-398a-4604-b608-dea6fc01fc1a&quot;,&quot;e43c2abd-9615-4da3-a057-e6d5eb35c4ce&quot;,&quot;b5ae2f3d-8e86-4070-a25a-ee7fbf95752b&quot;,&quot;a6f754e3-00b2-4cda-862c-a16ca8580756&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:216,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;14a30ca8-91bc-4847-a115-b7cfed5eac0f&quot;,&quot;title&quot;:&quot;Check get language&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/utils/hdl_utils.spec.ts&quot;,&quot;file&quot;:&quot;/tests/utils/hdl_utils.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;From path Verilog&quot;,&quot;fullTitle&quot;:&quot;Check get language From path Verilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const path_dummy = &#x27;/home/user/file.v&#x27;;\nconst lang_expected = general_1.HDL_LANG.VERILOG;\nconst lang_current = hdl_utils.get_lang_from_path(path_dummy);\n(0, assert_1.equal)(lang_current, lang_expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;3170951b-4540-4847-bdcf-3b904074daff&quot;,&quot;parentUUID&quot;:&quot;14a30ca8-91bc-4847-a115-b7cfed5eac0f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;From path SystemVerilog&quot;,&quot;fullTitle&quot;:&quot;Check get language From path SystemVerilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const path_dummy = &#x27;/home/user/file.sv&#x27;;\nconst lang_expected = general_1.HDL_LANG.SYSTEMVERILOG;\nconst lang_current = hdl_utils.get_lang_from_path(path_dummy);\n(0, assert_1.equal)(lang_current, lang_expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1aaa44b4-b1ab-4494-a26d-9cedb76ab659&quot;,&quot;parentUUID&quot;:&quot;14a30ca8-91bc-4847-a115-b7cfed5eac0f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;From path VHDL&quot;,&quot;fullTitle&quot;:&quot;Check get language From path VHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const path_dummy = &#x27;/home/user/file.vhd&#x27;;\nconst lang_expected = general_1.HDL_LANG.VHDL;\nconst lang_current = hdl_utils.get_lang_from_path(path_dummy);\n(0, assert_1.equal)(lang_current, lang_expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;7ad97ed0-4cc4-4e66-8462-3fefb68baaaa&quot;,&quot;parentUUID&quot;:&quot;14a30ca8-91bc-4847-a115-b7cfed5eac0f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;From path NONE&quot;,&quot;fullTitle&quot;:&quot;Check get language From path NONE&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const path_dummy = &#x27;/home/user/file.txt&#x27;;\nconst lang_expected = general_1.HDL_LANG.NONE;\nconst lang_current = hdl_utils.get_lang_from_path(path_dummy);\n(0, assert_1.equal)(lang_current, lang_expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2f85e4c1-1342-47b7-8672-73ea6ae4a422&quot;,&quot;parentUUID&quot;:&quot;14a30ca8-91bc-4847-a115-b7cfed5eac0f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;3170951b-4540-4847-bdcf-3b904074daff&quot;,&quot;1aaa44b4-b1ab-4494-a26d-9cedb76ab659&quot;,&quot;7ad97ed0-4cc4-4e66-8462-3fefb68baaaa&quot;,&quot;2f85e4c1-1342-47b7-8672-73ea6ae4a422&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;2e316f5f-3cb8-4052-99b9-4856a100f93d&quot;,&quot;title&quot;:&quot;Check remove comments&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/utils/hdl_utils.spec.ts&quot;,&quot;file&quot;:&quot;/tests/utils/hdl_utils.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Remove comments VHDL&quot;,&quot;fullTitle&quot;:&quot;Check remove comments Remove comments VHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = `\n-- One line comment\n-- One line comment 2\nTest no comment\n/* multiline\ncomment\nexample*/\nTest no comment 2`;\n// eslint-disable-next-line max-len\nconst code_expected = \&quot;\\n                   \\n                     \\nTest no comment\\n/           \\n       \\n         \\nTest no comment 2\&quot;;\nconst code_current = hdl_utils.remove_comments_vhdl(code_dummy);\n(0, assert_1.equal)(code_current, code_expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1aa564f6-8e3b-49d9-8db8-667e939b3ff5&quot;,&quot;parentUUID&quot;:&quot;2e316f5f-3cb8-4052-99b9-4856a100f93d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Remove comments Verilog&quot;,&quot;fullTitle&quot;:&quot;Check remove comments Remove comments Verilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = `\n// One line comment\n// One line comment 2\nTest no comment\n/* multiline\ncomment\nexample*/\nTest no comment 2`;\n// eslint-disable-next-line max-len\nconst code_expected = \&quot;\\n                   \\n                     \\nTest no comment\\n            \\n       \\n         \\nTest no comment 2\&quot;;\nconst code_current = hdl_utils.remove_comments_verilog(code_dummy);\n(0, assert_1.equal)(code_current, code_expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2636cd25-7eda-4b01-940b-17db86460835&quot;,&quot;parentUUID&quot;:&quot;2e316f5f-3cb8-4052-99b9-4856a100f93d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;1aa564f6-8e3b-49d9-8db8-667e939b3ff5&quot;,&quot;2636cd25-7eda-4b01-940b-17db86460835&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;07f49674-e02d-46af-8275-4f566f619404&quot;,&quot;title&quot;:&quot;Check get top level with regex&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/utils/hdl_utils.spec.ts&quot;,&quot;file&quot;:&quot;/tests/utils/hdl_utils.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;From VHDL code&quot;,&quot;fullTitle&quot;:&quot;Check get top level with regex From VHDL code&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;it(`Get top level VHDL`, async function () {\n    const code_dummy = `\n    library ieee;\n    use ieee.std_logic_1164.all;\n    use ieee.numeric_std.all;\n    entity test_entity_name is\n    generic (\n        a : integer;\n        b : unsigned;\n        c : signed;\n        d : std_logic;\n        e : std_logic_vector;\n        f : std_logic_vector(5 downto 0)\n      );\n    port(\n      g : in std_logic;\n      h : out std_logic;\n      i : inout std_logic\n    );\n    end test_entity_name;  \n    architecture e_arch of test_entity_name is\n    begin \n    end e_arch;\n    `;\n    const expected = &#x27;test_entity_name&#x27;;\n    const current = await hdl_utils.get_toplevel(code_dummy, general_1.HDL_LANG.VHDL);\n    (0, assert_1.equal)(current, expected);\n});\nit(`Get top level Verilog`, async function () {\n    const code_dummy = `\n    module test_entity_name2 \n        #(\n            parameter a=8,\n            parameter b=9,\n            parameter c=10, d=11\n        )\n        (\n            input e,\n            output f,\n            input reg g,\n            input wire h,\n            input reg [7:0] i, j,\n            input wire [9:0] k,\n            output wire [9:0] l\n        );  \n    \n        function [7:0] sum;  \n            input [7:0] a, b;  \n            begin  \n                sum = a + b;  \n            end  \n        endfunction\n    \n        wire m;\n        wire n, p;\n        reg [1:0] q;\n    \n        localparam r = 2;\n    \n        always @(posedge a) begin : label_0\n        end\n    \n        always_comb begin\n        end\n    \n        always_ff begin : label_1\n        end\n    \n        always_latch begin\n        end\n    \n        test_entity_name \n        #(\n          .a(a ),\n          .b(b ),\n          .c(c ),\n          .d (d )\n        )\n        test_entity_name_dut (\n          .e (e ),\n          .f (f ),\n          .g (g ),\n          .h (h ),\n          .i (i ),\n          .j (j ),\n          .k (k ),\n          .l  ( l)\n        );\n      \n    endmodule\n    `;\n    const expected = &#x27;test_entity_name2&#x27;;\n    const current = await hdl_utils.get_toplevel(code_dummy, general_1.HDL_LANG.VERILOG);\n    (0, assert_1.equal)(current, expected);\n});&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;cd7fcd71-5083-461e-bd84-514dcd9a7c4c&quot;,&quot;parentUUID&quot;:&quot;07f49674-e02d-46af-8275-4f566f619404&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;cd7fcd71-5083-461e-bd84-514dcd9a7c4c&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;c484f9c8-613b-4996-a4a4-8478bc0c09cc&quot;,&quot;title&quot;:&quot;Check hover VHDL&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/utils/number.spec.ts&quot;,&quot;file&quot;:&quot;/tests/utils/number.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Binary unsigned&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Binary unsigned&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;\&quot;0011\&quot;&#x27;;\nconst expected_number = {\n    signed_n: 0,\n    unsigned_n: 3,\n    is_multi: false,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ec476189-5dcd-4d24-856a-b1e5f5155fc7&quot;,&quot;parentUUID&quot;:&quot;c484f9c8-613b-4996-a4a4-8478bc0c09cc&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Binary unsigned or signed&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Binary unsigned or signed&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;\&quot;1101\&quot;&#x27;;\nconst expected_number = {\n    signed_n: -3,\n    unsigned_n: 13,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;77cf1f0d-f43d-4e50-bea5-3584a0b52a48&quot;,&quot;parentUUID&quot;:&quot;c484f9c8-613b-4996-a4a4-8478bc0c09cc&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Binary unsigned or signed with separator&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Binary unsigned or signed with separator&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;\&quot;1_10_0\&quot;&#x27;;\nconst expected_number = {\n    signed_n: -4,\n    unsigned_n: 12,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d193cdd9-f451-4c31-ac73-af244af59f2a&quot;,&quot;parentUUID&quot;:&quot;c484f9c8-613b-4996-a4a4-8478bc0c09cc&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Hexadeximal unsigned&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Hexadeximal unsigned&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;x\&quot;0aB0\&quot;&#x27;;\nconst expected_number = {\n    signed_n: 0,\n    unsigned_n: 2736,\n    is_multi: false,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;99d5a20c-e9a7-4ad0-b5eb-139e614c3447&quot;,&quot;parentUUID&quot;:&quot;c484f9c8-613b-4996-a4a4-8478bc0c09cc&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Hexadeximal unsigned or signed&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Hexadeximal unsigned or signed&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;x\&quot;aaB0\&quot;&#x27;;\nconst expected_number = {\n    signed_n: -21840,\n    unsigned_n: 43696,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;61633d27-3f72-4c02-9030-03756bd9ba1a&quot;,&quot;parentUUID&quot;:&quot;c484f9c8-613b-4996-a4a4-8478bc0c09cc&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Hexadeximal unsigned or signed with separator&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Hexadeximal unsigned or signed with separator&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;x\&quot;a_a_b0\&quot;&#x27;;\nconst expected_number = {\n    signed_n: -21840,\n    unsigned_n: 43696,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;37a3a170-c3d0-4ab8-97ee-2ad214c13758&quot;,&quot;parentUUID&quot;:&quot;c484f9c8-613b-4996-a4a4-8478bc0c09cc&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Octal unsigned&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Octal unsigned&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;o\&quot;0175\&quot;&#x27;;\nconst expected_number = {\n    signed_n: 0,\n    unsigned_n: 125,\n    is_multi: false,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8cc16d44-bcd1-43d9-a03d-f26babac5a49&quot;,&quot;parentUUID&quot;:&quot;c484f9c8-613b-4996-a4a4-8478bc0c09cc&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Octal unsigned or signed&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Octal unsigned or signed&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;O\&quot;232\&quot;&#x27;;\nconst expected_number = {\n    signed_n: -102,\n    unsigned_n: 154,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f373ee57-53ae-4ac1-b0f6-e15c0e7abf71&quot;,&quot;parentUUID&quot;:&quot;c484f9c8-613b-4996-a4a4-8478bc0c09cc&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Octal unsigned or signed with separator&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Octal unsigned or signed with separator&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;o\&quot;2_3_2\&quot;&#x27;;\nconst expected_number = {\n    signed_n: -102,\n    unsigned_n: 154,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;0c1b587c-fdaf-4023-aeb5-974f5e10fba8&quot;,&quot;parentUUID&quot;:&quot;c484f9c8-613b-4996-a4a4-8478bc0c09cc&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;ec476189-5dcd-4d24-856a-b1e5f5155fc7&quot;,&quot;77cf1f0d-f43d-4e50-bea5-3584a0b52a48&quot;,&quot;d193cdd9-f451-4c31-ac73-af244af59f2a&quot;,&quot;99d5a20c-e9a7-4ad0-b5eb-139e614c3447&quot;,&quot;61633d27-3f72-4c02-9030-03756bd9ba1a&quot;,&quot;37a3a170-c3d0-4ab8-97ee-2ad214c13758&quot;,&quot;8cc16d44-bcd1-43d9-a03d-f26babac5a49&quot;,&quot;f373ee57-53ae-4ac1-b0f6-e15c0e7abf71&quot;,&quot;0c1b587c-fdaf-4023-aeb5-974f5e10fba8&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;c16275a9-b990-4c51-a4e1-b1481e3418c8&quot;,&quot;title&quot;:&quot;Check hover Verilog&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/utils/number.spec.ts&quot;,&quot;file&quot;:&quot;/tests/utils/number.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Binary unsigned&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Binary unsigned&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;b0011&#x27;\&quot;;\nconst expected_number = {\n    signed_n: 0,\n    unsigned_n: 3,\n    is_multi: false,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;3074e415-62de-4263-8811-c61e0518d5c7&quot;,&quot;parentUUID&quot;:&quot;c16275a9-b990-4c51-a4e1-b1481e3418c8&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Binary unsigned or signed&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Binary unsigned or signed&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;b1101&#x27;\&quot;;\nconst expected_number = {\n    signed_n: -3,\n    unsigned_n: 13,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;80e9b863-fe0f-477b-86b1-d754d835db40&quot;,&quot;parentUUID&quot;:&quot;c16275a9-b990-4c51-a4e1-b1481e3418c8&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Binary unsigned or signed with separator&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Binary unsigned or signed with separator&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;b1_10_0&#x27;\&quot;;\nconst expected_number = {\n    signed_n: -4,\n    unsigned_n: 12,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;fb593002-0320-4f69-a210-a55dab407246&quot;,&quot;parentUUID&quot;:&quot;c16275a9-b990-4c51-a4e1-b1481e3418c8&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Hexadeximal unsigned&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Hexadeximal unsigned&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;h0aB0&#x27;\&quot;;\nconst expected_number = {\n    signed_n: 0,\n    unsigned_n: 2736,\n    is_multi: false,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;6139f4ca-d092-477a-b7c2-65723524eee0&quot;,&quot;parentUUID&quot;:&quot;c16275a9-b990-4c51-a4e1-b1481e3418c8&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Hexadeximal unsigned or signed&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Hexadeximal unsigned or signed&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;haaB0&#x27;\&quot;;\nconst expected_number = {\n    signed_n: -21840,\n    unsigned_n: 43696,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b455b29c-fa08-45d3-ae50-283ce93294f1&quot;,&quot;parentUUID&quot;:&quot;c16275a9-b990-4c51-a4e1-b1481e3418c8&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Hexadeximal unsigned or signed with separator&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Hexadeximal unsigned or signed with separator&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;ha_a_b0&#x27;\&quot;;\nconst expected_number = {\n    signed_n: -21840,\n    unsigned_n: 43696,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;0b6c031f-9402-46ea-a99c-1fb255a22459&quot;,&quot;parentUUID&quot;:&quot;c16275a9-b990-4c51-a4e1-b1481e3418c8&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Octal unsigned&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Octal unsigned&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;o0175&#x27;\&quot;;\nconst expected_number = {\n    signed_n: 0,\n    unsigned_n: 125,\n    is_multi: false,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;cfbbaf1a-7662-4107-b21b-383e946f73e7&quot;,&quot;parentUUID&quot;:&quot;c16275a9-b990-4c51-a4e1-b1481e3418c8&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Octal unsigned or signed&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Octal unsigned or signed&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;o232&#x27;\&quot;;\nconst expected_number = {\n    signed_n: -102,\n    unsigned_n: 154,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b33511b1-400d-42a9-9db1-6b7c16a8496e&quot;,&quot;parentUUID&quot;:&quot;c16275a9-b990-4c51-a4e1-b1481e3418c8&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Octal unsigned or signed with separator&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Octal unsigned or signed with separator&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;o2_3_2&#x27;\&quot;;\nconst expected_number = {\n    signed_n: -102,\n    unsigned_n: 154,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ad7c5f10-dd71-405e-84e6-61c22d90eb87&quot;,&quot;parentUUID&quot;:&quot;c16275a9-b990-4c51-a4e1-b1481e3418c8&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;3074e415-62de-4263-8811-c61e0518d5c7&quot;,&quot;80e9b863-fe0f-477b-86b1-d754d835db40&quot;,&quot;fb593002-0320-4f69-a210-a55dab407246&quot;,&quot;6139f4ca-d092-477a-b7c2-65723524eee0&quot;,&quot;b455b29c-fa08-45d3-ae50-283ce93294f1&quot;,&quot;0b6c031f-9402-46ea-a99c-1fb255a22459&quot;,&quot;cfbbaf1a-7662-4107-b21b-383e946f73e7&quot;,&quot;b33511b1-400d-42a9-9db1-6b7c16a8496e&quot;,&quot;ad7c5f10-dd71-405e-84e6-61c22d90eb87&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:4,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000}],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[&quot;19af8642-e1af-4afd-8e6e-401a41048680&quot;,&quot;542b97c0-885b-4e1d-a972-d48b8749ee67&quot;],&quot;duration&quot;:0,&quot;root&quot;:true,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000}],&quot;meta&quot;:{&quot;mocha&quot;:{&quot;version&quot;:&quot;9.2.2&quot;},&quot;mochawesome&quot;:{&quot;options&quot;:{&quot;quiet&quot;:false,&quot;reportFilename&quot;:&quot;mochawesome&quot;,&quot;saveHtml&quot;:true,&quot;saveJson&quot;:true,&quot;consoleReporter&quot;:&quot;spec&quot;,&quot;useInlineDiffs&quot;:false,&quot;code&quot;:true},&quot;version&quot;:&quot;7.1.3&quot;},&quot;marge&quot;:{&quot;options&quot;:{&quot;id&quot;:&quot;default&quot;},&quot;version&quot;:&quot;6.2.0&quot;}}}" data-config="{&quot;reportFilename&quot;:&quot;mochawesome&quot;,&quot;reportDir&quot;:&quot;mochawesome-report&quot;,&quot;reportTitle&quot;:&quot;colibri2&quot;,&quot;reportPageTitle&quot;:&quot;Mochawesome Report&quot;,&quot;inline&quot;:false,&quot;inlineAssets&quot;:false,&quot;cdn&quot;:false,&quot;charts&quot;:false,&quot;enableCharts&quot;:false,&quot;code&quot;:true,&quot;enableCode&quot;:true,&quot;autoOpen&quot;:false,&quot;overwrite&quot;:true,&quot;timestamp&quot;:false,&quot;ts&quot;:false,&quot;showPassed&quot;:true,&quot;showFailed&quot;:true,&quot;showPending&quot;:true,&quot;showSkipped&quot;:false,&quot;showHooks&quot;:&quot;failed&quot;,&quot;saveJson&quot;:true,&quot;saveHtml&quot;:true,&quot;dev&quot;:false,&quot;assetsDir&quot;:&quot;mochawesome-report/assets&quot;,&quot;jsonFile&quot;:&quot;/home/runner/work/colibri2/colibri2/mochawesome-report/mochawesome.json&quot;,&quot;htmlFile&quot;:&quot;/home/runner/work/colibri2/colibri2/mochawesome-report/mochawesome.html&quot;}"><div id="report"></div><script src="assets/app.js"></script></body></html>