
### #### ###
CONF: PRJ_top
CODE_PATHS:{
#E:\work\xilinx\AXI4\MIG_VDMA_AXI4\MIG_VDMA_AXI4.srcs\sources_1\ip
E:\work\xilinx\AXI4\MIG_VDMA_AXI4\RTL
E:\work\xilinx\AXI4\MIG_VDMA_AXI4\SIM
E:\work\newboard_sensor_ISP_1124\rtl\video_sync_generator
E:\work\newboard_sensor_ISP_1124\sim\clock_block
E:\work\xilinx\AXI4\AXI4_BFM
E:\work\xilinx\AXI4\MIG_VDMA_AXI4\MIG_VDMA_AXI4.srcs\sources_1\ip\DDR3_IP_CORE\DDR3_IP_CORE\example_design\sim
E:\work\xilinx\AXI4\MIG_VDMA_AXI4\MIG_VDMA_AXI4.ip_user_files\sim_scripts\DDR3_IP_CORE\modelsim
}

IGNORE:{
Axi4Agents.sv
Axi4BFMs.sv
Axi4Drivers.sv
video_sync_generator.v
sim_tb_top.v
}

Modelsim_PATH:E:\work\xilinx\AXI4\MIG_VDMA_AXI4\Mentor

SIM_TOP_MODULES:{
}

EVN:vivado

SYNTHESIS_PRJ_PATH:E:\work\xilinx\AXI4\MIG_VDMA_AXI4

COMPANY:xilinx

PRODUCT:atrix 7

ENDCONF:PRJ_top



USE_CONFIGURE: PRJ_top
