

.PHONY : TARGET0
TARGET0 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/add-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/add-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/add-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/add-01.S/dut/DUT-spike.log;

.PHONY : TARGET1
TARGET1 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/addi-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/addi-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/addi-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/addi-01.S/dut/DUT-spike.log;

.PHONY : TARGET2
TARGET2 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/and-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/and-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/and-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/and-01.S/dut/DUT-spike.log;

.PHONY : TARGET3
TARGET3 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/andi-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/andi-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/andi-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/andi-01.S/dut/DUT-spike.log;

.PHONY : TARGET4
TARGET4 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/auipc-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/auipc-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/auipc-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/auipc-01.S/dut/DUT-spike.log;

.PHONY : TARGET5
TARGET5 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/beq-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/beq-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/beq-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/beq-01.S/dut/DUT-spike.log;

.PHONY : TARGET6
TARGET6 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/bge-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bge-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/bge-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/bge-01.S/dut/DUT-spike.log;

.PHONY : TARGET7
TARGET7 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/bgeu-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bgeu-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/bgeu-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/bgeu-01.S/dut/DUT-spike.log;

.PHONY : TARGET8
TARGET8 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/blt-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/blt-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/blt-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/blt-01.S/dut/DUT-spike.log;

.PHONY : TARGET9
TARGET9 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/bltu-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bltu-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/bltu-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/bltu-01.S/dut/DUT-spike.log;

.PHONY : TARGET10
TARGET10 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/bne-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bne-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/bne-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/bne-01.S/dut/DUT-spike.log;

.PHONY : TARGET11
TARGET11 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/fence-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/fence-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/fence-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/fence-01.S/dut/DUT-spike.log;

.PHONY : TARGET12
TARGET12 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/jal-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jal-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/jal-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/jal-01.S/dut/DUT-spike.log;

.PHONY : TARGET13
TARGET13 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/jalr-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jalr-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/jalr-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/jalr-01.S/dut/DUT-spike.log;

.PHONY : TARGET14
TARGET14 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/lb-align-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lb-align-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/lb-align-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/lb-align-01.S/dut/DUT-spike.log;

.PHONY : TARGET15
TARGET15 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/lbu-align-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lbu-align-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/lbu-align-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/lbu-align-01.S/dut/DUT-spike.log;

.PHONY : TARGET16
TARGET16 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/lh-align-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lh-align-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/lh-align-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/lh-align-01.S/dut/DUT-spike.log;

.PHONY : TARGET17
TARGET17 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/lhu-align-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lhu-align-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/lhu-align-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/lhu-align-01.S/dut/DUT-spike.log;

.PHONY : TARGET18
TARGET18 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/lui-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lui-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/lui-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/lui-01.S/dut/DUT-spike.log;

.PHONY : TARGET19
TARGET19 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/lw-align-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lw-align-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/lw-align-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/lw-align-01.S/dut/DUT-spike.log;

.PHONY : TARGET20
TARGET20 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/misalign1-jalr-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/misalign1-jalr-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/misalign1-jalr-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/misalign1-jalr-01.S/dut/DUT-spike.log;

.PHONY : TARGET21
TARGET21 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/or-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/or-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/or-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/or-01.S/dut/DUT-spike.log;

.PHONY : TARGET22
TARGET22 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/ori-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/ori-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/ori-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/ori-01.S/dut/DUT-spike.log;

.PHONY : TARGET23
TARGET23 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/sb-align-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sb-align-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/sb-align-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/sb-align-01.S/dut/DUT-spike.log;

.PHONY : TARGET24
TARGET24 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/sh-align-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sh-align-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/sh-align-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/sh-align-01.S/dut/DUT-spike.log;

.PHONY : TARGET25
TARGET25 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/sll-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sll-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/sll-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/sll-01.S/dut/DUT-spike.log;

.PHONY : TARGET26
TARGET26 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/slli-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slli-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/slli-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/slli-01.S/dut/DUT-spike.log;

.PHONY : TARGET27
TARGET27 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/slt-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slt-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/slt-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/slt-01.S/dut/DUT-spike.log;

.PHONY : TARGET28
TARGET28 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/slti-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slti-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/slti-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/slti-01.S/dut/DUT-spike.log;

.PHONY : TARGET29
TARGET29 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/sltiu-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltiu-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/sltiu-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/sltiu-01.S/dut/DUT-spike.log;

.PHONY : TARGET30
TARGET30 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/sltu-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltu-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/sltu-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/sltu-01.S/dut/DUT-spike.log;

.PHONY : TARGET31
TARGET31 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/sra-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sra-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/sra-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/sra-01.S/dut/DUT-spike.log;

.PHONY : TARGET32
TARGET32 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/srai-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srai-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/srai-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/srai-01.S/dut/DUT-spike.log;

.PHONY : TARGET33
TARGET33 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/srl-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srl-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/srl-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/srl-01.S/dut/DUT-spike.log;

.PHONY : TARGET34
TARGET34 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/srli-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srli-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/srli-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/srli-01.S/dut/DUT-spike.log;

.PHONY : TARGET35
TARGET35 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/sub-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sub-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/sub-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/sub-01.S/dut/DUT-spike.log;

.PHONY : TARGET36
TARGET36 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/sw-align-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sw-align-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/sw-align-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/sw-align-01.S/dut/DUT-spike.log;

.PHONY : TARGET37
TARGET37 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/xor-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xor-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/xor-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/xor-01.S/dut/DUT-spike.log;

.PHONY : TARGET38
TARGET38 :
	@cd /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/xori-01.S/dut; riscv32-unknown-elf-gcc -march=rv32i          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -g         -T /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/link.ld         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/spike/env/         -I /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/env /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xori-01.S -o my.elf  -DTEST_CASE_1=True -DXLEN=32 -mabi=ilp32 ; spike --misaligned --isa=rv32imc +signature=/mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/xori-01.S/dut/DUT-spike.signature +signature-granularity=4 my.elf;spike --isa=rv32imc --log-commits -l my.elf 2> /mnt/c/Users/xiangmin/Desktop/TFG/simple_riscv_cpu/riscof_work/src/xori-01.S/dut/DUT-spike.log;