TRACE::2024-02-22.17:51:13::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:13::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:13::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:13::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:13::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-02-22.17:51:13::SCWPlatform::Opened new HwDB with name booleanfpga_0
TRACE::2024-02-22.17:51:13::SCWWriter::formatted JSON is {
	"platformName":	"proj_2_rtos",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"proj_2_rtos",
	"platHandOff":	"D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/rtl/booleanfpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/booleanfpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-02-22.17:51:13::SCWWriter::formatted JSON is {
	"platformName":	"proj_2_rtos",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"proj_2_rtos",
	"platHandOff":	"D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/rtl/booleanfpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/booleanfpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"proj_2_rtos",
	"systems":	[{
			"systemName":	"proj_2_rtos",
			"systemDesc":	"proj_2_rtos",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"proj_2_rtos"
		}]
}
TRACE::2024-02-22.17:51:13::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-02-22.17:51:13::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2024-02-22.17:51:13::SCWWriter::formatted JSON is {
	"platformName":	"proj_2_rtos",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"proj_2_rtos",
	"platHandOff":	"D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/rtl/booleanfpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/booleanfpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"proj_2_rtos",
	"systems":	[{
			"systemName":	"proj_2_rtos",
			"systemDesc":	"proj_2_rtos",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"proj_2_rtos"
		}]
}
TRACE::2024-02-22.17:51:13::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:13::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:13::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:13::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:13::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:13::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_0
TRACE::2024-02-22.17:51:13::SCWPlatform::Opened existing hwdb booleanfpga_0
TRACE::2024-02-22.17:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:51:13::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:13::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:13::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:13::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:13::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:13::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_0
TRACE::2024-02-22.17:51:13::SCWPlatform::Opened existing hwdb booleanfpga_0
TRACE::2024-02-22.17:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:51:13::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:13::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:13::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:13::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:13::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:13::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_0
TRACE::2024-02-22.17:51:13::SCWPlatform::Opened existing hwdb booleanfpga_0
TRACE::2024-02-22.17:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:51:13::SCWDomain::checking for install qemu data   : 
TRACE::2024-02-22.17:51:13::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:13::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:13::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:13::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:13::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:13::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_0
TRACE::2024-02-22.17:51:13::SCWPlatform::Opened existing hwdb booleanfpga_0
TRACE::2024-02-22.17:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:51:13::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:13::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:13::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:13::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:13::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:13::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_0
TRACE::2024-02-22.17:51:13::SCWPlatform::Opened existing hwdb booleanfpga_0
TRACE::2024-02-22.17:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:51:13::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:13::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:13::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:13::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:13::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:13::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_0
TRACE::2024-02-22.17:51:13::SCWPlatform::Opened existing hwdb booleanfpga_0
TRACE::2024-02-22.17:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:51:13::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-22.17:51:13::SCWMssOS::No sw design opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:13::SCWMssOS::mss does not exists at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:13::SCWMssOS::Creating sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:13::SCWMssOS::Adding the swdes entry, created swdb D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:13::SCWMssOS::updating the scw layer changes to swdes at   D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:13::SCWMssOS::Writing mss at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:13::SCWMssOS::Completed writing the mss file at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2024-02-22.17:51:13::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-02-22.17:51:13::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-02-22.17:51:13::SCWMssOS::Completed writing the mss file at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2024-02-22.17:51:13::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2024-02-22.17:51:15::SCWMssOS::Saving the mss changes D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:15::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-22.17:51:15::SCWMssOS::Writing the mss file completed D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:15::SCWMssOS::Commit changes completed.
TRACE::2024-02-22.17:51:15::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:15::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:15::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:15::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:15::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:15::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_0
TRACE::2024-02-22.17:51:15::SCWPlatform::Opened existing hwdb booleanfpga_0
TRACE::2024-02-22.17:51:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:51:15::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:15::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:51:15::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:15::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:15::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:15::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:15::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:15::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:15::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_0
TRACE::2024-02-22.17:51:15::SCWPlatform::Opened existing hwdb booleanfpga_0
TRACE::2024-02-22.17:51:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:51:15::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:15::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:51:15::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:15::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:15::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:15::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:15::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:15::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:15::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_0
TRACE::2024-02-22.17:51:15::SCWPlatform::Opened existing hwdb booleanfpga_0
TRACE::2024-02-22.17:51:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:51:15::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:15::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:51:15::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:15::SCWWriter::formatted JSON is {
	"platformName":	"proj_2_rtos",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"proj_2_rtos",
	"platHandOff":	"D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/rtl/booleanfpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/booleanfpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"proj_2_rtos",
	"systems":	[{
			"systemName":	"proj_2_rtos",
			"systemDesc":	"proj_2_rtos",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"proj_2_rtos",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx_domain",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"129f3a66ea6543d196504384fff9a67b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-02-22.17:51:15::SCWPlatform::Started generating the artifacts platform proj_2_rtos
TRACE::2024-02-22.17:51:15::SCWPlatform::Sanity checking of platform is completed
LOG::2024-02-22.17:51:15::SCWPlatform::Started generating the artifacts for system configuration proj_2_rtos
LOG::2024-02-22.17:51:15::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2024-02-22.17:51:15::SCWSystem::Not a boot domain 
LOG::2024-02-22.17:51:15::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2024-02-22.17:51:15::SCWDomain::Generating domain artifcats
TRACE::2024-02-22.17:51:15::SCWMssOS::Generating standalone artifcats
TRACE::2024-02-22.17:51:15::SCWMssOS:: Copying the user libraries. 
TRACE::2024-02-22.17:51:15::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:15::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:15::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:15::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:15::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:15::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_0
TRACE::2024-02-22.17:51:15::SCWPlatform::Opened existing hwdb booleanfpga_0
TRACE::2024-02-22.17:51:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:51:15::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:15::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:51:15::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:15::SCWMssOS::Completed writing the mss file at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2024-02-22.17:51:15::SCWMssOS::Mss edits present, copying mssfile into export location D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:15::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-22.17:51:15::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-02-22.17:51:15::SCWDomain::Skipping the build for domain :  freertos10_xilinx_domain
TRACE::2024-02-22.17:51:15::SCWMssOS::skipping the bsp build ... 
TRACE::2024-02-22.17:51:15::SCWMssOS::Copying to export directory.
TRACE::2024-02-22.17:51:15::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-02-22.17:51:15::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-02-22.17:51:15::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2024-02-22.17:51:15::SCWSystem::Completed Processing the sysconfig proj_2_rtos
LOG::2024-02-22.17:51:15::SCWPlatform::Completed generating the artifacts for system configuration proj_2_rtos
TRACE::2024-02-22.17:51:15::SCWPlatform::Started preparing the platform 
TRACE::2024-02-22.17:51:15::SCWSystem::Writing the bif file for system config proj_2_rtos
TRACE::2024-02-22.17:51:15::SCWSystem::dir created 
TRACE::2024-02-22.17:51:15::SCWSystem::Writing the bif 
TRACE::2024-02-22.17:51:15::SCWPlatform::Started writing the spfm file 
TRACE::2024-02-22.17:51:15::SCWPlatform::Started writing the xpfm file 
TRACE::2024-02-22.17:51:15::SCWPlatform::Completed generating the platform
TRACE::2024-02-22.17:51:15::SCWMssOS::Saving the mss changes D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-22.17:51:15::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-22.17:51:15::SCWMssOS::Commit changes completed.
TRACE::2024-02-22.17:51:15::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:15::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:15::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:15::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:15::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:15::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_0
TRACE::2024-02-22.17:51:15::SCWPlatform::Opened existing hwdb booleanfpga_0
TRACE::2024-02-22.17:51:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:51:15::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:15::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:51:15::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:15::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:15::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:15::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:15::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:15::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:15::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_0
TRACE::2024-02-22.17:51:15::SCWPlatform::Opened existing hwdb booleanfpga_0
TRACE::2024-02-22.17:51:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:51:15::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:15::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:51:15::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:15::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:15::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:15::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:15::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:15::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:15::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_0
TRACE::2024-02-22.17:51:15::SCWPlatform::Opened existing hwdb booleanfpga_0
TRACE::2024-02-22.17:51:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:51:15::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:15::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:51:15::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:15::SCWWriter::formatted JSON is {
	"platformName":	"proj_2_rtos",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"proj_2_rtos",
	"platHandOff":	"D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/rtl/booleanfpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/booleanfpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"proj_2_rtos",
	"systems":	[{
			"systemName":	"proj_2_rtos",
			"systemDesc":	"proj_2_rtos",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"proj_2_rtos",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx_domain",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"129f3a66ea6543d196504384fff9a67b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-02-22.17:51:15::SCWPlatform::updated the xpfm file.
TRACE::2024-02-22.17:51:16::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:16::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:16::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_0
TRACE::2024-02-22.17:51:16::SCWPlatform::Opened existing hwdb booleanfpga_0
TRACE::2024-02-22.17:51:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:51:16::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:16::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:51:16::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:16::SCWMssOS::Saving the mss changes D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-22.17:51:16::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-22.17:51:16::SCWMssOS::Commit changes completed.
TRACE::2024-02-22.17:51:16::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:16::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:16::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_0
TRACE::2024-02-22.17:51:16::SCWPlatform::Opened existing hwdb booleanfpga_0
TRACE::2024-02-22.17:51:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:51:16::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:16::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:51:16::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:16::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:16::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:16::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_0
TRACE::2024-02-22.17:51:16::SCWPlatform::Opened existing hwdb booleanfpga_0
TRACE::2024-02-22.17:51:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:51:16::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:16::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:51:16::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:16::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:16::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:16::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_0
TRACE::2024-02-22.17:51:16::SCWPlatform::Opened existing hwdb booleanfpga_0
TRACE::2024-02-22.17:51:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:51:16::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:16::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:51:16::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:16::SCWWriter::formatted JSON is {
	"platformName":	"proj_2_rtos",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"proj_2_rtos",
	"platHandOff":	"D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/rtl/booleanfpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/booleanfpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"proj_2_rtos",
	"systems":	[{
			"systemName":	"proj_2_rtos",
			"systemDesc":	"proj_2_rtos",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"proj_2_rtos",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx_domain",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"129f3a66ea6543d196504384fff9a67b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-02-22.17:51:16::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:16::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:16::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_0
TRACE::2024-02-22.17:51:16::SCWPlatform::Opened existing hwdb booleanfpga_0
TRACE::2024-02-22.17:51:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:51:16::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:16::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:51:16::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:16::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:16::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:16::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_0
TRACE::2024-02-22.17:51:16::SCWPlatform::Opened existing hwdb booleanfpga_0
TRACE::2024-02-22.17:51:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:51:16::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:16::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:51:16::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:16::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:16::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:16::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_0
TRACE::2024-02-22.17:51:16::SCWPlatform::Opened existing hwdb booleanfpga_0
TRACE::2024-02-22.17:51:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:51:16::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:16::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:51:16::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:16::SCWMssOS::Saving the mss changes D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-22.17:51:16::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-22.17:51:16::SCWMssOS::Commit changes completed.
TRACE::2024-02-22.17:51:16::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:16::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:16::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_0
TRACE::2024-02-22.17:51:16::SCWPlatform::Opened existing hwdb booleanfpga_0
TRACE::2024-02-22.17:51:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:51:16::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:16::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:51:16::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:16::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:16::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:16::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_0
TRACE::2024-02-22.17:51:16::SCWPlatform::Opened existing hwdb booleanfpga_0
TRACE::2024-02-22.17:51:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:51:16::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:16::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:51:16::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:16::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:16::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:16::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_0
TRACE::2024-02-22.17:51:16::SCWPlatform::Opened existing hwdb booleanfpga_0
TRACE::2024-02-22.17:51:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:51:16::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:16::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:51:16::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:16::SCWWriter::formatted JSON is {
	"platformName":	"proj_2_rtos",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"proj_2_rtos",
	"platHandOff":	"D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/rtl/booleanfpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/booleanfpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"proj_2_rtos",
	"systems":	[{
			"systemName":	"proj_2_rtos",
			"systemDesc":	"proj_2_rtos",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"proj_2_rtos",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"129f3a66ea6543d196504384fff9a67b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-02-22.17:51:16::SCWMssOS::Saving the mss changes D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-22.17:51:16::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-22.17:51:16::SCWMssOS::Commit changes completed.
TRACE::2024-02-22.17:51:16::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:16::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:16::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_0
TRACE::2024-02-22.17:51:16::SCWPlatform::Opened existing hwdb booleanfpga_0
TRACE::2024-02-22.17:51:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:51:16::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:16::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:51:16::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:16::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:16::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:16::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_0
TRACE::2024-02-22.17:51:16::SCWPlatform::Opened existing hwdb booleanfpga_0
TRACE::2024-02-22.17:51:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:51:16::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:16::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:51:16::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:16::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:16::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:16::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_0
TRACE::2024-02-22.17:51:16::SCWPlatform::Opened existing hwdb booleanfpga_0
TRACE::2024-02-22.17:51:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:51:16::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:16::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:51:16::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:16::SCWWriter::formatted JSON is {
	"platformName":	"proj_2_rtos",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"proj_2_rtos",
	"platHandOff":	"D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/rtl/booleanfpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/booleanfpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"proj_2_rtos",
	"systems":	[{
			"systemName":	"proj_2_rtos",
			"systemDesc":	"proj_2_rtos",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"proj_2_rtos",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"129f3a66ea6543d196504384fff9a67b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-02-22.17:51:16::SCWPlatform::Clearing the existing platform
TRACE::2024-02-22.17:51:16::SCWSystem::Clearing the existing sysconfig
TRACE::2024-02-22.17:51:16::SCWMssOS::Removing the swdes entry for  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:16::SCWSystem::Clearing the domains completed.
TRACE::2024-02-22.17:51:16::SCWPlatform::Clearing the opened hw db.
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform:: Platform location is D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:16::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:16::SCWPlatform::Removing the HwDB with name D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:16::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-02-22.17:51:17::SCWPlatform::Opened new HwDB with name booleanfpga_1
TRACE::2024-02-22.17:51:17::SCWReader::Active system found as  proj_2_rtos
TRACE::2024-02-22.17:51:17::SCWReader::Handling sysconfig proj_2_rtos
TRACE::2024-02-22.17:51:17::SCWDomain::checking for install qemu data   : 
TRACE::2024-02-22.17:51:17::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:17::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:17::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:17::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:17::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:17::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:51:17::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:51:17::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:17::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:17::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:17::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:17::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:17::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:51:17::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:51:17::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:17::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:17::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:17::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:17::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:17::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:51:17::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:51:17::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:17::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:17::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:17::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:17::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:17::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:51:17::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:51:17::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:17::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-22.17:51:17::SCWMssOS::No sw design opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:17::SCWMssOS::mss exists loading the mss file  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:17::SCWMssOS::Opened the sw design from mss  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:17::SCWMssOS::Adding the swdes entry D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-22.17:51:17::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-22.17:51:17::SCWMssOS::Opened the sw design.  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:17::SCWMssOS::Saving the mss changes D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-22.17:51:17::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-22.17:51:17::SCWMssOS::Commit changes completed.
TRACE::2024-02-22.17:51:17::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-02-22.17:51:17::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-02-22.17:51:17::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:17::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:17::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:17::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:17::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:17::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:51:17::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:51:17::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:17::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:51:17::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:17::SCWReader::No isolation master present  
TRACE::2024-02-22.17:51:29::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:29::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:29::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:29::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:29::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:29::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:51:29::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:51:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:51:29::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:29::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:51:29::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:29::SCWMssOS::In reload Mss file.
TRACE::2024-02-22.17:51:29::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:29::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:29::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:29::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:29::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:29::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:51:29::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:51:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:51:29::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-22.17:51:29::SCWMssOS::No sw design opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:29::SCWMssOS::mss exists loading the mss file  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:29::SCWMssOS::Opened the sw design from mss  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:29::SCWMssOS::Adding the swdes entry D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-22.17:51:29::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-22.17:51:29::SCWMssOS::Opened the sw design.  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:29::SCWMssOS::Saving the mss changes D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-22.17:51:29::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-22.17:51:29::SCWMssOS::Commit changes completed.
TRACE::2024-02-22.17:51:29::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:29::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:29::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:29::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:29::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:29::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:51:29::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:51:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:51:29::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:29::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:51:29::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:29::SCWMssOS::Removing the swdes entry for  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:41::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:41::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:41::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:41::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:51:41::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:51:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:51:41::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:51:41::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:51:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:51:41::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-22.17:51:41::SCWMssOS::No sw design opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:41::SCWMssOS::mss exists loading the mss file  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:41::SCWMssOS::Opened the sw design from mss  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:51:41::SCWMssOS::Adding the swdes entry D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-22.17:51:41::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-22.17:51:41::SCWMssOS::Opened the sw design.  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:52:01::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:52:01::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:52:01::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:52:01::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:52:01::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:52:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:52:01::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:52:01::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:52:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:52:01::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:52:01::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:52:01::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:52:01::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:52:01::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:52:01::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:52:01::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:52:01::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:52:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:52:01::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:52:01::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:52:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:52:01::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:52:01::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:52:01::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:52:01::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:52:01::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:52:01::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:52:01::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:52:01::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:52:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:52:01::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:52:01::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:52:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:52:01::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:52:01::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:52:01::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:52:01::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:52:01::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:52:01::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:52:01::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:52:01::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:52:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:52:01::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:52:01::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:52:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:52:01::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:52:01::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:52:01::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:52:12::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:52:12::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:52:12::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:52:12::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:52:12::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:52:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:52:12::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:52:12::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:52:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:52:12::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:52:12::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:52:12::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:52:12::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:52:12::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:52:12::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:52:12::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:52:12::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:52:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:52:12::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:52:12::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:52:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:52:12::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:52:12::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:52:12::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:52:12::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:52:12::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:52:12::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:52:12::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:52:12::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:52:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:52:12::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:52:12::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:52:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:52:12::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:52:12::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:52:12::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:52:12::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:52:12::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:52:12::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:52:12::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:52:12::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:52:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:52:12::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:52:12::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:52:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:52:12::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:52:12::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:52:12::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:54:45::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:45::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:45::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:45::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:54:45::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:54:45::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:54:45::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:54:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:54:45::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:54:45::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:54:45::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:54:45::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:45::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:45::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:45::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:54:45::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:54:45::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:54:45::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:54:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:54:45::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:54:45::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:54:45::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:54:45::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:45::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:45::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:45::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:54:45::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:54:45::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:54:45::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:54:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:54:45::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:54:45::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:54:45::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:54:45::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:45::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:45::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:45::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:54:45::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:54:45::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:54:45::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:54:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:54:45::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:54:45::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:54:45::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:54:45::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:45::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:45::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:45::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:54:45::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:54:45::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:54:45::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:54:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:54:45::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:54:45::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:54:45::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:54:54::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:54::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:54::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:54::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:54:54::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:54:54::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:54:54::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:54:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:54:54::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:54:54::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:54:54::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:54:54::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:54::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:54::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:54::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:54:54::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:54:54::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:54:54::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:54:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:54:54::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:54:54::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:54:54::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:54:54::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:54::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:54::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:54::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:54:54::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:54:54::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:54:54::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:54:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:54:54::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:54:54::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:54:54::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:54:54::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:54::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:54::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:54::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:54:54::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:54:54::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:54:54::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:54:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:54:54::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:54:54::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:54:54::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:54:54::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:54::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:54::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:54::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:54:54::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:54:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:54:54::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:54:54::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:54:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:54:54::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:54:54::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:54:54::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:14::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:14::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:14::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:14::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:14::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:14::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:14::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:14::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:14::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:14::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:14::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:14::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:14::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:14::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:14::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:14::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:14::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:14::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:14::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:14::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:14::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:14::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:14::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:14::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:14::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:14::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:14::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:14::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:14::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:14::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:14::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:14::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:14::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:14::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:14::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:14::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:14::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:14::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:14::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:14::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:14::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:14::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:14::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:14::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:14::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:14::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:14::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:14::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:14::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:14::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:16::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:16::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:16::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:16::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:16::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:16::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:16::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:16::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:16::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:16::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:16::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:16::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:16::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:16::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:16::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:16::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:16::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:16::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:16::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:16::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:16::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:16::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:16::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:16::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:16::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:16::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:16::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:16::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:16::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:16::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:16::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:16::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:16::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:16::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:16::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:16::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:16::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:16::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:16::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:16::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:16::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:16::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:16::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:16::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:16::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:16::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:16::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:16::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:16::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:16::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:45::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:45::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:45::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:45::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:45::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:45::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:45::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:45::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:45::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:45::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:45::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:45::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:45::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:45::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:45::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:45::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:45::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:45::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:45::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:45::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:45::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:45::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:45::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:45::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:45::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:45::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:45::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:45::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:45::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:45::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:45::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:45::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:45::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:45::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:45::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:45::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:45::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:45::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:45::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:45::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:45::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:45::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:45::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:45::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:45::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:45::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:45::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:45::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:45::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:45::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:49::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:49::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:49::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:49::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:49::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:49::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:49::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:49::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:49::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:49::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:49::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:49::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:49::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:49::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:49::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:49::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:49::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:49::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:49::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:49::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:49::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:49::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:49::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:49::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:49::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:49::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:49::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:49::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:49::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:49::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:49::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:49::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:49::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:49::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:49::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:49::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:49::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:49::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:49::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:49::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:49::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:49::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:49::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:49::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:49::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:49::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:49::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:49::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:49::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:49::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWMssOS::Saving the mss changes D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-22.17:55:50::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-22.17:55:50::SCWMssOS::Commit changes completed.
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:50::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:50::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:50::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWWriter::formatted JSON is {
	"platformName":	"proj_2_rtos",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"proj_2_rtos",
	"platHandOff":	"D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/rtl/booleanfpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/booleanfpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"proj_2_rtos",
	"systems":	[{
			"systemName":	"proj_2_rtos",
			"systemDesc":	"proj_2_rtos",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"proj_2_rtos",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"129f3a66ea6543d196504384fff9a67b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"software_timers":	"false",
							"total_heap_size":	"512",
							"use_counting_semaphores":	"false",
							"use_mutexes":	"false",
							"use_port_optimized_task_selection":	"true",
							"use_recursive_mutexes":	"false",
							"libOptionNames":	["software_timers", "total_heap_size", "use_counting_semaphores", "use_mutexes", "use_port_optimized_task_selection", "use_recursive_mutexes"]
						},
						"microblaze_0":	{
							"xmdstub_peripheral":	"none",
							"libOptionNames":	["xmdstub_peripheral"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "microblaze_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-02-22.17:55:50::SCWMssOS::Saving the mss changes D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-22.17:55:50::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-22.17:55:50::SCWMssOS::Commit changes completed.
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:50::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:50::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:50::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWMssOS::Removing the swdes entry for  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWMssOS::In reload Mss file.
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:50::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:50::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-22.17:55:50::SCWMssOS::No sw design opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWMssOS::mss exists loading the mss file  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWMssOS::Opened the sw design from mss  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWMssOS::Adding the swdes entry D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-22.17:55:50::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-22.17:55:50::SCWMssOS::Opened the sw design.  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:50::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:50::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:50::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:50::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:50::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:50::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:50::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:50::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:50::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:50::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:50::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:50::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:50::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:50::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:50::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:50::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:50::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:50::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:50::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:50::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:50::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:50::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:50::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:50::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:50::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:50::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:50::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:50::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:50::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:50::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:50::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:50::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:50::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:50::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:50::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:50::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:50::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:50::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:50::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:50::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:50::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:50::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWMssOS::Saving the mss changes D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-22.17:55:50::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-22.17:55:50::SCWMssOS::Commit changes completed.
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:50::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:50::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.17:55:50::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWMssOS::Removing the swdes entry for  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.17:55:50::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.17:55:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.17:55:50::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.17:55:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.17:55:50::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-22.17:55:50::SCWMssOS::No sw design opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWMssOS::mss exists loading the mss file  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWMssOS::Opened the sw design from mss  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWMssOS::Adding the swdes entry D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-22.17:55:50::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-22.17:55:50::SCWMssOS::Opened the sw design.  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.17:55:50::SCWMssOS::Completed writing the mss file at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2024-02-22.17:55:50::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2024-02-22.18:10:32::SCWPlatform::Started generating the artifacts platform proj_2_rtos
TRACE::2024-02-22.18:10:32::SCWPlatform::Sanity checking of platform is completed
LOG::2024-02-22.18:10:32::SCWPlatform::Started generating the artifacts for system configuration proj_2_rtos
LOG::2024-02-22.18:10:32::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2024-02-22.18:10:32::SCWSystem::Not a boot domain 
LOG::2024-02-22.18:10:32::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2024-02-22.18:10:32::SCWDomain::Generating domain artifcats
TRACE::2024-02-22.18:10:32::SCWMssOS::Generating standalone artifcats
TRACE::2024-02-22.18:10:32::SCWMssOS:: Copying the user libraries. 
TRACE::2024-02-22.18:10:32::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:10:32::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:10:32::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:10:32::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.18:10:32::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:10:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.18:10:32::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.18:10:32::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.18:10:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.18:10:32::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:10:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-22.18:10:32::SCWMssOS::No sw design opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:10:32::SCWMssOS::mss exists loading the mss file  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:10:32::SCWMssOS::Opened the sw design from mss  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:10:32::SCWMssOS::Adding the swdes entry D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-22.18:10:32::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-22.18:10:32::SCWMssOS::Opened the sw design.  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:10:32::SCWMssOS::Completed writing the mss file at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2024-02-22.18:10:32::SCWMssOS::Mss edits present, copying mssfile into export location D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:10:32::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-22.18:10:32::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-02-22.18:10:32::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2024-02-22.18:10:32::SCWMssOS::doing bsp build ... 
TRACE::2024-02-22.18:10:32::SCWMssOS::System Command Ran  D: & cd  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2024-02-22.18:10:32::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-02-22.18:10:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-02-22.18:10:32::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-22.18:10:32::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2024-02-22.18:10:32::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-22.18:10:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-02-22.18:10:32::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-22.18:10:32::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2024-02-22.18:10:32::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-22.18:10:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-02-22.18:10:32::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2024-02-22.18:10:32::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-com
TRACE::2024-02-22.18:10:32::SCWMssOS::pare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-22.18:10:33::SCWMssOS::"includes"

TRACE::2024-02-22.18:10:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-02-22.18:10:33::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-02-22.18:10:33::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-02-22.18:10:33::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-22.18:10:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-02-22.18:10:34::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-22.18:10:34::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2024-02-22.18:10:34::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-22.18:10:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-02-22.18:10:34::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-22.18:10:34::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2024-02-22.18:10:34::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-22.18:10:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-02-22.18:10:34::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-02-22.18:10:34::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2024-02-22.18:10:34::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-22.18:10:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-02-22.18:10:34::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-22.18:10:34::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2024-02-22.18:10:34::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-22.18:10:34::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-02-22.18:10:34::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-22.18:10:34::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2024-02-22.18:10:34::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-22.18:10:34::SCWMssOS::"Compiling nexys4IO..."

TRACE::2024-02-22.18:10:35::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-02-22.18:10:35::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2024-02-22.18:10:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-02-22.18:10:35::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-22.18:10:35::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2024-02-22.18:10:35::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-22.18:10:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-02-22.18:10:35::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-02-22.18:10:35::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2024-02-22.18:10:35::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-22.18:10:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-02-22.18:10:35::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2024-02-22.18:10:35::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-com
TRACE::2024-02-22.18:10:35::SCWMssOS::pare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-22.18:10:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-02-22.18:10:35::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-02-22.18:10:35::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-02-22.18:10:35::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-22.18:10:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-02-22.18:10:35::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-22.18:10:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2024-02-22.18:10:35::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-22.18:10:35::SCWMssOS::"includes"

TRACE::2024-02-22.18:10:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-02-22.18:10:35::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-22.18:10:35::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2024-02-22.18:10:35::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-22.18:10:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-02-22.18:10:35::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-02-22.18:10:35::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2024-02-22.18:10:35::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-22.18:10:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-02-22.18:10:35::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-02-22.18:10:35::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2024-02-22.18:10:35::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-22.18:10:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-02-22.18:10:35::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-02-22.18:10:35::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2024-02-22.18:10:35::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-22.18:10:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-02-22.18:10:35::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-02-22.18:10:35::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2024-02-22.18:10:35::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-22.18:10:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_12/src"

TRACE::2024-02-22.18:10:35::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2024-02-22.18:10:35::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compar
TRACE::2024-02-22.18:10:35::SCWMssOS::e" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-22.18:10:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-02-22.18:10:35::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2024-02-22.18:10:35::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2024-02-22.18:10:35::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-22.18:10:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-02-22.18:10:35::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-02-22.18:10:35::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COM
TRACE::2024-02-22.18:10:35::SCWMssOS::PILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-22.18:10:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-02-22.18:10:35::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-02-22.18:10:35::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2024-02-22.18:10:35::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-22.18:10:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-02-22.18:10:35::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-02-22.18:10:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2024-02-22.18:10:35::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-22.18:10:37::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-02-22.18:10:37::SCWMssOS::make --no-print-directory archive

TRACE::2024-02-22.18:10:37::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-02-22.18:10:37::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-02-22.18:10:37::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-02-22.18:10:37::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-02-22.18:10:37::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-02-22.18:10:37::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-02-22.18:10:37::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-02-22.18:10:37::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2024-02-22.18:10:37::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2024-02-22.18:10:37::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2024-02-22.18:10:37::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2024-02-22.18:10:37::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2024-02-22.18:10:37::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2024-02-22.18:10:37::SCWMssOS::sinit.o microblaze_0/lib/xiic.o microblaze_0/lib/xiic_dyn_master.o microblaze_0/lib/xiic_g.o microblaze_0/lib/xiic_intr.o micro
TRACE::2024-02-22.18:10:37::SCWMssOS::blaze_0/lib/xiic_l.o microblaze_0/lib/xiic_master.o microblaze_0/lib/xiic_multi_master.o microblaze_0/lib/xiic_options.o microb
TRACE::2024-02-22.18:10:37::SCWMssOS::laze_0/lib/xiic_selftest.o microblaze_0/lib/xiic_sinit.o microblaze_0/lib/xiic_slave.o microblaze_0/lib/xiic_stats.o microblaze
TRACE::2024-02-22.18:10:37::SCWMssOS::_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/
TRACE::2024-02-22.18:10:37::SCWMssOS::lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microbla
TRACE::2024-02-22.18:10:37::SCWMssOS::ze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/
TRACE::2024-02-22.18:10:37::SCWMssOS::lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.
TRACE::2024-02-22.18:10:37::SCWMssOS::o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o
TRACE::2024-02-22.18:10:37::SCWMssOS:: microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaz
TRACE::2024-02-22.18:10:37::SCWMssOS::e_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o
TRACE::2024-02-22.18:10:37::SCWMssOS:: microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o m
TRACE::2024-02-22.18:10:37::SCWMssOS::icroblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-02-22.18:10:37::SCWMssOS::'Finished building libraries'

TRACE::2024-02-22.18:10:37::SCWMssOS::Copying to export directory.
TRACE::2024-02-22.18:10:38::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-02-22.18:10:38::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-02-22.18:10:38::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2024-02-22.18:10:38::SCWSystem::Completed Processing the sysconfig proj_2_rtos
LOG::2024-02-22.18:10:38::SCWPlatform::Completed generating the artifacts for system configuration proj_2_rtos
TRACE::2024-02-22.18:10:38::SCWPlatform::Started preparing the platform 
TRACE::2024-02-22.18:10:38::SCWSystem::Writing the bif file for system config proj_2_rtos
TRACE::2024-02-22.18:10:38::SCWSystem::dir created 
TRACE::2024-02-22.18:10:38::SCWSystem::Writing the bif 
TRACE::2024-02-22.18:10:38::SCWPlatform::Started writing the spfm file 
TRACE::2024-02-22.18:10:38::SCWPlatform::Started writing the xpfm file 
TRACE::2024-02-22.18:10:38::SCWPlatform::Completed generating the platform
TRACE::2024-02-22.18:10:38::SCWMssOS::Saving the mss changes D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:10:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-22.18:10:38::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-22.18:10:38::SCWMssOS::Commit changes completed.
TRACE::2024-02-22.18:10:38::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:10:38::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:10:38::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:10:38::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.18:10:38::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:10:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.18:10:38::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.18:10:38::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.18:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.18:10:38::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:10:38::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.18:10:38::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:10:38::SCWWriter::formatted JSON is {
	"platformName":	"proj_2_rtos",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"proj_2_rtos",
	"platHandOff":	"D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/rtl/booleanfpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/booleanfpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"proj_2_rtos",
	"systems":	[{
			"systemName":	"proj_2_rtos",
			"systemDesc":	"proj_2_rtos",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"proj_2_rtos",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.12",
					"mssFile":	"",
					"md5Digest":	"fb6612cd338eadaed6adfb03e5bb8c47",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"software_timers":	"false",
							"total_heap_size":	"512",
							"use_counting_semaphores":	"false",
							"use_mutexes":	"false",
							"use_recursive_mutexes":	"false",
							"libOptionNames":	["software_timers", "total_heap_size", "use_counting_semaphores", "use_mutexes", "use_recursive_mutexes"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-02-22.18:10:38::SCWPlatform::updated the xpfm file.
TRACE::2024-02-22.18:10:38::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:10:38::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:10:38::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:10:38::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.18:10:38::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:10:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.18:10:38::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.18:10:38::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.18:10:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.18:10:38::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:10:38::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.18:10:38::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:13:19::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:19::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:19::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:19::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.18:13:19::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.18:13:19::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.18:13:19::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.18:13:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.18:13:19::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:13:19::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.18:13:19::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:13:22::SCWMssOS::In reload Mss file.
TRACE::2024-02-22.18:13:22::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.18:13:22::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.18:13:22::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.18:13:22::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.18:13:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.18:13:22::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:13:22::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-22.18:13:22::SCWMssOS::No sw design opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:13:22::SCWMssOS::mss exists loading the mss file  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:13:22::SCWMssOS::Opened the sw design from mss  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:13:22::SCWMssOS::Adding the swdes entry D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-22.18:13:22::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-22.18:13:22::SCWMssOS::Opened the sw design.  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:13:22::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.18:13:22::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.18:13:22::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.18:13:22::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.18:13:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.18:13:22::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:13:22::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.18:13:22::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:13:22::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.18:13:22::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.18:13:22::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.18:13:22::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.18:13:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.18:13:22::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:13:22::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.18:13:22::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:13:22::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.18:13:22::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.18:13:22::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.18:13:22::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.18:13:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.18:13:22::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:13:22::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.18:13:22::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:13:22::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.18:13:22::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.18:13:22::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.18:13:22::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.18:13:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.18:13:22::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:13:22::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.18:13:22::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:13:22::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.18:13:22::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.18:13:22::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.18:13:22::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.18:13:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.18:13:22::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:13:22::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.18:13:22::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:13:22::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.18:13:22::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.18:13:22::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.18:13:22::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.18:13:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.18:13:22::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:13:22::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.18:13:22::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:13:22::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.18:13:22::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.18:13:22::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.18:13:22::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.18:13:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.18:13:22::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:13:22::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.18:13:22::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:13:22::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.18:13:22::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.18:13:22::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.18:13:22::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.18:13:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.18:13:22::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:13:22::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.18:13:22::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:13:22::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.18:13:22::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.18:13:22::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.18:13:22::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.18:13:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.18:13:22::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:13:22::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.18:13:22::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:13:22::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.18:13:22::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.18:13:22::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.18:13:22::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.18:13:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.18:13:22::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:13:22::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.18:13:22::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:13:22::SCWMssOS::Saving the mss changes D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:13:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-22.18:13:22::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-22.18:13:22::SCWMssOS::Commit changes completed.
TRACE::2024-02-22.18:13:22::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.18:13:22::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:13:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.18:13:22::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.18:13:22::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.18:13:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.18:13:22::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:13:22::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.18:13:22::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:13:22::SCWMssOS::Removing the swdes entry for  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:54:58::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:54:58::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:54:58::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:54:58::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.18:54:58::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:54:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.18:54:58::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.18:54:58::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.18:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.18:54:58::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:54:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-22.18:54:58::SCWMssOS::No sw design opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:54:58::SCWMssOS::mss exists loading the mss file  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:54:58::SCWMssOS::Opened the sw design from mss  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:54:58::SCWMssOS::Adding the swdes entry D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-22.18:54:58::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-22.18:54:58::SCWMssOS::Opened the sw design.  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:55:55::SCWMssOS::In reload Mss file.
TRACE::2024-02-22.18:55:55::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.18:55:55::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.18:55:55::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.18:55:55::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.18:55:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.18:55:55::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:55:55::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-22.18:55:55::SCWMssOS::No sw design opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:55:55::SCWMssOS::mss exists loading the mss file  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:55:55::SCWMssOS::Opened the sw design from mss  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:55:55::SCWMssOS::Adding the swdes entry D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2024-02-22.18:55:55::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-22.18:55:55::SCWMssOS::Opened the sw design.  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:55:55::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.18:55:55::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.18:55:55::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.18:55:55::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.18:55:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.18:55:55::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:55:55::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.18:55:55::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:55:55::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.18:55:55::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.18:55:55::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.18:55:55::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.18:55:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.18:55:55::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:55:55::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.18:55:55::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:55:55::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.18:55:55::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.18:55:55::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.18:55:55::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.18:55:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.18:55:55::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:55:55::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.18:55:55::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:55:55::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.18:55:55::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.18:55:55::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.18:55:55::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.18:55:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.18:55:55::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:55:55::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.18:55:55::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:55:55::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.18:55:55::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.18:55:55::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.18:55:55::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.18:55:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.18:55:55::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:55:55::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.18:55:55::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:55:55::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.18:55:55::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.18:55:55::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.18:55:55::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.18:55:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.18:55:55::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:55:55::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.18:55:55::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:55:55::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.18:55:55::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.18:55:55::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.18:55:55::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.18:55:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.18:55:55::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:55:55::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.18:55:55::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:55:55::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.18:55:55::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.18:55:55::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.18:55:55::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.18:55:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.18:55:55::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:55:55::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.18:55:55::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:55:55::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.18:55:55::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.18:55:55::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.18:55:55::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.18:55:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.18:55:55::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:55:55::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.18:55:55::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:55:55::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.18:55:55::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.18:55:55::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.18:55:55::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.18:55:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.18:55:55::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:55:55::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.18:55:55::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:55:55::SCWMssOS::Saving the mss changes D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:55:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-22.18:55:55::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-22.18:55:55::SCWMssOS::Commit changes completed.
TRACE::2024-02-22.18:55:55::SCWPlatform::Trying to open the hw design at D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA given D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA absoulate path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform::DSA directory D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw
TRACE::2024-02-22.18:55:55::SCWPlatform:: Platform Path D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/hw/booleanfpga.xsa
TRACE::2024-02-22.18:55:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-22.18:55:55::SCWPlatform::Trying to set the existing hwdb with name booleanfpga_1
TRACE::2024-02-22.18:55:55::SCWPlatform::Opened existing hwdb booleanfpga_1
TRACE::2024-02-22.18:55:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-22.18:55:55::SCWMssOS::Checking the sw design at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:55:55::SCWMssOS::DEBUG:  swdes dump  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2024-02-22.18:55:55::SCWMssOS::Sw design exists and opened at  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2024-02-22.18:55:55::SCWMssOS::Removing the swdes entry for  D:/PSU/Winter_2024/544/P2/ClosedLoopPID-MicroBlazeAXI-FreeRTOS/Robert/proj_2_rtos/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
