Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 91e5bf742be748a6bf731bf143fc89ad --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'memAddr' [/afs/ee.cooper.edu/user/a/ahmad.malik/Midterm/Midterm.srcs/sim_1/new/testbench.v:12]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memwrite' [/afs/ee.cooper.edu/user/a/ahmad.malik/Midterm/Midterm.srcs/sources_1/new/top.v:10]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [/afs/ee.cooper.edu/user/a/ahmad.malik/Midterm/Midterm.srcs/sources_1/new/top.v:13]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
