m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/andrea/Documents/Tesi_287628/287628/hyperram_system/sim
Ealtera_avalon_clock_source
Z1 w1704729604
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 4
R0
Z4 8../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/altera_avalon_clock_source.vhd
Z5 F../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/altera_avalon_clock_source.vhd
l0
L22 1
Vni>OHl2bnZKgm?6FFZ97d1
!s100 X:=]mD_8g=RiSOoP1?_3P1
Z6 OV;C;2020.1;71
32
Z7 !s110 1704731402
!i10b 1
Z8 !s108 1704731402.000000
Z9 !s90 -reportprogress|300|../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/altera_avalon_clock_source.vhd|-work|avs_hram_converter_TEST_basic_inst_clk_bfm|
Z10 !s107 ../avs_hram_converter_TEST_basic/testbench/avs_hram_converter_TEST_basic_tb/simulation/submodules/altera_avalon_clock_source.vhd|
!i113 1
Z11 o-work avs_hram_converter_TEST_basic_inst_clk_bfm
Z12 tExplicit 1 CvgOpt 0
Abehavioral
R2
R3
Z13 DEx4 work 26 altera_avalon_clock_source 0 22 ni>OHl2bnZKgm?6FFZ97d1
!i122 4
l36
Z14 L29 15
Z15 Va_XR<2:W`4N<>2Pgn?QYR1
Z16 !s100 9Z]2V^Qb:4^eK3eXY2mlX3
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
