#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Mar 23 16:53:29 2022
# Process ID: 20516
# Current directory: C:/git/aes_engine/aes_offload/imp/vivado_2021.2/build
# Command line: vivado.exe -mode tcl -notrace -source build.tcl
# Log file: C:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/vivado.log
# Journal file: C:/git/aes_engine/aes_offload/imp/vivado_2021.2/build\vivado.jou
# Running On: EUL10-797V3J3, OS: Windows, CPU Frequency: 1690 MHz, CPU Physical cores: 4, Host memory: 33723 MB
#-----------------------------------------------------------
source build.tcl -notrace

 To build the design, type 'build' 
 ---------------------------------


 Procedures available in this file:

   build
      Runs the design build

      Optional parameters (to pass more than one parameter use '{}'):
       -no_synth:     Does not run the synthesis.
       -no_impl:      Does not run the implementation (place and route).
       -no_bits:      Does not run the bitstream generation.
       -elaborate:    Generates the elaborated RTL and opens the GUI, ending the script.
       -debug:        Generates the debug probes .ltx file.
       -ins_ila:      Inserts the ILA based on the RTL attributes, without using the GUI. E.g. 'build -ins_ila' or 'build {-ins_ila -no_synth}' if synthesis has been run previously.
       -no_id_update: Do not update the ID block.

   prog_dev
      Program the device through JTAG.

   help
      This help

   viado_help
      Lists Vivado useful commands

Vivado% build {-no_impl -no_bits}
No previous project opened.

Removing Vivado temporary directories
File ./.Xil/Vivado-19400-EUL10-797V3J3/incrSyn/496139934/u/e/elab.rtd
File ./.Xil/Vivado-19400-EUL10-797V3J3/incrSyn/496139934/u/g/global_name.straps.rtd
File ./.Xil/Vivado-19400-EUL10-797V3J3/incrSyn/496139934/u/g/instToEncGenName.map
File ./.Xil/Vivado-19400-EUL10-797V3J3/incrSyn/496139934/u/t/design.rtd
File ./.Xil/Vivado-19400-EUL10-797V3J3/incrSyn/496139934/u/t/files.rtd
File ./.Xil/Vivado-19400-EUL10-797V3J3/incrSyn/496139934/u/t/straps.rtd
File ./.Xil/Vivado-19400-EUL10-797V3J3/incrSyn/496139934/u/childModToGenomes.map
File ./.Xil/Vivado-19400-EUL10-797V3J3/incrSyn/496139934/u/genomeDependencyGraph.out
File ./.Xil/Vivado-19400-EUL10-797V3J3/incrSyn/496139934/u/genomes.map
File ./.Xil/Vivado-19400-EUL10-797V3J3/incrSyn/496139934/u/genomes.txt
File ./.Xil/Vivado-19400-EUL10-797V3J3/incrSyn/496139934/u/parentModToGenomes.map
File ./.Xil/Vivado-19400-EUL10-797V3J3/incrSyn/496139934/u/synthNameToElabName.map
File ./.Xil/Vivado-19400-EUL10-797V3J3/incrSyn/496139934/u/topModuleToGenome.map
Dir  ./.Xil/Vivado-19400-EUL10-797V3J3/incrSyn/496139934/u/e
Dir  ./.Xil/Vivado-19400-EUL10-797V3J3/incrSyn/496139934/u/g
Dir  ./.Xil/Vivado-19400-EUL10-797V3J3/incrSyn/496139934/u/t
Dir  ./.Xil/Vivado-19400-EUL10-797V3J3/incrSyn/496139934/u
File ./.Xil/Vivado-19400-EUL10-797V3J3/incrSyn/aes_engine_top.gnd
Dir  ./.Xil/Vivado-19400-EUL10-797V3J3/incrSyn/496139934
Dir  ./.Xil/Vivado-19400-EUL10-797V3J3/incrSyn/n
File ./.Xil/Vivado-19400-EUL10-797V3J3/realtime/aes_engine_top.tcl
File ./.Xil/Vivado-19400-EUL10-797V3J3/realtime/aes_engine_top_synth.xdc
File ./.Xil/Vivado-19400-EUL10-797V3J3/realtime/dupFiles.rpt
File ./.Xil/Vivado-19400-EUL10-797V3J3/wt/project.wpc
File ./.Xil/Vivado-19400-EUL10-797V3J3/wt/synthesis.wdf
File ./.Xil/Vivado-19400-EUL10-797V3J3/wt/synthesis_details.wdf
File ./.Xil/Vivado-19400-EUL10-797V3J3/.lpr
File ./.Xil/Vivado-19400-EUL10-797V3J3/elab.rtd
Dir  ./.Xil/Vivado-19400-EUL10-797V3J3/HWH
Dir  ./.Xil/Vivado-19400-EUL10-797V3J3/incrSyn
Dir  ./.Xil/Vivado-19400-EUL10-797V3J3/realtime
Dir  ./.Xil/Vivado-19400-EUL10-797V3J3/wt
Dir  ./.Xil/Vivado-19400-EUL10-797V3J3
Dir  ./.Xil

==========================================
 Reading source files
==========================================
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.

Updating version.

Package Name   : ../../../imp/code/devlib/id/id_pkg.vhd
Vendor         : Jack O'Keefe Ent
VendorInfo     : aes_engine      
Version        : 00.01           
Date/Time      : 2203231654      

Archiving previous build files into the 'archive' folder.

Removing existing output directories
Creating output directory

==========================================
 Starting synthesis
==========================================
Command: synth_design -top aes_engine_top -part xczu9eg-ffvb1156-2-e -assert -flatten_hierarchy none
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_clk_gen/aes_engine_clk_gen.srcs/sources_1/bd/aes_engine_clk/ip/aes_engine_clk_clk_wiz_0_0/aes_engine_clk_clk_wiz_0_0.xci
C:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_key_bram/aes_engine_key_bram.srcs/sources_1/bd/aes_engine_key_bram/ip/aes_engine_key_bram_blk_mem_gen_0_0/aes_engine_key_bram_blk_mem_gen_0_0.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_clk_gen/aes_engine_clk_gen.srcs/sources_1/bd/aes_engine_clk/ip/aes_engine_clk_clk_wiz_0_0/aes_engine_clk_clk_wiz_0_0.xci

WARNING: [IP_Flow 19-2162] IP 'aes_engine_clk_clk_wiz_0_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'xilinx.com:zcu102:part0:3.4' used to customize the IP 'aes_engine_clk_clk_wiz_0_0' do not match.
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 628
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1832.184 ; gain = 252.754
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'aes_engine_top' [C:/git/aes_engine/aes_offload/imp/code/devlib/aes_engine/aes_engine_top.vhd:47]
ERROR: [Synth 8-5826] no such design unit 'aes_engine_clk' in library 'xil_defaultlib' [C:/git/aes_engine/aes_offload/imp/code/devlib/aes_engine/aes_engine_top.vhd:75]
ERROR: [Synth 8-285] failed synthesizing module 'aes_engine_top' [C:/git/aes_engine/aes_offload/imp/code/devlib/aes_engine/aes_engine_top.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2494.496 ; gain = 915.066
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 3 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details

Vivado% build {-no_impl -no_bits}
Cleaning previous project information.

Removing Vivado temporary directories
File ./.Xil/Vivado-20516-EUL10-797V3J3/realtime/aes_engine_top.tcl
File ./.Xil/Vivado-20516-EUL10-797V3J3/realtime/dupFiles.rpt
Dir  ./.Xil/Vivado-20516-EUL10-797V3J3/realtime/tmp
File ./.Xil/Vivado-20516-EUL10-797V3J3/wt/project.wpc
File ./.Xil/Vivado-20516-EUL10-797V3J3/wt/synthesis.wdf
File ./.Xil/Vivado-20516-EUL10-797V3J3/.lpr
Dir  ./.Xil/Vivado-20516-EUL10-797V3J3/realtime
Dir  ./.Xil/Vivado-20516-EUL10-797V3J3/wt
Dir  ./.Xil/Vivado-20516-EUL10-797V3J3
Dir  ./.Xil

==========================================
 Reading source files
==========================================
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.

Updating version.

Package Name   : ../../../imp/code/devlib/id/id_pkg.vhd
Vendor         : Jack O'Keefe Ent
VendorInfo     : aes_engine      
Version        : 00.01           
Date/Time      : 2203231657      

Archiving previous build files into the 'archive' folder.

Removing existing output directories
Creating output directory

==========================================
 Starting synthesis
==========================================
Command: synth_design -top aes_engine_top -part xczu9eg-ffvb1156-2-e -assert -flatten_hierarchy none
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_key_bram/aes_engine_key_bram.srcs/sources_1/bd/aes_engine_key_bram/ip/aes_engine_key_bram_blk_mem_gen_0_0/aes_engine_key_bram_blk_mem_gen_0_0.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2494.496 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'aes_engine_top' [C:/git/aes_engine/aes_offload/imp/code/devlib/aes_engine/aes_engine_top.vhd:48]
INFO: [Synth 8-638] synthesizing module 'aes_engine_key_expansion' [C:/git/aes_engine/aes_offload/imp/code/devlib/aes_engine/aes_engine_key_expansion.vhd:28]
	Parameter g_Mode bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'aes_engine_key_expansion' (1#1) [C:/git/aes_engine/aes_offload/imp/code/devlib/aes_engine/aes_engine_key_expansion.vhd:28]
INFO: [Synth 8-638] synthesizing module 'aes_engine_round' [C:/git/aes_engine/aes_offload/imp/code/devlib/aes_engine/aes_engine_round.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'aes_engine_round' (2#1) [C:/git/aes_engine/aes_offload/imp/code/devlib/aes_engine/aes_engine_round.vhd:36]
INFO: [Synth 8-638] synthesizing module 'aes_engine_key_bram_blk_mem_gen_0_0' [c:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_key_bram/aes_engine_key_bram.gen/sources_1/bd/aes_engine_key_bram/ip/aes_engine_key_bram_blk_mem_gen_0_0/synth/aes_engine_key_bram_blk_mem_gen_0_0.vhd:70]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: aes_engine_key_bram_blk_mem_gen_0_0.mif - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 256 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 256 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 9999 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 9999 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 14 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 256 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 256 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 9999 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 9999 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 14 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 70 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 3 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     60.411388 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at 'c:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_key_bram/aes_engine_key_bram.gen/sources_1/bd/aes_engine_key_bram/ipshared/25a8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [c:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_key_bram/aes_engine_key_bram.gen/sources_1/bd/aes_engine_key_bram/ip/aes_engine_key_bram_blk_mem_gen_0_0/synth/aes_engine_key_bram_blk_mem_gen_0_0.vhd:236]
