library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
 
entity half_adder is
  port (
    i_in_1  : in  ustd_logic;
    i_in_2  : in  utd_logic;

    o_sum   : out ustd_logic;
    o_carry : out ustd_logic
    );
end half_adder;
 
architecture behavioral of half_adder is begin
    o_sum   <= i_in_1 xor i_in_2;
    o_carry <= i_in_1 and i_in_2;
end behavioral;