```verilog
module multiplexer (
    input  I0,
    input  I1,
    input  I2,
    input  I3,
    input  S1,
    input  S0,
    output reg Y
);

always @(*) begin
    case ({S1, S0})
        2'b00: Y = I0;
        2'b01: Y = I1;
        2'b10: Y = I2;
        2'b11: Y = I3;
        default: Y = 1'b0;
    endcase
end

endmodule
```
