// Seed: 690406976
module module_0 (
    input wire id_0,
    input supply1 id_1,
    output supply1 id_2,
    input supply0 id_3,
    output supply0 id_4,
    input wor id_5
    , id_10,
    input wor id_6,
    input tri0 id_7,
    input tri0 id_8
);
  assign id_10 = "" <= 1;
  wire id_11;
  initial id_2 = id_10 == id_0;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input wire id_2,
    input tri id_3,
    input supply0 id_4,
    input uwire id_5,
    output uwire id_6
);
  assign id_6 = !id_3 ? 1 : id_2;
  module_0(
      id_3, id_5, id_6, id_2, id_6, id_0, id_1, id_1, id_2
  );
endmodule
