// Seed: 819582002
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2
);
  logic id_3;
  logic id_4 = id_0[1];
endmodule
