
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0
Automatically selected td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram

2.3. Analyzing design hierarchy..
Top module:  \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:314$145 in module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:304$134 in module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:226$110 in module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:216$102 in module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:206$94 in module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:193$87 in module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:184$85 in module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:175$83 in module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:163$79 in module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:151$75 in module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 17 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:66$131'.
  Set init value: \empty_n = 1'0
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:65$130'.
  Set init value: \full_n = 1'1
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:64$129'.
  Set init value: \count = 2'00
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:61$126'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:60$125'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:59$124'.
  Set init value: \prev_tptr = 1'0
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:58$123'.
  Set init value: \prev_iptr = 1'0
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:57$122'.
  Set init value: \tptr = 1'0
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:56$121'.
  Set init value: \iptr = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:314$145'.
     1/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:318$133_EN[15:0]$154
     2/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:318$133_DATA[15:0]$153
     3/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:318$133_ADDR[6:0]$152
     4/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:318$133_EN[15:0]$151
     5/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:318$133_DATA[15:0]$150
     6/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:318$133_ADDR[6:0]$149
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:304$134'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:308$132_EN[15:0]$143
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:308$132_DATA[15:0]$142
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:308$132_ADDR[6:0]$141
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:308$132_EN[15:0]$140
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:308$132_DATA[15:0]$139
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:308$132_ADDR[6:0]$138
     7/7: $0\q0[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:66$131'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:65$130'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:64$129'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:63$128'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:62$127'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:61$126'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:60$125'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:59$124'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:58$123'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:57$122'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:56$121'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:226$110'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:216$102'.
     1/1: $0\full_n[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:206$94'.
     1/1: $0\count[1:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:193$87'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:184$85'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:175$83'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:163$79'.
     1/1: $0\tptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:151$75'.
     1/1: $0\iptr[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.\reg_valid1' from process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:63$128'.
No latch inferred for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.\reg_q1' from process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:62$127'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:318$133_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:314$145'.
  created $dff cell `$procdff$272' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:318$133_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:314$145'.
  created $dff cell `$procdff$273' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:318$133_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:314$145'.
  created $dff cell `$procdff$274' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:304$134'.
  created $dff cell `$procdff$275' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:308$132_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:304$134'.
  created $dff cell `$procdff$276' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:308$132_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:304$134'.
  created $dff cell `$procdff$277' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:308$132_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:304$134'.
  created $dff cell `$procdff$278' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.\empty_n' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:226$110'.
  created $dff cell `$procdff$279' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.\full_n' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:216$102'.
  created $dff cell `$procdff$280' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.\count' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:206$94'.
  created $dff cell `$procdff$281' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.\reg_q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:193$87'.
  created $dff cell `$procdff$282' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.\reg_valid0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:193$87'.
  created $dff cell `$procdff$283' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.\prev_tptr' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:184$85'.
  created $dff cell `$procdff$284' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.\prev_iptr' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:175$83'.
  created $dff cell `$procdff$285' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.\tptr' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:163$79'.
  created $dff cell `$procdff$286' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.\iptr' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:151$75'.
  created $dff cell `$procdff$287' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:314$145'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:314$145'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:304$134'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:304$134'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:66$131'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:65$130'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:64$129'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:63$128'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:62$127'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:61$126'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:60$125'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:59$124'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:58$123'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:57$122'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:56$121'.
Found and cleaned up 3 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:226$110'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:226$110'.
Found and cleaned up 3 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:216$102'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:216$102'.
Found and cleaned up 3 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:206$94'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:206$94'.
Found and cleaned up 3 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:193$87'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:193$87'.
Found and cleaned up 1 empty switch in `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:184$85'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:184$85'.
Found and cleaned up 1 empty switch in `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:175$83'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:175$83'.
Found and cleaned up 3 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:163$79'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:163$79'.
Found and cleaned up 3 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:151$75'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:151$75'.
Cleaned up 24 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.
<suppressed ~43 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0'.
<suppressed ~93 debug messages>
Removed a total of 31 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$198.
    dead port 2/2 on $mux $procmux$192.
    dead port 2/2 on $mux $procmux$186.
    dead port 2/2 on $mux $procmux$171.
    dead port 2/2 on $mux $procmux$165.
    dead port 2/2 on $mux $procmux$159.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 6 multiplexer ports.
<suppressed ~34 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$184:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$184_Y
      New ports: A=1'0, B=1'1, Y=$procmux$184_Y [0]
      New connections: $procmux$184_Y [15:1] = { $procmux$184_Y [0] $procmux$184_Y [0] $procmux$184_Y [0] $procmux$184_Y [0] $procmux$184_Y [0] $procmux$184_Y [0] $procmux$184_Y [0] $procmux$184_Y [0] $procmux$184_Y [0] $procmux$184_Y [0] $procmux$184_Y [0] $procmux$184_Y [0] $procmux$184_Y [0] $procmux$184_Y [0] $procmux$184_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$157:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$157_Y
      New ports: A=1'0, B=1'1, Y=$procmux$157_Y [0]
      New connections: $procmux$157_Y [15:1] = { $procmux$157_Y [0] $procmux$157_Y [0] $procmux$157_Y [0] $procmux$157_Y [0] $procmux$157_Y [0] $procmux$157_Y [0] $procmux$157_Y [0] $procmux$157_Y [0] $procmux$157_Y [0] $procmux$157_Y [0] $procmux$157_Y [0] $procmux$157_Y [0] $procmux$157_Y [0] $procmux$157_Y [0] $procmux$157_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$201:
      Old ports: A=16'0000000000000000, B=$procmux$184_Y, Y=$procmux$201_Y
      New ports: A=1'0, B=$procmux$184_Y [0], Y=$procmux$201_Y [0]
      New connections: $procmux$201_Y [15:1] = { $procmux$201_Y [0] $procmux$201_Y [0] $procmux$201_Y [0] $procmux$201_Y [0] $procmux$201_Y [0] $procmux$201_Y [0] $procmux$201_Y [0] $procmux$201_Y [0] $procmux$201_Y [0] $procmux$201_Y [0] $procmux$201_Y [0] $procmux$201_Y [0] $procmux$201_Y [0] $procmux$201_Y [0] $procmux$201_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$174:
      Old ports: A=16'0000000000000000, B=$procmux$157_Y, Y=$procmux$174_Y
      New ports: A=1'0, B=$procmux$157_Y [0], Y=$procmux$174_Y [0]
      New connections: $procmux$174_Y [15:1] = { $procmux$174_Y [0] $procmux$174_Y [0] $procmux$174_Y [0] $procmux$174_Y [0] $procmux$174_Y [0] $procmux$174_Y [0] $procmux$174_Y [0] $procmux$174_Y [0] $procmux$174_Y [0] $procmux$174_Y [0] $procmux$174_Y [0] $procmux$174_Y [0] $procmux$174_Y [0] $procmux$174_Y [0] $procmux$174_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.
Performed a total of 4 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$275 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:309$144_DATA, Q = \q0).
Adding SRST signal on $procdff$287 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0 (D = $procmux$267_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$291 ($sdff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0 (D = $procmux$265_Y, Q = \iptr).
Adding SRST signal on $procdff$286 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0 (D = $procmux$259_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$293 ($sdff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0 (D = $procmux$257_Y, Q = \tptr).
Adding SRST signal on $procdff$285 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$284 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$283 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0 (D = $procmux$239_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$297 ($sdff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0 (D = $procmux$239_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$282 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0 (D = $procmux$245_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$301 ($sdff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v:198$93_Y, Q = \reg_q0).
Adding SRST signal on $procdff$281 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0 (D = $procmux$231_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$303 ($sdff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0 (D = $procmux$231_Y, Q = \count).
Adding SRST signal on $procdff$280 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0 (D = $procmux$223_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$307 ($sdff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0 (D = $procmux$223_Y, Q = \full_n).
Adding SRST signal on $procdff$279 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0 (D = $procmux$212_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$311 ($sdff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0 (D = 1'1, Q = \empty_n).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0..
Removed 22 unused cells and 186 unused wires.
<suppressed ~24 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.
<suppressed ~3 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0 ===

   Number of wires:                 99
   Number of wire bits:            381
   Number of public wires:          54
   Number of public wire bits:     317
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     10
     $logic_not                      7
     $logic_or                       1
     $mux                          166
     $not                            1
     $reduce_bool                    6
     $reduce_or                      2
     $sdff                           2
     $sdffe                         23
     $sub                            2

=== td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore ===

   Number of wires:                 11
   Number of wire bits:             68
   Number of public wires:          11
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram ===

   Number of wires:                 23
   Number of wire bits:            239
   Number of public wires:          10
   Number of public wire bits:      67
   Number of memories:               1
   Number of memory bits:         2048
   Number of processes:              0
   Number of cells:                 16
     $dffe                          16
     $mux                           96

=== design hierarchy ===

   td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0      1
     td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore      0
       td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram      0

   Number of wires:                 99
   Number of wire bits:            381
   Number of public wires:          54
   Number of public wire bits:     317
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     10
     $logic_not                      7
     $logic_or                       1
     $mux                          166
     $not                            1
     $reduce_bool                    6
     $reduce_or                      2
     $sdff                           2
     $sdffe                         23
     $sub                            2

End of script. Logfile hash: 51f76789f6, CPU: user 0.13s system 0.00s, MEM: 12.99 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 31% 4x opt_expr (0 sec), 24% 2x read_verilog (0 sec), ...
