/* Generated by Yosys 0.62+77 (git sha1 679156d32, g++ 11.5.0 -fPIC -O3) */

module _5BitLFSR(clk, reset, q);
  input clk;
  wire clk;
  input reset;
  wire reset;
  output [4:0] q;
  reg [4:0] q;
  wire _0_;
  always @(posedge clk)
    if (reset) q[0] <= 1'h1;
    else q[0] <= q[1];
  always @(posedge clk)
    if (reset) q[1] <= 1'h0;
    else q[1] <= q[2];
  always @(posedge clk)
    if (reset) q[2] <= 1'h0;
    else q[2] <= _0_;
  always @(posedge clk)
    if (reset) q[3] <= 1'h0;
    else q[3] <= q[4];
  always @(posedge clk)
    if (reset) q[4] <= 1'h0;
    else q[4] <= q[0];
  assign _0_ = q[3] ^ q[0];
endmodule
