#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* CS */
#define CS__0__INTTYPE CYREG_PICU12_INTTYPE2
#define CS__0__MASK 0x04u
#define CS__0__PC CYREG_PRT12_PC2
#define CS__0__PORT 12u
#define CS__0__SHIFT 2
#define CS__AG CYREG_PRT12_AG
#define CS__BIE CYREG_PRT12_BIE
#define CS__BIT_MASK CYREG_PRT12_BIT_MASK
#define CS__BYP CYREG_PRT12_BYP
#define CS__DM0 CYREG_PRT12_DM0
#define CS__DM1 CYREG_PRT12_DM1
#define CS__DM2 CYREG_PRT12_DM2
#define CS__DR CYREG_PRT12_DR
#define CS__INP_DIS CYREG_PRT12_INP_DIS
#define CS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define CS__MASK 0x04u
#define CS__PORT 12u
#define CS__PRT CYREG_PRT12_PRT
#define CS__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define CS__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define CS__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define CS__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define CS__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define CS__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define CS__PS CYREG_PRT12_PS
#define CS__SHIFT 2
#define CS__SIO_CFG CYREG_PRT12_SIO_CFG
#define CS__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define CS__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define CS__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define CS__SLW CYREG_PRT12_SLW

/* RD */
#define RD__0__INTTYPE CYREG_PICU12_INTTYPE3
#define RD__0__MASK 0x08u
#define RD__0__PC CYREG_PRT12_PC3
#define RD__0__PORT 12u
#define RD__0__SHIFT 3
#define RD__AG CYREG_PRT12_AG
#define RD__BIE CYREG_PRT12_BIE
#define RD__BIT_MASK CYREG_PRT12_BIT_MASK
#define RD__BYP CYREG_PRT12_BYP
#define RD__DM0 CYREG_PRT12_DM0
#define RD__DM1 CYREG_PRT12_DM1
#define RD__DM2 CYREG_PRT12_DM2
#define RD__DR CYREG_PRT12_DR
#define RD__INP_DIS CYREG_PRT12_INP_DIS
#define RD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define RD__MASK 0x08u
#define RD__PORT 12u
#define RD__PRT CYREG_PRT12_PRT
#define RD__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RD__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RD__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RD__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RD__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RD__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RD__PS CYREG_PRT12_PS
#define RD__SHIFT 3
#define RD__SIO_CFG CYREG_PRT12_SIO_CFG
#define RD__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RD__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RD__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RD__SLW CYREG_PRT12_SLW

/* RS */
#define RS__0__INTTYPE CYREG_PICU4_INTTYPE1
#define RS__0__MASK 0x02u
#define RS__0__PC CYREG_PRT4_PC1
#define RS__0__PORT 4u
#define RS__0__SHIFT 1
#define RS__AG CYREG_PRT4_AG
#define RS__AMUX CYREG_PRT4_AMUX
#define RS__BIE CYREG_PRT4_BIE
#define RS__BIT_MASK CYREG_PRT4_BIT_MASK
#define RS__BYP CYREG_PRT4_BYP
#define RS__CTL CYREG_PRT4_CTL
#define RS__DM0 CYREG_PRT4_DM0
#define RS__DM1 CYREG_PRT4_DM1
#define RS__DM2 CYREG_PRT4_DM2
#define RS__DR CYREG_PRT4_DR
#define RS__INP_DIS CYREG_PRT4_INP_DIS
#define RS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define RS__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define RS__LCD_EN CYREG_PRT4_LCD_EN
#define RS__MASK 0x02u
#define RS__PORT 4u
#define RS__PRT CYREG_PRT4_PRT
#define RS__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define RS__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define RS__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define RS__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define RS__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define RS__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define RS__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define RS__PS CYREG_PRT4_PS
#define RS__SHIFT 1
#define RS__SLW CYREG_PRT4_SLW

/* WR */
#define WR__0__INTTYPE CYREG_PICU4_INTTYPE0
#define WR__0__MASK 0x01u
#define WR__0__PC CYREG_PRT4_PC0
#define WR__0__PORT 4u
#define WR__0__SHIFT 0
#define WR__AG CYREG_PRT4_AG
#define WR__AMUX CYREG_PRT4_AMUX
#define WR__BIE CYREG_PRT4_BIE
#define WR__BIT_MASK CYREG_PRT4_BIT_MASK
#define WR__BYP CYREG_PRT4_BYP
#define WR__CTL CYREG_PRT4_CTL
#define WR__DM0 CYREG_PRT4_DM0
#define WR__DM1 CYREG_PRT4_DM1
#define WR__DM2 CYREG_PRT4_DM2
#define WR__DR CYREG_PRT4_DR
#define WR__INP_DIS CYREG_PRT4_INP_DIS
#define WR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define WR__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define WR__LCD_EN CYREG_PRT4_LCD_EN
#define WR__MASK 0x01u
#define WR__PORT 4u
#define WR__PRT CYREG_PRT4_PRT
#define WR__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define WR__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define WR__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define WR__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define WR__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define WR__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define WR__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define WR__PS CYREG_PRT4_PS
#define WR__SHIFT 0
#define WR__SLW CYREG_PRT4_SLW

/* RST */
#define RST__0__INTTYPE CYREG_PICU15_INTTYPE3
#define RST__0__MASK 0x08u
#define RST__0__PC CYREG_IO_PC_PRT15_PC3
#define RST__0__PORT 15u
#define RST__0__SHIFT 3
#define RST__AG CYREG_PRT15_AG
#define RST__AMUX CYREG_PRT15_AMUX
#define RST__BIE CYREG_PRT15_BIE
#define RST__BIT_MASK CYREG_PRT15_BIT_MASK
#define RST__BYP CYREG_PRT15_BYP
#define RST__CTL CYREG_PRT15_CTL
#define RST__DM0 CYREG_PRT15_DM0
#define RST__DM1 CYREG_PRT15_DM1
#define RST__DM2 CYREG_PRT15_DM2
#define RST__DR CYREG_PRT15_DR
#define RST__INP_DIS CYREG_PRT15_INP_DIS
#define RST__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define RST__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define RST__LCD_EN CYREG_PRT15_LCD_EN
#define RST__MASK 0x08u
#define RST__PORT 15u
#define RST__PRT CYREG_PRT15_PRT
#define RST__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define RST__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define RST__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define RST__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define RST__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define RST__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define RST__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define RST__PS CYREG_PRT15_PS
#define RST__SHIFT 3
#define RST__SLW CYREG_PRT15_SLW

/* DATA */
#define DATA__0__INTTYPE CYREG_PICU0_INTTYPE0
#define DATA__0__MASK 0x01u
#define DATA__0__PC CYREG_PRT0_PC0
#define DATA__0__PORT 0u
#define DATA__0__SHIFT 0
#define DATA__1__INTTYPE CYREG_PICU0_INTTYPE1
#define DATA__1__MASK 0x02u
#define DATA__1__PC CYREG_PRT0_PC1
#define DATA__1__PORT 0u
#define DATA__1__SHIFT 1
#define DATA__2__INTTYPE CYREG_PICU0_INTTYPE2
#define DATA__2__MASK 0x04u
#define DATA__2__PC CYREG_PRT0_PC2
#define DATA__2__PORT 0u
#define DATA__2__SHIFT 2
#define DATA__3__INTTYPE CYREG_PICU0_INTTYPE3
#define DATA__3__MASK 0x08u
#define DATA__3__PC CYREG_PRT0_PC3
#define DATA__3__PORT 0u
#define DATA__3__SHIFT 3
#define DATA__4__INTTYPE CYREG_PICU0_INTTYPE4
#define DATA__4__MASK 0x10u
#define DATA__4__PC CYREG_PRT0_PC4
#define DATA__4__PORT 0u
#define DATA__4__SHIFT 4
#define DATA__5__INTTYPE CYREG_PICU0_INTTYPE5
#define DATA__5__MASK 0x20u
#define DATA__5__PC CYREG_PRT0_PC5
#define DATA__5__PORT 0u
#define DATA__5__SHIFT 5
#define DATA__6__INTTYPE CYREG_PICU0_INTTYPE6
#define DATA__6__MASK 0x40u
#define DATA__6__PC CYREG_PRT0_PC6
#define DATA__6__PORT 0u
#define DATA__6__SHIFT 6
#define DATA__7__INTTYPE CYREG_PICU0_INTTYPE7
#define DATA__7__MASK 0x80u
#define DATA__7__PC CYREG_PRT0_PC7
#define DATA__7__PORT 0u
#define DATA__7__SHIFT 7
#define DATA__AG CYREG_PRT0_AG
#define DATA__AMUX CYREG_PRT0_AMUX
#define DATA__BIE CYREG_PRT0_BIE
#define DATA__BIT_MASK CYREG_PRT0_BIT_MASK
#define DATA__BYP CYREG_PRT0_BYP
#define DATA__CTL CYREG_PRT0_CTL
#define DATA__DM0 CYREG_PRT0_DM0
#define DATA__DM1 CYREG_PRT0_DM1
#define DATA__DM2 CYREG_PRT0_DM2
#define DATA__DR CYREG_PRT0_DR
#define DATA__INP_DIS CYREG_PRT0_INP_DIS
#define DATA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define DATA__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define DATA__LCD_EN CYREG_PRT0_LCD_EN
#define DATA__MASK 0xFFu
#define DATA__PORT 0u
#define DATA__PRT CYREG_PRT0_PRT
#define DATA__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define DATA__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define DATA__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define DATA__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define DATA__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define DATA__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define DATA__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define DATA__PS CYREG_PRT0_PS
#define DATA__SHIFT 0
#define DATA__SLW CYREG_PRT0_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* Key_SCL */
#define Key_SCL__0__INTTYPE CYREG_PICU4_INTTYPE4
#define Key_SCL__0__MASK 0x10u
#define Key_SCL__0__PC CYREG_PRT4_PC4
#define Key_SCL__0__PORT 4u
#define Key_SCL__0__SHIFT 4
#define Key_SCL__AG CYREG_PRT4_AG
#define Key_SCL__AMUX CYREG_PRT4_AMUX
#define Key_SCL__BIE CYREG_PRT4_BIE
#define Key_SCL__BIT_MASK CYREG_PRT4_BIT_MASK
#define Key_SCL__BYP CYREG_PRT4_BYP
#define Key_SCL__CTL CYREG_PRT4_CTL
#define Key_SCL__DM0 CYREG_PRT4_DM0
#define Key_SCL__DM1 CYREG_PRT4_DM1
#define Key_SCL__DM2 CYREG_PRT4_DM2
#define Key_SCL__DR CYREG_PRT4_DR
#define Key_SCL__INP_DIS CYREG_PRT4_INP_DIS
#define Key_SCL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Key_SCL__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Key_SCL__LCD_EN CYREG_PRT4_LCD_EN
#define Key_SCL__MASK 0x10u
#define Key_SCL__PORT 4u
#define Key_SCL__PRT CYREG_PRT4_PRT
#define Key_SCL__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Key_SCL__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Key_SCL__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Key_SCL__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Key_SCL__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Key_SCL__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Key_SCL__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Key_SCL__PS CYREG_PRT4_PS
#define Key_SCL__SHIFT 4
#define Key_SCL__SLW CYREG_PRT4_SLW

/* Key_SDA */
#define Key_SDA__0__INTTYPE CYREG_PICU4_INTTYPE5
#define Key_SDA__0__MASK 0x20u
#define Key_SDA__0__PC CYREG_PRT4_PC5
#define Key_SDA__0__PORT 4u
#define Key_SDA__0__SHIFT 5
#define Key_SDA__AG CYREG_PRT4_AG
#define Key_SDA__AMUX CYREG_PRT4_AMUX
#define Key_SDA__BIE CYREG_PRT4_BIE
#define Key_SDA__BIT_MASK CYREG_PRT4_BIT_MASK
#define Key_SDA__BYP CYREG_PRT4_BYP
#define Key_SDA__CTL CYREG_PRT4_CTL
#define Key_SDA__DM0 CYREG_PRT4_DM0
#define Key_SDA__DM1 CYREG_PRT4_DM1
#define Key_SDA__DM2 CYREG_PRT4_DM2
#define Key_SDA__DR CYREG_PRT4_DR
#define Key_SDA__INP_DIS CYREG_PRT4_INP_DIS
#define Key_SDA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Key_SDA__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Key_SDA__LCD_EN CYREG_PRT4_LCD_EN
#define Key_SDA__MASK 0x20u
#define Key_SDA__PORT 4u
#define Key_SDA__PRT CYREG_PRT4_PRT
#define Key_SDA__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Key_SDA__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Key_SDA__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Key_SDA__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Key_SDA__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Key_SDA__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Key_SDA__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Key_SDA__PS CYREG_PRT4_PS
#define Key_SDA__SHIFT 5
#define Key_SDA__SLW CYREG_PRT4_SLW

/* Pin_Run */
#define Pin_Run__0__INTTYPE CYREG_PICU4_INTTYPE3
#define Pin_Run__0__MASK 0x08u
#define Pin_Run__0__PC CYREG_PRT4_PC3
#define Pin_Run__0__PORT 4u
#define Pin_Run__0__SHIFT 3
#define Pin_Run__AG CYREG_PRT4_AG
#define Pin_Run__AMUX CYREG_PRT4_AMUX
#define Pin_Run__BIE CYREG_PRT4_BIE
#define Pin_Run__BIT_MASK CYREG_PRT4_BIT_MASK
#define Pin_Run__BYP CYREG_PRT4_BYP
#define Pin_Run__CTL CYREG_PRT4_CTL
#define Pin_Run__DM0 CYREG_PRT4_DM0
#define Pin_Run__DM1 CYREG_PRT4_DM1
#define Pin_Run__DM2 CYREG_PRT4_DM2
#define Pin_Run__DR CYREG_PRT4_DR
#define Pin_Run__INP_DIS CYREG_PRT4_INP_DIS
#define Pin_Run__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Pin_Run__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Pin_Run__LCD_EN CYREG_PRT4_LCD_EN
#define Pin_Run__MASK 0x08u
#define Pin_Run__PORT 4u
#define Pin_Run__PRT CYREG_PRT4_PRT
#define Pin_Run__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Pin_Run__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Pin_Run__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Pin_Run__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Pin_Run__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Pin_Run__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Pin_Run__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Pin_Run__PS CYREG_PRT4_PS
#define Pin_Run__SHIFT 3
#define Pin_Run__SLW CYREG_PRT4_SLW

/* USBFS_1_arb_int */
#define USBFS_1_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_1_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_1_arb_int__INTC_MASK 0x400000u
#define USBFS_1_arb_int__INTC_NUMBER 22u
#define USBFS_1_arb_int__INTC_PRIOR_NUM 7u
#define USBFS_1_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBFS_1_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_1_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_1_bus_reset */
#define USBFS_1_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_1_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_1_bus_reset__INTC_MASK 0x800000u
#define USBFS_1_bus_reset__INTC_NUMBER 23u
#define USBFS_1_bus_reset__INTC_PRIOR_NUM 7u
#define USBFS_1_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBFS_1_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_1_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_1_Dm */
#define USBFS_1_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBFS_1_Dm__0__MASK 0x80u
#define USBFS_1_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBFS_1_Dm__0__PORT 15u
#define USBFS_1_Dm__0__SHIFT 7
#define USBFS_1_Dm__AG CYREG_PRT15_AG
#define USBFS_1_Dm__AMUX CYREG_PRT15_AMUX
#define USBFS_1_Dm__BIE CYREG_PRT15_BIE
#define USBFS_1_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBFS_1_Dm__BYP CYREG_PRT15_BYP
#define USBFS_1_Dm__CTL CYREG_PRT15_CTL
#define USBFS_1_Dm__DM0 CYREG_PRT15_DM0
#define USBFS_1_Dm__DM1 CYREG_PRT15_DM1
#define USBFS_1_Dm__DM2 CYREG_PRT15_DM2
#define USBFS_1_Dm__DR CYREG_PRT15_DR
#define USBFS_1_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBFS_1_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBFS_1_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBFS_1_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBFS_1_Dm__MASK 0x80u
#define USBFS_1_Dm__PORT 15u
#define USBFS_1_Dm__PRT CYREG_PRT15_PRT
#define USBFS_1_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBFS_1_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBFS_1_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBFS_1_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBFS_1_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBFS_1_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBFS_1_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBFS_1_Dm__PS CYREG_PRT15_PS
#define USBFS_1_Dm__SHIFT 7
#define USBFS_1_Dm__SLW CYREG_PRT15_SLW

/* USBFS_1_Dp */
#define USBFS_1_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBFS_1_Dp__0__MASK 0x40u
#define USBFS_1_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBFS_1_Dp__0__PORT 15u
#define USBFS_1_Dp__0__SHIFT 6
#define USBFS_1_Dp__AG CYREG_PRT15_AG
#define USBFS_1_Dp__AMUX CYREG_PRT15_AMUX
#define USBFS_1_Dp__BIE CYREG_PRT15_BIE
#define USBFS_1_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBFS_1_Dp__BYP CYREG_PRT15_BYP
#define USBFS_1_Dp__CTL CYREG_PRT15_CTL
#define USBFS_1_Dp__DM0 CYREG_PRT15_DM0
#define USBFS_1_Dp__DM1 CYREG_PRT15_DM1
#define USBFS_1_Dp__DM2 CYREG_PRT15_DM2
#define USBFS_1_Dp__DR CYREG_PRT15_DR
#define USBFS_1_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBFS_1_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBFS_1_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBFS_1_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBFS_1_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBFS_1_Dp__MASK 0x40u
#define USBFS_1_Dp__PORT 15u
#define USBFS_1_Dp__PRT CYREG_PRT15_PRT
#define USBFS_1_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBFS_1_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBFS_1_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBFS_1_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBFS_1_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBFS_1_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBFS_1_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBFS_1_Dp__PS CYREG_PRT15_PS
#define USBFS_1_Dp__SHIFT 6
#define USBFS_1_Dp__SLW CYREG_PRT15_SLW
#define USBFS_1_Dp__SNAP CYREG_PICU_15_SNAP_15

/* USBFS_1_dp_int */
#define USBFS_1_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_1_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_1_dp_int__INTC_MASK 0x1000u
#define USBFS_1_dp_int__INTC_NUMBER 12u
#define USBFS_1_dp_int__INTC_PRIOR_NUM 7u
#define USBFS_1_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBFS_1_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_1_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_1_ep_0 */
#define USBFS_1_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_1_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_1_ep_0__INTC_MASK 0x1000000u
#define USBFS_1_ep_0__INTC_NUMBER 24u
#define USBFS_1_ep_0__INTC_PRIOR_NUM 7u
#define USBFS_1_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBFS_1_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_1_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_1_ep_1 */
#define USBFS_1_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_1_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_1_ep_1__INTC_MASK 0x01u
#define USBFS_1_ep_1__INTC_NUMBER 0u
#define USBFS_1_ep_1__INTC_PRIOR_NUM 7u
#define USBFS_1_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define USBFS_1_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_1_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_1_ep_2 */
#define USBFS_1_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_1_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_1_ep_2__INTC_MASK 0x02u
#define USBFS_1_ep_2__INTC_NUMBER 1u
#define USBFS_1_ep_2__INTC_PRIOR_NUM 7u
#define USBFS_1_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define USBFS_1_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_1_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_1_sof_int */
#define USBFS_1_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_1_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_1_sof_int__INTC_MASK 0x200000u
#define USBFS_1_sof_int__INTC_NUMBER 21u
#define USBFS_1_sof_int__INTC_PRIOR_NUM 7u
#define USBFS_1_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBFS_1_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_1_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_1_USB */
#define USBFS_1_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBFS_1_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBFS_1_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBFS_1_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBFS_1_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBFS_1_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBFS_1_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBFS_1_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBFS_1_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBFS_1_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBFS_1_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBFS_1_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBFS_1_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBFS_1_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBFS_1_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBFS_1_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBFS_1_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBFS_1_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBFS_1_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBFS_1_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBFS_1_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBFS_1_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBFS_1_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBFS_1_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBFS_1_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBFS_1_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBFS_1_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBFS_1_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBFS_1_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBFS_1_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBFS_1_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBFS_1_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBFS_1_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBFS_1_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBFS_1_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBFS_1_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBFS_1_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBFS_1_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBFS_1_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBFS_1_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBFS_1_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBFS_1_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBFS_1_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBFS_1_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBFS_1_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBFS_1_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBFS_1_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBFS_1_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBFS_1_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBFS_1_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBFS_1_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBFS_1_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBFS_1_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBFS_1_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBFS_1_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBFS_1_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBFS_1_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBFS_1_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBFS_1_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBFS_1_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBFS_1_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBFS_1_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBFS_1_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBFS_1_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBFS_1_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBFS_1_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBFS_1_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBFS_1_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBFS_1_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBFS_1_USB__CR0 CYREG_USB_CR0
#define USBFS_1_USB__CR1 CYREG_USB_CR1
#define USBFS_1_USB__CWA CYREG_USB_CWA
#define USBFS_1_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBFS_1_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBFS_1_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBFS_1_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBFS_1_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBFS_1_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBFS_1_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBFS_1_USB__EP0_CR CYREG_USB_EP0_CR
#define USBFS_1_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBFS_1_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBFS_1_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBFS_1_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBFS_1_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBFS_1_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBFS_1_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBFS_1_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBFS_1_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBFS_1_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBFS_1_USB__PM_ACT_MSK 0x01u
#define USBFS_1_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBFS_1_USB__PM_STBY_MSK 0x01u
#define USBFS_1_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBFS_1_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBFS_1_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBFS_1_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBFS_1_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBFS_1_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBFS_1_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBFS_1_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBFS_1_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBFS_1_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBFS_1_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBFS_1_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBFS_1_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBFS_1_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBFS_1_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBFS_1_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBFS_1_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBFS_1_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBFS_1_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBFS_1_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBFS_1_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBFS_1_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBFS_1_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBFS_1_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBFS_1_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBFS_1_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBFS_1_USB__SOF0 CYREG_USB_SOF0
#define USBFS_1_USB__SOF1 CYREG_USB_SOF1
#define USBFS_1_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBFS_1_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBFS_1_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* Pin_Stop */
#define Pin_Stop__0__INTTYPE CYREG_PICU4_INTTYPE2
#define Pin_Stop__0__MASK 0x04u
#define Pin_Stop__0__PC CYREG_PRT4_PC2
#define Pin_Stop__0__PORT 4u
#define Pin_Stop__0__SHIFT 2
#define Pin_Stop__AG CYREG_PRT4_AG
#define Pin_Stop__AMUX CYREG_PRT4_AMUX
#define Pin_Stop__BIE CYREG_PRT4_BIE
#define Pin_Stop__BIT_MASK CYREG_PRT4_BIT_MASK
#define Pin_Stop__BYP CYREG_PRT4_BYP
#define Pin_Stop__CTL CYREG_PRT4_CTL
#define Pin_Stop__DM0 CYREG_PRT4_DM0
#define Pin_Stop__DM1 CYREG_PRT4_DM1
#define Pin_Stop__DM2 CYREG_PRT4_DM2
#define Pin_Stop__DR CYREG_PRT4_DR
#define Pin_Stop__INP_DIS CYREG_PRT4_INP_DIS
#define Pin_Stop__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Pin_Stop__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Pin_Stop__LCD_EN CYREG_PRT4_LCD_EN
#define Pin_Stop__MASK 0x04u
#define Pin_Stop__PORT 4u
#define Pin_Stop__PRT CYREG_PRT4_PRT
#define Pin_Stop__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Pin_Stop__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Pin_Stop__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Pin_Stop__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Pin_Stop__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Pin_Stop__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Pin_Stop__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Pin_Stop__PS CYREG_PRT4_PS
#define Pin_Stop__SHIFT 2
#define Pin_Stop__SLW CYREG_PRT4_SLW

/* Control_Reg_1 */
#define Control_Reg_1_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_1_Sync_ctrl_reg__0__POS 0
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB01_CTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB01_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__MASK 0x01u
#define Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB01_MSK

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 64000000U
#define BCLK__BUS_CLK__KHZ 64000U
#define BCLK__BUS_CLK__MHZ 64U
#define CY_PROJECT_NAME "A65_3.2_Bootloader"
#define CY_VERSION "PSoC Creator  3.3"
#define CYDEV_BOOTLOADER_APPLICATIONS 1u
#define CYDEV_BOOTLOADER_CHECKSUM_BASIC 0
#define CYDEV_BOOTLOADER_CHECKSUM_CRC 1
#define CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO 0
#define CyBtldr_Custom_Interface CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
#define CYDEV_BOOTLOADER_IO_COMP_USBFS_1 1
#define CyBtldr_USBFS_1 CYDEV_BOOTLOADER_IO_COMP_USBFS_1
#define CYDEV_BOOTLOADER_IO_COMP CYDEV_BOOTLOADER_IO_COMP_USBFS_1
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E133069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_Disable
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x0800
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 1
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x2000
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 1

#endif /* INCLUDED_CYFITTER_H */
