

================================================================
== Vitis HLS Report for 'int_sqrt'
================================================================
* Date:           Fri Dec 13 10:50:57 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.259 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  20.000 ns|  20.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.74>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%value_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %value_r"   --->   Operation 4 'read' 'value_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%r_V = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %value_read, i32 28, i32 29"   --->   Operation 5 'partselect' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln3406 = zext i2 %r_V" [face_detect.cpp:3406]   --->   Operation 6 'zext' 'zext_ln3406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 0, i2 %r_V" [face_detect.cpp:3406]   --->   Operation 7 'bitconcatenate' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %value_read, i32 30" [face_detect.cpp:3409]   --->   Operation 8 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%a = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp, i1 0" [face_detect.cpp:3409]   --->   Operation 9 'bitconcatenate' 'a' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %tmp, i2 0" [face_detect.cpp:3410]   --->   Operation 10 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%b = or i3 %shl_ln, i3 1" [face_detect.cpp:3410]   --->   Operation 11 'or' 'b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln3399 = zext i3 %b" [face_detect.cpp:3399]   --->   Operation 12 'zext' 'zext_ln3399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.49ns)   --->   "%icmp_ln3411 = icmp_ult  i3 %c, i3 %b" [face_detect.cpp:3411]   --->   Operation 13 'icmp' 'icmp_ln3411' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.12ns)   --->   "%xor_ln3411 = xor i1 %icmp_ln3411, i1 1" [face_detect.cpp:3411]   --->   Operation 14 'xor' 'xor_ln3411' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.57ns)   --->   "%c_1 = sub i4 %zext_ln3406, i4 %zext_ln3399" [face_detect.cpp:3413]   --->   Operation 15 'sub' 'c_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node a_29)   --->   "%a_28 = or i2 %a, i2 1" [face_detect.cpp:3414]   --->   Operation 16 'or' 'a_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.35ns)   --->   "%c_2 = select i1 %xor_ln3411, i4 %c_1, i4 %zext_ln3406" [face_detect.cpp:3411]   --->   Operation 17 'select' 'c_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.27ns) (out node of the LUT)   --->   "%a_29 = select i1 %xor_ln3411, i2 %a_28, i2 %a" [face_detect.cpp:3411]   --->   Operation 18 'select' 'a_29' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%r_V_4 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %value_read, i32 26, i32 27"   --->   Operation 19 'partselect' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%c_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %c_2, i2 %r_V_4" [face_detect.cpp:3406]   --->   Operation 20 'bitconcatenate' 'c_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln3399 = sext i6 %c_3" [face_detect.cpp:3399]   --->   Operation 21 'sext' 'sext_ln3399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%a_30 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %a_29, i1 0" [face_detect.cpp:3409]   --->   Operation 22 'bitconcatenate' 'a_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln3410_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %a_29, i2 0" [face_detect.cpp:3410]   --->   Operation 23 'bitconcatenate' 'shl_ln3410_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%b_1 = or i4 %shl_ln3410_1, i4 1" [face_detect.cpp:3410]   --->   Operation 24 'or' 'b_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln3399_1 = zext i4 %b_1" [face_detect.cpp:3399]   --->   Operation 25 'zext' 'zext_ln3399_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln3399_2 = zext i4 %b_1" [face_detect.cpp:3399]   --->   Operation 26 'zext' 'zext_ln3399_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.61ns)   --->   "%icmp_ln3411_1 = icmp_ult  i6 %c_3, i6 %zext_ln3399_1" [face_detect.cpp:3411]   --->   Operation 27 'icmp' 'icmp_ln3411_1' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.12ns)   --->   "%xor_ln3411_1 = xor i1 %icmp_ln3411_1, i1 1" [face_detect.cpp:3411]   --->   Operation 28 'xor' 'xor_ln3411_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.70ns)   --->   "%c_4 = sub i30 %sext_ln3399, i30 %zext_ln3399_2" [face_detect.cpp:3413]   --->   Operation 29 'sub' 'c_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node a_32)   --->   "%a_31 = or i3 %a_30, i3 1" [face_detect.cpp:3414]   --->   Operation 30 'or' 'a_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.30ns)   --->   "%c_5 = select i1 %xor_ln3411_1, i30 %c_4, i30 %sext_ln3399" [face_detect.cpp:3411]   --->   Operation 31 'select' 'c_5' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.27ns) (out node of the LUT)   --->   "%a_32 = select i1 %xor_ln3411_1, i3 %a_31, i3 %a_30" [face_detect.cpp:3411]   --->   Operation 32 'select' 'a_32' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln3406 = trunc i30 %c_5" [face_detect.cpp:3406]   --->   Operation 33 'trunc' 'trunc_ln3406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%r_V_5 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %value_read, i32 24, i32 25"   --->   Operation 34 'partselect' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%c_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %c_5, i2 %r_V_5" [face_detect.cpp:3406]   --->   Operation 35 'bitconcatenate' 'c_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%or_ln3399_2 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i28.i2, i28 %trunc_ln3406, i2 %r_V_5" [face_detect.cpp:3399]   --->   Operation 36 'bitconcatenate' 'or_ln3399_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%a_33 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %a_32, i1 0" [face_detect.cpp:3409]   --->   Operation 37 'bitconcatenate' 'a_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln3410_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %a_32, i2 0" [face_detect.cpp:3410]   --->   Operation 38 'bitconcatenate' 'shl_ln3410_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%b_2 = or i5 %shl_ln3410_2, i5 1" [face_detect.cpp:3410]   --->   Operation 39 'or' 'b_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln3399_3 = zext i5 %b_2" [face_detect.cpp:3399]   --->   Operation 40 'zext' 'zext_ln3399_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln3399_4 = zext i5 %b_2" [face_detect.cpp:3399]   --->   Operation 41 'zext' 'zext_ln3399_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.85ns)   --->   "%icmp_ln3411_2 = icmp_ult  i32 %c_6, i32 %zext_ln3399_3" [face_detect.cpp:3411]   --->   Operation 42 'icmp' 'icmp_ln3411_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.12ns)   --->   "%xor_ln3411_2 = xor i1 %icmp_ln3411_2, i1 1" [face_detect.cpp:3411]   --->   Operation 43 'xor' 'xor_ln3411_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.86ns)   --->   "%c_7 = sub i30 %or_ln3399_2, i30 %zext_ln3399_4" [face_detect.cpp:3413]   --->   Operation 44 'sub' 'c_7' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node a_35)   --->   "%a_34 = or i4 %a_33, i4 1" [face_detect.cpp:3414]   --->   Operation 45 'or' 'a_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.27ns)   --->   "%c_8 = select i1 %xor_ln3411_2, i30 %c_7, i30 %or_ln3399_2" [face_detect.cpp:3411]   --->   Operation 46 'select' 'c_8' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.35ns) (out node of the LUT)   --->   "%a_35 = select i1 %xor_ln3411_2, i4 %a_34, i4 %a_33" [face_detect.cpp:3411]   --->   Operation 47 'select' 'a_35' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln3406_1 = trunc i30 %c_8" [face_detect.cpp:3406]   --->   Operation 48 'trunc' 'trunc_ln3406_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%r_V_1 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %value_read, i32 22, i32 23"   --->   Operation 49 'partselect' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%c_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %c_8, i2 %r_V_1" [face_detect.cpp:3406]   --->   Operation 50 'bitconcatenate' 'c_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln3399_3 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i28.i2, i28 %trunc_ln3406_1, i2 %r_V_1" [face_detect.cpp:3399]   --->   Operation 51 'bitconcatenate' 'or_ln3399_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%a_36 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %a_35, i1 0" [face_detect.cpp:3409]   --->   Operation 52 'bitconcatenate' 'a_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln3410_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %a_35, i2 0" [face_detect.cpp:3410]   --->   Operation 53 'bitconcatenate' 'shl_ln3410_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%b_3 = or i6 %shl_ln3410_3, i6 1" [face_detect.cpp:3410]   --->   Operation 54 'or' 'b_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln3399_5 = zext i6 %b_3" [face_detect.cpp:3399]   --->   Operation 55 'zext' 'zext_ln3399_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln3399_6 = zext i6 %b_3" [face_detect.cpp:3399]   --->   Operation 56 'zext' 'zext_ln3399_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.85ns)   --->   "%icmp_ln3411_3 = icmp_ult  i32 %c_9, i32 %zext_ln3399_5" [face_detect.cpp:3411]   --->   Operation 57 'icmp' 'icmp_ln3411_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.12ns)   --->   "%xor_ln3411_3 = xor i1 %icmp_ln3411_3, i1 1" [face_detect.cpp:3411]   --->   Operation 58 'xor' 'xor_ln3411_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.86ns)   --->   "%c_10 = sub i30 %or_ln3399_3, i30 %zext_ln3399_6" [face_detect.cpp:3413]   --->   Operation 59 'sub' 'c_10' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node a_38)   --->   "%a_37 = or i5 %a_36, i5 1" [face_detect.cpp:3414]   --->   Operation 60 'or' 'a_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.27ns)   --->   "%c_11 = select i1 %xor_ln3411_3, i30 %c_10, i30 %or_ln3399_3" [face_detect.cpp:3411]   --->   Operation 61 'select' 'c_11' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.27ns) (out node of the LUT)   --->   "%a_38 = select i1 %xor_ln3411_3, i5 %a_37, i5 %a_36" [face_detect.cpp:3411]   --->   Operation 62 'select' 'a_38' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln3406_2 = trunc i30 %c_11" [face_detect.cpp:3406]   --->   Operation 63 'trunc' 'trunc_ln3406_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%r_V_2 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %value_read, i32 20, i32 21"   --->   Operation 64 'partselect' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%c_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %c_11, i2 %r_V_2" [face_detect.cpp:3406]   --->   Operation 65 'bitconcatenate' 'c_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%or_ln3399_4 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i28.i2, i28 %trunc_ln3406_2, i2 %r_V_2" [face_detect.cpp:3399]   --->   Operation 66 'bitconcatenate' 'or_ln3399_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%a_39 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %a_38, i1 0" [face_detect.cpp:3409]   --->   Operation 67 'bitconcatenate' 'a_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%shl_ln3410_4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %a_38, i2 0" [face_detect.cpp:3410]   --->   Operation 68 'bitconcatenate' 'shl_ln3410_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%b_4 = or i7 %shl_ln3410_4, i7 1" [face_detect.cpp:3410]   --->   Operation 69 'or' 'b_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln3399_7 = zext i7 %b_4" [face_detect.cpp:3399]   --->   Operation 70 'zext' 'zext_ln3399_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln3399_8 = zext i7 %b_4" [face_detect.cpp:3399]   --->   Operation 71 'zext' 'zext_ln3399_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.85ns)   --->   "%icmp_ln3411_4 = icmp_ult  i32 %c_12, i32 %zext_ln3399_7" [face_detect.cpp:3411]   --->   Operation 72 'icmp' 'icmp_ln3411_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.12ns)   --->   "%xor_ln3411_4 = xor i1 %icmp_ln3411_4, i1 1" [face_detect.cpp:3411]   --->   Operation 73 'xor' 'xor_ln3411_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.86ns)   --->   "%c_13 = sub i30 %or_ln3399_4, i30 %zext_ln3399_8" [face_detect.cpp:3413]   --->   Operation 74 'sub' 'c_13' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node a_41)   --->   "%a_40 = or i6 %a_39, i6 1" [face_detect.cpp:3414]   --->   Operation 75 'or' 'a_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.27ns)   --->   "%c_14 = select i1 %xor_ln3411_4, i30 %c_13, i30 %or_ln3399_4" [face_detect.cpp:3411]   --->   Operation 76 'select' 'c_14' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.29ns) (out node of the LUT)   --->   "%a_41 = select i1 %xor_ln3411_4, i6 %a_40, i6 %a_39" [face_detect.cpp:3411]   --->   Operation 77 'select' 'a_41' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln3406_3 = trunc i30 %c_14" [face_detect.cpp:3406]   --->   Operation 78 'trunc' 'trunc_ln3406_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%r_V_3 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %value_read, i32 18, i32 19"   --->   Operation 79 'partselect' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%c_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %c_14, i2 %r_V_3" [face_detect.cpp:3406]   --->   Operation 80 'bitconcatenate' 'c_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln3410_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %a_41, i2 0" [face_detect.cpp:3410]   --->   Operation 81 'bitconcatenate' 'shl_ln3410_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%b_5 = or i8 %shl_ln3410_5, i8 1" [face_detect.cpp:3410]   --->   Operation 82 'or' 'b_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln3399_9 = zext i8 %b_5" [face_detect.cpp:3399]   --->   Operation 83 'zext' 'zext_ln3399_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.85ns)   --->   "%icmp_ln3411_5 = icmp_ult  i32 %c_15, i32 %zext_ln3399_9" [face_detect.cpp:3411]   --->   Operation 84 'icmp' 'icmp_ln3411_5' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%r_V_6 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %value_read, i32 16, i32 17"   --->   Operation 85 'partselect' 'r_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%r_V_7 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %value_read, i32 14, i32 15"   --->   Operation 86 'partselect' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%r_V_8 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %value_read, i32 12, i32 13"   --->   Operation 87 'partselect' 'r_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%r_V_9 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %value_read, i32 10, i32 11"   --->   Operation 88 'partselect' 'r_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%r_V_10 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %value_read, i32 8, i32 9"   --->   Operation 89 'partselect' 'r_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%r_V_11 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %value_read, i32 6, i32 7"   --->   Operation 90 'partselect' 'r_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%r_V_12 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %value_read, i32 4, i32 5"   --->   Operation 91 'partselect' 'r_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%r_V_13 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %value_read, i32 2, i32 3"   --->   Operation 92 'partselect' 'r_V_13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.25>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%or_ln3399_5 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i28.i2, i28 %trunc_ln3406_3, i2 %r_V_3" [face_detect.cpp:3399]   --->   Operation 93 'bitconcatenate' 'or_ln3399_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%a_42 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %a_41, i1 0" [face_detect.cpp:3409]   --->   Operation 94 'bitconcatenate' 'a_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln3399_10 = zext i8 %b_5" [face_detect.cpp:3399]   --->   Operation 95 'zext' 'zext_ln3399_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.12ns)   --->   "%xor_ln3411_5 = xor i1 %icmp_ln3411_5, i1 1" [face_detect.cpp:3411]   --->   Operation 96 'xor' 'xor_ln3411_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.86ns)   --->   "%c_16 = sub i30 %or_ln3399_5, i30 %zext_ln3399_10" [face_detect.cpp:3413]   --->   Operation 97 'sub' 'c_16' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node a_44)   --->   "%a_43 = or i7 %a_42, i7 1" [face_detect.cpp:3414]   --->   Operation 98 'or' 'a_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.27ns)   --->   "%c_17 = select i1 %xor_ln3411_5, i30 %c_16, i30 %or_ln3399_5" [face_detect.cpp:3411]   --->   Operation 99 'select' 'c_17' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.30ns) (out node of the LUT)   --->   "%a_44 = select i1 %xor_ln3411_5, i7 %a_43, i7 %a_42" [face_detect.cpp:3411]   --->   Operation 100 'select' 'a_44' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln3406_4 = trunc i30 %c_17" [face_detect.cpp:3406]   --->   Operation 101 'trunc' 'trunc_ln3406_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%c_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %c_17, i2 %r_V_6" [face_detect.cpp:3406]   --->   Operation 102 'bitconcatenate' 'c_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%or_ln3399_6 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i28.i2, i28 %trunc_ln3406_4, i2 %r_V_6" [face_detect.cpp:3399]   --->   Operation 103 'bitconcatenate' 'or_ln3399_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%a_45 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %a_44, i1 0" [face_detect.cpp:3409]   --->   Operation 104 'bitconcatenate' 'a_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%shl_ln3410_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %a_44, i2 0" [face_detect.cpp:3410]   --->   Operation 105 'bitconcatenate' 'shl_ln3410_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%b_6 = or i9 %shl_ln3410_6, i9 1" [face_detect.cpp:3410]   --->   Operation 106 'or' 'b_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln3399_11 = zext i9 %b_6" [face_detect.cpp:3399]   --->   Operation 107 'zext' 'zext_ln3399_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln3399_12 = zext i9 %b_6" [face_detect.cpp:3399]   --->   Operation 108 'zext' 'zext_ln3399_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.85ns)   --->   "%icmp_ln3411_6 = icmp_ult  i32 %c_18, i32 %zext_ln3399_11" [face_detect.cpp:3411]   --->   Operation 109 'icmp' 'icmp_ln3411_6' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.12ns)   --->   "%xor_ln3411_6 = xor i1 %icmp_ln3411_6, i1 1" [face_detect.cpp:3411]   --->   Operation 110 'xor' 'xor_ln3411_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.86ns)   --->   "%c_19 = sub i30 %or_ln3399_6, i30 %zext_ln3399_12" [face_detect.cpp:3413]   --->   Operation 111 'sub' 'c_19' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node a_47)   --->   "%a_46 = or i8 %a_45, i8 1" [face_detect.cpp:3414]   --->   Operation 112 'or' 'a_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.27ns)   --->   "%c_20 = select i1 %xor_ln3411_6, i30 %c_19, i30 %or_ln3399_6" [face_detect.cpp:3411]   --->   Operation 113 'select' 'c_20' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.30ns) (out node of the LUT)   --->   "%a_47 = select i1 %xor_ln3411_6, i8 %a_46, i8 %a_45" [face_detect.cpp:3411]   --->   Operation 114 'select' 'a_47' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln3406_5 = trunc i30 %c_20" [face_detect.cpp:3406]   --->   Operation 115 'trunc' 'trunc_ln3406_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%c_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %c_20, i2 %r_V_7" [face_detect.cpp:3406]   --->   Operation 116 'bitconcatenate' 'c_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%or_ln3399_7 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i28.i2, i28 %trunc_ln3406_5, i2 %r_V_7" [face_detect.cpp:3399]   --->   Operation 117 'bitconcatenate' 'or_ln3399_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%a_48 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %a_47, i1 0" [face_detect.cpp:3409]   --->   Operation 118 'bitconcatenate' 'a_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln3410_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %a_47, i2 0" [face_detect.cpp:3410]   --->   Operation 119 'bitconcatenate' 'shl_ln3410_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%b_7 = or i10 %shl_ln3410_7, i10 1" [face_detect.cpp:3410]   --->   Operation 120 'or' 'b_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln3399_13 = zext i10 %b_7" [face_detect.cpp:3399]   --->   Operation 121 'zext' 'zext_ln3399_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln3399_14 = zext i10 %b_7" [face_detect.cpp:3399]   --->   Operation 122 'zext' 'zext_ln3399_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.85ns)   --->   "%icmp_ln3411_7 = icmp_ult  i32 %c_21, i32 %zext_ln3399_13" [face_detect.cpp:3411]   --->   Operation 123 'icmp' 'icmp_ln3411_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.12ns)   --->   "%xor_ln3411_7 = xor i1 %icmp_ln3411_7, i1 1" [face_detect.cpp:3411]   --->   Operation 124 'xor' 'xor_ln3411_7' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.86ns)   --->   "%c_22 = sub i30 %or_ln3399_7, i30 %zext_ln3399_14" [face_detect.cpp:3413]   --->   Operation 125 'sub' 'c_22' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node a_50)   --->   "%a_49 = or i9 %a_48, i9 1" [face_detect.cpp:3414]   --->   Operation 126 'or' 'a_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.27ns)   --->   "%c_23 = select i1 %xor_ln3411_7, i30 %c_22, i30 %or_ln3399_7" [face_detect.cpp:3411]   --->   Operation 127 'select' 'c_23' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.30ns) (out node of the LUT)   --->   "%a_50 = select i1 %xor_ln3411_7, i9 %a_49, i9 %a_48" [face_detect.cpp:3411]   --->   Operation 128 'select' 'a_50' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln3406_6 = trunc i30 %c_23" [face_detect.cpp:3406]   --->   Operation 129 'trunc' 'trunc_ln3406_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%c_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %c_23, i2 %r_V_8" [face_detect.cpp:3406]   --->   Operation 130 'bitconcatenate' 'c_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln3399_8 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i28.i2, i28 %trunc_ln3406_6, i2 %r_V_8" [face_detect.cpp:3399]   --->   Operation 131 'bitconcatenate' 'or_ln3399_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%a_51 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %a_50, i1 0" [face_detect.cpp:3409]   --->   Operation 132 'bitconcatenate' 'a_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln3410_8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %a_50, i2 0" [face_detect.cpp:3410]   --->   Operation 133 'bitconcatenate' 'shl_ln3410_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%b_8 = or i11 %shl_ln3410_8, i11 1" [face_detect.cpp:3410]   --->   Operation 134 'or' 'b_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln3399_15 = zext i11 %b_8" [face_detect.cpp:3399]   --->   Operation 135 'zext' 'zext_ln3399_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln3399_16 = zext i11 %b_8" [face_detect.cpp:3399]   --->   Operation 136 'zext' 'zext_ln3399_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.85ns)   --->   "%icmp_ln3411_8 = icmp_ult  i32 %c_24, i32 %zext_ln3399_15" [face_detect.cpp:3411]   --->   Operation 137 'icmp' 'icmp_ln3411_8' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.12ns)   --->   "%xor_ln3411_8 = xor i1 %icmp_ln3411_8, i1 1" [face_detect.cpp:3411]   --->   Operation 138 'xor' 'xor_ln3411_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.86ns)   --->   "%c_25 = sub i30 %or_ln3399_8, i30 %zext_ln3399_16" [face_detect.cpp:3413]   --->   Operation 139 'sub' 'c_25' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node a_53)   --->   "%a_52 = or i10 %a_51, i10 1" [face_detect.cpp:3414]   --->   Operation 140 'or' 'a_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.27ns)   --->   "%c_26 = select i1 %xor_ln3411_8, i30 %c_25, i30 %or_ln3399_8" [face_detect.cpp:3411]   --->   Operation 141 'select' 'c_26' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.30ns) (out node of the LUT)   --->   "%a_53 = select i1 %xor_ln3411_8, i10 %a_52, i10 %a_51" [face_detect.cpp:3411]   --->   Operation 142 'select' 'a_53' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln3406_7 = trunc i30 %c_26" [face_detect.cpp:3406]   --->   Operation 143 'trunc' 'trunc_ln3406_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%c_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %c_26, i2 %r_V_9" [face_detect.cpp:3406]   --->   Operation 144 'bitconcatenate' 'c_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%or_ln3399_9 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i28.i2, i28 %trunc_ln3406_7, i2 %r_V_9" [face_detect.cpp:3399]   --->   Operation 145 'bitconcatenate' 'or_ln3399_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%a_54 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %a_53, i1 0" [face_detect.cpp:3409]   --->   Operation 146 'bitconcatenate' 'a_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln3410_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %a_53, i2 0" [face_detect.cpp:3410]   --->   Operation 147 'bitconcatenate' 'shl_ln3410_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%b_9 = or i12 %shl_ln3410_9, i12 1" [face_detect.cpp:3410]   --->   Operation 148 'or' 'b_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln3399_17 = zext i12 %b_9" [face_detect.cpp:3399]   --->   Operation 149 'zext' 'zext_ln3399_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln3399_18 = zext i12 %b_9" [face_detect.cpp:3399]   --->   Operation 150 'zext' 'zext_ln3399_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.85ns)   --->   "%icmp_ln3411_9 = icmp_ult  i32 %c_27, i32 %zext_ln3399_17" [face_detect.cpp:3411]   --->   Operation 151 'icmp' 'icmp_ln3411_9' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.12ns)   --->   "%xor_ln3411_9 = xor i1 %icmp_ln3411_9, i1 1" [face_detect.cpp:3411]   --->   Operation 152 'xor' 'xor_ln3411_9' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.86ns)   --->   "%c_28 = sub i30 %or_ln3399_9, i30 %zext_ln3399_18" [face_detect.cpp:3413]   --->   Operation 153 'sub' 'c_28' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node a_56)   --->   "%a_55 = or i11 %a_54, i11 1" [face_detect.cpp:3414]   --->   Operation 154 'or' 'a_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.27ns)   --->   "%c_29 = select i1 %xor_ln3411_9, i30 %c_28, i30 %or_ln3399_9" [face_detect.cpp:3411]   --->   Operation 155 'select' 'c_29' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.30ns) (out node of the LUT)   --->   "%a_56 = select i1 %xor_ln3411_9, i11 %a_55, i11 %a_54" [face_detect.cpp:3411]   --->   Operation 156 'select' 'a_56' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln3406_8 = trunc i30 %c_29" [face_detect.cpp:3406]   --->   Operation 157 'trunc' 'trunc_ln3406_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%c_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %c_29, i2 %r_V_10" [face_detect.cpp:3406]   --->   Operation 158 'bitconcatenate' 'c_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%shl_ln3410_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %a_56, i2 0" [face_detect.cpp:3410]   --->   Operation 159 'bitconcatenate' 'shl_ln3410_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%b_10 = or i13 %shl_ln3410_s, i13 1" [face_detect.cpp:3410]   --->   Operation 160 'or' 'b_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln3399_19 = zext i13 %b_10" [face_detect.cpp:3399]   --->   Operation 161 'zext' 'zext_ln3399_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.85ns)   --->   "%icmp_ln3411_10 = icmp_ult  i32 %c_30, i32 %zext_ln3399_19" [face_detect.cpp:3411]   --->   Operation 162 'icmp' 'icmp_ln3411_10' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.12ns)   --->   "%xor_ln3411_10 = xor i1 %icmp_ln3411_10, i1 1" [face_detect.cpp:3411]   --->   Operation 163 'xor' 'xor_ln3411_10' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.14>
ST_3 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln3411_14)   --->   "%r_V_14 = trunc i31 %value_read"   --->   Operation 164 'trunc' 'r_V_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%or_ln3399_s = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i28.i2, i28 %trunc_ln3406_8, i2 %r_V_10" [face_detect.cpp:3399]   --->   Operation 165 'bitconcatenate' 'or_ln3399_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%a_57 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %a_56, i1 0" [face_detect.cpp:3409]   --->   Operation 166 'bitconcatenate' 'a_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln3399_20 = zext i13 %b_10" [face_detect.cpp:3399]   --->   Operation 167 'zext' 'zext_ln3399_20' <Predicate = (xor_ln3411_10)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.86ns)   --->   "%c_31 = sub i30 %or_ln3399_s, i30 %zext_ln3399_20" [face_detect.cpp:3413]   --->   Operation 168 'sub' 'c_31' <Predicate = (xor_ln3411_10)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node a_59)   --->   "%a_58 = or i12 %a_57, i12 1" [face_detect.cpp:3414]   --->   Operation 169 'or' 'a_58' <Predicate = (xor_ln3411_10)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.27ns)   --->   "%c_32 = select i1 %xor_ln3411_10, i30 %c_31, i30 %or_ln3399_s" [face_detect.cpp:3411]   --->   Operation 170 'select' 'c_32' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.29ns) (out node of the LUT)   --->   "%a_59 = select i1 %xor_ln3411_10, i12 %a_58, i12 %a_57" [face_detect.cpp:3411]   --->   Operation 171 'select' 'a_59' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln3406_9 = trunc i30 %c_32" [face_detect.cpp:3406]   --->   Operation 172 'trunc' 'trunc_ln3406_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%c_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %c_32, i2 %r_V_11" [face_detect.cpp:3406]   --->   Operation 173 'bitconcatenate' 'c_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%or_ln3399_1 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i28.i2, i28 %trunc_ln3406_9, i2 %r_V_11" [face_detect.cpp:3399]   --->   Operation 174 'bitconcatenate' 'or_ln3399_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%a_60 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %a_59, i1 0" [face_detect.cpp:3409]   --->   Operation 175 'bitconcatenate' 'a_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%shl_ln3410_10 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %a_59, i2 0" [face_detect.cpp:3410]   --->   Operation 176 'bitconcatenate' 'shl_ln3410_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%b_11 = or i14 %shl_ln3410_10, i14 1" [face_detect.cpp:3410]   --->   Operation 177 'or' 'b_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln3399_21 = zext i14 %b_11" [face_detect.cpp:3399]   --->   Operation 178 'zext' 'zext_ln3399_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln3399_22 = zext i14 %b_11" [face_detect.cpp:3399]   --->   Operation 179 'zext' 'zext_ln3399_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.85ns)   --->   "%icmp_ln3411_11 = icmp_ult  i32 %c_33, i32 %zext_ln3399_21" [face_detect.cpp:3411]   --->   Operation 180 'icmp' 'icmp_ln3411_11' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.12ns)   --->   "%xor_ln3411_11 = xor i1 %icmp_ln3411_11, i1 1" [face_detect.cpp:3411]   --->   Operation 181 'xor' 'xor_ln3411_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.86ns)   --->   "%c_34 = sub i30 %or_ln3399_1, i30 %zext_ln3399_22" [face_detect.cpp:3413]   --->   Operation 182 'sub' 'c_34' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node a_62)   --->   "%a_61 = or i13 %a_60, i13 1" [face_detect.cpp:3414]   --->   Operation 183 'or' 'a_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.27ns)   --->   "%c_35 = select i1 %xor_ln3411_11, i30 %c_34, i30 %or_ln3399_1" [face_detect.cpp:3411]   --->   Operation 184 'select' 'c_35' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.32ns) (out node of the LUT)   --->   "%a_62 = select i1 %xor_ln3411_11, i13 %a_61, i13 %a_60" [face_detect.cpp:3411]   --->   Operation 185 'select' 'a_62' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln3406_10 = trunc i30 %c_35" [face_detect.cpp:3406]   --->   Operation 186 'trunc' 'trunc_ln3406_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%c_36 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %c_35, i2 %r_V_12" [face_detect.cpp:3406]   --->   Operation 187 'bitconcatenate' 'c_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%or_ln3399_10 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i28.i2, i28 %trunc_ln3406_10, i2 %r_V_12" [face_detect.cpp:3399]   --->   Operation 188 'bitconcatenate' 'or_ln3399_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%a_63 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %a_62, i1 0" [face_detect.cpp:3409]   --->   Operation 189 'bitconcatenate' 'a_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%shl_ln3410_11 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %a_62, i2 0" [face_detect.cpp:3410]   --->   Operation 190 'bitconcatenate' 'shl_ln3410_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%b_12 = or i15 %shl_ln3410_11, i15 1" [face_detect.cpp:3410]   --->   Operation 191 'or' 'b_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln3399_23 = zext i15 %b_12" [face_detect.cpp:3399]   --->   Operation 192 'zext' 'zext_ln3399_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln3399_24 = zext i15 %b_12" [face_detect.cpp:3399]   --->   Operation 193 'zext' 'zext_ln3399_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.85ns)   --->   "%icmp_ln3411_12 = icmp_ult  i32 %c_36, i32 %zext_ln3399_23" [face_detect.cpp:3411]   --->   Operation 194 'icmp' 'icmp_ln3411_12' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.12ns)   --->   "%xor_ln3411_12 = xor i1 %icmp_ln3411_12, i1 1" [face_detect.cpp:3411]   --->   Operation 195 'xor' 'xor_ln3411_12' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.86ns)   --->   "%c_37 = sub i30 %or_ln3399_10, i30 %zext_ln3399_24" [face_detect.cpp:3413]   --->   Operation 196 'sub' 'c_37' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node a_65)   --->   "%a_64 = or i14 %a_63, i14 1" [face_detect.cpp:3414]   --->   Operation 197 'or' 'a_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.27ns)   --->   "%c_38 = select i1 %xor_ln3411_12, i30 %c_37, i30 %or_ln3399_10" [face_detect.cpp:3411]   --->   Operation 198 'select' 'c_38' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (0.34ns) (out node of the LUT)   --->   "%a_65 = select i1 %xor_ln3411_12, i14 %a_64, i14 %a_63" [face_detect.cpp:3411]   --->   Operation 199 'select' 'a_65' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln3406_11 = trunc i30 %c_38" [face_detect.cpp:3406]   --->   Operation 200 'trunc' 'trunc_ln3406_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%c_39 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %c_38, i2 %r_V_13" [face_detect.cpp:3406]   --->   Operation 201 'bitconcatenate' 'c_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%or_ln3399_11 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i28.i2, i28 %trunc_ln3406_11, i2 %r_V_13" [face_detect.cpp:3399]   --->   Operation 202 'bitconcatenate' 'or_ln3399_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%a_66 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %a_65, i1 0" [face_detect.cpp:3409]   --->   Operation 203 'bitconcatenate' 'a_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%shl_ln3410_12 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %a_65, i2 0" [face_detect.cpp:3410]   --->   Operation 204 'bitconcatenate' 'shl_ln3410_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%b_13 = or i16 %shl_ln3410_12, i16 1" [face_detect.cpp:3410]   --->   Operation 205 'or' 'b_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln3399_25 = zext i16 %b_13" [face_detect.cpp:3399]   --->   Operation 206 'zext' 'zext_ln3399_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln3399_26 = zext i16 %b_13" [face_detect.cpp:3399]   --->   Operation 207 'zext' 'zext_ln3399_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.85ns)   --->   "%icmp_ln3411_13 = icmp_ult  i32 %c_39, i32 %zext_ln3399_25" [face_detect.cpp:3411]   --->   Operation 208 'icmp' 'icmp_ln3411_13' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.12ns)   --->   "%xor_ln3411_13 = xor i1 %icmp_ln3411_13, i1 1" [face_detect.cpp:3411]   --->   Operation 209 'xor' 'xor_ln3411_13' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (0.86ns)   --->   "%c_40 = sub i30 %or_ln3399_11, i30 %zext_ln3399_26" [face_detect.cpp:3413]   --->   Operation 210 'sub' 'c_40' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node a_68)   --->   "%a_67 = or i15 %a_66, i15 1" [face_detect.cpp:3414]   --->   Operation 211 'or' 'a_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln3411_14)   --->   "%c_41 = select i1 %xor_ln3411_13, i30 %c_40, i30 %or_ln3399_11" [face_detect.cpp:3411]   --->   Operation 212 'select' 'c_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (0.29ns) (out node of the LUT)   --->   "%a_68 = select i1 %xor_ln3411_13, i15 %a_67, i15 %a_66" [face_detect.cpp:3411]   --->   Operation 213 'select' 'a_68' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln3411_14)   --->   "%c_42 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %c_41, i2 %r_V_14" [face_detect.cpp:3406]   --->   Operation 214 'bitconcatenate' 'c_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%a_69 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %a_68, i1 0" [face_detect.cpp:3409]   --->   Operation 215 'bitconcatenate' 'a_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln3411_14)   --->   "%shl_ln3410_13 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %a_68, i2 0" [face_detect.cpp:3410]   --->   Operation 216 'bitconcatenate' 'shl_ln3410_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln3411_14)   --->   "%b_14 = or i17 %shl_ln3410_13, i17 1" [face_detect.cpp:3410]   --->   Operation 217 'or' 'b_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln3411_14)   --->   "%zext_ln3399_27 = zext i17 %b_14" [face_detect.cpp:3399]   --->   Operation 218 'zext' 'zext_ln3399_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln3411_14 = icmp_ult  i32 %c_42, i32 %zext_ln3399_27" [face_detect.cpp:3411]   --->   Operation 219 'icmp' 'icmp_ln3411_14' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node a_70)   --->   "%xor_ln3411_14 = xor i1 %icmp_ln3411_14, i1 1" [face_detect.cpp:3411]   --->   Operation 220 'xor' 'xor_ln3411_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node a_70)   --->   "%or_ln3414 = or i16 %a_69, i16 1" [face_detect.cpp:3414]   --->   Operation 221 'or' 'or_ln3414' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.24ns) (out node of the LUT)   --->   "%a_70 = select i1 %xor_ln3411_14, i16 %or_ln3414, i16 %a_69" [face_detect.cpp:3411]   --->   Operation 222 'select' 'a_70' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%ret_ln3417 = ret i16 %a_70" [face_detect.cpp:3417]   --->   Operation 223 'ret' 'ret_ln3417' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.74ns
The critical path consists of the following:
	wire read operation ('value_read') on port 'value_r' [2]  (0 ns)
	'or' operation ('b', face_detect.cpp:3410) [10]  (0 ns)
	'icmp' operation ('icmp_ln3411', face_detect.cpp:3411) [12]  (0.5 ns)
	'xor' operation ('xor_ln3411', face_detect.cpp:3411) [13]  (0.122 ns)
	'select' operation ('c', face_detect.cpp:3411) [16]  (0.351 ns)
	'icmp' operation ('icmp_ln3411_1', face_detect.cpp:3411) [26]  (0.619 ns)
	'xor' operation ('xor_ln3411_1', face_detect.cpp:3411) [27]  (0.122 ns)
	'select' operation ('c', face_detect.cpp:3411) [30]  (0.303 ns)
	'icmp' operation ('icmp_ln3411_2', face_detect.cpp:3411) [41]  (0.859 ns)
	'xor' operation ('xor_ln3411_2', face_detect.cpp:3411) [42]  (0.122 ns)
	'select' operation ('a', face_detect.cpp:3411) [46]  (0.351 ns)
	'or' operation ('b', face_detect.cpp:3410) [53]  (0 ns)
	'icmp' operation ('icmp_ln3411_3', face_detect.cpp:3411) [56]  (0.859 ns)
	'xor' operation ('xor_ln3411_3', face_detect.cpp:3411) [57]  (0.122 ns)
	'select' operation ('a', face_detect.cpp:3411) [61]  (0.278 ns)
	'or' operation ('b', face_detect.cpp:3410) [68]  (0 ns)
	'icmp' operation ('icmp_ln3411_4', face_detect.cpp:3411) [71]  (0.859 ns)
	'xor' operation ('xor_ln3411_4', face_detect.cpp:3411) [72]  (0.122 ns)
	'select' operation ('a', face_detect.cpp:3411) [76]  (0.293 ns)
	'or' operation ('b', face_detect.cpp:3410) [83]  (0 ns)
	'icmp' operation ('icmp_ln3411_5', face_detect.cpp:3411) [86]  (0.859 ns)

 <State 2>: 7.26ns
The critical path consists of the following:
	'sub' operation ('c', face_detect.cpp:3413) [88]  (0.868 ns)
	'select' operation ('c', face_detect.cpp:3411) [90]  (0.276 ns)
	'icmp' operation ('icmp_ln3411_6', face_detect.cpp:3411) [101]  (0.859 ns)
	'xor' operation ('xor_ln3411_6', face_detect.cpp:3411) [102]  (0.122 ns)
	'select' operation ('a', face_detect.cpp:3411) [106]  (0.303 ns)
	'or' operation ('b', face_detect.cpp:3410) [113]  (0 ns)
	'icmp' operation ('icmp_ln3411_7', face_detect.cpp:3411) [116]  (0.859 ns)
	'xor' operation ('xor_ln3411_7', face_detect.cpp:3411) [117]  (0.122 ns)
	'select' operation ('a', face_detect.cpp:3411) [121]  (0.303 ns)
	'or' operation ('b', face_detect.cpp:3410) [128]  (0 ns)
	'icmp' operation ('icmp_ln3411_8', face_detect.cpp:3411) [131]  (0.859 ns)
	'xor' operation ('xor_ln3411_8', face_detect.cpp:3411) [132]  (0.122 ns)
	'select' operation ('a', face_detect.cpp:3411) [136]  (0.303 ns)
	'or' operation ('b', face_detect.cpp:3410) [143]  (0 ns)
	'icmp' operation ('icmp_ln3411_9', face_detect.cpp:3411) [146]  (0.859 ns)
	'xor' operation ('xor_ln3411_9', face_detect.cpp:3411) [147]  (0.122 ns)
	'select' operation ('a', face_detect.cpp:3411) [151]  (0.301 ns)
	'or' operation ('b', face_detect.cpp:3410) [158]  (0 ns)
	'icmp' operation ('icmp_ln3411_10', face_detect.cpp:3411) [161]  (0.859 ns)
	'xor' operation ('xor_ln3411_10', face_detect.cpp:3411) [162]  (0.122 ns)

 <State 3>: 6.14ns
The critical path consists of the following:
	'sub' operation ('c', face_detect.cpp:3413) [163]  (0.868 ns)
	'select' operation ('c', face_detect.cpp:3411) [165]  (0.276 ns)
	'icmp' operation ('icmp_ln3411_11', face_detect.cpp:3411) [176]  (0.859 ns)
	'xor' operation ('xor_ln3411_11', face_detect.cpp:3411) [177]  (0.122 ns)
	'select' operation ('a', face_detect.cpp:3411) [181]  (0.321 ns)
	'or' operation ('b', face_detect.cpp:3410) [188]  (0 ns)
	'icmp' operation ('icmp_ln3411_12', face_detect.cpp:3411) [191]  (0.859 ns)
	'xor' operation ('xor_ln3411_12', face_detect.cpp:3411) [192]  (0.122 ns)
	'select' operation ('a', face_detect.cpp:3411) [196]  (0.342 ns)
	'or' operation ('b', face_detect.cpp:3410) [203]  (0 ns)
	'icmp' operation ('icmp_ln3411_13', face_detect.cpp:3411) [206]  (0.859 ns)
	'xor' operation ('xor_ln3411_13', face_detect.cpp:3411) [207]  (0.122 ns)
	'select' operation ('a', face_detect.cpp:3411) [211]  (0.292 ns)
	'or' operation ('b', face_detect.cpp:3410) [215]  (0 ns)
	'icmp' operation ('icmp_ln3411_14', face_detect.cpp:3411) [217]  (0.859 ns)
	'xor' operation ('xor_ln3411_14', face_detect.cpp:3411) [218]  (0 ns)
	'select' operation ('a', face_detect.cpp:3411) [220]  (0.243 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
