// Seed: 3358609487
module module_0 #(
    parameter id_4 = 32'd73
) (
    output supply1 id_0
    , id_3,
    output wire id_1
);
  logic _id_4;
  ;
  assign id_1 = id_3[1 : id_4];
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input wire id_2,
    output wand id_3,
    output tri id_4,
    input wor id_5,
    input uwire id_6,
    input wand id_7
);
  parameter id_9 = 1'd0;
  assign id_3 = id_6;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign id_3 = 1'h0;
endmodule
