Warning: Design 'processor' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : processor
Version: J-2014.09-SP4
Date   : Wed Mar  9 13:01:41 2016
****************************************


  Timing Path Group 'ref_clk'
  -----------------------------------
  Levels of Logic:              32.00
  Critical Path Length:          1.41
  Critical Path Slack:           0.57
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          8
  Hierarchical Port Count:       1282
  Leaf Cell Count:                161
  Buf/Inv Cell Count:               3
  Buf Cell Count:                   0
  Inv Cell Count:                   3
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        65
  Sequential Cell Count:           96
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      198.232321
  Noncombinational Area:   634.343445
  Buf/Inv Area:              3.812160
  Total Buffer Area:             0.00
  Total Inverter Area:           3.81
  Macro/Black Box Area:      0.000000
  Net Area:                122.137299
  -----------------------------------
  Cell Area:               832.575765
  Design Area:             954.713065


  Design Rules
  -----------------------------------
  Total Number of Nets:           546
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: zuma.eecs.uci.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   16.13
  Logic Optimization:                  1.44
  Mapping Optimization:                0.87
  -----------------------------------------
  Overall Compile Time:               49.02
  Overall Compile Wall Clock Time:    51.48

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
