// Seed: 1671492378
macromodule module_0;
  wire id_1;
  assign module_1.type_12 = 0;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input wire id_4,
    input wire id_5,
    input wire id_6,
    input wire id_7,
    input wor id_8,
    input supply1 id_9,
    input wand id_10,
    output wor id_11,
    input wor id_12,
    input uwire id_13,
    input supply1 id_14,
    output tri1 id_15,
    input wor id_16,
    input tri0 id_17,
    output tri0 id_18,
    input supply0 id_19,
    input tri1 id_20,
    output wand id_21,
    output uwire id_22,
    output tri0 id_23,
    input wor id_24,
    input supply1 id_25,
    input wire id_26,
    input wor id_27,
    input supply0 id_28,
    output supply0 id_29,
    output supply1 id_30
);
  assign id_21 = -1 - id_16;
  module_0 modCall_1 ();
endmodule
