

================================================================
== Vitis HLS Report for 'exp_generic_double_s'
================================================================
* Date:           Tue Sep  5 09:54:33 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.080 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28|  0.280 us|  0.280 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 29


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 1, D = 29, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.18>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %x" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185]   --->   Operation 30 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %x_read" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488]   --->   Operation 31 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 32 'bitselect' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%es_exp_V = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 33 'partselect' 'es_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%es_sig_V = trunc i64 %data_V"   --->   Operation 34 'trunc' 'es_sig_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.88ns)   --->   "%icmp_ln1019 = icmp_eq  i11 %es_exp_V, i11 2047"   --->   Operation 35 'icmp' 'icmp_ln1019' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.89ns)   --->   "%icmp_ln1019_6 = icmp_eq  i52 %es_sig_V, i52 0"   --->   Operation 36 'icmp' 'icmp_ln1019_6' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i11 %es_exp_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 37 'zext' 'zext_ln515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.63ns)   --->   "%m_exp = add i12 %zext_ln515, i12 3073" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 38 'add' 'm_exp' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_27 = trunc i64 %data_V"   --->   Operation 39 'trunc' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_28 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %p_Result_27"   --->   Operation 40 'bitconcatenate' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln294 = zext i53 %p_Result_28"   --->   Operation 41 'zext' 'zext_ln294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (3.23ns)   --->   "%e_frac_V_1 = sub i54 0, i54 %zext_ln294"   --->   Operation 42 'sub' 'e_frac_V_1' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.94ns)   --->   "%select_ln253 = select i1 %p_Result_26, i54 %e_frac_V_1, i54 %zext_ln294" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:253]   --->   Operation 43 'select' 'select_ln253' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %m_exp, i32 11"   --->   Operation 44 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.63ns)   --->   "%sub_ln1512 = sub i11 1023, i11 %es_exp_V"   --->   Operation 45 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i11 %sub_ln1512"   --->   Operation 46 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1512, i12 %m_exp"   --->   Operation 47 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.99ns)   --->   "%icmp_ln338 = icmp_sgt  i12 %m_exp, i12 0" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 48 'icmp' 'icmp_ln338' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.65>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%m_frac_l_V = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i54.i7, i54 %select_ln253, i7 0"   --->   Operation 49 'bitconcatenate' 'm_frac_l_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln256 = sext i61 %m_frac_l_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:256]   --->   Operation 50 'sext' 'sext_ln256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i12 %ush"   --->   Operation 51 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 52 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node r_V_46)   --->   "%r_V = ashr i71 %sext_ln256, i71 %zext_ln1488"   --->   Operation 53 'ashr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node r_V_46)   --->   "%r_V_34 = shl i71 %sext_ln256, i71 %zext_ln1488"   --->   Operation 54 'shl' 'r_V_34' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (4.60ns) (out node of the LUT)   --->   "%r_V_46 = select i1 %isNeg, i71 %r_V, i71 %r_V_34"   --->   Operation 55 'select' 'r_V_46' <Predicate = true> <Delay = 4.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%m_fix_l = partselect i64 @_ssdm_op_PartSelect.i64.i71.i32.i32, i71 %r_V_46, i32 7, i32 70"   --->   Operation 56 'partselect' 'm_fix_l' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%m_fix_hi_V = partselect i16 @_ssdm_op_PartSelect.i16.i71.i32.i32, i71 %r_V_46, i32 55, i32 70"   --->   Operation 57 'partselect' 'm_fix_hi_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i71.i32, i71 %r_V_46, i32 70"   --->   Operation 58 'bitselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1271 = sext i16 %m_fix_hi_V"   --->   Operation 59 'sext' 'sext_ln1271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [3/3] (1.05ns) (grouped into DSP with root node ret_V_41)   --->   "%r_V_47 = mul i31 %sext_ln1271, i31 23637"   --->   Operation 60 'mul' 'r_V_47' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln813 = trunc i71 %r_V_46"   --->   Operation 61 'trunc' 'trunc_ln813' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.59>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1454 = zext i32 %sext_ln1488"   --->   Operation 62 'zext' 'zext_ln1454' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1654)   --->   "%r_V_36 = shl i64 %m_fix_l, i64 %zext_ln1454"   --->   Operation 63 'shl' 'r_V_36' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1654)   --->   "%r_V_37 = ashr i64 %m_fix_l, i64 %zext_ln1454"   --->   Operation 64 'ashr' 'r_V_37' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [2/3] (1.05ns) (grouped into DSP with root node ret_V_41)   --->   "%r_V_47 = mul i31 %sext_ln1271, i31 23637"   --->   Operation 65 'mul' 'r_V_47' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1654)   --->   "%select_ln1523 = select i1 %isNeg, i64 %r_V_36, i64 %r_V_37"   --->   Operation 66 'select' 'select_ln1523' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1654)   --->   "%shl_ln = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i64.i7, i64 %select_ln1523, i7 0"   --->   Operation 67 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (4.59ns) (out node of the LUT)   --->   "%icmp_ln1654 = icmp_ne  i71 %shl_ln, i71 %sext_ln256"   --->   Operation 68 'icmp' 'icmp_ln1654' <Predicate = true> <Delay = 4.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 69 [1/3] (0.00ns) (grouped into DSP with root node ret_V_41)   --->   "%r_V_47 = mul i31 %sext_ln1271, i31 23637"   --->   Operation 69 'mul' 'r_V_47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%rhs = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %p_Result_29, i18 131072"   --->   Operation 70 'bitconcatenate' 'rhs' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i19 %rhs"   --->   Operation 71 'sext' 'sext_ln1347' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_41 = add i31 %r_V_47, i31 %sext_ln1347"   --->   Operation 72 'add' 'ret_V_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 5.23>
ST_5 : Operation 73 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_41 = add i31 %r_V_47, i31 %sext_ln1347"   --->   Operation 73 'add' 'ret_V_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %ret_V_41, i32 18, i32 30"   --->   Operation 74 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node ret_V_42)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %ret_V_41, i32 30"   --->   Operation 75 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln1003 = trunc i31 %ret_V_41"   --->   Operation 76 'trunc' 'trunc_ln1003' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (2.43ns)   --->   "%icmp_ln1003 = icmp_eq  i18 %trunc_ln1003, i18 0"   --->   Operation 77 'icmp' 'icmp_ln1003' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (1.67ns)   --->   "%ret_V = add i13 %trunc_ln, i13 1"   --->   Operation 78 'add' 'ret_V' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node ret_V_42)   --->   "%select_ln1002 = select i1 %icmp_ln1003, i13 %trunc_ln, i13 %ret_V"   --->   Operation 79 'select' 'select_ln1002' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.69ns) (out node of the LUT)   --->   "%ret_V_42 = select i1 %p_Result_s, i13 %select_ln1002, i13 %trunc_ln"   --->   Operation 80 'select' 'ret_V_42' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i13 %ret_V_42"   --->   Operation 81 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [5/5] (6.97ns)   --->   "%r_V_41 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 82 'mul' 'r_V_41' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 83 [4/5] (6.97ns)   --->   "%r_V_41 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 83 'mul' 'r_V_41' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 84 [3/5] (6.97ns)   --->   "%r_V_41 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 84 'mul' 'r_V_41' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.97>
ST_9 : Operation 85 [2/5] (6.97ns)   --->   "%r_V_41 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 85 'mul' 'r_V_41' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.97>
ST_10 : Operation 86 [1/5] (6.97ns)   --->   "%r_V_41 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 86 'mul' 'r_V_41' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_s = partselect i58 @_ssdm_op_PartSelect.i58.i71.i32.i32, i71 %r_V_41, i32 13, i32 70"   --->   Operation 87 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.64>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i58.i1, i58 %tmp_s, i1 0"   --->   Operation 88 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (3.39ns)   --->   "%m_diff_V = sub i59 %trunc_ln813, i59 %and_ln"   --->   Operation 89 'sub' 'm_diff_V' <Predicate = true> <Delay = 3.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%m_diff_hi_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 51, i32 58"   --->   Operation 90 'partselect' 'm_diff_hi_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%Z2_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 43, i32 50"   --->   Operation 91 'partselect' 'Z2_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%Z3_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 35, i32 42"   --->   Operation 92 'partselect' 'Z3_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %m_diff_V"   --->   Operation 93 'trunc' 'Z4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%Z4_ind = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 27, i32 34"   --->   Operation 94 'partselect' 'Z4_ind' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln541_6 = zext i8 %Z4_ind"   --->   Operation 95 'zext' 'zext_ln541_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln541_6"   --->   Operation 96 'getelementptr' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [2/2] (3.25ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 97 'load' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln541_7 = zext i8 %Z3_V"   --->   Operation 98 'zext' 'zext_ln541_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 = getelementptr i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln541_7"   --->   Operation 99 'getelementptr' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [2/2] (3.25ns)   --->   "%f_Z3 = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 100 'load' 'f_Z3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 12 <SV = 11> <Delay = 5.92>
ST_12 : Operation 101 [1/2] (3.25ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 101 'load' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%r = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load, i32 16, i32 25"   --->   Operation 102 'partselect' 'r' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln813_13 = zext i35 %Z4"   --->   Operation 103 'zext' 'zext_ln813_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln813_14 = zext i10 %r"   --->   Operation 104 'zext' 'zext_ln813_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (2.67ns)   --->   "%ret_V_43 = add i36 %zext_ln813_13, i36 %zext_ln813_14"   --->   Operation 105 'add' 'ret_V_43' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 106 [1/2] (3.25ns)   --->   "%f_Z3 = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 106 'load' 'f_Z3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 13 <SV = 12> <Delay = 7.08>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%ret_V_44 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3_V, i9 0, i26 %f_Z3"   --->   Operation 107 'bitconcatenate' 'ret_V_44' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1270 = zext i43 %ret_V_44"   --->   Operation 108 'zext' 'zext_ln1270' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i36 %ret_V_43"   --->   Operation 109 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [3/3] (7.08ns)   --->   "%r_V_43 = mul i79 %zext_ln1270, i79 %zext_ln1273"   --->   Operation 110 'mul' 'r_V_43' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.08>
ST_14 : Operation 111 [2/3] (7.08ns)   --->   "%r_V_43 = mul i79 %zext_ln1270, i79 %zext_ln1273"   --->   Operation 111 'mul' 'r_V_43' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.08>
ST_15 : Operation 112 [1/3] (7.08ns)   --->   "%r_V_43 = mul i79 %zext_ln1270, i79 %zext_ln1273"   --->   Operation 112 'mul' 'r_V_43' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln813_s = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %r_V_43, i32 59, i32 78"   --->   Operation 113 'partselect' 'trunc_ln813_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln541_8 = zext i8 %Z2_V"   --->   Operation 114 'zext' 'zext_ln541_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln541_8"   --->   Operation 115 'getelementptr' 'table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 116 [2/2] (3.25ns)   --->   "%f_Z2_V = load i8 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 116 'load' 'f_Z2_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 16 <SV = 15> <Delay = 5.67>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i43 %ret_V_44"   --->   Operation 117 'zext' 'zext_ln1347' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i20 %trunc_ln813_s"   --->   Operation 118 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 119 [1/1] (2.71ns)   --->   "%add_ln813 = add i36 %ret_V_43, i36 %zext_ln813"   --->   Operation 119 'add' 'add_ln813' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln813_15 = zext i36 %add_ln813"   --->   Operation 120 'zext' 'zext_ln813_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (2.96ns)   --->   "%exp_Z2P_m_1_V = add i44 %zext_ln813_15, i44 %zext_ln1347"   --->   Operation 121 'add' 'exp_Z2P_m_1_V' <Predicate = true> <Delay = 2.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 122 [1/2] (3.25ns)   --->   "%f_Z2_V = load i8 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 122 'load' 'f_Z2_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2_V, i32 2, i32 41"   --->   Operation 123 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 5.66>
ST_17 : Operation 124 [1/1] (0.00ns)   --->   "%exp_Z2_m_1_V = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2_V, i1 0, i40 %tmp_18"   --->   Operation 124 'bitconcatenate' 'exp_Z2_m_1_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln1270_2 = zext i49 %exp_Z2_m_1_V"   --->   Operation 125 'zext' 'zext_ln1270_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1273_6 = zext i44 %exp_Z2P_m_1_V"   --->   Operation 126 'zext' 'zext_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 127 [5/5] (5.66ns)   --->   "%r_V_44 = mul i93 %zext_ln1270_2, i93 %zext_ln1273_6"   --->   Operation 127 'mul' 'r_V_44' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.66>
ST_18 : Operation 128 [4/5] (5.66ns)   --->   "%r_V_44 = mul i93 %zext_ln1270_2, i93 %zext_ln1273_6"   --->   Operation 128 'mul' 'r_V_44' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.66>
ST_19 : Operation 129 [3/5] (5.66ns)   --->   "%r_V_44 = mul i93 %zext_ln1270_2, i93 %zext_ln1273_6"   --->   Operation 129 'mul' 'r_V_44' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.66>
ST_20 : Operation 130 [2/5] (5.66ns)   --->   "%r_V_44 = mul i93 %zext_ln1270_2, i93 %zext_ln1273_6"   --->   Operation 130 'mul' 'r_V_44' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.66>
ST_21 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i8 %m_diff_hi_V"   --->   Operation 131 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 132 [1/1] (0.00ns)   --->   "%table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln541" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 132 'getelementptr' 'table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 133 [2/2] (3.25ns)   --->   "%exp_Z1_V = load i8 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 133 'load' 'exp_Z1_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_21 : Operation 134 [1/5] (5.66ns)   --->   "%r_V_44 = mul i93 %zext_ln1270_2, i93 %zext_ln1273_6"   --->   Operation 134 'mul' 'r_V_44' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln813_2 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %r_V_44, i32 57, i32 92"   --->   Operation 135 'partselect' 'trunc_ln813_2' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 6.17>
ST_22 : Operation 136 [1/2] (3.25ns)   --->   "%exp_Z1_V = load i8 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 136 'load' 'exp_Z1_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "%lhs_V_8 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2_V, i1 0, i40 %tmp_18, i2 0"   --->   Operation 137 'bitconcatenate' 'lhs_V_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1347_12 = zext i51 %lhs_V_8"   --->   Operation 138 'zext' 'zext_ln1347_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln813_16 = zext i36 %trunc_ln813_2"   --->   Operation 139 'zext' 'zext_ln813_16' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 140 [1/1] (2.98ns)   --->   "%add_ln813_12 = add i44 %exp_Z2P_m_1_V, i44 %zext_ln813_16"   --->   Operation 140 'add' 'add_ln813_12' <Predicate = true> <Delay = 2.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln813_17 = zext i44 %add_ln813_12"   --->   Operation 141 'zext' 'zext_ln813_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (3.18ns)   --->   "%exp_Z1P_m_1_l_V = add i52 %zext_ln813_17, i52 %zext_ln1347_12"   --->   Operation 142 'add' 'exp_Z1P_m_1_l_V' <Predicate = true> <Delay = 3.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l_V, i32 2, i32 51"   --->   Operation 143 'partselect' 'exp_Z1P_m_1_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1_V, i32 8, i32 57"   --->   Operation 144 'partselect' 'exp_Z1_hi_V' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 5.66>
ST_23 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i50 %exp_Z1_hi_V"   --->   Operation 145 'zext' 'zext_ln1271' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln1273_7 = zext i50 %exp_Z1P_m_1_V"   --->   Operation 146 'zext' 'zext_ln1273_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 147 [5/5] (5.66ns)   --->   "%r_V_48 = mul i100 %zext_ln1271, i100 %zext_ln1273_7"   --->   Operation 147 'mul' 'r_V_48' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.66>
ST_24 : Operation 148 [4/5] (5.66ns)   --->   "%r_V_48 = mul i100 %zext_ln1271, i100 %zext_ln1273_7"   --->   Operation 148 'mul' 'r_V_48' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.66>
ST_25 : Operation 149 [3/5] (5.66ns)   --->   "%r_V_48 = mul i100 %zext_ln1271, i100 %zext_ln1273_7"   --->   Operation 149 'mul' 'r_V_48' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.66>
ST_26 : Operation 150 [2/5] (5.66ns)   --->   "%r_V_48 = mul i100 %zext_ln1271, i100 %zext_ln1273_7"   --->   Operation 150 'mul' 'r_V_48' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.66>
ST_27 : Operation 151 [1/1] (3.36ns)   --->   "%ret_V_45 = add i58 %exp_Z1_V, i58 16"   --->   Operation 151 'add' 'ret_V_45' <Predicate = true> <Delay = 3.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 152 [1/5] (5.66ns)   --->   "%r_V_48 = mul i100 %zext_ln1271, i100 %zext_ln1273_7"   --->   Operation 152 'mul' 'r_V_48' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln1347 = trunc i58 %ret_V_45"   --->   Operation 153 'trunc' 'trunc_ln1347' <Predicate = (!icmp_ln1019)> <Delay = 0.00>
ST_27 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln1347_3 = trunc i58 %ret_V_45"   --->   Operation 154 'trunc' 'trunc_ln1347_3' <Predicate = (!icmp_ln1019)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 6.58>
ST_28 : Operation 155 [1/1] (0.00ns)   --->   "%lhs_V_11 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %ret_V_45, i49 0"   --->   Operation 155 'bitconcatenate' 'lhs_V_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln1347_13 = zext i100 %r_V_48"   --->   Operation 156 'zext' 'zext_ln1347_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln8 = bitconcatenate i106 @_ssdm_op_BitConcatenate.i106.i57.i49, i57 %trunc_ln1347, i49 0"   --->   Operation 157 'bitconcatenate' 'trunc_ln8' <Predicate = (!icmp_ln1019)> <Delay = 0.00>
ST_28 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln1347_14 = zext i100 %r_V_48"   --->   Operation 158 'zext' 'zext_ln1347_14' <Predicate = (!icmp_ln1019)> <Delay = 0.00>
ST_28 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln1347_2 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i56.i49, i56 %trunc_ln1347_3, i49 0"   --->   Operation 159 'bitconcatenate' 'trunc_ln1347_2' <Predicate = (!icmp_ln1019)> <Delay = 0.00>
ST_28 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln1347_15 = zext i100 %r_V_48"   --->   Operation 160 'zext' 'zext_ln1347_15' <Predicate = (!icmp_ln1019)> <Delay = 0.00>
ST_28 : Operation 161 [1/1] (4.75ns)   --->   "%ret_V_40 = add i107 %lhs_V_11, i107 %zext_ln1347_13"   --->   Operation 161 'add' 'ret_V_40' <Predicate = true> <Delay = 4.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 162 [1/1] (4.69ns)   --->   "%add_ln1347_8 = add i105 %trunc_ln1347_2, i105 %zext_ln1347_15"   --->   Operation 162 'add' 'add_ln1347_8' <Predicate = (!icmp_ln1019)> <Delay = 4.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 163 [1/1] (4.72ns)   --->   "%add_ln1347_9 = add i106 %trunc_ln8, i106 %zext_ln1347_14"   --->   Operation 163 'add' 'add_ln1347_9' <Predicate = (!icmp_ln1019)> <Delay = 4.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 164 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %ret_V_40, i32 106"   --->   Operation 164 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 165 [1/1] (1.67ns)   --->   "%r_exp_V = add i13 %ret_V_42, i13 8191"   --->   Operation 165 'add' 'r_exp_V' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 166 [1/1] (0.69ns)   --->   "%r_exp_V_4 = select i1 %tmp, i13 %ret_V_42, i13 %r_exp_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:332]   --->   Operation 166 'select' 'r_exp_V_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_exp_V_4, i32 10, i32 12"   --->   Operation 167 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 168 [1/1] (1.13ns)   --->   "%icmp_ln1035 = icmp_sgt  i3 %tmp_25, i3 0"   --->   Operation 168 'icmp' 'icmp_ln1035' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i13 %r_exp_V_4"   --->   Operation 169 'trunc' 'trunc_ln186' <Predicate = (!icmp_ln1019)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 4.91>
ST_29 : Operation 170 [1/1] (0.00ns)   --->   "%specpipeline_ln187 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_39" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:187]   --->   Operation 170 'specpipeline' 'specpipeline_ln187' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node x_is_NaN)   --->   "%xor_ln1023 = xor i1 %icmp_ln1019_6, i1 1"   --->   Operation 171 'xor' 'xor_ln1023' <Predicate = (icmp_ln1019)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 172 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_is_NaN = and i1 %icmp_ln1019, i1 %xor_ln1023" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 172 'and' 'x_is_NaN' <Predicate = (icmp_ln1019)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%xor_ln970 = xor i1 %p_Result_26, i1 1"   --->   Operation 173 'xor' 'xor_ln970' <Predicate = (icmp_ln1019)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%and_ln211 = and i1 %icmp_ln1019_6, i1 %xor_ln970" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:211]   --->   Operation 174 'and' 'and_ln211' <Predicate = (icmp_ln1019)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%x_is_pinf = and i1 %and_ln211, i1 %icmp_ln1019" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:211]   --->   Operation 175 'and' 'x_is_pinf' <Predicate = (icmp_ln1019)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%or_ln214 = or i1 %x_is_NaN, i1 %x_is_pinf" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 176 'or' 'or_ln214' <Predicate = (icmp_ln1019)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%select_ln214 = select i1 %x_is_NaN, i64 nan, i64 inf" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 177 'select' 'select_ln214' <Predicate = (icmp_ln1019)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 178 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln214_1 = select i1 %or_ln214, i64 %select_ln214, i64 0" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 178 'select' 'select_ln214_1' <Predicate = (icmp_ln1019)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 179 [1/1] (0.97ns)   --->   "%or_ln338 = or i1 %icmp_ln1654, i1 %icmp_ln1035" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 179 'or' 'or_ln338' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln1035)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln253, i32 53"   --->   Operation 180 'bitselect' 'tmp_26' <Predicate = (!icmp_ln1019)> <Delay = 0.00>
ST_29 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node select_ln1035)   --->   "%select_ln339 = select i1 %tmp_26, i64 0, i64 inf" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:339]   --->   Operation 181 'select' 'select_ln339' <Predicate = (!icmp_ln1019)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 182 [1/1] (2.09ns)   --->   "%icmp_ln1039 = icmp_slt  i13 %r_exp_V_4, i13 7170"   --->   Operation 182 'icmp' 'icmp_ln1039' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 183 [1/1] (1.63ns)   --->   "%out_exp_V = add i11 %trunc_ln186, i11 1023"   --->   Operation 183 'add' 'out_exp_V' <Predicate = (!icmp_ln1019)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln1035)   --->   "%tmp_7 = partselect i52 @_ssdm_op_PartSelect.i52.i106.i32.i32, i106 %add_ln1347_9, i32 54, i32 105"   --->   Operation 184 'partselect' 'tmp_7' <Predicate = (!icmp_ln1019 & tmp)> <Delay = 0.00>
ST_29 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln1035)   --->   "%tmp_8 = partselect i52 @_ssdm_op_PartSelect.i52.i105.i32.i32, i105 %add_ln1347_8, i32 53, i32 104"   --->   Operation 185 'partselect' 'tmp_8' <Predicate = (!icmp_ln1019 & !tmp)> <Delay = 0.00>
ST_29 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln1035)   --->   "%p_Result_30 = select i1 %tmp, i52 %tmp_7, i52 %tmp_8" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:332]   --->   Operation 186 'select' 'p_Result_30' <Predicate = (!icmp_ln1019)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln1035)   --->   "%p_Result_31 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 0, i11 %out_exp_V, i52 %p_Result_30"   --->   Operation 187 'bitconcatenate' 'p_Result_31' <Predicate = (!icmp_ln1019)> <Delay = 0.00>
ST_29 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node select_ln1035)   --->   "%bitcast_ln526 = bitcast i64 %p_Result_31" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:526]   --->   Operation 188 'bitcast' 'bitcast_ln526' <Predicate = (!icmp_ln1019)> <Delay = 0.00>
ST_29 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node and_ln1035_1)   --->   "%and_ln338 = and i1 %icmp_ln338, i1 %or_ln338" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 189 'and' 'and_ln338' <Predicate = (!icmp_ln1019)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln1035_1)   --->   "%xor_ln338 = xor i1 %icmp_ln338, i1 1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 190 'xor' 'xor_ln338' <Predicate = (!icmp_ln1019)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node and_ln1035_1)   --->   "%and_ln1035 = and i1 %icmp_ln1035, i1 %xor_ln338"   --->   Operation 191 'and' 'and_ln1035' <Predicate = (!icmp_ln1019)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln1035_1)   --->   "%or_ln1035 = or i1 %and_ln338, i1 %and_ln1035"   --->   Operation 192 'or' 'or_ln1035' <Predicate = (!icmp_ln1019)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 193 [1/1] (0.97ns)   --->   "%xor_ln1019 = xor i1 %icmp_ln1019, i1 1"   --->   Operation 193 'xor' 'xor_ln1019' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 194 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln1035_1 = and i1 %or_ln1035, i1 %xor_ln1019"   --->   Operation 194 'and' 'and_ln1035_1' <Predicate = (!icmp_ln1019)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 195 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln1035 = select i1 %and_ln1035_1, i64 %select_ln339, i64 %bitcast_ln526"   --->   Operation 195 'select' 'select_ln1035' <Predicate = (!icmp_ln1019)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln1035_1)   --->   "%select_ln1019 = select i1 %icmp_ln1019, i64 %select_ln214_1, i64 %select_ln1035"   --->   Operation 196 'select' 'select_ln1019' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node and_ln1035_3)   --->   "%xor_ln338_1 = xor i1 %or_ln338, i1 1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 197 'xor' 'xor_ln338_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln1035_3)   --->   "%and_ln338_1 = and i1 %icmp_ln338, i1 %xor_ln338_1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 198 'and' 'and_ln338_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln1035_3)   --->   "%or_ln1035_1 = or i1 %icmp_ln338, i1 %icmp_ln1035"   --->   Operation 199 'or' 'or_ln1035_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node and_ln1035_3)   --->   "%xor_ln1035 = xor i1 %or_ln1035_1, i1 1"   --->   Operation 200 'xor' 'xor_ln1035' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node and_ln1035_3)   --->   "%or_ln1035_2 = or i1 %and_ln338_1, i1 %xor_ln1035"   --->   Operation 201 'or' 'or_ln1035_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node and_ln1035_3)   --->   "%and_ln1035_2 = and i1 %or_ln1035_2, i1 %xor_ln1019"   --->   Operation 202 'and' 'and_ln1035_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 203 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln1035_3 = and i1 %and_ln1035_2, i1 %icmp_ln1039"   --->   Operation 203 'and' 'and_ln1035_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 204 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln1035_1 = select i1 %and_ln1035_3, i64 0, i64 %select_ln1019"   --->   Operation 204 'select' 'select_ln1035_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 205 [1/1] (0.00ns)   --->   "%ret_ln368 = ret i64 %select_ln1035_1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:368]   --->   Operation 205 'ret' 'ret_ln368' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.18ns
The critical path consists of the following:
	wire read operation ('x', /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185) on port 'x' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185) [6]  (0 ns)
	'sub' operation ('e_frac.V') [26]  (3.24 ns)
	'select' operation ('select_ln253', /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:253) [27]  (0.948 ns)

 <State 2>: 5.65ns
The critical path consists of the following:
	'ashr' operation ('r.V') [36]  (0 ns)
	'select' operation ('r.V') [38]  (4.6 ns)
	'mul' operation of DSP[49] ('r.V') [46]  (1.05 ns)

 <State 3>: 4.59ns
The critical path consists of the following:
	'shl' operation ('r.V') [41]  (0 ns)
	'select' operation ('select_ln1523') [129]  (0 ns)
	'icmp' operation ('icmp_ln1654') [131]  (4.59 ns)

 <State 4>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[49] ('r.V') [46]  (0 ns)
	'add' operation of DSP[49] ('ret.V') [49]  (2.1 ns)

 <State 5>: 5.23ns
The critical path consists of the following:
	'add' operation of DSP[49] ('ret.V') [49]  (2.1 ns)
	'icmp' operation ('icmp_ln1003') [53]  (2.43 ns)
	'select' operation ('select_ln1002') [55]  (0 ns)
	'select' operation ('ret.V') [56]  (0.7 ns)

 <State 6>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [58]  (6.98 ns)

 <State 7>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [58]  (6.98 ns)

 <State 8>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [58]  (6.98 ns)

 <State 9>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [58]  (6.98 ns)

 <State 10>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [58]  (6.98 ns)

 <State 11>: 6.65ns
The critical path consists of the following:
	'sub' operation ('m_diff.V') [62]  (3.39 ns)
	'getelementptr' operation ('table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr') [72]  (0 ns)
	'load' operation ('table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load') on array 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V' [73]  (3.25 ns)

 <State 12>: 5.93ns
The critical path consists of the following:
	'load' operation ('table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load') on array 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V' [73]  (3.25 ns)
	'add' operation ('ret.V') [77]  (2.67 ns)

 <State 13>: 7.08ns
The critical path consists of the following:
	'mul' operation ('r.V') [85]  (7.08 ns)

 <State 14>: 7.08ns
The critical path consists of the following:
	'mul' operation ('r.V') [85]  (7.08 ns)

 <State 15>: 7.08ns
The critical path consists of the following:
	'mul' operation ('r.V') [85]  (7.08 ns)

 <State 16>: 5.68ns
The critical path consists of the following:
	'add' operation ('add_ln813') [88]  (2.71 ns)
	'add' operation ('exp_Z2P_m_1.V') [90]  (2.96 ns)

 <State 17>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [98]  (5.66 ns)

 <State 18>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [98]  (5.66 ns)

 <State 19>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [98]  (5.66 ns)

 <State 20>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [98]  (5.66 ns)

 <State 21>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [98]  (5.66 ns)

 <State 22>: 6.17ns
The critical path consists of the following:
	'add' operation ('add_ln813_12') [103]  (2.99 ns)
	'add' operation ('exp_Z1P_m_1_l.V') [105]  (3.18 ns)

 <State 23>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [111]  (5.66 ns)

 <State 24>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [111]  (5.66 ns)

 <State 25>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [111]  (5.66 ns)

 <State 26>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [111]  (5.66 ns)

 <State 27>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [111]  (5.66 ns)

 <State 28>: 6.58ns
The critical path consists of the following:
	'add' operation ('ret.V') [120]  (4.75 ns)
	'select' operation ('r_exp.V', /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:332) [125]  (0.7 ns)
	'icmp' operation ('icmp_ln1035') [128]  (1.13 ns)

 <State 29>: 4.92ns
The critical path consists of the following:
	'or' operation ('or_ln338', /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338) [132]  (0.978 ns)
	'and' operation ('and_ln338', /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338) [143]  (0 ns)
	'or' operation ('or_ln1035') [146]  (0 ns)
	'and' operation ('and_ln1035_1') [148]  (0.978 ns)
	'select' operation ('select_ln1035') [149]  (1.48 ns)
	'select' operation ('select_ln1019') [150]  (0 ns)
	'select' operation ('select_ln1035_1') [158]  (1.48 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
