// Seed: 3705256677
module module_0 (
    output tri  id_0,
    input  wand id_1,
    input  tri1 id_2,
    input  wor  id_3,
    input  tri  id_4
);
  reg id_6;
  supply1 id_7;
  always id_6 <= 1 - id_3 * id_2 == id_6;
  wire id_8;
  assign id_7 = 1;
endmodule
module module_1 (
    input tri id_0
    , id_33,
    input tri id_1,
    input tri0 id_2,
    output tri id_3,
    input tri1 id_4,
    output tri1 id_5,
    output wor id_6,
    input uwire id_7,
    input tri1 id_8,
    output wor id_9,
    output tri id_10,
    output tri1 id_11,
    input uwire id_12,
    output wor id_13,
    output supply1 id_14,
    output tri1 id_15,
    input tri1 id_16,
    output wire id_17,
    output wor id_18,
    output wor id_19,
    input supply0 id_20,
    input wand id_21,
    output wor id_22,
    input tri1 id_23,
    output tri1 id_24,
    output wand id_25,
    output tri0 id_26,
    input tri0 id_27,
    inout wand id_28,
    output wand id_29,
    output supply0 id_30
    , id_34,
    input wor id_31
);
  wire id_35;
  wire id_36;
  wor  id_37 = 1 - 1;
  assign id_36 = id_36;
  module_0 modCall_1 (
      id_19,
      id_28,
      id_31,
      id_27,
      id_16
  );
  assign modCall_1.id_4 = 0;
endmodule
