# Noridel Herron

**Computer Engineering | RTL Design | CPU Architecture | Verification | VHDL Projects**

---

## ğŸ” About Me

Iâ€™m a Computer Engineering student with a focus on **RTL design**, **verification**, and **computer architecture**. I recently completed a custom **5-stage pipelined RISC-V CPU** using **Harvard architecture** in VHDL, with full support for **hazard detection**, **stalling/forwarding**, and **jump/branch execution**. My current work builds on that foundation through the development of a **Superscalar CPU**, where Iâ€™m implementing **dual-issue execution** and more advanced hazard handling.

I validate my designs through **randomized testbenches**, **assertion-based verification**, and **waveform inspection**. I enjoy tackling challenging hardware design problems and continuously seek to deepen my understanding through hands-on exploration.

---

## âš¡ Highlights

- âœ… **Pipelined RISC-V CPU** (Completed):  
   - Harvard architecture, 5-stage pipeline (IF, ID, EX, MEM, WB)  
   - Implements hazard detection, stall/forwarding resolution, and control flow (branch/jump)  
   - 5,000+ randomized test cases, waveform-based debugging, and TCL scripting  
- âš™ï¸ **Superscalar CPU** (In Progress):  
   - Dual-issue datapath and advanced hazard resolution  
   - Verified ALU, decoder, control unit, forwarding and hazard detection logic  
   - 20,000+ randomized test cases applied during module verification

---

## ğŸš§ Projects

### ğŸ”¹ [Superscalar CPU](https://github.com/NoridelHerron/SUPERSCALAR_CPU) â€“ In Progress (June 2025)  
This project builds on my prior pipeline design and introduces **dual-issue execution** to explore instruction-level parallelism and data/control hazards across parallel paths. I focus on modular, test-driven development using randomized testbenches and waveform validation.

#### Verified Modules:
- ALU (with flags, adder/subtractor logic)
- Instruction Decoder
- Control Unit
- Hazard Detection Unit
- Forwarding Unit

ğŸ”œ Upcoming:
- Integration of decoder, register file, control and hazard logic  
- VHDL-to-Verilog wrapper for compatibility

---

### ğŸ”¹ [Pipelined RISC-V CPU in VHDL](https://github.com/NoridelHerron/Pipelined-RISC-V-CPU-in-VHDL-From-Scratch-to-Simulation) â€“ Completed (June 2025)  
My first complete CPU design using Harvard architecture and a traditional 5-stage pipeline. Key control and data hazards are handled via dedicated detection logic and resolved through stalling and forwarding. Also includes **jump and branch support**.

**Key Features:**
- Instruction fetch, decode, execute, memory, and writeback pipeline stages  
- Hazard detection unit with stall/forward resolution  
- Support for control transfer (branches/jumps)  
- TCL scripts for batch simulation and waveform automation  
- 5,000+ randomized test cases covering edge/corner cases

ğŸ“Œ Finalized and stable; available for review or forking.

---

## ğŸ§± Archive & Core Modules

Standalone components used during development. Useful for reference, learning, and reuse:

- [**INSTRUCTION_FETCH**](https://github.com/NoridelHerron/INSTRUCTION_FETCH) â€“ Program counter + instruction memory  
- [**ID_STAGE**](https://github.com/NoridelHerron/ID_STAGE) â€“ Instruction decoder, immediate extractor, control unit  
- [**EX_STAGE**](https://github.com/NoridelHerron/EX_STAGE) â€“ ALU wrapper, pipeline register integration  
- [**MEM_STAGE**](https://github.com/NoridelHerron/MEM_STAGE) â€“ Memory access logic (lw/sw)  
- [**DATA_MEM**](https://github.com/NoridelHerron/DATA_MEM) â€“ Word-addressable memory with assertions  
- [**ALU_with_testBenches_vhdl**](https://github.com/NoridelHerron/ALU_with_testBenches_vhdl) â€“ 32-bit ALU with flag logic  
- [**32x32-bit Register File**](https://github.com/NoridelHerron/32x32-bit-Register-File-in-VHDL-) â€“ Dual-read, single-write register file  
- [**MEMORY_MODULE**](https://github.com/NoridelHerron/MEMORY_MODULE) â€“ Preloadable instruction memory

---

## ğŸ§  Skills & Tools

### ğŸ’» Languages  
- **VHDL** (primary), C, C++

### ğŸ§° Tools & Platforms  
- Vivado, XSim, ModelSim  
- Git/GitHub  
- TCL scripting (test automation)

### ğŸ”¬ Technical Focus  
- RTL Design & Simulation (VHDL)  
- Harvard Architecture CPU Design  
- Pipelined and Superscalar Execution  
- Hazard Detection & Resolution (stall/forward)  
- Control Flow (jump/branch) Implementation  
- Testbench & Assertion-Based Verification  
- Waveform Debugging  
- Randomized Testing & Validation

---

## ğŸš€ Opportunities Iâ€™m Seeking

I'm currently exploring:
- **Spring/Summer 2026 internships** in digital hardware design, RTL development, or verification  
- **Undergraduate research** in CPU microarchitecture or FPGA-based systems  
- Collaboration on open-source or academic projects in hardware systems or computer architecture

---

## ğŸ“« Contact

- ğŸ“§ **Email**: noridel.herron@gmail.com  
- ğŸ”— **GitHub**: [NoridelHerron](https://github.com/NoridelHerron)  
- ğŸ”— **LinkedIn**: *[Insert if available]*

---

## ğŸ™ Final Note

This GitHub reflects my self-driven learning in CPU design and digital systems. I welcome constructive feedback, contributions, and conversations. Thank you for stopping by!
