{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608017141330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608017141331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 14:25:41 2020 " "Processing started: Tue Dec 15 14:25:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608017141331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1608017141331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TUGASUASDSD -c TUGASUASDSD --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off TUGASUASDSD -c TUGASUASDSD --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1608017141331 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1608017141927 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1608017141927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/rom.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608017152616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608017152616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32 " "Found entity 1: reg_32" {  } { { "reg_32.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/reg_32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608017152619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608017152619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/ram.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608017152621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608017152621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine.v 1 1 " "Found 1 design units, including 1 entities, in source file machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 machine " "Found entity 1: machine" {  } { { "machine.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/machine.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608017152624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608017152624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ins_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file ins_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ins_reg " "Found entity 1: ins_reg" {  } { { "ins_reg.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/ins_reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608017152626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608017152626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608017152628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608017152628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_tb_00.v 1 1 " "Found 1 design units, including 1 entities, in source file core_tb_00.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_tb_00 " "Found entity 1: core_tb_00" {  } { { "core_tb_00.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/core_tb_00.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608017152631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608017152631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.v 1 1 " "Found 1 design units, including 1 entities, in source file core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608017152633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608017152633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608017152636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608017152636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608017152638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608017152638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file addr_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_mux " "Found entity 1: addr_mux" {  } { { "addr_mux.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/addr_mux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608017152640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608017152640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accum.v 1 1 " "Found 1 design units, including 1 entities, in source file accum.v" { { "Info" "ISGN_ENTITY_NAME" "1 accum " "Found entity 1: accum" {  } { { "accum.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/accum.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608017152642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608017152642 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "core " "Elaborating entity \"core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1608017152693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:RAM1 " "Elaborating entity \"ram\" for hierarchy \"ram:RAM1\"" {  } { { "core.v" "RAM1" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/core.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608017152721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:ROM1 " "Elaborating entity \"rom\" for hierarchy \"rom:ROM1\"" {  } { { "core.v" "ROM1" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/core.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608017152751 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 rom.v(9) " "Net \"memory.data_a\" at rom.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/rom.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1608017152767 "|core|rom:ROM1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 rom.v(9) " "Net \"memory.waddr_a\" at rom.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/rom.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1608017152767 "|core|rom:ROM1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 rom.v(9) " "Net \"memory.we_a\" at rom.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/rom.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1608017152767 "|core|rom:ROM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_mux addr_mux:MUX1 " "Elaborating entity \"addr_mux\" for hierarchy \"addr_mux:MUX1\"" {  } { { "core.v" "MUX1" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/core.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608017152790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:PC1 " "Elaborating entity \"counter\" for hierarchy \"counter:PC1\"" {  } { { "core.v" "PC1" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/core.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608017152810 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(17) " "Verilog HDL assignment warning at counter.v(17): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/counter.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1608017152812 "|core|counter:PC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(20) " "Verilog HDL assignment warning at counter.v(20): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/counter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1608017152812 "|core|counter:PC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(21) " "Verilog HDL assignment warning at counter.v(21): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/counter.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1608017152812 "|core|counter:PC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(27) " "Verilog HDL assignment warning at counter.v(27): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/counter.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1608017152812 "|core|counter:PC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accum accum:ACCUM1 " "Elaborating entity \"accum\" for hierarchy \"accum:ACCUM1\"" {  } { { "core.v" "ACCUM1" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/core.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608017152842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU1 " "Elaborating entity \"alu\" for hierarchy \"alu:ALU1\"" {  } { { "core.v" "ALU1" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/core.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608017152866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32 reg_32:REG1 " "Elaborating entity \"reg_32\" for hierarchy \"reg_32:REG1\"" {  } { { "core.v" "REG1" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/core.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608017152892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ins_reg ins_reg:IR1 " "Elaborating entity \"ins_reg\" for hierarchy \"ins_reg:IR1\"" {  } { { "core.v" "IR1" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/core.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608017152920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:CONTROLLER1 " "Elaborating entity \"controller\" for hierarchy \"controller:CONTROLLER1\"" {  } { { "core.v" "CONTROLLER1" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/core.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608017152946 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_r controller.v(104) " "Verilog HDL Always Construct warning at controller.v(104): inferring latch(es) for variable \"write_r\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/controller.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1608017152958 "|core|controller:CONTROLLER1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_r controller.v(104) " "Verilog HDL Always Construct warning at controller.v(104): inferring latch(es) for variable \"read_r\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/controller.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1608017152958 "|core|controller:CONTROLLER1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC_en controller.v(104) " "Verilog HDL Always Construct warning at controller.v(104): inferring latch(es) for variable \"PC_en\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/controller.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1608017152958 "|core|controller:CONTROLLER1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ac_ena controller.v(104) " "Verilog HDL Always Construct warning at controller.v(104): inferring latch(es) for variable \"ac_ena\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/controller.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1608017152958 "|core|controller:CONTROLLER1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ram_ena controller.v(104) " "Verilog HDL Always Construct warning at controller.v(104): inferring latch(es) for variable \"ram_ena\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/controller.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1608017152958 "|core|controller:CONTROLLER1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rom_ena controller.v(104) " "Verilog HDL Always Construct warning at controller.v(104): inferring latch(es) for variable \"rom_ena\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/controller.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1608017152958 "|core|controller:CONTROLLER1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ram_write controller.v(104) " "Verilog HDL Always Construct warning at controller.v(104): inferring latch(es) for variable \"ram_write\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/controller.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1608017152958 "|core|controller:CONTROLLER1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ram_read controller.v(104) " "Verilog HDL Always Construct warning at controller.v(104): inferring latch(es) for variable \"ram_read\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/controller.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1608017152959 "|core|controller:CONTROLLER1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rom_read controller.v(104) " "Verilog HDL Always Construct warning at controller.v(104): inferring latch(es) for variable \"rom_read\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/controller.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1608017152959 "|core|controller:CONTROLLER1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ad_sel controller.v(104) " "Verilog HDL Always Construct warning at controller.v(104): inferring latch(es) for variable \"ad_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/controller.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1608017152959 "|core|controller:CONTROLLER1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fetch controller.v(104) " "Verilog HDL Always Construct warning at controller.v(104): inferring latch(es) for variable \"fetch\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/controller.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1608017152959 "|core|controller:CONTROLLER1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC_wr controller.v(104) " "Verilog HDL Always Construct warning at controller.v(104): inferring latch(es) for variable \"PC_wr\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/controller.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1608017152959 "|core|controller:CONTROLLER1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "acall controller.v(104) " "Verilog HDL Always Construct warning at controller.v(104): inferring latch(es) for variable \"acall\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/controller.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1608017152959 "|core|controller:CONTROLLER1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acall controller.v(104) " "Inferred latch for \"acall\" at controller.v(104)" {  } { { "controller.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/controller.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608017152962 "|core|controller:CONTROLLER1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_wr controller.v(104) " "Inferred latch for \"PC_wr\" at controller.v(104)" {  } { { "controller.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/controller.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608017152962 "|core|controller:CONTROLLER1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fetch\[0\] controller.v(104) " "Inferred latch for \"fetch\[0\]\" at controller.v(104)" {  } { { "controller.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/controller.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608017152962 "|core|controller:CONTROLLER1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fetch\[1\] controller.v(104) " "Inferred latch for \"fetch\[1\]\" at controller.v(104)" {  } { { "controller.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/controller.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608017152962 "|core|controller:CONTROLLER1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ad_sel controller.v(104) " "Inferred latch for \"ad_sel\" at controller.v(104)" {  } { { "controller.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/controller.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608017152962 "|core|controller:CONTROLLER1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_read controller.v(104) " "Inferred latch for \"rom_read\" at controller.v(104)" {  } { { "controller.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/controller.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608017152963 "|core|controller:CONTROLLER1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_read controller.v(104) " "Inferred latch for \"ram_read\" at controller.v(104)" {  } { { "controller.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/controller.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608017152963 "|core|controller:CONTROLLER1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_write controller.v(104) " "Inferred latch for \"ram_write\" at controller.v(104)" {  } { { "controller.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/controller.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608017152963 "|core|controller:CONTROLLER1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_ena controller.v(104) " "Inferred latch for \"rom_ena\" at controller.v(104)" {  } { { "controller.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/controller.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608017152963 "|core|controller:CONTROLLER1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_ena controller.v(104) " "Inferred latch for \"ram_ena\" at controller.v(104)" {  } { { "controller.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/controller.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608017152963 "|core|controller:CONTROLLER1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ac_ena controller.v(104) " "Inferred latch for \"ac_ena\" at controller.v(104)" {  } { { "controller.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/controller.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608017152963 "|core|controller:CONTROLLER1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_en controller.v(104) " "Inferred latch for \"PC_en\" at controller.v(104)" {  } { { "controller.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/controller.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608017152964 "|core|controller:CONTROLLER1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_r controller.v(104) " "Inferred latch for \"read_r\" at controller.v(104)" {  } { { "controller.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/controller.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608017152964 "|core|controller:CONTROLLER1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_r controller.v(104) " "Inferred latch for \"write_r\" at controller.v(104)" {  } { { "controller.v" "" { Text "C:/Users/jovan/Documents/Quartus/Tugas UAS DSD/controller.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608017152964 "|core|controller:CONTROLLER1"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608017153246 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 14:25:53 2020 " "Processing ended: Tue Dec 15 14:25:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608017153246 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608017153246 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608017153246 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1608017153246 ""}
