/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [6:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire [2:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire [18:0] celloutsig_1_13z;
  wire [24:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(celloutsig_1_3z[4] & celloutsig_1_10z[2]);
  assign celloutsig_0_14z = ~(celloutsig_0_5z[1] | celloutsig_0_1z[0]);
  assign celloutsig_0_0z = ~in_data[16];
  assign celloutsig_0_3z = ~celloutsig_0_1z[2];
  assign celloutsig_1_15z = ~celloutsig_1_14z[6];
  assign celloutsig_1_16z = celloutsig_1_4z[6] ^ celloutsig_1_15z;
  assign celloutsig_0_15z = ~(_00_ ^ _01_);
  assign celloutsig_0_4z = { in_data[35], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, in_data[16], in_data[16] } + { celloutsig_0_1z[2], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, in_data[16], celloutsig_0_0z };
  reg [6:0] _11_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _11_ <= 7'h00;
    else _11_ <= { in_data[48:46], celloutsig_0_3z, celloutsig_0_1z };
  assign { _02_[6:4], _00_, _02_[2], _01_, _02_[0] } = _11_;
  assign celloutsig_0_5z = celloutsig_0_4z[6:0] / { 1'h1, in_data[51:47], celloutsig_0_0z };
  assign celloutsig_1_6z = celloutsig_1_4z[5:1] >= celloutsig_1_2z[8:4];
  assign celloutsig_1_8z = in_data[125:110] > { celloutsig_1_0z[0], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_1_5z = in_data[153] & ~(celloutsig_1_1z);
  assign celloutsig_1_19z = celloutsig_1_13z[12:10] % { 1'h1, celloutsig_1_12z[5], celloutsig_1_16z };
  assign celloutsig_1_3z = { in_data[187:186], celloutsig_1_0z } % { 1'h1, celloutsig_1_2z[3:1], celloutsig_1_1z };
  assign celloutsig_0_1z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[28:27] };
  assign celloutsig_1_0z = in_data[122:120] % { 1'h1, in_data[136:135] };
  assign celloutsig_1_4z = in_data[132:126] % { 1'h1, in_data[134:129] };
  assign celloutsig_1_7z = { in_data[113], celloutsig_1_5z, celloutsig_1_3z } % { 1'h1, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_12z = { in_data[146:141], celloutsig_1_5z } % { 1'h1, celloutsig_1_11z[1:0], celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_1_1z = { celloutsig_1_0z[0], celloutsig_1_0z } !== in_data[122:119];
  assign celloutsig_1_9z = ^ { in_data[155:151], celloutsig_1_3z };
  assign celloutsig_1_14z = { in_data[185:173], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_7z } >> { celloutsig_1_2z[8:4], celloutsig_1_6z, celloutsig_1_13z };
  assign celloutsig_1_11z = { in_data[99:98], celloutsig_1_9z } << celloutsig_1_0z;
  assign celloutsig_1_13z = { celloutsig_1_7z[3:2], celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_0z } << { celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_10z };
  assign celloutsig_1_2z = { in_data[150:144], celloutsig_1_1z, celloutsig_1_0z } >> { in_data[178:169], celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_3z[4:2], celloutsig_1_5z } - celloutsig_1_4z[6:3];
  assign { _02_[3], _02_[1] } = { _00_, _01_ };
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
