<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>display-training: include/regs/xmega_clk.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>include/regs/xmega_clk.h</h1><a href="xmega__clk_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00038"></a>00038 <span class="preprocessor">#ifndef REGS_XMEGA_CLK_H_INCLUDED</span>
<a name="l00039"></a>00039 <span class="preprocessor"></span><span class="preprocessor">#define REGS_XMEGA_CLK_H_INCLUDED</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span>
<a name="l00041"></a>00041 <span class="preprocessor">#include &lt;<a class="code" href="memory-map_8h.html" title="Physical memory map for the ATxmega128A1.">chip/memory-map.h</a>&gt;</span>
<a name="l00042"></a>00042 <span class="preprocessor">#include &lt;<a class="code" href="cpu_2xmega_2include_2cpu_2io_8h.html" title="AVR XMEGA I/O read/write functions.">io.h</a>&gt;</span>
<a name="l00043"></a>00043 
<a name="l00053"></a>00053 
<a name="l00054"></a>00054 
<a name="l00055"></a><a class="code" href="group__xmega__clk__regs__group.html#ga7cc69e204f1396f0a18ab441f1230403">00055</a> <span class="preprocessor">#define XMEGA_CLK_CTRL          0x00    //!&lt; System Clock Control</span>
<a name="l00056"></a><a class="code" href="group__xmega__clk__regs__group.html#ga105dc2a33fdeddb672fc219c0234a8c1">00056</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_CLK_PSCTRL        0x01    //!&lt; System Clock Prescaler</span>
<a name="l00057"></a><a class="code" href="group__xmega__clk__regs__group.html#gaf727c02001cc41352cf427dd817d67ea">00057</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_CLK_LOCK          0x02    //!&lt; Clock System Lock</span>
<a name="l00058"></a><a class="code" href="group__xmega__clk__regs__group.html#ga9aff7310404e765501b6422e856ece6b">00058</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_CLK_RTCCTRL       0x03    //!&lt; RTC Control</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span>
<a name="l00060"></a>00060 
<a name="l00062"></a>00062 
<a name="l00063"></a>00063 <span class="preprocessor">#define XMEGA_CLK_SCLKSEL_START 0       //&lt; System Clock Selection</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_CLK_SCLKSEL_SIZE  3       //&lt; System Clock Selection</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span>
<a name="l00066"></a>00066 
<a name="l00068"></a>00068 
<a name="l00069"></a><a class="code" href="group__xmega__clk__regs__group.html#ga4ebca1673b5c975dd189dd9d75c855cc">00069</a> <span class="preprocessor">#define XMEGA_CLK_PSBCDIV_START 0       //!&lt; Prescaler B/C Division Factor</span>
<a name="l00070"></a><a class="code" href="group__xmega__clk__regs__group.html#ga71ec6f2b49be0f5b3acb36627d405985">00070</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_CLK_PSBCDIV_SIZE  2       //!&lt; Prescaler B/C Division Factor</span>
<a name="l00071"></a><a class="code" href="group__xmega__clk__regs__group.html#gad3b33eafa5a7f5d9852f809c7a646d89">00071</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_CLK_PSADIV_START  0       //!&lt; Prescaler A Division Factor</span>
<a name="l00072"></a><a class="code" href="group__xmega__clk__regs__group.html#ga00a481f4e24207d948b8272310a64425">00072</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_CLK_PSADIV_SIZE   0       //!&lt; Prescaler A Division Factor</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span>
<a name="l00074"></a>00074 
<a name="l00076"></a>00076 
<a name="l00077"></a><a class="code" href="group__xmega__clk__regs__group.html#gae8e38fd4025b1d2fb90aae8d241519ff">00077</a> <span class="preprocessor">#define XMEGA_CLK_LOCK_BIT      0       //!&lt; Clock System Lock</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span>
<a name="l00079"></a>00079 
<a name="l00081"></a>00081 
<a name="l00082"></a><a class="code" href="group__xmega__clk__regs__group.html#ga062303868397c87fd8a8c4747ee3025c">00082</a> <span class="preprocessor">#define XMEGA_CLK_RTCEN_BIT     0       //!&lt; RTC Clock Source Enable</span>
<a name="l00083"></a><a class="code" href="group__xmega__clk__regs__group.html#gac477db3498977e458102cbf779addeba">00083</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_CLK_RTCSRC_START  1       //!&lt; RTC Clock Source</span>
<a name="l00084"></a><a class="code" href="group__xmega__clk__regs__group.html#ga072a7f0fe4ff536dc6b9757d1b36325a">00084</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_CLK_RTCSRC_SIZE   3       //!&lt; RTC Clock Source</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span>
<a name="l00086"></a>00086 
<a name="l00088"></a>00088 
<a name="l00089"></a><a class="code" href="group__xmega__clk__regs__group.html#ga057d36f7bfaa185daf83e68ca8a6b302">00089</a> <span class="preprocessor">#define XMEGA_CLK_PSADIV_1      0       //!&lt; No division</span>
<a name="l00090"></a><a class="code" href="group__xmega__clk__regs__group.html#ga6a79cac5366755d3606a5f4e07aa2e0e">00090</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_CLK_PSADIV_2      1       //!&lt; Divide by 2</span>
<a name="l00091"></a><a class="code" href="group__xmega__clk__regs__group.html#ga4b37bb27d54034f309f356dd7c0cee9d">00091</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_CLK_PSADIV_4      3       //!&lt; Divide by 2</span>
<a name="l00092"></a><a class="code" href="group__xmega__clk__regs__group.html#gac63e817e05abbc31333c8c065fefcee8">00092</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_CLK_PSADIV_8      5       //!&lt; Divide by 2</span>
<a name="l00093"></a><a class="code" href="group__xmega__clk__regs__group.html#ga3b761f4920342f81fa533110e42302bf">00093</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_CLK_PSADIV_16     7       //!&lt; Divide by 2</span>
<a name="l00094"></a><a class="code" href="group__xmega__clk__regs__group.html#gaf746384bf899693ab15e1e670e9788d1">00094</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_CLK_PSADIV_32     9       //!&lt; Divide by 2</span>
<a name="l00095"></a><a class="code" href="group__xmega__clk__regs__group.html#gaa81117e4e35b9ad952d32ee54c1f93d5">00095</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_CLK_PSADIV_64     11      //!&lt; Divide by 2</span>
<a name="l00096"></a><a class="code" href="group__xmega__clk__regs__group.html#ga138154f89322affaffbf0a319bd3bb29">00096</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_CLK_PSADIV_128    13      //!&lt; Divide by 2</span>
<a name="l00097"></a><a class="code" href="group__xmega__clk__regs__group.html#ga9ebc98dde97d8433f5b26cd0e355c5f0">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_CLK_PSADIV_256    15      //!&lt; Divide by 2</span>
<a name="l00098"></a><a class="code" href="group__xmega__clk__regs__group.html#gaae0f1c7177dc7b20c5b7e5897fcfd075">00098</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_CLK_PSADIV_512    17      //!&lt; Divide by 2</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span>
<a name="l00100"></a>00100 
<a name="l00102"></a>00102 
<a name="l00103"></a><a class="code" href="group__xmega__clk__regs__group.html#gaa2ef94ca713fa63e863e6505fc8c124a">00103</a> <span class="preprocessor">#define XMEGA_CLK_PSBCDIV_1_1   0       //!&lt; No division / No division</span>
<a name="l00104"></a><a class="code" href="group__xmega__clk__regs__group.html#gac6c758bc1d2f5f7b65a5606a446f6f5e">00104</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_CLK_PSBCDIV_1_2   1       //!&lt; No division / Divide by 2</span>
<a name="l00105"></a><a class="code" href="group__xmega__clk__regs__group.html#ga9f457a8b8ab637caf132eec6ba856276">00105</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_CLK_PSBCDIV_4_1   2       //!&lt; Divide by 4 / No division</span>
<a name="l00106"></a><a class="code" href="group__xmega__clk__regs__group.html#ga503ca50497cbd82dd10aebbf31d77723">00106</a> <span class="preprocessor"></span><span class="preprocessor">#define XMEGA_CLK_PSBCDIV_2_2   3       //!&lt; Divide by 2 / Divide by 2</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span>
<a name="l00108"></a>00108 
<a name="l00110"></a>00110 
<a name="l00111"></a>00111 
<a name="l00112"></a><a class="code" href="group__xmega__clk__regs__group.html#gabecaf3c0a97e71eae080e30b93d5df00">00112</a> <span class="preprocessor">#define CLK_BIT(name)           (1U &lt;&lt; XMEGA_CLK_##name##_BIT)</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span>
<a name="l00114"></a><a class="code" href="group__xmega__clk__regs__group.html#ga30a910bf35c85e5d195bd41a5112292b">00114</a> <span class="preprocessor">#define CLK_BF(name, value)                                             \</span>
<a name="l00115"></a>00115 <span class="preprocessor">        ((value) &lt;&lt; XMEGA_CLK_##name##_START)</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span>
<a name="l00117"></a><a class="code" href="group__xmega__clk__regs__group.html#gad307e0f9d23bd351a0356d188a5c9043">00117</a> <span class="preprocessor">#define CLK_BFMASK(name)                                                \</span>
<a name="l00118"></a>00118 <span class="preprocessor">        (((1U &lt;&lt; XMEGA_CLK_##name##_SIZE) - 1)                          \</span>
<a name="l00119"></a>00119 <span class="preprocessor">                &lt;&lt; XMEGA_CLK_##name##_START)</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span>
<a name="l00121"></a><a class="code" href="group__xmega__clk__regs__group.html#gafe71470ce9e082b651172c490faf5021">00121</a> <span class="preprocessor">#define CLK_BFEXT(name, regval)                                         \</span>
<a name="l00122"></a>00122 <span class="preprocessor">        (((regval) &gt;&gt; XMEGA_CLK_##name##_START)                         \</span>
<a name="l00123"></a>00123 <span class="preprocessor">                &amp; ((1U &lt;&lt; XMEGA_CLK_##name##_SIZE) - 1))</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span>
<a name="l00125"></a><a class="code" href="group__xmega__clk__regs__group.html#gadb094b4cdd53a4853300f579a0a93c65">00125</a> <span class="preprocessor">#define CLK_BFINS(name, value, regval)                                  \</span>
<a name="l00126"></a>00126 <span class="preprocessor">        (((regval) &amp; ~(((1U &lt;&lt; XMEGA_CLK_##name##_SIZE) - 1)            \</span>
<a name="l00127"></a>00127 <span class="preprocessor">                        &lt;&lt; XMEGA_CLK_##name##_START))                   \</span>
<a name="l00128"></a>00128 <span class="preprocessor">                | XMEGA_CLK_BF(name, value))</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span>
<a name="l00130"></a>00130 
<a name="l00132"></a>00132 
<a name="l00133"></a>00133 
<a name="l00134"></a><a class="code" href="group__xmega__clk__regs__group.html#ga0fce0dda1f2c05a638a7ac602cacd6ba">00134</a> <span class="preprocessor">#define clk_read_reg(reg)                                       \</span>
<a name="l00135"></a>00135 <span class="preprocessor">        _clk_read_reg(reg)</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="preprocessor">#define _clk_read_reg(reg)                                      \</span>
<a name="l00137"></a>00137 <span class="preprocessor">        mmio_read8((void *)(CLK_BASE + XMEGA_CLK_##reg))</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span>
<a name="l00139"></a><a class="code" href="group__xmega__clk__regs__group.html#ga45e90b5d16765ec9305e2005c480d972">00139</a> <span class="preprocessor">#define clk_write_reg(reg, value)                               \</span>
<a name="l00140"></a>00140 <span class="preprocessor">        _clk_write_reg(reg, value)</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">#define _clk_write_reg(reg, value)                              \</span>
<a name="l00142"></a>00142 <span class="preprocessor">        mmio_write8((void *)(CLK_BASE + XMEGA_CLK_##reg), (value))</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span>
<a name="l00144"></a><a class="code" href="group__xmega__clk__regs__group.html#ga7a29944682e802310b233d2f8d25516a">00144</a> <span class="preprocessor">#define clk_write_ccp_reg(reg, value)                           \</span>
<a name="l00145"></a>00145 <span class="preprocessor">        _clk_write_ccp_reg(reg, value)</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">#define _clk_write_ccp_reg(reg, value)                          \</span>
<a name="l00147"></a>00147 <span class="preprocessor">        mmio_ccp_write8((void *)(CLK_BASE + XMEGA_CLK_##reg), (value))</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span>
<a name="l00149"></a>00149 
<a name="l00151"></a>00151 
<a name="l00152"></a>00152 <span class="preprocessor">#endif </span><span class="comment">/* REGS_XMEGA_CLK_H_INCLUDED */</span>
</pre></div></div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Apr 29 15:18:21 2010 for display-training by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
