<stg><name>Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE</name>


<trans_list>

<trans id="160" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i153 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i153"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:1 %p_cast1_cast11 = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %p_cast1_cast

]]></Node>
<StgValue><ssdm name="p_cast1_cast11"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:2 %p_cast_cast10 = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %p_cast_cast

]]></Node>
<StgValue><ssdm name="p_cast_cast10"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:3 %sext_ln55_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln55

]]></Node>
<StgValue><ssdm name="sext_ln55_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:4 %sext_ln55_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln55_1

]]></Node>
<StgValue><ssdm name="sext_ln55_1_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:5 %sext_ln55_cast = sext i62 %sext_ln55_read

]]></Node>
<StgValue><ssdm name="sext_ln55_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:6 %sext_ln55_1_cast = sext i62 %sext_ln55_1_read

]]></Node>
<StgValue><ssdm name="sext_ln55_1_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_15, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_14, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_13, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_12, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_11, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_10, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_9, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_8, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_7, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_6, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_5, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_4, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_3, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:22 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_0, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_57, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 256, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_58, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 256, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:25 %store_ln0 = store i10 0, i10 %i153

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:26 %br_ln0 = br void %for.inc.split.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc.split.i.i:0 %i153_load = load i10 %i153

]]></Node>
<StgValue><ssdm name="i153_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split.i.i:1 %i = add i10 %i153_load, i10 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="10">
<![CDATA[
for.inc.split.i.i:4 %trunc_ln55 = trunc i10 %i153_load

]]></Node>
<StgValue><ssdm name="trunc_ln55"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="10">
<![CDATA[
for.inc.split.i.i:5 %trunc_ln55_1 = trunc i10 %i153_load

]]></Node>
<StgValue><ssdm name="trunc_ln55_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split.i.i:9 %lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %i153_load, i32 4, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:10 %zext_ln55 = zext i6 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split.i.i:11 %lshr_ln55_1 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i153_load, i32 3, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln55_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split.i.i:12 %zext_ln55_1 = zext i7 %lshr_ln55_1

]]></Node>
<StgValue><ssdm name="zext_ln55_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i.i:13 %out_k_rope_0_addr = getelementptr i32 %out_k_rope_0, i64 0, i64 %zext_ln55_1

]]></Node>
<StgValue><ssdm name="out_k_rope_0_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i.i:14 %out_k_rope_1_addr = getelementptr i32 %out_k_rope_1, i64 0, i64 %zext_ln55_1

]]></Node>
<StgValue><ssdm name="out_k_rope_1_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i.i:15 %out_k_rope_2_addr = getelementptr i32 %out_k_rope_2, i64 0, i64 %zext_ln55_1

]]></Node>
<StgValue><ssdm name="out_k_rope_2_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i.i:16 %out_k_rope_3_addr = getelementptr i32 %out_k_rope_3, i64 0, i64 %zext_ln55_1

]]></Node>
<StgValue><ssdm name="out_k_rope_3_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i.i:17 %out_k_rope_4_addr = getelementptr i32 %out_k_rope_4, i64 0, i64 %zext_ln55_1

]]></Node>
<StgValue><ssdm name="out_k_rope_4_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i.i:18 %out_k_rope_5_addr = getelementptr i32 %out_k_rope_5, i64 0, i64 %zext_ln55_1

]]></Node>
<StgValue><ssdm name="out_k_rope_5_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i.i:19 %out_k_rope_6_addr = getelementptr i32 %out_k_rope_6, i64 0, i64 %zext_ln55_1

]]></Node>
<StgValue><ssdm name="out_k_rope_6_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i.i:20 %out_k_rope_7_addr = getelementptr i32 %out_k_rope_7, i64 0, i64 %zext_ln55_1

]]></Node>
<StgValue><ssdm name="out_k_rope_7_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split.i.i:21 %muxLogicRAMAddr_to_out_k_rope_0_load = muxlogic i7 %out_k_rope_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_k_rope_0_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split.i.i:22 %out_k_rope_0_load = load i7 %out_k_rope_0_addr

]]></Node>
<StgValue><ssdm name="out_k_rope_0_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split.i.i:23 %muxLogicRAMAddr_to_out_k_rope_1_load = muxlogic i7 %out_k_rope_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_k_rope_1_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split.i.i:24 %out_k_rope_1_load = load i7 %out_k_rope_1_addr

]]></Node>
<StgValue><ssdm name="out_k_rope_1_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split.i.i:25 %muxLogicRAMAddr_to_out_k_rope_2_load = muxlogic i7 %out_k_rope_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_k_rope_2_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split.i.i:26 %out_k_rope_2_load = load i7 %out_k_rope_2_addr

]]></Node>
<StgValue><ssdm name="out_k_rope_2_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split.i.i:27 %muxLogicRAMAddr_to_out_k_rope_3_load = muxlogic i7 %out_k_rope_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_k_rope_3_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split.i.i:28 %out_k_rope_3_load = load i7 %out_k_rope_3_addr

]]></Node>
<StgValue><ssdm name="out_k_rope_3_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split.i.i:29 %muxLogicRAMAddr_to_out_k_rope_4_load = muxlogic i7 %out_k_rope_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_k_rope_4_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split.i.i:30 %out_k_rope_4_load = load i7 %out_k_rope_4_addr

]]></Node>
<StgValue><ssdm name="out_k_rope_4_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split.i.i:31 %muxLogicRAMAddr_to_out_k_rope_5_load = muxlogic i7 %out_k_rope_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_k_rope_5_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split.i.i:32 %out_k_rope_5_load = load i7 %out_k_rope_5_addr

]]></Node>
<StgValue><ssdm name="out_k_rope_5_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split.i.i:33 %muxLogicRAMAddr_to_out_k_rope_6_load = muxlogic i7 %out_k_rope_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_k_rope_6_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split.i.i:34 %out_k_rope_6_load = load i7 %out_k_rope_6_addr

]]></Node>
<StgValue><ssdm name="out_k_rope_6_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split.i.i:35 %muxLogicRAMAddr_to_out_k_rope_7_load = muxlogic i7 %out_k_rope_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_k_rope_7_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split.i.i:36 %out_k_rope_7_load = load i7 %out_k_rope_7_addr

]]></Node>
<StgValue><ssdm name="out_k_rope_7_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i.i:42 %out_v_0_addr = getelementptr i32 %out_v_0, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="out_v_0_addr"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i.i:43 %out_v_1_addr = getelementptr i32 %out_v_1, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="out_v_1_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i.i:44 %out_v_2_addr = getelementptr i32 %out_v_2, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="out_v_2_addr"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i.i:45 %out_v_3_addr = getelementptr i32 %out_v_3, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="out_v_3_addr"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i.i:46 %out_v_4_addr = getelementptr i32 %out_v_4, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="out_v_4_addr"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i.i:47 %out_v_5_addr = getelementptr i32 %out_v_5, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="out_v_5_addr"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i.i:48 %out_v_6_addr = getelementptr i32 %out_v_6, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="out_v_6_addr"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i.i:49 %out_v_7_addr = getelementptr i32 %out_v_7, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="out_v_7_addr"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i.i:50 %out_v_8_addr = getelementptr i32 %out_v_8, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="out_v_8_addr"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i.i:51 %out_v_9_addr = getelementptr i32 %out_v_9, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="out_v_9_addr"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i.i:52 %out_v_10_addr = getelementptr i32 %out_v_10, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="out_v_10_addr"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i.i:53 %out_v_11_addr = getelementptr i32 %out_v_11, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="out_v_11_addr"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i.i:54 %out_v_12_addr = getelementptr i32 %out_v_12, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="out_v_12_addr"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i.i:55 %out_v_13_addr = getelementptr i32 %out_v_13, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="out_v_13_addr"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i.i:56 %out_v_14_addr = getelementptr i32 %out_v_14, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="out_v_14_addr"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.i.i:57 %out_v_15_addr = getelementptr i32 %out_v_15, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="out_v_15_addr"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:58 %muxLogicRAMAddr_to_out_v_0_load = muxlogic i6 %out_v_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_v_0_load"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:59 %out_v_0_load = load i6 %out_v_0_addr

]]></Node>
<StgValue><ssdm name="out_v_0_load"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:60 %muxLogicRAMAddr_to_out_v_1_load = muxlogic i6 %out_v_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_v_1_load"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:61 %out_v_1_load = load i6 %out_v_1_addr

]]></Node>
<StgValue><ssdm name="out_v_1_load"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:62 %muxLogicRAMAddr_to_out_v_2_load = muxlogic i6 %out_v_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_v_2_load"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:63 %out_v_2_load = load i6 %out_v_2_addr

]]></Node>
<StgValue><ssdm name="out_v_2_load"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:64 %muxLogicRAMAddr_to_out_v_3_load = muxlogic i6 %out_v_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_v_3_load"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:65 %out_v_3_load = load i6 %out_v_3_addr

]]></Node>
<StgValue><ssdm name="out_v_3_load"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:66 %muxLogicRAMAddr_to_out_v_4_load = muxlogic i6 %out_v_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_v_4_load"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:67 %out_v_4_load = load i6 %out_v_4_addr

]]></Node>
<StgValue><ssdm name="out_v_4_load"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:68 %muxLogicRAMAddr_to_out_v_5_load = muxlogic i6 %out_v_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_v_5_load"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:69 %out_v_5_load = load i6 %out_v_5_addr

]]></Node>
<StgValue><ssdm name="out_v_5_load"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:70 %muxLogicRAMAddr_to_out_v_6_load = muxlogic i6 %out_v_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_v_6_load"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:71 %out_v_6_load = load i6 %out_v_6_addr

]]></Node>
<StgValue><ssdm name="out_v_6_load"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:72 %muxLogicRAMAddr_to_out_v_7_load = muxlogic i6 %out_v_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_v_7_load"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:73 %out_v_7_load = load i6 %out_v_7_addr

]]></Node>
<StgValue><ssdm name="out_v_7_load"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:74 %muxLogicRAMAddr_to_out_v_8_load = muxlogic i6 %out_v_8_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_v_8_load"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:75 %out_v_8_load = load i6 %out_v_8_addr

]]></Node>
<StgValue><ssdm name="out_v_8_load"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:76 %muxLogicRAMAddr_to_out_v_9_load = muxlogic i6 %out_v_9_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_v_9_load"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:77 %out_v_9_load = load i6 %out_v_9_addr

]]></Node>
<StgValue><ssdm name="out_v_9_load"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:78 %muxLogicRAMAddr_to_out_v_10_load = muxlogic i6 %out_v_10_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_v_10_load"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:79 %out_v_10_load = load i6 %out_v_10_addr

]]></Node>
<StgValue><ssdm name="out_v_10_load"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:80 %muxLogicRAMAddr_to_out_v_11_load = muxlogic i6 %out_v_11_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_v_11_load"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:81 %out_v_11_load = load i6 %out_v_11_addr

]]></Node>
<StgValue><ssdm name="out_v_11_load"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:82 %muxLogicRAMAddr_to_out_v_12_load = muxlogic i6 %out_v_12_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_v_12_load"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:83 %out_v_12_load = load i6 %out_v_12_addr

]]></Node>
<StgValue><ssdm name="out_v_12_load"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:84 %muxLogicRAMAddr_to_out_v_13_load = muxlogic i6 %out_v_13_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_v_13_load"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:85 %out_v_13_load = load i6 %out_v_13_addr

]]></Node>
<StgValue><ssdm name="out_v_13_load"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:86 %muxLogicRAMAddr_to_out_v_14_load = muxlogic i6 %out_v_14_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_v_14_load"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:87 %out_v_14_load = load i6 %out_v_14_addr

]]></Node>
<StgValue><ssdm name="out_v_14_load"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:88 %muxLogicRAMAddr_to_out_v_15_load = muxlogic i6 %out_v_15_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_out_v_15_load"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:89 %out_v_15_load = load i6 %out_v_15_addr

]]></Node>
<StgValue><ssdm name="out_v_15_load"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split.i.i:95 %icmp_ln55 = icmp_eq  i10 %i153_load, i10 767

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split.i.i:96 %store_ln55 = store i10 %i, i10 %i153

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split.i.i:97 %br_ln55 = br i1 %icmp_ln55, void %for.inc.split.i.i, void %Loop_CACHE_STORE_proc.3.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split.i.i:2 %gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln55_1_cast

]]></Node>
<StgValue><ssdm name="gmem3_addr"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split.i.i:3 %gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln55_cast

]]></Node>
<StgValue><ssdm name="gmem2_addr"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split.i.i:6 %specpipeline_ln56 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_99

]]></Node>
<StgValue><ssdm name="specpipeline_ln56"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split.i.i:7 %speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln55"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split.i.i:8 %specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_86

]]></Node>
<StgValue><ssdm name="specloopname_ln55"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split.i.i:22 %out_k_rope_0_load = load i7 %out_k_rope_0_addr

]]></Node>
<StgValue><ssdm name="out_k_rope_0_load"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split.i.i:24 %out_k_rope_1_load = load i7 %out_k_rope_1_addr

]]></Node>
<StgValue><ssdm name="out_k_rope_1_load"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split.i.i:26 %out_k_rope_2_load = load i7 %out_k_rope_2_addr

]]></Node>
<StgValue><ssdm name="out_k_rope_2_load"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split.i.i:28 %out_k_rope_3_load = load i7 %out_k_rope_3_addr

]]></Node>
<StgValue><ssdm name="out_k_rope_3_load"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split.i.i:30 %out_k_rope_4_load = load i7 %out_k_rope_4_addr

]]></Node>
<StgValue><ssdm name="out_k_rope_4_load"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split.i.i:32 %out_k_rope_5_load = load i7 %out_k_rope_5_addr

]]></Node>
<StgValue><ssdm name="out_k_rope_5_load"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split.i.i:34 %out_k_rope_6_load = load i7 %out_k_rope_6_addr

]]></Node>
<StgValue><ssdm name="out_k_rope_6_load"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split.i.i:36 %out_k_rope_7_load = load i7 %out_k_rope_7_addr

]]></Node>
<StgValue><ssdm name="out_k_rope_7_load"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="3" op_12_bw="32" op_13_bw="3" op_14_bw="32" op_15_bw="3" op_16_bw="32" op_17_bw="32" op_18_bw="3">
<![CDATA[
for.inc.split.i.i:37 %tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %out_k_rope_0_load, i3 1, i32 %out_k_rope_1_load, i3 2, i32 %out_k_rope_2_load, i3 3, i32 %out_k_rope_3_load, i3 4, i32 %out_k_rope_4_load, i3 5, i32 %out_k_rope_5_load, i3 6, i32 %out_k_rope_6_load, i3 7, i32 %out_k_rope_7_load, i32 <undef>, i3 %trunc_ln55

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split.i.i:38 %bitcast_ln59 = bitcast i32 %tmp

]]></Node>
<StgValue><ssdm name="bitcast_ln59"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32">
<![CDATA[
for.inc.split.i.i:39 %muxLogicAXIMData_to_write_ln59 = muxlogic i32 %bitcast_ln59

]]></Node>
<StgValue><ssdm name="muxLogicAXIMData_to_write_ln59"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="4">
<![CDATA[
for.inc.split.i.i:40 %muxLogicAXIMByteEnable_to_write_ln59 = muxlogic i4 15

]]></Node>
<StgValue><ssdm name="muxLogicAXIMByteEnable_to_write_ln59"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc.split.i.i:41 %write_ln59 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem2_addr, i32 %bitcast_ln59, i4 15

]]></Node>
<StgValue><ssdm name="write_ln59"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:59 %out_v_0_load = load i6 %out_v_0_addr

]]></Node>
<StgValue><ssdm name="out_v_0_load"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:61 %out_v_1_load = load i6 %out_v_1_addr

]]></Node>
<StgValue><ssdm name="out_v_1_load"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:63 %out_v_2_load = load i6 %out_v_2_addr

]]></Node>
<StgValue><ssdm name="out_v_2_load"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:65 %out_v_3_load = load i6 %out_v_3_addr

]]></Node>
<StgValue><ssdm name="out_v_3_load"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:67 %out_v_4_load = load i6 %out_v_4_addr

]]></Node>
<StgValue><ssdm name="out_v_4_load"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:69 %out_v_5_load = load i6 %out_v_5_addr

]]></Node>
<StgValue><ssdm name="out_v_5_load"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:71 %out_v_6_load = load i6 %out_v_6_addr

]]></Node>
<StgValue><ssdm name="out_v_6_load"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:73 %out_v_7_load = load i6 %out_v_7_addr

]]></Node>
<StgValue><ssdm name="out_v_7_load"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:75 %out_v_8_load = load i6 %out_v_8_addr

]]></Node>
<StgValue><ssdm name="out_v_8_load"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:77 %out_v_9_load = load i6 %out_v_9_addr

]]></Node>
<StgValue><ssdm name="out_v_9_load"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:79 %out_v_10_load = load i6 %out_v_10_addr

]]></Node>
<StgValue><ssdm name="out_v_10_load"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:81 %out_v_11_load = load i6 %out_v_11_addr

]]></Node>
<StgValue><ssdm name="out_v_11_load"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:83 %out_v_12_load = load i6 %out_v_12_addr

]]></Node>
<StgValue><ssdm name="out_v_12_load"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:85 %out_v_13_load = load i6 %out_v_13_addr

]]></Node>
<StgValue><ssdm name="out_v_13_load"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:87 %out_v_14_load = load i6 %out_v_14_addr

]]></Node>
<StgValue><ssdm name="out_v_14_load"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split.i.i:89 %out_v_15_load = load i6 %out_v_15_addr

]]></Node>
<StgValue><ssdm name="out_v_15_load"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="4" op_26_bw="32" op_27_bw="4" op_28_bw="32" op_29_bw="4" op_30_bw="32" op_31_bw="4" op_32_bw="32" op_33_bw="32" op_34_bw="4">
<![CDATA[
for.inc.split.i.i:90 %tmp_s = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %out_v_0_load, i4 1, i32 %out_v_1_load, i4 2, i32 %out_v_2_load, i4 3, i32 %out_v_3_load, i4 4, i32 %out_v_4_load, i4 5, i32 %out_v_5_load, i4 6, i32 %out_v_6_load, i4 7, i32 %out_v_7_load, i4 8, i32 %out_v_8_load, i4 9, i32 %out_v_9_load, i4 10, i32 %out_v_10_load, i4 11, i32 %out_v_11_load, i4 12, i32 %out_v_12_load, i4 13, i32 %out_v_13_load, i4 14, i32 %out_v_14_load, i4 15, i32 %out_v_15_load, i32 <undef>, i4 %trunc_ln55_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split.i.i:91 %bitcast_ln60 = bitcast i32 %tmp_s

]]></Node>
<StgValue><ssdm name="bitcast_ln60"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32">
<![CDATA[
for.inc.split.i.i:92 %muxLogicAXIMData_to_write_ln60 = muxlogic i32 %bitcast_ln60

]]></Node>
<StgValue><ssdm name="muxLogicAXIMData_to_write_ln60"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="4">
<![CDATA[
for.inc.split.i.i:93 %muxLogicAXIMByteEnable_to_write_ln60 = muxlogic i4 15

]]></Node>
<StgValue><ssdm name="muxLogicAXIMByteEnable_to_write_ln60"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc.split.i.i:94 %write_ln60 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem3_addr, i32 %bitcast_ln60, i4 15

]]></Node>
<StgValue><ssdm name="write_ln60"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0">
<![CDATA[
Loop_CACHE_STORE_proc.3.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="163" name="gmem3" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="164" name="sext_ln55_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln55_1"/></StgValue>
</port>
<port id="165" name="gmem2" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="166" name="sext_ln55" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln55"/></StgValue>
</port>
<port id="167" name="p_cast_cast" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_cast_cast"/></StgValue>
</port>
<port id="168" name="p_cast1_cast" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_cast1_cast"/></StgValue>
</port>
<port id="169" name="out_k_rope_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_k_rope_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="170" name="out_k_rope_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_k_rope_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="171" name="out_k_rope_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_k_rope_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="172" name="out_k_rope_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_k_rope_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="173" name="out_k_rope_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_k_rope_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="174" name="out_k_rope_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_k_rope_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="175" name="out_k_rope_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_k_rope_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="176" name="out_k_rope_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_k_rope_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="177" name="out_v_0" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_v_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="178" name="out_v_1" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_v_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="179" name="out_v_2" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_v_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="180" name="out_v_3" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_v_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="181" name="out_v_4" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_v_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="182" name="out_v_5" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_v_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="183" name="out_v_6" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_v_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="184" name="out_v_7" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_v_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="185" name="out_v_8" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_v_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="186" name="out_v_9" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_v_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="187" name="out_v_10" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_v_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="188" name="out_v_11" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_v_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="189" name="out_v_12" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_v_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="190" name="out_v_13" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_v_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="191" name="out_v_14" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_v_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="192" name="out_v_15" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="out_v_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="194" from="StgValue_193" to="i153" fromId="193" toId="5">
</dataflow>
<dataflow id="196" from="_ssdm_op_Read.ap_auto.i62" to="p_cast1_cast11" fromId="195" toId="6">
</dataflow>
<dataflow id="197" from="p_cast1_cast" to="p_cast1_cast11" fromId="168" toId="6">
</dataflow>
<dataflow id="198" from="_ssdm_op_Read.ap_auto.i62" to="p_cast_cast10" fromId="195" toId="7">
</dataflow>
<dataflow id="199" from="p_cast_cast" to="p_cast_cast10" fromId="167" toId="7">
</dataflow>
<dataflow id="200" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln55_read" fromId="195" toId="8">
</dataflow>
<dataflow id="201" from="sext_ln55" to="sext_ln55_read" fromId="166" toId="8">
</dataflow>
<dataflow id="202" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln55_1_read" fromId="195" toId="9">
</dataflow>
<dataflow id="203" from="sext_ln55_1" to="sext_ln55_1_read" fromId="164" toId="9">
</dataflow>
<dataflow id="204" from="sext_ln55_read" to="sext_ln55_cast" fromId="8" toId="10">
</dataflow>
<dataflow id="205" from="sext_ln55_1_read" to="sext_ln55_1_cast" fromId="9" toId="11">
</dataflow>
<dataflow id="207" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="206" toId="12">
</dataflow>
<dataflow id="208" from="out_v_15" to="specmemcore_ln0" fromId="192" toId="12">
</dataflow>
<dataflow id="210" from="StgValue_209" to="specmemcore_ln0" fromId="209" toId="12">
</dataflow>
<dataflow id="212" from="StgValue_211" to="specmemcore_ln0" fromId="211" toId="12">
</dataflow>
<dataflow id="214" from="StgValue_213" to="specmemcore_ln0" fromId="213" toId="12">
</dataflow>
<dataflow id="215" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="206" toId="13">
</dataflow>
<dataflow id="216" from="out_v_14" to="specmemcore_ln0" fromId="191" toId="13">
</dataflow>
<dataflow id="217" from="StgValue_209" to="specmemcore_ln0" fromId="209" toId="13">
</dataflow>
<dataflow id="218" from="StgValue_211" to="specmemcore_ln0" fromId="211" toId="13">
</dataflow>
<dataflow id="219" from="StgValue_213" to="specmemcore_ln0" fromId="213" toId="13">
</dataflow>
<dataflow id="220" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="206" toId="14">
</dataflow>
<dataflow id="221" from="out_v_13" to="specmemcore_ln0" fromId="190" toId="14">
</dataflow>
<dataflow id="222" from="StgValue_209" to="specmemcore_ln0" fromId="209" toId="14">
</dataflow>
<dataflow id="223" from="StgValue_211" to="specmemcore_ln0" fromId="211" toId="14">
</dataflow>
<dataflow id="224" from="StgValue_213" to="specmemcore_ln0" fromId="213" toId="14">
</dataflow>
<dataflow id="225" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="206" toId="15">
</dataflow>
<dataflow id="226" from="out_v_12" to="specmemcore_ln0" fromId="189" toId="15">
</dataflow>
<dataflow id="227" from="StgValue_209" to="specmemcore_ln0" fromId="209" toId="15">
</dataflow>
<dataflow id="228" from="StgValue_211" to="specmemcore_ln0" fromId="211" toId="15">
</dataflow>
<dataflow id="229" from="StgValue_213" to="specmemcore_ln0" fromId="213" toId="15">
</dataflow>
<dataflow id="230" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="206" toId="16">
</dataflow>
<dataflow id="231" from="out_v_11" to="specmemcore_ln0" fromId="188" toId="16">
</dataflow>
<dataflow id="232" from="StgValue_209" to="specmemcore_ln0" fromId="209" toId="16">
</dataflow>
<dataflow id="233" from="StgValue_211" to="specmemcore_ln0" fromId="211" toId="16">
</dataflow>
<dataflow id="234" from="StgValue_213" to="specmemcore_ln0" fromId="213" toId="16">
</dataflow>
<dataflow id="235" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="206" toId="17">
</dataflow>
<dataflow id="236" from="out_v_10" to="specmemcore_ln0" fromId="187" toId="17">
</dataflow>
<dataflow id="237" from="StgValue_209" to="specmemcore_ln0" fromId="209" toId="17">
</dataflow>
<dataflow id="238" from="StgValue_211" to="specmemcore_ln0" fromId="211" toId="17">
</dataflow>
<dataflow id="239" from="StgValue_213" to="specmemcore_ln0" fromId="213" toId="17">
</dataflow>
<dataflow id="240" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="206" toId="18">
</dataflow>
<dataflow id="241" from="out_v_9" to="specmemcore_ln0" fromId="186" toId="18">
</dataflow>
<dataflow id="242" from="StgValue_209" to="specmemcore_ln0" fromId="209" toId="18">
</dataflow>
<dataflow id="243" from="StgValue_211" to="specmemcore_ln0" fromId="211" toId="18">
</dataflow>
<dataflow id="244" from="StgValue_213" to="specmemcore_ln0" fromId="213" toId="18">
</dataflow>
<dataflow id="245" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="206" toId="19">
</dataflow>
<dataflow id="246" from="out_v_8" to="specmemcore_ln0" fromId="185" toId="19">
</dataflow>
<dataflow id="247" from="StgValue_209" to="specmemcore_ln0" fromId="209" toId="19">
</dataflow>
<dataflow id="248" from="StgValue_211" to="specmemcore_ln0" fromId="211" toId="19">
</dataflow>
<dataflow id="249" from="StgValue_213" to="specmemcore_ln0" fromId="213" toId="19">
</dataflow>
<dataflow id="250" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="206" toId="20">
</dataflow>
<dataflow id="251" from="out_v_7" to="specmemcore_ln0" fromId="184" toId="20">
</dataflow>
<dataflow id="252" from="StgValue_209" to="specmemcore_ln0" fromId="209" toId="20">
</dataflow>
<dataflow id="253" from="StgValue_211" to="specmemcore_ln0" fromId="211" toId="20">
</dataflow>
<dataflow id="254" from="StgValue_213" to="specmemcore_ln0" fromId="213" toId="20">
</dataflow>
<dataflow id="255" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="206" toId="21">
</dataflow>
<dataflow id="256" from="out_v_6" to="specmemcore_ln0" fromId="183" toId="21">
</dataflow>
<dataflow id="257" from="StgValue_209" to="specmemcore_ln0" fromId="209" toId="21">
</dataflow>
<dataflow id="258" from="StgValue_211" to="specmemcore_ln0" fromId="211" toId="21">
</dataflow>
<dataflow id="259" from="StgValue_213" to="specmemcore_ln0" fromId="213" toId="21">
</dataflow>
<dataflow id="260" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="206" toId="22">
</dataflow>
<dataflow id="261" from="out_v_5" to="specmemcore_ln0" fromId="182" toId="22">
</dataflow>
<dataflow id="262" from="StgValue_209" to="specmemcore_ln0" fromId="209" toId="22">
</dataflow>
<dataflow id="263" from="StgValue_211" to="specmemcore_ln0" fromId="211" toId="22">
</dataflow>
<dataflow id="264" from="StgValue_213" to="specmemcore_ln0" fromId="213" toId="22">
</dataflow>
<dataflow id="265" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="206" toId="23">
</dataflow>
<dataflow id="266" from="out_v_4" to="specmemcore_ln0" fromId="181" toId="23">
</dataflow>
<dataflow id="267" from="StgValue_209" to="specmemcore_ln0" fromId="209" toId="23">
</dataflow>
<dataflow id="268" from="StgValue_211" to="specmemcore_ln0" fromId="211" toId="23">
</dataflow>
<dataflow id="269" from="StgValue_213" to="specmemcore_ln0" fromId="213" toId="23">
</dataflow>
<dataflow id="270" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="206" toId="24">
</dataflow>
<dataflow id="271" from="out_v_3" to="specmemcore_ln0" fromId="180" toId="24">
</dataflow>
<dataflow id="272" from="StgValue_209" to="specmemcore_ln0" fromId="209" toId="24">
</dataflow>
<dataflow id="273" from="StgValue_211" to="specmemcore_ln0" fromId="211" toId="24">
</dataflow>
<dataflow id="274" from="StgValue_213" to="specmemcore_ln0" fromId="213" toId="24">
</dataflow>
<dataflow id="275" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="206" toId="25">
</dataflow>
<dataflow id="276" from="out_v_2" to="specmemcore_ln0" fromId="179" toId="25">
</dataflow>
<dataflow id="277" from="StgValue_209" to="specmemcore_ln0" fromId="209" toId="25">
</dataflow>
<dataflow id="278" from="StgValue_211" to="specmemcore_ln0" fromId="211" toId="25">
</dataflow>
<dataflow id="279" from="StgValue_213" to="specmemcore_ln0" fromId="213" toId="25">
</dataflow>
<dataflow id="280" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="206" toId="26">
</dataflow>
<dataflow id="281" from="out_v_1" to="specmemcore_ln0" fromId="178" toId="26">
</dataflow>
<dataflow id="282" from="StgValue_209" to="specmemcore_ln0" fromId="209" toId="26">
</dataflow>
<dataflow id="283" from="StgValue_211" to="specmemcore_ln0" fromId="211" toId="26">
</dataflow>
<dataflow id="284" from="StgValue_213" to="specmemcore_ln0" fromId="213" toId="26">
</dataflow>
<dataflow id="285" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="206" toId="27">
</dataflow>
<dataflow id="286" from="out_v_0" to="specmemcore_ln0" fromId="177" toId="27">
</dataflow>
<dataflow id="287" from="StgValue_209" to="specmemcore_ln0" fromId="209" toId="27">
</dataflow>
<dataflow id="288" from="StgValue_211" to="specmemcore_ln0" fromId="211" toId="27">
</dataflow>
<dataflow id="289" from="StgValue_213" to="specmemcore_ln0" fromId="213" toId="27">
</dataflow>
<dataflow id="291" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="290" toId="28">
</dataflow>
<dataflow id="292" from="gmem2" to="specinterface_ln0" fromId="165" toId="28">
</dataflow>
<dataflow id="294" from="empty_50" to="specinterface_ln0" fromId="293" toId="28">
</dataflow>
<dataflow id="296" from="StgValue_295" to="specinterface_ln0" fromId="295" toId="28">
</dataflow>
<dataflow id="297" from="StgValue_295" to="specinterface_ln0" fromId="295" toId="28">
</dataflow>
<dataflow id="299" from="empty_99" to="specinterface_ln0" fromId="298" toId="28">
</dataflow>
<dataflow id="300" from="StgValue_295" to="specinterface_ln0" fromId="295" toId="28">
</dataflow>
<dataflow id="301" from="StgValue_295" to="specinterface_ln0" fromId="295" toId="28">
</dataflow>
<dataflow id="303" from="empty_57" to="specinterface_ln0" fromId="302" toId="28">
</dataflow>
<dataflow id="305" from="empty_52" to="specinterface_ln0" fromId="304" toId="28">
</dataflow>
<dataflow id="306" from="empty_99" to="specinterface_ln0" fromId="298" toId="28">
</dataflow>
<dataflow id="308" from="StgValue_307" to="specinterface_ln0" fromId="307" toId="28">
</dataflow>
<dataflow id="309" from="StgValue_307" to="specinterface_ln0" fromId="307" toId="28">
</dataflow>
<dataflow id="311" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="28">
</dataflow>
<dataflow id="312" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="28">
</dataflow>
<dataflow id="313" from="empty_99" to="specinterface_ln0" fromId="298" toId="28">
</dataflow>
<dataflow id="314" from="empty_99" to="specinterface_ln0" fromId="298" toId="28">
</dataflow>
<dataflow id="316" from="StgValue_315" to="specinterface_ln0" fromId="315" toId="28">
</dataflow>
<dataflow id="317" from="StgValue_295" to="specinterface_ln0" fromId="295" toId="28">
</dataflow>
<dataflow id="318" from="StgValue_295" to="specinterface_ln0" fromId="295" toId="28">
</dataflow>
<dataflow id="319" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="290" toId="29">
</dataflow>
<dataflow id="320" from="gmem3" to="specinterface_ln0" fromId="163" toId="29">
</dataflow>
<dataflow id="321" from="empty_50" to="specinterface_ln0" fromId="293" toId="29">
</dataflow>
<dataflow id="322" from="StgValue_295" to="specinterface_ln0" fromId="295" toId="29">
</dataflow>
<dataflow id="323" from="StgValue_295" to="specinterface_ln0" fromId="295" toId="29">
</dataflow>
<dataflow id="324" from="empty_99" to="specinterface_ln0" fromId="298" toId="29">
</dataflow>
<dataflow id="325" from="StgValue_295" to="specinterface_ln0" fromId="295" toId="29">
</dataflow>
<dataflow id="326" from="StgValue_295" to="specinterface_ln0" fromId="295" toId="29">
</dataflow>
<dataflow id="328" from="empty_58" to="specinterface_ln0" fromId="327" toId="29">
</dataflow>
<dataflow id="329" from="empty_52" to="specinterface_ln0" fromId="304" toId="29">
</dataflow>
<dataflow id="330" from="empty_99" to="specinterface_ln0" fromId="298" toId="29">
</dataflow>
<dataflow id="331" from="StgValue_307" to="specinterface_ln0" fromId="307" toId="29">
</dataflow>
<dataflow id="332" from="StgValue_307" to="specinterface_ln0" fromId="307" toId="29">
</dataflow>
<dataflow id="333" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="29">
</dataflow>
<dataflow id="334" from="StgValue_310" to="specinterface_ln0" fromId="310" toId="29">
</dataflow>
<dataflow id="335" from="empty_99" to="specinterface_ln0" fromId="298" toId="29">
</dataflow>
<dataflow id="336" from="empty_99" to="specinterface_ln0" fromId="298" toId="29">
</dataflow>
<dataflow id="337" from="StgValue_315" to="specinterface_ln0" fromId="315" toId="29">
</dataflow>
<dataflow id="338" from="StgValue_295" to="specinterface_ln0" fromId="295" toId="29">
</dataflow>
<dataflow id="339" from="StgValue_295" to="specinterface_ln0" fromId="295" toId="29">
</dataflow>
<dataflow id="341" from="StgValue_340" to="store_ln0" fromId="340" toId="30">
</dataflow>
<dataflow id="342" from="i153" to="store_ln0" fromId="5" toId="30">
</dataflow>
<dataflow id="343" from="i153" to="i153_load" fromId="5" toId="32">
</dataflow>
<dataflow id="344" from="i153_load" to="i" fromId="32" toId="33">
</dataflow>
<dataflow id="346" from="StgValue_345" to="i" fromId="345" toId="33">
</dataflow>
<dataflow id="347" from="i153_load" to="trunc_ln55" fromId="32" toId="34">
</dataflow>
<dataflow id="348" from="i153_load" to="trunc_ln55_1" fromId="32" toId="35">
</dataflow>
<dataflow id="350" from="_ssdm_op_PartSelect.i6.i10.i32.i32" to="lshr_ln" fromId="349" toId="36">
</dataflow>
<dataflow id="351" from="i153_load" to="lshr_ln" fromId="32" toId="36">
</dataflow>
<dataflow id="353" from="StgValue_352" to="lshr_ln" fromId="352" toId="36">
</dataflow>
<dataflow id="355" from="StgValue_354" to="lshr_ln" fromId="354" toId="36">
</dataflow>
<dataflow id="356" from="lshr_ln" to="zext_ln55" fromId="36" toId="37">
</dataflow>
<dataflow id="358" from="_ssdm_op_PartSelect.i7.i10.i32.i32" to="lshr_ln55_1" fromId="357" toId="38">
</dataflow>
<dataflow id="359" from="i153_load" to="lshr_ln55_1" fromId="32" toId="38">
</dataflow>
<dataflow id="361" from="StgValue_360" to="lshr_ln55_1" fromId="360" toId="38">
</dataflow>
<dataflow id="362" from="StgValue_354" to="lshr_ln55_1" fromId="354" toId="38">
</dataflow>
<dataflow id="363" from="lshr_ln55_1" to="zext_ln55_1" fromId="38" toId="39">
</dataflow>
<dataflow id="364" from="out_k_rope_0" to="out_k_rope_0_addr" fromId="169" toId="40">
</dataflow>
<dataflow id="366" from="StgValue_365" to="out_k_rope_0_addr" fromId="365" toId="40">
</dataflow>
<dataflow id="367" from="zext_ln55_1" to="out_k_rope_0_addr" fromId="39" toId="40">
</dataflow>
<dataflow id="368" from="out_k_rope_1" to="out_k_rope_1_addr" fromId="170" toId="41">
</dataflow>
<dataflow id="369" from="StgValue_365" to="out_k_rope_1_addr" fromId="365" toId="41">
</dataflow>
<dataflow id="370" from="zext_ln55_1" to="out_k_rope_1_addr" fromId="39" toId="41">
</dataflow>
<dataflow id="371" from="out_k_rope_2" to="out_k_rope_2_addr" fromId="171" toId="42">
</dataflow>
<dataflow id="372" from="StgValue_365" to="out_k_rope_2_addr" fromId="365" toId="42">
</dataflow>
<dataflow id="373" from="zext_ln55_1" to="out_k_rope_2_addr" fromId="39" toId="42">
</dataflow>
<dataflow id="374" from="out_k_rope_3" to="out_k_rope_3_addr" fromId="172" toId="43">
</dataflow>
<dataflow id="375" from="StgValue_365" to="out_k_rope_3_addr" fromId="365" toId="43">
</dataflow>
<dataflow id="376" from="zext_ln55_1" to="out_k_rope_3_addr" fromId="39" toId="43">
</dataflow>
<dataflow id="377" from="out_k_rope_4" to="out_k_rope_4_addr" fromId="173" toId="44">
</dataflow>
<dataflow id="378" from="StgValue_365" to="out_k_rope_4_addr" fromId="365" toId="44">
</dataflow>
<dataflow id="379" from="zext_ln55_1" to="out_k_rope_4_addr" fromId="39" toId="44">
</dataflow>
<dataflow id="380" from="out_k_rope_5" to="out_k_rope_5_addr" fromId="174" toId="45">
</dataflow>
<dataflow id="381" from="StgValue_365" to="out_k_rope_5_addr" fromId="365" toId="45">
</dataflow>
<dataflow id="382" from="zext_ln55_1" to="out_k_rope_5_addr" fromId="39" toId="45">
</dataflow>
<dataflow id="383" from="out_k_rope_6" to="out_k_rope_6_addr" fromId="175" toId="46">
</dataflow>
<dataflow id="384" from="StgValue_365" to="out_k_rope_6_addr" fromId="365" toId="46">
</dataflow>
<dataflow id="385" from="zext_ln55_1" to="out_k_rope_6_addr" fromId="39" toId="46">
</dataflow>
<dataflow id="386" from="out_k_rope_7" to="out_k_rope_7_addr" fromId="176" toId="47">
</dataflow>
<dataflow id="387" from="StgValue_365" to="out_k_rope_7_addr" fromId="365" toId="47">
</dataflow>
<dataflow id="388" from="zext_ln55_1" to="out_k_rope_7_addr" fromId="39" toId="47">
</dataflow>
<dataflow id="389" from="out_k_rope_0_addr" to="muxLogicRAMAddr_to_out_k_rope_0_load" fromId="40" toId="48">
</dataflow>
<dataflow id="390" from="out_k_rope_0_addr" to="out_k_rope_0_load" fromId="40" toId="49">
</dataflow>
<dataflow id="391" from="out_k_rope_1_addr" to="muxLogicRAMAddr_to_out_k_rope_1_load" fromId="41" toId="50">
</dataflow>
<dataflow id="392" from="out_k_rope_1_addr" to="out_k_rope_1_load" fromId="41" toId="51">
</dataflow>
<dataflow id="393" from="out_k_rope_2_addr" to="muxLogicRAMAddr_to_out_k_rope_2_load" fromId="42" toId="52">
</dataflow>
<dataflow id="394" from="out_k_rope_2_addr" to="out_k_rope_2_load" fromId="42" toId="53">
</dataflow>
<dataflow id="395" from="out_k_rope_3_addr" to="muxLogicRAMAddr_to_out_k_rope_3_load" fromId="43" toId="54">
</dataflow>
<dataflow id="396" from="out_k_rope_3_addr" to="out_k_rope_3_load" fromId="43" toId="55">
</dataflow>
<dataflow id="397" from="out_k_rope_4_addr" to="muxLogicRAMAddr_to_out_k_rope_4_load" fromId="44" toId="56">
</dataflow>
<dataflow id="398" from="out_k_rope_4_addr" to="out_k_rope_4_load" fromId="44" toId="57">
</dataflow>
<dataflow id="399" from="out_k_rope_5_addr" to="muxLogicRAMAddr_to_out_k_rope_5_load" fromId="45" toId="58">
</dataflow>
<dataflow id="400" from="out_k_rope_5_addr" to="out_k_rope_5_load" fromId="45" toId="59">
</dataflow>
<dataflow id="401" from="out_k_rope_6_addr" to="muxLogicRAMAddr_to_out_k_rope_6_load" fromId="46" toId="60">
</dataflow>
<dataflow id="402" from="out_k_rope_6_addr" to="out_k_rope_6_load" fromId="46" toId="61">
</dataflow>
<dataflow id="403" from="out_k_rope_7_addr" to="muxLogicRAMAddr_to_out_k_rope_7_load" fromId="47" toId="62">
</dataflow>
<dataflow id="404" from="out_k_rope_7_addr" to="out_k_rope_7_load" fromId="47" toId="63">
</dataflow>
<dataflow id="405" from="out_v_0" to="out_v_0_addr" fromId="177" toId="64">
</dataflow>
<dataflow id="406" from="StgValue_365" to="out_v_0_addr" fromId="365" toId="64">
</dataflow>
<dataflow id="407" from="zext_ln55" to="out_v_0_addr" fromId="37" toId="64">
</dataflow>
<dataflow id="408" from="out_v_1" to="out_v_1_addr" fromId="178" toId="65">
</dataflow>
<dataflow id="409" from="StgValue_365" to="out_v_1_addr" fromId="365" toId="65">
</dataflow>
<dataflow id="410" from="zext_ln55" to="out_v_1_addr" fromId="37" toId="65">
</dataflow>
<dataflow id="411" from="out_v_2" to="out_v_2_addr" fromId="179" toId="66">
</dataflow>
<dataflow id="412" from="StgValue_365" to="out_v_2_addr" fromId="365" toId="66">
</dataflow>
<dataflow id="413" from="zext_ln55" to="out_v_2_addr" fromId="37" toId="66">
</dataflow>
<dataflow id="414" from="out_v_3" to="out_v_3_addr" fromId="180" toId="67">
</dataflow>
<dataflow id="415" from="StgValue_365" to="out_v_3_addr" fromId="365" toId="67">
</dataflow>
<dataflow id="416" from="zext_ln55" to="out_v_3_addr" fromId="37" toId="67">
</dataflow>
<dataflow id="417" from="out_v_4" to="out_v_4_addr" fromId="181" toId="68">
</dataflow>
<dataflow id="418" from="StgValue_365" to="out_v_4_addr" fromId="365" toId="68">
</dataflow>
<dataflow id="419" from="zext_ln55" to="out_v_4_addr" fromId="37" toId="68">
</dataflow>
<dataflow id="420" from="out_v_5" to="out_v_5_addr" fromId="182" toId="69">
</dataflow>
<dataflow id="421" from="StgValue_365" to="out_v_5_addr" fromId="365" toId="69">
</dataflow>
<dataflow id="422" from="zext_ln55" to="out_v_5_addr" fromId="37" toId="69">
</dataflow>
<dataflow id="423" from="out_v_6" to="out_v_6_addr" fromId="183" toId="70">
</dataflow>
<dataflow id="424" from="StgValue_365" to="out_v_6_addr" fromId="365" toId="70">
</dataflow>
<dataflow id="425" from="zext_ln55" to="out_v_6_addr" fromId="37" toId="70">
</dataflow>
<dataflow id="426" from="out_v_7" to="out_v_7_addr" fromId="184" toId="71">
</dataflow>
<dataflow id="427" from="StgValue_365" to="out_v_7_addr" fromId="365" toId="71">
</dataflow>
<dataflow id="428" from="zext_ln55" to="out_v_7_addr" fromId="37" toId="71">
</dataflow>
<dataflow id="429" from="out_v_8" to="out_v_8_addr" fromId="185" toId="72">
</dataflow>
<dataflow id="430" from="StgValue_365" to="out_v_8_addr" fromId="365" toId="72">
</dataflow>
<dataflow id="431" from="zext_ln55" to="out_v_8_addr" fromId="37" toId="72">
</dataflow>
<dataflow id="432" from="out_v_9" to="out_v_9_addr" fromId="186" toId="73">
</dataflow>
<dataflow id="433" from="StgValue_365" to="out_v_9_addr" fromId="365" toId="73">
</dataflow>
<dataflow id="434" from="zext_ln55" to="out_v_9_addr" fromId="37" toId="73">
</dataflow>
<dataflow id="435" from="out_v_10" to="out_v_10_addr" fromId="187" toId="74">
</dataflow>
<dataflow id="436" from="StgValue_365" to="out_v_10_addr" fromId="365" toId="74">
</dataflow>
<dataflow id="437" from="zext_ln55" to="out_v_10_addr" fromId="37" toId="74">
</dataflow>
<dataflow id="438" from="out_v_11" to="out_v_11_addr" fromId="188" toId="75">
</dataflow>
<dataflow id="439" from="StgValue_365" to="out_v_11_addr" fromId="365" toId="75">
</dataflow>
<dataflow id="440" from="zext_ln55" to="out_v_11_addr" fromId="37" toId="75">
</dataflow>
<dataflow id="441" from="out_v_12" to="out_v_12_addr" fromId="189" toId="76">
</dataflow>
<dataflow id="442" from="StgValue_365" to="out_v_12_addr" fromId="365" toId="76">
</dataflow>
<dataflow id="443" from="zext_ln55" to="out_v_12_addr" fromId="37" toId="76">
</dataflow>
<dataflow id="444" from="out_v_13" to="out_v_13_addr" fromId="190" toId="77">
</dataflow>
<dataflow id="445" from="StgValue_365" to="out_v_13_addr" fromId="365" toId="77">
</dataflow>
<dataflow id="446" from="zext_ln55" to="out_v_13_addr" fromId="37" toId="77">
</dataflow>
<dataflow id="447" from="out_v_14" to="out_v_14_addr" fromId="191" toId="78">
</dataflow>
<dataflow id="448" from="StgValue_365" to="out_v_14_addr" fromId="365" toId="78">
</dataflow>
<dataflow id="449" from="zext_ln55" to="out_v_14_addr" fromId="37" toId="78">
</dataflow>
<dataflow id="450" from="out_v_15" to="out_v_15_addr" fromId="192" toId="79">
</dataflow>
<dataflow id="451" from="StgValue_365" to="out_v_15_addr" fromId="365" toId="79">
</dataflow>
<dataflow id="452" from="zext_ln55" to="out_v_15_addr" fromId="37" toId="79">
</dataflow>
<dataflow id="453" from="out_v_0_addr" to="muxLogicRAMAddr_to_out_v_0_load" fromId="64" toId="80">
</dataflow>
<dataflow id="454" from="out_v_0_addr" to="out_v_0_load" fromId="64" toId="81">
</dataflow>
<dataflow id="455" from="out_v_1_addr" to="muxLogicRAMAddr_to_out_v_1_load" fromId="65" toId="82">
</dataflow>
<dataflow id="456" from="out_v_1_addr" to="out_v_1_load" fromId="65" toId="83">
</dataflow>
<dataflow id="457" from="out_v_2_addr" to="muxLogicRAMAddr_to_out_v_2_load" fromId="66" toId="84">
</dataflow>
<dataflow id="458" from="out_v_2_addr" to="out_v_2_load" fromId="66" toId="85">
</dataflow>
<dataflow id="459" from="out_v_3_addr" to="muxLogicRAMAddr_to_out_v_3_load" fromId="67" toId="86">
</dataflow>
<dataflow id="460" from="out_v_3_addr" to="out_v_3_load" fromId="67" toId="87">
</dataflow>
<dataflow id="461" from="out_v_4_addr" to="muxLogicRAMAddr_to_out_v_4_load" fromId="68" toId="88">
</dataflow>
<dataflow id="462" from="out_v_4_addr" to="out_v_4_load" fromId="68" toId="89">
</dataflow>
<dataflow id="463" from="out_v_5_addr" to="muxLogicRAMAddr_to_out_v_5_load" fromId="69" toId="90">
</dataflow>
<dataflow id="464" from="out_v_5_addr" to="out_v_5_load" fromId="69" toId="91">
</dataflow>
<dataflow id="465" from="out_v_6_addr" to="muxLogicRAMAddr_to_out_v_6_load" fromId="70" toId="92">
</dataflow>
<dataflow id="466" from="out_v_6_addr" to="out_v_6_load" fromId="70" toId="93">
</dataflow>
<dataflow id="467" from="out_v_7_addr" to="muxLogicRAMAddr_to_out_v_7_load" fromId="71" toId="94">
</dataflow>
<dataflow id="468" from="out_v_7_addr" to="out_v_7_load" fromId="71" toId="95">
</dataflow>
<dataflow id="469" from="out_v_8_addr" to="muxLogicRAMAddr_to_out_v_8_load" fromId="72" toId="96">
</dataflow>
<dataflow id="470" from="out_v_8_addr" to="out_v_8_load" fromId="72" toId="97">
</dataflow>
<dataflow id="471" from="out_v_9_addr" to="muxLogicRAMAddr_to_out_v_9_load" fromId="73" toId="98">
</dataflow>
<dataflow id="472" from="out_v_9_addr" to="out_v_9_load" fromId="73" toId="99">
</dataflow>
<dataflow id="473" from="out_v_10_addr" to="muxLogicRAMAddr_to_out_v_10_load" fromId="74" toId="100">
</dataflow>
<dataflow id="474" from="out_v_10_addr" to="out_v_10_load" fromId="74" toId="101">
</dataflow>
<dataflow id="475" from="out_v_11_addr" to="muxLogicRAMAddr_to_out_v_11_load" fromId="75" toId="102">
</dataflow>
<dataflow id="476" from="out_v_11_addr" to="out_v_11_load" fromId="75" toId="103">
</dataflow>
<dataflow id="477" from="out_v_12_addr" to="muxLogicRAMAddr_to_out_v_12_load" fromId="76" toId="104">
</dataflow>
<dataflow id="478" from="out_v_12_addr" to="out_v_12_load" fromId="76" toId="105">
</dataflow>
<dataflow id="479" from="out_v_13_addr" to="muxLogicRAMAddr_to_out_v_13_load" fromId="77" toId="106">
</dataflow>
<dataflow id="480" from="out_v_13_addr" to="out_v_13_load" fromId="77" toId="107">
</dataflow>
<dataflow id="481" from="out_v_14_addr" to="muxLogicRAMAddr_to_out_v_14_load" fromId="78" toId="108">
</dataflow>
<dataflow id="482" from="out_v_14_addr" to="out_v_14_load" fromId="78" toId="109">
</dataflow>
<dataflow id="483" from="out_v_15_addr" to="muxLogicRAMAddr_to_out_v_15_load" fromId="79" toId="110">
</dataflow>
<dataflow id="484" from="out_v_15_addr" to="out_v_15_load" fromId="79" toId="111">
</dataflow>
<dataflow id="485" from="i153_load" to="icmp_ln55" fromId="32" toId="112">
</dataflow>
<dataflow id="487" from="StgValue_486" to="icmp_ln55" fromId="486" toId="112">
</dataflow>
<dataflow id="488" from="i" to="store_ln55" fromId="33" toId="113">
</dataflow>
<dataflow id="489" from="i153" to="store_ln55" fromId="5" toId="113">
</dataflow>
<dataflow id="490" from="icmp_ln55" to="br_ln55" fromId="112" toId="114">
</dataflow>
<dataflow id="491" from="gmem3" to="gmem3_addr" fromId="163" toId="115">
</dataflow>
<dataflow id="492" from="sext_ln55_1_cast" to="gmem3_addr" fromId="11" toId="115">
</dataflow>
<dataflow id="493" from="gmem2" to="gmem2_addr" fromId="165" toId="116">
</dataflow>
<dataflow id="494" from="sext_ln55_cast" to="gmem2_addr" fromId="10" toId="116">
</dataflow>
<dataflow id="496" from="_ssdm_op_SpecPipeline" to="specpipeline_ln56" fromId="495" toId="117">
</dataflow>
<dataflow id="497" from="StgValue_193" to="specpipeline_ln56" fromId="193" toId="117">
</dataflow>
<dataflow id="498" from="StgValue_295" to="specpipeline_ln56" fromId="295" toId="117">
</dataflow>
<dataflow id="499" from="StgValue_295" to="specpipeline_ln56" fromId="295" toId="117">
</dataflow>
<dataflow id="500" from="StgValue_295" to="specpipeline_ln56" fromId="295" toId="117">
</dataflow>
<dataflow id="501" from="empty_99" to="specpipeline_ln56" fromId="298" toId="117">
</dataflow>
<dataflow id="503" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln55" fromId="502" toId="118">
</dataflow>
<dataflow id="505" from="StgValue_504" to="speclooptripcount_ln55" fromId="504" toId="118">
</dataflow>
<dataflow id="506" from="StgValue_504" to="speclooptripcount_ln55" fromId="504" toId="118">
</dataflow>
<dataflow id="507" from="StgValue_504" to="speclooptripcount_ln55" fromId="504" toId="118">
</dataflow>
<dataflow id="509" from="_ssdm_op_SpecLoopName" to="specloopname_ln55" fromId="508" toId="119">
</dataflow>
<dataflow id="511" from="empty_86" to="specloopname_ln55" fromId="510" toId="119">
</dataflow>
<dataflow id="512" from="out_k_rope_0_addr" to="out_k_rope_0_load" fromId="40" toId="120">
</dataflow>
<dataflow id="513" from="out_k_rope_1_addr" to="out_k_rope_1_load" fromId="41" toId="121">
</dataflow>
<dataflow id="514" from="out_k_rope_2_addr" to="out_k_rope_2_load" fromId="42" toId="122">
</dataflow>
<dataflow id="515" from="out_k_rope_3_addr" to="out_k_rope_3_load" fromId="43" toId="123">
</dataflow>
<dataflow id="516" from="out_k_rope_4_addr" to="out_k_rope_4_load" fromId="44" toId="124">
</dataflow>
<dataflow id="517" from="out_k_rope_5_addr" to="out_k_rope_5_load" fromId="45" toId="125">
</dataflow>
<dataflow id="518" from="out_k_rope_6_addr" to="out_k_rope_6_load" fromId="46" toId="126">
</dataflow>
<dataflow id="519" from="out_k_rope_7_addr" to="out_k_rope_7_load" fromId="47" toId="127">
</dataflow>
<dataflow id="521" from="_ssdm_op_SparseMux.ap_auto.8float.float.i3" to="tmp" fromId="520" toId="128">
</dataflow>
<dataflow id="523" from="StgValue_522" to="tmp" fromId="522" toId="128">
</dataflow>
<dataflow id="524" from="out_k_rope_0_load" to="tmp" fromId="120" toId="128">
</dataflow>
<dataflow id="526" from="StgValue_525" to="tmp" fromId="525" toId="128">
</dataflow>
<dataflow id="527" from="out_k_rope_1_load" to="tmp" fromId="121" toId="128">
</dataflow>
<dataflow id="529" from="StgValue_528" to="tmp" fromId="528" toId="128">
</dataflow>
<dataflow id="530" from="out_k_rope_2_load" to="tmp" fromId="122" toId="128">
</dataflow>
<dataflow id="532" from="StgValue_531" to="tmp" fromId="531" toId="128">
</dataflow>
<dataflow id="533" from="out_k_rope_3_load" to="tmp" fromId="123" toId="128">
</dataflow>
<dataflow id="535" from="StgValue_534" to="tmp" fromId="534" toId="128">
</dataflow>
<dataflow id="536" from="out_k_rope_4_load" to="tmp" fromId="124" toId="128">
</dataflow>
<dataflow id="538" from="StgValue_537" to="tmp" fromId="537" toId="128">
</dataflow>
<dataflow id="539" from="out_k_rope_5_load" to="tmp" fromId="125" toId="128">
</dataflow>
<dataflow id="541" from="StgValue_540" to="tmp" fromId="540" toId="128">
</dataflow>
<dataflow id="542" from="out_k_rope_6_load" to="tmp" fromId="126" toId="128">
</dataflow>
<dataflow id="544" from="StgValue_543" to="tmp" fromId="543" toId="128">
</dataflow>
<dataflow id="545" from="out_k_rope_7_load" to="tmp" fromId="127" toId="128">
</dataflow>
<dataflow id="547" from="StgValue_546" to="tmp" fromId="546" toId="128">
</dataflow>
<dataflow id="548" from="trunc_ln55" to="tmp" fromId="34" toId="128">
</dataflow>
<dataflow id="549" from="tmp" to="bitcast_ln59" fromId="128" toId="129">
</dataflow>
<dataflow id="550" from="bitcast_ln59" to="muxLogicAXIMData_to_write_ln59" fromId="129" toId="130">
</dataflow>
<dataflow id="552" from="StgValue_551" to="muxLogicAXIMByteEnable_to_write_ln59" fromId="551" toId="131">
</dataflow>
<dataflow id="554" from="_ssdm_op_Write.m_axi.p1i32" to="write_ln59" fromId="553" toId="132">
</dataflow>
<dataflow id="555" from="gmem2_addr" to="write_ln59" fromId="116" toId="132">
</dataflow>
<dataflow id="556" from="bitcast_ln59" to="write_ln59" fromId="129" toId="132">
</dataflow>
<dataflow id="557" from="StgValue_551" to="write_ln59" fromId="551" toId="132">
</dataflow>
<dataflow id="558" from="out_v_0_addr" to="out_v_0_load" fromId="64" toId="133">
</dataflow>
<dataflow id="559" from="out_v_1_addr" to="out_v_1_load" fromId="65" toId="134">
</dataflow>
<dataflow id="560" from="out_v_2_addr" to="out_v_2_load" fromId="66" toId="135">
</dataflow>
<dataflow id="561" from="out_v_3_addr" to="out_v_3_load" fromId="67" toId="136">
</dataflow>
<dataflow id="562" from="out_v_4_addr" to="out_v_4_load" fromId="68" toId="137">
</dataflow>
<dataflow id="563" from="out_v_5_addr" to="out_v_5_load" fromId="69" toId="138">
</dataflow>
<dataflow id="564" from="out_v_6_addr" to="out_v_6_load" fromId="70" toId="139">
</dataflow>
<dataflow id="565" from="out_v_7_addr" to="out_v_7_load" fromId="71" toId="140">
</dataflow>
<dataflow id="566" from="out_v_8_addr" to="out_v_8_load" fromId="72" toId="141">
</dataflow>
<dataflow id="567" from="out_v_9_addr" to="out_v_9_load" fromId="73" toId="142">
</dataflow>
<dataflow id="568" from="out_v_10_addr" to="out_v_10_load" fromId="74" toId="143">
</dataflow>
<dataflow id="569" from="out_v_11_addr" to="out_v_11_load" fromId="75" toId="144">
</dataflow>
<dataflow id="570" from="out_v_12_addr" to="out_v_12_load" fromId="76" toId="145">
</dataflow>
<dataflow id="571" from="out_v_13_addr" to="out_v_13_load" fromId="77" toId="146">
</dataflow>
<dataflow id="572" from="out_v_14_addr" to="out_v_14_load" fromId="78" toId="147">
</dataflow>
<dataflow id="573" from="out_v_15_addr" to="out_v_15_load" fromId="79" toId="148">
</dataflow>
<dataflow id="575" from="_ssdm_op_SparseMux.ap_auto.16float.float.i4" to="tmp_s" fromId="574" toId="149">
</dataflow>
<dataflow id="577" from="StgValue_576" to="tmp_s" fromId="576" toId="149">
</dataflow>
<dataflow id="578" from="out_v_0_load" to="tmp_s" fromId="133" toId="149">
</dataflow>
<dataflow id="580" from="StgValue_579" to="tmp_s" fromId="579" toId="149">
</dataflow>
<dataflow id="581" from="out_v_1_load" to="tmp_s" fromId="134" toId="149">
</dataflow>
<dataflow id="583" from="StgValue_582" to="tmp_s" fromId="582" toId="149">
</dataflow>
<dataflow id="584" from="out_v_2_load" to="tmp_s" fromId="135" toId="149">
</dataflow>
<dataflow id="586" from="StgValue_585" to="tmp_s" fromId="585" toId="149">
</dataflow>
<dataflow id="587" from="out_v_3_load" to="tmp_s" fromId="136" toId="149">
</dataflow>
<dataflow id="589" from="StgValue_588" to="tmp_s" fromId="588" toId="149">
</dataflow>
<dataflow id="590" from="out_v_4_load" to="tmp_s" fromId="137" toId="149">
</dataflow>
<dataflow id="592" from="StgValue_591" to="tmp_s" fromId="591" toId="149">
</dataflow>
<dataflow id="593" from="out_v_5_load" to="tmp_s" fromId="138" toId="149">
</dataflow>
<dataflow id="595" from="StgValue_594" to="tmp_s" fromId="594" toId="149">
</dataflow>
<dataflow id="596" from="out_v_6_load" to="tmp_s" fromId="139" toId="149">
</dataflow>
<dataflow id="598" from="StgValue_597" to="tmp_s" fromId="597" toId="149">
</dataflow>
<dataflow id="599" from="out_v_7_load" to="tmp_s" fromId="140" toId="149">
</dataflow>
<dataflow id="601" from="StgValue_600" to="tmp_s" fromId="600" toId="149">
</dataflow>
<dataflow id="602" from="out_v_8_load" to="tmp_s" fromId="141" toId="149">
</dataflow>
<dataflow id="604" from="StgValue_603" to="tmp_s" fromId="603" toId="149">
</dataflow>
<dataflow id="605" from="out_v_9_load" to="tmp_s" fromId="142" toId="149">
</dataflow>
<dataflow id="607" from="StgValue_606" to="tmp_s" fromId="606" toId="149">
</dataflow>
<dataflow id="608" from="out_v_10_load" to="tmp_s" fromId="143" toId="149">
</dataflow>
<dataflow id="610" from="StgValue_609" to="tmp_s" fromId="609" toId="149">
</dataflow>
<dataflow id="611" from="out_v_11_load" to="tmp_s" fromId="144" toId="149">
</dataflow>
<dataflow id="613" from="StgValue_612" to="tmp_s" fromId="612" toId="149">
</dataflow>
<dataflow id="614" from="out_v_12_load" to="tmp_s" fromId="145" toId="149">
</dataflow>
<dataflow id="616" from="StgValue_615" to="tmp_s" fromId="615" toId="149">
</dataflow>
<dataflow id="617" from="out_v_13_load" to="tmp_s" fromId="146" toId="149">
</dataflow>
<dataflow id="619" from="StgValue_618" to="tmp_s" fromId="618" toId="149">
</dataflow>
<dataflow id="620" from="out_v_14_load" to="tmp_s" fromId="147" toId="149">
</dataflow>
<dataflow id="621" from="StgValue_551" to="tmp_s" fromId="551" toId="149">
</dataflow>
<dataflow id="622" from="out_v_15_load" to="tmp_s" fromId="148" toId="149">
</dataflow>
<dataflow id="623" from="StgValue_546" to="tmp_s" fromId="546" toId="149">
</dataflow>
<dataflow id="624" from="trunc_ln55_1" to="tmp_s" fromId="35" toId="149">
</dataflow>
<dataflow id="625" from="tmp_s" to="bitcast_ln60" fromId="149" toId="150">
</dataflow>
<dataflow id="626" from="bitcast_ln60" to="muxLogicAXIMData_to_write_ln60" fromId="150" toId="151">
</dataflow>
<dataflow id="627" from="StgValue_551" to="muxLogicAXIMByteEnable_to_write_ln60" fromId="551" toId="152">
</dataflow>
<dataflow id="628" from="_ssdm_op_Write.m_axi.p1i32" to="write_ln60" fromId="553" toId="153">
</dataflow>
<dataflow id="629" from="gmem3_addr" to="write_ln60" fromId="115" toId="153">
</dataflow>
<dataflow id="630" from="bitcast_ln60" to="write_ln60" fromId="150" toId="153">
</dataflow>
<dataflow id="631" from="StgValue_551" to="write_ln60" fromId="551" toId="153">
</dataflow>
<dataflow id="632" from="icmp_ln55" to="StgValue_3" fromId="112" toId="3">
</dataflow>
</dataflows>


</stg>
