$timescale 10ns $end
$scope module logic $end
$var wire 1 ! PINA0 $end
$var wire 8 " PORTB $end
$upscope $end
$enddefinitions $end
$dumpvars
x!
bxxxxxxxx "
$end
#2987
b00000000 "
#3050
b00000000 "
#3051
b00000000 "
#3425
0!
#3912
b00000000 "
#3975
b00000000 "
#3976
b00000000 "
#5187
b00000000 "
#5250
b00000000 "
#5251
b00000000 "
#5775
1!
#6550
b00000000 "
#6612
b00000000 "
#6613
b00000000 "
#7062
0!
#7825
b00000000 "
#7887
b00000000 "
#7888
b00000000 "
#9187
b00000000 "
#9250
b00000000 "
#9251
b00000000 "
#10462
b00000000 "
#10525
b00000000 "
#10526
b00000000 "
#11050
1!
#11825
b00000000 "
#11887
b00000000 "
#11888
b00000000 "
#12337
0!
#13075
b00000000 "
#13162
b00000001 "
#13163
b00000001 "
#14087
b00000000 "
#14088
b00000000 "
