
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.28000000000000000000;
2.28000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_12_12_20_1";
mvm_12_12_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_12_12_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_12_12_20_1' with
	the parameters "12,12,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k12_p12_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k12_p12_b20_g1' with
	the parameters "4,12". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP12 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k12_p12_b20_g1' with
	the parameters "1,12,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "20,12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "20,12,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "4,11". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP11 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 683 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP11_0'
  Processing 'memory_b20_SIZE12_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE12_0'
  Processing 'singlepath_n_row1_n_col12_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b4_TOP12'
  Processing 'multipath_k12_p12_b20_g1'
  Processing 'mvm_12_12_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:23  109294.3      1.33     338.4    7746.6                          
    0:00:23  109294.3      1.33     338.4    7746.6                          
    0:00:23  109533.7      1.33     338.4    7746.6                          
    0:00:23  109773.1      1.33     338.4    7746.6                          
    0:00:23  110012.5      1.33     338.4    7746.6                          
    0:00:39  107659.0      0.63     102.7     648.4                          
    0:00:39  107659.0      0.63     102.7     648.4                          
    0:00:39  107659.0      0.63     102.7     648.4                          
    0:00:39  107655.3      0.62     102.2     648.4                          
    0:00:40  107655.3      0.62     102.2     648.4                          
    0:00:49   88172.9      0.64      71.7     107.8                          
    0:00:50   88126.6      0.61      70.2      83.9                          
    0:00:53   88131.7      0.58      69.1      71.9                          
    0:00:54   88146.8      0.57      67.5      64.1                          
    0:00:55   88154.5      0.57      66.9      55.6                          
    0:00:55   88162.0      0.54      65.3      47.2                          
    0:00:56   88172.3      0.51      64.5      40.4                          
    0:00:56   88184.3      0.49      63.4      40.4                          
    0:00:57   88197.9      0.49      62.5      40.4                          
    0:00:57   88214.9      0.47      61.6      40.4                          
    0:00:57   88233.0      0.46      60.9      40.4                          
    0:00:58   87764.6      0.46      60.9      40.4                          
    0:00:58   87764.6      0.46      60.9      40.4                          
    0:00:58   87762.2      0.46      60.9       3.4                          
    0:00:58   87761.4      0.46      60.8       0.0                          
    0:00:58   87761.4      0.46      60.8       0.0                          
    0:00:59   87761.4      0.46      60.8       0.0                          
    0:00:59   87761.4      0.46      60.8       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:59   87761.4      0.46      60.8       0.0                          
    0:00:59   87795.2      0.46      58.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:59   87825.2      0.45      56.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:59   87845.2      0.45      54.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:59   87866.7      0.45      53.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:00:59   87879.5      0.45      52.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:00:59   87907.9      0.43      51.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:00:59   87925.0      0.42      51.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:00:59   87936.7      0.42      50.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:00:59   87947.0      0.42      50.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:00:59   87963.8      0.42      49.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:00   87970.7      0.42      48.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:00   87991.7      0.41      47.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:00   88014.3      0.41      47.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:00   88031.9      0.41      46.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:00   88044.4      0.40      45.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:00   88053.7      0.40      45.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:00   88058.2      0.40      45.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:00   88075.5      0.40      45.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:00   88091.5      0.39      44.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:00   88112.8      0.39      44.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:01   88127.9      0.39      43.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:01   88148.9      0.39      42.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:01   88162.0      0.38      42.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:01   88175.0      0.38      41.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:01   88192.8      0.37      41.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:01   88207.7      0.37      40.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:01   88218.6      0.37      39.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:01   88230.9      0.36      39.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:01   88246.8      0.36      38.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:01   88264.7      0.35      38.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:02   88280.3      0.35      37.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:02   88294.7      0.35      37.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:02   88307.2      0.34      37.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:02   88326.1      0.34      36.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:02   88345.0      0.34      36.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:02   88355.1      0.34      35.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:02   88362.5      0.33      35.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:02   88369.7      0.33      35.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:02   88379.6      0.33      34.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:02   88392.9      0.33      34.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:03   88407.5      0.33      34.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88424.0      0.33      33.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   88427.4      0.33      33.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88441.8      0.32      32.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:03   88450.9      0.32      32.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88467.6      0.32      32.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:03   88484.6      0.32      30.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   88496.3      0.31      30.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88507.8      0.31      30.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:03   88521.3      0.31      29.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:04   88523.5      0.31      29.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:04   88536.5      0.31      28.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   88545.8      0.30      28.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:04   88563.1      0.30      28.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:04   88582.3      0.30      27.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:04   88607.3      0.29      26.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   88618.7      0.29      26.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   88635.2      0.29      26.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88648.2      0.28      25.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88659.7      0.28      25.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   88666.0      0.28      24.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88673.2      0.28      24.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88687.3      0.28      23.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88697.2      0.28      23.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:05   88700.9      0.28      23.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88708.1      0.28      23.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   88724.0      0.27      22.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88729.4      0.26      22.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   88740.5      0.26      22.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88750.4      0.26      22.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88760.2      0.25      22.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88775.6      0.25      21.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   88778.3      0.25      21.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88785.7      0.25      21.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88792.4      0.25      21.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88798.8      0.25      21.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88810.0      0.25      21.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88819.0      0.25      20.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88827.0      0.24      20.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88833.6      0.24      20.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88846.9      0.24      20.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88849.1      0.24      20.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88860.5      0.24      19.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88871.7      0.24      19.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88879.6      0.24      19.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   88890.0      0.24      18.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:07   88890.0      0.24      18.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88897.5      0.23      18.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88899.6      0.23      18.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88906.0      0.23      18.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88910.2      0.23      18.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88921.1      0.23      18.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   88928.1      0.23      18.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   88937.9      0.23      17.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88940.0      0.23      17.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88947.7      0.22      17.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88956.3      0.22      17.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88963.4      0.22      17.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88968.5      0.22      17.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88973.3      0.22      17.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88979.7      0.22      17.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88992.7      0.22      17.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88998.8      0.21      16.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:08   89000.7      0.21      16.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:08   89002.0      0.21      16.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:08   89006.5      0.21      16.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:08   89009.2      0.21      16.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:08   89014.8      0.21      16.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:08   89021.4      0.21      16.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   89022.2      0.21      16.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:09   89023.3      0.21      16.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:09   89037.4      0.20      16.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   89040.0      0.20      15.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:09   89042.2      0.20      15.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:09   89050.1      0.20      15.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:09   89057.9      0.20      15.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:09   89060.5      0.20      15.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   89073.3      0.20      15.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:09   89079.1      0.20      15.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:09   89081.5      0.20      15.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:09   89088.7      0.20      15.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:09   89101.0      0.20      14.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   89104.4      0.19      14.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   89106.5      0.19      14.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   89112.9      0.19      14.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89122.2      0.19      14.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   89123.3      0.19      13.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89125.7      0.19      13.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89133.4      0.19      13.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89146.2      0.19      13.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   89147.0      0.19      13.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89151.2      0.19      13.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:10   89161.6      0.19      13.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   89171.2      0.19      13.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89172.5      0.18      13.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   89182.1      0.18      12.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   89182.9      0.18      12.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89192.5      0.18      12.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   89198.8      0.18      12.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   89208.2      0.18      12.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89213.2      0.18      12.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:11   89216.1      0.18      12.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89219.6      0.18      12.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:11   89222.3      0.18      12.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:11   89223.6      0.17      12.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89226.5      0.17      12.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   89235.6      0.17      11.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   89241.7      0.17      11.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:12   89248.1      0.17      11.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:12   89256.3      0.17      11.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:12   89260.3      0.17      11.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:12   89269.3      0.17      11.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:12   89270.1      0.17      11.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:12   89277.6      0.17      10.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   89282.1      0.17      10.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:12   89282.9      0.17      10.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   89284.8      0.16      10.5       2.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:12   89292.5      0.16      10.3       2.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:12   89297.8      0.16      10.2       2.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:13   89302.6      0.16      10.2       2.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89310.8      0.16      10.1       2.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13   89316.7      0.15      10.0       2.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89328.1      0.15      10.0       2.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:13   89338.8      0.15       9.9       2.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89343.0      0.15       9.7       2.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89347.3      0.15       9.6       2.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89349.1      0.15       9.6       2.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13   89354.5      0.15       9.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89356.3      0.14       9.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89360.8      0.14       9.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89365.6      0.14       9.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89368.3      0.14       9.4       2.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89373.3      0.14       9.3       2.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89376.5      0.14       9.3       2.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89380.8      0.14       9.2       2.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89385.8      0.14       9.2       2.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89396.2      0.14       9.2       2.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89401.5      0.14       9.1       2.2 path/path/path/genblk1.add_in_reg[38]/D
    0:01:14   89406.1      0.14       9.1       2.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89414.6      0.14       8.9       2.2 path/path/path/genblk1.add_in_reg[38]/D
    0:01:14   89422.8      0.13       8.8       2.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89429.5      0.13       8.8       2.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:14   89433.2      0.13       8.8       2.2 path/path/path/genblk1.add_in_reg[38]/D
    0:01:14   89441.7      0.13       8.6       2.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15   89449.9      0.13       8.5       2.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15   89455.5      0.13       8.4       2.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89460.6      0.13       8.3       2.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15   89462.7      0.13       8.3       2.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89468.0      0.13       8.2       2.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89471.8      0.13       8.1       2.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89474.2      0.12       8.1       2.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89481.3      0.12       8.0       2.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89484.3      0.12       8.0       2.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89487.5      0.12       8.0       2.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89487.7      0.12       8.0       2.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15   89494.4      0.12       7.9       2.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89495.7      0.12       7.8       2.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89502.1      0.12       7.7       2.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89504.2      0.12       7.7       2.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16   89510.3      0.12       7.6       2.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89517.0      0.12       7.6       2.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89518.6      0.12       7.5       2.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89522.3      0.12       7.5       2.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89527.1      0.12       7.5       2.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89532.1      0.12       7.4       2.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89536.1      0.12       7.4       2.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89541.7      0.12       7.3       2.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89543.3      0.11       7.3       2.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89546.0      0.11       7.3       2.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89549.7      0.11       7.3       2.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89556.6      0.11       7.2       2.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89563.0      0.11       7.1       2.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17   89567.8      0.11       7.0       2.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89569.1      0.11       7.0       2.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89576.3      0.11       6.9       2.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89577.9      0.11       6.9       2.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89582.7      0.11       6.9       2.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89588.5      0.11       6.8       2.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89589.6      0.11       6.8       2.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17   89593.3      0.11       6.7       2.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89597.6      0.11       6.7       2.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89601.6      0.11       6.7       2.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89606.1      0.11       6.7       2.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89612.5      0.11       6.7       2.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89616.2      0.11       6.6       2.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18   89620.7      0.10       6.6       2.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89625.8      0.10       6.5       2.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18   89631.6      0.10       6.5       2.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18   89637.2      0.10       6.4       2.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89644.4      0.10       6.3       2.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89648.9      0.10       6.3       2.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89652.9      0.10       6.2       2.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89657.2      0.10       6.2       2.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89661.2      0.10       6.1       2.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18   89668.6      0.10       6.1       2.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89671.5      0.10       6.1       2.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89676.0      0.10       6.1       2.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18   89679.2      0.10       6.1       2.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89685.4      0.10       6.1       2.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89689.9      0.10       6.1       2.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89688.0      0.10       6.0       2.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89694.4      0.09       5.9       2.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89696.3      0.09       5.9       2.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89704.0      0.09       5.7       2.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89709.3      0.09       5.6       2.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89714.9      0.09       5.5       2.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89719.9      0.09       5.4       2.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89721.5      0.09       5.4       2.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89729.0      0.09       5.3       2.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89734.8      0.09       5.2       2.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19   89738.3      0.09       5.2       2.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89744.7      0.09       5.1       2.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89747.6      0.08       5.0       2.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89752.4      0.08       5.0       2.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89756.1      0.08       5.0       2.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:20   89763.0      0.08       4.9       2.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89769.1      0.08       4.8       2.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89775.0      0.08       4.8       2.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89779.8      0.08       4.8       2.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89782.7      0.08       4.7       2.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89791.5      0.08       4.8       2.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89792.6      0.08       4.7       2.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89796.5      0.08       4.7       2.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:20   89798.1      0.08       4.7       2.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89800.0      0.08       4.7       2.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89801.6      0.08       4.7       2.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89806.4      0.08       4.6       2.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89806.4      0.08       4.6       2.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89809.0      0.08       4.5       2.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89813.3      0.07       4.5       2.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89815.4      0.07       4.4       2.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89820.0      0.07       4.4       2.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89820.0      0.07       4.4       2.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89820.2      0.07       4.4       2.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89823.4      0.07       4.4       2.2 path/path/path/genblk1.add_in_reg[39]/D
    0:01:21   89827.1      0.07       4.4       2.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89827.9      0.07       4.4       2.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89830.6      0.07       4.3       2.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:23   89830.9      0.07       4.3       2.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89830.9      0.07       4.3       2.2                          
    0:01:24   89801.6      0.07       4.2       2.2                          
    0:01:24   89803.2      0.07       4.2       2.2                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:24   89803.2      0.07       4.2       2.2                          
    0:01:24   89812.8      0.07       4.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24   89814.6      0.07       4.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24   89817.3      0.07       4.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89824.7      0.07       4.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24   89825.8      0.07       4.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89829.8      0.07       4.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89833.3      0.07       4.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89836.7      0.07       4.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89846.3      0.07       3.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25   89846.3      0.07       3.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25   89856.4      0.07       3.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25   89859.1      0.07       3.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89862.8      0.07       3.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25   89871.6      0.07       3.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25   89874.5      0.07       3.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89878.5      0.07       3.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:25   89885.4      0.07       3.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:25   89885.9      0.07       3.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89905.6      0.07       3.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25   89908.8      0.07       3.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89913.6      0.07       3.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89914.1      0.06       3.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89921.6      0.06       3.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:25   89927.7      0.06       3.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89932.7      0.06       3.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89939.4      0.06       3.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26   89944.2      0.06       3.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89946.6      0.06       3.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89947.9      0.06       3.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89957.7      0.06       3.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89957.7      0.06       3.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89961.2      0.06       2.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89964.7      0.06       2.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89965.2      0.06       2.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89968.6      0.06       2.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89968.6      0.06       2.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89971.6      0.06       2.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89972.6      0.06       2.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89974.0      0.06       2.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89976.1      0.06       2.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89976.9      0.06       2.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89982.7      0.06       2.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89982.7      0.06       2.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89985.1      0.06       2.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89989.4      0.06       2.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:27   90001.6      0.06       2.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27   90003.8      0.05       2.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:28   90009.1      0.05       2.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28   90011.2      0.05       2.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:28   90015.5      0.05       2.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:28   90020.0      0.05       2.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28   90022.1      0.05       2.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:28   90026.1      0.05       2.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:28   90026.1      0.05       2.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:28   90026.9      0.05       2.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28   90028.5      0.05       2.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:28   90032.5      0.05       2.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:28   90033.8      0.05       2.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28   90033.8      0.05       2.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:29   90036.7      0.05       2.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:29   90037.3      0.05       2.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:29   90038.6      0.05       2.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:29   90042.1      0.05       2.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:29   90050.6      0.05       2.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29   90050.3      0.05       2.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:29   90050.8      0.05       2.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:29   90051.6      0.05       2.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:29   90054.3      0.05       2.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:29   90058.0      0.05       2.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:29   90058.0      0.05       2.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:29   90062.8      0.05       2.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:30   90062.5      0.05       2.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:30   90063.1      0.05       2.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30   90064.9      0.05       2.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30   90065.5      0.05       2.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:30   90071.6      0.04       2.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:30   90074.8      0.04       2.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:30   90076.6      0.04       2.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:30   90078.0      0.04       2.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:30   90080.6      0.04       2.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30   90082.8      0.04       2.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:30   90086.2      0.04       2.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31   90085.7      0.04       2.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:31   90087.5      0.04       2.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:31   90087.3      0.04       2.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:31   90088.9      0.04       2.0       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:31   90088.9      0.04       2.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:31   90089.4      0.04       2.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:31   90089.4      0.04       2.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:31   90089.4      0.04       2.0       0.0                          
    0:01:31   90089.4      0.04       2.0       0.0                          
    0:01:35   89720.7      0.05       1.9       0.0                          
    0:01:35   89684.3      0.05       2.0       0.0                          
    0:01:36   89671.5      0.05       2.0       0.0                          
    0:01:36   89669.9      0.05       2.0       0.0                          
    0:01:36   89668.9      0.05       2.0       0.0                          
    0:01:36   89668.9      0.05       2.0       0.0                          
    0:01:36   89668.9      0.04       1.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:36   89668.1      0.04       1.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37   89665.9      0.04       1.9       0.0                          
    0:01:37   89602.4      0.06       2.1       0.0                          
    0:01:37   89594.4      0.06       2.1       0.0                          
    0:01:37   89594.4      0.06       2.1       0.0                          
    0:01:37   89594.4      0.06       2.1       0.0                          
    0:01:37   89594.4      0.06       2.1       0.0                          
    0:01:37   89594.4      0.06       2.1       0.0                          
    0:01:38   89594.4      0.06       2.1       0.0                          
    0:01:38   89599.2      0.04       2.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89604.5      0.04       1.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89623.6      0.04       1.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89625.8      0.04       1.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89628.4      0.04       1.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89628.4      0.04       1.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89634.0      0.04       1.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89638.0      0.04       1.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39   89645.2      0.04       1.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39   89653.7      0.04       1.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89658.0      0.04       1.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40   89663.8      0.04       1.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40   89665.4      0.04       1.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40   89666.7      0.04       1.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89668.9      0.04       1.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89673.7      0.04       1.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89680.0      0.04       1.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89685.1      0.04       1.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89687.0      0.04       1.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89688.5      0.04       1.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89691.2      0.04       1.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89692.0      0.04       1.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:41   89693.3      0.04       1.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89694.7      0.04       1.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89698.1      0.04       1.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89707.7      0.04       1.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89709.6      0.04       1.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89710.9      0.04       1.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89713.0      0.03       1.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89714.1      0.03       1.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89719.1      0.03       1.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89722.1      0.03       1.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89727.7      0.03       1.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42   89732.7      0.03       1.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42   89740.4      0.03       1.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89746.3      0.03       1.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89750.0      0.03       1.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89750.8      0.03       1.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89762.2      0.03       1.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:42   89764.4      0.03       1.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89769.1      0.03       1.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89769.1      0.03       1.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89777.9      0.03       1.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89777.9      0.03       1.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89780.3      0.03       1.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89780.3      0.03       1.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89785.1      0.03       1.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89785.1      0.03       1.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:43   89784.8      0.03       1.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89787.2      0.03       1.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89788.8      0.03       1.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89789.9      0.03       1.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89793.1      0.03       1.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89794.4      0.03       1.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89803.5      0.03       1.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89807.7      0.03       1.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44   89810.1      0.03       1.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89812.5      0.03       0.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89813.0      0.03       0.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89810.4      0.03       0.9       0.0                          
    0:01:45   89770.7      0.03       0.9       0.0                          
    0:01:45   89729.0      0.03       0.9       0.0                          
    0:01:45   89688.5      0.03       0.9       0.0                          
    0:01:45   89649.4      0.03       0.9       0.0                          
    0:01:45   89610.9      0.03       0.9       0.0                          
    0:01:45   89569.9      0.03       0.9       0.0                          
    0:01:45   89531.1      0.03       0.9       0.0                          
    0:01:46   89478.4      0.03       0.9       0.0                          
    0:01:46   89422.3      0.03       0.9       0.0                          
    0:01:46   89384.0      0.03       0.9       0.0                          
    0:01:46   89283.4      0.03       0.9       0.0                          
    0:01:46   89182.9      0.03       0.9       0.0                          
    0:01:47   89082.3      0.03       0.9       0.0                          
    0:01:47   88981.8      0.03       0.9       0.0                          
    0:01:48   88888.2      0.03       0.9       0.0                          
    0:01:48   88777.2      0.03       0.9       0.0                          
    0:01:49   88644.0      0.03       1.0       0.0                          
    0:01:49   88615.2      0.03       1.0       0.0                          
    0:01:49   88596.9      0.03       1.0       0.0                          
    0:01:49   88588.9      0.03       1.0       0.0                          
    0:01:49   88588.1      0.03       1.0       0.0                          
    0:01:49   88580.1      0.03       1.0       0.0                          
    0:01:49   88387.0      0.03       1.0       0.0                          
    0:01:50   88190.7      0.03       1.0       0.0                          
    0:01:50   88012.0      0.03       1.0       0.0                          
    0:01:51   88010.6      0.03       1.0       0.0                          
    0:01:51   88009.6      0.03       1.0       0.0                          
    0:01:52   88008.0      0.03       1.0       0.0                          
    0:01:53   88004.5      0.03       1.0       0.0                          
    0:01:54   87986.7      0.03       1.0       0.0                          
    0:01:56   87986.7      0.03       1.0       0.0                          
    0:01:56   87951.0      0.06       1.1       0.0                          
    0:01:56   87948.4      0.06       1.1       0.0                          
    0:01:56   87948.4      0.06       1.1       0.0                          
    0:01:56   87948.4      0.06       1.1       0.0                          
    0:01:56   87948.4      0.06       1.1       0.0                          
    0:01:56   87948.4      0.06       1.1       0.0                          
    0:01:56   87948.4      0.06       1.1       0.0                          
    0:01:56   87955.0      0.03       1.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:57   87957.4      0.03       1.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:57   87958.0      0.03       1.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:57   87962.2      0.03       1.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:57   87964.6      0.03       1.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:57   87969.7      0.03       1.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:57   87970.5      0.03       1.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:57   87976.3      0.03       0.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57   87977.6      0.03       0.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57   87980.6      0.03       0.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:58   87982.2      0.03       0.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:58   87985.4      0.03       0.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:58   87988.0      0.03       0.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:58   87992.0      0.03       0.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:58   87996.5      0.03       0.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88002.4      0.03       0.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88004.5      0.03       0.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88005.3      0.03       0.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88005.3      0.03       0.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88005.0      0.03       0.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88005.3      0.03       0.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88006.1      0.02       0.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88008.5      0.02       0.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88013.0      0.02       0.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88013.5      0.02       0.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88021.3      0.02       0.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88022.1      0.02       0.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88026.8      0.02       0.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88033.8      0.02       0.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88036.4      0.02       0.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88036.4      0.02       0.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88039.3      0.02       0.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88040.1      0.02       0.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88040.1      0.02       0.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:00   88040.9      0.02       0.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88042.5      0.02       0.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88044.7      0.02       0.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88046.0      0.02       0.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88050.3      0.02       0.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88059.0      0.02       0.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88060.4      0.02       0.7       0.0 path/genblk1[4].path/path/add_out_reg[39]/D
    0:02:01   88062.2      0.02       0.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88062.8      0.02       0.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88063.0      0.02       0.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01   88068.6      0.02       0.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88068.9      0.02       0.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88070.7      0.02       0.7       0.0                          
    0:02:01   88079.8      0.02       0.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88080.8      0.02       0.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88080.6      0.02       0.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88083.8      0.02       0.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88085.1      0.02       0.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02   88086.2      0.02       0.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:02   88094.9      0.02       0.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88097.3      0.02       0.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88101.9      0.02       0.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88105.1      0.02       0.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88105.6      0.02       0.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:03   88105.6      0.02       0.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88114.4      0.02       0.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:03   88119.4      0.02       0.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88119.4      0.02       0.5       0.0 path/genblk1[4].path/path/add_out_reg[39]/D
    0:02:03   88125.0      0.02       0.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:03   88131.4      0.02       0.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88136.4      0.02       0.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:03   88140.7      0.02       0.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88141.2      0.02       0.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88142.6      0.02       0.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:04   88142.6      0.02       0.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88144.4      0.02       0.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04   88148.4      0.02       0.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88148.9      0.02       0.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88149.7      0.02       0.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04   88150.8      0.02       0.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88151.6      0.02       0.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88155.9      0.02       0.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88157.5      0.02       0.4       0.0 path/genblk1[4].path/path/add_out_reg[39]/D
    0:02:04   88159.6      0.02       0.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88159.6      0.02       0.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88162.5      0.02       0.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88162.2      0.02       0.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88163.6      0.02       0.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88163.8      0.02       0.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88166.2      0.02       0.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88166.2      0.02       0.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88166.8      0.02       0.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88167.3      0.02       0.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88168.1      0.02       0.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:06   88168.4      0.02       0.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88172.1      0.02       0.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88174.2      0.02       0.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88174.2      0.02       0.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88175.0      0.02       0.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88182.2      0.02       0.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:07   88183.0      0.02       0.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:07   88189.1      0.01       0.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07   88191.2      0.01       0.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:07   88193.6      0.01       0.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:07   88194.4      0.01       0.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:07   88200.0      0.01       0.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:07   88201.1      0.01       0.4       0.0 path/genblk1[4].path/path/add_out_reg[39]/D
    0:02:07   88201.6      0.01       0.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:08   88203.2      0.01       0.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:08   88204.0      0.01       0.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:08   88204.8      0.01       0.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:08   88206.4      0.01       0.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:08   88208.0      0.01       0.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:08   88210.1      0.01       0.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:08   88212.5      0.01       0.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:08   88213.6      0.01       0.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:09   88214.9      0.01       0.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:09   88221.8      0.01       0.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09   88225.5      0.01       0.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:09   88226.3      0.01       0.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:09   88227.7      0.01       0.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:09   88228.2      0.01       0.3       0.0 path/genblk1[4].path/path/add_out_reg[39]/D
    0:02:09   88236.5      0.01       0.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:09   88237.3      0.01       0.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:09   88239.4      0.01       0.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:09   88240.7      0.01       0.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09   88244.2      0.01       0.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09   88248.7      0.01       0.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:09   88249.5      0.01       0.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09   88252.7      0.01       0.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:10   88257.7      0.01       0.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:10   88262.8      0.01       0.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:10   88267.6      0.01       0.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10   88272.1      0.01       0.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:10   88276.1      0.01       0.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:10   88279.0      0.01       0.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10   88281.4      0.01       0.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:10   88282.2      0.01       0.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:10   88284.6      0.01       0.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:10   88287.0      0.01       0.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:10   88290.5      0.01       0.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:10   88297.1      0.01       0.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11   88299.2      0.01       0.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11   88300.0      0.01       0.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:11   88299.5      0.01       0.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:11   88302.7      0.01       0.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11   88305.9      0.01       0.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:11   88309.1      0.01       0.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:11   88310.4      0.01       0.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:11   88313.1      0.01       0.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:11   88315.2      0.01       0.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:11   88316.0      0.01       0.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11   88318.6      0.01       0.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:11   88320.0      0.01       0.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11   88319.7      0.01       0.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:12   88325.3      0.00       0.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:12   88332.2      0.00       0.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:12   88334.6      0.00       0.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:12   88339.4      0.00       0.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:12   88343.4      0.00       0.1       0.0 path/genblk1[7].path/path/add_out_reg[39]/D
    0:02:12   88347.4      0.00       0.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12   88349.2      0.00       0.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:12   88351.1      0.00       0.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12   88353.0      0.00       0.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12   88353.8      0.00       0.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:12   88354.6      0.00       0.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12   88355.6      0.00       0.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:12   88355.6      0.00       0.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:12   88356.4      0.00       0.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12   88357.8      0.00       0.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:13   88357.0      0.00       0.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:13   88357.5      0.00       0.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:13   88358.3      0.00       0.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:13   88358.5      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_12_12_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 9391 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 06:26:18 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_12_12_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              44123.016301
Buf/Inv area:                     5593.714028
Noncombinational area:           44235.532488
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 88358.548789
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 06:26:23 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_12_12_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  21.2287 mW   (92%)
  Net Switching Power  =   1.7872 mW    (8%)
                         ---------
Total Dynamic Power    =  23.0159 mW  (100%)

Cell Leakage Power     =   1.7286 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.0139e+04          228.9921        7.3666e+05        2.1104e+04  (  85.29%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.0899e+03        1.5582e+03        9.9193e+05        3.6400e+03  (  14.71%)
--------------------------------------------------------------------------------------------------
Total          2.1229e+04 uW     1.7872e+03 uW     1.7286e+06 nW     2.4744e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 06:26:23 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[6].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[6].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_12_12_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[6].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[7]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[6].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[7]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[6].path/Mat_a_Mem/Mem/data_out_tri[7]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[6].path/Mat_a_Mem/Mem/data_out[7] (memory_b20_SIZE12_LOGSIZE4_12)
                                                          0.00       0.22 f
  path/genblk1[6].path/Mat_a_Mem/data_out[7] (seqMemory_b20_SIZE12_12)
                                                          0.00       0.22 f
  path/genblk1[6].path/path/in0[7] (mac_b20_g1_6)         0.00       0.22 f
  path/genblk1[6].path/path/mult_21/a[7] (mac_b20_g1_6_DW_mult_tc_1)
                                                          0.00       0.22 f
  path/genblk1[6].path/path/mult_21/U1251/Z (XOR2_X1)     0.08       0.29 f
  path/genblk1[6].path/path/mult_21/U1128/ZN (NAND2_X1)
                                                          0.04       0.33 r
  path/genblk1[6].path/path/mult_21/U1046/Z (BUF_X1)      0.04       0.37 r
  path/genblk1[6].path/path/mult_21/U1896/ZN (OAI22_X1)
                                                          0.04       0.40 f
  path/genblk1[6].path/path/mult_21/U427/CO (FA_X1)       0.11       0.51 f
  path/genblk1[6].path/path/mult_21/U1157/ZN (NAND2_X1)
                                                          0.03       0.55 r
  path/genblk1[6].path/path/mult_21/U1160/ZN (NAND3_X1)
                                                          0.04       0.58 f
  path/genblk1[6].path/path/mult_21/U413/S (FA_X1)        0.13       0.72 r
  path/genblk1[6].path/path/mult_21/U412/S (FA_X1)        0.12       0.83 f
  path/genblk1[6].path/path/mult_21/U1237/ZN (NOR2_X1)
                                                          0.04       0.88 r
  path/genblk1[6].path/path/mult_21/U1674/ZN (OAI21_X1)
                                                          0.03       0.91 f
  path/genblk1[6].path/path/mult_21/U1762/ZN (AOI21_X1)
                                                          0.04       0.95 r
  path/genblk1[6].path/path/mult_21/U1729/ZN (OAI21_X1)
                                                          0.04       0.99 f
  path/genblk1[6].path/path/mult_21/U1277/ZN (AOI21_X1)
                                                          0.04       1.03 r
  path/genblk1[6].path/path/mult_21/U1870/ZN (OAI21_X1)
                                                          0.03       1.06 f
  path/genblk1[6].path/path/mult_21/U1278/ZN (AOI21_X1)
                                                          0.04       1.10 r
  path/genblk1[6].path/path/mult_21/U1869/ZN (OAI21_X1)
                                                          0.03       1.14 f
  path/genblk1[6].path/path/mult_21/U1843/ZN (AOI21_X1)
                                                          0.04       1.18 r
  path/genblk1[6].path/path/mult_21/U1923/ZN (OAI21_X1)
                                                          0.03       1.21 f
  path/genblk1[6].path/path/mult_21/U1268/ZN (AOI21_X1)
                                                          0.04       1.25 r
  path/genblk1[6].path/path/mult_21/U1842/ZN (OAI21_X1)
                                                          0.03       1.28 f
  path/genblk1[6].path/path/mult_21/U1243/ZN (AOI21_X1)
                                                          0.04       1.33 r
  path/genblk1[6].path/path/mult_21/U1915/ZN (OAI21_X1)
                                                          0.03       1.36 f
  path/genblk1[6].path/path/mult_21/U1917/ZN (AOI21_X1)
                                                          0.04       1.40 r
  path/genblk1[6].path/path/mult_21/U1922/ZN (OAI21_X1)
                                                          0.03       1.43 f
  path/genblk1[6].path/path/mult_21/U1921/ZN (AOI21_X1)
                                                          0.04       1.48 r
  path/genblk1[6].path/path/mult_21/U1916/ZN (INV_X1)     0.03       1.50 f
  path/genblk1[6].path/path/mult_21/U1193/ZN (NAND2_X1)
                                                          0.04       1.54 r
  path/genblk1[6].path/path/mult_21/U1195/ZN (NAND3_X1)
                                                          0.04       1.58 f
  path/genblk1[6].path/path/mult_21/U1208/ZN (NAND2_X1)
                                                          0.03       1.61 r
  path/genblk1[6].path/path/mult_21/U1210/ZN (NAND3_X1)
                                                          0.05       1.66 f
  path/genblk1[6].path/path/mult_21/U1049/ZN (NAND2_X1)
                                                          0.04       1.70 r
  path/genblk1[6].path/path/mult_21/U1596/ZN (NAND3_X1)
                                                          0.03       1.73 f
  path/genblk1[6].path/path/mult_21/U1598/ZN (NAND2_X1)
                                                          0.03       1.76 r
  path/genblk1[6].path/path/mult_21/U1600/ZN (NAND3_X1)
                                                          0.04       1.80 f
  path/genblk1[6].path/path/mult_21/U1605/ZN (NAND2_X1)
                                                          0.04       1.84 r
  path/genblk1[6].path/path/mult_21/U1601/ZN (NAND3_X1)
                                                          0.04       1.87 f
  path/genblk1[6].path/path/mult_21/U1612/ZN (NAND2_X1)
                                                          0.04       1.91 r
  path/genblk1[6].path/path/mult_21/U1608/ZN (NAND3_X1)
                                                          0.04       1.95 f
  path/genblk1[6].path/path/mult_21/U981/ZN (NAND2_X1)
                                                          0.03       1.98 r
  path/genblk1[6].path/path/mult_21/U1130/ZN (NAND3_X1)
                                                          0.04       2.02 f
  path/genblk1[6].path/path/mult_21/U1214/ZN (NAND2_X1)
                                                          0.03       2.05 r
  path/genblk1[6].path/path/mult_21/U1135/ZN (NAND3_X1)
                                                          0.04       2.09 f
  path/genblk1[6].path/path/mult_21/U1229/ZN (NAND2_X1)
                                                          0.04       2.13 r
  path/genblk1[6].path/path/mult_21/U1230/ZN (NAND3_X1)
                                                          0.04       2.17 f
  path/genblk1[6].path/path/mult_21/U1232/ZN (NAND2_X1)
                                                          0.03       2.19 r
  path/genblk1[6].path/path/mult_21/U1189/ZN (AND3_X1)
                                                          0.05       2.24 r
  path/genblk1[6].path/path/mult_21/product[39] (mac_b20_g1_6_DW_mult_tc_1)
                                                          0.00       2.24 r
  path/genblk1[6].path/path/genblk1.add_in_reg[39]/D (DFF_X2)
                                                          0.01       2.25 r
  data arrival time                                                  2.25

  clock clk (rise edge)                                   2.28       2.28
  clock network delay (ideal)                             0.00       2.28
  path/genblk1[6].path/path/genblk1.add_in_reg[39]/CK (DFF_X2)
                                                          0.00       2.28 r
  library setup time                                     -0.03       2.25
  data required time                                                 2.25
  --------------------------------------------------------------------------
  data required time                                                 2.25
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 11 nets to module multipath_k12_p12_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
