{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1675376727109 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "md5-cracker EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"md5-cracker\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1675376727391 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1675376727407 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1675376727407 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1675376727971 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1675376727987 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1675376728680 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1675376728680 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1675376728680 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjaro/projects/md5-cracker/" { { 0 { 0 ""} 0 87673 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1675376728727 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjaro/projects/md5-cracker/" { { 0 { 0 ""} 0 87674 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1675376728727 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjaro/projects/md5-cracker/" { { 0 { 0 ""} 0 87675 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1675376728727 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1675376728727 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1675376728822 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "RST_SYNC " "Entity RST_SYNC" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_registers \{*RST_SYNC:*\|meta_reg\}\]  " "set_false_path -to \[get_registers \{*RST_SYNC:*\|meta_reg\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675376731712 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1675376731712 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1675376731712 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "md5-cracker.sdc " "Synopsys Design Constraints File file not found: 'md5-cracker.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1675376731918 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1675376731918 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1675376732404 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1675376734374 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CRACKER:cracker_i\|init " "Destination node CRACKER:cracker_i\|init" {  } { { "cracker.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/cracker.vhd" 103 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|init } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjaro/projects/md5-cracker/" { { 0 { 0 ""} 0 1578 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675376734374 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CRACKER:cracker_i\|md5t_clk " "Destination node CRACKER:cracker_i\|md5t_clk" {  } { { "cracker.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/cracker.vhd" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|md5t_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjaro/projects/md5-cracker/" { { 0 { 0 ""} 0 1576 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675376734374 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1675376734374 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "top_uart2wb.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/top_uart2wb.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjaro/projects/md5-cracker/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1675376734374 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CRACKER:cracker_i\|md5t_clk  " "Automatically promoted node CRACKER:cracker_i\|md5t_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1675376734374 ""}  } { { "cracker.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/cracker.vhd" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|md5t_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjaro/projects/md5-cracker/" { { 0 { 0 ""} 0 1576 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1675376734374 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST_SYNC:rst_sync_i\|reset_reg  " "Automatically promoted node RST_SYNC:rst_sync_i\|reset_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1675376734374 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART2WBM:uart2wbm_i\|UART:uart_i\|UART_TX:uart_tx_i\|UART_TXD " "Destination node UART2WBM:uart2wbm_i\|UART:uart_i\|UART_TX:uart_tx_i\|UART_TXD" {  } { { "uart-for-fpga/rtl/comp/uart_tx.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart-for-fpga/rtl/comp/uart_tx.vhd" 23 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|UART_TXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjaro/projects/md5-cracker/" { { 0 { 0 ""} 0 1634 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675376734374 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CRACKER:cracker_i\|init " "Destination node CRACKER:cracker_i\|init" {  } { { "cracker.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/cracker.vhd" 103 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|init } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjaro/projects/md5-cracker/" { { 0 { 0 ""} 0 1578 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675376734374 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CRACKER:cracker_i\|done " "Destination node CRACKER:cracker_i\|done" {  } { { "cracker.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/cracker.vhd" 103 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjaro/projects/md5-cracker/" { { 0 { 0 ""} 0 1577 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675376734374 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART2WBM:uart2wbm_i\|UART:uart_i\|UART_RX:uart_rx_i\|DOUT_VLD " "Destination node UART2WBM:uart2wbm_i\|UART:uart_i\|UART_RX:uart_rx_i\|DOUT_VLD" {  } { { "uart-for-fpga/rtl/comp/uart_rx.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart-for-fpga/rtl/comp/uart_rx.vhd" 26 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART2WBM:uart2wbm_i|UART:uart_i|UART_RX:uart_rx_i|DOUT_VLD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjaro/projects/md5-cracker/" { { 0 { 0 ""} 0 1665 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675376734374 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART2WBM:uart2wbm_i\|UART:uart_i\|UART_TX:uart_tx_i\|tx_pstate.databits " "Destination node UART2WBM:uart2wbm_i\|UART:uart_i\|UART_TX:uart_tx_i\|tx_pstate.databits" {  } { { "uart-for-fpga/rtl/comp/uart_tx.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart-for-fpga/rtl/comp/uart_tx.vhd" 43 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_pstate.databits } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjaro/projects/md5-cracker/" { { 0 { 0 ""} 0 1639 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675376734374 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART2WBM:uart2wbm_i\|UART:uart_i\|UART_TX:uart_tx_i\|tx_bit_count\[1\] " "Destination node UART2WBM:uart2wbm_i\|UART:uart_i\|UART_TX:uart_tx_i\|tx_bit_count\[1\]" {  } { { "uart-for-fpga/rtl/comp/uart_tx.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart-for-fpga/rtl/comp/uart_tx.vhd" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_bit_count[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjaro/projects/md5-cracker/" { { 0 { 0 ""} 0 1623 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675376734374 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART2WBM:uart2wbm_i\|fsm_pstate.request " "Destination node UART2WBM:uart2wbm_i\|fsm_pstate.request" {  } { { "uart2wbm.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart2wbm.vhd" 41 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART2WBM:uart2wbm_i|fsm_pstate.request } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjaro/projects/md5-cracker/" { { 0 { 0 ""} 0 1786 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675376734374 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART2WBM:uart2wbm_i\|UART:uart_i\|UART_TX:uart_tx_i\|tx_pstate.txsync " "Destination node UART2WBM:uart2wbm_i\|UART:uart_i\|UART_TX:uart_tx_i\|tx_pstate.txsync" {  } { { "uart-for-fpga/rtl/comp/uart_tx.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart-for-fpga/rtl/comp/uart_tx.vhd" 43 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART2WBM:uart2wbm_i|UART:uart_i|UART_TX:uart_tx_i|tx_pstate.txsync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjaro/projects/md5-cracker/" { { 0 { 0 ""} 0 1637 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675376734374 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART2WBM:uart2wbm_i\|fsm_pstate.din0 " "Destination node UART2WBM:uart2wbm_i\|fsm_pstate.din0" {  } { { "uart2wbm.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart2wbm.vhd" 41 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART2WBM:uart2wbm_i|fsm_pstate.din0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjaro/projects/md5-cracker/" { { 0 { 0 ""} 0 1789 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675376734374 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART2WBM:uart2wbm_i\|fsm_pstate.response " "Destination node UART2WBM:uart2wbm_i\|fsm_pstate.response" {  } { { "uart2wbm.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/uart2wbm.vhd" 41 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART2WBM:uart2wbm_i|fsm_pstate.response } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjaro/projects/md5-cracker/" { { 0 { 0 ""} 0 1788 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675376734374 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1675376734374 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1675376734374 ""}  } { { "common/rst_sync.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/common/rst_sync.vhd" 27 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RST_SYNC:rst_sync_i\|reset_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST_SYNC:rst_sync_i|reset_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjaro/projects/md5-cracker/" { { 0 { 0 ""} 0 1803 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1675376734374 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage2:\\GEN2:1:U2\|altshift_taps:din_out_rtl_0\|shift_taps_9jm:auto_generated\|dffe4  " "Automatically promoted node CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage2:\\GEN2:1:U2\|altshift_taps:din_out_rtl_0\|shift_taps_9jm:auto_generated\|dffe4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1675376734374 ""}  } { { "db/shift_taps_9jm.tdf" "" { Text "C:/Users/tjaro/projects/md5-cracker/db/shift_taps_9jm.tdf" 38 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|MD5_test:md5_test_inst|md5_core:\HASHGEN:0:U3|md5_stage2:\GEN2:1:U2|altshift_taps:din_out_rtl_0|shift_taps_9jm:auto_generated|dffe4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjaro/projects/md5-cracker/" { { 0 { 0 ""} 0 29535 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1675376734374 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1675376737735 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1675376737782 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1675376737782 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1675376737830 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1675376737908 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1675376737939 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1675376737939 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1675376737986 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1675376740046 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1675376740108 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1675376740108 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675376740755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1675376744846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:39 " "Fitter placement preparation operations ending: elapsed time is 00:00:39" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675376783414 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1675376783681 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1675377031549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:04:08 " "Fitter placement operations ending: elapsed time is 00:04:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675377031549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1675377036434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "50 " "Router estimated average interconnect usage is 50% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "76 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 76% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/Users/tjaro/projects/md5-cracker/" { { 1 { 0 "Router estimated peak interconnect usage is 76% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 76% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1675377058825 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1675377058825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_INVOKED" "regional routing congestion " "Fitter routing phase terminated due to predicted failure from regional routing congestion" { { "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_OVERUSED_WIRE_COUNT" "3495 " "Routing phase ended with 3495 interconnect resources used by multiple signals" {  } {  } 0 170132 "Routing phase ended with %1!d! interconnect resources used by multiple signals" 0 0 "Quartus II" 0 -1 1675377094288 ""} { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "87 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 87% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/Users/tjaro/projects/md5-cracker/" { { 1 { 0 "Router estimated peak interconnect usage is 87% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 87% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1675377094288 ""} { "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_FITTING_LIKELIHOOD" "low " "The likelihood of this design fitting with aggressive routability optimizations is low" {  } {  } 0 170133 "The likelihood of this design fitting with aggressive routability optimizations is %1!s!" 0 0 "Quartus II" 0 -1 1675377094288 ""}  } {  } 0 170131 "Fitter routing phase terminated due to predicted failure from %1!s!" 0 0 "Fitter" 0 -1 1675377094288 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:57 " "Fitter routing operations ending: elapsed time is 00:00:57" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675377094712 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" {  } { { "c:/altera/13.0sp1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/tjaro/projects/md5-cracker/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1675377094728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1675377094728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_MODIFIED_FOR_RETRY_LOOP" "" "The Fitter will not skip routability optimizations in all subsequent fit attempts" {  } {  } 0 170197 "The Fitter will not skip routability optimizations in all subsequent fit attempts" 0 0 "Fitter" 0 -1 1675377096220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1675377096220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:38 " "Fitter placement preparation operations ending: elapsed time is 00:00:38" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675377133825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1675377134014 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1675377955294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:13:41 " "Fitter placement operations ending: elapsed time is 00:13:41" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675377955294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1675377959697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "41 " "Router estimated average interconnect usage is 41% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "58 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/Users/tjaro/projects/md5-cracker/" { { 1 { 0 "Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1675377985061 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1675377985061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:04:26 " "Fitter routing operations ending: elapsed time is 00:04:26" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675378227324 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" { { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_UNROUTED_SIGNALS" "15 " "Failed to route the following 15 signal(s)" { { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:1:U3\|md5_stage4:\\GEN4:8:U3\|cvout\[64\] " "Signal \"CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:1:U3\|md5_stage4:\\GEN4:8:U3\|cvout\[64\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|MD5_test:md5_test_inst|md5_core:\HASHGEN:1:U3|md5_stage4:\GEN4:8:U3|cvout[64] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:1:U3\|md5_stage4:\\GEN4:8:U3\|cvout\[64\]" } } } } { "md5_core_v9_0.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/md5_core_v9_0.vhd" 322 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675378227388 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:1:U3\|md5_stage4:\\GEN4:7:U3\|cvout\[50\] " "Signal \"CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:1:U3\|md5_stage4:\\GEN4:7:U3\|cvout\[50\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|MD5_test:md5_test_inst|md5_core:\HASHGEN:1:U3|md5_stage4:\GEN4:7:U3|cvout[50] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:1:U3\|md5_stage4:\\GEN4:7:U3\|cvout\[50\]" } } } } { "md5_core_v9_0.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/md5_core_v9_0.vhd" 322 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675378227388 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage2:\\GEN2:7:U2\|cvout\[79\] " "Signal \"CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage2:\\GEN2:7:U2\|cvout\[79\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|MD5_test:md5_test_inst|md5_core:\HASHGEN:0:U3|md5_stage2:\GEN2:7:U2|cvout[79] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage2:\\GEN2:7:U2\|cvout\[79\]" } } } } { "md5_core_v9_0.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/md5_core_v9_0.vhd" 159 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675378227388 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage2:\\GEN2:7:U2\|cvout\[40\] " "Signal \"CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage2:\\GEN2:7:U2\|cvout\[40\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|MD5_test:md5_test_inst|md5_core:\HASHGEN:0:U3|md5_stage2:\GEN2:7:U2|cvout[40] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage2:\\GEN2:7:U2\|cvout\[40\]" } } } } { "md5_core_v9_0.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/md5_core_v9_0.vhd" 159 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675378227388 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage2:\\GEN2:7:U2\|cvout\[49\] " "Signal \"CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage2:\\GEN2:7:U2\|cvout\[49\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|MD5_test:md5_test_inst|md5_core:\HASHGEN:0:U3|md5_stage2:\GEN2:7:U2|cvout[49] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage2:\\GEN2:7:U2\|cvout\[49\]" } } } } { "md5_core_v9_0.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/md5_core_v9_0.vhd" 159 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675378227388 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage2:\\GEN2:2:U2\|cvout\[11\] " "Signal \"CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage2:\\GEN2:2:U2\|cvout\[11\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|MD5_test:md5_test_inst|md5_core:\HASHGEN:0:U3|md5_stage2:\GEN2:2:U2|cvout[11] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage2:\\GEN2:2:U2\|cvout\[11\]" } } } } { "md5_core_v9_0.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/md5_core_v9_0.vhd" 159 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675378227388 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:2:U3\|md5_stage2:\\GEN2:1:U2\|cvout\[9\] " "Signal \"CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:2:U3\|md5_stage2:\\GEN2:1:U2\|cvout\[9\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|MD5_test:md5_test_inst|md5_core:\HASHGEN:2:U3|md5_stage2:\GEN2:1:U2|cvout[9] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:2:U3\|md5_stage2:\\GEN2:1:U2\|cvout\[9\]" } } } } { "md5_core_v9_0.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/md5_core_v9_0.vhd" 159 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675378227388 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:1:U3\|md5_stage2:\\GEN2:0:U2\|Add0~36 " "Signal \"CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:1:U3\|md5_stage2:\\GEN2:0:U2\|Add0~36\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|MD5_test:md5_test_inst|md5_core:\HASHGEN:1:U3|md5_stage2:\GEN2:0:U2|Add0~36 } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:1:U3\|md5_stage2:\\GEN2:0:U2\|Add0~36" } } } } { "md5_core_v9_0.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/md5_core_v9_0.vhd" 172 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675378227388 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:1:U3\|md5_stage2:\\GEN2:0:U2\|Add0~54 " "Signal \"CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:1:U3\|md5_stage2:\\GEN2:0:U2\|Add0~54\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|MD5_test:md5_test_inst|md5_core:\HASHGEN:1:U3|md5_stage2:\GEN2:0:U2|Add0~54 } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:1:U3\|md5_stage2:\\GEN2:0:U2\|Add0~54" } } } } { "md5_core_v9_0.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/md5_core_v9_0.vhd" 172 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675378227388 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:1:U3\|md5_stage2:\\GEN2:0:U2\|Add0~56 " "Signal \"CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:1:U3\|md5_stage2:\\GEN2:0:U2\|Add0~56\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|MD5_test:md5_test_inst|md5_core:\HASHGEN:1:U3|md5_stage2:\GEN2:0:U2|Add0~56 } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:1:U3\|md5_stage2:\\GEN2:0:U2\|Add0~56" } } } } { "md5_core_v9_0.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/md5_core_v9_0.vhd" 172 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675378227388 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:1:U3\|md5_stage2:\\GEN2:0:U2\|Add0~58 " "Signal \"CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:1:U3\|md5_stage2:\\GEN2:0:U2\|Add0~58\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|MD5_test:md5_test_inst|md5_core:\HASHGEN:1:U3|md5_stage2:\GEN2:0:U2|Add0~58 } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:1:U3\|md5_stage2:\\GEN2:0:U2\|Add0~58" } } } } { "md5_core_v9_0.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/md5_core_v9_0.vhd" 172 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675378227388 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage3:\\GEN3:3:U3\|altshift_taps:din_out_rtl_0\|shift_taps_rim:auto_generated\|altsyncram_c3b1:altsyncram2\|ram_block5a83 " "Signal \"CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage3:\\GEN3:3:U3\|altshift_taps:din_out_rtl_0\|shift_taps_rim:auto_generated\|altsyncram_c3b1:altsyncram2\|ram_block5a83\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|MD5_test:md5_test_inst|md5_core:\HASHGEN:0:U3|md5_stage3:\GEN3:3:U3|altshift_taps:din_out_rtl_0|shift_taps_rim:auto_generated|altsyncram_c3b1:altsyncram2|ram_block5a83 } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage3:\\GEN3:3:U3\|altshift_taps:din_out_rtl_0\|shift_taps_rim:auto_generated\|altsyncram_c3b1:altsyncram2\|ram_block5a83" } } } } { "db/altsyncram_c3b1.tdf" "" { Text "C:/Users/tjaro/projects/md5-cracker/db/altsyncram_c3b1.tdf" 2529 2 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675378227388 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage3:\\GEN3:3:U3\|altshift_taps:din_out_rtl_0\|shift_taps_rim:auto_generated\|altsyncram_c3b1:altsyncram2\|ram_block5a84 " "Signal \"CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage3:\\GEN3:3:U3\|altshift_taps:din_out_rtl_0\|shift_taps_rim:auto_generated\|altsyncram_c3b1:altsyncram2\|ram_block5a84\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|MD5_test:md5_test_inst|md5_core:\HASHGEN:0:U3|md5_stage3:\GEN3:3:U3|altshift_taps:din_out_rtl_0|shift_taps_rim:auto_generated|altsyncram_c3b1:altsyncram2|ram_block5a84 } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage3:\\GEN3:3:U3\|altshift_taps:din_out_rtl_0\|shift_taps_rim:auto_generated\|altsyncram_c3b1:altsyncram2\|ram_block5a84" } } } } { "db/altsyncram_c3b1.tdf" "" { Text "C:/Users/tjaro/projects/md5-cracker/db/altsyncram_c3b1.tdf" 2559 2 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675378227388 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage2:\\GEN2:7:U2\|cvout\[51\] " "Signal \"CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage2:\\GEN2:7:U2\|cvout\[51\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|MD5_test:md5_test_inst|md5_core:\HASHGEN:0:U3|md5_stage2:\GEN2:7:U2|cvout[51] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage2:\\GEN2:7:U2\|cvout\[51\]" } } } } { "md5_core_v9_0.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/md5_core_v9_0.vhd" 159 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675378227388 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage2:\\GEN2:6:U2\|cvout\[34\] " "Signal \"CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage2:\\GEN2:6:U2\|cvout\[34\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|MD5_test:md5_test_inst|md5_core:\HASHGEN:0:U3|md5_stage2:\GEN2:6:U2|cvout[34] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage2:\\GEN2:6:U2\|cvout\[34\]" } } } } { "md5_core_v9_0.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/md5_core_v9_0.vhd" 159 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675378227388 ""}  } {  } 0 170138 "Failed to route the following %1!d! signal(s)" 0 0 "Quartus II" 0 -1 1675378227388 ""} { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_OVERUSED_ROUTING_RESOURCES" "12 " "Cannot fit design in device -- following 12 routing resource(s) needed by more than one signal during the last fitting attempt" { { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X4_Y29, I6) " "Routing resource LAB Block interconnect (X4_Y29, I6)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1675378227388 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X30_Y18, I33) " "Routing resource LAB Block interconnect (X30_Y18, I33)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1675378227388 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X40_Y6, I29) " "Routing resource LAB Block interconnect (X40_Y6, I29)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1675378227388 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X43_Y24, I1) " "Routing resource LAB Block interconnect (X43_Y24, I1)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1675378227388 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X43_Y24, I28) " "Routing resource LAB Block interconnect (X43_Y24, I28)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1675378227388 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X48_Y24, I19) " "Routing resource LAB Block interconnect (X48_Y24, I19)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1675378227388 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Input (X4_Y29, I28) " "Routing resource LAB Input (X4_Y29, I28)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1675378227388 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Input (X30_Y18, I45) " "Routing resource LAB Input (X30_Y18, I45)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1675378227388 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Input (X30_Y18, I49) " "Routing resource LAB Input (X30_Y18, I49)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1675378227388 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Input (X43_Y24, I14) " "Routing resource LAB Input (X43_Y24, I14)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1675378227388 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Input (X43_Y24, I41) " "Routing resource LAB Input (X43_Y24, I41)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1675378227388 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Input (X43_Y24, I60) " "Routing resource LAB Input (X43_Y24, I60)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1675378227388 ""}  } {  } 0 170140 "Cannot fit design in device -- following %1!d! routing resource(s) needed by more than one signal during the last fitting attempt" 0 0 "Quartus II" 0 -1 1675378227388 ""}  } { { "c:/altera/13.0sp1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/tjaro/projects/md5-cracker/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1675378227388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1675378227388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1675378229416 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1675378527120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:04:58 " "Fitter placement operations ending: elapsed time is 00:04:58" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675378527120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1675378531662 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:38 " "Fitter placement preparation operations ending: elapsed time is 00:00:38" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675378569403 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1675378569607 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1675381351420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:46:22 " "Fitter placement operations ending: elapsed time is 00:46:22" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675381351420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1675381355915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "40 " "Router estimated average interconnect usage is 40% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "53 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 53% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/Users/tjaro/projects/md5-cracker/" { { 1 { 0 "Router estimated peak interconnect usage is 53% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 53% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1675381382546 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1675381382546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:05:52 " "Fitter routing operations ending: elapsed time is 00:05:52" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675381709073 ""}
{ "Error" "EFITAPI_FITAPI_ERROR_VPR_FAILED_FINAL_ROUTING_MESSAGE" "" "Final fitting attempt was unsuccessful" { { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_UNROUTED_SIGNALS" "16 " "Failed to route the following 16 signal(s)" { { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage3:\\GEN3:15:U3\|cvout\[86\] " "Signal \"CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage3:\\GEN3:15:U3\|cvout\[86\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|MD5_test:md5_test_inst|md5_core:\HASHGEN:0:U3|md5_stage3:\GEN3:15:U3|cvout[86] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage3:\\GEN3:15:U3\|cvout\[86\]" } } } } { "md5_core_v9_0.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/md5_core_v9_0.vhd" 241 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675381709120 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage3:\\GEN3:15:U3\|Add5~0 " "Signal \"CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage3:\\GEN3:15:U3\|Add5~0\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|MD5_test:md5_test_inst|md5_core:\HASHGEN:0:U3|md5_stage3:\GEN3:15:U3|Add5~0 } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage3:\\GEN3:15:U3\|Add5~0" } } } } { "md5_core_v9_0.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/md5_core_v9_0.vhd" 254 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675381709120 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage3:\\GEN3:14:U3\|cvout\[87\] " "Signal \"CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage3:\\GEN3:14:U3\|cvout\[87\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|MD5_test:md5_test_inst|md5_core:\HASHGEN:0:U3|md5_stage3:\GEN3:14:U3|cvout[87] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage3:\\GEN3:14:U3\|cvout\[87\]" } } } } { "md5_core_v9_0.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/md5_core_v9_0.vhd" 241 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675381709120 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage3:\\GEN3:8:U3\|cvout\[32\] " "Signal \"CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage3:\\GEN3:8:U3\|cvout\[32\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|MD5_test:md5_test_inst|md5_core:\HASHGEN:0:U3|md5_stage3:\GEN3:8:U3|cvout[32] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage3:\\GEN3:8:U3\|cvout\[32\]" } } } } { "md5_core_v9_0.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/md5_core_v9_0.vhd" 241 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675381709120 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:15:U1\|cvout\[65\] " "Signal \"CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:15:U1\|cvout\[65\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|MD5_test:md5_test_inst|md5_core:\HASHGEN:0:U3|md5_stage1:\GEN1:15:U1|cvout[65] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:15:U1\|cvout\[65\]" } } } } { "md5_core_v9_0.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/md5_core_v9_0.vhd" 73 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675381709120 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:8:U1\|cvout\[91\] " "Signal \"CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:8:U1\|cvout\[91\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|MD5_test:md5_test_inst|md5_core:\HASHGEN:0:U3|md5_stage1:\GEN1:8:U1|cvout[91] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:8:U1\|cvout\[91\]" } } } } { "md5_core_v9_0.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/md5_core_v9_0.vhd" 73 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675381709120 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:6:U1\|cvout\[68\] " "Signal \"CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:6:U1\|cvout\[68\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|MD5_test:md5_test_inst|md5_core:\HASHGEN:0:U3|md5_stage1:\GEN1:6:U1|cvout[68] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:6:U1\|cvout\[68\]" } } } } { "md5_core_v9_0.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/md5_core_v9_0.vhd" 73 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675381709120 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:6:U1\|cvout\[50\] " "Signal \"CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:6:U1\|cvout\[50\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|MD5_test:md5_test_inst|md5_core:\HASHGEN:0:U3|md5_stage1:\GEN1:6:U1|cvout[50] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:6:U1\|cvout\[50\]" } } } } { "md5_core_v9_0.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/md5_core_v9_0.vhd" 73 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675381709120 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:7:U1\|cvout\[71\]~46 " "Signal \"CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:7:U1\|cvout\[71\]~46\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|MD5_test:md5_test_inst|md5_core:\HASHGEN:0:U3|md5_stage1:\GEN1:7:U1|cvout[71]~46 } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:7:U1\|cvout\[71\]~46" } } } } { "md5_core_v9_0.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/md5_core_v9_0.vhd" 73 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675381709120 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:6:U1\|cvout\[83\] " "Signal \"CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:6:U1\|cvout\[83\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|MD5_test:md5_test_inst|md5_core:\HASHGEN:0:U3|md5_stage1:\GEN1:6:U1|cvout[83] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:6:U1\|cvout\[83\]" } } } } { "md5_core_v9_0.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/md5_core_v9_0.vhd" 73 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675381709120 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:6:U1\|cvout\[39\] " "Signal \"CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:6:U1\|cvout\[39\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|MD5_test:md5_test_inst|md5_core:\HASHGEN:0:U3|md5_stage1:\GEN1:6:U1|cvout[39] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:6:U1\|cvout\[39\]" } } } } { "md5_core_v9_0.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/md5_core_v9_0.vhd" 73 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675381709120 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:5:U1\|cvout\[22\] " "Signal \"CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:5:U1\|cvout\[22\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|MD5_test:md5_test_inst|md5_core:\HASHGEN:0:U3|md5_stage1:\GEN1:5:U1|cvout[22] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:5:U1\|cvout\[22\]" } } } } { "md5_core_v9_0.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/md5_core_v9_0.vhd" 73 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675381709120 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:4:U1\|vect_f~20 " "Signal \"CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:4:U1\|vect_f~20\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|MD5_test:md5_test_inst|md5_core:\HASHGEN:0:U3|md5_stage1:\GEN1:4:U1|vect_f~20 } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:4:U1\|vect_f~20" } } } } { "md5_core_v9_0.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/md5_core_v9_0.vhd" 69 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675381709120 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:5:U1\|vect_f~27 " "Signal \"CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:5:U1\|vect_f~27\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|MD5_test:md5_test_inst|md5_core:\HASHGEN:0:U3|md5_stage1:\GEN1:5:U1|vect_f~27 } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:5:U1\|vect_f~27" } } } } { "md5_core_v9_0.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/md5_core_v9_0.vhd" 69 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675381709120 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:3:U1\|vect_f~5 " "Signal \"CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:3:U1\|vect_f~5\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|MD5_test:md5_test_inst|md5_core:\HASHGEN:0:U3|md5_stage1:\GEN1:3:U1|vect_f~5 } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:3:U1\|vect_f~5" } } } } { "md5_core_v9_0.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/md5_core_v9_0.vhd" 69 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675381709120 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:2:U1\|cvout\[7\] " "Signal \"CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:2:U1\|cvout\[7\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CRACKER:cracker_i|MD5_test:md5_test_inst|md5_core:\HASHGEN:0:U3|md5_stage1:\GEN1:2:U1|cvout[7] } "NODE_NAME" } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CRACKER:cracker_i\|MD5_test:md5_test_inst\|md5_core:\\HASHGEN:0:U3\|md5_stage1:\\GEN1:2:U1\|cvout\[7\]" } } } } { "md5_core_v9_0.vhd" "" { Text "C:/Users/tjaro/projects/md5-cracker/md5_core_v9_0.vhd" 73 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675381709120 ""}  } {  } 0 170138 "Failed to route the following %1!d! signal(s)" 0 0 "Quartus II" 0 -1 1675381709120 ""} { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_OVERUSED_ROUTING_RESOURCES" "12 " "Cannot fit design in device -- following 12 routing resource(s) needed by more than one signal during the last fitting attempt" { { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Output (X21_Y5, I100) " "Routing resource LAB Output (X21_Y5, I100)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1675381709120 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "R4 interconnect (X8_Y3, I15) " "Routing resource R4 interconnect (X8_Y3, I15)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1675381709120 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "R4 interconnect (X15_Y6, I25) " "Routing resource R4 interconnect (X15_Y6, I25)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1675381709120 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X5_Y27, I4) " "Routing resource LAB Block interconnect (X5_Y27, I4)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1675381709120 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X11_Y23, I15) " "Routing resource LAB Block interconnect (X11_Y23, I15)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1675381709120 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X11_Y23, I19) " "Routing resource LAB Block interconnect (X11_Y23, I19)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1675381709120 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X20_Y5, I19) " "Routing resource LAB Block interconnect (X20_Y5, I19)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1675381709120 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X21_Y5, I18) " "Routing resource LAB Block interconnect (X21_Y5, I18)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1675381709120 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X21_Y5, I37) " "Routing resource LAB Block interconnect (X21_Y5, I37)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1675381709120 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Input (X5_Y27, I29) " "Routing resource LAB Input (X5_Y27, I29)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1675381709120 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Internal Resource (X21_Y5, I8) " "Routing resource LAB Internal Resource (X21_Y5, I8)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1675381709120 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Internal Resource (X21_Y5, I15) " "Routing resource LAB Internal Resource (X21_Y5, I15)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1675381709120 ""}  } {  } 0 170140 "Cannot fit design in device -- following %1!d! routing resource(s) needed by more than one signal during the last fitting attempt" 0 0 "Quartus II" 0 -1 1675381709120 ""}  } { { "c:/altera/13.0sp1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/tjaro/projects/md5-cracker/" "ROUTE" } }  } 0 170143 "Final fitting attempt was unsuccessful" 0 0 "Fitter" 0 -1 1675381709120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1675381709120 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "116.56 " "Total time spent on timing analysis during the Fitter is 116.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1675381709937 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1675381720892 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1675381720908 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tjaro/projects/md5-cracker/output_files/md5-cracker.fit.smsg " "Generated suppressed messages file C:/Users/tjaro/projects/md5-cracker/output_files/md5-cracker.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1675381723408 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5322 " "Peak virtual memory: 5322 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675381724591 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 03 00:48:44 2023 " "Processing ended: Fri Feb 03 00:48:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675381724591 ""} { "Error" "EQEXE_ELAPSED_TIME" "01:23:19 " "Elapsed time: 01:23:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675381724591 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "01:23:16 " "Total CPU time (on all processors): 01:23:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675381724591 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1675381724591 ""}
