// Copyright (c) Tile-AI Corporation.
// Licensed under the MIT License.

/*!
 * \file verify_parallel_to_pto.cc
 * \brief Read-only input-contract verification for the PTO Parallel
 * vectorize path. Runs on the PTO target only.
 *
 * The pass checks every SIMD_VF block that contains a T.Parallel unit:
 * lanes validity, loop structure/ranges, lane fragment presence and
 * invertibility, per-access patterns (continuous / lane-uniform), the
 * value-expression whitelist, element dtype constraints and region-level
 * rules (no GM access, no mixed hand-written VMI, no threadIdx binding).
 * References are checked against a lexical definition environment:
 * params and buffer data pointers at entry; outer loop vars,
 * thread_extent bindings, flat binds and buffer allocations registered
 * at their statement position and restored on scope exit, so a unit
 * sees exactly what is defined where it appears. The first error
 * terminates compilation with a `[VerifyParallelToPTO]` diagnostic.
 *
 * Pure hand-written VMI regions (no T.Parallel) and SIMT_VF blocks are
 * skipped entirely; a region without T.Parallel does not need the lanes
 * annotation.
 */

#include <tvm/tirx/stmt_functor.h>
#include <tvm/tirx/transform.h>

#include <functional>
#include <set>
#include <sstream>
#include <vector>

#include "../../transform/common/attr.h"
#include "parallel_to_pto_utils.h"

namespace tvm {
namespace tl {

using namespace tirx;
using namespace ffi;
namespace pto_analysis = ::tvm::tl::pto;

namespace {

class VerifyParallelToPTOImpl : public StmtExprVisitor {
public:
  void Verify(const PrimFunc &f) {
    // The definition environment starts at function entry with
    // the params and the buffer data pointers. Every other definition is
    // registered at its lexical position during the traversal below and
    // removed when its scope exits.
    for (const auto &p : f->params) {
      defs_.insert(p.get());
    }
    for (const auto &kv : f->buffer_map) {
      defs_.insert(kv.second->data.get());
    }
    CollectVolatileAllocs(f->body);
    VisitStmt(f->body);
  }

private:
  // Function-level pre-scan for AllocBuffer nodes carrying the
  // tirx.volatile annotation. Presence of the annotation marks the
  // allocation volatile (this fork's codegen semantics:
  // `annotations.count(tirx::attr::kVolatile)`); a False value is NOT
  // interpreted as opt-out. The buffer *data Var* identity is recorded,
  // so any other Buffer view over the same data is covered as well.
  // Lexical visibility of the var stays with the existing definition
  // checks — this set only answers "is this data volatile".
  void CollectVolatileAllocs(const Stmt &body) {
    PostOrderVisit(body, [&](const ObjectRef &n) {
      if (const auto *alloc = n.as<AllocBufferNode>()) {
        if (alloc->annotations.count(tirx::attr::kVolatile)) {
          volatile_allocs_.insert(alloc->buffer->data.get());
        }
      }
    });
  }

private:
  [[noreturn]] void Fail(const std::string &category,
                         const std::string &message) {
    std::ostringstream oss;
    oss << "[VerifyParallelToPTO] " << category << ": " << message;
    // Diagnostics carry the SIMD_VF/Parallel position. The prefix format
    // above is unchanged; the position is appended so existing
    // category/detail matching keeps working.
    if (!unit_context_.empty()) {
      oss << " [at " << unit_context_ << "]";
    }
    LOG(FATAL) << oss.str();
  }

  // Region-level context — failures between/around units report
  // at least the region (and the lane count once it is known).
  void SetRegionContext() {
    std::ostringstream oss;
    oss << "region #" << current_region_;
    if (current_lanes_ > 0) {
      oss << " (lanes " << current_lanes_ << ")";
    }
    unit_context_ = oss.str();
  }

  // ------------------------------------------------------------------
  // Unified unit discovery — same rules as the vectorize pass:
  // sequential units are allowed; each unit is a 1D Parallel or a
  // two-layer adjacent Parallel nest (2D). A third parallel
  // layer, a Parallel under IfThenElse/While, and other unsupported
  // structures are rejected explicitly.
  // ------------------------------------------------------------------
  int64_t ReadLanes(const SBlockNode *block) {
    auto anno = block->annotations.Get("tl.simdvf_lanes");
    if (!anno.has_value()) {
      Fail("lanes", "SIMD_VF block with T.Parallel must carry the "
                    "tl.simdvf_lanes annotation (written by "
                    "T.SimdVF(lanes=...))");
    }
    auto imm = anno.value().try_cast<IntImm>();
    if (!imm.has_value() || imm.value()->dtype != DataType::Int(64)) {
      Fail("lanes", "tl.simdvf_lanes must be an Int64 constant");
    }
    int64_t lanes = imm.value()->value;
    if (lanes != 64 && lanes != 128 && lanes != 256) {
      std::ostringstream oss;
      oss << "T.SimdVF lanes must be one of {64, 128, 256}, got " << lanes;
      Fail("lanes", oss.str());
    }
    return lanes;
  }

  // ------------------------------------------------------------------
  // Region-level checks: everything inside a converting SIMD_VF region
  // must obey the region rules, not just the parallel body.
  // ------------------------------------------------------------------
  class RegionVisitor : public StmtExprVisitor {
  public:
    RegionVisitor(VerifyParallelToPTOImpl *parent) : parent_(parent) {}

    void VisitStmt_(const BufferStoreNode *op) final {
      CheckScope(op->buffer);
      // This fork's base visitor skips BufferStore.predicate
      // (stmt_functor.cc:85); accesses inside it must reach the same
      // admission check (the field sits outside the converting Parallel
      // unit, so the unit-level predicate rule cannot cover it).
      if (op->predicate.defined()) {
        VisitExpr(op->predicate.value());
      }
      StmtExprVisitor::VisitStmt_(op);
    }
    void VisitExpr_(const BufferLoadNode *op) final {
      CheckScope(op->buffer);
      // Same gap for BufferLoad.predicate (expr_functor.cc:36);
      // indices stay with the base visitor.
      if (op->predicate.defined()) {
        VisitExpr(op->predicate.value());
      }
      StmtExprVisitor::VisitExpr_(op);
    }
    void VisitExpr_(const CallNode *op) final {
      if (const auto *op_node = op->op.as<OpNode>()) {
        std::string name = op_node->name;
        if (name.rfind("tl.vmi.", 0) == 0) {
          parent_->Fail(
              "mixing",
              "hand-written tl.vmi.* calls cannot be mixed with T.Parallel "
              "inside a converting SIMD_VF block");
        }
        if (pto_analysis::IsDirectReduceCall(op)) {
          CheckDirectReducePlacement(op);
        }
      }
      StmtExprVisitor::VisitExpr_(op);
    }
    void VisitStmt_(const IfThenElseNode *op) final {
      bool saved = in_control_flow_;
      in_control_flow_ = true;
      StmtExprVisitor::VisitStmt_(op);
      in_control_flow_ = saved;
    }
    void VisitStmt_(const WhileNode *op) final {
      bool saved = in_control_flow_;
      in_control_flow_ = true;
      StmtExprVisitor::VisitStmt_(op);
      in_control_flow_ = saved;
    }
    void VisitStmt_(const AttrStmtNode *op) final {
      if (op->attr_key == tirx::attr::thread_extent) {
        // Name the binding that triggered the rejection: a region can carry
        // several thread_extent scopes and the message must say which one.
        // The prefix says "thread bindings" — this branch also rejects
        // blockIdx bindings, not only threadIdx.
        std::ostringstream oss;
        oss << "thread bindings are not allowed inside a converting "
               "SIMD_VF block (found `thread_extent` on binding `";
        if (const auto *iv = op->node.as<IterVarNode>()) {
          oss << iv->var->name_hint;
        } else {
          oss << op->node;
        }
        oss << "`)";
        parent_->Fail("region", oss.str());
      }
      // The legacy volatile_scope marker declares volatile access
      // semantics this version does not support; reject it under the same
      // rule instead of letting it pass as ordinary metadata. Scope note:
      // only markers *inside a converting region* are covered here — a
      // volatile_scope wrapping a whole SIMD_VF block from outside never
      // reaches this visitor and stays accepted.
      if (op->attr_key == tl::attr::volatile_scope) {
        parent_->Fail("memory access",
                      "volatile_scope attribute inside a converting region "
                      "marks accesses volatile; volatile accesses are not "
                      "supported in the first version");
      }
      // The base visitor only descends into value/body. A
      // PrimExpr held by `node` (metadata) can itself contain buffer
      // accesses (a bare BufferLoad or a composite Add/Cast over one, a
      // view over the same volatile data Var); run the same admission
      // walk over the full expression so those loads reach CheckScope.
      // Non-PrimExpr markers keep the existing contract (the unit-level
      // metadata check rejects containers).
      if (auto ne = op->node.try_cast<ObjectRef>()) {
        if (const auto *pe = ne.value().as<PrimExprNode>()) {
          VisitExpr(GetRef<PrimExpr>(pe));
        }
      }
      StmtExprVisitor::VisitStmt_(op);
    }
    void VisitStmt_(const ForNode *op) final {
      // A For-form thread binding (the public T.thread_binding API
      // constructs exactly this shape) must obey the same region-wide ban
      // as the thread_extent AttrStmt form above — the shared unit scan
      // only rejects wrappers *around* a Parallel, not sibling bindings.
      // This visitor only runs on regions that contain a Parallel, so
      // hand-written VMI regions without one are unaffected. Vectorized
      // sibling loops are intentionally NOT rejected here (out of scope).
      if (op->kind == ForKind::kThreadBinding) {
        std::ostringstream oss;
        oss << "thread bindings are not allowed inside a converting "
               "SIMD_VF block (found ThreadBinding loop on `"
            << op->loop_var->name_hint << "`";
        if (op->thread_binding.defined()) {
          oss << " bound to " << op->thread_binding.value()->thread_tag;
        }
        oss << ")";
        parent_->Fail("region", oss.str());
      }
      // Direct-reduce placement: admissible at the level of the whole
      // T.Parallel region (serial wrappers allowed), never inside the unit
      // or under control flow / re-vectorization.
      const bool saved_parallel = in_parallel_;
      const bool saved_other = in_other_wrapper_;
      if (op->kind == ForKind::kParallel) {
        in_parallel_ = true;
      } else if (op->kind == ForKind::kVectorized) {
        in_other_wrapper_ = true;
      }
      StmtExprVisitor::VisitStmt_(op);
      in_parallel_ = saved_parallel;
      in_other_wrapper_ = saved_other;
    }

  private:
    // ------------------------------------------------------------------
    // Direct tl.tileop.reduce (stage 4A): placement + contract admission.
    // ------------------------------------------------------------------
    void CheckDirectReducePlacement(const CallNode *call) {
      if (in_parallel_) {
        parent_->Fail(
            "placement",
            "a direct tl.tileop.reduce inside a T.Parallel unit is not "
            "supported: the reduce must sit outside the unit, at the level of "
            "the whole T.Parallel region");
      }
      if (in_control_flow_) {
        parent_->Fail(
            "placement",
            "a direct tl.tileop.reduce under a conditional branch or a while "
            "loop is not supported in the first version: the reduce must sit "
            "at the level of the T.Parallel region (a serial loop around both "
            "is allowed)");
      }
      if (in_other_wrapper_) {
        parent_->Fail("placement",
                      "a direct tl.tileop.reduce under a vectorized loop is "
                      "not supported in the first version");
      }
      std::string reason;
      auto parsed = pto_analysis::ParseDirectReduceCall(call, &reason);
      if (!parsed.has_value()) {
        parent_->Fail("direct reduce", reason);
      }
      // BufferRegion arguments bypass CheckScope; run the same volatile and
      // dtype admission on both reduce buffers here.
      for (const Buffer &buffer : {parsed->src, parsed->dst}) {
        if (parent_->volatile_allocs_.count(buffer->data.get()) != 0) {
          std::ostringstream oss;
          oss << "buffer `" << buffer->name
              << "` is allocated with the tirx.volatile annotation; volatile "
                 "accesses are not supported in the first version";
          parent_->Fail("memory access", oss.str());
        }
      }
    }

    void CheckScope(const Buffer &buffer) {
      // Volatile accesses are outside the first-version contract
      // (an unused volatile read must not be DCE-deleted, and a live
      // uniform volatile read must not change its read count through the
      // sload+broadcast lowering). The data-Var identity is matched, so
      // any Buffer view over a volatile allocation is covered.
      if (parent_->volatile_allocs_.count(buffer->data.get()) != 0) {
        std::ostringstream oss;
        oss << "buffer `" << buffer->name
            << "` is allocated with the tirx.volatile annotation; volatile "
               "accesses are not supported in the first version";
        parent_->Fail("memory access", oss.str());
      }
      const std::string &scope = buffer.scope();
      if (scope == "global") {
        std::ostringstream oss;
        oss << "SIMD_VF block must not access GM directly (buffer `"
            << buffer->name << "` has scope global); stage through UB first";
        parent_->Fail("memory access", oss.str());
      }
      // The first version only supports UB accesses. local /
      // local.fragment / shared.l1 (L1) and other scopes are rejected.
      if (scope != "shared" && scope != "shared.dyn") {
        std::ostringstream oss;
        oss << "buffer `" << buffer->name << "` has scope `" << scope
            << "`; the first version supports only UB (shared/shared.dyn) "
               "accesses";
        parent_->Fail("memory access", oss.str());
      }
      if (!pto_analysis::IsSupportedElementDType(buffer->dtype)) {
        std::ostringstream oss;
        oss << "buffer `" << buffer->name << "` element dtype " << buffer->dtype
            << " is not supported by the first-version "
               "unified element addressing (no sub-byte packed types, no "
               "pre-vectorized elements, no FP64, 8/16/32-bit widths only)";
        parent_->Fail("dtype", oss.str());
      }
    }
    VerifyParallelToPTOImpl *parent_;
    /*! Lexical placement of the current node (direct-reduce admission). */
    bool in_parallel_ = false;
    bool in_control_flow_ = false;
    bool in_other_wrapper_ = false;
  };

  // ------------------------------------------------------------------
  // Unit-level checks
  // ------------------------------------------------------------------
  class UnitVisitor : public StmtExprVisitor {
  public:
    UnitVisitor(VerifyParallelToPTOImpl *parent, const Var &loop_var,
                const pto_analysis::PtoInverseMapping &mapping,
                const std::set<const VarNode *> &external_defs)
        : parent_(parent), loop_var_(loop_var), mapping_(mapping),
          external_defs_(external_defs) {
      // In a 2D unit `loop_var` is the vectorized coordinate; the
      // other one is kept as a serial loop and classifies as uniform.
      if (mapping.is_2d) {
        serial_var_ =
            mapping.select_inner ? mapping.outer_var : mapping.inner_var;
      }
    }

    void VisitStmt_(const AttrStmtNode *op) final {
      // Analyze the *whole* metadata expression with the shared
      // lane-use analysis — composite expressions (Add/Cast over loads)
      // classify correctly, bind identity is preserved, and unknown forms
      // produce a diagnostic instead of a crash. Containers are still
      // rejected.
      auto check_meta_expr = [&](const PrimExpr &meta) {
        // The unified reference check runs *first*, so a
        // ghost anywhere in the metadata expression (including load
        // indices, through any admitted wrapper node) reports the
        // definition diagnostic before address analysis can mis-route
        // it. The base class descends into every child expression, so
        // the earlier hand-written node table's gap (Div/Mod/Min/Max/
        // comparisons treated as leaves, loop-var references slipping
        // through them) cannot recur. The metadata position additionally
        // rejects direct loop-var references and vector-classified
        // binds: the metadata path only remaps scalar var references.
        RefCheck checker(this, /*metadata=*/true);
        checker(meta);
        // Metadata-mode classification (Sub/FloorMod/compare/
        // StringImm propagate instead of being value-whitelist rejects).
        pto_analysis::LaneUseContext ctx = MakeLaneUseContext();
        std::string why;
        pto_analysis::LaneUse use =
            pto_analysis::AnalyzeLaneUseMeta(meta, &ctx, &why);
        if (use == pto_analysis::LaneUse::kVarying) {
          parent_->Fail("expression",
                        "AttrStmt metadata depends on lane-varying values; "
                        "metadata cannot be given lane semantics in the "
                        "first version");
        }
        if (use == pto_analysis::LaneUse::kUnknown) {
          std::ostringstream oss;
          oss << "AttrStmt metadata cannot be analyzed: " << why;
          parent_->Fail("expression", oss.str());
        }
      };
      // op->node may be an Any holding a PrimExpr; containers and other
      // object kinds are rejected.
      if (auto ne = op->node.try_cast<ObjectRef>()) {
        if (const auto *pe = ne.value().as<PrimExprNode>()) {
          check_meta_expr(GetRef<PrimExpr>(pe));
        } else {
          parent_->Fail("expression",
                        "AttrStmt metadata must be a PrimExpr in the first "
                        "version (containers cannot be given lane "
                        "semantics)");
        }
      }
      // Non-object metadata (int/str atoms) carries no Var references.
      check_meta_expr(op->value);
      // An AttrStmt body is a nested statement scope — a Bind
      // defined inside it must not leak to later siblings, while outer
      // binds stay visible inside.
      Map<Var, PrimExpr> saved_env = bind_env_;
      Map<Var, Integer> saved_classified = classified_;
      StmtExprVisitor::VisitStmt_(op);
      bind_env_ = std::move(saved_env);
      classified_ = std::move(saved_classified);
    }
    // The StmtVisitor base class already dispatches several node
    // kinds (AllocBuffer/DeclBuffer/...) so VisitStmtDefault_ alone is
    // not a whitelist. Reject those kinds explicitly.

    void VisitStmt_(const ForNode *op) final {
      // First version: no loops of any kind inside T.Parallel.
      parent_->Fail("loop structure",
                    "loops (serial/pipelined/while) inside T.Parallel are "
                    "not supported in the first version");
    }
    void VisitStmt_(const IfThenElseNode *op) final {
      // Stage 4: the restricted lane-varying conditional forms are admitted;
      // LegalizeParallelToPTO rewrites them into the Select form before
      // Vectorize runs. The condition and both branches run through the same
      // unit-level checks (nested conditionals recurse), so the admitted
      // shape is exactly what Legalize can rewrite: stores / no-ops /
      // SeqStmt of those / nested conditionals over lane-varying
      // destinations (lane-uniform stores stay rejected by VerifyAccess).
      CheckComputeValue(op->condition, "if condition");
      CheckConditionalBranch(op->then_case, "then");
      if (op->else_case.defined()) {
        CheckConditionalBranch(op->else_case.value(), "else");
      }
    }
    void VisitStmt_(const WhileNode *) final {
      parent_->Fail("loop structure",
                    "while loops inside T.Parallel are not supported in "
                    "the first version");
    }
    void VisitStmt_(const SBlockNode *) final {
      parent_->Fail("loop structure",
                    "nested blocks inside T.Parallel are not supported in "
                    "the first version");
    }
    void VisitStmt_(const SBlockRealizeNode *) final {
      parent_->Fail("loop structure",
                    "nested blocks inside T.Parallel are not supported in "
                    "the first version");
    }
    void VisitStmt_(const AllocBufferNode *) final {
      parent_->Fail("loop structure",
                    "buffer allocation inside T.Parallel is not supported "
                    "in the first version");
    }
    void VisitStmt_(const DeclBufferNode *) final {
      parent_->Fail("loop structure",
                    "buffer declaration inside T.Parallel is not supported "
                    "in the first version");
    }
    void VisitStmtDefault_(const ffi::Object *op) final {
      // Backstop for kinds the base does not dispatch.
      std::ostringstream oss;
      oss << "statement `" << op->GetTypeKey()
          << "` inside T.Parallel is not supported in the first version";
      parent_->Fail("loop structure", oss.str());
    }
    void VisitStmt_(const AssertStmtNode *) final {
      parent_->Fail("loop structure",
                    "assert statements inside T.Parallel are not supported "
                    "in the first version");
    }
    void VisitStmt_(const BindNode *op) final {
      // Self/forward reference is rejected before registering.
      bool self_ref = false;
      PostOrderVisit(op->value, [&](const ObjectRef &n) {
        if (auto *v = n.as<VarNode>()) {
          if (v == op->var.get()) {
            self_ref = true;
          }
        }
      });
      if (self_ref) {
        std::ostringstream oss;
        oss << "bind `" << op->var->name_hint
            << "` references itself in its definition";
        parent_->Fail("expression", oss.str());
      }
      // Bind right-hand sides run the shared
      // compute-value admission (whitelist, cast plans, op types,
      // references, lane classification) — the same entry as Evaluate
      // and store values.
      pto_analysis::LaneUse use = CheckComputeValue(
          op->value, "bind `" + op->var->name_hint + "` value");
      // Register only after the analysis succeeded.
      bind_env_.Set(op->var, op->value);
      classified_.Set(op->var,
                      Integer(use == pto_analysis::LaneUse::kUniform ? 0 : 1));
      StmtExprVisitor::VisitStmt_(op);
    }
    void VisitStmt_(const EvaluateNode *op) final {
      // An Evaluate value is a compute value — same admission as
      // Bind RHS and store values (it previously ran no lane
      // classification, so a StringImm reached Vectorize's internal
      // error).
      CheckComputeValue(op->value, "evaluate value");
      StmtExprVisitor::VisitStmt_(op);
    }
    void VisitStmt_(const BufferStoreNode *op) final {
      // The store value runs the shared compute-value
      // admission (whitelist, cast plans, op types, references, lane
      // classification).
      CheckComputeValue(op->value, "store value");
      // Store indices get the same unified reference check — the
      // address continuity proof can cancel a common ghost offset and
      // must not double as a definition check.
      CheckDefinedVars(op->indices);
      VerifyAccess(op->buffer, op->indices, /*is_write=*/true, op->predicate);
      StmtExprVisitor::VisitStmt_(op);
    }
    void VisitExpr_(const BufferLoadNode *op) final {
      // Load indices are checked against the same definition
      // environment as values and store indices.
      CheckDefinedVars(op->indices);
      VerifyAccess(op->buffer, op->indices, /*is_write=*/false, op->predicate);
      StmtExprVisitor::VisitExpr_(op);
    }

  private:
    // One construction point for the lane-use context. The
    // metadata, operation-type and bind-definition entries share the same
    // definition environment, classification cache and guards.
    pto_analysis::LaneUseContext MakeLaneUseContext() {
      pto_analysis::LaneUseContext ctx;
      ctx.loop_var = loop_var_;
      ctx.serial_var = serial_var_;
      ctx.mapping = mapping_;
      ctx.analyzer = &analyzer_;
      ctx.bind_env = bind_env_;
      ctx.external_defs = external_defs_;
      ctx.classified = classified_;
      return ctx;
    }

    // A no-op statement carries no work: an Evaluate of a constant or an
    // (empty) SeqStmt of those. Mirrors the Legalize-side helper so the
    // admitted branch shapes are exactly the rewritable ones.
    static bool IsNoOpStmt(const Stmt &stmt) {
      if (const auto *seq = stmt.as<SeqStmtNode>()) {
        for (const Stmt &sub : seq->seq) {
          if (!IsNoOpStmt(sub)) {
            return false;
          }
        }
        return true;
      }
      if (const auto *eval = stmt.as<EvaluateNode>()) {
        return eval->value.as<IntImmNode>() != nullptr;
      }
      return false;
    }

    // Statements allowed inside a conditional branch under T.Parallel: the
    // branch must stay rewritable as Select arm(s) — buffer stores, no-ops,
    // SeqStmt of those, or a nested conditional (which recurses through the
    // same checks).
    void CheckConditionalBranch(const Stmt &stmt, const char *which) {
      if (const auto *seq = stmt.as<SeqStmtNode>()) {
        for (const Stmt &sub : seq->seq) {
          CheckConditionalBranch(sub, which);
        }
        return;
      }
      if (const auto *nested = stmt.as<IfThenElseNode>()) {
        VisitStmt_(nested);
        return;
      }
      if (const auto *store = stmt.as<BufferStoreNode>()) {
        VisitStmt_(store);
        return;
      }
      if (IsNoOpStmt(stmt)) {
        return;
      }
      std::ostringstream oss;
      oss << "If " << which
          << "-branch under T.Parallel must be buffer stores, nested "
             "conditionals or no-ops (the Select-rewritable shape); other "
             "statements are not supported at this stage";
      parent_->Fail("loop structure", oss.str());
    }

    // The unified reference check. One StmtExprVisitor
    // covers every expression position — values, load/store indices and
    // metadata node/value — relying on the base class's complete descent
    // (BufferLoad indices and every wrapper node the admission tables
    // accept are all visited). Every Var must be the loop var, a bind
    // defined earlier in this unit, or a definition in the lexical
    // snapshot; the metadata position additionally rejects direct
    // loop-var references and vector-classified binds because the
    // metadata path only remaps scalar var references.
    class RefCheck : public StmtExprVisitor {
    public:
      RefCheck(UnitVisitor *parent, bool metadata)
          : parent_(parent), metadata_(metadata) {}
      void VisitExpr_(const VarNode *v) final {
        if (parent_->serial_var_.defined() && v == parent_->serial_var_.get()) {
          // The kept coordinate becomes the new outer serial loop
          // variable. It is a uniform scalar and is not rewritten by the
          // metadata remap, so a direct metadata reference stays legal.
          return;
        }
        if (v == parent_->loop_var_.get()) {
          if (metadata_) {
            parent_->parent_->Fail(
                "expression",
                "AttrStmt metadata directly references the loop variable "
                "(even if algebraically uniform); the metadata path cannot "
                "rewrite it");
          }
          return;
        }
        if (parent_->bind_env_.count(GetRef<Var>(v))) {
          if (metadata_ && parent_->classified_.count(GetRef<Var>(v))) {
            Integer cls = parent_->classified_[GetRef<Var>(v)];
            if (cls->value != 0) {
              std::ostringstream oss;
              oss << "AttrStmt metadata references bind `" << v->name_hint
                  << "` whose value converts to a vector; metadata must "
                     "stay scalar";
              parent_->parent_->Fail("expression", oss.str());
            }
          }
          return;
        }
        if (parent_->external_defs_.count(v) != 0) {
          return;
        }
        std::ostringstream oss;
        oss << "variable `" << v->name_hint
            << "` is used but never defined in this kernel";
        parent_->parent_->Fail("expression", oss.str());
      }

    private:
      UnitVisitor *parent_;
      bool metadata_;
    };

    void CheckDefinedVars(const PrimExpr &expr) {
      RefCheck checker(this, /*metadata=*/false);
      checker(expr);
    }
    void CheckDefinedVars(const Array<PrimExpr> &indices) {
      RefCheck checker(this, /*metadata=*/false);
      for (const auto &idx : indices) {
        checker(idx);
      }
    }

    // One admission entry for every compute-value position (Bind
    // RHS, Evaluate, store value): whitelist, cast plans, operation
    // types, reference check and lane classification. Before this only
    // the Bind path ran the lane classification, so a value the
    // whitelist lets through but that is not a legal scalar computation
    // (e.g. an external vector Var) reached Vectorize through Evaluate or
    // a store. `what` is the diagnostic prefix for the position.
    pto_analysis::LaneUse CheckComputeValue(const PrimExpr &value,
                                            const std::string &what) {
      if (auto reason = pto_analysis::FindUnsupportedExprNode(value)) {
        parent_->Fail("expression", what + ": " + reason.value());
      }
      CheckValueCasts(value);
      CheckBinaryOpTypes(value);
      CheckDefinedVars(value);
      pto_analysis::LaneUseContext ctx = MakeLaneUseContext();
      std::string why;
      pto_analysis::LaneUse use =
          pto_analysis::AnalyzeLaneUse(value, &ctx, &why);
      if (use == pto_analysis::LaneUse::kUnknown) {
        std::ostringstream oss;
        oss << what << " cannot be classified: " << why;
        parent_->Fail("expression", oss.str());
      }
      return use;
    }

    // Per-operation type rules driven by the operands'
    // lane classification. Uniform+Uniform stays scalar (only the base
    // dtype and PTO scalar-support are required); any Varying operand
    // makes the node a vector operation and the VMI op matrix applies.
    // Inner sub-expressions are classified individually, so an int8
    // scalar Mul inside a Varying Add is legal while an int8 vector Mul
    // stays rejected.
    void CheckBinaryOpTypes(const PrimExpr &expr) {
      std::function<void(const PrimExpr &)> check = [&](const PrimExpr &e) {
        if (const auto *add = e.as<AddNode>()) {
          check(add->a);
          check(add->b);
          CheckOneOp("vadd", add->dtype, add->a, add->b);
          return;
        }
        if (const auto *mul = e.as<MulNode>()) {
          check(mul->a);
          check(mul->b);
          CheckOneOp("vmul", mul->dtype, mul->a, mul->b);
          return;
        }
        if (const auto *cast = e.as<CastNode>()) {
          check(cast->value);
          return;
        }
        if (const auto *sel = e.as<SelectNode>()) {
          check(sel->condition);
          check(sel->true_value);
          check(sel->false_value);
          return;
        }
        if (const auto *lt = e.as<LTNode>()) {
          check(lt->a);
          check(lt->b);
          return;
        }
        if (const auto *le = e.as<LENode>()) {
          check(le->a);
          check(le->b);
          return;
        }
        if (const auto *gt = e.as<GTNode>()) {
          check(gt->a);
          check(gt->b);
          return;
        }
        if (const auto *ge = e.as<GENode>()) {
          check(ge->a);
          check(ge->b);
          return;
        }
        if (const auto *eq = e.as<EQNode>()) {
          check(eq->a);
          check(eq->b);
          return;
        }
        if (const auto *ne = e.as<NENode>()) {
          check(ne->a);
          check(ne->b);
          return;
        }
        if (const auto *andn = e.as<AndNode>()) {
          check(andn->a);
          check(andn->b);
          return;
        }
        if (const auto *orn = e.as<OrNode>()) {
          check(orn->a);
          check(orn->b);
          return;
        }
        if (const auto *notn = e.as<NotNode>()) {
          check(notn->a);
          return;
        }
        if (const auto *call = e.as<CallNode>()) {
          std::string name;
          if (const auto *opn = call->op.as<OpNode>())
            name = opn->name;
          if (name.find("bitwise_and") != std::string::npos ||
              name.find("bitwise_or") != std::string::npos ||
              name.find("bitwise_not") != std::string::npos ||
              name == "tir.And" || name == "tir.Or" || name == "tir.Not") {
            for (const auto &arg : call->args)
              check(arg);
            return;
          }
        }
        if (const auto *load = e.as<BufferLoadNode>()) {
          // Index arithmetic is address analysis, not value arithmetic.
          (void)load;
          return;
        }
        // Vars/constants carry no operation to check.
      };
      check(expr);
    }

    void CheckOneOp(const char *op_name, DataType dtype, const PrimExpr &lhs,
                    const PrimExpr &rhs) {
      pto_analysis::LaneUseContext ctx = MakeLaneUseContext();
      std::string why;
      pto_analysis::LaneUse a = pto_analysis::AnalyzeLaneUse(lhs, &ctx, &why);
      pto_analysis::LaneUse b = pto_analysis::AnalyzeLaneUse(rhs, &ctx, &why);
      if (a == pto_analysis::LaneUse::kUnknown ||
          b == pto_analysis::LaneUse::kUnknown) {
        // The operand's access analysis failed (stride/pattern/etc.); the
        // dedicated BufferLoad visitor reports that with the correct
        // category later in this same unit walk. Do not double-report it
        // as a dtype error here.
        return;
      }
      bool vector_op = (a == pto_analysis::LaneUse::kVarying ||
                        b == pto_analysis::LaneUse::kVarying);
      // FP8 arithmetic is rejected in both forms, and deliberately before the
      // generic matrix: the conversion matrix admits FP8 operands, so "not in
      // the VMI op matrix" alone would be an opaque reason. No implicit
      // FP8 -> FP32 promotion is inserted either.
      if (pto_analysis::IsSupportedFloat8(dtype)) {
        std::ostringstream oss;
        oss << op_name << " on "
            << (vector_op ? "lane-varying " : "lane-uniform ") << dtype
            << " is not supported (FP8 arithmetic is out of scope; convert to "
               "float32 explicitly first)";
        parent_->Fail("dtype", oss.str());
      }
      if (vector_op) {
        // The node emits a VMI op: apply the operation matrix.
        if (!pto_analysis::IsSupportedVectorBinaryOp(op_name, dtype)) {
          std::ostringstream oss;
          oss << op_name << " on " << dtype
              << " elements is not supported by the VMI operation matrix "
                 "in the first version";
          parent_->Fail("dtype", oss.str());
        }
        return;
      }
      // Pure scalar op: base dtype legality only (int8 scalar mul is
      // fine; int24/FP64 still rejected by the base dtype rule).
      if (!pto_analysis::IsSupportedElementDType(dtype)) {
        std::ostringstream oss;
        oss << "scalar " << op_name << " on " << dtype
            << " is not supported by the base element dtype rule";
        parent_->Fail("dtype", oss.str());
      }
    }

  public:
    // Unified value-Cast check: called for Bind, Evaluate
    // and store values alike. A Cast is only accepted when PlanValueCast
    // proves a VMI-equivalent conversion (attributes included); Cast
    // nodes inside BufferLoad *indices* are index arithmetic handled by
    // address analysis and are not checked here.
    void CheckValueCasts(const PrimExpr &expr) {
      class CastCheck : public StmtExprVisitor {
      public:
        CastCheck(UnitVisitor *parent) : parent_(parent) {}
        void VisitExpr_(const CastNode *op) final {
          std::string why;
          auto plan = pto_analysis::PlanValueCast(op, &why);
          if (!plan.has_value()) {
            std::ostringstream oss;
            oss << "Cast " << op->value.dtype() << " -> " << op->dtype
                << " has no proven VMI-equivalent conversion";
            if (!why.empty()) {
              oss << ": " << why;
            }
            parent_->parent_->Fail("dtype", oss.str());
          }
          // A lane-uniform Cast is emitted as a scalar Cast, while the
          // conversion plan above proves the VMI-equivalent *vector* form.
          // FP8 has no scalar form at all, so a lane-uniform FP8 Cast has to
          // be read per lane; the non-FP8 pairs keep whatever lowering the
          // codegen gives them.
          if (plan.value().identity) {
            VisitExpr(op->value); // annotations are not computation values
            return;
          }
          if (!pto_analysis::IsSupportedFloat8(op->value.dtype()) &&
              !pto_analysis::IsSupportedFloat8(op->dtype)) {
            VisitExpr(op->value); // annotations are not computation values
            return;
          }
          pto_analysis::LaneUseContext ctx = parent_->MakeLaneUseContext();
          std::string lane_why;
          pto_analysis::LaneUse use =
              pto_analysis::AnalyzeLaneUse(op->value, &ctx, &lane_why);
          if (use != pto_analysis::LaneUse::kVarying) {
            std::ostringstream oss;
            oss << "Cast " << op->value.dtype() << " -> " << op->dtype
                << " stays lane-uniform";
            if (use == pto_analysis::LaneUse::kUnknown) {
              oss << " (lane use cannot be classified: " << lane_why << ")";
            }
            oss << "; FP8 conversions are only supported as a vector vcvt "
                   "over the full lane range";
            parent_->parent_->Fail("dtype", oss.str());
          }
          VisitExpr(op->value); // annotations are not computation values
        }
        void VisitExpr_(const BufferLoadNode *) final {
          // Index casts belong to address analysis; do not descend.
        }

      private:
        UnitVisitor *parent_;
      };
      CastCheck checker(this);
      checker(expr);
    }

    void VerifyAccess(const Buffer &buffer, const Array<PrimExpr> &indices,
                      bool is_write, const Optional<PrimExpr> &predicate) {
      // Predicated accesses have no first-version lowering; only
      // absent or provably-true predicates are accepted.
      if (predicate.defined()) {
        // The predicate is an expression position too — a
        // provably-true predicate (e.g. `True || ghost > 0`) could hide
        // undefined vars that Vectorize then silently drops with the
        // predicate. Run the same reference check as every other
        // position before the true-check.
        CheckDefinedVars(predicate.value());
        arith::Analyzer probe;
        PrimExpr simplified = probe.Simplify(predicate.value());
        if (!is_one(simplified)) {
          std::ostringstream oss;
          oss << "buffer `" << buffer->name
              << "` has a non-trivial access predicate; predicated "
                 "load/store is not supported in the first version";
          parent_->Fail("memory access", oss.str());
        }
      }
      try {
        auto access = pto_analysis::AnalyzeBufferAccess(
            buffer, indices, is_write, loop_var_, mapping_, &analyzer_,
            bind_env_);
        if (access.pattern != pto_analysis::AccessPattern::kContinuous &&
            access.pattern != pto_analysis::AccessPattern::kLaneUniform) {
          std::ostringstream oss;
          oss << "buffer `" << buffer->name << "` access pattern "
              << pto_analysis::AccessPatternToString(access.pattern)
              << " is not supported";
          parent_->Fail("memory access", oss.str());
        }
        if (access.pattern == pto_analysis::AccessPattern::kLaneUniform &&
            is_write) {
          // First version: lane-uniform is only a load pattern.
          std::ostringstream oss;
          oss << "buffer `" << buffer->name
              << "`: lane-uniform stores are not supported in the first "
                 "version";
          parent_->Fail("memory access", oss.str());
        }
      } catch (const pto_analysis::PtoAnalysisError &err) {
        parent_->Fail("memory access", err.what());
      }
    }

    VerifyParallelToPTOImpl *parent_;
    const Var &loop_var_;
    /*! 2D only — the non-vectorized coordinate (uniform). */
    Var serial_var_;
    const pto_analysis::PtoInverseMapping &mapping_;
    arith::Analyzer analyzer_;
    Map<Var, PrimExpr> bind_env_;
    // Classification recorded at each Bind definition
    // (0 = uniform, 1 = varying) for this unit.
    Map<Var, Integer> classified_;
    // The lexical definition snapshot at the unit's position —
    // params, buffer data pointers, and every definition (outer loop
    // vars, thread_extent bindings, binds, allocations) that is in scope
    // where the unit appears.
    std::set<const VarNode *> external_defs_;
  };

  // ------------------------------------------------------------------
  // Scope tracking: every definition — outer serial loop vars,
  // thread_extent bindings, flat binds, buffer allocations/declarations
  // — enters the environment at its lexical position and leaves it when
  // the enclosing scope exits. A unit is verified against a snapshot of
  // this environment at the unit's position, so a sibling scope's
  // definitions can no longer leak in and legitimately-defined outer
  // scalars (blockIdx, outer binds) are no longer rejected.
  // ------------------------------------------------------------------
  void VisitStmt_(const ForNode *op) final {
    if (op->kind != ForKind::kParallel) {
      std::set<const VarNode *> saved = defs_;
      defs_.insert(op->loop_var.get());
      StmtExprVisitor::VisitStmt_(op);
      defs_ = std::move(saved);
      return;
    }
    // A parallel For outside a converting region is not this pass's
    // concern; its iteration var has no ordered single-assignment
    // definition to track here.
    StmtExprVisitor::VisitStmt_(op);
  }

  void VisitStmt_(const AttrStmtNode *op) final {
    if (op->attr_key == tirx::attr::thread_extent) {
      if (const auto *iv = op->node.as<IterVarNode>()) {
        // blockIdx/cthread bindings (e.g. `with T.Kernel(2) as bx`) are
        // legitimately-defined outer scalars for the attr body. The
        // no-threadIdx-inside-the-converting-region rule is
        // unaffected: it is enforced by the RegionVisitor inside the
        // region, not here.
        std::set<const VarNode *> saved = defs_;
        defs_.insert(iv->var.get());
        StmtExprVisitor::VisitStmt_(op);
        defs_ = std::move(saved);
        return;
      }
    }
    StmtExprVisitor::VisitStmt_(op);
  }

  void VisitStmt_(const BindNode *op) final {
    // Flat sequence semantics: the bound var is visible to all
    // subsequent statements of the enclosing scope; the scope owners
    // above restore the environment on exit.
    defs_.insert(op->var.get());
    StmtExprVisitor::VisitStmt_(op);
  }

  void VisitStmt_(const AllocBufferNode *op) final {
    // Flat statement (no body): the allocation is visible to the rest of
    // the enclosing scope.
    defs_.insert(op->buffer->data.get());
    StmtExprVisitor::VisitStmt_(op);
  }

  void VisitStmt_(const DeclBufferNode *op) final {
    defs_.insert(op->buffer->data.get());
    StmtExprVisitor::VisitStmt_(op);
  }

  void VisitStmt_(const IfThenElseNode *op) final {
    // Branch bodies are independent scopes.
    StmtExprVisitor::VisitExpr(op->condition);
    {
      std::set<const VarNode *> saved = defs_;
      VisitStmt(op->then_case);
      defs_ = std::move(saved);
    }
    if (op->else_case.defined()) {
      std::set<const VarNode *> saved = defs_;
      VisitStmt(op->else_case.value());
      defs_ = std::move(saved);
    }
  }

  void VisitStmt_(const WhileNode *op) final {
    StmtExprVisitor::VisitExpr(op->condition);
    std::set<const VarNode *> saved = defs_;
    StmtExprVisitor::VisitStmt(op->body);
    defs_ = std::move(saved);
  }

  void VisitStmt_(const SBlockNode *op) final {
    if (op->name_hint != "SIMD_VF") {
      std::set<const VarNode *> saved = defs_;
      for (const auto &iv : op->iter_vars) {
        defs_.insert(iv->var.get());
      }
      for (const auto &buf : op->alloc_buffers) {
        defs_.insert(buf->data.get());
      }
      StmtExprVisitor::VisitStmt_(op);
      defs_ = std::move(saved);
      return;
    }
    HandleSimdVF(op);
  }

  // ------------------------------------------------------------------
  // SIMD_VF region entry (converting regions only)
  // ------------------------------------------------------------------
  void HandleSimdVF(const SBlockNode *op) {
    // Block-scoped definitions (allocations, iter vars) are in scope for
    // the whole region (supersedes the earlier simd_vf_allocs_ side
    // table).
    std::set<const VarNode *> saved = defs_;
    for (const auto &iv : op->iter_vars) {
      defs_.insert(iv->var.get());
    }
    for (const auto &buf : op->alloc_buffers) {
      defs_.insert(buf->data.get());
    }

    // Shared region scan: same implementation as Vectorize.
    const Stmt &region = op->body;
    pto_analysis::PtoRegionScan scan = pto_analysis::ScanPtoRegion(region);
    if (!scan.has_any_parallel) {
      // Pure hand-written VMI region (possibly with control flow): skipped
      // entirely; no lanes annotation required — except for a direct
      // tl.tileop.reduce, which needs the converting T.Parallel unit of the
      // stage-4A contract.
      const CallNode *lone_reduce = nullptr;
      PostOrderVisit(region, [&](const ObjectRef &node) {
        if (lone_reduce != nullptr) {
          return;
        }
        if (const auto *call = node.as<CallNode>()) {
          if (pto_analysis::IsDirectReduceCall(call)) {
            lone_reduce = call;
          }
        }
      });
      if (lone_reduce != nullptr) {
        Fail("placement",
             "a lone direct tl.tileop.reduce needs a converting T.Parallel "
             "unit in the same SIMD_VF region (stage-4A contract); this "
             "region has none");
      }
      defs_ = std::move(saved);
      return;
    }
    // Number the converting region for diagnostics. The lane count is
    // reset to unknown first: a failure before this region's own lanes
    // are read must not inherit the previous region's value.
    current_region_ = region_seq_++;
    current_lanes_ = 0;
    SetRegionContext();
    if (scan.has_unsupported_wrapper) {
      Fail("loop structure", scan.issue);
    }
    const std::vector<For> &units = scan.units;

    // Only now is the lanes annotation required.
    int64_t lanes = ReadLanes(op);
    current_lanes_ = lanes;
    SetRegionContext(); // refresh the region context with the lane count

    // Region-level checks across the whole converting region.
    RegionVisitor region_visitor(this);
    region_visitor(region);

    // Per-unit checks in order (multiple sequential units OK) against the
    // lexical definition snapshot at each unit's position.
    size_t next_unit = 0;
    WalkRegion(region, units, lanes, &next_unit);
    ICHECK(next_unit == units.size())
        << "[VerifyParallelToPTO] internal error: region walk and unit "
           "scan disagree on the unit count";
    defs_ = std::move(saved);
  }

  // ------------------------------------------------------------------
  // Per-unit checks (structure, ranges, layout)
  // ------------------------------------------------------------------
  void VerifyUnit(const For &unit, int64_t lanes, size_t unit_index) {
    // Full per-unit context for diagnostics.
    {
      std::ostringstream oss;
      oss << "region #" << current_region_ << ", unit #" << unit_index
          << " (loop var `" << unit->loop_var->name_hint << "`, extent "
          << unit->extent << ", lanes " << lanes << ")";
      unit_context_ = oss.str();
    }
    if (!is_zero(unit->min)) {
      std::ostringstream oss;
      oss << "loop min must be 0, got " << unit->min;
      Fail("loop range", oss.str());
    }
    // The lane layout assumes unit stride; a non-unit step
    // changes the set of iteration points and has no first-version
    // lowering.
    if (unit->step.defined() &&
        !is_one(analyzer_.Simplify(unit->step.value()))) {
      std::ostringstream oss;
      oss << "T.Parallel step must be 1 in the first version, got "
          << unit->step;
      Fail("loop range", oss.str());
    }
    const int64_t *extent = as_const_int(unit->extent);
    if (extent == nullptr || *extent <= 0) {
      std::ostringstream oss;
      oss << "loop extent must be a positive compile-time constant, got "
          << unit->extent;
      Fail("loop range", oss.str());
    }
    if (!unit->annotations.count(attr::kPtoParallelLoopLayout)) {
      Fail("layout", "pto_parallel_loop_layout is missing on the "
                     "outermost T.Parallel");
    }

    // Identify the full loop nest and check every member loop
    // *before* the inversion helper (which relies on constant extents) so
    // an illegal inner loop gets its loop-range diagnostic instead of a
    // raw assertion.
    const ForNode *inner_probe = nullptr;
    if (const auto *body_for = unit->body.as<ForNode>()) {
      if (body_for->kind == ForKind::kParallel) {
        inner_probe = body_for;
      }
    }
    if (inner_probe != nullptr) {
      if (!is_zero(inner_probe->min)) {
        std::ostringstream oss;
        oss << "inner loop min must be 0, got " << inner_probe->min;
        Fail("loop range", oss.str());
      }
      if (inner_probe->step.defined() &&
          !is_one(analyzer_.Simplify(inner_probe->step.value()))) {
        std::ostringstream oss;
        oss << "inner T.Parallel step must be 1 in the first version, got "
            << inner_probe->step;
        Fail("loop range", oss.str());
      }
      if (as_const_int(inner_probe->extent) == nullptr) {
        std::ostringstream oss;
        oss << "inner loop extent must be a compile-time constant, got "
            << inner_probe->extent;
        Fail("loop range", oss.str());
      } else if (*as_const_int(inner_probe->extent) <= 0) {
        std::ostringstream oss;
        oss << "inner loop extent must be a positive compile-time constant, "
               "got "
            << inner_probe->extent;
        Fail("loop range", oss.str());
      }
      if (inner_probe->loop_var.dtype() != DataType::Int(32)) {
        std::ostringstream oss;
        oss << "inner loop variable must be int32 (the dtype "
               "LayoutInference produces), got "
            << inner_probe->loop_var.dtype();
        Fail("loop range", oss.str());
      }
    }

    pto_analysis::PtoInverseMapping mapping = [&] {
      try {
        return pto_analysis::InvertPtoLaneLayout(unit);
      } catch (const pto_analysis::PtoAnalysisError &err) {
        Fail("layout", err.what());
        return pto_analysis::PtoInverseMapping{};
      }
    }();
    if (mapping.lanes != lanes) {
      std::ostringstream oss;
      oss << "layout lanes (" << mapping.lanes
          << ") disagree with tl.simdvf_lanes (" << lanes << ")";
      Fail("lanes", oss.str());
    }

    // A 2D unit is the outermost For of a two-layer adjacent
    // Parallel nest; the unit visitor runs on the innermost compute body
    // (the layout annotation only sits on the outer For). The
    // inner loop's range contract was already enforced by the
    // pre-inversion block above (min/step/extent/dtype), so no per-loop
    // check is repeated here.
    const ForNode *inner = nullptr;
    if (const auto *body_for = unit->body.as<ForNode>()) {
      if (body_for->kind == ForKind::kParallel) {
        inner = body_for;
      }
    }

    // The vectorized coordinate is the selected dimension of a 2D mapping
    // and the single loop var in 1D (the other 2D coordinate stays a
    // serial loop var and classifies as uniform).
    const Var vector_var =
        mapping.is_2d
            ? (mapping.select_inner ? mapping.inner_var : mapping.outer_var)
            : unit->loop_var;
    // The definition snapshot at the unit's lexical position.
    const Stmt &body_to_verify = inner != nullptr ? inner->body : unit->body;
    UnitVisitor unit_visitor(this, vector_var, mapping, defs_);
    unit_visitor(body_to_verify);
  }

  // Region-level statements (between/around the Parallel units)
  // previously only *registered* definitions without scanning their
  // expressions, so an undefined var in a region-level Bind RHS (or
  // AttrStmt metadata, or serial-For bounds) leaked into the output
  // unchecked. Check that every Var is defined in the current lexical
  // environment; call sites run this *before* registering new
  // definitions so lexical order is preserved (a self reference is
  // undefined too).
  void CheckRegionExprDefined(const PrimExpr &expr, const char *what) {
    PostOrderVisit(expr, [&](const ObjectRef &node) {
      if (const auto *v = node.as<VarNode>()) {
        if (defs_.count(v) == 0) {
          std::ostringstream oss;
          oss << what << " references variable `" << v->name_hint
              << "` which is not defined in the lexical scope of this "
                 "SIMD_VF region";
          Fail("expression", oss.str());
        }
      }
    });
  }

  // Walk the converting region in statement order, mirroring the wrapper
  // kinds DiscoverUnits descends (For/SeqStmt/AttrStmt/SBlock/
  // SBlockRealize). Definitions before a unit (flat binds, serial loop
  // vars, allocations) are registered as encountered so each unit is
  // verified against the environment at its position. Parallel Fors are
  // the discovered units themselves; IfThenElse/While cannot contain
  // units (the scan rejected that), and unit bodies belong to the
  // UnitVisitor.
  void WalkRegion(const Stmt &stmt, const std::vector<For> &units,
                  int64_t lanes, size_t *next_unit) {
    if (const auto *for_node = stmt.as<ForNode>()) {
      if (for_node->kind == ForKind::kParallel) {
        ICHECK(*next_unit < units.size() && units[*next_unit].get() == for_node)
            << "[VerifyParallelToPTO] internal error: region walk and "
               "unit scan disagree on unit order";
        VerifyUnit(units[*next_unit], lanes, *next_unit);
        ++*next_unit;
        return;
      }
      // The serial loop bounds are expression positions too.
      // The step is one as well (the base statement visitors do
      // not descend into For::step).
      SetRegionContext();
      CheckRegionExprDefined(for_node->min, "serial loop min");
      CheckRegionExprDefined(for_node->extent, "serial loop extent");
      if (for_node->step.defined()) {
        CheckRegionExprDefined(for_node->step.value(), "serial loop step");
      }
      std::set<const VarNode *> saved = defs_;
      defs_.insert(for_node->loop_var.get());
      WalkRegion(for_node->body, units, lanes, next_unit);
      defs_ = std::move(saved);
      return;
    }
    if (const auto *assertion = stmt.as<AssertStmtNode>()) {
      // A region-level assertion is an expression position: its condition
      // must reference defined values. The node has no body (only the
      // condition, error kind and message parts), so nothing else is
      // walked; an assertion *inside* a unit stays rejected by the unit
      // statement visitor.
      SetRegionContext();
      CheckRegionExprDefined(assertion->condition,
                             "region-level assert condition");
      return;
    }
    if (const auto *seq = stmt.as<SeqStmtNode>()) {
      for (const auto &s : seq->seq) {
        WalkRegion(s, units, lanes, next_unit);
      }
      return;
    }
    if (const auto *attr = stmt.as<AttrStmtNode>()) {
      // Region-level metadata (node/value) is scanned for
      // undefined references before descending.
      SetRegionContext();
      if (auto ne = attr->node.try_cast<ObjectRef>()) {
        if (const auto *pe = ne.value().as<PrimExprNode>()) {
          CheckRegionExprDefined(GetRef<PrimExpr>(pe),
                                 "region-level AttrStmt metadata");
        }
      }
      CheckRegionExprDefined(attr->value, "region-level AttrStmt metadata");
      // The body is a nested statement scope.
      {
        std::set<const VarNode *> saved = defs_;
        WalkRegion(attr->body, units, lanes, next_unit);
        defs_ = std::move(saved);
      }
      return;
    }
    if (const auto *block = stmt.as<SBlockNode>()) {
      std::set<const VarNode *> saved = defs_;
      for (const auto &iv : block->iter_vars) {
        defs_.insert(iv->var.get());
      }
      for (const auto &buf : block->alloc_buffers) {
        defs_.insert(buf->data.get());
      }
      WalkRegion(block->body, units, lanes, next_unit);
      defs_ = std::move(saved);
      return;
    }
    if (const auto *realize = stmt.as<SBlockRealizeNode>()) {
      std::set<const VarNode *> saved = defs_;
      for (const auto &iv : realize->block->iter_vars) {
        defs_.insert(iv->var.get());
      }
      for (const auto &buf : realize->block->alloc_buffers) {
        defs_.insert(buf->data.get());
      }
      WalkRegion(realize->block->body, units, lanes, next_unit);
      defs_ = std::move(saved);
      return;
    }
    if (const auto *bind = stmt.as<BindNode>()) {
      // The region-level Bind RHS is checked against the
      // pre-registration environment (lexical order), then the
      // definition itself is registered.
      SetRegionContext();
      CheckRegionExprDefined(bind->value, "region-level bind");
      defs_.insert(bind->var.get());
      return;
    }
    if (const auto *alloc = stmt.as<AllocBufferNode>()) {
      defs_.insert(alloc->buffer->data.get());
      return;
    }
    if (const auto *decl = stmt.as<DeclBufferNode>()) {
      defs_.insert(decl->buffer->data.get());
      return;
    }
    // Statements that contribute no definitions are still
    // expression positions. A store, an Evaluate, a branch or a while
    // outside the Parallel units previously ended the walk silently, so
    // an undefined variable in any of their expression fields passed
    // Verify and stayed in the output.
    if (const auto *store = stmt.as<BufferStoreNode>()) {
      SetRegionContext();
      CheckRegionExprDefined(store->value, "region-level store value");
      for (const auto &idx : store->indices) {
        CheckRegionExprDefined(idx, "region-level store index");
      }
      if (store->predicate.defined()) {
        CheckRegionExprDefined(store->predicate.value(),
                               "region-level store predicate");
      }
      return;
    }
    if (const auto *eval = stmt.as<EvaluateNode>()) {
      SetRegionContext();
      CheckRegionExprDefined(eval->value, "region-level evaluate value");
      return;
    }
    if (const auto *ite = stmt.as<IfThenElseNode>()) {
      // A Parallel under control flow is rejected by ScanPtoRegion, so
      // the branches carry plain statements only; branch-local
      // definitions must not leak to later siblings.
      SetRegionContext();
      CheckRegionExprDefined(ite->condition, "region-level branch condition");
      {
        std::set<const VarNode *> saved = defs_;
        WalkRegion(ite->then_case, units, lanes, next_unit);
        defs_ = std::move(saved);
      }
      if (ite->else_case.defined()) {
        std::set<const VarNode *> saved = defs_;
        WalkRegion(ite->else_case.value(), units, lanes, next_unit);
        defs_ = std::move(saved);
      }
      return;
    }
    if (const auto *while_node = stmt.as<WhileNode>()) {
      SetRegionContext();
      CheckRegionExprDefined(while_node->condition,
                             "region-level while condition");
      std::set<const VarNode *> saved = defs_;
      WalkRegion(while_node->body, units, lanes, next_unit);
      defs_ = std::move(saved);
      return;
    }
  }

  arith::Analyzer analyzer_;
  // The lexical definition environment. Supersedes the earlier
  // function-wide external-def union, which missed scoped definitions
  // (blockIdx, outer/VF-internal binds) and leaked sibling-scope loop
  // vars into every unit.
  std::set<const VarNode *> defs_;
  // Data Vars of AllocBuffers annotated tirx.volatile (collected
  // function-wide by CollectVolatileAllocs; identity-matched at every
  // access inside a converting region).
  std::set<const VarNode *> volatile_allocs_;
  // Position of the converting region/unit being checked, for
  // diagnostics.
  int region_seq_ = 0;
  int current_region_ = -1;
  std::string unit_context_;
  // Lane count of the converting region under check (0 when unknown); part of
  // the region/unit diagnostic context.
  int64_t current_lanes_ = 0;
};

} // namespace

namespace transform {

tvm::transform::Pass VerifyParallelToPTO() {
  auto pass_func = [](PrimFunc f, const IRModule &m,
                      const tvm::transform::PassContext &ctx) {
    auto target = f->GetAttr<Target>(tvm::attr::kTarget);
    if (!target.defined() || !TargetIsPTO(target.value())) {
      return f;
    }
    VerifyParallelToPTOImpl verifier;
    verifier.Verify(f);
    return f;
  };
  return tvm::tirx::transform::CreatePrimFuncPass(pass_func, 0,
                                                  "tl.VerifyParallelToPTO", {});
}

TVM_FFI_STATIC_INIT_BLOCK() {
  namespace refl = tvm::ffi::reflection;
  refl::GlobalDef().def("tl.transform.VerifyParallelToPTO",
                        VerifyParallelToPTO);
}

} // namespace transform

} // namespace tl

} // namespace tvm
