Classic Timing Analyzer report for LAB_5
Mon Nov 19 02:49:26 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                      ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                 ; To                                                                                                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.401 ns                         ; freq3[2]                                                                                             ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.085 ns                         ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; data_bus[3]                                                                                          ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 11.891 ns                        ; freq0[0]                                                                                             ; data_bus[0]                                                                                          ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.230 ns                        ; freq0[1]                                                                                             ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]   ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 330.47 MHz ( period = 3.026 ns ) ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                      ;                                                                                                      ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                 ; To                                                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 330.47 MHz ( period = 3.026 ns )               ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 2.842 ns                ;
; N/A   ; 330.47 MHz ( period = 3.026 ns )               ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 2.842 ns                ;
; N/A   ; 330.47 MHz ( period = 3.026 ns )               ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 2.842 ns                ;
; N/A   ; 342.35 MHz ( period = 2.921 ns )               ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 2.737 ns                ;
; N/A   ; 342.35 MHz ( period = 2.921 ns )               ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 2.737 ns                ;
; N/A   ; 342.35 MHz ( period = 2.921 ns )               ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 2.737 ns                ;
; N/A   ; 352.98 MHz ( period = 2.833 ns )               ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 2.649 ns                ;
; N/A   ; 352.98 MHz ( period = 2.833 ns )               ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 2.649 ns                ;
; N/A   ; 352.98 MHz ( period = 2.833 ns )               ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 2.649 ns                ;
; N/A   ; 368.46 MHz ( period = 2.714 ns )               ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 2.530 ns                ;
; N/A   ; 368.46 MHz ( period = 2.714 ns )               ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 2.530 ns                ;
; N/A   ; 368.46 MHz ( period = 2.714 ns )               ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 2.530 ns                ;
; N/A   ; 381.53 MHz ( period = 2.621 ns )               ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 2.435 ns                ;
; N/A   ; 381.53 MHz ( period = 2.621 ns )               ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 2.435 ns                ;
; N/A   ; 381.53 MHz ( period = 2.621 ns )               ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 2.435 ns                ;
; N/A   ; 389.26 MHz ( period = 2.569 ns )               ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 2.385 ns                ;
; N/A   ; 389.26 MHz ( period = 2.569 ns )               ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 2.385 ns                ;
; N/A   ; 389.26 MHz ( period = 2.569 ns )               ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 2.385 ns                ;
; N/A   ; 406.50 MHz ( period = 2.460 ns )               ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 2.279 ns                ;
; N/A   ; 406.50 MHz ( period = 2.460 ns )               ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 2.279 ns                ;
; N/A   ; 406.50 MHz ( period = 2.460 ns )               ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 2.279 ns                ;
; N/A   ; 406.83 MHz ( period = 2.458 ns )               ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 2.274 ns                ;
; N/A   ; 406.83 MHz ( period = 2.458 ns )               ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 2.274 ns                ;
; N/A   ; 406.83 MHz ( period = 2.458 ns )               ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 2.274 ns                ;
; N/A   ; 413.91 MHz ( period = 2.416 ns )               ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 2.230 ns                ;
; N/A   ; 413.91 MHz ( period = 2.416 ns )               ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 2.230 ns                ;
; N/A   ; 413.91 MHz ( period = 2.416 ns )               ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 2.230 ns                ;
; N/A   ; 443.46 MHz ( period = 2.255 ns )               ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 2.074 ns                ;
; N/A   ; 443.46 MHz ( period = 2.255 ns )               ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 2.074 ns                ;
; N/A   ; 443.46 MHz ( period = 2.255 ns )               ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 2.074 ns                ;
; N/A   ; 459.14 MHz ( period = 2.178 ns )               ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.992 ns                ;
; N/A   ; 459.14 MHz ( period = 2.178 ns )               ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.992 ns                ;
; N/A   ; 459.14 MHz ( period = 2.178 ns )               ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 1.992 ns                ;
; N/A   ; 465.33 MHz ( period = 2.149 ns )               ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.968 ns                ;
; N/A   ; 465.33 MHz ( period = 2.149 ns )               ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.968 ns                ;
; N/A   ; 465.33 MHz ( period = 2.149 ns )               ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 1.968 ns                ;
; N/A   ; 468.38 MHz ( period = 2.135 ns )               ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.955 ns                ;
; N/A   ; 468.38 MHz ( period = 2.135 ns )               ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.955 ns                ;
; N/A   ; 468.38 MHz ( period = 2.135 ns )               ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 1.955 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.751 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.751 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 1.751 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.745 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.745 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 1.745 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]   ; clk        ; clk      ; None                        ; None                      ; 1.739 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]   ; clk        ; clk      ; None                        ; None                      ; 1.739 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]   ; clk        ; clk      ; None                        ; None                      ; 1.739 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]   ; clk        ; clk      ; None                        ; None                      ; 1.603 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]   ; clk        ; clk      ; None                        ; None                      ; 1.603 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]   ; clk        ; clk      ; None                        ; None                      ; 1.603 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]   ; clk        ; clk      ; None                        ; None                      ; 1.602 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]   ; clk        ; clk      ; None                        ; None                      ; 1.602 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]   ; clk        ; clk      ; None                        ; None                      ; 1.602 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.491 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.491 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 1.491 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]   ; clk        ; clk      ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]   ; clk        ; clk      ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]   ; clk        ; clk      ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]   ; clk        ; clk      ; None                        ; None                      ; 1.460 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]   ; clk        ; clk      ; None                        ; None                      ; 1.460 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]   ; clk        ; clk      ; None                        ; None                      ; 1.460 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]   ; clk        ; clk      ; None                        ; None                      ; 1.423 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]   ; clk        ; clk      ; None                        ; None                      ; 1.423 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]   ; clk        ; clk      ; None                        ; None                      ; 1.423 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                            ;
+-------+--------------+------------+----------+------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                                                                                                   ; To Clock ;
+-------+--------------+------------+----------+------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 5.401 ns   ; freq3[2] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 5.401 ns   ; freq3[2] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk      ;
; N/A   ; None         ; 5.401 ns   ; freq3[2] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 5.340 ns   ; freq0[0] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]   ; clk      ;
; N/A   ; None         ; 5.340 ns   ; freq0[0] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]   ; clk      ;
; N/A   ; None         ; 5.340 ns   ; freq0[0] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]   ; clk      ;
; N/A   ; None         ; 5.336 ns   ; freq3[1] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 5.336 ns   ; freq3[1] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk      ;
; N/A   ; None         ; 5.336 ns   ; freq3[1] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 4.800 ns   ; freq2[1] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 4.800 ns   ; freq2[1] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk      ;
; N/A   ; None         ; 4.800 ns   ; freq2[1] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 4.672 ns   ; freq2[2] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 4.672 ns   ; freq2[2] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk      ;
; N/A   ; None         ; 4.672 ns   ; freq2[2] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 4.640 ns   ; freq3[0] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 4.640 ns   ; freq3[0] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk      ;
; N/A   ; None         ; 4.640 ns   ; freq3[0] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 4.467 ns   ; freq1[0] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 4.467 ns   ; freq1[0] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk      ;
; N/A   ; None         ; 4.467 ns   ; freq1[0] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 4.383 ns   ; freq2[0] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 4.383 ns   ; freq2[0] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk      ;
; N/A   ; None         ; 4.383 ns   ; freq2[0] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 4.064 ns   ; freq0[2] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]   ; clk      ;
; N/A   ; None         ; 4.064 ns   ; freq0[2] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]   ; clk      ;
; N/A   ; None         ; 4.064 ns   ; freq0[2] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]   ; clk      ;
; N/A   ; None         ; 3.982 ns   ; freq1[2] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 3.982 ns   ; freq1[2] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk      ;
; N/A   ; None         ; 3.982 ns   ; freq1[2] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 3.850 ns   ; freq1[1] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 3.850 ns   ; freq1[1] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk      ;
; N/A   ; None         ; 3.850 ns   ; freq1[1] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 1.687 ns   ; freq0[1] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]   ; clk      ;
; N/A   ; None         ; 1.687 ns   ; freq0[1] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]   ; clk      ;
; N/A   ; None         ; 1.687 ns   ; freq0[1] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]   ; clk      ;
+-------+--------------+------------+----------+------------------------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                    ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------+----------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                 ; To             ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------+----------------+------------+
; N/A   ; None         ; 9.085 ns   ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; data_bus[3]    ; clk        ;
; N/A   ; None         ; 8.980 ns   ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; data_bus[3]    ; clk        ;
; N/A   ; None         ; 8.920 ns   ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; data_bus[0]    ; clk        ;
; N/A   ; None         ; 8.892 ns   ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; data_bus[3]    ; clk        ;
; N/A   ; None         ; 8.815 ns   ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; data_bus[0]    ; clk        ;
; N/A   ; None         ; 8.727 ns   ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; data_bus[0]    ; clk        ;
; N/A   ; None         ; 8.614 ns   ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; data_bus[2]    ; clk        ;
; N/A   ; None         ; 8.509 ns   ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; data_bus[2]    ; clk        ;
; N/A   ; None         ; 8.474 ns   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]   ; data_bus[0]    ; clk        ;
; N/A   ; None         ; 8.421 ns   ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; data_bus[2]    ; clk        ;
; N/A   ; None         ; 8.378 ns   ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; data_bus[1]    ; clk        ;
; N/A   ; None         ; 8.365 ns   ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; data_bus[2]    ; clk        ;
; N/A   ; None         ; 8.339 ns   ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; data_bus[2]    ; clk        ;
; N/A   ; None         ; 8.338 ns   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]   ; data_bus[0]    ; clk        ;
; N/A   ; None         ; 8.323 ns   ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; data_bus[0]    ; clk        ;
; N/A   ; None         ; 8.321 ns   ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; data_bus[3]    ; clk        ;
; N/A   ; None         ; 8.295 ns   ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; data_bus[3]    ; clk        ;
; N/A   ; None         ; 8.273 ns   ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; data_bus[1]    ; clk        ;
; N/A   ; None         ; 8.262 ns   ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; data_bus[0]    ; clk        ;
; N/A   ; None         ; 8.233 ns   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]   ; data_bus[2]    ; clk        ;
; N/A   ; None         ; 8.220 ns   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]   ; data_bus[0]    ; clk        ;
; N/A   ; None         ; 8.208 ns   ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; data_bus[3]    ; clk        ;
; N/A   ; None         ; 8.189 ns   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]   ; data_bus[3]    ; clk        ;
; N/A   ; None         ; 8.185 ns   ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; data_bus[1]    ; clk        ;
; N/A   ; None         ; 8.182 ns   ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; data_bus[0]    ; clk        ;
; N/A   ; None         ; 8.160 ns   ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; data_bus[2]    ; clk        ;
; N/A   ; None         ; 8.131 ns   ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; data_bus[2]    ; clk        ;
; N/A   ; None         ; 8.123 ns   ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; data_bus[2]    ; clk        ;
; N/A   ; None         ; 8.116 ns   ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; data_bus[3]    ; clk        ;
; N/A   ; None         ; 8.097 ns   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]   ; data_bus[2]    ; clk        ;
; N/A   ; None         ; 8.079 ns   ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; data_bus[3]    ; clk        ;
; N/A   ; None         ; 8.063 ns   ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; data_bus[3]    ; clk        ;
; N/A   ; None         ; 8.057 ns   ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; data_bus[0]    ; clk        ;
; N/A   ; None         ; 8.053 ns   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]   ; data_bus[3]    ; clk        ;
; N/A   ; None         ; 8.020 ns   ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; data_bus[0]    ; clk        ;
; N/A   ; None         ; 7.988 ns   ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; request2       ; clk        ;
; N/A   ; None         ; 7.986 ns   ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; data_bus[2]    ; clk        ;
; N/A   ; None         ; 7.983 ns   ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; data_bus[2]    ; clk        ;
; N/A   ; None         ; 7.979 ns   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]   ; data_bus[2]    ; clk        ;
; N/A   ; None         ; 7.967 ns   ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; data_bus[1]    ; clk        ;
; N/A   ; None         ; 7.952 ns   ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; data_bus[3]    ; clk        ;
; N/A   ; None         ; 7.941 ns   ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; data_bus[1]    ; clk        ;
; N/A   ; None         ; 7.939 ns   ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; data_bus[3]    ; clk        ;
; N/A   ; None         ; 7.935 ns   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]   ; data_bus[3]    ; clk        ;
; N/A   ; None         ; 7.928 ns   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]   ; data_bus[1]    ; clk        ;
; N/A   ; None         ; 7.912 ns   ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; data_bus[0]    ; clk        ;
; N/A   ; None         ; 7.883 ns   ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; request2       ; clk        ;
; N/A   ; None         ; 7.880 ns   ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; data_bus[0]    ; clk        ;
; N/A   ; None         ; 7.875 ns   ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; data_bus[2]    ; clk        ;
; N/A   ; None         ; 7.869 ns   ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; data_bus[2]    ; clk        ;
; N/A   ; None         ; 7.825 ns   ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; data_bus[3]    ; clk        ;
; N/A   ; None         ; 7.801 ns   ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; data_bus[0]    ; clk        ;
; N/A   ; None         ; 7.795 ns   ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; request2       ; clk        ;
; N/A   ; None         ; 7.792 ns   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]   ; data_bus[1]    ; clk        ;
; N/A   ; None         ; 7.766 ns   ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; data_bus[0]    ; clk        ;
; N/A   ; None         ; 7.762 ns   ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; data_bus[1]    ; clk        ;
; N/A   ; None         ; 7.733 ns   ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; data_bus[1]    ; clk        ;
; N/A   ; None         ; 7.725 ns   ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; data_bus[1]    ; clk        ;
; N/A   ; None         ; 7.674 ns   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]   ; data_bus[1]    ; clk        ;
; N/A   ; None         ; 7.588 ns   ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; data_bus[1]    ; clk        ;
; N/A   ; None         ; 7.585 ns   ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; data_bus[1]    ; clk        ;
; N/A   ; None         ; 7.477 ns   ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; data_bus[1]    ; clk        ;
; N/A   ; None         ; 7.471 ns   ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; data_bus[1]    ; clk        ;
; N/A   ; None         ; 7.450 ns   ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; enable_device2 ; clk        ;
; N/A   ; None         ; 7.345 ns   ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; enable_device2 ; clk        ;
; N/A   ; None         ; 7.316 ns   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]   ; request0       ; clk        ;
; N/A   ; None         ; 7.257 ns   ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; enable_device2 ; clk        ;
; N/A   ; None         ; 7.180 ns   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]   ; request0       ; clk        ;
; N/A   ; None         ; 7.118 ns   ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; enable_device1 ; clk        ;
; N/A   ; None         ; 7.062 ns   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]   ; request0       ; clk        ;
; N/A   ; None         ; 7.043 ns   ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; enable_device2 ; clk        ;
; N/A   ; None         ; 7.023 ns   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]   ; enable_device0 ; clk        ;
; N/A   ; None         ; 6.971 ns   ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; enable_device1 ; clk        ;
; N/A   ; None         ; 6.913 ns   ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; enable_device1 ; clk        ;
; N/A   ; None         ; 6.902 ns   ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; enable_device1 ; clk        ;
; N/A   ; None         ; 6.887 ns   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]   ; enable_device0 ; clk        ;
; N/A   ; None         ; 6.872 ns   ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; enable_device0 ; clk        ;
; N/A   ; None         ; 6.838 ns   ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; enable_device2 ; clk        ;
; N/A   ; None         ; 6.769 ns   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]   ; enable_device0 ; clk        ;
; N/A   ; None         ; 6.762 ns   ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; enable_device1 ; clk        ;
; N/A   ; None         ; 6.732 ns   ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; enable_device2 ; clk        ;
; N/A   ; None         ; 6.731 ns   ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; enable_device0 ; clk        ;
; N/A   ; None         ; 6.696 ns   ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; enable_device0 ; clk        ;
; N/A   ; None         ; 6.648 ns   ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; enable_device1 ; clk        ;
; N/A   ; None         ; 6.515 ns   ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; enable_device3 ; clk        ;
; N/A   ; None         ; 6.310 ns   ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; enable_device3 ; clk        ;
; N/A   ; None         ; 6.307 ns   ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; request1       ; clk        ;
; N/A   ; None         ; 6.281 ns   ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; enable_device3 ; clk        ;
; N/A   ; None         ; 6.185 ns   ; Control:inst29|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; enable_device3 ; clk        ;
; N/A   ; None         ; 6.167 ns   ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; request1       ; clk        ;
; N/A   ; None         ; 6.136 ns   ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; enable_device3 ; clk        ;
; N/A   ; None         ; 6.063 ns   ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; request3       ; clk        ;
; N/A   ; None         ; 6.053 ns   ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; request1       ; clk        ;
; N/A   ; None         ; 6.025 ns   ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; enable_device3 ; clk        ;
; N/A   ; None         ; 5.918 ns   ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; request3       ; clk        ;
; N/A   ; None         ; 5.807 ns   ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; request3       ; clk        ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------+----------------+------------+


+-----------------------------------------------------------------------------+
; tpd                                                                         ;
+-------+-------------------+-----------------+--------------+----------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From         ; To             ;
+-------+-------------------+-----------------+--------------+----------------+
; N/A   ; None              ; 11.891 ns       ; freq0[0]     ; data_bus[0]    ;
; N/A   ; None              ; 11.650 ns       ; freq0[0]     ; data_bus[2]    ;
; N/A   ; None              ; 11.606 ns       ; freq0[0]     ; data_bus[3]    ;
; N/A   ; None              ; 11.345 ns       ; freq0[0]     ; data_bus[1]    ;
; N/A   ; None              ; 10.895 ns       ; freq3[2]     ; data_bus[3]    ;
; N/A   ; None              ; 10.859 ns       ; freq2[1]     ; data_bus[3]    ;
; N/A   ; None              ; 10.830 ns       ; freq3[1]     ; data_bus[3]    ;
; N/A   ; None              ; 10.818 ns       ; freq3[2]     ; data_bus[2]    ;
; N/A   ; None              ; 10.753 ns       ; freq3[1]     ; data_bus[2]    ;
; N/A   ; None              ; 10.744 ns       ; freq3[2]     ; data_bus[0]    ;
; N/A   ; None              ; 10.733 ns       ; freq0[0]     ; request0       ;
; N/A   ; None              ; 10.731 ns       ; freq2[2]     ; data_bus[3]    ;
; N/A   ; None              ; 10.694 ns       ; freq2[1]     ; data_bus[0]    ;
; N/A   ; None              ; 10.679 ns       ; freq3[1]     ; data_bus[0]    ;
; N/A   ; None              ; 10.661 ns       ; freq1[0]     ; data_bus[2]    ;
; N/A   ; None              ; 10.617 ns       ; freq1[0]     ; data_bus[3]    ;
; N/A   ; None              ; 10.615 ns       ; freq0[2]     ; data_bus[0]    ;
; N/A   ; None              ; 10.566 ns       ; freq2[2]     ; data_bus[0]    ;
; N/A   ; None              ; 10.558 ns       ; freq1[0]     ; data_bus[0]    ;
; N/A   ; None              ; 10.442 ns       ; freq2[0]     ; data_bus[3]    ;
; N/A   ; None              ; 10.440 ns       ; freq0[0]     ; enable_device0 ;
; N/A   ; None              ; 10.420 ns       ; freq3[2]     ; data_bus[1]    ;
; N/A   ; None              ; 10.388 ns       ; freq2[1]     ; data_bus[2]    ;
; N/A   ; None              ; 10.374 ns       ; freq0[2]     ; data_bus[2]    ;
; N/A   ; None              ; 10.355 ns       ; freq3[1]     ; data_bus[1]    ;
; N/A   ; None              ; 10.330 ns       ; freq0[2]     ; data_bus[3]    ;
; N/A   ; None              ; 10.277 ns       ; freq2[0]     ; data_bus[0]    ;
; N/A   ; None              ; 10.263 ns       ; freq1[0]     ; data_bus[1]    ;
; N/A   ; None              ; 10.260 ns       ; freq2[2]     ; data_bus[2]    ;
; N/A   ; None              ; 10.176 ns       ; freq1[2]     ; data_bus[2]    ;
; N/A   ; None              ; 10.152 ns       ; freq2[1]     ; data_bus[1]    ;
; N/A   ; None              ; 10.134 ns       ; freq3[0]     ; data_bus[3]    ;
; N/A   ; None              ; 10.132 ns       ; freq1[2]     ; data_bus[3]    ;
; N/A   ; None              ; 10.073 ns       ; freq1[2]     ; data_bus[0]    ;
; N/A   ; None              ; 10.069 ns       ; freq0[2]     ; data_bus[1]    ;
; N/A   ; None              ; 10.057 ns       ; freq3[0]     ; data_bus[2]    ;
; N/A   ; None              ; 10.044 ns       ; freq1[1]     ; data_bus[2]    ;
; N/A   ; None              ; 10.024 ns       ; freq2[2]     ; data_bus[1]    ;
; N/A   ; None              ; 10.000 ns       ; freq1[1]     ; data_bus[3]    ;
; N/A   ; None              ; 9.983 ns        ; freq3[0]     ; data_bus[0]    ;
; N/A   ; None              ; 9.971 ns        ; freq2[0]     ; data_bus[2]    ;
; N/A   ; None              ; 9.941 ns        ; freq1[1]     ; data_bus[0]    ;
; N/A   ; None              ; 9.799 ns        ; constant2[3] ; data_bus[3]    ;
; N/A   ; None              ; 9.778 ns        ; freq1[2]     ; data_bus[1]    ;
; N/A   ; None              ; 9.762 ns        ; freq2[1]     ; request2       ;
; N/A   ; None              ; 9.735 ns        ; freq2[0]     ; data_bus[1]    ;
; N/A   ; None              ; 9.659 ns        ; freq3[0]     ; data_bus[1]    ;
; N/A   ; None              ; 9.646 ns        ; freq1[1]     ; data_bus[1]    ;
; N/A   ; None              ; 9.634 ns        ; freq2[2]     ; request2       ;
; N/A   ; None              ; 9.457 ns        ; freq0[2]     ; request0       ;
; N/A   ; None              ; 9.440 ns        ; freq1[0]     ; enable_device1 ;
; N/A   ; None              ; 9.345 ns        ; freq2[0]     ; request2       ;
; N/A   ; None              ; 9.276 ns        ; constant0[0] ; data_bus[0]    ;
; N/A   ; None              ; 9.234 ns        ; constant3[3] ; data_bus[3]    ;
; N/A   ; None              ; 9.224 ns        ; freq2[1]     ; enable_device2 ;
; N/A   ; None              ; 9.164 ns        ; freq0[2]     ; enable_device0 ;
; N/A   ; None              ; 9.151 ns        ; constant2[1] ; data_bus[1]    ;
; N/A   ; None              ; 9.096 ns        ; freq2[2]     ; enable_device2 ;
; N/A   ; None              ; 8.988 ns        ; constant0[3] ; data_bus[3]    ;
; N/A   ; None              ; 8.968 ns        ; freq3[2]     ; enable_device3 ;
; N/A   ; None              ; 8.956 ns        ; constant3[0] ; data_bus[0]    ;
; N/A   ; None              ; 8.955 ns        ; freq1[2]     ; enable_device1 ;
; N/A   ; None              ; 8.947 ns        ; constant2[0] ; data_bus[0]    ;
; N/A   ; None              ; 8.903 ns        ; freq3[1]     ; enable_device3 ;
; N/A   ; None              ; 8.845 ns        ; freq1[0]     ; request1       ;
; N/A   ; None              ; 8.823 ns        ; freq1[1]     ; enable_device1 ;
; N/A   ; None              ; 8.807 ns        ; freq2[0]     ; enable_device2 ;
; N/A   ; None              ; 8.750 ns        ; freq3[2]     ; request3       ;
; N/A   ; None              ; 8.727 ns        ; constant2[2] ; data_bus[2]    ;
; N/A   ; None              ; 8.685 ns        ; freq3[1]     ; request3       ;
; N/A   ; None              ; 8.644 ns        ; constant1[1] ; data_bus[1]    ;
; N/A   ; None              ; 8.632 ns        ; constant1[0] ; data_bus[0]    ;
; N/A   ; None              ; 8.572 ns        ; constant3[2] ; data_bus[2]    ;
; N/A   ; None              ; 8.414 ns        ; constant3[1] ; data_bus[1]    ;
; N/A   ; None              ; 8.360 ns        ; freq1[2]     ; request1       ;
; N/A   ; None              ; 8.306 ns        ; constant1[3] ; data_bus[3]    ;
; N/A   ; None              ; 8.238 ns        ; freq0[1]     ; data_bus[0]    ;
; N/A   ; None              ; 8.228 ns        ; freq1[1]     ; request1       ;
; N/A   ; None              ; 8.207 ns        ; freq3[0]     ; enable_device3 ;
; N/A   ; None              ; 8.203 ns        ; constant0[2] ; data_bus[2]    ;
; N/A   ; None              ; 8.046 ns        ; constant0[1] ; data_bus[1]    ;
; N/A   ; None              ; 7.997 ns        ; freq0[1]     ; data_bus[2]    ;
; N/A   ; None              ; 7.989 ns        ; freq3[0]     ; request3       ;
; N/A   ; None              ; 7.979 ns        ; constant1[2] ; data_bus[2]    ;
; N/A   ; None              ; 7.953 ns        ; freq0[1]     ; data_bus[3]    ;
; N/A   ; None              ; 7.692 ns        ; freq0[1]     ; data_bus[1]    ;
; N/A   ; None              ; 7.080 ns        ; freq0[1]     ; request0       ;
; N/A   ; None              ; 6.787 ns        ; freq0[1]     ; enable_device0 ;
+-------+-------------------+-----------------+--------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                   ;
+---------------+-------------+-----------+----------+------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                                                                                                   ; To Clock ;
+---------------+-------------+-----------+----------+------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -1.230 ns ; freq0[1] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]   ; clk      ;
; N/A           ; None        ; -1.230 ns ; freq0[1] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]   ; clk      ;
; N/A           ; None        ; -1.230 ns ; freq0[1] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]   ; clk      ;
; N/A           ; None        ; -3.496 ns ; freq1[1] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -3.496 ns ; freq1[1] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk      ;
; N/A           ; None        ; -3.496 ns ; freq1[1] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -3.607 ns ; freq0[2] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]   ; clk      ;
; N/A           ; None        ; -3.607 ns ; freq0[2] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]   ; clk      ;
; N/A           ; None        ; -3.607 ns ; freq0[2] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]   ; clk      ;
; N/A           ; None        ; -3.628 ns ; freq1[2] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -3.628 ns ; freq1[2] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk      ;
; N/A           ; None        ; -3.628 ns ; freq1[2] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -3.782 ns ; freq3[0] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -3.782 ns ; freq3[0] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk      ;
; N/A           ; None        ; -3.782 ns ; freq3[0] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -3.968 ns ; freq2[0] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -3.968 ns ; freq2[0] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk      ;
; N/A           ; None        ; -3.968 ns ; freq2[0] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -4.113 ns ; freq1[0] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -4.113 ns ; freq1[0] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk      ;
; N/A           ; None        ; -4.113 ns ; freq1[0] ; Device:inst31|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -4.257 ns ; freq2[2] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -4.257 ns ; freq2[2] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk      ;
; N/A           ; None        ; -4.257 ns ; freq2[2] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -4.385 ns ; freq2[1] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -4.385 ns ; freq2[1] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk      ;
; N/A           ; None        ; -4.385 ns ; freq2[1] ; Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -4.478 ns ; freq3[1] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -4.478 ns ; freq3[1] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk      ;
; N/A           ; None        ; -4.478 ns ; freq3[1] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -4.543 ns ; freq3[2] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -4.543 ns ; freq3[2] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk      ;
; N/A           ; None        ; -4.543 ns ; freq3[2] ; Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -4.883 ns ; freq0[0] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]   ; clk      ;
; N/A           ; None        ; -4.883 ns ; freq0[0] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]   ; clk      ;
; N/A           ; None        ; -4.883 ns ; freq0[0] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]   ; clk      ;
+---------------+-------------+-----------+----------+------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Mon Nov 19 02:49:26 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LAB_5 -c LAB_5 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 330.47 MHz between source register "Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]" and destination register "Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]" (period= 3.026 ns)
    Info: + Longest register to register delay is 2.842 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y25_N1; Fanout = 3; REG Node = 'Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]'
        Info: 2: + IC(0.807 ns) + CELL(0.272 ns) = 1.079 ns; Loc. = LCCOMB_X27_Y22_N10; Fanout = 7; COMB Node = 'Device:inst32|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
        Info: 3: + IC(0.225 ns) + CELL(0.053 ns) = 1.357 ns; Loc. = LCCOMB_X27_Y22_N14; Fanout = 3; COMB Node = 'Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|_~0'
        Info: 4: + IC(0.739 ns) + CELL(0.746 ns) = 2.842 ns; Loc. = LCFF_X29_Y25_N3; Fanout = 3; REG Node = 'Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]'
        Info: Total cell delay = 1.071 ns ( 37.68 % )
        Info: Total interconnect delay = 1.771 ns ( 62.32 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.487 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X29_Y25_N3; Fanout = 3; REG Node = 'Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]'
            Info: Total cell delay = 1.472 ns ( 59.19 % )
            Info: Total interconnect delay = 1.015 ns ( 40.81 % )
        Info: - Longest clock path from clock "clk" to source register is 2.487 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X29_Y25_N1; Fanout = 3; REG Node = 'Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.472 ns ( 59.19 % )
            Info: Total interconnect delay = 1.015 ns ( 40.81 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]" (data pin = "freq3[2]", clock pin = "clk") is 5.401 ns
    Info: + Longest pin to register delay is 7.803 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA8; Fanout = 1; PIN Node = 'freq3[2]'
        Info: 2: + IC(4.639 ns) + CELL(0.378 ns) = 5.874 ns; Loc. = LCCOMB_X27_Y23_N18; Fanout = 7; COMB Node = 'Device:inst33|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
        Info: 3: + IC(0.549 ns) + CELL(0.053 ns) = 6.476 ns; Loc. = LCCOMB_X27_Y22_N30; Fanout = 3; COMB Node = 'Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|_~0'
        Info: 4: + IC(0.581 ns) + CELL(0.746 ns) = 7.803 ns; Loc. = LCFF_X26_Y23_N19; Fanout = 3; REG Node = 'Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]'
        Info: Total cell delay = 2.034 ns ( 26.07 % )
        Info: Total interconnect delay = 5.769 ns ( 73.93 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.492 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X26_Y23_N19; Fanout = 3; REG Node = 'Device:inst33|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]'
        Info: Total cell delay = 1.472 ns ( 59.07 % )
        Info: Total interconnect delay = 1.020 ns ( 40.93 % )
Info: tco from clock "clk" to destination pin "data_bus[3]" through register "Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]" is 9.085 ns
    Info: + Longest clock path from clock "clk" to source register is 2.487 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X29_Y25_N1; Fanout = 3; REG Node = 'Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]'
        Info: Total cell delay = 1.472 ns ( 59.19 % )
        Info: Total interconnect delay = 1.015 ns ( 40.81 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 6.504 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y25_N1; Fanout = 3; REG Node = 'Device:inst32|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]'
        Info: 2: + IC(0.807 ns) + CELL(0.272 ns) = 1.079 ns; Loc. = LCCOMB_X27_Y22_N10; Fanout = 7; COMB Node = 'Device:inst32|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
        Info: 3: + IC(0.790 ns) + CELL(0.272 ns) = 2.141 ns; Loc. = LCCOMB_X27_Y23_N22; Fanout = 1; COMB Node = 'Device:inst33|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[3]~4'
        Info: 4: + IC(0.826 ns) + CELL(0.228 ns) = 3.195 ns; Loc. = LCCOMB_X29_Y25_N24; Fanout = 1; COMB Node = 'Device:inst33|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[3]~5'
        Info: 5: + IC(1.175 ns) + CELL(2.134 ns) = 6.504 ns; Loc. = PIN_H3; Fanout = 0; PIN Node = 'data_bus[3]'
        Info: Total cell delay = 2.906 ns ( 44.68 % )
        Info: Total interconnect delay = 3.598 ns ( 55.32 % )
Info: Longest tpd from source pin "freq0[0]" to destination pin "data_bus[0]" is 11.891 ns
    Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y18; Fanout = 1; PIN Node = 'freq0[0]'
    Info: 2: + IC(5.277 ns) + CELL(0.378 ns) = 6.512 ns; Loc. = LCCOMB_X27_Y22_N26; Fanout = 3; COMB Node = 'Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
    Info: 3: + IC(0.219 ns) + CELL(0.053 ns) = 6.784 ns; Loc. = LCCOMB_X27_Y22_N6; Fanout = 9; COMB Node = 'Control:inst29|inst3'
    Info: 4: + IC(1.003 ns) + CELL(0.366 ns) = 8.153 ns; Loc. = LCCOMB_X27_Y23_N14; Fanout = 1; COMB Node = 'Device:inst33|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[0]~12'
    Info: 5: + IC(1.786 ns) + CELL(1.952 ns) = 11.891 ns; Loc. = PIN_F16; Fanout = 0; PIN Node = 'data_bus[0]'
    Info: Total cell delay = 3.606 ns ( 30.33 % )
    Info: Total interconnect delay = 8.285 ns ( 69.67 % )
Info: th for register "Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]" (data pin = "freq0[1]", clock pin = "clk") is -1.230 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.489 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X27_Y22_N19; Fanout = 3; REG Node = 'Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]'
        Info: Total cell delay = 1.472 ns ( 59.14 % )
        Info: Total interconnect delay = 1.017 ns ( 40.86 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 3.868 ns
        Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 1; PIN Node = 'freq0[1]'
        Info: 2: + IC(1.683 ns) + CELL(0.357 ns) = 2.859 ns; Loc. = LCCOMB_X27_Y22_N26; Fanout = 3; COMB Node = 'Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
        Info: 3: + IC(0.219 ns) + CELL(0.053 ns) = 3.131 ns; Loc. = LCCOMB_X27_Y22_N6; Fanout = 9; COMB Node = 'Control:inst29|inst3'
        Info: 4: + IC(0.234 ns) + CELL(0.503 ns) = 3.868 ns; Loc. = LCFF_X27_Y22_N19; Fanout = 3; REG Node = 'Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]'
        Info: Total cell delay = 1.732 ns ( 44.78 % )
        Info: Total interconnect delay = 2.136 ns ( 55.22 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 213 megabytes
    Info: Processing ended: Mon Nov 19 02:49:27 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


