library ieee;
use ieee.std_logic_1164.all;
use ieee.Numeric_Std.all;

entity ROMMemory is
	port(
		endereco : in std_logic_vector(7 downto 0);
		data: out std_logic_vector(7 downto 0)
	);
end ROMMemory;

architecture hardware of ROMMemory is

	type rom_array is array (0 to 255) of std_logic_vector (7 downto 0);
	--type rom_array is array (0 to 2) of std_logic_vector (7 downto 0);
	constant rom : rom_array := (
		0 => "10000000", -- ADD
		1 => "01000000", -- SUB
		2 => "00100000", -- LW
		3 => "00011000", -- SW
		4 => "00000111", -- BNE
		5 => "00001111", -- JUMP
		others => "00000000");
	
	
begin
	data <= rom(to_integer(unsigned(endereco)));
end hardware;