// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2.2 (lin64) Build 3118627 Tue Feb  9 05:13:49 MST 2021
// Date        : Wed Mar 16 11:35:38 2022
// Host        : ubuntu3 running 64-bit Ubuntu 20.04.3 LTS
// Command     : write_verilog -force -mode funcsim -rename_top composable_pr_0_filter2d_fifo_filter2d_accel_0 -prefix
//               composable_pr_0_filter2d_fifo_filter2d_accel_0_ video_cp_filter2d_accel_0_sim_netlist.v
// Design      : video_cp_filter2d_accel_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "7" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
(* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* hls_module = "yes" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel
   (s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    stream_in_TDATA,
    stream_in_TKEEP,
    stream_in_TSTRB,
    stream_in_TUSER,
    stream_in_TLAST,
    stream_in_TID,
    stream_in_TDEST,
    stream_out_TDATA,
    stream_out_TKEEP,
    stream_out_TSTRB,
    stream_out_TUSER,
    stream_out_TLAST,
    stream_out_TID,
    stream_out_TDEST,
    stream_in_TVALID,
    stream_in_TREADY,
    stream_out_TVALID,
    stream_out_TREADY);
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [6:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [6:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [23:0]stream_in_TDATA;
  input [2:0]stream_in_TKEEP;
  input [2:0]stream_in_TSTRB;
  input [0:0]stream_in_TUSER;
  input [0:0]stream_in_TLAST;
  input [0:0]stream_in_TID;
  input [0:0]stream_in_TDEST;
  output [23:0]stream_out_TDATA;
  output [2:0]stream_out_TKEEP;
  output [2:0]stream_out_TSTRB;
  output [0:0]stream_out_TUSER;
  output [0:0]stream_out_TLAST;
  output [0:0]stream_out_TID;
  output [0:0]stream_out_TDEST;
  input stream_in_TVALID;
  output stream_in_TREADY;
  output stream_out_TVALID;
  input stream_out_TREADY;

  wire \<const0> ;
  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read;
  wire [23:0]AXIvideo2xfMat_24_9_1080_1920_1_U0_img_in_419_din;
  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_n_34;
  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_n_35;
  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_n_36;
  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_n_8;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state1_0;
  wire ap_CS_fsm_state1_5;
  wire ap_CS_fsm_state4;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc15_U0_ap_ready;
  wire ap_sync_reg_filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready_reg_n_4;
  wire [31:0]cols;
  wire control_s_axi_U_n_10;
  wire control_s_axi_U_n_11;
  wire control_s_axi_U_n_12;
  wire control_s_axi_U_n_13;
  wire control_s_axi_U_n_14;
  wire control_s_axi_U_n_15;
  wire control_s_axi_U_n_16;
  wire control_s_axi_U_n_17;
  wire control_s_axi_U_n_18;
  wire control_s_axi_U_n_19;
  wire control_s_axi_U_n_20;
  wire control_s_axi_U_n_21;
  wire control_s_axi_U_n_22;
  wire control_s_axi_U_n_23;
  wire control_s_axi_U_n_24;
  wire control_s_axi_U_n_25;
  wire control_s_axi_U_n_26;
  wire control_s_axi_U_n_27;
  wire control_s_axi_U_n_28;
  wire control_s_axi_U_n_29;
  wire control_s_axi_U_n_30;
  wire control_s_axi_U_n_31;
  wire control_s_axi_U_n_32;
  wire control_s_axi_U_n_33;
  wire control_s_axi_U_n_34;
  wire control_s_axi_U_n_35;
  wire control_s_axi_U_n_36;
  wire control_s_axi_U_n_37;
  wire control_s_axi_U_n_38;
  wire control_s_axi_U_n_39;
  wire control_s_axi_U_n_4;
  wire control_s_axi_U_n_40;
  wire control_s_axi_U_n_41;
  wire control_s_axi_U_n_42;
  wire control_s_axi_U_n_43;
  wire control_s_axi_U_n_44;
  wire control_s_axi_U_n_45;
  wire control_s_axi_U_n_46;
  wire control_s_axi_U_n_47;
  wire control_s_axi_U_n_48;
  wire control_s_axi_U_n_49;
  wire control_s_axi_U_n_5;
  wire control_s_axi_U_n_50;
  wire control_s_axi_U_n_51;
  wire control_s_axi_U_n_52;
  wire control_s_axi_U_n_53;
  wire control_s_axi_U_n_54;
  wire control_s_axi_U_n_55;
  wire control_s_axi_U_n_56;
  wire control_s_axi_U_n_57;
  wire control_s_axi_U_n_58;
  wire control_s_axi_U_n_59;
  wire control_s_axi_U_n_6;
  wire control_s_axi_U_n_60;
  wire control_s_axi_U_n_61;
  wire control_s_axi_U_n_62;
  wire control_s_axi_U_n_63;
  wire control_s_axi_U_n_64;
  wire control_s_axi_U_n_65;
  wire control_s_axi_U_n_66;
  wire control_s_axi_U_n_67;
  wire control_s_axi_U_n_69;
  wire control_s_axi_U_n_7;
  wire control_s_axi_U_n_70;
  wire control_s_axi_U_n_72;
  wire control_s_axi_U_n_73;
  wire control_s_axi_U_n_74;
  wire control_s_axi_U_n_8;
  wire control_s_axi_U_n_9;
  wire filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready;
  wire [3:1]filter2D_0_3_3_9_9_1080_1920_1_U0_filter_address0;
  wire filter2D_0_3_3_9_9_1080_1920_1_U0_filter_ce0;
  wire filter2D_0_3_3_9_9_1080_1920_1_U0_img_in_419_read;
  wire [23:0]filter2D_0_3_3_9_9_1080_1920_1_U0_img_out_420_din;
  wire filter2D_0_3_3_9_9_1080_1920_1_U0_n_12;
  wire filter2D_0_3_3_9_9_1080_1920_1_U0_n_5;
  wire filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read;
  wire [15:0]filter_q0;
  wire \grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/tmp_6_fu_625_p3 ;
  wire i_1_reg_2560;
  wire icmp_ln128_fu_409_p2;
  wire icmp_ln195_fu_198_p2;
  wire \icmp_ln759_reg_1127[0]_i_5_n_4 ;
  wire img_in_cols_c10_U_n_22;
  wire [15:0]img_in_cols_c10_dout;
  wire img_in_cols_c10_empty_n;
  wire img_in_cols_c10_full_n;
  wire img_in_cols_c_U_n_38;
  wire img_in_cols_c_U_n_39;
  wire [31:0]img_in_cols_c_dout;
  wire img_in_cols_c_empty_n;
  wire img_in_cols_c_full_n;
  wire [23:0]img_in_data_dout;
  wire img_in_data_empty_n;
  wire img_in_data_full_n;
  wire [15:0]img_in_rows_c9_dout;
  wire img_in_rows_c9_empty_n;
  wire img_in_rows_c9_full_n;
  wire [31:0]img_in_rows_c_dout;
  wire img_in_rows_c_empty_n;
  wire img_in_rows_c_full_n;
  wire [31:0]img_out_cols_c_dout;
  wire img_out_cols_c_empty_n;
  wire img_out_cols_c_full_n;
  wire [23:0]img_out_data_dout;
  wire img_out_data_empty_n;
  wire img_out_data_full_n;
  wire img_out_rows_c_U_n_6;
  wire [31:0]img_out_rows_c_dout;
  wire img_out_rows_c_empty_n;
  wire img_out_rows_c_full_n;
  wire int_filter_ce1;
  wire interrupt;
  wire \lfilter_2_2_fu_76_reg[0]_i_2_n_4 ;
  wire \lfilter_2_2_fu_76_reg[0]_i_3_n_4 ;
  wire \lfilter_2_2_fu_76_reg[10]_i_2_n_4 ;
  wire \lfilter_2_2_fu_76_reg[10]_i_3_n_4 ;
  wire \lfilter_2_2_fu_76_reg[11]_i_2_n_4 ;
  wire \lfilter_2_2_fu_76_reg[11]_i_3_n_4 ;
  wire \lfilter_2_2_fu_76_reg[12]_i_2_n_4 ;
  wire \lfilter_2_2_fu_76_reg[12]_i_3_n_4 ;
  wire \lfilter_2_2_fu_76_reg[13]_i_2_n_4 ;
  wire \lfilter_2_2_fu_76_reg[13]_i_3_n_4 ;
  wire \lfilter_2_2_fu_76_reg[14]_i_2_n_4 ;
  wire \lfilter_2_2_fu_76_reg[14]_i_3_n_4 ;
  wire \lfilter_2_2_fu_76_reg[15]_i_3_n_4 ;
  wire \lfilter_2_2_fu_76_reg[15]_i_4_n_4 ;
  wire \lfilter_2_2_fu_76_reg[15]_i_5_n_4 ;
  wire \lfilter_2_2_fu_76_reg[1]_i_2_n_4 ;
  wire \lfilter_2_2_fu_76_reg[1]_i_3_n_4 ;
  wire \lfilter_2_2_fu_76_reg[2]_i_2_n_4 ;
  wire \lfilter_2_2_fu_76_reg[2]_i_3_n_4 ;
  wire \lfilter_2_2_fu_76_reg[3]_i_2_n_4 ;
  wire \lfilter_2_2_fu_76_reg[3]_i_3_n_4 ;
  wire \lfilter_2_2_fu_76_reg[4]_i_2_n_4 ;
  wire \lfilter_2_2_fu_76_reg[4]_i_3_n_4 ;
  wire \lfilter_2_2_fu_76_reg[5]_i_2_n_4 ;
  wire \lfilter_2_2_fu_76_reg[5]_i_3_n_4 ;
  wire \lfilter_2_2_fu_76_reg[6]_i_2_n_4 ;
  wire \lfilter_2_2_fu_76_reg[6]_i_3_n_4 ;
  wire \lfilter_2_2_fu_76_reg[7]_i_2_n_4 ;
  wire \lfilter_2_2_fu_76_reg[7]_i_3_n_4 ;
  wire \lfilter_2_2_fu_76_reg[8]_i_2_n_4 ;
  wire \lfilter_2_2_fu_76_reg[8]_i_3_n_4 ;
  wire \lfilter_2_2_fu_76_reg[9]_i_2_n_4 ;
  wire \lfilter_2_2_fu_76_reg[9]_i_3_n_4 ;
  wire mOutPtr110_out;
  wire mOutPtr110_out_1;
  wire mOutPtr110_out_3;
  wire mOutPtr110_out_4;
  wire \rdata_reg[0]_i_5_n_4 ;
  wire \rdata_reg[10]_i_3_n_4 ;
  wire \rdata_reg[11]_i_3_n_4 ;
  wire \rdata_reg[12]_i_3_n_4 ;
  wire \rdata_reg[13]_i_3_n_4 ;
  wire \rdata_reg[14]_i_3_n_4 ;
  wire \rdata_reg[15]_i_3_n_4 ;
  wire \rdata_reg[16]_i_3_n_4 ;
  wire \rdata_reg[17]_i_3_n_4 ;
  wire \rdata_reg[18]_i_3_n_4 ;
  wire \rdata_reg[19]_i_3_n_4 ;
  wire \rdata_reg[1]_i_3_n_4 ;
  wire \rdata_reg[20]_i_3_n_4 ;
  wire \rdata_reg[21]_i_3_n_4 ;
  wire \rdata_reg[22]_i_3_n_4 ;
  wire \rdata_reg[23]_i_3_n_4 ;
  wire \rdata_reg[24]_i_3_n_4 ;
  wire \rdata_reg[25]_i_3_n_4 ;
  wire \rdata_reg[26]_i_3_n_4 ;
  wire \rdata_reg[27]_i_3_n_4 ;
  wire \rdata_reg[28]_i_3_n_4 ;
  wire \rdata_reg[29]_i_3_n_4 ;
  wire \rdata_reg[2]_i_4_n_4 ;
  wire \rdata_reg[30]_i_3_n_4 ;
  wire \rdata_reg[31]_i_8_n_4 ;
  wire \rdata_reg[3]_i_4_n_4 ;
  wire \rdata_reg[4]_i_2_n_4 ;
  wire \rdata_reg[5]_i_2_n_4 ;
  wire \rdata_reg[6]_i_3_n_4 ;
  wire \rdata_reg[6]_i_4_n_4 ;
  wire \rdata_reg[7]_i_7_n_4 ;
  wire \rdata_reg[8]_i_3_n_4 ;
  wire \rdata_reg[9]_i_3_n_4 ;
  wire [31:0]rows;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [7:0]shift;
  wire shiftReg_ce;
  wire shiftReg_ce_2;
  wire [7:0]shift_c_dout;
  wire shift_c_empty_n;
  wire shift_c_full_n;
  wire start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_11;
  wire start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_14;
  wire start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_9;
  wire start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n;
  wire start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_U_n_6;
  wire start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n;
  wire start_once_reg;
  wire [23:0]stream_in_TDATA;
  wire [0:0]stream_in_TLAST;
  wire stream_in_TREADY;
  wire [0:0]stream_in_TUSER;
  wire stream_in_TVALID;
  wire [23:0]stream_out_TDATA;
  wire [0:0]stream_out_TLAST;
  wire stream_out_TREADY;
  wire [0:0]stream_out_TUSER;
  wire stream_out_TVALID;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read;

  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  assign stream_out_TDEST[0] = \<const0> ;
  assign stream_out_TID[0] = \<const0> ;
  assign stream_out_TKEEP[2] = \<const0> ;
  assign stream_out_TKEEP[1] = \<const0> ;
  assign stream_out_TKEEP[0] = \<const0> ;
  assign stream_out_TSTRB[2] = \<const0> ;
  assign stream_out_TSTRB[1] = \<const0> ;
  assign stream_out_TSTRB[0] = \<const0> ;
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_AXIvideo2xfMat_24_9_1080_1920_1_s AXIvideo2xfMat_24_9_1080_1920_1_U0
       (.AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .\B_V_data_1_state_reg[1] (stream_in_TREADY),
        .CO(icmp_ln128_fu_409_p2),
        .D(img_in_cols_c_dout),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state1}),
        .\ap_CS_fsm_reg[4]_0 (AXIvideo2xfMat_24_9_1080_1920_1_U0_n_36),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1_reg_0(AXIvideo2xfMat_24_9_1080_1920_1_U0_n_8),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .filter2D_0_3_3_9_9_1080_1920_1_U0_img_in_419_read(filter2D_0_3_3_9_9_1080_1920_1_U0_img_in_419_read),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_in_data_full_n(img_in_data_full_n),
        .internal_empty_n_reg(AXIvideo2xfMat_24_9_1080_1920_1_U0_n_34),
        .internal_empty_n_reg_0(AXIvideo2xfMat_24_9_1080_1920_1_U0_n_35),
        .mOutPtr110_out(mOutPtr110_out),
        .\p_Val2_s_reg_282_reg[23]_0 (AXIvideo2xfMat_24_9_1080_1920_1_U0_img_in_419_din),
        .\rows_reg_440_reg[31]_0 (img_in_rows_c_dout),
        .stream_in_TDATA(stream_in_TDATA),
        .stream_in_TLAST(stream_in_TLAST),
        .stream_in_TUSER(stream_in_TUSER),
        .stream_in_TVALID(stream_in_TVALID));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc15 Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc15_U0
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_14));
  GND GND
       (.G(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc15_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_74),
        .Q(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc15_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_73),
        .Q(ap_sync_reg_filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready_reg_n_4),
        .R(1'b0));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_control_s_axi control_s_axi_U
       (.ADDRBWRADDR(filter2D_0_3_3_9_9_1080_1920_1_U0_filter_address0),
        .AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .CO(icmp_ln195_fu_198_p2),
        .D(filter_q0),
        .DOADO({control_s_axi_U_n_4,control_s_axi_U_n_5,control_s_axi_U_n_6,control_s_axi_U_n_7,control_s_axi_U_n_8,control_s_axi_U_n_9,control_s_axi_U_n_10,control_s_axi_U_n_11,control_s_axi_U_n_12,control_s_axi_U_n_13,control_s_axi_U_n_14,control_s_axi_U_n_15,control_s_axi_U_n_16,control_s_axi_U_n_17,control_s_axi_U_n_18,control_s_axi_U_n_19,control_s_axi_U_n_20,control_s_axi_U_n_21,control_s_axi_U_n_22,control_s_axi_U_n_23,control_s_axi_U_n_24,control_s_axi_U_n_25,control_s_axi_U_n_26,control_s_axi_U_n_27,control_s_axi_U_n_28,control_s_axi_U_n_29,control_s_axi_U_n_30,control_s_axi_U_n_31,control_s_axi_U_n_32,control_s_axi_U_n_33,control_s_axi_U_n_34,control_s_axi_U_n_35}),
        .DOBDO({control_s_axi_U_n_36,control_s_axi_U_n_37,control_s_axi_U_n_38,control_s_axi_U_n_39,control_s_axi_U_n_40,control_s_axi_U_n_41,control_s_axi_U_n_42,control_s_axi_U_n_43,control_s_axi_U_n_44,control_s_axi_U_n_45,control_s_axi_U_n_46,control_s_axi_U_n_47,control_s_axi_U_n_48,control_s_axi_U_n_49,control_s_axi_U_n_50,control_s_axi_U_n_51,control_s_axi_U_n_52,control_s_axi_U_n_53,control_s_axi_U_n_54,control_s_axi_U_n_55,control_s_axi_U_n_56,control_s_axi_U_n_57,control_s_axi_U_n_58,control_s_axi_U_n_59,control_s_axi_U_n_60,control_s_axi_U_n_61,control_s_axi_U_n_62,control_s_axi_U_n_63,control_s_axi_U_n_64,control_s_axi_U_n_65,control_s_axi_U_n_66,control_s_axi_U_n_67}),
        .Q(ap_CS_fsm_state1_0),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(control_s_axi_U_n_73),
        .ap_rst_n_1(control_s_axi_U_n_74),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc15_U0_ap_ready(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc15_U0_ap_ready),
        .ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc15_U0_ap_ready_reg(control_s_axi_U_n_72),
        .ap_sync_reg_filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready_reg(ap_sync_reg_filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready_reg_n_4),
        .filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready(filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready),
        .i_1_reg_2560(i_1_reg_2560),
        .int_ap_idle_reg_0(ap_CS_fsm_state1),
        .int_ap_start_reg_0(control_s_axi_U_n_70),
        .\int_cols_reg[31]_0 (cols),
        .int_filter_ce1(int_filter_ce1),
        .\int_filter_shift_reg[0]_0 (control_s_axi_U_n_69),
        .\int_filter_shift_reg[0]_1 (filter2D_0_3_3_9_9_1080_1920_1_U0_n_5),
        .\int_rows_reg[31]_0 (rows),
        .\int_shift_reg[7]_0 (shift),
        .interrupt(interrupt),
        .\lfilter_2_2_7_fu_104_reg[0] (\lfilter_2_2_fu_76_reg[0]_i_2_n_4 ),
        .\lfilter_2_2_7_fu_104_reg[0]_0 (\lfilter_2_2_fu_76_reg[15]_i_4_n_4 ),
        .\lfilter_2_2_7_fu_104_reg[0]_1 (\lfilter_2_2_fu_76_reg[0]_i_3_n_4 ),
        .\lfilter_2_2_7_fu_104_reg[10] (\lfilter_2_2_fu_76_reg[10]_i_2_n_4 ),
        .\lfilter_2_2_7_fu_104_reg[10]_0 (\lfilter_2_2_fu_76_reg[10]_i_3_n_4 ),
        .\lfilter_2_2_7_fu_104_reg[11] (\lfilter_2_2_fu_76_reg[11]_i_2_n_4 ),
        .\lfilter_2_2_7_fu_104_reg[11]_0 (\lfilter_2_2_fu_76_reg[11]_i_3_n_4 ),
        .\lfilter_2_2_7_fu_104_reg[12] (\lfilter_2_2_fu_76_reg[12]_i_2_n_4 ),
        .\lfilter_2_2_7_fu_104_reg[12]_0 (\lfilter_2_2_fu_76_reg[12]_i_3_n_4 ),
        .\lfilter_2_2_7_fu_104_reg[13] (\lfilter_2_2_fu_76_reg[13]_i_2_n_4 ),
        .\lfilter_2_2_7_fu_104_reg[13]_0 (\lfilter_2_2_fu_76_reg[13]_i_3_n_4 ),
        .\lfilter_2_2_7_fu_104_reg[14] (\lfilter_2_2_fu_76_reg[14]_i_2_n_4 ),
        .\lfilter_2_2_7_fu_104_reg[14]_0 (\lfilter_2_2_fu_76_reg[14]_i_3_n_4 ),
        .\lfilter_2_2_7_fu_104_reg[15] (\lfilter_2_2_fu_76_reg[15]_i_3_n_4 ),
        .\lfilter_2_2_7_fu_104_reg[15]_0 (\lfilter_2_2_fu_76_reg[15]_i_5_n_4 ),
        .\lfilter_2_2_7_fu_104_reg[1] (\lfilter_2_2_fu_76_reg[1]_i_2_n_4 ),
        .\lfilter_2_2_7_fu_104_reg[1]_0 (\lfilter_2_2_fu_76_reg[1]_i_3_n_4 ),
        .\lfilter_2_2_7_fu_104_reg[2] (\lfilter_2_2_fu_76_reg[2]_i_2_n_4 ),
        .\lfilter_2_2_7_fu_104_reg[2]_0 (\lfilter_2_2_fu_76_reg[2]_i_3_n_4 ),
        .\lfilter_2_2_7_fu_104_reg[3] (\lfilter_2_2_fu_76_reg[3]_i_2_n_4 ),
        .\lfilter_2_2_7_fu_104_reg[3]_0 (\lfilter_2_2_fu_76_reg[3]_i_3_n_4 ),
        .\lfilter_2_2_7_fu_104_reg[4] (\lfilter_2_2_fu_76_reg[4]_i_2_n_4 ),
        .\lfilter_2_2_7_fu_104_reg[4]_0 (\lfilter_2_2_fu_76_reg[4]_i_3_n_4 ),
        .\lfilter_2_2_7_fu_104_reg[5] (\lfilter_2_2_fu_76_reg[5]_i_2_n_4 ),
        .\lfilter_2_2_7_fu_104_reg[5]_0 (\lfilter_2_2_fu_76_reg[5]_i_3_n_4 ),
        .\lfilter_2_2_7_fu_104_reg[6] (\lfilter_2_2_fu_76_reg[6]_i_2_n_4 ),
        .\lfilter_2_2_7_fu_104_reg[6]_0 (\lfilter_2_2_fu_76_reg[6]_i_3_n_4 ),
        .\lfilter_2_2_7_fu_104_reg[7] (\lfilter_2_2_fu_76_reg[7]_i_2_n_4 ),
        .\lfilter_2_2_7_fu_104_reg[7]_0 (\lfilter_2_2_fu_76_reg[7]_i_3_n_4 ),
        .\lfilter_2_2_7_fu_104_reg[8] (\lfilter_2_2_fu_76_reg[8]_i_2_n_4 ),
        .\lfilter_2_2_7_fu_104_reg[8]_0 (\lfilter_2_2_fu_76_reg[8]_i_3_n_4 ),
        .\lfilter_2_2_7_fu_104_reg[9] (\lfilter_2_2_fu_76_reg[9]_i_2_n_4 ),
        .\lfilter_2_2_7_fu_104_reg[9]_0 (\lfilter_2_2_fu_76_reg[9]_i_3_n_4 ),
        .\rdata_reg[0]_0 (\rdata_reg[0]_i_5_n_4 ),
        .\rdata_reg[10]_0 (\rdata_reg[10]_i_3_n_4 ),
        .\rdata_reg[11]_0 (\rdata_reg[11]_i_3_n_4 ),
        .\rdata_reg[12]_0 (\rdata_reg[12]_i_3_n_4 ),
        .\rdata_reg[13]_0 (\rdata_reg[13]_i_3_n_4 ),
        .\rdata_reg[14]_0 (\rdata_reg[14]_i_3_n_4 ),
        .\rdata_reg[15]_0 (\rdata_reg[15]_i_3_n_4 ),
        .\rdata_reg[16]_0 (\rdata_reg[16]_i_3_n_4 ),
        .\rdata_reg[17]_0 (\rdata_reg[17]_i_3_n_4 ),
        .\rdata_reg[18]_0 (\rdata_reg[18]_i_3_n_4 ),
        .\rdata_reg[19]_0 (\rdata_reg[19]_i_3_n_4 ),
        .\rdata_reg[1]_0 (\rdata_reg[1]_i_3_n_4 ),
        .\rdata_reg[20]_0 (\rdata_reg[20]_i_3_n_4 ),
        .\rdata_reg[21]_0 (\rdata_reg[21]_i_3_n_4 ),
        .\rdata_reg[22]_0 (\rdata_reg[22]_i_3_n_4 ),
        .\rdata_reg[23]_0 (\rdata_reg[23]_i_3_n_4 ),
        .\rdata_reg[24]_0 (\rdata_reg[24]_i_3_n_4 ),
        .\rdata_reg[25]_0 (\rdata_reg[25]_i_3_n_4 ),
        .\rdata_reg[26]_0 (\rdata_reg[26]_i_3_n_4 ),
        .\rdata_reg[27]_0 (\rdata_reg[27]_i_3_n_4 ),
        .\rdata_reg[28]_0 (\rdata_reg[28]_i_3_n_4 ),
        .\rdata_reg[29]_0 (\rdata_reg[29]_i_3_n_4 ),
        .\rdata_reg[2]_0 (\rdata_reg[2]_i_4_n_4 ),
        .\rdata_reg[30]_0 (\rdata_reg[30]_i_3_n_4 ),
        .\rdata_reg[31]_0 (\rdata_reg[31]_i_8_n_4 ),
        .\rdata_reg[3]_0 (\rdata_reg[3]_i_4_n_4 ),
        .\rdata_reg[4]_0 (\rdata_reg[4]_i_2_n_4 ),
        .\rdata_reg[5]_0 (\rdata_reg[5]_i_2_n_4 ),
        .\rdata_reg[6]_0 (\rdata_reg[6]_i_3_n_4 ),
        .\rdata_reg[6]_1 (\rdata_reg[6]_i_4_n_4 ),
        .\rdata_reg[7]_0 (\rdata_reg[7]_i_7_n_4 ),
        .\rdata_reg[8]_0 (\rdata_reg[8]_i_3_n_4 ),
        .\rdata_reg[9]_0 (\rdata_reg[9]_i_3_n_4 ),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .shiftReg_ce(shiftReg_ce_2),
        .start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n),
        .start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n(start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n),
        .start_once_reg(start_once_reg));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_filter2D_0_3_3_9_9_1080_1920_1_s filter2D_0_3_3_9_9_1080_1920_1_U0
       (.ADDRBWRADDR(filter2D_0_3_3_9_9_1080_1920_1_U0_filter_address0),
        .D(img_in_data_dout),
        .E(shiftReg_ce),
        .O(\grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/tmp_6_fu_625_p3 ),
        .Q(ap_CS_fsm_state1_0),
        .S(\icmp_ln759_reg_1127[0]_i_5_n_4 ),
        .\ap_CS_fsm_reg[0]_0 (ap_sync_reg_filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready_reg_n_4),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter17_reg(filter2D_0_3_3_9_9_1080_1920_1_U0_n_12),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready(filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready),
        .filter2D_0_3_3_9_9_1080_1920_1_U0_filter_ce0(filter2D_0_3_3_9_9_1080_1920_1_U0_filter_ce0),
        .filter2D_0_3_3_9_9_1080_1920_1_U0_img_in_419_read(filter2D_0_3_3_9_9_1080_1920_1_U0_img_in_419_read),
        .filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read(filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read),
        .img_in_cols_c10_empty_n(img_in_cols_c10_empty_n),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_in_rows_c9_empty_n(img_in_rows_c9_empty_n),
        .img_out_data_full_n(img_out_data_full_n),
        .\int_filter_shift_reg[0] (control_s_axi_U_n_69),
        .\lfilter_2_2_7_fu_104_reg[15]_0 (filter_q0),
        .\mul_i_mid1_reg_479_reg[0]_0 (filter2D_0_3_3_9_9_1080_1920_1_U0_n_5),
        .out(shift_c_dout),
        .\p_src_mat_cols_read_reg_445_reg[15]_0 (img_in_cols_c10_dout),
        .\p_src_mat_rows_read_reg_450_reg[15]_0 (img_in_rows_c9_dout),
        .shift_c_empty_n(shift_c_empty_n),
        .\temp_V_1_reg_1242_reg[23] (filter2D_0_3_3_9_9_1080_1920_1_U0_img_out_420_din));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln759_reg_1127[0]_i_5 
       (.I0(\grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/tmp_6_fu_625_p3 ),
        .O(\icmp_ln759_reg_1127[0]_i_5_n_4 ));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w32_d2_S img_in_cols_c10_U
       (.AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .D(img_in_cols_c_dout[15:0]),
        .Q(ap_CS_fsm_state1),
        .\SRL_SIG_reg[1][15] (img_in_cols_c10_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read(filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read),
        .img_in_cols_c10_empty_n(img_in_cols_c10_empty_n),
        .img_in_cols_c10_full_n(img_in_cols_c10_full_n),
        .img_in_cols_c_empty_n(img_in_cols_c_empty_n),
        .img_in_rows_c9_empty_n(img_in_rows_c9_empty_n),
        .img_in_rows_c9_full_n(img_in_rows_c9_full_n),
        .img_in_rows_c_empty_n(img_in_rows_c_empty_n),
        .internal_empty_n_reg_0(img_in_cols_c10_U_n_22),
        .internal_empty_n_reg_1(img_in_cols_c_U_n_39),
        .internal_full_n_reg_0(ap_sync_reg_filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready_reg_n_4),
        .internal_full_n_reg_1(ap_CS_fsm_state1_0),
        .shift_c_empty_n(shift_c_empty_n));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w32_d2_S_0 img_in_cols_c_U
       (.AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .D(img_in_cols_c_dout),
        .Q(ap_CS_fsm_state1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_in_cols_c10_full_n(img_in_cols_c10_full_n),
        .img_in_cols_c_empty_n(img_in_cols_c_empty_n),
        .img_in_cols_c_full_n(img_in_cols_c_full_n),
        .img_in_rows_c9_full_n(img_in_rows_c9_full_n),
        .img_in_rows_c_empty_n(img_in_rows_c_empty_n),
        .in(cols),
        .internal_empty_n_reg_0(img_in_cols_c_U_n_38),
        .internal_empty_n_reg_1(img_in_cols_c_U_n_39),
        .internal_empty_n_reg_2(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_11),
        .mOutPtr110_out(mOutPtr110_out_1),
        .shiftReg_ce(shiftReg_ce_2));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w24_d2_S img_in_data_U
       (.D(img_in_data_dout),
        .\SRL_SIG_reg[0][23] (AXIvideo2xfMat_24_9_1080_1920_1_U0_img_in_419_din),
        .\SRL_SIG_reg[1][0] (AXIvideo2xfMat_24_9_1080_1920_1_U0_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .filter2D_0_3_3_9_9_1080_1920_1_U0_img_in_419_read(filter2D_0_3_3_9_9_1080_1920_1_U0_img_in_419_read),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_in_data_full_n(img_in_data_full_n),
        .internal_empty_n_reg_0(AXIvideo2xfMat_24_9_1080_1920_1_U0_n_36),
        .internal_full_n_reg_0(AXIvideo2xfMat_24_9_1080_1920_1_U0_n_35),
        .mOutPtr110_out(mOutPtr110_out));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w32_d2_S_1 img_in_rows_c9_U
       (.AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .D(img_in_rows_c_dout[15:0]),
        .Q(ap_CS_fsm_state1),
        .\SRL_SIG_reg[1][15] (img_in_rows_c9_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read(filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read),
        .img_in_cols_c10_full_n(img_in_cols_c10_full_n),
        .img_in_cols_c_empty_n(img_in_cols_c_empty_n),
        .img_in_rows_c9_empty_n(img_in_rows_c9_empty_n),
        .img_in_rows_c9_full_n(img_in_rows_c9_full_n),
        .img_in_rows_c_empty_n(img_in_rows_c_empty_n),
        .internal_empty_n_reg_0(img_in_cols_c_U_n_38));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w32_d2_S_2 img_in_rows_c_U
       (.AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .\SRL_SIG_reg[1][31] (img_in_rows_c_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_in_rows_c_empty_n(img_in_rows_c_empty_n),
        .img_in_rows_c_full_n(img_in_rows_c_full_n),
        .in(rows),
        .internal_empty_n_reg_0(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_9),
        .mOutPtr110_out(mOutPtr110_out_3),
        .shiftReg_ce(shiftReg_ce_2));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w32_d4_S img_out_cols_c_U
       (.D(start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_U_n_6),
        .Q(ap_CS_fsm_state1_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_out_cols_c_empty_n(img_out_cols_c_empty_n),
        .img_out_cols_c_full_n(img_out_cols_c_full_n),
        .img_out_rows_c_empty_n(img_out_rows_c_empty_n),
        .in(cols),
        .out(img_out_cols_c_dout),
        .shiftReg_ce(shiftReg_ce_2),
        .xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start),
        .xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read(xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w24_d2_S_3 img_out_data_U
       (.D(img_out_data_dout),
        .E(shiftReg_ce),
        .\SRL_SIG_reg[0][23] (filter2D_0_3_3_9_9_1080_1920_1_U0_img_out_420_din),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_out_data_empty_n(img_out_data_empty_n),
        .img_out_data_full_n(img_out_data_full_n),
        .mOutPtr110_out(mOutPtr110_out_4),
        .\mOutPtr_reg[0]_0 (filter2D_0_3_3_9_9_1080_1920_1_U0_n_12),
        .xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read(xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w32_d4_S_4 img_out_rows_c_U
       (.D(start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_U_n_6),
        .Q(ap_CS_fsm_state1_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_in_cols_c_full_n(img_in_cols_c_full_n),
        .img_in_rows_c_full_n(img_in_rows_c_full_n),
        .img_out_cols_c_empty_n(img_out_cols_c_empty_n),
        .img_out_cols_c_full_n(img_out_cols_c_full_n),
        .img_out_rows_c_empty_n(img_out_rows_c_empty_n),
        .img_out_rows_c_full_n(img_out_rows_c_full_n),
        .in(rows),
        .internal_full_n_reg_0(img_out_rows_c_U_n_6),
        .out(img_out_rows_c_dout),
        .shiftReg_ce(shiftReg_ce_2),
        .shift_c_full_n(shift_c_full_n),
        .xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start),
        .xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read(xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read));
  FDRE \lfilter_2_2_fu_76_reg[0]_i_2 
       (.C(ap_clk),
        .CE(\lfilter_2_2_fu_76_reg[15]_i_4_n_4 ),
        .D(control_s_axi_U_n_51),
        .Q(\lfilter_2_2_fu_76_reg[0]_i_2_n_4 ),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[0]_i_3 
       (.C(ap_clk),
        .CE(\lfilter_2_2_fu_76_reg[15]_i_4_n_4 ),
        .D(control_s_axi_U_n_67),
        .Q(\lfilter_2_2_fu_76_reg[0]_i_3_n_4 ),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[10]_i_2 
       (.C(ap_clk),
        .CE(\lfilter_2_2_fu_76_reg[15]_i_4_n_4 ),
        .D(control_s_axi_U_n_41),
        .Q(\lfilter_2_2_fu_76_reg[10]_i_2_n_4 ),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[10]_i_3 
       (.C(ap_clk),
        .CE(\lfilter_2_2_fu_76_reg[15]_i_4_n_4 ),
        .D(control_s_axi_U_n_57),
        .Q(\lfilter_2_2_fu_76_reg[10]_i_3_n_4 ),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[11]_i_2 
       (.C(ap_clk),
        .CE(\lfilter_2_2_fu_76_reg[15]_i_4_n_4 ),
        .D(control_s_axi_U_n_40),
        .Q(\lfilter_2_2_fu_76_reg[11]_i_2_n_4 ),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[11]_i_3 
       (.C(ap_clk),
        .CE(\lfilter_2_2_fu_76_reg[15]_i_4_n_4 ),
        .D(control_s_axi_U_n_56),
        .Q(\lfilter_2_2_fu_76_reg[11]_i_3_n_4 ),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[12]_i_2 
       (.C(ap_clk),
        .CE(\lfilter_2_2_fu_76_reg[15]_i_4_n_4 ),
        .D(control_s_axi_U_n_39),
        .Q(\lfilter_2_2_fu_76_reg[12]_i_2_n_4 ),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[12]_i_3 
       (.C(ap_clk),
        .CE(\lfilter_2_2_fu_76_reg[15]_i_4_n_4 ),
        .D(control_s_axi_U_n_55),
        .Q(\lfilter_2_2_fu_76_reg[12]_i_3_n_4 ),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[13]_i_2 
       (.C(ap_clk),
        .CE(\lfilter_2_2_fu_76_reg[15]_i_4_n_4 ),
        .D(control_s_axi_U_n_38),
        .Q(\lfilter_2_2_fu_76_reg[13]_i_2_n_4 ),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[13]_i_3 
       (.C(ap_clk),
        .CE(\lfilter_2_2_fu_76_reg[15]_i_4_n_4 ),
        .D(control_s_axi_U_n_54),
        .Q(\lfilter_2_2_fu_76_reg[13]_i_3_n_4 ),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[14]_i_2 
       (.C(ap_clk),
        .CE(\lfilter_2_2_fu_76_reg[15]_i_4_n_4 ),
        .D(control_s_axi_U_n_37),
        .Q(\lfilter_2_2_fu_76_reg[14]_i_2_n_4 ),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[14]_i_3 
       (.C(ap_clk),
        .CE(\lfilter_2_2_fu_76_reg[15]_i_4_n_4 ),
        .D(control_s_axi_U_n_53),
        .Q(\lfilter_2_2_fu_76_reg[14]_i_3_n_4 ),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[15]_i_3 
       (.C(ap_clk),
        .CE(\lfilter_2_2_fu_76_reg[15]_i_4_n_4 ),
        .D(control_s_axi_U_n_36),
        .Q(\lfilter_2_2_fu_76_reg[15]_i_3_n_4 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \lfilter_2_2_fu_76_reg[15]_i_4 
       (.C(ap_clk),
        .CE(1'b1),
        .D(filter2D_0_3_3_9_9_1080_1920_1_U0_filter_ce0),
        .Q(\lfilter_2_2_fu_76_reg[15]_i_4_n_4 ),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[15]_i_5 
       (.C(ap_clk),
        .CE(\lfilter_2_2_fu_76_reg[15]_i_4_n_4 ),
        .D(control_s_axi_U_n_52),
        .Q(\lfilter_2_2_fu_76_reg[15]_i_5_n_4 ),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[1]_i_2 
       (.C(ap_clk),
        .CE(\lfilter_2_2_fu_76_reg[15]_i_4_n_4 ),
        .D(control_s_axi_U_n_50),
        .Q(\lfilter_2_2_fu_76_reg[1]_i_2_n_4 ),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[1]_i_3 
       (.C(ap_clk),
        .CE(\lfilter_2_2_fu_76_reg[15]_i_4_n_4 ),
        .D(control_s_axi_U_n_66),
        .Q(\lfilter_2_2_fu_76_reg[1]_i_3_n_4 ),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[2]_i_2 
       (.C(ap_clk),
        .CE(\lfilter_2_2_fu_76_reg[15]_i_4_n_4 ),
        .D(control_s_axi_U_n_49),
        .Q(\lfilter_2_2_fu_76_reg[2]_i_2_n_4 ),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[2]_i_3 
       (.C(ap_clk),
        .CE(\lfilter_2_2_fu_76_reg[15]_i_4_n_4 ),
        .D(control_s_axi_U_n_65),
        .Q(\lfilter_2_2_fu_76_reg[2]_i_3_n_4 ),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[3]_i_2 
       (.C(ap_clk),
        .CE(\lfilter_2_2_fu_76_reg[15]_i_4_n_4 ),
        .D(control_s_axi_U_n_48),
        .Q(\lfilter_2_2_fu_76_reg[3]_i_2_n_4 ),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[3]_i_3 
       (.C(ap_clk),
        .CE(\lfilter_2_2_fu_76_reg[15]_i_4_n_4 ),
        .D(control_s_axi_U_n_64),
        .Q(\lfilter_2_2_fu_76_reg[3]_i_3_n_4 ),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[4]_i_2 
       (.C(ap_clk),
        .CE(\lfilter_2_2_fu_76_reg[15]_i_4_n_4 ),
        .D(control_s_axi_U_n_47),
        .Q(\lfilter_2_2_fu_76_reg[4]_i_2_n_4 ),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[4]_i_3 
       (.C(ap_clk),
        .CE(\lfilter_2_2_fu_76_reg[15]_i_4_n_4 ),
        .D(control_s_axi_U_n_63),
        .Q(\lfilter_2_2_fu_76_reg[4]_i_3_n_4 ),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[5]_i_2 
       (.C(ap_clk),
        .CE(\lfilter_2_2_fu_76_reg[15]_i_4_n_4 ),
        .D(control_s_axi_U_n_46),
        .Q(\lfilter_2_2_fu_76_reg[5]_i_2_n_4 ),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[5]_i_3 
       (.C(ap_clk),
        .CE(\lfilter_2_2_fu_76_reg[15]_i_4_n_4 ),
        .D(control_s_axi_U_n_62),
        .Q(\lfilter_2_2_fu_76_reg[5]_i_3_n_4 ),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[6]_i_2 
       (.C(ap_clk),
        .CE(\lfilter_2_2_fu_76_reg[15]_i_4_n_4 ),
        .D(control_s_axi_U_n_45),
        .Q(\lfilter_2_2_fu_76_reg[6]_i_2_n_4 ),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[6]_i_3 
       (.C(ap_clk),
        .CE(\lfilter_2_2_fu_76_reg[15]_i_4_n_4 ),
        .D(control_s_axi_U_n_61),
        .Q(\lfilter_2_2_fu_76_reg[6]_i_3_n_4 ),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[7]_i_2 
       (.C(ap_clk),
        .CE(\lfilter_2_2_fu_76_reg[15]_i_4_n_4 ),
        .D(control_s_axi_U_n_44),
        .Q(\lfilter_2_2_fu_76_reg[7]_i_2_n_4 ),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[7]_i_3 
       (.C(ap_clk),
        .CE(\lfilter_2_2_fu_76_reg[15]_i_4_n_4 ),
        .D(control_s_axi_U_n_60),
        .Q(\lfilter_2_2_fu_76_reg[7]_i_3_n_4 ),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[8]_i_2 
       (.C(ap_clk),
        .CE(\lfilter_2_2_fu_76_reg[15]_i_4_n_4 ),
        .D(control_s_axi_U_n_43),
        .Q(\lfilter_2_2_fu_76_reg[8]_i_2_n_4 ),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[8]_i_3 
       (.C(ap_clk),
        .CE(\lfilter_2_2_fu_76_reg[15]_i_4_n_4 ),
        .D(control_s_axi_U_n_59),
        .Q(\lfilter_2_2_fu_76_reg[8]_i_3_n_4 ),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[9]_i_2 
       (.C(ap_clk),
        .CE(\lfilter_2_2_fu_76_reg[15]_i_4_n_4 ),
        .D(control_s_axi_U_n_42),
        .Q(\lfilter_2_2_fu_76_reg[9]_i_2_n_4 ),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[9]_i_3 
       (.C(ap_clk),
        .CE(\lfilter_2_2_fu_76_reg[15]_i_4_n_4 ),
        .D(control_s_axi_U_n_58),
        .Q(\lfilter_2_2_fu_76_reg[9]_i_3_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[0]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[6]_i_3_n_4 ),
        .D(control_s_axi_U_n_35),
        .Q(\rdata_reg[0]_i_5_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[6]_i_3_n_4 ),
        .D(control_s_axi_U_n_25),
        .Q(\rdata_reg[10]_i_3_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[6]_i_3_n_4 ),
        .D(control_s_axi_U_n_24),
        .Q(\rdata_reg[11]_i_3_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[6]_i_3_n_4 ),
        .D(control_s_axi_U_n_23),
        .Q(\rdata_reg[12]_i_3_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[6]_i_3_n_4 ),
        .D(control_s_axi_U_n_22),
        .Q(\rdata_reg[13]_i_3_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[6]_i_3_n_4 ),
        .D(control_s_axi_U_n_21),
        .Q(\rdata_reg[14]_i_3_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[6]_i_3_n_4 ),
        .D(control_s_axi_U_n_20),
        .Q(\rdata_reg[15]_i_3_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[6]_i_3_n_4 ),
        .D(control_s_axi_U_n_19),
        .Q(\rdata_reg[16]_i_3_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[6]_i_3_n_4 ),
        .D(control_s_axi_U_n_18),
        .Q(\rdata_reg[17]_i_3_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[6]_i_3_n_4 ),
        .D(control_s_axi_U_n_17),
        .Q(\rdata_reg[18]_i_3_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[6]_i_3_n_4 ),
        .D(control_s_axi_U_n_16),
        .Q(\rdata_reg[19]_i_3_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[6]_i_3_n_4 ),
        .D(control_s_axi_U_n_34),
        .Q(\rdata_reg[1]_i_3_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[6]_i_3_n_4 ),
        .D(control_s_axi_U_n_15),
        .Q(\rdata_reg[20]_i_3_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[6]_i_3_n_4 ),
        .D(control_s_axi_U_n_14),
        .Q(\rdata_reg[21]_i_3_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[6]_i_3_n_4 ),
        .D(control_s_axi_U_n_13),
        .Q(\rdata_reg[22]_i_3_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[6]_i_3_n_4 ),
        .D(control_s_axi_U_n_12),
        .Q(\rdata_reg[23]_i_3_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[6]_i_3_n_4 ),
        .D(control_s_axi_U_n_11),
        .Q(\rdata_reg[24]_i_3_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[6]_i_3_n_4 ),
        .D(control_s_axi_U_n_10),
        .Q(\rdata_reg[25]_i_3_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[6]_i_3_n_4 ),
        .D(control_s_axi_U_n_9),
        .Q(\rdata_reg[26]_i_3_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[6]_i_3_n_4 ),
        .D(control_s_axi_U_n_8),
        .Q(\rdata_reg[27]_i_3_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[6]_i_3_n_4 ),
        .D(control_s_axi_U_n_7),
        .Q(\rdata_reg[28]_i_3_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[6]_i_3_n_4 ),
        .D(control_s_axi_U_n_6),
        .Q(\rdata_reg[29]_i_3_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[6]_i_3_n_4 ),
        .D(control_s_axi_U_n_33),
        .Q(\rdata_reg[2]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[6]_i_3_n_4 ),
        .D(control_s_axi_U_n_5),
        .Q(\rdata_reg[30]_i_3_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[31]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[6]_i_3_n_4 ),
        .D(control_s_axi_U_n_4),
        .Q(\rdata_reg[31]_i_8_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[6]_i_3_n_4 ),
        .D(control_s_axi_U_n_32),
        .Q(\rdata_reg[3]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[6]_i_3_n_4 ),
        .D(control_s_axi_U_n_31),
        .Q(\rdata_reg[4]_i_2_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[6]_i_3_n_4 ),
        .D(control_s_axi_U_n_30),
        .Q(\rdata_reg[5]_i_2_n_4 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rdata_reg[6]_i_3 
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_filter_ce1),
        .Q(\rdata_reg[6]_i_3_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[6]_i_3_n_4 ),
        .D(control_s_axi_U_n_29),
        .Q(\rdata_reg[6]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[7]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[6]_i_3_n_4 ),
        .D(control_s_axi_U_n_28),
        .Q(\rdata_reg[7]_i_7_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[6]_i_3_n_4 ),
        .D(control_s_axi_U_n_27),
        .Q(\rdata_reg[8]_i_3_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[6]_i_3_n_4 ),
        .D(control_s_axi_U_n_26),
        .Q(\rdata_reg[9]_i_3_n_4 ),
        .R(1'b0));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w8_d3_S shift_c_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read(filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read),
        .in(shift),
        .internal_full_n_reg_0(img_in_cols_c10_U_n_22),
        .out(shift_c_dout),
        .shiftReg_ce(shiftReg_ce_2),
        .shift_c_empty_n(shift_c_empty_n),
        .shift_c_full_n(shift_c_full_n));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0 start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U
       (.AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .CO(icmp_ln128_fu_409_p2),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state1}),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc15_U0_ap_ready(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc15_U0_ap_ready),
        .filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready(filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready),
        .img_in_cols_c10_full_n(img_in_cols_c10_full_n),
        .img_in_cols_c_empty_n(img_in_cols_c_empty_n),
        .img_in_cols_c_full_n(img_in_cols_c_full_n),
        .img_in_rows_c9_full_n(img_in_rows_c9_full_n),
        .img_in_rows_c_empty_n(img_in_rows_c_empty_n),
        .img_in_rows_c_full_n(img_in_rows_c_full_n),
        .img_out_cols_c_full_n(img_out_cols_c_full_n),
        .img_out_rows_c_full_n(img_out_rows_c_full_n),
        .int_ap_idle_reg(control_s_axi_U_n_70),
        .int_ap_idle_reg_0(ap_CS_fsm_state1_5),
        .int_ap_ready_reg(ap_sync_reg_filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready_reg_n_4),
        .internal_empty_n_reg_0(AXIvideo2xfMat_24_9_1080_1920_1_U0_n_34),
        .internal_full_n_reg_0(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_9),
        .internal_full_n_reg_1(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_11),
        .internal_full_n_reg_2(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_14),
        .mOutPtr110_out(mOutPtr110_out_3),
        .mOutPtr110_out_0(mOutPtr110_out_1),
        .\mOutPtr_reg[0]_0 (control_s_axi_U_n_72),
        .shiftReg_ce(shiftReg_ce_2),
        .shift_c_full_n(shift_c_full_n),
        .start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n),
        .start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n(start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(img_out_rows_c_U_n_6),
        .xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0 start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_U
       (.CO(icmp_ln195_fu_198_p2),
        .D(start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_U_n_6),
        .Q(ap_CS_fsm_state1_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .i_1_reg_2560(i_1_reg_2560),
        .img_out_cols_c_empty_n(img_out_cols_c_empty_n),
        .img_out_rows_c_empty_n(img_out_rows_c_empty_n),
        .\mOutPtr_reg[1]_0 (control_s_axi_U_n_72),
        .start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n(start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n),
        .xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done),
        .xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_xfMat2AXIvideo_24_9_1080_1920_1_s xfMat2AXIvideo_24_9_1080_1920_1_U0
       (.\B_V_data_1_state_reg[0] (stream_out_TVALID),
        .CO(icmp_ln195_fu_198_p2),
        .D(img_out_data_dout),
        .Q(ap_CS_fsm_state1_5),
        .\ap_CS_fsm_reg[1]_0 (start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_U_n_6),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cols_reg_240_reg[31]_0 (img_out_cols_c_dout),
        .i_1_reg_2560(i_1_reg_2560),
        .img_out_cols_c_empty_n(img_out_cols_c_empty_n),
        .img_out_data_empty_n(img_out_data_empty_n),
        .img_out_rows_c_empty_n(img_out_rows_c_empty_n),
        .internal_full_n_reg(filter2D_0_3_3_9_9_1080_1920_1_U0_n_12),
        .mOutPtr110_out(mOutPtr110_out_4),
        .\rows_reg_235_reg[31]_0 (img_out_rows_c_dout),
        .stream_out_TDATA(stream_out_TDATA),
        .stream_out_TLAST(stream_out_TLAST),
        .stream_out_TREADY(stream_out_TREADY),
        .stream_out_TUSER(stream_out_TUSER),
        .xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done),
        .xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start),
        .xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read(xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read),
        .xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read(xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read));
endmodule

module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_AXIvideo2xfMat_24_9_1080_1920_1_s
   (\B_V_data_1_state_reg[1] ,
    Q,
    CO,
    ap_enable_reg_pp1_iter1_reg_0,
    \p_Val2_s_reg_282_reg[23]_0 ,
    mOutPtr110_out,
    internal_empty_n_reg,
    internal_empty_n_reg_0,
    \ap_CS_fsm_reg[4]_0 ,
    ap_rst_n_inv,
    ap_clk,
    AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
    ap_rst_n,
    stream_in_TVALID,
    img_in_data_full_n,
    stream_in_TUSER,
    stream_in_TLAST,
    filter2D_0_3_3_9_9_1080_1920_1_U0_img_in_419_read,
    img_in_data_empty_n,
    AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
    D,
    \rows_reg_440_reg[31]_0 ,
    stream_in_TDATA);
  output \B_V_data_1_state_reg[1] ;
  output [1:0]Q;
  output [0:0]CO;
  output ap_enable_reg_pp1_iter1_reg_0;
  output [23:0]\p_Val2_s_reg_282_reg[23]_0 ;
  output mOutPtr110_out;
  output internal_empty_n_reg;
  output internal_empty_n_reg_0;
  output \ap_CS_fsm_reg[4]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read;
  input ap_rst_n;
  input stream_in_TVALID;
  input img_in_data_full_n;
  input [0:0]stream_in_TUSER;
  input [0:0]stream_in_TLAST;
  input filter2D_0_3_3_9_9_1080_1920_1_U0_img_in_419_read;
  input img_in_data_empty_n;
  input AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  input [31:0]D;
  input [31:0]\rows_reg_440_reg[31]_0 ;
  input [23:0]stream_in_TDATA;

  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_0;
  wire \B_V_data_1_state_reg[1] ;
  wire [0:0]CO;
  wire [31:0]D;
  wire [1:0]Q;
  wire \ap_CS_fsm[4]_i_3_n_4 ;
  wire \ap_CS_fsm[5]_i_10_n_4 ;
  wire \ap_CS_fsm[5]_i_11_n_4 ;
  wire \ap_CS_fsm[5]_i_12_n_4 ;
  wire \ap_CS_fsm[5]_i_13_n_4 ;
  wire \ap_CS_fsm[5]_i_14_n_4 ;
  wire \ap_CS_fsm[5]_i_15_n_4 ;
  wire \ap_CS_fsm[5]_i_16_n_4 ;
  wire \ap_CS_fsm[5]_i_23_n_4 ;
  wire \ap_CS_fsm[5]_i_24_n_4 ;
  wire \ap_CS_fsm[5]_i_25_n_4 ;
  wire \ap_CS_fsm[5]_i_26_n_4 ;
  wire \ap_CS_fsm[5]_i_27_n_4 ;
  wire \ap_CS_fsm[5]_i_28_n_4 ;
  wire \ap_CS_fsm[5]_i_29_n_4 ;
  wire \ap_CS_fsm[5]_i_30_n_4 ;
  wire \ap_CS_fsm[5]_i_36_n_4 ;
  wire \ap_CS_fsm[5]_i_37_n_4 ;
  wire \ap_CS_fsm[5]_i_38_n_4 ;
  wire \ap_CS_fsm[5]_i_39_n_4 ;
  wire \ap_CS_fsm[5]_i_40_n_4 ;
  wire \ap_CS_fsm[5]_i_41_n_4 ;
  wire \ap_CS_fsm[5]_i_42_n_4 ;
  wire \ap_CS_fsm[5]_i_43_n_4 ;
  wire \ap_CS_fsm[5]_i_44_n_4 ;
  wire \ap_CS_fsm[5]_i_45_n_4 ;
  wire \ap_CS_fsm[5]_i_46_n_4 ;
  wire \ap_CS_fsm[5]_i_47_n_4 ;
  wire \ap_CS_fsm[5]_i_48_n_4 ;
  wire \ap_CS_fsm[5]_i_49_n_4 ;
  wire \ap_CS_fsm[5]_i_50_n_4 ;
  wire \ap_CS_fsm[5]_i_51_n_4 ;
  wire \ap_CS_fsm[5]_i_9_n_4 ;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[5]_i_22_n_4 ;
  wire \ap_CS_fsm_reg[5]_i_22_n_5 ;
  wire \ap_CS_fsm_reg[5]_i_22_n_6 ;
  wire \ap_CS_fsm_reg[5]_i_22_n_7 ;
  wire \ap_CS_fsm_reg[5]_i_35_n_4 ;
  wire \ap_CS_fsm_reg[5]_i_35_n_5 ;
  wire \ap_CS_fsm_reg[5]_i_35_n_6 ;
  wire \ap_CS_fsm_reg[5]_i_35_n_7 ;
  wire \ap_CS_fsm_reg[5]_i_3_n_5 ;
  wire \ap_CS_fsm_reg[5]_i_3_n_6 ;
  wire \ap_CS_fsm_reg[5]_i_3_n_7 ;
  wire \ap_CS_fsm_reg[5]_i_8_n_4 ;
  wire \ap_CS_fsm_reg[5]_i_8_n_5 ;
  wire \ap_CS_fsm_reg[5]_i_8_n_6 ;
  wire \ap_CS_fsm_reg[5]_i_8_n_7 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [7:0]ap_NS_fsm;
  wire ap_NS_fsm116_out;
  wire ap_NS_fsm120_out;
  wire ap_clk;
  wire ap_condition_pp1_exit_iter0_state5;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter1_reg_0;
  wire ap_enable_reg_pp1_iter1_reg_n_4;
  wire ap_phi_mux_start_3_phi_fu_241_p41;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [23:0]axi_data_V_2_reg_193;
  wire \axi_data_V_2_reg_193[0]_i_1_n_4 ;
  wire \axi_data_V_2_reg_193[10]_i_1_n_4 ;
  wire \axi_data_V_2_reg_193[11]_i_1_n_4 ;
  wire \axi_data_V_2_reg_193[12]_i_1_n_4 ;
  wire \axi_data_V_2_reg_193[13]_i_1_n_4 ;
  wire \axi_data_V_2_reg_193[14]_i_1_n_4 ;
  wire \axi_data_V_2_reg_193[15]_i_1_n_4 ;
  wire \axi_data_V_2_reg_193[16]_i_1_n_4 ;
  wire \axi_data_V_2_reg_193[17]_i_1_n_4 ;
  wire \axi_data_V_2_reg_193[18]_i_1_n_4 ;
  wire \axi_data_V_2_reg_193[19]_i_1_n_4 ;
  wire \axi_data_V_2_reg_193[1]_i_1_n_4 ;
  wire \axi_data_V_2_reg_193[20]_i_1_n_4 ;
  wire \axi_data_V_2_reg_193[21]_i_1_n_4 ;
  wire \axi_data_V_2_reg_193[22]_i_1_n_4 ;
  wire \axi_data_V_2_reg_193[23]_i_1_n_4 ;
  wire \axi_data_V_2_reg_193[23]_i_2_n_4 ;
  wire \axi_data_V_2_reg_193[2]_i_1_n_4 ;
  wire \axi_data_V_2_reg_193[3]_i_1_n_4 ;
  wire \axi_data_V_2_reg_193[4]_i_1_n_4 ;
  wire \axi_data_V_2_reg_193[5]_i_1_n_4 ;
  wire \axi_data_V_2_reg_193[6]_i_1_n_4 ;
  wire \axi_data_V_2_reg_193[7]_i_1_n_4 ;
  wire \axi_data_V_2_reg_193[8]_i_1_n_4 ;
  wire \axi_data_V_2_reg_193[9]_i_1_n_4 ;
  wire [23:0]axi_data_V_3_reg_248;
  wire \axi_data_V_3_reg_248[0]_i_1_n_4 ;
  wire \axi_data_V_3_reg_248[10]_i_1_n_4 ;
  wire \axi_data_V_3_reg_248[11]_i_1_n_4 ;
  wire \axi_data_V_3_reg_248[12]_i_1_n_4 ;
  wire \axi_data_V_3_reg_248[13]_i_1_n_4 ;
  wire \axi_data_V_3_reg_248[14]_i_1_n_4 ;
  wire \axi_data_V_3_reg_248[15]_i_1_n_4 ;
  wire \axi_data_V_3_reg_248[16]_i_1_n_4 ;
  wire \axi_data_V_3_reg_248[17]_i_1_n_4 ;
  wire \axi_data_V_3_reg_248[18]_i_1_n_4 ;
  wire \axi_data_V_3_reg_248[19]_i_1_n_4 ;
  wire \axi_data_V_3_reg_248[1]_i_1_n_4 ;
  wire \axi_data_V_3_reg_248[20]_i_1_n_4 ;
  wire \axi_data_V_3_reg_248[21]_i_1_n_4 ;
  wire \axi_data_V_3_reg_248[22]_i_1_n_4 ;
  wire \axi_data_V_3_reg_248[23]_i_2_n_4 ;
  wire \axi_data_V_3_reg_248[2]_i_1_n_4 ;
  wire \axi_data_V_3_reg_248[3]_i_1_n_4 ;
  wire \axi_data_V_3_reg_248[4]_i_1_n_4 ;
  wire \axi_data_V_3_reg_248[5]_i_1_n_4 ;
  wire \axi_data_V_3_reg_248[6]_i_1_n_4 ;
  wire \axi_data_V_3_reg_248[7]_i_1_n_4 ;
  wire \axi_data_V_3_reg_248[8]_i_1_n_4 ;
  wire \axi_data_V_3_reg_248[9]_i_1_n_4 ;
  wire [23:0]axi_data_V_5_ph_reg_307;
  wire \axi_data_V_5_ph_reg_307[23]_i_1_n_4 ;
  wire [23:0]axi_data_V_5_reg_344;
  wire [23:0]axi_data_V_reg_159;
  wire axi_last_V_2_reg_204;
  wire \axi_last_V_2_reg_204[0]_i_1_n_4 ;
  wire axi_last_V_3_reg_259;
  wire \axi_last_V_3_reg_259[0]_i_1_n_4 ;
  wire axi_last_V_5_ph_reg_295;
  wire \axi_last_V_5_ph_reg_295[0]_i_1_n_4 ;
  wire axi_last_V_5_reg_332;
  wire axi_last_V_8_reg_2691;
  wire axi_last_V_8_reg_2697_out;
  wire \axi_last_V_8_reg_269_reg_n_4_[0] ;
  wire axi_last_V_reg_147;
  wire cmp743_i_fu_386_p2;
  wire cmp743_i_reg_468;
  wire \cmp743_i_reg_468[0]_i_11_n_4 ;
  wire \cmp743_i_reg_468[0]_i_12_n_4 ;
  wire \cmp743_i_reg_468[0]_i_13_n_4 ;
  wire \cmp743_i_reg_468[0]_i_14_n_4 ;
  wire \cmp743_i_reg_468[0]_i_15_n_4 ;
  wire \cmp743_i_reg_468[0]_i_16_n_4 ;
  wire \cmp743_i_reg_468[0]_i_17_n_4 ;
  wire \cmp743_i_reg_468[0]_i_18_n_4 ;
  wire \cmp743_i_reg_468[0]_i_1_n_4 ;
  wire \cmp743_i_reg_468[0]_i_20_n_4 ;
  wire \cmp743_i_reg_468[0]_i_21_n_4 ;
  wire \cmp743_i_reg_468[0]_i_22_n_4 ;
  wire \cmp743_i_reg_468[0]_i_23_n_4 ;
  wire \cmp743_i_reg_468[0]_i_24_n_4 ;
  wire \cmp743_i_reg_468[0]_i_25_n_4 ;
  wire \cmp743_i_reg_468[0]_i_26_n_4 ;
  wire \cmp743_i_reg_468[0]_i_27_n_4 ;
  wire \cmp743_i_reg_468[0]_i_28_n_4 ;
  wire \cmp743_i_reg_468[0]_i_29_n_4 ;
  wire \cmp743_i_reg_468[0]_i_30_n_4 ;
  wire \cmp743_i_reg_468[0]_i_31_n_4 ;
  wire \cmp743_i_reg_468[0]_i_32_n_4 ;
  wire \cmp743_i_reg_468[0]_i_33_n_4 ;
  wire \cmp743_i_reg_468[0]_i_34_n_4 ;
  wire \cmp743_i_reg_468[0]_i_35_n_4 ;
  wire \cmp743_i_reg_468[0]_i_36_n_4 ;
  wire \cmp743_i_reg_468[0]_i_4_n_4 ;
  wire \cmp743_i_reg_468[0]_i_5_n_4 ;
  wire \cmp743_i_reg_468[0]_i_6_n_4 ;
  wire \cmp743_i_reg_468[0]_i_7_n_4 ;
  wire \cmp743_i_reg_468[0]_i_8_n_4 ;
  wire \cmp743_i_reg_468[0]_i_9_n_4 ;
  wire \cmp743_i_reg_468_reg[0]_i_10_n_4 ;
  wire \cmp743_i_reg_468_reg[0]_i_10_n_5 ;
  wire \cmp743_i_reg_468_reg[0]_i_10_n_6 ;
  wire \cmp743_i_reg_468_reg[0]_i_10_n_7 ;
  wire \cmp743_i_reg_468_reg[0]_i_19_n_4 ;
  wire \cmp743_i_reg_468_reg[0]_i_19_n_5 ;
  wire \cmp743_i_reg_468_reg[0]_i_19_n_6 ;
  wire \cmp743_i_reg_468_reg[0]_i_19_n_7 ;
  wire \cmp743_i_reg_468_reg[0]_i_2_n_6 ;
  wire \cmp743_i_reg_468_reg[0]_i_2_n_7 ;
  wire \cmp743_i_reg_468_reg[0]_i_3_n_4 ;
  wire \cmp743_i_reg_468_reg[0]_i_3_n_5 ;
  wire \cmp743_i_reg_468_reg[0]_i_3_n_6 ;
  wire \cmp743_i_reg_468_reg[0]_i_3_n_7 ;
  wire [31:0]cols_reg_445;
  wire filter2D_0_3_3_9_9_1080_1920_1_U0_img_in_419_read;
  wire [10:0]i_3_fu_396_p2;
  wire [10:0]i_3_reg_472;
  wire \i_3_reg_472[10]_i_2_n_4 ;
  wire \i_3_reg_472[6]_i_2_n_4 ;
  wire i_reg_182;
  wire \i_reg_182_reg_n_4_[0] ;
  wire \i_reg_182_reg_n_4_[10] ;
  wire \i_reg_182_reg_n_4_[1] ;
  wire \i_reg_182_reg_n_4_[2] ;
  wire \i_reg_182_reg_n_4_[3] ;
  wire \i_reg_182_reg_n_4_[4] ;
  wire \i_reg_182_reg_n_4_[5] ;
  wire \i_reg_182_reg_n_4_[6] ;
  wire \i_reg_182_reg_n_4_[7] ;
  wire \i_reg_182_reg_n_4_[8] ;
  wire \i_reg_182_reg_n_4_[9] ;
  wire \icmp_ln132_reg_491_reg_n_4_[0] ;
  wire img_in_data_empty_n;
  wire img_in_data_full_n;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_5_n_4;
  wire [10:0]j_3_fu_414_p2;
  wire j_reg_2150;
  wire \j_reg_215[10]_i_4_n_4 ;
  wire [10:0]j_reg_215_reg;
  wire \last_1_ph_reg_319[0]_i_1_n_4 ;
  wire \last_1_ph_reg_319_reg_n_4_[0] ;
  wire last_1_reg_356;
  wire \last_1_reg_356_reg_n_4_[0] ;
  wire last_reg_226;
  wire mOutPtr110_out;
  wire [23:0]p_1_in;
  wire [23:0]\p_Val2_s_reg_282_reg[23]_0 ;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_11;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_12;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_13;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_14;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_15;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_16;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_17;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_18;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_19;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_20;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_21;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_22;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_23;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_24;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_25;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_26;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_27;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_28;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_29;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_30;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_31;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_32;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_33;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_34;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_35;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_36;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_37;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_38;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_42;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_45;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_46;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_47;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_48;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_49;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_5;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_50;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_51;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_52;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_53;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_54;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_55;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_56;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_57;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_58;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_59;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_60;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_61;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_62;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_63;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_64;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_65;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_66;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_67;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_68;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_7;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_9;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_94;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_95;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_96;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_97;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_4;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_6;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_7;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_9;
  wire regslice_both_AXI_video_strm_V_user_V_U_n_4;
  wire regslice_both_AXI_video_strm_V_user_V_U_n_6;
  wire [31:0]rows_reg_440;
  wire [31:0]\rows_reg_440_reg[31]_0 ;
  wire start_1_fu_90;
  wire \start_1_fu_90[0]_i_1_n_4 ;
  wire start_3_reg_238;
  wire start_reg_171;
  wire [23:0]stream_in_TDATA;
  wire [23:0]stream_in_TDATA_int_regslice;
  wire [0:0]stream_in_TLAST;
  wire stream_in_TLAST_int_regslice;
  wire [0:0]stream_in_TUSER;
  wire stream_in_TVALID;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_35_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp743_i_reg_468_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp743_i_reg_468_reg[0]_i_19_O_UNCONNECTED ;
  wire [3:3]\NLW_cmp743_i_reg_468_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_cmp743_i_reg_468_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp743_i_reg_468_reg[0]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I1(Q[0]),
        .I2(CO),
        .I3(Q[1]),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I1(Q[0]),
        .I2(start_reg_171),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(start_reg_171),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state9),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(CO),
        .I1(Q[1]),
        .O(\ap_CS_fsm[4]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_10 
       (.I0(rows_reg_440[28]),
        .I1(rows_reg_440[29]),
        .O(\ap_CS_fsm[5]_i_10_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_11 
       (.I0(rows_reg_440[26]),
        .I1(rows_reg_440[27]),
        .O(\ap_CS_fsm[5]_i_11_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_12 
       (.I0(rows_reg_440[24]),
        .I1(rows_reg_440[25]),
        .O(\ap_CS_fsm[5]_i_12_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_13 
       (.I0(rows_reg_440[31]),
        .I1(rows_reg_440[30]),
        .O(\ap_CS_fsm[5]_i_13_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_14 
       (.I0(rows_reg_440[29]),
        .I1(rows_reg_440[28]),
        .O(\ap_CS_fsm[5]_i_14_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_15 
       (.I0(rows_reg_440[27]),
        .I1(rows_reg_440[26]),
        .O(\ap_CS_fsm[5]_i_15_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_16 
       (.I0(rows_reg_440[25]),
        .I1(rows_reg_440[24]),
        .O(\ap_CS_fsm[5]_i_16_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_23 
       (.I0(rows_reg_440[22]),
        .I1(rows_reg_440[23]),
        .O(\ap_CS_fsm[5]_i_23_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_24 
       (.I0(rows_reg_440[20]),
        .I1(rows_reg_440[21]),
        .O(\ap_CS_fsm[5]_i_24_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_25 
       (.I0(rows_reg_440[18]),
        .I1(rows_reg_440[19]),
        .O(\ap_CS_fsm[5]_i_25_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_26 
       (.I0(rows_reg_440[16]),
        .I1(rows_reg_440[17]),
        .O(\ap_CS_fsm[5]_i_26_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_27 
       (.I0(rows_reg_440[23]),
        .I1(rows_reg_440[22]),
        .O(\ap_CS_fsm[5]_i_27_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_28 
       (.I0(rows_reg_440[21]),
        .I1(rows_reg_440[20]),
        .O(\ap_CS_fsm[5]_i_28_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_29 
       (.I0(rows_reg_440[19]),
        .I1(rows_reg_440[18]),
        .O(\ap_CS_fsm[5]_i_29_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_30 
       (.I0(rows_reg_440[17]),
        .I1(rows_reg_440[16]),
        .O(\ap_CS_fsm[5]_i_30_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_36 
       (.I0(rows_reg_440[14]),
        .I1(rows_reg_440[15]),
        .O(\ap_CS_fsm[5]_i_36_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_37 
       (.I0(rows_reg_440[12]),
        .I1(rows_reg_440[13]),
        .O(\ap_CS_fsm[5]_i_37_n_4 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[5]_i_38 
       (.I0(\i_reg_182_reg_n_4_[10] ),
        .I1(rows_reg_440[10]),
        .I2(rows_reg_440[11]),
        .O(\ap_CS_fsm[5]_i_38_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[5]_i_39 
       (.I0(rows_reg_440[9]),
        .I1(\i_reg_182_reg_n_4_[9] ),
        .I2(rows_reg_440[8]),
        .I3(\i_reg_182_reg_n_4_[8] ),
        .O(\ap_CS_fsm[5]_i_39_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_40 
       (.I0(rows_reg_440[15]),
        .I1(rows_reg_440[14]),
        .O(\ap_CS_fsm[5]_i_40_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_41 
       (.I0(rows_reg_440[13]),
        .I1(rows_reg_440[12]),
        .O(\ap_CS_fsm[5]_i_41_n_4 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[5]_i_42 
       (.I0(\i_reg_182_reg_n_4_[10] ),
        .I1(rows_reg_440[10]),
        .I2(rows_reg_440[11]),
        .O(\ap_CS_fsm[5]_i_42_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_43 
       (.I0(rows_reg_440[8]),
        .I1(\i_reg_182_reg_n_4_[8] ),
        .I2(\i_reg_182_reg_n_4_[9] ),
        .I3(rows_reg_440[9]),
        .O(\ap_CS_fsm[5]_i_43_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[5]_i_44 
       (.I0(rows_reg_440[7]),
        .I1(\i_reg_182_reg_n_4_[7] ),
        .I2(rows_reg_440[6]),
        .I3(\i_reg_182_reg_n_4_[6] ),
        .O(\ap_CS_fsm[5]_i_44_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[5]_i_45 
       (.I0(rows_reg_440[5]),
        .I1(\i_reg_182_reg_n_4_[5] ),
        .I2(rows_reg_440[4]),
        .I3(\i_reg_182_reg_n_4_[4] ),
        .O(\ap_CS_fsm[5]_i_45_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[5]_i_46 
       (.I0(rows_reg_440[3]),
        .I1(\i_reg_182_reg_n_4_[3] ),
        .I2(rows_reg_440[2]),
        .I3(\i_reg_182_reg_n_4_[2] ),
        .O(\ap_CS_fsm[5]_i_46_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[5]_i_47 
       (.I0(rows_reg_440[1]),
        .I1(\i_reg_182_reg_n_4_[1] ),
        .I2(rows_reg_440[0]),
        .I3(\i_reg_182_reg_n_4_[0] ),
        .O(\ap_CS_fsm[5]_i_47_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_48 
       (.I0(rows_reg_440[6]),
        .I1(\i_reg_182_reg_n_4_[6] ),
        .I2(\i_reg_182_reg_n_4_[7] ),
        .I3(rows_reg_440[7]),
        .O(\ap_CS_fsm[5]_i_48_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_49 
       (.I0(rows_reg_440[4]),
        .I1(\i_reg_182_reg_n_4_[4] ),
        .I2(\i_reg_182_reg_n_4_[5] ),
        .I3(rows_reg_440[5]),
        .O(\ap_CS_fsm[5]_i_49_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_50 
       (.I0(rows_reg_440[2]),
        .I1(\i_reg_182_reg_n_4_[2] ),
        .I2(\i_reg_182_reg_n_4_[3] ),
        .I3(rows_reg_440[3]),
        .O(\ap_CS_fsm[5]_i_50_n_4 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[5]_i_51 
       (.I0(\i_reg_182_reg_n_4_[1] ),
        .I1(\i_reg_182_reg_n_4_[0] ),
        .I2(rows_reg_440[1]),
        .I3(rows_reg_440[0]),
        .O(\ap_CS_fsm[5]_i_51_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[5]_i_9 
       (.I0(rows_reg_440[30]),
        .I1(rows_reg_440[31]),
        .O(\ap_CS_fsm[5]_i_9_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(\last_1_reg_356_reg_n_4_[0] ),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state7),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\last_1_reg_356_reg_n_4_[0] ),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[5]_i_22 
       (.CI(\ap_CS_fsm_reg[5]_i_35_n_4 ),
        .CO({\ap_CS_fsm_reg[5]_i_22_n_4 ,\ap_CS_fsm_reg[5]_i_22_n_5 ,\ap_CS_fsm_reg[5]_i_22_n_6 ,\ap_CS_fsm_reg[5]_i_22_n_7 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[5]_i_36_n_4 ,\ap_CS_fsm[5]_i_37_n_4 ,\ap_CS_fsm[5]_i_38_n_4 ,\ap_CS_fsm[5]_i_39_n_4 }),
        .O(\NLW_ap_CS_fsm_reg[5]_i_22_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_40_n_4 ,\ap_CS_fsm[5]_i_41_n_4 ,\ap_CS_fsm[5]_i_42_n_4 ,\ap_CS_fsm[5]_i_43_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[5]_i_3 
       (.CI(\ap_CS_fsm_reg[5]_i_8_n_4 ),
        .CO({CO,\ap_CS_fsm_reg[5]_i_3_n_5 ,\ap_CS_fsm_reg[5]_i_3_n_6 ,\ap_CS_fsm_reg[5]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[5]_i_9_n_4 ,\ap_CS_fsm[5]_i_10_n_4 ,\ap_CS_fsm[5]_i_11_n_4 ,\ap_CS_fsm[5]_i_12_n_4 }),
        .O(\NLW_ap_CS_fsm_reg[5]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_13_n_4 ,\ap_CS_fsm[5]_i_14_n_4 ,\ap_CS_fsm[5]_i_15_n_4 ,\ap_CS_fsm[5]_i_16_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[5]_i_35 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[5]_i_35_n_4 ,\ap_CS_fsm_reg[5]_i_35_n_5 ,\ap_CS_fsm_reg[5]_i_35_n_6 ,\ap_CS_fsm_reg[5]_i_35_n_7 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[5]_i_44_n_4 ,\ap_CS_fsm[5]_i_45_n_4 ,\ap_CS_fsm[5]_i_46_n_4 ,\ap_CS_fsm[5]_i_47_n_4 }),
        .O(\NLW_ap_CS_fsm_reg[5]_i_35_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_48_n_4 ,\ap_CS_fsm[5]_i_49_n_4 ,\ap_CS_fsm[5]_i_50_n_4 ,\ap_CS_fsm[5]_i_51_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[5]_i_8 
       (.CI(\ap_CS_fsm_reg[5]_i_22_n_4 ),
        .CO({\ap_CS_fsm_reg[5]_i_8_n_4 ,\ap_CS_fsm_reg[5]_i_8_n_5 ,\ap_CS_fsm_reg[5]_i_8_n_6 ,\ap_CS_fsm_reg[5]_i_8_n_7 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[5]_i_23_n_4 ,\ap_CS_fsm[5]_i_24_n_4 ,\ap_CS_fsm[5]_i_25_n_4 ,\ap_CS_fsm[5]_i_26_n_4 }),
        .O(\NLW_ap_CS_fsm_reg[5]_i_8_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_27_n_4 ,\ap_CS_fsm[5]_i_28_n_4 ,\ap_CS_fsm[5]_i_29_n_4 ,\ap_CS_fsm[5]_i_30_n_4 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_42),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_5),
        .Q(ap_enable_reg_pp1_iter1_reg_n_4),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[0]_i_1 
       (.I0(axi_data_V_5_reg_344[0]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[0]),
        .O(\axi_data_V_2_reg_193[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[10]_i_1 
       (.I0(axi_data_V_5_reg_344[10]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[10]),
        .O(\axi_data_V_2_reg_193[10]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[11]_i_1 
       (.I0(axi_data_V_5_reg_344[11]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[11]),
        .O(\axi_data_V_2_reg_193[11]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[12]_i_1 
       (.I0(axi_data_V_5_reg_344[12]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[12]),
        .O(\axi_data_V_2_reg_193[12]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[13]_i_1 
       (.I0(axi_data_V_5_reg_344[13]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[13]),
        .O(\axi_data_V_2_reg_193[13]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[14]_i_1 
       (.I0(axi_data_V_5_reg_344[14]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[14]),
        .O(\axi_data_V_2_reg_193[14]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[15]_i_1 
       (.I0(axi_data_V_5_reg_344[15]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[15]),
        .O(\axi_data_V_2_reg_193[15]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[16]_i_1 
       (.I0(axi_data_V_5_reg_344[16]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[16]),
        .O(\axi_data_V_2_reg_193[16]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[17]_i_1 
       (.I0(axi_data_V_5_reg_344[17]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[17]),
        .O(\axi_data_V_2_reg_193[17]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[18]_i_1 
       (.I0(axi_data_V_5_reg_344[18]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[18]),
        .O(\axi_data_V_2_reg_193[18]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[19]_i_1 
       (.I0(axi_data_V_5_reg_344[19]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[19]),
        .O(\axi_data_V_2_reg_193[19]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[1]_i_1 
       (.I0(axi_data_V_5_reg_344[1]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[1]),
        .O(\axi_data_V_2_reg_193[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[20]_i_1 
       (.I0(axi_data_V_5_reg_344[20]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[20]),
        .O(\axi_data_V_2_reg_193[20]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[21]_i_1 
       (.I0(axi_data_V_5_reg_344[21]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[21]),
        .O(\axi_data_V_2_reg_193[21]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[22]_i_1 
       (.I0(axi_data_V_5_reg_344[22]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[22]),
        .O(\axi_data_V_2_reg_193[22]_i_1_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \axi_data_V_2_reg_193[23]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state3),
        .O(\axi_data_V_2_reg_193[23]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[23]_i_2 
       (.I0(axi_data_V_5_reg_344[23]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[23]),
        .O(\axi_data_V_2_reg_193[23]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[2]_i_1 
       (.I0(axi_data_V_5_reg_344[2]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[2]),
        .O(\axi_data_V_2_reg_193[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[3]_i_1 
       (.I0(axi_data_V_5_reg_344[3]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[3]),
        .O(\axi_data_V_2_reg_193[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[4]_i_1 
       (.I0(axi_data_V_5_reg_344[4]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[4]),
        .O(\axi_data_V_2_reg_193[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[5]_i_1 
       (.I0(axi_data_V_5_reg_344[5]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[5]),
        .O(\axi_data_V_2_reg_193[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[6]_i_1 
       (.I0(axi_data_V_5_reg_344[6]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[6]),
        .O(\axi_data_V_2_reg_193[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[7]_i_1 
       (.I0(axi_data_V_5_reg_344[7]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[7]),
        .O(\axi_data_V_2_reg_193[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[8]_i_1 
       (.I0(axi_data_V_5_reg_344[8]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[8]),
        .O(\axi_data_V_2_reg_193[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[9]_i_1 
       (.I0(axi_data_V_5_reg_344[9]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[9]),
        .O(\axi_data_V_2_reg_193[9]_i_1_n_4 ));
  FDRE \axi_data_V_2_reg_193_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_4 ),
        .D(\axi_data_V_2_reg_193[0]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_193[0]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[10] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_4 ),
        .D(\axi_data_V_2_reg_193[10]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_193[10]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[11] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_4 ),
        .D(\axi_data_V_2_reg_193[11]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_193[11]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[12] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_4 ),
        .D(\axi_data_V_2_reg_193[12]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_193[12]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[13] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_4 ),
        .D(\axi_data_V_2_reg_193[13]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_193[13]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[14] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_4 ),
        .D(\axi_data_V_2_reg_193[14]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_193[14]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[15] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_4 ),
        .D(\axi_data_V_2_reg_193[15]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_193[15]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[16] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_4 ),
        .D(\axi_data_V_2_reg_193[16]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_193[16]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[17] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_4 ),
        .D(\axi_data_V_2_reg_193[17]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_193[17]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[18] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_4 ),
        .D(\axi_data_V_2_reg_193[18]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_193[18]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[19] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_4 ),
        .D(\axi_data_V_2_reg_193[19]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_193[19]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[1] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_4 ),
        .D(\axi_data_V_2_reg_193[1]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_193[1]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[20] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_4 ),
        .D(\axi_data_V_2_reg_193[20]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_193[20]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[21] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_4 ),
        .D(\axi_data_V_2_reg_193[21]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_193[21]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[22] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_4 ),
        .D(\axi_data_V_2_reg_193[22]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_193[22]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[23] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_4 ),
        .D(\axi_data_V_2_reg_193[23]_i_2_n_4 ),
        .Q(axi_data_V_2_reg_193[23]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[2] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_4 ),
        .D(\axi_data_V_2_reg_193[2]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_193[2]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[3] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_4 ),
        .D(\axi_data_V_2_reg_193[3]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_193[3]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[4] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_4 ),
        .D(\axi_data_V_2_reg_193[4]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_193[4]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[5] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_4 ),
        .D(\axi_data_V_2_reg_193[5]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_193[5]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[6] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_4 ),
        .D(\axi_data_V_2_reg_193[6]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_193[6]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[7] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_4 ),
        .D(\axi_data_V_2_reg_193[7]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_193[7]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[8] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_4 ),
        .D(\axi_data_V_2_reg_193[8]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_193[8]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[9] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_4 ),
        .D(\axi_data_V_2_reg_193[9]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_193[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[0]_i_1 
       (.I0(axi_data_V_2_reg_193[0]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [0]),
        .O(\axi_data_V_3_reg_248[0]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[10]_i_1 
       (.I0(axi_data_V_2_reg_193[10]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [10]),
        .O(\axi_data_V_3_reg_248[10]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[11]_i_1 
       (.I0(axi_data_V_2_reg_193[11]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [11]),
        .O(\axi_data_V_3_reg_248[11]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[12]_i_1 
       (.I0(axi_data_V_2_reg_193[12]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [12]),
        .O(\axi_data_V_3_reg_248[12]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[13]_i_1 
       (.I0(axi_data_V_2_reg_193[13]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [13]),
        .O(\axi_data_V_3_reg_248[13]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[14]_i_1 
       (.I0(axi_data_V_2_reg_193[14]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [14]),
        .O(\axi_data_V_3_reg_248[14]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[15]_i_1 
       (.I0(axi_data_V_2_reg_193[15]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [15]),
        .O(\axi_data_V_3_reg_248[15]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[16]_i_1 
       (.I0(axi_data_V_2_reg_193[16]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [16]),
        .O(\axi_data_V_3_reg_248[16]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[17]_i_1 
       (.I0(axi_data_V_2_reg_193[17]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [17]),
        .O(\axi_data_V_3_reg_248[17]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[18]_i_1 
       (.I0(axi_data_V_2_reg_193[18]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [18]),
        .O(\axi_data_V_3_reg_248[18]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[19]_i_1 
       (.I0(axi_data_V_2_reg_193[19]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [19]),
        .O(\axi_data_V_3_reg_248[19]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[1]_i_1 
       (.I0(axi_data_V_2_reg_193[1]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [1]),
        .O(\axi_data_V_3_reg_248[1]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[20]_i_1 
       (.I0(axi_data_V_2_reg_193[20]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [20]),
        .O(\axi_data_V_3_reg_248[20]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[21]_i_1 
       (.I0(axi_data_V_2_reg_193[21]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [21]),
        .O(\axi_data_V_3_reg_248[21]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[22]_i_1 
       (.I0(axi_data_V_2_reg_193[22]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [22]),
        .O(\axi_data_V_3_reg_248[22]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[23]_i_2 
       (.I0(axi_data_V_2_reg_193[23]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [23]),
        .O(\axi_data_V_3_reg_248[23]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[2]_i_1 
       (.I0(axi_data_V_2_reg_193[2]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [2]),
        .O(\axi_data_V_3_reg_248[2]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[3]_i_1 
       (.I0(axi_data_V_2_reg_193[3]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [3]),
        .O(\axi_data_V_3_reg_248[3]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[4]_i_1 
       (.I0(axi_data_V_2_reg_193[4]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [4]),
        .O(\axi_data_V_3_reg_248[4]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[5]_i_1 
       (.I0(axi_data_V_2_reg_193[5]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [5]),
        .O(\axi_data_V_3_reg_248[5]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[6]_i_1 
       (.I0(axi_data_V_2_reg_193[6]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [6]),
        .O(\axi_data_V_3_reg_248[6]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[7]_i_1 
       (.I0(axi_data_V_2_reg_193[7]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [7]),
        .O(\axi_data_V_3_reg_248[7]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[8]_i_1 
       (.I0(axi_data_V_2_reg_193[8]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [8]),
        .O(\axi_data_V_3_reg_248[8]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[9]_i_1 
       (.I0(axi_data_V_2_reg_193[9]),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\p_Val2_s_reg_282_reg[23]_0 [9]),
        .O(\axi_data_V_3_reg_248[9]_i_1_n_4 ));
  FDRE \axi_data_V_3_reg_248_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .D(\axi_data_V_3_reg_248[0]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_248[0]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[10] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .D(\axi_data_V_3_reg_248[10]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_248[10]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[11] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .D(\axi_data_V_3_reg_248[11]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_248[11]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[12] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .D(\axi_data_V_3_reg_248[12]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_248[12]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[13] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .D(\axi_data_V_3_reg_248[13]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_248[13]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[14] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .D(\axi_data_V_3_reg_248[14]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_248[14]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[15] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .D(\axi_data_V_3_reg_248[15]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_248[15]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[16] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .D(\axi_data_V_3_reg_248[16]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_248[16]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[17] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .D(\axi_data_V_3_reg_248[17]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_248[17]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[18] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .D(\axi_data_V_3_reg_248[18]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_248[18]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[19] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .D(\axi_data_V_3_reg_248[19]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_248[19]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .D(\axi_data_V_3_reg_248[1]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_248[1]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[20] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .D(\axi_data_V_3_reg_248[20]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_248[20]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[21] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .D(\axi_data_V_3_reg_248[21]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_248[21]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[22] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .D(\axi_data_V_3_reg_248[22]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_248[22]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[23] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .D(\axi_data_V_3_reg_248[23]_i_2_n_4 ),
        .Q(axi_data_V_3_reg_248[23]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .D(\axi_data_V_3_reg_248[2]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_248[2]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .D(\axi_data_V_3_reg_248[3]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_248[3]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .D(\axi_data_V_3_reg_248[4]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_248[4]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .D(\axi_data_V_3_reg_248[5]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_248[5]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .D(\axi_data_V_3_reg_248[6]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_248[6]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .D(\axi_data_V_3_reg_248[7]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_248[7]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[8] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .D(\axi_data_V_3_reg_248[8]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_248[8]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[9] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .D(\axi_data_V_3_reg_248[9]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_248[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[0]_i_1 
       (.I0(axi_data_V_3_reg_248[0]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[0]),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[10]_i_1 
       (.I0(axi_data_V_3_reg_248[10]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[10]),
        .O(p_1_in[10]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[11]_i_1 
       (.I0(axi_data_V_3_reg_248[11]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[11]),
        .O(p_1_in[11]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[12]_i_1 
       (.I0(axi_data_V_3_reg_248[12]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[12]),
        .O(p_1_in[12]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[13]_i_1 
       (.I0(axi_data_V_3_reg_248[13]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[13]),
        .O(p_1_in[13]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[14]_i_1 
       (.I0(axi_data_V_3_reg_248[14]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[14]),
        .O(p_1_in[14]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[15]_i_1 
       (.I0(axi_data_V_3_reg_248[15]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[15]),
        .O(p_1_in[15]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[16]_i_1 
       (.I0(axi_data_V_3_reg_248[16]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[16]),
        .O(p_1_in[16]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[17]_i_1 
       (.I0(axi_data_V_3_reg_248[17]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[17]),
        .O(p_1_in[17]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[18]_i_1 
       (.I0(axi_data_V_3_reg_248[18]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[18]),
        .O(p_1_in[18]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[19]_i_1 
       (.I0(axi_data_V_3_reg_248[19]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[19]),
        .O(p_1_in[19]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[1]_i_1 
       (.I0(axi_data_V_3_reg_248[1]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[1]),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[20]_i_1 
       (.I0(axi_data_V_3_reg_248[20]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[20]),
        .O(p_1_in[20]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[21]_i_1 
       (.I0(axi_data_V_3_reg_248[21]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[21]),
        .O(p_1_in[21]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[22]_i_1 
       (.I0(axi_data_V_3_reg_248[22]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[22]),
        .O(p_1_in[22]));
  LUT4 #(
    .INIT(16'hB888)) 
    \axi_data_V_5_ph_reg_307[23]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(cmp743_i_reg_468),
        .I2(CO),
        .I3(Q[1]),
        .O(\axi_data_V_5_ph_reg_307[23]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[23]_i_2 
       (.I0(axi_data_V_3_reg_248[23]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[23]),
        .O(p_1_in[23]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[2]_i_1 
       (.I0(axi_data_V_3_reg_248[2]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[2]),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[3]_i_1 
       (.I0(axi_data_V_3_reg_248[3]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[3]),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[4]_i_1 
       (.I0(axi_data_V_3_reg_248[4]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[4]),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[5]_i_1 
       (.I0(axi_data_V_3_reg_248[5]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[5]),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[6]_i_1 
       (.I0(axi_data_V_3_reg_248[6]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[6]),
        .O(p_1_in[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[7]_i_1 
       (.I0(axi_data_V_3_reg_248[7]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[7]),
        .O(p_1_in[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[8]_i_1 
       (.I0(axi_data_V_3_reg_248[8]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[8]),
        .O(p_1_in[8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_307[9]_i_1 
       (.I0(axi_data_V_3_reg_248[9]),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[9]),
        .O(p_1_in[9]));
  FDRE \axi_data_V_5_ph_reg_307_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_4 ),
        .D(p_1_in[0]),
        .Q(axi_data_V_5_ph_reg_307[0]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[10] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_4 ),
        .D(p_1_in[10]),
        .Q(axi_data_V_5_ph_reg_307[10]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[11] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_4 ),
        .D(p_1_in[11]),
        .Q(axi_data_V_5_ph_reg_307[11]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[12] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_4 ),
        .D(p_1_in[12]),
        .Q(axi_data_V_5_ph_reg_307[12]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[13] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_4 ),
        .D(p_1_in[13]),
        .Q(axi_data_V_5_ph_reg_307[13]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[14] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_4 ),
        .D(p_1_in[14]),
        .Q(axi_data_V_5_ph_reg_307[14]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[15] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_4 ),
        .D(p_1_in[15]),
        .Q(axi_data_V_5_ph_reg_307[15]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[16] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_4 ),
        .D(p_1_in[16]),
        .Q(axi_data_V_5_ph_reg_307[16]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[17] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_4 ),
        .D(p_1_in[17]),
        .Q(axi_data_V_5_ph_reg_307[17]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[18] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_4 ),
        .D(p_1_in[18]),
        .Q(axi_data_V_5_ph_reg_307[18]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[19] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_4 ),
        .D(p_1_in[19]),
        .Q(axi_data_V_5_ph_reg_307[19]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[1] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_4 ),
        .D(p_1_in[1]),
        .Q(axi_data_V_5_ph_reg_307[1]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[20] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_4 ),
        .D(p_1_in[20]),
        .Q(axi_data_V_5_ph_reg_307[20]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[21] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_4 ),
        .D(p_1_in[21]),
        .Q(axi_data_V_5_ph_reg_307[21]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[22] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_4 ),
        .D(p_1_in[22]),
        .Q(axi_data_V_5_ph_reg_307[22]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[23] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_4 ),
        .D(p_1_in[23]),
        .Q(axi_data_V_5_ph_reg_307[23]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[2] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_4 ),
        .D(p_1_in[2]),
        .Q(axi_data_V_5_ph_reg_307[2]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[3] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_4 ),
        .D(p_1_in[3]),
        .Q(axi_data_V_5_ph_reg_307[3]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[4] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_4 ),
        .D(p_1_in[4]),
        .Q(axi_data_V_5_ph_reg_307[4]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[5] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_4 ),
        .D(p_1_in[5]),
        .Q(axi_data_V_5_ph_reg_307[5]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[6] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_4 ),
        .D(p_1_in[6]),
        .Q(axi_data_V_5_ph_reg_307[6]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[7] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_4 ),
        .D(p_1_in[7]),
        .Q(axi_data_V_5_ph_reg_307[7]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[8] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_4 ),
        .D(p_1_in[8]),
        .Q(axi_data_V_5_ph_reg_307[8]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_307_reg[9] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_4 ),
        .D(p_1_in[9]),
        .Q(axi_data_V_5_ph_reg_307[9]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[0] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_68),
        .Q(axi_data_V_5_reg_344[0]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[10] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_58),
        .Q(axi_data_V_5_reg_344[10]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[11] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_57),
        .Q(axi_data_V_5_reg_344[11]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[12] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_56),
        .Q(axi_data_V_5_reg_344[12]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[13] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_55),
        .Q(axi_data_V_5_reg_344[13]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[14] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_54),
        .Q(axi_data_V_5_reg_344[14]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[15] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_53),
        .Q(axi_data_V_5_reg_344[15]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[16] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_52),
        .Q(axi_data_V_5_reg_344[16]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[17] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_51),
        .Q(axi_data_V_5_reg_344[17]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[18] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_50),
        .Q(axi_data_V_5_reg_344[18]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[19] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_49),
        .Q(axi_data_V_5_reg_344[19]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[1] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_67),
        .Q(axi_data_V_5_reg_344[1]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[20] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_48),
        .Q(axi_data_V_5_reg_344[20]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[21] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_47),
        .Q(axi_data_V_5_reg_344[21]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[22] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_46),
        .Q(axi_data_V_5_reg_344[22]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[23] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_45),
        .Q(axi_data_V_5_reg_344[23]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[2] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_66),
        .Q(axi_data_V_5_reg_344[2]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[3] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_65),
        .Q(axi_data_V_5_reg_344[3]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[4] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_64),
        .Q(axi_data_V_5_reg_344[4]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[5] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_63),
        .Q(axi_data_V_5_reg_344[5]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[6] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_62),
        .Q(axi_data_V_5_reg_344[6]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[7] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_61),
        .Q(axi_data_V_5_reg_344[7]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[8] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_60),
        .Q(axi_data_V_5_reg_344[8]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_344_reg[9] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_59),
        .Q(axi_data_V_5_reg_344[9]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[0]),
        .Q(axi_data_V_reg_159[0]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[10]),
        .Q(axi_data_V_reg_159[10]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[11]),
        .Q(axi_data_V_reg_159[11]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[12]),
        .Q(axi_data_V_reg_159[12]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[13]),
        .Q(axi_data_V_reg_159[13]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[14]),
        .Q(axi_data_V_reg_159[14]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[15]),
        .Q(axi_data_V_reg_159[15]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[16]),
        .Q(axi_data_V_reg_159[16]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[17]),
        .Q(axi_data_V_reg_159[17]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[18]),
        .Q(axi_data_V_reg_159[18]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[19]),
        .Q(axi_data_V_reg_159[19]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[1]),
        .Q(axi_data_V_reg_159[1]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[20]),
        .Q(axi_data_V_reg_159[20]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[21]),
        .Q(axi_data_V_reg_159[21]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[22]),
        .Q(axi_data_V_reg_159[22]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[23]),
        .Q(axi_data_V_reg_159[23]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[2]),
        .Q(axi_data_V_reg_159[2]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[3]),
        .Q(axi_data_V_reg_159[3]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[4]),
        .Q(axi_data_V_reg_159[4]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[5]),
        .Q(axi_data_V_reg_159[5]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[6]),
        .Q(axi_data_V_reg_159[6]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[7]),
        .Q(axi_data_V_reg_159[7]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[8]),
        .Q(axi_data_V_reg_159[8]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TDATA_int_regslice[9]),
        .Q(axi_data_V_reg_159[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V_2_reg_204[0]_i_1 
       (.I0(axi_last_V_5_reg_332),
        .I1(ap_CS_fsm_state9),
        .I2(axi_last_V_reg_147),
        .O(\axi_last_V_2_reg_204[0]_i_1_n_4 ));
  FDRE \axi_last_V_2_reg_204_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_V_2_reg_193[23]_i_1_n_4 ),
        .D(\axi_last_V_2_reg_204[0]_i_1_n_4 ),
        .Q(axi_last_V_2_reg_204),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_last_V_3_reg_259[0]_i_1 
       (.I0(axi_last_V_2_reg_204),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(CO),
        .I4(\axi_last_V_8_reg_269_reg_n_4_[0] ),
        .O(\axi_last_V_3_reg_259[0]_i_1_n_4 ));
  FDRE \axi_last_V_3_reg_259_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .D(\axi_last_V_3_reg_259[0]_i_1_n_4 ),
        .Q(axi_last_V_3_reg_259),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_last_V_5_ph_reg_295[0]_i_1 
       (.I0(last_reg_226),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(axi_last_V_2_reg_204),
        .O(\axi_last_V_5_ph_reg_295[0]_i_1_n_4 ));
  FDRE \axi_last_V_5_ph_reg_295_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_307[23]_i_1_n_4 ),
        .D(\axi_last_V_5_ph_reg_295[0]_i_1_n_4 ),
        .Q(axi_last_V_5_ph_reg_295),
        .R(1'b0));
  FDRE \axi_last_V_5_reg_332_reg[0] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_last_V_U_n_7),
        .Q(axi_last_V_5_reg_332),
        .R(1'b0));
  FDRE \axi_last_V_8_reg_269_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_last_V_U_n_6),
        .Q(\axi_last_V_8_reg_269_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \axi_last_V_reg_147_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(stream_in_TLAST_int_regslice),
        .Q(axi_last_V_reg_147),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cmp743_i_reg_468[0]_i_1 
       (.I0(cmp743_i_fu_386_p2),
        .I1(ap_CS_fsm_state3),
        .I2(cmp743_i_reg_468),
        .O(\cmp743_i_reg_468[0]_i_1_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp743_i_reg_468[0]_i_11 
       (.I0(cols_reg_445[24]),
        .I1(cols_reg_445[25]),
        .O(\cmp743_i_reg_468[0]_i_11_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp743_i_reg_468[0]_i_12 
       (.I0(cols_reg_445[22]),
        .I1(cols_reg_445[23]),
        .O(\cmp743_i_reg_468[0]_i_12_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp743_i_reg_468[0]_i_13 
       (.I0(cols_reg_445[20]),
        .I1(cols_reg_445[21]),
        .O(\cmp743_i_reg_468[0]_i_13_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp743_i_reg_468[0]_i_14 
       (.I0(cols_reg_445[18]),
        .I1(cols_reg_445[19]),
        .O(\cmp743_i_reg_468[0]_i_14_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp743_i_reg_468[0]_i_15 
       (.I0(cols_reg_445[25]),
        .I1(cols_reg_445[24]),
        .O(\cmp743_i_reg_468[0]_i_15_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp743_i_reg_468[0]_i_16 
       (.I0(cols_reg_445[23]),
        .I1(cols_reg_445[22]),
        .O(\cmp743_i_reg_468[0]_i_16_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp743_i_reg_468[0]_i_17 
       (.I0(cols_reg_445[21]),
        .I1(cols_reg_445[20]),
        .O(\cmp743_i_reg_468[0]_i_17_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp743_i_reg_468[0]_i_18 
       (.I0(cols_reg_445[19]),
        .I1(cols_reg_445[18]),
        .O(\cmp743_i_reg_468[0]_i_18_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp743_i_reg_468[0]_i_20 
       (.I0(cols_reg_445[16]),
        .I1(cols_reg_445[17]),
        .O(\cmp743_i_reg_468[0]_i_20_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp743_i_reg_468[0]_i_21 
       (.I0(cols_reg_445[14]),
        .I1(cols_reg_445[15]),
        .O(\cmp743_i_reg_468[0]_i_21_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp743_i_reg_468[0]_i_22 
       (.I0(cols_reg_445[12]),
        .I1(cols_reg_445[13]),
        .O(\cmp743_i_reg_468[0]_i_22_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp743_i_reg_468[0]_i_23 
       (.I0(cols_reg_445[10]),
        .I1(cols_reg_445[11]),
        .O(\cmp743_i_reg_468[0]_i_23_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp743_i_reg_468[0]_i_24 
       (.I0(cols_reg_445[17]),
        .I1(cols_reg_445[16]),
        .O(\cmp743_i_reg_468[0]_i_24_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp743_i_reg_468[0]_i_25 
       (.I0(cols_reg_445[15]),
        .I1(cols_reg_445[14]),
        .O(\cmp743_i_reg_468[0]_i_25_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp743_i_reg_468[0]_i_26 
       (.I0(cols_reg_445[13]),
        .I1(cols_reg_445[12]),
        .O(\cmp743_i_reg_468[0]_i_26_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp743_i_reg_468[0]_i_27 
       (.I0(cols_reg_445[11]),
        .I1(cols_reg_445[10]),
        .O(\cmp743_i_reg_468[0]_i_27_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp743_i_reg_468[0]_i_28 
       (.I0(cols_reg_445[1]),
        .I1(cols_reg_445[0]),
        .O(\cmp743_i_reg_468[0]_i_28_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp743_i_reg_468[0]_i_29 
       (.I0(cols_reg_445[8]),
        .I1(cols_reg_445[9]),
        .O(\cmp743_i_reg_468[0]_i_29_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp743_i_reg_468[0]_i_30 
       (.I0(cols_reg_445[6]),
        .I1(cols_reg_445[7]),
        .O(\cmp743_i_reg_468[0]_i_30_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp743_i_reg_468[0]_i_31 
       (.I0(cols_reg_445[4]),
        .I1(cols_reg_445[5]),
        .O(\cmp743_i_reg_468[0]_i_31_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp743_i_reg_468[0]_i_32 
       (.I0(cols_reg_445[2]),
        .I1(cols_reg_445[3]),
        .O(\cmp743_i_reg_468[0]_i_32_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp743_i_reg_468[0]_i_33 
       (.I0(cols_reg_445[9]),
        .I1(cols_reg_445[8]),
        .O(\cmp743_i_reg_468[0]_i_33_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp743_i_reg_468[0]_i_34 
       (.I0(cols_reg_445[7]),
        .I1(cols_reg_445[6]),
        .O(\cmp743_i_reg_468[0]_i_34_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp743_i_reg_468[0]_i_35 
       (.I0(cols_reg_445[5]),
        .I1(cols_reg_445[4]),
        .O(\cmp743_i_reg_468[0]_i_35_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp743_i_reg_468[0]_i_36 
       (.I0(cols_reg_445[3]),
        .I1(cols_reg_445[2]),
        .O(\cmp743_i_reg_468[0]_i_36_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmp743_i_reg_468[0]_i_4 
       (.I0(cols_reg_445[30]),
        .I1(cols_reg_445[31]),
        .O(\cmp743_i_reg_468[0]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp743_i_reg_468[0]_i_5 
       (.I0(cols_reg_445[28]),
        .I1(cols_reg_445[29]),
        .O(\cmp743_i_reg_468[0]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp743_i_reg_468[0]_i_6 
       (.I0(cols_reg_445[26]),
        .I1(cols_reg_445[27]),
        .O(\cmp743_i_reg_468[0]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp743_i_reg_468[0]_i_7 
       (.I0(cols_reg_445[31]),
        .I1(cols_reg_445[30]),
        .O(\cmp743_i_reg_468[0]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp743_i_reg_468[0]_i_8 
       (.I0(cols_reg_445[29]),
        .I1(cols_reg_445[28]),
        .O(\cmp743_i_reg_468[0]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp743_i_reg_468[0]_i_9 
       (.I0(cols_reg_445[27]),
        .I1(cols_reg_445[26]),
        .O(\cmp743_i_reg_468[0]_i_9_n_4 ));
  FDRE \cmp743_i_reg_468_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp743_i_reg_468[0]_i_1_n_4 ),
        .Q(cmp743_i_reg_468),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp743_i_reg_468_reg[0]_i_10 
       (.CI(\cmp743_i_reg_468_reg[0]_i_19_n_4 ),
        .CO({\cmp743_i_reg_468_reg[0]_i_10_n_4 ,\cmp743_i_reg_468_reg[0]_i_10_n_5 ,\cmp743_i_reg_468_reg[0]_i_10_n_6 ,\cmp743_i_reg_468_reg[0]_i_10_n_7 }),
        .CYINIT(1'b0),
        .DI({\cmp743_i_reg_468[0]_i_20_n_4 ,\cmp743_i_reg_468[0]_i_21_n_4 ,\cmp743_i_reg_468[0]_i_22_n_4 ,\cmp743_i_reg_468[0]_i_23_n_4 }),
        .O(\NLW_cmp743_i_reg_468_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\cmp743_i_reg_468[0]_i_24_n_4 ,\cmp743_i_reg_468[0]_i_25_n_4 ,\cmp743_i_reg_468[0]_i_26_n_4 ,\cmp743_i_reg_468[0]_i_27_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp743_i_reg_468_reg[0]_i_19 
       (.CI(1'b0),
        .CO({\cmp743_i_reg_468_reg[0]_i_19_n_4 ,\cmp743_i_reg_468_reg[0]_i_19_n_5 ,\cmp743_i_reg_468_reg[0]_i_19_n_6 ,\cmp743_i_reg_468_reg[0]_i_19_n_7 }),
        .CYINIT(\cmp743_i_reg_468[0]_i_28_n_4 ),
        .DI({\cmp743_i_reg_468[0]_i_29_n_4 ,\cmp743_i_reg_468[0]_i_30_n_4 ,\cmp743_i_reg_468[0]_i_31_n_4 ,\cmp743_i_reg_468[0]_i_32_n_4 }),
        .O(\NLW_cmp743_i_reg_468_reg[0]_i_19_O_UNCONNECTED [3:0]),
        .S({\cmp743_i_reg_468[0]_i_33_n_4 ,\cmp743_i_reg_468[0]_i_34_n_4 ,\cmp743_i_reg_468[0]_i_35_n_4 ,\cmp743_i_reg_468[0]_i_36_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp743_i_reg_468_reg[0]_i_2 
       (.CI(\cmp743_i_reg_468_reg[0]_i_3_n_4 ),
        .CO({\NLW_cmp743_i_reg_468_reg[0]_i_2_CO_UNCONNECTED [3],cmp743_i_fu_386_p2,\cmp743_i_reg_468_reg[0]_i_2_n_6 ,\cmp743_i_reg_468_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\cmp743_i_reg_468[0]_i_4_n_4 ,\cmp743_i_reg_468[0]_i_5_n_4 ,\cmp743_i_reg_468[0]_i_6_n_4 }),
        .O(\NLW_cmp743_i_reg_468_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\cmp743_i_reg_468[0]_i_7_n_4 ,\cmp743_i_reg_468[0]_i_8_n_4 ,\cmp743_i_reg_468[0]_i_9_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp743_i_reg_468_reg[0]_i_3 
       (.CI(\cmp743_i_reg_468_reg[0]_i_10_n_4 ),
        .CO({\cmp743_i_reg_468_reg[0]_i_3_n_4 ,\cmp743_i_reg_468_reg[0]_i_3_n_5 ,\cmp743_i_reg_468_reg[0]_i_3_n_6 ,\cmp743_i_reg_468_reg[0]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({\cmp743_i_reg_468[0]_i_11_n_4 ,\cmp743_i_reg_468[0]_i_12_n_4 ,\cmp743_i_reg_468[0]_i_13_n_4 ,\cmp743_i_reg_468[0]_i_14_n_4 }),
        .O(\NLW_cmp743_i_reg_468_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\cmp743_i_reg_468[0]_i_15_n_4 ,\cmp743_i_reg_468[0]_i_16_n_4 ,\cmp743_i_reg_468[0]_i_17_n_4 ,\cmp743_i_reg_468[0]_i_18_n_4 }));
  FDRE \cols_reg_445_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[0]),
        .Q(cols_reg_445[0]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[10]),
        .Q(cols_reg_445[10]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[11]),
        .Q(cols_reg_445[11]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[12]),
        .Q(cols_reg_445[12]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[13]),
        .Q(cols_reg_445[13]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[14]),
        .Q(cols_reg_445[14]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[15]),
        .Q(cols_reg_445[15]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[16] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[16]),
        .Q(cols_reg_445[16]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[17] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[17]),
        .Q(cols_reg_445[17]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[18] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[18]),
        .Q(cols_reg_445[18]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[19] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[19]),
        .Q(cols_reg_445[19]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[1]),
        .Q(cols_reg_445[1]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[20] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[20]),
        .Q(cols_reg_445[20]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[21] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[21]),
        .Q(cols_reg_445[21]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[22] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[22]),
        .Q(cols_reg_445[22]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[23] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[23]),
        .Q(cols_reg_445[23]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[24] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[24]),
        .Q(cols_reg_445[24]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[25] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[25]),
        .Q(cols_reg_445[25]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[26] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[26]),
        .Q(cols_reg_445[26]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[27] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[27]),
        .Q(cols_reg_445[27]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[28] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[28]),
        .Q(cols_reg_445[28]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[29] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[29]),
        .Q(cols_reg_445[29]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[2]),
        .Q(cols_reg_445[2]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[30] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[30]),
        .Q(cols_reg_445[30]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[31] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[31]),
        .Q(cols_reg_445[31]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[3]),
        .Q(cols_reg_445[3]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[4]),
        .Q(cols_reg_445[4]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[5]),
        .Q(cols_reg_445[5]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[6]),
        .Q(cols_reg_445[6]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[7]),
        .Q(cols_reg_445[7]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[8]),
        .Q(cols_reg_445[8]),
        .R(1'b0));
  FDRE \cols_reg_445_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[9]),
        .Q(cols_reg_445[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_3_reg_472[0]_i_1 
       (.I0(\i_reg_182_reg_n_4_[0] ),
        .O(i_3_fu_396_p2[0]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \i_3_reg_472[10]_i_1 
       (.I0(\i_reg_182_reg_n_4_[9] ),
        .I1(\i_reg_182_reg_n_4_[6] ),
        .I2(\i_3_reg_472[10]_i_2_n_4 ),
        .I3(\i_reg_182_reg_n_4_[7] ),
        .I4(\i_reg_182_reg_n_4_[8] ),
        .I5(\i_reg_182_reg_n_4_[10] ),
        .O(i_3_fu_396_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_3_reg_472[10]_i_2 
       (.I0(\i_reg_182_reg_n_4_[5] ),
        .I1(\i_reg_182_reg_n_4_[2] ),
        .I2(\i_reg_182_reg_n_4_[1] ),
        .I3(\i_reg_182_reg_n_4_[0] ),
        .I4(\i_reg_182_reg_n_4_[3] ),
        .I5(\i_reg_182_reg_n_4_[4] ),
        .O(\i_3_reg_472[10]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_3_reg_472[1]_i_1 
       (.I0(\i_reg_182_reg_n_4_[0] ),
        .I1(\i_reg_182_reg_n_4_[1] ),
        .O(i_3_fu_396_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_3_reg_472[2]_i_1 
       (.I0(\i_reg_182_reg_n_4_[0] ),
        .I1(\i_reg_182_reg_n_4_[1] ),
        .I2(\i_reg_182_reg_n_4_[2] ),
        .O(i_3_fu_396_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_3_reg_472[3]_i_1 
       (.I0(\i_reg_182_reg_n_4_[2] ),
        .I1(\i_reg_182_reg_n_4_[1] ),
        .I2(\i_reg_182_reg_n_4_[0] ),
        .I3(\i_reg_182_reg_n_4_[3] ),
        .O(i_3_fu_396_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_3_reg_472[4]_i_1 
       (.I0(\i_reg_182_reg_n_4_[3] ),
        .I1(\i_reg_182_reg_n_4_[0] ),
        .I2(\i_reg_182_reg_n_4_[1] ),
        .I3(\i_reg_182_reg_n_4_[2] ),
        .I4(\i_reg_182_reg_n_4_[4] ),
        .O(i_3_fu_396_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_3_reg_472[5]_i_1 
       (.I0(\i_reg_182_reg_n_4_[2] ),
        .I1(\i_reg_182_reg_n_4_[1] ),
        .I2(\i_reg_182_reg_n_4_[0] ),
        .I3(\i_reg_182_reg_n_4_[3] ),
        .I4(\i_reg_182_reg_n_4_[4] ),
        .I5(\i_reg_182_reg_n_4_[5] ),
        .O(i_3_fu_396_p2[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \i_3_reg_472[6]_i_1 
       (.I0(\i_reg_182_reg_n_4_[4] ),
        .I1(\i_reg_182_reg_n_4_[3] ),
        .I2(\i_3_reg_472[6]_i_2_n_4 ),
        .I3(\i_reg_182_reg_n_4_[2] ),
        .I4(\i_reg_182_reg_n_4_[5] ),
        .I5(\i_reg_182_reg_n_4_[6] ),
        .O(i_3_fu_396_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \i_3_reg_472[6]_i_2 
       (.I0(\i_reg_182_reg_n_4_[1] ),
        .I1(\i_reg_182_reg_n_4_[0] ),
        .O(\i_3_reg_472[6]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \i_3_reg_472[7]_i_1 
       (.I0(\i_3_reg_472[10]_i_2_n_4 ),
        .I1(\i_reg_182_reg_n_4_[6] ),
        .I2(\i_reg_182_reg_n_4_[7] ),
        .O(i_3_fu_396_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \i_3_reg_472[8]_i_1 
       (.I0(\i_reg_182_reg_n_4_[6] ),
        .I1(\i_3_reg_472[10]_i_2_n_4 ),
        .I2(\i_reg_182_reg_n_4_[7] ),
        .I3(\i_reg_182_reg_n_4_[8] ),
        .O(i_3_fu_396_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \i_3_reg_472[9]_i_1 
       (.I0(\i_reg_182_reg_n_4_[8] ),
        .I1(\i_reg_182_reg_n_4_[7] ),
        .I2(\i_3_reg_472[10]_i_2_n_4 ),
        .I3(\i_reg_182_reg_n_4_[6] ),
        .I4(\i_reg_182_reg_n_4_[9] ),
        .O(i_3_fu_396_p2[9]));
  FDRE \i_3_reg_472_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_3_fu_396_p2[0]),
        .Q(i_3_reg_472[0]),
        .R(1'b0));
  FDRE \i_3_reg_472_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_3_fu_396_p2[10]),
        .Q(i_3_reg_472[10]),
        .R(1'b0));
  FDRE \i_3_reg_472_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_3_fu_396_p2[1]),
        .Q(i_3_reg_472[1]),
        .R(1'b0));
  FDRE \i_3_reg_472_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_3_fu_396_p2[2]),
        .Q(i_3_reg_472[2]),
        .R(1'b0));
  FDRE \i_3_reg_472_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_3_fu_396_p2[3]),
        .Q(i_3_reg_472[3]),
        .R(1'b0));
  FDRE \i_3_reg_472_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_3_fu_396_p2[4]),
        .Q(i_3_reg_472[4]),
        .R(1'b0));
  FDRE \i_3_reg_472_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_3_fu_396_p2[5]),
        .Q(i_3_reg_472[5]),
        .R(1'b0));
  FDRE \i_3_reg_472_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_3_fu_396_p2[6]),
        .Q(i_3_reg_472[6]),
        .R(1'b0));
  FDRE \i_3_reg_472_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_3_fu_396_p2[7]),
        .Q(i_3_reg_472[7]),
        .R(1'b0));
  FDRE \i_3_reg_472_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_3_fu_396_p2[8]),
        .Q(i_3_reg_472[8]),
        .R(1'b0));
  FDRE \i_3_reg_472_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_3_fu_396_p2[9]),
        .Q(i_3_reg_472[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \i_reg_182[10]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state9),
        .O(i_reg_182));
  FDRE \i_reg_182_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_3_reg_472[0]),
        .Q(\i_reg_182_reg_n_4_[0] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_3_reg_472[10]),
        .Q(\i_reg_182_reg_n_4_[10] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_3_reg_472[1]),
        .Q(\i_reg_182_reg_n_4_[1] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_3_reg_472[2]),
        .Q(\i_reg_182_reg_n_4_[2] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_3_reg_472[3]),
        .Q(\i_reg_182_reg_n_4_[3] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_3_reg_472[4]),
        .Q(\i_reg_182_reg_n_4_[4] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_3_reg_472[5]),
        .Q(\i_reg_182_reg_n_4_[5] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_3_reg_472[6]),
        .Q(\i_reg_182_reg_n_4_[6] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_3_reg_472[7]),
        .Q(\i_reg_182_reg_n_4_[7] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_3_reg_472[8]),
        .Q(\i_reg_182_reg_n_4_[8] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_3_reg_472[9]),
        .Q(\i_reg_182_reg_n_4_[9] ),
        .R(i_reg_182));
  FDRE \icmp_ln132_reg_491_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_94),
        .Q(\icmp_ln132_reg_491_reg_n_4_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h20)) 
    internal_full_n_i_2
       (.I0(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .I1(CO),
        .I2(Q[1]),
        .O(internal_empty_n_reg));
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_5
       (.I0(ap_enable_reg_pp1_iter1_reg_n_4),
        .I1(\icmp_ln132_reg_491_reg_n_4_[0] ),
        .I2(img_in_data_full_n),
        .O(internal_full_n_i_5_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_215[0]_i_1 
       (.I0(j_reg_215_reg[0]),
        .O(j_3_fu_414_p2[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \j_reg_215[10]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[1]),
        .I2(CO),
        .O(ap_NS_fsm116_out));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \j_reg_215[10]_i_3 
       (.I0(j_reg_215_reg[9]),
        .I1(j_reg_215_reg[6]),
        .I2(\j_reg_215[10]_i_4_n_4 ),
        .I3(j_reg_215_reg[7]),
        .I4(j_reg_215_reg[8]),
        .I5(j_reg_215_reg[10]),
        .O(j_3_fu_414_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \j_reg_215[10]_i_4 
       (.I0(j_reg_215_reg[5]),
        .I1(j_reg_215_reg[2]),
        .I2(j_reg_215_reg[1]),
        .I3(j_reg_215_reg[0]),
        .I4(j_reg_215_reg[3]),
        .I5(j_reg_215_reg[4]),
        .O(\j_reg_215[10]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_215[1]_i_1 
       (.I0(j_reg_215_reg[0]),
        .I1(j_reg_215_reg[1]),
        .O(j_3_fu_414_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_reg_215[2]_i_1 
       (.I0(j_reg_215_reg[0]),
        .I1(j_reg_215_reg[1]),
        .I2(j_reg_215_reg[2]),
        .O(j_3_fu_414_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_reg_215[3]_i_1 
       (.I0(j_reg_215_reg[2]),
        .I1(j_reg_215_reg[1]),
        .I2(j_reg_215_reg[0]),
        .I3(j_reg_215_reg[3]),
        .O(j_3_fu_414_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_reg_215[4]_i_1 
       (.I0(j_reg_215_reg[3]),
        .I1(j_reg_215_reg[0]),
        .I2(j_reg_215_reg[1]),
        .I3(j_reg_215_reg[2]),
        .I4(j_reg_215_reg[4]),
        .O(j_3_fu_414_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_reg_215[5]_i_1 
       (.I0(j_reg_215_reg[2]),
        .I1(j_reg_215_reg[1]),
        .I2(j_reg_215_reg[0]),
        .I3(j_reg_215_reg[3]),
        .I4(j_reg_215_reg[4]),
        .I5(j_reg_215_reg[5]),
        .O(j_3_fu_414_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \j_reg_215[6]_i_1 
       (.I0(\j_reg_215[10]_i_4_n_4 ),
        .I1(j_reg_215_reg[6]),
        .O(j_3_fu_414_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \j_reg_215[7]_i_1 
       (.I0(\j_reg_215[10]_i_4_n_4 ),
        .I1(j_reg_215_reg[6]),
        .I2(j_reg_215_reg[7]),
        .O(j_3_fu_414_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \j_reg_215[8]_i_1 
       (.I0(j_reg_215_reg[6]),
        .I1(\j_reg_215[10]_i_4_n_4 ),
        .I2(j_reg_215_reg[7]),
        .I3(j_reg_215_reg[8]),
        .O(j_3_fu_414_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \j_reg_215[9]_i_1 
       (.I0(j_reg_215_reg[8]),
        .I1(j_reg_215_reg[7]),
        .I2(\j_reg_215[10]_i_4_n_4 ),
        .I3(j_reg_215_reg[6]),
        .I4(j_reg_215_reg[9]),
        .O(j_3_fu_414_p2[9]));
  FDRE \j_reg_215_reg[0] 
       (.C(ap_clk),
        .CE(j_reg_2150),
        .D(j_3_fu_414_p2[0]),
        .Q(j_reg_215_reg[0]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[10] 
       (.C(ap_clk),
        .CE(j_reg_2150),
        .D(j_3_fu_414_p2[10]),
        .Q(j_reg_215_reg[10]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[1] 
       (.C(ap_clk),
        .CE(j_reg_2150),
        .D(j_3_fu_414_p2[1]),
        .Q(j_reg_215_reg[1]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[2] 
       (.C(ap_clk),
        .CE(j_reg_2150),
        .D(j_3_fu_414_p2[2]),
        .Q(j_reg_215_reg[2]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[3] 
       (.C(ap_clk),
        .CE(j_reg_2150),
        .D(j_3_fu_414_p2[3]),
        .Q(j_reg_215_reg[3]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[4] 
       (.C(ap_clk),
        .CE(j_reg_2150),
        .D(j_3_fu_414_p2[4]),
        .Q(j_reg_215_reg[4]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[5] 
       (.C(ap_clk),
        .CE(j_reg_2150),
        .D(j_3_fu_414_p2[5]),
        .Q(j_reg_215_reg[5]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[6] 
       (.C(ap_clk),
        .CE(j_reg_2150),
        .D(j_3_fu_414_p2[6]),
        .Q(j_reg_215_reg[6]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[7] 
       (.C(ap_clk),
        .CE(j_reg_2150),
        .D(j_3_fu_414_p2[7]),
        .Q(j_reg_215_reg[7]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[8] 
       (.C(ap_clk),
        .CE(j_reg_2150),
        .D(j_3_fu_414_p2[8]),
        .Q(j_reg_215_reg[8]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[9] 
       (.C(ap_clk),
        .CE(j_reg_2150),
        .D(j_3_fu_414_p2[9]),
        .Q(j_reg_215_reg[9]),
        .R(ap_NS_fsm116_out));
  LUT6 #(
    .INIT(64'h8C80BF80BF80BF80)) 
    \last_1_ph_reg_319[0]_i_1 
       (.I0(last_reg_226),
        .I1(cmp743_i_reg_468),
        .I2(ap_CS_fsm_state7),
        .I3(\last_1_ph_reg_319_reg_n_4_[0] ),
        .I4(Q[1]),
        .I5(CO),
        .O(\last_1_ph_reg_319[0]_i_1_n_4 ));
  FDRE \last_1_ph_reg_319_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\last_1_ph_reg_319[0]_i_1_n_4 ),
        .Q(\last_1_ph_reg_319_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \last_1_reg_356_reg[0] 
       (.C(ap_clk),
        .CE(last_1_reg_356),
        .D(regslice_both_AXI_video_strm_V_last_V_U_n_9),
        .Q(\last_1_reg_356_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \last_reg_226_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_95),
        .Q(last_reg_226),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000BBB8)) 
    \p_Val2_s_reg_282[23]_i_3 
       (.I0(\axi_last_V_8_reg_269_reg_n_4_[0] ),
        .I1(ap_phi_mux_start_3_phi_fu_241_p41),
        .I2(last_reg_226),
        .I3(start_3_reg_238),
        .I4(ap_condition_pp1_exit_iter0_state5),
        .O(axi_last_V_8_reg_2691));
  FDRE \p_Val2_s_reg_282_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_35),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[10] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_25),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[11] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_24),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[12] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_23),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[13] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_22),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[14] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_21),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[15] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_20),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[16] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_19),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[17] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_18),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[18] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_17),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [18]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[19] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_16),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [19]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[1] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_34),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[20] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_15),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [20]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[21] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_14),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [21]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[22] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_13),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [22]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[23] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_12),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [23]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[2] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_33),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[3] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_32),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[4] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_31),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[5] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_30),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[6] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_29),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[7] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_28),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[8] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_27),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[9] 
       (.C(ap_clk),
        .CE(axi_last_V_8_reg_2697_out),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_26),
        .Q(\p_Val2_s_reg_282_reg[23]_0 [9]),
        .R(1'b0));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_regslice_both_59 regslice_both_AXI_video_strm_V_data_V_U
       (.\B_V_data_1_payload_B_reg[23]_0 (stream_in_TDATA_int_regslice),
        .B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_0(B_V_data_1_sel_0),
        .B_V_data_1_sel_rd_reg_0(regslice_both_AXI_video_strm_V_last_V_U_n_4),
        .B_V_data_1_sel_rd_reg_1(regslice_both_AXI_video_strm_V_user_V_U_n_4),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_96),
        .\B_V_data_1_state_reg[0]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_97),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .CO(ap_condition_pp1_exit_iter0_state5),
        .D({regslice_both_AXI_video_strm_V_data_V_U_n_12,regslice_both_AXI_video_strm_V_data_V_U_n_13,regslice_both_AXI_video_strm_V_data_V_U_n_14,regslice_both_AXI_video_strm_V_data_V_U_n_15,regslice_both_AXI_video_strm_V_data_V_U_n_16,regslice_both_AXI_video_strm_V_data_V_U_n_17,regslice_both_AXI_video_strm_V_data_V_U_n_18,regslice_both_AXI_video_strm_V_data_V_U_n_19,regslice_both_AXI_video_strm_V_data_V_U_n_20,regslice_both_AXI_video_strm_V_data_V_U_n_21,regslice_both_AXI_video_strm_V_data_V_U_n_22,regslice_both_AXI_video_strm_V_data_V_U_n_23,regslice_both_AXI_video_strm_V_data_V_U_n_24,regslice_both_AXI_video_strm_V_data_V_U_n_25,regslice_both_AXI_video_strm_V_data_V_U_n_26,regslice_both_AXI_video_strm_V_data_V_U_n_27,regslice_both_AXI_video_strm_V_data_V_U_n_28,regslice_both_AXI_video_strm_V_data_V_U_n_29,regslice_both_AXI_video_strm_V_data_V_U_n_30,regslice_both_AXI_video_strm_V_data_V_U_n_31,regslice_both_AXI_video_strm_V_data_V_U_n_32,regslice_both_AXI_video_strm_V_data_V_U_n_33,regslice_both_AXI_video_strm_V_data_V_U_n_34,regslice_both_AXI_video_strm_V_data_V_U_n_35}),
        .E(regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .Q({ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_pp1_stage0,Q[1],ap_CS_fsm_state2}),
        .SR(ap_NS_fsm116_out),
        .\ap_CS_fsm_reg[1] (regslice_both_AXI_video_strm_V_data_V_U_n_36),
        .\ap_CS_fsm_reg[4] (axi_last_V_8_reg_2697_out),
        .\ap_CS_fsm_reg[4]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_38),
        .\ap_CS_fsm_reg[4]_1 (\ap_CS_fsm_reg[4]_0 ),
        .\ap_CS_fsm_reg[4]_2 (\ap_CS_fsm[4]_i_3_n_4 ),
        .\ap_CS_fsm_reg[5] (CO),
        .\ap_CS_fsm_reg[5]_i_17_0 (j_reg_215_reg),
        .\ap_CS_fsm_reg[5]_i_2_0 (cols_reg_445),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .ap_enable_reg_pp1_iter0_reg_0(j_reg_2150),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg_0),
        .ap_enable_reg_pp1_iter1_reg_0(ap_enable_reg_pp1_iter1_reg_n_4),
        .ap_phi_mux_start_3_phi_fu_241_p41(ap_phi_mux_start_3_phi_fu_241_p41),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(regslice_both_AXI_video_strm_V_data_V_U_n_5),
        .ap_rst_n_1(regslice_both_AXI_video_strm_V_data_V_U_n_42),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_V_5_reg_344_reg[0] (\last_1_reg_356_reg_n_4_[0] ),
        .\axi_data_V_5_reg_344_reg[23] (axi_data_V_5_ph_reg_307),
        .axi_last_V_8_reg_2691(axi_last_V_8_reg_2691),
        .\axi_last_V_8_reg_269_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_37),
        .\axi_last_V_8_reg_269_reg[0]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_95),
        .cmp743_i_reg_468(cmp743_i_reg_468),
        .\cmp743_i_reg_468_reg[0] (ap_NS_fsm[5:4]),
        .\cmp743_i_reg_468_reg[0]_0 ({regslice_both_AXI_video_strm_V_data_V_U_n_45,regslice_both_AXI_video_strm_V_data_V_U_n_46,regslice_both_AXI_video_strm_V_data_V_U_n_47,regslice_both_AXI_video_strm_V_data_V_U_n_48,regslice_both_AXI_video_strm_V_data_V_U_n_49,regslice_both_AXI_video_strm_V_data_V_U_n_50,regslice_both_AXI_video_strm_V_data_V_U_n_51,regslice_both_AXI_video_strm_V_data_V_U_n_52,regslice_both_AXI_video_strm_V_data_V_U_n_53,regslice_both_AXI_video_strm_V_data_V_U_n_54,regslice_both_AXI_video_strm_V_data_V_U_n_55,regslice_both_AXI_video_strm_V_data_V_U_n_56,regslice_both_AXI_video_strm_V_data_V_U_n_57,regslice_both_AXI_video_strm_V_data_V_U_n_58,regslice_both_AXI_video_strm_V_data_V_U_n_59,regslice_both_AXI_video_strm_V_data_V_U_n_60,regslice_both_AXI_video_strm_V_data_V_U_n_61,regslice_both_AXI_video_strm_V_data_V_U_n_62,regslice_both_AXI_video_strm_V_data_V_U_n_63,regslice_both_AXI_video_strm_V_data_V_U_n_64,regslice_both_AXI_video_strm_V_data_V_U_n_65,regslice_both_AXI_video_strm_V_data_V_U_n_66,regslice_both_AXI_video_strm_V_data_V_U_n_67,regslice_both_AXI_video_strm_V_data_V_U_n_68}),
        .filter2D_0_3_3_9_9_1080_1920_1_U0_img_in_419_read(filter2D_0_3_3_9_9_1080_1920_1_U0_img_in_419_read),
        .\icmp_ln132_reg_491_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_94),
        .\icmp_ln132_reg_491_reg[0]_0 (\icmp_ln132_reg_491_reg_n_4_[0] ),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_in_data_full_n(img_in_data_full_n),
        .internal_empty_n_reg(internal_empty_n_reg_0),
        .internal_full_n_i_2__2_0(internal_full_n_i_5_n_4),
        .\last_1_reg_356_reg[0] (last_1_reg_356),
        .last_reg_226(last_reg_226),
        .\last_reg_226_reg[0] (\axi_last_V_8_reg_269_reg_n_4_[0] ),
        .mOutPtr110_out(mOutPtr110_out),
        .\p_Val2_s_reg_282_reg[23] (axi_data_V_3_reg_248),
        .start_1_fu_90(start_1_fu_90),
        .\start_1_fu_90_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_7),
        .start_3_reg_238(start_3_reg_238),
        .start_reg_171(start_reg_171),
        .\start_reg_171_reg[0] (ap_NS_fsm120_out),
        .stream_in_TDATA(stream_in_TDATA),
        .stream_in_TVALID(stream_in_TVALID));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_regslice_both__parameterized1_60 regslice_both_AXI_video_strm_V_last_V_U
       (.B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_rd_reg_0(regslice_both_AXI_video_strm_V_data_V_U_n_96),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_AXI_video_strm_V_last_V_U_n_4),
        .\B_V_data_1_state_reg[0]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_38),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_36),
        .\B_V_data_1_state_reg[1]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .\B_V_data_1_state_reg[1]_2 (regslice_both_AXI_video_strm_V_data_V_U_n_37),
        .Q(ap_CS_fsm_state7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_V_3_reg_259(axi_last_V_3_reg_259),
        .\axi_last_V_3_reg_259_reg[0] (regslice_both_AXI_video_strm_V_last_V_U_n_6),
        .axi_last_V_5_ph_reg_295(axi_last_V_5_ph_reg_295),
        .\axi_last_V_5_ph_reg_295_reg[0] (regslice_both_AXI_video_strm_V_last_V_U_n_7),
        .axi_last_V_8_reg_2691(axi_last_V_8_reg_2691),
        .cmp743_i_reg_468(cmp743_i_reg_468),
        .\last_1_ph_reg_319_reg[0] (regslice_both_AXI_video_strm_V_last_V_U_n_9),
        .\last_1_reg_356_reg[0] (\last_1_ph_reg_319_reg_n_4_[0] ),
        .last_reg_226(last_reg_226),
        .stream_in_TLAST(stream_in_TLAST),
        .stream_in_TLAST_int_regslice(stream_in_TLAST_int_regslice),
        .stream_in_TVALID(stream_in_TVALID));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_regslice_both__parameterized1_61 regslice_both_AXI_video_strm_V_user_V_U
       (.AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .B_V_data_1_sel(B_V_data_1_sel_0),
        .B_V_data_1_sel_rd_reg_0(regslice_both_AXI_video_strm_V_data_V_U_n_97),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_AXI_video_strm_V_user_V_U_n_4),
        .\B_V_data_1_state_reg[0]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_38),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_36),
        .\B_V_data_1_state_reg[1]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .\B_V_data_1_state_reg[1]_2 (regslice_both_AXI_video_strm_V_data_V_U_n_37),
        .E(ap_NS_fsm120_out),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .start_reg_171(start_reg_171),
        .\start_reg_171_reg[0] (regslice_both_AXI_video_strm_V_user_V_U_n_6),
        .stream_in_TUSER(stream_in_TUSER),
        .stream_in_TVALID(stream_in_TVALID));
  FDRE \rows_reg_440_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [0]),
        .Q(rows_reg_440[0]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [10]),
        .Q(rows_reg_440[10]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [11]),
        .Q(rows_reg_440[11]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [12]),
        .Q(rows_reg_440[12]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [13]),
        .Q(rows_reg_440[13]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [14]),
        .Q(rows_reg_440[14]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [15]),
        .Q(rows_reg_440[15]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[16] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [16]),
        .Q(rows_reg_440[16]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[17] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [17]),
        .Q(rows_reg_440[17]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[18] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [18]),
        .Q(rows_reg_440[18]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[19] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [19]),
        .Q(rows_reg_440[19]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [1]),
        .Q(rows_reg_440[1]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[20] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [20]),
        .Q(rows_reg_440[20]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[21] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [21]),
        .Q(rows_reg_440[21]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[22] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [22]),
        .Q(rows_reg_440[22]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[23] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [23]),
        .Q(rows_reg_440[23]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[24] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [24]),
        .Q(rows_reg_440[24]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[25] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [25]),
        .Q(rows_reg_440[25]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[26] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [26]),
        .Q(rows_reg_440[26]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[27] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [27]),
        .Q(rows_reg_440[27]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[28] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [28]),
        .Q(rows_reg_440[28]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[29] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [29]),
        .Q(rows_reg_440[29]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [2]),
        .Q(rows_reg_440[2]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[30] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [30]),
        .Q(rows_reg_440[30]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[31] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [31]),
        .Q(rows_reg_440[31]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [3]),
        .Q(rows_reg_440[3]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [4]),
        .Q(rows_reg_440[4]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [5]),
        .Q(rows_reg_440[5]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [6]),
        .Q(rows_reg_440[6]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [7]),
        .Q(rows_reg_440[7]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [8]),
        .Q(rows_reg_440[8]),
        .R(1'b0));
  FDRE \rows_reg_440_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_440_reg[31]_0 [9]),
        .Q(rows_reg_440[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    \start_1_fu_90[0]_i_1 
       (.I0(start_1_fu_90),
        .I1(ap_CS_fsm_state7),
        .I2(cmp743_i_reg_468),
        .I3(ap_CS_fsm_state3),
        .O(\start_1_fu_90[0]_i_1_n_4 ));
  FDRE \start_1_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\start_1_fu_90[0]_i_1_n_4 ),
        .Q(start_1_fu_90),
        .R(1'b0));
  FDRE \start_3_reg_238_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_7),
        .Q(start_3_reg_238),
        .R(1'b0));
  FDRE \start_reg_171_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_user_V_U_n_6),
        .Q(start_reg_171),
        .R(1'b0));
endmodule

module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc15
   (start_once_reg,
    ap_rst_n_inv,
    start_once_reg_reg_0,
    ap_clk);
  output start_once_reg;
  input ap_rst_n_inv;
  input start_once_reg_reg_0;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_control_s_axi
   (DOADO,
    DOBDO,
    ap_rst_n_inv,
    \int_filter_shift_reg[0]_0 ,
    int_ap_start_reg_0,
    ap_start,
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc15_U0_ap_ready_reg,
    ap_rst_n_0,
    ap_rst_n_1,
    \int_rows_reg[31]_0 ,
    \int_cols_reg[31]_0 ,
    \int_shift_reg[7]_0 ,
    s_axi_control_RDATA,
    D,
    s_axi_control_WREADY,
    int_filter_ce1,
    s_axi_control_RVALID,
    s_axi_control_ARREADY,
    s_axi_control_AWREADY,
    interrupt,
    s_axi_control_BVALID,
    ap_clk,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    ap_idle,
    ap_sync_ready,
    \int_filter_shift_reg[0]_1 ,
    s_axi_control_ARADDR,
    CO,
    i_1_reg_2560,
    s_axi_control_AWADDR,
    ap_sync_reg_filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready_reg,
    Q,
    AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
    int_ap_idle_reg_0,
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc15_U0_ap_ready,
    start_once_reg,
    start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n,
    start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n,
    ap_rst_n,
    filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready,
    shiftReg_ce,
    \lfilter_2_2_7_fu_104_reg[0] ,
    \lfilter_2_2_7_fu_104_reg[0]_0 ,
    \lfilter_2_2_7_fu_104_reg[0]_1 ,
    \lfilter_2_2_7_fu_104_reg[1] ,
    \lfilter_2_2_7_fu_104_reg[1]_0 ,
    \lfilter_2_2_7_fu_104_reg[2] ,
    \lfilter_2_2_7_fu_104_reg[2]_0 ,
    \lfilter_2_2_7_fu_104_reg[3] ,
    \lfilter_2_2_7_fu_104_reg[3]_0 ,
    \lfilter_2_2_7_fu_104_reg[4] ,
    \lfilter_2_2_7_fu_104_reg[4]_0 ,
    \lfilter_2_2_7_fu_104_reg[5] ,
    \lfilter_2_2_7_fu_104_reg[5]_0 ,
    \lfilter_2_2_7_fu_104_reg[6] ,
    \lfilter_2_2_7_fu_104_reg[6]_0 ,
    \lfilter_2_2_7_fu_104_reg[7] ,
    \lfilter_2_2_7_fu_104_reg[7]_0 ,
    \lfilter_2_2_7_fu_104_reg[8] ,
    \lfilter_2_2_7_fu_104_reg[8]_0 ,
    \lfilter_2_2_7_fu_104_reg[9] ,
    \lfilter_2_2_7_fu_104_reg[9]_0 ,
    \lfilter_2_2_7_fu_104_reg[10] ,
    \lfilter_2_2_7_fu_104_reg[10]_0 ,
    \lfilter_2_2_7_fu_104_reg[11] ,
    \lfilter_2_2_7_fu_104_reg[11]_0 ,
    \lfilter_2_2_7_fu_104_reg[12] ,
    \lfilter_2_2_7_fu_104_reg[12]_0 ,
    \lfilter_2_2_7_fu_104_reg[13] ,
    \lfilter_2_2_7_fu_104_reg[13]_0 ,
    \lfilter_2_2_7_fu_104_reg[14] ,
    \lfilter_2_2_7_fu_104_reg[14]_0 ,
    \lfilter_2_2_7_fu_104_reg[15] ,
    \lfilter_2_2_7_fu_104_reg[15]_0 ,
    \rdata_reg[0]_0 ,
    \rdata_reg[6]_0 ,
    s_axi_control_ARVALID,
    \rdata_reg[1]_0 ,
    \rdata_reg[2]_0 ,
    \rdata_reg[3]_0 ,
    \rdata_reg[4]_0 ,
    \rdata_reg[5]_0 ,
    \rdata_reg[6]_1 ,
    \rdata_reg[7]_0 ,
    \rdata_reg[8]_0 ,
    \rdata_reg[9]_0 ,
    \rdata_reg[10]_0 ,
    \rdata_reg[11]_0 ,
    \rdata_reg[12]_0 ,
    \rdata_reg[13]_0 ,
    \rdata_reg[14]_0 ,
    \rdata_reg[15]_0 ,
    \rdata_reg[16]_0 ,
    \rdata_reg[17]_0 ,
    \rdata_reg[18]_0 ,
    \rdata_reg[19]_0 ,
    \rdata_reg[20]_0 ,
    \rdata_reg[21]_0 ,
    \rdata_reg[22]_0 ,
    \rdata_reg[23]_0 ,
    \rdata_reg[24]_0 ,
    \rdata_reg[25]_0 ,
    \rdata_reg[26]_0 ,
    \rdata_reg[27]_0 ,
    \rdata_reg[28]_0 ,
    \rdata_reg[29]_0 ,
    \rdata_reg[30]_0 ,
    \rdata_reg[31]_0 ,
    s_axi_control_WVALID,
    s_axi_control_AWVALID,
    s_axi_control_BREADY,
    s_axi_control_WSTRB,
    s_axi_control_RREADY);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output ap_rst_n_inv;
  output \int_filter_shift_reg[0]_0 ;
  output int_ap_start_reg_0;
  output ap_start;
  output ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc15_U0_ap_ready_reg;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output [31:0]\int_rows_reg[31]_0 ;
  output [31:0]\int_cols_reg[31]_0 ;
  output [7:0]\int_shift_reg[7]_0 ;
  output [31:0]s_axi_control_RDATA;
  output [15:0]D;
  output s_axi_control_WREADY;
  output int_filter_ce1;
  output s_axi_control_RVALID;
  output s_axi_control_ARREADY;
  output s_axi_control_AWREADY;
  output interrupt;
  output s_axi_control_BVALID;
  input ap_clk;
  input [2:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input ap_idle;
  input ap_sync_ready;
  input \int_filter_shift_reg[0]_1 ;
  input [6:0]s_axi_control_ARADDR;
  input [0:0]CO;
  input i_1_reg_2560;
  input [6:0]s_axi_control_AWADDR;
  input ap_sync_reg_filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready_reg;
  input [0:0]Q;
  input AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  input [0:0]int_ap_idle_reg_0;
  input ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc15_U0_ap_ready;
  input start_once_reg;
  input start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n;
  input start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n;
  input ap_rst_n;
  input filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready;
  input shiftReg_ce;
  input \lfilter_2_2_7_fu_104_reg[0] ;
  input \lfilter_2_2_7_fu_104_reg[0]_0 ;
  input \lfilter_2_2_7_fu_104_reg[0]_1 ;
  input \lfilter_2_2_7_fu_104_reg[1] ;
  input \lfilter_2_2_7_fu_104_reg[1]_0 ;
  input \lfilter_2_2_7_fu_104_reg[2] ;
  input \lfilter_2_2_7_fu_104_reg[2]_0 ;
  input \lfilter_2_2_7_fu_104_reg[3] ;
  input \lfilter_2_2_7_fu_104_reg[3]_0 ;
  input \lfilter_2_2_7_fu_104_reg[4] ;
  input \lfilter_2_2_7_fu_104_reg[4]_0 ;
  input \lfilter_2_2_7_fu_104_reg[5] ;
  input \lfilter_2_2_7_fu_104_reg[5]_0 ;
  input \lfilter_2_2_7_fu_104_reg[6] ;
  input \lfilter_2_2_7_fu_104_reg[6]_0 ;
  input \lfilter_2_2_7_fu_104_reg[7] ;
  input \lfilter_2_2_7_fu_104_reg[7]_0 ;
  input \lfilter_2_2_7_fu_104_reg[8] ;
  input \lfilter_2_2_7_fu_104_reg[8]_0 ;
  input \lfilter_2_2_7_fu_104_reg[9] ;
  input \lfilter_2_2_7_fu_104_reg[9]_0 ;
  input \lfilter_2_2_7_fu_104_reg[10] ;
  input \lfilter_2_2_7_fu_104_reg[10]_0 ;
  input \lfilter_2_2_7_fu_104_reg[11] ;
  input \lfilter_2_2_7_fu_104_reg[11]_0 ;
  input \lfilter_2_2_7_fu_104_reg[12] ;
  input \lfilter_2_2_7_fu_104_reg[12]_0 ;
  input \lfilter_2_2_7_fu_104_reg[13] ;
  input \lfilter_2_2_7_fu_104_reg[13]_0 ;
  input \lfilter_2_2_7_fu_104_reg[14] ;
  input \lfilter_2_2_7_fu_104_reg[14]_0 ;
  input \lfilter_2_2_7_fu_104_reg[15] ;
  input \lfilter_2_2_7_fu_104_reg[15]_0 ;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[6]_0 ;
  input s_axi_control_ARVALID;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[2]_0 ;
  input \rdata_reg[3]_0 ;
  input \rdata_reg[4]_0 ;
  input \rdata_reg[5]_0 ;
  input \rdata_reg[6]_1 ;
  input \rdata_reg[7]_0 ;
  input \rdata_reg[8]_0 ;
  input \rdata_reg[9]_0 ;
  input \rdata_reg[10]_0 ;
  input \rdata_reg[11]_0 ;
  input \rdata_reg[12]_0 ;
  input \rdata_reg[13]_0 ;
  input \rdata_reg[14]_0 ;
  input \rdata_reg[15]_0 ;
  input \rdata_reg[16]_0 ;
  input \rdata_reg[17]_0 ;
  input \rdata_reg[18]_0 ;
  input \rdata_reg[19]_0 ;
  input \rdata_reg[20]_0 ;
  input \rdata_reg[21]_0 ;
  input \rdata_reg[22]_0 ;
  input \rdata_reg[23]_0 ;
  input \rdata_reg[24]_0 ;
  input \rdata_reg[25]_0 ;
  input \rdata_reg[26]_0 ;
  input \rdata_reg[27]_0 ;
  input \rdata_reg[28]_0 ;
  input \rdata_reg[29]_0 ;
  input \rdata_reg[30]_0 ;
  input \rdata_reg[31]_0 ;
  input s_axi_control_WVALID;
  input s_axi_control_AWVALID;
  input s_axi_control_BREADY;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_RREADY;

  wire [2:0]ADDRBWRADDR;
  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  wire [0:0]CO;
  wire [15:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc15_U0_ap_ready;
  wire ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc15_U0_ap_ready_reg;
  wire ap_sync_reg_filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready_reg;
  wire ar_hs;
  wire aw_hs;
  wire [7:1]data0;
  wire filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready;
  wire i_1_reg_2560;
  wire int_ap_done_i_1_n_4;
  wire int_ap_done_i_2_n_4;
  wire [0:0]int_ap_idle_reg_0;
  wire int_ap_start_i_1_n_4;
  wire int_ap_start_i_2_n_4;
  wire int_ap_start_i_3_n_4;
  wire int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_4;
  wire [31:0]int_cols0;
  wire \int_cols[31]_i_1_n_4 ;
  wire [31:0]\int_cols_reg[31]_0 ;
  wire int_filter_ce1;
  wire int_filter_n_68;
  wire int_filter_n_69;
  wire int_filter_n_70;
  wire int_filter_n_71;
  wire int_filter_n_72;
  wire int_filter_n_73;
  wire int_filter_n_74;
  wire int_filter_n_75;
  wire int_filter_n_76;
  wire int_filter_n_77;
  wire int_filter_n_78;
  wire int_filter_n_79;
  wire int_filter_n_80;
  wire int_filter_n_81;
  wire int_filter_n_82;
  wire int_filter_n_83;
  wire int_filter_n_84;
  wire int_filter_n_85;
  wire int_filter_n_86;
  wire int_filter_n_87;
  wire int_filter_n_88;
  wire int_filter_n_89;
  wire int_filter_n_90;
  wire int_filter_n_91;
  wire int_filter_n_92;
  wire int_filter_n_93;
  wire int_filter_n_94;
  wire int_filter_n_95;
  wire int_filter_n_96;
  wire int_filter_n_97;
  wire int_filter_n_98;
  wire int_filter_n_99;
  wire int_filter_read;
  wire int_filter_read0;
  wire \int_filter_shift_reg[0]_0 ;
  wire \int_filter_shift_reg[0]_1 ;
  wire int_filter_write_i_1_n_4;
  wire int_filter_write_reg_n_4;
  wire int_gie_i_1_n_4;
  wire int_gie_reg_n_4;
  wire \int_ier[0]_i_1_n_4 ;
  wire \int_ier[1]_i_1_n_4 ;
  wire \int_ier_reg_n_4_[0] ;
  wire \int_ier_reg_n_4_[1] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_4 ;
  wire \int_isr[1]_i_1_n_4 ;
  wire \int_isr_reg_n_4_[0] ;
  wire \int_isr_reg_n_4_[1] ;
  wire [31:0]int_rows0;
  wire \int_rows[31]_i_1_n_4 ;
  wire \int_rows[31]_i_3_n_4 ;
  wire [31:0]\int_rows_reg[31]_0 ;
  wire \int_shift[0]_i_1_n_4 ;
  wire \int_shift[1]_i_1_n_4 ;
  wire \int_shift[2]_i_1_n_4 ;
  wire \int_shift[3]_i_1_n_4 ;
  wire \int_shift[4]_i_1_n_4 ;
  wire \int_shift[5]_i_1_n_4 ;
  wire \int_shift[6]_i_1_n_4 ;
  wire \int_shift[7]_i_1_n_4 ;
  wire \int_shift[7]_i_2_n_4 ;
  wire [7:0]\int_shift_reg[7]_0 ;
  wire interrupt;
  wire \lfilter_2_2_7_fu_104_reg[0] ;
  wire \lfilter_2_2_7_fu_104_reg[0]_0 ;
  wire \lfilter_2_2_7_fu_104_reg[0]_1 ;
  wire \lfilter_2_2_7_fu_104_reg[10] ;
  wire \lfilter_2_2_7_fu_104_reg[10]_0 ;
  wire \lfilter_2_2_7_fu_104_reg[11] ;
  wire \lfilter_2_2_7_fu_104_reg[11]_0 ;
  wire \lfilter_2_2_7_fu_104_reg[12] ;
  wire \lfilter_2_2_7_fu_104_reg[12]_0 ;
  wire \lfilter_2_2_7_fu_104_reg[13] ;
  wire \lfilter_2_2_7_fu_104_reg[13]_0 ;
  wire \lfilter_2_2_7_fu_104_reg[14] ;
  wire \lfilter_2_2_7_fu_104_reg[14]_0 ;
  wire \lfilter_2_2_7_fu_104_reg[15] ;
  wire \lfilter_2_2_7_fu_104_reg[15]_0 ;
  wire \lfilter_2_2_7_fu_104_reg[1] ;
  wire \lfilter_2_2_7_fu_104_reg[1]_0 ;
  wire \lfilter_2_2_7_fu_104_reg[2] ;
  wire \lfilter_2_2_7_fu_104_reg[2]_0 ;
  wire \lfilter_2_2_7_fu_104_reg[3] ;
  wire \lfilter_2_2_7_fu_104_reg[3]_0 ;
  wire \lfilter_2_2_7_fu_104_reg[4] ;
  wire \lfilter_2_2_7_fu_104_reg[4]_0 ;
  wire \lfilter_2_2_7_fu_104_reg[5] ;
  wire \lfilter_2_2_7_fu_104_reg[5]_0 ;
  wire \lfilter_2_2_7_fu_104_reg[6] ;
  wire \lfilter_2_2_7_fu_104_reg[6]_0 ;
  wire \lfilter_2_2_7_fu_104_reg[7] ;
  wire \lfilter_2_2_7_fu_104_reg[7]_0 ;
  wire \lfilter_2_2_7_fu_104_reg[8] ;
  wire \lfilter_2_2_7_fu_104_reg[8]_0 ;
  wire \lfilter_2_2_7_fu_104_reg[9] ;
  wire \lfilter_2_2_7_fu_104_reg[9]_0 ;
  wire p_16_in;
  wire \rdata[0]_i_2_n_4 ;
  wire \rdata[0]_i_4_n_4 ;
  wire \rdata[1]_i_2_n_4 ;
  wire \rdata[1]_i_4_n_4 ;
  wire \rdata[2]_i_3_n_4 ;
  wire \rdata[31]_i_1_n_4 ;
  wire \rdata[31]_i_3_n_4 ;
  wire \rdata[31]_i_5_n_4 ;
  wire \rdata[31]_i_6_n_4 ;
  wire \rdata[31]_i_7_n_4 ;
  wire \rdata[3]_i_3_n_4 ;
  wire \rdata[4]_i_3_n_4 ;
  wire \rdata[5]_i_3_n_4 ;
  wire \rdata[6]_i_5_n_4 ;
  wire \rdata[7]_i_3_n_4 ;
  wire \rdata[7]_i_4_n_4 ;
  wire \rdata[7]_i_5_n_4 ;
  wire \rdata[7]_i_6_n_4 ;
  wire \rdata[7]_i_8_n_4 ;
  wire \rdata[7]_i_9_n_4 ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[10]_0 ;
  wire \rdata_reg[11]_0 ;
  wire \rdata_reg[12]_0 ;
  wire \rdata_reg[13]_0 ;
  wire \rdata_reg[14]_0 ;
  wire \rdata_reg[15]_0 ;
  wire \rdata_reg[16]_0 ;
  wire \rdata_reg[17]_0 ;
  wire \rdata_reg[18]_0 ;
  wire \rdata_reg[19]_0 ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[20]_0 ;
  wire \rdata_reg[21]_0 ;
  wire \rdata_reg[22]_0 ;
  wire \rdata_reg[23]_0 ;
  wire \rdata_reg[24]_0 ;
  wire \rdata_reg[25]_0 ;
  wire \rdata_reg[26]_0 ;
  wire \rdata_reg[27]_0 ;
  wire \rdata_reg[28]_0 ;
  wire \rdata_reg[29]_0 ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[30]_0 ;
  wire \rdata_reg[31]_0 ;
  wire \rdata_reg[3]_0 ;
  wire \rdata_reg[4]_0 ;
  wire \rdata_reg[5]_0 ;
  wire \rdata_reg[6]_0 ;
  wire \rdata_reg[6]_1 ;
  wire \rdata_reg[7]_0 ;
  wire \rdata_reg[8]_0 ;
  wire \rdata_reg[9]_0 ;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_4 ;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire shiftReg_ce;
  wire start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n;
  wire start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n;
  wire start_once_reg;
  wire \waddr_reg_n_4_[0] ;
  wire \waddr_reg_n_4_[1] ;
  wire \waddr_reg_n_4_[2] ;
  wire \waddr_reg_n_4_[3] ;
  wire \waddr_reg_n_4_[4] ;
  wire \waddr_reg_n_4_[5] ;
  wire \waddr_reg_n_4_[6] ;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_4 ;
  wire \wstate[1]_i_1_n_4 ;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h222A222A222A0000)) 
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc15_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_start),
        .I2(ap_sync_reg_filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready_reg),
        .I3(filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready),
        .I4(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc15_U0_ap_ready),
        .I5(shiftReg_ce),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h222022202220AAA0)) 
    ap_sync_reg_filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_start),
        .I2(ap_sync_reg_filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready_reg),
        .I3(filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready),
        .I4(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc15_U0_ap_ready),
        .I5(shiftReg_ce),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hDFFFDFDF00FF0000)) 
    int_ap_done_i_1
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[6]),
        .I2(int_ap_done_i_2_n_4),
        .I3(CO),
        .I4(i_1_reg_2560),
        .I5(data0[1]),
        .O(int_ap_done_i_1_n_4));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_done_i_2
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[1]),
        .O(int_ap_done_i_2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_4),
        .Q(data0[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00D00000)) 
    int_ap_idle_i_3
       (.I0(ap_start),
        .I1(ap_sync_reg_filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready_reg),
        .I2(Q),
        .I3(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .I4(int_ap_idle_reg_0),
        .O(int_ap_start_reg_0));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(ap_rst_n_inv));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_ready),
        .Q(data0[3]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBBBBBBBF8888888)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(ap_sync_ready),
        .I2(int_ap_start_i_2_n_4),
        .I3(int_ap_start_i_3_n_4),
        .I4(s_axi_control_WDATA[0]),
        .I5(ap_start),
        .O(int_ap_start_i_1_n_4));
  LUT4 #(
    .INIT(16'h0002)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_4_[4] ),
        .I2(\waddr_reg_n_4_[5] ),
        .I3(\int_rows[31]_i_3_n_4 ),
        .O(int_ap_start_i_2_n_4));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_ap_start_i_3
       (.I0(\waddr_reg_n_4_[2] ),
        .I1(\waddr_reg_n_4_[3] ),
        .O(int_ap_start_i_3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_4),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\waddr_reg_n_4_[3] ),
        .I2(\waddr_reg_n_4_[2] ),
        .I3(int_ap_start_i_2_n_4),
        .I4(data0[7]),
        .O(int_auto_restart_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_4),
        .Q(data0[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[0]_i_1 
       (.I0(\int_cols_reg[31]_0 [0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_cols0[0]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [10]),
        .O(int_cols0[10]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [11]),
        .O(int_cols0[11]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [12]),
        .O(int_cols0[12]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [13]),
        .O(int_cols0[13]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [14]),
        .O(int_cols0[14]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [15]),
        .O(int_cols0[15]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [16]),
        .O(int_cols0[16]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [17]),
        .O(int_cols0[17]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [18]),
        .O(int_cols0[18]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [19]),
        .O(int_cols0[19]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[1]_i_1 
       (.I0(\int_cols_reg[31]_0 [1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_cols0[1]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [20]),
        .O(int_cols0[20]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [21]),
        .O(int_cols0[21]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [22]),
        .O(int_cols0[22]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [23]),
        .O(int_cols0[23]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [24]),
        .O(int_cols0[24]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [25]),
        .O(int_cols0[25]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [26]),
        .O(int_cols0[26]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [27]),
        .O(int_cols0[27]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [28]),
        .O(int_cols0[28]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [29]),
        .O(int_cols0[29]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[2]_i_1 
       (.I0(\int_cols_reg[31]_0 [2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_cols0[2]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [30]),
        .O(int_cols0[30]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \int_cols[31]_i_1 
       (.I0(\waddr_reg_n_4_[2] ),
        .I1(\waddr_reg_n_4_[3] ),
        .I2(\int_rows[31]_i_3_n_4 ),
        .I3(\waddr_reg_n_4_[4] ),
        .I4(\waddr_reg_n_4_[5] ),
        .O(\int_cols[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [31]),
        .O(int_cols0[31]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[3]_i_1 
       (.I0(\int_cols_reg[31]_0 [3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_cols0[3]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[4]_i_1 
       (.I0(\int_cols_reg[31]_0 [4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_cols0[4]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[5]_i_1 
       (.I0(\int_cols_reg[31]_0 [5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_cols0[5]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[6]_i_1 
       (.I0(\int_cols_reg[31]_0 [6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_cols0[6]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_cols[7]_i_1 
       (.I0(\int_cols_reg[31]_0 [7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_cols0[7]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [8]),
        .O(int_cols0[8]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [9]),
        .O(int_cols0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[0] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_4 ),
        .D(int_cols0[0]),
        .Q(\int_cols_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[10] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_4 ),
        .D(int_cols0[10]),
        .Q(\int_cols_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[11] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_4 ),
        .D(int_cols0[11]),
        .Q(\int_cols_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[12] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_4 ),
        .D(int_cols0[12]),
        .Q(\int_cols_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[13] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_4 ),
        .D(int_cols0[13]),
        .Q(\int_cols_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[14] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_4 ),
        .D(int_cols0[14]),
        .Q(\int_cols_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[15] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_4 ),
        .D(int_cols0[15]),
        .Q(\int_cols_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[16] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_4 ),
        .D(int_cols0[16]),
        .Q(\int_cols_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[17] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_4 ),
        .D(int_cols0[17]),
        .Q(\int_cols_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[18] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_4 ),
        .D(int_cols0[18]),
        .Q(\int_cols_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[19] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_4 ),
        .D(int_cols0[19]),
        .Q(\int_cols_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[1] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_4 ),
        .D(int_cols0[1]),
        .Q(\int_cols_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[20] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_4 ),
        .D(int_cols0[20]),
        .Q(\int_cols_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[21] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_4 ),
        .D(int_cols0[21]),
        .Q(\int_cols_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[22] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_4 ),
        .D(int_cols0[22]),
        .Q(\int_cols_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[23] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_4 ),
        .D(int_cols0[23]),
        .Q(\int_cols_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[24] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_4 ),
        .D(int_cols0[24]),
        .Q(\int_cols_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[25] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_4 ),
        .D(int_cols0[25]),
        .Q(\int_cols_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[26] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_4 ),
        .D(int_cols0[26]),
        .Q(\int_cols_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[27] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_4 ),
        .D(int_cols0[27]),
        .Q(\int_cols_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[28] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_4 ),
        .D(int_cols0[28]),
        .Q(\int_cols_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[29] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_4 ),
        .D(int_cols0[29]),
        .Q(\int_cols_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[2] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_4 ),
        .D(int_cols0[2]),
        .Q(\int_cols_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[30] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_4 ),
        .D(int_cols0[30]),
        .Q(\int_cols_reg[31]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[31] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_4 ),
        .D(int_cols0[31]),
        .Q(\int_cols_reg[31]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[3] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_4 ),
        .D(int_cols0[3]),
        .Q(\int_cols_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[4] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_4 ),
        .D(int_cols0[4]),
        .Q(\int_cols_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[5] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_4 ),
        .D(int_cols0[5]),
        .Q(\int_cols_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[6] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_4 ),
        .D(int_cols0[6]),
        .Q(\int_cols_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[7] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_4 ),
        .D(int_cols0[7]),
        .Q(\int_cols_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[8] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_4 ),
        .D(int_cols0[8]),
        .Q(\int_cols_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[9] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_4 ),
        .D(int_cols0[9]),
        .Q(\int_cols_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_control_s_axi_ram int_filter
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D({int_filter_n_68,int_filter_n_69,int_filter_n_70,int_filter_n_71,int_filter_n_72,int_filter_n_73,int_filter_n_74,int_filter_n_75,int_filter_n_76,int_filter_n_77,int_filter_n_78,int_filter_n_79,int_filter_n_80,int_filter_n_81,int_filter_n_82,int_filter_n_83,int_filter_n_84,int_filter_n_85,int_filter_n_86,int_filter_n_87,int_filter_n_88,int_filter_n_89,int_filter_n_90,int_filter_n_91,int_filter_n_92,int_filter_n_93,int_filter_n_94,int_filter_n_95,int_filter_n_96,int_filter_n_97,int_filter_n_98,int_filter_n_99}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q({\waddr_reg_n_4_[4] ,\waddr_reg_n_4_[3] ,\waddr_reg_n_4_[2] }),
        .ap_clk(ap_clk),
        .ar_hs(ar_hs),
        .data0({data0[7],data0[3:2]}),
        .\gen_write[1].mem_reg_0 (int_filter_write_reg_n_4),
        .\rdata_reg[0] (\rdata[7]_i_6_n_4 ),
        .\rdata_reg[0]_0 (\rdata[0]_i_2_n_4 ),
        .\rdata_reg[0]_1 (\rdata[0]_i_4_n_4 ),
        .\rdata_reg[0]_2 (\rdata[7]_i_4_n_4 ),
        .\rdata_reg[0]_3 (\rdata_reg[0]_0 ),
        .\rdata_reg[10] (\rdata_reg[10]_0 ),
        .\rdata_reg[11] (\rdata_reg[11]_0 ),
        .\rdata_reg[12] (\rdata_reg[12]_0 ),
        .\rdata_reg[13] (\rdata_reg[13]_0 ),
        .\rdata_reg[14] (\rdata_reg[14]_0 ),
        .\rdata_reg[15] (\rdata_reg[15]_0 ),
        .\rdata_reg[16] (\rdata_reg[16]_0 ),
        .\rdata_reg[17] (\rdata_reg[17]_0 ),
        .\rdata_reg[18] (\rdata_reg[18]_0 ),
        .\rdata_reg[19] (\rdata_reg[19]_0 ),
        .\rdata_reg[1] (\rdata[1]_i_2_n_4 ),
        .\rdata_reg[1]_0 (\rdata_reg[1]_0 ),
        .\rdata_reg[1]_1 (\rdata[1]_i_4_n_4 ),
        .\rdata_reg[20] (\rdata_reg[20]_0 ),
        .\rdata_reg[21] (\rdata_reg[21]_0 ),
        .\rdata_reg[22] (\rdata_reg[22]_0 ),
        .\rdata_reg[23] (\rdata_reg[23]_0 ),
        .\rdata_reg[24] (\rdata_reg[24]_0 ),
        .\rdata_reg[25] (\rdata_reg[25]_0 ),
        .\rdata_reg[26] (\rdata_reg[26]_0 ),
        .\rdata_reg[27] (\rdata_reg[27]_0 ),
        .\rdata_reg[28] (\rdata_reg[28]_0 ),
        .\rdata_reg[29] (\rdata_reg[29]_0 ),
        .\rdata_reg[2] (\rdata[7]_i_3_n_4 ),
        .\rdata_reg[2]_0 (\rdata[2]_i_3_n_4 ),
        .\rdata_reg[2]_1 (\rdata_reg[2]_0 ),
        .\rdata_reg[30] (\rdata_reg[30]_0 ),
        .\rdata_reg[31] (\int_rows_reg[31]_0 [31:8]),
        .\rdata_reg[31]_0 (\int_cols_reg[31]_0 [31:8]),
        .\rdata_reg[31]_1 (\rdata_reg[31]_0 ),
        .\rdata_reg[3] (\rdata[3]_i_3_n_4 ),
        .\rdata_reg[3]_0 (\rdata_reg[3]_0 ),
        .\rdata_reg[4] (\rdata_reg[4]_0 ),
        .\rdata_reg[4]_0 (\rdata[4]_i_3_n_4 ),
        .\rdata_reg[5] (\rdata_reg[5]_0 ),
        .\rdata_reg[5]_0 (\rdata[5]_i_3_n_4 ),
        .\rdata_reg[6] (\rdata_reg[6]_0 ),
        .\rdata_reg[6]_0 (\rdata_reg[6]_1 ),
        .\rdata_reg[6]_1 (\rdata[6]_i_5_n_4 ),
        .\rdata_reg[7] (\rdata[7]_i_5_n_4 ),
        .\rdata_reg[7]_0 (\rdata_reg[7]_0 ),
        .\rdata_reg[8] (\rdata[31]_i_3_n_4 ),
        .\rdata_reg[8]_0 (\rdata[31]_i_5_n_4 ),
        .\rdata_reg[8]_1 (\rdata_reg[8]_0 ),
        .\rdata_reg[9] (\rdata_reg[9]_0 ),
        .rstate(rstate),
        .s_axi_control_ARADDR(s_axi_control_ARADDR[4:2]),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .wstate(wstate));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    int_filter_read_i_1
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[6]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(rstate[1]),
        .O(int_filter_read0));
  FDRE int_filter_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_filter_read0),
        .Q(int_filter_read),
        .R(ap_rst_n_inv));
  FDRE \int_filter_shift_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_filter_shift_reg[0]_1 ),
        .Q(\int_filter_shift_reg[0]_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    int_filter_write_i_1
       (.I0(aw_hs),
        .I1(s_axi_control_AWADDR[6]),
        .I2(s_axi_control_AWADDR[5]),
        .I3(p_16_in),
        .I4(int_filter_write_reg_n_4),
        .O(int_filter_write_i_1_n_4));
  LUT6 #(
    .INIT(64'h0808080808080008)) 
    int_filter_write_i_2
       (.I0(s_axi_control_WVALID),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(rstate[1]),
        .O(p_16_in));
  FDRE int_filter_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_filter_write_i_1_n_4),
        .Q(int_filter_write_reg_n_4),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_4_[3] ),
        .I2(\waddr_reg_n_4_[2] ),
        .I3(int_ap_start_i_2_n_4),
        .I4(int_gie_reg_n_4),
        .O(int_gie_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_4),
        .Q(int_gie_reg_n_4),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_4_[2] ),
        .I2(\waddr_reg_n_4_[3] ),
        .I3(int_ap_start_i_2_n_4),
        .I4(\int_ier_reg_n_4_[0] ),
        .O(\int_ier[0]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(\waddr_reg_n_4_[2] ),
        .I2(\waddr_reg_n_4_[3] ),
        .I3(int_ap_start_i_2_n_4),
        .I4(\int_ier_reg_n_4_[1] ),
        .O(\int_ier[1]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_4 ),
        .Q(\int_ier_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_4 ),
        .Q(\int_ier_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h77F7777788F88888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr6_out),
        .I2(i_1_reg_2560),
        .I3(CO),
        .I4(\int_ier_reg_n_4_[0] ),
        .I5(\int_isr_reg_n_4_[0] ),
        .O(\int_isr[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_4_[3] ),
        .I1(\waddr_reg_n_4_[2] ),
        .I2(int_ap_start_i_2_n_4),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_4_[1] ),
        .I3(ap_sync_ready),
        .I4(\int_isr_reg_n_4_[1] ),
        .O(\int_isr[1]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_4 ),
        .Q(\int_isr_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_4 ),
        .Q(\int_isr_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[0]_i_1 
       (.I0(\int_rows_reg[31]_0 [0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_rows0[0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [10]),
        .O(int_rows0[10]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [11]),
        .O(int_rows0[11]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [12]),
        .O(int_rows0[12]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [13]),
        .O(int_rows0[13]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [14]),
        .O(int_rows0[14]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [15]),
        .O(int_rows0[15]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [16]),
        .O(int_rows0[16]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [17]),
        .O(int_rows0[17]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [18]),
        .O(int_rows0[18]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [19]),
        .O(int_rows0[19]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[1]_i_1 
       (.I0(\int_rows_reg[31]_0 [1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_rows0[1]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [20]),
        .O(int_rows0[20]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [21]),
        .O(int_rows0[21]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [22]),
        .O(int_rows0[22]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [23]),
        .O(int_rows0[23]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [24]),
        .O(int_rows0[24]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [25]),
        .O(int_rows0[25]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [26]),
        .O(int_rows0[26]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [27]),
        .O(int_rows0[27]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [28]),
        .O(int_rows0[28]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [29]),
        .O(int_rows0[29]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[2]_i_1 
       (.I0(\int_rows_reg[31]_0 [2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_rows0[2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [30]),
        .O(int_rows0[30]));
  LUT5 #(
    .INIT(32'h00000100)) 
    \int_rows[31]_i_1 
       (.I0(\waddr_reg_n_4_[3] ),
        .I1(\waddr_reg_n_4_[2] ),
        .I2(\int_rows[31]_i_3_n_4 ),
        .I3(\waddr_reg_n_4_[4] ),
        .I4(\waddr_reg_n_4_[5] ),
        .O(\int_rows[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [31]),
        .O(int_rows0[31]));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \int_rows[31]_i_3 
       (.I0(\waddr_reg_n_4_[0] ),
        .I1(\waddr_reg_n_4_[6] ),
        .I2(p_16_in),
        .I3(\waddr_reg_n_4_[1] ),
        .O(\int_rows[31]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[3]_i_1 
       (.I0(\int_rows_reg[31]_0 [3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_rows0[3]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[4]_i_1 
       (.I0(\int_rows_reg[31]_0 [4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_rows0[4]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[5]_i_1 
       (.I0(\int_rows_reg[31]_0 [5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_rows0[5]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[6]_i_1 
       (.I0(\int_rows_reg[31]_0 [6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_rows0[6]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_rows[7]_i_1 
       (.I0(\int_rows_reg[31]_0 [7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_rows0[7]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [8]),
        .O(int_rows0[8]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [9]),
        .O(int_rows0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[0] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_4 ),
        .D(int_rows0[0]),
        .Q(\int_rows_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[10] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_4 ),
        .D(int_rows0[10]),
        .Q(\int_rows_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[11] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_4 ),
        .D(int_rows0[11]),
        .Q(\int_rows_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[12] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_4 ),
        .D(int_rows0[12]),
        .Q(\int_rows_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[13] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_4 ),
        .D(int_rows0[13]),
        .Q(\int_rows_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[14] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_4 ),
        .D(int_rows0[14]),
        .Q(\int_rows_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[15] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_4 ),
        .D(int_rows0[15]),
        .Q(\int_rows_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[16] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_4 ),
        .D(int_rows0[16]),
        .Q(\int_rows_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[17] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_4 ),
        .D(int_rows0[17]),
        .Q(\int_rows_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[18] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_4 ),
        .D(int_rows0[18]),
        .Q(\int_rows_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[19] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_4 ),
        .D(int_rows0[19]),
        .Q(\int_rows_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[1] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_4 ),
        .D(int_rows0[1]),
        .Q(\int_rows_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[20] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_4 ),
        .D(int_rows0[20]),
        .Q(\int_rows_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[21] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_4 ),
        .D(int_rows0[21]),
        .Q(\int_rows_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[22] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_4 ),
        .D(int_rows0[22]),
        .Q(\int_rows_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[23] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_4 ),
        .D(int_rows0[23]),
        .Q(\int_rows_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[24] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_4 ),
        .D(int_rows0[24]),
        .Q(\int_rows_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[25] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_4 ),
        .D(int_rows0[25]),
        .Q(\int_rows_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[26] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_4 ),
        .D(int_rows0[26]),
        .Q(\int_rows_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[27] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_4 ),
        .D(int_rows0[27]),
        .Q(\int_rows_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[28] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_4 ),
        .D(int_rows0[28]),
        .Q(\int_rows_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[29] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_4 ),
        .D(int_rows0[29]),
        .Q(\int_rows_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[2] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_4 ),
        .D(int_rows0[2]),
        .Q(\int_rows_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[30] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_4 ),
        .D(int_rows0[30]),
        .Q(\int_rows_reg[31]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[31] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_4 ),
        .D(int_rows0[31]),
        .Q(\int_rows_reg[31]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[3] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_4 ),
        .D(int_rows0[3]),
        .Q(\int_rows_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[4] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_4 ),
        .D(int_rows0[4]),
        .Q(\int_rows_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[5] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_4 ),
        .D(int_rows0[5]),
        .Q(\int_rows_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[6] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_4 ),
        .D(int_rows0[6]),
        .Q(\int_rows_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[7] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_4 ),
        .D(int_rows0[7]),
        .Q(\int_rows_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[8] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_4 ),
        .D(int_rows0[8]),
        .Q(\int_rows_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[9] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_4 ),
        .D(int_rows0[9]),
        .Q(\int_rows_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[0]_i_1 
       (.I0(\int_shift_reg[7]_0 [0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(\int_shift[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[1]_i_1 
       (.I0(\int_shift_reg[7]_0 [1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(\int_shift[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[2]_i_1 
       (.I0(\int_shift_reg[7]_0 [2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(\int_shift[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[3]_i_1 
       (.I0(\int_shift_reg[7]_0 [3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(\int_shift[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[4]_i_1 
       (.I0(\int_shift_reg[7]_0 [4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(\int_shift[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[5]_i_1 
       (.I0(\int_shift_reg[7]_0 [5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(\int_shift[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[6]_i_1 
       (.I0(\int_shift_reg[7]_0 [6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(\int_shift[6]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \int_shift[7]_i_1 
       (.I0(\waddr_reg_n_4_[2] ),
        .I1(\waddr_reg_n_4_[3] ),
        .I2(\waddr_reg_n_4_[5] ),
        .I3(\waddr_reg_n_4_[4] ),
        .I4(\int_rows[31]_i_3_n_4 ),
        .O(\int_shift[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_shift[7]_i_2 
       (.I0(\int_shift_reg[7]_0 [7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(\int_shift[7]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[0] 
       (.C(ap_clk),
        .CE(\int_shift[7]_i_1_n_4 ),
        .D(\int_shift[0]_i_1_n_4 ),
        .Q(\int_shift_reg[7]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[1] 
       (.C(ap_clk),
        .CE(\int_shift[7]_i_1_n_4 ),
        .D(\int_shift[1]_i_1_n_4 ),
        .Q(\int_shift_reg[7]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[2] 
       (.C(ap_clk),
        .CE(\int_shift[7]_i_1_n_4 ),
        .D(\int_shift[2]_i_1_n_4 ),
        .Q(\int_shift_reg[7]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[3] 
       (.C(ap_clk),
        .CE(\int_shift[7]_i_1_n_4 ),
        .D(\int_shift[3]_i_1_n_4 ),
        .Q(\int_shift_reg[7]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[4] 
       (.C(ap_clk),
        .CE(\int_shift[7]_i_1_n_4 ),
        .D(\int_shift[4]_i_1_n_4 ),
        .Q(\int_shift_reg[7]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[5] 
       (.C(ap_clk),
        .CE(\int_shift[7]_i_1_n_4 ),
        .D(\int_shift[5]_i_1_n_4 ),
        .Q(\int_shift_reg[7]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[6] 
       (.C(ap_clk),
        .CE(\int_shift[7]_i_1_n_4 ),
        .D(\int_shift[6]_i_1_n_4 ),
        .Q(\int_shift_reg[7]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[7] 
       (.C(ap_clk),
        .CE(\int_shift[7]_i_1_n_4 ),
        .D(\int_shift[7]_i_2_n_4 ),
        .Q(\int_shift_reg[7]_0 [7]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(\int_isr_reg_n_4_[1] ),
        .I1(\int_isr_reg_n_4_[0] ),
        .I2(int_gie_reg_n_4),
        .O(interrupt));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lfilter_2_2_fu_76[0]_i_1 
       (.I0(DOBDO[16]),
        .I1(\lfilter_2_2_7_fu_104_reg[0] ),
        .I2(\int_filter_shift_reg[0]_0 ),
        .I3(DOBDO[0]),
        .I4(\lfilter_2_2_7_fu_104_reg[0]_0 ),
        .I5(\lfilter_2_2_7_fu_104_reg[0]_1 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lfilter_2_2_fu_76[10]_i_1 
       (.I0(DOBDO[26]),
        .I1(\lfilter_2_2_7_fu_104_reg[10] ),
        .I2(\int_filter_shift_reg[0]_0 ),
        .I3(DOBDO[10]),
        .I4(\lfilter_2_2_7_fu_104_reg[0]_0 ),
        .I5(\lfilter_2_2_7_fu_104_reg[10]_0 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lfilter_2_2_fu_76[11]_i_1 
       (.I0(DOBDO[27]),
        .I1(\lfilter_2_2_7_fu_104_reg[11] ),
        .I2(\int_filter_shift_reg[0]_0 ),
        .I3(DOBDO[11]),
        .I4(\lfilter_2_2_7_fu_104_reg[0]_0 ),
        .I5(\lfilter_2_2_7_fu_104_reg[11]_0 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lfilter_2_2_fu_76[12]_i_1 
       (.I0(DOBDO[28]),
        .I1(\lfilter_2_2_7_fu_104_reg[12] ),
        .I2(\int_filter_shift_reg[0]_0 ),
        .I3(DOBDO[12]),
        .I4(\lfilter_2_2_7_fu_104_reg[0]_0 ),
        .I5(\lfilter_2_2_7_fu_104_reg[12]_0 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lfilter_2_2_fu_76[13]_i_1 
       (.I0(DOBDO[29]),
        .I1(\lfilter_2_2_7_fu_104_reg[13] ),
        .I2(\int_filter_shift_reg[0]_0 ),
        .I3(DOBDO[13]),
        .I4(\lfilter_2_2_7_fu_104_reg[0]_0 ),
        .I5(\lfilter_2_2_7_fu_104_reg[13]_0 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lfilter_2_2_fu_76[14]_i_1 
       (.I0(DOBDO[30]),
        .I1(\lfilter_2_2_7_fu_104_reg[14] ),
        .I2(\int_filter_shift_reg[0]_0 ),
        .I3(DOBDO[14]),
        .I4(\lfilter_2_2_7_fu_104_reg[0]_0 ),
        .I5(\lfilter_2_2_7_fu_104_reg[14]_0 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lfilter_2_2_fu_76[15]_i_2 
       (.I0(DOBDO[31]),
        .I1(\lfilter_2_2_7_fu_104_reg[15] ),
        .I2(\int_filter_shift_reg[0]_0 ),
        .I3(DOBDO[15]),
        .I4(\lfilter_2_2_7_fu_104_reg[0]_0 ),
        .I5(\lfilter_2_2_7_fu_104_reg[15]_0 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lfilter_2_2_fu_76[1]_i_1 
       (.I0(DOBDO[17]),
        .I1(\lfilter_2_2_7_fu_104_reg[1] ),
        .I2(\int_filter_shift_reg[0]_0 ),
        .I3(DOBDO[1]),
        .I4(\lfilter_2_2_7_fu_104_reg[0]_0 ),
        .I5(\lfilter_2_2_7_fu_104_reg[1]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lfilter_2_2_fu_76[2]_i_1 
       (.I0(DOBDO[18]),
        .I1(\lfilter_2_2_7_fu_104_reg[2] ),
        .I2(\int_filter_shift_reg[0]_0 ),
        .I3(DOBDO[2]),
        .I4(\lfilter_2_2_7_fu_104_reg[0]_0 ),
        .I5(\lfilter_2_2_7_fu_104_reg[2]_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lfilter_2_2_fu_76[3]_i_1 
       (.I0(DOBDO[19]),
        .I1(\lfilter_2_2_7_fu_104_reg[3] ),
        .I2(\int_filter_shift_reg[0]_0 ),
        .I3(DOBDO[3]),
        .I4(\lfilter_2_2_7_fu_104_reg[0]_0 ),
        .I5(\lfilter_2_2_7_fu_104_reg[3]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lfilter_2_2_fu_76[4]_i_1 
       (.I0(DOBDO[20]),
        .I1(\lfilter_2_2_7_fu_104_reg[4] ),
        .I2(\int_filter_shift_reg[0]_0 ),
        .I3(DOBDO[4]),
        .I4(\lfilter_2_2_7_fu_104_reg[0]_0 ),
        .I5(\lfilter_2_2_7_fu_104_reg[4]_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lfilter_2_2_fu_76[5]_i_1 
       (.I0(DOBDO[21]),
        .I1(\lfilter_2_2_7_fu_104_reg[5] ),
        .I2(\int_filter_shift_reg[0]_0 ),
        .I3(DOBDO[5]),
        .I4(\lfilter_2_2_7_fu_104_reg[0]_0 ),
        .I5(\lfilter_2_2_7_fu_104_reg[5]_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lfilter_2_2_fu_76[6]_i_1 
       (.I0(DOBDO[22]),
        .I1(\lfilter_2_2_7_fu_104_reg[6] ),
        .I2(\int_filter_shift_reg[0]_0 ),
        .I3(DOBDO[6]),
        .I4(\lfilter_2_2_7_fu_104_reg[0]_0 ),
        .I5(\lfilter_2_2_7_fu_104_reg[6]_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lfilter_2_2_fu_76[7]_i_1 
       (.I0(DOBDO[23]),
        .I1(\lfilter_2_2_7_fu_104_reg[7] ),
        .I2(\int_filter_shift_reg[0]_0 ),
        .I3(DOBDO[7]),
        .I4(\lfilter_2_2_7_fu_104_reg[0]_0 ),
        .I5(\lfilter_2_2_7_fu_104_reg[7]_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lfilter_2_2_fu_76[8]_i_1 
       (.I0(DOBDO[24]),
        .I1(\lfilter_2_2_7_fu_104_reg[8] ),
        .I2(\int_filter_shift_reg[0]_0 ),
        .I3(DOBDO[8]),
        .I4(\lfilter_2_2_7_fu_104_reg[0]_0 ),
        .I5(\lfilter_2_2_7_fu_104_reg[8]_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lfilter_2_2_fu_76[9]_i_1 
       (.I0(DOBDO[25]),
        .I1(\lfilter_2_2_7_fu_104_reg[9] ),
        .I2(\int_filter_shift_reg[0]_0 ),
        .I3(DOBDO[9]),
        .I4(\lfilter_2_2_7_fu_104_reg[0]_0 ),
        .I5(\lfilter_2_2_7_fu_104_reg[9]_0 ),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \mOutPtr[1]_i_2__1 
       (.I0(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc15_U0_ap_ready),
        .I1(ap_start),
        .I2(start_once_reg),
        .I3(start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n),
        .I4(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n),
        .O(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc15_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[0]_i_2 
       (.I0(\rdata[7]_i_8_n_4 ),
        .I1(\int_shift_reg[7]_0 [0]),
        .I2(\rdata[7]_i_3_n_4 ),
        .I3(\int_rows_reg[31]_0 [0]),
        .I4(\int_cols_reg[31]_0 [0]),
        .I5(\rdata[7]_i_9_n_4 ),
        .O(\rdata[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hCFFAC0FACF0AC00A)) 
    \rdata[0]_i_4 
       (.I0(ap_start),
        .I1(\int_isr_reg_n_4_[0] ),
        .I2(\rdata[31]_i_6_n_4 ),
        .I3(\rdata[31]_i_7_n_4 ),
        .I4(int_gie_reg_n_4),
        .I5(\int_ier_reg_n_4_[0] ),
        .O(\rdata[0]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h80AA80A0800A8000)) 
    \rdata[1]_i_2 
       (.I0(\rdata[7]_i_4_n_4 ),
        .I1(\int_isr_reg_n_4_[1] ),
        .I2(\rdata[31]_i_6_n_4 ),
        .I3(\rdata[31]_i_7_n_4 ),
        .I4(data0[1]),
        .I5(\int_ier_reg_n_4_[1] ),
        .O(\rdata[1]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h2A0A280822022000)) 
    \rdata[1]_i_4 
       (.I0(\rdata[7]_i_6_n_4 ),
        .I1(\rdata[31]_i_6_n_4 ),
        .I2(\rdata[31]_i_7_n_4 ),
        .I3(\int_cols_reg[31]_0 [1]),
        .I4(\int_rows_reg[31]_0 [1]),
        .I5(\int_shift_reg[7]_0 [1]),
        .O(\rdata[1]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[2]_i_3 
       (.I0(\rdata[7]_i_8_n_4 ),
        .I1(\int_shift_reg[7]_0 [2]),
        .I2(\rdata[7]_i_3_n_4 ),
        .I3(\int_rows_reg[31]_0 [2]),
        .I4(\int_cols_reg[31]_0 [2]),
        .I5(\rdata[7]_i_9_n_4 ),
        .O(\rdata[2]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFF02)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(int_filter_read),
        .O(\rdata[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \rdata[31]_i_3 
       (.I0(\rdata[31]_i_6_n_4 ),
        .I1(\rdata[7]_i_6_n_4 ),
        .I2(\rdata[31]_i_7_n_4 ),
        .O(\rdata[31]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rdata[31]_i_5 
       (.I0(\rdata[31]_i_6_n_4 ),
        .I1(\rdata[7]_i_6_n_4 ),
        .I2(\rdata[31]_i_7_n_4 ),
        .O(\rdata[31]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE2)) 
    \rdata[31]_i_6 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[31]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFC)) 
    \rdata[31]_i_7 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[31]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[3]_i_3 
       (.I0(\rdata[7]_i_8_n_4 ),
        .I1(\int_shift_reg[7]_0 [3]),
        .I2(\rdata[7]_i_3_n_4 ),
        .I3(\int_rows_reg[31]_0 [3]),
        .I4(\int_cols_reg[31]_0 [3]),
        .I5(\rdata[7]_i_9_n_4 ),
        .O(\rdata[3]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[4]_i_3 
       (.I0(\rdata[7]_i_8_n_4 ),
        .I1(\int_shift_reg[7]_0 [4]),
        .I2(\rdata[7]_i_3_n_4 ),
        .I3(\int_rows_reg[31]_0 [4]),
        .I4(\int_cols_reg[31]_0 [4]),
        .I5(\rdata[7]_i_9_n_4 ),
        .O(\rdata[4]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[5]_i_3 
       (.I0(\rdata[7]_i_8_n_4 ),
        .I1(\int_shift_reg[7]_0 [5]),
        .I2(\rdata[7]_i_3_n_4 ),
        .I3(\int_rows_reg[31]_0 [5]),
        .I4(\int_cols_reg[31]_0 [5]),
        .I5(\rdata[7]_i_9_n_4 ),
        .O(\rdata[5]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[6]_i_5 
       (.I0(\rdata[7]_i_8_n_4 ),
        .I1(\int_shift_reg[7]_0 [6]),
        .I2(\rdata[7]_i_3_n_4 ),
        .I3(\int_rows_reg[31]_0 [6]),
        .I4(\int_cols_reg[31]_0 [6]),
        .I5(\rdata[7]_i_9_n_4 ),
        .O(\rdata[6]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'h888888F8)) 
    \rdata[6]_i_6 
       (.I0(s_axi_control_WVALID),
        .I1(int_filter_write_reg_n_4),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(rstate[1]),
        .O(int_filter_ce1));
  LUT5 #(
    .INIT(32'h00000001)) 
    \rdata[7]_i_3 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[7]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \rdata[7]_i_4 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(ar_hs),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[7]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[7]_i_5 
       (.I0(\rdata[7]_i_8_n_4 ),
        .I1(\int_shift_reg[7]_0 [7]),
        .I2(\rdata[7]_i_3_n_4 ),
        .I3(\int_rows_reg[31]_0 [7]),
        .I4(\int_cols_reg[31]_0 [7]),
        .I5(\rdata[7]_i_9_n_4 ),
        .O(\rdata[7]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \rdata[7]_i_6 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(ar_hs),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[7]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h0000000100000002)) 
    \rdata[7]_i_8 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[7]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h0001000000000100)) 
    \rdata[7]_i_9 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[7]_i_9_n_4 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_filter_n_99),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_filter_n_89),
        .Q(s_axi_control_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_filter_n_88),
        .Q(s_axi_control_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_filter_n_87),
        .Q(s_axi_control_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_filter_n_86),
        .Q(s_axi_control_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_filter_n_85),
        .Q(s_axi_control_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_filter_n_84),
        .Q(s_axi_control_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_filter_n_83),
        .Q(s_axi_control_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_filter_n_82),
        .Q(s_axi_control_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_filter_n_81),
        .Q(s_axi_control_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_filter_n_80),
        .Q(s_axi_control_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_filter_n_98),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_filter_n_79),
        .Q(s_axi_control_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_filter_n_78),
        .Q(s_axi_control_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_filter_n_77),
        .Q(s_axi_control_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_filter_n_76),
        .Q(s_axi_control_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_filter_n_75),
        .Q(s_axi_control_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_filter_n_74),
        .Q(s_axi_control_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_filter_n_73),
        .Q(s_axi_control_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_filter_n_72),
        .Q(s_axi_control_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_filter_n_71),
        .Q(s_axi_control_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_filter_n_70),
        .Q(s_axi_control_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_filter_n_97),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_filter_n_69),
        .Q(s_axi_control_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_filter_n_68),
        .Q(s_axi_control_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_filter_n_96),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_filter_n_95),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_filter_n_94),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_filter_n_93),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_filter_n_92),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_filter_n_91),
        .Q(s_axi_control_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_filter_n_90),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h0000BF8C)) 
    \rstate[0]_i_1 
       (.I0(int_filter_read),
        .I1(rstate[0]),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(\rstate[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_4 ),
        .Q(rstate[0]),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_control_ARREADY_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .O(s_axi_control_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_control_AWREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_control_AWREADY));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_control_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_control_BVALID));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h04)) 
    s_axi_control_RVALID_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .I2(int_filter_read),
        .O(s_axi_control_RVALID));
  LUT5 #(
    .INIT(32'h44444404)) 
    s_axi_control_WREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(rstate[1]),
        .O(s_axi_control_WREADY));
  LUT3 #(
    .INIT(8'h10)) 
    \waddr[6]_i_1 
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .I2(s_axi_control_AWVALID),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[6]),
        .Q(\waddr_reg_n_4_[6] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h0000DDF0)) 
    \wstate[0]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(ar_hs),
        .I2(s_axi_control_AWVALID),
        .I3(wstate[0]),
        .I4(wstate[1]),
        .O(\wstate[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h050005C0)) 
    \wstate[1]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_WVALID),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(ar_hs),
        .O(\wstate[1]_i_1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_4 ),
        .Q(wstate[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_4 ),
        .Q(wstate[1]),
        .S(ap_rst_n_inv));
endmodule

module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_control_s_axi_ram
   (DOADO,
    DOBDO,
    D,
    ar_hs,
    ap_clk,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    \rdata_reg[0] ,
    \rdata_reg[0]_0 ,
    \rdata_reg[0]_1 ,
    \rdata_reg[0]_2 ,
    \rdata_reg[0]_3 ,
    \rdata_reg[6] ,
    s_axi_control_ARVALID,
    rstate,
    \rdata_reg[1] ,
    \rdata_reg[1]_0 ,
    \rdata_reg[1]_1 ,
    data0,
    \rdata_reg[2] ,
    \rdata_reg[2]_0 ,
    \rdata_reg[2]_1 ,
    \rdata_reg[3] ,
    \rdata_reg[3]_0 ,
    \rdata_reg[4] ,
    \rdata_reg[4]_0 ,
    \rdata_reg[5] ,
    \rdata_reg[5]_0 ,
    \rdata_reg[6]_0 ,
    \rdata_reg[6]_1 ,
    \rdata_reg[7] ,
    \rdata_reg[7]_0 ,
    \rdata_reg[8] ,
    \rdata_reg[31] ,
    \rdata_reg[31]_0 ,
    \rdata_reg[8]_0 ,
    \rdata_reg[8]_1 ,
    \rdata_reg[9] ,
    \rdata_reg[10] ,
    \rdata_reg[11] ,
    \rdata_reg[12] ,
    \rdata_reg[13] ,
    \rdata_reg[14] ,
    \rdata_reg[15] ,
    \rdata_reg[16] ,
    \rdata_reg[17] ,
    \rdata_reg[18] ,
    \rdata_reg[19] ,
    \rdata_reg[20] ,
    \rdata_reg[21] ,
    \rdata_reg[22] ,
    \rdata_reg[23] ,
    \rdata_reg[24] ,
    \rdata_reg[25] ,
    \rdata_reg[26] ,
    \rdata_reg[27] ,
    \rdata_reg[28] ,
    \rdata_reg[29] ,
    \rdata_reg[30] ,
    \rdata_reg[31]_1 ,
    s_axi_control_ARADDR,
    Q,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    wstate,
    \gen_write[1].mem_reg_0 );
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [31:0]D;
  output ar_hs;
  input ap_clk;
  input [2:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input \rdata_reg[0] ;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[0]_1 ;
  input \rdata_reg[0]_2 ;
  input \rdata_reg[0]_3 ;
  input \rdata_reg[6] ;
  input s_axi_control_ARVALID;
  input [1:0]rstate;
  input \rdata_reg[1] ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[1]_1 ;
  input [2:0]data0;
  input \rdata_reg[2] ;
  input \rdata_reg[2]_0 ;
  input \rdata_reg[2]_1 ;
  input \rdata_reg[3] ;
  input \rdata_reg[3]_0 ;
  input \rdata_reg[4] ;
  input \rdata_reg[4]_0 ;
  input \rdata_reg[5] ;
  input \rdata_reg[5]_0 ;
  input \rdata_reg[6]_0 ;
  input \rdata_reg[6]_1 ;
  input \rdata_reg[7] ;
  input \rdata_reg[7]_0 ;
  input \rdata_reg[8] ;
  input [23:0]\rdata_reg[31] ;
  input [23:0]\rdata_reg[31]_0 ;
  input \rdata_reg[8]_0 ;
  input \rdata_reg[8]_1 ;
  input \rdata_reg[9] ;
  input \rdata_reg[10] ;
  input \rdata_reg[11] ;
  input \rdata_reg[12] ;
  input \rdata_reg[13] ;
  input \rdata_reg[14] ;
  input \rdata_reg[15] ;
  input \rdata_reg[16] ;
  input \rdata_reg[17] ;
  input \rdata_reg[18] ;
  input \rdata_reg[19] ;
  input \rdata_reg[20] ;
  input \rdata_reg[21] ;
  input \rdata_reg[22] ;
  input \rdata_reg[23] ;
  input \rdata_reg[24] ;
  input \rdata_reg[25] ;
  input \rdata_reg[26] ;
  input \rdata_reg[27] ;
  input \rdata_reg[28] ;
  input \rdata_reg[29] ;
  input \rdata_reg[30] ;
  input \rdata_reg[31]_1 ;
  input [2:0]s_axi_control_ARADDR;
  input [2:0]Q;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_WVALID;
  input [1:0]wstate;
  input \gen_write[1].mem_reg_0 ;

  wire [2:0]ADDRBWRADDR;
  wire [31:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [2:0]Q;
  wire ap_clk;
  wire ar_hs;
  wire [2:0]data0;
  wire \gen_write[1].mem_reg_0 ;
  wire \gen_write[1].mem_reg_i_10_n_4 ;
  wire \gen_write[1].mem_reg_i_7_n_4 ;
  wire \gen_write[1].mem_reg_i_8_n_4 ;
  wire \gen_write[1].mem_reg_i_9_n_4 ;
  wire [2:0]int_filter_address1;
  wire \rdata[0]_i_3_n_4 ;
  wire \rdata[10]_i_2_n_4 ;
  wire \rdata[11]_i_2_n_4 ;
  wire \rdata[12]_i_2_n_4 ;
  wire \rdata[13]_i_2_n_4 ;
  wire \rdata[14]_i_2_n_4 ;
  wire \rdata[15]_i_2_n_4 ;
  wire \rdata[16]_i_2_n_4 ;
  wire \rdata[17]_i_2_n_4 ;
  wire \rdata[18]_i_2_n_4 ;
  wire \rdata[19]_i_2_n_4 ;
  wire \rdata[20]_i_2_n_4 ;
  wire \rdata[21]_i_2_n_4 ;
  wire \rdata[22]_i_2_n_4 ;
  wire \rdata[23]_i_2_n_4 ;
  wire \rdata[24]_i_2_n_4 ;
  wire \rdata[25]_i_2_n_4 ;
  wire \rdata[26]_i_2_n_4 ;
  wire \rdata[27]_i_2_n_4 ;
  wire \rdata[28]_i_2_n_4 ;
  wire \rdata[29]_i_2_n_4 ;
  wire \rdata[2]_i_2_n_4 ;
  wire \rdata[30]_i_2_n_4 ;
  wire \rdata[31]_i_4_n_4 ;
  wire \rdata[3]_i_2_n_4 ;
  wire \rdata[7]_i_2_n_4 ;
  wire \rdata[8]_i_2_n_4 ;
  wire \rdata[9]_i_2_n_4 ;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[0]_1 ;
  wire \rdata_reg[0]_2 ;
  wire \rdata_reg[0]_3 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[1]_1 ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[2]_1 ;
  wire \rdata_reg[30] ;
  wire [23:0]\rdata_reg[31] ;
  wire [23:0]\rdata_reg[31]_0 ;
  wire \rdata_reg[31]_1 ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[3]_0 ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[4]_0 ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[5]_0 ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[6]_0 ;
  wire \rdata_reg[6]_1 ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[7]_0 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[8]_0 ;
  wire \rdata_reg[8]_1 ;
  wire \rdata_reg[9] ;
  wire [1:0]rstate;
  wire [2:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]wstate;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "160" *) 
  (* RTL_RAM_NAME = "int_filter/gen_write[1].mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "1016" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,int_filter_address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI(s_axi_control_WDATA),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA({\gen_write[1].mem_reg_i_7_n_4 ,\gen_write[1].mem_reg_i_8_n_4 ,\gen_write[1].mem_reg_i_9_n_4 ,\gen_write[1].mem_reg_i_10_n_4 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \gen_write[1].mem_reg_i_1 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(rstate[1]),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(Q[2]),
        .O(int_filter_address1[2]));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \gen_write[1].mem_reg_i_10 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(s_axi_control_WVALID),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(ar_hs),
        .I5(\gen_write[1].mem_reg_0 ),
        .O(\gen_write[1].mem_reg_i_10_n_4 ));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \gen_write[1].mem_reg_i_2 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(rstate[1]),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(Q[1]),
        .O(int_filter_address1[1]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \gen_write[1].mem_reg_i_3 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(rstate[1]),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(Q[0]),
        .O(int_filter_address1[0]));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \gen_write[1].mem_reg_i_7 
       (.I0(s_axi_control_WSTRB[3]),
        .I1(s_axi_control_WVALID),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(ar_hs),
        .I5(\gen_write[1].mem_reg_0 ),
        .O(\gen_write[1].mem_reg_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \gen_write[1].mem_reg_i_8 
       (.I0(s_axi_control_WSTRB[2]),
        .I1(s_axi_control_WVALID),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(ar_hs),
        .I5(\gen_write[1].mem_reg_0 ),
        .O(\gen_write[1].mem_reg_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \gen_write[1].mem_reg_i_9 
       (.I0(s_axi_control_WSTRB[1]),
        .I1(s_axi_control_WVALID),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(ar_hs),
        .I5(\gen_write[1].mem_reg_0 ),
        .O(\gen_write[1].mem_reg_i_9_n_4 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \rdata[0]_i_1 
       (.I0(\rdata_reg[0] ),
        .I1(\rdata_reg[0]_0 ),
        .I2(\rdata[0]_i_3_n_4 ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[0]_2 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E200E2)) 
    \rdata[0]_i_3 
       (.I0(\rdata_reg[0]_3 ),
        .I1(\rdata_reg[6] ),
        .I2(DOADO[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(rstate[1]),
        .O(\rdata[0]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \rdata[10]_i_1 
       (.I0(\rdata_reg[8] ),
        .I1(\rdata_reg[31] [2]),
        .I2(\rdata[10]_i_2_n_4 ),
        .I3(\rdata_reg[31]_0 [2]),
        .I4(\rdata_reg[8]_0 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E200E2)) 
    \rdata[10]_i_2 
       (.I0(\rdata_reg[10] ),
        .I1(\rdata_reg[6] ),
        .I2(DOADO[10]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(rstate[1]),
        .O(\rdata[10]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \rdata[11]_i_1 
       (.I0(\rdata_reg[8] ),
        .I1(\rdata_reg[31] [3]),
        .I2(\rdata[11]_i_2_n_4 ),
        .I3(\rdata_reg[31]_0 [3]),
        .I4(\rdata_reg[8]_0 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E200E2)) 
    \rdata[11]_i_2 
       (.I0(\rdata_reg[11] ),
        .I1(\rdata_reg[6] ),
        .I2(DOADO[11]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(rstate[1]),
        .O(\rdata[11]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \rdata[12]_i_1 
       (.I0(\rdata_reg[8] ),
        .I1(\rdata_reg[31] [4]),
        .I2(\rdata[12]_i_2_n_4 ),
        .I3(\rdata_reg[31]_0 [4]),
        .I4(\rdata_reg[8]_0 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E200E2)) 
    \rdata[12]_i_2 
       (.I0(\rdata_reg[12] ),
        .I1(\rdata_reg[6] ),
        .I2(DOADO[12]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(rstate[1]),
        .O(\rdata[12]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \rdata[13]_i_1 
       (.I0(\rdata_reg[8] ),
        .I1(\rdata_reg[31] [5]),
        .I2(\rdata[13]_i_2_n_4 ),
        .I3(\rdata_reg[31]_0 [5]),
        .I4(\rdata_reg[8]_0 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E200E2)) 
    \rdata[13]_i_2 
       (.I0(\rdata_reg[13] ),
        .I1(\rdata_reg[6] ),
        .I2(DOADO[13]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(rstate[1]),
        .O(\rdata[13]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \rdata[14]_i_1 
       (.I0(\rdata_reg[8] ),
        .I1(\rdata_reg[31] [6]),
        .I2(\rdata[14]_i_2_n_4 ),
        .I3(\rdata_reg[31]_0 [6]),
        .I4(\rdata_reg[8]_0 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E200E2)) 
    \rdata[14]_i_2 
       (.I0(\rdata_reg[14] ),
        .I1(\rdata_reg[6] ),
        .I2(DOADO[14]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(rstate[1]),
        .O(\rdata[14]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \rdata[15]_i_1 
       (.I0(\rdata_reg[8] ),
        .I1(\rdata_reg[31] [7]),
        .I2(\rdata[15]_i_2_n_4 ),
        .I3(\rdata_reg[31]_0 [7]),
        .I4(\rdata_reg[8]_0 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E200E2)) 
    \rdata[15]_i_2 
       (.I0(\rdata_reg[15] ),
        .I1(\rdata_reg[6] ),
        .I2(DOADO[15]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(rstate[1]),
        .O(\rdata[15]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \rdata[16]_i_1 
       (.I0(\rdata_reg[8] ),
        .I1(\rdata_reg[31] [8]),
        .I2(\rdata[16]_i_2_n_4 ),
        .I3(\rdata_reg[31]_0 [8]),
        .I4(\rdata_reg[8]_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E200E2)) 
    \rdata[16]_i_2 
       (.I0(\rdata_reg[16] ),
        .I1(\rdata_reg[6] ),
        .I2(DOADO[16]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(rstate[1]),
        .O(\rdata[16]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \rdata[17]_i_1 
       (.I0(\rdata_reg[8] ),
        .I1(\rdata_reg[31] [9]),
        .I2(\rdata[17]_i_2_n_4 ),
        .I3(\rdata_reg[31]_0 [9]),
        .I4(\rdata_reg[8]_0 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E200E2)) 
    \rdata[17]_i_2 
       (.I0(\rdata_reg[17] ),
        .I1(\rdata_reg[6] ),
        .I2(DOADO[17]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(rstate[1]),
        .O(\rdata[17]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \rdata[18]_i_1 
       (.I0(\rdata_reg[8] ),
        .I1(\rdata_reg[31] [10]),
        .I2(\rdata[18]_i_2_n_4 ),
        .I3(\rdata_reg[31]_0 [10]),
        .I4(\rdata_reg[8]_0 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E200E2)) 
    \rdata[18]_i_2 
       (.I0(\rdata_reg[18] ),
        .I1(\rdata_reg[6] ),
        .I2(DOADO[18]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(rstate[1]),
        .O(\rdata[18]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \rdata[19]_i_1 
       (.I0(\rdata_reg[8] ),
        .I1(\rdata_reg[31] [11]),
        .I2(\rdata[19]_i_2_n_4 ),
        .I3(\rdata_reg[31]_0 [11]),
        .I4(\rdata_reg[8]_0 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E200E2)) 
    \rdata[19]_i_2 
       (.I0(\rdata_reg[19] ),
        .I1(\rdata_reg[6] ),
        .I2(DOADO[19]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(rstate[1]),
        .O(\rdata[19]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    \rdata[1]_i_1 
       (.I0(\rdata_reg[1] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(\rdata_reg[6] ),
        .I3(DOADO[1]),
        .I4(ar_hs),
        .I5(\rdata_reg[1]_1 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \rdata[20]_i_1 
       (.I0(\rdata_reg[8] ),
        .I1(\rdata_reg[31] [12]),
        .I2(\rdata[20]_i_2_n_4 ),
        .I3(\rdata_reg[31]_0 [12]),
        .I4(\rdata_reg[8]_0 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E200E2)) 
    \rdata[20]_i_2 
       (.I0(\rdata_reg[20] ),
        .I1(\rdata_reg[6] ),
        .I2(DOADO[20]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(rstate[1]),
        .O(\rdata[20]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \rdata[21]_i_1 
       (.I0(\rdata_reg[8] ),
        .I1(\rdata_reg[31] [13]),
        .I2(\rdata[21]_i_2_n_4 ),
        .I3(\rdata_reg[31]_0 [13]),
        .I4(\rdata_reg[8]_0 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E200E2)) 
    \rdata[21]_i_2 
       (.I0(\rdata_reg[21] ),
        .I1(\rdata_reg[6] ),
        .I2(DOADO[21]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(rstate[1]),
        .O(\rdata[21]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \rdata[22]_i_1 
       (.I0(\rdata_reg[8] ),
        .I1(\rdata_reg[31] [14]),
        .I2(\rdata[22]_i_2_n_4 ),
        .I3(\rdata_reg[31]_0 [14]),
        .I4(\rdata_reg[8]_0 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E200E2)) 
    \rdata[22]_i_2 
       (.I0(\rdata_reg[22] ),
        .I1(\rdata_reg[6] ),
        .I2(DOADO[22]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(rstate[1]),
        .O(\rdata[22]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \rdata[23]_i_1 
       (.I0(\rdata_reg[8] ),
        .I1(\rdata_reg[31] [15]),
        .I2(\rdata[23]_i_2_n_4 ),
        .I3(\rdata_reg[31]_0 [15]),
        .I4(\rdata_reg[8]_0 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E200E2)) 
    \rdata[23]_i_2 
       (.I0(\rdata_reg[23] ),
        .I1(\rdata_reg[6] ),
        .I2(DOADO[23]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(rstate[1]),
        .O(\rdata[23]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \rdata[24]_i_1 
       (.I0(\rdata_reg[8] ),
        .I1(\rdata_reg[31] [16]),
        .I2(\rdata[24]_i_2_n_4 ),
        .I3(\rdata_reg[31]_0 [16]),
        .I4(\rdata_reg[8]_0 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E200E2)) 
    \rdata[24]_i_2 
       (.I0(\rdata_reg[24] ),
        .I1(\rdata_reg[6] ),
        .I2(DOADO[24]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(rstate[1]),
        .O(\rdata[24]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \rdata[25]_i_1 
       (.I0(\rdata_reg[8] ),
        .I1(\rdata_reg[31] [17]),
        .I2(\rdata[25]_i_2_n_4 ),
        .I3(\rdata_reg[31]_0 [17]),
        .I4(\rdata_reg[8]_0 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E200E2)) 
    \rdata[25]_i_2 
       (.I0(\rdata_reg[25] ),
        .I1(\rdata_reg[6] ),
        .I2(DOADO[25]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(rstate[1]),
        .O(\rdata[25]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \rdata[26]_i_1 
       (.I0(\rdata_reg[8] ),
        .I1(\rdata_reg[31] [18]),
        .I2(\rdata[26]_i_2_n_4 ),
        .I3(\rdata_reg[31]_0 [18]),
        .I4(\rdata_reg[8]_0 ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E200E2)) 
    \rdata[26]_i_2 
       (.I0(\rdata_reg[26] ),
        .I1(\rdata_reg[6] ),
        .I2(DOADO[26]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(rstate[1]),
        .O(\rdata[26]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \rdata[27]_i_1 
       (.I0(\rdata_reg[8] ),
        .I1(\rdata_reg[31] [19]),
        .I2(\rdata[27]_i_2_n_4 ),
        .I3(\rdata_reg[31]_0 [19]),
        .I4(\rdata_reg[8]_0 ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E200E2)) 
    \rdata[27]_i_2 
       (.I0(\rdata_reg[27] ),
        .I1(\rdata_reg[6] ),
        .I2(DOADO[27]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(rstate[1]),
        .O(\rdata[27]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \rdata[28]_i_1 
       (.I0(\rdata_reg[8] ),
        .I1(\rdata_reg[31] [20]),
        .I2(\rdata[28]_i_2_n_4 ),
        .I3(\rdata_reg[31]_0 [20]),
        .I4(\rdata_reg[8]_0 ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E200E2)) 
    \rdata[28]_i_2 
       (.I0(\rdata_reg[28] ),
        .I1(\rdata_reg[6] ),
        .I2(DOADO[28]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(rstate[1]),
        .O(\rdata[28]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \rdata[29]_i_1 
       (.I0(\rdata_reg[8] ),
        .I1(\rdata_reg[31] [21]),
        .I2(\rdata[29]_i_2_n_4 ),
        .I3(\rdata_reg[31]_0 [21]),
        .I4(\rdata_reg[8]_0 ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E200E2)) 
    \rdata[29]_i_2 
       (.I0(\rdata_reg[29] ),
        .I1(\rdata_reg[6] ),
        .I2(DOADO[29]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(rstate[1]),
        .O(\rdata[29]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_4 ),
        .I1(data0[0]),
        .I2(\rdata_reg[2] ),
        .I3(\rdata_reg[0]_2 ),
        .I4(\rdata_reg[2]_0 ),
        .I5(\rdata_reg[0] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E200E2)) 
    \rdata[2]_i_2 
       (.I0(\rdata_reg[2]_1 ),
        .I1(\rdata_reg[6] ),
        .I2(DOADO[2]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(rstate[1]),
        .O(\rdata[2]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \rdata[30]_i_1 
       (.I0(\rdata_reg[8] ),
        .I1(\rdata_reg[31] [22]),
        .I2(\rdata[30]_i_2_n_4 ),
        .I3(\rdata_reg[31]_0 [22]),
        .I4(\rdata_reg[8]_0 ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E200E2)) 
    \rdata[30]_i_2 
       (.I0(\rdata_reg[30] ),
        .I1(\rdata_reg[6] ),
        .I2(DOADO[30]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(rstate[1]),
        .O(\rdata[30]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \rdata[31]_i_2 
       (.I0(\rdata_reg[8] ),
        .I1(\rdata_reg[31] [23]),
        .I2(\rdata[31]_i_4_n_4 ),
        .I3(\rdata_reg[31]_0 [23]),
        .I4(\rdata_reg[8]_0 ),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E200E2)) 
    \rdata[31]_i_4 
       (.I0(\rdata_reg[31]_1 ),
        .I1(\rdata_reg[6] ),
        .I2(DOADO[31]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(rstate[1]),
        .O(\rdata[31]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_4 ),
        .I1(data0[1]),
        .I2(\rdata_reg[2] ),
        .I3(\rdata_reg[0]_2 ),
        .I4(\rdata_reg[3] ),
        .I5(\rdata_reg[0] ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E200E2)) 
    \rdata[3]_i_2 
       (.I0(\rdata_reg[3]_0 ),
        .I1(\rdata_reg[6] ),
        .I2(DOADO[3]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(rstate[1]),
        .O(\rdata[3]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \rdata[4]_i_1 
       (.I0(ar_hs),
        .I1(DOADO[4]),
        .I2(\rdata_reg[6] ),
        .I3(\rdata_reg[4] ),
        .I4(\rdata_reg[4]_0 ),
        .I5(\rdata_reg[0] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \rdata[5]_i_1 
       (.I0(ar_hs),
        .I1(DOADO[5]),
        .I2(\rdata_reg[6] ),
        .I3(\rdata_reg[5] ),
        .I4(\rdata_reg[5]_0 ),
        .I5(\rdata_reg[0] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \rdata[6]_i_1 
       (.I0(ar_hs),
        .I1(DOADO[6]),
        .I2(\rdata_reg[6] ),
        .I3(\rdata_reg[6]_0 ),
        .I4(\rdata_reg[6]_1 ),
        .I5(\rdata_reg[0] ),
        .O(D[6]));
  LUT3 #(
    .INIT(8'h10)) 
    \rdata[6]_i_2 
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .I2(s_axi_control_ARVALID),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_4 ),
        .I1(data0[2]),
        .I2(\rdata_reg[2] ),
        .I3(\rdata_reg[0]_2 ),
        .I4(\rdata_reg[7] ),
        .I5(\rdata_reg[0] ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E200E2)) 
    \rdata[7]_i_2 
       (.I0(\rdata_reg[7]_0 ),
        .I1(\rdata_reg[6] ),
        .I2(DOADO[7]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(rstate[1]),
        .O(\rdata[7]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \rdata[8]_i_1 
       (.I0(\rdata_reg[8] ),
        .I1(\rdata_reg[31] [0]),
        .I2(\rdata[8]_i_2_n_4 ),
        .I3(\rdata_reg[31]_0 [0]),
        .I4(\rdata_reg[8]_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E200E2)) 
    \rdata[8]_i_2 
       (.I0(\rdata_reg[8]_1 ),
        .I1(\rdata_reg[6] ),
        .I2(DOADO[8]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(rstate[1]),
        .O(\rdata[8]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \rdata[9]_i_1 
       (.I0(\rdata_reg[8] ),
        .I1(\rdata_reg[31] [1]),
        .I2(\rdata[9]_i_2_n_4 ),
        .I3(\rdata_reg[31]_0 [1]),
        .I4(\rdata_reg[8]_0 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E200E2)) 
    \rdata[9]_i_2 
       (.I0(\rdata_reg[9] ),
        .I1(\rdata_reg[6] ),
        .I2(DOADO[9]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(rstate[1]),
        .O(\rdata[9]_i_2_n_4 ));
endmodule

module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w24_d2_S
   (img_in_data_full_n,
    img_in_data_empty_n,
    D,
    ap_clk,
    internal_full_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    internal_empty_n_reg_0,
    filter2D_0_3_3_9_9_1080_1920_1_U0_img_in_419_read,
    \SRL_SIG_reg[1][0] ,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][23] );
  output img_in_data_full_n;
  output img_in_data_empty_n;
  output [23:0]D;
  input ap_clk;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input internal_empty_n_reg_0;
  input filter2D_0_3_3_9_9_1080_1920_1_U0_img_in_419_read;
  input \SRL_SIG_reg[1][0] ;
  input ap_rst_n_inv;
  input [23:0]\SRL_SIG_reg[0][23] ;

  wire [23:0]D;
  wire [23:0]\SRL_SIG_reg[0][23] ;
  wire \SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire filter2D_0_3_3_9_9_1080_1920_1_U0_img_in_419_read;
  wire img_in_data_empty_n;
  wire img_in_data_full_n;
  wire internal_empty_n_i_1__1_n_4;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__1_n_4;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__1_n_4 ;
  wire \mOutPtr[1]_i_1__1_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w24_d2_S_shiftReg_8 U_filter2d_accel_fifo_w24_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][23]_0 (\SRL_SIG_reg[0][23] ),
        .\SRL_SIG_reg[1][0]_0 (img_in_data_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .\tmp_V_reg_1163_reg[0] (\mOutPtr_reg_n_4_[0] ),
        .\tmp_V_reg_1163_reg[0]_0 (\mOutPtr_reg_n_4_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(img_in_data_empty_n),
        .I3(filter2D_0_3_3_9_9_1080_1920_1_U0_img_in_419_read),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_4),
        .Q(img_in_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__1
       (.I0(internal_full_n_reg_0),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(img_in_data_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__1_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_4),
        .Q(img_in_data_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1__1 
       (.I0(img_in_data_empty_n),
        .I1(filter2D_0_3_3_9_9_1080_1920_1_U0_img_in_419_read),
        .I2(img_in_data_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(img_in_data_full_n),
        .I3(filter2D_0_3_3_9_9_1080_1920_1_U0_img_in_419_read),
        .I4(img_in_data_empty_n),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_fifo_w24_d2_S" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w24_d2_S_3
   (img_out_data_full_n,
    img_out_data_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[0]_0 ,
    xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][23] );
  output img_out_data_full_n;
  output img_out_data_empty_n;
  output [23:0]D;
  input ap_clk;
  input ap_rst_n;
  input mOutPtr110_out;
  input \mOutPtr_reg[0]_0 ;
  input xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read;
  input ap_rst_n_inv;
  input [0:0]E;
  input [23:0]\SRL_SIG_reg[0][23] ;

  wire [23:0]D;
  wire [0:0]E;
  wire [23:0]\SRL_SIG_reg[0][23] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_out_data_empty_n;
  wire img_out_data_full_n;
  wire internal_empty_n_i_1__4_n_4;
  wire internal_full_n_i_1__4_n_4;
  wire internal_full_n_i_2__7_n_4;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__4_n_4 ;
  wire \mOutPtr[1]_i_1__4_n_4 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w24_d2_S_shiftReg U_filter2d_accel_fifo_w24_d2_S_ram
       (.\B_V_data_1_payload_B_reg[0] (\mOutPtr_reg_n_4_[0] ),
        .\B_V_data_1_payload_B_reg[0]_0 (\mOutPtr_reg_n_4_[1] ),
        .D(D),
        .E(E),
        .\SRL_SIG_reg[0][23]_0 (\SRL_SIG_reg[0][23] ),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__4
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(img_out_data_empty_n),
        .I3(xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1__4_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_4),
        .Q(img_out_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__4
       (.I0(internal_full_n_i_2__7_n_4),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(img_out_data_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__4_n_4));
  LUT3 #(
    .INIT(8'h07)) 
    internal_full_n_i_2__7
       (.I0(img_out_data_empty_n),
        .I1(xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_2__7_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_4),
        .Q(img_out_data_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__4 
       (.I0(img_out_data_empty_n),
        .I1(xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read),
        .I3(img_out_data_empty_n),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__4_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__4_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(ap_rst_n_inv));
endmodule

module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w24_d2_S_shiftReg
   (D,
    \B_V_data_1_payload_B_reg[0] ,
    \B_V_data_1_payload_B_reg[0]_0 ,
    E,
    \SRL_SIG_reg[0][23]_0 ,
    ap_clk);
  output [23:0]D;
  input \B_V_data_1_payload_B_reg[0] ;
  input \B_V_data_1_payload_B_reg[0]_0 ;
  input [0:0]E;
  input [23:0]\SRL_SIG_reg[0][23]_0 ;
  input ap_clk;

  wire \B_V_data_1_payload_B_reg[0] ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire [23:0]D;
  wire [0:0]E;
  wire [23:0]\SRL_SIG_reg[0][23]_0 ;
  wire [23:0]\SRL_SIG_reg[0]_0 ;
  wire [23:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[0]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[23]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\B_V_data_1_payload_B_reg[0] ),
        .I3(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][23]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_fifo_w24_d2_S_shiftReg" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w24_d2_S_shiftReg_8
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    \tmp_V_reg_1163_reg[0] ,
    \tmp_V_reg_1163_reg[0]_0 ,
    \SRL_SIG_reg[0][23]_0 ,
    ap_clk);
  output [23:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[1][0]_1 ;
  input \tmp_V_reg_1163_reg[0] ;
  input \tmp_V_reg_1163_reg[0]_0 ;
  input [23:0]\SRL_SIG_reg[0][23]_0 ;
  input ap_clk;

  wire [23:0]D;
  wire [23:0]\SRL_SIG_reg[0][23]_0 ;
  wire [23:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [23:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;
  wire \tmp_V_reg_1163_reg[0] ;
  wire \tmp_V_reg_1163_reg[0]_0 ;

  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][23]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_0 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_0 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_0 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_0 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_0 [16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_0 [17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_0 [18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_0 [19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_0 [20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_0 [21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_0 [22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_0 [23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][23]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_1163[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\tmp_V_reg_1163_reg[0] ),
        .I3(\tmp_V_reg_1163_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_1163[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\tmp_V_reg_1163_reg[0] ),
        .I3(\tmp_V_reg_1163_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_1163[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\tmp_V_reg_1163_reg[0] ),
        .I3(\tmp_V_reg_1163_reg[0]_0 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_1163[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\tmp_V_reg_1163_reg[0] ),
        .I3(\tmp_V_reg_1163_reg[0]_0 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_1163[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\tmp_V_reg_1163_reg[0] ),
        .I3(\tmp_V_reg_1163_reg[0]_0 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_1163[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\tmp_V_reg_1163_reg[0] ),
        .I3(\tmp_V_reg_1163_reg[0]_0 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_1163[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\tmp_V_reg_1163_reg[0] ),
        .I3(\tmp_V_reg_1163_reg[0]_0 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_1163[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\tmp_V_reg_1163_reg[0] ),
        .I3(\tmp_V_reg_1163_reg[0]_0 ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_1163[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\tmp_V_reg_1163_reg[0] ),
        .I3(\tmp_V_reg_1163_reg[0]_0 ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_1163[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\tmp_V_reg_1163_reg[0] ),
        .I3(\tmp_V_reg_1163_reg[0]_0 ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_1163[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\tmp_V_reg_1163_reg[0] ),
        .I3(\tmp_V_reg_1163_reg[0]_0 ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_1163[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\tmp_V_reg_1163_reg[0] ),
        .I3(\tmp_V_reg_1163_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_1163[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\tmp_V_reg_1163_reg[0] ),
        .I3(\tmp_V_reg_1163_reg[0]_0 ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_1163[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\tmp_V_reg_1163_reg[0] ),
        .I3(\tmp_V_reg_1163_reg[0]_0 ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_1163[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\tmp_V_reg_1163_reg[0] ),
        .I3(\tmp_V_reg_1163_reg[0]_0 ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_1163[23]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\tmp_V_reg_1163_reg[0] ),
        .I3(\tmp_V_reg_1163_reg[0]_0 ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_1163[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\tmp_V_reg_1163_reg[0] ),
        .I3(\tmp_V_reg_1163_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_1163[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\tmp_V_reg_1163_reg[0] ),
        .I3(\tmp_V_reg_1163_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_1163[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\tmp_V_reg_1163_reg[0] ),
        .I3(\tmp_V_reg_1163_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_1163[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\tmp_V_reg_1163_reg[0] ),
        .I3(\tmp_V_reg_1163_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_1163[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\tmp_V_reg_1163_reg[0] ),
        .I3(\tmp_V_reg_1163_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_1163[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\tmp_V_reg_1163_reg[0] ),
        .I3(\tmp_V_reg_1163_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_1163[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\tmp_V_reg_1163_reg[0] ),
        .I3(\tmp_V_reg_1163_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_1163[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\tmp_V_reg_1163_reg[0] ),
        .I3(\tmp_V_reg_1163_reg[0]_0 ),
        .O(D[9]));
endmodule

module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w32_d2_S
   (img_in_cols_c10_full_n,
    img_in_cols_c10_empty_n,
    \SRL_SIG_reg[1][15] ,
    internal_empty_n_reg_0,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_1,
    filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read,
    AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
    img_in_rows_c_empty_n,
    Q,
    img_in_rows_c9_full_n,
    img_in_cols_c_empty_n,
    AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
    shift_c_empty_n,
    img_in_rows_c9_empty_n,
    ap_start,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    ap_rst_n_inv,
    D);
  output img_in_cols_c10_full_n;
  output img_in_cols_c10_empty_n;
  output [15:0]\SRL_SIG_reg[1][15] ;
  output internal_empty_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_1;
  input filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read;
  input AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  input img_in_rows_c_empty_n;
  input [0:0]Q;
  input img_in_rows_c9_full_n;
  input img_in_cols_c_empty_n;
  input AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read;
  input shift_c_empty_n;
  input img_in_rows_c9_empty_n;
  input ap_start;
  input internal_full_n_reg_0;
  input [0:0]internal_full_n_reg_1;
  input ap_rst_n_inv;
  input [15:0]D;

  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read;
  wire [15:0]D;
  wire [0:0]Q;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read;
  wire img_in_cols_c10_empty_n;
  wire img_in_cols_c10_full_n;
  wire img_in_cols_c_empty_n;
  wire img_in_rows_c9_empty_n;
  wire img_in_rows_c9_full_n;
  wire img_in_rows_c_empty_n;
  wire internal_empty_n_i_1__3_n_4;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__3_n_4;
  wire internal_full_n_i_2__3_n_4;
  wire internal_full_n_reg_0;
  wire [0:0]internal_full_n_reg_1;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__3_n_4 ;
  wire \mOutPtr[1]_i_1__3_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire shift_c_empty_n;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w32_d2_S_shiftReg_10 U_filter2d_accel_fifo_w32_d2_S_ram
       (.AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .D(D),
        .Q(Q),
        .\SRL_SIG_reg[1][0]_0 (img_in_cols_c10_full_n),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .img_in_cols_c_empty_n(img_in_cols_c_empty_n),
        .img_in_rows_c9_full_n(img_in_rows_c9_full_n),
        .img_in_rows_c_empty_n(img_in_rows_c_empty_n),
        .\p_src_mat_cols_read_reg_445_reg[0] (\mOutPtr_reg_n_4_[0] ),
        .\p_src_mat_cols_read_reg_445_reg[0]_0 (\mOutPtr_reg_n_4_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__3
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_1),
        .I2(img_in_cols_c10_empty_n),
        .I3(filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1__3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_4),
        .Q(img_in_cols_c10_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__3
       (.I0(internal_full_n_i_2__3_n_4),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(img_in_cols_c10_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__3_n_4));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    internal_full_n_i_2__0
       (.I0(img_in_cols_c10_empty_n),
        .I1(shift_c_empty_n),
        .I2(img_in_rows_c9_empty_n),
        .I3(ap_start),
        .I4(internal_full_n_reg_0),
        .I5(internal_full_n_reg_1),
        .O(internal_empty_n_reg_0));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__3
       (.I0(img_in_cols_c10_empty_n),
        .I1(filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read),
        .I2(img_in_cols_c10_full_n),
        .I3(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .O(internal_full_n_i_2__3_n_4));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__3
       (.I0(filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read),
        .I1(img_in_cols_c10_empty_n),
        .I2(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I3(img_in_cols_c10_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_4),
        .Q(img_in_cols_c10_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__3 
       (.I0(img_in_cols_c10_empty_n),
        .I1(filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read),
        .I2(img_in_cols_c10_full_n),
        .I3(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_4 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I2(img_in_cols_c10_full_n),
        .I3(filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read),
        .I4(img_in_cols_c10_empty_n),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__3_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_fifo_w32_d2_S" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w32_d2_S_0
   (img_in_cols_c_full_n,
    img_in_cols_c_empty_n,
    D,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    ap_clk,
    ap_rst_n,
    mOutPtr110_out,
    internal_empty_n_reg_2,
    AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
    shiftReg_ce,
    img_in_cols_c10_full_n,
    Q,
    img_in_rows_c_empty_n,
    AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
    img_in_rows_c9_full_n,
    ap_rst_n_inv,
    in);
  output img_in_cols_c_full_n;
  output img_in_cols_c_empty_n;
  output [31:0]D;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  input ap_clk;
  input ap_rst_n;
  input mOutPtr110_out;
  input internal_empty_n_reg_2;
  input AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read;
  input shiftReg_ce;
  input img_in_cols_c10_full_n;
  input [0:0]Q;
  input img_in_rows_c_empty_n;
  input AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  input img_in_rows_c9_full_n;
  input ap_rst_n_inv;
  input [31:0]in;

  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read;
  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_in_cols_c10_full_n;
  wire img_in_cols_c_empty_n;
  wire img_in_cols_c_full_n;
  wire img_in_rows_c9_full_n;
  wire img_in_rows_c_empty_n;
  wire [31:0]in;
  wire internal_empty_n_i_1__0_n_4;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_empty_n_reg_2;
  wire internal_full_n_i_1__0_n_4;
  wire internal_full_n_i_2__5_n_4;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__0_n_4 ;
  wire \mOutPtr[1]_i_1__0_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire shiftReg_ce;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w32_d2_S_shiftReg_9 U_filter2d_accel_fifo_w32_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_4_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_4_[1] ),
        .\SRL_SIG_reg[1][0]_0 (img_in_cols_c_full_n),
        .ap_clk(ap_clk),
        .in(in),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_2),
        .I2(img_in_cols_c_empty_n),
        .I3(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1__0_n_4));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    internal_empty_n_i_2__1
       (.I0(img_in_cols_c_empty_n),
        .I1(img_in_cols_c10_full_n),
        .I2(Q),
        .I3(img_in_rows_c_empty_n),
        .I4(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .I5(img_in_rows_c9_full_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    internal_empty_n_i_2__2
       (.I0(img_in_cols_c_empty_n),
        .I1(img_in_rows_c9_full_n),
        .I2(Q),
        .I3(img_in_rows_c_empty_n),
        .I4(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .I5(img_in_cols_c10_full_n),
        .O(internal_empty_n_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_4),
        .Q(img_in_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__0
       (.I0(internal_full_n_i_2__5_n_4),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(img_in_cols_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__5
       (.I0(img_in_cols_c_empty_n),
        .I1(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I2(img_in_cols_c_full_n),
        .I3(shiftReg_ce),
        .O(internal_full_n_i_2__5_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_4),
        .Q(img_in_cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__0 
       (.I0(img_in_cols_c_empty_n),
        .I1(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I2(img_in_cols_c_full_n),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(shiftReg_ce),
        .I2(img_in_cols_c_full_n),
        .I3(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I4(img_in_cols_c_empty_n),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__0_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_fifo_w32_d2_S" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w32_d2_S_1
   (img_in_rows_c9_full_n,
    img_in_rows_c9_empty_n,
    \SRL_SIG_reg[1][15] ,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read,
    AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
    img_in_rows_c_empty_n,
    Q,
    img_in_cols_c10_full_n,
    img_in_cols_c_empty_n,
    AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
    ap_rst_n_inv,
    D);
  output img_in_rows_c9_full_n;
  output img_in_rows_c9_empty_n;
  output [15:0]\SRL_SIG_reg[1][15] ;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read;
  input AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  input img_in_rows_c_empty_n;
  input [0:0]Q;
  input img_in_cols_c10_full_n;
  input img_in_cols_c_empty_n;
  input AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read;
  input ap_rst_n_inv;
  input [15:0]D;

  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read;
  wire [15:0]D;
  wire [0:0]Q;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read;
  wire img_in_cols_c10_full_n;
  wire img_in_cols_c_empty_n;
  wire img_in_rows_c9_empty_n;
  wire img_in_rows_c9_full_n;
  wire img_in_rows_c_empty_n;
  wire internal_empty_n_i_1__2_n_4;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__2_n_4;
  wire internal_full_n_i_2__4_n_4;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__2_n_4 ;
  wire \mOutPtr[1]_i_1__2_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w32_d2_S_shiftReg_7 U_filter2d_accel_fifo_w32_d2_S_ram
       (.AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .D(D),
        .Q(Q),
        .\SRL_SIG_reg[1][0]_0 (img_in_rows_c9_full_n),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .img_in_cols_c10_full_n(img_in_cols_c10_full_n),
        .img_in_cols_c_empty_n(img_in_cols_c_empty_n),
        .img_in_rows_c_empty_n(img_in_rows_c_empty_n),
        .\p_src_mat_rows_read_reg_450_reg[0] (\mOutPtr_reg_n_4_[0] ),
        .\p_src_mat_rows_read_reg_450_reg[0]_0 (\mOutPtr_reg_n_4_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(img_in_rows_c9_empty_n),
        .I3(filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1__2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_4),
        .Q(img_in_rows_c9_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__2
       (.I0(internal_full_n_i_2__4_n_4),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(img_in_rows_c9_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__2_n_4));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__4
       (.I0(img_in_rows_c9_empty_n),
        .I1(filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read),
        .I2(img_in_rows_c9_full_n),
        .I3(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .O(internal_full_n_i_2__4_n_4));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__2
       (.I0(filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read),
        .I1(img_in_rows_c9_empty_n),
        .I2(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I3(img_in_rows_c9_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_4),
        .Q(img_in_rows_c9_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__2 
       (.I0(img_in_rows_c9_empty_n),
        .I1(filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read),
        .I2(img_in_rows_c9_full_n),
        .I3(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_4 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I2(img_in_rows_c9_full_n),
        .I3(filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read),
        .I4(img_in_rows_c9_empty_n),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__2_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_fifo_w32_d2_S" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w32_d2_S_2
   (img_in_rows_c_full_n,
    img_in_rows_c_empty_n,
    \SRL_SIG_reg[1][31] ,
    ap_clk,
    ap_rst_n,
    mOutPtr110_out,
    internal_empty_n_reg_0,
    AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
    shiftReg_ce,
    ap_rst_n_inv,
    in);
  output img_in_rows_c_full_n;
  output img_in_rows_c_empty_n;
  output [31:0]\SRL_SIG_reg[1][31] ;
  input ap_clk;
  input ap_rst_n;
  input mOutPtr110_out;
  input internal_empty_n_reg_0;
  input AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read;
  input shiftReg_ce;
  input ap_rst_n_inv;
  input [31:0]in;

  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read;
  wire [31:0]\SRL_SIG_reg[1][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_in_rows_c_empty_n;
  wire img_in_rows_c_full_n;
  wire [31:0]in;
  wire internal_empty_n_i_1_n_4;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1_n_4;
  wire internal_full_n_i_2__6_n_4;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire shiftReg_ce;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w32_d2_S_shiftReg U_filter2d_accel_fifo_w32_d2_S_ram
       (.\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_4_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_4_[1] ),
        .\SRL_SIG_reg[1][0]_0 (img_in_rows_c_full_n),
        .\SRL_SIG_reg[1][31]_0 (\SRL_SIG_reg[1][31] ),
        .ap_clk(ap_clk),
        .in(in),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(img_in_rows_c_empty_n),
        .I3(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_4),
        .Q(img_in_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1
       (.I0(internal_full_n_i_2__6_n_4),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(img_in_rows_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__6
       (.I0(img_in_rows_c_empty_n),
        .I1(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I2(img_in_rows_c_full_n),
        .I3(shiftReg_ce),
        .O(internal_full_n_i_2__6_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_4),
        .Q(img_in_rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(img_in_rows_c_empty_n),
        .I1(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I2(img_in_rows_c_full_n),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(shiftReg_ce),
        .I2(img_in_rows_c_full_n),
        .I3(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I4(img_in_rows_c_empty_n),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(ap_rst_n_inv));
endmodule

module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w32_d2_S_shiftReg
   (\SRL_SIG_reg[1][31]_0 ,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[1][0]_0 ,
    shiftReg_ce,
    in,
    ap_clk);
  output [31:0]\SRL_SIG_reg[1][31]_0 ;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [31:0]\SRL_SIG_reg[0]_1 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1][31]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_2 ;
  wire ap_clk;
  wire [31:0]in;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(shiftReg_ce),
        .O(shiftReg_ce_0));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[0]),
        .Q(\SRL_SIG_reg[0]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[10]),
        .Q(\SRL_SIG_reg[0]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[11]),
        .Q(\SRL_SIG_reg[0]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[12]),
        .Q(\SRL_SIG_reg[0]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[13]),
        .Q(\SRL_SIG_reg[0]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[14]),
        .Q(\SRL_SIG_reg[0]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[15]),
        .Q(\SRL_SIG_reg[0]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[16]),
        .Q(\SRL_SIG_reg[0]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[17]),
        .Q(\SRL_SIG_reg[0]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[18]),
        .Q(\SRL_SIG_reg[0]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[19]),
        .Q(\SRL_SIG_reg[0]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[1]),
        .Q(\SRL_SIG_reg[0]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[20]),
        .Q(\SRL_SIG_reg[0]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[21]),
        .Q(\SRL_SIG_reg[0]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[22]),
        .Q(\SRL_SIG_reg[0]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[23]),
        .Q(\SRL_SIG_reg[0]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[24]),
        .Q(\SRL_SIG_reg[0]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[25]),
        .Q(\SRL_SIG_reg[0]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[26]),
        .Q(\SRL_SIG_reg[0]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[27]),
        .Q(\SRL_SIG_reg[0]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[28]),
        .Q(\SRL_SIG_reg[0]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[29]),
        .Q(\SRL_SIG_reg[0]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[2]),
        .Q(\SRL_SIG_reg[0]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[30]),
        .Q(\SRL_SIG_reg[0]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[31]),
        .Q(\SRL_SIG_reg[0]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[3]),
        .Q(\SRL_SIG_reg[0]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[4]),
        .Q(\SRL_SIG_reg[0]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[5]),
        .Q(\SRL_SIG_reg[0]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[6]),
        .Q(\SRL_SIG_reg[0]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[7]),
        .Q(\SRL_SIG_reg[0]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[8]),
        .Q(\SRL_SIG_reg[0]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[9]),
        .Q(\SRL_SIG_reg[0]_1 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [0]),
        .Q(\SRL_SIG_reg[1]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [10]),
        .Q(\SRL_SIG_reg[1]_2 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [11]),
        .Q(\SRL_SIG_reg[1]_2 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [12]),
        .Q(\SRL_SIG_reg[1]_2 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [13]),
        .Q(\SRL_SIG_reg[1]_2 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [14]),
        .Q(\SRL_SIG_reg[1]_2 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [15]),
        .Q(\SRL_SIG_reg[1]_2 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [16]),
        .Q(\SRL_SIG_reg[1]_2 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [17]),
        .Q(\SRL_SIG_reg[1]_2 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [18]),
        .Q(\SRL_SIG_reg[1]_2 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [19]),
        .Q(\SRL_SIG_reg[1]_2 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [1]),
        .Q(\SRL_SIG_reg[1]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [20]),
        .Q(\SRL_SIG_reg[1]_2 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [21]),
        .Q(\SRL_SIG_reg[1]_2 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [22]),
        .Q(\SRL_SIG_reg[1]_2 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [23]),
        .Q(\SRL_SIG_reg[1]_2 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [24]),
        .Q(\SRL_SIG_reg[1]_2 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [25]),
        .Q(\SRL_SIG_reg[1]_2 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [26]),
        .Q(\SRL_SIG_reg[1]_2 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [27]),
        .Q(\SRL_SIG_reg[1]_2 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [28]),
        .Q(\SRL_SIG_reg[1]_2 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [29]),
        .Q(\SRL_SIG_reg[1]_2 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [2]),
        .Q(\SRL_SIG_reg[1]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [30]),
        .Q(\SRL_SIG_reg[1]_2 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [31]),
        .Q(\SRL_SIG_reg[1]_2 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [3]),
        .Q(\SRL_SIG_reg[1]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [4]),
        .Q(\SRL_SIG_reg[1]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [5]),
        .Q(\SRL_SIG_reg[1]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [6]),
        .Q(\SRL_SIG_reg[1]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [7]),
        .Q(\SRL_SIG_reg[1]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [8]),
        .Q(\SRL_SIG_reg[1]_2 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [9]),
        .Q(\SRL_SIG_reg[1]_2 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [0]),
        .I1(\SRL_SIG_reg[0]_1 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [10]),
        .I1(\SRL_SIG_reg[0]_1 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [11]),
        .I1(\SRL_SIG_reg[0]_1 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [12]),
        .I1(\SRL_SIG_reg[0]_1 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [13]),
        .I1(\SRL_SIG_reg[0]_1 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [14]),
        .I1(\SRL_SIG_reg[0]_1 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [15]),
        .I1(\SRL_SIG_reg[0]_1 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [16]),
        .I1(\SRL_SIG_reg[0]_1 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [17]),
        .I1(\SRL_SIG_reg[0]_1 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [18]),
        .I1(\SRL_SIG_reg[0]_1 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [19]),
        .I1(\SRL_SIG_reg[0]_1 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [1]),
        .I1(\SRL_SIG_reg[0]_1 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [20]),
        .I1(\SRL_SIG_reg[0]_1 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [21]),
        .I1(\SRL_SIG_reg[0]_1 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [22]),
        .I1(\SRL_SIG_reg[0]_1 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [23]),
        .I1(\SRL_SIG_reg[0]_1 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [24]),
        .I1(\SRL_SIG_reg[0]_1 [24]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [25]),
        .I1(\SRL_SIG_reg[0]_1 [25]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [26]),
        .I1(\SRL_SIG_reg[0]_1 [26]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [27]),
        .I1(\SRL_SIG_reg[0]_1 [27]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [28]),
        .I1(\SRL_SIG_reg[0]_1 [28]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [29]),
        .I1(\SRL_SIG_reg[0]_1 [29]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [2]),
        .I1(\SRL_SIG_reg[0]_1 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [30]),
        .I1(\SRL_SIG_reg[0]_1 [30]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [31]),
        .I1(\SRL_SIG_reg[0]_1 [31]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [3]),
        .I1(\SRL_SIG_reg[0]_1 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [4]),
        .I1(\SRL_SIG_reg[0]_1 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [5]),
        .I1(\SRL_SIG_reg[0]_1 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [6]),
        .I1(\SRL_SIG_reg[0]_1 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [7]),
        .I1(\SRL_SIG_reg[0]_1 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [8]),
        .I1(\SRL_SIG_reg[0]_1 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_440[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [9]),
        .I1(\SRL_SIG_reg[0]_1 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [9]));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_fifo_w32_d2_S_shiftReg" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w32_d2_S_shiftReg_10
   (\SRL_SIG_reg[1][15]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
    img_in_rows_c_empty_n,
    Q,
    img_in_rows_c9_full_n,
    img_in_cols_c_empty_n,
    \p_src_mat_cols_read_reg_445_reg[0] ,
    \p_src_mat_cols_read_reg_445_reg[0]_0 ,
    D,
    ap_clk);
  output [15:0]\SRL_SIG_reg[1][15]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  input img_in_rows_c_empty_n;
  input [0:0]Q;
  input img_in_rows_c9_full_n;
  input img_in_cols_c_empty_n;
  input \p_src_mat_cols_read_reg_445_reg[0] ;
  input \p_src_mat_cols_read_reg_445_reg[0]_0 ;
  input [15:0]D;
  input ap_clk;

  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  wire [15:0]D;
  wire [0:0]Q;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire img_in_cols_c_empty_n;
  wire img_in_rows_c9_full_n;
  wire img_in_rows_c_empty_n;
  wire \p_src_mat_cols_read_reg_445_reg[0] ;
  wire \p_src_mat_cols_read_reg_445_reg[0]_0 ;
  wire shiftReg_ce;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .I2(img_in_rows_c_empty_n),
        .I3(Q),
        .I4(img_in_rows_c9_full_n),
        .I5(img_in_cols_c_empty_n),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_cols_read_reg_445[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\p_src_mat_cols_read_reg_445_reg[0] ),
        .I3(\p_src_mat_cols_read_reg_445_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_cols_read_reg_445[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\p_src_mat_cols_read_reg_445_reg[0] ),
        .I3(\p_src_mat_cols_read_reg_445_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_cols_read_reg_445[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\p_src_mat_cols_read_reg_445_reg[0] ),
        .I3(\p_src_mat_cols_read_reg_445_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_cols_read_reg_445[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\p_src_mat_cols_read_reg_445_reg[0] ),
        .I3(\p_src_mat_cols_read_reg_445_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_cols_read_reg_445[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\p_src_mat_cols_read_reg_445_reg[0] ),
        .I3(\p_src_mat_cols_read_reg_445_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_cols_read_reg_445[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\p_src_mat_cols_read_reg_445_reg[0] ),
        .I3(\p_src_mat_cols_read_reg_445_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_cols_read_reg_445[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\p_src_mat_cols_read_reg_445_reg[0] ),
        .I3(\p_src_mat_cols_read_reg_445_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_cols_read_reg_445[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\p_src_mat_cols_read_reg_445_reg[0] ),
        .I3(\p_src_mat_cols_read_reg_445_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_cols_read_reg_445[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\p_src_mat_cols_read_reg_445_reg[0] ),
        .I3(\p_src_mat_cols_read_reg_445_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_cols_read_reg_445[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\p_src_mat_cols_read_reg_445_reg[0] ),
        .I3(\p_src_mat_cols_read_reg_445_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_cols_read_reg_445[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\p_src_mat_cols_read_reg_445_reg[0] ),
        .I3(\p_src_mat_cols_read_reg_445_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_cols_read_reg_445[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\p_src_mat_cols_read_reg_445_reg[0] ),
        .I3(\p_src_mat_cols_read_reg_445_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_cols_read_reg_445[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\p_src_mat_cols_read_reg_445_reg[0] ),
        .I3(\p_src_mat_cols_read_reg_445_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_cols_read_reg_445[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\p_src_mat_cols_read_reg_445_reg[0] ),
        .I3(\p_src_mat_cols_read_reg_445_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_cols_read_reg_445[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\p_src_mat_cols_read_reg_445_reg[0] ),
        .I3(\p_src_mat_cols_read_reg_445_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_cols_read_reg_445[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\p_src_mat_cols_read_reg_445_reg[0] ),
        .I3(\p_src_mat_cols_read_reg_445_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [9]));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_fifo_w32_d2_S_shiftReg" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w32_d2_S_shiftReg_7
   (\SRL_SIG_reg[1][15]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
    img_in_rows_c_empty_n,
    Q,
    img_in_cols_c10_full_n,
    img_in_cols_c_empty_n,
    \p_src_mat_rows_read_reg_450_reg[0] ,
    \p_src_mat_rows_read_reg_450_reg[0]_0 ,
    D,
    ap_clk);
  output [15:0]\SRL_SIG_reg[1][15]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  input img_in_rows_c_empty_n;
  input [0:0]Q;
  input img_in_cols_c10_full_n;
  input img_in_cols_c_empty_n;
  input \p_src_mat_rows_read_reg_450_reg[0] ;
  input \p_src_mat_rows_read_reg_450_reg[0]_0 ;
  input [15:0]D;
  input ap_clk;

  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  wire [15:0]D;
  wire [0:0]Q;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire img_in_cols_c10_full_n;
  wire img_in_cols_c_empty_n;
  wire img_in_rows_c_empty_n;
  wire \p_src_mat_rows_read_reg_450_reg[0] ;
  wire \p_src_mat_rows_read_reg_450_reg[0]_0 ;
  wire shiftReg_ce;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .I2(img_in_rows_c_empty_n),
        .I3(Q),
        .I4(img_in_cols_c10_full_n),
        .I5(img_in_cols_c_empty_n),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_rows_read_reg_450[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\p_src_mat_rows_read_reg_450_reg[0] ),
        .I3(\p_src_mat_rows_read_reg_450_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_rows_read_reg_450[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\p_src_mat_rows_read_reg_450_reg[0] ),
        .I3(\p_src_mat_rows_read_reg_450_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_rows_read_reg_450[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\p_src_mat_rows_read_reg_450_reg[0] ),
        .I3(\p_src_mat_rows_read_reg_450_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_rows_read_reg_450[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\p_src_mat_rows_read_reg_450_reg[0] ),
        .I3(\p_src_mat_rows_read_reg_450_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_rows_read_reg_450[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\p_src_mat_rows_read_reg_450_reg[0] ),
        .I3(\p_src_mat_rows_read_reg_450_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_rows_read_reg_450[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\p_src_mat_rows_read_reg_450_reg[0] ),
        .I3(\p_src_mat_rows_read_reg_450_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_rows_read_reg_450[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\p_src_mat_rows_read_reg_450_reg[0] ),
        .I3(\p_src_mat_rows_read_reg_450_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_rows_read_reg_450[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\p_src_mat_rows_read_reg_450_reg[0] ),
        .I3(\p_src_mat_rows_read_reg_450_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_rows_read_reg_450[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\p_src_mat_rows_read_reg_450_reg[0] ),
        .I3(\p_src_mat_rows_read_reg_450_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_rows_read_reg_450[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\p_src_mat_rows_read_reg_450_reg[0] ),
        .I3(\p_src_mat_rows_read_reg_450_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_rows_read_reg_450[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\p_src_mat_rows_read_reg_450_reg[0] ),
        .I3(\p_src_mat_rows_read_reg_450_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_rows_read_reg_450[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\p_src_mat_rows_read_reg_450_reg[0] ),
        .I3(\p_src_mat_rows_read_reg_450_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_rows_read_reg_450[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\p_src_mat_rows_read_reg_450_reg[0] ),
        .I3(\p_src_mat_rows_read_reg_450_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_rows_read_reg_450[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\p_src_mat_rows_read_reg_450_reg[0] ),
        .I3(\p_src_mat_rows_read_reg_450_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_rows_read_reg_450[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\p_src_mat_rows_read_reg_450_reg[0] ),
        .I3(\p_src_mat_rows_read_reg_450_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_rows_read_reg_450[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\p_src_mat_rows_read_reg_450_reg[0] ),
        .I3(\p_src_mat_rows_read_reg_450_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [9]));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_fifo_w32_d2_S_shiftReg" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w32_d2_S_shiftReg_9
   (D,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[1][0]_0 ,
    shiftReg_ce,
    in,
    ap_clk);
  output [31:0]D;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire [31:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [31:0]\SRL_SIG_reg[0]_1 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_2 ;
  wire ap_clk;
  wire [31:0]in;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__0 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(shiftReg_ce),
        .O(shiftReg_ce_0));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[0]),
        .Q(\SRL_SIG_reg[0]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[10]),
        .Q(\SRL_SIG_reg[0]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[11]),
        .Q(\SRL_SIG_reg[0]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[12]),
        .Q(\SRL_SIG_reg[0]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[13]),
        .Q(\SRL_SIG_reg[0]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[14]),
        .Q(\SRL_SIG_reg[0]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[15]),
        .Q(\SRL_SIG_reg[0]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[16]),
        .Q(\SRL_SIG_reg[0]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[17]),
        .Q(\SRL_SIG_reg[0]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[18]),
        .Q(\SRL_SIG_reg[0]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[19]),
        .Q(\SRL_SIG_reg[0]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[1]),
        .Q(\SRL_SIG_reg[0]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[20]),
        .Q(\SRL_SIG_reg[0]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[21]),
        .Q(\SRL_SIG_reg[0]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[22]),
        .Q(\SRL_SIG_reg[0]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[23]),
        .Q(\SRL_SIG_reg[0]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[24]),
        .Q(\SRL_SIG_reg[0]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[25]),
        .Q(\SRL_SIG_reg[0]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[26]),
        .Q(\SRL_SIG_reg[0]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[27]),
        .Q(\SRL_SIG_reg[0]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[28]),
        .Q(\SRL_SIG_reg[0]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[29]),
        .Q(\SRL_SIG_reg[0]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[2]),
        .Q(\SRL_SIG_reg[0]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[30]),
        .Q(\SRL_SIG_reg[0]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[31]),
        .Q(\SRL_SIG_reg[0]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[3]),
        .Q(\SRL_SIG_reg[0]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[4]),
        .Q(\SRL_SIG_reg[0]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[5]),
        .Q(\SRL_SIG_reg[0]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[6]),
        .Q(\SRL_SIG_reg[0]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[7]),
        .Q(\SRL_SIG_reg[0]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[8]),
        .Q(\SRL_SIG_reg[0]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[9]),
        .Q(\SRL_SIG_reg[0]_1 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [0]),
        .Q(\SRL_SIG_reg[1]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [10]),
        .Q(\SRL_SIG_reg[1]_2 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [11]),
        .Q(\SRL_SIG_reg[1]_2 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [12]),
        .Q(\SRL_SIG_reg[1]_2 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [13]),
        .Q(\SRL_SIG_reg[1]_2 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [14]),
        .Q(\SRL_SIG_reg[1]_2 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [15]),
        .Q(\SRL_SIG_reg[1]_2 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [16]),
        .Q(\SRL_SIG_reg[1]_2 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [17]),
        .Q(\SRL_SIG_reg[1]_2 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [18]),
        .Q(\SRL_SIG_reg[1]_2 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [19]),
        .Q(\SRL_SIG_reg[1]_2 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [1]),
        .Q(\SRL_SIG_reg[1]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [20]),
        .Q(\SRL_SIG_reg[1]_2 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [21]),
        .Q(\SRL_SIG_reg[1]_2 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [22]),
        .Q(\SRL_SIG_reg[1]_2 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [23]),
        .Q(\SRL_SIG_reg[1]_2 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [24]),
        .Q(\SRL_SIG_reg[1]_2 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [25]),
        .Q(\SRL_SIG_reg[1]_2 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [26]),
        .Q(\SRL_SIG_reg[1]_2 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [27]),
        .Q(\SRL_SIG_reg[1]_2 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [28]),
        .Q(\SRL_SIG_reg[1]_2 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [29]),
        .Q(\SRL_SIG_reg[1]_2 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [2]),
        .Q(\SRL_SIG_reg[1]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [30]),
        .Q(\SRL_SIG_reg[1]_2 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [31]),
        .Q(\SRL_SIG_reg[1]_2 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [3]),
        .Q(\SRL_SIG_reg[1]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [4]),
        .Q(\SRL_SIG_reg[1]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [5]),
        .Q(\SRL_SIG_reg[1]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [6]),
        .Q(\SRL_SIG_reg[1]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [7]),
        .Q(\SRL_SIG_reg[1]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [8]),
        .Q(\SRL_SIG_reg[1]_2 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [9]),
        .Q(\SRL_SIG_reg[1]_2 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [0]),
        .I1(\SRL_SIG_reg[0]_1 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [10]),
        .I1(\SRL_SIG_reg[0]_1 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [11]),
        .I1(\SRL_SIG_reg[0]_1 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [12]),
        .I1(\SRL_SIG_reg[0]_1 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [13]),
        .I1(\SRL_SIG_reg[0]_1 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [14]),
        .I1(\SRL_SIG_reg[0]_1 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [15]),
        .I1(\SRL_SIG_reg[0]_1 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [16]),
        .I1(\SRL_SIG_reg[0]_1 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [17]),
        .I1(\SRL_SIG_reg[0]_1 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [18]),
        .I1(\SRL_SIG_reg[0]_1 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [19]),
        .I1(\SRL_SIG_reg[0]_1 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [1]),
        .I1(\SRL_SIG_reg[0]_1 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [20]),
        .I1(\SRL_SIG_reg[0]_1 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [21]),
        .I1(\SRL_SIG_reg[0]_1 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [22]),
        .I1(\SRL_SIG_reg[0]_1 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [23]),
        .I1(\SRL_SIG_reg[0]_1 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [24]),
        .I1(\SRL_SIG_reg[0]_1 [24]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [25]),
        .I1(\SRL_SIG_reg[0]_1 [25]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [26]),
        .I1(\SRL_SIG_reg[0]_1 [26]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [27]),
        .I1(\SRL_SIG_reg[0]_1 [27]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [28]),
        .I1(\SRL_SIG_reg[0]_1 [28]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [29]),
        .I1(\SRL_SIG_reg[0]_1 [29]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [2]),
        .I1(\SRL_SIG_reg[0]_1 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [30]),
        .I1(\SRL_SIG_reg[0]_1 [30]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [31]),
        .I1(\SRL_SIG_reg[0]_1 [31]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [3]),
        .I1(\SRL_SIG_reg[0]_1 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [4]),
        .I1(\SRL_SIG_reg[0]_1 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [5]),
        .I1(\SRL_SIG_reg[0]_1 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [6]),
        .I1(\SRL_SIG_reg[0]_1 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [7]),
        .I1(\SRL_SIG_reg[0]_1 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [8]),
        .I1(\SRL_SIG_reg[0]_1 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_445[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [9]),
        .I1(\SRL_SIG_reg[0]_1 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[9]));
endmodule

module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w32_d4_S
   (img_out_cols_c_full_n,
    img_out_cols_c_empty_n,
    xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read,
    out,
    ap_clk,
    Q,
    img_out_rows_c_empty_n,
    xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start,
    shiftReg_ce,
    ap_rst_n,
    D,
    in,
    ap_rst_n_inv);
  output img_out_cols_c_full_n;
  output img_out_cols_c_empty_n;
  output xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read;
  output [31:0]out;
  input ap_clk;
  input [0:0]Q;
  input img_out_rows_c_empty_n;
  input xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start;
  input shiftReg_ce;
  input ap_rst_n;
  input [0:0]D;
  input [31:0]in;
  input ap_rst_n_inv;

  wire [0:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_out_cols_c_empty_n;
  wire img_out_cols_c_full_n;
  wire img_out_rows_c_empty_n;
  wire [31:0]in;
  wire internal_empty_n_i_1__8_n_4;
  wire internal_empty_n_i_2__4_n_4;
  wire internal_full_n_i_1__8_n_4;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr[2]_i_1_n_4 ;
  wire [31:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w32_d4_S_shiftReg_6 U_filter2d_accel_fifo_w32_d4_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__8
       (.I0(internal_empty_n_i_2__4_n_4),
        .I1(mOutPtr[2]),
        .I2(shiftReg_ce),
        .I3(img_out_cols_c_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__8_n_4));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    internal_empty_n_i_2__4
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read),
        .I4(img_out_cols_c_empty_n),
        .O(internal_empty_n_i_2__4_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_4),
        .Q(img_out_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(img_out_cols_c_full_n),
        .I2(mOutPtr[0]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(D),
        .O(internal_full_n_i_1__8_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_4),
        .Q(img_out_cols_c_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1 
       (.I0(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start),
        .I1(img_out_rows_c_empty_n),
        .I2(Q),
        .I3(img_out_cols_c_empty_n),
        .I4(shiftReg_ce),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(img_out_cols_c_empty_n),
        .I3(xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(img_out_cols_c_empty_n),
        .I4(xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_4 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8000)) 
    \sof_fu_82[0]_i_2 
       (.I0(img_out_cols_c_empty_n),
        .I1(Q),
        .I2(img_out_rows_c_empty_n),
        .I3(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start),
        .O(xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_fifo_w32_d4_S" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w32_d4_S_4
   (img_out_rows_c_full_n,
    img_out_rows_c_empty_n,
    internal_full_n_reg_0,
    out,
    ap_clk,
    shiftReg_ce,
    xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read,
    ap_rst_n,
    D,
    shift_c_full_n,
    img_in_cols_c_full_n,
    img_in_rows_c_full_n,
    img_out_cols_c_full_n,
    in,
    xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start,
    Q,
    img_out_cols_c_empty_n,
    ap_rst_n_inv);
  output img_out_rows_c_full_n;
  output img_out_rows_c_empty_n;
  output internal_full_n_reg_0;
  output [31:0]out;
  input ap_clk;
  input shiftReg_ce;
  input xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read;
  input ap_rst_n;
  input [0:0]D;
  input shift_c_full_n;
  input img_in_cols_c_full_n;
  input img_in_rows_c_full_n;
  input img_out_cols_c_full_n;
  input [31:0]in;
  input xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start;
  input [0:0]Q;
  input img_out_cols_c_empty_n;
  input ap_rst_n_inv;

  wire [0:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_in_cols_c_full_n;
  wire img_in_rows_c_full_n;
  wire img_out_cols_c_empty_n;
  wire img_out_cols_c_full_n;
  wire img_out_rows_c_empty_n;
  wire img_out_rows_c_full_n;
  wire [31:0]in;
  wire internal_empty_n_i_1__7_n_4;
  wire internal_empty_n_i_2__3_n_4;
  wire internal_full_n_i_1__7_n_4;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr[2]_i_1_n_4 ;
  wire [31:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;
  wire shift_c_full_n;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w32_d4_S_shiftReg U_filter2d_accel_fifo_w32_d4_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__7
       (.I0(internal_empty_n_i_2__3_n_4),
        .I1(mOutPtr[2]),
        .I2(shiftReg_ce),
        .I3(img_out_rows_c_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__7_n_4));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    internal_empty_n_i_2__3
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(img_out_rows_c_empty_n),
        .I4(xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read),
        .O(internal_empty_n_i_2__3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_4),
        .Q(img_out_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(img_out_rows_c_full_n),
        .I2(mOutPtr[0]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(D),
        .O(internal_full_n_i_1__7_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_4),
        .Q(img_out_rows_c_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1 
       (.I0(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start),
        .I1(img_out_rows_c_empty_n),
        .I2(Q),
        .I3(img_out_cols_c_empty_n),
        .I4(shiftReg_ce),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read),
        .I3(img_out_rows_c_empty_n),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read),
        .I4(img_out_rows_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_4 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    start_once_reg_i_2
       (.I0(img_out_rows_c_full_n),
        .I1(shift_c_full_n),
        .I2(img_in_cols_c_full_n),
        .I3(img_in_rows_c_full_n),
        .I4(img_out_cols_c_full_n),
        .O(internal_full_n_reg_0));
endmodule

module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w32_d4_S_shiftReg
   (\mOutPtr_reg[1] ,
    out,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [31:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire ap_clk;
  wire [31:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [31:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_fifo_w32_d4_S_shiftReg" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w32_d4_S_shiftReg_6
   (\mOutPtr_reg[1] ,
    out,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [31:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire ap_clk;
  wire [31:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [31:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_filter2d_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w8_d3_S
   (shift_c_full_n,
    shift_c_empty_n,
    out,
    ap_clk,
    filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read,
    shiftReg_ce,
    ap_rst_n,
    internal_full_n_reg_0,
    in,
    ap_rst_n_inv);
  output shift_c_full_n;
  output shift_c_empty_n;
  output [7:0]out;
  input ap_clk;
  input filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read;
  input shiftReg_ce;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input [7:0]in;
  input ap_rst_n_inv;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read;
  wire [7:0]in;
  wire internal_empty_n_i_1__6_n_4;
  wire internal_empty_n_i_2__6_n_4;
  wire internal_full_n_i_1__6_n_4;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr[2]_i_1_n_4 ;
  wire [7:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;
  wire shift_c_empty_n;
  wire shift_c_full_n;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w8_d3_S_shiftReg U_filter2d_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hFBF00000)) 
    internal_empty_n_i_1__6
       (.I0(internal_empty_n_i_2__6_n_4),
        .I1(filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read),
        .I2(shiftReg_ce),
        .I3(shift_c_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__6_n_4));
  LUT3 #(
    .INIT(8'hFE)) 
    internal_empty_n_i_2__6
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n_i_2__6_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_4),
        .Q(shift_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(shift_c_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__6_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_4),
        .Q(shift_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(shift_c_empty_n),
        .I1(filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read),
        .I2(shiftReg_ce),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read),
        .I3(shift_c_empty_n),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read),
        .I4(shift_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_4 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_fifo_w8_d3_S_shiftReg
   (\mOutPtr_reg[0] ,
    out,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [7:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\shift_c_U/U_filter2d_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\shift_c_U/U_filter2d_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\shift_c_U/U_filter2d_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\shift_c_U/U_filter2d_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\shift_c_U/U_filter2d_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\shift_c_U/U_filter2d_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\shift_c_U/U_filter2d_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\shift_c_U/U_filter2d_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\shift_c_U/U_filter2d_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\shift_c_U/U_filter2d_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\shift_c_U/U_filter2d_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\shift_c_U/U_filter2d_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\shift_c_U/U_filter2d_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\shift_c_U/U_filter2d_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\shift_c_U/U_filter2d_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\shift_c_U/U_filter2d_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_filter2D_0_3_3_9_9_1080_1920_1_s
   (O,
    \mul_i_mid1_reg_479_reg[0]_0 ,
    filter2D_0_3_3_9_9_1080_1920_1_U0_filter_ce0,
    filter2D_0_3_3_9_9_1080_1920_1_U0_img_in_419_read,
    filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read,
    Q,
    filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready,
    E,
    ap_enable_reg_pp0_iter17_reg,
    \temp_V_1_reg_1242_reg[23] ,
    ADDRBWRADDR,
    ap_rst_n_inv,
    ap_clk,
    \int_filter_shift_reg[0] ,
    S,
    ap_rst_n,
    img_out_data_full_n,
    img_in_data_empty_n,
    \ap_CS_fsm_reg[0]_0 ,
    ap_start,
    img_in_rows_c9_empty_n,
    shift_c_empty_n,
    img_in_cols_c10_empty_n,
    D,
    \lfilter_2_2_7_fu_104_reg[15]_0 ,
    out,
    \p_src_mat_rows_read_reg_450_reg[15]_0 ,
    \p_src_mat_cols_read_reg_445_reg[15]_0 );
  output [0:0]O;
  output \mul_i_mid1_reg_479_reg[0]_0 ;
  output filter2D_0_3_3_9_9_1080_1920_1_U0_filter_ce0;
  output filter2D_0_3_3_9_9_1080_1920_1_U0_img_in_419_read;
  output filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read;
  output [0:0]Q;
  output filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready;
  output [0:0]E;
  output ap_enable_reg_pp0_iter17_reg;
  output [23:0]\temp_V_1_reg_1242_reg[23] ;
  output [2:0]ADDRBWRADDR;
  input ap_rst_n_inv;
  input ap_clk;
  input \int_filter_shift_reg[0] ;
  input [0:0]S;
  input ap_rst_n;
  input img_out_data_full_n;
  input img_in_data_empty_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input ap_start;
  input img_in_rows_c9_empty_n;
  input shift_c_empty_n;
  input img_in_cols_c10_empty_n;
  input [23:0]D;
  input [15:0]\lfilter_2_2_7_fu_104_reg[15]_0 ;
  input [7:0]out;
  input [15:0]\p_src_mat_rows_read_reg_450_reg[15]_0 ;
  input [15:0]\p_src_mat_cols_read_reg_445_reg[15]_0 ;

  wire [2:0]ADDRBWRADDR;
  wire [23:0]D;
  wire [0:0]E;
  wire [0:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire [3:0]add_ln818_fu_196_p2;
  wire [1:0]add_ln819_fu_272_p2;
  wire \ap_CS_fsm[1]_i_3_n_4 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_4;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter17_reg;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_4;
  wire ap_enable_reg_pp0_iter2;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready;
  wire filter2D_0_3_3_9_9_1080_1920_1_U0_filter_ce0;
  wire filter2D_0_3_3_9_9_1080_1920_1_U0_img_in_419_read;
  wire filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read;
  wire \gen_write[1].mem_reg_i_11_n_4 ;
  wire \gen_write[1].mem_reg_i_12_n_4 ;
  wire \gen_write[1].mem_reg_i_13_n_4 ;
  wire \gen_write[1].mem_reg_i_14_n_4 ;
  wire \gen_write[1].mem_reg_i_15_n_4 ;
  wire \gen_write[1].mem_reg_i_16_n_4 ;
  wire grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176_ap_start_reg;
  wire grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176_n_9;
  wire [0:0]i_cast_i_fu_202_p1;
  wire [1:1]i_cast_i_fu_202_p1__0;
  wire \i_reg_154[0]_i_1_n_4 ;
  wire \i_reg_154[1]_i_1_n_4 ;
  wire \i_reg_154_reg_n_4_[0] ;
  wire \i_reg_154_reg_n_4_[1] ;
  wire icmp_ln818_reg_465;
  wire icmp_ln819_reg_469;
  wire icmp_ln819_reg_4690;
  wire \icmp_ln819_reg_469[0]_i_1_n_4 ;
  wire img_in_cols_c10_empty_n;
  wire img_in_data_empty_n;
  wire img_in_rows_c9_empty_n;
  wire img_out_data_full_n;
  wire indvar_flatten_reg_143;
  wire indvar_flatten_reg_1430;
  wire [3:0]indvar_flatten_reg_143_reg;
  wire \int_filter_shift_reg[0] ;
  wire [1:0]j_reg_165;
  wire [15:0]lfilter_2_2_1_fu_80;
  wire lfilter_2_2_1_fu_800;
  wire [15:0]lfilter_2_2_2_fu_84;
  wire lfilter_2_2_2_fu_840;
  wire [15:0]lfilter_2_2_3_fu_88;
  wire lfilter_2_2_3_fu_880;
  wire [15:0]lfilter_2_2_4_fu_92;
  wire lfilter_2_2_4_fu_920;
  wire [15:0]lfilter_2_2_5_fu_96;
  wire lfilter_2_2_5_fu_960;
  wire [15:0]lfilter_2_2_6_fu_100;
  wire lfilter_2_2_6_fu_1000;
  wire [15:0]lfilter_2_2_7_fu_104;
  wire lfilter_2_2_7_fu_1040;
  wire [15:0]\lfilter_2_2_7_fu_104_reg[15]_0 ;
  wire [15:0]lfilter_2_2_8_fu_108;
  wire lfilter_2_2_8_fu_1080;
  wire [15:0]lfilter_2_2_fu_76;
  wire lfilter_2_2_fu_760;
  wire [3:1]mul_i_fu_214_p21_out;
  wire [3:1]mul_i_mid1_fu_258_p20_out;
  wire [3:0]mul_i_mid1_reg_479;
  wire \mul_i_mid1_reg_479_reg[0]_0 ;
  wire [3:0]mul_i_reg_460;
  wire [7:0]out;
  wire [0:0]p_0_in__0;
  wire [7:0]p_shift_read_reg_440;
  wire [15:0]p_src_mat_cols_read_reg_445;
  wire [15:0]\p_src_mat_cols_read_reg_445_reg[15]_0 ;
  wire [15:0]p_src_mat_rows_read_reg_450;
  wire [15:0]\p_src_mat_rows_read_reg_450_reg[15]_0 ;
  wire [1:0]select_ln818_2_reg_484;
  wire \select_ln818_2_reg_484[0]_i_1_n_4 ;
  wire \select_ln818_2_reg_484[1]_i_1_n_4 ;
  wire [1:0]select_ln818_2_reg_484_pp0_iter1_reg;
  wire [1:0]select_ln818_fu_232_p3;
  wire [1:0]select_ln818_reg_474;
  wire [1:0]select_ln818_reg_474_pp0_iter1_reg;
  wire shift_c_empty_n;
  wire [23:0]\temp_V_1_reg_1242_reg[23] ;
  wire [15:0]trunc_ln811_reg_526;
  wire [15:0]trunc_ln812_reg_531;

  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(Q),
        .I1(filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read),
        .I2(\ap_CS_fsm[1]_i_3_n_4 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(Q),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(ap_start),
        .I3(img_in_rows_c9_empty_n),
        .I4(shift_c_empty_n),
        .I5(img_in_cols_c10_empty_n),
        .O(filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h0F08)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm[1]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h32220000)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state2),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00A8A8A8)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_rst_n),
        .I1(filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state2),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_4),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(indvar_flatten_reg_143_reg[3]),
        .I3(indvar_flatten_reg_143_reg[2]),
        .I4(indvar_flatten_reg_143_reg[0]),
        .I5(indvar_flatten_reg_143_reg[1]),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_4),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h56666AAAAAAAAAAA)) 
    \gen_write[1].mem_reg_i_11 
       (.I0(mul_i_reg_460[3]),
        .I1(mul_i_reg_460[1]),
        .I2(mul_i_reg_460[0]),
        .I3(select_ln818_reg_474[0]),
        .I4(select_ln818_reg_474[1]),
        .I5(mul_i_reg_460[2]),
        .O(\gen_write[1].mem_reg_i_11_n_4 ));
  LUT6 #(
    .INIT(64'h56666AAAAAAAAAAA)) 
    \gen_write[1].mem_reg_i_12 
       (.I0(mul_i_mid1_reg_479[3]),
        .I1(select_ln818_reg_474[1]),
        .I2(mul_i_mid1_reg_479[0]),
        .I3(select_ln818_reg_474[0]),
        .I4(mul_i_mid1_reg_479[1]),
        .I5(mul_i_mid1_reg_479[2]),
        .O(\gen_write[1].mem_reg_i_12_n_4 ));
  LUT5 #(
    .INIT(32'h56666AAA)) 
    \gen_write[1].mem_reg_i_13 
       (.I0(mul_i_reg_460[2]),
        .I1(select_ln818_reg_474[1]),
        .I2(select_ln818_reg_474[0]),
        .I3(mul_i_reg_460[0]),
        .I4(mul_i_reg_460[1]),
        .O(\gen_write[1].mem_reg_i_13_n_4 ));
  LUT5 #(
    .INIT(32'h56666AAA)) 
    \gen_write[1].mem_reg_i_14 
       (.I0(mul_i_mid1_reg_479[2]),
        .I1(mul_i_mid1_reg_479[1]),
        .I2(select_ln818_reg_474[0]),
        .I3(mul_i_mid1_reg_479[0]),
        .I4(select_ln818_reg_474[1]),
        .O(\gen_write[1].mem_reg_i_14_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_write[1].mem_reg_i_15 
       (.I0(mul_i_mid1_reg_479[0]),
        .I1(select_ln818_reg_474[0]),
        .O(\gen_write[1].mem_reg_i_15_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_write[1].mem_reg_i_16 
       (.I0(mul_i_reg_460[0]),
        .I1(select_ln818_reg_474[0]),
        .O(\gen_write[1].mem_reg_i_16_n_4 ));
  MUXF7 \gen_write[1].mem_reg_i_4 
       (.I0(\gen_write[1].mem_reg_i_11_n_4 ),
        .I1(\gen_write[1].mem_reg_i_12_n_4 ),
        .O(ADDRBWRADDR[2]),
        .S(icmp_ln819_reg_469));
  MUXF7 \gen_write[1].mem_reg_i_5 
       (.I0(\gen_write[1].mem_reg_i_13_n_4 ),
        .I1(\gen_write[1].mem_reg_i_14_n_4 ),
        .O(ADDRBWRADDR[1]),
        .S(icmp_ln819_reg_469));
  LUT6 #(
    .INIT(64'h9F60906F906F9F60)) 
    \gen_write[1].mem_reg_i_6 
       (.I0(mul_i_mid1_reg_479[1]),
        .I1(\gen_write[1].mem_reg_i_15_n_4 ),
        .I2(icmp_ln819_reg_469),
        .I3(select_ln818_reg_474[1]),
        .I4(mul_i_reg_460[1]),
        .I5(\gen_write[1].mem_reg_i_16_n_4 ),
        .O(ADDRBWRADDR[0]));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176
       (.D(O),
        .E(E),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state5,Q}),
        .S(S),
        .\ap_CS_fsm_reg[0]_0 (filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read),
        .\ap_CS_fsm_reg[1]_0 ({ap_NS_fsm[3],ap_NS_fsm[0]}),
        .\ap_CS_fsm_reg[1]_1 (grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176_n_9),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter17_reg_0(ap_enable_reg_pp0_iter17_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready(filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready),
        .filter2D_0_3_3_9_9_1080_1920_1_U0_img_in_419_read(filter2D_0_3_3_9_9_1080_1920_1_U0_img_in_419_read),
        .grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176_ap_start_reg(grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176_ap_start_reg),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_out_data_full_n(img_out_data_full_n),
        .\p_read12_int_reg_reg[15] (lfilter_2_2_3_fu_88),
        .\p_read13_int_reg_reg[15] (lfilter_2_2_4_fu_92),
        .\p_read14_int_reg_reg[15] (lfilter_2_2_5_fu_96),
        .\p_read16_int_reg_reg[15] (lfilter_2_2_7_fu_104),
        .\p_read17_int_reg_reg[15] (lfilter_2_2_8_fu_108),
        .\p_read9_int_reg_reg[15] (lfilter_2_2_fu_76),
        .p_reg_reg(lfilter_2_2_1_fu_80),
        .p_reg_reg_0(lfilter_2_2_2_fu_84),
        .p_reg_reg_1(lfilter_2_2_6_fu_100),
        .\shift_int_reg_reg[7] (p_shift_read_reg_440),
        .\temp_V_1_reg_1242_reg[23]_0 (\temp_V_1_reg_1242_reg[23] ),
        .\tmp_V_reg_1163_reg[23]_0 (D),
        .\zext_ln689_reg_955_reg[15]_0 (trunc_ln812_reg_531),
        .\zext_ln690_reg_970_reg[15]_0 (trunc_ln811_reg_526));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176_n_9),
        .Q(grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000C000AAAACAAA)) 
    \i_reg_154[0]_i_1 
       (.I0(\i_reg_154_reg_n_4_[0] ),
        .I1(select_ln818_2_reg_484[0]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(icmp_ln818_reg_465),
        .I5(filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read),
        .O(\i_reg_154[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0000C000AAAACAAA)) 
    \i_reg_154[1]_i_1 
       (.I0(\i_reg_154_reg_n_4_[1] ),
        .I1(select_ln818_2_reg_484[1]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(icmp_ln818_reg_465),
        .I5(filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read),
        .O(\i_reg_154[1]_i_1_n_4 ));
  FDRE \i_reg_154_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_reg_154[0]_i_1_n_4 ),
        .Q(\i_reg_154_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \i_reg_154_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_reg_154[1]_i_1_n_4 ),
        .Q(\i_reg_154_reg_n_4_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \icmp_ln818_reg_465[0]_i_1 
       (.I0(indvar_flatten_reg_143_reg[1]),
        .I1(indvar_flatten_reg_143_reg[0]),
        .I2(indvar_flatten_reg_143_reg[2]),
        .I3(indvar_flatten_reg_143_reg[3]),
        .O(ap_condition_pp0_exit_iter0_state2));
  FDRE \icmp_ln818_reg_465_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_condition_pp0_exit_iter0_state2),
        .Q(icmp_ln818_reg_465),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln819_reg_469[0]_i_1 
       (.I0(j_reg_165[0]),
        .I1(j_reg_165[1]),
        .O(\icmp_ln819_reg_469[0]_i_1_n_4 ));
  FDRE \icmp_ln819_reg_469_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln819_reg_4690),
        .D(\icmp_ln819_reg_469[0]_i_1_n_4 ),
        .Q(icmp_ln819_reg_469),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_143[0]_i_1 
       (.I0(indvar_flatten_reg_143_reg[0]),
        .O(add_ln818_fu_196_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_reg_143[1]_i_1 
       (.I0(indvar_flatten_reg_143_reg[0]),
        .I1(indvar_flatten_reg_143_reg[1]),
        .O(add_ln818_fu_196_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten_reg_143[2]_i_1 
       (.I0(indvar_flatten_reg_143_reg[1]),
        .I1(indvar_flatten_reg_143_reg[0]),
        .I2(indvar_flatten_reg_143_reg[2]),
        .O(add_ln818_fu_196_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten_reg_143[3]_i_1 
       (.I0(indvar_flatten_reg_143_reg[2]),
        .I1(indvar_flatten_reg_143_reg[0]),
        .I2(indvar_flatten_reg_143_reg[1]),
        .I3(indvar_flatten_reg_143_reg[3]),
        .O(add_ln818_fu_196_p2[3]));
  FDRE \indvar_flatten_reg_143_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1430),
        .D(add_ln818_fu_196_p2[0]),
        .Q(indvar_flatten_reg_143_reg[0]),
        .R(indvar_flatten_reg_143));
  FDRE \indvar_flatten_reg_143_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1430),
        .D(add_ln818_fu_196_p2[1]),
        .Q(indvar_flatten_reg_143_reg[1]),
        .R(indvar_flatten_reg_143));
  FDRE \indvar_flatten_reg_143_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1430),
        .D(add_ln818_fu_196_p2[2]),
        .Q(indvar_flatten_reg_143_reg[2]),
        .R(indvar_flatten_reg_143));
  FDRE \indvar_flatten_reg_143_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1430),
        .D(add_ln818_fu_196_p2[3]),
        .Q(indvar_flatten_reg_143_reg[3]),
        .R(indvar_flatten_reg_143));
  LUT6 #(
    .INIT(64'h4B78FFFF4B780000)) 
    \int_filter_shift[0]_i_1 
       (.I0(mul_i_mid1_reg_479[0]),
        .I1(icmp_ln819_reg_469),
        .I2(select_ln818_reg_474[0]),
        .I3(mul_i_reg_460[0]),
        .I4(filter2D_0_3_3_9_9_1080_1920_1_U0_filter_ce0),
        .I5(\int_filter_shift_reg[0] ),
        .O(\mul_i_mid1_reg_479_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_filter_shift[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(filter2D_0_3_3_9_9_1080_1920_1_U0_filter_ce0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j_reg_165[0]_i_1 
       (.I0(j_reg_165[1]),
        .I1(j_reg_165[0]),
        .O(add_ln819_fu_272_p2[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_reg_165[1]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln819_reg_4690),
        .I2(filter2D_0_3_3_9_9_1080_1920_1_U0_p_shift_read),
        .O(indvar_flatten_reg_143));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \j_reg_165[1]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(indvar_flatten_reg_143_reg[3]),
        .I3(indvar_flatten_reg_143_reg[2]),
        .I4(indvar_flatten_reg_143_reg[0]),
        .I5(indvar_flatten_reg_143_reg[1]),
        .O(indvar_flatten_reg_1430));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_165[1]_i_3 
       (.I0(j_reg_165[1]),
        .I1(j_reg_165[0]),
        .O(add_ln819_fu_272_p2[1]));
  FDRE \j_reg_165_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1430),
        .D(add_ln819_fu_272_p2[0]),
        .Q(j_reg_165[0]),
        .R(indvar_flatten_reg_143));
  FDRE \j_reg_165_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1430),
        .D(add_ln819_fu_272_p2[1]),
        .Q(j_reg_165[1]),
        .R(indvar_flatten_reg_143));
  LUT5 #(
    .INIT(32'h00020000)) 
    \lfilter_2_2_1_fu_80[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(select_ln818_2_reg_484_pp0_iter1_reg[1]),
        .I2(select_ln818_2_reg_484_pp0_iter1_reg[0]),
        .I3(select_ln818_reg_474_pp0_iter1_reg[1]),
        .I4(select_ln818_reg_474_pp0_iter1_reg[0]),
        .O(lfilter_2_2_1_fu_800));
  FDRE \lfilter_2_2_1_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(lfilter_2_2_1_fu_800),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [0]),
        .Q(lfilter_2_2_1_fu_80[0]),
        .R(1'b0));
  FDRE \lfilter_2_2_1_fu_80_reg[10] 
       (.C(ap_clk),
        .CE(lfilter_2_2_1_fu_800),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [10]),
        .Q(lfilter_2_2_1_fu_80[10]),
        .R(1'b0));
  FDRE \lfilter_2_2_1_fu_80_reg[11] 
       (.C(ap_clk),
        .CE(lfilter_2_2_1_fu_800),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [11]),
        .Q(lfilter_2_2_1_fu_80[11]),
        .R(1'b0));
  FDRE \lfilter_2_2_1_fu_80_reg[12] 
       (.C(ap_clk),
        .CE(lfilter_2_2_1_fu_800),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [12]),
        .Q(lfilter_2_2_1_fu_80[12]),
        .R(1'b0));
  FDRE \lfilter_2_2_1_fu_80_reg[13] 
       (.C(ap_clk),
        .CE(lfilter_2_2_1_fu_800),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [13]),
        .Q(lfilter_2_2_1_fu_80[13]),
        .R(1'b0));
  FDRE \lfilter_2_2_1_fu_80_reg[14] 
       (.C(ap_clk),
        .CE(lfilter_2_2_1_fu_800),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [14]),
        .Q(lfilter_2_2_1_fu_80[14]),
        .R(1'b0));
  FDRE \lfilter_2_2_1_fu_80_reg[15] 
       (.C(ap_clk),
        .CE(lfilter_2_2_1_fu_800),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [15]),
        .Q(lfilter_2_2_1_fu_80[15]),
        .R(1'b0));
  FDRE \lfilter_2_2_1_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(lfilter_2_2_1_fu_800),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [1]),
        .Q(lfilter_2_2_1_fu_80[1]),
        .R(1'b0));
  FDRE \lfilter_2_2_1_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(lfilter_2_2_1_fu_800),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [2]),
        .Q(lfilter_2_2_1_fu_80[2]),
        .R(1'b0));
  FDRE \lfilter_2_2_1_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(lfilter_2_2_1_fu_800),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [3]),
        .Q(lfilter_2_2_1_fu_80[3]),
        .R(1'b0));
  FDRE \lfilter_2_2_1_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(lfilter_2_2_1_fu_800),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [4]),
        .Q(lfilter_2_2_1_fu_80[4]),
        .R(1'b0));
  FDRE \lfilter_2_2_1_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(lfilter_2_2_1_fu_800),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [5]),
        .Q(lfilter_2_2_1_fu_80[5]),
        .R(1'b0));
  FDRE \lfilter_2_2_1_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(lfilter_2_2_1_fu_800),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [6]),
        .Q(lfilter_2_2_1_fu_80[6]),
        .R(1'b0));
  FDRE \lfilter_2_2_1_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(lfilter_2_2_1_fu_800),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [7]),
        .Q(lfilter_2_2_1_fu_80[7]),
        .R(1'b0));
  FDRE \lfilter_2_2_1_fu_80_reg[8] 
       (.C(ap_clk),
        .CE(lfilter_2_2_1_fu_800),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [8]),
        .Q(lfilter_2_2_1_fu_80[8]),
        .R(1'b0));
  FDRE \lfilter_2_2_1_fu_80_reg[9] 
       (.C(ap_clk),
        .CE(lfilter_2_2_1_fu_800),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [9]),
        .Q(lfilter_2_2_1_fu_80[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0008)) 
    \lfilter_2_2_2_fu_84[15]_i_1 
       (.I0(select_ln818_reg_474_pp0_iter1_reg[1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(select_ln818_2_reg_484_pp0_iter1_reg[1]),
        .I3(select_ln818_2_reg_484_pp0_iter1_reg[0]),
        .O(lfilter_2_2_2_fu_840));
  FDRE \lfilter_2_2_2_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(lfilter_2_2_2_fu_840),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [0]),
        .Q(lfilter_2_2_2_fu_84[0]),
        .R(1'b0));
  FDRE \lfilter_2_2_2_fu_84_reg[10] 
       (.C(ap_clk),
        .CE(lfilter_2_2_2_fu_840),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [10]),
        .Q(lfilter_2_2_2_fu_84[10]),
        .R(1'b0));
  FDRE \lfilter_2_2_2_fu_84_reg[11] 
       (.C(ap_clk),
        .CE(lfilter_2_2_2_fu_840),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [11]),
        .Q(lfilter_2_2_2_fu_84[11]),
        .R(1'b0));
  FDRE \lfilter_2_2_2_fu_84_reg[12] 
       (.C(ap_clk),
        .CE(lfilter_2_2_2_fu_840),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [12]),
        .Q(lfilter_2_2_2_fu_84[12]),
        .R(1'b0));
  FDRE \lfilter_2_2_2_fu_84_reg[13] 
       (.C(ap_clk),
        .CE(lfilter_2_2_2_fu_840),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [13]),
        .Q(lfilter_2_2_2_fu_84[13]),
        .R(1'b0));
  FDRE \lfilter_2_2_2_fu_84_reg[14] 
       (.C(ap_clk),
        .CE(lfilter_2_2_2_fu_840),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [14]),
        .Q(lfilter_2_2_2_fu_84[14]),
        .R(1'b0));
  FDRE \lfilter_2_2_2_fu_84_reg[15] 
       (.C(ap_clk),
        .CE(lfilter_2_2_2_fu_840),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [15]),
        .Q(lfilter_2_2_2_fu_84[15]),
        .R(1'b0));
  FDRE \lfilter_2_2_2_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(lfilter_2_2_2_fu_840),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [1]),
        .Q(lfilter_2_2_2_fu_84[1]),
        .R(1'b0));
  FDRE \lfilter_2_2_2_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(lfilter_2_2_2_fu_840),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [2]),
        .Q(lfilter_2_2_2_fu_84[2]),
        .R(1'b0));
  FDRE \lfilter_2_2_2_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(lfilter_2_2_2_fu_840),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [3]),
        .Q(lfilter_2_2_2_fu_84[3]),
        .R(1'b0));
  FDRE \lfilter_2_2_2_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(lfilter_2_2_2_fu_840),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [4]),
        .Q(lfilter_2_2_2_fu_84[4]),
        .R(1'b0));
  FDRE \lfilter_2_2_2_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(lfilter_2_2_2_fu_840),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [5]),
        .Q(lfilter_2_2_2_fu_84[5]),
        .R(1'b0));
  FDRE \lfilter_2_2_2_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(lfilter_2_2_2_fu_840),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [6]),
        .Q(lfilter_2_2_2_fu_84[6]),
        .R(1'b0));
  FDRE \lfilter_2_2_2_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(lfilter_2_2_2_fu_840),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [7]),
        .Q(lfilter_2_2_2_fu_84[7]),
        .R(1'b0));
  FDRE \lfilter_2_2_2_fu_84_reg[8] 
       (.C(ap_clk),
        .CE(lfilter_2_2_2_fu_840),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [8]),
        .Q(lfilter_2_2_2_fu_84[8]),
        .R(1'b0));
  FDRE \lfilter_2_2_2_fu_84_reg[9] 
       (.C(ap_clk),
        .CE(lfilter_2_2_2_fu_840),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [9]),
        .Q(lfilter_2_2_2_fu_84[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00020000)) 
    \lfilter_2_2_3_fu_88[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(select_ln818_reg_474_pp0_iter1_reg[0]),
        .I2(select_ln818_reg_474_pp0_iter1_reg[1]),
        .I3(select_ln818_2_reg_484_pp0_iter1_reg[1]),
        .I4(select_ln818_2_reg_484_pp0_iter1_reg[0]),
        .O(lfilter_2_2_3_fu_880));
  FDRE \lfilter_2_2_3_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(lfilter_2_2_3_fu_880),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [0]),
        .Q(lfilter_2_2_3_fu_88[0]),
        .R(1'b0));
  FDRE \lfilter_2_2_3_fu_88_reg[10] 
       (.C(ap_clk),
        .CE(lfilter_2_2_3_fu_880),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [10]),
        .Q(lfilter_2_2_3_fu_88[10]),
        .R(1'b0));
  FDRE \lfilter_2_2_3_fu_88_reg[11] 
       (.C(ap_clk),
        .CE(lfilter_2_2_3_fu_880),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [11]),
        .Q(lfilter_2_2_3_fu_88[11]),
        .R(1'b0));
  FDRE \lfilter_2_2_3_fu_88_reg[12] 
       (.C(ap_clk),
        .CE(lfilter_2_2_3_fu_880),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [12]),
        .Q(lfilter_2_2_3_fu_88[12]),
        .R(1'b0));
  FDRE \lfilter_2_2_3_fu_88_reg[13] 
       (.C(ap_clk),
        .CE(lfilter_2_2_3_fu_880),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [13]),
        .Q(lfilter_2_2_3_fu_88[13]),
        .R(1'b0));
  FDRE \lfilter_2_2_3_fu_88_reg[14] 
       (.C(ap_clk),
        .CE(lfilter_2_2_3_fu_880),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [14]),
        .Q(lfilter_2_2_3_fu_88[14]),
        .R(1'b0));
  FDRE \lfilter_2_2_3_fu_88_reg[15] 
       (.C(ap_clk),
        .CE(lfilter_2_2_3_fu_880),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [15]),
        .Q(lfilter_2_2_3_fu_88[15]),
        .R(1'b0));
  FDRE \lfilter_2_2_3_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(lfilter_2_2_3_fu_880),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [1]),
        .Q(lfilter_2_2_3_fu_88[1]),
        .R(1'b0));
  FDRE \lfilter_2_2_3_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(lfilter_2_2_3_fu_880),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [2]),
        .Q(lfilter_2_2_3_fu_88[2]),
        .R(1'b0));
  FDRE \lfilter_2_2_3_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(lfilter_2_2_3_fu_880),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [3]),
        .Q(lfilter_2_2_3_fu_88[3]),
        .R(1'b0));
  FDRE \lfilter_2_2_3_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(lfilter_2_2_3_fu_880),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [4]),
        .Q(lfilter_2_2_3_fu_88[4]),
        .R(1'b0));
  FDRE \lfilter_2_2_3_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(lfilter_2_2_3_fu_880),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [5]),
        .Q(lfilter_2_2_3_fu_88[5]),
        .R(1'b0));
  FDRE \lfilter_2_2_3_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(lfilter_2_2_3_fu_880),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [6]),
        .Q(lfilter_2_2_3_fu_88[6]),
        .R(1'b0));
  FDRE \lfilter_2_2_3_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(lfilter_2_2_3_fu_880),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [7]),
        .Q(lfilter_2_2_3_fu_88[7]),
        .R(1'b0));
  FDRE \lfilter_2_2_3_fu_88_reg[8] 
       (.C(ap_clk),
        .CE(lfilter_2_2_3_fu_880),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [8]),
        .Q(lfilter_2_2_3_fu_88[8]),
        .R(1'b0));
  FDRE \lfilter_2_2_3_fu_88_reg[9] 
       (.C(ap_clk),
        .CE(lfilter_2_2_3_fu_880),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [9]),
        .Q(lfilter_2_2_3_fu_88[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00080000)) 
    \lfilter_2_2_4_fu_92[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(select_ln818_reg_474_pp0_iter1_reg[0]),
        .I2(select_ln818_reg_474_pp0_iter1_reg[1]),
        .I3(select_ln818_2_reg_484_pp0_iter1_reg[1]),
        .I4(select_ln818_2_reg_484_pp0_iter1_reg[0]),
        .O(lfilter_2_2_4_fu_920));
  FDRE \lfilter_2_2_4_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(lfilter_2_2_4_fu_920),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [0]),
        .Q(lfilter_2_2_4_fu_92[0]),
        .R(1'b0));
  FDRE \lfilter_2_2_4_fu_92_reg[10] 
       (.C(ap_clk),
        .CE(lfilter_2_2_4_fu_920),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [10]),
        .Q(lfilter_2_2_4_fu_92[10]),
        .R(1'b0));
  FDRE \lfilter_2_2_4_fu_92_reg[11] 
       (.C(ap_clk),
        .CE(lfilter_2_2_4_fu_920),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [11]),
        .Q(lfilter_2_2_4_fu_92[11]),
        .R(1'b0));
  FDRE \lfilter_2_2_4_fu_92_reg[12] 
       (.C(ap_clk),
        .CE(lfilter_2_2_4_fu_920),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [12]),
        .Q(lfilter_2_2_4_fu_92[12]),
        .R(1'b0));
  FDRE \lfilter_2_2_4_fu_92_reg[13] 
       (.C(ap_clk),
        .CE(lfilter_2_2_4_fu_920),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [13]),
        .Q(lfilter_2_2_4_fu_92[13]),
        .R(1'b0));
  FDRE \lfilter_2_2_4_fu_92_reg[14] 
       (.C(ap_clk),
        .CE(lfilter_2_2_4_fu_920),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [14]),
        .Q(lfilter_2_2_4_fu_92[14]),
        .R(1'b0));
  FDRE \lfilter_2_2_4_fu_92_reg[15] 
       (.C(ap_clk),
        .CE(lfilter_2_2_4_fu_920),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [15]),
        .Q(lfilter_2_2_4_fu_92[15]),
        .R(1'b0));
  FDRE \lfilter_2_2_4_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(lfilter_2_2_4_fu_920),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [1]),
        .Q(lfilter_2_2_4_fu_92[1]),
        .R(1'b0));
  FDRE \lfilter_2_2_4_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(lfilter_2_2_4_fu_920),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [2]),
        .Q(lfilter_2_2_4_fu_92[2]),
        .R(1'b0));
  FDRE \lfilter_2_2_4_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(lfilter_2_2_4_fu_920),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [3]),
        .Q(lfilter_2_2_4_fu_92[3]),
        .R(1'b0));
  FDRE \lfilter_2_2_4_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(lfilter_2_2_4_fu_920),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [4]),
        .Q(lfilter_2_2_4_fu_92[4]),
        .R(1'b0));
  FDRE \lfilter_2_2_4_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(lfilter_2_2_4_fu_920),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [5]),
        .Q(lfilter_2_2_4_fu_92[5]),
        .R(1'b0));
  FDRE \lfilter_2_2_4_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(lfilter_2_2_4_fu_920),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [6]),
        .Q(lfilter_2_2_4_fu_92[6]),
        .R(1'b0));
  FDRE \lfilter_2_2_4_fu_92_reg[7] 
       (.C(ap_clk),
        .CE(lfilter_2_2_4_fu_920),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [7]),
        .Q(lfilter_2_2_4_fu_92[7]),
        .R(1'b0));
  FDRE \lfilter_2_2_4_fu_92_reg[8] 
       (.C(ap_clk),
        .CE(lfilter_2_2_4_fu_920),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [8]),
        .Q(lfilter_2_2_4_fu_92[8]),
        .R(1'b0));
  FDRE \lfilter_2_2_4_fu_92_reg[9] 
       (.C(ap_clk),
        .CE(lfilter_2_2_4_fu_920),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [9]),
        .Q(lfilter_2_2_4_fu_92[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2000)) 
    \lfilter_2_2_5_fu_96[15]_i_1 
       (.I0(select_ln818_2_reg_484_pp0_iter1_reg[0]),
        .I1(select_ln818_2_reg_484_pp0_iter1_reg[1]),
        .I2(select_ln818_reg_474_pp0_iter1_reg[1]),
        .I3(ap_enable_reg_pp0_iter2),
        .O(lfilter_2_2_5_fu_960));
  FDRE \lfilter_2_2_5_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(lfilter_2_2_5_fu_960),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [0]),
        .Q(lfilter_2_2_5_fu_96[0]),
        .R(1'b0));
  FDRE \lfilter_2_2_5_fu_96_reg[10] 
       (.C(ap_clk),
        .CE(lfilter_2_2_5_fu_960),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [10]),
        .Q(lfilter_2_2_5_fu_96[10]),
        .R(1'b0));
  FDRE \lfilter_2_2_5_fu_96_reg[11] 
       (.C(ap_clk),
        .CE(lfilter_2_2_5_fu_960),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [11]),
        .Q(lfilter_2_2_5_fu_96[11]),
        .R(1'b0));
  FDRE \lfilter_2_2_5_fu_96_reg[12] 
       (.C(ap_clk),
        .CE(lfilter_2_2_5_fu_960),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [12]),
        .Q(lfilter_2_2_5_fu_96[12]),
        .R(1'b0));
  FDRE \lfilter_2_2_5_fu_96_reg[13] 
       (.C(ap_clk),
        .CE(lfilter_2_2_5_fu_960),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [13]),
        .Q(lfilter_2_2_5_fu_96[13]),
        .R(1'b0));
  FDRE \lfilter_2_2_5_fu_96_reg[14] 
       (.C(ap_clk),
        .CE(lfilter_2_2_5_fu_960),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [14]),
        .Q(lfilter_2_2_5_fu_96[14]),
        .R(1'b0));
  FDRE \lfilter_2_2_5_fu_96_reg[15] 
       (.C(ap_clk),
        .CE(lfilter_2_2_5_fu_960),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [15]),
        .Q(lfilter_2_2_5_fu_96[15]),
        .R(1'b0));
  FDRE \lfilter_2_2_5_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(lfilter_2_2_5_fu_960),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [1]),
        .Q(lfilter_2_2_5_fu_96[1]),
        .R(1'b0));
  FDRE \lfilter_2_2_5_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(lfilter_2_2_5_fu_960),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [2]),
        .Q(lfilter_2_2_5_fu_96[2]),
        .R(1'b0));
  FDRE \lfilter_2_2_5_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(lfilter_2_2_5_fu_960),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [3]),
        .Q(lfilter_2_2_5_fu_96[3]),
        .R(1'b0));
  FDRE \lfilter_2_2_5_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(lfilter_2_2_5_fu_960),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [4]),
        .Q(lfilter_2_2_5_fu_96[4]),
        .R(1'b0));
  FDRE \lfilter_2_2_5_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(lfilter_2_2_5_fu_960),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [5]),
        .Q(lfilter_2_2_5_fu_96[5]),
        .R(1'b0));
  FDRE \lfilter_2_2_5_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(lfilter_2_2_5_fu_960),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [6]),
        .Q(lfilter_2_2_5_fu_96[6]),
        .R(1'b0));
  FDRE \lfilter_2_2_5_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(lfilter_2_2_5_fu_960),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [7]),
        .Q(lfilter_2_2_5_fu_96[7]),
        .R(1'b0));
  FDRE \lfilter_2_2_5_fu_96_reg[8] 
       (.C(ap_clk),
        .CE(lfilter_2_2_5_fu_960),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [8]),
        .Q(lfilter_2_2_5_fu_96[8]),
        .R(1'b0));
  FDRE \lfilter_2_2_5_fu_96_reg[9] 
       (.C(ap_clk),
        .CE(lfilter_2_2_5_fu_960),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [9]),
        .Q(lfilter_2_2_5_fu_96[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1000)) 
    \lfilter_2_2_6_fu_100[15]_i_1 
       (.I0(select_ln818_reg_474_pp0_iter1_reg[0]),
        .I1(select_ln818_reg_474_pp0_iter1_reg[1]),
        .I2(select_ln818_2_reg_484_pp0_iter1_reg[1]),
        .I3(ap_enable_reg_pp0_iter2),
        .O(lfilter_2_2_6_fu_1000));
  FDRE \lfilter_2_2_6_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(lfilter_2_2_6_fu_1000),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [0]),
        .Q(lfilter_2_2_6_fu_100[0]),
        .R(1'b0));
  FDRE \lfilter_2_2_6_fu_100_reg[10] 
       (.C(ap_clk),
        .CE(lfilter_2_2_6_fu_1000),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [10]),
        .Q(lfilter_2_2_6_fu_100[10]),
        .R(1'b0));
  FDRE \lfilter_2_2_6_fu_100_reg[11] 
       (.C(ap_clk),
        .CE(lfilter_2_2_6_fu_1000),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [11]),
        .Q(lfilter_2_2_6_fu_100[11]),
        .R(1'b0));
  FDRE \lfilter_2_2_6_fu_100_reg[12] 
       (.C(ap_clk),
        .CE(lfilter_2_2_6_fu_1000),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [12]),
        .Q(lfilter_2_2_6_fu_100[12]),
        .R(1'b0));
  FDRE \lfilter_2_2_6_fu_100_reg[13] 
       (.C(ap_clk),
        .CE(lfilter_2_2_6_fu_1000),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [13]),
        .Q(lfilter_2_2_6_fu_100[13]),
        .R(1'b0));
  FDRE \lfilter_2_2_6_fu_100_reg[14] 
       (.C(ap_clk),
        .CE(lfilter_2_2_6_fu_1000),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [14]),
        .Q(lfilter_2_2_6_fu_100[14]),
        .R(1'b0));
  FDRE \lfilter_2_2_6_fu_100_reg[15] 
       (.C(ap_clk),
        .CE(lfilter_2_2_6_fu_1000),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [15]),
        .Q(lfilter_2_2_6_fu_100[15]),
        .R(1'b0));
  FDRE \lfilter_2_2_6_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(lfilter_2_2_6_fu_1000),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [1]),
        .Q(lfilter_2_2_6_fu_100[1]),
        .R(1'b0));
  FDRE \lfilter_2_2_6_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(lfilter_2_2_6_fu_1000),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [2]),
        .Q(lfilter_2_2_6_fu_100[2]),
        .R(1'b0));
  FDRE \lfilter_2_2_6_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(lfilter_2_2_6_fu_1000),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [3]),
        .Q(lfilter_2_2_6_fu_100[3]),
        .R(1'b0));
  FDRE \lfilter_2_2_6_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(lfilter_2_2_6_fu_1000),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [4]),
        .Q(lfilter_2_2_6_fu_100[4]),
        .R(1'b0));
  FDRE \lfilter_2_2_6_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(lfilter_2_2_6_fu_1000),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [5]),
        .Q(lfilter_2_2_6_fu_100[5]),
        .R(1'b0));
  FDRE \lfilter_2_2_6_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(lfilter_2_2_6_fu_1000),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [6]),
        .Q(lfilter_2_2_6_fu_100[6]),
        .R(1'b0));
  FDRE \lfilter_2_2_6_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(lfilter_2_2_6_fu_1000),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [7]),
        .Q(lfilter_2_2_6_fu_100[7]),
        .R(1'b0));
  FDRE \lfilter_2_2_6_fu_100_reg[8] 
       (.C(ap_clk),
        .CE(lfilter_2_2_6_fu_1000),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [8]),
        .Q(lfilter_2_2_6_fu_100[8]),
        .R(1'b0));
  FDRE \lfilter_2_2_6_fu_100_reg[9] 
       (.C(ap_clk),
        .CE(lfilter_2_2_6_fu_1000),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [9]),
        .Q(lfilter_2_2_6_fu_100[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2000)) 
    \lfilter_2_2_7_fu_104[15]_i_1 
       (.I0(select_ln818_reg_474_pp0_iter1_reg[0]),
        .I1(select_ln818_reg_474_pp0_iter1_reg[1]),
        .I2(select_ln818_2_reg_484_pp0_iter1_reg[1]),
        .I3(ap_enable_reg_pp0_iter2),
        .O(lfilter_2_2_7_fu_1040));
  FDRE \lfilter_2_2_7_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(lfilter_2_2_7_fu_1040),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [0]),
        .Q(lfilter_2_2_7_fu_104[0]),
        .R(1'b0));
  FDRE \lfilter_2_2_7_fu_104_reg[10] 
       (.C(ap_clk),
        .CE(lfilter_2_2_7_fu_1040),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [10]),
        .Q(lfilter_2_2_7_fu_104[10]),
        .R(1'b0));
  FDRE \lfilter_2_2_7_fu_104_reg[11] 
       (.C(ap_clk),
        .CE(lfilter_2_2_7_fu_1040),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [11]),
        .Q(lfilter_2_2_7_fu_104[11]),
        .R(1'b0));
  FDRE \lfilter_2_2_7_fu_104_reg[12] 
       (.C(ap_clk),
        .CE(lfilter_2_2_7_fu_1040),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [12]),
        .Q(lfilter_2_2_7_fu_104[12]),
        .R(1'b0));
  FDRE \lfilter_2_2_7_fu_104_reg[13] 
       (.C(ap_clk),
        .CE(lfilter_2_2_7_fu_1040),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [13]),
        .Q(lfilter_2_2_7_fu_104[13]),
        .R(1'b0));
  FDRE \lfilter_2_2_7_fu_104_reg[14] 
       (.C(ap_clk),
        .CE(lfilter_2_2_7_fu_1040),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [14]),
        .Q(lfilter_2_2_7_fu_104[14]),
        .R(1'b0));
  FDRE \lfilter_2_2_7_fu_104_reg[15] 
       (.C(ap_clk),
        .CE(lfilter_2_2_7_fu_1040),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [15]),
        .Q(lfilter_2_2_7_fu_104[15]),
        .R(1'b0));
  FDRE \lfilter_2_2_7_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(lfilter_2_2_7_fu_1040),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [1]),
        .Q(lfilter_2_2_7_fu_104[1]),
        .R(1'b0));
  FDRE \lfilter_2_2_7_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(lfilter_2_2_7_fu_1040),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [2]),
        .Q(lfilter_2_2_7_fu_104[2]),
        .R(1'b0));
  FDRE \lfilter_2_2_7_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(lfilter_2_2_7_fu_1040),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [3]),
        .Q(lfilter_2_2_7_fu_104[3]),
        .R(1'b0));
  FDRE \lfilter_2_2_7_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(lfilter_2_2_7_fu_1040),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [4]),
        .Q(lfilter_2_2_7_fu_104[4]),
        .R(1'b0));
  FDRE \lfilter_2_2_7_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(lfilter_2_2_7_fu_1040),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [5]),
        .Q(lfilter_2_2_7_fu_104[5]),
        .R(1'b0));
  FDRE \lfilter_2_2_7_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(lfilter_2_2_7_fu_1040),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [6]),
        .Q(lfilter_2_2_7_fu_104[6]),
        .R(1'b0));
  FDRE \lfilter_2_2_7_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(lfilter_2_2_7_fu_1040),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [7]),
        .Q(lfilter_2_2_7_fu_104[7]),
        .R(1'b0));
  FDRE \lfilter_2_2_7_fu_104_reg[8] 
       (.C(ap_clk),
        .CE(lfilter_2_2_7_fu_1040),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [8]),
        .Q(lfilter_2_2_7_fu_104[8]),
        .R(1'b0));
  FDRE \lfilter_2_2_7_fu_104_reg[9] 
       (.C(ap_clk),
        .CE(lfilter_2_2_7_fu_1040),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [9]),
        .Q(lfilter_2_2_7_fu_104[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \lfilter_2_2_8_fu_108[15]_i_1 
       (.I0(select_ln818_reg_474_pp0_iter1_reg[1]),
        .I1(select_ln818_2_reg_484_pp0_iter1_reg[1]),
        .I2(ap_enable_reg_pp0_iter2),
        .O(lfilter_2_2_8_fu_1080));
  FDRE \lfilter_2_2_8_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(lfilter_2_2_8_fu_1080),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [0]),
        .Q(lfilter_2_2_8_fu_108[0]),
        .R(1'b0));
  FDRE \lfilter_2_2_8_fu_108_reg[10] 
       (.C(ap_clk),
        .CE(lfilter_2_2_8_fu_1080),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [10]),
        .Q(lfilter_2_2_8_fu_108[10]),
        .R(1'b0));
  FDRE \lfilter_2_2_8_fu_108_reg[11] 
       (.C(ap_clk),
        .CE(lfilter_2_2_8_fu_1080),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [11]),
        .Q(lfilter_2_2_8_fu_108[11]),
        .R(1'b0));
  FDRE \lfilter_2_2_8_fu_108_reg[12] 
       (.C(ap_clk),
        .CE(lfilter_2_2_8_fu_1080),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [12]),
        .Q(lfilter_2_2_8_fu_108[12]),
        .R(1'b0));
  FDRE \lfilter_2_2_8_fu_108_reg[13] 
       (.C(ap_clk),
        .CE(lfilter_2_2_8_fu_1080),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [13]),
        .Q(lfilter_2_2_8_fu_108[13]),
        .R(1'b0));
  FDRE \lfilter_2_2_8_fu_108_reg[14] 
       (.C(ap_clk),
        .CE(lfilter_2_2_8_fu_1080),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [14]),
        .Q(lfilter_2_2_8_fu_108[14]),
        .R(1'b0));
  FDRE \lfilter_2_2_8_fu_108_reg[15] 
       (.C(ap_clk),
        .CE(lfilter_2_2_8_fu_1080),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [15]),
        .Q(lfilter_2_2_8_fu_108[15]),
        .R(1'b0));
  FDRE \lfilter_2_2_8_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(lfilter_2_2_8_fu_1080),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [1]),
        .Q(lfilter_2_2_8_fu_108[1]),
        .R(1'b0));
  FDRE \lfilter_2_2_8_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(lfilter_2_2_8_fu_1080),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [2]),
        .Q(lfilter_2_2_8_fu_108[2]),
        .R(1'b0));
  FDRE \lfilter_2_2_8_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(lfilter_2_2_8_fu_1080),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [3]),
        .Q(lfilter_2_2_8_fu_108[3]),
        .R(1'b0));
  FDRE \lfilter_2_2_8_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(lfilter_2_2_8_fu_1080),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [4]),
        .Q(lfilter_2_2_8_fu_108[4]),
        .R(1'b0));
  FDRE \lfilter_2_2_8_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(lfilter_2_2_8_fu_1080),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [5]),
        .Q(lfilter_2_2_8_fu_108[5]),
        .R(1'b0));
  FDRE \lfilter_2_2_8_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(lfilter_2_2_8_fu_1080),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [6]),
        .Q(lfilter_2_2_8_fu_108[6]),
        .R(1'b0));
  FDRE \lfilter_2_2_8_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(lfilter_2_2_8_fu_1080),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [7]),
        .Q(lfilter_2_2_8_fu_108[7]),
        .R(1'b0));
  FDRE \lfilter_2_2_8_fu_108_reg[8] 
       (.C(ap_clk),
        .CE(lfilter_2_2_8_fu_1080),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [8]),
        .Q(lfilter_2_2_8_fu_108[8]),
        .R(1'b0));
  FDRE \lfilter_2_2_8_fu_108_reg[9] 
       (.C(ap_clk),
        .CE(lfilter_2_2_8_fu_1080),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [9]),
        .Q(lfilter_2_2_8_fu_108[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000002)) 
    \lfilter_2_2_fu_76[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(select_ln818_2_reg_484_pp0_iter1_reg[1]),
        .I2(select_ln818_2_reg_484_pp0_iter1_reg[0]),
        .I3(select_ln818_reg_474_pp0_iter1_reg[1]),
        .I4(select_ln818_reg_474_pp0_iter1_reg[0]),
        .O(lfilter_2_2_fu_760));
  FDRE \lfilter_2_2_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(lfilter_2_2_fu_760),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [0]),
        .Q(lfilter_2_2_fu_76[0]),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[10] 
       (.C(ap_clk),
        .CE(lfilter_2_2_fu_760),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [10]),
        .Q(lfilter_2_2_fu_76[10]),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[11] 
       (.C(ap_clk),
        .CE(lfilter_2_2_fu_760),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [11]),
        .Q(lfilter_2_2_fu_76[11]),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[12] 
       (.C(ap_clk),
        .CE(lfilter_2_2_fu_760),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [12]),
        .Q(lfilter_2_2_fu_76[12]),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[13] 
       (.C(ap_clk),
        .CE(lfilter_2_2_fu_760),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [13]),
        .Q(lfilter_2_2_fu_76[13]),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[14] 
       (.C(ap_clk),
        .CE(lfilter_2_2_fu_760),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [14]),
        .Q(lfilter_2_2_fu_76[14]),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[15] 
       (.C(ap_clk),
        .CE(lfilter_2_2_fu_760),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [15]),
        .Q(lfilter_2_2_fu_76[15]),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(lfilter_2_2_fu_760),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [1]),
        .Q(lfilter_2_2_fu_76[1]),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(lfilter_2_2_fu_760),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [2]),
        .Q(lfilter_2_2_fu_76[2]),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(lfilter_2_2_fu_760),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [3]),
        .Q(lfilter_2_2_fu_76[3]),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(lfilter_2_2_fu_760),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [4]),
        .Q(lfilter_2_2_fu_76[4]),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(lfilter_2_2_fu_760),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [5]),
        .Q(lfilter_2_2_fu_76[5]),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(lfilter_2_2_fu_760),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [6]),
        .Q(lfilter_2_2_fu_76[6]),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(lfilter_2_2_fu_760),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [7]),
        .Q(lfilter_2_2_fu_76[7]),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[8] 
       (.C(ap_clk),
        .CE(lfilter_2_2_fu_760),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [8]),
        .Q(lfilter_2_2_fu_76[8]),
        .R(1'b0));
  FDRE \lfilter_2_2_fu_76_reg[9] 
       (.C(ap_clk),
        .CE(lfilter_2_2_fu_760),
        .D(\lfilter_2_2_7_fu_104_reg[15]_0 [9]),
        .Q(lfilter_2_2_fu_76[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h4575)) 
    \mul_i_mid1_reg_479[0]_i_1 
       (.I0(\i_reg_154_reg_n_4_[0] ),
        .I1(icmp_ln818_reg_465),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(select_ln818_2_reg_484[0]),
        .O(p_0_in__0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h04F7)) 
    \mul_i_mid1_reg_479[1]_i_1 
       (.I0(select_ln818_2_reg_484[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln818_reg_465),
        .I3(\i_reg_154_reg_n_4_[1] ),
        .O(mul_i_mid1_fu_258_p20_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h0020AA2A)) 
    \mul_i_mid1_reg_479[2]_i_1 
       (.I0(i_cast_i_fu_202_p1),
        .I1(select_ln818_2_reg_484[1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln818_reg_465),
        .I4(\i_reg_154_reg_n_4_[1] ),
        .O(mul_i_mid1_fu_258_p20_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \mul_i_mid1_reg_479[3]_i_1 
       (.I0(select_ln818_2_reg_484[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln818_reg_465),
        .I3(\i_reg_154_reg_n_4_[1] ),
        .I4(i_cast_i_fu_202_p1),
        .O(mul_i_mid1_fu_258_p20_out[3]));
  FDRE \mul_i_mid1_reg_479_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln819_reg_4690),
        .D(p_0_in__0),
        .Q(mul_i_mid1_reg_479[0]),
        .R(1'b0));
  FDRE \mul_i_mid1_reg_479_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln819_reg_4690),
        .D(mul_i_mid1_fu_258_p20_out[1]),
        .Q(mul_i_mid1_reg_479[1]),
        .R(1'b0));
  FDRE \mul_i_mid1_reg_479_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln819_reg_4690),
        .D(mul_i_mid1_fu_258_p20_out[2]),
        .Q(mul_i_mid1_reg_479[2]),
        .R(1'b0));
  FDRE \mul_i_mid1_reg_479_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln819_reg_4690),
        .D(mul_i_mid1_fu_258_p20_out[3]),
        .Q(mul_i_mid1_reg_479[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \mul_i_reg_460[0]_i_1 
       (.I0(select_ln818_2_reg_484[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln818_reg_465),
        .I4(\i_reg_154_reg_n_4_[0] ),
        .O(i_cast_i_fu_202_p1));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \mul_i_reg_460[1]_i_1 
       (.I0(\i_reg_154_reg_n_4_[1] ),
        .I1(icmp_ln818_reg_465),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(select_ln818_2_reg_484[1]),
        .I4(i_cast_i_fu_202_p1),
        .O(mul_i_fu_214_p21_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \mul_i_reg_460[2]_i_1 
       (.I0(\i_reg_154_reg_n_4_[1] ),
        .I1(icmp_ln818_reg_465),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(select_ln818_2_reg_484[1]),
        .I4(i_cast_i_fu_202_p1),
        .O(mul_i_fu_214_p21_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h8A888088)) 
    \mul_i_reg_460[3]_i_1 
       (.I0(i_cast_i_fu_202_p1),
        .I1(\i_reg_154_reg_n_4_[1] ),
        .I2(icmp_ln818_reg_465),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(select_ln818_2_reg_484[1]),
        .O(mul_i_fu_214_p21_out[3]));
  FDRE \mul_i_reg_460_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(i_cast_i_fu_202_p1),
        .Q(mul_i_reg_460[0]),
        .R(1'b0));
  FDRE \mul_i_reg_460_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_i_fu_214_p21_out[1]),
        .Q(mul_i_reg_460[1]),
        .R(1'b0));
  FDRE \mul_i_reg_460_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_i_fu_214_p21_out[2]),
        .Q(mul_i_reg_460[2]),
        .R(1'b0));
  FDRE \mul_i_reg_460_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_i_fu_214_p21_out[3]),
        .Q(mul_i_reg_460[3]),
        .R(1'b0));
  FDRE \p_shift_read_reg_440_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(out[0]),
        .Q(p_shift_read_reg_440[0]),
        .R(1'b0));
  FDRE \p_shift_read_reg_440_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(out[1]),
        .Q(p_shift_read_reg_440[1]),
        .R(1'b0));
  FDRE \p_shift_read_reg_440_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(out[2]),
        .Q(p_shift_read_reg_440[2]),
        .R(1'b0));
  FDRE \p_shift_read_reg_440_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(out[3]),
        .Q(p_shift_read_reg_440[3]),
        .R(1'b0));
  FDRE \p_shift_read_reg_440_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(out[4]),
        .Q(p_shift_read_reg_440[4]),
        .R(1'b0));
  FDRE \p_shift_read_reg_440_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(out[5]),
        .Q(p_shift_read_reg_440[5]),
        .R(1'b0));
  FDRE \p_shift_read_reg_440_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(out[6]),
        .Q(p_shift_read_reg_440[6]),
        .R(1'b0));
  FDRE \p_shift_read_reg_440_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(out[7]),
        .Q(p_shift_read_reg_440[7]),
        .R(1'b0));
  FDRE \p_src_mat_cols_read_reg_445_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_mat_cols_read_reg_445_reg[15]_0 [0]),
        .Q(p_src_mat_cols_read_reg_445[0]),
        .R(1'b0));
  FDRE \p_src_mat_cols_read_reg_445_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_mat_cols_read_reg_445_reg[15]_0 [10]),
        .Q(p_src_mat_cols_read_reg_445[10]),
        .R(1'b0));
  FDRE \p_src_mat_cols_read_reg_445_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_mat_cols_read_reg_445_reg[15]_0 [11]),
        .Q(p_src_mat_cols_read_reg_445[11]),
        .R(1'b0));
  FDRE \p_src_mat_cols_read_reg_445_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_mat_cols_read_reg_445_reg[15]_0 [12]),
        .Q(p_src_mat_cols_read_reg_445[12]),
        .R(1'b0));
  FDRE \p_src_mat_cols_read_reg_445_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_mat_cols_read_reg_445_reg[15]_0 [13]),
        .Q(p_src_mat_cols_read_reg_445[13]),
        .R(1'b0));
  FDRE \p_src_mat_cols_read_reg_445_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_mat_cols_read_reg_445_reg[15]_0 [14]),
        .Q(p_src_mat_cols_read_reg_445[14]),
        .R(1'b0));
  FDRE \p_src_mat_cols_read_reg_445_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_mat_cols_read_reg_445_reg[15]_0 [15]),
        .Q(p_src_mat_cols_read_reg_445[15]),
        .R(1'b0));
  FDRE \p_src_mat_cols_read_reg_445_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_mat_cols_read_reg_445_reg[15]_0 [1]),
        .Q(p_src_mat_cols_read_reg_445[1]),
        .R(1'b0));
  FDRE \p_src_mat_cols_read_reg_445_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_mat_cols_read_reg_445_reg[15]_0 [2]),
        .Q(p_src_mat_cols_read_reg_445[2]),
        .R(1'b0));
  FDRE \p_src_mat_cols_read_reg_445_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_mat_cols_read_reg_445_reg[15]_0 [3]),
        .Q(p_src_mat_cols_read_reg_445[3]),
        .R(1'b0));
  FDRE \p_src_mat_cols_read_reg_445_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_mat_cols_read_reg_445_reg[15]_0 [4]),
        .Q(p_src_mat_cols_read_reg_445[4]),
        .R(1'b0));
  FDRE \p_src_mat_cols_read_reg_445_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_mat_cols_read_reg_445_reg[15]_0 [5]),
        .Q(p_src_mat_cols_read_reg_445[5]),
        .R(1'b0));
  FDRE \p_src_mat_cols_read_reg_445_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_mat_cols_read_reg_445_reg[15]_0 [6]),
        .Q(p_src_mat_cols_read_reg_445[6]),
        .R(1'b0));
  FDRE \p_src_mat_cols_read_reg_445_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_mat_cols_read_reg_445_reg[15]_0 [7]),
        .Q(p_src_mat_cols_read_reg_445[7]),
        .R(1'b0));
  FDRE \p_src_mat_cols_read_reg_445_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_mat_cols_read_reg_445_reg[15]_0 [8]),
        .Q(p_src_mat_cols_read_reg_445[8]),
        .R(1'b0));
  FDRE \p_src_mat_cols_read_reg_445_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_mat_cols_read_reg_445_reg[15]_0 [9]),
        .Q(p_src_mat_cols_read_reg_445[9]),
        .R(1'b0));
  FDRE \p_src_mat_rows_read_reg_450_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_mat_rows_read_reg_450_reg[15]_0 [0]),
        .Q(p_src_mat_rows_read_reg_450[0]),
        .R(1'b0));
  FDRE \p_src_mat_rows_read_reg_450_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_mat_rows_read_reg_450_reg[15]_0 [10]),
        .Q(p_src_mat_rows_read_reg_450[10]),
        .R(1'b0));
  FDRE \p_src_mat_rows_read_reg_450_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_mat_rows_read_reg_450_reg[15]_0 [11]),
        .Q(p_src_mat_rows_read_reg_450[11]),
        .R(1'b0));
  FDRE \p_src_mat_rows_read_reg_450_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_mat_rows_read_reg_450_reg[15]_0 [12]),
        .Q(p_src_mat_rows_read_reg_450[12]),
        .R(1'b0));
  FDRE \p_src_mat_rows_read_reg_450_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_mat_rows_read_reg_450_reg[15]_0 [13]),
        .Q(p_src_mat_rows_read_reg_450[13]),
        .R(1'b0));
  FDRE \p_src_mat_rows_read_reg_450_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_mat_rows_read_reg_450_reg[15]_0 [14]),
        .Q(p_src_mat_rows_read_reg_450[14]),
        .R(1'b0));
  FDRE \p_src_mat_rows_read_reg_450_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_mat_rows_read_reg_450_reg[15]_0 [15]),
        .Q(p_src_mat_rows_read_reg_450[15]),
        .R(1'b0));
  FDRE \p_src_mat_rows_read_reg_450_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_mat_rows_read_reg_450_reg[15]_0 [1]),
        .Q(p_src_mat_rows_read_reg_450[1]),
        .R(1'b0));
  FDRE \p_src_mat_rows_read_reg_450_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_mat_rows_read_reg_450_reg[15]_0 [2]),
        .Q(p_src_mat_rows_read_reg_450[2]),
        .R(1'b0));
  FDRE \p_src_mat_rows_read_reg_450_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_mat_rows_read_reg_450_reg[15]_0 [3]),
        .Q(p_src_mat_rows_read_reg_450[3]),
        .R(1'b0));
  FDRE \p_src_mat_rows_read_reg_450_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_mat_rows_read_reg_450_reg[15]_0 [4]),
        .Q(p_src_mat_rows_read_reg_450[4]),
        .R(1'b0));
  FDRE \p_src_mat_rows_read_reg_450_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_mat_rows_read_reg_450_reg[15]_0 [5]),
        .Q(p_src_mat_rows_read_reg_450[5]),
        .R(1'b0));
  FDRE \p_src_mat_rows_read_reg_450_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_mat_rows_read_reg_450_reg[15]_0 [6]),
        .Q(p_src_mat_rows_read_reg_450[6]),
        .R(1'b0));
  FDRE \p_src_mat_rows_read_reg_450_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_mat_rows_read_reg_450_reg[15]_0 [7]),
        .Q(p_src_mat_rows_read_reg_450[7]),
        .R(1'b0));
  FDRE \p_src_mat_rows_read_reg_450_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_mat_rows_read_reg_450_reg[15]_0 [8]),
        .Q(p_src_mat_rows_read_reg_450[8]),
        .R(1'b0));
  FDRE \p_src_mat_rows_read_reg_450_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\p_src_mat_rows_read_reg_450_reg[15]_0 [9]),
        .Q(p_src_mat_rows_read_reg_450[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h78FF7800)) 
    \select_ln818_2_reg_484[0]_i_1 
       (.I0(j_reg_165[1]),
        .I1(j_reg_165[0]),
        .I2(i_cast_i_fu_202_p1),
        .I3(indvar_flatten_reg_1430),
        .I4(select_ln818_2_reg_484[0]),
        .O(\select_ln818_2_reg_484[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h7F80FFFF7F800000)) 
    \select_ln818_2_reg_484[1]_i_1 
       (.I0(i_cast_i_fu_202_p1),
        .I1(j_reg_165[0]),
        .I2(j_reg_165[1]),
        .I3(i_cast_i_fu_202_p1__0),
        .I4(indvar_flatten_reg_1430),
        .I5(select_ln818_2_reg_484[1]),
        .O(\select_ln818_2_reg_484[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \select_ln818_2_reg_484[1]_i_2 
       (.I0(select_ln818_2_reg_484[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln818_reg_465),
        .I4(\i_reg_154_reg_n_4_[1] ),
        .O(i_cast_i_fu_202_p1__0));
  FDRE \select_ln818_2_reg_484_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln818_2_reg_484[0]),
        .Q(select_ln818_2_reg_484_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \select_ln818_2_reg_484_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln818_2_reg_484[1]),
        .Q(select_ln818_2_reg_484_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \select_ln818_2_reg_484_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln818_2_reg_484[0]_i_1_n_4 ),
        .Q(select_ln818_2_reg_484[0]),
        .R(1'b0));
  FDRE \select_ln818_2_reg_484_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln818_2_reg_484[1]_i_1_n_4 ),
        .Q(select_ln818_2_reg_484[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln818_reg_474[0]_i_1 
       (.I0(j_reg_165[0]),
        .I1(j_reg_165[1]),
        .O(select_ln818_fu_232_p3[0]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \select_ln818_reg_474[1]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(indvar_flatten_reg_143_reg[3]),
        .I2(indvar_flatten_reg_143_reg[2]),
        .I3(indvar_flatten_reg_143_reg[0]),
        .I4(indvar_flatten_reg_143_reg[1]),
        .O(icmp_ln819_reg_4690));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln818_reg_474[1]_i_2 
       (.I0(j_reg_165[1]),
        .I1(j_reg_165[0]),
        .O(select_ln818_fu_232_p3[1]));
  FDRE \select_ln818_reg_474_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln818_reg_474[0]),
        .Q(select_ln818_reg_474_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \select_ln818_reg_474_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln818_reg_474[1]),
        .Q(select_ln818_reg_474_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \select_ln818_reg_474_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln819_reg_4690),
        .D(select_ln818_fu_232_p3[0]),
        .Q(select_ln818_reg_474[0]),
        .R(1'b0));
  FDRE \select_ln818_reg_474_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln819_reg_4690),
        .D(select_ln818_fu_232_p3[1]),
        .Q(select_ln818_reg_474[1]),
        .R(1'b0));
  FDRE \trunc_ln811_reg_526_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_mat_cols_read_reg_445[0]),
        .Q(trunc_ln811_reg_526[0]),
        .R(1'b0));
  FDRE \trunc_ln811_reg_526_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_mat_cols_read_reg_445[10]),
        .Q(trunc_ln811_reg_526[10]),
        .R(1'b0));
  FDRE \trunc_ln811_reg_526_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_mat_cols_read_reg_445[11]),
        .Q(trunc_ln811_reg_526[11]),
        .R(1'b0));
  FDRE \trunc_ln811_reg_526_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_mat_cols_read_reg_445[12]),
        .Q(trunc_ln811_reg_526[12]),
        .R(1'b0));
  FDRE \trunc_ln811_reg_526_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_mat_cols_read_reg_445[13]),
        .Q(trunc_ln811_reg_526[13]),
        .R(1'b0));
  FDRE \trunc_ln811_reg_526_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_mat_cols_read_reg_445[14]),
        .Q(trunc_ln811_reg_526[14]),
        .R(1'b0));
  FDRE \trunc_ln811_reg_526_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_mat_cols_read_reg_445[15]),
        .Q(trunc_ln811_reg_526[15]),
        .R(1'b0));
  FDRE \trunc_ln811_reg_526_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_mat_cols_read_reg_445[1]),
        .Q(trunc_ln811_reg_526[1]),
        .R(1'b0));
  FDRE \trunc_ln811_reg_526_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_mat_cols_read_reg_445[2]),
        .Q(trunc_ln811_reg_526[2]),
        .R(1'b0));
  FDRE \trunc_ln811_reg_526_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_mat_cols_read_reg_445[3]),
        .Q(trunc_ln811_reg_526[3]),
        .R(1'b0));
  FDRE \trunc_ln811_reg_526_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_mat_cols_read_reg_445[4]),
        .Q(trunc_ln811_reg_526[4]),
        .R(1'b0));
  FDRE \trunc_ln811_reg_526_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_mat_cols_read_reg_445[5]),
        .Q(trunc_ln811_reg_526[5]),
        .R(1'b0));
  FDRE \trunc_ln811_reg_526_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_mat_cols_read_reg_445[6]),
        .Q(trunc_ln811_reg_526[6]),
        .R(1'b0));
  FDRE \trunc_ln811_reg_526_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_mat_cols_read_reg_445[7]),
        .Q(trunc_ln811_reg_526[7]),
        .R(1'b0));
  FDRE \trunc_ln811_reg_526_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_mat_cols_read_reg_445[8]),
        .Q(trunc_ln811_reg_526[8]),
        .R(1'b0));
  FDRE \trunc_ln811_reg_526_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_mat_cols_read_reg_445[9]),
        .Q(trunc_ln811_reg_526[9]),
        .R(1'b0));
  FDRE \trunc_ln812_reg_531_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_mat_rows_read_reg_450[0]),
        .Q(trunc_ln812_reg_531[0]),
        .R(1'b0));
  FDRE \trunc_ln812_reg_531_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_mat_rows_read_reg_450[10]),
        .Q(trunc_ln812_reg_531[10]),
        .R(1'b0));
  FDRE \trunc_ln812_reg_531_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_mat_rows_read_reg_450[11]),
        .Q(trunc_ln812_reg_531[11]),
        .R(1'b0));
  FDRE \trunc_ln812_reg_531_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_mat_rows_read_reg_450[12]),
        .Q(trunc_ln812_reg_531[12]),
        .R(1'b0));
  FDRE \trunc_ln812_reg_531_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_mat_rows_read_reg_450[13]),
        .Q(trunc_ln812_reg_531[13]),
        .R(1'b0));
  FDRE \trunc_ln812_reg_531_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_mat_rows_read_reg_450[14]),
        .Q(trunc_ln812_reg_531[14]),
        .R(1'b0));
  FDRE \trunc_ln812_reg_531_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_mat_rows_read_reg_450[15]),
        .Q(trunc_ln812_reg_531[15]),
        .R(1'b0));
  FDRE \trunc_ln812_reg_531_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_mat_rows_read_reg_450[1]),
        .Q(trunc_ln812_reg_531[1]),
        .R(1'b0));
  FDRE \trunc_ln812_reg_531_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_mat_rows_read_reg_450[2]),
        .Q(trunc_ln812_reg_531[2]),
        .R(1'b0));
  FDRE \trunc_ln812_reg_531_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_mat_rows_read_reg_450[3]),
        .Q(trunc_ln812_reg_531[3]),
        .R(1'b0));
  FDRE \trunc_ln812_reg_531_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_mat_rows_read_reg_450[4]),
        .Q(trunc_ln812_reg_531[4]),
        .R(1'b0));
  FDRE \trunc_ln812_reg_531_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_mat_rows_read_reg_450[5]),
        .Q(trunc_ln812_reg_531[5]),
        .R(1'b0));
  FDRE \trunc_ln812_reg_531_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_mat_rows_read_reg_450[6]),
        .Q(trunc_ln812_reg_531[6]),
        .R(1'b0));
  FDRE \trunc_ln812_reg_531_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_mat_rows_read_reg_450[7]),
        .Q(trunc_ln812_reg_531[7]),
        .R(1'b0));
  FDRE \trunc_ln812_reg_531_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_mat_rows_read_reg_450[8]),
        .Q(trunc_ln812_reg_531[8]),
        .R(1'b0));
  FDRE \trunc_ln812_reg_531_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(p_src_mat_rows_read_reg_450[9]),
        .Q(trunc_ln812_reg_531[9]),
        .R(1'b0));
endmodule

module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0
   (D,
    p_reg_reg,
    ap_clk,
    Q,
    p_reg_reg_0,
    P);
  output [24:0]D;
  input p_reg_reg;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg_0;
  input [23:0]P;

  wire [24:0]D;
  wire [23:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire p_reg_reg;
  wire [7:0]p_reg_reg_0;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_58 filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_15
   (D,
    p_reg_reg,
    ap_clk,
    Q,
    p_reg_reg_0,
    P);
  output [24:0]D;
  input p_reg_reg;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg_0;
  input [23:0]P;

  wire [24:0]D;
  wire [23:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire p_reg_reg;
  wire [7:0]p_reg_reg_0;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_57 filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_16
   (P,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    Q,
    p_reg_reg_1,
    p_reg_reg_2);
  output [24:0]P;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg_1;
  input [23:0]p_reg_reg_2;

  wire [24:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [23:0]p_reg_reg_2;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_56 filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U
       (.P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_17
   (D,
    p_reg_reg,
    ap_clk,
    Q,
    p_reg_reg_0,
    P);
  output [24:0]D;
  input p_reg_reg;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg_0;
  input [23:0]P;

  wire [24:0]D;
  wire [23:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire p_reg_reg;
  wire [7:0]p_reg_reg_0;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_55 filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_18
   (D,
    p_reg_reg,
    ap_clk,
    Q,
    p_reg_reg_0,
    P);
  output [24:0]D;
  input p_reg_reg;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg_0;
  input [23:0]P;

  wire [24:0]D;
  wire [23:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire p_reg_reg;
  wire [7:0]p_reg_reg_0;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_54 filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_19
   (P,
    p_reg_reg,
    ap_clk,
    Q,
    p_reg_reg_0,
    p_reg_reg_1);
  output [24:0]P;
  input p_reg_reg;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg_0;
  input [23:0]p_reg_reg_1;

  wire [24:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire [23:0]p_reg_reg_1;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_53 filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U
       (.P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_20
   (D,
    p_reg_reg,
    ap_clk,
    Q,
    p_reg_reg_0,
    P);
  output [24:0]D;
  input p_reg_reg;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg_0;
  input [23:0]P;

  wire [24:0]D;
  wire [23:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire p_reg_reg;
  wire [7:0]p_reg_reg_0;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_52 filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_21
   (D,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    Q,
    p_reg_reg_1,
    P);
  output [24:0]D;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg_1;
  input [23:0]P;

  wire [24:0]D;
  wire [23:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_51 filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_22
   (P,
    p_reg_reg,
    ap_clk,
    Q,
    p_reg_reg_0,
    p_reg_reg_1);
  output [24:0]P;
  input p_reg_reg;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg_0;
  input [23:0]p_reg_reg_1;

  wire [24:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire [23:0]p_reg_reg_1;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1 filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_U
       (.P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1
   (P,
    p_reg_reg_0,
    ap_clk,
    Q,
    p_reg_reg_1,
    p_reg_reg_2);
  output [24:0]P;
  input p_reg_reg_0;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg_1;
  input [23:0]p_reg_reg_2;

  wire [24:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [23:0]p_reg_reg_2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_0),
        .CEC(p_reg_reg_0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_51
   (D,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    Q,
    p_reg_reg_2,
    P);
  output [24:0]D;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg_2;
  input [23:0]P;

  wire [24:0]D;
  wire [23:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_1),
        .CEB2(p_reg_reg_1),
        .CEC(p_reg_reg_1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_1),
        .CEP(p_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_52
   (D,
    p_reg_reg_0,
    ap_clk,
    Q,
    p_reg_reg_1,
    P);
  output [24:0]D;
  input p_reg_reg_0;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg_1;
  input [23:0]P;

  wire [24:0]D;
  wire [23:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_0),
        .CEC(p_reg_reg_0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_53
   (P,
    p_reg_reg_0,
    ap_clk,
    Q,
    p_reg_reg_1,
    p_reg_reg_2);
  output [24:0]P;
  input p_reg_reg_0;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg_1;
  input [23:0]p_reg_reg_2;

  wire [24:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [23:0]p_reg_reg_2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_0),
        .CEC(p_reg_reg_0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_54
   (D,
    p_reg_reg_0,
    ap_clk,
    Q,
    p_reg_reg_1,
    P);
  output [24:0]D;
  input p_reg_reg_0;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg_1;
  input [23:0]P;

  wire [24:0]D;
  wire [23:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_0),
        .CEC(p_reg_reg_0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_55
   (D,
    p_reg_reg_0,
    ap_clk,
    Q,
    p_reg_reg_1,
    P);
  output [24:0]D;
  input p_reg_reg_0;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg_1;
  input [23:0]P;

  wire [24:0]D;
  wire [23:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_0),
        .CEC(p_reg_reg_0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_56
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    Q,
    p_reg_reg_2,
    p_reg_reg_3);
  output [24:0]P;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg_2;
  input [23:0]p_reg_reg_3;

  wire [24:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire [23:0]p_reg_reg_3;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_3[23],p_reg_reg_3[23],p_reg_reg_3[23],p_reg_reg_3[23],p_reg_reg_3[23],p_reg_reg_3[23],p_reg_reg_3[23],p_reg_reg_3[23],p_reg_reg_3[23],p_reg_reg_3[23],p_reg_reg_3[23],p_reg_reg_3[23],p_reg_reg_3[23],p_reg_reg_3[23],p_reg_reg_3[23],p_reg_reg_3[23],p_reg_reg_3[23],p_reg_reg_3[23],p_reg_reg_3[23],p_reg_reg_3[23],p_reg_reg_3[23],p_reg_reg_3[23],p_reg_reg_3[23],p_reg_reg_3[23],p_reg_reg_3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_0),
        .CEC(p_reg_reg_0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_57
   (D,
    p_reg_reg_0,
    ap_clk,
    Q,
    p_reg_reg_1,
    P);
  output [24:0]D;
  input p_reg_reg_0;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg_1;
  input [23:0]P;

  wire [24:0]D;
  wire [23:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_0),
        .CEC(p_reg_reg_0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_1_58
   (D,
    p_reg_reg_0,
    ap_clk,
    Q,
    p_reg_reg_1,
    P);
  output [24:0]D;
  input p_reg_reg_0;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg_1;
  input [23:0]P;

  wire [24:0]D;
  wire [23:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P[23],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_0),
        .CEC(p_reg_reg_0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0
   (D,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    Q,
    p_reg_reg_1,
    P);
  output [25:0]D;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg_1;
  input [24:0]P;

  wire [25:0]D;
  wire [24:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_50 filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_23
   (D,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    Q,
    p_reg_reg_1,
    P);
  output [25:0]D;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg_1;
  input [24:0]P;

  wire [25:0]D;
  wire [24:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_49 filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_24
   (D,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    Q,
    p_reg_reg_1,
    P);
  output [25:0]D;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg_1;
  input [24:0]P;

  wire [25:0]D;
  wire [24:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2 filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2
   (D,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    Q,
    p_reg_reg_2,
    P);
  output [25:0]D;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg_2;
  input [24:0]P;

  wire [25:0]D;
  wire [24:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_1),
        .CEP(p_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_49
   (D,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    Q,
    p_reg_reg_2,
    P);
  output [25:0]D;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg_2;
  input [24:0]P;

  wire [25:0]D;
  wire [24:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_1),
        .CEP(p_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_50
   (D,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    Q,
    p_reg_reg_2,
    P);
  output [25:0]D;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg_2;
  input [24:0]P;

  wire [25:0]D;
  wire [24:0]P;
  wire [15:0]Q;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_1),
        .CEB2(p_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_1),
        .CEP(p_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0
   (D,
    S,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    B,
    A,
    C,
    Q,
    p_reg_reg_1);
  output [26:0]D;
  output [0:0]S;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_clk;
  input [15:0]B;
  input [7:0]A;
  input [25:0]C;
  input [0:0]Q;
  input [0:0]p_reg_reg_1;

  wire [7:0]A;
  wire [15:0]B;
  wire [25:0]C;
  wire [26:0]D;
  wire [0:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [0:0]p_reg_reg_1;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_48 filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U
       (.A(A),
        .B(B),
        .C(C),
        .D(D),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_25
   (D,
    S,
    p_reg_reg,
    ap_clk,
    B,
    A,
    C,
    Q,
    p_reg_reg_0);
  output [26:0]D;
  output [0:0]S;
  input p_reg_reg;
  input ap_clk;
  input [15:0]B;
  input [7:0]A;
  input [25:0]C;
  input [0:0]Q;
  input [0:0]p_reg_reg_0;

  wire [7:0]A;
  wire [15:0]B;
  wire [25:0]C;
  wire [26:0]D;
  wire [0:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire p_reg_reg;
  wire [0:0]p_reg_reg_0;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_47 filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U
       (.A(A),
        .B(B),
        .C(C),
        .D(D),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_26
   (D,
    S,
    p_reg_reg,
    ap_clk,
    B,
    A,
    C,
    Q,
    p_reg_reg_0);
  output [26:0]D;
  output [0:0]S;
  input p_reg_reg;
  input ap_clk;
  input [15:0]B;
  input [7:0]A;
  input [25:0]C;
  input [0:0]Q;
  input [0:0]p_reg_reg_0;

  wire [7:0]A;
  wire [15:0]B;
  wire [25:0]C;
  wire [26:0]D;
  wire [0:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire p_reg_reg;
  wire [0:0]p_reg_reg_0;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3 filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_U
       (.A(A),
        .B(B),
        .C(C),
        .D(D),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3
   (D,
    S,
    p_reg_reg_0,
    ap_clk,
    B,
    A,
    C,
    Q,
    p_reg_reg_1);
  output [26:0]D;
  output [0:0]S;
  input p_reg_reg_0;
  input ap_clk;
  input [15:0]B;
  input [7:0]A;
  input [25:0]C;
  input [0:0]Q;
  input [0:0]p_reg_reg_1;

  wire [7:0]A;
  wire [15:0]B;
  wire [25:0]C;
  wire [26:0]D;
  wire [0:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire p_reg_reg_0;
  wire [0:0]p_reg_reg_1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_9__3
       (.I0(Q),
        .I1(p_reg_reg_1),
        .O(S));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_47
   (D,
    S,
    p_reg_reg_0,
    ap_clk,
    B,
    A,
    C,
    Q,
    p_reg_reg_1);
  output [26:0]D;
  output [0:0]S;
  input p_reg_reg_0;
  input ap_clk;
  input [15:0]B;
  input [7:0]A;
  input [25:0]C;
  input [0:0]Q;
  input [0:0]p_reg_reg_1;

  wire [7:0]A;
  wire [15:0]B;
  wire [25:0]C;
  wire [26:0]D;
  wire [0:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire p_reg_reg_0;
  wire [0:0]p_reg_reg_1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_9__1
       (.I0(Q),
        .I1(p_reg_reg_1),
        .O(S));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_3_48
   (D,
    S,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    B,
    A,
    C,
    Q,
    p_reg_reg_2);
  output [26:0]D;
  output [0:0]S;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [15:0]B;
  input [7:0]A;
  input [25:0]C;
  input [0:0]Q;
  input [0:0]p_reg_reg_2;

  wire [7:0]A;
  wire [15:0]B;
  wire [25:0]C;
  wire [26:0]D;
  wire [0:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [0:0]p_reg_reg_2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_9
       (.I0(Q),
        .I1(p_reg_reg_2),
        .O(S));
endmodule

module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0
   (D,
    S,
    p_reg_reg,
    ap_clk,
    B,
    A,
    C,
    Q,
    p_reg_reg_0);
  output [27:0]D;
  output [1:0]S;
  input p_reg_reg;
  input ap_clk;
  input [15:0]B;
  input [7:0]A;
  input [26:0]C;
  input [1:0]Q;
  input [0:0]p_reg_reg_0;

  wire [7:0]A;
  wire [15:0]B;
  wire [26:0]C;
  wire [27:0]D;
  wire [1:0]Q;
  wire [1:0]S;
  wire ap_clk;
  wire p_reg_reg;
  wire [0:0]p_reg_reg_0;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_46 filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U
       (.A(A),
        .B(B),
        .C(C),
        .D(D),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_27
   (D,
    S,
    p_reg_reg,
    ap_clk,
    B,
    A,
    C,
    Q,
    p_reg_reg_0);
  output [27:0]D;
  output [1:0]S;
  input p_reg_reg;
  input ap_clk;
  input [15:0]B;
  input [7:0]A;
  input [26:0]C;
  input [1:0]Q;
  input [0:0]p_reg_reg_0;

  wire [7:0]A;
  wire [15:0]B;
  wire [26:0]C;
  wire [27:0]D;
  wire [1:0]Q;
  wire [1:0]S;
  wire ap_clk;
  wire p_reg_reg;
  wire [0:0]p_reg_reg_0;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_45 filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U
       (.A(A),
        .B(B),
        .C(C),
        .D(D),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_28
   (D,
    S,
    p_reg_reg,
    ap_clk,
    B,
    A,
    C,
    Q,
    p_reg_reg_0);
  output [27:0]D;
  output [1:0]S;
  input p_reg_reg;
  input ap_clk;
  input [15:0]B;
  input [7:0]A;
  input [26:0]C;
  input [1:0]Q;
  input [0:0]p_reg_reg_0;

  wire [7:0]A;
  wire [15:0]B;
  wire [26:0]C;
  wire [27:0]D;
  wire [1:0]Q;
  wire [1:0]S;
  wire ap_clk;
  wire p_reg_reg;
  wire [0:0]p_reg_reg_0;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4 filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_U
       (.A(A),
        .B(B),
        .C(C),
        .D(D),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4
   (D,
    S,
    p_reg_reg_0,
    ap_clk,
    B,
    A,
    C,
    Q,
    p_reg_reg_1);
  output [27:0]D;
  output [1:0]S;
  input p_reg_reg_0;
  input ap_clk;
  input [15:0]B;
  input [7:0]A;
  input [26:0]C;
  input [1:0]Q;
  input [0:0]p_reg_reg_1;

  wire [7:0]A;
  wire [15:0]B;
  wire [26:0]C;
  wire [27:0]D;
  wire [1:0]Q;
  wire [1:0]S;
  wire ap_clk;
  wire p_reg_reg_0;
  wire [0:0]p_reg_reg_1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_10__1
       (.I0(Q[0]),
        .I1(p_reg_reg_1),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_9__4
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(S[1]));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_45
   (D,
    S,
    p_reg_reg_0,
    ap_clk,
    B,
    A,
    C,
    Q,
    p_reg_reg_1);
  output [27:0]D;
  output [1:0]S;
  input p_reg_reg_0;
  input ap_clk;
  input [15:0]B;
  input [7:0]A;
  input [26:0]C;
  input [1:0]Q;
  input [0:0]p_reg_reg_1;

  wire [7:0]A;
  wire [15:0]B;
  wire [26:0]C;
  wire [27:0]D;
  wire [1:0]Q;
  wire [1:0]S;
  wire ap_clk;
  wire p_reg_reg_0;
  wire [0:0]p_reg_reg_1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_10__0
       (.I0(Q[0]),
        .I1(p_reg_reg_1),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_9__2
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(S[1]));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_4_46
   (D,
    S,
    p_reg_reg_0,
    ap_clk,
    B,
    A,
    C,
    Q,
    p_reg_reg_1);
  output [27:0]D;
  output [1:0]S;
  input p_reg_reg_0;
  input ap_clk;
  input [15:0]B;
  input [7:0]A;
  input [26:0]C;
  input [1:0]Q;
  input [0:0]p_reg_reg_1;

  wire [7:0]A;
  wire [15:0]B;
  wire [26:0]C;
  wire [27:0]D;
  wire [1:0]Q;
  wire [1:0]S;
  wire ap_clk;
  wire p_reg_reg_0;
  wire [0:0]p_reg_reg_1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_10
       (.I0(Q[0]),
        .I1(p_reg_reg_1),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_9__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(S[1]));
endmodule

module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0
   (P,
    \ap_CS_fsm_reg[3] ,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    p_reg_reg_1,
    p_reg_reg_2,
    Q,
    p_reg_reg_3,
    and_ln788_reg_1134_pp0_iter16_reg,
    img_out_data_full_n,
    p_reg_reg_4);
  output [23:0]P;
  output \ap_CS_fsm_reg[3] ;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_clk;
  input [7:0]p_reg_reg_1;
  input [15:0]p_reg_reg_2;
  input [0:0]Q;
  input p_reg_reg_3;
  input and_ln788_reg_1134_pp0_iter16_reg;
  input img_out_data_full_n;
  input p_reg_reg_4;

  wire [23:0]P;
  wire [0:0]Q;
  wire and_ln788_reg_1134_pp0_iter16_reg;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire img_out_data_full_n;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [15:0]p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_44 filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U
       (.P(P),
        .Q(Q),
        .and_ln788_reg_1134_pp0_iter16_reg(and_ln788_reg_1134_pp0_iter16_reg),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .img_out_data_full_n(img_out_data_full_n),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mul_mul_16s_8ns_24_4_0" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0_29
   (P,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    p_reg_reg_2,
    p_reg_reg_3);
  output [23:0]P;
  input p_reg_reg;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [7:0]p_reg_reg_2;
  input [15:0]p_reg_reg_3;

  wire [23:0]P;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire [15:0]p_reg_reg_3;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_43 filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U
       (.P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mul_mul_16s_8ns_24_4_0" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0_30
   (p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    p_reg_reg_2,
    p_reg_reg_3);
  output [23:0]p_reg_reg;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [7:0]p_reg_reg_2;
  input [15:0]p_reg_reg_3;

  wire ap_clk;
  wire [23:0]p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire [15:0]p_reg_reg_3;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_42 filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U
       (.ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mul_mul_16s_8ns_24_4_0" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0_31
   (P,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    p_reg_reg_2,
    p_reg_reg_3);
  output [23:0]P;
  input p_reg_reg;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [7:0]p_reg_reg_2;
  input [15:0]p_reg_reg_3;

  wire [23:0]P;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire [15:0]p_reg_reg_3;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_41 filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U
       (.P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mul_mul_16s_8ns_24_4_0" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0_32
   (P,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    p_reg_reg_2,
    p_reg_reg_3);
  output [23:0]P;
  input p_reg_reg;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [7:0]p_reg_reg_2;
  input [15:0]p_reg_reg_3;

  wire [23:0]P;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire [15:0]p_reg_reg_3;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_40 filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U
       (.P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mul_mul_16s_8ns_24_4_0" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0_33
   (p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    p_reg_reg_2,
    p_reg_reg_3);
  output [23:0]p_reg_reg;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [7:0]p_reg_reg_2;
  input [15:0]p_reg_reg_3;

  wire ap_clk;
  wire [23:0]p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire [15:0]p_reg_reg_3;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_39 filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U
       (.ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mul_mul_16s_8ns_24_4_0" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0_34
   (P,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    p_reg_reg_2,
    p_reg_reg_3);
  output [23:0]P;
  input p_reg_reg;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [7:0]p_reg_reg_2;
  input [15:0]p_reg_reg_3;

  wire [23:0]P;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire [15:0]p_reg_reg_3;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_38 filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U
       (.P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mul_mul_16s_8ns_24_4_0" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0_35
   (P,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    p_reg_reg_1,
    p_reg_reg_2);
  output [23:0]P;
  input p_reg_reg;
  input p_reg_reg_0;
  input ap_clk;
  input [7:0]p_reg_reg_1;
  input [15:0]p_reg_reg_2;

  wire [23:0]P;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [15:0]p_reg_reg_2;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_37 filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U
       (.P(P),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mul_mul_16s_8ns_24_4_0" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0_36
   (p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    ap_clk,
    p_reg_reg_3,
    p_reg_reg_4);
  output [23:0]p_reg_reg;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input p_reg_reg_2;
  input ap_clk;
  input [7:0]p_reg_reg_3;
  input [15:0]p_reg_reg_4;

  wire ap_clk;
  wire [23:0]p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire [7:0]p_reg_reg_3;
  wire [15:0]p_reg_reg_4;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0 filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_U
       (.ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4));
endmodule

module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0
   (p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    ap_clk,
    p_reg_reg_4,
    p_reg_reg_5);
  output [23:0]p_reg_reg_0;
  input p_reg_reg_1;
  input p_reg_reg_2;
  input p_reg_reg_3;
  input ap_clk;
  input [7:0]p_reg_reg_4;
  input [15:0]p_reg_reg_5;

  wire ap_clk;
  wire [23:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire [7:0]p_reg_reg_4;
  wire [15:0]p_reg_reg_5;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({p_reg_reg_5[15],p_reg_reg_5[15],p_reg_reg_5[15],p_reg_reg_5[15],p_reg_reg_5[15],p_reg_reg_5[15],p_reg_reg_5[15],p_reg_reg_5[15],p_reg_reg_5[15],p_reg_reg_5[15],p_reg_reg_5[15],p_reg_reg_5[15],p_reg_reg_5[15],p_reg_reg_5[15],p_reg_reg_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_1),
        .CEA2(p_reg_reg_2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_1),
        .CEB2(p_reg_reg_3),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_3),
        .CEP(p_reg_reg_3),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],p_reg_reg_0}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_37
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    p_reg_reg_2,
    p_reg_reg_3);
  output [23:0]P;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [7:0]p_reg_reg_2;
  input [15:0]p_reg_reg_3;

  wire [23:0]P;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire [15:0]p_reg_reg_3;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({p_reg_reg_3[15],p_reg_reg_3[15],p_reg_reg_3[15],p_reg_reg_3[15],p_reg_reg_3[15],p_reg_reg_3[15],p_reg_reg_3[15],p_reg_reg_3[15],p_reg_reg_3[15],p_reg_reg_3[15],p_reg_reg_3[15],p_reg_reg_3[15],p_reg_reg_3[15],p_reg_reg_3[15],p_reg_reg_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_1),
        .CEP(p_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_38
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    ap_clk,
    p_reg_reg_3,
    p_reg_reg_4);
  output [23:0]P;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input p_reg_reg_2;
  input ap_clk;
  input [7:0]p_reg_reg_3;
  input [15:0]p_reg_reg_4;

  wire [23:0]P;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire [7:0]p_reg_reg_3;
  wire [15:0]p_reg_reg_4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_3}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_1),
        .CEP(p_reg_reg_2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_39
   (p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    ap_clk,
    p_reg_reg_3,
    p_reg_reg_4);
  output [23:0]p_reg_reg_0;
  input p_reg_reg_1;
  input p_reg_reg_2;
  input ap_clk;
  input [7:0]p_reg_reg_3;
  input [15:0]p_reg_reg_4;

  wire ap_clk;
  wire [23:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire [7:0]p_reg_reg_3;
  wire [15:0]p_reg_reg_4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_3}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_1),
        .CEA2(p_reg_reg_2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_1),
        .CEB2(p_reg_reg_2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_2),
        .CEP(p_reg_reg_2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],p_reg_reg_0}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_40
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    ap_clk,
    p_reg_reg_3,
    p_reg_reg_4);
  output [23:0]P;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input p_reg_reg_2;
  input ap_clk;
  input [7:0]p_reg_reg_3;
  input [15:0]p_reg_reg_4;

  wire [23:0]P;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire [7:0]p_reg_reg_3;
  wire [15:0]p_reg_reg_4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_3}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_1),
        .CEP(p_reg_reg_2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_41
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    ap_clk,
    p_reg_reg_3,
    p_reg_reg_4);
  output [23:0]P;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input p_reg_reg_2;
  input ap_clk;
  input [7:0]p_reg_reg_3;
  input [15:0]p_reg_reg_4;

  wire [23:0]P;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire [7:0]p_reg_reg_3;
  wire [15:0]p_reg_reg_4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_3}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_2),
        .CEP(p_reg_reg_2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_42
   (p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    ap_clk,
    p_reg_reg_3,
    p_reg_reg_4);
  output [23:0]p_reg_reg_0;
  input p_reg_reg_1;
  input p_reg_reg_2;
  input ap_clk;
  input [7:0]p_reg_reg_3;
  input [15:0]p_reg_reg_4;

  wire ap_clk;
  wire [23:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire [7:0]p_reg_reg_3;
  wire [15:0]p_reg_reg_4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_3}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_1),
        .CEA2(p_reg_reg_2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_1),
        .CEB2(p_reg_reg_2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_2),
        .CEP(p_reg_reg_2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],p_reg_reg_0}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_43
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    ap_clk,
    p_reg_reg_3,
    p_reg_reg_4);
  output [23:0]P;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input p_reg_reg_2;
  input ap_clk;
  input [7:0]p_reg_reg_3;
  input [15:0]p_reg_reg_4;

  wire [23:0]P;
  wire ap_clk;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire [7:0]p_reg_reg_3;
  wire [15:0]p_reg_reg_4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4[15],p_reg_reg_4}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_3}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_reg_reg_0),
        .CEA2(p_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_reg_reg_0),
        .CEB2(p_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_2),
        .CEP(p_reg_reg_2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0_DSP48_0_44
   (P,
    \ap_CS_fsm_reg[3] ,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    p_reg_reg_2,
    p_reg_reg_3,
    Q,
    p_reg_reg_4,
    and_ln788_reg_1134_pp0_iter16_reg,
    img_out_data_full_n,
    p_reg_reg_5);
  output [23:0]P;
  output \ap_CS_fsm_reg[3] ;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input ap_clk;
  input [7:0]p_reg_reg_2;
  input [15:0]p_reg_reg_3;
  input [0:0]Q;
  input p_reg_reg_4;
  input and_ln788_reg_1134_pp0_iter16_reg;
  input img_out_data_full_n;
  input p_reg_reg_5;

  wire [23:0]P;
  wire [0:0]Q;
  wire and_ln788_reg_1134_pp0_iter16_reg;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire img_out_data_full_n;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [7:0]p_reg_reg_2;
  wire [15:0]p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_5;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'h0000AA2A)) 
    ap_ce_reg_i_1
       (.I0(Q),
        .I1(p_reg_reg_4),
        .I2(and_ln788_reg_1134_pp0_iter16_reg),
        .I3(img_out_data_full_n),
        .I4(p_reg_reg_5),
        .O(\ap_CS_fsm_reg[3] ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({p_reg_reg_3[15],p_reg_reg_3[15],p_reg_reg_3[15],p_reg_reg_3[15],p_reg_reg_3[15],p_reg_reg_3[15],p_reg_reg_3[15],p_reg_reg_3[15],p_reg_reg_3[15],p_reg_reg_3[15],p_reg_reg_3[15],p_reg_reg_3[15],p_reg_reg_3[15],p_reg_reg_3[15],p_reg_reg_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\ap_CS_fsm_reg[3] ),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\ap_CS_fsm_reg[3] ),
        .CEB2(p_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_1),
        .CEP(p_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_regslice_both
   (\B_V_data_1_state_reg[0]_0 ,
    ap_enable_reg_pp0_iter0_reg,
    ap_NS_fsm112_out,
    ap_enable_reg_pp0_iter2_reg,
    \sof_3_reg_156_reg[0] ,
    E,
    ap_enable_reg_pp0_iter0_reg_0,
    D,
    xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done,
    stream_out_TREADY_0,
    \icmp_ln197_reg_275_reg[0] ,
    \ap_CS_fsm_reg[3] ,
    \icmp_ln197_reg_275_reg[0]_0 ,
    \ap_CS_fsm_reg[3]_0 ,
    mOutPtr110_out,
    stream_out_TDATA,
    ap_rst_n_inv,
    ap_clk,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1_reg,
    ap_rst_n,
    ap_enable_reg_pp0_iter2_reg_0,
    sof_3_reg_156,
    sof_fu_82,
    \sof_3_reg_156_reg[0]_0 ,
    CO,
    Q,
    \j_reg_145_reg[10] ,
    cmp71_i_reg_252,
    stream_out_TREADY,
    \icmp_ln197_reg_275_pp0_iter1_reg_reg[0] ,
    img_out_data_empty_n,
    img_out_cols_c_empty_n,
    img_out_rows_c_empty_n,
    xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start,
    \axi_last_V_reg_279_reg[0] ,
    axi_last_V_reg_279,
    internal_full_n_reg,
    \B_V_data_1_payload_B_reg[23]_0 );
  output \B_V_data_1_state_reg[0]_0 ;
  output ap_enable_reg_pp0_iter0_reg;
  output ap_NS_fsm112_out;
  output ap_enable_reg_pp0_iter2_reg;
  output \sof_3_reg_156_reg[0] ;
  output [0:0]E;
  output ap_enable_reg_pp0_iter0_reg_0;
  output [3:0]D;
  output xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done;
  output [0:0]stream_out_TREADY_0;
  output \icmp_ln197_reg_275_reg[0] ;
  output \ap_CS_fsm_reg[3] ;
  output \icmp_ln197_reg_275_reg[0]_0 ;
  output \ap_CS_fsm_reg[3]_0 ;
  output mOutPtr110_out;
  output [23:0]stream_out_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter2_reg_0;
  input sof_3_reg_156;
  input sof_fu_82;
  input \sof_3_reg_156_reg[0]_0 ;
  input [0:0]CO;
  input [4:0]Q;
  input [0:0]\j_reg_145_reg[10] ;
  input cmp71_i_reg_252;
  input stream_out_TREADY;
  input \icmp_ln197_reg_275_pp0_iter1_reg_reg[0] ;
  input img_out_data_empty_n;
  input img_out_cols_c_empty_n;
  input img_out_rows_c_empty_n;
  input xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start;
  input [0:0]\axi_last_V_reg_279_reg[0] ;
  input axi_last_V_reg_279;
  input internal_full_n_reg;
  input [23:0]\B_V_data_1_payload_B_reg[23]_0 ;

  wire \B_V_data_1_payload_A[23]_i_1__0_n_4 ;
  wire \B_V_data_1_payload_A_reg_n_4_[0] ;
  wire \B_V_data_1_payload_A_reg_n_4_[10] ;
  wire \B_V_data_1_payload_A_reg_n_4_[11] ;
  wire \B_V_data_1_payload_A_reg_n_4_[12] ;
  wire \B_V_data_1_payload_A_reg_n_4_[13] ;
  wire \B_V_data_1_payload_A_reg_n_4_[14] ;
  wire \B_V_data_1_payload_A_reg_n_4_[15] ;
  wire \B_V_data_1_payload_A_reg_n_4_[16] ;
  wire \B_V_data_1_payload_A_reg_n_4_[17] ;
  wire \B_V_data_1_payload_A_reg_n_4_[18] ;
  wire \B_V_data_1_payload_A_reg_n_4_[19] ;
  wire \B_V_data_1_payload_A_reg_n_4_[1] ;
  wire \B_V_data_1_payload_A_reg_n_4_[20] ;
  wire \B_V_data_1_payload_A_reg_n_4_[21] ;
  wire \B_V_data_1_payload_A_reg_n_4_[22] ;
  wire \B_V_data_1_payload_A_reg_n_4_[23] ;
  wire \B_V_data_1_payload_A_reg_n_4_[2] ;
  wire \B_V_data_1_payload_A_reg_n_4_[3] ;
  wire \B_V_data_1_payload_A_reg_n_4_[4] ;
  wire \B_V_data_1_payload_A_reg_n_4_[5] ;
  wire \B_V_data_1_payload_A_reg_n_4_[6] ;
  wire \B_V_data_1_payload_A_reg_n_4_[7] ;
  wire \B_V_data_1_payload_A_reg_n_4_[8] ;
  wire \B_V_data_1_payload_A_reg_n_4_[9] ;
  wire \B_V_data_1_payload_B[23]_i_1__0_n_4 ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire \B_V_data_1_payload_B_reg_n_4_[0] ;
  wire \B_V_data_1_payload_B_reg_n_4_[10] ;
  wire \B_V_data_1_payload_B_reg_n_4_[11] ;
  wire \B_V_data_1_payload_B_reg_n_4_[12] ;
  wire \B_V_data_1_payload_B_reg_n_4_[13] ;
  wire \B_V_data_1_payload_B_reg_n_4_[14] ;
  wire \B_V_data_1_payload_B_reg_n_4_[15] ;
  wire \B_V_data_1_payload_B_reg_n_4_[16] ;
  wire \B_V_data_1_payload_B_reg_n_4_[17] ;
  wire \B_V_data_1_payload_B_reg_n_4_[18] ;
  wire \B_V_data_1_payload_B_reg_n_4_[19] ;
  wire \B_V_data_1_payload_B_reg_n_4_[1] ;
  wire \B_V_data_1_payload_B_reg_n_4_[20] ;
  wire \B_V_data_1_payload_B_reg_n_4_[21] ;
  wire \B_V_data_1_payload_B_reg_n_4_[22] ;
  wire \B_V_data_1_payload_B_reg_n_4_[23] ;
  wire \B_V_data_1_payload_B_reg_n_4_[2] ;
  wire \B_V_data_1_payload_B_reg_n_4_[3] ;
  wire \B_V_data_1_payload_B_reg_n_4_[4] ;
  wire \B_V_data_1_payload_B_reg_n_4_[5] ;
  wire \B_V_data_1_payload_B_reg_n_4_[6] ;
  wire \B_V_data_1_payload_B_reg_n_4_[7] ;
  wire \B_V_data_1_payload_B_reg_n_4_[8] ;
  wire \B_V_data_1_payload_B_reg_n_4_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__2_n_4;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_4;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__2_n_4 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_4_[1] ;
  wire [0:0]CO;
  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire \ap_CS_fsm[3]_i_3_n_4 ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire ap_NS_fsm1;
  wire ap_NS_fsm112_out;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_V_reg_279;
  wire [0:0]\axi_last_V_reg_279_reg[0] ;
  wire cmp71_i_reg_252;
  wire \icmp_ln197_reg_275_pp0_iter1_reg_reg[0] ;
  wire \icmp_ln197_reg_275_reg[0] ;
  wire \icmp_ln197_reg_275_reg[0]_0 ;
  wire img_out_cols_c_empty_n;
  wire img_out_data_empty_n;
  wire img_out_rows_c_empty_n;
  wire internal_full_n_reg;
  wire [0:0]\j_reg_145_reg[10] ;
  wire mOutPtr110_out;
  wire sof_3_reg_156;
  wire \sof_3_reg_156_reg[0] ;
  wire \sof_3_reg_156_reg[0]_0 ;
  wire sof_fu_82;
  wire [23:0]stream_out_TDATA;
  wire stream_out_TREADY;
  wire [0:0]stream_out_TREADY_0;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start;

  LUT3 #(
    .INIT(8'h0B)) 
    \B_V_data_1_payload_A[23]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_4_[1] ),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[23]_i_1__0_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[23]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_payload_B[23]_i_1__0_n_4 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_B[23]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(stream_out_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__2_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_4),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(\icmp_ln197_reg_275_reg[0] ),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A820A0)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(stream_out_TREADY),
        .I4(\icmp_ln197_reg_275_reg[0] ),
        .O(\B_V_data_1_state[0]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \B_V_data_1_state[0]_i_2__0 
       (.I0(\icmp_ln197_reg_275_pp0_iter1_reg_reg[0] ),
        .I1(Q[3]),
        .I2(ap_block_pp0_stage0_11001),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .O(\icmp_ln197_reg_275_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hF3FB)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(\B_V_data_1_state_reg_n_4_[1] ),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(stream_out_TREADY),
        .I3(\icmp_ln197_reg_275_reg[0] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_4 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8F88FF88FF88FF88)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done),
        .I1(Q[2]),
        .I2(img_out_cols_c_empty_n),
        .I3(Q[0]),
        .I4(img_out_rows_c_empty_n),
        .I5(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hEEFE)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(stream_out_TREADY_0),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF404040FFFF4040)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done),
        .I1(ap_NS_fsm112_out),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[3]),
        .I5(\ap_CS_fsm[3]_i_3_n_4 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h0000A222)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(Q[2]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(stream_out_TREADY),
        .I4(\j_reg_145_reg[10] ),
        .O(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done));
  LUT6 #(
    .INIT(64'hEFAA0000EF000000)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(\B_V_data_1_state_reg_n_4_[1] ),
        .I1(\sof_3_reg_156_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(\icmp_ln197_reg_275_pp0_iter1_reg_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(img_out_data_empty_n),
        .O(\ap_CS_fsm[3]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFF008000800080)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(Q[2]),
        .I1(stream_out_TREADY_0),
        .I2(\j_reg_145_reg[10] ),
        .I3(cmp71_i_reg_252),
        .I4(ap_NS_fsm1),
        .I5(Q[3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h0400)) 
    \ap_CS_fsm[4]_i_2__1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[3]),
        .I2(ap_block_pp0_stage0_11001),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'hE0E000E0E0E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_NS_fsm112_out),
        .I2(ap_rst_n),
        .I3(CO),
        .I4(ap_block_pp0_stage0_11001),
        .I5(Q[3]),
        .O(ap_enable_reg_pp0_iter0_reg_0));
  LUT5 #(
    .INIT(32'h00C0A0A0)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_rst_n),
        .I3(ap_NS_fsm112_out),
        .I4(ap_block_pp0_stage0_11001),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT6 #(
    .INIT(64'h08080808CC000000)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(ap_rst_n),
        .I2(ap_NS_fsm112_out),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(ap_block_pp0_stage0_11001),
        .O(ap_enable_reg_pp0_iter2_reg));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \axi_last_V_reg_279[0]_i_1 
       (.I0(\axi_last_V_reg_279_reg[0] ),
        .I1(ap_block_pp0_stage0_11001),
        .I2(Q[3]),
        .I3(CO),
        .I4(axi_last_V_reg_279),
        .O(\ap_CS_fsm_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \i_1_reg_256[10]_i_1 
       (.I0(stream_out_TREADY),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[2]),
        .O(stream_out_TREADY_0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln197_reg_275[0]_i_1 
       (.I0(CO),
        .I1(Q[3]),
        .I2(ap_block_pp0_stage0_11001),
        .I3(\icmp_ln197_reg_275_pp0_iter1_reg_reg[0] ),
        .O(\ap_CS_fsm_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln197_reg_275_pp0_iter1_reg[0]_i_1 
       (.I0(\icmp_ln197_reg_275_pp0_iter1_reg_reg[0] ),
        .I1(Q[3]),
        .I2(ap_block_pp0_stage0_11001),
        .I3(\sof_3_reg_156_reg[0]_0 ),
        .O(\icmp_ln197_reg_275_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h80)) 
    internal_full_n_i_3__4
       (.I0(\icmp_ln197_reg_275_reg[0] ),
        .I1(img_out_data_empty_n),
        .I2(internal_full_n_reg),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h8080008000800080)) 
    \j_reg_145[10]_i_1 
       (.I0(cmp71_i_reg_252),
        .I1(\j_reg_145_reg[10] ),
        .I2(Q[2]),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_state_reg_n_4_[1] ),
        .I5(stream_out_TREADY),
        .O(ap_NS_fsm112_out));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \j_reg_145[10]_i_2 
       (.I0(CO),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(Q[3]),
        .O(E));
  LUT6 #(
    .INIT(64'h040404040C0CFF0C)) 
    \j_reg_145[10]_i_5 
       (.I0(img_out_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\icmp_ln197_reg_275_pp0_iter1_reg_reg[0] ),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(\sof_3_reg_156_reg[0]_0 ),
        .I5(\B_V_data_1_state_reg_n_4_[1] ),
        .O(ap_block_pp0_stage0_11001));
  LUT6 #(
    .INIT(64'hCACACACACAC0CACA)) 
    \sof_3_reg_156[0]_i_1 
       (.I0(sof_3_reg_156),
        .I1(sof_fu_82),
        .I2(ap_NS_fsm112_out),
        .I3(\sof_3_reg_156_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(ap_block_pp0_stage0_11001),
        .O(\sof_3_reg_156_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[0] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[10] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[11] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[12] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[13] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[14] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[15] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[16] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[17] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[18] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[19] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[1] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[20] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[21] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[22] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[23] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[2] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[3] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[4] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[5] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[6] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[7] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[8] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[9] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[9]));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_regslice_both" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_regslice_both_59
   (\B_V_data_1_state_reg[1]_0 ,
    ap_rst_n_0,
    CO,
    \start_1_fu_90_reg[0] ,
    ap_enable_reg_pp1_iter1_reg,
    E,
    \ap_CS_fsm_reg[4] ,
    ap_enable_reg_pp1_iter0_reg,
    D,
    \ap_CS_fsm_reg[1] ,
    \axi_last_V_8_reg_269_reg[0] ,
    \ap_CS_fsm_reg[4]_0 ,
    ap_phi_mux_start_3_phi_fu_241_p41,
    \cmp743_i_reg_468_reg[0] ,
    ap_rst_n_1,
    ap_enable_reg_pp1_iter0_reg_0,
    \start_reg_171_reg[0] ,
    \cmp743_i_reg_468_reg[0]_0 ,
    \last_1_reg_356_reg[0] ,
    \B_V_data_1_payload_B_reg[23]_0 ,
    \icmp_ln132_reg_491_reg[0] ,
    \axi_last_V_8_reg_269_reg[0]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    \B_V_data_1_state_reg[0]_1 ,
    mOutPtr110_out,
    internal_empty_n_reg,
    \ap_CS_fsm_reg[4]_1 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ap_enable_reg_pp1_iter1_reg_0,
    ap_enable_reg_pp1_iter0,
    SR,
    start_1_fu_90,
    cmp743_i_reg_468,
    Q,
    \ap_CS_fsm_reg[5] ,
    start_3_reg_238,
    \icmp_ln132_reg_491_reg[0]_0 ,
    axi_last_V_8_reg_2691,
    \p_Val2_s_reg_282_reg[23] ,
    stream_in_TVALID,
    \last_reg_226_reg[0] ,
    last_reg_226,
    \ap_CS_fsm_reg[4]_2 ,
    internal_full_n_i_2__2_0,
    img_in_data_full_n,
    start_reg_171,
    \axi_data_V_5_reg_344_reg[0] ,
    \axi_data_V_5_reg_344_reg[23] ,
    \ap_CS_fsm_reg[5]_i_17_0 ,
    \ap_CS_fsm_reg[5]_i_2_0 ,
    B_V_data_1_sel_rd_reg_0,
    B_V_data_1_sel,
    B_V_data_1_sel_rd_reg_1,
    B_V_data_1_sel_0,
    filter2D_0_3_3_9_9_1080_1920_1_U0_img_in_419_read,
    img_in_data_empty_n,
    stream_in_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output ap_rst_n_0;
  output [0:0]CO;
  output \start_1_fu_90_reg[0] ;
  output ap_enable_reg_pp1_iter1_reg;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[4] ;
  output ap_enable_reg_pp1_iter0_reg;
  output [23:0]D;
  output \ap_CS_fsm_reg[1] ;
  output \axi_last_V_8_reg_269_reg[0] ;
  output \ap_CS_fsm_reg[4]_0 ;
  output ap_phi_mux_start_3_phi_fu_241_p41;
  output [1:0]\cmp743_i_reg_468_reg[0] ;
  output ap_rst_n_1;
  output [0:0]ap_enable_reg_pp1_iter0_reg_0;
  output [0:0]\start_reg_171_reg[0] ;
  output [23:0]\cmp743_i_reg_468_reg[0]_0 ;
  output [0:0]\last_1_reg_356_reg[0] ;
  output [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  output \icmp_ln132_reg_491_reg[0] ;
  output \axi_last_V_8_reg_269_reg[0]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output \B_V_data_1_state_reg[0]_1 ;
  output mOutPtr110_out;
  output internal_empty_n_reg;
  output \ap_CS_fsm_reg[4]_1 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ap_enable_reg_pp1_iter1_reg_0;
  input ap_enable_reg_pp1_iter0;
  input [0:0]SR;
  input start_1_fu_90;
  input cmp743_i_reg_468;
  input [4:0]Q;
  input [0:0]\ap_CS_fsm_reg[5] ;
  input start_3_reg_238;
  input \icmp_ln132_reg_491_reg[0]_0 ;
  input axi_last_V_8_reg_2691;
  input [23:0]\p_Val2_s_reg_282_reg[23] ;
  input stream_in_TVALID;
  input \last_reg_226_reg[0] ;
  input last_reg_226;
  input \ap_CS_fsm_reg[4]_2 ;
  input internal_full_n_i_2__2_0;
  input img_in_data_full_n;
  input start_reg_171;
  input \axi_data_V_5_reg_344_reg[0] ;
  input [23:0]\axi_data_V_5_reg_344_reg[23] ;
  input [10:0]\ap_CS_fsm_reg[5]_i_17_0 ;
  input [31:0]\ap_CS_fsm_reg[5]_i_2_0 ;
  input B_V_data_1_sel_rd_reg_0;
  input B_V_data_1_sel;
  input B_V_data_1_sel_rd_reg_1;
  input B_V_data_1_sel_0;
  input filter2D_0_3_3_9_9_1080_1920_1_U0_img_in_419_read;
  input img_in_data_empty_n;
  input [23:0]stream_in_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_4_[0] ;
  wire \B_V_data_1_payload_A_reg_n_4_[10] ;
  wire \B_V_data_1_payload_A_reg_n_4_[11] ;
  wire \B_V_data_1_payload_A_reg_n_4_[12] ;
  wire \B_V_data_1_payload_A_reg_n_4_[13] ;
  wire \B_V_data_1_payload_A_reg_n_4_[14] ;
  wire \B_V_data_1_payload_A_reg_n_4_[15] ;
  wire \B_V_data_1_payload_A_reg_n_4_[16] ;
  wire \B_V_data_1_payload_A_reg_n_4_[17] ;
  wire \B_V_data_1_payload_A_reg_n_4_[18] ;
  wire \B_V_data_1_payload_A_reg_n_4_[19] ;
  wire \B_V_data_1_payload_A_reg_n_4_[1] ;
  wire \B_V_data_1_payload_A_reg_n_4_[20] ;
  wire \B_V_data_1_payload_A_reg_n_4_[21] ;
  wire \B_V_data_1_payload_A_reg_n_4_[22] ;
  wire \B_V_data_1_payload_A_reg_n_4_[23] ;
  wire \B_V_data_1_payload_A_reg_n_4_[2] ;
  wire \B_V_data_1_payload_A_reg_n_4_[3] ;
  wire \B_V_data_1_payload_A_reg_n_4_[4] ;
  wire \B_V_data_1_payload_A_reg_n_4_[5] ;
  wire \B_V_data_1_payload_A_reg_n_4_[6] ;
  wire \B_V_data_1_payload_A_reg_n_4_[7] ;
  wire \B_V_data_1_payload_A_reg_n_4_[8] ;
  wire \B_V_data_1_payload_A_reg_n_4_[9] ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire \B_V_data_1_payload_B_reg_n_4_[0] ;
  wire \B_V_data_1_payload_B_reg_n_4_[10] ;
  wire \B_V_data_1_payload_B_reg_n_4_[11] ;
  wire \B_V_data_1_payload_B_reg_n_4_[12] ;
  wire \B_V_data_1_payload_B_reg_n_4_[13] ;
  wire \B_V_data_1_payload_B_reg_n_4_[14] ;
  wire \B_V_data_1_payload_B_reg_n_4_[15] ;
  wire \B_V_data_1_payload_B_reg_n_4_[16] ;
  wire \B_V_data_1_payload_B_reg_n_4_[17] ;
  wire \B_V_data_1_payload_B_reg_n_4_[18] ;
  wire \B_V_data_1_payload_B_reg_n_4_[19] ;
  wire \B_V_data_1_payload_B_reg_n_4_[1] ;
  wire \B_V_data_1_payload_B_reg_n_4_[20] ;
  wire \B_V_data_1_payload_B_reg_n_4_[21] ;
  wire \B_V_data_1_payload_B_reg_n_4_[22] ;
  wire \B_V_data_1_payload_B_reg_n_4_[23] ;
  wire \B_V_data_1_payload_B_reg_n_4_[2] ;
  wire \B_V_data_1_payload_B_reg_n_4_[3] ;
  wire \B_V_data_1_payload_B_reg_n_4_[4] ;
  wire \B_V_data_1_payload_B_reg_n_4_[5] ;
  wire \B_V_data_1_payload_B_reg_n_4_[6] ;
  wire \B_V_data_1_payload_B_reg_n_4_[7] ;
  wire \B_V_data_1_payload_B_reg_n_4_[8] ;
  wire \B_V_data_1_payload_B_reg_n_4_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_0;
  wire B_V_data_1_sel__0;
  wire B_V_data_1_sel_rd_i_1__1_n_4;
  wire B_V_data_1_sel_rd_i_2_n_4;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_rd_reg_1;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_4;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_4 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_4_[0] ;
  wire [0:0]CO;
  wire [23:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[4]_i_4_n_4 ;
  wire \ap_CS_fsm[5]_i_18_n_4 ;
  wire \ap_CS_fsm[5]_i_19_n_4 ;
  wire \ap_CS_fsm[5]_i_20_n_4 ;
  wire \ap_CS_fsm[5]_i_21_n_4 ;
  wire \ap_CS_fsm[5]_i_31_n_4 ;
  wire \ap_CS_fsm[5]_i_32_n_4 ;
  wire \ap_CS_fsm[5]_i_33_n_4 ;
  wire \ap_CS_fsm[5]_i_34_n_4 ;
  wire \ap_CS_fsm[5]_i_5_n_4 ;
  wire \ap_CS_fsm[5]_i_6_n_4 ;
  wire \ap_CS_fsm[5]_i_7_n_4 ;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire \ap_CS_fsm_reg[4]_2 ;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire [10:0]\ap_CS_fsm_reg[5]_i_17_0 ;
  wire \ap_CS_fsm_reg[5]_i_17_n_4 ;
  wire \ap_CS_fsm_reg[5]_i_17_n_5 ;
  wire \ap_CS_fsm_reg[5]_i_17_n_6 ;
  wire \ap_CS_fsm_reg[5]_i_17_n_7 ;
  wire [31:0]\ap_CS_fsm_reg[5]_i_2_0 ;
  wire \ap_CS_fsm_reg[5]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[5]_i_2_n_7 ;
  wire \ap_CS_fsm_reg[5]_i_4_n_4 ;
  wire \ap_CS_fsm_reg[5]_i_4_n_5 ;
  wire \ap_CS_fsm_reg[5]_i_4_n_6 ;
  wire \ap_CS_fsm_reg[5]_i_4_n_7 ;
  wire ap_block_pp1_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_reg;
  wire [0:0]ap_enable_reg_pp1_iter0_reg_0;
  wire ap_enable_reg_pp1_iter1_reg;
  wire ap_enable_reg_pp1_iter1_reg_0;
  wire ap_phi_mux_start_3_phi_fu_241_p41;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_inv;
  wire \axi_data_V_5_reg_344[0]_i_2_n_4 ;
  wire \axi_data_V_5_reg_344[10]_i_2_n_4 ;
  wire \axi_data_V_5_reg_344[11]_i_2_n_4 ;
  wire \axi_data_V_5_reg_344[12]_i_2_n_4 ;
  wire \axi_data_V_5_reg_344[13]_i_2_n_4 ;
  wire \axi_data_V_5_reg_344[14]_i_2_n_4 ;
  wire \axi_data_V_5_reg_344[15]_i_2_n_4 ;
  wire \axi_data_V_5_reg_344[16]_i_2_n_4 ;
  wire \axi_data_V_5_reg_344[17]_i_2_n_4 ;
  wire \axi_data_V_5_reg_344[18]_i_2_n_4 ;
  wire \axi_data_V_5_reg_344[19]_i_2_n_4 ;
  wire \axi_data_V_5_reg_344[1]_i_2_n_4 ;
  wire \axi_data_V_5_reg_344[20]_i_2_n_4 ;
  wire \axi_data_V_5_reg_344[21]_i_2_n_4 ;
  wire \axi_data_V_5_reg_344[22]_i_2_n_4 ;
  wire \axi_data_V_5_reg_344[23]_i_2_n_4 ;
  wire \axi_data_V_5_reg_344[2]_i_2_n_4 ;
  wire \axi_data_V_5_reg_344[3]_i_2_n_4 ;
  wire \axi_data_V_5_reg_344[4]_i_2_n_4 ;
  wire \axi_data_V_5_reg_344[5]_i_2_n_4 ;
  wire \axi_data_V_5_reg_344[6]_i_2_n_4 ;
  wire \axi_data_V_5_reg_344[7]_i_2_n_4 ;
  wire \axi_data_V_5_reg_344[8]_i_2_n_4 ;
  wire \axi_data_V_5_reg_344[9]_i_2_n_4 ;
  wire \axi_data_V_5_reg_344_reg[0] ;
  wire [23:0]\axi_data_V_5_reg_344_reg[23] ;
  wire axi_last_V_8_reg_2691;
  wire \axi_last_V_8_reg_269_reg[0] ;
  wire \axi_last_V_8_reg_269_reg[0]_0 ;
  wire cmp743_i_reg_468;
  wire [1:0]\cmp743_i_reg_468_reg[0] ;
  wire [23:0]\cmp743_i_reg_468_reg[0]_0 ;
  wire filter2D_0_3_3_9_9_1080_1920_1_U0_img_in_419_read;
  wire \icmp_ln132_reg_491_reg[0] ;
  wire \icmp_ln132_reg_491_reg[0]_0 ;
  wire img_in_data_empty_n;
  wire img_in_data_full_n;
  wire internal_empty_n_reg;
  wire internal_full_n_i_2__2_0;
  wire internal_full_n_i_4_n_4;
  wire [0:0]\last_1_reg_356_reg[0] ;
  wire last_reg_226;
  wire \last_reg_226_reg[0] ;
  wire mOutPtr110_out;
  wire [23:0]\p_Val2_s_reg_282_reg[23] ;
  wire start_1_fu_90;
  wire \start_1_fu_90_reg[0] ;
  wire start_3_reg_238;
  wire start_reg_171;
  wire [0:0]\start_reg_171_reg[0] ;
  wire [23:0]stream_in_TDATA;
  wire stream_in_TVALID;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_17_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[5]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_4_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(\B_V_data_1_state_reg_n_4_[0] ),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[23]_i_1 
       (.I0(\B_V_data_1_state_reg_n_4_[0] ),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5515FFFFAAEA0000)) 
    B_V_data_1_sel_rd_i_1
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(ap_enable_reg_pp1_iter0_reg),
        .I2(B_V_data_1_sel_rd_i_2_n_4),
        .I3(CO),
        .I4(B_V_data_1_sel_rd_reg_0),
        .I5(B_V_data_1_sel),
        .O(\B_V_data_1_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h5515FFFFAAEA0000)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(ap_enable_reg_pp1_iter0_reg),
        .I2(B_V_data_1_sel_rd_i_2_n_4),
        .I3(CO),
        .I4(B_V_data_1_sel_rd_reg_1),
        .I5(B_V_data_1_sel_0),
        .O(\B_V_data_1_state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h5515FFFFAAEA0000)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(ap_enable_reg_pp1_iter0_reg),
        .I2(B_V_data_1_sel_rd_i_2_n_4),
        .I3(CO),
        .I4(\B_V_data_1_state_reg_n_4_[0] ),
        .I5(B_V_data_1_sel__0),
        .O(B_V_data_1_sel_rd_i_1__1_n_4));
  LUT6 #(
    .INIT(64'h111111110F111111)) 
    B_V_data_1_sel_rd_i_2
       (.I0(start_3_reg_238),
        .I1(last_reg_226),
        .I2(\last_reg_226_reg[0] ),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp1_iter1_reg_0),
        .I5(\icmp_ln132_reg_491_reg[0]_0 ),
        .O(B_V_data_1_sel_rd_i_2_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_4),
        .Q(B_V_data_1_sel__0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(stream_in_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h888A8888AAAA0000)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(ap_rst_n),
        .I1(stream_in_TVALID),
        .I2(\ap_CS_fsm_reg[4]_0 ),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(\B_V_data_1_state_reg_n_4_[0] ),
        .I5(\B_V_data_1_state_reg[1]_0 ),
        .O(\B_V_data_1_state[0]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(CO),
        .I1(B_V_data_1_sel_rd_i_2_n_4),
        .I2(ap_block_pp1_stage0_11001),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp1_iter0),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF75FF75FF75)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(\B_V_data_1_state_reg_n_4_[0] ),
        .I1(stream_in_TVALID),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(ap_enable_reg_pp1_iter0_reg),
        .I5(\axi_last_V_8_reg_269_reg[0] ),
        .O(B_V_data_1_state));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h2020F020)) 
    \B_V_data_1_state[1]_i_3 
       (.I0(Q[0]),
        .I1(start_reg_171),
        .I2(\B_V_data_1_state_reg_n_4_[0] ),
        .I3(Q[4]),
        .I4(\axi_data_V_5_reg_344_reg[0] ),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \B_V_data_1_state[1]_i_4 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(Q[2]),
        .I2(ap_block_pp1_stage0_11001),
        .O(ap_enable_reg_pp1_iter0_reg));
  LUT5 #(
    .INIT(32'h00002227)) 
    \B_V_data_1_state[1]_i_5 
       (.I0(ap_phi_mux_start_3_phi_fu_241_p41),
        .I1(\last_reg_226_reg[0] ),
        .I2(last_reg_226),
        .I3(start_3_reg_238),
        .I4(CO),
        .O(\axi_last_V_8_reg_269_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \B_V_data_1_state[1]_i_6 
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(\icmp_ln132_reg_491_reg[0]_0 ),
        .O(ap_phi_mux_start_3_phi_fu_241_p41));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hD0F0FFFFD0F0D0F0)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(CO),
        .I1(ap_block_pp1_stage0_11001),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(\ap_CS_fsm_reg[4]_2 ),
        .I5(cmp743_i_reg_468),
        .O(\cmp743_i_reg_468_reg[0] [0]));
  LUT6 #(
    .INIT(64'h020002000200FFFF)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(B_V_data_1_sel_rd_i_2_n_4),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(CO),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(img_in_data_full_n),
        .I5(\ap_CS_fsm[4]_i_4_n_4 ),
        .O(ap_block_pp1_stage0_11001));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[4]_i_4 
       (.I0(\icmp_ln132_reg_491_reg[0]_0 ),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .O(\ap_CS_fsm[4]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h8F888888)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(CO),
        .I1(ap_enable_reg_pp1_iter0_reg),
        .I2(cmp743_i_reg_468),
        .I3(Q[1]),
        .I4(\ap_CS_fsm_reg[5] ),
        .O(\cmp743_i_reg_468_reg[0] [1]));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_18 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [23]),
        .I1(\ap_CS_fsm_reg[5]_i_2_0 [22]),
        .I2(\ap_CS_fsm_reg[5]_i_2_0 [21]),
        .O(\ap_CS_fsm[5]_i_18_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_19 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [19]),
        .I1(\ap_CS_fsm_reg[5]_i_2_0 [18]),
        .I2(\ap_CS_fsm_reg[5]_i_2_0 [20]),
        .O(\ap_CS_fsm[5]_i_19_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_20 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [17]),
        .I1(\ap_CS_fsm_reg[5]_i_2_0 [16]),
        .I2(\ap_CS_fsm_reg[5]_i_2_0 [15]),
        .O(\ap_CS_fsm[5]_i_20_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_21 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [13]),
        .I1(\ap_CS_fsm_reg[5]_i_2_0 [12]),
        .I2(\ap_CS_fsm_reg[5]_i_2_0 [14]),
        .O(\ap_CS_fsm[5]_i_21_n_4 ));
  LUT5 #(
    .INIT(32'h09000009)) 
    \ap_CS_fsm[5]_i_31 
       (.I0(\ap_CS_fsm_reg[5]_i_17_0 [9]),
        .I1(\ap_CS_fsm_reg[5]_i_2_0 [9]),
        .I2(\ap_CS_fsm_reg[5]_i_2_0 [11]),
        .I3(\ap_CS_fsm_reg[5]_i_2_0 [10]),
        .I4(\ap_CS_fsm_reg[5]_i_17_0 [10]),
        .O(\ap_CS_fsm[5]_i_31_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_32 
       (.I0(\ap_CS_fsm_reg[5]_i_17_0 [6]),
        .I1(\ap_CS_fsm_reg[5]_i_2_0 [6]),
        .I2(\ap_CS_fsm_reg[5]_i_17_0 [7]),
        .I3(\ap_CS_fsm_reg[5]_i_2_0 [7]),
        .I4(\ap_CS_fsm_reg[5]_i_2_0 [8]),
        .I5(\ap_CS_fsm_reg[5]_i_17_0 [8]),
        .O(\ap_CS_fsm[5]_i_32_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_33 
       (.I0(\ap_CS_fsm_reg[5]_i_17_0 [3]),
        .I1(\ap_CS_fsm_reg[5]_i_2_0 [3]),
        .I2(\ap_CS_fsm_reg[5]_i_17_0 [5]),
        .I3(\ap_CS_fsm_reg[5]_i_2_0 [5]),
        .I4(\ap_CS_fsm_reg[5]_i_2_0 [4]),
        .I5(\ap_CS_fsm_reg[5]_i_17_0 [4]),
        .O(\ap_CS_fsm[5]_i_33_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_34 
       (.I0(\ap_CS_fsm_reg[5]_i_17_0 [0]),
        .I1(\ap_CS_fsm_reg[5]_i_2_0 [0]),
        .I2(\ap_CS_fsm_reg[5]_i_17_0 [1]),
        .I3(\ap_CS_fsm_reg[5]_i_2_0 [1]),
        .I4(\ap_CS_fsm_reg[5]_i_2_0 [2]),
        .I5(\ap_CS_fsm_reg[5]_i_17_0 [2]),
        .O(\ap_CS_fsm[5]_i_34_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_5 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [31]),
        .I1(\ap_CS_fsm_reg[5]_i_2_0 [30]),
        .O(\ap_CS_fsm[5]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_6 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [29]),
        .I1(\ap_CS_fsm_reg[5]_i_2_0 [28]),
        .I2(\ap_CS_fsm_reg[5]_i_2_0 [27]),
        .O(\ap_CS_fsm[5]_i_6_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_7 
       (.I0(\ap_CS_fsm_reg[5]_i_2_0 [25]),
        .I1(\ap_CS_fsm_reg[5]_i_2_0 [24]),
        .I2(\ap_CS_fsm_reg[5]_i_2_0 [26]),
        .O(\ap_CS_fsm[5]_i_7_n_4 ));
  CARRY4 \ap_CS_fsm_reg[5]_i_17 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[5]_i_17_n_4 ,\ap_CS_fsm_reg[5]_i_17_n_5 ,\ap_CS_fsm_reg[5]_i_17_n_6 ,\ap_CS_fsm_reg[5]_i_17_n_7 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_17_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_31_n_4 ,\ap_CS_fsm[5]_i_32_n_4 ,\ap_CS_fsm[5]_i_33_n_4 ,\ap_CS_fsm[5]_i_34_n_4 }));
  CARRY4 \ap_CS_fsm_reg[5]_i_2 
       (.CI(\ap_CS_fsm_reg[5]_i_4_n_4 ),
        .CO({\NLW_ap_CS_fsm_reg[5]_i_2_CO_UNCONNECTED [3],CO,\ap_CS_fsm_reg[5]_i_2_n_6 ,\ap_CS_fsm_reg[5]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[5]_i_5_n_4 ,\ap_CS_fsm[5]_i_6_n_4 ,\ap_CS_fsm[5]_i_7_n_4 }));
  CARRY4 \ap_CS_fsm_reg[5]_i_4 
       (.CI(\ap_CS_fsm_reg[5]_i_17_n_4 ),
        .CO({\ap_CS_fsm_reg[5]_i_4_n_4 ,\ap_CS_fsm_reg[5]_i_4_n_5 ,\ap_CS_fsm_reg[5]_i_4_n_6 ,\ap_CS_fsm_reg[5]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_18_n_4 ,\ap_CS_fsm[5]_i_19_n_4 ,\ap_CS_fsm[5]_i_20_n_4 ,\ap_CS_fsm[5]_i_21_n_4 }));
  LUT6 #(
    .INIT(64'hA8A800A8A8A8A8A8)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_rst_n),
        .I1(SR),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(CO),
        .I4(ap_block_pp1_stage0_11001),
        .I5(Q[2]),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h00000A0088880A00)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(CO),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_block_pp1_stage0_11001),
        .I5(SR),
        .O(ap_rst_n_0));
  LUT4 #(
    .INIT(16'h80FF)) 
    \axi_data_V_3_reg_248[23]_i_1 
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(Q[1]),
        .I2(cmp743_i_reg_468),
        .I3(ap_enable_reg_pp1_iter1_reg),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \axi_data_V_3_reg_248[23]_i_3 
       (.I0(ap_enable_reg_pp1_iter1_reg_0),
        .I1(\icmp_ln132_reg_491_reg[0]_0 ),
        .I2(Q[2]),
        .I3(ap_block_pp1_stage0_11001),
        .O(ap_enable_reg_pp1_iter1_reg));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[0]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [0]),
        .I3(\p_Val2_s_reg_282_reg[23] [0]),
        .I4(\axi_data_V_5_reg_344[0]_i_2_n_4 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [0]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[0]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[0] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[0]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[10]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [10]),
        .I3(\p_Val2_s_reg_282_reg[23] [10]),
        .I4(\axi_data_V_5_reg_344[10]_i_2_n_4 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [10]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[10]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[10] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[10]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[11]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [11]),
        .I3(\p_Val2_s_reg_282_reg[23] [11]),
        .I4(\axi_data_V_5_reg_344[11]_i_2_n_4 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [11]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[11]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[11] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[11]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[12]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [12]),
        .I3(\p_Val2_s_reg_282_reg[23] [12]),
        .I4(\axi_data_V_5_reg_344[12]_i_2_n_4 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [12]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[12]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[12] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[12]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[13]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [13]),
        .I3(\p_Val2_s_reg_282_reg[23] [13]),
        .I4(\axi_data_V_5_reg_344[13]_i_2_n_4 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [13]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[13]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[13] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[13]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[14]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [14]),
        .I3(\p_Val2_s_reg_282_reg[23] [14]),
        .I4(\axi_data_V_5_reg_344[14]_i_2_n_4 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [14]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[14]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[14] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[14]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[15]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [15]),
        .I3(\p_Val2_s_reg_282_reg[23] [15]),
        .I4(\axi_data_V_5_reg_344[15]_i_2_n_4 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [15]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[15]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[15] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[15]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[16]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [16]),
        .I3(\p_Val2_s_reg_282_reg[23] [16]),
        .I4(\axi_data_V_5_reg_344[16]_i_2_n_4 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [16]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[16]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[16] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[16]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[17]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [17]),
        .I3(\p_Val2_s_reg_282_reg[23] [17]),
        .I4(\axi_data_V_5_reg_344[17]_i_2_n_4 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [17]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[17]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[17] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[17]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[18]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [18]),
        .I3(\p_Val2_s_reg_282_reg[23] [18]),
        .I4(\axi_data_V_5_reg_344[18]_i_2_n_4 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [18]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[18]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[18] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[18]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[19]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [19]),
        .I3(\p_Val2_s_reg_282_reg[23] [19]),
        .I4(\axi_data_V_5_reg_344[19]_i_2_n_4 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [19]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[19]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[19] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[19]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[1]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [1]),
        .I3(\p_Val2_s_reg_282_reg[23] [1]),
        .I4(\axi_data_V_5_reg_344[1]_i_2_n_4 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[1]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[1] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[1]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[20]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [20]),
        .I3(\p_Val2_s_reg_282_reg[23] [20]),
        .I4(\axi_data_V_5_reg_344[20]_i_2_n_4 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [20]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[20]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[20] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[20]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[21]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [21]),
        .I3(\p_Val2_s_reg_282_reg[23] [21]),
        .I4(\axi_data_V_5_reg_344[21]_i_2_n_4 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [21]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[21]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[21] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[21]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[22]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [22]),
        .I3(\p_Val2_s_reg_282_reg[23] [22]),
        .I4(\axi_data_V_5_reg_344[22]_i_2_n_4 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [22]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[22]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[22] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[22]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[23]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [23]),
        .I3(\p_Val2_s_reg_282_reg[23] [23]),
        .I4(\axi_data_V_5_reg_344[23]_i_2_n_4 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [23]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[23]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[23] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[23]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[2]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [2]),
        .I3(\p_Val2_s_reg_282_reg[23] [2]),
        .I4(\axi_data_V_5_reg_344[2]_i_2_n_4 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [2]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[2]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[2] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[2]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[3]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [3]),
        .I3(\p_Val2_s_reg_282_reg[23] [3]),
        .I4(\axi_data_V_5_reg_344[3]_i_2_n_4 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [3]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[3]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[3] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[3]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[4]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [4]),
        .I3(\p_Val2_s_reg_282_reg[23] [4]),
        .I4(\axi_data_V_5_reg_344[4]_i_2_n_4 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [4]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[4]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[4] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[4]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[5]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [5]),
        .I3(\p_Val2_s_reg_282_reg[23] [5]),
        .I4(\axi_data_V_5_reg_344[5]_i_2_n_4 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [5]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[5]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[5] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[5]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[6]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [6]),
        .I3(\p_Val2_s_reg_282_reg[23] [6]),
        .I4(\axi_data_V_5_reg_344[6]_i_2_n_4 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [6]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[6]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[6] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[6]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[7]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [7]),
        .I3(\p_Val2_s_reg_282_reg[23] [7]),
        .I4(\axi_data_V_5_reg_344[7]_i_2_n_4 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [7]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[7]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[7] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[7]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[8]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [8]),
        .I3(\p_Val2_s_reg_282_reg[23] [8]),
        .I4(\axi_data_V_5_reg_344[8]_i_2_n_4 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [8]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[8]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[8] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[8]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \axi_data_V_5_reg_344[9]_i_1 
       (.I0(cmp743_i_reg_468),
        .I1(Q[3]),
        .I2(\axi_data_V_5_reg_344_reg[23] [9]),
        .I3(\p_Val2_s_reg_282_reg[23] [9]),
        .I4(\axi_data_V_5_reg_344[9]_i_2_n_4 ),
        .O(\cmp743_i_reg_468_reg[0]_0 [9]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \axi_data_V_5_reg_344[9]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[9] ),
        .I2(B_V_data_1_sel__0),
        .I3(Q[3]),
        .O(\axi_data_V_5_reg_344[9]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[0] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[0] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[10] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[10] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[11] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[11] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[12] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[12] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[13] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[13] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[14] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[14] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[15] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[15] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[16] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[16] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[17] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[17] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[18] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[18] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[19] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[19] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[1] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[1] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[20] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[20] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[21] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[21] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[22] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[22] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[23]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[23] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[23] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[2] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[2] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[3] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[3] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[4] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[4] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[5] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[5] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[6] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[6] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[7] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[7] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[8] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[8] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[9] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_4_[9] ),
        .O(\B_V_data_1_payload_B_reg[23]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \axi_last_V_reg_147[0]_i_1 
       (.I0(start_reg_171),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(Q[0]),
        .O(\start_reg_171_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln132_reg_491[0]_i_1 
       (.I0(\icmp_ln132_reg_491_reg[0]_0 ),
        .I1(ap_block_pp1_stage0_11001),
        .I2(Q[2]),
        .I3(CO),
        .O(\icmp_ln132_reg_491_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    internal_empty_n_i_2__7
       (.I0(ap_block_pp1_stage0_11001),
        .I1(Q[2]),
        .I2(\icmp_ln132_reg_491_reg[0]_0 ),
        .I3(ap_enable_reg_pp1_iter1_reg_0),
        .I4(img_in_data_full_n),
        .O(\ap_CS_fsm_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h0000000000007000)) 
    internal_full_n_i_2__2
       (.I0(img_in_data_empty_n),
        .I1(filter2D_0_3_3_9_9_1080_1920_1_U0_img_in_419_read),
        .I2(img_in_data_full_n),
        .I3(ap_enable_reg_pp1_iter1_reg_0),
        .I4(\icmp_ln132_reg_491_reg[0]_0 ),
        .I5(internal_full_n_i_4_n_4),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'h8880888888888888)) 
    internal_full_n_i_3__1
       (.I0(filter2D_0_3_3_9_9_1080_1920_1_U0_img_in_419_read),
        .I1(img_in_data_empty_n),
        .I2(internal_full_n_i_4_n_4),
        .I3(\icmp_ln132_reg_491_reg[0]_0 ),
        .I4(ap_enable_reg_pp1_iter1_reg_0),
        .I5(img_in_data_full_n),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'hAAAEAAAAFFFFFFFF)) 
    internal_full_n_i_4
       (.I0(internal_full_n_i_2__2_0),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(CO),
        .I3(\B_V_data_1_state_reg_n_4_[0] ),
        .I4(B_V_data_1_sel_rd_i_2_n_4),
        .I5(Q[2]),
        .O(internal_full_n_i_4_n_4));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_215[10]_i_2 
       (.I0(ap_enable_reg_pp1_iter0_reg),
        .I1(CO),
        .O(ap_enable_reg_pp1_iter0_reg_0));
  LUT4 #(
    .INIT(16'hFF40)) 
    \last_1_reg_356[0]_i_1 
       (.I0(\axi_data_V_5_reg_344_reg[0] ),
        .I1(Q[4]),
        .I2(\B_V_data_1_state_reg_n_4_[0] ),
        .I3(Q[3]),
        .O(\last_1_reg_356_reg[0] ));
  LUT6 #(
    .INIT(64'h00E2E2E2E2E2E2E2)) 
    \last_reg_226[0]_i_1 
       (.I0(\last_reg_226_reg[0] ),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(last_reg_226),
        .I3(\ap_CS_fsm_reg[5] ),
        .I4(Q[1]),
        .I5(cmp743_i_reg_468),
        .O(\axi_last_V_8_reg_269_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[0]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_4_[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_4_[0] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[10]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_4_[10] ),
        .I2(\B_V_data_1_payload_B_reg_n_4_[10] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[11]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_4_[11] ),
        .I2(\B_V_data_1_payload_B_reg_n_4_[11] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[12]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_4_[12] ),
        .I2(\B_V_data_1_payload_B_reg_n_4_[12] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[13]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_4_[13] ),
        .I2(\B_V_data_1_payload_B_reg_n_4_[13] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[14]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_4_[14] ),
        .I2(\B_V_data_1_payload_B_reg_n_4_[14] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[15]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_4_[15] ),
        .I2(\B_V_data_1_payload_B_reg_n_4_[15] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[16]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_4_[16] ),
        .I2(\B_V_data_1_payload_B_reg_n_4_[16] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[17]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_4_[17] ),
        .I2(\B_V_data_1_payload_B_reg_n_4_[17] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[18]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_4_[18] ),
        .I2(\B_V_data_1_payload_B_reg_n_4_[18] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[19]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_4_[19] ),
        .I2(\B_V_data_1_payload_B_reg_n_4_[19] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[1]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_4_[1] ),
        .I2(\B_V_data_1_payload_B_reg_n_4_[1] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[20]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_4_[20] ),
        .I2(\B_V_data_1_payload_B_reg_n_4_[20] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[21]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_4_[21] ),
        .I2(\B_V_data_1_payload_B_reg_n_4_[21] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[22]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_4_[22] ),
        .I2(\B_V_data_1_payload_B_reg_n_4_[22] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hF7FF0000)) 
    \p_Val2_s_reg_282[23]_i_1 
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(\icmp_ln132_reg_491_reg[0]_0 ),
        .I3(axi_last_V_8_reg_2691),
        .I4(ap_enable_reg_pp1_iter0_reg),
        .O(\ap_CS_fsm_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[23]_i_2 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_4_[23] ),
        .I2(\B_V_data_1_payload_B_reg_n_4_[23] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[2]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_4_[2] ),
        .I2(\B_V_data_1_payload_B_reg_n_4_[2] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[3]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_4_[3] ),
        .I2(\B_V_data_1_payload_B_reg_n_4_[3] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[4]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_4_[4] ),
        .I2(\B_V_data_1_payload_B_reg_n_4_[4] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[5]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_4_[5] ),
        .I2(\B_V_data_1_payload_B_reg_n_4_[5] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[6]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_4_[6] ),
        .I2(\B_V_data_1_payload_B_reg_n_4_[6] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[7]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_4_[7] ),
        .I2(\B_V_data_1_payload_B_reg_n_4_[7] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[8]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_4_[8] ),
        .I2(\B_V_data_1_payload_B_reg_n_4_[8] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_Val2_s_reg_282[9]_i_1 
       (.I0(B_V_data_1_sel__0),
        .I1(\B_V_data_1_payload_A_reg_n_4_[9] ),
        .I2(\B_V_data_1_payload_B_reg_n_4_[9] ),
        .I3(axi_last_V_8_reg_2691),
        .I4(\p_Val2_s_reg_282_reg[23] [9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hBFFF800080008000)) 
    \start_3_reg_238[0]_i_1 
       (.I0(start_1_fu_90),
        .I1(cmp743_i_reg_468),
        .I2(Q[1]),
        .I3(\ap_CS_fsm_reg[5] ),
        .I4(start_3_reg_238),
        .I5(ap_enable_reg_pp1_iter1_reg),
        .O(\start_1_fu_90_reg[0] ));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_regslice_both" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_regslice_both__parameterized1
   (stream_out_TLAST,
    ap_rst_n_inv,
    ap_clk,
    stream_out_TREADY,
    \B_V_data_1_state_reg[0]_0 ,
    ap_rst_n,
    axi_last_V_reg_279);
  output [0:0]stream_out_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input stream_out_TREADY;
  input \B_V_data_1_state_reg[0]_0 ;
  input ap_rst_n;
  input axi_last_V_reg_279;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__2_n_4 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__2_n_4 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__4_n_4;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__4_n_4;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__4_n_4 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_4_[0] ;
  wire \B_V_data_1_state_reg_n_4_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_V_reg_279;
  wire [0:0]stream_out_TLAST;
  wire stream_out_TREADY;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__2 
       (.I0(axi_last_V_reg_279),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__2_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__2_n_4 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__2 
       (.I0(axi_last_V_reg_279),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_4_[0] ),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__2_n_4 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__2_n_4 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(stream_out_TREADY),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__4_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__4_n_4),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__4_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__4_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(stream_out_TREADY),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1__4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(\B_V_data_1_state_reg_n_4_[0] ),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(stream_out_TREADY),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \stream_out_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(stream_out_TLAST));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_regslice_both" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_regslice_both__parameterized1_5
   (stream_out_TUSER,
    ap_rst_n_inv,
    ap_clk,
    stream_out_TREADY,
    \B_V_data_1_state_reg[0]_0 ,
    ap_rst_n,
    sof_3_reg_156,
    \B_V_data_1_payload_A_reg[0]_0 ,
    \B_V_data_1_payload_A_reg[0]_1 );
  output [0:0]stream_out_TUSER;
  input ap_rst_n_inv;
  input ap_clk;
  input stream_out_TREADY;
  input \B_V_data_1_state_reg[0]_0 ;
  input ap_rst_n;
  input sof_3_reg_156;
  input \B_V_data_1_payload_A_reg[0]_0 ;
  input \B_V_data_1_payload_A_reg[0]_1 ;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__1_n_4 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire \B_V_data_1_payload_A_reg[0]_1 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__1_n_4 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__3_n_4;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__3_n_4;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__3_n_4 ;
  wire B_V_data_1_state_cmp_full__0;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_4_[0] ;
  wire \B_V_data_1_state_reg_n_4_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire sof_3_reg_156;
  wire stream_out_TREADY;
  wire [0:0]stream_out_TUSER;

  LUT6 #(
    .INIT(64'hFFFF8AFF00008A00)) 
    \B_V_data_1_payload_A[0]_i_1__1 
       (.I0(sof_3_reg_156),
        .I1(\B_V_data_1_payload_A_reg[0]_0 ),
        .I2(\B_V_data_1_payload_A_reg[0]_1 ),
        .I3(B_V_data_1_state_cmp_full__0),
        .I4(B_V_data_1_sel_wr),
        .I5(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \B_V_data_1_payload_A[0]_i_2 
       (.I0(\B_V_data_1_state_reg_n_4_[1] ),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .O(B_V_data_1_state_cmp_full__0));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__1_n_4 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8AFFFFFF8A000000)) 
    \B_V_data_1_payload_B[0]_i_1__1 
       (.I0(sof_3_reg_156),
        .I1(\B_V_data_1_payload_A_reg[0]_0 ),
        .I2(\B_V_data_1_payload_A_reg[0]_1 ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_state_cmp_full__0),
        .I5(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__1_n_4 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__1_n_4 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(stream_out_TREADY),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__3_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__3_n_4),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__3_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__3_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(stream_out_TREADY),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(\B_V_data_1_state_reg_n_4_[0] ),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(stream_out_TREADY),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \stream_out_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(stream_out_TUSER));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_regslice_both" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_regslice_both__parameterized1_60
   (\B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel,
    \axi_last_V_3_reg_259_reg[0] ,
    \axi_last_V_5_ph_reg_295_reg[0] ,
    stream_in_TLAST_int_regslice,
    \last_1_ph_reg_319_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel_rd_reg_0,
    axi_last_V_3_reg_259,
    axi_last_V_8_reg_2691,
    stream_in_TVALID,
    \B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[1]_1 ,
    \B_V_data_1_state_reg[1]_2 ,
    ap_rst_n,
    \B_V_data_1_state_reg[0]_1 ,
    axi_last_V_5_ph_reg_295,
    Q,
    cmp743_i_reg_468,
    last_reg_226,
    \last_1_reg_356_reg[0] ,
    stream_in_TLAST);
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel;
  output \axi_last_V_3_reg_259_reg[0] ;
  output \axi_last_V_5_ph_reg_295_reg[0] ;
  output stream_in_TLAST_int_regslice;
  output \last_1_ph_reg_319_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel_rd_reg_0;
  input axi_last_V_3_reg_259;
  input axi_last_V_8_reg_2691;
  input stream_in_TVALID;
  input \B_V_data_1_state_reg[1]_0 ;
  input \B_V_data_1_state_reg[1]_1 ;
  input \B_V_data_1_state_reg[1]_2 ;
  input ap_rst_n;
  input \B_V_data_1_state_reg[0]_1 ;
  input axi_last_V_5_ph_reg_295;
  input [0:0]Q;
  input cmp743_i_reg_468;
  input last_reg_226;
  input \last_1_reg_356_reg[0] ;
  input [0:0]stream_in_TLAST;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_4 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_4 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_4;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_4 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire \B_V_data_1_state_reg[1]_2 ;
  wire \B_V_data_1_state_reg_n_4_[1] ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_V_3_reg_259;
  wire \axi_last_V_3_reg_259_reg[0] ;
  wire axi_last_V_5_ph_reg_295;
  wire \axi_last_V_5_ph_reg_295_reg[0] ;
  wire axi_last_V_8_reg_2691;
  wire cmp743_i_reg_468;
  wire \last_1_ph_reg_319_reg[0] ;
  wire \last_1_reg_356_reg[0] ;
  wire last_reg_226;
  wire [0:0]stream_in_TLAST;
  wire stream_in_TLAST_int_regslice;
  wire stream_in_TVALID;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(stream_in_TLAST),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_4 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(stream_in_TLAST),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_4 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_4 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(stream_in_TVALID),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h88A088A088A0A8A0)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(stream_in_TVALID),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .I5(\B_V_data_1_state_reg[0]_1 ),
        .O(\B_V_data_1_state[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFF73FF73FF73)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(stream_in_TVALID),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(\B_V_data_1_state_reg[1]_1 ),
        .I5(\B_V_data_1_state_reg[1]_2 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_4 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFB3BC808)) 
    \axi_last_V_5_reg_332[0]_i_1 
       (.I0(axi_last_V_5_ph_reg_295),
        .I1(Q),
        .I2(cmp743_i_reg_468),
        .I3(last_reg_226),
        .I4(stream_in_TLAST_int_regslice),
        .O(\axi_last_V_5_ph_reg_295_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_last_V_8_reg_269[0]_i_1 
       (.I0(axi_last_V_3_reg_259),
        .I1(axi_last_V_8_reg_2691),
        .I2(B_V_data_1_payload_B),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A),
        .O(\axi_last_V_3_reg_259_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V_reg_147[0]_i_2 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(stream_in_TLAST_int_regslice));
  LUT5 #(
    .INIT(32'hFB3BC808)) 
    \last_1_reg_356[0]_i_2 
       (.I0(\last_1_reg_356_reg[0] ),
        .I1(Q),
        .I2(cmp743_i_reg_468),
        .I3(last_reg_226),
        .I4(stream_in_TLAST_int_regslice),
        .O(\last_1_ph_reg_319_reg[0] ));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_regslice_both" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_regslice_both__parameterized1_61
   (\B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel,
    \start_reg_171_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel_rd_reg_0,
    start_reg_171,
    E,
    AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
    stream_in_TVALID,
    \B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[1]_1 ,
    \B_V_data_1_state_reg[1]_2 ,
    ap_rst_n,
    \B_V_data_1_state_reg[0]_1 ,
    stream_in_TUSER);
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel;
  output \start_reg_171_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel_rd_reg_0;
  input start_reg_171;
  input [0:0]E;
  input AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read;
  input stream_in_TVALID;
  input \B_V_data_1_state_reg[1]_0 ;
  input \B_V_data_1_state_reg[1]_1 ;
  input \B_V_data_1_state_reg[1]_2 ;
  input ap_rst_n;
  input \B_V_data_1_state_reg[0]_1 ;
  input [0:0]stream_in_TUSER;

  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read;
  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_4 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_4 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_4;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_4 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire \B_V_data_1_state_reg[1]_2 ;
  wire \B_V_data_1_state_reg_n_4_[1] ;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire start_reg_171;
  wire \start_reg_171_reg[0] ;
  wire [0:0]stream_in_TUSER;
  wire stream_in_TVALID;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(stream_in_TUSER),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_4 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(stream_in_TUSER),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_4 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_4 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(stream_in_TVALID),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h88A088A088A0A8A0)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(stream_in_TVALID),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .I5(\B_V_data_1_state_reg[0]_1 ),
        .O(\B_V_data_1_state[0]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFF73FF73FF73)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(stream_in_TVALID),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(\B_V_data_1_state_reg[1]_1 ),
        .I5(\B_V_data_1_state_reg[1]_2 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_4 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \start_reg_171[0]_i_1 
       (.I0(start_reg_171),
        .I1(E),
        .I2(B_V_data_1_payload_A),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_B),
        .I5(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .O(\start_reg_171_reg[0] ));
endmodule

module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0
   (start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n,
    AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
    AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read,
    mOutPtr110_out,
    shiftReg_ce,
    internal_full_n_reg_0,
    mOutPtr110_out_0,
    internal_full_n_reg_1,
    ap_idle,
    ap_sync_ready,
    internal_full_n_reg_2,
    ap_clk,
    img_in_rows_c_empty_n,
    Q,
    img_in_cols_c10_full_n,
    img_in_rows_c9_full_n,
    img_in_cols_c_empty_n,
    img_in_rows_c_full_n,
    img_in_cols_c_full_n,
    int_ap_idle_reg,
    int_ap_idle_reg_0,
    xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start,
    \mOutPtr_reg[0]_0 ,
    internal_empty_n_reg_0,
    ap_rst_n,
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc15_U0_ap_ready,
    filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready,
    int_ap_ready_reg,
    img_out_cols_c_full_n,
    shift_c_full_n,
    img_out_rows_c_full_n,
    start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n,
    start_once_reg,
    ap_start,
    start_once_reg_reg,
    CO,
    ap_rst_n_inv);
  output start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n;
  output AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  output AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read;
  output mOutPtr110_out;
  output shiftReg_ce;
  output internal_full_n_reg_0;
  output mOutPtr110_out_0;
  output internal_full_n_reg_1;
  output ap_idle;
  output ap_sync_ready;
  output internal_full_n_reg_2;
  input ap_clk;
  input img_in_rows_c_empty_n;
  input [1:0]Q;
  input img_in_cols_c10_full_n;
  input img_in_rows_c9_full_n;
  input img_in_cols_c_empty_n;
  input img_in_rows_c_full_n;
  input img_in_cols_c_full_n;
  input int_ap_idle_reg;
  input [0:0]int_ap_idle_reg_0;
  input xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start;
  input \mOutPtr_reg[0]_0 ;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc15_U0_ap_ready;
  input filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready;
  input int_ap_ready_reg;
  input img_out_cols_c_full_n;
  input shift_c_full_n;
  input img_out_rows_c_full_n;
  input start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n;
  input start_once_reg;
  input ap_start;
  input start_once_reg_reg;
  input [0:0]CO;
  input ap_rst_n_inv;

  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start;
  wire AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read;
  wire [0:0]CO;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc15_U0_ap_ready;
  wire filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready;
  wire img_in_cols_c10_full_n;
  wire img_in_cols_c_empty_n;
  wire img_in_cols_c_full_n;
  wire img_in_rows_c9_full_n;
  wire img_in_rows_c_empty_n;
  wire img_in_rows_c_full_n;
  wire img_out_cols_c_full_n;
  wire img_out_rows_c_full_n;
  wire int_ap_idle_i_2_n_4;
  wire int_ap_idle_reg;
  wire [0:0]int_ap_idle_reg_0;
  wire int_ap_ready_reg;
  wire internal_empty_n_i_1__5_n_4;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__5_n_4;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire shiftReg_ce;
  wire shift_c_full_n;
  wire start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n;
  wire start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start;

  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(int_ap_idle_i_2_n_4),
        .I1(img_out_cols_c_full_n),
        .I2(img_in_rows_c_full_n),
        .I3(img_in_cols_c_full_n),
        .I4(shift_c_full_n),
        .I5(img_out_rows_c_full_n),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .I1(img_in_rows_c_empty_n),
        .I2(Q[0]),
        .I3(img_in_cols_c10_full_n),
        .I4(img_in_rows_c9_full_n),
        .I5(img_in_cols_c_empty_n),
        .O(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read));
  LUT4 #(
    .INIT(16'h0080)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_i_2_n_4),
        .I1(int_ap_idle_reg),
        .I2(int_ap_idle_reg_0),
        .I3(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start),
        .O(ap_idle));
  LUT5 #(
    .INIT(32'hFFFF07FF)) 
    int_ap_idle_i_2
       (.I0(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n),
        .I1(start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n),
        .I2(start_once_reg),
        .I3(ap_start),
        .I4(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc15_U0_ap_ready),
        .O(int_ap_idle_i_2_n_4));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hEEE0)) 
    int_ap_ready_i_1
       (.I0(shiftReg_ce),
        .I1(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc15_U0_ap_ready),
        .I2(filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready),
        .I3(int_ap_ready_reg),
        .O(ap_sync_ready));
  LUT6 #(
    .INIT(64'hEFFF000F00000000)) 
    internal_empty_n_i_1__5
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(internal_empty_n_reg_0),
        .I4(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__5_n_4));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2
       (.I0(shiftReg_ce),
        .I1(img_in_rows_c_full_n),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__0
       (.I0(shiftReg_ce),
        .I1(img_in_cols_c_full_n),
        .O(internal_full_n_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_4),
        .Q(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFDDDDDDDDDDD5)) 
    internal_full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .I3(\mOutPtr_reg_n_4_[0] ),
        .I4(internal_empty_n_reg_0),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__5_n_4));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3
       (.I0(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I1(img_in_rows_c_empty_n),
        .I2(shiftReg_ce),
        .I3(img_in_rows_c_full_n),
        .O(mOutPtr110_out));
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__0
       (.I0(AXIvideo2xfMat_24_9_1080_1920_1_U0_img_2_read),
        .I1(img_in_cols_c_empty_n),
        .I2(shiftReg_ce),
        .I3(img_in_cols_c_full_n),
        .O(mOutPtr110_out_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_4),
        .Q(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDF2020DF)) 
    \mOutPtr[0]_i_1 
       (.I0(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .I1(CO),
        .I2(Q[1]),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hDDBDDDDD22422222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(Q[1]),
        .I3(CO),
        .I4(AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF0F0F8F0F0F000F0)) 
    start_once_reg_i_1
       (.I0(start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n),
        .I1(start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n),
        .I2(start_once_reg),
        .I3(ap_start),
        .I4(ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc15_U0_ap_ready),
        .I5(start_once_reg_reg),
        .O(internal_full_n_reg_2));
endmodule

module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0
   (start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n,
    xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start,
    D,
    ap_clk,
    CO,
    i_1_reg_2560,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done,
    img_out_rows_c_empty_n,
    Q,
    img_out_cols_c_empty_n,
    ap_rst_n_inv);
  output start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n;
  output xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start;
  output [0:0]D;
  input ap_clk;
  input [0:0]CO;
  input i_1_reg_2560;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done;
  input img_out_rows_c_empty_n;
  input [0:0]Q;
  input img_out_cols_c_empty_n;
  input ap_rst_n_inv;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire i_1_reg_2560;
  wire img_out_cols_c_empty_n;
  wire img_out_rows_c_empty_n;
  wire internal_empty_n_i_1__9_n_4;
  wire internal_empty_n_i_2__5_n_4;
  wire internal_full_n_i_1__9_n_4;
  wire internal_full_n_i_2__1_n_4;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr[2]_i_1_n_4 ;
  wire \mOutPtr_reg[1]_0 ;
  wire start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start;

  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start),
        .I1(img_out_rows_c_empty_n),
        .I2(Q),
        .I3(img_out_cols_c_empty_n),
        .O(D));
  LUT5 #(
    .INIT(32'hEE0E0000)) 
    internal_empty_n_i_1__9
       (.I0(internal_empty_n_i_2__5_n_4),
        .I1(mOutPtr[2]),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__9_n_4));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFFF)) 
    internal_empty_n_i_2__5
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start),
        .I3(CO),
        .I4(i_1_reg_2560),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(internal_empty_n_i_2__5_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_4),
        .Q(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFDDDDDDDDD5D5D5)) 
    internal_full_n_i_1__9
       (.I0(ap_rst_n),
        .I1(start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n),
        .I2(internal_full_n_i_2__1_n_4),
        .I3(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done),
        .I4(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_i_1__9_n_4));
  LUT3 #(
    .INIT(8'hFB)) 
    internal_full_n_i_2__1
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .O(internal_full_n_i_2__1_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_4),
        .Q(start_for_xfMat2AXIvideo_24_9_1080_1920_1_U0_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDF2020DF)) 
    \mOutPtr[0]_i_1 
       (.I0(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start),
        .I1(CO),
        .I2(i_1_reg_2560),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hDDBDDDDD22422222)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(i_1_reg_2560),
        .I3(CO),
        .I4(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done),
        .I4(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_4 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_4 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_xFApplyFilter2D_15_15_3_3_3_s
   (and_ln788_reg_1134_pp0_iter1_reg0,
    D,
    ap_clk,
    Q,
    p_reg_reg,
    and_ln788_reg_1134_pp0_iter16_reg,
    img_out_data_full_n,
    p_reg_reg_0,
    \shift_int_reg_reg[7]_0 ,
    p_reg_reg_1,
    p_reg_reg_2,
    \p_read8_int_reg_reg[23]_0 ,
    \p_read9_int_reg_reg[15]_0 ,
    p_reg_reg_3,
    p_reg_reg_4,
    \p_read5_int_reg_reg[23]_0 ,
    \p_read12_int_reg_reg[15]_0 ,
    \p_read4_int_reg_reg[23]_0 ,
    \p_read13_int_reg_reg[15]_0 ,
    p_reg_reg_5,
    p_reg_reg_6,
    \p_read1_int_reg_reg[23]_0 ,
    \p_read16_int_reg_reg[15]_0 ,
    \p_read3_int_reg_reg[23]_0 ,
    \p_read14_int_reg_reg[15]_0 ,
    \p_read_int_reg_reg[23]_0 ,
    \p_read17_int_reg_reg[15]_0 );
  output and_ln788_reg_1134_pp0_iter1_reg0;
  output [23:0]D;
  input ap_clk;
  input [0:0]Q;
  input p_reg_reg;
  input and_ln788_reg_1134_pp0_iter16_reg;
  input img_out_data_full_n;
  input p_reg_reg_0;
  input [7:0]\shift_int_reg_reg[7]_0 ;
  input [23:0]p_reg_reg_1;
  input [15:0]p_reg_reg_2;
  input [23:0]\p_read8_int_reg_reg[23]_0 ;
  input [15:0]\p_read9_int_reg_reg[15]_0 ;
  input [23:0]p_reg_reg_3;
  input [15:0]p_reg_reg_4;
  input [23:0]\p_read5_int_reg_reg[23]_0 ;
  input [15:0]\p_read12_int_reg_reg[15]_0 ;
  input [23:0]\p_read4_int_reg_reg[23]_0 ;
  input [15:0]\p_read13_int_reg_reg[15]_0 ;
  input [23:0]p_reg_reg_5;
  input [15:0]p_reg_reg_6;
  input [23:0]\p_read1_int_reg_reg[23]_0 ;
  input [15:0]\p_read16_int_reg_reg[15]_0 ;
  input [23:0]\p_read3_int_reg_reg[23]_0 ;
  input [15:0]\p_read14_int_reg_reg[15]_0 ;
  input [23:0]\p_read_int_reg_reg[23]_0 ;
  input [15:0]\p_read17_int_reg_reg[15]_0 ;

  wire [26:0]C;
  wire [23:0]D;
  wire [0:0]Q;
  wire [26:0]add_ln69_11_reg_1584;
  wire [25:0]add_ln69_13_reg_1554;
  wire [25:0]add_ln69_13_reg_1554_pp0_iter7_reg;
  wire [27:0]add_ln69_15_reg_1614;
  wire [24:0]add_ln69_16_reg_1512;
  wire [24:0]add_ln69_17_reg_1517;
  wire [26:0]add_ln69_19_reg_1589;
  wire [24:0]add_ln69_1_reg_1487;
  wire [25:0]add_ln69_21_reg_1569;
  wire [25:0]add_ln69_21_reg_1569_pp0_iter7_reg;
  wire [27:0]add_ln69_23_reg_1619;
  wire [26:0]add_ln69_3_reg_1579;
  wire [25:0]add_ln69_5_reg_1532;
  wire [25:0]add_ln69_5_reg_1532_pp0_iter7_reg;
  wire [27:0]add_ln69_7_reg_1609;
  wire [24:0]add_ln69_8_reg_1497;
  wire [24:0]add_ln69_9_reg_1502;
  wire [24:0]add_ln69_reg_1482;
  wire and_ln788_reg_1134_pp0_iter16_reg;
  wire and_ln788_reg_1134_pp0_iter1_reg0;
  wire ap_ce_reg;
  wire ap_ce_reg_reg_rep__0_n_4;
  wire ap_ce_reg_reg_rep__10_n_4;
  wire ap_ce_reg_reg_rep__11_n_4;
  wire ap_ce_reg_reg_rep__12_n_4;
  wire ap_ce_reg_reg_rep__13_n_4;
  wire ap_ce_reg_reg_rep__14_n_4;
  wire ap_ce_reg_reg_rep__15_n_4;
  wire ap_ce_reg_reg_rep__1_n_4;
  wire ap_ce_reg_reg_rep__2_n_4;
  wire ap_ce_reg_reg_rep__3_n_4;
  wire ap_ce_reg_reg_rep__4_n_4;
  wire ap_ce_reg_reg_rep__5_n_4;
  wire ap_ce_reg_reg_rep__6_n_4;
  wire ap_ce_reg_reg_rep__7_n_4;
  wire ap_ce_reg_reg_rep__8_n_4;
  wire ap_ce_reg_reg_rep__9_n_4;
  wire ap_ce_reg_reg_rep_n_4;
  wire ap_clk;
  wire [23:0]ap_return_int_reg;
  wire [7:0]ashr_ln1519_1_reg_1640;
  wire \ashr_ln1519_1_reg_1640[0]_i_1_n_4 ;
  wire \ashr_ln1519_1_reg_1640[0]_i_2_n_4 ;
  wire \ashr_ln1519_1_reg_1640[0]_i_3_n_4 ;
  wire \ashr_ln1519_1_reg_1640[1]_i_1_n_4 ;
  wire \ashr_ln1519_1_reg_1640[1]_i_2_n_4 ;
  wire \ashr_ln1519_1_reg_1640[1]_i_3_n_4 ;
  wire \ashr_ln1519_1_reg_1640[2]_i_1_n_4 ;
  wire \ashr_ln1519_1_reg_1640[2]_i_2_n_4 ;
  wire \ashr_ln1519_1_reg_1640[2]_i_3_n_4 ;
  wire \ashr_ln1519_1_reg_1640[3]_i_1_n_4 ;
  wire \ashr_ln1519_1_reg_1640[3]_i_2_n_4 ;
  wire \ashr_ln1519_1_reg_1640[3]_i_3_n_4 ;
  wire \ashr_ln1519_1_reg_1640[4]_i_1_n_4 ;
  wire \ashr_ln1519_1_reg_1640[4]_i_2_n_4 ;
  wire \ashr_ln1519_1_reg_1640[4]_i_3_n_4 ;
  wire \ashr_ln1519_1_reg_1640[5]_i_1_n_4 ;
  wire \ashr_ln1519_1_reg_1640[5]_i_2_n_4 ;
  wire \ashr_ln1519_1_reg_1640[5]_i_3_n_4 ;
  wire \ashr_ln1519_1_reg_1640[6]_i_1_n_4 ;
  wire \ashr_ln1519_1_reg_1640[6]_i_2_n_4 ;
  wire \ashr_ln1519_1_reg_1640[6]_i_3_n_4 ;
  wire \ashr_ln1519_1_reg_1640[7]_i_1_n_4 ;
  wire \ashr_ln1519_1_reg_1640[7]_i_2_n_4 ;
  wire \ashr_ln1519_1_reg_1640[7]_i_3_n_4 ;
  wire [7:0]ashr_ln1519_2_reg_1656;
  wire \ashr_ln1519_2_reg_1656[0]_i_1_n_4 ;
  wire \ashr_ln1519_2_reg_1656[0]_i_2_n_4 ;
  wire \ashr_ln1519_2_reg_1656[0]_i_3_n_4 ;
  wire \ashr_ln1519_2_reg_1656[1]_i_1_n_4 ;
  wire \ashr_ln1519_2_reg_1656[1]_i_2_n_4 ;
  wire \ashr_ln1519_2_reg_1656[1]_i_3_n_4 ;
  wire \ashr_ln1519_2_reg_1656[2]_i_1_n_4 ;
  wire \ashr_ln1519_2_reg_1656[2]_i_2_n_4 ;
  wire \ashr_ln1519_2_reg_1656[2]_i_3_n_4 ;
  wire \ashr_ln1519_2_reg_1656[3]_i_1_n_4 ;
  wire \ashr_ln1519_2_reg_1656[3]_i_2_n_4 ;
  wire \ashr_ln1519_2_reg_1656[3]_i_3_n_4 ;
  wire \ashr_ln1519_2_reg_1656[4]_i_1_n_4 ;
  wire \ashr_ln1519_2_reg_1656[4]_i_2_n_4 ;
  wire \ashr_ln1519_2_reg_1656[4]_i_3_n_4 ;
  wire \ashr_ln1519_2_reg_1656[5]_i_1_n_4 ;
  wire \ashr_ln1519_2_reg_1656[5]_i_2_n_4 ;
  wire \ashr_ln1519_2_reg_1656[5]_i_3_n_4 ;
  wire \ashr_ln1519_2_reg_1656[6]_i_1_n_4 ;
  wire \ashr_ln1519_2_reg_1656[6]_i_2_n_4 ;
  wire \ashr_ln1519_2_reg_1656[6]_i_3_n_4 ;
  wire \ashr_ln1519_2_reg_1656[7]_i_1_n_4 ;
  wire \ashr_ln1519_2_reg_1656[7]_i_2_n_4 ;
  wire \ashr_ln1519_2_reg_1656[7]_i_3_n_4 ;
  wire [7:0]ashr_ln1519_reg_1624;
  wire \ashr_ln1519_reg_1624[0]_i_1_n_4 ;
  wire \ashr_ln1519_reg_1624[0]_i_2_n_4 ;
  wire \ashr_ln1519_reg_1624[0]_i_3_n_4 ;
  wire \ashr_ln1519_reg_1624[1]_i_1_n_4 ;
  wire \ashr_ln1519_reg_1624[1]_i_2_n_4 ;
  wire \ashr_ln1519_reg_1624[1]_i_3_n_4 ;
  wire \ashr_ln1519_reg_1624[2]_i_1_n_4 ;
  wire \ashr_ln1519_reg_1624[2]_i_2_n_4 ;
  wire \ashr_ln1519_reg_1624[2]_i_3_n_4 ;
  wire \ashr_ln1519_reg_1624[3]_i_1_n_4 ;
  wire \ashr_ln1519_reg_1624[3]_i_2_n_4 ;
  wire \ashr_ln1519_reg_1624[3]_i_3_n_4 ;
  wire \ashr_ln1519_reg_1624[4]_i_1_n_4 ;
  wire \ashr_ln1519_reg_1624[4]_i_2_n_4 ;
  wire \ashr_ln1519_reg_1624[4]_i_3_n_4 ;
  wire \ashr_ln1519_reg_1624[5]_i_1_n_4 ;
  wire \ashr_ln1519_reg_1624[5]_i_2_n_4 ;
  wire \ashr_ln1519_reg_1624[5]_i_3_n_4 ;
  wire \ashr_ln1519_reg_1624[6]_i_1_n_4 ;
  wire \ashr_ln1519_reg_1624[6]_i_2_n_4 ;
  wire \ashr_ln1519_reg_1624[6]_i_3_n_4 ;
  wire \ashr_ln1519_reg_1624[7]_i_1_n_4 ;
  wire \ashr_ln1519_reg_1624[7]_i_2_n_4 ;
  wire \ashr_ln1519_reg_1624[7]_i_3_n_4 ;
  wire icmp_ln886_1_fu_776_p2;
  wire icmp_ln886_1_fu_776_p2_carry__0_i_1_n_4;
  wire icmp_ln886_1_fu_776_p2_carry__0_i_2_n_4;
  wire icmp_ln886_1_fu_776_p2_carry__0_i_3_n_4;
  wire icmp_ln886_1_fu_776_p2_carry__0_i_4_n_4;
  wire icmp_ln886_1_fu_776_p2_carry__0_i_5_n_4;
  wire icmp_ln886_1_fu_776_p2_carry__0_i_6_n_4;
  wire icmp_ln886_1_fu_776_p2_carry__0_i_7_n_4;
  wire icmp_ln886_1_fu_776_p2_carry__0_i_8_n_4;
  wire icmp_ln886_1_fu_776_p2_carry__0_n_4;
  wire icmp_ln886_1_fu_776_p2_carry__0_n_5;
  wire icmp_ln886_1_fu_776_p2_carry__0_n_6;
  wire icmp_ln886_1_fu_776_p2_carry__0_n_7;
  wire icmp_ln886_1_fu_776_p2_carry__1_i_1_n_4;
  wire icmp_ln886_1_fu_776_p2_carry__1_i_2_n_4;
  wire icmp_ln886_1_fu_776_p2_carry__1_i_3_n_4;
  wire icmp_ln886_1_fu_776_p2_carry__1_i_4_n_4;
  wire icmp_ln886_1_fu_776_p2_carry__1_n_7;
  wire icmp_ln886_1_fu_776_p2_carry_i_1_n_4;
  wire icmp_ln886_1_fu_776_p2_carry_i_2_n_4;
  wire icmp_ln886_1_fu_776_p2_carry_i_3_n_4;
  wire icmp_ln886_1_fu_776_p2_carry_i_4_n_4;
  wire icmp_ln886_1_fu_776_p2_carry_i_5_n_4;
  wire icmp_ln886_1_fu_776_p2_carry_i_6_n_4;
  wire icmp_ln886_1_fu_776_p2_carry_i_7_n_4;
  wire icmp_ln886_1_fu_776_p2_carry_i_8_n_4;
  wire icmp_ln886_1_fu_776_p2_carry_n_4;
  wire icmp_ln886_1_fu_776_p2_carry_n_5;
  wire icmp_ln886_1_fu_776_p2_carry_n_6;
  wire icmp_ln886_1_fu_776_p2_carry_n_7;
  wire icmp_ln886_2_fu_828_p2;
  wire icmp_ln886_2_fu_828_p2_carry__0_i_1_n_4;
  wire icmp_ln886_2_fu_828_p2_carry__0_i_2_n_4;
  wire icmp_ln886_2_fu_828_p2_carry__0_i_3_n_4;
  wire icmp_ln886_2_fu_828_p2_carry__0_i_4_n_4;
  wire icmp_ln886_2_fu_828_p2_carry__0_i_5_n_4;
  wire icmp_ln886_2_fu_828_p2_carry__0_i_6_n_4;
  wire icmp_ln886_2_fu_828_p2_carry__0_i_7_n_4;
  wire icmp_ln886_2_fu_828_p2_carry__0_i_8_n_4;
  wire icmp_ln886_2_fu_828_p2_carry__0_n_4;
  wire icmp_ln886_2_fu_828_p2_carry__0_n_5;
  wire icmp_ln886_2_fu_828_p2_carry__0_n_6;
  wire icmp_ln886_2_fu_828_p2_carry__0_n_7;
  wire icmp_ln886_2_fu_828_p2_carry__1_i_1_n_4;
  wire icmp_ln886_2_fu_828_p2_carry__1_i_2_n_4;
  wire icmp_ln886_2_fu_828_p2_carry__1_i_3_n_4;
  wire icmp_ln886_2_fu_828_p2_carry__1_i_4_n_4;
  wire icmp_ln886_2_fu_828_p2_carry__1_n_7;
  wire icmp_ln886_2_fu_828_p2_carry_i_1_n_4;
  wire icmp_ln886_2_fu_828_p2_carry_i_2_n_4;
  wire icmp_ln886_2_fu_828_p2_carry_i_3_n_4;
  wire icmp_ln886_2_fu_828_p2_carry_i_4_n_4;
  wire icmp_ln886_2_fu_828_p2_carry_i_5_n_4;
  wire icmp_ln886_2_fu_828_p2_carry_i_6_n_4;
  wire icmp_ln886_2_fu_828_p2_carry_i_7_n_4;
  wire icmp_ln886_2_fu_828_p2_carry_i_8_n_4;
  wire icmp_ln886_2_fu_828_p2_carry_n_4;
  wire icmp_ln886_2_fu_828_p2_carry_n_5;
  wire icmp_ln886_2_fu_828_p2_carry_n_6;
  wire icmp_ln886_2_fu_828_p2_carry_n_7;
  wire icmp_ln886_fu_724_p2;
  wire icmp_ln886_fu_724_p2_carry__0_i_1_n_4;
  wire icmp_ln886_fu_724_p2_carry__0_i_2_n_4;
  wire icmp_ln886_fu_724_p2_carry__0_i_3_n_4;
  wire icmp_ln886_fu_724_p2_carry__0_i_4_n_4;
  wire icmp_ln886_fu_724_p2_carry__0_i_5_n_4;
  wire icmp_ln886_fu_724_p2_carry__0_i_6_n_4;
  wire icmp_ln886_fu_724_p2_carry__0_i_7_n_4;
  wire icmp_ln886_fu_724_p2_carry__0_i_8_n_4;
  wire icmp_ln886_fu_724_p2_carry__0_n_4;
  wire icmp_ln886_fu_724_p2_carry__0_n_5;
  wire icmp_ln886_fu_724_p2_carry__0_n_6;
  wire icmp_ln886_fu_724_p2_carry__0_n_7;
  wire icmp_ln886_fu_724_p2_carry__1_i_1_n_4;
  wire icmp_ln886_fu_724_p2_carry__1_i_2_n_4;
  wire icmp_ln886_fu_724_p2_carry__1_i_3_n_4;
  wire icmp_ln886_fu_724_p2_carry__1_i_4_n_4;
  wire icmp_ln886_fu_724_p2_carry__1_n_7;
  wire icmp_ln886_fu_724_p2_carry_i_1_n_4;
  wire icmp_ln886_fu_724_p2_carry_i_2_n_4;
  wire icmp_ln886_fu_724_p2_carry_i_3_n_4;
  wire icmp_ln886_fu_724_p2_carry_i_4_n_4;
  wire icmp_ln886_fu_724_p2_carry_i_5_n_4;
  wire icmp_ln886_fu_724_p2_carry_i_6_n_4;
  wire icmp_ln886_fu_724_p2_carry_i_7_n_4;
  wire icmp_ln886_fu_724_p2_carry_i_8_n_4;
  wire icmp_ln886_fu_724_p2_carry_n_4;
  wire icmp_ln886_fu_724_p2_carry_n_5;
  wire icmp_ln886_fu_724_p2_carry_n_6;
  wire icmp_ln886_fu_724_p2_carry_n_7;
  wire img_out_data_full_n;
  wire mac_muladd_16s_8ns_24s_25_4_0_U37_n_10;
  wire mac_muladd_16s_8ns_24s_25_4_0_U37_n_11;
  wire mac_muladd_16s_8ns_24s_25_4_0_U37_n_12;
  wire mac_muladd_16s_8ns_24s_25_4_0_U37_n_13;
  wire mac_muladd_16s_8ns_24s_25_4_0_U37_n_14;
  wire mac_muladd_16s_8ns_24s_25_4_0_U37_n_15;
  wire mac_muladd_16s_8ns_24s_25_4_0_U37_n_16;
  wire mac_muladd_16s_8ns_24s_25_4_0_U37_n_17;
  wire mac_muladd_16s_8ns_24s_25_4_0_U37_n_18;
  wire mac_muladd_16s_8ns_24s_25_4_0_U37_n_19;
  wire mac_muladd_16s_8ns_24s_25_4_0_U37_n_20;
  wire mac_muladd_16s_8ns_24s_25_4_0_U37_n_21;
  wire mac_muladd_16s_8ns_24s_25_4_0_U37_n_22;
  wire mac_muladd_16s_8ns_24s_25_4_0_U37_n_23;
  wire mac_muladd_16s_8ns_24s_25_4_0_U37_n_24;
  wire mac_muladd_16s_8ns_24s_25_4_0_U37_n_25;
  wire mac_muladd_16s_8ns_24s_25_4_0_U37_n_26;
  wire mac_muladd_16s_8ns_24s_25_4_0_U37_n_27;
  wire mac_muladd_16s_8ns_24s_25_4_0_U37_n_28;
  wire mac_muladd_16s_8ns_24s_25_4_0_U37_n_4;
  wire mac_muladd_16s_8ns_24s_25_4_0_U37_n_5;
  wire mac_muladd_16s_8ns_24s_25_4_0_U37_n_6;
  wire mac_muladd_16s_8ns_24s_25_4_0_U37_n_7;
  wire mac_muladd_16s_8ns_24s_25_4_0_U37_n_8;
  wire mac_muladd_16s_8ns_24s_25_4_0_U37_n_9;
  wire mac_muladd_16s_8ns_24s_25_4_0_U38_n_10;
  wire mac_muladd_16s_8ns_24s_25_4_0_U38_n_11;
  wire mac_muladd_16s_8ns_24s_25_4_0_U38_n_12;
  wire mac_muladd_16s_8ns_24s_25_4_0_U38_n_13;
  wire mac_muladd_16s_8ns_24s_25_4_0_U38_n_14;
  wire mac_muladd_16s_8ns_24s_25_4_0_U38_n_15;
  wire mac_muladd_16s_8ns_24s_25_4_0_U38_n_16;
  wire mac_muladd_16s_8ns_24s_25_4_0_U38_n_17;
  wire mac_muladd_16s_8ns_24s_25_4_0_U38_n_18;
  wire mac_muladd_16s_8ns_24s_25_4_0_U38_n_19;
  wire mac_muladd_16s_8ns_24s_25_4_0_U38_n_20;
  wire mac_muladd_16s_8ns_24s_25_4_0_U38_n_21;
  wire mac_muladd_16s_8ns_24s_25_4_0_U38_n_22;
  wire mac_muladd_16s_8ns_24s_25_4_0_U38_n_23;
  wire mac_muladd_16s_8ns_24s_25_4_0_U38_n_24;
  wire mac_muladd_16s_8ns_24s_25_4_0_U38_n_25;
  wire mac_muladd_16s_8ns_24s_25_4_0_U38_n_26;
  wire mac_muladd_16s_8ns_24s_25_4_0_U38_n_27;
  wire mac_muladd_16s_8ns_24s_25_4_0_U38_n_28;
  wire mac_muladd_16s_8ns_24s_25_4_0_U38_n_4;
  wire mac_muladd_16s_8ns_24s_25_4_0_U38_n_5;
  wire mac_muladd_16s_8ns_24s_25_4_0_U38_n_6;
  wire mac_muladd_16s_8ns_24s_25_4_0_U38_n_7;
  wire mac_muladd_16s_8ns_24s_25_4_0_U38_n_8;
  wire mac_muladd_16s_8ns_24s_25_4_0_U38_n_9;
  wire mac_muladd_16s_8ns_24s_25_4_0_U39_n_10;
  wire mac_muladd_16s_8ns_24s_25_4_0_U39_n_11;
  wire mac_muladd_16s_8ns_24s_25_4_0_U39_n_12;
  wire mac_muladd_16s_8ns_24s_25_4_0_U39_n_13;
  wire mac_muladd_16s_8ns_24s_25_4_0_U39_n_14;
  wire mac_muladd_16s_8ns_24s_25_4_0_U39_n_15;
  wire mac_muladd_16s_8ns_24s_25_4_0_U39_n_16;
  wire mac_muladd_16s_8ns_24s_25_4_0_U39_n_17;
  wire mac_muladd_16s_8ns_24s_25_4_0_U39_n_18;
  wire mac_muladd_16s_8ns_24s_25_4_0_U39_n_19;
  wire mac_muladd_16s_8ns_24s_25_4_0_U39_n_20;
  wire mac_muladd_16s_8ns_24s_25_4_0_U39_n_21;
  wire mac_muladd_16s_8ns_24s_25_4_0_U39_n_22;
  wire mac_muladd_16s_8ns_24s_25_4_0_U39_n_23;
  wire mac_muladd_16s_8ns_24s_25_4_0_U39_n_24;
  wire mac_muladd_16s_8ns_24s_25_4_0_U39_n_25;
  wire mac_muladd_16s_8ns_24s_25_4_0_U39_n_26;
  wire mac_muladd_16s_8ns_24s_25_4_0_U39_n_27;
  wire mac_muladd_16s_8ns_24s_25_4_0_U39_n_28;
  wire mac_muladd_16s_8ns_24s_25_4_0_U39_n_4;
  wire mac_muladd_16s_8ns_24s_25_4_0_U39_n_5;
  wire mac_muladd_16s_8ns_24s_25_4_0_U39_n_6;
  wire mac_muladd_16s_8ns_24s_25_4_0_U39_n_7;
  wire mac_muladd_16s_8ns_24s_25_4_0_U39_n_8;
  wire mac_muladd_16s_8ns_24s_25_4_0_U39_n_9;
  wire mac_muladd_16s_8ns_24s_25_4_0_U40_n_10;
  wire mac_muladd_16s_8ns_24s_25_4_0_U40_n_11;
  wire mac_muladd_16s_8ns_24s_25_4_0_U40_n_12;
  wire mac_muladd_16s_8ns_24s_25_4_0_U40_n_13;
  wire mac_muladd_16s_8ns_24s_25_4_0_U40_n_14;
  wire mac_muladd_16s_8ns_24s_25_4_0_U40_n_15;
  wire mac_muladd_16s_8ns_24s_25_4_0_U40_n_16;
  wire mac_muladd_16s_8ns_24s_25_4_0_U40_n_17;
  wire mac_muladd_16s_8ns_24s_25_4_0_U40_n_18;
  wire mac_muladd_16s_8ns_24s_25_4_0_U40_n_19;
  wire mac_muladd_16s_8ns_24s_25_4_0_U40_n_20;
  wire mac_muladd_16s_8ns_24s_25_4_0_U40_n_21;
  wire mac_muladd_16s_8ns_24s_25_4_0_U40_n_22;
  wire mac_muladd_16s_8ns_24s_25_4_0_U40_n_23;
  wire mac_muladd_16s_8ns_24s_25_4_0_U40_n_24;
  wire mac_muladd_16s_8ns_24s_25_4_0_U40_n_25;
  wire mac_muladd_16s_8ns_24s_25_4_0_U40_n_26;
  wire mac_muladd_16s_8ns_24s_25_4_0_U40_n_27;
  wire mac_muladd_16s_8ns_24s_25_4_0_U40_n_28;
  wire mac_muladd_16s_8ns_24s_25_4_0_U40_n_4;
  wire mac_muladd_16s_8ns_24s_25_4_0_U40_n_5;
  wire mac_muladd_16s_8ns_24s_25_4_0_U40_n_6;
  wire mac_muladd_16s_8ns_24s_25_4_0_U40_n_7;
  wire mac_muladd_16s_8ns_24s_25_4_0_U40_n_8;
  wire mac_muladd_16s_8ns_24s_25_4_0_U40_n_9;
  wire mac_muladd_16s_8ns_24s_25_4_0_U41_n_10;
  wire mac_muladd_16s_8ns_24s_25_4_0_U41_n_11;
  wire mac_muladd_16s_8ns_24s_25_4_0_U41_n_12;
  wire mac_muladd_16s_8ns_24s_25_4_0_U41_n_13;
  wire mac_muladd_16s_8ns_24s_25_4_0_U41_n_14;
  wire mac_muladd_16s_8ns_24s_25_4_0_U41_n_15;
  wire mac_muladd_16s_8ns_24s_25_4_0_U41_n_16;
  wire mac_muladd_16s_8ns_24s_25_4_0_U41_n_17;
  wire mac_muladd_16s_8ns_24s_25_4_0_U41_n_18;
  wire mac_muladd_16s_8ns_24s_25_4_0_U41_n_19;
  wire mac_muladd_16s_8ns_24s_25_4_0_U41_n_20;
  wire mac_muladd_16s_8ns_24s_25_4_0_U41_n_21;
  wire mac_muladd_16s_8ns_24s_25_4_0_U41_n_22;
  wire mac_muladd_16s_8ns_24s_25_4_0_U41_n_23;
  wire mac_muladd_16s_8ns_24s_25_4_0_U41_n_24;
  wire mac_muladd_16s_8ns_24s_25_4_0_U41_n_25;
  wire mac_muladd_16s_8ns_24s_25_4_0_U41_n_26;
  wire mac_muladd_16s_8ns_24s_25_4_0_U41_n_27;
  wire mac_muladd_16s_8ns_24s_25_4_0_U41_n_28;
  wire mac_muladd_16s_8ns_24s_25_4_0_U41_n_4;
  wire mac_muladd_16s_8ns_24s_25_4_0_U41_n_5;
  wire mac_muladd_16s_8ns_24s_25_4_0_U41_n_6;
  wire mac_muladd_16s_8ns_24s_25_4_0_U41_n_7;
  wire mac_muladd_16s_8ns_24s_25_4_0_U41_n_8;
  wire mac_muladd_16s_8ns_24s_25_4_0_U41_n_9;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_10;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_11;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_12;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_13;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_14;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_15;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_16;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_17;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_18;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_19;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_20;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_21;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_22;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_23;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_24;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_25;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_26;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_27;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_28;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_4;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_5;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_6;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_7;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_8;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_9;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_10;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_11;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_12;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_13;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_14;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_15;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_16;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_17;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_18;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_19;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_20;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_21;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_22;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_23;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_24;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_25;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_26;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_27;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_28;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_4;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_5;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_6;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_7;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_8;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_9;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_10;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_11;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_12;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_13;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_14;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_15;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_16;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_17;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_18;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_19;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_20;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_21;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_22;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_23;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_24;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_25;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_26;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_27;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_28;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_4;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_5;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_6;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_7;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_8;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_9;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_10;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_11;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_12;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_13;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_14;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_15;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_16;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_17;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_18;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_19;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_20;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_21;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_22;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_23;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_24;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_25;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_26;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_27;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_28;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_4;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_5;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_6;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_7;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_8;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_9;
  wire mac_muladd_16s_8ns_25s_26_4_0_U46_n_10;
  wire mac_muladd_16s_8ns_25s_26_4_0_U46_n_11;
  wire mac_muladd_16s_8ns_25s_26_4_0_U46_n_12;
  wire mac_muladd_16s_8ns_25s_26_4_0_U46_n_13;
  wire mac_muladd_16s_8ns_25s_26_4_0_U46_n_14;
  wire mac_muladd_16s_8ns_25s_26_4_0_U46_n_15;
  wire mac_muladd_16s_8ns_25s_26_4_0_U46_n_16;
  wire mac_muladd_16s_8ns_25s_26_4_0_U46_n_17;
  wire mac_muladd_16s_8ns_25s_26_4_0_U46_n_18;
  wire mac_muladd_16s_8ns_25s_26_4_0_U46_n_19;
  wire mac_muladd_16s_8ns_25s_26_4_0_U46_n_20;
  wire mac_muladd_16s_8ns_25s_26_4_0_U46_n_21;
  wire mac_muladd_16s_8ns_25s_26_4_0_U46_n_22;
  wire mac_muladd_16s_8ns_25s_26_4_0_U46_n_23;
  wire mac_muladd_16s_8ns_25s_26_4_0_U46_n_24;
  wire mac_muladd_16s_8ns_25s_26_4_0_U46_n_25;
  wire mac_muladd_16s_8ns_25s_26_4_0_U46_n_26;
  wire mac_muladd_16s_8ns_25s_26_4_0_U46_n_27;
  wire mac_muladd_16s_8ns_25s_26_4_0_U46_n_28;
  wire mac_muladd_16s_8ns_25s_26_4_0_U46_n_29;
  wire mac_muladd_16s_8ns_25s_26_4_0_U46_n_4;
  wire mac_muladd_16s_8ns_25s_26_4_0_U46_n_5;
  wire mac_muladd_16s_8ns_25s_26_4_0_U46_n_6;
  wire mac_muladd_16s_8ns_25s_26_4_0_U46_n_7;
  wire mac_muladd_16s_8ns_25s_26_4_0_U46_n_8;
  wire mac_muladd_16s_8ns_25s_26_4_0_U46_n_9;
  wire mac_muladd_16s_8ns_25s_26_4_0_U47_n_10;
  wire mac_muladd_16s_8ns_25s_26_4_0_U47_n_11;
  wire mac_muladd_16s_8ns_25s_26_4_0_U47_n_12;
  wire mac_muladd_16s_8ns_25s_26_4_0_U47_n_13;
  wire mac_muladd_16s_8ns_25s_26_4_0_U47_n_14;
  wire mac_muladd_16s_8ns_25s_26_4_0_U47_n_15;
  wire mac_muladd_16s_8ns_25s_26_4_0_U47_n_16;
  wire mac_muladd_16s_8ns_25s_26_4_0_U47_n_17;
  wire mac_muladd_16s_8ns_25s_26_4_0_U47_n_18;
  wire mac_muladd_16s_8ns_25s_26_4_0_U47_n_19;
  wire mac_muladd_16s_8ns_25s_26_4_0_U47_n_20;
  wire mac_muladd_16s_8ns_25s_26_4_0_U47_n_21;
  wire mac_muladd_16s_8ns_25s_26_4_0_U47_n_22;
  wire mac_muladd_16s_8ns_25s_26_4_0_U47_n_23;
  wire mac_muladd_16s_8ns_25s_26_4_0_U47_n_24;
  wire mac_muladd_16s_8ns_25s_26_4_0_U47_n_25;
  wire mac_muladd_16s_8ns_25s_26_4_0_U47_n_26;
  wire mac_muladd_16s_8ns_25s_26_4_0_U47_n_27;
  wire mac_muladd_16s_8ns_25s_26_4_0_U47_n_28;
  wire mac_muladd_16s_8ns_25s_26_4_0_U47_n_29;
  wire mac_muladd_16s_8ns_25s_26_4_0_U47_n_4;
  wire mac_muladd_16s_8ns_25s_26_4_0_U47_n_5;
  wire mac_muladd_16s_8ns_25s_26_4_0_U47_n_6;
  wire mac_muladd_16s_8ns_25s_26_4_0_U47_n_7;
  wire mac_muladd_16s_8ns_25s_26_4_0_U47_n_8;
  wire mac_muladd_16s_8ns_25s_26_4_0_U47_n_9;
  wire mac_muladd_16s_8ns_25s_26_4_0_U48_n_10;
  wire mac_muladd_16s_8ns_25s_26_4_0_U48_n_11;
  wire mac_muladd_16s_8ns_25s_26_4_0_U48_n_12;
  wire mac_muladd_16s_8ns_25s_26_4_0_U48_n_13;
  wire mac_muladd_16s_8ns_25s_26_4_0_U48_n_14;
  wire mac_muladd_16s_8ns_25s_26_4_0_U48_n_15;
  wire mac_muladd_16s_8ns_25s_26_4_0_U48_n_16;
  wire mac_muladd_16s_8ns_25s_26_4_0_U48_n_17;
  wire mac_muladd_16s_8ns_25s_26_4_0_U48_n_18;
  wire mac_muladd_16s_8ns_25s_26_4_0_U48_n_19;
  wire mac_muladd_16s_8ns_25s_26_4_0_U48_n_20;
  wire mac_muladd_16s_8ns_25s_26_4_0_U48_n_21;
  wire mac_muladd_16s_8ns_25s_26_4_0_U48_n_22;
  wire mac_muladd_16s_8ns_25s_26_4_0_U48_n_23;
  wire mac_muladd_16s_8ns_25s_26_4_0_U48_n_24;
  wire mac_muladd_16s_8ns_25s_26_4_0_U48_n_25;
  wire mac_muladd_16s_8ns_25s_26_4_0_U48_n_26;
  wire mac_muladd_16s_8ns_25s_26_4_0_U48_n_27;
  wire mac_muladd_16s_8ns_25s_26_4_0_U48_n_28;
  wire mac_muladd_16s_8ns_25s_26_4_0_U48_n_29;
  wire mac_muladd_16s_8ns_25s_26_4_0_U48_n_4;
  wire mac_muladd_16s_8ns_25s_26_4_0_U48_n_5;
  wire mac_muladd_16s_8ns_25s_26_4_0_U48_n_6;
  wire mac_muladd_16s_8ns_25s_26_4_0_U48_n_7;
  wire mac_muladd_16s_8ns_25s_26_4_0_U48_n_8;
  wire mac_muladd_16s_8ns_25s_26_4_0_U48_n_9;
  wire mac_muladd_16s_8ns_26s_27_4_0_U49_n_10;
  wire mac_muladd_16s_8ns_26s_27_4_0_U49_n_11;
  wire mac_muladd_16s_8ns_26s_27_4_0_U49_n_12;
  wire mac_muladd_16s_8ns_26s_27_4_0_U49_n_13;
  wire mac_muladd_16s_8ns_26s_27_4_0_U49_n_14;
  wire mac_muladd_16s_8ns_26s_27_4_0_U49_n_15;
  wire mac_muladd_16s_8ns_26s_27_4_0_U49_n_16;
  wire mac_muladd_16s_8ns_26s_27_4_0_U49_n_17;
  wire mac_muladd_16s_8ns_26s_27_4_0_U49_n_18;
  wire mac_muladd_16s_8ns_26s_27_4_0_U49_n_19;
  wire mac_muladd_16s_8ns_26s_27_4_0_U49_n_20;
  wire mac_muladd_16s_8ns_26s_27_4_0_U49_n_21;
  wire mac_muladd_16s_8ns_26s_27_4_0_U49_n_22;
  wire mac_muladd_16s_8ns_26s_27_4_0_U49_n_23;
  wire mac_muladd_16s_8ns_26s_27_4_0_U49_n_24;
  wire mac_muladd_16s_8ns_26s_27_4_0_U49_n_25;
  wire mac_muladd_16s_8ns_26s_27_4_0_U49_n_26;
  wire mac_muladd_16s_8ns_26s_27_4_0_U49_n_27;
  wire mac_muladd_16s_8ns_26s_27_4_0_U49_n_28;
  wire mac_muladd_16s_8ns_26s_27_4_0_U49_n_29;
  wire mac_muladd_16s_8ns_26s_27_4_0_U49_n_30;
  wire mac_muladd_16s_8ns_26s_27_4_0_U49_n_31;
  wire mac_muladd_16s_8ns_26s_27_4_0_U49_n_4;
  wire mac_muladd_16s_8ns_26s_27_4_0_U49_n_5;
  wire mac_muladd_16s_8ns_26s_27_4_0_U49_n_6;
  wire mac_muladd_16s_8ns_26s_27_4_0_U49_n_7;
  wire mac_muladd_16s_8ns_26s_27_4_0_U49_n_8;
  wire mac_muladd_16s_8ns_26s_27_4_0_U49_n_9;
  wire mac_muladd_16s_8ns_26s_27_4_0_U50_n_10;
  wire mac_muladd_16s_8ns_26s_27_4_0_U50_n_11;
  wire mac_muladd_16s_8ns_26s_27_4_0_U50_n_12;
  wire mac_muladd_16s_8ns_26s_27_4_0_U50_n_13;
  wire mac_muladd_16s_8ns_26s_27_4_0_U50_n_14;
  wire mac_muladd_16s_8ns_26s_27_4_0_U50_n_15;
  wire mac_muladd_16s_8ns_26s_27_4_0_U50_n_16;
  wire mac_muladd_16s_8ns_26s_27_4_0_U50_n_17;
  wire mac_muladd_16s_8ns_26s_27_4_0_U50_n_18;
  wire mac_muladd_16s_8ns_26s_27_4_0_U50_n_19;
  wire mac_muladd_16s_8ns_26s_27_4_0_U50_n_20;
  wire mac_muladd_16s_8ns_26s_27_4_0_U50_n_21;
  wire mac_muladd_16s_8ns_26s_27_4_0_U50_n_22;
  wire mac_muladd_16s_8ns_26s_27_4_0_U50_n_23;
  wire mac_muladd_16s_8ns_26s_27_4_0_U50_n_24;
  wire mac_muladd_16s_8ns_26s_27_4_0_U50_n_25;
  wire mac_muladd_16s_8ns_26s_27_4_0_U50_n_26;
  wire mac_muladd_16s_8ns_26s_27_4_0_U50_n_27;
  wire mac_muladd_16s_8ns_26s_27_4_0_U50_n_28;
  wire mac_muladd_16s_8ns_26s_27_4_0_U50_n_29;
  wire mac_muladd_16s_8ns_26s_27_4_0_U50_n_30;
  wire mac_muladd_16s_8ns_26s_27_4_0_U50_n_31;
  wire mac_muladd_16s_8ns_26s_27_4_0_U50_n_4;
  wire mac_muladd_16s_8ns_26s_27_4_0_U50_n_5;
  wire mac_muladd_16s_8ns_26s_27_4_0_U50_n_6;
  wire mac_muladd_16s_8ns_26s_27_4_0_U50_n_7;
  wire mac_muladd_16s_8ns_26s_27_4_0_U50_n_8;
  wire mac_muladd_16s_8ns_26s_27_4_0_U50_n_9;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_10;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_11;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_12;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_13;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_14;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_15;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_16;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_17;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_18;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_19;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_20;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_21;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_22;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_23;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_24;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_25;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_26;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_27;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_28;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_29;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_30;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_31;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_4;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_5;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_6;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_7;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_8;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_9;
  wire mac_muladd_16s_8ns_27s_28_4_0_U52_n_10;
  wire mac_muladd_16s_8ns_27s_28_4_0_U52_n_11;
  wire mac_muladd_16s_8ns_27s_28_4_0_U52_n_12;
  wire mac_muladd_16s_8ns_27s_28_4_0_U52_n_13;
  wire mac_muladd_16s_8ns_27s_28_4_0_U52_n_14;
  wire mac_muladd_16s_8ns_27s_28_4_0_U52_n_15;
  wire mac_muladd_16s_8ns_27s_28_4_0_U52_n_16;
  wire mac_muladd_16s_8ns_27s_28_4_0_U52_n_17;
  wire mac_muladd_16s_8ns_27s_28_4_0_U52_n_18;
  wire mac_muladd_16s_8ns_27s_28_4_0_U52_n_19;
  wire mac_muladd_16s_8ns_27s_28_4_0_U52_n_20;
  wire mac_muladd_16s_8ns_27s_28_4_0_U52_n_21;
  wire mac_muladd_16s_8ns_27s_28_4_0_U52_n_22;
  wire mac_muladd_16s_8ns_27s_28_4_0_U52_n_23;
  wire mac_muladd_16s_8ns_27s_28_4_0_U52_n_24;
  wire mac_muladd_16s_8ns_27s_28_4_0_U52_n_25;
  wire mac_muladd_16s_8ns_27s_28_4_0_U52_n_26;
  wire mac_muladd_16s_8ns_27s_28_4_0_U52_n_27;
  wire mac_muladd_16s_8ns_27s_28_4_0_U52_n_28;
  wire mac_muladd_16s_8ns_27s_28_4_0_U52_n_29;
  wire mac_muladd_16s_8ns_27s_28_4_0_U52_n_30;
  wire mac_muladd_16s_8ns_27s_28_4_0_U52_n_31;
  wire mac_muladd_16s_8ns_27s_28_4_0_U52_n_32;
  wire mac_muladd_16s_8ns_27s_28_4_0_U52_n_33;
  wire mac_muladd_16s_8ns_27s_28_4_0_U52_n_4;
  wire mac_muladd_16s_8ns_27s_28_4_0_U52_n_5;
  wire mac_muladd_16s_8ns_27s_28_4_0_U52_n_6;
  wire mac_muladd_16s_8ns_27s_28_4_0_U52_n_7;
  wire mac_muladd_16s_8ns_27s_28_4_0_U52_n_8;
  wire mac_muladd_16s_8ns_27s_28_4_0_U52_n_9;
  wire mac_muladd_16s_8ns_27s_28_4_0_U53_n_10;
  wire mac_muladd_16s_8ns_27s_28_4_0_U53_n_11;
  wire mac_muladd_16s_8ns_27s_28_4_0_U53_n_12;
  wire mac_muladd_16s_8ns_27s_28_4_0_U53_n_13;
  wire mac_muladd_16s_8ns_27s_28_4_0_U53_n_14;
  wire mac_muladd_16s_8ns_27s_28_4_0_U53_n_15;
  wire mac_muladd_16s_8ns_27s_28_4_0_U53_n_16;
  wire mac_muladd_16s_8ns_27s_28_4_0_U53_n_17;
  wire mac_muladd_16s_8ns_27s_28_4_0_U53_n_18;
  wire mac_muladd_16s_8ns_27s_28_4_0_U53_n_19;
  wire mac_muladd_16s_8ns_27s_28_4_0_U53_n_20;
  wire mac_muladd_16s_8ns_27s_28_4_0_U53_n_21;
  wire mac_muladd_16s_8ns_27s_28_4_0_U53_n_22;
  wire mac_muladd_16s_8ns_27s_28_4_0_U53_n_23;
  wire mac_muladd_16s_8ns_27s_28_4_0_U53_n_24;
  wire mac_muladd_16s_8ns_27s_28_4_0_U53_n_25;
  wire mac_muladd_16s_8ns_27s_28_4_0_U53_n_26;
  wire mac_muladd_16s_8ns_27s_28_4_0_U53_n_27;
  wire mac_muladd_16s_8ns_27s_28_4_0_U53_n_28;
  wire mac_muladd_16s_8ns_27s_28_4_0_U53_n_29;
  wire mac_muladd_16s_8ns_27s_28_4_0_U53_n_30;
  wire mac_muladd_16s_8ns_27s_28_4_0_U53_n_31;
  wire mac_muladd_16s_8ns_27s_28_4_0_U53_n_32;
  wire mac_muladd_16s_8ns_27s_28_4_0_U53_n_33;
  wire mac_muladd_16s_8ns_27s_28_4_0_U53_n_4;
  wire mac_muladd_16s_8ns_27s_28_4_0_U53_n_5;
  wire mac_muladd_16s_8ns_27s_28_4_0_U53_n_6;
  wire mac_muladd_16s_8ns_27s_28_4_0_U53_n_7;
  wire mac_muladd_16s_8ns_27s_28_4_0_U53_n_8;
  wire mac_muladd_16s_8ns_27s_28_4_0_U53_n_9;
  wire mac_muladd_16s_8ns_27s_28_4_0_U54_n_10;
  wire mac_muladd_16s_8ns_27s_28_4_0_U54_n_11;
  wire mac_muladd_16s_8ns_27s_28_4_0_U54_n_12;
  wire mac_muladd_16s_8ns_27s_28_4_0_U54_n_13;
  wire mac_muladd_16s_8ns_27s_28_4_0_U54_n_14;
  wire mac_muladd_16s_8ns_27s_28_4_0_U54_n_15;
  wire mac_muladd_16s_8ns_27s_28_4_0_U54_n_16;
  wire mac_muladd_16s_8ns_27s_28_4_0_U54_n_17;
  wire mac_muladd_16s_8ns_27s_28_4_0_U54_n_18;
  wire mac_muladd_16s_8ns_27s_28_4_0_U54_n_19;
  wire mac_muladd_16s_8ns_27s_28_4_0_U54_n_20;
  wire mac_muladd_16s_8ns_27s_28_4_0_U54_n_21;
  wire mac_muladd_16s_8ns_27s_28_4_0_U54_n_22;
  wire mac_muladd_16s_8ns_27s_28_4_0_U54_n_23;
  wire mac_muladd_16s_8ns_27s_28_4_0_U54_n_24;
  wire mac_muladd_16s_8ns_27s_28_4_0_U54_n_25;
  wire mac_muladd_16s_8ns_27s_28_4_0_U54_n_26;
  wire mac_muladd_16s_8ns_27s_28_4_0_U54_n_27;
  wire mac_muladd_16s_8ns_27s_28_4_0_U54_n_28;
  wire mac_muladd_16s_8ns_27s_28_4_0_U54_n_29;
  wire mac_muladd_16s_8ns_27s_28_4_0_U54_n_30;
  wire mac_muladd_16s_8ns_27s_28_4_0_U54_n_31;
  wire mac_muladd_16s_8ns_27s_28_4_0_U54_n_32;
  wire mac_muladd_16s_8ns_27s_28_4_0_U54_n_33;
  wire mac_muladd_16s_8ns_27s_28_4_0_U54_n_4;
  wire mac_muladd_16s_8ns_27s_28_4_0_U54_n_5;
  wire mac_muladd_16s_8ns_27s_28_4_0_U54_n_6;
  wire mac_muladd_16s_8ns_27s_28_4_0_U54_n_7;
  wire mac_muladd_16s_8ns_27s_28_4_0_U54_n_8;
  wire mac_muladd_16s_8ns_27s_28_4_0_U54_n_9;
  wire mul_mul_16s_8ns_24_4_0_U28_n_10;
  wire mul_mul_16s_8ns_24_4_0_U28_n_11;
  wire mul_mul_16s_8ns_24_4_0_U28_n_12;
  wire mul_mul_16s_8ns_24_4_0_U28_n_13;
  wire mul_mul_16s_8ns_24_4_0_U28_n_14;
  wire mul_mul_16s_8ns_24_4_0_U28_n_15;
  wire mul_mul_16s_8ns_24_4_0_U28_n_16;
  wire mul_mul_16s_8ns_24_4_0_U28_n_17;
  wire mul_mul_16s_8ns_24_4_0_U28_n_18;
  wire mul_mul_16s_8ns_24_4_0_U28_n_19;
  wire mul_mul_16s_8ns_24_4_0_U28_n_20;
  wire mul_mul_16s_8ns_24_4_0_U28_n_21;
  wire mul_mul_16s_8ns_24_4_0_U28_n_22;
  wire mul_mul_16s_8ns_24_4_0_U28_n_23;
  wire mul_mul_16s_8ns_24_4_0_U28_n_24;
  wire mul_mul_16s_8ns_24_4_0_U28_n_25;
  wire mul_mul_16s_8ns_24_4_0_U28_n_26;
  wire mul_mul_16s_8ns_24_4_0_U28_n_27;
  wire mul_mul_16s_8ns_24_4_0_U28_n_4;
  wire mul_mul_16s_8ns_24_4_0_U28_n_5;
  wire mul_mul_16s_8ns_24_4_0_U28_n_6;
  wire mul_mul_16s_8ns_24_4_0_U28_n_7;
  wire mul_mul_16s_8ns_24_4_0_U28_n_8;
  wire mul_mul_16s_8ns_24_4_0_U28_n_9;
  wire mul_mul_16s_8ns_24_4_0_U29_n_10;
  wire mul_mul_16s_8ns_24_4_0_U29_n_11;
  wire mul_mul_16s_8ns_24_4_0_U29_n_12;
  wire mul_mul_16s_8ns_24_4_0_U29_n_13;
  wire mul_mul_16s_8ns_24_4_0_U29_n_14;
  wire mul_mul_16s_8ns_24_4_0_U29_n_15;
  wire mul_mul_16s_8ns_24_4_0_U29_n_16;
  wire mul_mul_16s_8ns_24_4_0_U29_n_17;
  wire mul_mul_16s_8ns_24_4_0_U29_n_18;
  wire mul_mul_16s_8ns_24_4_0_U29_n_19;
  wire mul_mul_16s_8ns_24_4_0_U29_n_20;
  wire mul_mul_16s_8ns_24_4_0_U29_n_21;
  wire mul_mul_16s_8ns_24_4_0_U29_n_22;
  wire mul_mul_16s_8ns_24_4_0_U29_n_23;
  wire mul_mul_16s_8ns_24_4_0_U29_n_24;
  wire mul_mul_16s_8ns_24_4_0_U29_n_25;
  wire mul_mul_16s_8ns_24_4_0_U29_n_26;
  wire mul_mul_16s_8ns_24_4_0_U29_n_27;
  wire mul_mul_16s_8ns_24_4_0_U29_n_4;
  wire mul_mul_16s_8ns_24_4_0_U29_n_5;
  wire mul_mul_16s_8ns_24_4_0_U29_n_6;
  wire mul_mul_16s_8ns_24_4_0_U29_n_7;
  wire mul_mul_16s_8ns_24_4_0_U29_n_8;
  wire mul_mul_16s_8ns_24_4_0_U29_n_9;
  wire mul_mul_16s_8ns_24_4_0_U30_n_10;
  wire mul_mul_16s_8ns_24_4_0_U30_n_11;
  wire mul_mul_16s_8ns_24_4_0_U30_n_12;
  wire mul_mul_16s_8ns_24_4_0_U30_n_13;
  wire mul_mul_16s_8ns_24_4_0_U30_n_14;
  wire mul_mul_16s_8ns_24_4_0_U30_n_15;
  wire mul_mul_16s_8ns_24_4_0_U30_n_16;
  wire mul_mul_16s_8ns_24_4_0_U30_n_17;
  wire mul_mul_16s_8ns_24_4_0_U30_n_18;
  wire mul_mul_16s_8ns_24_4_0_U30_n_19;
  wire mul_mul_16s_8ns_24_4_0_U30_n_20;
  wire mul_mul_16s_8ns_24_4_0_U30_n_21;
  wire mul_mul_16s_8ns_24_4_0_U30_n_22;
  wire mul_mul_16s_8ns_24_4_0_U30_n_23;
  wire mul_mul_16s_8ns_24_4_0_U30_n_24;
  wire mul_mul_16s_8ns_24_4_0_U30_n_25;
  wire mul_mul_16s_8ns_24_4_0_U30_n_26;
  wire mul_mul_16s_8ns_24_4_0_U30_n_27;
  wire mul_mul_16s_8ns_24_4_0_U30_n_4;
  wire mul_mul_16s_8ns_24_4_0_U30_n_5;
  wire mul_mul_16s_8ns_24_4_0_U30_n_6;
  wire mul_mul_16s_8ns_24_4_0_U30_n_7;
  wire mul_mul_16s_8ns_24_4_0_U30_n_8;
  wire mul_mul_16s_8ns_24_4_0_U30_n_9;
  wire mul_mul_16s_8ns_24_4_0_U31_n_10;
  wire mul_mul_16s_8ns_24_4_0_U31_n_11;
  wire mul_mul_16s_8ns_24_4_0_U31_n_12;
  wire mul_mul_16s_8ns_24_4_0_U31_n_13;
  wire mul_mul_16s_8ns_24_4_0_U31_n_14;
  wire mul_mul_16s_8ns_24_4_0_U31_n_15;
  wire mul_mul_16s_8ns_24_4_0_U31_n_16;
  wire mul_mul_16s_8ns_24_4_0_U31_n_17;
  wire mul_mul_16s_8ns_24_4_0_U31_n_18;
  wire mul_mul_16s_8ns_24_4_0_U31_n_19;
  wire mul_mul_16s_8ns_24_4_0_U31_n_20;
  wire mul_mul_16s_8ns_24_4_0_U31_n_21;
  wire mul_mul_16s_8ns_24_4_0_U31_n_22;
  wire mul_mul_16s_8ns_24_4_0_U31_n_23;
  wire mul_mul_16s_8ns_24_4_0_U31_n_24;
  wire mul_mul_16s_8ns_24_4_0_U31_n_25;
  wire mul_mul_16s_8ns_24_4_0_U31_n_26;
  wire mul_mul_16s_8ns_24_4_0_U31_n_27;
  wire mul_mul_16s_8ns_24_4_0_U31_n_4;
  wire mul_mul_16s_8ns_24_4_0_U31_n_5;
  wire mul_mul_16s_8ns_24_4_0_U31_n_6;
  wire mul_mul_16s_8ns_24_4_0_U31_n_7;
  wire mul_mul_16s_8ns_24_4_0_U31_n_8;
  wire mul_mul_16s_8ns_24_4_0_U31_n_9;
  wire mul_mul_16s_8ns_24_4_0_U32_n_10;
  wire mul_mul_16s_8ns_24_4_0_U32_n_11;
  wire mul_mul_16s_8ns_24_4_0_U32_n_12;
  wire mul_mul_16s_8ns_24_4_0_U32_n_13;
  wire mul_mul_16s_8ns_24_4_0_U32_n_14;
  wire mul_mul_16s_8ns_24_4_0_U32_n_15;
  wire mul_mul_16s_8ns_24_4_0_U32_n_16;
  wire mul_mul_16s_8ns_24_4_0_U32_n_17;
  wire mul_mul_16s_8ns_24_4_0_U32_n_18;
  wire mul_mul_16s_8ns_24_4_0_U32_n_19;
  wire mul_mul_16s_8ns_24_4_0_U32_n_20;
  wire mul_mul_16s_8ns_24_4_0_U32_n_21;
  wire mul_mul_16s_8ns_24_4_0_U32_n_22;
  wire mul_mul_16s_8ns_24_4_0_U32_n_23;
  wire mul_mul_16s_8ns_24_4_0_U32_n_24;
  wire mul_mul_16s_8ns_24_4_0_U32_n_25;
  wire mul_mul_16s_8ns_24_4_0_U32_n_26;
  wire mul_mul_16s_8ns_24_4_0_U32_n_27;
  wire mul_mul_16s_8ns_24_4_0_U32_n_4;
  wire mul_mul_16s_8ns_24_4_0_U32_n_5;
  wire mul_mul_16s_8ns_24_4_0_U32_n_6;
  wire mul_mul_16s_8ns_24_4_0_U32_n_7;
  wire mul_mul_16s_8ns_24_4_0_U32_n_8;
  wire mul_mul_16s_8ns_24_4_0_U32_n_9;
  wire mul_mul_16s_8ns_24_4_0_U33_n_10;
  wire mul_mul_16s_8ns_24_4_0_U33_n_11;
  wire mul_mul_16s_8ns_24_4_0_U33_n_12;
  wire mul_mul_16s_8ns_24_4_0_U33_n_13;
  wire mul_mul_16s_8ns_24_4_0_U33_n_14;
  wire mul_mul_16s_8ns_24_4_0_U33_n_15;
  wire mul_mul_16s_8ns_24_4_0_U33_n_16;
  wire mul_mul_16s_8ns_24_4_0_U33_n_17;
  wire mul_mul_16s_8ns_24_4_0_U33_n_18;
  wire mul_mul_16s_8ns_24_4_0_U33_n_19;
  wire mul_mul_16s_8ns_24_4_0_U33_n_20;
  wire mul_mul_16s_8ns_24_4_0_U33_n_21;
  wire mul_mul_16s_8ns_24_4_0_U33_n_22;
  wire mul_mul_16s_8ns_24_4_0_U33_n_23;
  wire mul_mul_16s_8ns_24_4_0_U33_n_24;
  wire mul_mul_16s_8ns_24_4_0_U33_n_25;
  wire mul_mul_16s_8ns_24_4_0_U33_n_26;
  wire mul_mul_16s_8ns_24_4_0_U33_n_27;
  wire mul_mul_16s_8ns_24_4_0_U33_n_4;
  wire mul_mul_16s_8ns_24_4_0_U33_n_5;
  wire mul_mul_16s_8ns_24_4_0_U33_n_6;
  wire mul_mul_16s_8ns_24_4_0_U33_n_7;
  wire mul_mul_16s_8ns_24_4_0_U33_n_8;
  wire mul_mul_16s_8ns_24_4_0_U33_n_9;
  wire mul_mul_16s_8ns_24_4_0_U34_n_10;
  wire mul_mul_16s_8ns_24_4_0_U34_n_11;
  wire mul_mul_16s_8ns_24_4_0_U34_n_12;
  wire mul_mul_16s_8ns_24_4_0_U34_n_13;
  wire mul_mul_16s_8ns_24_4_0_U34_n_14;
  wire mul_mul_16s_8ns_24_4_0_U34_n_15;
  wire mul_mul_16s_8ns_24_4_0_U34_n_16;
  wire mul_mul_16s_8ns_24_4_0_U34_n_17;
  wire mul_mul_16s_8ns_24_4_0_U34_n_18;
  wire mul_mul_16s_8ns_24_4_0_U34_n_19;
  wire mul_mul_16s_8ns_24_4_0_U34_n_20;
  wire mul_mul_16s_8ns_24_4_0_U34_n_21;
  wire mul_mul_16s_8ns_24_4_0_U34_n_22;
  wire mul_mul_16s_8ns_24_4_0_U34_n_23;
  wire mul_mul_16s_8ns_24_4_0_U34_n_24;
  wire mul_mul_16s_8ns_24_4_0_U34_n_25;
  wire mul_mul_16s_8ns_24_4_0_U34_n_26;
  wire mul_mul_16s_8ns_24_4_0_U34_n_27;
  wire mul_mul_16s_8ns_24_4_0_U34_n_4;
  wire mul_mul_16s_8ns_24_4_0_U34_n_5;
  wire mul_mul_16s_8ns_24_4_0_U34_n_6;
  wire mul_mul_16s_8ns_24_4_0_U34_n_7;
  wire mul_mul_16s_8ns_24_4_0_U34_n_8;
  wire mul_mul_16s_8ns_24_4_0_U34_n_9;
  wire mul_mul_16s_8ns_24_4_0_U35_n_10;
  wire mul_mul_16s_8ns_24_4_0_U35_n_11;
  wire mul_mul_16s_8ns_24_4_0_U35_n_12;
  wire mul_mul_16s_8ns_24_4_0_U35_n_13;
  wire mul_mul_16s_8ns_24_4_0_U35_n_14;
  wire mul_mul_16s_8ns_24_4_0_U35_n_15;
  wire mul_mul_16s_8ns_24_4_0_U35_n_16;
  wire mul_mul_16s_8ns_24_4_0_U35_n_17;
  wire mul_mul_16s_8ns_24_4_0_U35_n_18;
  wire mul_mul_16s_8ns_24_4_0_U35_n_19;
  wire mul_mul_16s_8ns_24_4_0_U35_n_20;
  wire mul_mul_16s_8ns_24_4_0_U35_n_21;
  wire mul_mul_16s_8ns_24_4_0_U35_n_22;
  wire mul_mul_16s_8ns_24_4_0_U35_n_23;
  wire mul_mul_16s_8ns_24_4_0_U35_n_24;
  wire mul_mul_16s_8ns_24_4_0_U35_n_25;
  wire mul_mul_16s_8ns_24_4_0_U35_n_26;
  wire mul_mul_16s_8ns_24_4_0_U35_n_27;
  wire mul_mul_16s_8ns_24_4_0_U35_n_4;
  wire mul_mul_16s_8ns_24_4_0_U35_n_5;
  wire mul_mul_16s_8ns_24_4_0_U35_n_6;
  wire mul_mul_16s_8ns_24_4_0_U35_n_7;
  wire mul_mul_16s_8ns_24_4_0_U35_n_8;
  wire mul_mul_16s_8ns_24_4_0_U35_n_9;
  wire mul_mul_16s_8ns_24_4_0_U36_n_10;
  wire mul_mul_16s_8ns_24_4_0_U36_n_11;
  wire mul_mul_16s_8ns_24_4_0_U36_n_12;
  wire mul_mul_16s_8ns_24_4_0_U36_n_13;
  wire mul_mul_16s_8ns_24_4_0_U36_n_14;
  wire mul_mul_16s_8ns_24_4_0_U36_n_15;
  wire mul_mul_16s_8ns_24_4_0_U36_n_16;
  wire mul_mul_16s_8ns_24_4_0_U36_n_17;
  wire mul_mul_16s_8ns_24_4_0_U36_n_18;
  wire mul_mul_16s_8ns_24_4_0_U36_n_19;
  wire mul_mul_16s_8ns_24_4_0_U36_n_20;
  wire mul_mul_16s_8ns_24_4_0_U36_n_21;
  wire mul_mul_16s_8ns_24_4_0_U36_n_22;
  wire mul_mul_16s_8ns_24_4_0_U36_n_23;
  wire mul_mul_16s_8ns_24_4_0_U36_n_24;
  wire mul_mul_16s_8ns_24_4_0_U36_n_25;
  wire mul_mul_16s_8ns_24_4_0_U36_n_26;
  wire mul_mul_16s_8ns_24_4_0_U36_n_27;
  wire mul_mul_16s_8ns_24_4_0_U36_n_4;
  wire mul_mul_16s_8ns_24_4_0_U36_n_5;
  wire mul_mul_16s_8ns_24_4_0_U36_n_6;
  wire mul_mul_16s_8ns_24_4_0_U36_n_7;
  wire mul_mul_16s_8ns_24_4_0_U36_n_8;
  wire mul_mul_16s_8ns_24_4_0_U36_n_9;
  wire [23:0]out_1_2_fu_880_p4;
  wire \p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[0]_srl2_n_4 ;
  wire \p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[1]_srl2_n_4 ;
  wire \p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[2]_srl2_n_4 ;
  wire \p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[3]_srl2_n_4 ;
  wire \p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[4]_srl2_n_4 ;
  wire \p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[5]_srl2_n_4 ;
  wire \p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[6]_srl2_n_4 ;
  wire \p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[7]_srl2_n_4 ;
  wire [7:0]p_Result_4_1_1_1_reg_1212_pp0_iter2_reg;
  wire [7:0]p_Result_4_1_1_2_reg_1217;
  wire [7:0]p_Result_4_1_1_2_reg_1217_pp0_iter1_reg;
  wire [7:0]p_Result_4_1_1_reg_1207;
  wire [7:0]p_Result_4_1_2_1_reg_1227;
  wire \p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[0]_srl4_n_4 ;
  wire \p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[1]_srl4_n_4 ;
  wire \p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[2]_srl4_n_4 ;
  wire \p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[3]_srl4_n_4 ;
  wire \p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[4]_srl4_n_4 ;
  wire \p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[5]_srl4_n_4 ;
  wire \p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[6]_srl4_n_4 ;
  wire \p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[7]_srl4_n_4 ;
  wire [7:0]p_Result_4_1_2_2_reg_1232_pp0_iter4_reg;
  wire [7:0]p_Result_4_1_reg_1192;
  wire \p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[0]_srl2_n_4 ;
  wire \p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[1]_srl2_n_4 ;
  wire \p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[2]_srl2_n_4 ;
  wire \p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[3]_srl2_n_4 ;
  wire \p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[4]_srl2_n_4 ;
  wire \p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[5]_srl2_n_4 ;
  wire \p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[6]_srl2_n_4 ;
  wire \p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[7]_srl2_n_4 ;
  wire [7:0]p_Result_4_2_1_1_reg_1257_pp0_iter2_reg;
  wire [7:0]p_Result_4_2_1_2_reg_1262;
  wire [7:0]p_Result_4_2_1_2_reg_1262_pp0_iter1_reg;
  wire [7:0]p_Result_4_2_1_reg_1252;
  wire [7:0]p_Result_4_2_2_1_reg_1272;
  wire \p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[0]_srl4_n_4 ;
  wire \p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[1]_srl4_n_4 ;
  wire \p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[2]_srl4_n_4 ;
  wire \p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[3]_srl4_n_4 ;
  wire \p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[4]_srl4_n_4 ;
  wire \p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[5]_srl4_n_4 ;
  wire \p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[6]_srl4_n_4 ;
  wire \p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[7]_srl4_n_4 ;
  wire [7:0]p_Result_4_2_2_2_reg_1277_pp0_iter4_reg;
  wire [7:0]p_Result_4_2_reg_1237;
  wire [15:0]p_read12_int_reg;
  wire [15:0]\p_read12_int_reg_reg[15]_0 ;
  wire [15:0]p_read13_int_reg;
  wire [15:0]\p_read13_int_reg_reg[15]_0 ;
  wire [15:0]p_read14_int_reg;
  wire [15:0]\p_read14_int_reg_reg[15]_0 ;
  wire [15:0]p_read16_int_reg;
  wire [15:0]\p_read16_int_reg_reg[15]_0 ;
  wire [15:0]p_read17_int_reg;
  wire [15:0]\p_read17_int_reg_reg[15]_0 ;
  wire [23:0]\p_read1_int_reg_reg[23]_0 ;
  wire \p_read1_int_reg_reg_n_4_[0] ;
  wire \p_read1_int_reg_reg_n_4_[10] ;
  wire \p_read1_int_reg_reg_n_4_[11] ;
  wire \p_read1_int_reg_reg_n_4_[12] ;
  wire \p_read1_int_reg_reg_n_4_[13] ;
  wire \p_read1_int_reg_reg_n_4_[14] ;
  wire \p_read1_int_reg_reg_n_4_[15] ;
  wire \p_read1_int_reg_reg_n_4_[16] ;
  wire \p_read1_int_reg_reg_n_4_[17] ;
  wire \p_read1_int_reg_reg_n_4_[18] ;
  wire \p_read1_int_reg_reg_n_4_[19] ;
  wire \p_read1_int_reg_reg_n_4_[1] ;
  wire \p_read1_int_reg_reg_n_4_[20] ;
  wire \p_read1_int_reg_reg_n_4_[21] ;
  wire \p_read1_int_reg_reg_n_4_[22] ;
  wire \p_read1_int_reg_reg_n_4_[23] ;
  wire \p_read1_int_reg_reg_n_4_[2] ;
  wire \p_read1_int_reg_reg_n_4_[3] ;
  wire \p_read1_int_reg_reg_n_4_[4] ;
  wire \p_read1_int_reg_reg_n_4_[5] ;
  wire \p_read1_int_reg_reg_n_4_[6] ;
  wire \p_read1_int_reg_reg_n_4_[7] ;
  wire \p_read1_int_reg_reg_n_4_[8] ;
  wire \p_read1_int_reg_reg_n_4_[9] ;
  wire [23:0]\p_read3_int_reg_reg[23]_0 ;
  wire \p_read3_int_reg_reg_n_4_[0] ;
  wire \p_read3_int_reg_reg_n_4_[10] ;
  wire \p_read3_int_reg_reg_n_4_[11] ;
  wire \p_read3_int_reg_reg_n_4_[12] ;
  wire \p_read3_int_reg_reg_n_4_[13] ;
  wire \p_read3_int_reg_reg_n_4_[14] ;
  wire \p_read3_int_reg_reg_n_4_[15] ;
  wire \p_read3_int_reg_reg_n_4_[16] ;
  wire \p_read3_int_reg_reg_n_4_[17] ;
  wire \p_read3_int_reg_reg_n_4_[18] ;
  wire \p_read3_int_reg_reg_n_4_[19] ;
  wire \p_read3_int_reg_reg_n_4_[1] ;
  wire \p_read3_int_reg_reg_n_4_[20] ;
  wire \p_read3_int_reg_reg_n_4_[21] ;
  wire \p_read3_int_reg_reg_n_4_[22] ;
  wire \p_read3_int_reg_reg_n_4_[23] ;
  wire \p_read3_int_reg_reg_n_4_[2] ;
  wire \p_read3_int_reg_reg_n_4_[3] ;
  wire \p_read3_int_reg_reg_n_4_[4] ;
  wire \p_read3_int_reg_reg_n_4_[5] ;
  wire \p_read3_int_reg_reg_n_4_[6] ;
  wire \p_read3_int_reg_reg_n_4_[7] ;
  wire \p_read3_int_reg_reg_n_4_[8] ;
  wire \p_read3_int_reg_reg_n_4_[9] ;
  wire [23:0]\p_read4_int_reg_reg[23]_0 ;
  wire \p_read4_int_reg_reg_n_4_[0] ;
  wire \p_read4_int_reg_reg_n_4_[10] ;
  wire \p_read4_int_reg_reg_n_4_[11] ;
  wire \p_read4_int_reg_reg_n_4_[12] ;
  wire \p_read4_int_reg_reg_n_4_[13] ;
  wire \p_read4_int_reg_reg_n_4_[14] ;
  wire \p_read4_int_reg_reg_n_4_[15] ;
  wire \p_read4_int_reg_reg_n_4_[16] ;
  wire \p_read4_int_reg_reg_n_4_[17] ;
  wire \p_read4_int_reg_reg_n_4_[18] ;
  wire \p_read4_int_reg_reg_n_4_[19] ;
  wire \p_read4_int_reg_reg_n_4_[1] ;
  wire \p_read4_int_reg_reg_n_4_[20] ;
  wire \p_read4_int_reg_reg_n_4_[21] ;
  wire \p_read4_int_reg_reg_n_4_[22] ;
  wire \p_read4_int_reg_reg_n_4_[23] ;
  wire \p_read4_int_reg_reg_n_4_[2] ;
  wire \p_read4_int_reg_reg_n_4_[3] ;
  wire \p_read4_int_reg_reg_n_4_[4] ;
  wire \p_read4_int_reg_reg_n_4_[5] ;
  wire \p_read4_int_reg_reg_n_4_[6] ;
  wire \p_read4_int_reg_reg_n_4_[7] ;
  wire \p_read4_int_reg_reg_n_4_[8] ;
  wire \p_read4_int_reg_reg_n_4_[9] ;
  wire [23:0]\p_read5_int_reg_reg[23]_0 ;
  wire \p_read5_int_reg_reg_n_4_[0] ;
  wire \p_read5_int_reg_reg_n_4_[10] ;
  wire \p_read5_int_reg_reg_n_4_[11] ;
  wire \p_read5_int_reg_reg_n_4_[12] ;
  wire \p_read5_int_reg_reg_n_4_[13] ;
  wire \p_read5_int_reg_reg_n_4_[14] ;
  wire \p_read5_int_reg_reg_n_4_[15] ;
  wire \p_read5_int_reg_reg_n_4_[16] ;
  wire \p_read5_int_reg_reg_n_4_[17] ;
  wire \p_read5_int_reg_reg_n_4_[18] ;
  wire \p_read5_int_reg_reg_n_4_[19] ;
  wire \p_read5_int_reg_reg_n_4_[1] ;
  wire \p_read5_int_reg_reg_n_4_[20] ;
  wire \p_read5_int_reg_reg_n_4_[21] ;
  wire \p_read5_int_reg_reg_n_4_[22] ;
  wire \p_read5_int_reg_reg_n_4_[23] ;
  wire \p_read5_int_reg_reg_n_4_[2] ;
  wire \p_read5_int_reg_reg_n_4_[3] ;
  wire \p_read5_int_reg_reg_n_4_[4] ;
  wire \p_read5_int_reg_reg_n_4_[5] ;
  wire \p_read5_int_reg_reg_n_4_[6] ;
  wire \p_read5_int_reg_reg_n_4_[7] ;
  wire \p_read5_int_reg_reg_n_4_[8] ;
  wire \p_read5_int_reg_reg_n_4_[9] ;
  wire [23:0]\p_read8_int_reg_reg[23]_0 ;
  wire \p_read8_int_reg_reg_n_4_[0] ;
  wire \p_read8_int_reg_reg_n_4_[10] ;
  wire \p_read8_int_reg_reg_n_4_[11] ;
  wire \p_read8_int_reg_reg_n_4_[12] ;
  wire \p_read8_int_reg_reg_n_4_[13] ;
  wire \p_read8_int_reg_reg_n_4_[14] ;
  wire \p_read8_int_reg_reg_n_4_[15] ;
  wire \p_read8_int_reg_reg_n_4_[16] ;
  wire \p_read8_int_reg_reg_n_4_[17] ;
  wire \p_read8_int_reg_reg_n_4_[18] ;
  wire \p_read8_int_reg_reg_n_4_[19] ;
  wire \p_read8_int_reg_reg_n_4_[1] ;
  wire \p_read8_int_reg_reg_n_4_[20] ;
  wire \p_read8_int_reg_reg_n_4_[21] ;
  wire \p_read8_int_reg_reg_n_4_[22] ;
  wire \p_read8_int_reg_reg_n_4_[23] ;
  wire \p_read8_int_reg_reg_n_4_[2] ;
  wire \p_read8_int_reg_reg_n_4_[3] ;
  wire \p_read8_int_reg_reg_n_4_[4] ;
  wire \p_read8_int_reg_reg_n_4_[5] ;
  wire \p_read8_int_reg_reg_n_4_[6] ;
  wire \p_read8_int_reg_reg_n_4_[7] ;
  wire \p_read8_int_reg_reg_n_4_[8] ;
  wire \p_read8_int_reg_reg_n_4_[9] ;
  wire [15:0]p_read9_int_reg;
  wire [15:0]\p_read9_int_reg_reg[15]_0 ;
  wire \p_read_10_reg_1096_pp0_iter3_reg_reg[0]_srl4_n_4 ;
  wire \p_read_10_reg_1096_pp0_iter3_reg_reg[10]_srl4_n_4 ;
  wire \p_read_10_reg_1096_pp0_iter3_reg_reg[11]_srl4_n_4 ;
  wire \p_read_10_reg_1096_pp0_iter3_reg_reg[12]_srl4_n_4 ;
  wire \p_read_10_reg_1096_pp0_iter3_reg_reg[13]_srl4_n_4 ;
  wire \p_read_10_reg_1096_pp0_iter3_reg_reg[14]_srl4_n_4 ;
  wire \p_read_10_reg_1096_pp0_iter3_reg_reg[15]_srl4_n_4 ;
  wire \p_read_10_reg_1096_pp0_iter3_reg_reg[1]_srl4_n_4 ;
  wire \p_read_10_reg_1096_pp0_iter3_reg_reg[2]_srl4_n_4 ;
  wire \p_read_10_reg_1096_pp0_iter3_reg_reg[3]_srl4_n_4 ;
  wire \p_read_10_reg_1096_pp0_iter3_reg_reg[4]_srl4_n_4 ;
  wire \p_read_10_reg_1096_pp0_iter3_reg_reg[5]_srl4_n_4 ;
  wire \p_read_10_reg_1096_pp0_iter3_reg_reg[6]_srl4_n_4 ;
  wire \p_read_10_reg_1096_pp0_iter3_reg_reg[7]_srl4_n_4 ;
  wire \p_read_10_reg_1096_pp0_iter3_reg_reg[8]_srl4_n_4 ;
  wire \p_read_10_reg_1096_pp0_iter3_reg_reg[9]_srl4_n_4 ;
  wire [15:0]p_read_10_reg_1096_pp0_iter4_reg;
  wire [15:0]p_read_11_reg_1101;
  wire [15:0]p_read_13_reg_1106;
  wire [15:0]p_read_13_reg_1106_pp0_iter1_reg;
  wire \p_read_14_reg_1111_pp0_iter1_reg_reg[0]_srl2_n_4 ;
  wire \p_read_14_reg_1111_pp0_iter1_reg_reg[10]_srl2_n_4 ;
  wire \p_read_14_reg_1111_pp0_iter1_reg_reg[11]_srl2_n_4 ;
  wire \p_read_14_reg_1111_pp0_iter1_reg_reg[12]_srl2_n_4 ;
  wire \p_read_14_reg_1111_pp0_iter1_reg_reg[13]_srl2_n_4 ;
  wire \p_read_14_reg_1111_pp0_iter1_reg_reg[14]_srl2_n_4 ;
  wire \p_read_14_reg_1111_pp0_iter1_reg_reg[15]_srl2_n_4 ;
  wire \p_read_14_reg_1111_pp0_iter1_reg_reg[1]_srl2_n_4 ;
  wire \p_read_14_reg_1111_pp0_iter1_reg_reg[2]_srl2_n_4 ;
  wire \p_read_14_reg_1111_pp0_iter1_reg_reg[3]_srl2_n_4 ;
  wire \p_read_14_reg_1111_pp0_iter1_reg_reg[4]_srl2_n_4 ;
  wire \p_read_14_reg_1111_pp0_iter1_reg_reg[5]_srl2_n_4 ;
  wire \p_read_14_reg_1111_pp0_iter1_reg_reg[6]_srl2_n_4 ;
  wire \p_read_14_reg_1111_pp0_iter1_reg_reg[7]_srl2_n_4 ;
  wire \p_read_14_reg_1111_pp0_iter1_reg_reg[8]_srl2_n_4 ;
  wire \p_read_14_reg_1111_pp0_iter1_reg_reg[9]_srl2_n_4 ;
  wire [15:0]p_read_14_reg_1111_pp0_iter2_reg;
  wire [15:0]p_read_15_reg_1116;
  wire [15:0]p_read_18_reg_1121;
  wire [23:0]\p_read_int_reg_reg[23]_0 ;
  wire \p_read_int_reg_reg_n_4_[0] ;
  wire \p_read_int_reg_reg_n_4_[10] ;
  wire \p_read_int_reg_reg_n_4_[11] ;
  wire \p_read_int_reg_reg_n_4_[12] ;
  wire \p_read_int_reg_reg_n_4_[13] ;
  wire \p_read_int_reg_reg_n_4_[14] ;
  wire \p_read_int_reg_reg_n_4_[15] ;
  wire \p_read_int_reg_reg_n_4_[16] ;
  wire \p_read_int_reg_reg_n_4_[17] ;
  wire \p_read_int_reg_reg_n_4_[18] ;
  wire \p_read_int_reg_reg_n_4_[19] ;
  wire \p_read_int_reg_reg_n_4_[1] ;
  wire \p_read_int_reg_reg_n_4_[20] ;
  wire \p_read_int_reg_reg_n_4_[21] ;
  wire \p_read_int_reg_reg_n_4_[22] ;
  wire \p_read_int_reg_reg_n_4_[23] ;
  wire \p_read_int_reg_reg_n_4_[2] ;
  wire \p_read_int_reg_reg_n_4_[3] ;
  wire \p_read_int_reg_reg_n_4_[4] ;
  wire \p_read_int_reg_reg_n_4_[5] ;
  wire \p_read_int_reg_reg_n_4_[6] ;
  wire \p_read_int_reg_reg_n_4_[7] ;
  wire \p_read_int_reg_reg_n_4_[8] ;
  wire \p_read_int_reg_reg_n_4_[9] ;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [23:0]p_reg_reg_1;
  wire [15:0]p_reg_reg_2;
  wire [23:0]p_reg_reg_3;
  wire [15:0]p_reg_reg_4;
  wire [23:0]p_reg_reg_5;
  wire [15:0]p_reg_reg_6;
  wire p_reg_reg_i_10__0__0_n_4;
  wire p_reg_reg_i_10__1__0_n_4;
  wire p_reg_reg_i_10__2_n_4;
  wire p_reg_reg_i_11__0_n_4;
  wire p_reg_reg_i_11__1_n_4;
  wire p_reg_reg_i_11__2_n_4;
  wire p_reg_reg_i_11__3_n_4;
  wire p_reg_reg_i_11__4_n_4;
  wire p_reg_reg_i_11_n_4;
  wire p_reg_reg_i_12__0_n_4;
  wire p_reg_reg_i_12__1_n_4;
  wire p_reg_reg_i_12__2_n_4;
  wire p_reg_reg_i_12__3_n_4;
  wire p_reg_reg_i_12__4_n_4;
  wire p_reg_reg_i_12_n_4;
  wire p_reg_reg_i_13__0_n_4;
  wire p_reg_reg_i_13__1_n_4;
  wire p_reg_reg_i_13__2_n_4;
  wire p_reg_reg_i_13__3_n_4;
  wire p_reg_reg_i_13__4_n_4;
  wire p_reg_reg_i_13_n_4;
  wire p_reg_reg_i_14__0_n_4;
  wire p_reg_reg_i_14__1_n_4;
  wire p_reg_reg_i_14__2_n_4;
  wire p_reg_reg_i_14__3_n_4;
  wire p_reg_reg_i_14__4_n_4;
  wire p_reg_reg_i_14_n_4;
  wire p_reg_reg_i_15__0_n_4;
  wire p_reg_reg_i_15__1_n_4;
  wire p_reg_reg_i_15__2_n_4;
  wire p_reg_reg_i_15__3_n_4;
  wire p_reg_reg_i_15__4_n_4;
  wire p_reg_reg_i_15_n_4;
  wire p_reg_reg_i_16__0_n_4;
  wire p_reg_reg_i_16__1_n_4;
  wire p_reg_reg_i_16__2_n_4;
  wire p_reg_reg_i_16__3_n_4;
  wire p_reg_reg_i_16__4_n_4;
  wire p_reg_reg_i_16_n_4;
  wire p_reg_reg_i_17__0_n_4;
  wire p_reg_reg_i_17__1_n_4;
  wire p_reg_reg_i_17__2_n_4;
  wire p_reg_reg_i_17__3_n_4;
  wire p_reg_reg_i_17__4_n_4;
  wire p_reg_reg_i_17_n_4;
  wire p_reg_reg_i_18__0_n_4;
  wire p_reg_reg_i_18__1_n_4;
  wire p_reg_reg_i_18__2_n_4;
  wire p_reg_reg_i_18__3_n_4;
  wire p_reg_reg_i_18__4_n_4;
  wire p_reg_reg_i_18_n_4;
  wire p_reg_reg_i_19__0_n_4;
  wire p_reg_reg_i_19__1_n_4;
  wire p_reg_reg_i_19__2_n_4;
  wire p_reg_reg_i_19__3_n_4;
  wire p_reg_reg_i_19__4_n_4;
  wire p_reg_reg_i_19_n_4;
  wire p_reg_reg_i_1__0_n_6;
  wire p_reg_reg_i_1__0_n_7;
  wire p_reg_reg_i_1__1_n_10;
  wire p_reg_reg_i_1__1_n_11;
  wire p_reg_reg_i_1__1_n_7;
  wire p_reg_reg_i_1__2_n_10;
  wire p_reg_reg_i_1__2_n_11;
  wire p_reg_reg_i_1__2_n_6;
  wire p_reg_reg_i_1__2_n_7;
  wire p_reg_reg_i_1__2_n_9;
  wire p_reg_reg_i_1__3_n_10;
  wire p_reg_reg_i_1__3_n_11;
  wire p_reg_reg_i_1__3_n_7;
  wire p_reg_reg_i_1__4_n_10;
  wire p_reg_reg_i_1__4_n_11;
  wire p_reg_reg_i_1__4_n_6;
  wire p_reg_reg_i_1__4_n_7;
  wire p_reg_reg_i_1__4_n_9;
  wire p_reg_reg_i_1_n_10;
  wire p_reg_reg_i_1_n_11;
  wire p_reg_reg_i_1_n_7;
  wire p_reg_reg_i_20__0_n_4;
  wire p_reg_reg_i_20__1_n_4;
  wire p_reg_reg_i_20__2_n_4;
  wire p_reg_reg_i_20__3_n_4;
  wire p_reg_reg_i_20__4_n_4;
  wire p_reg_reg_i_20_n_4;
  wire p_reg_reg_i_21__0_n_4;
  wire p_reg_reg_i_21__1_n_4;
  wire p_reg_reg_i_21__2_n_4;
  wire p_reg_reg_i_21__3_n_4;
  wire p_reg_reg_i_21__4_n_4;
  wire p_reg_reg_i_21_n_4;
  wire p_reg_reg_i_22__0_n_4;
  wire p_reg_reg_i_22__1_n_4;
  wire p_reg_reg_i_22__2_n_4;
  wire p_reg_reg_i_22__3_n_4;
  wire p_reg_reg_i_22__4_n_4;
  wire p_reg_reg_i_22_n_4;
  wire p_reg_reg_i_23__0_n_4;
  wire p_reg_reg_i_23__1_n_4;
  wire p_reg_reg_i_23__2_n_4;
  wire p_reg_reg_i_23__3_n_4;
  wire p_reg_reg_i_23__4_n_4;
  wire p_reg_reg_i_23_n_4;
  wire p_reg_reg_i_24__0_n_4;
  wire p_reg_reg_i_24__1_n_4;
  wire p_reg_reg_i_24__2_n_4;
  wire p_reg_reg_i_24__3_n_4;
  wire p_reg_reg_i_24__4_n_4;
  wire p_reg_reg_i_24_n_4;
  wire p_reg_reg_i_25__0_n_4;
  wire p_reg_reg_i_25__1_n_4;
  wire p_reg_reg_i_25__2_n_4;
  wire p_reg_reg_i_25__3_n_4;
  wire p_reg_reg_i_25__4_n_4;
  wire p_reg_reg_i_25_n_4;
  wire p_reg_reg_i_26__0_n_4;
  wire p_reg_reg_i_26__1_n_4;
  wire p_reg_reg_i_26__2_n_4;
  wire p_reg_reg_i_26__3_n_4;
  wire p_reg_reg_i_26__4_n_4;
  wire p_reg_reg_i_26_n_4;
  wire p_reg_reg_i_27__0_n_4;
  wire p_reg_reg_i_27__1_n_4;
  wire p_reg_reg_i_27__2_n_4;
  wire p_reg_reg_i_27__3_n_4;
  wire p_reg_reg_i_27__4_n_4;
  wire p_reg_reg_i_27_n_4;
  wire p_reg_reg_i_28__0_n_4;
  wire p_reg_reg_i_28__1_n_4;
  wire p_reg_reg_i_28__2_n_4;
  wire p_reg_reg_i_28__3_n_4;
  wire p_reg_reg_i_28__4_n_4;
  wire p_reg_reg_i_28_n_4;
  wire p_reg_reg_i_29__0_n_4;
  wire p_reg_reg_i_29__1_n_4;
  wire p_reg_reg_i_29__2_n_4;
  wire p_reg_reg_i_29__3_n_4;
  wire p_reg_reg_i_29__4_n_4;
  wire p_reg_reg_i_29_n_4;
  wire p_reg_reg_i_2__0_n_4;
  wire p_reg_reg_i_2__0_n_5;
  wire p_reg_reg_i_2__0_n_6;
  wire p_reg_reg_i_2__0_n_7;
  wire p_reg_reg_i_2__1_n_10;
  wire p_reg_reg_i_2__1_n_11;
  wire p_reg_reg_i_2__1_n_4;
  wire p_reg_reg_i_2__1_n_5;
  wire p_reg_reg_i_2__1_n_6;
  wire p_reg_reg_i_2__1_n_7;
  wire p_reg_reg_i_2__1_n_8;
  wire p_reg_reg_i_2__1_n_9;
  wire p_reg_reg_i_2__2_n_10;
  wire p_reg_reg_i_2__2_n_11;
  wire p_reg_reg_i_2__2_n_4;
  wire p_reg_reg_i_2__2_n_5;
  wire p_reg_reg_i_2__2_n_6;
  wire p_reg_reg_i_2__2_n_7;
  wire p_reg_reg_i_2__2_n_8;
  wire p_reg_reg_i_2__2_n_9;
  wire p_reg_reg_i_2__3_n_10;
  wire p_reg_reg_i_2__3_n_11;
  wire p_reg_reg_i_2__3_n_4;
  wire p_reg_reg_i_2__3_n_5;
  wire p_reg_reg_i_2__3_n_6;
  wire p_reg_reg_i_2__3_n_7;
  wire p_reg_reg_i_2__3_n_8;
  wire p_reg_reg_i_2__3_n_9;
  wire p_reg_reg_i_2__4_n_10;
  wire p_reg_reg_i_2__4_n_11;
  wire p_reg_reg_i_2__4_n_4;
  wire p_reg_reg_i_2__4_n_5;
  wire p_reg_reg_i_2__4_n_6;
  wire p_reg_reg_i_2__4_n_7;
  wire p_reg_reg_i_2__4_n_8;
  wire p_reg_reg_i_2__4_n_9;
  wire p_reg_reg_i_2_n_10;
  wire p_reg_reg_i_2_n_11;
  wire p_reg_reg_i_2_n_4;
  wire p_reg_reg_i_2_n_5;
  wire p_reg_reg_i_2_n_6;
  wire p_reg_reg_i_2_n_7;
  wire p_reg_reg_i_2_n_8;
  wire p_reg_reg_i_2_n_9;
  wire p_reg_reg_i_30__0_n_4;
  wire p_reg_reg_i_30__1_n_4;
  wire p_reg_reg_i_30__2_n_4;
  wire p_reg_reg_i_30__3_n_4;
  wire p_reg_reg_i_30__4_n_4;
  wire p_reg_reg_i_30_n_4;
  wire p_reg_reg_i_31__0_n_4;
  wire p_reg_reg_i_31__1_n_4;
  wire p_reg_reg_i_31__2_n_4;
  wire p_reg_reg_i_31__3_n_4;
  wire p_reg_reg_i_31__4_n_4;
  wire p_reg_reg_i_31_n_4;
  wire p_reg_reg_i_32__0_n_4;
  wire p_reg_reg_i_32__1_n_4;
  wire p_reg_reg_i_32__2_n_4;
  wire p_reg_reg_i_32__3_n_4;
  wire p_reg_reg_i_32__4_n_4;
  wire p_reg_reg_i_32_n_4;
  wire p_reg_reg_i_33__0_n_4;
  wire p_reg_reg_i_33__1_n_4;
  wire p_reg_reg_i_33__2_n_4;
  wire p_reg_reg_i_33__3_n_4;
  wire p_reg_reg_i_33__4_n_4;
  wire p_reg_reg_i_33_n_4;
  wire p_reg_reg_i_34__0_n_4;
  wire p_reg_reg_i_34__1_n_4;
  wire p_reg_reg_i_34_n_4;
  wire p_reg_reg_i_35__0_n_4;
  wire p_reg_reg_i_35__1_n_4;
  wire p_reg_reg_i_35_n_4;
  wire p_reg_reg_i_3__0_n_4;
  wire p_reg_reg_i_3__0_n_5;
  wire p_reg_reg_i_3__0_n_6;
  wire p_reg_reg_i_3__0_n_7;
  wire p_reg_reg_i_3__1_n_10;
  wire p_reg_reg_i_3__1_n_11;
  wire p_reg_reg_i_3__1_n_4;
  wire p_reg_reg_i_3__1_n_5;
  wire p_reg_reg_i_3__1_n_6;
  wire p_reg_reg_i_3__1_n_7;
  wire p_reg_reg_i_3__1_n_8;
  wire p_reg_reg_i_3__1_n_9;
  wire p_reg_reg_i_3__2_n_10;
  wire p_reg_reg_i_3__2_n_11;
  wire p_reg_reg_i_3__2_n_4;
  wire p_reg_reg_i_3__2_n_5;
  wire p_reg_reg_i_3__2_n_6;
  wire p_reg_reg_i_3__2_n_7;
  wire p_reg_reg_i_3__2_n_8;
  wire p_reg_reg_i_3__2_n_9;
  wire p_reg_reg_i_3__3_n_10;
  wire p_reg_reg_i_3__3_n_11;
  wire p_reg_reg_i_3__3_n_4;
  wire p_reg_reg_i_3__3_n_5;
  wire p_reg_reg_i_3__3_n_6;
  wire p_reg_reg_i_3__3_n_7;
  wire p_reg_reg_i_3__3_n_8;
  wire p_reg_reg_i_3__3_n_9;
  wire p_reg_reg_i_3__4_n_10;
  wire p_reg_reg_i_3__4_n_11;
  wire p_reg_reg_i_3__4_n_4;
  wire p_reg_reg_i_3__4_n_5;
  wire p_reg_reg_i_3__4_n_6;
  wire p_reg_reg_i_3__4_n_7;
  wire p_reg_reg_i_3__4_n_8;
  wire p_reg_reg_i_3__4_n_9;
  wire p_reg_reg_i_3_n_10;
  wire p_reg_reg_i_3_n_11;
  wire p_reg_reg_i_3_n_4;
  wire p_reg_reg_i_3_n_5;
  wire p_reg_reg_i_3_n_6;
  wire p_reg_reg_i_3_n_7;
  wire p_reg_reg_i_3_n_8;
  wire p_reg_reg_i_3_n_9;
  wire p_reg_reg_i_4__0_n_4;
  wire p_reg_reg_i_4__0_n_5;
  wire p_reg_reg_i_4__0_n_6;
  wire p_reg_reg_i_4__0_n_7;
  wire p_reg_reg_i_4__1_n_10;
  wire p_reg_reg_i_4__1_n_11;
  wire p_reg_reg_i_4__1_n_4;
  wire p_reg_reg_i_4__1_n_5;
  wire p_reg_reg_i_4__1_n_6;
  wire p_reg_reg_i_4__1_n_7;
  wire p_reg_reg_i_4__1_n_8;
  wire p_reg_reg_i_4__1_n_9;
  wire p_reg_reg_i_4__2_n_10;
  wire p_reg_reg_i_4__2_n_11;
  wire p_reg_reg_i_4__2_n_4;
  wire p_reg_reg_i_4__2_n_5;
  wire p_reg_reg_i_4__2_n_6;
  wire p_reg_reg_i_4__2_n_7;
  wire p_reg_reg_i_4__2_n_8;
  wire p_reg_reg_i_4__2_n_9;
  wire p_reg_reg_i_4__3_n_10;
  wire p_reg_reg_i_4__3_n_11;
  wire p_reg_reg_i_4__3_n_4;
  wire p_reg_reg_i_4__3_n_5;
  wire p_reg_reg_i_4__3_n_6;
  wire p_reg_reg_i_4__3_n_7;
  wire p_reg_reg_i_4__3_n_8;
  wire p_reg_reg_i_4__3_n_9;
  wire p_reg_reg_i_4__4_n_10;
  wire p_reg_reg_i_4__4_n_11;
  wire p_reg_reg_i_4__4_n_4;
  wire p_reg_reg_i_4__4_n_5;
  wire p_reg_reg_i_4__4_n_6;
  wire p_reg_reg_i_4__4_n_7;
  wire p_reg_reg_i_4__4_n_8;
  wire p_reg_reg_i_4__4_n_9;
  wire p_reg_reg_i_4_n_10;
  wire p_reg_reg_i_4_n_11;
  wire p_reg_reg_i_4_n_4;
  wire p_reg_reg_i_4_n_5;
  wire p_reg_reg_i_4_n_6;
  wire p_reg_reg_i_4_n_7;
  wire p_reg_reg_i_4_n_8;
  wire p_reg_reg_i_4_n_9;
  wire p_reg_reg_i_5__0_n_4;
  wire p_reg_reg_i_5__0_n_5;
  wire p_reg_reg_i_5__0_n_6;
  wire p_reg_reg_i_5__0_n_7;
  wire p_reg_reg_i_5__1_n_10;
  wire p_reg_reg_i_5__1_n_11;
  wire p_reg_reg_i_5__1_n_4;
  wire p_reg_reg_i_5__1_n_5;
  wire p_reg_reg_i_5__1_n_6;
  wire p_reg_reg_i_5__1_n_7;
  wire p_reg_reg_i_5__1_n_8;
  wire p_reg_reg_i_5__1_n_9;
  wire p_reg_reg_i_5__2_n_10;
  wire p_reg_reg_i_5__2_n_11;
  wire p_reg_reg_i_5__2_n_4;
  wire p_reg_reg_i_5__2_n_5;
  wire p_reg_reg_i_5__2_n_6;
  wire p_reg_reg_i_5__2_n_7;
  wire p_reg_reg_i_5__2_n_8;
  wire p_reg_reg_i_5__2_n_9;
  wire p_reg_reg_i_5__3_n_10;
  wire p_reg_reg_i_5__3_n_11;
  wire p_reg_reg_i_5__3_n_4;
  wire p_reg_reg_i_5__3_n_5;
  wire p_reg_reg_i_5__3_n_6;
  wire p_reg_reg_i_5__3_n_7;
  wire p_reg_reg_i_5__3_n_8;
  wire p_reg_reg_i_5__3_n_9;
  wire p_reg_reg_i_5__4_n_10;
  wire p_reg_reg_i_5__4_n_11;
  wire p_reg_reg_i_5__4_n_4;
  wire p_reg_reg_i_5__4_n_5;
  wire p_reg_reg_i_5__4_n_6;
  wire p_reg_reg_i_5__4_n_7;
  wire p_reg_reg_i_5__4_n_8;
  wire p_reg_reg_i_5__4_n_9;
  wire p_reg_reg_i_5_n_10;
  wire p_reg_reg_i_5_n_11;
  wire p_reg_reg_i_5_n_4;
  wire p_reg_reg_i_5_n_5;
  wire p_reg_reg_i_5_n_6;
  wire p_reg_reg_i_5_n_7;
  wire p_reg_reg_i_5_n_8;
  wire p_reg_reg_i_5_n_9;
  wire p_reg_reg_i_6__0_n_4;
  wire p_reg_reg_i_6__0_n_5;
  wire p_reg_reg_i_6__0_n_6;
  wire p_reg_reg_i_6__0_n_7;
  wire p_reg_reg_i_6__1_n_10;
  wire p_reg_reg_i_6__1_n_11;
  wire p_reg_reg_i_6__1_n_4;
  wire p_reg_reg_i_6__1_n_5;
  wire p_reg_reg_i_6__1_n_6;
  wire p_reg_reg_i_6__1_n_7;
  wire p_reg_reg_i_6__1_n_8;
  wire p_reg_reg_i_6__1_n_9;
  wire p_reg_reg_i_6__2_n_10;
  wire p_reg_reg_i_6__2_n_11;
  wire p_reg_reg_i_6__2_n_4;
  wire p_reg_reg_i_6__2_n_5;
  wire p_reg_reg_i_6__2_n_6;
  wire p_reg_reg_i_6__2_n_7;
  wire p_reg_reg_i_6__2_n_8;
  wire p_reg_reg_i_6__2_n_9;
  wire p_reg_reg_i_6__3_n_10;
  wire p_reg_reg_i_6__3_n_11;
  wire p_reg_reg_i_6__3_n_4;
  wire p_reg_reg_i_6__3_n_5;
  wire p_reg_reg_i_6__3_n_6;
  wire p_reg_reg_i_6__3_n_7;
  wire p_reg_reg_i_6__3_n_8;
  wire p_reg_reg_i_6__3_n_9;
  wire p_reg_reg_i_6__4_n_10;
  wire p_reg_reg_i_6__4_n_11;
  wire p_reg_reg_i_6__4_n_4;
  wire p_reg_reg_i_6__4_n_5;
  wire p_reg_reg_i_6__4_n_6;
  wire p_reg_reg_i_6__4_n_7;
  wire p_reg_reg_i_6__4_n_8;
  wire p_reg_reg_i_6__4_n_9;
  wire p_reg_reg_i_6_n_10;
  wire p_reg_reg_i_6_n_11;
  wire p_reg_reg_i_6_n_4;
  wire p_reg_reg_i_6_n_5;
  wire p_reg_reg_i_6_n_6;
  wire p_reg_reg_i_6_n_7;
  wire p_reg_reg_i_6_n_8;
  wire p_reg_reg_i_6_n_9;
  wire p_reg_reg_i_7__0_n_4;
  wire p_reg_reg_i_7__0_n_5;
  wire p_reg_reg_i_7__0_n_6;
  wire p_reg_reg_i_7__0_n_7;
  wire p_reg_reg_i_7__1_n_10;
  wire p_reg_reg_i_7__1_n_11;
  wire p_reg_reg_i_7__1_n_4;
  wire p_reg_reg_i_7__1_n_5;
  wire p_reg_reg_i_7__1_n_6;
  wire p_reg_reg_i_7__1_n_7;
  wire p_reg_reg_i_7__1_n_8;
  wire p_reg_reg_i_7__1_n_9;
  wire p_reg_reg_i_7__2_n_10;
  wire p_reg_reg_i_7__2_n_11;
  wire p_reg_reg_i_7__2_n_4;
  wire p_reg_reg_i_7__2_n_5;
  wire p_reg_reg_i_7__2_n_6;
  wire p_reg_reg_i_7__2_n_7;
  wire p_reg_reg_i_7__2_n_8;
  wire p_reg_reg_i_7__2_n_9;
  wire p_reg_reg_i_7__3_n_10;
  wire p_reg_reg_i_7__3_n_11;
  wire p_reg_reg_i_7__3_n_4;
  wire p_reg_reg_i_7__3_n_5;
  wire p_reg_reg_i_7__3_n_6;
  wire p_reg_reg_i_7__3_n_7;
  wire p_reg_reg_i_7__3_n_8;
  wire p_reg_reg_i_7__3_n_9;
  wire p_reg_reg_i_7__4_n_10;
  wire p_reg_reg_i_7__4_n_11;
  wire p_reg_reg_i_7__4_n_4;
  wire p_reg_reg_i_7__4_n_5;
  wire p_reg_reg_i_7__4_n_6;
  wire p_reg_reg_i_7__4_n_7;
  wire p_reg_reg_i_7__4_n_8;
  wire p_reg_reg_i_7__4_n_9;
  wire p_reg_reg_i_7_n_10;
  wire p_reg_reg_i_7_n_11;
  wire p_reg_reg_i_7_n_4;
  wire p_reg_reg_i_7_n_5;
  wire p_reg_reg_i_7_n_6;
  wire p_reg_reg_i_7_n_7;
  wire p_reg_reg_i_7_n_8;
  wire p_reg_reg_i_7_n_9;
  wire p_reg_reg_i_8__0_n_4;
  wire p_reg_reg_i_8__1_n_4;
  wire p_reg_reg_i_8__2_n_4;
  wire p_reg_reg_i_8__3_n_4;
  wire p_reg_reg_i_8__4_n_4;
  wire p_reg_reg_i_8_n_4;
  wire [7:0]shift_int_reg;
  wire [7:0]\shift_int_reg_reg[7]_0 ;
  wire \shift_read_reg_1091_pp0_iter8_reg_reg[0]_srl9_n_4 ;
  wire \shift_read_reg_1091_pp0_iter8_reg_reg[1]_srl9_n_4 ;
  wire \shift_read_reg_1091_pp0_iter8_reg_reg[2]_srl9_n_4 ;
  wire \shift_read_reg_1091_pp0_iter8_reg_reg[3]_srl9_n_4 ;
  wire \shift_read_reg_1091_pp0_iter8_reg_reg[4]_srl9_n_4 ;
  wire \shift_read_reg_1091_pp0_iter8_reg_reg[5]_srl9_n_4 ;
  wire \shift_read_reg_1091_pp0_iter8_reg_reg[6]_srl9_n_4 ;
  wire \shift_read_reg_1091_pp0_iter8_reg_reg[7]_srl9_n_4 ;
  wire [7:0]shift_read_reg_1091_pp0_iter9_reg;
  wire [19:0]tmp_11_reg_1661;
  wire \tmp_11_reg_1661[0]_i_1_n_4 ;
  wire \tmp_11_reg_1661[0]_i_2_n_4 ;
  wire \tmp_11_reg_1661[0]_i_3_n_4 ;
  wire \tmp_11_reg_1661[10]_i_1_n_4 ;
  wire \tmp_11_reg_1661[10]_i_2_n_4 ;
  wire \tmp_11_reg_1661[10]_i_3_n_4 ;
  wire \tmp_11_reg_1661[11]_i_1_n_4 ;
  wire \tmp_11_reg_1661[11]_i_2_n_4 ;
  wire \tmp_11_reg_1661[11]_i_3_n_4 ;
  wire \tmp_11_reg_1661[12]_i_1_n_4 ;
  wire \tmp_11_reg_1661[12]_i_2_n_4 ;
  wire \tmp_11_reg_1661[12]_i_3_n_4 ;
  wire \tmp_11_reg_1661[13]_i_1_n_4 ;
  wire \tmp_11_reg_1661[13]_i_2_n_4 ;
  wire \tmp_11_reg_1661[13]_i_3_n_4 ;
  wire \tmp_11_reg_1661[14]_i_1_n_4 ;
  wire \tmp_11_reg_1661[14]_i_2_n_4 ;
  wire \tmp_11_reg_1661[14]_i_3_n_4 ;
  wire \tmp_11_reg_1661[15]_i_1_n_4 ;
  wire \tmp_11_reg_1661[15]_i_2_n_4 ;
  wire \tmp_11_reg_1661[15]_i_3_n_4 ;
  wire \tmp_11_reg_1661[15]_i_4_n_4 ;
  wire \tmp_11_reg_1661[16]_i_1_n_4 ;
  wire \tmp_11_reg_1661[16]_i_2_n_4 ;
  wire \tmp_11_reg_1661[16]_i_3_n_4 ;
  wire \tmp_11_reg_1661[16]_i_4_n_4 ;
  wire \tmp_11_reg_1661[17]_i_1_n_4 ;
  wire \tmp_11_reg_1661[17]_i_2_n_4 ;
  wire \tmp_11_reg_1661[18]_i_1_n_4 ;
  wire \tmp_11_reg_1661[18]_i_2_n_4 ;
  wire \tmp_11_reg_1661[1]_i_1_n_4 ;
  wire \tmp_11_reg_1661[1]_i_2_n_4 ;
  wire \tmp_11_reg_1661[1]_i_3_n_4 ;
  wire \tmp_11_reg_1661[2]_i_1_n_4 ;
  wire \tmp_11_reg_1661[2]_i_2_n_4 ;
  wire \tmp_11_reg_1661[2]_i_3_n_4 ;
  wire \tmp_11_reg_1661[3]_i_1_n_4 ;
  wire \tmp_11_reg_1661[3]_i_2_n_4 ;
  wire \tmp_11_reg_1661[3]_i_3_n_4 ;
  wire \tmp_11_reg_1661[3]_i_4_n_4 ;
  wire \tmp_11_reg_1661[4]_i_1_n_4 ;
  wire \tmp_11_reg_1661[4]_i_2_n_4 ;
  wire \tmp_11_reg_1661[4]_i_3_n_4 ;
  wire \tmp_11_reg_1661[4]_i_4_n_4 ;
  wire \tmp_11_reg_1661[5]_i_1_n_4 ;
  wire \tmp_11_reg_1661[5]_i_2_n_4 ;
  wire \tmp_11_reg_1661[5]_i_3_n_4 ;
  wire \tmp_11_reg_1661[5]_i_4_n_4 ;
  wire \tmp_11_reg_1661[6]_i_1_n_4 ;
  wire \tmp_11_reg_1661[6]_i_2_n_4 ;
  wire \tmp_11_reg_1661[6]_i_3_n_4 ;
  wire \tmp_11_reg_1661[6]_i_4_n_4 ;
  wire \tmp_11_reg_1661[7]_i_1_n_4 ;
  wire \tmp_11_reg_1661[7]_i_2_n_4 ;
  wire \tmp_11_reg_1661[7]_i_3_n_4 ;
  wire \tmp_11_reg_1661[8]_i_1_n_4 ;
  wire \tmp_11_reg_1661[8]_i_2_n_4 ;
  wire \tmp_11_reg_1661[8]_i_3_n_4 ;
  wire \tmp_11_reg_1661[9]_i_1_n_4 ;
  wire \tmp_11_reg_1661[9]_i_2_n_4 ;
  wire \tmp_11_reg_1661[9]_i_3_n_4 ;
  wire [19:0]tmp_9_reg_1645;
  wire \tmp_9_reg_1645[0]_i_1_n_4 ;
  wire \tmp_9_reg_1645[0]_i_2_n_4 ;
  wire \tmp_9_reg_1645[0]_i_3_n_4 ;
  wire \tmp_9_reg_1645[10]_i_1_n_4 ;
  wire \tmp_9_reg_1645[10]_i_2_n_4 ;
  wire \tmp_9_reg_1645[10]_i_3_n_4 ;
  wire \tmp_9_reg_1645[11]_i_1_n_4 ;
  wire \tmp_9_reg_1645[11]_i_2_n_4 ;
  wire \tmp_9_reg_1645[11]_i_3_n_4 ;
  wire \tmp_9_reg_1645[12]_i_1_n_4 ;
  wire \tmp_9_reg_1645[12]_i_2_n_4 ;
  wire \tmp_9_reg_1645[12]_i_3_n_4 ;
  wire \tmp_9_reg_1645[13]_i_1_n_4 ;
  wire \tmp_9_reg_1645[13]_i_2_n_4 ;
  wire \tmp_9_reg_1645[13]_i_3_n_4 ;
  wire \tmp_9_reg_1645[14]_i_1_n_4 ;
  wire \tmp_9_reg_1645[14]_i_2_n_4 ;
  wire \tmp_9_reg_1645[14]_i_3_n_4 ;
  wire \tmp_9_reg_1645[15]_i_1_n_4 ;
  wire \tmp_9_reg_1645[15]_i_2_n_4 ;
  wire \tmp_9_reg_1645[15]_i_3_n_4 ;
  wire \tmp_9_reg_1645[15]_i_4_n_4 ;
  wire \tmp_9_reg_1645[16]_i_1_n_4 ;
  wire \tmp_9_reg_1645[16]_i_2_n_4 ;
  wire \tmp_9_reg_1645[16]_i_3_n_4 ;
  wire \tmp_9_reg_1645[16]_i_4_n_4 ;
  wire \tmp_9_reg_1645[17]_i_1_n_4 ;
  wire \tmp_9_reg_1645[17]_i_2_n_4 ;
  wire \tmp_9_reg_1645[18]_i_1_n_4 ;
  wire \tmp_9_reg_1645[18]_i_2_n_4 ;
  wire \tmp_9_reg_1645[1]_i_1_n_4 ;
  wire \tmp_9_reg_1645[1]_i_2_n_4 ;
  wire \tmp_9_reg_1645[1]_i_3_n_4 ;
  wire \tmp_9_reg_1645[2]_i_1_n_4 ;
  wire \tmp_9_reg_1645[2]_i_2_n_4 ;
  wire \tmp_9_reg_1645[2]_i_3_n_4 ;
  wire \tmp_9_reg_1645[3]_i_1_n_4 ;
  wire \tmp_9_reg_1645[3]_i_2_n_4 ;
  wire \tmp_9_reg_1645[3]_i_3_n_4 ;
  wire \tmp_9_reg_1645[3]_i_4_n_4 ;
  wire \tmp_9_reg_1645[4]_i_1_n_4 ;
  wire \tmp_9_reg_1645[4]_i_2_n_4 ;
  wire \tmp_9_reg_1645[4]_i_3_n_4 ;
  wire \tmp_9_reg_1645[4]_i_4_n_4 ;
  wire \tmp_9_reg_1645[5]_i_1_n_4 ;
  wire \tmp_9_reg_1645[5]_i_2_n_4 ;
  wire \tmp_9_reg_1645[5]_i_3_n_4 ;
  wire \tmp_9_reg_1645[5]_i_4_n_4 ;
  wire \tmp_9_reg_1645[6]_i_1_n_4 ;
  wire \tmp_9_reg_1645[6]_i_2_n_4 ;
  wire \tmp_9_reg_1645[6]_i_3_n_4 ;
  wire \tmp_9_reg_1645[6]_i_4_n_4 ;
  wire \tmp_9_reg_1645[7]_i_1_n_4 ;
  wire \tmp_9_reg_1645[7]_i_2_n_4 ;
  wire \tmp_9_reg_1645[7]_i_3_n_4 ;
  wire \tmp_9_reg_1645[8]_i_1_n_4 ;
  wire \tmp_9_reg_1645[8]_i_2_n_4 ;
  wire \tmp_9_reg_1645[8]_i_3_n_4 ;
  wire \tmp_9_reg_1645[9]_i_1_n_4 ;
  wire \tmp_9_reg_1645[9]_i_2_n_4 ;
  wire \tmp_9_reg_1645[9]_i_3_n_4 ;
  wire [19:0]tmp_reg_1629;
  wire \tmp_reg_1629[0]_i_1_n_4 ;
  wire \tmp_reg_1629[0]_i_2_n_4 ;
  wire \tmp_reg_1629[0]_i_3_n_4 ;
  wire \tmp_reg_1629[10]_i_1_n_4 ;
  wire \tmp_reg_1629[10]_i_2_n_4 ;
  wire \tmp_reg_1629[10]_i_3_n_4 ;
  wire \tmp_reg_1629[11]_i_1_n_4 ;
  wire \tmp_reg_1629[11]_i_2_n_4 ;
  wire \tmp_reg_1629[11]_i_3_n_4 ;
  wire \tmp_reg_1629[12]_i_1_n_4 ;
  wire \tmp_reg_1629[12]_i_2_n_4 ;
  wire \tmp_reg_1629[12]_i_3_n_4 ;
  wire \tmp_reg_1629[13]_i_1_n_4 ;
  wire \tmp_reg_1629[13]_i_2_n_4 ;
  wire \tmp_reg_1629[13]_i_3_n_4 ;
  wire \tmp_reg_1629[14]_i_1_n_4 ;
  wire \tmp_reg_1629[14]_i_2_n_4 ;
  wire \tmp_reg_1629[14]_i_3_n_4 ;
  wire \tmp_reg_1629[15]_i_1_n_4 ;
  wire \tmp_reg_1629[15]_i_2_n_4 ;
  wire \tmp_reg_1629[15]_i_3_n_4 ;
  wire \tmp_reg_1629[15]_i_4_n_4 ;
  wire \tmp_reg_1629[16]_i_1_n_4 ;
  wire \tmp_reg_1629[16]_i_2_n_4 ;
  wire \tmp_reg_1629[16]_i_3_n_4 ;
  wire \tmp_reg_1629[16]_i_4_n_4 ;
  wire \tmp_reg_1629[17]_i_1_n_4 ;
  wire \tmp_reg_1629[17]_i_2_n_4 ;
  wire \tmp_reg_1629[17]_i_3_n_4 ;
  wire \tmp_reg_1629[18]_i_1_n_4 ;
  wire \tmp_reg_1629[18]_i_2_n_4 ;
  wire \tmp_reg_1629[1]_i_1_n_4 ;
  wire \tmp_reg_1629[1]_i_2_n_4 ;
  wire \tmp_reg_1629[1]_i_3_n_4 ;
  wire \tmp_reg_1629[2]_i_1_n_4 ;
  wire \tmp_reg_1629[2]_i_2_n_4 ;
  wire \tmp_reg_1629[2]_i_3_n_4 ;
  wire \tmp_reg_1629[3]_i_1_n_4 ;
  wire \tmp_reg_1629[3]_i_2_n_4 ;
  wire \tmp_reg_1629[3]_i_3_n_4 ;
  wire \tmp_reg_1629[3]_i_4_n_4 ;
  wire \tmp_reg_1629[4]_i_1_n_4 ;
  wire \tmp_reg_1629[4]_i_2_n_4 ;
  wire \tmp_reg_1629[4]_i_3_n_4 ;
  wire \tmp_reg_1629[4]_i_4_n_4 ;
  wire \tmp_reg_1629[5]_i_1_n_4 ;
  wire \tmp_reg_1629[5]_i_2_n_4 ;
  wire \tmp_reg_1629[5]_i_3_n_4 ;
  wire \tmp_reg_1629[5]_i_4_n_4 ;
  wire \tmp_reg_1629[6]_i_1_n_4 ;
  wire \tmp_reg_1629[6]_i_2_n_4 ;
  wire \tmp_reg_1629[6]_i_3_n_4 ;
  wire \tmp_reg_1629[6]_i_4_n_4 ;
  wire \tmp_reg_1629[7]_i_1_n_4 ;
  wire \tmp_reg_1629[7]_i_2_n_4 ;
  wire \tmp_reg_1629[7]_i_3_n_4 ;
  wire \tmp_reg_1629[8]_i_1_n_4 ;
  wire \tmp_reg_1629[8]_i_2_n_4 ;
  wire \tmp_reg_1629[8]_i_3_n_4 ;
  wire \tmp_reg_1629[9]_i_1_n_4 ;
  wire \tmp_reg_1629[9]_i_2_n_4 ;
  wire \tmp_reg_1629[9]_i_3_n_4 ;
  wire [7:0]trunc_ln674_3_reg_1155;
  wire \trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[0]_srl2_n_4 ;
  wire \trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[1]_srl2_n_4 ;
  wire \trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[2]_srl2_n_4 ;
  wire \trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[3]_srl2_n_4 ;
  wire \trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[4]_srl2_n_4 ;
  wire \trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[5]_srl2_n_4 ;
  wire \trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[6]_srl2_n_4 ;
  wire \trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[7]_srl2_n_4 ;
  wire [7:0]trunc_ln674_4_reg_1160_pp0_iter2_reg;
  wire [7:0]trunc_ln674_5_reg_1165;
  wire [7:0]trunc_ln674_5_reg_1165_pp0_iter1_reg;
  wire [7:0]trunc_ln674_7_reg_1182;
  wire \trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[0]_srl4_n_4 ;
  wire \trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[1]_srl4_n_4 ;
  wire \trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[2]_srl4_n_4 ;
  wire \trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[3]_srl4_n_4 ;
  wire \trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[4]_srl4_n_4 ;
  wire \trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[5]_srl4_n_4 ;
  wire \trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[6]_srl4_n_4 ;
  wire \trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[7]_srl4_n_4 ;
  wire [7:0]trunc_ln674_8_reg_1187_pp0_iter4_reg;
  wire [7:0]trunc_ln674_reg_1126;
  wire [3:0]NLW_icmp_ln886_1_fu_776_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_1_fu_776_p2_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln886_1_fu_776_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_1_fu_776_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_2_fu_828_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_2_fu_828_p2_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln886_2_fu_828_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_2_fu_828_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_fu_724_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_fu_724_p2_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln886_fu_724_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_fu_724_p2_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_1_CO_UNCONNECTED;
  wire [3:2]NLW_p_reg_reg_i_1_O_UNCONNECTED;
  wire [3:2]NLW_p_reg_reg_i_1__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_reg_reg_i_1__0_O_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_1__1_CO_UNCONNECTED;
  wire [3:2]NLW_p_reg_reg_i_1__1_O_UNCONNECTED;
  wire [3:2]NLW_p_reg_reg_i_1__2_CO_UNCONNECTED;
  wire [3:3]NLW_p_reg_reg_i_1__2_O_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_1__3_CO_UNCONNECTED;
  wire [3:2]NLW_p_reg_reg_i_1__3_O_UNCONNECTED;
  wire [3:2]NLW_p_reg_reg_i_1__4_CO_UNCONNECTED;
  wire [3:3]NLW_p_reg_reg_i_1__4_O_UNCONNECTED;

  FDRE \add_ln69_11_reg_1584_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U50_n_30),
        .Q(add_ln69_11_reg_1584[0]),
        .R(1'b0));
  FDRE \add_ln69_11_reg_1584_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U50_n_20),
        .Q(add_ln69_11_reg_1584[10]),
        .R(1'b0));
  FDRE \add_ln69_11_reg_1584_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U50_n_19),
        .Q(add_ln69_11_reg_1584[11]),
        .R(1'b0));
  FDRE \add_ln69_11_reg_1584_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U50_n_18),
        .Q(add_ln69_11_reg_1584[12]),
        .R(1'b0));
  FDRE \add_ln69_11_reg_1584_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U50_n_17),
        .Q(add_ln69_11_reg_1584[13]),
        .R(1'b0));
  FDRE \add_ln69_11_reg_1584_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U50_n_16),
        .Q(add_ln69_11_reg_1584[14]),
        .R(1'b0));
  FDRE \add_ln69_11_reg_1584_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U50_n_15),
        .Q(add_ln69_11_reg_1584[15]),
        .R(1'b0));
  FDRE \add_ln69_11_reg_1584_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U50_n_14),
        .Q(add_ln69_11_reg_1584[16]),
        .R(1'b0));
  FDRE \add_ln69_11_reg_1584_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U50_n_13),
        .Q(add_ln69_11_reg_1584[17]),
        .R(1'b0));
  FDRE \add_ln69_11_reg_1584_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U50_n_12),
        .Q(add_ln69_11_reg_1584[18]),
        .R(1'b0));
  FDRE \add_ln69_11_reg_1584_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U50_n_11),
        .Q(add_ln69_11_reg_1584[19]),
        .R(1'b0));
  FDRE \add_ln69_11_reg_1584_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U50_n_29),
        .Q(add_ln69_11_reg_1584[1]),
        .R(1'b0));
  FDRE \add_ln69_11_reg_1584_reg[20] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U50_n_10),
        .Q(add_ln69_11_reg_1584[20]),
        .R(1'b0));
  FDRE \add_ln69_11_reg_1584_reg[21] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U50_n_9),
        .Q(add_ln69_11_reg_1584[21]),
        .R(1'b0));
  FDRE \add_ln69_11_reg_1584_reg[22] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U50_n_8),
        .Q(add_ln69_11_reg_1584[22]),
        .R(1'b0));
  FDRE \add_ln69_11_reg_1584_reg[23] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U50_n_7),
        .Q(add_ln69_11_reg_1584[23]),
        .R(1'b0));
  FDRE \add_ln69_11_reg_1584_reg[24] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U50_n_6),
        .Q(add_ln69_11_reg_1584[24]),
        .R(1'b0));
  FDRE \add_ln69_11_reg_1584_reg[25] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U50_n_5),
        .Q(add_ln69_11_reg_1584[25]),
        .R(1'b0));
  FDRE \add_ln69_11_reg_1584_reg[26] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U50_n_4),
        .Q(add_ln69_11_reg_1584[26]),
        .R(1'b0));
  FDRE \add_ln69_11_reg_1584_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U50_n_28),
        .Q(add_ln69_11_reg_1584[2]),
        .R(1'b0));
  FDRE \add_ln69_11_reg_1584_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U50_n_27),
        .Q(add_ln69_11_reg_1584[3]),
        .R(1'b0));
  FDRE \add_ln69_11_reg_1584_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U50_n_26),
        .Q(add_ln69_11_reg_1584[4]),
        .R(1'b0));
  FDRE \add_ln69_11_reg_1584_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U50_n_25),
        .Q(add_ln69_11_reg_1584[5]),
        .R(1'b0));
  FDRE \add_ln69_11_reg_1584_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U50_n_24),
        .Q(add_ln69_11_reg_1584[6]),
        .R(1'b0));
  FDRE \add_ln69_11_reg_1584_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U50_n_23),
        .Q(add_ln69_11_reg_1584[7]),
        .R(1'b0));
  FDRE \add_ln69_11_reg_1584_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U50_n_22),
        .Q(add_ln69_11_reg_1584[8]),
        .R(1'b0));
  FDRE \add_ln69_11_reg_1584_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U50_n_21),
        .Q(add_ln69_11_reg_1584[9]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_13_reg_1554[0]),
        .Q(add_ln69_13_reg_1554_pp0_iter7_reg[0]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_pp0_iter7_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_13_reg_1554[10]),
        .Q(add_ln69_13_reg_1554_pp0_iter7_reg[10]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_pp0_iter7_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_13_reg_1554[11]),
        .Q(add_ln69_13_reg_1554_pp0_iter7_reg[11]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_pp0_iter7_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_13_reg_1554[12]),
        .Q(add_ln69_13_reg_1554_pp0_iter7_reg[12]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_pp0_iter7_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_13_reg_1554[13]),
        .Q(add_ln69_13_reg_1554_pp0_iter7_reg[13]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_pp0_iter7_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_13_reg_1554[14]),
        .Q(add_ln69_13_reg_1554_pp0_iter7_reg[14]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_pp0_iter7_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_13_reg_1554[15]),
        .Q(add_ln69_13_reg_1554_pp0_iter7_reg[15]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_pp0_iter7_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_13_reg_1554[16]),
        .Q(add_ln69_13_reg_1554_pp0_iter7_reg[16]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_pp0_iter7_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_13_reg_1554[17]),
        .Q(add_ln69_13_reg_1554_pp0_iter7_reg[17]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_pp0_iter7_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_13_reg_1554[18]),
        .Q(add_ln69_13_reg_1554_pp0_iter7_reg[18]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_pp0_iter7_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_13_reg_1554[19]),
        .Q(add_ln69_13_reg_1554_pp0_iter7_reg[19]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_13_reg_1554[1]),
        .Q(add_ln69_13_reg_1554_pp0_iter7_reg[1]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_pp0_iter7_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_13_reg_1554[20]),
        .Q(add_ln69_13_reg_1554_pp0_iter7_reg[20]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_pp0_iter7_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_13_reg_1554[21]),
        .Q(add_ln69_13_reg_1554_pp0_iter7_reg[21]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_pp0_iter7_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_13_reg_1554[22]),
        .Q(add_ln69_13_reg_1554_pp0_iter7_reg[22]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_pp0_iter7_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_13_reg_1554[23]),
        .Q(add_ln69_13_reg_1554_pp0_iter7_reg[23]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_pp0_iter7_reg_reg[24] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_13_reg_1554[24]),
        .Q(add_ln69_13_reg_1554_pp0_iter7_reg[24]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_pp0_iter7_reg_reg[25] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_13_reg_1554[25]),
        .Q(add_ln69_13_reg_1554_pp0_iter7_reg[25]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_13_reg_1554[2]),
        .Q(add_ln69_13_reg_1554_pp0_iter7_reg[2]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_13_reg_1554[3]),
        .Q(add_ln69_13_reg_1554_pp0_iter7_reg[3]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_pp0_iter7_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_13_reg_1554[4]),
        .Q(add_ln69_13_reg_1554_pp0_iter7_reg[4]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_pp0_iter7_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_13_reg_1554[5]),
        .Q(add_ln69_13_reg_1554_pp0_iter7_reg[5]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_pp0_iter7_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_13_reg_1554[6]),
        .Q(add_ln69_13_reg_1554_pp0_iter7_reg[6]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_pp0_iter7_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_13_reg_1554[7]),
        .Q(add_ln69_13_reg_1554_pp0_iter7_reg[7]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_pp0_iter7_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_13_reg_1554[8]),
        .Q(add_ln69_13_reg_1554_pp0_iter7_reg[8]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_pp0_iter7_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_13_reg_1554[9]),
        .Q(add_ln69_13_reg_1554_pp0_iter7_reg[9]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U47_n_29),
        .Q(add_ln69_13_reg_1554[0]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U47_n_19),
        .Q(add_ln69_13_reg_1554[10]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U47_n_18),
        .Q(add_ln69_13_reg_1554[11]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U47_n_17),
        .Q(add_ln69_13_reg_1554[12]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U47_n_16),
        .Q(add_ln69_13_reg_1554[13]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U47_n_15),
        .Q(add_ln69_13_reg_1554[14]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U47_n_14),
        .Q(add_ln69_13_reg_1554[15]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U47_n_13),
        .Q(add_ln69_13_reg_1554[16]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U47_n_12),
        .Q(add_ln69_13_reg_1554[17]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U47_n_11),
        .Q(add_ln69_13_reg_1554[18]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U47_n_10),
        .Q(add_ln69_13_reg_1554[19]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U47_n_28),
        .Q(add_ln69_13_reg_1554[1]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_reg[20] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U47_n_9),
        .Q(add_ln69_13_reg_1554[20]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_reg[21] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U47_n_8),
        .Q(add_ln69_13_reg_1554[21]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_reg[22] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U47_n_7),
        .Q(add_ln69_13_reg_1554[22]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_reg[23] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U47_n_6),
        .Q(add_ln69_13_reg_1554[23]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_reg[24] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U47_n_5),
        .Q(add_ln69_13_reg_1554[24]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_reg[25] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U47_n_4),
        .Q(add_ln69_13_reg_1554[25]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U47_n_27),
        .Q(add_ln69_13_reg_1554[2]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U47_n_26),
        .Q(add_ln69_13_reg_1554[3]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U47_n_25),
        .Q(add_ln69_13_reg_1554[4]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U47_n_24),
        .Q(add_ln69_13_reg_1554[5]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U47_n_23),
        .Q(add_ln69_13_reg_1554[6]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U47_n_22),
        .Q(add_ln69_13_reg_1554[7]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U47_n_21),
        .Q(add_ln69_13_reg_1554[8]),
        .R(1'b0));
  FDRE \add_ln69_13_reg_1554_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U47_n_20),
        .Q(add_ln69_13_reg_1554[9]),
        .R(1'b0));
  FDRE \add_ln69_15_reg_1614_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U53_n_31),
        .Q(add_ln69_15_reg_1614[0]),
        .R(1'b0));
  FDRE \add_ln69_15_reg_1614_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U53_n_21),
        .Q(add_ln69_15_reg_1614[10]),
        .R(1'b0));
  FDRE \add_ln69_15_reg_1614_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U53_n_20),
        .Q(add_ln69_15_reg_1614[11]),
        .R(1'b0));
  FDRE \add_ln69_15_reg_1614_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U53_n_19),
        .Q(add_ln69_15_reg_1614[12]),
        .R(1'b0));
  FDRE \add_ln69_15_reg_1614_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U53_n_18),
        .Q(add_ln69_15_reg_1614[13]),
        .R(1'b0));
  FDRE \add_ln69_15_reg_1614_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U53_n_17),
        .Q(add_ln69_15_reg_1614[14]),
        .R(1'b0));
  FDRE \add_ln69_15_reg_1614_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U53_n_16),
        .Q(add_ln69_15_reg_1614[15]),
        .R(1'b0));
  FDRE \add_ln69_15_reg_1614_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U53_n_15),
        .Q(add_ln69_15_reg_1614[16]),
        .R(1'b0));
  FDRE \add_ln69_15_reg_1614_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U53_n_14),
        .Q(add_ln69_15_reg_1614[17]),
        .R(1'b0));
  FDRE \add_ln69_15_reg_1614_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U53_n_13),
        .Q(add_ln69_15_reg_1614[18]),
        .R(1'b0));
  FDRE \add_ln69_15_reg_1614_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U53_n_12),
        .Q(add_ln69_15_reg_1614[19]),
        .R(1'b0));
  FDRE \add_ln69_15_reg_1614_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U53_n_30),
        .Q(add_ln69_15_reg_1614[1]),
        .R(1'b0));
  FDRE \add_ln69_15_reg_1614_reg[20] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U53_n_11),
        .Q(add_ln69_15_reg_1614[20]),
        .R(1'b0));
  FDRE \add_ln69_15_reg_1614_reg[21] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U53_n_10),
        .Q(add_ln69_15_reg_1614[21]),
        .R(1'b0));
  FDRE \add_ln69_15_reg_1614_reg[22] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U53_n_9),
        .Q(add_ln69_15_reg_1614[22]),
        .R(1'b0));
  FDRE \add_ln69_15_reg_1614_reg[23] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U53_n_8),
        .Q(add_ln69_15_reg_1614[23]),
        .R(1'b0));
  FDRE \add_ln69_15_reg_1614_reg[24] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U53_n_7),
        .Q(add_ln69_15_reg_1614[24]),
        .R(1'b0));
  FDRE \add_ln69_15_reg_1614_reg[25] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U53_n_6),
        .Q(add_ln69_15_reg_1614[25]),
        .R(1'b0));
  FDRE \add_ln69_15_reg_1614_reg[26] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U53_n_5),
        .Q(add_ln69_15_reg_1614[26]),
        .R(1'b0));
  FDRE \add_ln69_15_reg_1614_reg[27] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U53_n_4),
        .Q(add_ln69_15_reg_1614[27]),
        .R(1'b0));
  FDRE \add_ln69_15_reg_1614_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U53_n_29),
        .Q(add_ln69_15_reg_1614[2]),
        .R(1'b0));
  FDRE \add_ln69_15_reg_1614_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U53_n_28),
        .Q(add_ln69_15_reg_1614[3]),
        .R(1'b0));
  FDRE \add_ln69_15_reg_1614_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U53_n_27),
        .Q(add_ln69_15_reg_1614[4]),
        .R(1'b0));
  FDRE \add_ln69_15_reg_1614_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U53_n_26),
        .Q(add_ln69_15_reg_1614[5]),
        .R(1'b0));
  FDRE \add_ln69_15_reg_1614_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U53_n_25),
        .Q(add_ln69_15_reg_1614[6]),
        .R(1'b0));
  FDRE \add_ln69_15_reg_1614_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U53_n_24),
        .Q(add_ln69_15_reg_1614[7]),
        .R(1'b0));
  FDRE \add_ln69_15_reg_1614_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U53_n_23),
        .Q(add_ln69_15_reg_1614[8]),
        .R(1'b0));
  FDRE \add_ln69_15_reg_1614_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U53_n_22),
        .Q(add_ln69_15_reg_1614[9]),
        .R(1'b0));
  FDRE \add_ln69_16_reg_1512_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U43_n_28),
        .Q(add_ln69_16_reg_1512[0]),
        .R(1'b0));
  FDRE \add_ln69_16_reg_1512_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U43_n_18),
        .Q(add_ln69_16_reg_1512[10]),
        .R(1'b0));
  FDRE \add_ln69_16_reg_1512_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U43_n_17),
        .Q(add_ln69_16_reg_1512[11]),
        .R(1'b0));
  FDRE \add_ln69_16_reg_1512_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U43_n_16),
        .Q(add_ln69_16_reg_1512[12]),
        .R(1'b0));
  FDRE \add_ln69_16_reg_1512_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U43_n_15),
        .Q(add_ln69_16_reg_1512[13]),
        .R(1'b0));
  FDRE \add_ln69_16_reg_1512_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U43_n_14),
        .Q(add_ln69_16_reg_1512[14]),
        .R(1'b0));
  FDRE \add_ln69_16_reg_1512_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U43_n_13),
        .Q(add_ln69_16_reg_1512[15]),
        .R(1'b0));
  FDRE \add_ln69_16_reg_1512_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U43_n_12),
        .Q(add_ln69_16_reg_1512[16]),
        .R(1'b0));
  FDRE \add_ln69_16_reg_1512_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U43_n_11),
        .Q(add_ln69_16_reg_1512[17]),
        .R(1'b0));
  FDRE \add_ln69_16_reg_1512_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U43_n_10),
        .Q(add_ln69_16_reg_1512[18]),
        .R(1'b0));
  FDRE \add_ln69_16_reg_1512_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U43_n_9),
        .Q(add_ln69_16_reg_1512[19]),
        .R(1'b0));
  FDRE \add_ln69_16_reg_1512_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U43_n_27),
        .Q(add_ln69_16_reg_1512[1]),
        .R(1'b0));
  FDRE \add_ln69_16_reg_1512_reg[20] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U43_n_8),
        .Q(add_ln69_16_reg_1512[20]),
        .R(1'b0));
  FDRE \add_ln69_16_reg_1512_reg[21] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U43_n_7),
        .Q(add_ln69_16_reg_1512[21]),
        .R(1'b0));
  FDRE \add_ln69_16_reg_1512_reg[22] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U43_n_6),
        .Q(add_ln69_16_reg_1512[22]),
        .R(1'b0));
  FDRE \add_ln69_16_reg_1512_reg[23] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U43_n_5),
        .Q(add_ln69_16_reg_1512[23]),
        .R(1'b0));
  FDRE \add_ln69_16_reg_1512_reg[24] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U43_n_4),
        .Q(add_ln69_16_reg_1512[24]),
        .R(1'b0));
  FDRE \add_ln69_16_reg_1512_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U43_n_26),
        .Q(add_ln69_16_reg_1512[2]),
        .R(1'b0));
  FDRE \add_ln69_16_reg_1512_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U43_n_25),
        .Q(add_ln69_16_reg_1512[3]),
        .R(1'b0));
  FDRE \add_ln69_16_reg_1512_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U43_n_24),
        .Q(add_ln69_16_reg_1512[4]),
        .R(1'b0));
  FDRE \add_ln69_16_reg_1512_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U43_n_23),
        .Q(add_ln69_16_reg_1512[5]),
        .R(1'b0));
  FDRE \add_ln69_16_reg_1512_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U43_n_22),
        .Q(add_ln69_16_reg_1512[6]),
        .R(1'b0));
  FDRE \add_ln69_16_reg_1512_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U43_n_21),
        .Q(add_ln69_16_reg_1512[7]),
        .R(1'b0));
  FDRE \add_ln69_16_reg_1512_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U43_n_20),
        .Q(add_ln69_16_reg_1512[8]),
        .R(1'b0));
  FDRE \add_ln69_16_reg_1512_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U43_n_19),
        .Q(add_ln69_16_reg_1512[9]),
        .R(1'b0));
  FDRE \add_ln69_17_reg_1517_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U44_n_28),
        .Q(add_ln69_17_reg_1517[0]),
        .R(1'b0));
  FDRE \add_ln69_17_reg_1517_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U44_n_18),
        .Q(add_ln69_17_reg_1517[10]),
        .R(1'b0));
  FDRE \add_ln69_17_reg_1517_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U44_n_17),
        .Q(add_ln69_17_reg_1517[11]),
        .R(1'b0));
  FDRE \add_ln69_17_reg_1517_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U44_n_16),
        .Q(add_ln69_17_reg_1517[12]),
        .R(1'b0));
  FDRE \add_ln69_17_reg_1517_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U44_n_15),
        .Q(add_ln69_17_reg_1517[13]),
        .R(1'b0));
  FDRE \add_ln69_17_reg_1517_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U44_n_14),
        .Q(add_ln69_17_reg_1517[14]),
        .R(1'b0));
  FDRE \add_ln69_17_reg_1517_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U44_n_13),
        .Q(add_ln69_17_reg_1517[15]),
        .R(1'b0));
  FDRE \add_ln69_17_reg_1517_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U44_n_12),
        .Q(add_ln69_17_reg_1517[16]),
        .R(1'b0));
  FDRE \add_ln69_17_reg_1517_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U44_n_11),
        .Q(add_ln69_17_reg_1517[17]),
        .R(1'b0));
  FDRE \add_ln69_17_reg_1517_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U44_n_10),
        .Q(add_ln69_17_reg_1517[18]),
        .R(1'b0));
  FDRE \add_ln69_17_reg_1517_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U44_n_9),
        .Q(add_ln69_17_reg_1517[19]),
        .R(1'b0));
  FDRE \add_ln69_17_reg_1517_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U44_n_27),
        .Q(add_ln69_17_reg_1517[1]),
        .R(1'b0));
  FDRE \add_ln69_17_reg_1517_reg[20] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U44_n_8),
        .Q(add_ln69_17_reg_1517[20]),
        .R(1'b0));
  FDRE \add_ln69_17_reg_1517_reg[21] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U44_n_7),
        .Q(add_ln69_17_reg_1517[21]),
        .R(1'b0));
  FDRE \add_ln69_17_reg_1517_reg[22] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U44_n_6),
        .Q(add_ln69_17_reg_1517[22]),
        .R(1'b0));
  FDRE \add_ln69_17_reg_1517_reg[23] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U44_n_5),
        .Q(add_ln69_17_reg_1517[23]),
        .R(1'b0));
  FDRE \add_ln69_17_reg_1517_reg[24] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U44_n_4),
        .Q(add_ln69_17_reg_1517[24]),
        .R(1'b0));
  FDRE \add_ln69_17_reg_1517_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U44_n_26),
        .Q(add_ln69_17_reg_1517[2]),
        .R(1'b0));
  FDRE \add_ln69_17_reg_1517_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U44_n_25),
        .Q(add_ln69_17_reg_1517[3]),
        .R(1'b0));
  FDRE \add_ln69_17_reg_1517_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U44_n_24),
        .Q(add_ln69_17_reg_1517[4]),
        .R(1'b0));
  FDRE \add_ln69_17_reg_1517_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U44_n_23),
        .Q(add_ln69_17_reg_1517[5]),
        .R(1'b0));
  FDRE \add_ln69_17_reg_1517_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U44_n_22),
        .Q(add_ln69_17_reg_1517[6]),
        .R(1'b0));
  FDRE \add_ln69_17_reg_1517_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U44_n_21),
        .Q(add_ln69_17_reg_1517[7]),
        .R(1'b0));
  FDRE \add_ln69_17_reg_1517_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U44_n_20),
        .Q(add_ln69_17_reg_1517[8]),
        .R(1'b0));
  FDRE \add_ln69_17_reg_1517_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U44_n_19),
        .Q(add_ln69_17_reg_1517[9]),
        .R(1'b0));
  FDRE \add_ln69_19_reg_1589_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U51_n_30),
        .Q(add_ln69_19_reg_1589[0]),
        .R(1'b0));
  FDRE \add_ln69_19_reg_1589_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U51_n_20),
        .Q(add_ln69_19_reg_1589[10]),
        .R(1'b0));
  FDRE \add_ln69_19_reg_1589_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U51_n_19),
        .Q(add_ln69_19_reg_1589[11]),
        .R(1'b0));
  FDRE \add_ln69_19_reg_1589_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U51_n_18),
        .Q(add_ln69_19_reg_1589[12]),
        .R(1'b0));
  FDRE \add_ln69_19_reg_1589_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U51_n_17),
        .Q(add_ln69_19_reg_1589[13]),
        .R(1'b0));
  FDRE \add_ln69_19_reg_1589_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U51_n_16),
        .Q(add_ln69_19_reg_1589[14]),
        .R(1'b0));
  FDRE \add_ln69_19_reg_1589_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U51_n_15),
        .Q(add_ln69_19_reg_1589[15]),
        .R(1'b0));
  FDRE \add_ln69_19_reg_1589_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U51_n_14),
        .Q(add_ln69_19_reg_1589[16]),
        .R(1'b0));
  FDRE \add_ln69_19_reg_1589_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U51_n_13),
        .Q(add_ln69_19_reg_1589[17]),
        .R(1'b0));
  FDRE \add_ln69_19_reg_1589_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U51_n_12),
        .Q(add_ln69_19_reg_1589[18]),
        .R(1'b0));
  FDRE \add_ln69_19_reg_1589_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U51_n_11),
        .Q(add_ln69_19_reg_1589[19]),
        .R(1'b0));
  FDRE \add_ln69_19_reg_1589_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U51_n_29),
        .Q(add_ln69_19_reg_1589[1]),
        .R(1'b0));
  FDRE \add_ln69_19_reg_1589_reg[20] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U51_n_10),
        .Q(add_ln69_19_reg_1589[20]),
        .R(1'b0));
  FDRE \add_ln69_19_reg_1589_reg[21] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U51_n_9),
        .Q(add_ln69_19_reg_1589[21]),
        .R(1'b0));
  FDRE \add_ln69_19_reg_1589_reg[22] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U51_n_8),
        .Q(add_ln69_19_reg_1589[22]),
        .R(1'b0));
  FDRE \add_ln69_19_reg_1589_reg[23] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U51_n_7),
        .Q(add_ln69_19_reg_1589[23]),
        .R(1'b0));
  FDRE \add_ln69_19_reg_1589_reg[24] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U51_n_6),
        .Q(add_ln69_19_reg_1589[24]),
        .R(1'b0));
  FDRE \add_ln69_19_reg_1589_reg[25] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U51_n_5),
        .Q(add_ln69_19_reg_1589[25]),
        .R(1'b0));
  FDRE \add_ln69_19_reg_1589_reg[26] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U51_n_4),
        .Q(add_ln69_19_reg_1589[26]),
        .R(1'b0));
  FDRE \add_ln69_19_reg_1589_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U51_n_28),
        .Q(add_ln69_19_reg_1589[2]),
        .R(1'b0));
  FDRE \add_ln69_19_reg_1589_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U51_n_27),
        .Q(add_ln69_19_reg_1589[3]),
        .R(1'b0));
  FDRE \add_ln69_19_reg_1589_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U51_n_26),
        .Q(add_ln69_19_reg_1589[4]),
        .R(1'b0));
  FDRE \add_ln69_19_reg_1589_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U51_n_25),
        .Q(add_ln69_19_reg_1589[5]),
        .R(1'b0));
  FDRE \add_ln69_19_reg_1589_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U51_n_24),
        .Q(add_ln69_19_reg_1589[6]),
        .R(1'b0));
  FDRE \add_ln69_19_reg_1589_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U51_n_23),
        .Q(add_ln69_19_reg_1589[7]),
        .R(1'b0));
  FDRE \add_ln69_19_reg_1589_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U51_n_22),
        .Q(add_ln69_19_reg_1589[8]),
        .R(1'b0));
  FDRE \add_ln69_19_reg_1589_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U51_n_21),
        .Q(add_ln69_19_reg_1589[9]),
        .R(1'b0));
  FDRE \add_ln69_1_reg_1487_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U38_n_28),
        .Q(add_ln69_1_reg_1487[0]),
        .R(1'b0));
  FDRE \add_ln69_1_reg_1487_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U38_n_18),
        .Q(add_ln69_1_reg_1487[10]),
        .R(1'b0));
  FDRE \add_ln69_1_reg_1487_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U38_n_17),
        .Q(add_ln69_1_reg_1487[11]),
        .R(1'b0));
  FDRE \add_ln69_1_reg_1487_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U38_n_16),
        .Q(add_ln69_1_reg_1487[12]),
        .R(1'b0));
  FDRE \add_ln69_1_reg_1487_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U38_n_15),
        .Q(add_ln69_1_reg_1487[13]),
        .R(1'b0));
  FDRE \add_ln69_1_reg_1487_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U38_n_14),
        .Q(add_ln69_1_reg_1487[14]),
        .R(1'b0));
  FDRE \add_ln69_1_reg_1487_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U38_n_13),
        .Q(add_ln69_1_reg_1487[15]),
        .R(1'b0));
  FDRE \add_ln69_1_reg_1487_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U38_n_12),
        .Q(add_ln69_1_reg_1487[16]),
        .R(1'b0));
  FDRE \add_ln69_1_reg_1487_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U38_n_11),
        .Q(add_ln69_1_reg_1487[17]),
        .R(1'b0));
  FDRE \add_ln69_1_reg_1487_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U38_n_10),
        .Q(add_ln69_1_reg_1487[18]),
        .R(1'b0));
  FDRE \add_ln69_1_reg_1487_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U38_n_9),
        .Q(add_ln69_1_reg_1487[19]),
        .R(1'b0));
  FDRE \add_ln69_1_reg_1487_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U38_n_27),
        .Q(add_ln69_1_reg_1487[1]),
        .R(1'b0));
  FDRE \add_ln69_1_reg_1487_reg[20] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U38_n_8),
        .Q(add_ln69_1_reg_1487[20]),
        .R(1'b0));
  FDRE \add_ln69_1_reg_1487_reg[21] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U38_n_7),
        .Q(add_ln69_1_reg_1487[21]),
        .R(1'b0));
  FDRE \add_ln69_1_reg_1487_reg[22] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U38_n_6),
        .Q(add_ln69_1_reg_1487[22]),
        .R(1'b0));
  FDRE \add_ln69_1_reg_1487_reg[23] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U38_n_5),
        .Q(add_ln69_1_reg_1487[23]),
        .R(1'b0));
  FDRE \add_ln69_1_reg_1487_reg[24] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U38_n_4),
        .Q(add_ln69_1_reg_1487[24]),
        .R(1'b0));
  FDRE \add_ln69_1_reg_1487_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U38_n_26),
        .Q(add_ln69_1_reg_1487[2]),
        .R(1'b0));
  FDRE \add_ln69_1_reg_1487_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U38_n_25),
        .Q(add_ln69_1_reg_1487[3]),
        .R(1'b0));
  FDRE \add_ln69_1_reg_1487_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U38_n_24),
        .Q(add_ln69_1_reg_1487[4]),
        .R(1'b0));
  FDRE \add_ln69_1_reg_1487_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U38_n_23),
        .Q(add_ln69_1_reg_1487[5]),
        .R(1'b0));
  FDRE \add_ln69_1_reg_1487_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U38_n_22),
        .Q(add_ln69_1_reg_1487[6]),
        .R(1'b0));
  FDRE \add_ln69_1_reg_1487_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U38_n_21),
        .Q(add_ln69_1_reg_1487[7]),
        .R(1'b0));
  FDRE \add_ln69_1_reg_1487_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U38_n_20),
        .Q(add_ln69_1_reg_1487[8]),
        .R(1'b0));
  FDRE \add_ln69_1_reg_1487_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U38_n_19),
        .Q(add_ln69_1_reg_1487[9]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_21_reg_1569[0]),
        .Q(add_ln69_21_reg_1569_pp0_iter7_reg[0]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_pp0_iter7_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_21_reg_1569[10]),
        .Q(add_ln69_21_reg_1569_pp0_iter7_reg[10]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_pp0_iter7_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_21_reg_1569[11]),
        .Q(add_ln69_21_reg_1569_pp0_iter7_reg[11]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_pp0_iter7_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_21_reg_1569[12]),
        .Q(add_ln69_21_reg_1569_pp0_iter7_reg[12]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_pp0_iter7_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_21_reg_1569[13]),
        .Q(add_ln69_21_reg_1569_pp0_iter7_reg[13]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_pp0_iter7_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_21_reg_1569[14]),
        .Q(add_ln69_21_reg_1569_pp0_iter7_reg[14]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_pp0_iter7_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_21_reg_1569[15]),
        .Q(add_ln69_21_reg_1569_pp0_iter7_reg[15]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_pp0_iter7_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_21_reg_1569[16]),
        .Q(add_ln69_21_reg_1569_pp0_iter7_reg[16]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_pp0_iter7_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_21_reg_1569[17]),
        .Q(add_ln69_21_reg_1569_pp0_iter7_reg[17]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_pp0_iter7_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_21_reg_1569[18]),
        .Q(add_ln69_21_reg_1569_pp0_iter7_reg[18]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_pp0_iter7_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_21_reg_1569[19]),
        .Q(add_ln69_21_reg_1569_pp0_iter7_reg[19]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_21_reg_1569[1]),
        .Q(add_ln69_21_reg_1569_pp0_iter7_reg[1]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_pp0_iter7_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_21_reg_1569[20]),
        .Q(add_ln69_21_reg_1569_pp0_iter7_reg[20]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_pp0_iter7_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_21_reg_1569[21]),
        .Q(add_ln69_21_reg_1569_pp0_iter7_reg[21]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_pp0_iter7_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_21_reg_1569[22]),
        .Q(add_ln69_21_reg_1569_pp0_iter7_reg[22]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_pp0_iter7_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_21_reg_1569[23]),
        .Q(add_ln69_21_reg_1569_pp0_iter7_reg[23]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_pp0_iter7_reg_reg[24] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_21_reg_1569[24]),
        .Q(add_ln69_21_reg_1569_pp0_iter7_reg[24]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_pp0_iter7_reg_reg[25] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_21_reg_1569[25]),
        .Q(add_ln69_21_reg_1569_pp0_iter7_reg[25]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_21_reg_1569[2]),
        .Q(add_ln69_21_reg_1569_pp0_iter7_reg[2]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_21_reg_1569[3]),
        .Q(add_ln69_21_reg_1569_pp0_iter7_reg[3]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_pp0_iter7_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_21_reg_1569[4]),
        .Q(add_ln69_21_reg_1569_pp0_iter7_reg[4]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_pp0_iter7_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_21_reg_1569[5]),
        .Q(add_ln69_21_reg_1569_pp0_iter7_reg[5]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_pp0_iter7_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_21_reg_1569[6]),
        .Q(add_ln69_21_reg_1569_pp0_iter7_reg[6]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_pp0_iter7_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_21_reg_1569[7]),
        .Q(add_ln69_21_reg_1569_pp0_iter7_reg[7]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_pp0_iter7_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_21_reg_1569[8]),
        .Q(add_ln69_21_reg_1569_pp0_iter7_reg[8]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_pp0_iter7_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_21_reg_1569[9]),
        .Q(add_ln69_21_reg_1569_pp0_iter7_reg[9]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U48_n_29),
        .Q(add_ln69_21_reg_1569[0]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U48_n_19),
        .Q(add_ln69_21_reg_1569[10]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U48_n_18),
        .Q(add_ln69_21_reg_1569[11]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U48_n_17),
        .Q(add_ln69_21_reg_1569[12]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U48_n_16),
        .Q(add_ln69_21_reg_1569[13]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U48_n_15),
        .Q(add_ln69_21_reg_1569[14]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U48_n_14),
        .Q(add_ln69_21_reg_1569[15]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U48_n_13),
        .Q(add_ln69_21_reg_1569[16]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U48_n_12),
        .Q(add_ln69_21_reg_1569[17]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U48_n_11),
        .Q(add_ln69_21_reg_1569[18]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U48_n_10),
        .Q(add_ln69_21_reg_1569[19]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U48_n_28),
        .Q(add_ln69_21_reg_1569[1]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_reg[20] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U48_n_9),
        .Q(add_ln69_21_reg_1569[20]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_reg[21] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U48_n_8),
        .Q(add_ln69_21_reg_1569[21]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_reg[22] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U48_n_7),
        .Q(add_ln69_21_reg_1569[22]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_reg[23] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U48_n_6),
        .Q(add_ln69_21_reg_1569[23]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_reg[24] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U48_n_5),
        .Q(add_ln69_21_reg_1569[24]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_reg[25] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U48_n_4),
        .Q(add_ln69_21_reg_1569[25]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U48_n_27),
        .Q(add_ln69_21_reg_1569[2]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U48_n_26),
        .Q(add_ln69_21_reg_1569[3]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U48_n_25),
        .Q(add_ln69_21_reg_1569[4]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U48_n_24),
        .Q(add_ln69_21_reg_1569[5]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U48_n_23),
        .Q(add_ln69_21_reg_1569[6]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U48_n_22),
        .Q(add_ln69_21_reg_1569[7]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U48_n_21),
        .Q(add_ln69_21_reg_1569[8]),
        .R(1'b0));
  FDRE \add_ln69_21_reg_1569_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U48_n_20),
        .Q(add_ln69_21_reg_1569[9]),
        .R(1'b0));
  FDRE \add_ln69_23_reg_1619_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U54_n_31),
        .Q(add_ln69_23_reg_1619[0]),
        .R(1'b0));
  FDRE \add_ln69_23_reg_1619_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U54_n_21),
        .Q(add_ln69_23_reg_1619[10]),
        .R(1'b0));
  FDRE \add_ln69_23_reg_1619_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U54_n_20),
        .Q(add_ln69_23_reg_1619[11]),
        .R(1'b0));
  FDRE \add_ln69_23_reg_1619_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U54_n_19),
        .Q(add_ln69_23_reg_1619[12]),
        .R(1'b0));
  FDRE \add_ln69_23_reg_1619_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U54_n_18),
        .Q(add_ln69_23_reg_1619[13]),
        .R(1'b0));
  FDRE \add_ln69_23_reg_1619_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U54_n_17),
        .Q(add_ln69_23_reg_1619[14]),
        .R(1'b0));
  FDRE \add_ln69_23_reg_1619_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U54_n_16),
        .Q(add_ln69_23_reg_1619[15]),
        .R(1'b0));
  FDRE \add_ln69_23_reg_1619_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U54_n_15),
        .Q(add_ln69_23_reg_1619[16]),
        .R(1'b0));
  FDRE \add_ln69_23_reg_1619_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U54_n_14),
        .Q(add_ln69_23_reg_1619[17]),
        .R(1'b0));
  FDRE \add_ln69_23_reg_1619_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U54_n_13),
        .Q(add_ln69_23_reg_1619[18]),
        .R(1'b0));
  FDRE \add_ln69_23_reg_1619_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U54_n_12),
        .Q(add_ln69_23_reg_1619[19]),
        .R(1'b0));
  FDRE \add_ln69_23_reg_1619_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U54_n_30),
        .Q(add_ln69_23_reg_1619[1]),
        .R(1'b0));
  FDRE \add_ln69_23_reg_1619_reg[20] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U54_n_11),
        .Q(add_ln69_23_reg_1619[20]),
        .R(1'b0));
  FDRE \add_ln69_23_reg_1619_reg[21] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U54_n_10),
        .Q(add_ln69_23_reg_1619[21]),
        .R(1'b0));
  FDRE \add_ln69_23_reg_1619_reg[22] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U54_n_9),
        .Q(add_ln69_23_reg_1619[22]),
        .R(1'b0));
  FDRE \add_ln69_23_reg_1619_reg[23] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U54_n_8),
        .Q(add_ln69_23_reg_1619[23]),
        .R(1'b0));
  FDRE \add_ln69_23_reg_1619_reg[24] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U54_n_7),
        .Q(add_ln69_23_reg_1619[24]),
        .R(1'b0));
  FDRE \add_ln69_23_reg_1619_reg[25] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U54_n_6),
        .Q(add_ln69_23_reg_1619[25]),
        .R(1'b0));
  FDRE \add_ln69_23_reg_1619_reg[26] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U54_n_5),
        .Q(add_ln69_23_reg_1619[26]),
        .R(1'b0));
  FDRE \add_ln69_23_reg_1619_reg[27] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U54_n_4),
        .Q(add_ln69_23_reg_1619[27]),
        .R(1'b0));
  FDRE \add_ln69_23_reg_1619_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U54_n_29),
        .Q(add_ln69_23_reg_1619[2]),
        .R(1'b0));
  FDRE \add_ln69_23_reg_1619_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U54_n_28),
        .Q(add_ln69_23_reg_1619[3]),
        .R(1'b0));
  FDRE \add_ln69_23_reg_1619_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U54_n_27),
        .Q(add_ln69_23_reg_1619[4]),
        .R(1'b0));
  FDRE \add_ln69_23_reg_1619_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U54_n_26),
        .Q(add_ln69_23_reg_1619[5]),
        .R(1'b0));
  FDRE \add_ln69_23_reg_1619_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U54_n_25),
        .Q(add_ln69_23_reg_1619[6]),
        .R(1'b0));
  FDRE \add_ln69_23_reg_1619_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U54_n_24),
        .Q(add_ln69_23_reg_1619[7]),
        .R(1'b0));
  FDRE \add_ln69_23_reg_1619_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U54_n_23),
        .Q(add_ln69_23_reg_1619[8]),
        .R(1'b0));
  FDRE \add_ln69_23_reg_1619_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U54_n_22),
        .Q(add_ln69_23_reg_1619[9]),
        .R(1'b0));
  FDRE \add_ln69_3_reg_1579_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U49_n_30),
        .Q(add_ln69_3_reg_1579[0]),
        .R(1'b0));
  FDRE \add_ln69_3_reg_1579_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U49_n_20),
        .Q(add_ln69_3_reg_1579[10]),
        .R(1'b0));
  FDRE \add_ln69_3_reg_1579_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U49_n_19),
        .Q(add_ln69_3_reg_1579[11]),
        .R(1'b0));
  FDRE \add_ln69_3_reg_1579_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U49_n_18),
        .Q(add_ln69_3_reg_1579[12]),
        .R(1'b0));
  FDRE \add_ln69_3_reg_1579_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U49_n_17),
        .Q(add_ln69_3_reg_1579[13]),
        .R(1'b0));
  FDRE \add_ln69_3_reg_1579_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U49_n_16),
        .Q(add_ln69_3_reg_1579[14]),
        .R(1'b0));
  FDRE \add_ln69_3_reg_1579_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U49_n_15),
        .Q(add_ln69_3_reg_1579[15]),
        .R(1'b0));
  FDRE \add_ln69_3_reg_1579_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U49_n_14),
        .Q(add_ln69_3_reg_1579[16]),
        .R(1'b0));
  FDRE \add_ln69_3_reg_1579_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U49_n_13),
        .Q(add_ln69_3_reg_1579[17]),
        .R(1'b0));
  FDRE \add_ln69_3_reg_1579_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U49_n_12),
        .Q(add_ln69_3_reg_1579[18]),
        .R(1'b0));
  FDRE \add_ln69_3_reg_1579_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U49_n_11),
        .Q(add_ln69_3_reg_1579[19]),
        .R(1'b0));
  FDRE \add_ln69_3_reg_1579_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U49_n_29),
        .Q(add_ln69_3_reg_1579[1]),
        .R(1'b0));
  FDRE \add_ln69_3_reg_1579_reg[20] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U49_n_10),
        .Q(add_ln69_3_reg_1579[20]),
        .R(1'b0));
  FDRE \add_ln69_3_reg_1579_reg[21] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U49_n_9),
        .Q(add_ln69_3_reg_1579[21]),
        .R(1'b0));
  FDRE \add_ln69_3_reg_1579_reg[22] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U49_n_8),
        .Q(add_ln69_3_reg_1579[22]),
        .R(1'b0));
  FDRE \add_ln69_3_reg_1579_reg[23] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U49_n_7),
        .Q(add_ln69_3_reg_1579[23]),
        .R(1'b0));
  FDRE \add_ln69_3_reg_1579_reg[24] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U49_n_6),
        .Q(add_ln69_3_reg_1579[24]),
        .R(1'b0));
  FDRE \add_ln69_3_reg_1579_reg[25] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U49_n_5),
        .Q(add_ln69_3_reg_1579[25]),
        .R(1'b0));
  FDRE \add_ln69_3_reg_1579_reg[26] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U49_n_4),
        .Q(add_ln69_3_reg_1579[26]),
        .R(1'b0));
  FDRE \add_ln69_3_reg_1579_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U49_n_28),
        .Q(add_ln69_3_reg_1579[2]),
        .R(1'b0));
  FDRE \add_ln69_3_reg_1579_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U49_n_27),
        .Q(add_ln69_3_reg_1579[3]),
        .R(1'b0));
  FDRE \add_ln69_3_reg_1579_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U49_n_26),
        .Q(add_ln69_3_reg_1579[4]),
        .R(1'b0));
  FDRE \add_ln69_3_reg_1579_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U49_n_25),
        .Q(add_ln69_3_reg_1579[5]),
        .R(1'b0));
  FDRE \add_ln69_3_reg_1579_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U49_n_24),
        .Q(add_ln69_3_reg_1579[6]),
        .R(1'b0));
  FDRE \add_ln69_3_reg_1579_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U49_n_23),
        .Q(add_ln69_3_reg_1579[7]),
        .R(1'b0));
  FDRE \add_ln69_3_reg_1579_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U49_n_22),
        .Q(add_ln69_3_reg_1579[8]),
        .R(1'b0));
  FDRE \add_ln69_3_reg_1579_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_26s_27_4_0_U49_n_21),
        .Q(add_ln69_3_reg_1579[9]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_5_reg_1532[0]),
        .Q(add_ln69_5_reg_1532_pp0_iter7_reg[0]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_pp0_iter7_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_5_reg_1532[10]),
        .Q(add_ln69_5_reg_1532_pp0_iter7_reg[10]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_pp0_iter7_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_5_reg_1532[11]),
        .Q(add_ln69_5_reg_1532_pp0_iter7_reg[11]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_pp0_iter7_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_5_reg_1532[12]),
        .Q(add_ln69_5_reg_1532_pp0_iter7_reg[12]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_pp0_iter7_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_5_reg_1532[13]),
        .Q(add_ln69_5_reg_1532_pp0_iter7_reg[13]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_pp0_iter7_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_5_reg_1532[14]),
        .Q(add_ln69_5_reg_1532_pp0_iter7_reg[14]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_pp0_iter7_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_5_reg_1532[15]),
        .Q(add_ln69_5_reg_1532_pp0_iter7_reg[15]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_pp0_iter7_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_5_reg_1532[16]),
        .Q(add_ln69_5_reg_1532_pp0_iter7_reg[16]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_pp0_iter7_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_5_reg_1532[17]),
        .Q(add_ln69_5_reg_1532_pp0_iter7_reg[17]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_pp0_iter7_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_5_reg_1532[18]),
        .Q(add_ln69_5_reg_1532_pp0_iter7_reg[18]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_pp0_iter7_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_5_reg_1532[19]),
        .Q(add_ln69_5_reg_1532_pp0_iter7_reg[19]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_5_reg_1532[1]),
        .Q(add_ln69_5_reg_1532_pp0_iter7_reg[1]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_pp0_iter7_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_5_reg_1532[20]),
        .Q(add_ln69_5_reg_1532_pp0_iter7_reg[20]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_pp0_iter7_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_5_reg_1532[21]),
        .Q(add_ln69_5_reg_1532_pp0_iter7_reg[21]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_pp0_iter7_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_5_reg_1532[22]),
        .Q(add_ln69_5_reg_1532_pp0_iter7_reg[22]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_pp0_iter7_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_5_reg_1532[23]),
        .Q(add_ln69_5_reg_1532_pp0_iter7_reg[23]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_pp0_iter7_reg_reg[24] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_5_reg_1532[24]),
        .Q(add_ln69_5_reg_1532_pp0_iter7_reg[24]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_pp0_iter7_reg_reg[25] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_5_reg_1532[25]),
        .Q(add_ln69_5_reg_1532_pp0_iter7_reg[25]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_5_reg_1532[2]),
        .Q(add_ln69_5_reg_1532_pp0_iter7_reg[2]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_5_reg_1532[3]),
        .Q(add_ln69_5_reg_1532_pp0_iter7_reg[3]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_pp0_iter7_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_5_reg_1532[4]),
        .Q(add_ln69_5_reg_1532_pp0_iter7_reg[4]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_pp0_iter7_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_5_reg_1532[5]),
        .Q(add_ln69_5_reg_1532_pp0_iter7_reg[5]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_pp0_iter7_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_5_reg_1532[6]),
        .Q(add_ln69_5_reg_1532_pp0_iter7_reg[6]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_pp0_iter7_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_5_reg_1532[7]),
        .Q(add_ln69_5_reg_1532_pp0_iter7_reg[7]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_pp0_iter7_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_5_reg_1532[8]),
        .Q(add_ln69_5_reg_1532_pp0_iter7_reg[8]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_pp0_iter7_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_5_reg_1532[9]),
        .Q(add_ln69_5_reg_1532_pp0_iter7_reg[9]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U46_n_29),
        .Q(add_ln69_5_reg_1532[0]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U46_n_19),
        .Q(add_ln69_5_reg_1532[10]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U46_n_18),
        .Q(add_ln69_5_reg_1532[11]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U46_n_17),
        .Q(add_ln69_5_reg_1532[12]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U46_n_16),
        .Q(add_ln69_5_reg_1532[13]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U46_n_15),
        .Q(add_ln69_5_reg_1532[14]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U46_n_14),
        .Q(add_ln69_5_reg_1532[15]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U46_n_13),
        .Q(add_ln69_5_reg_1532[16]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U46_n_12),
        .Q(add_ln69_5_reg_1532[17]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U46_n_11),
        .Q(add_ln69_5_reg_1532[18]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U46_n_10),
        .Q(add_ln69_5_reg_1532[19]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U46_n_28),
        .Q(add_ln69_5_reg_1532[1]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_reg[20] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U46_n_9),
        .Q(add_ln69_5_reg_1532[20]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_reg[21] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U46_n_8),
        .Q(add_ln69_5_reg_1532[21]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_reg[22] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U46_n_7),
        .Q(add_ln69_5_reg_1532[22]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_reg[23] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U46_n_6),
        .Q(add_ln69_5_reg_1532[23]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_reg[24] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U46_n_5),
        .Q(add_ln69_5_reg_1532[24]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_reg[25] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U46_n_4),
        .Q(add_ln69_5_reg_1532[25]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U46_n_27),
        .Q(add_ln69_5_reg_1532[2]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U46_n_26),
        .Q(add_ln69_5_reg_1532[3]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U46_n_25),
        .Q(add_ln69_5_reg_1532[4]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U46_n_24),
        .Q(add_ln69_5_reg_1532[5]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U46_n_23),
        .Q(add_ln69_5_reg_1532[6]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U46_n_22),
        .Q(add_ln69_5_reg_1532[7]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U46_n_21),
        .Q(add_ln69_5_reg_1532[8]),
        .R(1'b0));
  FDRE \add_ln69_5_reg_1532_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_25s_26_4_0_U46_n_20),
        .Q(add_ln69_5_reg_1532[9]),
        .R(1'b0));
  FDRE \add_ln69_7_reg_1609_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U52_n_31),
        .Q(add_ln69_7_reg_1609[0]),
        .R(1'b0));
  FDRE \add_ln69_7_reg_1609_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U52_n_21),
        .Q(add_ln69_7_reg_1609[10]),
        .R(1'b0));
  FDRE \add_ln69_7_reg_1609_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U52_n_20),
        .Q(add_ln69_7_reg_1609[11]),
        .R(1'b0));
  FDRE \add_ln69_7_reg_1609_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U52_n_19),
        .Q(add_ln69_7_reg_1609[12]),
        .R(1'b0));
  FDRE \add_ln69_7_reg_1609_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U52_n_18),
        .Q(add_ln69_7_reg_1609[13]),
        .R(1'b0));
  FDRE \add_ln69_7_reg_1609_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U52_n_17),
        .Q(add_ln69_7_reg_1609[14]),
        .R(1'b0));
  FDRE \add_ln69_7_reg_1609_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U52_n_16),
        .Q(add_ln69_7_reg_1609[15]),
        .R(1'b0));
  FDRE \add_ln69_7_reg_1609_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U52_n_15),
        .Q(add_ln69_7_reg_1609[16]),
        .R(1'b0));
  FDRE \add_ln69_7_reg_1609_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U52_n_14),
        .Q(add_ln69_7_reg_1609[17]),
        .R(1'b0));
  FDRE \add_ln69_7_reg_1609_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U52_n_13),
        .Q(add_ln69_7_reg_1609[18]),
        .R(1'b0));
  FDRE \add_ln69_7_reg_1609_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U52_n_12),
        .Q(add_ln69_7_reg_1609[19]),
        .R(1'b0));
  FDRE \add_ln69_7_reg_1609_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U52_n_30),
        .Q(add_ln69_7_reg_1609[1]),
        .R(1'b0));
  FDRE \add_ln69_7_reg_1609_reg[20] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U52_n_11),
        .Q(add_ln69_7_reg_1609[20]),
        .R(1'b0));
  FDRE \add_ln69_7_reg_1609_reg[21] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U52_n_10),
        .Q(add_ln69_7_reg_1609[21]),
        .R(1'b0));
  FDRE \add_ln69_7_reg_1609_reg[22] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U52_n_9),
        .Q(add_ln69_7_reg_1609[22]),
        .R(1'b0));
  FDRE \add_ln69_7_reg_1609_reg[23] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U52_n_8),
        .Q(add_ln69_7_reg_1609[23]),
        .R(1'b0));
  FDRE \add_ln69_7_reg_1609_reg[24] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U52_n_7),
        .Q(add_ln69_7_reg_1609[24]),
        .R(1'b0));
  FDRE \add_ln69_7_reg_1609_reg[25] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U52_n_6),
        .Q(add_ln69_7_reg_1609[25]),
        .R(1'b0));
  FDRE \add_ln69_7_reg_1609_reg[26] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U52_n_5),
        .Q(add_ln69_7_reg_1609[26]),
        .R(1'b0));
  FDRE \add_ln69_7_reg_1609_reg[27] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U52_n_4),
        .Q(add_ln69_7_reg_1609[27]),
        .R(1'b0));
  FDRE \add_ln69_7_reg_1609_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U52_n_29),
        .Q(add_ln69_7_reg_1609[2]),
        .R(1'b0));
  FDRE \add_ln69_7_reg_1609_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U52_n_28),
        .Q(add_ln69_7_reg_1609[3]),
        .R(1'b0));
  FDRE \add_ln69_7_reg_1609_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U52_n_27),
        .Q(add_ln69_7_reg_1609[4]),
        .R(1'b0));
  FDRE \add_ln69_7_reg_1609_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U52_n_26),
        .Q(add_ln69_7_reg_1609[5]),
        .R(1'b0));
  FDRE \add_ln69_7_reg_1609_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U52_n_25),
        .Q(add_ln69_7_reg_1609[6]),
        .R(1'b0));
  FDRE \add_ln69_7_reg_1609_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U52_n_24),
        .Q(add_ln69_7_reg_1609[7]),
        .R(1'b0));
  FDRE \add_ln69_7_reg_1609_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U52_n_23),
        .Q(add_ln69_7_reg_1609[8]),
        .R(1'b0));
  FDRE \add_ln69_7_reg_1609_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U52_n_22),
        .Q(add_ln69_7_reg_1609[9]),
        .R(1'b0));
  FDRE \add_ln69_8_reg_1497_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U40_n_28),
        .Q(add_ln69_8_reg_1497[0]),
        .R(1'b0));
  FDRE \add_ln69_8_reg_1497_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U40_n_18),
        .Q(add_ln69_8_reg_1497[10]),
        .R(1'b0));
  FDRE \add_ln69_8_reg_1497_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U40_n_17),
        .Q(add_ln69_8_reg_1497[11]),
        .R(1'b0));
  FDRE \add_ln69_8_reg_1497_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U40_n_16),
        .Q(add_ln69_8_reg_1497[12]),
        .R(1'b0));
  FDRE \add_ln69_8_reg_1497_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U40_n_15),
        .Q(add_ln69_8_reg_1497[13]),
        .R(1'b0));
  FDRE \add_ln69_8_reg_1497_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U40_n_14),
        .Q(add_ln69_8_reg_1497[14]),
        .R(1'b0));
  FDRE \add_ln69_8_reg_1497_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U40_n_13),
        .Q(add_ln69_8_reg_1497[15]),
        .R(1'b0));
  FDRE \add_ln69_8_reg_1497_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U40_n_12),
        .Q(add_ln69_8_reg_1497[16]),
        .R(1'b0));
  FDRE \add_ln69_8_reg_1497_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U40_n_11),
        .Q(add_ln69_8_reg_1497[17]),
        .R(1'b0));
  FDRE \add_ln69_8_reg_1497_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U40_n_10),
        .Q(add_ln69_8_reg_1497[18]),
        .R(1'b0));
  FDRE \add_ln69_8_reg_1497_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U40_n_9),
        .Q(add_ln69_8_reg_1497[19]),
        .R(1'b0));
  FDRE \add_ln69_8_reg_1497_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U40_n_27),
        .Q(add_ln69_8_reg_1497[1]),
        .R(1'b0));
  FDRE \add_ln69_8_reg_1497_reg[20] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U40_n_8),
        .Q(add_ln69_8_reg_1497[20]),
        .R(1'b0));
  FDRE \add_ln69_8_reg_1497_reg[21] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U40_n_7),
        .Q(add_ln69_8_reg_1497[21]),
        .R(1'b0));
  FDRE \add_ln69_8_reg_1497_reg[22] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U40_n_6),
        .Q(add_ln69_8_reg_1497[22]),
        .R(1'b0));
  FDRE \add_ln69_8_reg_1497_reg[23] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U40_n_5),
        .Q(add_ln69_8_reg_1497[23]),
        .R(1'b0));
  FDRE \add_ln69_8_reg_1497_reg[24] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U40_n_4),
        .Q(add_ln69_8_reg_1497[24]),
        .R(1'b0));
  FDRE \add_ln69_8_reg_1497_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U40_n_26),
        .Q(add_ln69_8_reg_1497[2]),
        .R(1'b0));
  FDRE \add_ln69_8_reg_1497_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U40_n_25),
        .Q(add_ln69_8_reg_1497[3]),
        .R(1'b0));
  FDRE \add_ln69_8_reg_1497_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U40_n_24),
        .Q(add_ln69_8_reg_1497[4]),
        .R(1'b0));
  FDRE \add_ln69_8_reg_1497_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U40_n_23),
        .Q(add_ln69_8_reg_1497[5]),
        .R(1'b0));
  FDRE \add_ln69_8_reg_1497_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U40_n_22),
        .Q(add_ln69_8_reg_1497[6]),
        .R(1'b0));
  FDRE \add_ln69_8_reg_1497_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U40_n_21),
        .Q(add_ln69_8_reg_1497[7]),
        .R(1'b0));
  FDRE \add_ln69_8_reg_1497_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U40_n_20),
        .Q(add_ln69_8_reg_1497[8]),
        .R(1'b0));
  FDRE \add_ln69_8_reg_1497_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U40_n_19),
        .Q(add_ln69_8_reg_1497[9]),
        .R(1'b0));
  FDRE \add_ln69_9_reg_1502_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U41_n_28),
        .Q(add_ln69_9_reg_1502[0]),
        .R(1'b0));
  FDRE \add_ln69_9_reg_1502_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U41_n_18),
        .Q(add_ln69_9_reg_1502[10]),
        .R(1'b0));
  FDRE \add_ln69_9_reg_1502_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U41_n_17),
        .Q(add_ln69_9_reg_1502[11]),
        .R(1'b0));
  FDRE \add_ln69_9_reg_1502_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U41_n_16),
        .Q(add_ln69_9_reg_1502[12]),
        .R(1'b0));
  FDRE \add_ln69_9_reg_1502_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U41_n_15),
        .Q(add_ln69_9_reg_1502[13]),
        .R(1'b0));
  FDRE \add_ln69_9_reg_1502_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U41_n_14),
        .Q(add_ln69_9_reg_1502[14]),
        .R(1'b0));
  FDRE \add_ln69_9_reg_1502_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U41_n_13),
        .Q(add_ln69_9_reg_1502[15]),
        .R(1'b0));
  FDRE \add_ln69_9_reg_1502_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U41_n_12),
        .Q(add_ln69_9_reg_1502[16]),
        .R(1'b0));
  FDRE \add_ln69_9_reg_1502_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U41_n_11),
        .Q(add_ln69_9_reg_1502[17]),
        .R(1'b0));
  FDRE \add_ln69_9_reg_1502_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U41_n_10),
        .Q(add_ln69_9_reg_1502[18]),
        .R(1'b0));
  FDRE \add_ln69_9_reg_1502_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U41_n_9),
        .Q(add_ln69_9_reg_1502[19]),
        .R(1'b0));
  FDRE \add_ln69_9_reg_1502_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U41_n_27),
        .Q(add_ln69_9_reg_1502[1]),
        .R(1'b0));
  FDRE \add_ln69_9_reg_1502_reg[20] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U41_n_8),
        .Q(add_ln69_9_reg_1502[20]),
        .R(1'b0));
  FDRE \add_ln69_9_reg_1502_reg[21] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U41_n_7),
        .Q(add_ln69_9_reg_1502[21]),
        .R(1'b0));
  FDRE \add_ln69_9_reg_1502_reg[22] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U41_n_6),
        .Q(add_ln69_9_reg_1502[22]),
        .R(1'b0));
  FDRE \add_ln69_9_reg_1502_reg[23] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U41_n_5),
        .Q(add_ln69_9_reg_1502[23]),
        .R(1'b0));
  FDRE \add_ln69_9_reg_1502_reg[24] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U41_n_4),
        .Q(add_ln69_9_reg_1502[24]),
        .R(1'b0));
  FDRE \add_ln69_9_reg_1502_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U41_n_26),
        .Q(add_ln69_9_reg_1502[2]),
        .R(1'b0));
  FDRE \add_ln69_9_reg_1502_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U41_n_25),
        .Q(add_ln69_9_reg_1502[3]),
        .R(1'b0));
  FDRE \add_ln69_9_reg_1502_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U41_n_24),
        .Q(add_ln69_9_reg_1502[4]),
        .R(1'b0));
  FDRE \add_ln69_9_reg_1502_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U41_n_23),
        .Q(add_ln69_9_reg_1502[5]),
        .R(1'b0));
  FDRE \add_ln69_9_reg_1502_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U41_n_22),
        .Q(add_ln69_9_reg_1502[6]),
        .R(1'b0));
  FDRE \add_ln69_9_reg_1502_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U41_n_21),
        .Q(add_ln69_9_reg_1502[7]),
        .R(1'b0));
  FDRE \add_ln69_9_reg_1502_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U41_n_20),
        .Q(add_ln69_9_reg_1502[8]),
        .R(1'b0));
  FDRE \add_ln69_9_reg_1502_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U41_n_19),
        .Q(add_ln69_9_reg_1502[9]),
        .R(1'b0));
  FDRE \add_ln69_reg_1482_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U37_n_28),
        .Q(add_ln69_reg_1482[0]),
        .R(1'b0));
  FDRE \add_ln69_reg_1482_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U37_n_18),
        .Q(add_ln69_reg_1482[10]),
        .R(1'b0));
  FDRE \add_ln69_reg_1482_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U37_n_17),
        .Q(add_ln69_reg_1482[11]),
        .R(1'b0));
  FDRE \add_ln69_reg_1482_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U37_n_16),
        .Q(add_ln69_reg_1482[12]),
        .R(1'b0));
  FDRE \add_ln69_reg_1482_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U37_n_15),
        .Q(add_ln69_reg_1482[13]),
        .R(1'b0));
  FDRE \add_ln69_reg_1482_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U37_n_14),
        .Q(add_ln69_reg_1482[14]),
        .R(1'b0));
  FDRE \add_ln69_reg_1482_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U37_n_13),
        .Q(add_ln69_reg_1482[15]),
        .R(1'b0));
  FDRE \add_ln69_reg_1482_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U37_n_12),
        .Q(add_ln69_reg_1482[16]),
        .R(1'b0));
  FDRE \add_ln69_reg_1482_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U37_n_11),
        .Q(add_ln69_reg_1482[17]),
        .R(1'b0));
  FDRE \add_ln69_reg_1482_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U37_n_10),
        .Q(add_ln69_reg_1482[18]),
        .R(1'b0));
  FDRE \add_ln69_reg_1482_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U37_n_9),
        .Q(add_ln69_reg_1482[19]),
        .R(1'b0));
  FDRE \add_ln69_reg_1482_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U37_n_27),
        .Q(add_ln69_reg_1482[1]),
        .R(1'b0));
  FDRE \add_ln69_reg_1482_reg[20] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U37_n_8),
        .Q(add_ln69_reg_1482[20]),
        .R(1'b0));
  FDRE \add_ln69_reg_1482_reg[21] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U37_n_7),
        .Q(add_ln69_reg_1482[21]),
        .R(1'b0));
  FDRE \add_ln69_reg_1482_reg[22] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U37_n_6),
        .Q(add_ln69_reg_1482[22]),
        .R(1'b0));
  FDRE \add_ln69_reg_1482_reg[23] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U37_n_5),
        .Q(add_ln69_reg_1482[23]),
        .R(1'b0));
  FDRE \add_ln69_reg_1482_reg[24] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U37_n_4),
        .Q(add_ln69_reg_1482[24]),
        .R(1'b0));
  FDRE \add_ln69_reg_1482_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U37_n_26),
        .Q(add_ln69_reg_1482[2]),
        .R(1'b0));
  FDRE \add_ln69_reg_1482_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U37_n_25),
        .Q(add_ln69_reg_1482[3]),
        .R(1'b0));
  FDRE \add_ln69_reg_1482_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U37_n_24),
        .Q(add_ln69_reg_1482[4]),
        .R(1'b0));
  FDRE \add_ln69_reg_1482_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U37_n_23),
        .Q(add_ln69_reg_1482[5]),
        .R(1'b0));
  FDRE \add_ln69_reg_1482_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U37_n_22),
        .Q(add_ln69_reg_1482[6]),
        .R(1'b0));
  FDRE \add_ln69_reg_1482_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U37_n_21),
        .Q(add_ln69_reg_1482[7]),
        .R(1'b0));
  FDRE \add_ln69_reg_1482_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U37_n_20),
        .Q(add_ln69_reg_1482[8]),
        .R(1'b0));
  FDRE \add_ln69_reg_1482_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_24s_25_4_0_U37_n_19),
        .Q(add_ln69_reg_1482[9]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ap_ce_reg_reg" *) 
  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(and_ln788_reg_1134_pp0_iter1_reg0),
        .Q(ap_ce_reg),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ap_ce_reg_reg" *) 
  FDRE ap_ce_reg_reg_rep
       (.C(ap_clk),
        .CE(1'b1),
        .D(and_ln788_reg_1134_pp0_iter1_reg0),
        .Q(ap_ce_reg_reg_rep_n_4),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ap_ce_reg_reg" *) 
  FDRE ap_ce_reg_reg_rep__0
       (.C(ap_clk),
        .CE(1'b1),
        .D(and_ln788_reg_1134_pp0_iter1_reg0),
        .Q(ap_ce_reg_reg_rep__0_n_4),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ap_ce_reg_reg" *) 
  FDRE ap_ce_reg_reg_rep__1
       (.C(ap_clk),
        .CE(1'b1),
        .D(and_ln788_reg_1134_pp0_iter1_reg0),
        .Q(ap_ce_reg_reg_rep__1_n_4),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ap_ce_reg_reg" *) 
  FDRE ap_ce_reg_reg_rep__10
       (.C(ap_clk),
        .CE(1'b1),
        .D(and_ln788_reg_1134_pp0_iter1_reg0),
        .Q(ap_ce_reg_reg_rep__10_n_4),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ap_ce_reg_reg" *) 
  FDRE ap_ce_reg_reg_rep__11
       (.C(ap_clk),
        .CE(1'b1),
        .D(and_ln788_reg_1134_pp0_iter1_reg0),
        .Q(ap_ce_reg_reg_rep__11_n_4),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ap_ce_reg_reg" *) 
  FDRE ap_ce_reg_reg_rep__12
       (.C(ap_clk),
        .CE(1'b1),
        .D(and_ln788_reg_1134_pp0_iter1_reg0),
        .Q(ap_ce_reg_reg_rep__12_n_4),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ap_ce_reg_reg" *) 
  FDRE ap_ce_reg_reg_rep__13
       (.C(ap_clk),
        .CE(1'b1),
        .D(and_ln788_reg_1134_pp0_iter1_reg0),
        .Q(ap_ce_reg_reg_rep__13_n_4),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ap_ce_reg_reg" *) 
  FDRE ap_ce_reg_reg_rep__14
       (.C(ap_clk),
        .CE(1'b1),
        .D(and_ln788_reg_1134_pp0_iter1_reg0),
        .Q(ap_ce_reg_reg_rep__14_n_4),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ap_ce_reg_reg" *) 
  FDRE ap_ce_reg_reg_rep__15
       (.C(ap_clk),
        .CE(1'b1),
        .D(and_ln788_reg_1134_pp0_iter1_reg0),
        .Q(ap_ce_reg_reg_rep__15_n_4),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ap_ce_reg_reg" *) 
  FDRE ap_ce_reg_reg_rep__2
       (.C(ap_clk),
        .CE(1'b1),
        .D(and_ln788_reg_1134_pp0_iter1_reg0),
        .Q(ap_ce_reg_reg_rep__2_n_4),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ap_ce_reg_reg" *) 
  FDRE ap_ce_reg_reg_rep__3
       (.C(ap_clk),
        .CE(1'b1),
        .D(and_ln788_reg_1134_pp0_iter1_reg0),
        .Q(ap_ce_reg_reg_rep__3_n_4),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ap_ce_reg_reg" *) 
  FDRE ap_ce_reg_reg_rep__4
       (.C(ap_clk),
        .CE(1'b1),
        .D(and_ln788_reg_1134_pp0_iter1_reg0),
        .Q(ap_ce_reg_reg_rep__4_n_4),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ap_ce_reg_reg" *) 
  FDRE ap_ce_reg_reg_rep__5
       (.C(ap_clk),
        .CE(1'b1),
        .D(and_ln788_reg_1134_pp0_iter1_reg0),
        .Q(ap_ce_reg_reg_rep__5_n_4),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ap_ce_reg_reg" *) 
  FDRE ap_ce_reg_reg_rep__6
       (.C(ap_clk),
        .CE(1'b1),
        .D(and_ln788_reg_1134_pp0_iter1_reg0),
        .Q(ap_ce_reg_reg_rep__6_n_4),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ap_ce_reg_reg" *) 
  FDRE ap_ce_reg_reg_rep__7
       (.C(ap_clk),
        .CE(1'b1),
        .D(and_ln788_reg_1134_pp0_iter1_reg0),
        .Q(ap_ce_reg_reg_rep__7_n_4),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ap_ce_reg_reg" *) 
  FDRE ap_ce_reg_reg_rep__8
       (.C(ap_clk),
        .CE(1'b1),
        .D(and_ln788_reg_1134_pp0_iter1_reg0),
        .Q(ap_ce_reg_reg_rep__8_n_4),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ap_ce_reg_reg" *) 
  FDRE ap_ce_reg_reg_rep__9
       (.C(ap_clk),
        .CE(1'b1),
        .D(and_ln788_reg_1134_pp0_iter1_reg0),
        .Q(ap_ce_reg_reg_rep__9_n_4),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[0]_i_1 
       (.I0(icmp_ln886_fu_724_p2),
        .I1(tmp_reg_1629[19]),
        .I2(ashr_ln1519_reg_1624[0]),
        .O(out_1_2_fu_880_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[10]_i_1 
       (.I0(icmp_ln886_1_fu_776_p2),
        .I1(tmp_9_reg_1645[19]),
        .I2(ashr_ln1519_1_reg_1640[2]),
        .O(out_1_2_fu_880_p4[10]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[11]_i_1 
       (.I0(icmp_ln886_1_fu_776_p2),
        .I1(tmp_9_reg_1645[19]),
        .I2(ashr_ln1519_1_reg_1640[3]),
        .O(out_1_2_fu_880_p4[11]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[12]_i_1 
       (.I0(icmp_ln886_1_fu_776_p2),
        .I1(tmp_9_reg_1645[19]),
        .I2(ashr_ln1519_1_reg_1640[4]),
        .O(out_1_2_fu_880_p4[12]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[13]_i_1 
       (.I0(icmp_ln886_1_fu_776_p2),
        .I1(tmp_9_reg_1645[19]),
        .I2(ashr_ln1519_1_reg_1640[5]),
        .O(out_1_2_fu_880_p4[13]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[14]_i_1 
       (.I0(icmp_ln886_1_fu_776_p2),
        .I1(tmp_9_reg_1645[19]),
        .I2(ashr_ln1519_1_reg_1640[6]),
        .O(out_1_2_fu_880_p4[14]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[15]_i_1 
       (.I0(icmp_ln886_1_fu_776_p2),
        .I1(tmp_9_reg_1645[19]),
        .I2(ashr_ln1519_1_reg_1640[7]),
        .O(out_1_2_fu_880_p4[15]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[16]_i_1 
       (.I0(icmp_ln886_2_fu_828_p2),
        .I1(tmp_11_reg_1661[19]),
        .I2(ashr_ln1519_2_reg_1656[0]),
        .O(out_1_2_fu_880_p4[16]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[17]_i_1 
       (.I0(icmp_ln886_2_fu_828_p2),
        .I1(tmp_11_reg_1661[19]),
        .I2(ashr_ln1519_2_reg_1656[1]),
        .O(out_1_2_fu_880_p4[17]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[18]_i_1 
       (.I0(icmp_ln886_2_fu_828_p2),
        .I1(tmp_11_reg_1661[19]),
        .I2(ashr_ln1519_2_reg_1656[2]),
        .O(out_1_2_fu_880_p4[18]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[19]_i_1 
       (.I0(icmp_ln886_2_fu_828_p2),
        .I1(tmp_11_reg_1661[19]),
        .I2(ashr_ln1519_2_reg_1656[3]),
        .O(out_1_2_fu_880_p4[19]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[1]_i_1 
       (.I0(icmp_ln886_fu_724_p2),
        .I1(tmp_reg_1629[19]),
        .I2(ashr_ln1519_reg_1624[1]),
        .O(out_1_2_fu_880_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[20]_i_1 
       (.I0(icmp_ln886_2_fu_828_p2),
        .I1(tmp_11_reg_1661[19]),
        .I2(ashr_ln1519_2_reg_1656[4]),
        .O(out_1_2_fu_880_p4[20]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[21]_i_1 
       (.I0(icmp_ln886_2_fu_828_p2),
        .I1(tmp_11_reg_1661[19]),
        .I2(ashr_ln1519_2_reg_1656[5]),
        .O(out_1_2_fu_880_p4[21]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[22]_i_1 
       (.I0(icmp_ln886_2_fu_828_p2),
        .I1(tmp_11_reg_1661[19]),
        .I2(ashr_ln1519_2_reg_1656[6]),
        .O(out_1_2_fu_880_p4[22]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[23]_i_1 
       (.I0(icmp_ln886_2_fu_828_p2),
        .I1(tmp_11_reg_1661[19]),
        .I2(ashr_ln1519_2_reg_1656[7]),
        .O(out_1_2_fu_880_p4[23]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[2]_i_1 
       (.I0(icmp_ln886_fu_724_p2),
        .I1(tmp_reg_1629[19]),
        .I2(ashr_ln1519_reg_1624[2]),
        .O(out_1_2_fu_880_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[3]_i_1 
       (.I0(icmp_ln886_fu_724_p2),
        .I1(tmp_reg_1629[19]),
        .I2(ashr_ln1519_reg_1624[3]),
        .O(out_1_2_fu_880_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[4]_i_1 
       (.I0(icmp_ln886_fu_724_p2),
        .I1(tmp_reg_1629[19]),
        .I2(ashr_ln1519_reg_1624[4]),
        .O(out_1_2_fu_880_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[5]_i_1 
       (.I0(icmp_ln886_fu_724_p2),
        .I1(tmp_reg_1629[19]),
        .I2(ashr_ln1519_reg_1624[5]),
        .O(out_1_2_fu_880_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[6]_i_1 
       (.I0(icmp_ln886_fu_724_p2),
        .I1(tmp_reg_1629[19]),
        .I2(ashr_ln1519_reg_1624[6]),
        .O(out_1_2_fu_880_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[7]_i_1 
       (.I0(icmp_ln886_fu_724_p2),
        .I1(tmp_reg_1629[19]),
        .I2(ashr_ln1519_reg_1624[7]),
        .O(out_1_2_fu_880_p4[7]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[8]_i_1 
       (.I0(icmp_ln886_1_fu_776_p2),
        .I1(tmp_9_reg_1645[19]),
        .I2(ashr_ln1519_1_reg_1640[0]),
        .O(out_1_2_fu_880_p4[8]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[9]_i_1 
       (.I0(icmp_ln886_1_fu_776_p2),
        .I1(tmp_9_reg_1645[19]),
        .I2(ashr_ln1519_1_reg_1640[1]),
        .O(out_1_2_fu_880_p4[9]));
  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(out_1_2_fu_880_p4[0]),
        .Q(ap_return_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(out_1_2_fu_880_p4[10]),
        .Q(ap_return_int_reg[10]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(out_1_2_fu_880_p4[11]),
        .Q(ap_return_int_reg[11]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(out_1_2_fu_880_p4[12]),
        .Q(ap_return_int_reg[12]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(out_1_2_fu_880_p4[13]),
        .Q(ap_return_int_reg[13]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(out_1_2_fu_880_p4[14]),
        .Q(ap_return_int_reg[14]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(out_1_2_fu_880_p4[15]),
        .Q(ap_return_int_reg[15]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(out_1_2_fu_880_p4[16]),
        .Q(ap_return_int_reg[16]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(out_1_2_fu_880_p4[17]),
        .Q(ap_return_int_reg[17]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(out_1_2_fu_880_p4[18]),
        .Q(ap_return_int_reg[18]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(out_1_2_fu_880_p4[19]),
        .Q(ap_return_int_reg[19]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(out_1_2_fu_880_p4[1]),
        .Q(ap_return_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(out_1_2_fu_880_p4[20]),
        .Q(ap_return_int_reg[20]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(out_1_2_fu_880_p4[21]),
        .Q(ap_return_int_reg[21]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(out_1_2_fu_880_p4[22]),
        .Q(ap_return_int_reg[22]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(out_1_2_fu_880_p4[23]),
        .Q(ap_return_int_reg[23]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(out_1_2_fu_880_p4[2]),
        .Q(ap_return_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(out_1_2_fu_880_p4[3]),
        .Q(ap_return_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(out_1_2_fu_880_p4[4]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(out_1_2_fu_880_p4[5]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(out_1_2_fu_880_p4[6]),
        .Q(ap_return_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(out_1_2_fu_880_p4[7]),
        .Q(ap_return_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(out_1_2_fu_880_p4[8]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(out_1_2_fu_880_p4[9]),
        .Q(ap_return_int_reg[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ashr_ln1519_1_reg_1640[0]_i_1 
       (.I0(\ashr_ln1519_1_reg_1640[1]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\ashr_ln1519_1_reg_1640[0]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_15_reg_1614[27]),
        .O(\ashr_ln1519_1_reg_1640[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \ashr_ln1519_1_reg_1640[0]_i_2 
       (.I0(\ashr_ln1519_1_reg_1640[6]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(\ashr_ln1519_1_reg_1640[2]_i_3_n_4 ),
        .I3(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I4(\ashr_ln1519_1_reg_1640[4]_i_3_n_4 ),
        .I5(\ashr_ln1519_1_reg_1640[0]_i_3_n_4 ),
        .O(\ashr_ln1519_1_reg_1640[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_1_reg_1640[0]_i_3 
       (.I0(add_ln69_15_reg_1614[24]),
        .I1(add_ln69_15_reg_1614[8]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_15_reg_1614[16]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_15_reg_1614[0]),
        .O(\ashr_ln1519_1_reg_1640[0]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ashr_ln1519_1_reg_1640[1]_i_1 
       (.I0(\ashr_ln1519_1_reg_1640[2]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\ashr_ln1519_1_reg_1640[1]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_15_reg_1614[27]),
        .O(\ashr_ln1519_1_reg_1640[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \ashr_ln1519_1_reg_1640[1]_i_2 
       (.I0(\ashr_ln1519_1_reg_1640[7]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(\ashr_ln1519_1_reg_1640[3]_i_3_n_4 ),
        .I3(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I4(\ashr_ln1519_1_reg_1640[5]_i_3_n_4 ),
        .I5(\ashr_ln1519_1_reg_1640[1]_i_3_n_4 ),
        .O(\ashr_ln1519_1_reg_1640[1]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_1_reg_1640[1]_i_3 
       (.I0(add_ln69_15_reg_1614[25]),
        .I1(add_ln69_15_reg_1614[9]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_15_reg_1614[17]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_15_reg_1614[1]),
        .O(\ashr_ln1519_1_reg_1640[1]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ashr_ln1519_1_reg_1640[2]_i_1 
       (.I0(\ashr_ln1519_1_reg_1640[3]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\ashr_ln1519_1_reg_1640[2]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_15_reg_1614[27]),
        .O(\ashr_ln1519_1_reg_1640[2]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \ashr_ln1519_1_reg_1640[2]_i_2 
       (.I0(\tmp_9_reg_1645[0]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(\ashr_ln1519_1_reg_1640[4]_i_3_n_4 ),
        .I3(\ashr_ln1519_1_reg_1640[6]_i_3_n_4 ),
        .I4(\ashr_ln1519_1_reg_1640[2]_i_3_n_4 ),
        .I5(shift_read_reg_1091_pp0_iter9_reg[1]),
        .O(\ashr_ln1519_1_reg_1640[2]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_1_reg_1640[2]_i_3 
       (.I0(add_ln69_15_reg_1614[26]),
        .I1(add_ln69_15_reg_1614[10]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_15_reg_1614[18]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_15_reg_1614[2]),
        .O(\ashr_ln1519_1_reg_1640[2]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ashr_ln1519_1_reg_1640[3]_i_1 
       (.I0(\ashr_ln1519_1_reg_1640[4]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\ashr_ln1519_1_reg_1640[3]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_15_reg_1614[27]),
        .O(\ashr_ln1519_1_reg_1640[3]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \ashr_ln1519_1_reg_1640[3]_i_2 
       (.I0(\tmp_9_reg_1645[1]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(\ashr_ln1519_1_reg_1640[5]_i_3_n_4 ),
        .I3(\ashr_ln1519_1_reg_1640[7]_i_3_n_4 ),
        .I4(\ashr_ln1519_1_reg_1640[3]_i_3_n_4 ),
        .I5(shift_read_reg_1091_pp0_iter9_reg[1]),
        .O(\ashr_ln1519_1_reg_1640[3]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_1_reg_1640[3]_i_3 
       (.I0(add_ln69_15_reg_1614[27]),
        .I1(add_ln69_15_reg_1614[11]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_15_reg_1614[19]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_15_reg_1614[3]),
        .O(\ashr_ln1519_1_reg_1640[3]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ashr_ln1519_1_reg_1640[4]_i_1 
       (.I0(\ashr_ln1519_1_reg_1640[5]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\ashr_ln1519_1_reg_1640[4]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_15_reg_1614[27]),
        .O(\ashr_ln1519_1_reg_1640[4]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_1_reg_1640[4]_i_2 
       (.I0(\tmp_9_reg_1645[2]_i_3_n_4 ),
        .I1(\ashr_ln1519_1_reg_1640[6]_i_3_n_4 ),
        .I2(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I3(\tmp_9_reg_1645[0]_i_3_n_4 ),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\ashr_ln1519_1_reg_1640[4]_i_3_n_4 ),
        .O(\ashr_ln1519_1_reg_1640[4]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_1_reg_1640[4]_i_3 
       (.I0(add_ln69_15_reg_1614[27]),
        .I1(add_ln69_15_reg_1614[12]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_15_reg_1614[20]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_15_reg_1614[4]),
        .O(\ashr_ln1519_1_reg_1640[4]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ashr_ln1519_1_reg_1640[5]_i_1 
       (.I0(\ashr_ln1519_1_reg_1640[6]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\ashr_ln1519_1_reg_1640[5]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_15_reg_1614[27]),
        .O(\ashr_ln1519_1_reg_1640[5]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_1_reg_1640[5]_i_2 
       (.I0(\tmp_9_reg_1645[3]_i_4_n_4 ),
        .I1(\ashr_ln1519_1_reg_1640[7]_i_3_n_4 ),
        .I2(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I3(\tmp_9_reg_1645[1]_i_3_n_4 ),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\ashr_ln1519_1_reg_1640[5]_i_3_n_4 ),
        .O(\ashr_ln1519_1_reg_1640[5]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_1_reg_1640[5]_i_3 
       (.I0(add_ln69_15_reg_1614[27]),
        .I1(add_ln69_15_reg_1614[13]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_15_reg_1614[21]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_15_reg_1614[5]),
        .O(\ashr_ln1519_1_reg_1640[5]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ashr_ln1519_1_reg_1640[6]_i_1 
       (.I0(\ashr_ln1519_1_reg_1640[7]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\ashr_ln1519_1_reg_1640[6]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_15_reg_1614[27]),
        .O(\ashr_ln1519_1_reg_1640[6]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_1_reg_1640[6]_i_2 
       (.I0(\tmp_9_reg_1645[4]_i_4_n_4 ),
        .I1(\tmp_9_reg_1645[0]_i_3_n_4 ),
        .I2(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I3(\tmp_9_reg_1645[2]_i_3_n_4 ),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\ashr_ln1519_1_reg_1640[6]_i_3_n_4 ),
        .O(\ashr_ln1519_1_reg_1640[6]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_1_reg_1640[6]_i_3 
       (.I0(add_ln69_15_reg_1614[27]),
        .I1(add_ln69_15_reg_1614[14]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_15_reg_1614[22]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_15_reg_1614[6]),
        .O(\ashr_ln1519_1_reg_1640[6]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ashr_ln1519_1_reg_1640[7]_i_1 
       (.I0(\tmp_9_reg_1645[0]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\ashr_ln1519_1_reg_1640[7]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_15_reg_1614[27]),
        .O(\ashr_ln1519_1_reg_1640[7]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_1_reg_1640[7]_i_2 
       (.I0(\tmp_9_reg_1645[5]_i_4_n_4 ),
        .I1(\tmp_9_reg_1645[1]_i_3_n_4 ),
        .I2(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I3(\tmp_9_reg_1645[3]_i_4_n_4 ),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\ashr_ln1519_1_reg_1640[7]_i_3_n_4 ),
        .O(\ashr_ln1519_1_reg_1640[7]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_1_reg_1640[7]_i_3 
       (.I0(add_ln69_15_reg_1614[27]),
        .I1(add_ln69_15_reg_1614[15]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_15_reg_1614[23]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_15_reg_1614[7]),
        .O(\ashr_ln1519_1_reg_1640[7]_i_3_n_4 ));
  FDRE \ashr_ln1519_1_reg_1640_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\ashr_ln1519_1_reg_1640[0]_i_1_n_4 ),
        .Q(ashr_ln1519_1_reg_1640[0]),
        .R(1'b0));
  FDRE \ashr_ln1519_1_reg_1640_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\ashr_ln1519_1_reg_1640[1]_i_1_n_4 ),
        .Q(ashr_ln1519_1_reg_1640[1]),
        .R(1'b0));
  FDRE \ashr_ln1519_1_reg_1640_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\ashr_ln1519_1_reg_1640[2]_i_1_n_4 ),
        .Q(ashr_ln1519_1_reg_1640[2]),
        .R(1'b0));
  FDRE \ashr_ln1519_1_reg_1640_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\ashr_ln1519_1_reg_1640[3]_i_1_n_4 ),
        .Q(ashr_ln1519_1_reg_1640[3]),
        .R(1'b0));
  FDRE \ashr_ln1519_1_reg_1640_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\ashr_ln1519_1_reg_1640[4]_i_1_n_4 ),
        .Q(ashr_ln1519_1_reg_1640[4]),
        .R(1'b0));
  FDRE \ashr_ln1519_1_reg_1640_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\ashr_ln1519_1_reg_1640[5]_i_1_n_4 ),
        .Q(ashr_ln1519_1_reg_1640[5]),
        .R(1'b0));
  FDRE \ashr_ln1519_1_reg_1640_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\ashr_ln1519_1_reg_1640[6]_i_1_n_4 ),
        .Q(ashr_ln1519_1_reg_1640[6]),
        .R(1'b0));
  FDRE \ashr_ln1519_1_reg_1640_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\ashr_ln1519_1_reg_1640[7]_i_1_n_4 ),
        .Q(ashr_ln1519_1_reg_1640[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ashr_ln1519_2_reg_1656[0]_i_1 
       (.I0(\ashr_ln1519_2_reg_1656[1]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\ashr_ln1519_2_reg_1656[0]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_23_reg_1619[27]),
        .O(\ashr_ln1519_2_reg_1656[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \ashr_ln1519_2_reg_1656[0]_i_2 
       (.I0(\ashr_ln1519_2_reg_1656[6]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(\ashr_ln1519_2_reg_1656[2]_i_3_n_4 ),
        .I3(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I4(\ashr_ln1519_2_reg_1656[4]_i_3_n_4 ),
        .I5(\ashr_ln1519_2_reg_1656[0]_i_3_n_4 ),
        .O(\ashr_ln1519_2_reg_1656[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_2_reg_1656[0]_i_3 
       (.I0(add_ln69_23_reg_1619[24]),
        .I1(add_ln69_23_reg_1619[8]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_23_reg_1619[16]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_23_reg_1619[0]),
        .O(\ashr_ln1519_2_reg_1656[0]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ashr_ln1519_2_reg_1656[1]_i_1 
       (.I0(\ashr_ln1519_2_reg_1656[2]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\ashr_ln1519_2_reg_1656[1]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_23_reg_1619[27]),
        .O(\ashr_ln1519_2_reg_1656[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \ashr_ln1519_2_reg_1656[1]_i_2 
       (.I0(\ashr_ln1519_2_reg_1656[7]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(\ashr_ln1519_2_reg_1656[3]_i_3_n_4 ),
        .I3(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I4(\ashr_ln1519_2_reg_1656[5]_i_3_n_4 ),
        .I5(\ashr_ln1519_2_reg_1656[1]_i_3_n_4 ),
        .O(\ashr_ln1519_2_reg_1656[1]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_2_reg_1656[1]_i_3 
       (.I0(add_ln69_23_reg_1619[25]),
        .I1(add_ln69_23_reg_1619[9]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_23_reg_1619[17]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_23_reg_1619[1]),
        .O(\ashr_ln1519_2_reg_1656[1]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ashr_ln1519_2_reg_1656[2]_i_1 
       (.I0(\ashr_ln1519_2_reg_1656[3]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\ashr_ln1519_2_reg_1656[2]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_23_reg_1619[27]),
        .O(\ashr_ln1519_2_reg_1656[2]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \ashr_ln1519_2_reg_1656[2]_i_2 
       (.I0(\tmp_11_reg_1661[0]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(\ashr_ln1519_2_reg_1656[4]_i_3_n_4 ),
        .I3(\ashr_ln1519_2_reg_1656[6]_i_3_n_4 ),
        .I4(\ashr_ln1519_2_reg_1656[2]_i_3_n_4 ),
        .I5(shift_read_reg_1091_pp0_iter9_reg[1]),
        .O(\ashr_ln1519_2_reg_1656[2]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_2_reg_1656[2]_i_3 
       (.I0(add_ln69_23_reg_1619[26]),
        .I1(add_ln69_23_reg_1619[10]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_23_reg_1619[18]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_23_reg_1619[2]),
        .O(\ashr_ln1519_2_reg_1656[2]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ashr_ln1519_2_reg_1656[3]_i_1 
       (.I0(\ashr_ln1519_2_reg_1656[4]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\ashr_ln1519_2_reg_1656[3]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_23_reg_1619[27]),
        .O(\ashr_ln1519_2_reg_1656[3]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \ashr_ln1519_2_reg_1656[3]_i_2 
       (.I0(\tmp_11_reg_1661[1]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(\ashr_ln1519_2_reg_1656[5]_i_3_n_4 ),
        .I3(\ashr_ln1519_2_reg_1656[7]_i_3_n_4 ),
        .I4(\ashr_ln1519_2_reg_1656[3]_i_3_n_4 ),
        .I5(shift_read_reg_1091_pp0_iter9_reg[1]),
        .O(\ashr_ln1519_2_reg_1656[3]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_2_reg_1656[3]_i_3 
       (.I0(add_ln69_23_reg_1619[27]),
        .I1(add_ln69_23_reg_1619[11]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_23_reg_1619[19]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_23_reg_1619[3]),
        .O(\ashr_ln1519_2_reg_1656[3]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ashr_ln1519_2_reg_1656[4]_i_1 
       (.I0(\ashr_ln1519_2_reg_1656[5]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\ashr_ln1519_2_reg_1656[4]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_23_reg_1619[27]),
        .O(\ashr_ln1519_2_reg_1656[4]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_2_reg_1656[4]_i_2 
       (.I0(\tmp_11_reg_1661[2]_i_3_n_4 ),
        .I1(\ashr_ln1519_2_reg_1656[6]_i_3_n_4 ),
        .I2(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I3(\tmp_11_reg_1661[0]_i_3_n_4 ),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\ashr_ln1519_2_reg_1656[4]_i_3_n_4 ),
        .O(\ashr_ln1519_2_reg_1656[4]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_2_reg_1656[4]_i_3 
       (.I0(add_ln69_23_reg_1619[27]),
        .I1(add_ln69_23_reg_1619[12]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_23_reg_1619[20]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_23_reg_1619[4]),
        .O(\ashr_ln1519_2_reg_1656[4]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ashr_ln1519_2_reg_1656[5]_i_1 
       (.I0(\ashr_ln1519_2_reg_1656[6]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\ashr_ln1519_2_reg_1656[5]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_23_reg_1619[27]),
        .O(\ashr_ln1519_2_reg_1656[5]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_2_reg_1656[5]_i_2 
       (.I0(\tmp_11_reg_1661[3]_i_4_n_4 ),
        .I1(\ashr_ln1519_2_reg_1656[7]_i_3_n_4 ),
        .I2(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I3(\tmp_11_reg_1661[1]_i_3_n_4 ),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\ashr_ln1519_2_reg_1656[5]_i_3_n_4 ),
        .O(\ashr_ln1519_2_reg_1656[5]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_2_reg_1656[5]_i_3 
       (.I0(add_ln69_23_reg_1619[27]),
        .I1(add_ln69_23_reg_1619[13]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_23_reg_1619[21]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_23_reg_1619[5]),
        .O(\ashr_ln1519_2_reg_1656[5]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ashr_ln1519_2_reg_1656[6]_i_1 
       (.I0(\ashr_ln1519_2_reg_1656[7]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\ashr_ln1519_2_reg_1656[6]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_23_reg_1619[27]),
        .O(\ashr_ln1519_2_reg_1656[6]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_2_reg_1656[6]_i_2 
       (.I0(\tmp_11_reg_1661[4]_i_4_n_4 ),
        .I1(\tmp_11_reg_1661[0]_i_3_n_4 ),
        .I2(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I3(\tmp_11_reg_1661[2]_i_3_n_4 ),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\ashr_ln1519_2_reg_1656[6]_i_3_n_4 ),
        .O(\ashr_ln1519_2_reg_1656[6]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_2_reg_1656[6]_i_3 
       (.I0(add_ln69_23_reg_1619[27]),
        .I1(add_ln69_23_reg_1619[14]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_23_reg_1619[22]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_23_reg_1619[6]),
        .O(\ashr_ln1519_2_reg_1656[6]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ashr_ln1519_2_reg_1656[7]_i_1 
       (.I0(\tmp_11_reg_1661[0]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\ashr_ln1519_2_reg_1656[7]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_23_reg_1619[27]),
        .O(\ashr_ln1519_2_reg_1656[7]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_2_reg_1656[7]_i_2 
       (.I0(\tmp_11_reg_1661[5]_i_4_n_4 ),
        .I1(\tmp_11_reg_1661[1]_i_3_n_4 ),
        .I2(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I3(\tmp_11_reg_1661[3]_i_4_n_4 ),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\ashr_ln1519_2_reg_1656[7]_i_3_n_4 ),
        .O(\ashr_ln1519_2_reg_1656[7]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_2_reg_1656[7]_i_3 
       (.I0(add_ln69_23_reg_1619[27]),
        .I1(add_ln69_23_reg_1619[15]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_23_reg_1619[23]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_23_reg_1619[7]),
        .O(\ashr_ln1519_2_reg_1656[7]_i_3_n_4 ));
  FDRE \ashr_ln1519_2_reg_1656_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\ashr_ln1519_2_reg_1656[0]_i_1_n_4 ),
        .Q(ashr_ln1519_2_reg_1656[0]),
        .R(1'b0));
  FDRE \ashr_ln1519_2_reg_1656_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\ashr_ln1519_2_reg_1656[1]_i_1_n_4 ),
        .Q(ashr_ln1519_2_reg_1656[1]),
        .R(1'b0));
  FDRE \ashr_ln1519_2_reg_1656_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\ashr_ln1519_2_reg_1656[2]_i_1_n_4 ),
        .Q(ashr_ln1519_2_reg_1656[2]),
        .R(1'b0));
  FDRE \ashr_ln1519_2_reg_1656_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\ashr_ln1519_2_reg_1656[3]_i_1_n_4 ),
        .Q(ashr_ln1519_2_reg_1656[3]),
        .R(1'b0));
  FDRE \ashr_ln1519_2_reg_1656_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\ashr_ln1519_2_reg_1656[4]_i_1_n_4 ),
        .Q(ashr_ln1519_2_reg_1656[4]),
        .R(1'b0));
  FDRE \ashr_ln1519_2_reg_1656_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\ashr_ln1519_2_reg_1656[5]_i_1_n_4 ),
        .Q(ashr_ln1519_2_reg_1656[5]),
        .R(1'b0));
  FDRE \ashr_ln1519_2_reg_1656_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\ashr_ln1519_2_reg_1656[6]_i_1_n_4 ),
        .Q(ashr_ln1519_2_reg_1656[6]),
        .R(1'b0));
  FDRE \ashr_ln1519_2_reg_1656_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\ashr_ln1519_2_reg_1656[7]_i_1_n_4 ),
        .Q(ashr_ln1519_2_reg_1656[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ashr_ln1519_reg_1624[0]_i_1 
       (.I0(\ashr_ln1519_reg_1624[1]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\ashr_ln1519_reg_1624[0]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_7_reg_1609[27]),
        .O(\ashr_ln1519_reg_1624[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \ashr_ln1519_reg_1624[0]_i_2 
       (.I0(\ashr_ln1519_reg_1624[6]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(\ashr_ln1519_reg_1624[2]_i_3_n_4 ),
        .I3(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I4(\ashr_ln1519_reg_1624[4]_i_3_n_4 ),
        .I5(\ashr_ln1519_reg_1624[0]_i_3_n_4 ),
        .O(\ashr_ln1519_reg_1624[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_reg_1624[0]_i_3 
       (.I0(add_ln69_7_reg_1609[24]),
        .I1(add_ln69_7_reg_1609[8]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_7_reg_1609[16]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_7_reg_1609[0]),
        .O(\ashr_ln1519_reg_1624[0]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ashr_ln1519_reg_1624[1]_i_1 
       (.I0(\ashr_ln1519_reg_1624[2]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\ashr_ln1519_reg_1624[1]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_7_reg_1609[27]),
        .O(\ashr_ln1519_reg_1624[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \ashr_ln1519_reg_1624[1]_i_2 
       (.I0(\ashr_ln1519_reg_1624[7]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(\ashr_ln1519_reg_1624[3]_i_3_n_4 ),
        .I3(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I4(\ashr_ln1519_reg_1624[5]_i_3_n_4 ),
        .I5(\ashr_ln1519_reg_1624[1]_i_3_n_4 ),
        .O(\ashr_ln1519_reg_1624[1]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_reg_1624[1]_i_3 
       (.I0(add_ln69_7_reg_1609[25]),
        .I1(add_ln69_7_reg_1609[9]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_7_reg_1609[17]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_7_reg_1609[1]),
        .O(\ashr_ln1519_reg_1624[1]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ashr_ln1519_reg_1624[2]_i_1 
       (.I0(\ashr_ln1519_reg_1624[3]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\ashr_ln1519_reg_1624[2]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_7_reg_1609[27]),
        .O(\ashr_ln1519_reg_1624[2]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \ashr_ln1519_reg_1624[2]_i_2 
       (.I0(\tmp_reg_1629[0]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(\ashr_ln1519_reg_1624[4]_i_3_n_4 ),
        .I3(\ashr_ln1519_reg_1624[6]_i_3_n_4 ),
        .I4(\ashr_ln1519_reg_1624[2]_i_3_n_4 ),
        .I5(shift_read_reg_1091_pp0_iter9_reg[1]),
        .O(\ashr_ln1519_reg_1624[2]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_reg_1624[2]_i_3 
       (.I0(add_ln69_7_reg_1609[26]),
        .I1(add_ln69_7_reg_1609[10]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_7_reg_1609[18]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_7_reg_1609[2]),
        .O(\ashr_ln1519_reg_1624[2]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ashr_ln1519_reg_1624[3]_i_1 
       (.I0(\ashr_ln1519_reg_1624[4]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\ashr_ln1519_reg_1624[3]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_7_reg_1609[27]),
        .O(\ashr_ln1519_reg_1624[3]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \ashr_ln1519_reg_1624[3]_i_2 
       (.I0(\tmp_reg_1629[1]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(\ashr_ln1519_reg_1624[5]_i_3_n_4 ),
        .I3(\ashr_ln1519_reg_1624[7]_i_3_n_4 ),
        .I4(\ashr_ln1519_reg_1624[3]_i_3_n_4 ),
        .I5(shift_read_reg_1091_pp0_iter9_reg[1]),
        .O(\ashr_ln1519_reg_1624[3]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_reg_1624[3]_i_3 
       (.I0(add_ln69_7_reg_1609[27]),
        .I1(add_ln69_7_reg_1609[11]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_7_reg_1609[19]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_7_reg_1609[3]),
        .O(\ashr_ln1519_reg_1624[3]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ashr_ln1519_reg_1624[4]_i_1 
       (.I0(\ashr_ln1519_reg_1624[5]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\ashr_ln1519_reg_1624[4]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_7_reg_1609[27]),
        .O(\ashr_ln1519_reg_1624[4]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_reg_1624[4]_i_2 
       (.I0(\tmp_reg_1629[2]_i_3_n_4 ),
        .I1(\ashr_ln1519_reg_1624[6]_i_3_n_4 ),
        .I2(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I3(\tmp_reg_1629[0]_i_3_n_4 ),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\ashr_ln1519_reg_1624[4]_i_3_n_4 ),
        .O(\ashr_ln1519_reg_1624[4]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_reg_1624[4]_i_3 
       (.I0(add_ln69_7_reg_1609[27]),
        .I1(add_ln69_7_reg_1609[12]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_7_reg_1609[20]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_7_reg_1609[4]),
        .O(\ashr_ln1519_reg_1624[4]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ashr_ln1519_reg_1624[5]_i_1 
       (.I0(\ashr_ln1519_reg_1624[6]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\ashr_ln1519_reg_1624[5]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_7_reg_1609[27]),
        .O(\ashr_ln1519_reg_1624[5]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_reg_1624[5]_i_2 
       (.I0(\tmp_reg_1629[3]_i_4_n_4 ),
        .I1(\ashr_ln1519_reg_1624[7]_i_3_n_4 ),
        .I2(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I3(\tmp_reg_1629[1]_i_3_n_4 ),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\ashr_ln1519_reg_1624[5]_i_3_n_4 ),
        .O(\ashr_ln1519_reg_1624[5]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_reg_1624[5]_i_3 
       (.I0(add_ln69_7_reg_1609[27]),
        .I1(add_ln69_7_reg_1609[13]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_7_reg_1609[21]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_7_reg_1609[5]),
        .O(\ashr_ln1519_reg_1624[5]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ashr_ln1519_reg_1624[6]_i_1 
       (.I0(\ashr_ln1519_reg_1624[7]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\ashr_ln1519_reg_1624[6]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_7_reg_1609[27]),
        .O(\ashr_ln1519_reg_1624[6]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_reg_1624[6]_i_2 
       (.I0(\tmp_reg_1629[4]_i_4_n_4 ),
        .I1(\tmp_reg_1629[0]_i_3_n_4 ),
        .I2(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I3(\tmp_reg_1629[2]_i_3_n_4 ),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\ashr_ln1519_reg_1624[6]_i_3_n_4 ),
        .O(\ashr_ln1519_reg_1624[6]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_reg_1624[6]_i_3 
       (.I0(add_ln69_7_reg_1609[27]),
        .I1(add_ln69_7_reg_1609[14]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_7_reg_1609[22]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_7_reg_1609[6]),
        .O(\ashr_ln1519_reg_1624[6]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ashr_ln1519_reg_1624[7]_i_1 
       (.I0(\tmp_reg_1629[0]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\ashr_ln1519_reg_1624[7]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_7_reg_1609[27]),
        .O(\ashr_ln1519_reg_1624[7]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_reg_1624[7]_i_2 
       (.I0(\tmp_reg_1629[5]_i_4_n_4 ),
        .I1(\tmp_reg_1629[1]_i_3_n_4 ),
        .I2(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I3(\tmp_reg_1629[3]_i_4_n_4 ),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\ashr_ln1519_reg_1624[7]_i_3_n_4 ),
        .O(\ashr_ln1519_reg_1624[7]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ashr_ln1519_reg_1624[7]_i_3 
       (.I0(add_ln69_7_reg_1609[27]),
        .I1(add_ln69_7_reg_1609[15]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_7_reg_1609[23]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_7_reg_1609[7]),
        .O(\ashr_ln1519_reg_1624[7]_i_3_n_4 ));
  FDRE \ashr_ln1519_reg_1624_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\ashr_ln1519_reg_1624[0]_i_1_n_4 ),
        .Q(ashr_ln1519_reg_1624[0]),
        .R(1'b0));
  FDRE \ashr_ln1519_reg_1624_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\ashr_ln1519_reg_1624[1]_i_1_n_4 ),
        .Q(ashr_ln1519_reg_1624[1]),
        .R(1'b0));
  FDRE \ashr_ln1519_reg_1624_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\ashr_ln1519_reg_1624[2]_i_1_n_4 ),
        .Q(ashr_ln1519_reg_1624[2]),
        .R(1'b0));
  FDRE \ashr_ln1519_reg_1624_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\ashr_ln1519_reg_1624[3]_i_1_n_4 ),
        .Q(ashr_ln1519_reg_1624[3]),
        .R(1'b0));
  FDRE \ashr_ln1519_reg_1624_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\ashr_ln1519_reg_1624[4]_i_1_n_4 ),
        .Q(ashr_ln1519_reg_1624[4]),
        .R(1'b0));
  FDRE \ashr_ln1519_reg_1624_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\ashr_ln1519_reg_1624[5]_i_1_n_4 ),
        .Q(ashr_ln1519_reg_1624[5]),
        .R(1'b0));
  FDRE \ashr_ln1519_reg_1624_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\ashr_ln1519_reg_1624[6]_i_1_n_4 ),
        .Q(ashr_ln1519_reg_1624[6]),
        .R(1'b0));
  FDRE \ashr_ln1519_reg_1624_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\ashr_ln1519_reg_1624[7]_i_1_n_4 ),
        .Q(ashr_ln1519_reg_1624[7]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_1_fu_776_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln886_1_fu_776_p2_carry_n_4,icmp_ln886_1_fu_776_p2_carry_n_5,icmp_ln886_1_fu_776_p2_carry_n_6,icmp_ln886_1_fu_776_p2_carry_n_7}),
        .CYINIT(1'b0),
        .DI({icmp_ln886_1_fu_776_p2_carry_i_1_n_4,icmp_ln886_1_fu_776_p2_carry_i_2_n_4,icmp_ln886_1_fu_776_p2_carry_i_3_n_4,icmp_ln886_1_fu_776_p2_carry_i_4_n_4}),
        .O(NLW_icmp_ln886_1_fu_776_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln886_1_fu_776_p2_carry_i_5_n_4,icmp_ln886_1_fu_776_p2_carry_i_6_n_4,icmp_ln886_1_fu_776_p2_carry_i_7_n_4,icmp_ln886_1_fu_776_p2_carry_i_8_n_4}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_1_fu_776_p2_carry__0
       (.CI(icmp_ln886_1_fu_776_p2_carry_n_4),
        .CO({icmp_ln886_1_fu_776_p2_carry__0_n_4,icmp_ln886_1_fu_776_p2_carry__0_n_5,icmp_ln886_1_fu_776_p2_carry__0_n_6,icmp_ln886_1_fu_776_p2_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({icmp_ln886_1_fu_776_p2_carry__0_i_1_n_4,icmp_ln886_1_fu_776_p2_carry__0_i_2_n_4,icmp_ln886_1_fu_776_p2_carry__0_i_3_n_4,icmp_ln886_1_fu_776_p2_carry__0_i_4_n_4}),
        .O(NLW_icmp_ln886_1_fu_776_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln886_1_fu_776_p2_carry__0_i_5_n_4,icmp_ln886_1_fu_776_p2_carry__0_i_6_n_4,icmp_ln886_1_fu_776_p2_carry__0_i_7_n_4,icmp_ln886_1_fu_776_p2_carry__0_i_8_n_4}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_1_fu_776_p2_carry__0_i_1
       (.I0(tmp_9_reg_1645[14]),
        .I1(tmp_9_reg_1645[15]),
        .O(icmp_ln886_1_fu_776_p2_carry__0_i_1_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_1_fu_776_p2_carry__0_i_2
       (.I0(tmp_9_reg_1645[12]),
        .I1(tmp_9_reg_1645[13]),
        .O(icmp_ln886_1_fu_776_p2_carry__0_i_2_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_1_fu_776_p2_carry__0_i_3
       (.I0(tmp_9_reg_1645[10]),
        .I1(tmp_9_reg_1645[11]),
        .O(icmp_ln886_1_fu_776_p2_carry__0_i_3_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_1_fu_776_p2_carry__0_i_4
       (.I0(tmp_9_reg_1645[8]),
        .I1(tmp_9_reg_1645[9]),
        .O(icmp_ln886_1_fu_776_p2_carry__0_i_4_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_1_fu_776_p2_carry__0_i_5
       (.I0(tmp_9_reg_1645[14]),
        .I1(tmp_9_reg_1645[15]),
        .O(icmp_ln886_1_fu_776_p2_carry__0_i_5_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_1_fu_776_p2_carry__0_i_6
       (.I0(tmp_9_reg_1645[12]),
        .I1(tmp_9_reg_1645[13]),
        .O(icmp_ln886_1_fu_776_p2_carry__0_i_6_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_1_fu_776_p2_carry__0_i_7
       (.I0(tmp_9_reg_1645[10]),
        .I1(tmp_9_reg_1645[11]),
        .O(icmp_ln886_1_fu_776_p2_carry__0_i_7_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_1_fu_776_p2_carry__0_i_8
       (.I0(tmp_9_reg_1645[8]),
        .I1(tmp_9_reg_1645[9]),
        .O(icmp_ln886_1_fu_776_p2_carry__0_i_8_n_4));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_1_fu_776_p2_carry__1
       (.CI(icmp_ln886_1_fu_776_p2_carry__0_n_4),
        .CO({NLW_icmp_ln886_1_fu_776_p2_carry__1_CO_UNCONNECTED[3:2],icmp_ln886_1_fu_776_p2,icmp_ln886_1_fu_776_p2_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln886_1_fu_776_p2_carry__1_i_1_n_4,icmp_ln886_1_fu_776_p2_carry__1_i_2_n_4}),
        .O(NLW_icmp_ln886_1_fu_776_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln886_1_fu_776_p2_carry__1_i_3_n_4,icmp_ln886_1_fu_776_p2_carry__1_i_4_n_4}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln886_1_fu_776_p2_carry__1_i_1
       (.I0(tmp_9_reg_1645[18]),
        .I1(tmp_9_reg_1645[19]),
        .O(icmp_ln886_1_fu_776_p2_carry__1_i_1_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_1_fu_776_p2_carry__1_i_2
       (.I0(tmp_9_reg_1645[16]),
        .I1(tmp_9_reg_1645[17]),
        .O(icmp_ln886_1_fu_776_p2_carry__1_i_2_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_1_fu_776_p2_carry__1_i_3
       (.I0(tmp_9_reg_1645[18]),
        .I1(tmp_9_reg_1645[19]),
        .O(icmp_ln886_1_fu_776_p2_carry__1_i_3_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_1_fu_776_p2_carry__1_i_4
       (.I0(tmp_9_reg_1645[16]),
        .I1(tmp_9_reg_1645[17]),
        .O(icmp_ln886_1_fu_776_p2_carry__1_i_4_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_1_fu_776_p2_carry_i_1
       (.I0(tmp_9_reg_1645[6]),
        .I1(tmp_9_reg_1645[7]),
        .O(icmp_ln886_1_fu_776_p2_carry_i_1_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_1_fu_776_p2_carry_i_2
       (.I0(tmp_9_reg_1645[4]),
        .I1(tmp_9_reg_1645[5]),
        .O(icmp_ln886_1_fu_776_p2_carry_i_2_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_1_fu_776_p2_carry_i_3
       (.I0(tmp_9_reg_1645[2]),
        .I1(tmp_9_reg_1645[3]),
        .O(icmp_ln886_1_fu_776_p2_carry_i_3_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_1_fu_776_p2_carry_i_4
       (.I0(tmp_9_reg_1645[0]),
        .I1(tmp_9_reg_1645[1]),
        .O(icmp_ln886_1_fu_776_p2_carry_i_4_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_1_fu_776_p2_carry_i_5
       (.I0(tmp_9_reg_1645[6]),
        .I1(tmp_9_reg_1645[7]),
        .O(icmp_ln886_1_fu_776_p2_carry_i_5_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_1_fu_776_p2_carry_i_6
       (.I0(tmp_9_reg_1645[4]),
        .I1(tmp_9_reg_1645[5]),
        .O(icmp_ln886_1_fu_776_p2_carry_i_6_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_1_fu_776_p2_carry_i_7
       (.I0(tmp_9_reg_1645[2]),
        .I1(tmp_9_reg_1645[3]),
        .O(icmp_ln886_1_fu_776_p2_carry_i_7_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_1_fu_776_p2_carry_i_8
       (.I0(tmp_9_reg_1645[0]),
        .I1(tmp_9_reg_1645[1]),
        .O(icmp_ln886_1_fu_776_p2_carry_i_8_n_4));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_2_fu_828_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln886_2_fu_828_p2_carry_n_4,icmp_ln886_2_fu_828_p2_carry_n_5,icmp_ln886_2_fu_828_p2_carry_n_6,icmp_ln886_2_fu_828_p2_carry_n_7}),
        .CYINIT(1'b0),
        .DI({icmp_ln886_2_fu_828_p2_carry_i_1_n_4,icmp_ln886_2_fu_828_p2_carry_i_2_n_4,icmp_ln886_2_fu_828_p2_carry_i_3_n_4,icmp_ln886_2_fu_828_p2_carry_i_4_n_4}),
        .O(NLW_icmp_ln886_2_fu_828_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln886_2_fu_828_p2_carry_i_5_n_4,icmp_ln886_2_fu_828_p2_carry_i_6_n_4,icmp_ln886_2_fu_828_p2_carry_i_7_n_4,icmp_ln886_2_fu_828_p2_carry_i_8_n_4}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_2_fu_828_p2_carry__0
       (.CI(icmp_ln886_2_fu_828_p2_carry_n_4),
        .CO({icmp_ln886_2_fu_828_p2_carry__0_n_4,icmp_ln886_2_fu_828_p2_carry__0_n_5,icmp_ln886_2_fu_828_p2_carry__0_n_6,icmp_ln886_2_fu_828_p2_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({icmp_ln886_2_fu_828_p2_carry__0_i_1_n_4,icmp_ln886_2_fu_828_p2_carry__0_i_2_n_4,icmp_ln886_2_fu_828_p2_carry__0_i_3_n_4,icmp_ln886_2_fu_828_p2_carry__0_i_4_n_4}),
        .O(NLW_icmp_ln886_2_fu_828_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln886_2_fu_828_p2_carry__0_i_5_n_4,icmp_ln886_2_fu_828_p2_carry__0_i_6_n_4,icmp_ln886_2_fu_828_p2_carry__0_i_7_n_4,icmp_ln886_2_fu_828_p2_carry__0_i_8_n_4}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_2_fu_828_p2_carry__0_i_1
       (.I0(tmp_11_reg_1661[14]),
        .I1(tmp_11_reg_1661[15]),
        .O(icmp_ln886_2_fu_828_p2_carry__0_i_1_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_2_fu_828_p2_carry__0_i_2
       (.I0(tmp_11_reg_1661[12]),
        .I1(tmp_11_reg_1661[13]),
        .O(icmp_ln886_2_fu_828_p2_carry__0_i_2_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_2_fu_828_p2_carry__0_i_3
       (.I0(tmp_11_reg_1661[10]),
        .I1(tmp_11_reg_1661[11]),
        .O(icmp_ln886_2_fu_828_p2_carry__0_i_3_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_2_fu_828_p2_carry__0_i_4
       (.I0(tmp_11_reg_1661[8]),
        .I1(tmp_11_reg_1661[9]),
        .O(icmp_ln886_2_fu_828_p2_carry__0_i_4_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_2_fu_828_p2_carry__0_i_5
       (.I0(tmp_11_reg_1661[14]),
        .I1(tmp_11_reg_1661[15]),
        .O(icmp_ln886_2_fu_828_p2_carry__0_i_5_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_2_fu_828_p2_carry__0_i_6
       (.I0(tmp_11_reg_1661[12]),
        .I1(tmp_11_reg_1661[13]),
        .O(icmp_ln886_2_fu_828_p2_carry__0_i_6_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_2_fu_828_p2_carry__0_i_7
       (.I0(tmp_11_reg_1661[10]),
        .I1(tmp_11_reg_1661[11]),
        .O(icmp_ln886_2_fu_828_p2_carry__0_i_7_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_2_fu_828_p2_carry__0_i_8
       (.I0(tmp_11_reg_1661[8]),
        .I1(tmp_11_reg_1661[9]),
        .O(icmp_ln886_2_fu_828_p2_carry__0_i_8_n_4));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_2_fu_828_p2_carry__1
       (.CI(icmp_ln886_2_fu_828_p2_carry__0_n_4),
        .CO({NLW_icmp_ln886_2_fu_828_p2_carry__1_CO_UNCONNECTED[3:2],icmp_ln886_2_fu_828_p2,icmp_ln886_2_fu_828_p2_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln886_2_fu_828_p2_carry__1_i_1_n_4,icmp_ln886_2_fu_828_p2_carry__1_i_2_n_4}),
        .O(NLW_icmp_ln886_2_fu_828_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln886_2_fu_828_p2_carry__1_i_3_n_4,icmp_ln886_2_fu_828_p2_carry__1_i_4_n_4}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln886_2_fu_828_p2_carry__1_i_1
       (.I0(tmp_11_reg_1661[18]),
        .I1(tmp_11_reg_1661[19]),
        .O(icmp_ln886_2_fu_828_p2_carry__1_i_1_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_2_fu_828_p2_carry__1_i_2
       (.I0(tmp_11_reg_1661[16]),
        .I1(tmp_11_reg_1661[17]),
        .O(icmp_ln886_2_fu_828_p2_carry__1_i_2_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_2_fu_828_p2_carry__1_i_3
       (.I0(tmp_11_reg_1661[18]),
        .I1(tmp_11_reg_1661[19]),
        .O(icmp_ln886_2_fu_828_p2_carry__1_i_3_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_2_fu_828_p2_carry__1_i_4
       (.I0(tmp_11_reg_1661[16]),
        .I1(tmp_11_reg_1661[17]),
        .O(icmp_ln886_2_fu_828_p2_carry__1_i_4_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_2_fu_828_p2_carry_i_1
       (.I0(tmp_11_reg_1661[6]),
        .I1(tmp_11_reg_1661[7]),
        .O(icmp_ln886_2_fu_828_p2_carry_i_1_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_2_fu_828_p2_carry_i_2
       (.I0(tmp_11_reg_1661[4]),
        .I1(tmp_11_reg_1661[5]),
        .O(icmp_ln886_2_fu_828_p2_carry_i_2_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_2_fu_828_p2_carry_i_3
       (.I0(tmp_11_reg_1661[2]),
        .I1(tmp_11_reg_1661[3]),
        .O(icmp_ln886_2_fu_828_p2_carry_i_3_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_2_fu_828_p2_carry_i_4
       (.I0(tmp_11_reg_1661[0]),
        .I1(tmp_11_reg_1661[1]),
        .O(icmp_ln886_2_fu_828_p2_carry_i_4_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_2_fu_828_p2_carry_i_5
       (.I0(tmp_11_reg_1661[6]),
        .I1(tmp_11_reg_1661[7]),
        .O(icmp_ln886_2_fu_828_p2_carry_i_5_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_2_fu_828_p2_carry_i_6
       (.I0(tmp_11_reg_1661[4]),
        .I1(tmp_11_reg_1661[5]),
        .O(icmp_ln886_2_fu_828_p2_carry_i_6_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_2_fu_828_p2_carry_i_7
       (.I0(tmp_11_reg_1661[2]),
        .I1(tmp_11_reg_1661[3]),
        .O(icmp_ln886_2_fu_828_p2_carry_i_7_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_2_fu_828_p2_carry_i_8
       (.I0(tmp_11_reg_1661[0]),
        .I1(tmp_11_reg_1661[1]),
        .O(icmp_ln886_2_fu_828_p2_carry_i_8_n_4));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_fu_724_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln886_fu_724_p2_carry_n_4,icmp_ln886_fu_724_p2_carry_n_5,icmp_ln886_fu_724_p2_carry_n_6,icmp_ln886_fu_724_p2_carry_n_7}),
        .CYINIT(1'b0),
        .DI({icmp_ln886_fu_724_p2_carry_i_1_n_4,icmp_ln886_fu_724_p2_carry_i_2_n_4,icmp_ln886_fu_724_p2_carry_i_3_n_4,icmp_ln886_fu_724_p2_carry_i_4_n_4}),
        .O(NLW_icmp_ln886_fu_724_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln886_fu_724_p2_carry_i_5_n_4,icmp_ln886_fu_724_p2_carry_i_6_n_4,icmp_ln886_fu_724_p2_carry_i_7_n_4,icmp_ln886_fu_724_p2_carry_i_8_n_4}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_fu_724_p2_carry__0
       (.CI(icmp_ln886_fu_724_p2_carry_n_4),
        .CO({icmp_ln886_fu_724_p2_carry__0_n_4,icmp_ln886_fu_724_p2_carry__0_n_5,icmp_ln886_fu_724_p2_carry__0_n_6,icmp_ln886_fu_724_p2_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({icmp_ln886_fu_724_p2_carry__0_i_1_n_4,icmp_ln886_fu_724_p2_carry__0_i_2_n_4,icmp_ln886_fu_724_p2_carry__0_i_3_n_4,icmp_ln886_fu_724_p2_carry__0_i_4_n_4}),
        .O(NLW_icmp_ln886_fu_724_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln886_fu_724_p2_carry__0_i_5_n_4,icmp_ln886_fu_724_p2_carry__0_i_6_n_4,icmp_ln886_fu_724_p2_carry__0_i_7_n_4,icmp_ln886_fu_724_p2_carry__0_i_8_n_4}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_fu_724_p2_carry__0_i_1
       (.I0(tmp_reg_1629[14]),
        .I1(tmp_reg_1629[15]),
        .O(icmp_ln886_fu_724_p2_carry__0_i_1_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_fu_724_p2_carry__0_i_2
       (.I0(tmp_reg_1629[12]),
        .I1(tmp_reg_1629[13]),
        .O(icmp_ln886_fu_724_p2_carry__0_i_2_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_fu_724_p2_carry__0_i_3
       (.I0(tmp_reg_1629[10]),
        .I1(tmp_reg_1629[11]),
        .O(icmp_ln886_fu_724_p2_carry__0_i_3_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_fu_724_p2_carry__0_i_4
       (.I0(tmp_reg_1629[8]),
        .I1(tmp_reg_1629[9]),
        .O(icmp_ln886_fu_724_p2_carry__0_i_4_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_fu_724_p2_carry__0_i_5
       (.I0(tmp_reg_1629[14]),
        .I1(tmp_reg_1629[15]),
        .O(icmp_ln886_fu_724_p2_carry__0_i_5_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_fu_724_p2_carry__0_i_6
       (.I0(tmp_reg_1629[12]),
        .I1(tmp_reg_1629[13]),
        .O(icmp_ln886_fu_724_p2_carry__0_i_6_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_fu_724_p2_carry__0_i_7
       (.I0(tmp_reg_1629[10]),
        .I1(tmp_reg_1629[11]),
        .O(icmp_ln886_fu_724_p2_carry__0_i_7_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_fu_724_p2_carry__0_i_8
       (.I0(tmp_reg_1629[8]),
        .I1(tmp_reg_1629[9]),
        .O(icmp_ln886_fu_724_p2_carry__0_i_8_n_4));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_fu_724_p2_carry__1
       (.CI(icmp_ln886_fu_724_p2_carry__0_n_4),
        .CO({NLW_icmp_ln886_fu_724_p2_carry__1_CO_UNCONNECTED[3:2],icmp_ln886_fu_724_p2,icmp_ln886_fu_724_p2_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln886_fu_724_p2_carry__1_i_1_n_4,icmp_ln886_fu_724_p2_carry__1_i_2_n_4}),
        .O(NLW_icmp_ln886_fu_724_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln886_fu_724_p2_carry__1_i_3_n_4,icmp_ln886_fu_724_p2_carry__1_i_4_n_4}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln886_fu_724_p2_carry__1_i_1
       (.I0(tmp_reg_1629[18]),
        .I1(tmp_reg_1629[19]),
        .O(icmp_ln886_fu_724_p2_carry__1_i_1_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_fu_724_p2_carry__1_i_2
       (.I0(tmp_reg_1629[16]),
        .I1(tmp_reg_1629[17]),
        .O(icmp_ln886_fu_724_p2_carry__1_i_2_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_fu_724_p2_carry__1_i_3
       (.I0(tmp_reg_1629[18]),
        .I1(tmp_reg_1629[19]),
        .O(icmp_ln886_fu_724_p2_carry__1_i_3_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_fu_724_p2_carry__1_i_4
       (.I0(tmp_reg_1629[16]),
        .I1(tmp_reg_1629[17]),
        .O(icmp_ln886_fu_724_p2_carry__1_i_4_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_fu_724_p2_carry_i_1
       (.I0(tmp_reg_1629[6]),
        .I1(tmp_reg_1629[7]),
        .O(icmp_ln886_fu_724_p2_carry_i_1_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_fu_724_p2_carry_i_2
       (.I0(tmp_reg_1629[4]),
        .I1(tmp_reg_1629[5]),
        .O(icmp_ln886_fu_724_p2_carry_i_2_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_fu_724_p2_carry_i_3
       (.I0(tmp_reg_1629[2]),
        .I1(tmp_reg_1629[3]),
        .O(icmp_ln886_fu_724_p2_carry_i_3_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_fu_724_p2_carry_i_4
       (.I0(tmp_reg_1629[0]),
        .I1(tmp_reg_1629[1]),
        .O(icmp_ln886_fu_724_p2_carry_i_4_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_fu_724_p2_carry_i_5
       (.I0(tmp_reg_1629[6]),
        .I1(tmp_reg_1629[7]),
        .O(icmp_ln886_fu_724_p2_carry_i_5_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_fu_724_p2_carry_i_6
       (.I0(tmp_reg_1629[4]),
        .I1(tmp_reg_1629[5]),
        .O(icmp_ln886_fu_724_p2_carry_i_6_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_fu_724_p2_carry_i_7
       (.I0(tmp_reg_1629[2]),
        .I1(tmp_reg_1629[3]),
        .O(icmp_ln886_fu_724_p2_carry_i_7_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_fu_724_p2_carry_i_8
       (.I0(tmp_reg_1629[0]),
        .I1(tmp_reg_1629[1]),
        .O(icmp_ln886_fu_724_p2_carry_i_8_n_4));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0 mac_muladd_16s_8ns_24s_25_4_0_U37
       (.D({mac_muladd_16s_8ns_24s_25_4_0_U37_n_4,mac_muladd_16s_8ns_24s_25_4_0_U37_n_5,mac_muladd_16s_8ns_24s_25_4_0_U37_n_6,mac_muladd_16s_8ns_24s_25_4_0_U37_n_7,mac_muladd_16s_8ns_24s_25_4_0_U37_n_8,mac_muladd_16s_8ns_24s_25_4_0_U37_n_9,mac_muladd_16s_8ns_24s_25_4_0_U37_n_10,mac_muladd_16s_8ns_24s_25_4_0_U37_n_11,mac_muladd_16s_8ns_24s_25_4_0_U37_n_12,mac_muladd_16s_8ns_24s_25_4_0_U37_n_13,mac_muladd_16s_8ns_24s_25_4_0_U37_n_14,mac_muladd_16s_8ns_24s_25_4_0_U37_n_15,mac_muladd_16s_8ns_24s_25_4_0_U37_n_16,mac_muladd_16s_8ns_24s_25_4_0_U37_n_17,mac_muladd_16s_8ns_24s_25_4_0_U37_n_18,mac_muladd_16s_8ns_24s_25_4_0_U37_n_19,mac_muladd_16s_8ns_24s_25_4_0_U37_n_20,mac_muladd_16s_8ns_24s_25_4_0_U37_n_21,mac_muladd_16s_8ns_24s_25_4_0_U37_n_22,mac_muladd_16s_8ns_24s_25_4_0_U37_n_23,mac_muladd_16s_8ns_24s_25_4_0_U37_n_24,mac_muladd_16s_8ns_24s_25_4_0_U37_n_25,mac_muladd_16s_8ns_24s_25_4_0_U37_n_26,mac_muladd_16s_8ns_24s_25_4_0_U37_n_27,mac_muladd_16s_8ns_24s_25_4_0_U37_n_28}),
        .P({mul_mul_16s_8ns_24_4_0_U28_n_4,mul_mul_16s_8ns_24_4_0_U28_n_5,mul_mul_16s_8ns_24_4_0_U28_n_6,mul_mul_16s_8ns_24_4_0_U28_n_7,mul_mul_16s_8ns_24_4_0_U28_n_8,mul_mul_16s_8ns_24_4_0_U28_n_9,mul_mul_16s_8ns_24_4_0_U28_n_10,mul_mul_16s_8ns_24_4_0_U28_n_11,mul_mul_16s_8ns_24_4_0_U28_n_12,mul_mul_16s_8ns_24_4_0_U28_n_13,mul_mul_16s_8ns_24_4_0_U28_n_14,mul_mul_16s_8ns_24_4_0_U28_n_15,mul_mul_16s_8ns_24_4_0_U28_n_16,mul_mul_16s_8ns_24_4_0_U28_n_17,mul_mul_16s_8ns_24_4_0_U28_n_18,mul_mul_16s_8ns_24_4_0_U28_n_19,mul_mul_16s_8ns_24_4_0_U28_n_20,mul_mul_16s_8ns_24_4_0_U28_n_21,mul_mul_16s_8ns_24_4_0_U28_n_22,mul_mul_16s_8ns_24_4_0_U28_n_23,mul_mul_16s_8ns_24_4_0_U28_n_24,mul_mul_16s_8ns_24_4_0_U28_n_25,mul_mul_16s_8ns_24_4_0_U28_n_26,mul_mul_16s_8ns_24_4_0_U28_n_27}),
        .Q(p_read_18_reg_1121),
        .ap_clk(ap_clk),
        .p_reg_reg(ap_ce_reg_reg_rep__14_n_4),
        .p_reg_reg_0(trunc_ln674_reg_1126));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_15 mac_muladd_16s_8ns_24s_25_4_0_U38
       (.D({mac_muladd_16s_8ns_24s_25_4_0_U38_n_4,mac_muladd_16s_8ns_24s_25_4_0_U38_n_5,mac_muladd_16s_8ns_24s_25_4_0_U38_n_6,mac_muladd_16s_8ns_24s_25_4_0_U38_n_7,mac_muladd_16s_8ns_24s_25_4_0_U38_n_8,mac_muladd_16s_8ns_24s_25_4_0_U38_n_9,mac_muladd_16s_8ns_24s_25_4_0_U38_n_10,mac_muladd_16s_8ns_24s_25_4_0_U38_n_11,mac_muladd_16s_8ns_24s_25_4_0_U38_n_12,mac_muladd_16s_8ns_24s_25_4_0_U38_n_13,mac_muladd_16s_8ns_24s_25_4_0_U38_n_14,mac_muladd_16s_8ns_24s_25_4_0_U38_n_15,mac_muladd_16s_8ns_24s_25_4_0_U38_n_16,mac_muladd_16s_8ns_24s_25_4_0_U38_n_17,mac_muladd_16s_8ns_24s_25_4_0_U38_n_18,mac_muladd_16s_8ns_24s_25_4_0_U38_n_19,mac_muladd_16s_8ns_24s_25_4_0_U38_n_20,mac_muladd_16s_8ns_24s_25_4_0_U38_n_21,mac_muladd_16s_8ns_24s_25_4_0_U38_n_22,mac_muladd_16s_8ns_24s_25_4_0_U38_n_23,mac_muladd_16s_8ns_24s_25_4_0_U38_n_24,mac_muladd_16s_8ns_24s_25_4_0_U38_n_25,mac_muladd_16s_8ns_24s_25_4_0_U38_n_26,mac_muladd_16s_8ns_24s_25_4_0_U38_n_27,mac_muladd_16s_8ns_24s_25_4_0_U38_n_28}),
        .P({mul_mul_16s_8ns_24_4_0_U29_n_4,mul_mul_16s_8ns_24_4_0_U29_n_5,mul_mul_16s_8ns_24_4_0_U29_n_6,mul_mul_16s_8ns_24_4_0_U29_n_7,mul_mul_16s_8ns_24_4_0_U29_n_8,mul_mul_16s_8ns_24_4_0_U29_n_9,mul_mul_16s_8ns_24_4_0_U29_n_10,mul_mul_16s_8ns_24_4_0_U29_n_11,mul_mul_16s_8ns_24_4_0_U29_n_12,mul_mul_16s_8ns_24_4_0_U29_n_13,mul_mul_16s_8ns_24_4_0_U29_n_14,mul_mul_16s_8ns_24_4_0_U29_n_15,mul_mul_16s_8ns_24_4_0_U29_n_16,mul_mul_16s_8ns_24_4_0_U29_n_17,mul_mul_16s_8ns_24_4_0_U29_n_18,mul_mul_16s_8ns_24_4_0_U29_n_19,mul_mul_16s_8ns_24_4_0_U29_n_20,mul_mul_16s_8ns_24_4_0_U29_n_21,mul_mul_16s_8ns_24_4_0_U29_n_22,mul_mul_16s_8ns_24_4_0_U29_n_23,mul_mul_16s_8ns_24_4_0_U29_n_24,mul_mul_16s_8ns_24_4_0_U29_n_25,mul_mul_16s_8ns_24_4_0_U29_n_26,mul_mul_16s_8ns_24_4_0_U29_n_27}),
        .Q(p_read_15_reg_1116),
        .ap_clk(ap_clk),
        .p_reg_reg(ap_ce_reg_reg_rep__13_n_4),
        .p_reg_reg_0(trunc_ln674_3_reg_1155));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_16 mac_muladd_16s_8ns_24s_25_4_0_U39
       (.P({mac_muladd_16s_8ns_24s_25_4_0_U39_n_4,mac_muladd_16s_8ns_24s_25_4_0_U39_n_5,mac_muladd_16s_8ns_24s_25_4_0_U39_n_6,mac_muladd_16s_8ns_24s_25_4_0_U39_n_7,mac_muladd_16s_8ns_24s_25_4_0_U39_n_8,mac_muladd_16s_8ns_24s_25_4_0_U39_n_9,mac_muladd_16s_8ns_24s_25_4_0_U39_n_10,mac_muladd_16s_8ns_24s_25_4_0_U39_n_11,mac_muladd_16s_8ns_24s_25_4_0_U39_n_12,mac_muladd_16s_8ns_24s_25_4_0_U39_n_13,mac_muladd_16s_8ns_24s_25_4_0_U39_n_14,mac_muladd_16s_8ns_24s_25_4_0_U39_n_15,mac_muladd_16s_8ns_24s_25_4_0_U39_n_16,mac_muladd_16s_8ns_24s_25_4_0_U39_n_17,mac_muladd_16s_8ns_24s_25_4_0_U39_n_18,mac_muladd_16s_8ns_24s_25_4_0_U39_n_19,mac_muladd_16s_8ns_24s_25_4_0_U39_n_20,mac_muladd_16s_8ns_24s_25_4_0_U39_n_21,mac_muladd_16s_8ns_24s_25_4_0_U39_n_22,mac_muladd_16s_8ns_24s_25_4_0_U39_n_23,mac_muladd_16s_8ns_24s_25_4_0_U39_n_24,mac_muladd_16s_8ns_24s_25_4_0_U39_n_25,mac_muladd_16s_8ns_24s_25_4_0_U39_n_26,mac_muladd_16s_8ns_24s_25_4_0_U39_n_27,mac_muladd_16s_8ns_24s_25_4_0_U39_n_28}),
        .Q(p_read_11_reg_1101),
        .ap_clk(ap_clk),
        .p_reg_reg(ap_ce_reg_reg_rep__11_n_4),
        .p_reg_reg_0(ap_ce_reg_reg_rep__12_n_4),
        .p_reg_reg_1(trunc_ln674_7_reg_1182),
        .p_reg_reg_2({mul_mul_16s_8ns_24_4_0_U30_n_4,mul_mul_16s_8ns_24_4_0_U30_n_5,mul_mul_16s_8ns_24_4_0_U30_n_6,mul_mul_16s_8ns_24_4_0_U30_n_7,mul_mul_16s_8ns_24_4_0_U30_n_8,mul_mul_16s_8ns_24_4_0_U30_n_9,mul_mul_16s_8ns_24_4_0_U30_n_10,mul_mul_16s_8ns_24_4_0_U30_n_11,mul_mul_16s_8ns_24_4_0_U30_n_12,mul_mul_16s_8ns_24_4_0_U30_n_13,mul_mul_16s_8ns_24_4_0_U30_n_14,mul_mul_16s_8ns_24_4_0_U30_n_15,mul_mul_16s_8ns_24_4_0_U30_n_16,mul_mul_16s_8ns_24_4_0_U30_n_17,mul_mul_16s_8ns_24_4_0_U30_n_18,mul_mul_16s_8ns_24_4_0_U30_n_19,mul_mul_16s_8ns_24_4_0_U30_n_20,mul_mul_16s_8ns_24_4_0_U30_n_21,mul_mul_16s_8ns_24_4_0_U30_n_22,mul_mul_16s_8ns_24_4_0_U30_n_23,mul_mul_16s_8ns_24_4_0_U30_n_24,mul_mul_16s_8ns_24_4_0_U30_n_25,mul_mul_16s_8ns_24_4_0_U30_n_26,mul_mul_16s_8ns_24_4_0_U30_n_27}));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_17 mac_muladd_16s_8ns_24s_25_4_0_U40
       (.D({mac_muladd_16s_8ns_24s_25_4_0_U40_n_4,mac_muladd_16s_8ns_24s_25_4_0_U40_n_5,mac_muladd_16s_8ns_24s_25_4_0_U40_n_6,mac_muladd_16s_8ns_24s_25_4_0_U40_n_7,mac_muladd_16s_8ns_24s_25_4_0_U40_n_8,mac_muladd_16s_8ns_24s_25_4_0_U40_n_9,mac_muladd_16s_8ns_24s_25_4_0_U40_n_10,mac_muladd_16s_8ns_24s_25_4_0_U40_n_11,mac_muladd_16s_8ns_24s_25_4_0_U40_n_12,mac_muladd_16s_8ns_24s_25_4_0_U40_n_13,mac_muladd_16s_8ns_24s_25_4_0_U40_n_14,mac_muladd_16s_8ns_24s_25_4_0_U40_n_15,mac_muladd_16s_8ns_24s_25_4_0_U40_n_16,mac_muladd_16s_8ns_24s_25_4_0_U40_n_17,mac_muladd_16s_8ns_24s_25_4_0_U40_n_18,mac_muladd_16s_8ns_24s_25_4_0_U40_n_19,mac_muladd_16s_8ns_24s_25_4_0_U40_n_20,mac_muladd_16s_8ns_24s_25_4_0_U40_n_21,mac_muladd_16s_8ns_24s_25_4_0_U40_n_22,mac_muladd_16s_8ns_24s_25_4_0_U40_n_23,mac_muladd_16s_8ns_24s_25_4_0_U40_n_24,mac_muladd_16s_8ns_24s_25_4_0_U40_n_25,mac_muladd_16s_8ns_24s_25_4_0_U40_n_26,mac_muladd_16s_8ns_24s_25_4_0_U40_n_27,mac_muladd_16s_8ns_24s_25_4_0_U40_n_28}),
        .P({mul_mul_16s_8ns_24_4_0_U31_n_4,mul_mul_16s_8ns_24_4_0_U31_n_5,mul_mul_16s_8ns_24_4_0_U31_n_6,mul_mul_16s_8ns_24_4_0_U31_n_7,mul_mul_16s_8ns_24_4_0_U31_n_8,mul_mul_16s_8ns_24_4_0_U31_n_9,mul_mul_16s_8ns_24_4_0_U31_n_10,mul_mul_16s_8ns_24_4_0_U31_n_11,mul_mul_16s_8ns_24_4_0_U31_n_12,mul_mul_16s_8ns_24_4_0_U31_n_13,mul_mul_16s_8ns_24_4_0_U31_n_14,mul_mul_16s_8ns_24_4_0_U31_n_15,mul_mul_16s_8ns_24_4_0_U31_n_16,mul_mul_16s_8ns_24_4_0_U31_n_17,mul_mul_16s_8ns_24_4_0_U31_n_18,mul_mul_16s_8ns_24_4_0_U31_n_19,mul_mul_16s_8ns_24_4_0_U31_n_20,mul_mul_16s_8ns_24_4_0_U31_n_21,mul_mul_16s_8ns_24_4_0_U31_n_22,mul_mul_16s_8ns_24_4_0_U31_n_23,mul_mul_16s_8ns_24_4_0_U31_n_24,mul_mul_16s_8ns_24_4_0_U31_n_25,mul_mul_16s_8ns_24_4_0_U31_n_26,mul_mul_16s_8ns_24_4_0_U31_n_27}),
        .Q(p_read_18_reg_1121),
        .ap_clk(ap_clk),
        .p_reg_reg(ap_ce_reg_reg_rep__9_n_4),
        .p_reg_reg_0(p_Result_4_1_reg_1192));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_18 mac_muladd_16s_8ns_24s_25_4_0_U41
       (.D({mac_muladd_16s_8ns_24s_25_4_0_U41_n_4,mac_muladd_16s_8ns_24s_25_4_0_U41_n_5,mac_muladd_16s_8ns_24s_25_4_0_U41_n_6,mac_muladd_16s_8ns_24s_25_4_0_U41_n_7,mac_muladd_16s_8ns_24s_25_4_0_U41_n_8,mac_muladd_16s_8ns_24s_25_4_0_U41_n_9,mac_muladd_16s_8ns_24s_25_4_0_U41_n_10,mac_muladd_16s_8ns_24s_25_4_0_U41_n_11,mac_muladd_16s_8ns_24s_25_4_0_U41_n_12,mac_muladd_16s_8ns_24s_25_4_0_U41_n_13,mac_muladd_16s_8ns_24s_25_4_0_U41_n_14,mac_muladd_16s_8ns_24s_25_4_0_U41_n_15,mac_muladd_16s_8ns_24s_25_4_0_U41_n_16,mac_muladd_16s_8ns_24s_25_4_0_U41_n_17,mac_muladd_16s_8ns_24s_25_4_0_U41_n_18,mac_muladd_16s_8ns_24s_25_4_0_U41_n_19,mac_muladd_16s_8ns_24s_25_4_0_U41_n_20,mac_muladd_16s_8ns_24s_25_4_0_U41_n_21,mac_muladd_16s_8ns_24s_25_4_0_U41_n_22,mac_muladd_16s_8ns_24s_25_4_0_U41_n_23,mac_muladd_16s_8ns_24s_25_4_0_U41_n_24,mac_muladd_16s_8ns_24s_25_4_0_U41_n_25,mac_muladd_16s_8ns_24s_25_4_0_U41_n_26,mac_muladd_16s_8ns_24s_25_4_0_U41_n_27,mac_muladd_16s_8ns_24s_25_4_0_U41_n_28}),
        .P({mul_mul_16s_8ns_24_4_0_U32_n_4,mul_mul_16s_8ns_24_4_0_U32_n_5,mul_mul_16s_8ns_24_4_0_U32_n_6,mul_mul_16s_8ns_24_4_0_U32_n_7,mul_mul_16s_8ns_24_4_0_U32_n_8,mul_mul_16s_8ns_24_4_0_U32_n_9,mul_mul_16s_8ns_24_4_0_U32_n_10,mul_mul_16s_8ns_24_4_0_U32_n_11,mul_mul_16s_8ns_24_4_0_U32_n_12,mul_mul_16s_8ns_24_4_0_U32_n_13,mul_mul_16s_8ns_24_4_0_U32_n_14,mul_mul_16s_8ns_24_4_0_U32_n_15,mul_mul_16s_8ns_24_4_0_U32_n_16,mul_mul_16s_8ns_24_4_0_U32_n_17,mul_mul_16s_8ns_24_4_0_U32_n_18,mul_mul_16s_8ns_24_4_0_U32_n_19,mul_mul_16s_8ns_24_4_0_U32_n_20,mul_mul_16s_8ns_24_4_0_U32_n_21,mul_mul_16s_8ns_24_4_0_U32_n_22,mul_mul_16s_8ns_24_4_0_U32_n_23,mul_mul_16s_8ns_24_4_0_U32_n_24,mul_mul_16s_8ns_24_4_0_U32_n_25,mul_mul_16s_8ns_24_4_0_U32_n_26,mul_mul_16s_8ns_24_4_0_U32_n_27}),
        .Q(p_read_15_reg_1116),
        .ap_clk(ap_clk),
        .p_reg_reg(ap_ce_reg_reg_rep__8_n_4),
        .p_reg_reg_0(p_Result_4_1_1_reg_1207));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_19 mac_muladd_16s_8ns_24s_25_4_0_U42
       (.P({mac_muladd_16s_8ns_24s_25_4_0_U42_n_4,mac_muladd_16s_8ns_24s_25_4_0_U42_n_5,mac_muladd_16s_8ns_24s_25_4_0_U42_n_6,mac_muladd_16s_8ns_24s_25_4_0_U42_n_7,mac_muladd_16s_8ns_24s_25_4_0_U42_n_8,mac_muladd_16s_8ns_24s_25_4_0_U42_n_9,mac_muladd_16s_8ns_24s_25_4_0_U42_n_10,mac_muladd_16s_8ns_24s_25_4_0_U42_n_11,mac_muladd_16s_8ns_24s_25_4_0_U42_n_12,mac_muladd_16s_8ns_24s_25_4_0_U42_n_13,mac_muladd_16s_8ns_24s_25_4_0_U42_n_14,mac_muladd_16s_8ns_24s_25_4_0_U42_n_15,mac_muladd_16s_8ns_24s_25_4_0_U42_n_16,mac_muladd_16s_8ns_24s_25_4_0_U42_n_17,mac_muladd_16s_8ns_24s_25_4_0_U42_n_18,mac_muladd_16s_8ns_24s_25_4_0_U42_n_19,mac_muladd_16s_8ns_24s_25_4_0_U42_n_20,mac_muladd_16s_8ns_24s_25_4_0_U42_n_21,mac_muladd_16s_8ns_24s_25_4_0_U42_n_22,mac_muladd_16s_8ns_24s_25_4_0_U42_n_23,mac_muladd_16s_8ns_24s_25_4_0_U42_n_24,mac_muladd_16s_8ns_24s_25_4_0_U42_n_25,mac_muladd_16s_8ns_24s_25_4_0_U42_n_26,mac_muladd_16s_8ns_24s_25_4_0_U42_n_27,mac_muladd_16s_8ns_24s_25_4_0_U42_n_28}),
        .Q(p_read_11_reg_1101),
        .ap_clk(ap_clk),
        .p_reg_reg(ap_ce_reg_reg_rep__6_n_4),
        .p_reg_reg_0(p_Result_4_1_2_1_reg_1227),
        .p_reg_reg_1({mul_mul_16s_8ns_24_4_0_U33_n_4,mul_mul_16s_8ns_24_4_0_U33_n_5,mul_mul_16s_8ns_24_4_0_U33_n_6,mul_mul_16s_8ns_24_4_0_U33_n_7,mul_mul_16s_8ns_24_4_0_U33_n_8,mul_mul_16s_8ns_24_4_0_U33_n_9,mul_mul_16s_8ns_24_4_0_U33_n_10,mul_mul_16s_8ns_24_4_0_U33_n_11,mul_mul_16s_8ns_24_4_0_U33_n_12,mul_mul_16s_8ns_24_4_0_U33_n_13,mul_mul_16s_8ns_24_4_0_U33_n_14,mul_mul_16s_8ns_24_4_0_U33_n_15,mul_mul_16s_8ns_24_4_0_U33_n_16,mul_mul_16s_8ns_24_4_0_U33_n_17,mul_mul_16s_8ns_24_4_0_U33_n_18,mul_mul_16s_8ns_24_4_0_U33_n_19,mul_mul_16s_8ns_24_4_0_U33_n_20,mul_mul_16s_8ns_24_4_0_U33_n_21,mul_mul_16s_8ns_24_4_0_U33_n_22,mul_mul_16s_8ns_24_4_0_U33_n_23,mul_mul_16s_8ns_24_4_0_U33_n_24,mul_mul_16s_8ns_24_4_0_U33_n_25,mul_mul_16s_8ns_24_4_0_U33_n_26,mul_mul_16s_8ns_24_4_0_U33_n_27}));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_20 mac_muladd_16s_8ns_24s_25_4_0_U43
       (.D({mac_muladd_16s_8ns_24s_25_4_0_U43_n_4,mac_muladd_16s_8ns_24s_25_4_0_U43_n_5,mac_muladd_16s_8ns_24s_25_4_0_U43_n_6,mac_muladd_16s_8ns_24s_25_4_0_U43_n_7,mac_muladd_16s_8ns_24s_25_4_0_U43_n_8,mac_muladd_16s_8ns_24s_25_4_0_U43_n_9,mac_muladd_16s_8ns_24s_25_4_0_U43_n_10,mac_muladd_16s_8ns_24s_25_4_0_U43_n_11,mac_muladd_16s_8ns_24s_25_4_0_U43_n_12,mac_muladd_16s_8ns_24s_25_4_0_U43_n_13,mac_muladd_16s_8ns_24s_25_4_0_U43_n_14,mac_muladd_16s_8ns_24s_25_4_0_U43_n_15,mac_muladd_16s_8ns_24s_25_4_0_U43_n_16,mac_muladd_16s_8ns_24s_25_4_0_U43_n_17,mac_muladd_16s_8ns_24s_25_4_0_U43_n_18,mac_muladd_16s_8ns_24s_25_4_0_U43_n_19,mac_muladd_16s_8ns_24s_25_4_0_U43_n_20,mac_muladd_16s_8ns_24s_25_4_0_U43_n_21,mac_muladd_16s_8ns_24s_25_4_0_U43_n_22,mac_muladd_16s_8ns_24s_25_4_0_U43_n_23,mac_muladd_16s_8ns_24s_25_4_0_U43_n_24,mac_muladd_16s_8ns_24s_25_4_0_U43_n_25,mac_muladd_16s_8ns_24s_25_4_0_U43_n_26,mac_muladd_16s_8ns_24s_25_4_0_U43_n_27,mac_muladd_16s_8ns_24s_25_4_0_U43_n_28}),
        .P({mul_mul_16s_8ns_24_4_0_U34_n_4,mul_mul_16s_8ns_24_4_0_U34_n_5,mul_mul_16s_8ns_24_4_0_U34_n_6,mul_mul_16s_8ns_24_4_0_U34_n_7,mul_mul_16s_8ns_24_4_0_U34_n_8,mul_mul_16s_8ns_24_4_0_U34_n_9,mul_mul_16s_8ns_24_4_0_U34_n_10,mul_mul_16s_8ns_24_4_0_U34_n_11,mul_mul_16s_8ns_24_4_0_U34_n_12,mul_mul_16s_8ns_24_4_0_U34_n_13,mul_mul_16s_8ns_24_4_0_U34_n_14,mul_mul_16s_8ns_24_4_0_U34_n_15,mul_mul_16s_8ns_24_4_0_U34_n_16,mul_mul_16s_8ns_24_4_0_U34_n_17,mul_mul_16s_8ns_24_4_0_U34_n_18,mul_mul_16s_8ns_24_4_0_U34_n_19,mul_mul_16s_8ns_24_4_0_U34_n_20,mul_mul_16s_8ns_24_4_0_U34_n_21,mul_mul_16s_8ns_24_4_0_U34_n_22,mul_mul_16s_8ns_24_4_0_U34_n_23,mul_mul_16s_8ns_24_4_0_U34_n_24,mul_mul_16s_8ns_24_4_0_U34_n_25,mul_mul_16s_8ns_24_4_0_U34_n_26,mul_mul_16s_8ns_24_4_0_U34_n_27}),
        .Q(p_read_18_reg_1121),
        .ap_clk(ap_clk),
        .p_reg_reg(ap_ce_reg_reg_rep__4_n_4),
        .p_reg_reg_0(p_Result_4_2_reg_1237));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_21 mac_muladd_16s_8ns_24s_25_4_0_U44
       (.D({mac_muladd_16s_8ns_24s_25_4_0_U44_n_4,mac_muladd_16s_8ns_24s_25_4_0_U44_n_5,mac_muladd_16s_8ns_24s_25_4_0_U44_n_6,mac_muladd_16s_8ns_24s_25_4_0_U44_n_7,mac_muladd_16s_8ns_24s_25_4_0_U44_n_8,mac_muladd_16s_8ns_24s_25_4_0_U44_n_9,mac_muladd_16s_8ns_24s_25_4_0_U44_n_10,mac_muladd_16s_8ns_24s_25_4_0_U44_n_11,mac_muladd_16s_8ns_24s_25_4_0_U44_n_12,mac_muladd_16s_8ns_24s_25_4_0_U44_n_13,mac_muladd_16s_8ns_24s_25_4_0_U44_n_14,mac_muladd_16s_8ns_24s_25_4_0_U44_n_15,mac_muladd_16s_8ns_24s_25_4_0_U44_n_16,mac_muladd_16s_8ns_24s_25_4_0_U44_n_17,mac_muladd_16s_8ns_24s_25_4_0_U44_n_18,mac_muladd_16s_8ns_24s_25_4_0_U44_n_19,mac_muladd_16s_8ns_24s_25_4_0_U44_n_20,mac_muladd_16s_8ns_24s_25_4_0_U44_n_21,mac_muladd_16s_8ns_24s_25_4_0_U44_n_22,mac_muladd_16s_8ns_24s_25_4_0_U44_n_23,mac_muladd_16s_8ns_24s_25_4_0_U44_n_24,mac_muladd_16s_8ns_24s_25_4_0_U44_n_25,mac_muladd_16s_8ns_24s_25_4_0_U44_n_26,mac_muladd_16s_8ns_24s_25_4_0_U44_n_27,mac_muladd_16s_8ns_24s_25_4_0_U44_n_28}),
        .P({mul_mul_16s_8ns_24_4_0_U35_n_4,mul_mul_16s_8ns_24_4_0_U35_n_5,mul_mul_16s_8ns_24_4_0_U35_n_6,mul_mul_16s_8ns_24_4_0_U35_n_7,mul_mul_16s_8ns_24_4_0_U35_n_8,mul_mul_16s_8ns_24_4_0_U35_n_9,mul_mul_16s_8ns_24_4_0_U35_n_10,mul_mul_16s_8ns_24_4_0_U35_n_11,mul_mul_16s_8ns_24_4_0_U35_n_12,mul_mul_16s_8ns_24_4_0_U35_n_13,mul_mul_16s_8ns_24_4_0_U35_n_14,mul_mul_16s_8ns_24_4_0_U35_n_15,mul_mul_16s_8ns_24_4_0_U35_n_16,mul_mul_16s_8ns_24_4_0_U35_n_17,mul_mul_16s_8ns_24_4_0_U35_n_18,mul_mul_16s_8ns_24_4_0_U35_n_19,mul_mul_16s_8ns_24_4_0_U35_n_20,mul_mul_16s_8ns_24_4_0_U35_n_21,mul_mul_16s_8ns_24_4_0_U35_n_22,mul_mul_16s_8ns_24_4_0_U35_n_23,mul_mul_16s_8ns_24_4_0_U35_n_24,mul_mul_16s_8ns_24_4_0_U35_n_25,mul_mul_16s_8ns_24_4_0_U35_n_26,mul_mul_16s_8ns_24_4_0_U35_n_27}),
        .Q(p_read_15_reg_1116),
        .ap_clk(ap_clk),
        .p_reg_reg(ap_ce_reg_reg_rep__2_n_4),
        .p_reg_reg_0(ap_ce_reg_reg_rep__3_n_4),
        .p_reg_reg_1(p_Result_4_2_1_reg_1252));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_22 mac_muladd_16s_8ns_24s_25_4_0_U45
       (.P({mac_muladd_16s_8ns_24s_25_4_0_U45_n_4,mac_muladd_16s_8ns_24s_25_4_0_U45_n_5,mac_muladd_16s_8ns_24s_25_4_0_U45_n_6,mac_muladd_16s_8ns_24s_25_4_0_U45_n_7,mac_muladd_16s_8ns_24s_25_4_0_U45_n_8,mac_muladd_16s_8ns_24s_25_4_0_U45_n_9,mac_muladd_16s_8ns_24s_25_4_0_U45_n_10,mac_muladd_16s_8ns_24s_25_4_0_U45_n_11,mac_muladd_16s_8ns_24s_25_4_0_U45_n_12,mac_muladd_16s_8ns_24s_25_4_0_U45_n_13,mac_muladd_16s_8ns_24s_25_4_0_U45_n_14,mac_muladd_16s_8ns_24s_25_4_0_U45_n_15,mac_muladd_16s_8ns_24s_25_4_0_U45_n_16,mac_muladd_16s_8ns_24s_25_4_0_U45_n_17,mac_muladd_16s_8ns_24s_25_4_0_U45_n_18,mac_muladd_16s_8ns_24s_25_4_0_U45_n_19,mac_muladd_16s_8ns_24s_25_4_0_U45_n_20,mac_muladd_16s_8ns_24s_25_4_0_U45_n_21,mac_muladd_16s_8ns_24s_25_4_0_U45_n_22,mac_muladd_16s_8ns_24s_25_4_0_U45_n_23,mac_muladd_16s_8ns_24s_25_4_0_U45_n_24,mac_muladd_16s_8ns_24s_25_4_0_U45_n_25,mac_muladd_16s_8ns_24s_25_4_0_U45_n_26,mac_muladd_16s_8ns_24s_25_4_0_U45_n_27,mac_muladd_16s_8ns_24s_25_4_0_U45_n_28}),
        .Q(p_read_11_reg_1101),
        .ap_clk(ap_clk),
        .p_reg_reg(ap_ce_reg_reg_rep__1_n_4),
        .p_reg_reg_0(p_Result_4_2_2_1_reg_1272),
        .p_reg_reg_1({mul_mul_16s_8ns_24_4_0_U36_n_4,mul_mul_16s_8ns_24_4_0_U36_n_5,mul_mul_16s_8ns_24_4_0_U36_n_6,mul_mul_16s_8ns_24_4_0_U36_n_7,mul_mul_16s_8ns_24_4_0_U36_n_8,mul_mul_16s_8ns_24_4_0_U36_n_9,mul_mul_16s_8ns_24_4_0_U36_n_10,mul_mul_16s_8ns_24_4_0_U36_n_11,mul_mul_16s_8ns_24_4_0_U36_n_12,mul_mul_16s_8ns_24_4_0_U36_n_13,mul_mul_16s_8ns_24_4_0_U36_n_14,mul_mul_16s_8ns_24_4_0_U36_n_15,mul_mul_16s_8ns_24_4_0_U36_n_16,mul_mul_16s_8ns_24_4_0_U36_n_17,mul_mul_16s_8ns_24_4_0_U36_n_18,mul_mul_16s_8ns_24_4_0_U36_n_19,mul_mul_16s_8ns_24_4_0_U36_n_20,mul_mul_16s_8ns_24_4_0_U36_n_21,mul_mul_16s_8ns_24_4_0_U36_n_22,mul_mul_16s_8ns_24_4_0_U36_n_23,mul_mul_16s_8ns_24_4_0_U36_n_24,mul_mul_16s_8ns_24_4_0_U36_n_25,mul_mul_16s_8ns_24_4_0_U36_n_26,mul_mul_16s_8ns_24_4_0_U36_n_27}));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0 mac_muladd_16s_8ns_25s_26_4_0_U46
       (.D({mac_muladd_16s_8ns_25s_26_4_0_U46_n_4,mac_muladd_16s_8ns_25s_26_4_0_U46_n_5,mac_muladd_16s_8ns_25s_26_4_0_U46_n_6,mac_muladd_16s_8ns_25s_26_4_0_U46_n_7,mac_muladd_16s_8ns_25s_26_4_0_U46_n_8,mac_muladd_16s_8ns_25s_26_4_0_U46_n_9,mac_muladd_16s_8ns_25s_26_4_0_U46_n_10,mac_muladd_16s_8ns_25s_26_4_0_U46_n_11,mac_muladd_16s_8ns_25s_26_4_0_U46_n_12,mac_muladd_16s_8ns_25s_26_4_0_U46_n_13,mac_muladd_16s_8ns_25s_26_4_0_U46_n_14,mac_muladd_16s_8ns_25s_26_4_0_U46_n_15,mac_muladd_16s_8ns_25s_26_4_0_U46_n_16,mac_muladd_16s_8ns_25s_26_4_0_U46_n_17,mac_muladd_16s_8ns_25s_26_4_0_U46_n_18,mac_muladd_16s_8ns_25s_26_4_0_U46_n_19,mac_muladd_16s_8ns_25s_26_4_0_U46_n_20,mac_muladd_16s_8ns_25s_26_4_0_U46_n_21,mac_muladd_16s_8ns_25s_26_4_0_U46_n_22,mac_muladd_16s_8ns_25s_26_4_0_U46_n_23,mac_muladd_16s_8ns_25s_26_4_0_U46_n_24,mac_muladd_16s_8ns_25s_26_4_0_U46_n_25,mac_muladd_16s_8ns_25s_26_4_0_U46_n_26,mac_muladd_16s_8ns_25s_26_4_0_U46_n_27,mac_muladd_16s_8ns_25s_26_4_0_U46_n_28,mac_muladd_16s_8ns_25s_26_4_0_U46_n_29}),
        .P({mac_muladd_16s_8ns_24s_25_4_0_U39_n_4,mac_muladd_16s_8ns_24s_25_4_0_U39_n_5,mac_muladd_16s_8ns_24s_25_4_0_U39_n_6,mac_muladd_16s_8ns_24s_25_4_0_U39_n_7,mac_muladd_16s_8ns_24s_25_4_0_U39_n_8,mac_muladd_16s_8ns_24s_25_4_0_U39_n_9,mac_muladd_16s_8ns_24s_25_4_0_U39_n_10,mac_muladd_16s_8ns_24s_25_4_0_U39_n_11,mac_muladd_16s_8ns_24s_25_4_0_U39_n_12,mac_muladd_16s_8ns_24s_25_4_0_U39_n_13,mac_muladd_16s_8ns_24s_25_4_0_U39_n_14,mac_muladd_16s_8ns_24s_25_4_0_U39_n_15,mac_muladd_16s_8ns_24s_25_4_0_U39_n_16,mac_muladd_16s_8ns_24s_25_4_0_U39_n_17,mac_muladd_16s_8ns_24s_25_4_0_U39_n_18,mac_muladd_16s_8ns_24s_25_4_0_U39_n_19,mac_muladd_16s_8ns_24s_25_4_0_U39_n_20,mac_muladd_16s_8ns_24s_25_4_0_U39_n_21,mac_muladd_16s_8ns_24s_25_4_0_U39_n_22,mac_muladd_16s_8ns_24s_25_4_0_U39_n_23,mac_muladd_16s_8ns_24s_25_4_0_U39_n_24,mac_muladd_16s_8ns_24s_25_4_0_U39_n_25,mac_muladd_16s_8ns_24s_25_4_0_U39_n_26,mac_muladd_16s_8ns_24s_25_4_0_U39_n_27,mac_muladd_16s_8ns_24s_25_4_0_U39_n_28}),
        .Q(p_read_13_reg_1106_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .p_reg_reg(ap_ce_reg_reg_rep__10_n_4),
        .p_reg_reg_0(ap_ce_reg_reg_rep__11_n_4),
        .p_reg_reg_1(trunc_ln674_5_reg_1165_pp0_iter1_reg));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_23 mac_muladd_16s_8ns_25s_26_4_0_U47
       (.D({mac_muladd_16s_8ns_25s_26_4_0_U47_n_4,mac_muladd_16s_8ns_25s_26_4_0_U47_n_5,mac_muladd_16s_8ns_25s_26_4_0_U47_n_6,mac_muladd_16s_8ns_25s_26_4_0_U47_n_7,mac_muladd_16s_8ns_25s_26_4_0_U47_n_8,mac_muladd_16s_8ns_25s_26_4_0_U47_n_9,mac_muladd_16s_8ns_25s_26_4_0_U47_n_10,mac_muladd_16s_8ns_25s_26_4_0_U47_n_11,mac_muladd_16s_8ns_25s_26_4_0_U47_n_12,mac_muladd_16s_8ns_25s_26_4_0_U47_n_13,mac_muladd_16s_8ns_25s_26_4_0_U47_n_14,mac_muladd_16s_8ns_25s_26_4_0_U47_n_15,mac_muladd_16s_8ns_25s_26_4_0_U47_n_16,mac_muladd_16s_8ns_25s_26_4_0_U47_n_17,mac_muladd_16s_8ns_25s_26_4_0_U47_n_18,mac_muladd_16s_8ns_25s_26_4_0_U47_n_19,mac_muladd_16s_8ns_25s_26_4_0_U47_n_20,mac_muladd_16s_8ns_25s_26_4_0_U47_n_21,mac_muladd_16s_8ns_25s_26_4_0_U47_n_22,mac_muladd_16s_8ns_25s_26_4_0_U47_n_23,mac_muladd_16s_8ns_25s_26_4_0_U47_n_24,mac_muladd_16s_8ns_25s_26_4_0_U47_n_25,mac_muladd_16s_8ns_25s_26_4_0_U47_n_26,mac_muladd_16s_8ns_25s_26_4_0_U47_n_27,mac_muladd_16s_8ns_25s_26_4_0_U47_n_28,mac_muladd_16s_8ns_25s_26_4_0_U47_n_29}),
        .P({mac_muladd_16s_8ns_24s_25_4_0_U42_n_4,mac_muladd_16s_8ns_24s_25_4_0_U42_n_5,mac_muladd_16s_8ns_24s_25_4_0_U42_n_6,mac_muladd_16s_8ns_24s_25_4_0_U42_n_7,mac_muladd_16s_8ns_24s_25_4_0_U42_n_8,mac_muladd_16s_8ns_24s_25_4_0_U42_n_9,mac_muladd_16s_8ns_24s_25_4_0_U42_n_10,mac_muladd_16s_8ns_24s_25_4_0_U42_n_11,mac_muladd_16s_8ns_24s_25_4_0_U42_n_12,mac_muladd_16s_8ns_24s_25_4_0_U42_n_13,mac_muladd_16s_8ns_24s_25_4_0_U42_n_14,mac_muladd_16s_8ns_24s_25_4_0_U42_n_15,mac_muladd_16s_8ns_24s_25_4_0_U42_n_16,mac_muladd_16s_8ns_24s_25_4_0_U42_n_17,mac_muladd_16s_8ns_24s_25_4_0_U42_n_18,mac_muladd_16s_8ns_24s_25_4_0_U42_n_19,mac_muladd_16s_8ns_24s_25_4_0_U42_n_20,mac_muladd_16s_8ns_24s_25_4_0_U42_n_21,mac_muladd_16s_8ns_24s_25_4_0_U42_n_22,mac_muladd_16s_8ns_24s_25_4_0_U42_n_23,mac_muladd_16s_8ns_24s_25_4_0_U42_n_24,mac_muladd_16s_8ns_24s_25_4_0_U42_n_25,mac_muladd_16s_8ns_24s_25_4_0_U42_n_26,mac_muladd_16s_8ns_24s_25_4_0_U42_n_27,mac_muladd_16s_8ns_24s_25_4_0_U42_n_28}),
        .Q(p_read_13_reg_1106_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .p_reg_reg(ap_ce_reg_reg_rep__5_n_4),
        .p_reg_reg_0(ap_ce_reg_reg_rep__6_n_4),
        .p_reg_reg_1(p_Result_4_1_1_2_reg_1217_pp0_iter1_reg));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_24 mac_muladd_16s_8ns_25s_26_4_0_U48
       (.D({mac_muladd_16s_8ns_25s_26_4_0_U48_n_4,mac_muladd_16s_8ns_25s_26_4_0_U48_n_5,mac_muladd_16s_8ns_25s_26_4_0_U48_n_6,mac_muladd_16s_8ns_25s_26_4_0_U48_n_7,mac_muladd_16s_8ns_25s_26_4_0_U48_n_8,mac_muladd_16s_8ns_25s_26_4_0_U48_n_9,mac_muladd_16s_8ns_25s_26_4_0_U48_n_10,mac_muladd_16s_8ns_25s_26_4_0_U48_n_11,mac_muladd_16s_8ns_25s_26_4_0_U48_n_12,mac_muladd_16s_8ns_25s_26_4_0_U48_n_13,mac_muladd_16s_8ns_25s_26_4_0_U48_n_14,mac_muladd_16s_8ns_25s_26_4_0_U48_n_15,mac_muladd_16s_8ns_25s_26_4_0_U48_n_16,mac_muladd_16s_8ns_25s_26_4_0_U48_n_17,mac_muladd_16s_8ns_25s_26_4_0_U48_n_18,mac_muladd_16s_8ns_25s_26_4_0_U48_n_19,mac_muladd_16s_8ns_25s_26_4_0_U48_n_20,mac_muladd_16s_8ns_25s_26_4_0_U48_n_21,mac_muladd_16s_8ns_25s_26_4_0_U48_n_22,mac_muladd_16s_8ns_25s_26_4_0_U48_n_23,mac_muladd_16s_8ns_25s_26_4_0_U48_n_24,mac_muladd_16s_8ns_25s_26_4_0_U48_n_25,mac_muladd_16s_8ns_25s_26_4_0_U48_n_26,mac_muladd_16s_8ns_25s_26_4_0_U48_n_27,mac_muladd_16s_8ns_25s_26_4_0_U48_n_28,mac_muladd_16s_8ns_25s_26_4_0_U48_n_29}),
        .P({mac_muladd_16s_8ns_24s_25_4_0_U45_n_4,mac_muladd_16s_8ns_24s_25_4_0_U45_n_5,mac_muladd_16s_8ns_24s_25_4_0_U45_n_6,mac_muladd_16s_8ns_24s_25_4_0_U45_n_7,mac_muladd_16s_8ns_24s_25_4_0_U45_n_8,mac_muladd_16s_8ns_24s_25_4_0_U45_n_9,mac_muladd_16s_8ns_24s_25_4_0_U45_n_10,mac_muladd_16s_8ns_24s_25_4_0_U45_n_11,mac_muladd_16s_8ns_24s_25_4_0_U45_n_12,mac_muladd_16s_8ns_24s_25_4_0_U45_n_13,mac_muladd_16s_8ns_24s_25_4_0_U45_n_14,mac_muladd_16s_8ns_24s_25_4_0_U45_n_15,mac_muladd_16s_8ns_24s_25_4_0_U45_n_16,mac_muladd_16s_8ns_24s_25_4_0_U45_n_17,mac_muladd_16s_8ns_24s_25_4_0_U45_n_18,mac_muladd_16s_8ns_24s_25_4_0_U45_n_19,mac_muladd_16s_8ns_24s_25_4_0_U45_n_20,mac_muladd_16s_8ns_24s_25_4_0_U45_n_21,mac_muladd_16s_8ns_24s_25_4_0_U45_n_22,mac_muladd_16s_8ns_24s_25_4_0_U45_n_23,mac_muladd_16s_8ns_24s_25_4_0_U45_n_24,mac_muladd_16s_8ns_24s_25_4_0_U45_n_25,mac_muladd_16s_8ns_24s_25_4_0_U45_n_26,mac_muladd_16s_8ns_24s_25_4_0_U45_n_27,mac_muladd_16s_8ns_24s_25_4_0_U45_n_28}),
        .Q(p_read_13_reg_1106_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .p_reg_reg(ap_ce_reg_reg_rep__0_n_4),
        .p_reg_reg_0(ap_ce_reg_reg_rep__1_n_4),
        .p_reg_reg_1(p_Result_4_2_1_2_reg_1262_pp0_iter1_reg));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0 mac_muladd_16s_8ns_26s_27_4_0_U49
       (.A(trunc_ln674_4_reg_1160_pp0_iter2_reg),
        .B(p_read_14_reg_1111_pp0_iter2_reg),
        .C({p_reg_reg_i_1_n_10,p_reg_reg_i_1_n_11,p_reg_reg_i_2_n_8,p_reg_reg_i_2_n_9,p_reg_reg_i_2_n_10,p_reg_reg_i_2_n_11,p_reg_reg_i_3_n_8,p_reg_reg_i_3_n_9,p_reg_reg_i_3_n_10,p_reg_reg_i_3_n_11,p_reg_reg_i_4_n_8,p_reg_reg_i_4_n_9,p_reg_reg_i_4_n_10,p_reg_reg_i_4_n_11,p_reg_reg_i_5_n_8,p_reg_reg_i_5_n_9,p_reg_reg_i_5_n_10,p_reg_reg_i_5_n_11,p_reg_reg_i_6_n_8,p_reg_reg_i_6_n_9,p_reg_reg_i_6_n_10,p_reg_reg_i_6_n_11,p_reg_reg_i_7_n_8,p_reg_reg_i_7_n_9,p_reg_reg_i_7_n_10,p_reg_reg_i_7_n_11}),
        .D({mac_muladd_16s_8ns_26s_27_4_0_U49_n_4,mac_muladd_16s_8ns_26s_27_4_0_U49_n_5,mac_muladd_16s_8ns_26s_27_4_0_U49_n_6,mac_muladd_16s_8ns_26s_27_4_0_U49_n_7,mac_muladd_16s_8ns_26s_27_4_0_U49_n_8,mac_muladd_16s_8ns_26s_27_4_0_U49_n_9,mac_muladd_16s_8ns_26s_27_4_0_U49_n_10,mac_muladd_16s_8ns_26s_27_4_0_U49_n_11,mac_muladd_16s_8ns_26s_27_4_0_U49_n_12,mac_muladd_16s_8ns_26s_27_4_0_U49_n_13,mac_muladd_16s_8ns_26s_27_4_0_U49_n_14,mac_muladd_16s_8ns_26s_27_4_0_U49_n_15,mac_muladd_16s_8ns_26s_27_4_0_U49_n_16,mac_muladd_16s_8ns_26s_27_4_0_U49_n_17,mac_muladd_16s_8ns_26s_27_4_0_U49_n_18,mac_muladd_16s_8ns_26s_27_4_0_U49_n_19,mac_muladd_16s_8ns_26s_27_4_0_U49_n_20,mac_muladd_16s_8ns_26s_27_4_0_U49_n_21,mac_muladd_16s_8ns_26s_27_4_0_U49_n_22,mac_muladd_16s_8ns_26s_27_4_0_U49_n_23,mac_muladd_16s_8ns_26s_27_4_0_U49_n_24,mac_muladd_16s_8ns_26s_27_4_0_U49_n_25,mac_muladd_16s_8ns_26s_27_4_0_U49_n_26,mac_muladd_16s_8ns_26s_27_4_0_U49_n_27,mac_muladd_16s_8ns_26s_27_4_0_U49_n_28,mac_muladd_16s_8ns_26s_27_4_0_U49_n_29,mac_muladd_16s_8ns_26s_27_4_0_U49_n_30}),
        .Q(add_ln69_1_reg_1487[24]),
        .S(mac_muladd_16s_8ns_26s_27_4_0_U49_n_31),
        .ap_clk(ap_clk),
        .p_reg_reg(ap_ce_reg_reg_rep__12_n_4),
        .p_reg_reg_0(ap_ce_reg_reg_rep__13_n_4),
        .p_reg_reg_1(add_ln69_reg_1482[24]));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_25 mac_muladd_16s_8ns_26s_27_4_0_U50
       (.A(p_Result_4_1_1_1_reg_1212_pp0_iter2_reg),
        .B(p_read_14_reg_1111_pp0_iter2_reg),
        .C({p_reg_reg_i_1__1_n_10,p_reg_reg_i_1__1_n_11,p_reg_reg_i_2__1_n_8,p_reg_reg_i_2__1_n_9,p_reg_reg_i_2__1_n_10,p_reg_reg_i_2__1_n_11,p_reg_reg_i_3__1_n_8,p_reg_reg_i_3__1_n_9,p_reg_reg_i_3__1_n_10,p_reg_reg_i_3__1_n_11,p_reg_reg_i_4__1_n_8,p_reg_reg_i_4__1_n_9,p_reg_reg_i_4__1_n_10,p_reg_reg_i_4__1_n_11,p_reg_reg_i_5__1_n_8,p_reg_reg_i_5__1_n_9,p_reg_reg_i_5__1_n_10,p_reg_reg_i_5__1_n_11,p_reg_reg_i_6__1_n_8,p_reg_reg_i_6__1_n_9,p_reg_reg_i_6__1_n_10,p_reg_reg_i_6__1_n_11,p_reg_reg_i_7__1_n_8,p_reg_reg_i_7__1_n_9,p_reg_reg_i_7__1_n_10,p_reg_reg_i_7__1_n_11}),
        .D({mac_muladd_16s_8ns_26s_27_4_0_U50_n_4,mac_muladd_16s_8ns_26s_27_4_0_U50_n_5,mac_muladd_16s_8ns_26s_27_4_0_U50_n_6,mac_muladd_16s_8ns_26s_27_4_0_U50_n_7,mac_muladd_16s_8ns_26s_27_4_0_U50_n_8,mac_muladd_16s_8ns_26s_27_4_0_U50_n_9,mac_muladd_16s_8ns_26s_27_4_0_U50_n_10,mac_muladd_16s_8ns_26s_27_4_0_U50_n_11,mac_muladd_16s_8ns_26s_27_4_0_U50_n_12,mac_muladd_16s_8ns_26s_27_4_0_U50_n_13,mac_muladd_16s_8ns_26s_27_4_0_U50_n_14,mac_muladd_16s_8ns_26s_27_4_0_U50_n_15,mac_muladd_16s_8ns_26s_27_4_0_U50_n_16,mac_muladd_16s_8ns_26s_27_4_0_U50_n_17,mac_muladd_16s_8ns_26s_27_4_0_U50_n_18,mac_muladd_16s_8ns_26s_27_4_0_U50_n_19,mac_muladd_16s_8ns_26s_27_4_0_U50_n_20,mac_muladd_16s_8ns_26s_27_4_0_U50_n_21,mac_muladd_16s_8ns_26s_27_4_0_U50_n_22,mac_muladd_16s_8ns_26s_27_4_0_U50_n_23,mac_muladd_16s_8ns_26s_27_4_0_U50_n_24,mac_muladd_16s_8ns_26s_27_4_0_U50_n_25,mac_muladd_16s_8ns_26s_27_4_0_U50_n_26,mac_muladd_16s_8ns_26s_27_4_0_U50_n_27,mac_muladd_16s_8ns_26s_27_4_0_U50_n_28,mac_muladd_16s_8ns_26s_27_4_0_U50_n_29,mac_muladd_16s_8ns_26s_27_4_0_U50_n_30}),
        .Q(add_ln69_9_reg_1502[24]),
        .S(mac_muladd_16s_8ns_26s_27_4_0_U50_n_31),
        .ap_clk(ap_clk),
        .p_reg_reg(ap_ce_reg_reg_rep__7_n_4),
        .p_reg_reg_0(add_ln69_8_reg_1497[24]));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_26 mac_muladd_16s_8ns_26s_27_4_0_U51
       (.A(p_Result_4_2_1_1_reg_1257_pp0_iter2_reg),
        .B(p_read_14_reg_1111_pp0_iter2_reg),
        .C({p_reg_reg_i_1__3_n_10,p_reg_reg_i_1__3_n_11,p_reg_reg_i_2__3_n_8,p_reg_reg_i_2__3_n_9,p_reg_reg_i_2__3_n_10,p_reg_reg_i_2__3_n_11,p_reg_reg_i_3__3_n_8,p_reg_reg_i_3__3_n_9,p_reg_reg_i_3__3_n_10,p_reg_reg_i_3__3_n_11,p_reg_reg_i_4__3_n_8,p_reg_reg_i_4__3_n_9,p_reg_reg_i_4__3_n_10,p_reg_reg_i_4__3_n_11,p_reg_reg_i_5__3_n_8,p_reg_reg_i_5__3_n_9,p_reg_reg_i_5__3_n_10,p_reg_reg_i_5__3_n_11,p_reg_reg_i_6__3_n_8,p_reg_reg_i_6__3_n_9,p_reg_reg_i_6__3_n_10,p_reg_reg_i_6__3_n_11,p_reg_reg_i_7__3_n_8,p_reg_reg_i_7__3_n_9,p_reg_reg_i_7__3_n_10,p_reg_reg_i_7__3_n_11}),
        .D({mac_muladd_16s_8ns_26s_27_4_0_U51_n_4,mac_muladd_16s_8ns_26s_27_4_0_U51_n_5,mac_muladd_16s_8ns_26s_27_4_0_U51_n_6,mac_muladd_16s_8ns_26s_27_4_0_U51_n_7,mac_muladd_16s_8ns_26s_27_4_0_U51_n_8,mac_muladd_16s_8ns_26s_27_4_0_U51_n_9,mac_muladd_16s_8ns_26s_27_4_0_U51_n_10,mac_muladd_16s_8ns_26s_27_4_0_U51_n_11,mac_muladd_16s_8ns_26s_27_4_0_U51_n_12,mac_muladd_16s_8ns_26s_27_4_0_U51_n_13,mac_muladd_16s_8ns_26s_27_4_0_U51_n_14,mac_muladd_16s_8ns_26s_27_4_0_U51_n_15,mac_muladd_16s_8ns_26s_27_4_0_U51_n_16,mac_muladd_16s_8ns_26s_27_4_0_U51_n_17,mac_muladd_16s_8ns_26s_27_4_0_U51_n_18,mac_muladd_16s_8ns_26s_27_4_0_U51_n_19,mac_muladd_16s_8ns_26s_27_4_0_U51_n_20,mac_muladd_16s_8ns_26s_27_4_0_U51_n_21,mac_muladd_16s_8ns_26s_27_4_0_U51_n_22,mac_muladd_16s_8ns_26s_27_4_0_U51_n_23,mac_muladd_16s_8ns_26s_27_4_0_U51_n_24,mac_muladd_16s_8ns_26s_27_4_0_U51_n_25,mac_muladd_16s_8ns_26s_27_4_0_U51_n_26,mac_muladd_16s_8ns_26s_27_4_0_U51_n_27,mac_muladd_16s_8ns_26s_27_4_0_U51_n_28,mac_muladd_16s_8ns_26s_27_4_0_U51_n_29,mac_muladd_16s_8ns_26s_27_4_0_U51_n_30}),
        .Q(add_ln69_17_reg_1517[24]),
        .S(mac_muladd_16s_8ns_26s_27_4_0_U51_n_31),
        .ap_clk(ap_clk),
        .p_reg_reg(ap_ce_reg_reg_rep__2_n_4),
        .p_reg_reg_0(add_ln69_16_reg_1512[24]));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0 mac_muladd_16s_8ns_27s_28_4_0_U52
       (.A(trunc_ln674_8_reg_1187_pp0_iter4_reg),
        .B(p_read_10_reg_1096_pp0_iter4_reg),
        .C(C),
        .D({mac_muladd_16s_8ns_27s_28_4_0_U52_n_4,mac_muladd_16s_8ns_27s_28_4_0_U52_n_5,mac_muladd_16s_8ns_27s_28_4_0_U52_n_6,mac_muladd_16s_8ns_27s_28_4_0_U52_n_7,mac_muladd_16s_8ns_27s_28_4_0_U52_n_8,mac_muladd_16s_8ns_27s_28_4_0_U52_n_9,mac_muladd_16s_8ns_27s_28_4_0_U52_n_10,mac_muladd_16s_8ns_27s_28_4_0_U52_n_11,mac_muladd_16s_8ns_27s_28_4_0_U52_n_12,mac_muladd_16s_8ns_27s_28_4_0_U52_n_13,mac_muladd_16s_8ns_27s_28_4_0_U52_n_14,mac_muladd_16s_8ns_27s_28_4_0_U52_n_15,mac_muladd_16s_8ns_27s_28_4_0_U52_n_16,mac_muladd_16s_8ns_27s_28_4_0_U52_n_17,mac_muladd_16s_8ns_27s_28_4_0_U52_n_18,mac_muladd_16s_8ns_27s_28_4_0_U52_n_19,mac_muladd_16s_8ns_27s_28_4_0_U52_n_20,mac_muladd_16s_8ns_27s_28_4_0_U52_n_21,mac_muladd_16s_8ns_27s_28_4_0_U52_n_22,mac_muladd_16s_8ns_27s_28_4_0_U52_n_23,mac_muladd_16s_8ns_27s_28_4_0_U52_n_24,mac_muladd_16s_8ns_27s_28_4_0_U52_n_25,mac_muladd_16s_8ns_27s_28_4_0_U52_n_26,mac_muladd_16s_8ns_27s_28_4_0_U52_n_27,mac_muladd_16s_8ns_27s_28_4_0_U52_n_28,mac_muladd_16s_8ns_27s_28_4_0_U52_n_29,mac_muladd_16s_8ns_27s_28_4_0_U52_n_30,mac_muladd_16s_8ns_27s_28_4_0_U52_n_31}),
        .Q(add_ln69_3_reg_1579[26:25]),
        .S({mac_muladd_16s_8ns_27s_28_4_0_U52_n_32,mac_muladd_16s_8ns_27s_28_4_0_U52_n_33}),
        .ap_clk(ap_clk),
        .p_reg_reg(ap_ce_reg_reg_rep__10_n_4),
        .p_reg_reg_0(add_ln69_5_reg_1532_pp0_iter7_reg[25]));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_27 mac_muladd_16s_8ns_27s_28_4_0_U53
       (.A(p_Result_4_1_2_2_reg_1232_pp0_iter4_reg),
        .B(p_read_10_reg_1096_pp0_iter4_reg),
        .C({p_reg_reg_i_1__2_n_9,p_reg_reg_i_1__2_n_10,p_reg_reg_i_1__2_n_11,p_reg_reg_i_2__2_n_8,p_reg_reg_i_2__2_n_9,p_reg_reg_i_2__2_n_10,p_reg_reg_i_2__2_n_11,p_reg_reg_i_3__2_n_8,p_reg_reg_i_3__2_n_9,p_reg_reg_i_3__2_n_10,p_reg_reg_i_3__2_n_11,p_reg_reg_i_4__2_n_8,p_reg_reg_i_4__2_n_9,p_reg_reg_i_4__2_n_10,p_reg_reg_i_4__2_n_11,p_reg_reg_i_5__2_n_8,p_reg_reg_i_5__2_n_9,p_reg_reg_i_5__2_n_10,p_reg_reg_i_5__2_n_11,p_reg_reg_i_6__2_n_8,p_reg_reg_i_6__2_n_9,p_reg_reg_i_6__2_n_10,p_reg_reg_i_6__2_n_11,p_reg_reg_i_7__2_n_8,p_reg_reg_i_7__2_n_9,p_reg_reg_i_7__2_n_10,p_reg_reg_i_7__2_n_11}),
        .D({mac_muladd_16s_8ns_27s_28_4_0_U53_n_4,mac_muladd_16s_8ns_27s_28_4_0_U53_n_5,mac_muladd_16s_8ns_27s_28_4_0_U53_n_6,mac_muladd_16s_8ns_27s_28_4_0_U53_n_7,mac_muladd_16s_8ns_27s_28_4_0_U53_n_8,mac_muladd_16s_8ns_27s_28_4_0_U53_n_9,mac_muladd_16s_8ns_27s_28_4_0_U53_n_10,mac_muladd_16s_8ns_27s_28_4_0_U53_n_11,mac_muladd_16s_8ns_27s_28_4_0_U53_n_12,mac_muladd_16s_8ns_27s_28_4_0_U53_n_13,mac_muladd_16s_8ns_27s_28_4_0_U53_n_14,mac_muladd_16s_8ns_27s_28_4_0_U53_n_15,mac_muladd_16s_8ns_27s_28_4_0_U53_n_16,mac_muladd_16s_8ns_27s_28_4_0_U53_n_17,mac_muladd_16s_8ns_27s_28_4_0_U53_n_18,mac_muladd_16s_8ns_27s_28_4_0_U53_n_19,mac_muladd_16s_8ns_27s_28_4_0_U53_n_20,mac_muladd_16s_8ns_27s_28_4_0_U53_n_21,mac_muladd_16s_8ns_27s_28_4_0_U53_n_22,mac_muladd_16s_8ns_27s_28_4_0_U53_n_23,mac_muladd_16s_8ns_27s_28_4_0_U53_n_24,mac_muladd_16s_8ns_27s_28_4_0_U53_n_25,mac_muladd_16s_8ns_27s_28_4_0_U53_n_26,mac_muladd_16s_8ns_27s_28_4_0_U53_n_27,mac_muladd_16s_8ns_27s_28_4_0_U53_n_28,mac_muladd_16s_8ns_27s_28_4_0_U53_n_29,mac_muladd_16s_8ns_27s_28_4_0_U53_n_30,mac_muladd_16s_8ns_27s_28_4_0_U53_n_31}),
        .Q(add_ln69_11_reg_1584[26:25]),
        .S({mac_muladd_16s_8ns_27s_28_4_0_U53_n_32,mac_muladd_16s_8ns_27s_28_4_0_U53_n_33}),
        .ap_clk(ap_clk),
        .p_reg_reg(ap_ce_reg_reg_rep__5_n_4),
        .p_reg_reg_0(add_ln69_13_reg_1554_pp0_iter7_reg[25]));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_28 mac_muladd_16s_8ns_27s_28_4_0_U54
       (.A(p_Result_4_2_2_2_reg_1277_pp0_iter4_reg),
        .B(p_read_10_reg_1096_pp0_iter4_reg),
        .C({p_reg_reg_i_1__4_n_9,p_reg_reg_i_1__4_n_10,p_reg_reg_i_1__4_n_11,p_reg_reg_i_2__4_n_8,p_reg_reg_i_2__4_n_9,p_reg_reg_i_2__4_n_10,p_reg_reg_i_2__4_n_11,p_reg_reg_i_3__4_n_8,p_reg_reg_i_3__4_n_9,p_reg_reg_i_3__4_n_10,p_reg_reg_i_3__4_n_11,p_reg_reg_i_4__4_n_8,p_reg_reg_i_4__4_n_9,p_reg_reg_i_4__4_n_10,p_reg_reg_i_4__4_n_11,p_reg_reg_i_5__4_n_8,p_reg_reg_i_5__4_n_9,p_reg_reg_i_5__4_n_10,p_reg_reg_i_5__4_n_11,p_reg_reg_i_6__4_n_8,p_reg_reg_i_6__4_n_9,p_reg_reg_i_6__4_n_10,p_reg_reg_i_6__4_n_11,p_reg_reg_i_7__4_n_8,p_reg_reg_i_7__4_n_9,p_reg_reg_i_7__4_n_10,p_reg_reg_i_7__4_n_11}),
        .D({mac_muladd_16s_8ns_27s_28_4_0_U54_n_4,mac_muladd_16s_8ns_27s_28_4_0_U54_n_5,mac_muladd_16s_8ns_27s_28_4_0_U54_n_6,mac_muladd_16s_8ns_27s_28_4_0_U54_n_7,mac_muladd_16s_8ns_27s_28_4_0_U54_n_8,mac_muladd_16s_8ns_27s_28_4_0_U54_n_9,mac_muladd_16s_8ns_27s_28_4_0_U54_n_10,mac_muladd_16s_8ns_27s_28_4_0_U54_n_11,mac_muladd_16s_8ns_27s_28_4_0_U54_n_12,mac_muladd_16s_8ns_27s_28_4_0_U54_n_13,mac_muladd_16s_8ns_27s_28_4_0_U54_n_14,mac_muladd_16s_8ns_27s_28_4_0_U54_n_15,mac_muladd_16s_8ns_27s_28_4_0_U54_n_16,mac_muladd_16s_8ns_27s_28_4_0_U54_n_17,mac_muladd_16s_8ns_27s_28_4_0_U54_n_18,mac_muladd_16s_8ns_27s_28_4_0_U54_n_19,mac_muladd_16s_8ns_27s_28_4_0_U54_n_20,mac_muladd_16s_8ns_27s_28_4_0_U54_n_21,mac_muladd_16s_8ns_27s_28_4_0_U54_n_22,mac_muladd_16s_8ns_27s_28_4_0_U54_n_23,mac_muladd_16s_8ns_27s_28_4_0_U54_n_24,mac_muladd_16s_8ns_27s_28_4_0_U54_n_25,mac_muladd_16s_8ns_27s_28_4_0_U54_n_26,mac_muladd_16s_8ns_27s_28_4_0_U54_n_27,mac_muladd_16s_8ns_27s_28_4_0_U54_n_28,mac_muladd_16s_8ns_27s_28_4_0_U54_n_29,mac_muladd_16s_8ns_27s_28_4_0_U54_n_30,mac_muladd_16s_8ns_27s_28_4_0_U54_n_31}),
        .Q(add_ln69_19_reg_1589[26:25]),
        .S({mac_muladd_16s_8ns_27s_28_4_0_U54_n_32,mac_muladd_16s_8ns_27s_28_4_0_U54_n_33}),
        .ap_clk(ap_clk),
        .p_reg_reg(ap_ce_reg_reg_rep__0_n_4),
        .p_reg_reg_0(add_ln69_21_reg_1569_pp0_iter7_reg[25]));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0 mul_mul_16s_8ns_24_4_0_U28
       (.P({mul_mul_16s_8ns_24_4_0_U28_n_4,mul_mul_16s_8ns_24_4_0_U28_n_5,mul_mul_16s_8ns_24_4_0_U28_n_6,mul_mul_16s_8ns_24_4_0_U28_n_7,mul_mul_16s_8ns_24_4_0_U28_n_8,mul_mul_16s_8ns_24_4_0_U28_n_9,mul_mul_16s_8ns_24_4_0_U28_n_10,mul_mul_16s_8ns_24_4_0_U28_n_11,mul_mul_16s_8ns_24_4_0_U28_n_12,mul_mul_16s_8ns_24_4_0_U28_n_13,mul_mul_16s_8ns_24_4_0_U28_n_14,mul_mul_16s_8ns_24_4_0_U28_n_15,mul_mul_16s_8ns_24_4_0_U28_n_16,mul_mul_16s_8ns_24_4_0_U28_n_17,mul_mul_16s_8ns_24_4_0_U28_n_18,mul_mul_16s_8ns_24_4_0_U28_n_19,mul_mul_16s_8ns_24_4_0_U28_n_20,mul_mul_16s_8ns_24_4_0_U28_n_21,mul_mul_16s_8ns_24_4_0_U28_n_22,mul_mul_16s_8ns_24_4_0_U28_n_23,mul_mul_16s_8ns_24_4_0_U28_n_24,mul_mul_16s_8ns_24_4_0_U28_n_25,mul_mul_16s_8ns_24_4_0_U28_n_26,mul_mul_16s_8ns_24_4_0_U28_n_27}),
        .Q(Q),
        .and_ln788_reg_1134_pp0_iter16_reg(and_ln788_reg_1134_pp0_iter16_reg),
        .\ap_CS_fsm_reg[3] (and_ln788_reg_1134_pp0_iter1_reg0),
        .ap_clk(ap_clk),
        .img_out_data_full_n(img_out_data_full_n),
        .p_reg_reg(ap_ce_reg_reg_rep__14_n_4),
        .p_reg_reg_0(ap_ce_reg_reg_rep__15_n_4),
        .p_reg_reg_1(p_reg_reg_1[7:0]),
        .p_reg_reg_2(p_reg_reg_2),
        .p_reg_reg_3(p_reg_reg),
        .p_reg_reg_4(p_reg_reg_0));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0_29 mul_mul_16s_8ns_24_4_0_U29
       (.P({mul_mul_16s_8ns_24_4_0_U29_n_4,mul_mul_16s_8ns_24_4_0_U29_n_5,mul_mul_16s_8ns_24_4_0_U29_n_6,mul_mul_16s_8ns_24_4_0_U29_n_7,mul_mul_16s_8ns_24_4_0_U29_n_8,mul_mul_16s_8ns_24_4_0_U29_n_9,mul_mul_16s_8ns_24_4_0_U29_n_10,mul_mul_16s_8ns_24_4_0_U29_n_11,mul_mul_16s_8ns_24_4_0_U29_n_12,mul_mul_16s_8ns_24_4_0_U29_n_13,mul_mul_16s_8ns_24_4_0_U29_n_14,mul_mul_16s_8ns_24_4_0_U29_n_15,mul_mul_16s_8ns_24_4_0_U29_n_16,mul_mul_16s_8ns_24_4_0_U29_n_17,mul_mul_16s_8ns_24_4_0_U29_n_18,mul_mul_16s_8ns_24_4_0_U29_n_19,mul_mul_16s_8ns_24_4_0_U29_n_20,mul_mul_16s_8ns_24_4_0_U29_n_21,mul_mul_16s_8ns_24_4_0_U29_n_22,mul_mul_16s_8ns_24_4_0_U29_n_23,mul_mul_16s_8ns_24_4_0_U29_n_24,mul_mul_16s_8ns_24_4_0_U29_n_25,mul_mul_16s_8ns_24_4_0_U29_n_26,mul_mul_16s_8ns_24_4_0_U29_n_27}),
        .ap_clk(ap_clk),
        .p_reg_reg(and_ln788_reg_1134_pp0_iter1_reg0),
        .p_reg_reg_0(ap_ce_reg_reg_rep__13_n_4),
        .p_reg_reg_1(ap_ce_reg_reg_rep__14_n_4),
        .p_reg_reg_2(p_reg_reg_3[7:0]),
        .p_reg_reg_3(p_reg_reg_4));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0_30 mul_mul_16s_8ns_24_4_0_U30
       (.ap_clk(ap_clk),
        .p_reg_reg({mul_mul_16s_8ns_24_4_0_U30_n_4,mul_mul_16s_8ns_24_4_0_U30_n_5,mul_mul_16s_8ns_24_4_0_U30_n_6,mul_mul_16s_8ns_24_4_0_U30_n_7,mul_mul_16s_8ns_24_4_0_U30_n_8,mul_mul_16s_8ns_24_4_0_U30_n_9,mul_mul_16s_8ns_24_4_0_U30_n_10,mul_mul_16s_8ns_24_4_0_U30_n_11,mul_mul_16s_8ns_24_4_0_U30_n_12,mul_mul_16s_8ns_24_4_0_U30_n_13,mul_mul_16s_8ns_24_4_0_U30_n_14,mul_mul_16s_8ns_24_4_0_U30_n_15,mul_mul_16s_8ns_24_4_0_U30_n_16,mul_mul_16s_8ns_24_4_0_U30_n_17,mul_mul_16s_8ns_24_4_0_U30_n_18,mul_mul_16s_8ns_24_4_0_U30_n_19,mul_mul_16s_8ns_24_4_0_U30_n_20,mul_mul_16s_8ns_24_4_0_U30_n_21,mul_mul_16s_8ns_24_4_0_U30_n_22,mul_mul_16s_8ns_24_4_0_U30_n_23,mul_mul_16s_8ns_24_4_0_U30_n_24,mul_mul_16s_8ns_24_4_0_U30_n_25,mul_mul_16s_8ns_24_4_0_U30_n_26,mul_mul_16s_8ns_24_4_0_U30_n_27}),
        .p_reg_reg_0(and_ln788_reg_1134_pp0_iter1_reg0),
        .p_reg_reg_1(ap_ce_reg_reg_rep__12_n_4),
        .p_reg_reg_2(p_reg_reg_5[7:0]),
        .p_reg_reg_3(p_reg_reg_6));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0_31 mul_mul_16s_8ns_24_4_0_U31
       (.P({mul_mul_16s_8ns_24_4_0_U31_n_4,mul_mul_16s_8ns_24_4_0_U31_n_5,mul_mul_16s_8ns_24_4_0_U31_n_6,mul_mul_16s_8ns_24_4_0_U31_n_7,mul_mul_16s_8ns_24_4_0_U31_n_8,mul_mul_16s_8ns_24_4_0_U31_n_9,mul_mul_16s_8ns_24_4_0_U31_n_10,mul_mul_16s_8ns_24_4_0_U31_n_11,mul_mul_16s_8ns_24_4_0_U31_n_12,mul_mul_16s_8ns_24_4_0_U31_n_13,mul_mul_16s_8ns_24_4_0_U31_n_14,mul_mul_16s_8ns_24_4_0_U31_n_15,mul_mul_16s_8ns_24_4_0_U31_n_16,mul_mul_16s_8ns_24_4_0_U31_n_17,mul_mul_16s_8ns_24_4_0_U31_n_18,mul_mul_16s_8ns_24_4_0_U31_n_19,mul_mul_16s_8ns_24_4_0_U31_n_20,mul_mul_16s_8ns_24_4_0_U31_n_21,mul_mul_16s_8ns_24_4_0_U31_n_22,mul_mul_16s_8ns_24_4_0_U31_n_23,mul_mul_16s_8ns_24_4_0_U31_n_24,mul_mul_16s_8ns_24_4_0_U31_n_25,mul_mul_16s_8ns_24_4_0_U31_n_26,mul_mul_16s_8ns_24_4_0_U31_n_27}),
        .ap_clk(ap_clk),
        .p_reg_reg(and_ln788_reg_1134_pp0_iter1_reg0),
        .p_reg_reg_0(ap_ce_reg_reg_rep__9_n_4),
        .p_reg_reg_1(ap_ce_reg_reg_rep__10_n_4),
        .p_reg_reg_2(p_reg_reg_1[15:8]),
        .p_reg_reg_3(p_reg_reg_2));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0_32 mul_mul_16s_8ns_24_4_0_U32
       (.P({mul_mul_16s_8ns_24_4_0_U32_n_4,mul_mul_16s_8ns_24_4_0_U32_n_5,mul_mul_16s_8ns_24_4_0_U32_n_6,mul_mul_16s_8ns_24_4_0_U32_n_7,mul_mul_16s_8ns_24_4_0_U32_n_8,mul_mul_16s_8ns_24_4_0_U32_n_9,mul_mul_16s_8ns_24_4_0_U32_n_10,mul_mul_16s_8ns_24_4_0_U32_n_11,mul_mul_16s_8ns_24_4_0_U32_n_12,mul_mul_16s_8ns_24_4_0_U32_n_13,mul_mul_16s_8ns_24_4_0_U32_n_14,mul_mul_16s_8ns_24_4_0_U32_n_15,mul_mul_16s_8ns_24_4_0_U32_n_16,mul_mul_16s_8ns_24_4_0_U32_n_17,mul_mul_16s_8ns_24_4_0_U32_n_18,mul_mul_16s_8ns_24_4_0_U32_n_19,mul_mul_16s_8ns_24_4_0_U32_n_20,mul_mul_16s_8ns_24_4_0_U32_n_21,mul_mul_16s_8ns_24_4_0_U32_n_22,mul_mul_16s_8ns_24_4_0_U32_n_23,mul_mul_16s_8ns_24_4_0_U32_n_24,mul_mul_16s_8ns_24_4_0_U32_n_25,mul_mul_16s_8ns_24_4_0_U32_n_26,mul_mul_16s_8ns_24_4_0_U32_n_27}),
        .ap_clk(ap_clk),
        .p_reg_reg(and_ln788_reg_1134_pp0_iter1_reg0),
        .p_reg_reg_0(ap_ce_reg_reg_rep__8_n_4),
        .p_reg_reg_1(ap_ce_reg_reg_rep__9_n_4),
        .p_reg_reg_2(p_reg_reg_3[15:8]),
        .p_reg_reg_3(p_reg_reg_4));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0_33 mul_mul_16s_8ns_24_4_0_U33
       (.ap_clk(ap_clk),
        .p_reg_reg({mul_mul_16s_8ns_24_4_0_U33_n_4,mul_mul_16s_8ns_24_4_0_U33_n_5,mul_mul_16s_8ns_24_4_0_U33_n_6,mul_mul_16s_8ns_24_4_0_U33_n_7,mul_mul_16s_8ns_24_4_0_U33_n_8,mul_mul_16s_8ns_24_4_0_U33_n_9,mul_mul_16s_8ns_24_4_0_U33_n_10,mul_mul_16s_8ns_24_4_0_U33_n_11,mul_mul_16s_8ns_24_4_0_U33_n_12,mul_mul_16s_8ns_24_4_0_U33_n_13,mul_mul_16s_8ns_24_4_0_U33_n_14,mul_mul_16s_8ns_24_4_0_U33_n_15,mul_mul_16s_8ns_24_4_0_U33_n_16,mul_mul_16s_8ns_24_4_0_U33_n_17,mul_mul_16s_8ns_24_4_0_U33_n_18,mul_mul_16s_8ns_24_4_0_U33_n_19,mul_mul_16s_8ns_24_4_0_U33_n_20,mul_mul_16s_8ns_24_4_0_U33_n_21,mul_mul_16s_8ns_24_4_0_U33_n_22,mul_mul_16s_8ns_24_4_0_U33_n_23,mul_mul_16s_8ns_24_4_0_U33_n_24,mul_mul_16s_8ns_24_4_0_U33_n_25,mul_mul_16s_8ns_24_4_0_U33_n_26,mul_mul_16s_8ns_24_4_0_U33_n_27}),
        .p_reg_reg_0(and_ln788_reg_1134_pp0_iter1_reg0),
        .p_reg_reg_1(ap_ce_reg_reg_rep__7_n_4),
        .p_reg_reg_2(p_reg_reg_5[15:8]),
        .p_reg_reg_3(p_reg_reg_6));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0_34 mul_mul_16s_8ns_24_4_0_U34
       (.P({mul_mul_16s_8ns_24_4_0_U34_n_4,mul_mul_16s_8ns_24_4_0_U34_n_5,mul_mul_16s_8ns_24_4_0_U34_n_6,mul_mul_16s_8ns_24_4_0_U34_n_7,mul_mul_16s_8ns_24_4_0_U34_n_8,mul_mul_16s_8ns_24_4_0_U34_n_9,mul_mul_16s_8ns_24_4_0_U34_n_10,mul_mul_16s_8ns_24_4_0_U34_n_11,mul_mul_16s_8ns_24_4_0_U34_n_12,mul_mul_16s_8ns_24_4_0_U34_n_13,mul_mul_16s_8ns_24_4_0_U34_n_14,mul_mul_16s_8ns_24_4_0_U34_n_15,mul_mul_16s_8ns_24_4_0_U34_n_16,mul_mul_16s_8ns_24_4_0_U34_n_17,mul_mul_16s_8ns_24_4_0_U34_n_18,mul_mul_16s_8ns_24_4_0_U34_n_19,mul_mul_16s_8ns_24_4_0_U34_n_20,mul_mul_16s_8ns_24_4_0_U34_n_21,mul_mul_16s_8ns_24_4_0_U34_n_22,mul_mul_16s_8ns_24_4_0_U34_n_23,mul_mul_16s_8ns_24_4_0_U34_n_24,mul_mul_16s_8ns_24_4_0_U34_n_25,mul_mul_16s_8ns_24_4_0_U34_n_26,mul_mul_16s_8ns_24_4_0_U34_n_27}),
        .ap_clk(ap_clk),
        .p_reg_reg(and_ln788_reg_1134_pp0_iter1_reg0),
        .p_reg_reg_0(ap_ce_reg_reg_rep__4_n_4),
        .p_reg_reg_1(ap_ce_reg_reg_rep__5_n_4),
        .p_reg_reg_2(p_reg_reg_1[23:16]),
        .p_reg_reg_3(p_reg_reg_2));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0_35 mul_mul_16s_8ns_24_4_0_U35
       (.P({mul_mul_16s_8ns_24_4_0_U35_n_4,mul_mul_16s_8ns_24_4_0_U35_n_5,mul_mul_16s_8ns_24_4_0_U35_n_6,mul_mul_16s_8ns_24_4_0_U35_n_7,mul_mul_16s_8ns_24_4_0_U35_n_8,mul_mul_16s_8ns_24_4_0_U35_n_9,mul_mul_16s_8ns_24_4_0_U35_n_10,mul_mul_16s_8ns_24_4_0_U35_n_11,mul_mul_16s_8ns_24_4_0_U35_n_12,mul_mul_16s_8ns_24_4_0_U35_n_13,mul_mul_16s_8ns_24_4_0_U35_n_14,mul_mul_16s_8ns_24_4_0_U35_n_15,mul_mul_16s_8ns_24_4_0_U35_n_16,mul_mul_16s_8ns_24_4_0_U35_n_17,mul_mul_16s_8ns_24_4_0_U35_n_18,mul_mul_16s_8ns_24_4_0_U35_n_19,mul_mul_16s_8ns_24_4_0_U35_n_20,mul_mul_16s_8ns_24_4_0_U35_n_21,mul_mul_16s_8ns_24_4_0_U35_n_22,mul_mul_16s_8ns_24_4_0_U35_n_23,mul_mul_16s_8ns_24_4_0_U35_n_24,mul_mul_16s_8ns_24_4_0_U35_n_25,mul_mul_16s_8ns_24_4_0_U35_n_26,mul_mul_16s_8ns_24_4_0_U35_n_27}),
        .ap_clk(ap_clk),
        .p_reg_reg(and_ln788_reg_1134_pp0_iter1_reg0),
        .p_reg_reg_0(ap_ce_reg_reg_rep__3_n_4),
        .p_reg_reg_1(p_reg_reg_3[23:16]),
        .p_reg_reg_2(p_reg_reg_4));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_mul_mul_16s_8ns_24_4_0_36 mul_mul_16s_8ns_24_4_0_U36
       (.ap_clk(ap_clk),
        .p_reg_reg({mul_mul_16s_8ns_24_4_0_U36_n_4,mul_mul_16s_8ns_24_4_0_U36_n_5,mul_mul_16s_8ns_24_4_0_U36_n_6,mul_mul_16s_8ns_24_4_0_U36_n_7,mul_mul_16s_8ns_24_4_0_U36_n_8,mul_mul_16s_8ns_24_4_0_U36_n_9,mul_mul_16s_8ns_24_4_0_U36_n_10,mul_mul_16s_8ns_24_4_0_U36_n_11,mul_mul_16s_8ns_24_4_0_U36_n_12,mul_mul_16s_8ns_24_4_0_U36_n_13,mul_mul_16s_8ns_24_4_0_U36_n_14,mul_mul_16s_8ns_24_4_0_U36_n_15,mul_mul_16s_8ns_24_4_0_U36_n_16,mul_mul_16s_8ns_24_4_0_U36_n_17,mul_mul_16s_8ns_24_4_0_U36_n_18,mul_mul_16s_8ns_24_4_0_U36_n_19,mul_mul_16s_8ns_24_4_0_U36_n_20,mul_mul_16s_8ns_24_4_0_U36_n_21,mul_mul_16s_8ns_24_4_0_U36_n_22,mul_mul_16s_8ns_24_4_0_U36_n_23,mul_mul_16s_8ns_24_4_0_U36_n_24,mul_mul_16s_8ns_24_4_0_U36_n_25,mul_mul_16s_8ns_24_4_0_U36_n_26,mul_mul_16s_8ns_24_4_0_U36_n_27}),
        .p_reg_reg_0(and_ln788_reg_1134_pp0_iter1_reg0),
        .p_reg_reg_1(ap_ce_reg_reg_rep__1_n_4),
        .p_reg_reg_2(ap_ce_reg_reg_rep__2_n_4),
        .p_reg_reg_3(p_reg_reg_5[23:16]),
        .p_reg_reg_4(p_reg_reg_6));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read4_int_reg_reg_n_4_[8] ),
        .Q(\p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[0]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[1]_srl2 " *) 
  SRL16E \p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read4_int_reg_reg_n_4_[9] ),
        .Q(\p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[1]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[2]_srl2 " *) 
  SRL16E \p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read4_int_reg_reg_n_4_[10] ),
        .Q(\p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[2]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[3]_srl2 " *) 
  SRL16E \p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read4_int_reg_reg_n_4_[11] ),
        .Q(\p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[3]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[4]_srl2 " *) 
  SRL16E \p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read4_int_reg_reg_n_4_[12] ),
        .Q(\p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[4]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[5]_srl2 " *) 
  SRL16E \p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read4_int_reg_reg_n_4_[13] ),
        .Q(\p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[5]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[6]_srl2 " *) 
  SRL16E \p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read4_int_reg_reg_n_4_[14] ),
        .Q(\p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[6]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[7]_srl2 " *) 
  SRL16E \p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read4_int_reg_reg_n_4_[15] ),
        .Q(\p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[7]_srl2_n_4 ));
  FDRE \p_Result_4_1_1_1_reg_1212_pp0_iter2_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[0]_srl2_n_4 ),
        .Q(p_Result_4_1_1_1_reg_1212_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \p_Result_4_1_1_1_reg_1212_pp0_iter2_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[1]_srl2_n_4 ),
        .Q(p_Result_4_1_1_1_reg_1212_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \p_Result_4_1_1_1_reg_1212_pp0_iter2_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[2]_srl2_n_4 ),
        .Q(p_Result_4_1_1_1_reg_1212_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \p_Result_4_1_1_1_reg_1212_pp0_iter2_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[3]_srl2_n_4 ),
        .Q(p_Result_4_1_1_1_reg_1212_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \p_Result_4_1_1_1_reg_1212_pp0_iter2_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[4]_srl2_n_4 ),
        .Q(p_Result_4_1_1_1_reg_1212_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \p_Result_4_1_1_1_reg_1212_pp0_iter2_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[5]_srl2_n_4 ),
        .Q(p_Result_4_1_1_1_reg_1212_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \p_Result_4_1_1_1_reg_1212_pp0_iter2_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[6]_srl2_n_4 ),
        .Q(p_Result_4_1_1_1_reg_1212_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \p_Result_4_1_1_1_reg_1212_pp0_iter2_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_Result_4_1_1_1_reg_1212_pp0_iter1_reg_reg[7]_srl2_n_4 ),
        .Q(p_Result_4_1_1_1_reg_1212_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \p_Result_4_1_1_2_reg_1217_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Result_4_1_1_2_reg_1217[0]),
        .Q(p_Result_4_1_1_2_reg_1217_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \p_Result_4_1_1_2_reg_1217_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Result_4_1_1_2_reg_1217[1]),
        .Q(p_Result_4_1_1_2_reg_1217_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \p_Result_4_1_1_2_reg_1217_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Result_4_1_1_2_reg_1217[2]),
        .Q(p_Result_4_1_1_2_reg_1217_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \p_Result_4_1_1_2_reg_1217_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Result_4_1_1_2_reg_1217[3]),
        .Q(p_Result_4_1_1_2_reg_1217_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \p_Result_4_1_1_2_reg_1217_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Result_4_1_1_2_reg_1217[4]),
        .Q(p_Result_4_1_1_2_reg_1217_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \p_Result_4_1_1_2_reg_1217_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Result_4_1_1_2_reg_1217[5]),
        .Q(p_Result_4_1_1_2_reg_1217_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \p_Result_4_1_1_2_reg_1217_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Result_4_1_1_2_reg_1217[6]),
        .Q(p_Result_4_1_1_2_reg_1217_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \p_Result_4_1_1_2_reg_1217_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Result_4_1_1_2_reg_1217[7]),
        .Q(p_Result_4_1_1_2_reg_1217_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \p_Result_4_1_1_2_reg_1217_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read3_int_reg_reg_n_4_[8] ),
        .Q(p_Result_4_1_1_2_reg_1217[0]),
        .R(1'b0));
  FDRE \p_Result_4_1_1_2_reg_1217_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read3_int_reg_reg_n_4_[9] ),
        .Q(p_Result_4_1_1_2_reg_1217[1]),
        .R(1'b0));
  FDRE \p_Result_4_1_1_2_reg_1217_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read3_int_reg_reg_n_4_[10] ),
        .Q(p_Result_4_1_1_2_reg_1217[2]),
        .R(1'b0));
  FDRE \p_Result_4_1_1_2_reg_1217_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read3_int_reg_reg_n_4_[11] ),
        .Q(p_Result_4_1_1_2_reg_1217[3]),
        .R(1'b0));
  FDRE \p_Result_4_1_1_2_reg_1217_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read3_int_reg_reg_n_4_[12] ),
        .Q(p_Result_4_1_1_2_reg_1217[4]),
        .R(1'b0));
  FDRE \p_Result_4_1_1_2_reg_1217_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read3_int_reg_reg_n_4_[13] ),
        .Q(p_Result_4_1_1_2_reg_1217[5]),
        .R(1'b0));
  FDRE \p_Result_4_1_1_2_reg_1217_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read3_int_reg_reg_n_4_[14] ),
        .Q(p_Result_4_1_1_2_reg_1217[6]),
        .R(1'b0));
  FDRE \p_Result_4_1_1_2_reg_1217_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read3_int_reg_reg_n_4_[15] ),
        .Q(p_Result_4_1_1_2_reg_1217[7]),
        .R(1'b0));
  FDRE \p_Result_4_1_1_reg_1207_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read5_int_reg_reg_n_4_[8] ),
        .Q(p_Result_4_1_1_reg_1207[0]),
        .R(1'b0));
  FDRE \p_Result_4_1_1_reg_1207_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read5_int_reg_reg_n_4_[9] ),
        .Q(p_Result_4_1_1_reg_1207[1]),
        .R(1'b0));
  FDRE \p_Result_4_1_1_reg_1207_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read5_int_reg_reg_n_4_[10] ),
        .Q(p_Result_4_1_1_reg_1207[2]),
        .R(1'b0));
  FDRE \p_Result_4_1_1_reg_1207_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read5_int_reg_reg_n_4_[11] ),
        .Q(p_Result_4_1_1_reg_1207[3]),
        .R(1'b0));
  FDRE \p_Result_4_1_1_reg_1207_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read5_int_reg_reg_n_4_[12] ),
        .Q(p_Result_4_1_1_reg_1207[4]),
        .R(1'b0));
  FDRE \p_Result_4_1_1_reg_1207_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read5_int_reg_reg_n_4_[13] ),
        .Q(p_Result_4_1_1_reg_1207[5]),
        .R(1'b0));
  FDRE \p_Result_4_1_1_reg_1207_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read5_int_reg_reg_n_4_[14] ),
        .Q(p_Result_4_1_1_reg_1207[6]),
        .R(1'b0));
  FDRE \p_Result_4_1_1_reg_1207_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read5_int_reg_reg_n_4_[15] ),
        .Q(p_Result_4_1_1_reg_1207[7]),
        .R(1'b0));
  FDRE \p_Result_4_1_2_1_reg_1227_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read1_int_reg_reg_n_4_[8] ),
        .Q(p_Result_4_1_2_1_reg_1227[0]),
        .R(1'b0));
  FDRE \p_Result_4_1_2_1_reg_1227_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read1_int_reg_reg_n_4_[9] ),
        .Q(p_Result_4_1_2_1_reg_1227[1]),
        .R(1'b0));
  FDRE \p_Result_4_1_2_1_reg_1227_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read1_int_reg_reg_n_4_[10] ),
        .Q(p_Result_4_1_2_1_reg_1227[2]),
        .R(1'b0));
  FDRE \p_Result_4_1_2_1_reg_1227_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read1_int_reg_reg_n_4_[11] ),
        .Q(p_Result_4_1_2_1_reg_1227[3]),
        .R(1'b0));
  FDRE \p_Result_4_1_2_1_reg_1227_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read1_int_reg_reg_n_4_[12] ),
        .Q(p_Result_4_1_2_1_reg_1227[4]),
        .R(1'b0));
  FDRE \p_Result_4_1_2_1_reg_1227_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read1_int_reg_reg_n_4_[13] ),
        .Q(p_Result_4_1_2_1_reg_1227[5]),
        .R(1'b0));
  FDRE \p_Result_4_1_2_1_reg_1227_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read1_int_reg_reg_n_4_[14] ),
        .Q(p_Result_4_1_2_1_reg_1227[6]),
        .R(1'b0));
  FDRE \p_Result_4_1_2_1_reg_1227_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read1_int_reg_reg_n_4_[15] ),
        .Q(p_Result_4_1_2_1_reg_1227[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[0]_srl4 " *) 
  SRL16E \p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read_int_reg_reg_n_4_[8] ),
        .Q(\p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[0]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[1]_srl4 " *) 
  SRL16E \p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read_int_reg_reg_n_4_[9] ),
        .Q(\p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[1]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[2]_srl4 " *) 
  SRL16E \p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read_int_reg_reg_n_4_[10] ),
        .Q(\p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[2]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[3]_srl4 " *) 
  SRL16E \p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read_int_reg_reg_n_4_[11] ),
        .Q(\p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[3]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[4]_srl4 " *) 
  SRL16E \p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read_int_reg_reg_n_4_[12] ),
        .Q(\p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[4]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[5]_srl4 " *) 
  SRL16E \p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read_int_reg_reg_n_4_[13] ),
        .Q(\p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[5]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[6]_srl4 " *) 
  SRL16E \p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read_int_reg_reg_n_4_[14] ),
        .Q(\p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[6]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[7]_srl4 " *) 
  SRL16E \p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read_int_reg_reg_n_4_[15] ),
        .Q(\p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[7]_srl4_n_4 ));
  FDRE \p_Result_4_1_2_2_reg_1232_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[0]_srl4_n_4 ),
        .Q(p_Result_4_1_2_2_reg_1232_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \p_Result_4_1_2_2_reg_1232_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[1]_srl4_n_4 ),
        .Q(p_Result_4_1_2_2_reg_1232_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \p_Result_4_1_2_2_reg_1232_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[2]_srl4_n_4 ),
        .Q(p_Result_4_1_2_2_reg_1232_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \p_Result_4_1_2_2_reg_1232_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[3]_srl4_n_4 ),
        .Q(p_Result_4_1_2_2_reg_1232_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \p_Result_4_1_2_2_reg_1232_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[4]_srl4_n_4 ),
        .Q(p_Result_4_1_2_2_reg_1232_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \p_Result_4_1_2_2_reg_1232_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[5]_srl4_n_4 ),
        .Q(p_Result_4_1_2_2_reg_1232_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \p_Result_4_1_2_2_reg_1232_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[6]_srl4_n_4 ),
        .Q(p_Result_4_1_2_2_reg_1232_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \p_Result_4_1_2_2_reg_1232_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_Result_4_1_2_2_reg_1232_pp0_iter3_reg_reg[7]_srl4_n_4 ),
        .Q(p_Result_4_1_2_2_reg_1232_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \p_Result_4_1_reg_1192_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read8_int_reg_reg_n_4_[8] ),
        .Q(p_Result_4_1_reg_1192[0]),
        .R(1'b0));
  FDRE \p_Result_4_1_reg_1192_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read8_int_reg_reg_n_4_[9] ),
        .Q(p_Result_4_1_reg_1192[1]),
        .R(1'b0));
  FDRE \p_Result_4_1_reg_1192_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read8_int_reg_reg_n_4_[10] ),
        .Q(p_Result_4_1_reg_1192[2]),
        .R(1'b0));
  FDRE \p_Result_4_1_reg_1192_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read8_int_reg_reg_n_4_[11] ),
        .Q(p_Result_4_1_reg_1192[3]),
        .R(1'b0));
  FDRE \p_Result_4_1_reg_1192_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read8_int_reg_reg_n_4_[12] ),
        .Q(p_Result_4_1_reg_1192[4]),
        .R(1'b0));
  FDRE \p_Result_4_1_reg_1192_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read8_int_reg_reg_n_4_[13] ),
        .Q(p_Result_4_1_reg_1192[5]),
        .R(1'b0));
  FDRE \p_Result_4_1_reg_1192_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read8_int_reg_reg_n_4_[14] ),
        .Q(p_Result_4_1_reg_1192[6]),
        .R(1'b0));
  FDRE \p_Result_4_1_reg_1192_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read8_int_reg_reg_n_4_[15] ),
        .Q(p_Result_4_1_reg_1192[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read4_int_reg_reg_n_4_[16] ),
        .Q(\p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[0]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[1]_srl2 " *) 
  SRL16E \p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read4_int_reg_reg_n_4_[17] ),
        .Q(\p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[1]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[2]_srl2 " *) 
  SRL16E \p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read4_int_reg_reg_n_4_[18] ),
        .Q(\p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[2]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[3]_srl2 " *) 
  SRL16E \p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read4_int_reg_reg_n_4_[19] ),
        .Q(\p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[3]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[4]_srl2 " *) 
  SRL16E \p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read4_int_reg_reg_n_4_[20] ),
        .Q(\p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[4]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[5]_srl2 " *) 
  SRL16E \p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read4_int_reg_reg_n_4_[21] ),
        .Q(\p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[5]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[6]_srl2 " *) 
  SRL16E \p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read4_int_reg_reg_n_4_[22] ),
        .Q(\p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[6]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[7]_srl2 " *) 
  SRL16E \p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read4_int_reg_reg_n_4_[23] ),
        .Q(\p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[7]_srl2_n_4 ));
  FDRE \p_Result_4_2_1_1_reg_1257_pp0_iter2_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[0]_srl2_n_4 ),
        .Q(p_Result_4_2_1_1_reg_1257_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \p_Result_4_2_1_1_reg_1257_pp0_iter2_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[1]_srl2_n_4 ),
        .Q(p_Result_4_2_1_1_reg_1257_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \p_Result_4_2_1_1_reg_1257_pp0_iter2_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[2]_srl2_n_4 ),
        .Q(p_Result_4_2_1_1_reg_1257_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \p_Result_4_2_1_1_reg_1257_pp0_iter2_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[3]_srl2_n_4 ),
        .Q(p_Result_4_2_1_1_reg_1257_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \p_Result_4_2_1_1_reg_1257_pp0_iter2_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[4]_srl2_n_4 ),
        .Q(p_Result_4_2_1_1_reg_1257_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \p_Result_4_2_1_1_reg_1257_pp0_iter2_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[5]_srl2_n_4 ),
        .Q(p_Result_4_2_1_1_reg_1257_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \p_Result_4_2_1_1_reg_1257_pp0_iter2_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[6]_srl2_n_4 ),
        .Q(p_Result_4_2_1_1_reg_1257_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \p_Result_4_2_1_1_reg_1257_pp0_iter2_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_Result_4_2_1_1_reg_1257_pp0_iter1_reg_reg[7]_srl2_n_4 ),
        .Q(p_Result_4_2_1_1_reg_1257_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \p_Result_4_2_1_2_reg_1262_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Result_4_2_1_2_reg_1262[0]),
        .Q(p_Result_4_2_1_2_reg_1262_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \p_Result_4_2_1_2_reg_1262_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Result_4_2_1_2_reg_1262[1]),
        .Q(p_Result_4_2_1_2_reg_1262_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \p_Result_4_2_1_2_reg_1262_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Result_4_2_1_2_reg_1262[2]),
        .Q(p_Result_4_2_1_2_reg_1262_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \p_Result_4_2_1_2_reg_1262_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Result_4_2_1_2_reg_1262[3]),
        .Q(p_Result_4_2_1_2_reg_1262_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \p_Result_4_2_1_2_reg_1262_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Result_4_2_1_2_reg_1262[4]),
        .Q(p_Result_4_2_1_2_reg_1262_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \p_Result_4_2_1_2_reg_1262_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Result_4_2_1_2_reg_1262[5]),
        .Q(p_Result_4_2_1_2_reg_1262_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \p_Result_4_2_1_2_reg_1262_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Result_4_2_1_2_reg_1262[6]),
        .Q(p_Result_4_2_1_2_reg_1262_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \p_Result_4_2_1_2_reg_1262_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_Result_4_2_1_2_reg_1262[7]),
        .Q(p_Result_4_2_1_2_reg_1262_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \p_Result_4_2_1_2_reg_1262_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read3_int_reg_reg_n_4_[16] ),
        .Q(p_Result_4_2_1_2_reg_1262[0]),
        .R(1'b0));
  FDRE \p_Result_4_2_1_2_reg_1262_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read3_int_reg_reg_n_4_[17] ),
        .Q(p_Result_4_2_1_2_reg_1262[1]),
        .R(1'b0));
  FDRE \p_Result_4_2_1_2_reg_1262_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read3_int_reg_reg_n_4_[18] ),
        .Q(p_Result_4_2_1_2_reg_1262[2]),
        .R(1'b0));
  FDRE \p_Result_4_2_1_2_reg_1262_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read3_int_reg_reg_n_4_[19] ),
        .Q(p_Result_4_2_1_2_reg_1262[3]),
        .R(1'b0));
  FDRE \p_Result_4_2_1_2_reg_1262_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read3_int_reg_reg_n_4_[20] ),
        .Q(p_Result_4_2_1_2_reg_1262[4]),
        .R(1'b0));
  FDRE \p_Result_4_2_1_2_reg_1262_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read3_int_reg_reg_n_4_[21] ),
        .Q(p_Result_4_2_1_2_reg_1262[5]),
        .R(1'b0));
  FDRE \p_Result_4_2_1_2_reg_1262_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read3_int_reg_reg_n_4_[22] ),
        .Q(p_Result_4_2_1_2_reg_1262[6]),
        .R(1'b0));
  FDRE \p_Result_4_2_1_2_reg_1262_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read3_int_reg_reg_n_4_[23] ),
        .Q(p_Result_4_2_1_2_reg_1262[7]),
        .R(1'b0));
  FDRE \p_Result_4_2_1_reg_1252_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read5_int_reg_reg_n_4_[16] ),
        .Q(p_Result_4_2_1_reg_1252[0]),
        .R(1'b0));
  FDRE \p_Result_4_2_1_reg_1252_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read5_int_reg_reg_n_4_[17] ),
        .Q(p_Result_4_2_1_reg_1252[1]),
        .R(1'b0));
  FDRE \p_Result_4_2_1_reg_1252_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read5_int_reg_reg_n_4_[18] ),
        .Q(p_Result_4_2_1_reg_1252[2]),
        .R(1'b0));
  FDRE \p_Result_4_2_1_reg_1252_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read5_int_reg_reg_n_4_[19] ),
        .Q(p_Result_4_2_1_reg_1252[3]),
        .R(1'b0));
  FDRE \p_Result_4_2_1_reg_1252_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read5_int_reg_reg_n_4_[20] ),
        .Q(p_Result_4_2_1_reg_1252[4]),
        .R(1'b0));
  FDRE \p_Result_4_2_1_reg_1252_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read5_int_reg_reg_n_4_[21] ),
        .Q(p_Result_4_2_1_reg_1252[5]),
        .R(1'b0));
  FDRE \p_Result_4_2_1_reg_1252_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read5_int_reg_reg_n_4_[22] ),
        .Q(p_Result_4_2_1_reg_1252[6]),
        .R(1'b0));
  FDRE \p_Result_4_2_1_reg_1252_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read5_int_reg_reg_n_4_[23] ),
        .Q(p_Result_4_2_1_reg_1252[7]),
        .R(1'b0));
  FDRE \p_Result_4_2_2_1_reg_1272_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read1_int_reg_reg_n_4_[16] ),
        .Q(p_Result_4_2_2_1_reg_1272[0]),
        .R(1'b0));
  FDRE \p_Result_4_2_2_1_reg_1272_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read1_int_reg_reg_n_4_[17] ),
        .Q(p_Result_4_2_2_1_reg_1272[1]),
        .R(1'b0));
  FDRE \p_Result_4_2_2_1_reg_1272_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read1_int_reg_reg_n_4_[18] ),
        .Q(p_Result_4_2_2_1_reg_1272[2]),
        .R(1'b0));
  FDRE \p_Result_4_2_2_1_reg_1272_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read1_int_reg_reg_n_4_[19] ),
        .Q(p_Result_4_2_2_1_reg_1272[3]),
        .R(1'b0));
  FDRE \p_Result_4_2_2_1_reg_1272_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read1_int_reg_reg_n_4_[20] ),
        .Q(p_Result_4_2_2_1_reg_1272[4]),
        .R(1'b0));
  FDRE \p_Result_4_2_2_1_reg_1272_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read1_int_reg_reg_n_4_[21] ),
        .Q(p_Result_4_2_2_1_reg_1272[5]),
        .R(1'b0));
  FDRE \p_Result_4_2_2_1_reg_1272_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read1_int_reg_reg_n_4_[22] ),
        .Q(p_Result_4_2_2_1_reg_1272[6]),
        .R(1'b0));
  FDRE \p_Result_4_2_2_1_reg_1272_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read1_int_reg_reg_n_4_[23] ),
        .Q(p_Result_4_2_2_1_reg_1272[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[0]_srl4 " *) 
  SRL16E \p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read_int_reg_reg_n_4_[16] ),
        .Q(\p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[0]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[1]_srl4 " *) 
  SRL16E \p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read_int_reg_reg_n_4_[17] ),
        .Q(\p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[1]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[2]_srl4 " *) 
  SRL16E \p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read_int_reg_reg_n_4_[18] ),
        .Q(\p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[2]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[3]_srl4 " *) 
  SRL16E \p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read_int_reg_reg_n_4_[19] ),
        .Q(\p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[3]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[4]_srl4 " *) 
  SRL16E \p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read_int_reg_reg_n_4_[20] ),
        .Q(\p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[4]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[5]_srl4 " *) 
  SRL16E \p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read_int_reg_reg_n_4_[21] ),
        .Q(\p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[5]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[6]_srl4 " *) 
  SRL16E \p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read_int_reg_reg_n_4_[22] ),
        .Q(\p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[6]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[7]_srl4 " *) 
  SRL16E \p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read_int_reg_reg_n_4_[23] ),
        .Q(\p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[7]_srl4_n_4 ));
  FDRE \p_Result_4_2_2_2_reg_1277_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[0]_srl4_n_4 ),
        .Q(p_Result_4_2_2_2_reg_1277_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \p_Result_4_2_2_2_reg_1277_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[1]_srl4_n_4 ),
        .Q(p_Result_4_2_2_2_reg_1277_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \p_Result_4_2_2_2_reg_1277_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[2]_srl4_n_4 ),
        .Q(p_Result_4_2_2_2_reg_1277_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \p_Result_4_2_2_2_reg_1277_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[3]_srl4_n_4 ),
        .Q(p_Result_4_2_2_2_reg_1277_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \p_Result_4_2_2_2_reg_1277_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[4]_srl4_n_4 ),
        .Q(p_Result_4_2_2_2_reg_1277_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \p_Result_4_2_2_2_reg_1277_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[5]_srl4_n_4 ),
        .Q(p_Result_4_2_2_2_reg_1277_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \p_Result_4_2_2_2_reg_1277_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[6]_srl4_n_4 ),
        .Q(p_Result_4_2_2_2_reg_1277_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \p_Result_4_2_2_2_reg_1277_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_Result_4_2_2_2_reg_1277_pp0_iter3_reg_reg[7]_srl4_n_4 ),
        .Q(p_Result_4_2_2_2_reg_1277_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \p_Result_4_2_reg_1237_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read8_int_reg_reg_n_4_[16] ),
        .Q(p_Result_4_2_reg_1237[0]),
        .R(1'b0));
  FDRE \p_Result_4_2_reg_1237_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read8_int_reg_reg_n_4_[17] ),
        .Q(p_Result_4_2_reg_1237[1]),
        .R(1'b0));
  FDRE \p_Result_4_2_reg_1237_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read8_int_reg_reg_n_4_[18] ),
        .Q(p_Result_4_2_reg_1237[2]),
        .R(1'b0));
  FDRE \p_Result_4_2_reg_1237_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read8_int_reg_reg_n_4_[19] ),
        .Q(p_Result_4_2_reg_1237[3]),
        .R(1'b0));
  FDRE \p_Result_4_2_reg_1237_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read8_int_reg_reg_n_4_[20] ),
        .Q(p_Result_4_2_reg_1237[4]),
        .R(1'b0));
  FDRE \p_Result_4_2_reg_1237_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read8_int_reg_reg_n_4_[21] ),
        .Q(p_Result_4_2_reg_1237[5]),
        .R(1'b0));
  FDRE \p_Result_4_2_reg_1237_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read8_int_reg_reg_n_4_[22] ),
        .Q(p_Result_4_2_reg_1237[6]),
        .R(1'b0));
  FDRE \p_Result_4_2_reg_1237_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read8_int_reg_reg_n_4_[23] ),
        .Q(p_Result_4_2_reg_1237[7]),
        .R(1'b0));
  FDRE \p_read12_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read12_int_reg_reg[15]_0 [0]),
        .Q(p_read12_int_reg[0]),
        .R(1'b0));
  FDRE \p_read12_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read12_int_reg_reg[15]_0 [10]),
        .Q(p_read12_int_reg[10]),
        .R(1'b0));
  FDRE \p_read12_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read12_int_reg_reg[15]_0 [11]),
        .Q(p_read12_int_reg[11]),
        .R(1'b0));
  FDRE \p_read12_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read12_int_reg_reg[15]_0 [12]),
        .Q(p_read12_int_reg[12]),
        .R(1'b0));
  FDRE \p_read12_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read12_int_reg_reg[15]_0 [13]),
        .Q(p_read12_int_reg[13]),
        .R(1'b0));
  FDRE \p_read12_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read12_int_reg_reg[15]_0 [14]),
        .Q(p_read12_int_reg[14]),
        .R(1'b0));
  FDRE \p_read12_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read12_int_reg_reg[15]_0 [15]),
        .Q(p_read12_int_reg[15]),
        .R(1'b0));
  FDRE \p_read12_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read12_int_reg_reg[15]_0 [1]),
        .Q(p_read12_int_reg[1]),
        .R(1'b0));
  FDRE \p_read12_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read12_int_reg_reg[15]_0 [2]),
        .Q(p_read12_int_reg[2]),
        .R(1'b0));
  FDRE \p_read12_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read12_int_reg_reg[15]_0 [3]),
        .Q(p_read12_int_reg[3]),
        .R(1'b0));
  FDRE \p_read12_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read12_int_reg_reg[15]_0 [4]),
        .Q(p_read12_int_reg[4]),
        .R(1'b0));
  FDRE \p_read12_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read12_int_reg_reg[15]_0 [5]),
        .Q(p_read12_int_reg[5]),
        .R(1'b0));
  FDRE \p_read12_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read12_int_reg_reg[15]_0 [6]),
        .Q(p_read12_int_reg[6]),
        .R(1'b0));
  FDRE \p_read12_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read12_int_reg_reg[15]_0 [7]),
        .Q(p_read12_int_reg[7]),
        .R(1'b0));
  FDRE \p_read12_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read12_int_reg_reg[15]_0 [8]),
        .Q(p_read12_int_reg[8]),
        .R(1'b0));
  FDRE \p_read12_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read12_int_reg_reg[15]_0 [9]),
        .Q(p_read12_int_reg[9]),
        .R(1'b0));
  FDRE \p_read13_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read13_int_reg_reg[15]_0 [0]),
        .Q(p_read13_int_reg[0]),
        .R(1'b0));
  FDRE \p_read13_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read13_int_reg_reg[15]_0 [10]),
        .Q(p_read13_int_reg[10]),
        .R(1'b0));
  FDRE \p_read13_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read13_int_reg_reg[15]_0 [11]),
        .Q(p_read13_int_reg[11]),
        .R(1'b0));
  FDRE \p_read13_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read13_int_reg_reg[15]_0 [12]),
        .Q(p_read13_int_reg[12]),
        .R(1'b0));
  FDRE \p_read13_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read13_int_reg_reg[15]_0 [13]),
        .Q(p_read13_int_reg[13]),
        .R(1'b0));
  FDRE \p_read13_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read13_int_reg_reg[15]_0 [14]),
        .Q(p_read13_int_reg[14]),
        .R(1'b0));
  FDRE \p_read13_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read13_int_reg_reg[15]_0 [15]),
        .Q(p_read13_int_reg[15]),
        .R(1'b0));
  FDRE \p_read13_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read13_int_reg_reg[15]_0 [1]),
        .Q(p_read13_int_reg[1]),
        .R(1'b0));
  FDRE \p_read13_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read13_int_reg_reg[15]_0 [2]),
        .Q(p_read13_int_reg[2]),
        .R(1'b0));
  FDRE \p_read13_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read13_int_reg_reg[15]_0 [3]),
        .Q(p_read13_int_reg[3]),
        .R(1'b0));
  FDRE \p_read13_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read13_int_reg_reg[15]_0 [4]),
        .Q(p_read13_int_reg[4]),
        .R(1'b0));
  FDRE \p_read13_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read13_int_reg_reg[15]_0 [5]),
        .Q(p_read13_int_reg[5]),
        .R(1'b0));
  FDRE \p_read13_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read13_int_reg_reg[15]_0 [6]),
        .Q(p_read13_int_reg[6]),
        .R(1'b0));
  FDRE \p_read13_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read13_int_reg_reg[15]_0 [7]),
        .Q(p_read13_int_reg[7]),
        .R(1'b0));
  FDRE \p_read13_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read13_int_reg_reg[15]_0 [8]),
        .Q(p_read13_int_reg[8]),
        .R(1'b0));
  FDRE \p_read13_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read13_int_reg_reg[15]_0 [9]),
        .Q(p_read13_int_reg[9]),
        .R(1'b0));
  FDRE \p_read14_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read14_int_reg_reg[15]_0 [0]),
        .Q(p_read14_int_reg[0]),
        .R(1'b0));
  FDRE \p_read14_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read14_int_reg_reg[15]_0 [10]),
        .Q(p_read14_int_reg[10]),
        .R(1'b0));
  FDRE \p_read14_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read14_int_reg_reg[15]_0 [11]),
        .Q(p_read14_int_reg[11]),
        .R(1'b0));
  FDRE \p_read14_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read14_int_reg_reg[15]_0 [12]),
        .Q(p_read14_int_reg[12]),
        .R(1'b0));
  FDRE \p_read14_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read14_int_reg_reg[15]_0 [13]),
        .Q(p_read14_int_reg[13]),
        .R(1'b0));
  FDRE \p_read14_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read14_int_reg_reg[15]_0 [14]),
        .Q(p_read14_int_reg[14]),
        .R(1'b0));
  FDRE \p_read14_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read14_int_reg_reg[15]_0 [15]),
        .Q(p_read14_int_reg[15]),
        .R(1'b0));
  FDRE \p_read14_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read14_int_reg_reg[15]_0 [1]),
        .Q(p_read14_int_reg[1]),
        .R(1'b0));
  FDRE \p_read14_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read14_int_reg_reg[15]_0 [2]),
        .Q(p_read14_int_reg[2]),
        .R(1'b0));
  FDRE \p_read14_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read14_int_reg_reg[15]_0 [3]),
        .Q(p_read14_int_reg[3]),
        .R(1'b0));
  FDRE \p_read14_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read14_int_reg_reg[15]_0 [4]),
        .Q(p_read14_int_reg[4]),
        .R(1'b0));
  FDRE \p_read14_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read14_int_reg_reg[15]_0 [5]),
        .Q(p_read14_int_reg[5]),
        .R(1'b0));
  FDRE \p_read14_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read14_int_reg_reg[15]_0 [6]),
        .Q(p_read14_int_reg[6]),
        .R(1'b0));
  FDRE \p_read14_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read14_int_reg_reg[15]_0 [7]),
        .Q(p_read14_int_reg[7]),
        .R(1'b0));
  FDRE \p_read14_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read14_int_reg_reg[15]_0 [8]),
        .Q(p_read14_int_reg[8]),
        .R(1'b0));
  FDRE \p_read14_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read14_int_reg_reg[15]_0 [9]),
        .Q(p_read14_int_reg[9]),
        .R(1'b0));
  FDRE \p_read16_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read16_int_reg_reg[15]_0 [0]),
        .Q(p_read16_int_reg[0]),
        .R(1'b0));
  FDRE \p_read16_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read16_int_reg_reg[15]_0 [10]),
        .Q(p_read16_int_reg[10]),
        .R(1'b0));
  FDRE \p_read16_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read16_int_reg_reg[15]_0 [11]),
        .Q(p_read16_int_reg[11]),
        .R(1'b0));
  FDRE \p_read16_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read16_int_reg_reg[15]_0 [12]),
        .Q(p_read16_int_reg[12]),
        .R(1'b0));
  FDRE \p_read16_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read16_int_reg_reg[15]_0 [13]),
        .Q(p_read16_int_reg[13]),
        .R(1'b0));
  FDRE \p_read16_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read16_int_reg_reg[15]_0 [14]),
        .Q(p_read16_int_reg[14]),
        .R(1'b0));
  FDRE \p_read16_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read16_int_reg_reg[15]_0 [15]),
        .Q(p_read16_int_reg[15]),
        .R(1'b0));
  FDRE \p_read16_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read16_int_reg_reg[15]_0 [1]),
        .Q(p_read16_int_reg[1]),
        .R(1'b0));
  FDRE \p_read16_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read16_int_reg_reg[15]_0 [2]),
        .Q(p_read16_int_reg[2]),
        .R(1'b0));
  FDRE \p_read16_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read16_int_reg_reg[15]_0 [3]),
        .Q(p_read16_int_reg[3]),
        .R(1'b0));
  FDRE \p_read16_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read16_int_reg_reg[15]_0 [4]),
        .Q(p_read16_int_reg[4]),
        .R(1'b0));
  FDRE \p_read16_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read16_int_reg_reg[15]_0 [5]),
        .Q(p_read16_int_reg[5]),
        .R(1'b0));
  FDRE \p_read16_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read16_int_reg_reg[15]_0 [6]),
        .Q(p_read16_int_reg[6]),
        .R(1'b0));
  FDRE \p_read16_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read16_int_reg_reg[15]_0 [7]),
        .Q(p_read16_int_reg[7]),
        .R(1'b0));
  FDRE \p_read16_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read16_int_reg_reg[15]_0 [8]),
        .Q(p_read16_int_reg[8]),
        .R(1'b0));
  FDRE \p_read16_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read16_int_reg_reg[15]_0 [9]),
        .Q(p_read16_int_reg[9]),
        .R(1'b0));
  FDRE \p_read17_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read17_int_reg_reg[15]_0 [0]),
        .Q(p_read17_int_reg[0]),
        .R(1'b0));
  FDRE \p_read17_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read17_int_reg_reg[15]_0 [10]),
        .Q(p_read17_int_reg[10]),
        .R(1'b0));
  FDRE \p_read17_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read17_int_reg_reg[15]_0 [11]),
        .Q(p_read17_int_reg[11]),
        .R(1'b0));
  FDRE \p_read17_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read17_int_reg_reg[15]_0 [12]),
        .Q(p_read17_int_reg[12]),
        .R(1'b0));
  FDRE \p_read17_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read17_int_reg_reg[15]_0 [13]),
        .Q(p_read17_int_reg[13]),
        .R(1'b0));
  FDRE \p_read17_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read17_int_reg_reg[15]_0 [14]),
        .Q(p_read17_int_reg[14]),
        .R(1'b0));
  FDRE \p_read17_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read17_int_reg_reg[15]_0 [15]),
        .Q(p_read17_int_reg[15]),
        .R(1'b0));
  FDRE \p_read17_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read17_int_reg_reg[15]_0 [1]),
        .Q(p_read17_int_reg[1]),
        .R(1'b0));
  FDRE \p_read17_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read17_int_reg_reg[15]_0 [2]),
        .Q(p_read17_int_reg[2]),
        .R(1'b0));
  FDRE \p_read17_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read17_int_reg_reg[15]_0 [3]),
        .Q(p_read17_int_reg[3]),
        .R(1'b0));
  FDRE \p_read17_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read17_int_reg_reg[15]_0 [4]),
        .Q(p_read17_int_reg[4]),
        .R(1'b0));
  FDRE \p_read17_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read17_int_reg_reg[15]_0 [5]),
        .Q(p_read17_int_reg[5]),
        .R(1'b0));
  FDRE \p_read17_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read17_int_reg_reg[15]_0 [6]),
        .Q(p_read17_int_reg[6]),
        .R(1'b0));
  FDRE \p_read17_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read17_int_reg_reg[15]_0 [7]),
        .Q(p_read17_int_reg[7]),
        .R(1'b0));
  FDRE \p_read17_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read17_int_reg_reg[15]_0 [8]),
        .Q(p_read17_int_reg[8]),
        .R(1'b0));
  FDRE \p_read17_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read17_int_reg_reg[15]_0 [9]),
        .Q(p_read17_int_reg[9]),
        .R(1'b0));
  FDRE \p_read1_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read1_int_reg_reg[23]_0 [0]),
        .Q(\p_read1_int_reg_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \p_read1_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read1_int_reg_reg[23]_0 [10]),
        .Q(\p_read1_int_reg_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \p_read1_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read1_int_reg_reg[23]_0 [11]),
        .Q(\p_read1_int_reg_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \p_read1_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read1_int_reg_reg[23]_0 [12]),
        .Q(\p_read1_int_reg_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \p_read1_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read1_int_reg_reg[23]_0 [13]),
        .Q(\p_read1_int_reg_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \p_read1_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read1_int_reg_reg[23]_0 [14]),
        .Q(\p_read1_int_reg_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \p_read1_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read1_int_reg_reg[23]_0 [15]),
        .Q(\p_read1_int_reg_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \p_read1_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read1_int_reg_reg[23]_0 [16]),
        .Q(\p_read1_int_reg_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \p_read1_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read1_int_reg_reg[23]_0 [17]),
        .Q(\p_read1_int_reg_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \p_read1_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read1_int_reg_reg[23]_0 [18]),
        .Q(\p_read1_int_reg_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \p_read1_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read1_int_reg_reg[23]_0 [19]),
        .Q(\p_read1_int_reg_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \p_read1_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read1_int_reg_reg[23]_0 [1]),
        .Q(\p_read1_int_reg_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \p_read1_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read1_int_reg_reg[23]_0 [20]),
        .Q(\p_read1_int_reg_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \p_read1_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read1_int_reg_reg[23]_0 [21]),
        .Q(\p_read1_int_reg_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \p_read1_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read1_int_reg_reg[23]_0 [22]),
        .Q(\p_read1_int_reg_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \p_read1_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read1_int_reg_reg[23]_0 [23]),
        .Q(\p_read1_int_reg_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \p_read1_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read1_int_reg_reg[23]_0 [2]),
        .Q(\p_read1_int_reg_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \p_read1_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read1_int_reg_reg[23]_0 [3]),
        .Q(\p_read1_int_reg_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \p_read1_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read1_int_reg_reg[23]_0 [4]),
        .Q(\p_read1_int_reg_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \p_read1_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read1_int_reg_reg[23]_0 [5]),
        .Q(\p_read1_int_reg_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \p_read1_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read1_int_reg_reg[23]_0 [6]),
        .Q(\p_read1_int_reg_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \p_read1_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read1_int_reg_reg[23]_0 [7]),
        .Q(\p_read1_int_reg_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \p_read1_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read1_int_reg_reg[23]_0 [8]),
        .Q(\p_read1_int_reg_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \p_read1_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read1_int_reg_reg[23]_0 [9]),
        .Q(\p_read1_int_reg_reg_n_4_[9] ),
        .R(1'b0));
  FDRE \p_read3_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read3_int_reg_reg[23]_0 [0]),
        .Q(\p_read3_int_reg_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \p_read3_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read3_int_reg_reg[23]_0 [10]),
        .Q(\p_read3_int_reg_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \p_read3_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read3_int_reg_reg[23]_0 [11]),
        .Q(\p_read3_int_reg_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \p_read3_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read3_int_reg_reg[23]_0 [12]),
        .Q(\p_read3_int_reg_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \p_read3_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read3_int_reg_reg[23]_0 [13]),
        .Q(\p_read3_int_reg_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \p_read3_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read3_int_reg_reg[23]_0 [14]),
        .Q(\p_read3_int_reg_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \p_read3_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read3_int_reg_reg[23]_0 [15]),
        .Q(\p_read3_int_reg_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \p_read3_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read3_int_reg_reg[23]_0 [16]),
        .Q(\p_read3_int_reg_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \p_read3_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read3_int_reg_reg[23]_0 [17]),
        .Q(\p_read3_int_reg_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \p_read3_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read3_int_reg_reg[23]_0 [18]),
        .Q(\p_read3_int_reg_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \p_read3_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read3_int_reg_reg[23]_0 [19]),
        .Q(\p_read3_int_reg_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \p_read3_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read3_int_reg_reg[23]_0 [1]),
        .Q(\p_read3_int_reg_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \p_read3_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read3_int_reg_reg[23]_0 [20]),
        .Q(\p_read3_int_reg_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \p_read3_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read3_int_reg_reg[23]_0 [21]),
        .Q(\p_read3_int_reg_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \p_read3_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read3_int_reg_reg[23]_0 [22]),
        .Q(\p_read3_int_reg_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \p_read3_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read3_int_reg_reg[23]_0 [23]),
        .Q(\p_read3_int_reg_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \p_read3_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read3_int_reg_reg[23]_0 [2]),
        .Q(\p_read3_int_reg_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \p_read3_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read3_int_reg_reg[23]_0 [3]),
        .Q(\p_read3_int_reg_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \p_read3_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read3_int_reg_reg[23]_0 [4]),
        .Q(\p_read3_int_reg_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \p_read3_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read3_int_reg_reg[23]_0 [5]),
        .Q(\p_read3_int_reg_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \p_read3_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read3_int_reg_reg[23]_0 [6]),
        .Q(\p_read3_int_reg_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \p_read3_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read3_int_reg_reg[23]_0 [7]),
        .Q(\p_read3_int_reg_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \p_read3_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read3_int_reg_reg[23]_0 [8]),
        .Q(\p_read3_int_reg_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \p_read3_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read3_int_reg_reg[23]_0 [9]),
        .Q(\p_read3_int_reg_reg_n_4_[9] ),
        .R(1'b0));
  FDRE \p_read4_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read4_int_reg_reg[23]_0 [0]),
        .Q(\p_read4_int_reg_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \p_read4_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read4_int_reg_reg[23]_0 [10]),
        .Q(\p_read4_int_reg_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \p_read4_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read4_int_reg_reg[23]_0 [11]),
        .Q(\p_read4_int_reg_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \p_read4_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read4_int_reg_reg[23]_0 [12]),
        .Q(\p_read4_int_reg_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \p_read4_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read4_int_reg_reg[23]_0 [13]),
        .Q(\p_read4_int_reg_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \p_read4_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read4_int_reg_reg[23]_0 [14]),
        .Q(\p_read4_int_reg_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \p_read4_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read4_int_reg_reg[23]_0 [15]),
        .Q(\p_read4_int_reg_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \p_read4_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read4_int_reg_reg[23]_0 [16]),
        .Q(\p_read4_int_reg_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \p_read4_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read4_int_reg_reg[23]_0 [17]),
        .Q(\p_read4_int_reg_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \p_read4_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read4_int_reg_reg[23]_0 [18]),
        .Q(\p_read4_int_reg_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \p_read4_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read4_int_reg_reg[23]_0 [19]),
        .Q(\p_read4_int_reg_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \p_read4_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read4_int_reg_reg[23]_0 [1]),
        .Q(\p_read4_int_reg_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \p_read4_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read4_int_reg_reg[23]_0 [20]),
        .Q(\p_read4_int_reg_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \p_read4_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read4_int_reg_reg[23]_0 [21]),
        .Q(\p_read4_int_reg_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \p_read4_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read4_int_reg_reg[23]_0 [22]),
        .Q(\p_read4_int_reg_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \p_read4_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read4_int_reg_reg[23]_0 [23]),
        .Q(\p_read4_int_reg_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \p_read4_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read4_int_reg_reg[23]_0 [2]),
        .Q(\p_read4_int_reg_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \p_read4_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read4_int_reg_reg[23]_0 [3]),
        .Q(\p_read4_int_reg_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \p_read4_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read4_int_reg_reg[23]_0 [4]),
        .Q(\p_read4_int_reg_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \p_read4_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read4_int_reg_reg[23]_0 [5]),
        .Q(\p_read4_int_reg_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \p_read4_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read4_int_reg_reg[23]_0 [6]),
        .Q(\p_read4_int_reg_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \p_read4_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read4_int_reg_reg[23]_0 [7]),
        .Q(\p_read4_int_reg_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \p_read4_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read4_int_reg_reg[23]_0 [8]),
        .Q(\p_read4_int_reg_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \p_read4_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read4_int_reg_reg[23]_0 [9]),
        .Q(\p_read4_int_reg_reg_n_4_[9] ),
        .R(1'b0));
  FDRE \p_read5_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read5_int_reg_reg[23]_0 [0]),
        .Q(\p_read5_int_reg_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \p_read5_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read5_int_reg_reg[23]_0 [10]),
        .Q(\p_read5_int_reg_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \p_read5_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read5_int_reg_reg[23]_0 [11]),
        .Q(\p_read5_int_reg_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \p_read5_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read5_int_reg_reg[23]_0 [12]),
        .Q(\p_read5_int_reg_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \p_read5_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read5_int_reg_reg[23]_0 [13]),
        .Q(\p_read5_int_reg_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \p_read5_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read5_int_reg_reg[23]_0 [14]),
        .Q(\p_read5_int_reg_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \p_read5_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read5_int_reg_reg[23]_0 [15]),
        .Q(\p_read5_int_reg_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \p_read5_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read5_int_reg_reg[23]_0 [16]),
        .Q(\p_read5_int_reg_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \p_read5_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read5_int_reg_reg[23]_0 [17]),
        .Q(\p_read5_int_reg_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \p_read5_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read5_int_reg_reg[23]_0 [18]),
        .Q(\p_read5_int_reg_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \p_read5_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read5_int_reg_reg[23]_0 [19]),
        .Q(\p_read5_int_reg_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \p_read5_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read5_int_reg_reg[23]_0 [1]),
        .Q(\p_read5_int_reg_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \p_read5_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read5_int_reg_reg[23]_0 [20]),
        .Q(\p_read5_int_reg_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \p_read5_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read5_int_reg_reg[23]_0 [21]),
        .Q(\p_read5_int_reg_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \p_read5_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read5_int_reg_reg[23]_0 [22]),
        .Q(\p_read5_int_reg_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \p_read5_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read5_int_reg_reg[23]_0 [23]),
        .Q(\p_read5_int_reg_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \p_read5_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read5_int_reg_reg[23]_0 [2]),
        .Q(\p_read5_int_reg_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \p_read5_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read5_int_reg_reg[23]_0 [3]),
        .Q(\p_read5_int_reg_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \p_read5_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read5_int_reg_reg[23]_0 [4]),
        .Q(\p_read5_int_reg_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \p_read5_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read5_int_reg_reg[23]_0 [5]),
        .Q(\p_read5_int_reg_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \p_read5_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read5_int_reg_reg[23]_0 [6]),
        .Q(\p_read5_int_reg_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \p_read5_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read5_int_reg_reg[23]_0 [7]),
        .Q(\p_read5_int_reg_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \p_read5_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read5_int_reg_reg[23]_0 [8]),
        .Q(\p_read5_int_reg_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \p_read5_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read5_int_reg_reg[23]_0 [9]),
        .Q(\p_read5_int_reg_reg_n_4_[9] ),
        .R(1'b0));
  FDRE \p_read8_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read8_int_reg_reg[23]_0 [0]),
        .Q(\p_read8_int_reg_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \p_read8_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read8_int_reg_reg[23]_0 [10]),
        .Q(\p_read8_int_reg_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \p_read8_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read8_int_reg_reg[23]_0 [11]),
        .Q(\p_read8_int_reg_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \p_read8_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read8_int_reg_reg[23]_0 [12]),
        .Q(\p_read8_int_reg_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \p_read8_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read8_int_reg_reg[23]_0 [13]),
        .Q(\p_read8_int_reg_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \p_read8_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read8_int_reg_reg[23]_0 [14]),
        .Q(\p_read8_int_reg_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \p_read8_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read8_int_reg_reg[23]_0 [15]),
        .Q(\p_read8_int_reg_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \p_read8_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read8_int_reg_reg[23]_0 [16]),
        .Q(\p_read8_int_reg_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \p_read8_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read8_int_reg_reg[23]_0 [17]),
        .Q(\p_read8_int_reg_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \p_read8_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read8_int_reg_reg[23]_0 [18]),
        .Q(\p_read8_int_reg_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \p_read8_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read8_int_reg_reg[23]_0 [19]),
        .Q(\p_read8_int_reg_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \p_read8_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read8_int_reg_reg[23]_0 [1]),
        .Q(\p_read8_int_reg_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \p_read8_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read8_int_reg_reg[23]_0 [20]),
        .Q(\p_read8_int_reg_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \p_read8_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read8_int_reg_reg[23]_0 [21]),
        .Q(\p_read8_int_reg_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \p_read8_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read8_int_reg_reg[23]_0 [22]),
        .Q(\p_read8_int_reg_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \p_read8_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read8_int_reg_reg[23]_0 [23]),
        .Q(\p_read8_int_reg_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \p_read8_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read8_int_reg_reg[23]_0 [2]),
        .Q(\p_read8_int_reg_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \p_read8_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read8_int_reg_reg[23]_0 [3]),
        .Q(\p_read8_int_reg_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \p_read8_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read8_int_reg_reg[23]_0 [4]),
        .Q(\p_read8_int_reg_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \p_read8_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read8_int_reg_reg[23]_0 [5]),
        .Q(\p_read8_int_reg_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \p_read8_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read8_int_reg_reg[23]_0 [6]),
        .Q(\p_read8_int_reg_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \p_read8_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read8_int_reg_reg[23]_0 [7]),
        .Q(\p_read8_int_reg_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \p_read8_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read8_int_reg_reg[23]_0 [8]),
        .Q(\p_read8_int_reg_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \p_read8_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read8_int_reg_reg[23]_0 [9]),
        .Q(\p_read8_int_reg_reg_n_4_[9] ),
        .R(1'b0));
  FDRE \p_read9_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read9_int_reg_reg[15]_0 [0]),
        .Q(p_read9_int_reg[0]),
        .R(1'b0));
  FDRE \p_read9_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read9_int_reg_reg[15]_0 [10]),
        .Q(p_read9_int_reg[10]),
        .R(1'b0));
  FDRE \p_read9_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read9_int_reg_reg[15]_0 [11]),
        .Q(p_read9_int_reg[11]),
        .R(1'b0));
  FDRE \p_read9_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read9_int_reg_reg[15]_0 [12]),
        .Q(p_read9_int_reg[12]),
        .R(1'b0));
  FDRE \p_read9_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read9_int_reg_reg[15]_0 [13]),
        .Q(p_read9_int_reg[13]),
        .R(1'b0));
  FDRE \p_read9_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read9_int_reg_reg[15]_0 [14]),
        .Q(p_read9_int_reg[14]),
        .R(1'b0));
  FDRE \p_read9_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read9_int_reg_reg[15]_0 [15]),
        .Q(p_read9_int_reg[15]),
        .R(1'b0));
  FDRE \p_read9_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read9_int_reg_reg[15]_0 [1]),
        .Q(p_read9_int_reg[1]),
        .R(1'b0));
  FDRE \p_read9_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read9_int_reg_reg[15]_0 [2]),
        .Q(p_read9_int_reg[2]),
        .R(1'b0));
  FDRE \p_read9_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read9_int_reg_reg[15]_0 [3]),
        .Q(p_read9_int_reg[3]),
        .R(1'b0));
  FDRE \p_read9_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read9_int_reg_reg[15]_0 [4]),
        .Q(p_read9_int_reg[4]),
        .R(1'b0));
  FDRE \p_read9_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read9_int_reg_reg[15]_0 [5]),
        .Q(p_read9_int_reg[5]),
        .R(1'b0));
  FDRE \p_read9_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read9_int_reg_reg[15]_0 [6]),
        .Q(p_read9_int_reg[6]),
        .R(1'b0));
  FDRE \p_read9_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read9_int_reg_reg[15]_0 [7]),
        .Q(p_read9_int_reg[7]),
        .R(1'b0));
  FDRE \p_read9_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read9_int_reg_reg[15]_0 [8]),
        .Q(p_read9_int_reg[8]),
        .R(1'b0));
  FDRE \p_read9_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read9_int_reg_reg[15]_0 [9]),
        .Q(p_read9_int_reg[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_10_reg_1096_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_10_reg_1096_pp0_iter3_reg_reg[0]_srl4 " *) 
  SRL16E \p_read_10_reg_1096_pp0_iter3_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(p_read17_int_reg[0]),
        .Q(\p_read_10_reg_1096_pp0_iter3_reg_reg[0]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_10_reg_1096_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_10_reg_1096_pp0_iter3_reg_reg[10]_srl4 " *) 
  SRL16E \p_read_10_reg_1096_pp0_iter3_reg_reg[10]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(p_read17_int_reg[10]),
        .Q(\p_read_10_reg_1096_pp0_iter3_reg_reg[10]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_10_reg_1096_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_10_reg_1096_pp0_iter3_reg_reg[11]_srl4 " *) 
  SRL16E \p_read_10_reg_1096_pp0_iter3_reg_reg[11]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(p_read17_int_reg[11]),
        .Q(\p_read_10_reg_1096_pp0_iter3_reg_reg[11]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_10_reg_1096_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_10_reg_1096_pp0_iter3_reg_reg[12]_srl4 " *) 
  SRL16E \p_read_10_reg_1096_pp0_iter3_reg_reg[12]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(p_read17_int_reg[12]),
        .Q(\p_read_10_reg_1096_pp0_iter3_reg_reg[12]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_10_reg_1096_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_10_reg_1096_pp0_iter3_reg_reg[13]_srl4 " *) 
  SRL16E \p_read_10_reg_1096_pp0_iter3_reg_reg[13]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(p_read17_int_reg[13]),
        .Q(\p_read_10_reg_1096_pp0_iter3_reg_reg[13]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_10_reg_1096_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_10_reg_1096_pp0_iter3_reg_reg[14]_srl4 " *) 
  SRL16E \p_read_10_reg_1096_pp0_iter3_reg_reg[14]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(p_read17_int_reg[14]),
        .Q(\p_read_10_reg_1096_pp0_iter3_reg_reg[14]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_10_reg_1096_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_10_reg_1096_pp0_iter3_reg_reg[15]_srl4 " *) 
  SRL16E \p_read_10_reg_1096_pp0_iter3_reg_reg[15]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(p_read17_int_reg[15]),
        .Q(\p_read_10_reg_1096_pp0_iter3_reg_reg[15]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_10_reg_1096_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_10_reg_1096_pp0_iter3_reg_reg[1]_srl4 " *) 
  SRL16E \p_read_10_reg_1096_pp0_iter3_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(p_read17_int_reg[1]),
        .Q(\p_read_10_reg_1096_pp0_iter3_reg_reg[1]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_10_reg_1096_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_10_reg_1096_pp0_iter3_reg_reg[2]_srl4 " *) 
  SRL16E \p_read_10_reg_1096_pp0_iter3_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(p_read17_int_reg[2]),
        .Q(\p_read_10_reg_1096_pp0_iter3_reg_reg[2]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_10_reg_1096_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_10_reg_1096_pp0_iter3_reg_reg[3]_srl4 " *) 
  SRL16E \p_read_10_reg_1096_pp0_iter3_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(p_read17_int_reg[3]),
        .Q(\p_read_10_reg_1096_pp0_iter3_reg_reg[3]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_10_reg_1096_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_10_reg_1096_pp0_iter3_reg_reg[4]_srl4 " *) 
  SRL16E \p_read_10_reg_1096_pp0_iter3_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(p_read17_int_reg[4]),
        .Q(\p_read_10_reg_1096_pp0_iter3_reg_reg[4]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_10_reg_1096_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_10_reg_1096_pp0_iter3_reg_reg[5]_srl4 " *) 
  SRL16E \p_read_10_reg_1096_pp0_iter3_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(p_read17_int_reg[5]),
        .Q(\p_read_10_reg_1096_pp0_iter3_reg_reg[5]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_10_reg_1096_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_10_reg_1096_pp0_iter3_reg_reg[6]_srl4 " *) 
  SRL16E \p_read_10_reg_1096_pp0_iter3_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(p_read17_int_reg[6]),
        .Q(\p_read_10_reg_1096_pp0_iter3_reg_reg[6]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_10_reg_1096_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_10_reg_1096_pp0_iter3_reg_reg[7]_srl4 " *) 
  SRL16E \p_read_10_reg_1096_pp0_iter3_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(p_read17_int_reg[7]),
        .Q(\p_read_10_reg_1096_pp0_iter3_reg_reg[7]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_10_reg_1096_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_10_reg_1096_pp0_iter3_reg_reg[8]_srl4 " *) 
  SRL16E \p_read_10_reg_1096_pp0_iter3_reg_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(p_read17_int_reg[8]),
        .Q(\p_read_10_reg_1096_pp0_iter3_reg_reg[8]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_10_reg_1096_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_10_reg_1096_pp0_iter3_reg_reg[9]_srl4 " *) 
  SRL16E \p_read_10_reg_1096_pp0_iter3_reg_reg[9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(p_read17_int_reg[9]),
        .Q(\p_read_10_reg_1096_pp0_iter3_reg_reg[9]_srl4_n_4 ));
  FDRE \p_read_10_reg_1096_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read_10_reg_1096_pp0_iter3_reg_reg[0]_srl4_n_4 ),
        .Q(p_read_10_reg_1096_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \p_read_10_reg_1096_pp0_iter4_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read_10_reg_1096_pp0_iter3_reg_reg[10]_srl4_n_4 ),
        .Q(p_read_10_reg_1096_pp0_iter4_reg[10]),
        .R(1'b0));
  FDRE \p_read_10_reg_1096_pp0_iter4_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read_10_reg_1096_pp0_iter3_reg_reg[11]_srl4_n_4 ),
        .Q(p_read_10_reg_1096_pp0_iter4_reg[11]),
        .R(1'b0));
  FDRE \p_read_10_reg_1096_pp0_iter4_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read_10_reg_1096_pp0_iter3_reg_reg[12]_srl4_n_4 ),
        .Q(p_read_10_reg_1096_pp0_iter4_reg[12]),
        .R(1'b0));
  FDRE \p_read_10_reg_1096_pp0_iter4_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read_10_reg_1096_pp0_iter3_reg_reg[13]_srl4_n_4 ),
        .Q(p_read_10_reg_1096_pp0_iter4_reg[13]),
        .R(1'b0));
  FDRE \p_read_10_reg_1096_pp0_iter4_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read_10_reg_1096_pp0_iter3_reg_reg[14]_srl4_n_4 ),
        .Q(p_read_10_reg_1096_pp0_iter4_reg[14]),
        .R(1'b0));
  FDRE \p_read_10_reg_1096_pp0_iter4_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read_10_reg_1096_pp0_iter3_reg_reg[15]_srl4_n_4 ),
        .Q(p_read_10_reg_1096_pp0_iter4_reg[15]),
        .R(1'b0));
  FDRE \p_read_10_reg_1096_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read_10_reg_1096_pp0_iter3_reg_reg[1]_srl4_n_4 ),
        .Q(p_read_10_reg_1096_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \p_read_10_reg_1096_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read_10_reg_1096_pp0_iter3_reg_reg[2]_srl4_n_4 ),
        .Q(p_read_10_reg_1096_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \p_read_10_reg_1096_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read_10_reg_1096_pp0_iter3_reg_reg[3]_srl4_n_4 ),
        .Q(p_read_10_reg_1096_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \p_read_10_reg_1096_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read_10_reg_1096_pp0_iter3_reg_reg[4]_srl4_n_4 ),
        .Q(p_read_10_reg_1096_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \p_read_10_reg_1096_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read_10_reg_1096_pp0_iter3_reg_reg[5]_srl4_n_4 ),
        .Q(p_read_10_reg_1096_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \p_read_10_reg_1096_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read_10_reg_1096_pp0_iter3_reg_reg[6]_srl4_n_4 ),
        .Q(p_read_10_reg_1096_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \p_read_10_reg_1096_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read_10_reg_1096_pp0_iter3_reg_reg[7]_srl4_n_4 ),
        .Q(p_read_10_reg_1096_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \p_read_10_reg_1096_pp0_iter4_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read_10_reg_1096_pp0_iter3_reg_reg[8]_srl4_n_4 ),
        .Q(p_read_10_reg_1096_pp0_iter4_reg[8]),
        .R(1'b0));
  FDRE \p_read_10_reg_1096_pp0_iter4_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read_10_reg_1096_pp0_iter3_reg_reg[9]_srl4_n_4 ),
        .Q(p_read_10_reg_1096_pp0_iter4_reg[9]),
        .R(1'b0));
  FDRE \p_read_11_reg_1101_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read16_int_reg[0]),
        .Q(p_read_11_reg_1101[0]),
        .R(1'b0));
  FDRE \p_read_11_reg_1101_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read16_int_reg[10]),
        .Q(p_read_11_reg_1101[10]),
        .R(1'b0));
  FDRE \p_read_11_reg_1101_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read16_int_reg[11]),
        .Q(p_read_11_reg_1101[11]),
        .R(1'b0));
  FDRE \p_read_11_reg_1101_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read16_int_reg[12]),
        .Q(p_read_11_reg_1101[12]),
        .R(1'b0));
  FDRE \p_read_11_reg_1101_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read16_int_reg[13]),
        .Q(p_read_11_reg_1101[13]),
        .R(1'b0));
  FDRE \p_read_11_reg_1101_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read16_int_reg[14]),
        .Q(p_read_11_reg_1101[14]),
        .R(1'b0));
  FDRE \p_read_11_reg_1101_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read16_int_reg[15]),
        .Q(p_read_11_reg_1101[15]),
        .R(1'b0));
  FDRE \p_read_11_reg_1101_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read16_int_reg[1]),
        .Q(p_read_11_reg_1101[1]),
        .R(1'b0));
  FDRE \p_read_11_reg_1101_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read16_int_reg[2]),
        .Q(p_read_11_reg_1101[2]),
        .R(1'b0));
  FDRE \p_read_11_reg_1101_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read16_int_reg[3]),
        .Q(p_read_11_reg_1101[3]),
        .R(1'b0));
  FDRE \p_read_11_reg_1101_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read16_int_reg[4]),
        .Q(p_read_11_reg_1101[4]),
        .R(1'b0));
  FDRE \p_read_11_reg_1101_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read16_int_reg[5]),
        .Q(p_read_11_reg_1101[5]),
        .R(1'b0));
  FDRE \p_read_11_reg_1101_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read16_int_reg[6]),
        .Q(p_read_11_reg_1101[6]),
        .R(1'b0));
  FDRE \p_read_11_reg_1101_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read16_int_reg[7]),
        .Q(p_read_11_reg_1101[7]),
        .R(1'b0));
  FDRE \p_read_11_reg_1101_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read16_int_reg[8]),
        .Q(p_read_11_reg_1101[8]),
        .R(1'b0));
  FDRE \p_read_11_reg_1101_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read16_int_reg[9]),
        .Q(p_read_11_reg_1101[9]),
        .R(1'b0));
  FDRE \p_read_13_reg_1106_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read_13_reg_1106[0]),
        .Q(p_read_13_reg_1106_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \p_read_13_reg_1106_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read_13_reg_1106[10]),
        .Q(p_read_13_reg_1106_pp0_iter1_reg[10]),
        .R(1'b0));
  FDRE \p_read_13_reg_1106_pp0_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read_13_reg_1106[11]),
        .Q(p_read_13_reg_1106_pp0_iter1_reg[11]),
        .R(1'b0));
  FDRE \p_read_13_reg_1106_pp0_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read_13_reg_1106[12]),
        .Q(p_read_13_reg_1106_pp0_iter1_reg[12]),
        .R(1'b0));
  FDRE \p_read_13_reg_1106_pp0_iter1_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read_13_reg_1106[13]),
        .Q(p_read_13_reg_1106_pp0_iter1_reg[13]),
        .R(1'b0));
  FDRE \p_read_13_reg_1106_pp0_iter1_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read_13_reg_1106[14]),
        .Q(p_read_13_reg_1106_pp0_iter1_reg[14]),
        .R(1'b0));
  FDRE \p_read_13_reg_1106_pp0_iter1_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read_13_reg_1106[15]),
        .Q(p_read_13_reg_1106_pp0_iter1_reg[15]),
        .R(1'b0));
  FDRE \p_read_13_reg_1106_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read_13_reg_1106[1]),
        .Q(p_read_13_reg_1106_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \p_read_13_reg_1106_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read_13_reg_1106[2]),
        .Q(p_read_13_reg_1106_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \p_read_13_reg_1106_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read_13_reg_1106[3]),
        .Q(p_read_13_reg_1106_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \p_read_13_reg_1106_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read_13_reg_1106[4]),
        .Q(p_read_13_reg_1106_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \p_read_13_reg_1106_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read_13_reg_1106[5]),
        .Q(p_read_13_reg_1106_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \p_read_13_reg_1106_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read_13_reg_1106[6]),
        .Q(p_read_13_reg_1106_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \p_read_13_reg_1106_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read_13_reg_1106[7]),
        .Q(p_read_13_reg_1106_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \p_read_13_reg_1106_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read_13_reg_1106[8]),
        .Q(p_read_13_reg_1106_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \p_read_13_reg_1106_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read_13_reg_1106[9]),
        .Q(p_read_13_reg_1106_pp0_iter1_reg[9]),
        .R(1'b0));
  FDRE \p_read_13_reg_1106_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read14_int_reg[0]),
        .Q(p_read_13_reg_1106[0]),
        .R(1'b0));
  FDRE \p_read_13_reg_1106_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read14_int_reg[10]),
        .Q(p_read_13_reg_1106[10]),
        .R(1'b0));
  FDRE \p_read_13_reg_1106_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read14_int_reg[11]),
        .Q(p_read_13_reg_1106[11]),
        .R(1'b0));
  FDRE \p_read_13_reg_1106_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read14_int_reg[12]),
        .Q(p_read_13_reg_1106[12]),
        .R(1'b0));
  FDRE \p_read_13_reg_1106_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read14_int_reg[13]),
        .Q(p_read_13_reg_1106[13]),
        .R(1'b0));
  FDRE \p_read_13_reg_1106_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read14_int_reg[14]),
        .Q(p_read_13_reg_1106[14]),
        .R(1'b0));
  FDRE \p_read_13_reg_1106_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read14_int_reg[15]),
        .Q(p_read_13_reg_1106[15]),
        .R(1'b0));
  FDRE \p_read_13_reg_1106_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read14_int_reg[1]),
        .Q(p_read_13_reg_1106[1]),
        .R(1'b0));
  FDRE \p_read_13_reg_1106_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read14_int_reg[2]),
        .Q(p_read_13_reg_1106[2]),
        .R(1'b0));
  FDRE \p_read_13_reg_1106_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read14_int_reg[3]),
        .Q(p_read_13_reg_1106[3]),
        .R(1'b0));
  FDRE \p_read_13_reg_1106_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read14_int_reg[4]),
        .Q(p_read_13_reg_1106[4]),
        .R(1'b0));
  FDRE \p_read_13_reg_1106_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read14_int_reg[5]),
        .Q(p_read_13_reg_1106[5]),
        .R(1'b0));
  FDRE \p_read_13_reg_1106_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read14_int_reg[6]),
        .Q(p_read_13_reg_1106[6]),
        .R(1'b0));
  FDRE \p_read_13_reg_1106_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read14_int_reg[7]),
        .Q(p_read_13_reg_1106[7]),
        .R(1'b0));
  FDRE \p_read_13_reg_1106_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read14_int_reg[8]),
        .Q(p_read_13_reg_1106[8]),
        .R(1'b0));
  FDRE \p_read_13_reg_1106_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read14_int_reg[9]),
        .Q(p_read_13_reg_1106[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_14_reg_1111_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_14_reg_1111_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \p_read_14_reg_1111_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(p_read13_int_reg[0]),
        .Q(\p_read_14_reg_1111_pp0_iter1_reg_reg[0]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_14_reg_1111_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_14_reg_1111_pp0_iter1_reg_reg[10]_srl2 " *) 
  SRL16E \p_read_14_reg_1111_pp0_iter1_reg_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(p_read13_int_reg[10]),
        .Q(\p_read_14_reg_1111_pp0_iter1_reg_reg[10]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_14_reg_1111_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_14_reg_1111_pp0_iter1_reg_reg[11]_srl2 " *) 
  SRL16E \p_read_14_reg_1111_pp0_iter1_reg_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(p_read13_int_reg[11]),
        .Q(\p_read_14_reg_1111_pp0_iter1_reg_reg[11]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_14_reg_1111_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_14_reg_1111_pp0_iter1_reg_reg[12]_srl2 " *) 
  SRL16E \p_read_14_reg_1111_pp0_iter1_reg_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(p_read13_int_reg[12]),
        .Q(\p_read_14_reg_1111_pp0_iter1_reg_reg[12]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_14_reg_1111_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_14_reg_1111_pp0_iter1_reg_reg[13]_srl2 " *) 
  SRL16E \p_read_14_reg_1111_pp0_iter1_reg_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(p_read13_int_reg[13]),
        .Q(\p_read_14_reg_1111_pp0_iter1_reg_reg[13]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_14_reg_1111_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_14_reg_1111_pp0_iter1_reg_reg[14]_srl2 " *) 
  SRL16E \p_read_14_reg_1111_pp0_iter1_reg_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(p_read13_int_reg[14]),
        .Q(\p_read_14_reg_1111_pp0_iter1_reg_reg[14]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_14_reg_1111_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_14_reg_1111_pp0_iter1_reg_reg[15]_srl2 " *) 
  SRL16E \p_read_14_reg_1111_pp0_iter1_reg_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(p_read13_int_reg[15]),
        .Q(\p_read_14_reg_1111_pp0_iter1_reg_reg[15]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_14_reg_1111_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_14_reg_1111_pp0_iter1_reg_reg[1]_srl2 " *) 
  SRL16E \p_read_14_reg_1111_pp0_iter1_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(p_read13_int_reg[1]),
        .Q(\p_read_14_reg_1111_pp0_iter1_reg_reg[1]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_14_reg_1111_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_14_reg_1111_pp0_iter1_reg_reg[2]_srl2 " *) 
  SRL16E \p_read_14_reg_1111_pp0_iter1_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(p_read13_int_reg[2]),
        .Q(\p_read_14_reg_1111_pp0_iter1_reg_reg[2]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_14_reg_1111_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_14_reg_1111_pp0_iter1_reg_reg[3]_srl2 " *) 
  SRL16E \p_read_14_reg_1111_pp0_iter1_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(p_read13_int_reg[3]),
        .Q(\p_read_14_reg_1111_pp0_iter1_reg_reg[3]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_14_reg_1111_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_14_reg_1111_pp0_iter1_reg_reg[4]_srl2 " *) 
  SRL16E \p_read_14_reg_1111_pp0_iter1_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(p_read13_int_reg[4]),
        .Q(\p_read_14_reg_1111_pp0_iter1_reg_reg[4]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_14_reg_1111_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_14_reg_1111_pp0_iter1_reg_reg[5]_srl2 " *) 
  SRL16E \p_read_14_reg_1111_pp0_iter1_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(p_read13_int_reg[5]),
        .Q(\p_read_14_reg_1111_pp0_iter1_reg_reg[5]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_14_reg_1111_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_14_reg_1111_pp0_iter1_reg_reg[6]_srl2 " *) 
  SRL16E \p_read_14_reg_1111_pp0_iter1_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(p_read13_int_reg[6]),
        .Q(\p_read_14_reg_1111_pp0_iter1_reg_reg[6]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_14_reg_1111_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_14_reg_1111_pp0_iter1_reg_reg[7]_srl2 " *) 
  SRL16E \p_read_14_reg_1111_pp0_iter1_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(p_read13_int_reg[7]),
        .Q(\p_read_14_reg_1111_pp0_iter1_reg_reg[7]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_14_reg_1111_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_14_reg_1111_pp0_iter1_reg_reg[8]_srl2 " *) 
  SRL16E \p_read_14_reg_1111_pp0_iter1_reg_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(p_read13_int_reg[8]),
        .Q(\p_read_14_reg_1111_pp0_iter1_reg_reg[8]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_14_reg_1111_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/p_read_14_reg_1111_pp0_iter1_reg_reg[9]_srl2 " *) 
  SRL16E \p_read_14_reg_1111_pp0_iter1_reg_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(p_read13_int_reg[9]),
        .Q(\p_read_14_reg_1111_pp0_iter1_reg_reg[9]_srl2_n_4 ));
  FDRE \p_read_14_reg_1111_pp0_iter2_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read_14_reg_1111_pp0_iter1_reg_reg[0]_srl2_n_4 ),
        .Q(p_read_14_reg_1111_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \p_read_14_reg_1111_pp0_iter2_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read_14_reg_1111_pp0_iter1_reg_reg[10]_srl2_n_4 ),
        .Q(p_read_14_reg_1111_pp0_iter2_reg[10]),
        .R(1'b0));
  FDRE \p_read_14_reg_1111_pp0_iter2_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read_14_reg_1111_pp0_iter1_reg_reg[11]_srl2_n_4 ),
        .Q(p_read_14_reg_1111_pp0_iter2_reg[11]),
        .R(1'b0));
  FDRE \p_read_14_reg_1111_pp0_iter2_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read_14_reg_1111_pp0_iter1_reg_reg[12]_srl2_n_4 ),
        .Q(p_read_14_reg_1111_pp0_iter2_reg[12]),
        .R(1'b0));
  FDRE \p_read_14_reg_1111_pp0_iter2_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read_14_reg_1111_pp0_iter1_reg_reg[13]_srl2_n_4 ),
        .Q(p_read_14_reg_1111_pp0_iter2_reg[13]),
        .R(1'b0));
  FDRE \p_read_14_reg_1111_pp0_iter2_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read_14_reg_1111_pp0_iter1_reg_reg[14]_srl2_n_4 ),
        .Q(p_read_14_reg_1111_pp0_iter2_reg[14]),
        .R(1'b0));
  FDRE \p_read_14_reg_1111_pp0_iter2_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read_14_reg_1111_pp0_iter1_reg_reg[15]_srl2_n_4 ),
        .Q(p_read_14_reg_1111_pp0_iter2_reg[15]),
        .R(1'b0));
  FDRE \p_read_14_reg_1111_pp0_iter2_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read_14_reg_1111_pp0_iter1_reg_reg[1]_srl2_n_4 ),
        .Q(p_read_14_reg_1111_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \p_read_14_reg_1111_pp0_iter2_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read_14_reg_1111_pp0_iter1_reg_reg[2]_srl2_n_4 ),
        .Q(p_read_14_reg_1111_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \p_read_14_reg_1111_pp0_iter2_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read_14_reg_1111_pp0_iter1_reg_reg[3]_srl2_n_4 ),
        .Q(p_read_14_reg_1111_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \p_read_14_reg_1111_pp0_iter2_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read_14_reg_1111_pp0_iter1_reg_reg[4]_srl2_n_4 ),
        .Q(p_read_14_reg_1111_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \p_read_14_reg_1111_pp0_iter2_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read_14_reg_1111_pp0_iter1_reg_reg[5]_srl2_n_4 ),
        .Q(p_read_14_reg_1111_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \p_read_14_reg_1111_pp0_iter2_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read_14_reg_1111_pp0_iter1_reg_reg[6]_srl2_n_4 ),
        .Q(p_read_14_reg_1111_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \p_read_14_reg_1111_pp0_iter2_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read_14_reg_1111_pp0_iter1_reg_reg[7]_srl2_n_4 ),
        .Q(p_read_14_reg_1111_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \p_read_14_reg_1111_pp0_iter2_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read_14_reg_1111_pp0_iter1_reg_reg[8]_srl2_n_4 ),
        .Q(p_read_14_reg_1111_pp0_iter2_reg[8]),
        .R(1'b0));
  FDRE \p_read_14_reg_1111_pp0_iter2_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read_14_reg_1111_pp0_iter1_reg_reg[9]_srl2_n_4 ),
        .Q(p_read_14_reg_1111_pp0_iter2_reg[9]),
        .R(1'b0));
  FDRE \p_read_15_reg_1116_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read12_int_reg[0]),
        .Q(p_read_15_reg_1116[0]),
        .R(1'b0));
  FDRE \p_read_15_reg_1116_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read12_int_reg[10]),
        .Q(p_read_15_reg_1116[10]),
        .R(1'b0));
  FDRE \p_read_15_reg_1116_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read12_int_reg[11]),
        .Q(p_read_15_reg_1116[11]),
        .R(1'b0));
  FDRE \p_read_15_reg_1116_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read12_int_reg[12]),
        .Q(p_read_15_reg_1116[12]),
        .R(1'b0));
  FDRE \p_read_15_reg_1116_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read12_int_reg[13]),
        .Q(p_read_15_reg_1116[13]),
        .R(1'b0));
  FDRE \p_read_15_reg_1116_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read12_int_reg[14]),
        .Q(p_read_15_reg_1116[14]),
        .R(1'b0));
  FDRE \p_read_15_reg_1116_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read12_int_reg[15]),
        .Q(p_read_15_reg_1116[15]),
        .R(1'b0));
  FDRE \p_read_15_reg_1116_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read12_int_reg[1]),
        .Q(p_read_15_reg_1116[1]),
        .R(1'b0));
  FDRE \p_read_15_reg_1116_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read12_int_reg[2]),
        .Q(p_read_15_reg_1116[2]),
        .R(1'b0));
  FDRE \p_read_15_reg_1116_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read12_int_reg[3]),
        .Q(p_read_15_reg_1116[3]),
        .R(1'b0));
  FDRE \p_read_15_reg_1116_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read12_int_reg[4]),
        .Q(p_read_15_reg_1116[4]),
        .R(1'b0));
  FDRE \p_read_15_reg_1116_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read12_int_reg[5]),
        .Q(p_read_15_reg_1116[5]),
        .R(1'b0));
  FDRE \p_read_15_reg_1116_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read12_int_reg[6]),
        .Q(p_read_15_reg_1116[6]),
        .R(1'b0));
  FDRE \p_read_15_reg_1116_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read12_int_reg[7]),
        .Q(p_read_15_reg_1116[7]),
        .R(1'b0));
  FDRE \p_read_15_reg_1116_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read12_int_reg[8]),
        .Q(p_read_15_reg_1116[8]),
        .R(1'b0));
  FDRE \p_read_15_reg_1116_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read12_int_reg[9]),
        .Q(p_read_15_reg_1116[9]),
        .R(1'b0));
  FDRE \p_read_18_reg_1121_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read9_int_reg[0]),
        .Q(p_read_18_reg_1121[0]),
        .R(1'b0));
  FDRE \p_read_18_reg_1121_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read9_int_reg[10]),
        .Q(p_read_18_reg_1121[10]),
        .R(1'b0));
  FDRE \p_read_18_reg_1121_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read9_int_reg[11]),
        .Q(p_read_18_reg_1121[11]),
        .R(1'b0));
  FDRE \p_read_18_reg_1121_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read9_int_reg[12]),
        .Q(p_read_18_reg_1121[12]),
        .R(1'b0));
  FDRE \p_read_18_reg_1121_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read9_int_reg[13]),
        .Q(p_read_18_reg_1121[13]),
        .R(1'b0));
  FDRE \p_read_18_reg_1121_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read9_int_reg[14]),
        .Q(p_read_18_reg_1121[14]),
        .R(1'b0));
  FDRE \p_read_18_reg_1121_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read9_int_reg[15]),
        .Q(p_read_18_reg_1121[15]),
        .R(1'b0));
  FDRE \p_read_18_reg_1121_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read9_int_reg[1]),
        .Q(p_read_18_reg_1121[1]),
        .R(1'b0));
  FDRE \p_read_18_reg_1121_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read9_int_reg[2]),
        .Q(p_read_18_reg_1121[2]),
        .R(1'b0));
  FDRE \p_read_18_reg_1121_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read9_int_reg[3]),
        .Q(p_read_18_reg_1121[3]),
        .R(1'b0));
  FDRE \p_read_18_reg_1121_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read9_int_reg[4]),
        .Q(p_read_18_reg_1121[4]),
        .R(1'b0));
  FDRE \p_read_18_reg_1121_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read9_int_reg[5]),
        .Q(p_read_18_reg_1121[5]),
        .R(1'b0));
  FDRE \p_read_18_reg_1121_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read9_int_reg[6]),
        .Q(p_read_18_reg_1121[6]),
        .R(1'b0));
  FDRE \p_read_18_reg_1121_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read9_int_reg[7]),
        .Q(p_read_18_reg_1121[7]),
        .R(1'b0));
  FDRE \p_read_18_reg_1121_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read9_int_reg[8]),
        .Q(p_read_18_reg_1121[8]),
        .R(1'b0));
  FDRE \p_read_18_reg_1121_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_read9_int_reg[9]),
        .Q(p_read_18_reg_1121[9]),
        .R(1'b0));
  FDRE \p_read_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read_int_reg_reg[23]_0 [0]),
        .Q(\p_read_int_reg_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \p_read_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read_int_reg_reg[23]_0 [10]),
        .Q(\p_read_int_reg_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \p_read_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read_int_reg_reg[23]_0 [11]),
        .Q(\p_read_int_reg_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \p_read_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read_int_reg_reg[23]_0 [12]),
        .Q(\p_read_int_reg_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \p_read_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read_int_reg_reg[23]_0 [13]),
        .Q(\p_read_int_reg_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \p_read_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read_int_reg_reg[23]_0 [14]),
        .Q(\p_read_int_reg_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \p_read_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read_int_reg_reg[23]_0 [15]),
        .Q(\p_read_int_reg_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \p_read_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read_int_reg_reg[23]_0 [16]),
        .Q(\p_read_int_reg_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \p_read_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read_int_reg_reg[23]_0 [17]),
        .Q(\p_read_int_reg_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \p_read_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read_int_reg_reg[23]_0 [18]),
        .Q(\p_read_int_reg_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \p_read_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read_int_reg_reg[23]_0 [19]),
        .Q(\p_read_int_reg_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \p_read_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read_int_reg_reg[23]_0 [1]),
        .Q(\p_read_int_reg_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \p_read_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read_int_reg_reg[23]_0 [20]),
        .Q(\p_read_int_reg_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \p_read_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read_int_reg_reg[23]_0 [21]),
        .Q(\p_read_int_reg_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \p_read_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read_int_reg_reg[23]_0 [22]),
        .Q(\p_read_int_reg_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \p_read_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read_int_reg_reg[23]_0 [23]),
        .Q(\p_read_int_reg_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \p_read_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read_int_reg_reg[23]_0 [2]),
        .Q(\p_read_int_reg_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \p_read_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read_int_reg_reg[23]_0 [3]),
        .Q(\p_read_int_reg_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \p_read_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read_int_reg_reg[23]_0 [4]),
        .Q(\p_read_int_reg_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \p_read_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read_int_reg_reg[23]_0 [5]),
        .Q(\p_read_int_reg_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \p_read_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read_int_reg_reg[23]_0 [6]),
        .Q(\p_read_int_reg_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \p_read_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read_int_reg_reg[23]_0 [7]),
        .Q(\p_read_int_reg_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \p_read_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read_int_reg_reg[23]_0 [8]),
        .Q(\p_read_int_reg_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \p_read_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\p_read_int_reg_reg[23]_0 [9]),
        .Q(\p_read_int_reg_reg_n_4_[9] ),
        .R(1'b0));
  CARRY4 p_reg_reg_i_1
       (.CI(p_reg_reg_i_2_n_4),
        .CO({NLW_p_reg_reg_i_1_CO_UNCONNECTED[3:1],p_reg_reg_i_1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_i_8_n_4}),
        .O({NLW_p_reg_reg_i_1_O_UNCONNECTED[3:2],p_reg_reg_i_1_n_10,p_reg_reg_i_1_n_11}),
        .S({1'b0,1'b0,1'b1,mac_muladd_16s_8ns_26s_27_4_0_U49_n_31}));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_10__0__0
       (.I0(add_ln69_9_reg_1502[23]),
        .I1(add_ln69_8_reg_1497[23]),
        .O(p_reg_reg_i_10__0__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_10__1__0
       (.I0(add_ln69_17_reg_1517[23]),
        .I1(add_ln69_16_reg_1512[23]),
        .O(p_reg_reg_i_10__1__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_10__2
       (.I0(add_ln69_1_reg_1487[23]),
        .I1(add_ln69_reg_1482[23]),
        .O(p_reg_reg_i_10__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_11
       (.I0(add_ln69_1_reg_1487[22]),
        .I1(add_ln69_reg_1482[22]),
        .O(p_reg_reg_i_11_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_11__0
       (.I0(add_ln69_5_reg_1532_pp0_iter7_reg[24]),
        .I1(add_ln69_3_reg_1579[24]),
        .O(p_reg_reg_i_11__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_11__1
       (.I0(add_ln69_9_reg_1502[22]),
        .I1(add_ln69_8_reg_1497[22]),
        .O(p_reg_reg_i_11__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_11__2
       (.I0(add_ln69_13_reg_1554_pp0_iter7_reg[24]),
        .I1(add_ln69_11_reg_1584[24]),
        .O(p_reg_reg_i_11__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_11__3
       (.I0(add_ln69_17_reg_1517[22]),
        .I1(add_ln69_16_reg_1512[22]),
        .O(p_reg_reg_i_11__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_11__4
       (.I0(add_ln69_21_reg_1569_pp0_iter7_reg[24]),
        .I1(add_ln69_19_reg_1589[24]),
        .O(p_reg_reg_i_11__4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_12
       (.I0(add_ln69_1_reg_1487[21]),
        .I1(add_ln69_reg_1482[21]),
        .O(p_reg_reg_i_12_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_12__0
       (.I0(add_ln69_5_reg_1532_pp0_iter7_reg[23]),
        .I1(add_ln69_3_reg_1579[23]),
        .O(p_reg_reg_i_12__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_12__1
       (.I0(add_ln69_9_reg_1502[21]),
        .I1(add_ln69_8_reg_1497[21]),
        .O(p_reg_reg_i_12__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_12__2
       (.I0(add_ln69_13_reg_1554_pp0_iter7_reg[23]),
        .I1(add_ln69_11_reg_1584[23]),
        .O(p_reg_reg_i_12__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_12__3
       (.I0(add_ln69_17_reg_1517[21]),
        .I1(add_ln69_16_reg_1512[21]),
        .O(p_reg_reg_i_12__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_12__4
       (.I0(add_ln69_21_reg_1569_pp0_iter7_reg[23]),
        .I1(add_ln69_19_reg_1589[23]),
        .O(p_reg_reg_i_12__4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_13
       (.I0(add_ln69_1_reg_1487[20]),
        .I1(add_ln69_reg_1482[20]),
        .O(p_reg_reg_i_13_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_13__0
       (.I0(add_ln69_5_reg_1532_pp0_iter7_reg[22]),
        .I1(add_ln69_3_reg_1579[22]),
        .O(p_reg_reg_i_13__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_13__1
       (.I0(add_ln69_9_reg_1502[20]),
        .I1(add_ln69_8_reg_1497[20]),
        .O(p_reg_reg_i_13__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_13__2
       (.I0(add_ln69_13_reg_1554_pp0_iter7_reg[22]),
        .I1(add_ln69_11_reg_1584[22]),
        .O(p_reg_reg_i_13__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_13__3
       (.I0(add_ln69_17_reg_1517[20]),
        .I1(add_ln69_16_reg_1512[20]),
        .O(p_reg_reg_i_13__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_13__4
       (.I0(add_ln69_21_reg_1569_pp0_iter7_reg[22]),
        .I1(add_ln69_19_reg_1589[22]),
        .O(p_reg_reg_i_13__4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_14
       (.I0(add_ln69_1_reg_1487[19]),
        .I1(add_ln69_reg_1482[19]),
        .O(p_reg_reg_i_14_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_14__0
       (.I0(add_ln69_5_reg_1532_pp0_iter7_reg[21]),
        .I1(add_ln69_3_reg_1579[21]),
        .O(p_reg_reg_i_14__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_14__1
       (.I0(add_ln69_9_reg_1502[19]),
        .I1(add_ln69_8_reg_1497[19]),
        .O(p_reg_reg_i_14__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_14__2
       (.I0(add_ln69_13_reg_1554_pp0_iter7_reg[21]),
        .I1(add_ln69_11_reg_1584[21]),
        .O(p_reg_reg_i_14__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_14__3
       (.I0(add_ln69_17_reg_1517[19]),
        .I1(add_ln69_16_reg_1512[19]),
        .O(p_reg_reg_i_14__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_14__4
       (.I0(add_ln69_21_reg_1569_pp0_iter7_reg[21]),
        .I1(add_ln69_19_reg_1589[21]),
        .O(p_reg_reg_i_14__4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_15
       (.I0(add_ln69_1_reg_1487[18]),
        .I1(add_ln69_reg_1482[18]),
        .O(p_reg_reg_i_15_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_15__0
       (.I0(add_ln69_5_reg_1532_pp0_iter7_reg[20]),
        .I1(add_ln69_3_reg_1579[20]),
        .O(p_reg_reg_i_15__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_15__1
       (.I0(add_ln69_9_reg_1502[18]),
        .I1(add_ln69_8_reg_1497[18]),
        .O(p_reg_reg_i_15__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_15__2
       (.I0(add_ln69_13_reg_1554_pp0_iter7_reg[20]),
        .I1(add_ln69_11_reg_1584[20]),
        .O(p_reg_reg_i_15__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_15__3
       (.I0(add_ln69_17_reg_1517[18]),
        .I1(add_ln69_16_reg_1512[18]),
        .O(p_reg_reg_i_15__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_15__4
       (.I0(add_ln69_21_reg_1569_pp0_iter7_reg[20]),
        .I1(add_ln69_19_reg_1589[20]),
        .O(p_reg_reg_i_15__4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_16
       (.I0(add_ln69_1_reg_1487[17]),
        .I1(add_ln69_reg_1482[17]),
        .O(p_reg_reg_i_16_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_16__0
       (.I0(add_ln69_5_reg_1532_pp0_iter7_reg[19]),
        .I1(add_ln69_3_reg_1579[19]),
        .O(p_reg_reg_i_16__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_16__1
       (.I0(add_ln69_9_reg_1502[17]),
        .I1(add_ln69_8_reg_1497[17]),
        .O(p_reg_reg_i_16__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_16__2
       (.I0(add_ln69_13_reg_1554_pp0_iter7_reg[19]),
        .I1(add_ln69_11_reg_1584[19]),
        .O(p_reg_reg_i_16__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_16__3
       (.I0(add_ln69_17_reg_1517[17]),
        .I1(add_ln69_16_reg_1512[17]),
        .O(p_reg_reg_i_16__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_16__4
       (.I0(add_ln69_21_reg_1569_pp0_iter7_reg[19]),
        .I1(add_ln69_19_reg_1589[19]),
        .O(p_reg_reg_i_16__4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_17
       (.I0(add_ln69_1_reg_1487[16]),
        .I1(add_ln69_reg_1482[16]),
        .O(p_reg_reg_i_17_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_17__0
       (.I0(add_ln69_5_reg_1532_pp0_iter7_reg[18]),
        .I1(add_ln69_3_reg_1579[18]),
        .O(p_reg_reg_i_17__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_17__1
       (.I0(add_ln69_9_reg_1502[16]),
        .I1(add_ln69_8_reg_1497[16]),
        .O(p_reg_reg_i_17__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_17__2
       (.I0(add_ln69_13_reg_1554_pp0_iter7_reg[18]),
        .I1(add_ln69_11_reg_1584[18]),
        .O(p_reg_reg_i_17__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_17__3
       (.I0(add_ln69_17_reg_1517[16]),
        .I1(add_ln69_16_reg_1512[16]),
        .O(p_reg_reg_i_17__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_17__4
       (.I0(add_ln69_21_reg_1569_pp0_iter7_reg[18]),
        .I1(add_ln69_19_reg_1589[18]),
        .O(p_reg_reg_i_17__4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_18
       (.I0(add_ln69_1_reg_1487[15]),
        .I1(add_ln69_reg_1482[15]),
        .O(p_reg_reg_i_18_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_18__0
       (.I0(add_ln69_5_reg_1532_pp0_iter7_reg[17]),
        .I1(add_ln69_3_reg_1579[17]),
        .O(p_reg_reg_i_18__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_18__1
       (.I0(add_ln69_9_reg_1502[15]),
        .I1(add_ln69_8_reg_1497[15]),
        .O(p_reg_reg_i_18__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_18__2
       (.I0(add_ln69_13_reg_1554_pp0_iter7_reg[17]),
        .I1(add_ln69_11_reg_1584[17]),
        .O(p_reg_reg_i_18__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_18__3
       (.I0(add_ln69_17_reg_1517[15]),
        .I1(add_ln69_16_reg_1512[15]),
        .O(p_reg_reg_i_18__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_18__4
       (.I0(add_ln69_21_reg_1569_pp0_iter7_reg[17]),
        .I1(add_ln69_19_reg_1589[17]),
        .O(p_reg_reg_i_18__4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_19
       (.I0(add_ln69_1_reg_1487[14]),
        .I1(add_ln69_reg_1482[14]),
        .O(p_reg_reg_i_19_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_19__0
       (.I0(add_ln69_5_reg_1532_pp0_iter7_reg[16]),
        .I1(add_ln69_3_reg_1579[16]),
        .O(p_reg_reg_i_19__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_19__1
       (.I0(add_ln69_9_reg_1502[14]),
        .I1(add_ln69_8_reg_1497[14]),
        .O(p_reg_reg_i_19__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_19__2
       (.I0(add_ln69_13_reg_1554_pp0_iter7_reg[16]),
        .I1(add_ln69_11_reg_1584[16]),
        .O(p_reg_reg_i_19__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_19__3
       (.I0(add_ln69_17_reg_1517[14]),
        .I1(add_ln69_16_reg_1512[14]),
        .O(p_reg_reg_i_19__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_19__4
       (.I0(add_ln69_21_reg_1569_pp0_iter7_reg[16]),
        .I1(add_ln69_19_reg_1589[16]),
        .O(p_reg_reg_i_19__4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_1__0
       (.CI(p_reg_reg_i_2__0_n_4),
        .CO({NLW_p_reg_reg_i_1__0_CO_UNCONNECTED[3:2],p_reg_reg_i_1__0_n_6,p_reg_reg_i_1__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_reg_reg_i_8__0_n_4,add_ln69_5_reg_1532_pp0_iter7_reg[24]}),
        .O({NLW_p_reg_reg_i_1__0_O_UNCONNECTED[3],C[26:24]}),
        .S({1'b0,mac_muladd_16s_8ns_27s_28_4_0_U52_n_32,mac_muladd_16s_8ns_27s_28_4_0_U52_n_33,p_reg_reg_i_11__0_n_4}));
  CARRY4 p_reg_reg_i_1__1
       (.CI(p_reg_reg_i_2__1_n_4),
        .CO({NLW_p_reg_reg_i_1__1_CO_UNCONNECTED[3:1],p_reg_reg_i_1__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_i_8__1_n_4}),
        .O({NLW_p_reg_reg_i_1__1_O_UNCONNECTED[3:2],p_reg_reg_i_1__1_n_10,p_reg_reg_i_1__1_n_11}),
        .S({1'b0,1'b0,1'b1,mac_muladd_16s_8ns_26s_27_4_0_U50_n_31}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_1__2
       (.CI(p_reg_reg_i_2__2_n_4),
        .CO({NLW_p_reg_reg_i_1__2_CO_UNCONNECTED[3:2],p_reg_reg_i_1__2_n_6,p_reg_reg_i_1__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_reg_reg_i_8__2_n_4,add_ln69_13_reg_1554_pp0_iter7_reg[24]}),
        .O({NLW_p_reg_reg_i_1__2_O_UNCONNECTED[3],p_reg_reg_i_1__2_n_9,p_reg_reg_i_1__2_n_10,p_reg_reg_i_1__2_n_11}),
        .S({1'b0,mac_muladd_16s_8ns_27s_28_4_0_U53_n_32,mac_muladd_16s_8ns_27s_28_4_0_U53_n_33,p_reg_reg_i_11__2_n_4}));
  CARRY4 p_reg_reg_i_1__3
       (.CI(p_reg_reg_i_2__3_n_4),
        .CO({NLW_p_reg_reg_i_1__3_CO_UNCONNECTED[3:1],p_reg_reg_i_1__3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_i_8__3_n_4}),
        .O({NLW_p_reg_reg_i_1__3_O_UNCONNECTED[3:2],p_reg_reg_i_1__3_n_10,p_reg_reg_i_1__3_n_11}),
        .S({1'b0,1'b0,1'b1,mac_muladd_16s_8ns_26s_27_4_0_U51_n_31}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_1__4
       (.CI(p_reg_reg_i_2__4_n_4),
        .CO({NLW_p_reg_reg_i_1__4_CO_UNCONNECTED[3:2],p_reg_reg_i_1__4_n_6,p_reg_reg_i_1__4_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_reg_reg_i_8__4_n_4,add_ln69_21_reg_1569_pp0_iter7_reg[24]}),
        .O({NLW_p_reg_reg_i_1__4_O_UNCONNECTED[3],p_reg_reg_i_1__4_n_9,p_reg_reg_i_1__4_n_10,p_reg_reg_i_1__4_n_11}),
        .S({1'b0,mac_muladd_16s_8ns_27s_28_4_0_U54_n_32,mac_muladd_16s_8ns_27s_28_4_0_U54_n_33,p_reg_reg_i_11__4_n_4}));
  CARRY4 p_reg_reg_i_2
       (.CI(p_reg_reg_i_3_n_4),
        .CO({p_reg_reg_i_2_n_4,p_reg_reg_i_2_n_5,p_reg_reg_i_2_n_6,p_reg_reg_i_2_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_1_reg_1487[23:20]),
        .O({p_reg_reg_i_2_n_8,p_reg_reg_i_2_n_9,p_reg_reg_i_2_n_10,p_reg_reg_i_2_n_11}),
        .S({p_reg_reg_i_10__2_n_4,p_reg_reg_i_11_n_4,p_reg_reg_i_12_n_4,p_reg_reg_i_13_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_20
       (.I0(add_ln69_1_reg_1487[13]),
        .I1(add_ln69_reg_1482[13]),
        .O(p_reg_reg_i_20_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_20__0
       (.I0(add_ln69_5_reg_1532_pp0_iter7_reg[15]),
        .I1(add_ln69_3_reg_1579[15]),
        .O(p_reg_reg_i_20__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_20__1
       (.I0(add_ln69_9_reg_1502[13]),
        .I1(add_ln69_8_reg_1497[13]),
        .O(p_reg_reg_i_20__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_20__2
       (.I0(add_ln69_13_reg_1554_pp0_iter7_reg[15]),
        .I1(add_ln69_11_reg_1584[15]),
        .O(p_reg_reg_i_20__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_20__3
       (.I0(add_ln69_17_reg_1517[13]),
        .I1(add_ln69_16_reg_1512[13]),
        .O(p_reg_reg_i_20__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_20__4
       (.I0(add_ln69_21_reg_1569_pp0_iter7_reg[15]),
        .I1(add_ln69_19_reg_1589[15]),
        .O(p_reg_reg_i_20__4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_21
       (.I0(add_ln69_1_reg_1487[12]),
        .I1(add_ln69_reg_1482[12]),
        .O(p_reg_reg_i_21_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_21__0
       (.I0(add_ln69_5_reg_1532_pp0_iter7_reg[14]),
        .I1(add_ln69_3_reg_1579[14]),
        .O(p_reg_reg_i_21__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_21__1
       (.I0(add_ln69_9_reg_1502[12]),
        .I1(add_ln69_8_reg_1497[12]),
        .O(p_reg_reg_i_21__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_21__2
       (.I0(add_ln69_13_reg_1554_pp0_iter7_reg[14]),
        .I1(add_ln69_11_reg_1584[14]),
        .O(p_reg_reg_i_21__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_21__3
       (.I0(add_ln69_17_reg_1517[12]),
        .I1(add_ln69_16_reg_1512[12]),
        .O(p_reg_reg_i_21__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_21__4
       (.I0(add_ln69_21_reg_1569_pp0_iter7_reg[14]),
        .I1(add_ln69_19_reg_1589[14]),
        .O(p_reg_reg_i_21__4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_22
       (.I0(add_ln69_1_reg_1487[11]),
        .I1(add_ln69_reg_1482[11]),
        .O(p_reg_reg_i_22_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_22__0
       (.I0(add_ln69_5_reg_1532_pp0_iter7_reg[13]),
        .I1(add_ln69_3_reg_1579[13]),
        .O(p_reg_reg_i_22__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_22__1
       (.I0(add_ln69_9_reg_1502[11]),
        .I1(add_ln69_8_reg_1497[11]),
        .O(p_reg_reg_i_22__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_22__2
       (.I0(add_ln69_13_reg_1554_pp0_iter7_reg[13]),
        .I1(add_ln69_11_reg_1584[13]),
        .O(p_reg_reg_i_22__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_22__3
       (.I0(add_ln69_17_reg_1517[11]),
        .I1(add_ln69_16_reg_1512[11]),
        .O(p_reg_reg_i_22__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_22__4
       (.I0(add_ln69_21_reg_1569_pp0_iter7_reg[13]),
        .I1(add_ln69_19_reg_1589[13]),
        .O(p_reg_reg_i_22__4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_23
       (.I0(add_ln69_1_reg_1487[10]),
        .I1(add_ln69_reg_1482[10]),
        .O(p_reg_reg_i_23_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_23__0
       (.I0(add_ln69_5_reg_1532_pp0_iter7_reg[12]),
        .I1(add_ln69_3_reg_1579[12]),
        .O(p_reg_reg_i_23__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_23__1
       (.I0(add_ln69_9_reg_1502[10]),
        .I1(add_ln69_8_reg_1497[10]),
        .O(p_reg_reg_i_23__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_23__2
       (.I0(add_ln69_13_reg_1554_pp0_iter7_reg[12]),
        .I1(add_ln69_11_reg_1584[12]),
        .O(p_reg_reg_i_23__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_23__3
       (.I0(add_ln69_17_reg_1517[10]),
        .I1(add_ln69_16_reg_1512[10]),
        .O(p_reg_reg_i_23__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_23__4
       (.I0(add_ln69_21_reg_1569_pp0_iter7_reg[12]),
        .I1(add_ln69_19_reg_1589[12]),
        .O(p_reg_reg_i_23__4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_24
       (.I0(add_ln69_1_reg_1487[9]),
        .I1(add_ln69_reg_1482[9]),
        .O(p_reg_reg_i_24_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_24__0
       (.I0(add_ln69_5_reg_1532_pp0_iter7_reg[11]),
        .I1(add_ln69_3_reg_1579[11]),
        .O(p_reg_reg_i_24__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_24__1
       (.I0(add_ln69_9_reg_1502[9]),
        .I1(add_ln69_8_reg_1497[9]),
        .O(p_reg_reg_i_24__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_24__2
       (.I0(add_ln69_13_reg_1554_pp0_iter7_reg[11]),
        .I1(add_ln69_11_reg_1584[11]),
        .O(p_reg_reg_i_24__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_24__3
       (.I0(add_ln69_17_reg_1517[9]),
        .I1(add_ln69_16_reg_1512[9]),
        .O(p_reg_reg_i_24__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_24__4
       (.I0(add_ln69_21_reg_1569_pp0_iter7_reg[11]),
        .I1(add_ln69_19_reg_1589[11]),
        .O(p_reg_reg_i_24__4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_25
       (.I0(add_ln69_1_reg_1487[8]),
        .I1(add_ln69_reg_1482[8]),
        .O(p_reg_reg_i_25_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_25__0
       (.I0(add_ln69_5_reg_1532_pp0_iter7_reg[10]),
        .I1(add_ln69_3_reg_1579[10]),
        .O(p_reg_reg_i_25__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_25__1
       (.I0(add_ln69_9_reg_1502[8]),
        .I1(add_ln69_8_reg_1497[8]),
        .O(p_reg_reg_i_25__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_25__2
       (.I0(add_ln69_13_reg_1554_pp0_iter7_reg[10]),
        .I1(add_ln69_11_reg_1584[10]),
        .O(p_reg_reg_i_25__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_25__3
       (.I0(add_ln69_17_reg_1517[8]),
        .I1(add_ln69_16_reg_1512[8]),
        .O(p_reg_reg_i_25__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_25__4
       (.I0(add_ln69_21_reg_1569_pp0_iter7_reg[10]),
        .I1(add_ln69_19_reg_1589[10]),
        .O(p_reg_reg_i_25__4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_26
       (.I0(add_ln69_1_reg_1487[7]),
        .I1(add_ln69_reg_1482[7]),
        .O(p_reg_reg_i_26_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_26__0
       (.I0(add_ln69_5_reg_1532_pp0_iter7_reg[9]),
        .I1(add_ln69_3_reg_1579[9]),
        .O(p_reg_reg_i_26__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_26__1
       (.I0(add_ln69_9_reg_1502[7]),
        .I1(add_ln69_8_reg_1497[7]),
        .O(p_reg_reg_i_26__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_26__2
       (.I0(add_ln69_13_reg_1554_pp0_iter7_reg[9]),
        .I1(add_ln69_11_reg_1584[9]),
        .O(p_reg_reg_i_26__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_26__3
       (.I0(add_ln69_17_reg_1517[7]),
        .I1(add_ln69_16_reg_1512[7]),
        .O(p_reg_reg_i_26__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_26__4
       (.I0(add_ln69_21_reg_1569_pp0_iter7_reg[9]),
        .I1(add_ln69_19_reg_1589[9]),
        .O(p_reg_reg_i_26__4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_27
       (.I0(add_ln69_1_reg_1487[6]),
        .I1(add_ln69_reg_1482[6]),
        .O(p_reg_reg_i_27_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_27__0
       (.I0(add_ln69_5_reg_1532_pp0_iter7_reg[8]),
        .I1(add_ln69_3_reg_1579[8]),
        .O(p_reg_reg_i_27__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_27__1
       (.I0(add_ln69_9_reg_1502[6]),
        .I1(add_ln69_8_reg_1497[6]),
        .O(p_reg_reg_i_27__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_27__2
       (.I0(add_ln69_13_reg_1554_pp0_iter7_reg[8]),
        .I1(add_ln69_11_reg_1584[8]),
        .O(p_reg_reg_i_27__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_27__3
       (.I0(add_ln69_17_reg_1517[6]),
        .I1(add_ln69_16_reg_1512[6]),
        .O(p_reg_reg_i_27__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_27__4
       (.I0(add_ln69_21_reg_1569_pp0_iter7_reg[8]),
        .I1(add_ln69_19_reg_1589[8]),
        .O(p_reg_reg_i_27__4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_28
       (.I0(add_ln69_1_reg_1487[5]),
        .I1(add_ln69_reg_1482[5]),
        .O(p_reg_reg_i_28_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_28__0
       (.I0(add_ln69_5_reg_1532_pp0_iter7_reg[7]),
        .I1(add_ln69_3_reg_1579[7]),
        .O(p_reg_reg_i_28__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_28__1
       (.I0(add_ln69_9_reg_1502[5]),
        .I1(add_ln69_8_reg_1497[5]),
        .O(p_reg_reg_i_28__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_28__2
       (.I0(add_ln69_13_reg_1554_pp0_iter7_reg[7]),
        .I1(add_ln69_11_reg_1584[7]),
        .O(p_reg_reg_i_28__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_28__3
       (.I0(add_ln69_17_reg_1517[5]),
        .I1(add_ln69_16_reg_1512[5]),
        .O(p_reg_reg_i_28__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_28__4
       (.I0(add_ln69_21_reg_1569_pp0_iter7_reg[7]),
        .I1(add_ln69_19_reg_1589[7]),
        .O(p_reg_reg_i_28__4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_29
       (.I0(add_ln69_1_reg_1487[4]),
        .I1(add_ln69_reg_1482[4]),
        .O(p_reg_reg_i_29_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_29__0
       (.I0(add_ln69_5_reg_1532_pp0_iter7_reg[6]),
        .I1(add_ln69_3_reg_1579[6]),
        .O(p_reg_reg_i_29__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_29__1
       (.I0(add_ln69_9_reg_1502[4]),
        .I1(add_ln69_8_reg_1497[4]),
        .O(p_reg_reg_i_29__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_29__2
       (.I0(add_ln69_13_reg_1554_pp0_iter7_reg[6]),
        .I1(add_ln69_11_reg_1584[6]),
        .O(p_reg_reg_i_29__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_29__3
       (.I0(add_ln69_17_reg_1517[4]),
        .I1(add_ln69_16_reg_1512[4]),
        .O(p_reg_reg_i_29__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_29__4
       (.I0(add_ln69_21_reg_1569_pp0_iter7_reg[6]),
        .I1(add_ln69_19_reg_1589[6]),
        .O(p_reg_reg_i_29__4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_2__0
       (.CI(p_reg_reg_i_3__0_n_4),
        .CO({p_reg_reg_i_2__0_n_4,p_reg_reg_i_2__0_n_5,p_reg_reg_i_2__0_n_6,p_reg_reg_i_2__0_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_5_reg_1532_pp0_iter7_reg[23:20]),
        .O(C[23:20]),
        .S({p_reg_reg_i_12__0_n_4,p_reg_reg_i_13__0_n_4,p_reg_reg_i_14__0_n_4,p_reg_reg_i_15__0_n_4}));
  CARRY4 p_reg_reg_i_2__1
       (.CI(p_reg_reg_i_3__1_n_4),
        .CO({p_reg_reg_i_2__1_n_4,p_reg_reg_i_2__1_n_5,p_reg_reg_i_2__1_n_6,p_reg_reg_i_2__1_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_9_reg_1502[23:20]),
        .O({p_reg_reg_i_2__1_n_8,p_reg_reg_i_2__1_n_9,p_reg_reg_i_2__1_n_10,p_reg_reg_i_2__1_n_11}),
        .S({p_reg_reg_i_10__0__0_n_4,p_reg_reg_i_11__1_n_4,p_reg_reg_i_12__1_n_4,p_reg_reg_i_13__1_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_2__2
       (.CI(p_reg_reg_i_3__2_n_4),
        .CO({p_reg_reg_i_2__2_n_4,p_reg_reg_i_2__2_n_5,p_reg_reg_i_2__2_n_6,p_reg_reg_i_2__2_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_13_reg_1554_pp0_iter7_reg[23:20]),
        .O({p_reg_reg_i_2__2_n_8,p_reg_reg_i_2__2_n_9,p_reg_reg_i_2__2_n_10,p_reg_reg_i_2__2_n_11}),
        .S({p_reg_reg_i_12__2_n_4,p_reg_reg_i_13__2_n_4,p_reg_reg_i_14__2_n_4,p_reg_reg_i_15__2_n_4}));
  CARRY4 p_reg_reg_i_2__3
       (.CI(p_reg_reg_i_3__3_n_4),
        .CO({p_reg_reg_i_2__3_n_4,p_reg_reg_i_2__3_n_5,p_reg_reg_i_2__3_n_6,p_reg_reg_i_2__3_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_17_reg_1517[23:20]),
        .O({p_reg_reg_i_2__3_n_8,p_reg_reg_i_2__3_n_9,p_reg_reg_i_2__3_n_10,p_reg_reg_i_2__3_n_11}),
        .S({p_reg_reg_i_10__1__0_n_4,p_reg_reg_i_11__3_n_4,p_reg_reg_i_12__3_n_4,p_reg_reg_i_13__3_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_2__4
       (.CI(p_reg_reg_i_3__4_n_4),
        .CO({p_reg_reg_i_2__4_n_4,p_reg_reg_i_2__4_n_5,p_reg_reg_i_2__4_n_6,p_reg_reg_i_2__4_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_21_reg_1569_pp0_iter7_reg[23:20]),
        .O({p_reg_reg_i_2__4_n_8,p_reg_reg_i_2__4_n_9,p_reg_reg_i_2__4_n_10,p_reg_reg_i_2__4_n_11}),
        .S({p_reg_reg_i_12__4_n_4,p_reg_reg_i_13__4_n_4,p_reg_reg_i_14__4_n_4,p_reg_reg_i_15__4_n_4}));
  CARRY4 p_reg_reg_i_3
       (.CI(p_reg_reg_i_4_n_4),
        .CO({p_reg_reg_i_3_n_4,p_reg_reg_i_3_n_5,p_reg_reg_i_3_n_6,p_reg_reg_i_3_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_1_reg_1487[19:16]),
        .O({p_reg_reg_i_3_n_8,p_reg_reg_i_3_n_9,p_reg_reg_i_3_n_10,p_reg_reg_i_3_n_11}),
        .S({p_reg_reg_i_14_n_4,p_reg_reg_i_15_n_4,p_reg_reg_i_16_n_4,p_reg_reg_i_17_n_4}));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_30
       (.I0(add_ln69_1_reg_1487[3]),
        .I1(add_ln69_reg_1482[3]),
        .O(p_reg_reg_i_30_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_30__0
       (.I0(add_ln69_5_reg_1532_pp0_iter7_reg[5]),
        .I1(add_ln69_3_reg_1579[5]),
        .O(p_reg_reg_i_30__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_30__1
       (.I0(add_ln69_9_reg_1502[3]),
        .I1(add_ln69_8_reg_1497[3]),
        .O(p_reg_reg_i_30__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_30__2
       (.I0(add_ln69_13_reg_1554_pp0_iter7_reg[5]),
        .I1(add_ln69_11_reg_1584[5]),
        .O(p_reg_reg_i_30__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_30__3
       (.I0(add_ln69_17_reg_1517[3]),
        .I1(add_ln69_16_reg_1512[3]),
        .O(p_reg_reg_i_30__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_30__4
       (.I0(add_ln69_21_reg_1569_pp0_iter7_reg[5]),
        .I1(add_ln69_19_reg_1589[5]),
        .O(p_reg_reg_i_30__4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_31
       (.I0(add_ln69_1_reg_1487[2]),
        .I1(add_ln69_reg_1482[2]),
        .O(p_reg_reg_i_31_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_31__0
       (.I0(add_ln69_5_reg_1532_pp0_iter7_reg[4]),
        .I1(add_ln69_3_reg_1579[4]),
        .O(p_reg_reg_i_31__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_31__1
       (.I0(add_ln69_9_reg_1502[2]),
        .I1(add_ln69_8_reg_1497[2]),
        .O(p_reg_reg_i_31__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_31__2
       (.I0(add_ln69_13_reg_1554_pp0_iter7_reg[4]),
        .I1(add_ln69_11_reg_1584[4]),
        .O(p_reg_reg_i_31__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_31__3
       (.I0(add_ln69_17_reg_1517[2]),
        .I1(add_ln69_16_reg_1512[2]),
        .O(p_reg_reg_i_31__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_31__4
       (.I0(add_ln69_21_reg_1569_pp0_iter7_reg[4]),
        .I1(add_ln69_19_reg_1589[4]),
        .O(p_reg_reg_i_31__4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_32
       (.I0(add_ln69_1_reg_1487[1]),
        .I1(add_ln69_reg_1482[1]),
        .O(p_reg_reg_i_32_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_32__0
       (.I0(add_ln69_5_reg_1532_pp0_iter7_reg[3]),
        .I1(add_ln69_3_reg_1579[3]),
        .O(p_reg_reg_i_32__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_32__1
       (.I0(add_ln69_9_reg_1502[1]),
        .I1(add_ln69_8_reg_1497[1]),
        .O(p_reg_reg_i_32__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_32__2
       (.I0(add_ln69_13_reg_1554_pp0_iter7_reg[3]),
        .I1(add_ln69_11_reg_1584[3]),
        .O(p_reg_reg_i_32__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_32__3
       (.I0(add_ln69_17_reg_1517[1]),
        .I1(add_ln69_16_reg_1512[1]),
        .O(p_reg_reg_i_32__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_32__4
       (.I0(add_ln69_21_reg_1569_pp0_iter7_reg[3]),
        .I1(add_ln69_19_reg_1589[3]),
        .O(p_reg_reg_i_32__4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_33
       (.I0(add_ln69_1_reg_1487[0]),
        .I1(add_ln69_reg_1482[0]),
        .O(p_reg_reg_i_33_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_33__0
       (.I0(add_ln69_5_reg_1532_pp0_iter7_reg[2]),
        .I1(add_ln69_3_reg_1579[2]),
        .O(p_reg_reg_i_33__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_33__1
       (.I0(add_ln69_9_reg_1502[0]),
        .I1(add_ln69_8_reg_1497[0]),
        .O(p_reg_reg_i_33__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_33__2
       (.I0(add_ln69_13_reg_1554_pp0_iter7_reg[2]),
        .I1(add_ln69_11_reg_1584[2]),
        .O(p_reg_reg_i_33__2_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_33__3
       (.I0(add_ln69_17_reg_1517[0]),
        .I1(add_ln69_16_reg_1512[0]),
        .O(p_reg_reg_i_33__3_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_33__4
       (.I0(add_ln69_21_reg_1569_pp0_iter7_reg[2]),
        .I1(add_ln69_19_reg_1589[2]),
        .O(p_reg_reg_i_33__4_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_34
       (.I0(add_ln69_5_reg_1532_pp0_iter7_reg[1]),
        .I1(add_ln69_3_reg_1579[1]),
        .O(p_reg_reg_i_34_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_34__0
       (.I0(add_ln69_13_reg_1554_pp0_iter7_reg[1]),
        .I1(add_ln69_11_reg_1584[1]),
        .O(p_reg_reg_i_34__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_34__1
       (.I0(add_ln69_21_reg_1569_pp0_iter7_reg[1]),
        .I1(add_ln69_19_reg_1589[1]),
        .O(p_reg_reg_i_34__1_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_35
       (.I0(add_ln69_5_reg_1532_pp0_iter7_reg[0]),
        .I1(add_ln69_3_reg_1579[0]),
        .O(p_reg_reg_i_35_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_35__0
       (.I0(add_ln69_13_reg_1554_pp0_iter7_reg[0]),
        .I1(add_ln69_11_reg_1584[0]),
        .O(p_reg_reg_i_35__0_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_35__1
       (.I0(add_ln69_21_reg_1569_pp0_iter7_reg[0]),
        .I1(add_ln69_19_reg_1589[0]),
        .O(p_reg_reg_i_35__1_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_3__0
       (.CI(p_reg_reg_i_4__0_n_4),
        .CO({p_reg_reg_i_3__0_n_4,p_reg_reg_i_3__0_n_5,p_reg_reg_i_3__0_n_6,p_reg_reg_i_3__0_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_5_reg_1532_pp0_iter7_reg[19:16]),
        .O(C[19:16]),
        .S({p_reg_reg_i_16__0_n_4,p_reg_reg_i_17__0_n_4,p_reg_reg_i_18__0_n_4,p_reg_reg_i_19__0_n_4}));
  CARRY4 p_reg_reg_i_3__1
       (.CI(p_reg_reg_i_4__1_n_4),
        .CO({p_reg_reg_i_3__1_n_4,p_reg_reg_i_3__1_n_5,p_reg_reg_i_3__1_n_6,p_reg_reg_i_3__1_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_9_reg_1502[19:16]),
        .O({p_reg_reg_i_3__1_n_8,p_reg_reg_i_3__1_n_9,p_reg_reg_i_3__1_n_10,p_reg_reg_i_3__1_n_11}),
        .S({p_reg_reg_i_14__1_n_4,p_reg_reg_i_15__1_n_4,p_reg_reg_i_16__1_n_4,p_reg_reg_i_17__1_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_3__2
       (.CI(p_reg_reg_i_4__2_n_4),
        .CO({p_reg_reg_i_3__2_n_4,p_reg_reg_i_3__2_n_5,p_reg_reg_i_3__2_n_6,p_reg_reg_i_3__2_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_13_reg_1554_pp0_iter7_reg[19:16]),
        .O({p_reg_reg_i_3__2_n_8,p_reg_reg_i_3__2_n_9,p_reg_reg_i_3__2_n_10,p_reg_reg_i_3__2_n_11}),
        .S({p_reg_reg_i_16__2_n_4,p_reg_reg_i_17__2_n_4,p_reg_reg_i_18__2_n_4,p_reg_reg_i_19__2_n_4}));
  CARRY4 p_reg_reg_i_3__3
       (.CI(p_reg_reg_i_4__3_n_4),
        .CO({p_reg_reg_i_3__3_n_4,p_reg_reg_i_3__3_n_5,p_reg_reg_i_3__3_n_6,p_reg_reg_i_3__3_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_17_reg_1517[19:16]),
        .O({p_reg_reg_i_3__3_n_8,p_reg_reg_i_3__3_n_9,p_reg_reg_i_3__3_n_10,p_reg_reg_i_3__3_n_11}),
        .S({p_reg_reg_i_14__3_n_4,p_reg_reg_i_15__3_n_4,p_reg_reg_i_16__3_n_4,p_reg_reg_i_17__3_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_3__4
       (.CI(p_reg_reg_i_4__4_n_4),
        .CO({p_reg_reg_i_3__4_n_4,p_reg_reg_i_3__4_n_5,p_reg_reg_i_3__4_n_6,p_reg_reg_i_3__4_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_21_reg_1569_pp0_iter7_reg[19:16]),
        .O({p_reg_reg_i_3__4_n_8,p_reg_reg_i_3__4_n_9,p_reg_reg_i_3__4_n_10,p_reg_reg_i_3__4_n_11}),
        .S({p_reg_reg_i_16__4_n_4,p_reg_reg_i_17__4_n_4,p_reg_reg_i_18__4_n_4,p_reg_reg_i_19__4_n_4}));
  CARRY4 p_reg_reg_i_4
       (.CI(p_reg_reg_i_5_n_4),
        .CO({p_reg_reg_i_4_n_4,p_reg_reg_i_4_n_5,p_reg_reg_i_4_n_6,p_reg_reg_i_4_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_1_reg_1487[15:12]),
        .O({p_reg_reg_i_4_n_8,p_reg_reg_i_4_n_9,p_reg_reg_i_4_n_10,p_reg_reg_i_4_n_11}),
        .S({p_reg_reg_i_18_n_4,p_reg_reg_i_19_n_4,p_reg_reg_i_20_n_4,p_reg_reg_i_21_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_4__0
       (.CI(p_reg_reg_i_5__0_n_4),
        .CO({p_reg_reg_i_4__0_n_4,p_reg_reg_i_4__0_n_5,p_reg_reg_i_4__0_n_6,p_reg_reg_i_4__0_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_5_reg_1532_pp0_iter7_reg[15:12]),
        .O(C[15:12]),
        .S({p_reg_reg_i_20__0_n_4,p_reg_reg_i_21__0_n_4,p_reg_reg_i_22__0_n_4,p_reg_reg_i_23__0_n_4}));
  CARRY4 p_reg_reg_i_4__1
       (.CI(p_reg_reg_i_5__1_n_4),
        .CO({p_reg_reg_i_4__1_n_4,p_reg_reg_i_4__1_n_5,p_reg_reg_i_4__1_n_6,p_reg_reg_i_4__1_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_9_reg_1502[15:12]),
        .O({p_reg_reg_i_4__1_n_8,p_reg_reg_i_4__1_n_9,p_reg_reg_i_4__1_n_10,p_reg_reg_i_4__1_n_11}),
        .S({p_reg_reg_i_18__1_n_4,p_reg_reg_i_19__1_n_4,p_reg_reg_i_20__1_n_4,p_reg_reg_i_21__1_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_4__2
       (.CI(p_reg_reg_i_5__2_n_4),
        .CO({p_reg_reg_i_4__2_n_4,p_reg_reg_i_4__2_n_5,p_reg_reg_i_4__2_n_6,p_reg_reg_i_4__2_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_13_reg_1554_pp0_iter7_reg[15:12]),
        .O({p_reg_reg_i_4__2_n_8,p_reg_reg_i_4__2_n_9,p_reg_reg_i_4__2_n_10,p_reg_reg_i_4__2_n_11}),
        .S({p_reg_reg_i_20__2_n_4,p_reg_reg_i_21__2_n_4,p_reg_reg_i_22__2_n_4,p_reg_reg_i_23__2_n_4}));
  CARRY4 p_reg_reg_i_4__3
       (.CI(p_reg_reg_i_5__3_n_4),
        .CO({p_reg_reg_i_4__3_n_4,p_reg_reg_i_4__3_n_5,p_reg_reg_i_4__3_n_6,p_reg_reg_i_4__3_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_17_reg_1517[15:12]),
        .O({p_reg_reg_i_4__3_n_8,p_reg_reg_i_4__3_n_9,p_reg_reg_i_4__3_n_10,p_reg_reg_i_4__3_n_11}),
        .S({p_reg_reg_i_18__3_n_4,p_reg_reg_i_19__3_n_4,p_reg_reg_i_20__3_n_4,p_reg_reg_i_21__3_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_4__4
       (.CI(p_reg_reg_i_5__4_n_4),
        .CO({p_reg_reg_i_4__4_n_4,p_reg_reg_i_4__4_n_5,p_reg_reg_i_4__4_n_6,p_reg_reg_i_4__4_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_21_reg_1569_pp0_iter7_reg[15:12]),
        .O({p_reg_reg_i_4__4_n_8,p_reg_reg_i_4__4_n_9,p_reg_reg_i_4__4_n_10,p_reg_reg_i_4__4_n_11}),
        .S({p_reg_reg_i_20__4_n_4,p_reg_reg_i_21__4_n_4,p_reg_reg_i_22__4_n_4,p_reg_reg_i_23__4_n_4}));
  CARRY4 p_reg_reg_i_5
       (.CI(p_reg_reg_i_6_n_4),
        .CO({p_reg_reg_i_5_n_4,p_reg_reg_i_5_n_5,p_reg_reg_i_5_n_6,p_reg_reg_i_5_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_1_reg_1487[11:8]),
        .O({p_reg_reg_i_5_n_8,p_reg_reg_i_5_n_9,p_reg_reg_i_5_n_10,p_reg_reg_i_5_n_11}),
        .S({p_reg_reg_i_22_n_4,p_reg_reg_i_23_n_4,p_reg_reg_i_24_n_4,p_reg_reg_i_25_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_5__0
       (.CI(p_reg_reg_i_6__0_n_4),
        .CO({p_reg_reg_i_5__0_n_4,p_reg_reg_i_5__0_n_5,p_reg_reg_i_5__0_n_6,p_reg_reg_i_5__0_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_5_reg_1532_pp0_iter7_reg[11:8]),
        .O(C[11:8]),
        .S({p_reg_reg_i_24__0_n_4,p_reg_reg_i_25__0_n_4,p_reg_reg_i_26__0_n_4,p_reg_reg_i_27__0_n_4}));
  CARRY4 p_reg_reg_i_5__1
       (.CI(p_reg_reg_i_6__1_n_4),
        .CO({p_reg_reg_i_5__1_n_4,p_reg_reg_i_5__1_n_5,p_reg_reg_i_5__1_n_6,p_reg_reg_i_5__1_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_9_reg_1502[11:8]),
        .O({p_reg_reg_i_5__1_n_8,p_reg_reg_i_5__1_n_9,p_reg_reg_i_5__1_n_10,p_reg_reg_i_5__1_n_11}),
        .S({p_reg_reg_i_22__1_n_4,p_reg_reg_i_23__1_n_4,p_reg_reg_i_24__1_n_4,p_reg_reg_i_25__1_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_5__2
       (.CI(p_reg_reg_i_6__2_n_4),
        .CO({p_reg_reg_i_5__2_n_4,p_reg_reg_i_5__2_n_5,p_reg_reg_i_5__2_n_6,p_reg_reg_i_5__2_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_13_reg_1554_pp0_iter7_reg[11:8]),
        .O({p_reg_reg_i_5__2_n_8,p_reg_reg_i_5__2_n_9,p_reg_reg_i_5__2_n_10,p_reg_reg_i_5__2_n_11}),
        .S({p_reg_reg_i_24__2_n_4,p_reg_reg_i_25__2_n_4,p_reg_reg_i_26__2_n_4,p_reg_reg_i_27__2_n_4}));
  CARRY4 p_reg_reg_i_5__3
       (.CI(p_reg_reg_i_6__3_n_4),
        .CO({p_reg_reg_i_5__3_n_4,p_reg_reg_i_5__3_n_5,p_reg_reg_i_5__3_n_6,p_reg_reg_i_5__3_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_17_reg_1517[11:8]),
        .O({p_reg_reg_i_5__3_n_8,p_reg_reg_i_5__3_n_9,p_reg_reg_i_5__3_n_10,p_reg_reg_i_5__3_n_11}),
        .S({p_reg_reg_i_22__3_n_4,p_reg_reg_i_23__3_n_4,p_reg_reg_i_24__3_n_4,p_reg_reg_i_25__3_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_5__4
       (.CI(p_reg_reg_i_6__4_n_4),
        .CO({p_reg_reg_i_5__4_n_4,p_reg_reg_i_5__4_n_5,p_reg_reg_i_5__4_n_6,p_reg_reg_i_5__4_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_21_reg_1569_pp0_iter7_reg[11:8]),
        .O({p_reg_reg_i_5__4_n_8,p_reg_reg_i_5__4_n_9,p_reg_reg_i_5__4_n_10,p_reg_reg_i_5__4_n_11}),
        .S({p_reg_reg_i_24__4_n_4,p_reg_reg_i_25__4_n_4,p_reg_reg_i_26__4_n_4,p_reg_reg_i_27__4_n_4}));
  CARRY4 p_reg_reg_i_6
       (.CI(p_reg_reg_i_7_n_4),
        .CO({p_reg_reg_i_6_n_4,p_reg_reg_i_6_n_5,p_reg_reg_i_6_n_6,p_reg_reg_i_6_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_1_reg_1487[7:4]),
        .O({p_reg_reg_i_6_n_8,p_reg_reg_i_6_n_9,p_reg_reg_i_6_n_10,p_reg_reg_i_6_n_11}),
        .S({p_reg_reg_i_26_n_4,p_reg_reg_i_27_n_4,p_reg_reg_i_28_n_4,p_reg_reg_i_29_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_6__0
       (.CI(p_reg_reg_i_7__0_n_4),
        .CO({p_reg_reg_i_6__0_n_4,p_reg_reg_i_6__0_n_5,p_reg_reg_i_6__0_n_6,p_reg_reg_i_6__0_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_5_reg_1532_pp0_iter7_reg[7:4]),
        .O(C[7:4]),
        .S({p_reg_reg_i_28__0_n_4,p_reg_reg_i_29__0_n_4,p_reg_reg_i_30__0_n_4,p_reg_reg_i_31__0_n_4}));
  CARRY4 p_reg_reg_i_6__1
       (.CI(p_reg_reg_i_7__1_n_4),
        .CO({p_reg_reg_i_6__1_n_4,p_reg_reg_i_6__1_n_5,p_reg_reg_i_6__1_n_6,p_reg_reg_i_6__1_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_9_reg_1502[7:4]),
        .O({p_reg_reg_i_6__1_n_8,p_reg_reg_i_6__1_n_9,p_reg_reg_i_6__1_n_10,p_reg_reg_i_6__1_n_11}),
        .S({p_reg_reg_i_26__1_n_4,p_reg_reg_i_27__1_n_4,p_reg_reg_i_28__1_n_4,p_reg_reg_i_29__1_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_6__2
       (.CI(p_reg_reg_i_7__2_n_4),
        .CO({p_reg_reg_i_6__2_n_4,p_reg_reg_i_6__2_n_5,p_reg_reg_i_6__2_n_6,p_reg_reg_i_6__2_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_13_reg_1554_pp0_iter7_reg[7:4]),
        .O({p_reg_reg_i_6__2_n_8,p_reg_reg_i_6__2_n_9,p_reg_reg_i_6__2_n_10,p_reg_reg_i_6__2_n_11}),
        .S({p_reg_reg_i_28__2_n_4,p_reg_reg_i_29__2_n_4,p_reg_reg_i_30__2_n_4,p_reg_reg_i_31__2_n_4}));
  CARRY4 p_reg_reg_i_6__3
       (.CI(p_reg_reg_i_7__3_n_4),
        .CO({p_reg_reg_i_6__3_n_4,p_reg_reg_i_6__3_n_5,p_reg_reg_i_6__3_n_6,p_reg_reg_i_6__3_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_17_reg_1517[7:4]),
        .O({p_reg_reg_i_6__3_n_8,p_reg_reg_i_6__3_n_9,p_reg_reg_i_6__3_n_10,p_reg_reg_i_6__3_n_11}),
        .S({p_reg_reg_i_26__3_n_4,p_reg_reg_i_27__3_n_4,p_reg_reg_i_28__3_n_4,p_reg_reg_i_29__3_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_6__4
       (.CI(p_reg_reg_i_7__4_n_4),
        .CO({p_reg_reg_i_6__4_n_4,p_reg_reg_i_6__4_n_5,p_reg_reg_i_6__4_n_6,p_reg_reg_i_6__4_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_21_reg_1569_pp0_iter7_reg[7:4]),
        .O({p_reg_reg_i_6__4_n_8,p_reg_reg_i_6__4_n_9,p_reg_reg_i_6__4_n_10,p_reg_reg_i_6__4_n_11}),
        .S({p_reg_reg_i_28__4_n_4,p_reg_reg_i_29__4_n_4,p_reg_reg_i_30__4_n_4,p_reg_reg_i_31__4_n_4}));
  CARRY4 p_reg_reg_i_7
       (.CI(1'b0),
        .CO({p_reg_reg_i_7_n_4,p_reg_reg_i_7_n_5,p_reg_reg_i_7_n_6,p_reg_reg_i_7_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_1_reg_1487[3:0]),
        .O({p_reg_reg_i_7_n_8,p_reg_reg_i_7_n_9,p_reg_reg_i_7_n_10,p_reg_reg_i_7_n_11}),
        .S({p_reg_reg_i_30_n_4,p_reg_reg_i_31_n_4,p_reg_reg_i_32_n_4,p_reg_reg_i_33_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_7__0
       (.CI(1'b0),
        .CO({p_reg_reg_i_7__0_n_4,p_reg_reg_i_7__0_n_5,p_reg_reg_i_7__0_n_6,p_reg_reg_i_7__0_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_5_reg_1532_pp0_iter7_reg[3:0]),
        .O(C[3:0]),
        .S({p_reg_reg_i_32__0_n_4,p_reg_reg_i_33__0_n_4,p_reg_reg_i_34_n_4,p_reg_reg_i_35_n_4}));
  CARRY4 p_reg_reg_i_7__1
       (.CI(1'b0),
        .CO({p_reg_reg_i_7__1_n_4,p_reg_reg_i_7__1_n_5,p_reg_reg_i_7__1_n_6,p_reg_reg_i_7__1_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_9_reg_1502[3:0]),
        .O({p_reg_reg_i_7__1_n_8,p_reg_reg_i_7__1_n_9,p_reg_reg_i_7__1_n_10,p_reg_reg_i_7__1_n_11}),
        .S({p_reg_reg_i_30__1_n_4,p_reg_reg_i_31__1_n_4,p_reg_reg_i_32__1_n_4,p_reg_reg_i_33__1_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_7__2
       (.CI(1'b0),
        .CO({p_reg_reg_i_7__2_n_4,p_reg_reg_i_7__2_n_5,p_reg_reg_i_7__2_n_6,p_reg_reg_i_7__2_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_13_reg_1554_pp0_iter7_reg[3:0]),
        .O({p_reg_reg_i_7__2_n_8,p_reg_reg_i_7__2_n_9,p_reg_reg_i_7__2_n_10,p_reg_reg_i_7__2_n_11}),
        .S({p_reg_reg_i_32__2_n_4,p_reg_reg_i_33__2_n_4,p_reg_reg_i_34__0_n_4,p_reg_reg_i_35__0_n_4}));
  CARRY4 p_reg_reg_i_7__3
       (.CI(1'b0),
        .CO({p_reg_reg_i_7__3_n_4,p_reg_reg_i_7__3_n_5,p_reg_reg_i_7__3_n_6,p_reg_reg_i_7__3_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_17_reg_1517[3:0]),
        .O({p_reg_reg_i_7__3_n_8,p_reg_reg_i_7__3_n_9,p_reg_reg_i_7__3_n_10,p_reg_reg_i_7__3_n_11}),
        .S({p_reg_reg_i_30__3_n_4,p_reg_reg_i_31__3_n_4,p_reg_reg_i_32__3_n_4,p_reg_reg_i_33__3_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_7__4
       (.CI(1'b0),
        .CO({p_reg_reg_i_7__4_n_4,p_reg_reg_i_7__4_n_5,p_reg_reg_i_7__4_n_6,p_reg_reg_i_7__4_n_7}),
        .CYINIT(1'b0),
        .DI(add_ln69_21_reg_1569_pp0_iter7_reg[3:0]),
        .O({p_reg_reg_i_7__4_n_8,p_reg_reg_i_7__4_n_9,p_reg_reg_i_7__4_n_10,p_reg_reg_i_7__4_n_11}),
        .S({p_reg_reg_i_32__4_n_4,p_reg_reg_i_33__4_n_4,p_reg_reg_i_34__1_n_4,p_reg_reg_i_35__1_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_8
       (.I0(add_ln69_1_reg_1487[24]),
        .O(p_reg_reg_i_8_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_8__0
       (.I0(add_ln69_3_reg_1579[25]),
        .O(p_reg_reg_i_8__0_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_8__1
       (.I0(add_ln69_9_reg_1502[24]),
        .O(p_reg_reg_i_8__1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_8__2
       (.I0(add_ln69_11_reg_1584[25]),
        .O(p_reg_reg_i_8__2_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_8__3
       (.I0(add_ln69_17_reg_1517[24]),
        .O(p_reg_reg_i_8__3_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_8__4
       (.I0(add_ln69_19_reg_1589[25]),
        .O(p_reg_reg_i_8__4_n_4));
  FDRE \shift_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\shift_int_reg_reg[7]_0 [0]),
        .Q(shift_int_reg[0]),
        .R(1'b0));
  FDRE \shift_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\shift_int_reg_reg[7]_0 [1]),
        .Q(shift_int_reg[1]),
        .R(1'b0));
  FDRE \shift_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\shift_int_reg_reg[7]_0 [2]),
        .Q(shift_int_reg[2]),
        .R(1'b0));
  FDRE \shift_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\shift_int_reg_reg[7]_0 [3]),
        .Q(shift_int_reg[3]),
        .R(1'b0));
  FDRE \shift_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\shift_int_reg_reg[7]_0 [4]),
        .Q(shift_int_reg[4]),
        .R(1'b0));
  FDRE \shift_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\shift_int_reg_reg[7]_0 [5]),
        .Q(shift_int_reg[5]),
        .R(1'b0));
  FDRE \shift_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\shift_int_reg_reg[7]_0 [6]),
        .Q(shift_int_reg[6]),
        .R(1'b0));
  FDRE \shift_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(\shift_int_reg_reg[7]_0 [7]),
        .Q(shift_int_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/shift_read_reg_1091_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/shift_read_reg_1091_pp0_iter8_reg_reg[0]_srl9 " *) 
  SRL16E \shift_read_reg_1091_pp0_iter8_reg_reg[0]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(shift_int_reg[0]),
        .Q(\shift_read_reg_1091_pp0_iter8_reg_reg[0]_srl9_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/shift_read_reg_1091_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/shift_read_reg_1091_pp0_iter8_reg_reg[1]_srl9 " *) 
  SRL16E \shift_read_reg_1091_pp0_iter8_reg_reg[1]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(shift_int_reg[1]),
        .Q(\shift_read_reg_1091_pp0_iter8_reg_reg[1]_srl9_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/shift_read_reg_1091_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/shift_read_reg_1091_pp0_iter8_reg_reg[2]_srl9 " *) 
  SRL16E \shift_read_reg_1091_pp0_iter8_reg_reg[2]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(shift_int_reg[2]),
        .Q(\shift_read_reg_1091_pp0_iter8_reg_reg[2]_srl9_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/shift_read_reg_1091_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/shift_read_reg_1091_pp0_iter8_reg_reg[3]_srl9 " *) 
  SRL16E \shift_read_reg_1091_pp0_iter8_reg_reg[3]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(shift_int_reg[3]),
        .Q(\shift_read_reg_1091_pp0_iter8_reg_reg[3]_srl9_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/shift_read_reg_1091_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/shift_read_reg_1091_pp0_iter8_reg_reg[4]_srl9 " *) 
  SRL16E \shift_read_reg_1091_pp0_iter8_reg_reg[4]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(shift_int_reg[4]),
        .Q(\shift_read_reg_1091_pp0_iter8_reg_reg[4]_srl9_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/shift_read_reg_1091_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/shift_read_reg_1091_pp0_iter8_reg_reg[5]_srl9 " *) 
  SRL16E \shift_read_reg_1091_pp0_iter8_reg_reg[5]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(shift_int_reg[5]),
        .Q(\shift_read_reg_1091_pp0_iter8_reg_reg[5]_srl9_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/shift_read_reg_1091_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/shift_read_reg_1091_pp0_iter8_reg_reg[6]_srl9 " *) 
  SRL16E \shift_read_reg_1091_pp0_iter8_reg_reg[6]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(shift_int_reg[6]),
        .Q(\shift_read_reg_1091_pp0_iter8_reg_reg[6]_srl9_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/shift_read_reg_1091_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/shift_read_reg_1091_pp0_iter8_reg_reg[7]_srl9 " *) 
  SRL16E \shift_read_reg_1091_pp0_iter8_reg_reg[7]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(shift_int_reg[7]),
        .Q(\shift_read_reg_1091_pp0_iter8_reg_reg[7]_srl9_n_4 ));
  FDRE \shift_read_reg_1091_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\shift_read_reg_1091_pp0_iter8_reg_reg[0]_srl9_n_4 ),
        .Q(shift_read_reg_1091_pp0_iter9_reg[0]),
        .R(1'b0));
  FDRE \shift_read_reg_1091_pp0_iter9_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\shift_read_reg_1091_pp0_iter8_reg_reg[1]_srl9_n_4 ),
        .Q(shift_read_reg_1091_pp0_iter9_reg[1]),
        .R(1'b0));
  FDRE \shift_read_reg_1091_pp0_iter9_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\shift_read_reg_1091_pp0_iter8_reg_reg[2]_srl9_n_4 ),
        .Q(shift_read_reg_1091_pp0_iter9_reg[2]),
        .R(1'b0));
  FDRE \shift_read_reg_1091_pp0_iter9_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\shift_read_reg_1091_pp0_iter8_reg_reg[3]_srl9_n_4 ),
        .Q(shift_read_reg_1091_pp0_iter9_reg[3]),
        .R(1'b0));
  FDRE \shift_read_reg_1091_pp0_iter9_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\shift_read_reg_1091_pp0_iter8_reg_reg[4]_srl9_n_4 ),
        .Q(shift_read_reg_1091_pp0_iter9_reg[4]),
        .R(1'b0));
  FDRE \shift_read_reg_1091_pp0_iter9_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\shift_read_reg_1091_pp0_iter8_reg_reg[5]_srl9_n_4 ),
        .Q(shift_read_reg_1091_pp0_iter9_reg[5]),
        .R(1'b0));
  FDRE \shift_read_reg_1091_pp0_iter9_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\shift_read_reg_1091_pp0_iter8_reg_reg[6]_srl9_n_4 ),
        .Q(shift_read_reg_1091_pp0_iter9_reg[6]),
        .R(1'b0));
  FDRE \shift_read_reg_1091_pp0_iter9_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\shift_read_reg_1091_pp0_iter8_reg_reg[7]_srl9_n_4 ),
        .Q(shift_read_reg_1091_pp0_iter9_reg[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \temp_V_1_reg_1242[0]_i_1 
       (.I0(icmp_ln886_fu_724_p2),
        .I1(tmp_reg_1629[19]),
        .I2(ashr_ln1519_reg_1624[0]),
        .I3(ap_return_int_reg[0]),
        .I4(ap_ce_reg_reg_rep_n_4),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \temp_V_1_reg_1242[10]_i_1 
       (.I0(icmp_ln886_1_fu_776_p2),
        .I1(tmp_9_reg_1645[19]),
        .I2(ashr_ln1519_1_reg_1640[2]),
        .I3(ap_return_int_reg[10]),
        .I4(ap_ce_reg_reg_rep_n_4),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \temp_V_1_reg_1242[11]_i_1 
       (.I0(icmp_ln886_1_fu_776_p2),
        .I1(tmp_9_reg_1645[19]),
        .I2(ashr_ln1519_1_reg_1640[3]),
        .I3(ap_return_int_reg[11]),
        .I4(ap_ce_reg_reg_rep_n_4),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \temp_V_1_reg_1242[12]_i_1 
       (.I0(icmp_ln886_1_fu_776_p2),
        .I1(tmp_9_reg_1645[19]),
        .I2(ashr_ln1519_1_reg_1640[4]),
        .I3(ap_return_int_reg[12]),
        .I4(ap_ce_reg_reg_rep_n_4),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \temp_V_1_reg_1242[13]_i_1 
       (.I0(icmp_ln886_1_fu_776_p2),
        .I1(tmp_9_reg_1645[19]),
        .I2(ashr_ln1519_1_reg_1640[5]),
        .I3(ap_return_int_reg[13]),
        .I4(ap_ce_reg_reg_rep_n_4),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \temp_V_1_reg_1242[14]_i_1 
       (.I0(icmp_ln886_1_fu_776_p2),
        .I1(tmp_9_reg_1645[19]),
        .I2(ashr_ln1519_1_reg_1640[6]),
        .I3(ap_return_int_reg[14]),
        .I4(ap_ce_reg_reg_rep_n_4),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \temp_V_1_reg_1242[15]_i_1 
       (.I0(icmp_ln886_1_fu_776_p2),
        .I1(tmp_9_reg_1645[19]),
        .I2(ashr_ln1519_1_reg_1640[7]),
        .I3(ap_return_int_reg[15]),
        .I4(ap_ce_reg_reg_rep_n_4),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \temp_V_1_reg_1242[16]_i_1 
       (.I0(icmp_ln886_2_fu_828_p2),
        .I1(tmp_11_reg_1661[19]),
        .I2(ashr_ln1519_2_reg_1656[0]),
        .I3(ap_return_int_reg[16]),
        .I4(ap_ce_reg_reg_rep_n_4),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \temp_V_1_reg_1242[17]_i_1 
       (.I0(icmp_ln886_2_fu_828_p2),
        .I1(tmp_11_reg_1661[19]),
        .I2(ashr_ln1519_2_reg_1656[1]),
        .I3(ap_return_int_reg[17]),
        .I4(ap_ce_reg_reg_rep_n_4),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \temp_V_1_reg_1242[18]_i_1 
       (.I0(icmp_ln886_2_fu_828_p2),
        .I1(tmp_11_reg_1661[19]),
        .I2(ashr_ln1519_2_reg_1656[2]),
        .I3(ap_return_int_reg[18]),
        .I4(ap_ce_reg_reg_rep_n_4),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \temp_V_1_reg_1242[19]_i_1 
       (.I0(icmp_ln886_2_fu_828_p2),
        .I1(tmp_11_reg_1661[19]),
        .I2(ashr_ln1519_2_reg_1656[3]),
        .I3(ap_return_int_reg[19]),
        .I4(ap_ce_reg_reg_rep_n_4),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \temp_V_1_reg_1242[1]_i_1 
       (.I0(icmp_ln886_fu_724_p2),
        .I1(tmp_reg_1629[19]),
        .I2(ashr_ln1519_reg_1624[1]),
        .I3(ap_return_int_reg[1]),
        .I4(ap_ce_reg_reg_rep_n_4),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \temp_V_1_reg_1242[20]_i_1 
       (.I0(icmp_ln886_2_fu_828_p2),
        .I1(tmp_11_reg_1661[19]),
        .I2(ashr_ln1519_2_reg_1656[4]),
        .I3(ap_return_int_reg[20]),
        .I4(ap_ce_reg_reg_rep_n_4),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \temp_V_1_reg_1242[21]_i_1 
       (.I0(icmp_ln886_2_fu_828_p2),
        .I1(tmp_11_reg_1661[19]),
        .I2(ashr_ln1519_2_reg_1656[5]),
        .I3(ap_return_int_reg[21]),
        .I4(ap_ce_reg_reg_rep_n_4),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \temp_V_1_reg_1242[22]_i_1 
       (.I0(icmp_ln886_2_fu_828_p2),
        .I1(tmp_11_reg_1661[19]),
        .I2(ashr_ln1519_2_reg_1656[6]),
        .I3(ap_return_int_reg[22]),
        .I4(ap_ce_reg_reg_rep_n_4),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \temp_V_1_reg_1242[23]_i_2 
       (.I0(icmp_ln886_2_fu_828_p2),
        .I1(tmp_11_reg_1661[19]),
        .I2(ashr_ln1519_2_reg_1656[7]),
        .I3(ap_return_int_reg[23]),
        .I4(ap_ce_reg_reg_rep_n_4),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \temp_V_1_reg_1242[2]_i_1 
       (.I0(icmp_ln886_fu_724_p2),
        .I1(tmp_reg_1629[19]),
        .I2(ashr_ln1519_reg_1624[2]),
        .I3(ap_return_int_reg[2]),
        .I4(ap_ce_reg_reg_rep_n_4),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \temp_V_1_reg_1242[3]_i_1 
       (.I0(icmp_ln886_fu_724_p2),
        .I1(tmp_reg_1629[19]),
        .I2(ashr_ln1519_reg_1624[3]),
        .I3(ap_return_int_reg[3]),
        .I4(ap_ce_reg_reg_rep_n_4),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \temp_V_1_reg_1242[4]_i_1 
       (.I0(icmp_ln886_fu_724_p2),
        .I1(tmp_reg_1629[19]),
        .I2(ashr_ln1519_reg_1624[4]),
        .I3(ap_return_int_reg[4]),
        .I4(ap_ce_reg_reg_rep_n_4),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \temp_V_1_reg_1242[5]_i_1 
       (.I0(icmp_ln886_fu_724_p2),
        .I1(tmp_reg_1629[19]),
        .I2(ashr_ln1519_reg_1624[5]),
        .I3(ap_return_int_reg[5]),
        .I4(ap_ce_reg_reg_rep_n_4),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \temp_V_1_reg_1242[6]_i_1 
       (.I0(icmp_ln886_fu_724_p2),
        .I1(tmp_reg_1629[19]),
        .I2(ashr_ln1519_reg_1624[6]),
        .I3(ap_return_int_reg[6]),
        .I4(ap_ce_reg_reg_rep_n_4),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \temp_V_1_reg_1242[7]_i_1 
       (.I0(icmp_ln886_fu_724_p2),
        .I1(tmp_reg_1629[19]),
        .I2(ashr_ln1519_reg_1624[7]),
        .I3(ap_return_int_reg[7]),
        .I4(ap_ce_reg_reg_rep_n_4),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \temp_V_1_reg_1242[8]_i_1 
       (.I0(icmp_ln886_1_fu_776_p2),
        .I1(tmp_9_reg_1645[19]),
        .I2(ashr_ln1519_1_reg_1640[0]),
        .I3(ap_return_int_reg[8]),
        .I4(ap_ce_reg_reg_rep_n_4),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \temp_V_1_reg_1242[9]_i_1 
       (.I0(icmp_ln886_1_fu_776_p2),
        .I1(tmp_9_reg_1645[19]),
        .I2(ashr_ln1519_1_reg_1640[1]),
        .I3(ap_return_int_reg[9]),
        .I4(ap_ce_reg_reg_rep_n_4),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_11_reg_1661[0]_i_1 
       (.I0(\tmp_11_reg_1661[1]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_11_reg_1661[0]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_23_reg_1619[27]),
        .O(\tmp_11_reg_1661[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_11_reg_1661[0]_i_2 
       (.I0(\tmp_11_reg_1661[6]_i_4_n_4 ),
        .I1(\tmp_11_reg_1661[2]_i_3_n_4 ),
        .I2(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I3(\tmp_11_reg_1661[4]_i_4_n_4 ),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\tmp_11_reg_1661[0]_i_3_n_4 ),
        .O(\tmp_11_reg_1661[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_11_reg_1661[0]_i_3 
       (.I0(add_ln69_23_reg_1619[27]),
        .I1(add_ln69_23_reg_1619[16]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_23_reg_1619[24]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_23_reg_1619[8]),
        .O(\tmp_11_reg_1661[0]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_11_reg_1661[10]_i_1 
       (.I0(\tmp_11_reg_1661[11]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_11_reg_1661[10]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_23_reg_1619[27]),
        .O(\tmp_11_reg_1661[10]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_11_reg_1661[10]_i_2 
       (.I0(\tmp_11_reg_1661[12]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I2(\tmp_11_reg_1661[10]_i_3_n_4 ),
        .O(\tmp_11_reg_1661[10]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \tmp_11_reg_1661[10]_i_3 
       (.I0(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I1(add_ln69_23_reg_1619[27]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I3(add_ln69_23_reg_1619[22]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\tmp_11_reg_1661[6]_i_3_n_4 ),
        .O(\tmp_11_reg_1661[10]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_11_reg_1661[11]_i_1 
       (.I0(\tmp_11_reg_1661[12]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_11_reg_1661[11]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_23_reg_1619[27]),
        .O(\tmp_11_reg_1661[11]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_11_reg_1661[11]_i_2 
       (.I0(\tmp_11_reg_1661[13]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I2(\tmp_11_reg_1661[11]_i_3_n_4 ),
        .O(\tmp_11_reg_1661[11]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \tmp_11_reg_1661[11]_i_3 
       (.I0(add_ln69_23_reg_1619[23]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_23_reg_1619[27]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_23_reg_1619[19]),
        .O(\tmp_11_reg_1661[11]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_11_reg_1661[12]_i_1 
       (.I0(\tmp_11_reg_1661[13]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_11_reg_1661[12]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_23_reg_1619[27]),
        .O(\tmp_11_reg_1661[12]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_11_reg_1661[12]_i_2 
       (.I0(\tmp_11_reg_1661[14]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I2(\tmp_11_reg_1661[12]_i_3_n_4 ),
        .O(\tmp_11_reg_1661[12]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \tmp_11_reg_1661[12]_i_3 
       (.I0(add_ln69_23_reg_1619[24]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_23_reg_1619[27]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_23_reg_1619[20]),
        .O(\tmp_11_reg_1661[12]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_11_reg_1661[13]_i_1 
       (.I0(\tmp_11_reg_1661[14]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_11_reg_1661[13]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_23_reg_1619[27]),
        .O(\tmp_11_reg_1661[13]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_11_reg_1661[13]_i_2 
       (.I0(\tmp_11_reg_1661[15]_i_4_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I2(\tmp_11_reg_1661[13]_i_3_n_4 ),
        .O(\tmp_11_reg_1661[13]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \tmp_11_reg_1661[13]_i_3 
       (.I0(add_ln69_23_reg_1619[25]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_23_reg_1619[27]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_23_reg_1619[21]),
        .O(\tmp_11_reg_1661[13]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_11_reg_1661[14]_i_1 
       (.I0(\tmp_11_reg_1661[15]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_11_reg_1661[14]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_23_reg_1619[27]),
        .O(\tmp_11_reg_1661[14]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_11_reg_1661[14]_i_2 
       (.I0(\tmp_11_reg_1661[16]_i_4_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I2(\tmp_11_reg_1661[14]_i_3_n_4 ),
        .O(\tmp_11_reg_1661[14]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \tmp_11_reg_1661[14]_i_3 
       (.I0(add_ln69_23_reg_1619[26]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_23_reg_1619[27]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_23_reg_1619[22]),
        .O(\tmp_11_reg_1661[14]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_11_reg_1661[15]_i_1 
       (.I0(\tmp_11_reg_1661[16]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_11_reg_1661[15]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_23_reg_1619[27]),
        .O(\tmp_11_reg_1661[15]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_11_reg_1661[15]_i_2 
       (.I0(\tmp_11_reg_1661[15]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I2(\tmp_11_reg_1661[15]_i_4_n_4 ),
        .O(\tmp_11_reg_1661[15]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \tmp_11_reg_1661[15]_i_3 
       (.I0(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_23_reg_1619[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_23_reg_1619[25]),
        .O(\tmp_11_reg_1661[15]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \tmp_11_reg_1661[15]_i_4 
       (.I0(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_23_reg_1619[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_23_reg_1619[23]),
        .O(\tmp_11_reg_1661[15]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_11_reg_1661[16]_i_1 
       (.I0(\tmp_11_reg_1661[17]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_11_reg_1661[16]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_23_reg_1619[27]),
        .O(\tmp_11_reg_1661[16]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_11_reg_1661[16]_i_2 
       (.I0(\tmp_11_reg_1661[16]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I2(\tmp_11_reg_1661[16]_i_4_n_4 ),
        .O(\tmp_11_reg_1661[16]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \tmp_11_reg_1661[16]_i_3 
       (.I0(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_23_reg_1619[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_23_reg_1619[26]),
        .O(\tmp_11_reg_1661[16]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \tmp_11_reg_1661[16]_i_4 
       (.I0(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_23_reg_1619[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_23_reg_1619[24]),
        .O(\tmp_11_reg_1661[16]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_11_reg_1661[17]_i_1 
       (.I0(\tmp_11_reg_1661[18]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_11_reg_1661[17]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_23_reg_1619[27]),
        .O(\tmp_11_reg_1661[17]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \tmp_11_reg_1661[17]_i_2 
       (.I0(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_23_reg_1619[27]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_23_reg_1619[25]),
        .O(\tmp_11_reg_1661[17]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000004)) 
    \tmp_11_reg_1661[18]_i_1 
       (.I0(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I1(\tmp_11_reg_1661[18]_i_2_n_4 ),
        .I2(shift_read_reg_1091_pp0_iter9_reg[7]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[5]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[6]),
        .I5(add_ln69_23_reg_1619[27]),
        .O(\tmp_11_reg_1661[18]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \tmp_11_reg_1661[18]_i_2 
       (.I0(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_23_reg_1619[27]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_23_reg_1619[26]),
        .O(\tmp_11_reg_1661[18]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_11_reg_1661[1]_i_1 
       (.I0(\tmp_11_reg_1661[2]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_11_reg_1661[1]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_23_reg_1619[27]),
        .O(\tmp_11_reg_1661[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_11_reg_1661[1]_i_2 
       (.I0(\tmp_11_reg_1661[3]_i_3_n_4 ),
        .I1(\tmp_11_reg_1661[3]_i_4_n_4 ),
        .I2(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I3(\tmp_11_reg_1661[5]_i_4_n_4 ),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\tmp_11_reg_1661[1]_i_3_n_4 ),
        .O(\tmp_11_reg_1661[1]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_11_reg_1661[1]_i_3 
       (.I0(add_ln69_23_reg_1619[27]),
        .I1(add_ln69_23_reg_1619[17]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_23_reg_1619[25]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_23_reg_1619[9]),
        .O(\tmp_11_reg_1661[1]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_11_reg_1661[2]_i_1 
       (.I0(\tmp_11_reg_1661[3]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_11_reg_1661[2]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_23_reg_1619[27]),
        .O(\tmp_11_reg_1661[2]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_11_reg_1661[2]_i_2 
       (.I0(\tmp_11_reg_1661[4]_i_3_n_4 ),
        .I1(\tmp_11_reg_1661[4]_i_4_n_4 ),
        .I2(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I3(\tmp_11_reg_1661[6]_i_4_n_4 ),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\tmp_11_reg_1661[2]_i_3_n_4 ),
        .O(\tmp_11_reg_1661[2]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_11_reg_1661[2]_i_3 
       (.I0(add_ln69_23_reg_1619[27]),
        .I1(add_ln69_23_reg_1619[18]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_23_reg_1619[26]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_23_reg_1619[10]),
        .O(\tmp_11_reg_1661[2]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_11_reg_1661[3]_i_1 
       (.I0(\tmp_11_reg_1661[4]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_11_reg_1661[3]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_23_reg_1619[27]),
        .O(\tmp_11_reg_1661[3]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_11_reg_1661[3]_i_2 
       (.I0(\tmp_11_reg_1661[5]_i_3_n_4 ),
        .I1(\tmp_11_reg_1661[5]_i_4_n_4 ),
        .I2(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I3(\tmp_11_reg_1661[3]_i_3_n_4 ),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\tmp_11_reg_1661[3]_i_4_n_4 ),
        .O(\tmp_11_reg_1661[3]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_11_reg_1661[3]_i_3 
       (.I0(add_ln69_23_reg_1619[23]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_23_reg_1619[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_23_reg_1619[15]),
        .O(\tmp_11_reg_1661[3]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_11_reg_1661[3]_i_4 
       (.I0(add_ln69_23_reg_1619[19]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_23_reg_1619[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_23_reg_1619[11]),
        .O(\tmp_11_reg_1661[3]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_11_reg_1661[4]_i_1 
       (.I0(\tmp_11_reg_1661[5]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_11_reg_1661[4]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_23_reg_1619[27]),
        .O(\tmp_11_reg_1661[4]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_11_reg_1661[4]_i_2 
       (.I0(\tmp_11_reg_1661[6]_i_3_n_4 ),
        .I1(\tmp_11_reg_1661[6]_i_4_n_4 ),
        .I2(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I3(\tmp_11_reg_1661[4]_i_3_n_4 ),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\tmp_11_reg_1661[4]_i_4_n_4 ),
        .O(\tmp_11_reg_1661[4]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_11_reg_1661[4]_i_3 
       (.I0(add_ln69_23_reg_1619[24]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_23_reg_1619[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_23_reg_1619[16]),
        .O(\tmp_11_reg_1661[4]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_11_reg_1661[4]_i_4 
       (.I0(add_ln69_23_reg_1619[20]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_23_reg_1619[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_23_reg_1619[12]),
        .O(\tmp_11_reg_1661[4]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_11_reg_1661[5]_i_1 
       (.I0(\tmp_11_reg_1661[6]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_11_reg_1661[5]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_23_reg_1619[27]),
        .O(\tmp_11_reg_1661[5]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \tmp_11_reg_1661[5]_i_2 
       (.I0(\tmp_11_reg_1661[5]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(\tmp_11_reg_1661[5]_i_4_n_4 ),
        .I3(\tmp_11_reg_1661[7]_i_3_n_4 ),
        .I4(shift_read_reg_1091_pp0_iter9_reg[1]),
        .O(\tmp_11_reg_1661[5]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_11_reg_1661[5]_i_3 
       (.I0(add_ln69_23_reg_1619[25]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_23_reg_1619[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_23_reg_1619[17]),
        .O(\tmp_11_reg_1661[5]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_11_reg_1661[5]_i_4 
       (.I0(add_ln69_23_reg_1619[21]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_23_reg_1619[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_23_reg_1619[13]),
        .O(\tmp_11_reg_1661[5]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_11_reg_1661[6]_i_1 
       (.I0(\tmp_11_reg_1661[7]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_11_reg_1661[6]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_23_reg_1619[27]),
        .O(\tmp_11_reg_1661[6]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \tmp_11_reg_1661[6]_i_2 
       (.I0(\tmp_11_reg_1661[6]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(\tmp_11_reg_1661[6]_i_4_n_4 ),
        .I3(\tmp_11_reg_1661[8]_i_3_n_4 ),
        .I4(shift_read_reg_1091_pp0_iter9_reg[1]),
        .O(\tmp_11_reg_1661[6]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_11_reg_1661[6]_i_3 
       (.I0(add_ln69_23_reg_1619[26]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_23_reg_1619[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_23_reg_1619[18]),
        .O(\tmp_11_reg_1661[6]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_11_reg_1661[6]_i_4 
       (.I0(add_ln69_23_reg_1619[22]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_23_reg_1619[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_23_reg_1619[14]),
        .O(\tmp_11_reg_1661[6]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_11_reg_1661[7]_i_1 
       (.I0(\tmp_11_reg_1661[8]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_11_reg_1661[7]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_23_reg_1619[27]),
        .O(\tmp_11_reg_1661[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_11_reg_1661[7]_i_2 
       (.I0(\tmp_11_reg_1661[9]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I2(\tmp_11_reg_1661[7]_i_3_n_4 ),
        .O(\tmp_11_reg_1661[7]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \tmp_11_reg_1661[7]_i_3 
       (.I0(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I1(add_ln69_23_reg_1619[27]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I3(add_ln69_23_reg_1619[19]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\tmp_11_reg_1661[3]_i_3_n_4 ),
        .O(\tmp_11_reg_1661[7]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_11_reg_1661[8]_i_1 
       (.I0(\tmp_11_reg_1661[9]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_11_reg_1661[8]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_23_reg_1619[27]),
        .O(\tmp_11_reg_1661[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_11_reg_1661[8]_i_2 
       (.I0(\tmp_11_reg_1661[10]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I2(\tmp_11_reg_1661[8]_i_3_n_4 ),
        .O(\tmp_11_reg_1661[8]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \tmp_11_reg_1661[8]_i_3 
       (.I0(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I1(add_ln69_23_reg_1619[27]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I3(add_ln69_23_reg_1619[20]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\tmp_11_reg_1661[4]_i_3_n_4 ),
        .O(\tmp_11_reg_1661[8]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_11_reg_1661[9]_i_1 
       (.I0(\tmp_11_reg_1661[10]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_11_reg_1661[9]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_23_reg_1619[27]),
        .O(\tmp_11_reg_1661[9]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_11_reg_1661[9]_i_2 
       (.I0(\tmp_11_reg_1661[11]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I2(\tmp_11_reg_1661[9]_i_3_n_4 ),
        .O(\tmp_11_reg_1661[9]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \tmp_11_reg_1661[9]_i_3 
       (.I0(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I1(add_ln69_23_reg_1619[27]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I3(add_ln69_23_reg_1619[21]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\tmp_11_reg_1661[5]_i_3_n_4 ),
        .O(\tmp_11_reg_1661[9]_i_3_n_4 ));
  FDRE \tmp_11_reg_1661_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_11_reg_1661[0]_i_1_n_4 ),
        .Q(tmp_11_reg_1661[0]),
        .R(1'b0));
  FDRE \tmp_11_reg_1661_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_11_reg_1661[10]_i_1_n_4 ),
        .Q(tmp_11_reg_1661[10]),
        .R(1'b0));
  FDRE \tmp_11_reg_1661_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_11_reg_1661[11]_i_1_n_4 ),
        .Q(tmp_11_reg_1661[11]),
        .R(1'b0));
  FDRE \tmp_11_reg_1661_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_11_reg_1661[12]_i_1_n_4 ),
        .Q(tmp_11_reg_1661[12]),
        .R(1'b0));
  FDRE \tmp_11_reg_1661_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_11_reg_1661[13]_i_1_n_4 ),
        .Q(tmp_11_reg_1661[13]),
        .R(1'b0));
  FDRE \tmp_11_reg_1661_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_11_reg_1661[14]_i_1_n_4 ),
        .Q(tmp_11_reg_1661[14]),
        .R(1'b0));
  FDRE \tmp_11_reg_1661_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_11_reg_1661[15]_i_1_n_4 ),
        .Q(tmp_11_reg_1661[15]),
        .R(1'b0));
  FDRE \tmp_11_reg_1661_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_11_reg_1661[16]_i_1_n_4 ),
        .Q(tmp_11_reg_1661[16]),
        .R(1'b0));
  FDRE \tmp_11_reg_1661_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_11_reg_1661[17]_i_1_n_4 ),
        .Q(tmp_11_reg_1661[17]),
        .R(1'b0));
  FDRE \tmp_11_reg_1661_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_11_reg_1661[18]_i_1_n_4 ),
        .Q(tmp_11_reg_1661[18]),
        .R(1'b0));
  FDRE \tmp_11_reg_1661_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_23_reg_1619[27]),
        .Q(tmp_11_reg_1661[19]),
        .R(1'b0));
  FDRE \tmp_11_reg_1661_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_11_reg_1661[1]_i_1_n_4 ),
        .Q(tmp_11_reg_1661[1]),
        .R(1'b0));
  FDRE \tmp_11_reg_1661_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_11_reg_1661[2]_i_1_n_4 ),
        .Q(tmp_11_reg_1661[2]),
        .R(1'b0));
  FDRE \tmp_11_reg_1661_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_11_reg_1661[3]_i_1_n_4 ),
        .Q(tmp_11_reg_1661[3]),
        .R(1'b0));
  FDRE \tmp_11_reg_1661_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_11_reg_1661[4]_i_1_n_4 ),
        .Q(tmp_11_reg_1661[4]),
        .R(1'b0));
  FDRE \tmp_11_reg_1661_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_11_reg_1661[5]_i_1_n_4 ),
        .Q(tmp_11_reg_1661[5]),
        .R(1'b0));
  FDRE \tmp_11_reg_1661_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_11_reg_1661[6]_i_1_n_4 ),
        .Q(tmp_11_reg_1661[6]),
        .R(1'b0));
  FDRE \tmp_11_reg_1661_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_11_reg_1661[7]_i_1_n_4 ),
        .Q(tmp_11_reg_1661[7]),
        .R(1'b0));
  FDRE \tmp_11_reg_1661_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_11_reg_1661[8]_i_1_n_4 ),
        .Q(tmp_11_reg_1661[8]),
        .R(1'b0));
  FDRE \tmp_11_reg_1661_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_11_reg_1661[9]_i_1_n_4 ),
        .Q(tmp_11_reg_1661[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_9_reg_1645[0]_i_1 
       (.I0(\tmp_9_reg_1645[1]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_9_reg_1645[0]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_15_reg_1614[27]),
        .O(\tmp_9_reg_1645[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_9_reg_1645[0]_i_2 
       (.I0(\tmp_9_reg_1645[6]_i_4_n_4 ),
        .I1(\tmp_9_reg_1645[2]_i_3_n_4 ),
        .I2(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I3(\tmp_9_reg_1645[4]_i_4_n_4 ),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\tmp_9_reg_1645[0]_i_3_n_4 ),
        .O(\tmp_9_reg_1645[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_9_reg_1645[0]_i_3 
       (.I0(add_ln69_15_reg_1614[27]),
        .I1(add_ln69_15_reg_1614[16]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_15_reg_1614[24]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_15_reg_1614[8]),
        .O(\tmp_9_reg_1645[0]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_9_reg_1645[10]_i_1 
       (.I0(\tmp_9_reg_1645[11]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_9_reg_1645[10]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_15_reg_1614[27]),
        .O(\tmp_9_reg_1645[10]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_9_reg_1645[10]_i_2 
       (.I0(\tmp_9_reg_1645[12]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I2(\tmp_9_reg_1645[10]_i_3_n_4 ),
        .O(\tmp_9_reg_1645[10]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \tmp_9_reg_1645[10]_i_3 
       (.I0(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I1(add_ln69_15_reg_1614[27]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I3(add_ln69_15_reg_1614[22]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\tmp_9_reg_1645[6]_i_3_n_4 ),
        .O(\tmp_9_reg_1645[10]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_9_reg_1645[11]_i_1 
       (.I0(\tmp_9_reg_1645[12]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_9_reg_1645[11]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_15_reg_1614[27]),
        .O(\tmp_9_reg_1645[11]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_9_reg_1645[11]_i_2 
       (.I0(\tmp_9_reg_1645[13]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I2(\tmp_9_reg_1645[11]_i_3_n_4 ),
        .O(\tmp_9_reg_1645[11]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \tmp_9_reg_1645[11]_i_3 
       (.I0(add_ln69_15_reg_1614[23]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_15_reg_1614[27]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_15_reg_1614[19]),
        .O(\tmp_9_reg_1645[11]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_9_reg_1645[12]_i_1 
       (.I0(\tmp_9_reg_1645[13]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_9_reg_1645[12]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_15_reg_1614[27]),
        .O(\tmp_9_reg_1645[12]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_9_reg_1645[12]_i_2 
       (.I0(\tmp_9_reg_1645[14]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I2(\tmp_9_reg_1645[12]_i_3_n_4 ),
        .O(\tmp_9_reg_1645[12]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \tmp_9_reg_1645[12]_i_3 
       (.I0(add_ln69_15_reg_1614[24]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_15_reg_1614[27]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_15_reg_1614[20]),
        .O(\tmp_9_reg_1645[12]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_9_reg_1645[13]_i_1 
       (.I0(\tmp_9_reg_1645[14]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_9_reg_1645[13]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_15_reg_1614[27]),
        .O(\tmp_9_reg_1645[13]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_9_reg_1645[13]_i_2 
       (.I0(\tmp_9_reg_1645[15]_i_4_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I2(\tmp_9_reg_1645[13]_i_3_n_4 ),
        .O(\tmp_9_reg_1645[13]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \tmp_9_reg_1645[13]_i_3 
       (.I0(add_ln69_15_reg_1614[25]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_15_reg_1614[27]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_15_reg_1614[21]),
        .O(\tmp_9_reg_1645[13]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_9_reg_1645[14]_i_1 
       (.I0(\tmp_9_reg_1645[15]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_9_reg_1645[14]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_15_reg_1614[27]),
        .O(\tmp_9_reg_1645[14]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_9_reg_1645[14]_i_2 
       (.I0(\tmp_9_reg_1645[16]_i_4_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I2(\tmp_9_reg_1645[14]_i_3_n_4 ),
        .O(\tmp_9_reg_1645[14]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \tmp_9_reg_1645[14]_i_3 
       (.I0(add_ln69_15_reg_1614[26]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_15_reg_1614[27]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_15_reg_1614[22]),
        .O(\tmp_9_reg_1645[14]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_9_reg_1645[15]_i_1 
       (.I0(\tmp_9_reg_1645[16]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_9_reg_1645[15]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_15_reg_1614[27]),
        .O(\tmp_9_reg_1645[15]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_9_reg_1645[15]_i_2 
       (.I0(\tmp_9_reg_1645[15]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I2(\tmp_9_reg_1645[15]_i_4_n_4 ),
        .O(\tmp_9_reg_1645[15]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \tmp_9_reg_1645[15]_i_3 
       (.I0(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_15_reg_1614[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_15_reg_1614[25]),
        .O(\tmp_9_reg_1645[15]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \tmp_9_reg_1645[15]_i_4 
       (.I0(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_15_reg_1614[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_15_reg_1614[23]),
        .O(\tmp_9_reg_1645[15]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_9_reg_1645[16]_i_1 
       (.I0(\tmp_9_reg_1645[17]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_9_reg_1645[16]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_15_reg_1614[27]),
        .O(\tmp_9_reg_1645[16]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_9_reg_1645[16]_i_2 
       (.I0(\tmp_9_reg_1645[16]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I2(\tmp_9_reg_1645[16]_i_4_n_4 ),
        .O(\tmp_9_reg_1645[16]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \tmp_9_reg_1645[16]_i_3 
       (.I0(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_15_reg_1614[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_15_reg_1614[26]),
        .O(\tmp_9_reg_1645[16]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \tmp_9_reg_1645[16]_i_4 
       (.I0(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_15_reg_1614[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_15_reg_1614[24]),
        .O(\tmp_9_reg_1645[16]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_9_reg_1645[17]_i_1 
       (.I0(\tmp_9_reg_1645[18]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_9_reg_1645[17]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_15_reg_1614[27]),
        .O(\tmp_9_reg_1645[17]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \tmp_9_reg_1645[17]_i_2 
       (.I0(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_15_reg_1614[27]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_15_reg_1614[25]),
        .O(\tmp_9_reg_1645[17]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000004)) 
    \tmp_9_reg_1645[18]_i_1 
       (.I0(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I1(\tmp_9_reg_1645[18]_i_2_n_4 ),
        .I2(shift_read_reg_1091_pp0_iter9_reg[7]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[5]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[6]),
        .I5(add_ln69_15_reg_1614[27]),
        .O(\tmp_9_reg_1645[18]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \tmp_9_reg_1645[18]_i_2 
       (.I0(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_15_reg_1614[27]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_15_reg_1614[26]),
        .O(\tmp_9_reg_1645[18]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_9_reg_1645[1]_i_1 
       (.I0(\tmp_9_reg_1645[2]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_9_reg_1645[1]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_15_reg_1614[27]),
        .O(\tmp_9_reg_1645[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_9_reg_1645[1]_i_2 
       (.I0(\tmp_9_reg_1645[3]_i_3_n_4 ),
        .I1(\tmp_9_reg_1645[3]_i_4_n_4 ),
        .I2(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I3(\tmp_9_reg_1645[5]_i_4_n_4 ),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\tmp_9_reg_1645[1]_i_3_n_4 ),
        .O(\tmp_9_reg_1645[1]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_9_reg_1645[1]_i_3 
       (.I0(add_ln69_15_reg_1614[27]),
        .I1(add_ln69_15_reg_1614[17]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_15_reg_1614[25]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_15_reg_1614[9]),
        .O(\tmp_9_reg_1645[1]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_9_reg_1645[2]_i_1 
       (.I0(\tmp_9_reg_1645[3]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_9_reg_1645[2]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_15_reg_1614[27]),
        .O(\tmp_9_reg_1645[2]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_9_reg_1645[2]_i_2 
       (.I0(\tmp_9_reg_1645[4]_i_3_n_4 ),
        .I1(\tmp_9_reg_1645[4]_i_4_n_4 ),
        .I2(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I3(\tmp_9_reg_1645[6]_i_4_n_4 ),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\tmp_9_reg_1645[2]_i_3_n_4 ),
        .O(\tmp_9_reg_1645[2]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_9_reg_1645[2]_i_3 
       (.I0(add_ln69_15_reg_1614[27]),
        .I1(add_ln69_15_reg_1614[18]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_15_reg_1614[26]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_15_reg_1614[10]),
        .O(\tmp_9_reg_1645[2]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_9_reg_1645[3]_i_1 
       (.I0(\tmp_9_reg_1645[4]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_9_reg_1645[3]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_15_reg_1614[27]),
        .O(\tmp_9_reg_1645[3]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_9_reg_1645[3]_i_2 
       (.I0(\tmp_9_reg_1645[5]_i_3_n_4 ),
        .I1(\tmp_9_reg_1645[5]_i_4_n_4 ),
        .I2(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I3(\tmp_9_reg_1645[3]_i_3_n_4 ),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\tmp_9_reg_1645[3]_i_4_n_4 ),
        .O(\tmp_9_reg_1645[3]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_9_reg_1645[3]_i_3 
       (.I0(add_ln69_15_reg_1614[23]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_15_reg_1614[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_15_reg_1614[15]),
        .O(\tmp_9_reg_1645[3]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_9_reg_1645[3]_i_4 
       (.I0(add_ln69_15_reg_1614[19]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_15_reg_1614[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_15_reg_1614[11]),
        .O(\tmp_9_reg_1645[3]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_9_reg_1645[4]_i_1 
       (.I0(\tmp_9_reg_1645[5]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_9_reg_1645[4]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_15_reg_1614[27]),
        .O(\tmp_9_reg_1645[4]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_9_reg_1645[4]_i_2 
       (.I0(\tmp_9_reg_1645[6]_i_3_n_4 ),
        .I1(\tmp_9_reg_1645[6]_i_4_n_4 ),
        .I2(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I3(\tmp_9_reg_1645[4]_i_3_n_4 ),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\tmp_9_reg_1645[4]_i_4_n_4 ),
        .O(\tmp_9_reg_1645[4]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_9_reg_1645[4]_i_3 
       (.I0(add_ln69_15_reg_1614[24]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_15_reg_1614[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_15_reg_1614[16]),
        .O(\tmp_9_reg_1645[4]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_9_reg_1645[4]_i_4 
       (.I0(add_ln69_15_reg_1614[20]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_15_reg_1614[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_15_reg_1614[12]),
        .O(\tmp_9_reg_1645[4]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_9_reg_1645[5]_i_1 
       (.I0(\tmp_9_reg_1645[6]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_9_reg_1645[5]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_15_reg_1614[27]),
        .O(\tmp_9_reg_1645[5]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \tmp_9_reg_1645[5]_i_2 
       (.I0(\tmp_9_reg_1645[5]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(\tmp_9_reg_1645[5]_i_4_n_4 ),
        .I3(\tmp_9_reg_1645[7]_i_3_n_4 ),
        .I4(shift_read_reg_1091_pp0_iter9_reg[1]),
        .O(\tmp_9_reg_1645[5]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_9_reg_1645[5]_i_3 
       (.I0(add_ln69_15_reg_1614[25]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_15_reg_1614[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_15_reg_1614[17]),
        .O(\tmp_9_reg_1645[5]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_9_reg_1645[5]_i_4 
       (.I0(add_ln69_15_reg_1614[21]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_15_reg_1614[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_15_reg_1614[13]),
        .O(\tmp_9_reg_1645[5]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_9_reg_1645[6]_i_1 
       (.I0(\tmp_9_reg_1645[7]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_9_reg_1645[6]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_15_reg_1614[27]),
        .O(\tmp_9_reg_1645[6]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \tmp_9_reg_1645[6]_i_2 
       (.I0(\tmp_9_reg_1645[6]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(\tmp_9_reg_1645[6]_i_4_n_4 ),
        .I3(\tmp_9_reg_1645[8]_i_3_n_4 ),
        .I4(shift_read_reg_1091_pp0_iter9_reg[1]),
        .O(\tmp_9_reg_1645[6]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_9_reg_1645[6]_i_3 
       (.I0(add_ln69_15_reg_1614[26]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_15_reg_1614[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_15_reg_1614[18]),
        .O(\tmp_9_reg_1645[6]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_9_reg_1645[6]_i_4 
       (.I0(add_ln69_15_reg_1614[22]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_15_reg_1614[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_15_reg_1614[14]),
        .O(\tmp_9_reg_1645[6]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_9_reg_1645[7]_i_1 
       (.I0(\tmp_9_reg_1645[8]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_9_reg_1645[7]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_15_reg_1614[27]),
        .O(\tmp_9_reg_1645[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_9_reg_1645[7]_i_2 
       (.I0(\tmp_9_reg_1645[9]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I2(\tmp_9_reg_1645[7]_i_3_n_4 ),
        .O(\tmp_9_reg_1645[7]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \tmp_9_reg_1645[7]_i_3 
       (.I0(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I1(add_ln69_15_reg_1614[27]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I3(add_ln69_15_reg_1614[19]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\tmp_9_reg_1645[3]_i_3_n_4 ),
        .O(\tmp_9_reg_1645[7]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_9_reg_1645[8]_i_1 
       (.I0(\tmp_9_reg_1645[9]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_9_reg_1645[8]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_15_reg_1614[27]),
        .O(\tmp_9_reg_1645[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_9_reg_1645[8]_i_2 
       (.I0(\tmp_9_reg_1645[10]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I2(\tmp_9_reg_1645[8]_i_3_n_4 ),
        .O(\tmp_9_reg_1645[8]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \tmp_9_reg_1645[8]_i_3 
       (.I0(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I1(add_ln69_15_reg_1614[27]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I3(add_ln69_15_reg_1614[20]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\tmp_9_reg_1645[4]_i_3_n_4 ),
        .O(\tmp_9_reg_1645[8]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_9_reg_1645[9]_i_1 
       (.I0(\tmp_9_reg_1645[10]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_9_reg_1645[9]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_15_reg_1614[27]),
        .O(\tmp_9_reg_1645[9]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_9_reg_1645[9]_i_2 
       (.I0(\tmp_9_reg_1645[11]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I2(\tmp_9_reg_1645[9]_i_3_n_4 ),
        .O(\tmp_9_reg_1645[9]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \tmp_9_reg_1645[9]_i_3 
       (.I0(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I1(add_ln69_15_reg_1614[27]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I3(add_ln69_15_reg_1614[21]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\tmp_9_reg_1645[5]_i_3_n_4 ),
        .O(\tmp_9_reg_1645[9]_i_3_n_4 ));
  FDRE \tmp_9_reg_1645_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_9_reg_1645[0]_i_1_n_4 ),
        .Q(tmp_9_reg_1645[0]),
        .R(1'b0));
  FDRE \tmp_9_reg_1645_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_9_reg_1645[10]_i_1_n_4 ),
        .Q(tmp_9_reg_1645[10]),
        .R(1'b0));
  FDRE \tmp_9_reg_1645_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_9_reg_1645[11]_i_1_n_4 ),
        .Q(tmp_9_reg_1645[11]),
        .R(1'b0));
  FDRE \tmp_9_reg_1645_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_9_reg_1645[12]_i_1_n_4 ),
        .Q(tmp_9_reg_1645[12]),
        .R(1'b0));
  FDRE \tmp_9_reg_1645_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_9_reg_1645[13]_i_1_n_4 ),
        .Q(tmp_9_reg_1645[13]),
        .R(1'b0));
  FDRE \tmp_9_reg_1645_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_9_reg_1645[14]_i_1_n_4 ),
        .Q(tmp_9_reg_1645[14]),
        .R(1'b0));
  FDRE \tmp_9_reg_1645_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_9_reg_1645[15]_i_1_n_4 ),
        .Q(tmp_9_reg_1645[15]),
        .R(1'b0));
  FDRE \tmp_9_reg_1645_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_9_reg_1645[16]_i_1_n_4 ),
        .Q(tmp_9_reg_1645[16]),
        .R(1'b0));
  FDRE \tmp_9_reg_1645_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_9_reg_1645[17]_i_1_n_4 ),
        .Q(tmp_9_reg_1645[17]),
        .R(1'b0));
  FDRE \tmp_9_reg_1645_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_9_reg_1645[18]_i_1_n_4 ),
        .Q(tmp_9_reg_1645[18]),
        .R(1'b0));
  FDRE \tmp_9_reg_1645_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_15_reg_1614[27]),
        .Q(tmp_9_reg_1645[19]),
        .R(1'b0));
  FDRE \tmp_9_reg_1645_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_9_reg_1645[1]_i_1_n_4 ),
        .Q(tmp_9_reg_1645[1]),
        .R(1'b0));
  FDRE \tmp_9_reg_1645_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_9_reg_1645[2]_i_1_n_4 ),
        .Q(tmp_9_reg_1645[2]),
        .R(1'b0));
  FDRE \tmp_9_reg_1645_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_9_reg_1645[3]_i_1_n_4 ),
        .Q(tmp_9_reg_1645[3]),
        .R(1'b0));
  FDRE \tmp_9_reg_1645_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_9_reg_1645[4]_i_1_n_4 ),
        .Q(tmp_9_reg_1645[4]),
        .R(1'b0));
  FDRE \tmp_9_reg_1645_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_9_reg_1645[5]_i_1_n_4 ),
        .Q(tmp_9_reg_1645[5]),
        .R(1'b0));
  FDRE \tmp_9_reg_1645_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_9_reg_1645[6]_i_1_n_4 ),
        .Q(tmp_9_reg_1645[6]),
        .R(1'b0));
  FDRE \tmp_9_reg_1645_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_9_reg_1645[7]_i_1_n_4 ),
        .Q(tmp_9_reg_1645[7]),
        .R(1'b0));
  FDRE \tmp_9_reg_1645_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_9_reg_1645[8]_i_1_n_4 ),
        .Q(tmp_9_reg_1645[8]),
        .R(1'b0));
  FDRE \tmp_9_reg_1645_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_9_reg_1645[9]_i_1_n_4 ),
        .Q(tmp_9_reg_1645[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1629[0]_i_1 
       (.I0(\tmp_reg_1629[1]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_reg_1629[0]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_7_reg_1609[27]),
        .O(\tmp_reg_1629[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_1629[0]_i_2 
       (.I0(\tmp_reg_1629[6]_i_4_n_4 ),
        .I1(\tmp_reg_1629[2]_i_3_n_4 ),
        .I2(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I3(\tmp_reg_1629[4]_i_4_n_4 ),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\tmp_reg_1629[0]_i_3_n_4 ),
        .O(\tmp_reg_1629[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_1629[0]_i_3 
       (.I0(add_ln69_7_reg_1609[27]),
        .I1(add_ln69_7_reg_1609[16]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_7_reg_1609[24]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_7_reg_1609[8]),
        .O(\tmp_reg_1629[0]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1629[10]_i_1 
       (.I0(\tmp_reg_1629[11]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_reg_1629[10]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_7_reg_1609[27]),
        .O(\tmp_reg_1629[10]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_reg_1629[10]_i_2 
       (.I0(\tmp_reg_1629[12]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I2(\tmp_reg_1629[10]_i_3_n_4 ),
        .O(\tmp_reg_1629[10]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \tmp_reg_1629[10]_i_3 
       (.I0(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I1(add_ln69_7_reg_1609[27]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I3(add_ln69_7_reg_1609[22]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\tmp_reg_1629[6]_i_3_n_4 ),
        .O(\tmp_reg_1629[10]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1629[11]_i_1 
       (.I0(\tmp_reg_1629[12]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_reg_1629[11]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_7_reg_1609[27]),
        .O(\tmp_reg_1629[11]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_reg_1629[11]_i_2 
       (.I0(\tmp_reg_1629[13]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I2(\tmp_reg_1629[11]_i_3_n_4 ),
        .O(\tmp_reg_1629[11]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \tmp_reg_1629[11]_i_3 
       (.I0(add_ln69_7_reg_1609[23]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_7_reg_1609[27]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_7_reg_1609[19]),
        .O(\tmp_reg_1629[11]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1629[12]_i_1 
       (.I0(\tmp_reg_1629[13]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_reg_1629[12]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_7_reg_1609[27]),
        .O(\tmp_reg_1629[12]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_reg_1629[12]_i_2 
       (.I0(\tmp_reg_1629[14]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I2(\tmp_reg_1629[12]_i_3_n_4 ),
        .O(\tmp_reg_1629[12]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \tmp_reg_1629[12]_i_3 
       (.I0(add_ln69_7_reg_1609[24]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_7_reg_1609[27]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_7_reg_1609[20]),
        .O(\tmp_reg_1629[12]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1629[13]_i_1 
       (.I0(\tmp_reg_1629[14]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_reg_1629[13]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_7_reg_1609[27]),
        .O(\tmp_reg_1629[13]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_reg_1629[13]_i_2 
       (.I0(\tmp_reg_1629[15]_i_4_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I2(\tmp_reg_1629[13]_i_3_n_4 ),
        .O(\tmp_reg_1629[13]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \tmp_reg_1629[13]_i_3 
       (.I0(add_ln69_7_reg_1609[25]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_7_reg_1609[27]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_7_reg_1609[21]),
        .O(\tmp_reg_1629[13]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1629[14]_i_1 
       (.I0(\tmp_reg_1629[15]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_reg_1629[14]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_7_reg_1609[27]),
        .O(\tmp_reg_1629[14]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_reg_1629[14]_i_2 
       (.I0(\tmp_reg_1629[16]_i_4_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I2(\tmp_reg_1629[14]_i_3_n_4 ),
        .O(\tmp_reg_1629[14]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \tmp_reg_1629[14]_i_3 
       (.I0(add_ln69_7_reg_1609[26]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_7_reg_1609[27]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_7_reg_1609[22]),
        .O(\tmp_reg_1629[14]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1629[15]_i_1 
       (.I0(\tmp_reg_1629[16]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_reg_1629[15]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_7_reg_1609[27]),
        .O(\tmp_reg_1629[15]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_reg_1629[15]_i_2 
       (.I0(\tmp_reg_1629[15]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I2(\tmp_reg_1629[15]_i_4_n_4 ),
        .O(\tmp_reg_1629[15]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \tmp_reg_1629[15]_i_3 
       (.I0(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_7_reg_1609[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_7_reg_1609[25]),
        .O(\tmp_reg_1629[15]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \tmp_reg_1629[15]_i_4 
       (.I0(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_7_reg_1609[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_7_reg_1609[23]),
        .O(\tmp_reg_1629[15]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1629[16]_i_1 
       (.I0(\tmp_reg_1629[17]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_reg_1629[16]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_7_reg_1609[27]),
        .O(\tmp_reg_1629[16]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_reg_1629[16]_i_2 
       (.I0(\tmp_reg_1629[16]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I2(\tmp_reg_1629[16]_i_4_n_4 ),
        .O(\tmp_reg_1629[16]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \tmp_reg_1629[16]_i_3 
       (.I0(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_7_reg_1609[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_7_reg_1609[26]),
        .O(\tmp_reg_1629[16]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \tmp_reg_1629[16]_i_4 
       (.I0(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_7_reg_1609[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_7_reg_1609[24]),
        .O(\tmp_reg_1629[16]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1629[17]_i_1 
       (.I0(\tmp_reg_1629[18]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_reg_1629[17]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_7_reg_1609[27]),
        .O(\tmp_reg_1629[17]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \tmp_reg_1629[17]_i_2 
       (.I0(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_7_reg_1609[27]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_7_reg_1609[25]),
        .O(\tmp_reg_1629[17]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \tmp_reg_1629[17]_i_3 
       (.I0(shift_read_reg_1091_pp0_iter9_reg[7]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[5]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[6]),
        .O(\tmp_reg_1629[17]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000004)) 
    \tmp_reg_1629[18]_i_1 
       (.I0(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I1(\tmp_reg_1629[18]_i_2_n_4 ),
        .I2(shift_read_reg_1091_pp0_iter9_reg[7]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[5]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[6]),
        .I5(add_ln69_7_reg_1609[27]),
        .O(\tmp_reg_1629[18]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \tmp_reg_1629[18]_i_2 
       (.I0(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_7_reg_1609[27]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_7_reg_1609[26]),
        .O(\tmp_reg_1629[18]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1629[1]_i_1 
       (.I0(\tmp_reg_1629[2]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_reg_1629[1]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_7_reg_1609[27]),
        .O(\tmp_reg_1629[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_1629[1]_i_2 
       (.I0(\tmp_reg_1629[3]_i_3_n_4 ),
        .I1(\tmp_reg_1629[3]_i_4_n_4 ),
        .I2(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I3(\tmp_reg_1629[5]_i_4_n_4 ),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\tmp_reg_1629[1]_i_3_n_4 ),
        .O(\tmp_reg_1629[1]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_1629[1]_i_3 
       (.I0(add_ln69_7_reg_1609[27]),
        .I1(add_ln69_7_reg_1609[17]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_7_reg_1609[25]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_7_reg_1609[9]),
        .O(\tmp_reg_1629[1]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1629[2]_i_1 
       (.I0(\tmp_reg_1629[3]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_reg_1629[2]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_7_reg_1609[27]),
        .O(\tmp_reg_1629[2]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_1629[2]_i_2 
       (.I0(\tmp_reg_1629[4]_i_3_n_4 ),
        .I1(\tmp_reg_1629[4]_i_4_n_4 ),
        .I2(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I3(\tmp_reg_1629[6]_i_4_n_4 ),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\tmp_reg_1629[2]_i_3_n_4 ),
        .O(\tmp_reg_1629[2]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_1629[2]_i_3 
       (.I0(add_ln69_7_reg_1609[27]),
        .I1(add_ln69_7_reg_1609[18]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I3(add_ln69_7_reg_1609[26]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I5(add_ln69_7_reg_1609[10]),
        .O(\tmp_reg_1629[2]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1629[3]_i_1 
       (.I0(\tmp_reg_1629[4]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_reg_1629[3]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_7_reg_1609[27]),
        .O(\tmp_reg_1629[3]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_1629[3]_i_2 
       (.I0(\tmp_reg_1629[5]_i_3_n_4 ),
        .I1(\tmp_reg_1629[5]_i_4_n_4 ),
        .I2(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I3(\tmp_reg_1629[3]_i_3_n_4 ),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\tmp_reg_1629[3]_i_4_n_4 ),
        .O(\tmp_reg_1629[3]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_reg_1629[3]_i_3 
       (.I0(add_ln69_7_reg_1609[23]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_7_reg_1609[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_7_reg_1609[15]),
        .O(\tmp_reg_1629[3]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_reg_1629[3]_i_4 
       (.I0(add_ln69_7_reg_1609[19]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_7_reg_1609[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_7_reg_1609[11]),
        .O(\tmp_reg_1629[3]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1629[4]_i_1 
       (.I0(\tmp_reg_1629[5]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_reg_1629[4]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_7_reg_1609[27]),
        .O(\tmp_reg_1629[4]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_1629[4]_i_2 
       (.I0(\tmp_reg_1629[6]_i_3_n_4 ),
        .I1(\tmp_reg_1629[6]_i_4_n_4 ),
        .I2(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I3(\tmp_reg_1629[4]_i_3_n_4 ),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\tmp_reg_1629[4]_i_4_n_4 ),
        .O(\tmp_reg_1629[4]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_reg_1629[4]_i_3 
       (.I0(add_ln69_7_reg_1609[24]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_7_reg_1609[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_7_reg_1609[16]),
        .O(\tmp_reg_1629[4]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_reg_1629[4]_i_4 
       (.I0(add_ln69_7_reg_1609[20]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_7_reg_1609[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_7_reg_1609[12]),
        .O(\tmp_reg_1629[4]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1629[5]_i_1 
       (.I0(\tmp_reg_1629[6]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_reg_1629[5]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_7_reg_1609[27]),
        .O(\tmp_reg_1629[5]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \tmp_reg_1629[5]_i_2 
       (.I0(\tmp_reg_1629[5]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(\tmp_reg_1629[5]_i_4_n_4 ),
        .I3(\tmp_reg_1629[7]_i_3_n_4 ),
        .I4(shift_read_reg_1091_pp0_iter9_reg[1]),
        .O(\tmp_reg_1629[5]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_reg_1629[5]_i_3 
       (.I0(add_ln69_7_reg_1609[25]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_7_reg_1609[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_7_reg_1609[17]),
        .O(\tmp_reg_1629[5]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_reg_1629[5]_i_4 
       (.I0(add_ln69_7_reg_1609[21]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_7_reg_1609[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_7_reg_1609[13]),
        .O(\tmp_reg_1629[5]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1629[6]_i_1 
       (.I0(\tmp_reg_1629[7]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_reg_1629[6]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_7_reg_1609[27]),
        .O(\tmp_reg_1629[6]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \tmp_reg_1629[6]_i_2 
       (.I0(\tmp_reg_1629[6]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I2(\tmp_reg_1629[6]_i_4_n_4 ),
        .I3(\tmp_reg_1629[8]_i_3_n_4 ),
        .I4(shift_read_reg_1091_pp0_iter9_reg[1]),
        .O(\tmp_reg_1629[6]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_reg_1629[6]_i_3 
       (.I0(add_ln69_7_reg_1609[26]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_7_reg_1609[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_7_reg_1609[18]),
        .O(\tmp_reg_1629[6]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_reg_1629[6]_i_4 
       (.I0(add_ln69_7_reg_1609[22]),
        .I1(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I2(add_ln69_7_reg_1609[27]),
        .I3(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I4(add_ln69_7_reg_1609[14]),
        .O(\tmp_reg_1629[6]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1629[7]_i_1 
       (.I0(\tmp_reg_1629[8]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_reg_1629[7]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_7_reg_1609[27]),
        .O(\tmp_reg_1629[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_reg_1629[7]_i_2 
       (.I0(\tmp_reg_1629[9]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I2(\tmp_reg_1629[7]_i_3_n_4 ),
        .O(\tmp_reg_1629[7]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \tmp_reg_1629[7]_i_3 
       (.I0(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I1(add_ln69_7_reg_1609[27]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I3(add_ln69_7_reg_1609[19]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\tmp_reg_1629[3]_i_3_n_4 ),
        .O(\tmp_reg_1629[7]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1629[8]_i_1 
       (.I0(\tmp_reg_1629[9]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_reg_1629[8]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_7_reg_1609[27]),
        .O(\tmp_reg_1629[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_reg_1629[8]_i_2 
       (.I0(\tmp_reg_1629[10]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I2(\tmp_reg_1629[8]_i_3_n_4 ),
        .O(\tmp_reg_1629[8]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \tmp_reg_1629[8]_i_3 
       (.I0(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I1(add_ln69_7_reg_1609[27]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I3(add_ln69_7_reg_1609[20]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\tmp_reg_1629[4]_i_3_n_4 ),
        .O(\tmp_reg_1629[8]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1629[9]_i_1 
       (.I0(\tmp_reg_1629[10]_i_2_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[0]),
        .I2(\tmp_reg_1629[9]_i_2_n_4 ),
        .I3(\tmp_reg_1629[17]_i_3_n_4 ),
        .I4(add_ln69_7_reg_1609[27]),
        .O(\tmp_reg_1629[9]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_reg_1629[9]_i_2 
       (.I0(\tmp_reg_1629[11]_i_3_n_4 ),
        .I1(shift_read_reg_1091_pp0_iter9_reg[1]),
        .I2(\tmp_reg_1629[9]_i_3_n_4 ),
        .O(\tmp_reg_1629[9]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \tmp_reg_1629[9]_i_3 
       (.I0(shift_read_reg_1091_pp0_iter9_reg[3]),
        .I1(add_ln69_7_reg_1609[27]),
        .I2(shift_read_reg_1091_pp0_iter9_reg[4]),
        .I3(add_ln69_7_reg_1609[21]),
        .I4(shift_read_reg_1091_pp0_iter9_reg[2]),
        .I5(\tmp_reg_1629[5]_i_3_n_4 ),
        .O(\tmp_reg_1629[9]_i_3_n_4 ));
  FDRE \tmp_reg_1629_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_reg_1629[0]_i_1_n_4 ),
        .Q(tmp_reg_1629[0]),
        .R(1'b0));
  FDRE \tmp_reg_1629_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_reg_1629[10]_i_1_n_4 ),
        .Q(tmp_reg_1629[10]),
        .R(1'b0));
  FDRE \tmp_reg_1629_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_reg_1629[11]_i_1_n_4 ),
        .Q(tmp_reg_1629[11]),
        .R(1'b0));
  FDRE \tmp_reg_1629_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_reg_1629[12]_i_1_n_4 ),
        .Q(tmp_reg_1629[12]),
        .R(1'b0));
  FDRE \tmp_reg_1629_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_reg_1629[13]_i_1_n_4 ),
        .Q(tmp_reg_1629[13]),
        .R(1'b0));
  FDRE \tmp_reg_1629_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_reg_1629[14]_i_1_n_4 ),
        .Q(tmp_reg_1629[14]),
        .R(1'b0));
  FDRE \tmp_reg_1629_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_reg_1629[15]_i_1_n_4 ),
        .Q(tmp_reg_1629[15]),
        .R(1'b0));
  FDRE \tmp_reg_1629_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_reg_1629[16]_i_1_n_4 ),
        .Q(tmp_reg_1629[16]),
        .R(1'b0));
  FDRE \tmp_reg_1629_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_reg_1629[17]_i_1_n_4 ),
        .Q(tmp_reg_1629[17]),
        .R(1'b0));
  FDRE \tmp_reg_1629_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_reg_1629[18]_i_1_n_4 ),
        .Q(tmp_reg_1629[18]),
        .R(1'b0));
  FDRE \tmp_reg_1629_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(add_ln69_7_reg_1609[27]),
        .Q(tmp_reg_1629[19]),
        .R(1'b0));
  FDRE \tmp_reg_1629_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_reg_1629[1]_i_1_n_4 ),
        .Q(tmp_reg_1629[1]),
        .R(1'b0));
  FDRE \tmp_reg_1629_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_reg_1629[2]_i_1_n_4 ),
        .Q(tmp_reg_1629[2]),
        .R(1'b0));
  FDRE \tmp_reg_1629_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_reg_1629[3]_i_1_n_4 ),
        .Q(tmp_reg_1629[3]),
        .R(1'b0));
  FDRE \tmp_reg_1629_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_reg_1629[4]_i_1_n_4 ),
        .Q(tmp_reg_1629[4]),
        .R(1'b0));
  FDRE \tmp_reg_1629_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_reg_1629[5]_i_1_n_4 ),
        .Q(tmp_reg_1629[5]),
        .R(1'b0));
  FDRE \tmp_reg_1629_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_reg_1629[6]_i_1_n_4 ),
        .Q(tmp_reg_1629[6]),
        .R(1'b0));
  FDRE \tmp_reg_1629_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_reg_1629[7]_i_1_n_4 ),
        .Q(tmp_reg_1629[7]),
        .R(1'b0));
  FDRE \tmp_reg_1629_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_reg_1629[8]_i_1_n_4 ),
        .Q(tmp_reg_1629[8]),
        .R(1'b0));
  FDRE \tmp_reg_1629_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\tmp_reg_1629[9]_i_1_n_4 ),
        .Q(tmp_reg_1629[9]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_1155_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read5_int_reg_reg_n_4_[0] ),
        .Q(trunc_ln674_3_reg_1155[0]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_1155_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read5_int_reg_reg_n_4_[1] ),
        .Q(trunc_ln674_3_reg_1155[1]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_1155_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read5_int_reg_reg_n_4_[2] ),
        .Q(trunc_ln674_3_reg_1155[2]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_1155_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read5_int_reg_reg_n_4_[3] ),
        .Q(trunc_ln674_3_reg_1155[3]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_1155_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read5_int_reg_reg_n_4_[4] ),
        .Q(trunc_ln674_3_reg_1155[4]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_1155_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read5_int_reg_reg_n_4_[5] ),
        .Q(trunc_ln674_3_reg_1155[5]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_1155_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read5_int_reg_reg_n_4_[6] ),
        .Q(trunc_ln674_3_reg_1155[6]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_1155_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read5_int_reg_reg_n_4_[7] ),
        .Q(trunc_ln674_3_reg_1155[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/trunc_ln674_4_reg_1160_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read4_int_reg_reg_n_4_[0] ),
        .Q(\trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[0]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/trunc_ln674_4_reg_1160_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[1]_srl2 " *) 
  SRL16E \trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read4_int_reg_reg_n_4_[1] ),
        .Q(\trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[1]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/trunc_ln674_4_reg_1160_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[2]_srl2 " *) 
  SRL16E \trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read4_int_reg_reg_n_4_[2] ),
        .Q(\trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[2]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/trunc_ln674_4_reg_1160_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[3]_srl2 " *) 
  SRL16E \trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read4_int_reg_reg_n_4_[3] ),
        .Q(\trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[3]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/trunc_ln674_4_reg_1160_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[4]_srl2 " *) 
  SRL16E \trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read4_int_reg_reg_n_4_[4] ),
        .Q(\trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[4]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/trunc_ln674_4_reg_1160_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[5]_srl2 " *) 
  SRL16E \trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read4_int_reg_reg_n_4_[5] ),
        .Q(\trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[5]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/trunc_ln674_4_reg_1160_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[6]_srl2 " *) 
  SRL16E \trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read4_int_reg_reg_n_4_[6] ),
        .Q(\trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[6]_srl2_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/trunc_ln674_4_reg_1160_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[7]_srl2 " *) 
  SRL16E \trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read4_int_reg_reg_n_4_[7] ),
        .Q(\trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[7]_srl2_n_4 ));
  FDRE \trunc_ln674_4_reg_1160_pp0_iter2_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[0]_srl2_n_4 ),
        .Q(trunc_ln674_4_reg_1160_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln674_4_reg_1160_pp0_iter2_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[1]_srl2_n_4 ),
        .Q(trunc_ln674_4_reg_1160_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln674_4_reg_1160_pp0_iter2_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[2]_srl2_n_4 ),
        .Q(trunc_ln674_4_reg_1160_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln674_4_reg_1160_pp0_iter2_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[3]_srl2_n_4 ),
        .Q(trunc_ln674_4_reg_1160_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln674_4_reg_1160_pp0_iter2_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[4]_srl2_n_4 ),
        .Q(trunc_ln674_4_reg_1160_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln674_4_reg_1160_pp0_iter2_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[5]_srl2_n_4 ),
        .Q(trunc_ln674_4_reg_1160_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln674_4_reg_1160_pp0_iter2_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[6]_srl2_n_4 ),
        .Q(trunc_ln674_4_reg_1160_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln674_4_reg_1160_pp0_iter2_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln674_4_reg_1160_pp0_iter1_reg_reg[7]_srl2_n_4 ),
        .Q(trunc_ln674_4_reg_1160_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln674_5_reg_1165_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln674_5_reg_1165[0]),
        .Q(trunc_ln674_5_reg_1165_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln674_5_reg_1165_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln674_5_reg_1165[1]),
        .Q(trunc_ln674_5_reg_1165_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln674_5_reg_1165_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln674_5_reg_1165[2]),
        .Q(trunc_ln674_5_reg_1165_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln674_5_reg_1165_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln674_5_reg_1165[3]),
        .Q(trunc_ln674_5_reg_1165_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln674_5_reg_1165_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln674_5_reg_1165[4]),
        .Q(trunc_ln674_5_reg_1165_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln674_5_reg_1165_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln674_5_reg_1165[5]),
        .Q(trunc_ln674_5_reg_1165_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln674_5_reg_1165_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln674_5_reg_1165[6]),
        .Q(trunc_ln674_5_reg_1165_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln674_5_reg_1165_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(trunc_ln674_5_reg_1165[7]),
        .Q(trunc_ln674_5_reg_1165_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln674_5_reg_1165_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read3_int_reg_reg_n_4_[0] ),
        .Q(trunc_ln674_5_reg_1165[0]),
        .R(1'b0));
  FDRE \trunc_ln674_5_reg_1165_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read3_int_reg_reg_n_4_[1] ),
        .Q(trunc_ln674_5_reg_1165[1]),
        .R(1'b0));
  FDRE \trunc_ln674_5_reg_1165_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read3_int_reg_reg_n_4_[2] ),
        .Q(trunc_ln674_5_reg_1165[2]),
        .R(1'b0));
  FDRE \trunc_ln674_5_reg_1165_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read3_int_reg_reg_n_4_[3] ),
        .Q(trunc_ln674_5_reg_1165[3]),
        .R(1'b0));
  FDRE \trunc_ln674_5_reg_1165_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read3_int_reg_reg_n_4_[4] ),
        .Q(trunc_ln674_5_reg_1165[4]),
        .R(1'b0));
  FDRE \trunc_ln674_5_reg_1165_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read3_int_reg_reg_n_4_[5] ),
        .Q(trunc_ln674_5_reg_1165[5]),
        .R(1'b0));
  FDRE \trunc_ln674_5_reg_1165_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read3_int_reg_reg_n_4_[6] ),
        .Q(trunc_ln674_5_reg_1165[6]),
        .R(1'b0));
  FDRE \trunc_ln674_5_reg_1165_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read3_int_reg_reg_n_4_[7] ),
        .Q(trunc_ln674_5_reg_1165[7]),
        .R(1'b0));
  FDRE \trunc_ln674_7_reg_1182_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read1_int_reg_reg_n_4_[0] ),
        .Q(trunc_ln674_7_reg_1182[0]),
        .R(1'b0));
  FDRE \trunc_ln674_7_reg_1182_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read1_int_reg_reg_n_4_[1] ),
        .Q(trunc_ln674_7_reg_1182[1]),
        .R(1'b0));
  FDRE \trunc_ln674_7_reg_1182_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read1_int_reg_reg_n_4_[2] ),
        .Q(trunc_ln674_7_reg_1182[2]),
        .R(1'b0));
  FDRE \trunc_ln674_7_reg_1182_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read1_int_reg_reg_n_4_[3] ),
        .Q(trunc_ln674_7_reg_1182[3]),
        .R(1'b0));
  FDRE \trunc_ln674_7_reg_1182_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read1_int_reg_reg_n_4_[4] ),
        .Q(trunc_ln674_7_reg_1182[4]),
        .R(1'b0));
  FDRE \trunc_ln674_7_reg_1182_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read1_int_reg_reg_n_4_[5] ),
        .Q(trunc_ln674_7_reg_1182[5]),
        .R(1'b0));
  FDRE \trunc_ln674_7_reg_1182_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read1_int_reg_reg_n_4_[6] ),
        .Q(trunc_ln674_7_reg_1182[6]),
        .R(1'b0));
  FDRE \trunc_ln674_7_reg_1182_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read1_int_reg_reg_n_4_[7] ),
        .Q(trunc_ln674_7_reg_1182[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/trunc_ln674_8_reg_1187_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[0]_srl4 " *) 
  SRL16E \trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read_int_reg_reg_n_4_[0] ),
        .Q(\trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[0]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/trunc_ln674_8_reg_1187_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[1]_srl4 " *) 
  SRL16E \trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read_int_reg_reg_n_4_[1] ),
        .Q(\trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[1]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/trunc_ln674_8_reg_1187_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[2]_srl4 " *) 
  SRL16E \trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read_int_reg_reg_n_4_[2] ),
        .Q(\trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[2]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/trunc_ln674_8_reg_1187_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[3]_srl4 " *) 
  SRL16E \trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read_int_reg_reg_n_4_[3] ),
        .Q(\trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[3]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/trunc_ln674_8_reg_1187_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[4]_srl4 " *) 
  SRL16E \trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read_int_reg_reg_n_4_[4] ),
        .Q(\trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[4]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/trunc_ln674_8_reg_1187_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[5]_srl4 " *) 
  SRL16E \trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read_int_reg_reg_n_4_[5] ),
        .Q(\trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[5]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/trunc_ln674_8_reg_1187_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[6]_srl4 " *) 
  SRL16E \trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read_int_reg_reg_n_4_[6] ),
        .Q(\trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[6]_srl4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/trunc_ln674_8_reg_1187_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301/trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[7]_srl4 " *) 
  SRL16E \trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(\p_read_int_reg_reg_n_4_[7] ),
        .Q(\trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[7]_srl4_n_4 ));
  FDRE \trunc_ln674_8_reg_1187_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[0]_srl4_n_4 ),
        .Q(trunc_ln674_8_reg_1187_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln674_8_reg_1187_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[1]_srl4_n_4 ),
        .Q(trunc_ln674_8_reg_1187_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln674_8_reg_1187_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[2]_srl4_n_4 ),
        .Q(trunc_ln674_8_reg_1187_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln674_8_reg_1187_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[3]_srl4_n_4 ),
        .Q(trunc_ln674_8_reg_1187_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln674_8_reg_1187_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[4]_srl4_n_4 ),
        .Q(trunc_ln674_8_reg_1187_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln674_8_reg_1187_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[5]_srl4_n_4 ),
        .Q(trunc_ln674_8_reg_1187_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln674_8_reg_1187_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[6]_srl4_n_4 ),
        .Q(trunc_ln674_8_reg_1187_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln674_8_reg_1187_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\trunc_ln674_8_reg_1187_pp0_iter3_reg_reg[7]_srl4_n_4 ),
        .Q(trunc_ln674_8_reg_1187_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_1126_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read8_int_reg_reg_n_4_[0] ),
        .Q(trunc_ln674_reg_1126[0]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_1126_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read8_int_reg_reg_n_4_[1] ),
        .Q(trunc_ln674_reg_1126[1]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_1126_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read8_int_reg_reg_n_4_[2] ),
        .Q(trunc_ln674_reg_1126[2]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_1126_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read8_int_reg_reg_n_4_[3] ),
        .Q(trunc_ln674_reg_1126[3]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_1126_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read8_int_reg_reg_n_4_[4] ),
        .Q(trunc_ln674_reg_1126[4]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_1126_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read8_int_reg_reg_n_4_[5] ),
        .Q(trunc_ln674_reg_1126[5]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_1126_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read8_int_reg_reg_n_4_[6] ),
        .Q(trunc_ln674_reg_1126[6]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_1126_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_read8_int_reg_reg_n_4_[7] ),
        .Q(trunc_ln674_reg_1126[7]),
        .R(1'b0));
endmodule

module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s
   (D,
    filter2D_0_3_3_9_9_1080_1920_1_U0_img_in_419_read,
    \ap_CS_fsm_reg[1]_0 ,
    filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready,
    \ap_CS_fsm_reg[1]_1 ,
    E,
    ap_enable_reg_pp0_iter17_reg_0,
    \temp_V_1_reg_1242_reg[23]_0 ,
    ap_rst_n_inv,
    ap_clk,
    S,
    ap_rst_n,
    grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176_ap_start_reg,
    Q,
    img_out_data_full_n,
    img_in_data_empty_n,
    \ap_CS_fsm_reg[0]_0 ,
    \zext_ln689_reg_955_reg[15]_0 ,
    \zext_ln690_reg_970_reg[15]_0 ,
    \tmp_V_reg_1163_reg[23]_0 ,
    \shift_int_reg_reg[7] ,
    p_reg_reg,
    \p_read9_int_reg_reg[15] ,
    p_reg_reg_0,
    \p_read12_int_reg_reg[15] ,
    \p_read13_int_reg_reg[15] ,
    p_reg_reg_1,
    \p_read16_int_reg_reg[15] ,
    \p_read14_int_reg_reg[15] ,
    \p_read17_int_reg_reg[15] );
  output [0:0]D;
  output filter2D_0_3_3_9_9_1080_1920_1_U0_img_in_419_read;
  output [1:0]\ap_CS_fsm_reg[1]_0 ;
  output filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready;
  output \ap_CS_fsm_reg[1]_1 ;
  output [0:0]E;
  output ap_enable_reg_pp0_iter17_reg_0;
  output [23:0]\temp_V_1_reg_1242_reg[23]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]S;
  input ap_rst_n;
  input grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176_ap_start_reg;
  input [2:0]Q;
  input img_out_data_full_n;
  input img_in_data_empty_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input [15:0]\zext_ln689_reg_955_reg[15]_0 ;
  input [15:0]\zext_ln690_reg_970_reg[15]_0 ;
  input [23:0]\tmp_V_reg_1163_reg[23]_0 ;
  input [7:0]\shift_int_reg_reg[7] ;
  input [15:0]p_reg_reg;
  input [15:0]\p_read9_int_reg_reg[15] ;
  input [15:0]p_reg_reg_0;
  input [15:0]\p_read12_int_reg_reg[15] ;
  input [15:0]\p_read13_int_reg_reg[15] ;
  input [15:0]p_reg_reg_1;
  input [15:0]\p_read16_int_reg_reg[15] ;
  input [15:0]\p_read14_int_reg_reg[15] ;
  input [15:0]\p_read17_int_reg_reg[15] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [15:0]ImagLocx_reg_1113;
  wire \ImagLocx_reg_1113[0]_i_1_n_4 ;
  wire \ImagLocx_reg_1113[10]_i_2_n_4 ;
  wire \ImagLocx_reg_1113[10]_i_3_n_4 ;
  wire \ImagLocx_reg_1113[10]_i_4_n_4 ;
  wire \ImagLocx_reg_1113[10]_i_5_n_4 ;
  wire \ImagLocx_reg_1113[15]_i_2_n_4 ;
  wire \ImagLocx_reg_1113[15]_i_3_n_4 ;
  wire \ImagLocx_reg_1113[15]_i_4_n_4 ;
  wire \ImagLocx_reg_1113[4]_i_2_n_4 ;
  wire \ImagLocx_reg_1113[4]_i_3_n_4 ;
  wire \ImagLocx_reg_1113[4]_i_4_n_4 ;
  wire \ImagLocx_reg_1113[4]_i_5_n_4 ;
  wire \ImagLocx_reg_1113[8]_i_2_n_4 ;
  wire \ImagLocx_reg_1113[8]_i_3_n_4 ;
  wire \ImagLocx_reg_1113[8]_i_4_n_4 ;
  wire \ImagLocx_reg_1113[8]_i_5_n_4 ;
  wire \ImagLocx_reg_1113_reg[10]_i_1_n_10 ;
  wire \ImagLocx_reg_1113_reg[10]_i_1_n_11 ;
  wire \ImagLocx_reg_1113_reg[10]_i_1_n_4 ;
  wire \ImagLocx_reg_1113_reg[10]_i_1_n_5 ;
  wire \ImagLocx_reg_1113_reg[10]_i_1_n_6 ;
  wire \ImagLocx_reg_1113_reg[10]_i_1_n_7 ;
  wire \ImagLocx_reg_1113_reg[10]_i_1_n_8 ;
  wire \ImagLocx_reg_1113_reg[10]_i_1_n_9 ;
  wire \ImagLocx_reg_1113_reg[15]_i_1_n_10 ;
  wire \ImagLocx_reg_1113_reg[15]_i_1_n_11 ;
  wire \ImagLocx_reg_1113_reg[15]_i_1_n_6 ;
  wire \ImagLocx_reg_1113_reg[15]_i_1_n_7 ;
  wire \ImagLocx_reg_1113_reg[4]_i_1_n_10 ;
  wire \ImagLocx_reg_1113_reg[4]_i_1_n_11 ;
  wire \ImagLocx_reg_1113_reg[4]_i_1_n_4 ;
  wire \ImagLocx_reg_1113_reg[4]_i_1_n_5 ;
  wire \ImagLocx_reg_1113_reg[4]_i_1_n_6 ;
  wire \ImagLocx_reg_1113_reg[4]_i_1_n_7 ;
  wire \ImagLocx_reg_1113_reg[4]_i_1_n_8 ;
  wire \ImagLocx_reg_1113_reg[4]_i_1_n_9 ;
  wire \ImagLocx_reg_1113_reg[8]_i_1_n_10 ;
  wire \ImagLocx_reg_1113_reg[8]_i_1_n_11 ;
  wire \ImagLocx_reg_1113_reg[8]_i_1_n_4 ;
  wire \ImagLocx_reg_1113_reg[8]_i_1_n_5 ;
  wire \ImagLocx_reg_1113_reg[8]_i_1_n_6 ;
  wire \ImagLocx_reg_1113_reg[8]_i_1_n_7 ;
  wire \ImagLocx_reg_1113_reg[8]_i_1_n_8 ;
  wire \ImagLocx_reg_1113_reg[8]_i_1_n_9 ;
  wire [2:0]Q;
  wire [0:0]S;
  wire [1:1]add_ln701_reg_987;
  wire \add_ln701_reg_987[1]_i_1_n_4 ;
  wire [15:15]add_ln783_1_reg_1061;
  wire add_ln783_1_reg_10610;
  wire \add_ln783_1_reg_1061[15]_i_10_n_4 ;
  wire \add_ln783_1_reg_1061[15]_i_11_n_4 ;
  wire \add_ln783_1_reg_1061[15]_i_13_n_4 ;
  wire \add_ln783_1_reg_1061[15]_i_14_n_4 ;
  wire \add_ln783_1_reg_1061[15]_i_15_n_4 ;
  wire \add_ln783_1_reg_1061[15]_i_16_n_4 ;
  wire \add_ln783_1_reg_1061[15]_i_17_n_4 ;
  wire \add_ln783_1_reg_1061[15]_i_18_n_4 ;
  wire \add_ln783_1_reg_1061[15]_i_3_n_4 ;
  wire \add_ln783_1_reg_1061[15]_i_4_n_4 ;
  wire \add_ln783_1_reg_1061[15]_i_5_n_4 ;
  wire \add_ln783_1_reg_1061[15]_i_6_n_4 ;
  wire \add_ln783_1_reg_1061[15]_i_8_n_4 ;
  wire \add_ln783_1_reg_1061[15]_i_9_n_4 ;
  wire \add_ln783_1_reg_1061_reg[15]_i_12_n_4 ;
  wire \add_ln783_1_reg_1061_reg[15]_i_12_n_5 ;
  wire \add_ln783_1_reg_1061_reg[15]_i_12_n_6 ;
  wire \add_ln783_1_reg_1061_reg[15]_i_12_n_7 ;
  wire \add_ln783_1_reg_1061_reg[15]_i_1_n_5 ;
  wire \add_ln783_1_reg_1061_reg[15]_i_1_n_6 ;
  wire \add_ln783_1_reg_1061_reg[15]_i_1_n_7 ;
  wire \add_ln783_1_reg_1061_reg[15]_i_2_n_4 ;
  wire \add_ln783_1_reg_1061_reg[15]_i_2_n_5 ;
  wire \add_ln783_1_reg_1061_reg[15]_i_2_n_6 ;
  wire \add_ln783_1_reg_1061_reg[15]_i_2_n_7 ;
  wire \add_ln783_1_reg_1061_reg[15]_i_7_n_4 ;
  wire \add_ln783_1_reg_1061_reg[15]_i_7_n_5 ;
  wire \add_ln783_1_reg_1061_reg[15]_i_7_n_6 ;
  wire \add_ln783_1_reg_1061_reg[15]_i_7_n_7 ;
  wire [15:15]add_ln783_reg_1046;
  wire \add_ln783_reg_1046[15]_i_10_n_4 ;
  wire \add_ln783_reg_1046[15]_i_12_n_4 ;
  wire \add_ln783_reg_1046[15]_i_13_n_4 ;
  wire \add_ln783_reg_1046[15]_i_14_n_4 ;
  wire \add_ln783_reg_1046[15]_i_15_n_4 ;
  wire \add_ln783_reg_1046[15]_i_16_n_4 ;
  wire \add_ln783_reg_1046[15]_i_17_n_4 ;
  wire \add_ln783_reg_1046[15]_i_18_n_4 ;
  wire \add_ln783_reg_1046[15]_i_3_n_4 ;
  wire \add_ln783_reg_1046[15]_i_4_n_4 ;
  wire \add_ln783_reg_1046[15]_i_5_n_4 ;
  wire \add_ln783_reg_1046[15]_i_7_n_4 ;
  wire \add_ln783_reg_1046[15]_i_8_n_4 ;
  wire \add_ln783_reg_1046[15]_i_9_n_4 ;
  wire \add_ln783_reg_1046_reg[15]_i_11_n_4 ;
  wire \add_ln783_reg_1046_reg[15]_i_11_n_5 ;
  wire \add_ln783_reg_1046_reg[15]_i_11_n_6 ;
  wire \add_ln783_reg_1046_reg[15]_i_11_n_7 ;
  wire \add_ln783_reg_1046_reg[15]_i_1_n_6 ;
  wire \add_ln783_reg_1046_reg[15]_i_1_n_7 ;
  wire \add_ln783_reg_1046_reg[15]_i_2_n_4 ;
  wire \add_ln783_reg_1046_reg[15]_i_2_n_5 ;
  wire \add_ln783_reg_1046_reg[15]_i_2_n_6 ;
  wire \add_ln783_reg_1046_reg[15]_i_2_n_7 ;
  wire \add_ln783_reg_1046_reg[15]_i_6_n_4 ;
  wire \add_ln783_reg_1046_reg[15]_i_6_n_5 ;
  wire \add_ln783_reg_1046_reg[15]_i_6_n_6 ;
  wire \add_ln783_reg_1046_reg[15]_i_6_n_7 ;
  wire and_ln788_fu_654_p2;
  wire and_ln788_reg_1134;
  wire \and_ln788_reg_1134[0]_i_2_n_4 ;
  wire \and_ln788_reg_1134[0]_i_3_n_4 ;
  wire \and_ln788_reg_1134[0]_i_4_n_4 ;
  wire \and_ln788_reg_1134_pp0_iter14_reg_reg[0]_srl13_n_4 ;
  wire and_ln788_reg_1134_pp0_iter15_reg;
  wire and_ln788_reg_1134_pp0_iter16_reg;
  wire and_ln788_reg_1134_pp0_iter1_reg;
  wire and_ln788_reg_1134_pp0_iter1_reg0;
  wire \ap_CS_fsm[4]_i_2__0_n_4 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state3;
  wire [4:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_4;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter13;
  wire ap_enable_reg_pp0_iter14;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter16;
  wire ap_enable_reg_pp0_iter17_i_1_n_4;
  wire ap_enable_reg_pp0_iter17_reg_0;
  wire ap_enable_reg_pp0_iter17_reg_n_4;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire brmerge25_fu_506_p2;
  wire \brmerge25_reg_1076_reg_n_4_[0] ;
  wire clear;
  wire cmp180_fu_400_p2;
  wire cmp180_reg_1012;
  wire \cmp180_reg_1012[0]_i_2_n_4 ;
  wire \cmp180_reg_1012[0]_i_3_n_4 ;
  wire \cmp180_reg_1012[0]_i_4_n_4 ;
  wire cmp76_fu_394_p2;
  wire cmp76_fu_394_p2_carry__0_i_1_n_4;
  wire cmp76_fu_394_p2_carry__0_i_2_n_4;
  wire cmp76_fu_394_p2_carry__0_i_3_n_4;
  wire cmp76_fu_394_p2_carry__0_i_4_n_4;
  wire cmp76_fu_394_p2_carry__0_i_5_n_4;
  wire cmp76_fu_394_p2_carry__0_i_6_n_4;
  wire cmp76_fu_394_p2_carry__0_n_6;
  wire cmp76_fu_394_p2_carry__0_n_7;
  wire cmp76_fu_394_p2_carry_i_1_n_4;
  wire cmp76_fu_394_p2_carry_i_2_n_4;
  wire cmp76_fu_394_p2_carry_i_3_n_4;
  wire cmp76_fu_394_p2_carry_i_4_n_4;
  wire cmp76_fu_394_p2_carry_i_5_n_4;
  wire cmp76_fu_394_p2_carry_i_6_n_4;
  wire cmp76_fu_394_p2_carry_i_7_n_4;
  wire cmp76_fu_394_p2_carry_i_8_n_4;
  wire cmp76_fu_394_p2_carry_i_9_n_4;
  wire cmp76_fu_394_p2_carry_n_4;
  wire cmp76_fu_394_p2_carry_n_5;
  wire cmp76_fu_394_p2_carry_n_6;
  wire cmp76_fu_394_p2_carry_n_7;
  wire cmp76_reg_1007;
  wire col_buf_V_0_reg_1168;
  wire col_buf_V_0_reg_11680;
  wire [23:0]col_buf_V_1_reg_1177;
  wire [23:0]col_buf_V_2_reg_1186;
  wire [1:0]empty_35_reg_1000;
  wire filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready;
  wire filter2D_0_3_3_9_9_1080_1920_1_U0_img_in_419_read;
  wire [23:0]grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301_ap_return;
  wire grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176_ap_start_reg;
  wire [16:0]heightloop_fu_333_p2;
  wire heightloop_fu_333_p2_carry__0_n_4;
  wire heightloop_fu_333_p2_carry__0_n_5;
  wire heightloop_fu_333_p2_carry__0_n_6;
  wire heightloop_fu_333_p2_carry__0_n_7;
  wire heightloop_fu_333_p2_carry__1_n_4;
  wire heightloop_fu_333_p2_carry__1_n_5;
  wire heightloop_fu_333_p2_carry__1_n_6;
  wire heightloop_fu_333_p2_carry__1_n_7;
  wire heightloop_fu_333_p2_carry__2_n_6;
  wire heightloop_fu_333_p2_carry__2_n_7;
  wire heightloop_fu_333_p2_carry_i_1_n_4;
  wire heightloop_fu_333_p2_carry_n_4;
  wire heightloop_fu_333_p2_carry_n_5;
  wire heightloop_fu_333_p2_carry_n_6;
  wire heightloop_fu_333_p2_carry_n_7;
  wire [16:0]heightloop_reg_965;
  wire [15:0]i_2_fu_365_p2;
  wire [15:0]i_2_reg_992;
  wire \i_2_reg_992_reg[12]_i_1_n_4 ;
  wire \i_2_reg_992_reg[12]_i_1_n_5 ;
  wire \i_2_reg_992_reg[12]_i_1_n_6 ;
  wire \i_2_reg_992_reg[12]_i_1_n_7 ;
  wire \i_2_reg_992_reg[15]_i_1_n_6 ;
  wire \i_2_reg_992_reg[15]_i_1_n_7 ;
  wire \i_2_reg_992_reg[4]_i_1_n_4 ;
  wire \i_2_reg_992_reg[4]_i_1_n_5 ;
  wire \i_2_reg_992_reg[4]_i_1_n_6 ;
  wire \i_2_reg_992_reg[4]_i_1_n_7 ;
  wire \i_2_reg_992_reg[8]_i_1_n_4 ;
  wire \i_2_reg_992_reg[8]_i_1_n_5 ;
  wire \i_2_reg_992_reg[8]_i_1_n_6 ;
  wire \i_2_reg_992_reg[8]_i_1_n_7 ;
  wire i_reg_279;
  wire \i_reg_279_reg_n_4_[0] ;
  wire \i_reg_279_reg_n_4_[10] ;
  wire \i_reg_279_reg_n_4_[11] ;
  wire \i_reg_279_reg_n_4_[12] ;
  wire \i_reg_279_reg_n_4_[13] ;
  wire \i_reg_279_reg_n_4_[14] ;
  wire \i_reg_279_reg_n_4_[15] ;
  wire \i_reg_279_reg_n_4_[1] ;
  wire \i_reg_279_reg_n_4_[2] ;
  wire \i_reg_279_reg_n_4_[3] ;
  wire \i_reg_279_reg_n_4_[4] ;
  wire \i_reg_279_reg_n_4_[5] ;
  wire \i_reg_279_reg_n_4_[6] ;
  wire \i_reg_279_reg_n_4_[7] ;
  wire \i_reg_279_reg_n_4_[8] ;
  wire \i_reg_279_reg_n_4_[9] ;
  wire icmp_fu_429_p2;
  wire icmp_fu_429_p2_carry__0_i_1_n_4;
  wire icmp_fu_429_p2_carry__0_i_2_n_4;
  wire icmp_fu_429_p2_carry__0_i_3_n_4;
  wire icmp_fu_429_p2_carry__0_i_4_n_4;
  wire icmp_fu_429_p2_carry__0_i_5_n_4;
  wire icmp_fu_429_p2_carry__0_n_6;
  wire icmp_fu_429_p2_carry__0_n_7;
  wire icmp_fu_429_p2_carry_i_10_n_4;
  wire icmp_fu_429_p2_carry_i_10_n_5;
  wire icmp_fu_429_p2_carry_i_10_n_6;
  wire icmp_fu_429_p2_carry_i_10_n_7;
  wire icmp_fu_429_p2_carry_i_11_n_4;
  wire icmp_fu_429_p2_carry_i_11_n_5;
  wire icmp_fu_429_p2_carry_i_11_n_6;
  wire icmp_fu_429_p2_carry_i_11_n_7;
  wire icmp_fu_429_p2_carry_i_12_n_4;
  wire icmp_fu_429_p2_carry_i_13_n_4;
  wire icmp_fu_429_p2_carry_i_14_n_4;
  wire icmp_fu_429_p2_carry_i_15_n_4;
  wire icmp_fu_429_p2_carry_i_16_n_4;
  wire icmp_fu_429_p2_carry_i_17_n_4;
  wire icmp_fu_429_p2_carry_i_18_n_4;
  wire icmp_fu_429_p2_carry_i_1_n_4;
  wire icmp_fu_429_p2_carry_i_2_n_4;
  wire icmp_fu_429_p2_carry_i_3_n_4;
  wire icmp_fu_429_p2_carry_i_4_n_4;
  wire icmp_fu_429_p2_carry_i_5_n_4;
  wire icmp_fu_429_p2_carry_i_6_n_4;
  wire icmp_fu_429_p2_carry_i_7_n_4;
  wire icmp_fu_429_p2_carry_i_8_n_4;
  wire icmp_fu_429_p2_carry_i_9_n_4;
  wire icmp_fu_429_p2_carry_n_4;
  wire icmp_fu_429_p2_carry_n_5;
  wire icmp_fu_429_p2_carry_n_6;
  wire icmp_fu_429_p2_carry_n_7;
  wire icmp_ln633_1_fu_440_p2;
  wire icmp_ln633_1_reg_1036;
  wire \icmp_ln633_1_reg_1036[0]_i_10_n_4 ;
  wire \icmp_ln633_1_reg_1036[0]_i_11_n_4 ;
  wire \icmp_ln633_1_reg_1036[0]_i_12_n_4 ;
  wire \icmp_ln633_1_reg_1036[0]_i_13_n_4 ;
  wire \icmp_ln633_1_reg_1036[0]_i_14_n_4 ;
  wire \icmp_ln633_1_reg_1036[0]_i_15_n_4 ;
  wire \icmp_ln633_1_reg_1036[0]_i_16_n_4 ;
  wire \icmp_ln633_1_reg_1036[0]_i_17_n_4 ;
  wire \icmp_ln633_1_reg_1036[0]_i_18_n_4 ;
  wire \icmp_ln633_1_reg_1036[0]_i_19_n_4 ;
  wire \icmp_ln633_1_reg_1036[0]_i_20_n_4 ;
  wire \icmp_ln633_1_reg_1036[0]_i_3_n_4 ;
  wire \icmp_ln633_1_reg_1036[0]_i_5_n_4 ;
  wire \icmp_ln633_1_reg_1036[0]_i_6_n_4 ;
  wire \icmp_ln633_1_reg_1036[0]_i_7_n_4 ;
  wire \icmp_ln633_1_reg_1036[0]_i_8_n_4 ;
  wire \icmp_ln633_1_reg_1036[0]_i_9_n_4 ;
  wire \icmp_ln633_1_reg_1036_reg[0]_i_2_n_4 ;
  wire \icmp_ln633_1_reg_1036_reg[0]_i_2_n_5 ;
  wire \icmp_ln633_1_reg_1036_reg[0]_i_2_n_6 ;
  wire \icmp_ln633_1_reg_1036_reg[0]_i_2_n_7 ;
  wire \icmp_ln633_1_reg_1036_reg[0]_i_4_n_4 ;
  wire \icmp_ln633_1_reg_1036_reg[0]_i_4_n_5 ;
  wire \icmp_ln633_1_reg_1036_reg[0]_i_4_n_6 ;
  wire \icmp_ln633_1_reg_1036_reg[0]_i_4_n_7 ;
  wire icmp_ln633_2_fu_460_p2;
  wire icmp_ln633_2_reg_1051;
  wire \icmp_ln633_2_reg_1051[0]_i_10_n_4 ;
  wire \icmp_ln633_2_reg_1051[0]_i_11_n_4 ;
  wire \icmp_ln633_2_reg_1051[0]_i_12_n_4 ;
  wire \icmp_ln633_2_reg_1051[0]_i_13_n_4 ;
  wire \icmp_ln633_2_reg_1051[0]_i_14_n_4 ;
  wire \icmp_ln633_2_reg_1051[0]_i_15_n_4 ;
  wire \icmp_ln633_2_reg_1051[0]_i_16_n_4 ;
  wire \icmp_ln633_2_reg_1051[0]_i_17_n_4 ;
  wire \icmp_ln633_2_reg_1051[0]_i_18_n_4 ;
  wire \icmp_ln633_2_reg_1051[0]_i_19_n_4 ;
  wire \icmp_ln633_2_reg_1051[0]_i_20_n_4 ;
  wire \icmp_ln633_2_reg_1051[0]_i_3_n_4 ;
  wire \icmp_ln633_2_reg_1051[0]_i_5_n_4 ;
  wire \icmp_ln633_2_reg_1051[0]_i_6_n_4 ;
  wire \icmp_ln633_2_reg_1051[0]_i_7_n_4 ;
  wire \icmp_ln633_2_reg_1051[0]_i_8_n_4 ;
  wire \icmp_ln633_2_reg_1051[0]_i_9_n_4 ;
  wire \icmp_ln633_2_reg_1051_reg[0]_i_2_n_4 ;
  wire \icmp_ln633_2_reg_1051_reg[0]_i_2_n_5 ;
  wire \icmp_ln633_2_reg_1051_reg[0]_i_2_n_6 ;
  wire \icmp_ln633_2_reg_1051_reg[0]_i_2_n_7 ;
  wire \icmp_ln633_2_reg_1051_reg[0]_i_4_n_4 ;
  wire \icmp_ln633_2_reg_1051_reg[0]_i_4_n_5 ;
  wire \icmp_ln633_2_reg_1051_reg[0]_i_4_n_6 ;
  wire \icmp_ln633_2_reg_1051_reg[0]_i_4_n_7 ;
  wire icmp_ln633_3_fu_480_p2;
  wire icmp_ln633_3_reg_1066;
  wire \icmp_ln633_3_reg_1066[0]_i_10_n_4 ;
  wire \icmp_ln633_3_reg_1066[0]_i_11_n_4 ;
  wire \icmp_ln633_3_reg_1066[0]_i_12_n_4 ;
  wire \icmp_ln633_3_reg_1066[0]_i_13_n_4 ;
  wire \icmp_ln633_3_reg_1066[0]_i_14_n_4 ;
  wire \icmp_ln633_3_reg_1066[0]_i_15_n_4 ;
  wire \icmp_ln633_3_reg_1066[0]_i_16_n_4 ;
  wire \icmp_ln633_3_reg_1066[0]_i_17_n_4 ;
  wire \icmp_ln633_3_reg_1066[0]_i_18_n_4 ;
  wire \icmp_ln633_3_reg_1066[0]_i_19_n_4 ;
  wire \icmp_ln633_3_reg_1066[0]_i_20_n_4 ;
  wire \icmp_ln633_3_reg_1066[0]_i_3_n_4 ;
  wire \icmp_ln633_3_reg_1066[0]_i_5_n_4 ;
  wire \icmp_ln633_3_reg_1066[0]_i_6_n_4 ;
  wire \icmp_ln633_3_reg_1066[0]_i_7_n_4 ;
  wire \icmp_ln633_3_reg_1066[0]_i_8_n_4 ;
  wire \icmp_ln633_3_reg_1066[0]_i_9_n_4 ;
  wire \icmp_ln633_3_reg_1066_reg[0]_i_2_n_4 ;
  wire \icmp_ln633_3_reg_1066_reg[0]_i_2_n_5 ;
  wire \icmp_ln633_3_reg_1066_reg[0]_i_2_n_6 ;
  wire \icmp_ln633_3_reg_1066_reg[0]_i_2_n_7 ;
  wire \icmp_ln633_3_reg_1066_reg[0]_i_4_n_4 ;
  wire \icmp_ln633_3_reg_1066_reg[0]_i_4_n_5 ;
  wire \icmp_ln633_3_reg_1066_reg[0]_i_4_n_6 ;
  wire \icmp_ln633_3_reg_1066_reg[0]_i_4_n_7 ;
  wire icmp_ln633_fu_620_p2;
  wire icmp_ln633_reg_1118;
  wire \icmp_ln633_reg_1118[0]_i_10_n_4 ;
  wire \icmp_ln633_reg_1118[0]_i_11_n_4 ;
  wire \icmp_ln633_reg_1118[0]_i_12_n_4 ;
  wire \icmp_ln633_reg_1118[0]_i_13_n_4 ;
  wire \icmp_ln633_reg_1118[0]_i_14_n_4 ;
  wire \icmp_ln633_reg_1118[0]_i_15_n_4 ;
  wire \icmp_ln633_reg_1118[0]_i_16_n_4 ;
  wire \icmp_ln633_reg_1118[0]_i_17_n_4 ;
  wire \icmp_ln633_reg_1118[0]_i_18_n_4 ;
  wire \icmp_ln633_reg_1118[0]_i_19_n_4 ;
  wire \icmp_ln633_reg_1118[0]_i_20_n_4 ;
  wire \icmp_ln633_reg_1118[0]_i_21_n_4 ;
  wire \icmp_ln633_reg_1118[0]_i_4_n_4 ;
  wire \icmp_ln633_reg_1118[0]_i_6_n_4 ;
  wire \icmp_ln633_reg_1118[0]_i_7_n_4 ;
  wire \icmp_ln633_reg_1118[0]_i_8_n_4 ;
  wire \icmp_ln633_reg_1118[0]_i_9_n_4 ;
  wire icmp_ln633_reg_1118_pp0_iter1_reg;
  wire \icmp_ln633_reg_1118_pp0_iter2_reg_reg_n_4_[0] ;
  wire \icmp_ln633_reg_1118_reg[0]_i_3_n_4 ;
  wire \icmp_ln633_reg_1118_reg[0]_i_3_n_5 ;
  wire \icmp_ln633_reg_1118_reg[0]_i_3_n_6 ;
  wire \icmp_ln633_reg_1118_reg[0]_i_3_n_7 ;
  wire \icmp_ln633_reg_1118_reg[0]_i_5_n_4 ;
  wire \icmp_ln633_reg_1118_reg[0]_i_5_n_5 ;
  wire \icmp_ln633_reg_1118_reg[0]_i_5_n_6 ;
  wire \icmp_ln633_reg_1118_reg[0]_i_5_n_7 ;
  wire icmp_ln701_fu_375_p2;
  wire icmp_ln701_fu_375_p2_carry__0_i_1_n_4;
  wire icmp_ln701_fu_375_p2_carry__0_i_2_n_4;
  wire icmp_ln701_fu_375_p2_carry__0_i_3_n_4;
  wire icmp_ln701_fu_375_p2_carry__0_i_4_n_4;
  wire icmp_ln701_fu_375_p2_carry__0_i_5_n_4;
  wire icmp_ln701_fu_375_p2_carry__0_i_6_n_4;
  wire icmp_ln701_fu_375_p2_carry__0_i_7_n_4;
  wire icmp_ln701_fu_375_p2_carry__0_i_8_n_4;
  wire icmp_ln701_fu_375_p2_carry__0_n_4;
  wire icmp_ln701_fu_375_p2_carry__0_n_5;
  wire icmp_ln701_fu_375_p2_carry__0_n_6;
  wire icmp_ln701_fu_375_p2_carry__0_n_7;
  wire icmp_ln701_fu_375_p2_carry__1_i_1_n_4;
  wire icmp_ln701_fu_375_p2_carry_i_1_n_4;
  wire icmp_ln701_fu_375_p2_carry_i_2_n_4;
  wire icmp_ln701_fu_375_p2_carry_i_3_n_4;
  wire icmp_ln701_fu_375_p2_carry_i_4_n_4;
  wire icmp_ln701_fu_375_p2_carry_i_5_n_4;
  wire icmp_ln701_fu_375_p2_carry_i_6_n_4;
  wire icmp_ln701_fu_375_p2_carry_i_7_n_4;
  wire icmp_ln701_fu_375_p2_carry_i_8_n_4;
  wire icmp_ln701_fu_375_p2_carry_n_4;
  wire icmp_ln701_fu_375_p2_carry_n_5;
  wire icmp_ln701_fu_375_p2_carry_n_6;
  wire icmp_ln701_fu_375_p2_carry_n_7;
  wire icmp_ln703_fu_605_p2;
  wire icmp_ln703_fu_605_p2_carry__0_i_1_n_4;
  wire icmp_ln703_fu_605_p2_carry__0_i_2_n_4;
  wire icmp_ln703_fu_605_p2_carry__0_i_3_n_4;
  wire icmp_ln703_fu_605_p2_carry__0_i_4_n_4;
  wire icmp_ln703_fu_605_p2_carry__0_i_5_n_4;
  wire icmp_ln703_fu_605_p2_carry__0_i_6_n_4;
  wire icmp_ln703_fu_605_p2_carry__0_i_7_n_4;
  wire icmp_ln703_fu_605_p2_carry__0_i_8_n_4;
  wire icmp_ln703_fu_605_p2_carry__0_n_4;
  wire icmp_ln703_fu_605_p2_carry__0_n_5;
  wire icmp_ln703_fu_605_p2_carry__0_n_6;
  wire icmp_ln703_fu_605_p2_carry__0_n_7;
  wire icmp_ln703_fu_605_p2_carry__1_i_1_n_4;
  wire icmp_ln703_fu_605_p2_carry_i_1_n_4;
  wire icmp_ln703_fu_605_p2_carry_i_2_n_4;
  wire icmp_ln703_fu_605_p2_carry_i_3_n_4;
  wire icmp_ln703_fu_605_p2_carry_i_4_n_4;
  wire icmp_ln703_fu_605_p2_carry_i_5_n_4;
  wire icmp_ln703_fu_605_p2_carry_i_6_n_4;
  wire icmp_ln703_fu_605_p2_carry_i_7_n_4;
  wire icmp_ln703_fu_605_p2_carry_i_8_n_4;
  wire icmp_ln703_fu_605_p2_carry_n_4;
  wire icmp_ln703_fu_605_p2_carry_n_5;
  wire icmp_ln703_fu_605_p2_carry_n_6;
  wire icmp_ln703_fu_605_p2_carry_n_7;
  wire icmp_ln703_reg_1109;
  wire icmp_ln703_reg_1109_pp0_iter1_reg;
  wire icmp_ln703_reg_1109_pp0_iter2_reg;
  wire icmp_ln703_reg_1109_pp0_iter3_reg;
  wire icmp_ln759_fu_633_p2;
  wire icmp_ln759_reg_1127;
  wire \icmp_ln759_reg_1127[0]_i_10_n_4 ;
  wire \icmp_ln759_reg_1127[0]_i_11_n_4 ;
  wire \icmp_ln759_reg_1127[0]_i_12_n_4 ;
  wire \icmp_ln759_reg_1127[0]_i_13_n_4 ;
  wire \icmp_ln759_reg_1127[0]_i_14_n_4 ;
  wire \icmp_ln759_reg_1127[0]_i_15_n_4 ;
  wire \icmp_ln759_reg_1127[0]_i_16_n_4 ;
  wire \icmp_ln759_reg_1127[0]_i_17_n_4 ;
  wire \icmp_ln759_reg_1127[0]_i_18_n_4 ;
  wire \icmp_ln759_reg_1127[0]_i_19_n_4 ;
  wire \icmp_ln759_reg_1127[0]_i_1_n_4 ;
  wire \icmp_ln759_reg_1127[0]_i_20_n_4 ;
  wire \icmp_ln759_reg_1127[0]_i_21_n_4 ;
  wire \icmp_ln759_reg_1127[0]_i_22_n_4 ;
  wire \icmp_ln759_reg_1127[0]_i_3_n_4 ;
  wire \icmp_ln759_reg_1127[0]_i_7_n_4 ;
  wire \icmp_ln759_reg_1127[0]_i_8_n_4 ;
  wire \icmp_ln759_reg_1127[0]_i_9_n_4 ;
  wire icmp_ln759_reg_1127_pp0_iter1_reg;
  wire icmp_ln759_reg_1127_pp0_iter2_reg;
  wire \icmp_ln759_reg_1127_reg[0]_i_4_n_4 ;
  wire \icmp_ln759_reg_1127_reg[0]_i_4_n_5 ;
  wire \icmp_ln759_reg_1127_reg[0]_i_4_n_6 ;
  wire \icmp_ln759_reg_1127_reg[0]_i_4_n_7 ;
  wire \icmp_ln759_reg_1127_reg[0]_i_6_n_4 ;
  wire \icmp_ln759_reg_1127_reg[0]_i_6_n_5 ;
  wire \icmp_ln759_reg_1127_reg[0]_i_6_n_6 ;
  wire \icmp_ln759_reg_1127_reg[0]_i_6_n_7 ;
  wire icmp_ln777_fu_445_p2;
  wire icmp_ln777_reg_1041;
  wire \icmp_ln777_reg_1041[0]_i_10_n_4 ;
  wire \icmp_ln777_reg_1041[0]_i_11_n_4 ;
  wire \icmp_ln777_reg_1041[0]_i_12_n_4 ;
  wire \icmp_ln777_reg_1041[0]_i_13_n_4 ;
  wire \icmp_ln777_reg_1041[0]_i_14_n_4 ;
  wire \icmp_ln777_reg_1041[0]_i_15_n_4 ;
  wire \icmp_ln777_reg_1041[0]_i_16_n_4 ;
  wire \icmp_ln777_reg_1041[0]_i_17_n_4 ;
  wire \icmp_ln777_reg_1041[0]_i_18_n_4 ;
  wire \icmp_ln777_reg_1041[0]_i_19_n_4 ;
  wire \icmp_ln777_reg_1041[0]_i_20_n_4 ;
  wire \icmp_ln777_reg_1041[0]_i_3_n_4 ;
  wire \icmp_ln777_reg_1041[0]_i_5_n_4 ;
  wire \icmp_ln777_reg_1041[0]_i_6_n_4 ;
  wire \icmp_ln777_reg_1041[0]_i_7_n_4 ;
  wire \icmp_ln777_reg_1041[0]_i_8_n_4 ;
  wire \icmp_ln777_reg_1041[0]_i_9_n_4 ;
  wire \icmp_ln777_reg_1041_reg[0]_i_2_n_4 ;
  wire \icmp_ln777_reg_1041_reg[0]_i_2_n_5 ;
  wire \icmp_ln777_reg_1041_reg[0]_i_2_n_6 ;
  wire \icmp_ln777_reg_1041_reg[0]_i_2_n_7 ;
  wire \icmp_ln777_reg_1041_reg[0]_i_4_n_4 ;
  wire \icmp_ln777_reg_1041_reg[0]_i_4_n_5 ;
  wire \icmp_ln777_reg_1041_reg[0]_i_4_n_6 ;
  wire \icmp_ln777_reg_1041_reg[0]_i_4_n_7 ;
  wire icmp_ln779_1_fu_485_p2;
  wire icmp_ln779_1_reg_1071;
  wire \icmp_ln779_1_reg_1071[0]_i_10_n_4 ;
  wire \icmp_ln779_1_reg_1071[0]_i_11_n_4 ;
  wire \icmp_ln779_1_reg_1071[0]_i_12_n_4 ;
  wire \icmp_ln779_1_reg_1071[0]_i_13_n_4 ;
  wire \icmp_ln779_1_reg_1071[0]_i_14_n_4 ;
  wire \icmp_ln779_1_reg_1071[0]_i_15_n_4 ;
  wire \icmp_ln779_1_reg_1071[0]_i_16_n_4 ;
  wire \icmp_ln779_1_reg_1071[0]_i_17_n_4 ;
  wire \icmp_ln779_1_reg_1071[0]_i_18_n_4 ;
  wire \icmp_ln779_1_reg_1071[0]_i_19_n_4 ;
  wire \icmp_ln779_1_reg_1071[0]_i_20_n_4 ;
  wire \icmp_ln779_1_reg_1071[0]_i_3_n_4 ;
  wire \icmp_ln779_1_reg_1071[0]_i_5_n_4 ;
  wire \icmp_ln779_1_reg_1071[0]_i_6_n_4 ;
  wire \icmp_ln779_1_reg_1071[0]_i_7_n_4 ;
  wire \icmp_ln779_1_reg_1071[0]_i_8_n_4 ;
  wire \icmp_ln779_1_reg_1071[0]_i_9_n_4 ;
  wire \icmp_ln779_1_reg_1071_reg[0]_i_2_n_4 ;
  wire \icmp_ln779_1_reg_1071_reg[0]_i_2_n_5 ;
  wire \icmp_ln779_1_reg_1071_reg[0]_i_2_n_6 ;
  wire \icmp_ln779_1_reg_1071_reg[0]_i_2_n_7 ;
  wire \icmp_ln779_1_reg_1071_reg[0]_i_4_n_4 ;
  wire \icmp_ln779_1_reg_1071_reg[0]_i_4_n_5 ;
  wire \icmp_ln779_1_reg_1071_reg[0]_i_4_n_6 ;
  wire \icmp_ln779_1_reg_1071_reg[0]_i_4_n_7 ;
  wire icmp_ln779_fu_465_p2;
  wire icmp_ln779_reg_1056;
  wire \icmp_ln779_reg_1056[0]_i_10_n_4 ;
  wire \icmp_ln779_reg_1056[0]_i_11_n_4 ;
  wire \icmp_ln779_reg_1056[0]_i_12_n_4 ;
  wire \icmp_ln779_reg_1056[0]_i_13_n_4 ;
  wire \icmp_ln779_reg_1056[0]_i_14_n_4 ;
  wire \icmp_ln779_reg_1056[0]_i_15_n_4 ;
  wire \icmp_ln779_reg_1056[0]_i_16_n_4 ;
  wire \icmp_ln779_reg_1056[0]_i_17_n_4 ;
  wire \icmp_ln779_reg_1056[0]_i_18_n_4 ;
  wire \icmp_ln779_reg_1056[0]_i_19_n_4 ;
  wire \icmp_ln779_reg_1056[0]_i_20_n_4 ;
  wire \icmp_ln779_reg_1056[0]_i_3_n_4 ;
  wire \icmp_ln779_reg_1056[0]_i_5_n_4 ;
  wire \icmp_ln779_reg_1056[0]_i_6_n_4 ;
  wire \icmp_ln779_reg_1056[0]_i_7_n_4 ;
  wire \icmp_ln779_reg_1056[0]_i_8_n_4 ;
  wire \icmp_ln779_reg_1056[0]_i_9_n_4 ;
  wire \icmp_ln779_reg_1056_reg[0]_i_2_n_4 ;
  wire \icmp_ln779_reg_1056_reg[0]_i_2_n_5 ;
  wire \icmp_ln779_reg_1056_reg[0]_i_2_n_6 ;
  wire \icmp_ln779_reg_1056_reg[0]_i_2_n_7 ;
  wire \icmp_ln779_reg_1056_reg[0]_i_4_n_4 ;
  wire \icmp_ln779_reg_1056_reg[0]_i_4_n_5 ;
  wire \icmp_ln779_reg_1056_reg[0]_i_4_n_6 ;
  wire \icmp_ln779_reg_1056_reg[0]_i_4_n_7 ;
  wire icmp_reg_1026;
  wire img_in_data_empty_n;
  wire img_out_data_full_n;
  wire \j_reg_290[0]_i_4_n_4 ;
  wire [15:0]j_reg_290_reg;
  wire \j_reg_290_reg[0]_i_3_n_10 ;
  wire \j_reg_290_reg[0]_i_3_n_11 ;
  wire \j_reg_290_reg[0]_i_3_n_4 ;
  wire \j_reg_290_reg[0]_i_3_n_5 ;
  wire \j_reg_290_reg[0]_i_3_n_6 ;
  wire \j_reg_290_reg[0]_i_3_n_7 ;
  wire \j_reg_290_reg[0]_i_3_n_8 ;
  wire \j_reg_290_reg[0]_i_3_n_9 ;
  wire \j_reg_290_reg[12]_i_1_n_10 ;
  wire \j_reg_290_reg[12]_i_1_n_11 ;
  wire \j_reg_290_reg[12]_i_1_n_5 ;
  wire \j_reg_290_reg[12]_i_1_n_6 ;
  wire \j_reg_290_reg[12]_i_1_n_7 ;
  wire \j_reg_290_reg[12]_i_1_n_8 ;
  wire \j_reg_290_reg[12]_i_1_n_9 ;
  wire \j_reg_290_reg[4]_i_1_n_10 ;
  wire \j_reg_290_reg[4]_i_1_n_11 ;
  wire \j_reg_290_reg[4]_i_1_n_4 ;
  wire \j_reg_290_reg[4]_i_1_n_5 ;
  wire \j_reg_290_reg[4]_i_1_n_6 ;
  wire \j_reg_290_reg[4]_i_1_n_7 ;
  wire \j_reg_290_reg[4]_i_1_n_8 ;
  wire \j_reg_290_reg[4]_i_1_n_9 ;
  wire \j_reg_290_reg[8]_i_1_n_10 ;
  wire \j_reg_290_reg[8]_i_1_n_11 ;
  wire \j_reg_290_reg[8]_i_1_n_4 ;
  wire \j_reg_290_reg[8]_i_1_n_5 ;
  wire \j_reg_290_reg[8]_i_1_n_6 ;
  wire \j_reg_290_reg[8]_i_1_n_7 ;
  wire \j_reg_290_reg[8]_i_1_n_8 ;
  wire \j_reg_290_reg[8]_i_1_n_9 ;
  wire k_buf_0_V_addr_reg_11450;
  wire \k_buf_0_V_addr_reg_1145[10]_i_1_n_4 ;
  wire [23:0]k_buf_0_V_q1;
  wire k_buf_1_V_U_n_10;
  wire k_buf_1_V_U_n_11;
  wire k_buf_1_V_U_n_12;
  wire k_buf_1_V_U_n_13;
  wire k_buf_1_V_U_n_14;
  wire k_buf_1_V_U_n_15;
  wire k_buf_1_V_U_n_16;
  wire k_buf_1_V_U_n_17;
  wire k_buf_1_V_U_n_18;
  wire k_buf_1_V_U_n_19;
  wire k_buf_1_V_U_n_20;
  wire k_buf_1_V_U_n_21;
  wire k_buf_1_V_U_n_22;
  wire k_buf_1_V_U_n_23;
  wire k_buf_1_V_U_n_24;
  wire k_buf_1_V_U_n_25;
  wire k_buf_1_V_U_n_26;
  wire k_buf_1_V_U_n_27;
  wire k_buf_1_V_U_n_4;
  wire k_buf_1_V_U_n_5;
  wire k_buf_1_V_U_n_52;
  wire k_buf_1_V_U_n_53;
  wire k_buf_1_V_U_n_54;
  wire k_buf_1_V_U_n_55;
  wire k_buf_1_V_U_n_56;
  wire k_buf_1_V_U_n_57;
  wire k_buf_1_V_U_n_58;
  wire k_buf_1_V_U_n_59;
  wire k_buf_1_V_U_n_6;
  wire k_buf_1_V_U_n_60;
  wire k_buf_1_V_U_n_61;
  wire k_buf_1_V_U_n_62;
  wire k_buf_1_V_U_n_63;
  wire k_buf_1_V_U_n_64;
  wire k_buf_1_V_U_n_65;
  wire k_buf_1_V_U_n_66;
  wire k_buf_1_V_U_n_67;
  wire k_buf_1_V_U_n_68;
  wire k_buf_1_V_U_n_69;
  wire k_buf_1_V_U_n_7;
  wire k_buf_1_V_U_n_70;
  wire k_buf_1_V_U_n_71;
  wire k_buf_1_V_U_n_72;
  wire k_buf_1_V_U_n_73;
  wire k_buf_1_V_U_n_74;
  wire k_buf_1_V_U_n_75;
  wire k_buf_1_V_U_n_76;
  wire k_buf_1_V_U_n_77;
  wire k_buf_1_V_U_n_78;
  wire k_buf_1_V_U_n_79;
  wire k_buf_1_V_U_n_8;
  wire k_buf_1_V_U_n_80;
  wire k_buf_1_V_U_n_81;
  wire k_buf_1_V_U_n_82;
  wire k_buf_1_V_U_n_83;
  wire k_buf_1_V_U_n_84;
  wire k_buf_1_V_U_n_85;
  wire k_buf_1_V_U_n_86;
  wire k_buf_1_V_U_n_87;
  wire k_buf_1_V_U_n_88;
  wire k_buf_1_V_U_n_89;
  wire k_buf_1_V_U_n_9;
  wire k_buf_1_V_U_n_90;
  wire k_buf_1_V_U_n_91;
  wire k_buf_1_V_U_n_92;
  wire k_buf_1_V_U_n_93;
  wire k_buf_1_V_U_n_94;
  wire k_buf_1_V_U_n_95;
  wire k_buf_1_V_U_n_96;
  wire k_buf_1_V_U_n_97;
  wire k_buf_1_V_U_n_98;
  wire k_buf_1_V_U_n_99;
  wire k_buf_1_V_we0;
  wire k_buf_2_V_U_n_10;
  wire k_buf_2_V_U_n_11;
  wire k_buf_2_V_U_n_12;
  wire k_buf_2_V_U_n_13;
  wire k_buf_2_V_U_n_14;
  wire k_buf_2_V_U_n_15;
  wire k_buf_2_V_U_n_16;
  wire k_buf_2_V_U_n_17;
  wire k_buf_2_V_U_n_18;
  wire k_buf_2_V_U_n_19;
  wire k_buf_2_V_U_n_20;
  wire k_buf_2_V_U_n_21;
  wire [10:0]k_buf_2_V_addr_reg_1157;
  wire [10:0]k_buf_2_V_addr_reg_1157_pp0_iter2_reg;
  wire notrhs_fu_435_p2;
  wire notrhs_fu_435_p2_carry__0_i_1_n_4;
  wire notrhs_fu_435_p2_carry__0_i_2_n_4;
  wire notrhs_fu_435_p2_carry__0_i_3_n_4;
  wire notrhs_fu_435_p2_carry__0_i_4_n_4;
  wire notrhs_fu_435_p2_carry__0_i_5_n_4;
  wire notrhs_fu_435_p2_carry__0_i_6_n_4;
  wire notrhs_fu_435_p2_carry__0_i_7_n_4;
  wire notrhs_fu_435_p2_carry__0_i_8_n_4;
  wire notrhs_fu_435_p2_carry__0_n_4;
  wire notrhs_fu_435_p2_carry__0_n_5;
  wire notrhs_fu_435_p2_carry__0_n_6;
  wire notrhs_fu_435_p2_carry__0_n_7;
  wire notrhs_fu_435_p2_carry__1_i_1_n_4;
  wire notrhs_fu_435_p2_carry__1_i_2_n_4;
  wire notrhs_fu_435_p2_carry_i_1_n_4;
  wire notrhs_fu_435_p2_carry_i_2_n_4;
  wire notrhs_fu_435_p2_carry_i_3_n_4;
  wire notrhs_fu_435_p2_carry_i_4_n_4;
  wire notrhs_fu_435_p2_carry_i_5_n_4;
  wire notrhs_fu_435_p2_carry_i_6_n_4;
  wire notrhs_fu_435_p2_carry_i_7_n_4;
  wire notrhs_fu_435_p2_carry_i_8_n_4;
  wire notrhs_fu_435_p2_carry_n_4;
  wire notrhs_fu_435_p2_carry_n_5;
  wire notrhs_fu_435_p2_carry_n_6;
  wire notrhs_fu_435_p2_carry_n_7;
  wire or_ln779_1_fu_589_p2;
  wire or_ln779_1_reg_1100;
  wire or_ln779_fu_553_p2;
  wire or_ln779_reg_1090;
  wire p_17_in;
  wire p_18_in;
  wire p_1_in;
  wire p_28_in;
  wire [15:0]\p_read12_int_reg_reg[15] ;
  wire [15:0]\p_read13_int_reg_reg[15] ;
  wire [15:0]\p_read14_int_reg_reg[15] ;
  wire [15:0]\p_read16_int_reg_reg[15] ;
  wire [15:0]\p_read17_int_reg_reg[15] ;
  wire [15:0]\p_read9_int_reg_reg[15] ;
  wire [15:0]p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [0:0]ref_fu_495_p3__2;
  wire sel;
  wire [15:15]sext_ln633_1_fu_476_p1;
  wire [14:0]sext_ln633_1_fu_476_p1__0;
  wire [15:15]sext_ln633_fu_456_p1;
  wire [14:1]sext_ln633_fu_456_p1__0;
  wire [7:0]\shift_int_reg_reg[7] ;
  wire slt_reg_1021;
  wire [23:0]src_kernel_win_V_0_1_1_reg_1194;
  wire src_kernel_win_V_0_1_fu_110;
  wire \src_kernel_win_V_0_1_fu_110[23]_i_1_n_4 ;
  wire \src_kernel_win_V_0_1_fu_110[23]_i_4_n_4 ;
  wire \src_kernel_win_V_0_1_fu_110[23]_i_5_n_4 ;
  wire \src_kernel_win_V_0_1_fu_110[23]_i_6_n_4 ;
  wire \src_kernel_win_V_0_1_fu_110_reg_n_4_[0] ;
  wire \src_kernel_win_V_0_1_fu_110_reg_n_4_[10] ;
  wire \src_kernel_win_V_0_1_fu_110_reg_n_4_[11] ;
  wire \src_kernel_win_V_0_1_fu_110_reg_n_4_[12] ;
  wire \src_kernel_win_V_0_1_fu_110_reg_n_4_[13] ;
  wire \src_kernel_win_V_0_1_fu_110_reg_n_4_[14] ;
  wire \src_kernel_win_V_0_1_fu_110_reg_n_4_[15] ;
  wire \src_kernel_win_V_0_1_fu_110_reg_n_4_[16] ;
  wire \src_kernel_win_V_0_1_fu_110_reg_n_4_[17] ;
  wire \src_kernel_win_V_0_1_fu_110_reg_n_4_[18] ;
  wire \src_kernel_win_V_0_1_fu_110_reg_n_4_[19] ;
  wire \src_kernel_win_V_0_1_fu_110_reg_n_4_[1] ;
  wire \src_kernel_win_V_0_1_fu_110_reg_n_4_[20] ;
  wire \src_kernel_win_V_0_1_fu_110_reg_n_4_[21] ;
  wire \src_kernel_win_V_0_1_fu_110_reg_n_4_[22] ;
  wire \src_kernel_win_V_0_1_fu_110_reg_n_4_[23] ;
  wire \src_kernel_win_V_0_1_fu_110_reg_n_4_[2] ;
  wire \src_kernel_win_V_0_1_fu_110_reg_n_4_[3] ;
  wire \src_kernel_win_V_0_1_fu_110_reg_n_4_[4] ;
  wire \src_kernel_win_V_0_1_fu_110_reg_n_4_[5] ;
  wire \src_kernel_win_V_0_1_fu_110_reg_n_4_[6] ;
  wire \src_kernel_win_V_0_1_fu_110_reg_n_4_[7] ;
  wire \src_kernel_win_V_0_1_fu_110_reg_n_4_[8] ;
  wire \src_kernel_win_V_0_1_fu_110_reg_n_4_[9] ;
  wire [23:0]src_kernel_win_V_0_2_fu_114;
  wire src_kernel_win_V_0_2_fu_1140;
  wire [23:0]src_kernel_win_V_1_1_1_reg_1200;
  wire \src_kernel_win_V_1_1_fu_122[23]_i_1_n_4 ;
  wire \src_kernel_win_V_1_1_fu_122[23]_i_3_n_4 ;
  wire \src_kernel_win_V_1_1_fu_122[23]_i_4_n_4 ;
  wire \src_kernel_win_V_1_1_fu_122[23]_i_5_n_4 ;
  wire \src_kernel_win_V_1_1_fu_122[23]_i_6_n_4 ;
  wire \src_kernel_win_V_1_1_fu_122_reg_n_4_[0] ;
  wire \src_kernel_win_V_1_1_fu_122_reg_n_4_[10] ;
  wire \src_kernel_win_V_1_1_fu_122_reg_n_4_[11] ;
  wire \src_kernel_win_V_1_1_fu_122_reg_n_4_[12] ;
  wire \src_kernel_win_V_1_1_fu_122_reg_n_4_[13] ;
  wire \src_kernel_win_V_1_1_fu_122_reg_n_4_[14] ;
  wire \src_kernel_win_V_1_1_fu_122_reg_n_4_[15] ;
  wire \src_kernel_win_V_1_1_fu_122_reg_n_4_[16] ;
  wire \src_kernel_win_V_1_1_fu_122_reg_n_4_[17] ;
  wire \src_kernel_win_V_1_1_fu_122_reg_n_4_[18] ;
  wire \src_kernel_win_V_1_1_fu_122_reg_n_4_[19] ;
  wire \src_kernel_win_V_1_1_fu_122_reg_n_4_[1] ;
  wire \src_kernel_win_V_1_1_fu_122_reg_n_4_[20] ;
  wire \src_kernel_win_V_1_1_fu_122_reg_n_4_[21] ;
  wire \src_kernel_win_V_1_1_fu_122_reg_n_4_[22] ;
  wire \src_kernel_win_V_1_1_fu_122_reg_n_4_[23] ;
  wire \src_kernel_win_V_1_1_fu_122_reg_n_4_[2] ;
  wire \src_kernel_win_V_1_1_fu_122_reg_n_4_[3] ;
  wire \src_kernel_win_V_1_1_fu_122_reg_n_4_[4] ;
  wire \src_kernel_win_V_1_1_fu_122_reg_n_4_[5] ;
  wire \src_kernel_win_V_1_1_fu_122_reg_n_4_[6] ;
  wire \src_kernel_win_V_1_1_fu_122_reg_n_4_[7] ;
  wire \src_kernel_win_V_1_1_fu_122_reg_n_4_[8] ;
  wire \src_kernel_win_V_1_1_fu_122_reg_n_4_[9] ;
  wire [23:0]src_kernel_win_V_1_2_fu_126;
  wire [23:0]src_kernel_win_V_2_1_1_reg_1206;
  wire \src_kernel_win_V_2_1_fu_130[23]_i_1_n_4 ;
  wire \src_kernel_win_V_2_1_fu_130[23]_i_2_n_4 ;
  wire \src_kernel_win_V_2_1_fu_130[23]_i_4_n_4 ;
  wire \src_kernel_win_V_2_1_fu_130[23]_i_5_n_4 ;
  wire \src_kernel_win_V_2_1_fu_130[23]_i_6_n_4 ;
  wire \src_kernel_win_V_2_1_fu_130_reg_n_4_[0] ;
  wire \src_kernel_win_V_2_1_fu_130_reg_n_4_[10] ;
  wire \src_kernel_win_V_2_1_fu_130_reg_n_4_[11] ;
  wire \src_kernel_win_V_2_1_fu_130_reg_n_4_[12] ;
  wire \src_kernel_win_V_2_1_fu_130_reg_n_4_[13] ;
  wire \src_kernel_win_V_2_1_fu_130_reg_n_4_[14] ;
  wire \src_kernel_win_V_2_1_fu_130_reg_n_4_[15] ;
  wire \src_kernel_win_V_2_1_fu_130_reg_n_4_[16] ;
  wire \src_kernel_win_V_2_1_fu_130_reg_n_4_[17] ;
  wire \src_kernel_win_V_2_1_fu_130_reg_n_4_[18] ;
  wire \src_kernel_win_V_2_1_fu_130_reg_n_4_[19] ;
  wire \src_kernel_win_V_2_1_fu_130_reg_n_4_[1] ;
  wire \src_kernel_win_V_2_1_fu_130_reg_n_4_[20] ;
  wire \src_kernel_win_V_2_1_fu_130_reg_n_4_[21] ;
  wire \src_kernel_win_V_2_1_fu_130_reg_n_4_[22] ;
  wire \src_kernel_win_V_2_1_fu_130_reg_n_4_[23] ;
  wire \src_kernel_win_V_2_1_fu_130_reg_n_4_[2] ;
  wire \src_kernel_win_V_2_1_fu_130_reg_n_4_[3] ;
  wire \src_kernel_win_V_2_1_fu_130_reg_n_4_[4] ;
  wire \src_kernel_win_V_2_1_fu_130_reg_n_4_[5] ;
  wire \src_kernel_win_V_2_1_fu_130_reg_n_4_[6] ;
  wire \src_kernel_win_V_2_1_fu_130_reg_n_4_[7] ;
  wire \src_kernel_win_V_2_1_fu_130_reg_n_4_[8] ;
  wire \src_kernel_win_V_2_1_fu_130_reg_n_4_[9] ;
  wire [23:0]src_kernel_win_V_2_2_fu_118;
  wire [16:1]sub81_fu_353_p2;
  wire sub81_fu_353_p2_carry__0_i_1_n_4;
  wire sub81_fu_353_p2_carry__0_i_2_n_4;
  wire sub81_fu_353_p2_carry__0_i_3_n_4;
  wire sub81_fu_353_p2_carry__0_i_4_n_4;
  wire sub81_fu_353_p2_carry__0_n_4;
  wire sub81_fu_353_p2_carry__0_n_5;
  wire sub81_fu_353_p2_carry__0_n_6;
  wire sub81_fu_353_p2_carry__0_n_7;
  wire sub81_fu_353_p2_carry__1_i_1_n_4;
  wire sub81_fu_353_p2_carry__1_i_2_n_4;
  wire sub81_fu_353_p2_carry__1_i_3_n_4;
  wire sub81_fu_353_p2_carry__1_i_4_n_4;
  wire sub81_fu_353_p2_carry__1_n_4;
  wire sub81_fu_353_p2_carry__1_n_5;
  wire sub81_fu_353_p2_carry__1_n_6;
  wire sub81_fu_353_p2_carry__1_n_7;
  wire sub81_fu_353_p2_carry__2_i_1_n_4;
  wire sub81_fu_353_p2_carry__2_i_2_n_4;
  wire sub81_fu_353_p2_carry__2_i_3_n_4;
  wire sub81_fu_353_p2_carry__2_n_5;
  wire sub81_fu_353_p2_carry__2_n_6;
  wire sub81_fu_353_p2_carry__2_n_7;
  wire sub81_fu_353_p2_carry_i_1_n_4;
  wire sub81_fu_353_p2_carry_i_2_n_4;
  wire sub81_fu_353_p2_carry_i_3_n_4;
  wire sub81_fu_353_p2_carry_i_4_n_4;
  wire sub81_fu_353_p2_carry_n_4;
  wire sub81_fu_353_p2_carry_n_5;
  wire sub81_fu_353_p2_carry_n_6;
  wire sub81_fu_353_p2_carry_n_7;
  wire [16:1]sub81_reg_981;
  wire [1:0]sub_ln782_1_fu_535_p22_out;
  wire [1:0]sub_ln782_1_reg_1085;
  wire [1:0]sub_ln782_2_fu_571_p21_out;
  wire [1:0]sub_ln782_2_reg_1095;
  wire [1:1]sub_ln782_fu_517_p20_out;
  wire [1:0]sub_ln782_reg_1080;
  wire \sub_ln782_reg_1080[0]_i_1_n_4 ;
  wire \sub_ln782_reg_1080[1]_i_1_n_4 ;
  wire temp_V_1_reg_12420;
  wire [23:0]\temp_V_1_reg_1242_reg[23]_0 ;
  wire \tmp_1_reg_1017[0]_i_3_n_4 ;
  wire \tmp_1_reg_1017[0]_i_4_n_4 ;
  wire \tmp_1_reg_1017[0]_i_5_n_4 ;
  wire \tmp_1_reg_1017[0]_i_6_n_4 ;
  wire \tmp_1_reg_1017[0]_i_7_n_4 ;
  wire \tmp_1_reg_1017[0]_i_8_n_4 ;
  wire \tmp_1_reg_1017[0]_i_9_n_4 ;
  wire \tmp_1_reg_1017_reg[0]_i_1_n_6 ;
  wire \tmp_1_reg_1017_reg[0]_i_1_n_7 ;
  wire \tmp_1_reg_1017_reg[0]_i_2_n_4 ;
  wire \tmp_1_reg_1017_reg[0]_i_2_n_5 ;
  wire \tmp_1_reg_1017_reg[0]_i_2_n_6 ;
  wire \tmp_1_reg_1017_reg[0]_i_2_n_7 ;
  wire \tmp_1_reg_1017_reg_n_4_[0] ;
  wire [14:14]tmp_2_fu_419_p4;
  wire [13:0]tmp_2_fu_419_p4__0;
  wire tmp_5_reg_1138;
  wire tmp_6_reg_1123;
  wire tmp_6_reg_11230;
  wire tmp_6_reg_1123_pp0_iter1_reg;
  wire tmp_6_reg_1123_pp0_iter2_reg;
  wire [23:0]tmp_V_reg_1163;
  wire tmp_V_reg_11630;
  wire [23:0]\tmp_V_reg_1163_reg[23]_0 ;
  wire [16:0]widthloop_fu_343_p2;
  wire [16:0]widthloop_reg_976;
  wire \widthloop_reg_976[3]_i_2_n_4 ;
  wire \widthloop_reg_976_reg[11]_i_1_n_4 ;
  wire \widthloop_reg_976_reg[11]_i_1_n_5 ;
  wire \widthloop_reg_976_reg[11]_i_1_n_6 ;
  wire \widthloop_reg_976_reg[11]_i_1_n_7 ;
  wire \widthloop_reg_976_reg[15]_i_1_n_4 ;
  wire \widthloop_reg_976_reg[15]_i_1_n_5 ;
  wire \widthloop_reg_976_reg[15]_i_1_n_6 ;
  wire \widthloop_reg_976_reg[15]_i_1_n_7 ;
  wire \widthloop_reg_976_reg[3]_i_1_n_4 ;
  wire \widthloop_reg_976_reg[3]_i_1_n_5 ;
  wire \widthloop_reg_976_reg[3]_i_1_n_6 ;
  wire \widthloop_reg_976_reg[3]_i_1_n_7 ;
  wire \widthloop_reg_976_reg[7]_i_1_n_4 ;
  wire \widthloop_reg_976_reg[7]_i_1_n_5 ;
  wire \widthloop_reg_976_reg[7]_i_1_n_6 ;
  wire \widthloop_reg_976_reg[7]_i_1_n_7 ;
  wire [15:0]\zext_ln689_reg_955_reg[15]_0 ;
  wire \zext_ln689_reg_955_reg_n_4_[0] ;
  wire \zext_ln689_reg_955_reg_n_4_[10] ;
  wire \zext_ln689_reg_955_reg_n_4_[11] ;
  wire \zext_ln689_reg_955_reg_n_4_[12] ;
  wire \zext_ln689_reg_955_reg_n_4_[13] ;
  wire \zext_ln689_reg_955_reg_n_4_[14] ;
  wire \zext_ln689_reg_955_reg_n_4_[15] ;
  wire \zext_ln689_reg_955_reg_n_4_[1] ;
  wire \zext_ln689_reg_955_reg_n_4_[2] ;
  wire \zext_ln689_reg_955_reg_n_4_[3] ;
  wire \zext_ln689_reg_955_reg_n_4_[4] ;
  wire \zext_ln689_reg_955_reg_n_4_[5] ;
  wire \zext_ln689_reg_955_reg_n_4_[6] ;
  wire \zext_ln689_reg_955_reg_n_4_[7] ;
  wire \zext_ln689_reg_955_reg_n_4_[8] ;
  wire \zext_ln689_reg_955_reg_n_4_[9] ;
  wire [15:0]zext_ln690_reg_970;
  wire [15:0]\zext_ln690_reg_970_reg[15]_0 ;
  wire [3:2]\NLW_ImagLocx_reg_1113_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_ImagLocx_reg_1113_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln783_1_reg_1061_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln783_reg_1046_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln783_reg_1046_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_cmp76_fu_394_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_cmp76_fu_394_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_cmp76_fu_394_p2_carry__0_O_UNCONNECTED;
  wire [2:2]NLW_heightloop_fu_333_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_heightloop_fu_333_p2_carry__2_O_UNCONNECTED;
  wire [3:2]\NLW_i_2_reg_992_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_2_reg_992_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_fu_429_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_icmp_fu_429_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_fu_429_p2_carry__0_O_UNCONNECTED;
  wire [3:1]\NLW_icmp_ln633_1_reg_1036_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln633_1_reg_1036_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln633_1_reg_1036_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln633_1_reg_1036_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_icmp_ln633_2_reg_1051_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln633_2_reg_1051_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln633_2_reg_1051_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln633_2_reg_1051_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_icmp_ln633_3_reg_1066_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln633_3_reg_1066_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln633_3_reg_1066_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln633_3_reg_1066_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_icmp_ln633_reg_1118_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln633_reg_1118_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln633_reg_1118_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln633_reg_1118_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln701_fu_375_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln701_fu_375_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln701_fu_375_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln701_fu_375_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln703_fu_605_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln703_fu_605_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln703_fu_605_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln703_fu_605_p2_carry__1_O_UNCONNECTED;
  wire [3:1]\NLW_icmp_ln759_reg_1127_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln759_reg_1127_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln759_reg_1127_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln759_reg_1127_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:1]\NLW_icmp_ln777_reg_1041_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln777_reg_1041_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln777_reg_1041_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln777_reg_1041_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_icmp_ln779_1_reg_1071_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln779_1_reg_1071_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln779_1_reg_1071_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln779_1_reg_1071_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_icmp_ln779_reg_1056_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln779_reg_1056_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln779_reg_1056_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln779_reg_1056_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_j_reg_290_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_notrhs_fu_435_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_notrhs_fu_435_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_notrhs_fu_435_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_notrhs_fu_435_p2_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_sub81_fu_353_p2_carry__2_CO_UNCONNECTED;
  wire [3:2]\NLW_tmp_1_reg_1017_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_1_reg_1017_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_widthloop_reg_976_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_widthloop_reg_976_reg[16]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \ImagLocx_reg_1113[0]_i_1 
       (.I0(j_reg_290_reg[0]),
        .O(\ImagLocx_reg_1113[0]_i_1_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ImagLocx_reg_1113[10]_i_2 
       (.I0(j_reg_290_reg[12]),
        .O(\ImagLocx_reg_1113[10]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ImagLocx_reg_1113[10]_i_3 
       (.I0(j_reg_290_reg[11]),
        .O(\ImagLocx_reg_1113[10]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ImagLocx_reg_1113[10]_i_4 
       (.I0(j_reg_290_reg[10]),
        .O(\ImagLocx_reg_1113[10]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ImagLocx_reg_1113[10]_i_5 
       (.I0(j_reg_290_reg[9]),
        .O(\ImagLocx_reg_1113[10]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ImagLocx_reg_1113[15]_i_2 
       (.I0(j_reg_290_reg[15]),
        .O(\ImagLocx_reg_1113[15]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ImagLocx_reg_1113[15]_i_3 
       (.I0(j_reg_290_reg[14]),
        .O(\ImagLocx_reg_1113[15]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ImagLocx_reg_1113[15]_i_4 
       (.I0(j_reg_290_reg[13]),
        .O(\ImagLocx_reg_1113[15]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ImagLocx_reg_1113[4]_i_2 
       (.I0(j_reg_290_reg[4]),
        .O(\ImagLocx_reg_1113[4]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ImagLocx_reg_1113[4]_i_3 
       (.I0(j_reg_290_reg[3]),
        .O(\ImagLocx_reg_1113[4]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ImagLocx_reg_1113[4]_i_4 
       (.I0(j_reg_290_reg[2]),
        .O(\ImagLocx_reg_1113[4]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ImagLocx_reg_1113[4]_i_5 
       (.I0(j_reg_290_reg[1]),
        .O(\ImagLocx_reg_1113[4]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ImagLocx_reg_1113[8]_i_2 
       (.I0(j_reg_290_reg[8]),
        .O(\ImagLocx_reg_1113[8]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ImagLocx_reg_1113[8]_i_3 
       (.I0(j_reg_290_reg[7]),
        .O(\ImagLocx_reg_1113[8]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ImagLocx_reg_1113[8]_i_4 
       (.I0(j_reg_290_reg[6]),
        .O(\ImagLocx_reg_1113[8]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ImagLocx_reg_1113[8]_i_5 
       (.I0(j_reg_290_reg[5]),
        .O(\ImagLocx_reg_1113[8]_i_5_n_4 ));
  FDRE \ImagLocx_reg_1113_reg[0] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\ImagLocx_reg_1113[0]_i_1_n_4 ),
        .Q(ImagLocx_reg_1113[0]),
        .R(1'b0));
  FDRE \ImagLocx_reg_1113_reg[10] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\ImagLocx_reg_1113_reg[10]_i_1_n_10 ),
        .Q(ImagLocx_reg_1113[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ImagLocx_reg_1113_reg[10]_i_1 
       (.CI(\ImagLocx_reg_1113_reg[8]_i_1_n_4 ),
        .CO({\ImagLocx_reg_1113_reg[10]_i_1_n_4 ,\ImagLocx_reg_1113_reg[10]_i_1_n_5 ,\ImagLocx_reg_1113_reg[10]_i_1_n_6 ,\ImagLocx_reg_1113_reg[10]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(j_reg_290_reg[12:9]),
        .O({\ImagLocx_reg_1113_reg[10]_i_1_n_8 ,\ImagLocx_reg_1113_reg[10]_i_1_n_9 ,\ImagLocx_reg_1113_reg[10]_i_1_n_10 ,\ImagLocx_reg_1113_reg[10]_i_1_n_11 }),
        .S({\ImagLocx_reg_1113[10]_i_2_n_4 ,\ImagLocx_reg_1113[10]_i_3_n_4 ,\ImagLocx_reg_1113[10]_i_4_n_4 ,\ImagLocx_reg_1113[10]_i_5_n_4 }));
  FDRE \ImagLocx_reg_1113_reg[15] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(D),
        .Q(ImagLocx_reg_1113[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ImagLocx_reg_1113_reg[15]_i_1 
       (.CI(\ImagLocx_reg_1113_reg[10]_i_1_n_4 ),
        .CO({\NLW_ImagLocx_reg_1113_reg[15]_i_1_CO_UNCONNECTED [3:2],\ImagLocx_reg_1113_reg[15]_i_1_n_6 ,\ImagLocx_reg_1113_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,j_reg_290_reg[14:13]}),
        .O({\NLW_ImagLocx_reg_1113_reg[15]_i_1_O_UNCONNECTED [3],D,\ImagLocx_reg_1113_reg[15]_i_1_n_10 ,\ImagLocx_reg_1113_reg[15]_i_1_n_11 }),
        .S({1'b0,\ImagLocx_reg_1113[15]_i_2_n_4 ,\ImagLocx_reg_1113[15]_i_3_n_4 ,\ImagLocx_reg_1113[15]_i_4_n_4 }));
  FDRE \ImagLocx_reg_1113_reg[1] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\ImagLocx_reg_1113_reg[4]_i_1_n_11 ),
        .Q(ImagLocx_reg_1113[1]),
        .R(1'b0));
  FDRE \ImagLocx_reg_1113_reg[2] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\ImagLocx_reg_1113_reg[4]_i_1_n_10 ),
        .Q(ImagLocx_reg_1113[2]),
        .R(1'b0));
  FDRE \ImagLocx_reg_1113_reg[3] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\ImagLocx_reg_1113_reg[4]_i_1_n_9 ),
        .Q(ImagLocx_reg_1113[3]),
        .R(1'b0));
  FDRE \ImagLocx_reg_1113_reg[4] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\ImagLocx_reg_1113_reg[4]_i_1_n_8 ),
        .Q(ImagLocx_reg_1113[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ImagLocx_reg_1113_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\ImagLocx_reg_1113_reg[4]_i_1_n_4 ,\ImagLocx_reg_1113_reg[4]_i_1_n_5 ,\ImagLocx_reg_1113_reg[4]_i_1_n_6 ,\ImagLocx_reg_1113_reg[4]_i_1_n_7 }),
        .CYINIT(j_reg_290_reg[0]),
        .DI(j_reg_290_reg[4:1]),
        .O({\ImagLocx_reg_1113_reg[4]_i_1_n_8 ,\ImagLocx_reg_1113_reg[4]_i_1_n_9 ,\ImagLocx_reg_1113_reg[4]_i_1_n_10 ,\ImagLocx_reg_1113_reg[4]_i_1_n_11 }),
        .S({\ImagLocx_reg_1113[4]_i_2_n_4 ,\ImagLocx_reg_1113[4]_i_3_n_4 ,\ImagLocx_reg_1113[4]_i_4_n_4 ,\ImagLocx_reg_1113[4]_i_5_n_4 }));
  FDRE \ImagLocx_reg_1113_reg[5] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\ImagLocx_reg_1113_reg[8]_i_1_n_11 ),
        .Q(ImagLocx_reg_1113[5]),
        .R(1'b0));
  FDRE \ImagLocx_reg_1113_reg[6] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\ImagLocx_reg_1113_reg[8]_i_1_n_10 ),
        .Q(ImagLocx_reg_1113[6]),
        .R(1'b0));
  FDRE \ImagLocx_reg_1113_reg[7] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\ImagLocx_reg_1113_reg[8]_i_1_n_9 ),
        .Q(ImagLocx_reg_1113[7]),
        .R(1'b0));
  FDRE \ImagLocx_reg_1113_reg[8] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\ImagLocx_reg_1113_reg[8]_i_1_n_8 ),
        .Q(ImagLocx_reg_1113[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ImagLocx_reg_1113_reg[8]_i_1 
       (.CI(\ImagLocx_reg_1113_reg[4]_i_1_n_4 ),
        .CO({\ImagLocx_reg_1113_reg[8]_i_1_n_4 ,\ImagLocx_reg_1113_reg[8]_i_1_n_5 ,\ImagLocx_reg_1113_reg[8]_i_1_n_6 ,\ImagLocx_reg_1113_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(j_reg_290_reg[8:5]),
        .O({\ImagLocx_reg_1113_reg[8]_i_1_n_8 ,\ImagLocx_reg_1113_reg[8]_i_1_n_9 ,\ImagLocx_reg_1113_reg[8]_i_1_n_10 ,\ImagLocx_reg_1113_reg[8]_i_1_n_11 }),
        .S({\ImagLocx_reg_1113[8]_i_2_n_4 ,\ImagLocx_reg_1113[8]_i_3_n_4 ,\ImagLocx_reg_1113[8]_i_4_n_4 ,\ImagLocx_reg_1113[8]_i_5_n_4 }));
  FDRE \ImagLocx_reg_1113_reg[9] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\ImagLocx_reg_1113_reg[10]_i_1_n_11 ),
        .Q(ImagLocx_reg_1113[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \SRL_SIG[0][23]_i_1__0 
       (.I0(img_out_data_full_n),
        .I1(Q[2]),
        .I2(and_ln788_reg_1134_pp0_iter16_reg),
        .I3(ap_enable_reg_pp0_iter17_reg_n_4),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln701_reg_987[1]_i_1 
       (.I0(\zext_ln689_reg_955_reg[15]_0 [0]),
        .I1(\zext_ln689_reg_955_reg[15]_0 [1]),
        .O(\add_ln701_reg_987[1]_i_1_n_4 ));
  FDRE \add_ln701_reg_987_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\add_ln701_reg_987[1]_i_1_n_4 ),
        .Q(add_ln701_reg_987),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln783_1_reg_1061[15]_i_10 
       (.I0(\i_reg_279_reg_n_4_[9] ),
        .O(\add_ln783_1_reg_1061[15]_i_10_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln783_1_reg_1061[15]_i_11 
       (.I0(\i_reg_279_reg_n_4_[8] ),
        .O(\add_ln783_1_reg_1061[15]_i_11_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln783_1_reg_1061[15]_i_13 
       (.I0(\i_reg_279_reg_n_4_[7] ),
        .O(\add_ln783_1_reg_1061[15]_i_13_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln783_1_reg_1061[15]_i_14 
       (.I0(\i_reg_279_reg_n_4_[6] ),
        .O(\add_ln783_1_reg_1061[15]_i_14_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln783_1_reg_1061[15]_i_15 
       (.I0(\i_reg_279_reg_n_4_[5] ),
        .O(\add_ln783_1_reg_1061[15]_i_15_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln783_1_reg_1061[15]_i_16 
       (.I0(\i_reg_279_reg_n_4_[4] ),
        .O(\add_ln783_1_reg_1061[15]_i_16_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln783_1_reg_1061[15]_i_17 
       (.I0(\i_reg_279_reg_n_4_[3] ),
        .O(\add_ln783_1_reg_1061[15]_i_17_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln783_1_reg_1061[15]_i_18 
       (.I0(\i_reg_279_reg_n_4_[1] ),
        .O(\add_ln783_1_reg_1061[15]_i_18_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln783_1_reg_1061[15]_i_3 
       (.I0(\i_reg_279_reg_n_4_[15] ),
        .O(\add_ln783_1_reg_1061[15]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln783_1_reg_1061[15]_i_4 
       (.I0(\i_reg_279_reg_n_4_[14] ),
        .O(\add_ln783_1_reg_1061[15]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln783_1_reg_1061[15]_i_5 
       (.I0(\i_reg_279_reg_n_4_[13] ),
        .O(\add_ln783_1_reg_1061[15]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln783_1_reg_1061[15]_i_6 
       (.I0(\i_reg_279_reg_n_4_[12] ),
        .O(\add_ln783_1_reg_1061[15]_i_6_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln783_1_reg_1061[15]_i_8 
       (.I0(\i_reg_279_reg_n_4_[11] ),
        .O(\add_ln783_1_reg_1061[15]_i_8_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln783_1_reg_1061[15]_i_9 
       (.I0(\i_reg_279_reg_n_4_[10] ),
        .O(\add_ln783_1_reg_1061[15]_i_9_n_4 ));
  FDRE \add_ln783_1_reg_1061_reg[15] 
       (.C(ap_clk),
        .CE(add_ln783_1_reg_10610),
        .D(sext_ln633_1_fu_476_p1),
        .Q(add_ln783_1_reg_1061),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln783_1_reg_1061_reg[15]_i_1 
       (.CI(\add_ln783_1_reg_1061_reg[15]_i_2_n_4 ),
        .CO({\NLW_add_ln783_1_reg_1061_reg[15]_i_1_CO_UNCONNECTED [3],\add_ln783_1_reg_1061_reg[15]_i_1_n_5 ,\add_ln783_1_reg_1061_reg[15]_i_1_n_6 ,\add_ln783_1_reg_1061_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\i_reg_279_reg_n_4_[14] ,\i_reg_279_reg_n_4_[13] ,\i_reg_279_reg_n_4_[12] }),
        .O({sext_ln633_1_fu_476_p1,sext_ln633_1_fu_476_p1__0[14:12]}),
        .S({\add_ln783_1_reg_1061[15]_i_3_n_4 ,\add_ln783_1_reg_1061[15]_i_4_n_4 ,\add_ln783_1_reg_1061[15]_i_5_n_4 ,\add_ln783_1_reg_1061[15]_i_6_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln783_1_reg_1061_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\add_ln783_1_reg_1061_reg[15]_i_12_n_4 ,\add_ln783_1_reg_1061_reg[15]_i_12_n_5 ,\add_ln783_1_reg_1061_reg[15]_i_12_n_6 ,\add_ln783_1_reg_1061_reg[15]_i_12_n_7 }),
        .CYINIT(1'b0),
        .DI({\i_reg_279_reg_n_4_[3] ,1'b0,\i_reg_279_reg_n_4_[1] ,1'b0}),
        .O(sext_ln633_1_fu_476_p1__0[3:0]),
        .S({\add_ln783_1_reg_1061[15]_i_17_n_4 ,\i_reg_279_reg_n_4_[2] ,\add_ln783_1_reg_1061[15]_i_18_n_4 ,\i_reg_279_reg_n_4_[0] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln783_1_reg_1061_reg[15]_i_2 
       (.CI(\add_ln783_1_reg_1061_reg[15]_i_7_n_4 ),
        .CO({\add_ln783_1_reg_1061_reg[15]_i_2_n_4 ,\add_ln783_1_reg_1061_reg[15]_i_2_n_5 ,\add_ln783_1_reg_1061_reg[15]_i_2_n_6 ,\add_ln783_1_reg_1061_reg[15]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\i_reg_279_reg_n_4_[11] ,\i_reg_279_reg_n_4_[10] ,\i_reg_279_reg_n_4_[9] ,\i_reg_279_reg_n_4_[8] }),
        .O(sext_ln633_1_fu_476_p1__0[11:8]),
        .S({\add_ln783_1_reg_1061[15]_i_8_n_4 ,\add_ln783_1_reg_1061[15]_i_9_n_4 ,\add_ln783_1_reg_1061[15]_i_10_n_4 ,\add_ln783_1_reg_1061[15]_i_11_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln783_1_reg_1061_reg[15]_i_7 
       (.CI(\add_ln783_1_reg_1061_reg[15]_i_12_n_4 ),
        .CO({\add_ln783_1_reg_1061_reg[15]_i_7_n_4 ,\add_ln783_1_reg_1061_reg[15]_i_7_n_5 ,\add_ln783_1_reg_1061_reg[15]_i_7_n_6 ,\add_ln783_1_reg_1061_reg[15]_i_7_n_7 }),
        .CYINIT(1'b0),
        .DI({\i_reg_279_reg_n_4_[7] ,\i_reg_279_reg_n_4_[6] ,\i_reg_279_reg_n_4_[5] ,\i_reg_279_reg_n_4_[4] }),
        .O(sext_ln633_1_fu_476_p1__0[7:4]),
        .S({\add_ln783_1_reg_1061[15]_i_13_n_4 ,\add_ln783_1_reg_1061[15]_i_14_n_4 ,\add_ln783_1_reg_1061[15]_i_15_n_4 ,\add_ln783_1_reg_1061[15]_i_16_n_4 }));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln783_reg_1046[15]_i_10 
       (.I0(\i_reg_279_reg_n_4_[9] ),
        .O(\add_ln783_reg_1046[15]_i_10_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln783_reg_1046[15]_i_12 
       (.I0(\i_reg_279_reg_n_4_[8] ),
        .O(\add_ln783_reg_1046[15]_i_12_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln783_reg_1046[15]_i_13 
       (.I0(\i_reg_279_reg_n_4_[7] ),
        .O(\add_ln783_reg_1046[15]_i_13_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln783_reg_1046[15]_i_14 
       (.I0(\i_reg_279_reg_n_4_[6] ),
        .O(\add_ln783_reg_1046[15]_i_14_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln783_reg_1046[15]_i_15 
       (.I0(\i_reg_279_reg_n_4_[5] ),
        .O(\add_ln783_reg_1046[15]_i_15_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln783_reg_1046[15]_i_16 
       (.I0(\i_reg_279_reg_n_4_[4] ),
        .O(\add_ln783_reg_1046[15]_i_16_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln783_reg_1046[15]_i_17 
       (.I0(\i_reg_279_reg_n_4_[3] ),
        .O(\add_ln783_reg_1046[15]_i_17_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln783_reg_1046[15]_i_18 
       (.I0(\i_reg_279_reg_n_4_[1] ),
        .O(\add_ln783_reg_1046[15]_i_18_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln783_reg_1046[15]_i_3 
       (.I0(\i_reg_279_reg_n_4_[15] ),
        .O(\add_ln783_reg_1046[15]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln783_reg_1046[15]_i_4 
       (.I0(\i_reg_279_reg_n_4_[14] ),
        .O(\add_ln783_reg_1046[15]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln783_reg_1046[15]_i_5 
       (.I0(\i_reg_279_reg_n_4_[13] ),
        .O(\add_ln783_reg_1046[15]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln783_reg_1046[15]_i_7 
       (.I0(\i_reg_279_reg_n_4_[12] ),
        .O(\add_ln783_reg_1046[15]_i_7_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln783_reg_1046[15]_i_8 
       (.I0(\i_reg_279_reg_n_4_[11] ),
        .O(\add_ln783_reg_1046[15]_i_8_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln783_reg_1046[15]_i_9 
       (.I0(\i_reg_279_reg_n_4_[10] ),
        .O(\add_ln783_reg_1046[15]_i_9_n_4 ));
  FDRE \add_ln783_reg_1046_reg[15] 
       (.C(ap_clk),
        .CE(add_ln783_1_reg_10610),
        .D(sext_ln633_fu_456_p1),
        .Q(add_ln783_reg_1046),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln783_reg_1046_reg[15]_i_1 
       (.CI(\add_ln783_reg_1046_reg[15]_i_2_n_4 ),
        .CO({\NLW_add_ln783_reg_1046_reg[15]_i_1_CO_UNCONNECTED [3:2],\add_ln783_reg_1046_reg[15]_i_1_n_6 ,\add_ln783_reg_1046_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\i_reg_279_reg_n_4_[14] ,\i_reg_279_reg_n_4_[13] }),
        .O({\NLW_add_ln783_reg_1046_reg[15]_i_1_O_UNCONNECTED [3],sext_ln633_fu_456_p1,sext_ln633_fu_456_p1__0[14:13]}),
        .S({1'b0,\add_ln783_reg_1046[15]_i_3_n_4 ,\add_ln783_reg_1046[15]_i_4_n_4 ,\add_ln783_reg_1046[15]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln783_reg_1046_reg[15]_i_11 
       (.CI(1'b0),
        .CO({\add_ln783_reg_1046_reg[15]_i_11_n_4 ,\add_ln783_reg_1046_reg[15]_i_11_n_5 ,\add_ln783_reg_1046_reg[15]_i_11_n_6 ,\add_ln783_reg_1046_reg[15]_i_11_n_7 }),
        .CYINIT(\i_reg_279_reg_n_4_[0] ),
        .DI({\i_reg_279_reg_n_4_[4] ,\i_reg_279_reg_n_4_[3] ,1'b0,\i_reg_279_reg_n_4_[1] }),
        .O(sext_ln633_fu_456_p1__0[4:1]),
        .S({\add_ln783_reg_1046[15]_i_16_n_4 ,\add_ln783_reg_1046[15]_i_17_n_4 ,\i_reg_279_reg_n_4_[2] ,\add_ln783_reg_1046[15]_i_18_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln783_reg_1046_reg[15]_i_2 
       (.CI(\add_ln783_reg_1046_reg[15]_i_6_n_4 ),
        .CO({\add_ln783_reg_1046_reg[15]_i_2_n_4 ,\add_ln783_reg_1046_reg[15]_i_2_n_5 ,\add_ln783_reg_1046_reg[15]_i_2_n_6 ,\add_ln783_reg_1046_reg[15]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\i_reg_279_reg_n_4_[12] ,\i_reg_279_reg_n_4_[11] ,\i_reg_279_reg_n_4_[10] ,\i_reg_279_reg_n_4_[9] }),
        .O(sext_ln633_fu_456_p1__0[12:9]),
        .S({\add_ln783_reg_1046[15]_i_7_n_4 ,\add_ln783_reg_1046[15]_i_8_n_4 ,\add_ln783_reg_1046[15]_i_9_n_4 ,\add_ln783_reg_1046[15]_i_10_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln783_reg_1046_reg[15]_i_6 
       (.CI(\add_ln783_reg_1046_reg[15]_i_11_n_4 ),
        .CO({\add_ln783_reg_1046_reg[15]_i_6_n_4 ,\add_ln783_reg_1046_reg[15]_i_6_n_5 ,\add_ln783_reg_1046_reg[15]_i_6_n_6 ,\add_ln783_reg_1046_reg[15]_i_6_n_7 }),
        .CYINIT(1'b0),
        .DI({\i_reg_279_reg_n_4_[8] ,\i_reg_279_reg_n_4_[7] ,\i_reg_279_reg_n_4_[6] ,\i_reg_279_reg_n_4_[5] }),
        .O(sext_ln633_fu_456_p1__0[8:5]),
        .S({\add_ln783_reg_1046[15]_i_12_n_4 ,\add_ln783_reg_1046[15]_i_13_n_4 ,\add_ln783_reg_1046[15]_i_14_n_4 ,\add_ln783_reg_1046[15]_i_15_n_4 }));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \and_ln788_reg_1134[0]_i_1 
       (.I0(\and_ln788_reg_1134[0]_i_2_n_4 ),
        .I1(j_reg_290_reg[2]),
        .I2(j_reg_290_reg[1]),
        .I3(j_reg_290_reg[4]),
        .I4(\and_ln788_reg_1134[0]_i_3_n_4 ),
        .I5(cmp180_reg_1012),
        .O(and_ln788_fu_654_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \and_ln788_reg_1134[0]_i_2 
       (.I0(j_reg_290_reg[8]),
        .I1(j_reg_290_reg[5]),
        .I2(j_reg_290_reg[6]),
        .I3(j_reg_290_reg[3]),
        .O(\and_ln788_reg_1134[0]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \and_ln788_reg_1134[0]_i_3 
       (.I0(j_reg_290_reg[11]),
        .I1(j_reg_290_reg[14]),
        .I2(j_reg_290_reg[15]),
        .I3(j_reg_290_reg[13]),
        .I4(\and_ln788_reg_1134[0]_i_4_n_4 ),
        .O(\and_ln788_reg_1134[0]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \and_ln788_reg_1134[0]_i_4 
       (.I0(j_reg_290_reg[12]),
        .I1(j_reg_290_reg[9]),
        .I2(j_reg_290_reg[10]),
        .I3(j_reg_290_reg[7]),
        .O(\and_ln788_reg_1134[0]_i_4_n_4 ));
  (* srl_bus_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/and_ln788_reg_1134_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\filter2D_0_3_3_9_9_1080_1920_1_U0/grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/and_ln788_reg_1134_pp0_iter14_reg_reg[0]_srl13 " *) 
  SRL16E \and_ln788_reg_1134_pp0_iter14_reg_reg[0]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln788_reg_1134_pp0_iter1_reg),
        .Q(\and_ln788_reg_1134_pp0_iter14_reg_reg[0]_srl13_n_4 ));
  FDRE \and_ln788_reg_1134_pp0_iter15_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\and_ln788_reg_1134_pp0_iter14_reg_reg[0]_srl13_n_4 ),
        .Q(and_ln788_reg_1134_pp0_iter15_reg),
        .R(1'b0));
  FDRE \and_ln788_reg_1134_pp0_iter16_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(and_ln788_reg_1134_pp0_iter15_reg),
        .Q(and_ln788_reg_1134_pp0_iter16_reg),
        .R(1'b0));
  FDRE \and_ln788_reg_1134_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(and_ln788_reg_1134),
        .Q(and_ln788_reg_1134_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln788_reg_1134_reg[0] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(and_ln788_fu_654_p2),
        .Q(and_ln788_reg_1134),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(Q[0]),
        .I2(filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready),
        .I3(Q[2]),
        .O(\ap_CS_fsm_reg[1]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176_ap_start_reg),
        .I1(ap_CS_fsm_state1),
        .I2(icmp_ln701_fu_375_p2),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176_ap_start_reg),
        .I1(ap_CS_fsm_state1),
        .I2(ap_CS_fsm_state22),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(icmp_ln701_fu_375_p2),
        .I1(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(\ap_CS_fsm[4]_i_2__0_n_4 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_CS_fsm_state3),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFDD0D0000)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln701_fu_375_p2),
        .I2(ap_CS_fsm_state1),
        .I3(grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176_ap_start_reg),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(\ap_CS_fsm[4]_i_2__0_n_4 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h0002000200FF0002)) 
    \ap_CS_fsm[4]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(ap_enable_reg_pp0_iter17_reg_n_4),
        .I5(ap_enable_reg_pp0_iter16),
        .O(\ap_CS_fsm[4]_i_2__0_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hA8A800A8)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_state3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(and_ln788_reg_1134_pp0_iter1_reg0),
        .I4(icmp_ln703_fu_605_p2),
        .O(ap_enable_reg_pp0_iter0_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter10),
        .Q(ap_enable_reg_pp0_iter11),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter12_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter11),
        .Q(ap_enable_reg_pp0_iter12),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter13_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter12),
        .Q(ap_enable_reg_pp0_iter13),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter14_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter13),
        .Q(ap_enable_reg_pp0_iter14),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter15_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter14),
        .Q(ap_enable_reg_pp0_iter15),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter16_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter15),
        .Q(ap_enable_reg_pp0_iter16),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00A088A0)) 
    ap_enable_reg_pp0_iter17_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter17_reg_n_4),
        .I2(ap_enable_reg_pp0_iter16),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(ap_CS_fsm_state3),
        .O(ap_enable_reg_pp0_iter17_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter17_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter17_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter17_reg_n_4),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_block_pp0_stage0_11001__0),
        .O(ap_block_pp0_stage0_subdone));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_enable_reg_pp0_iter2),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \brmerge25_reg_1076[0]_i_1 
       (.I0(icmp_reg_1026),
        .I1(slt_reg_1021),
        .I2(cmp76_reg_1007),
        .O(brmerge25_fu_506_p2));
  FDRE \brmerge25_reg_1076_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(brmerge25_fu_506_p2),
        .Q(\brmerge25_reg_1076_reg_n_4_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp180_reg_1012[0]_i_1 
       (.I0(\i_reg_279_reg_n_4_[7] ),
        .I1(\i_reg_279_reg_n_4_[6] ),
        .I2(\i_reg_279_reg_n_4_[9] ),
        .I3(\i_reg_279_reg_n_4_[8] ),
        .I4(\cmp180_reg_1012[0]_i_2_n_4 ),
        .I5(\cmp180_reg_1012[0]_i_3_n_4 ),
        .O(cmp180_fu_400_p2));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \cmp180_reg_1012[0]_i_2 
       (.I0(\i_reg_279_reg_n_4_[3] ),
        .I1(\i_reg_279_reg_n_4_[2] ),
        .I2(\i_reg_279_reg_n_4_[0] ),
        .I3(\i_reg_279_reg_n_4_[5] ),
        .I4(\i_reg_279_reg_n_4_[4] ),
        .O(\cmp180_reg_1012[0]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cmp180_reg_1012[0]_i_3 
       (.I0(\i_reg_279_reg_n_4_[12] ),
        .I1(\i_reg_279_reg_n_4_[13] ),
        .I2(\i_reg_279_reg_n_4_[10] ),
        .I3(\i_reg_279_reg_n_4_[11] ),
        .I4(\cmp180_reg_1012[0]_i_4_n_4 ),
        .O(\cmp180_reg_1012[0]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \cmp180_reg_1012[0]_i_4 
       (.I0(\i_reg_279_reg_n_4_[15] ),
        .I1(\i_reg_279_reg_n_4_[14] ),
        .I2(\i_reg_279_reg_n_4_[2] ),
        .I3(\i_reg_279_reg_n_4_[1] ),
        .O(\cmp180_reg_1012[0]_i_4_n_4 ));
  FDRE \cmp180_reg_1012_reg[0] 
       (.C(ap_clk),
        .CE(add_ln783_1_reg_10610),
        .D(cmp180_fu_400_p2),
        .Q(cmp180_reg_1012),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp76_fu_394_p2_carry
       (.CI(1'b0),
        .CO({cmp76_fu_394_p2_carry_n_4,cmp76_fu_394_p2_carry_n_5,cmp76_fu_394_p2_carry_n_6,cmp76_fu_394_p2_carry_n_7}),
        .CYINIT(cmp76_fu_394_p2_carry_i_1_n_4),
        .DI({cmp76_fu_394_p2_carry_i_2_n_4,cmp76_fu_394_p2_carry_i_3_n_4,cmp76_fu_394_p2_carry_i_4_n_4,cmp76_fu_394_p2_carry_i_5_n_4}),
        .O(NLW_cmp76_fu_394_p2_carry_O_UNCONNECTED[3:0]),
        .S({cmp76_fu_394_p2_carry_i_6_n_4,cmp76_fu_394_p2_carry_i_7_n_4,cmp76_fu_394_p2_carry_i_8_n_4,cmp76_fu_394_p2_carry_i_9_n_4}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp76_fu_394_p2_carry__0
       (.CI(cmp76_fu_394_p2_carry_n_4),
        .CO({NLW_cmp76_fu_394_p2_carry__0_CO_UNCONNECTED[3],cmp76_fu_394_p2,cmp76_fu_394_p2_carry__0_n_6,cmp76_fu_394_p2_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,cmp76_fu_394_p2_carry__0_i_1_n_4,cmp76_fu_394_p2_carry__0_i_2_n_4,cmp76_fu_394_p2_carry__0_i_3_n_4}),
        .O(NLW_cmp76_fu_394_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,cmp76_fu_394_p2_carry__0_i_4_n_4,cmp76_fu_394_p2_carry__0_i_5_n_4,cmp76_fu_394_p2_carry__0_i_6_n_4}));
  LUT2 #(
    .INIT(4'h2)) 
    cmp76_fu_394_p2_carry__0_i_1
       (.I0(tmp_2_fu_419_p4),
        .I1(tmp_2_fu_419_p4__0[13]),
        .O(cmp76_fu_394_p2_carry__0_i_1_n_4));
  LUT2 #(
    .INIT(4'h7)) 
    cmp76_fu_394_p2_carry__0_i_2
       (.I0(tmp_2_fu_419_p4__0[11]),
        .I1(tmp_2_fu_419_p4__0[12]),
        .O(cmp76_fu_394_p2_carry__0_i_2_n_4));
  LUT2 #(
    .INIT(4'h7)) 
    cmp76_fu_394_p2_carry__0_i_3
       (.I0(tmp_2_fu_419_p4__0[9]),
        .I1(tmp_2_fu_419_p4__0[10]),
        .O(cmp76_fu_394_p2_carry__0_i_3_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    cmp76_fu_394_p2_carry__0_i_4
       (.I0(tmp_2_fu_419_p4__0[13]),
        .I1(tmp_2_fu_419_p4),
        .O(cmp76_fu_394_p2_carry__0_i_4_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    cmp76_fu_394_p2_carry__0_i_5
       (.I0(tmp_2_fu_419_p4__0[12]),
        .I1(tmp_2_fu_419_p4__0[11]),
        .O(cmp76_fu_394_p2_carry__0_i_5_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    cmp76_fu_394_p2_carry__0_i_6
       (.I0(tmp_2_fu_419_p4__0[10]),
        .I1(tmp_2_fu_419_p4__0[9]),
        .O(cmp76_fu_394_p2_carry__0_i_6_n_4));
  LUT2 #(
    .INIT(4'h7)) 
    cmp76_fu_394_p2_carry_i_1
       (.I0(\i_reg_279_reg_n_4_[0] ),
        .I1(tmp_2_fu_419_p4__0[0]),
        .O(cmp76_fu_394_p2_carry_i_1_n_4));
  LUT2 #(
    .INIT(4'h7)) 
    cmp76_fu_394_p2_carry_i_2
       (.I0(tmp_2_fu_419_p4__0[7]),
        .I1(tmp_2_fu_419_p4__0[8]),
        .O(cmp76_fu_394_p2_carry_i_2_n_4));
  LUT2 #(
    .INIT(4'h7)) 
    cmp76_fu_394_p2_carry_i_3
       (.I0(tmp_2_fu_419_p4__0[5]),
        .I1(tmp_2_fu_419_p4__0[6]),
        .O(cmp76_fu_394_p2_carry_i_3_n_4));
  LUT2 #(
    .INIT(4'h7)) 
    cmp76_fu_394_p2_carry_i_4
       (.I0(tmp_2_fu_419_p4__0[3]),
        .I1(tmp_2_fu_419_p4__0[4]),
        .O(cmp76_fu_394_p2_carry_i_4_n_4));
  LUT2 #(
    .INIT(4'h7)) 
    cmp76_fu_394_p2_carry_i_5
       (.I0(tmp_2_fu_419_p4__0[1]),
        .I1(tmp_2_fu_419_p4__0[2]),
        .O(cmp76_fu_394_p2_carry_i_5_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    cmp76_fu_394_p2_carry_i_6
       (.I0(tmp_2_fu_419_p4__0[8]),
        .I1(tmp_2_fu_419_p4__0[7]),
        .O(cmp76_fu_394_p2_carry_i_6_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    cmp76_fu_394_p2_carry_i_7
       (.I0(tmp_2_fu_419_p4__0[6]),
        .I1(tmp_2_fu_419_p4__0[5]),
        .O(cmp76_fu_394_p2_carry_i_7_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    cmp76_fu_394_p2_carry_i_8
       (.I0(tmp_2_fu_419_p4__0[4]),
        .I1(tmp_2_fu_419_p4__0[3]),
        .O(cmp76_fu_394_p2_carry_i_8_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    cmp76_fu_394_p2_carry_i_9
       (.I0(tmp_2_fu_419_p4__0[2]),
        .I1(tmp_2_fu_419_p4__0[1]),
        .O(cmp76_fu_394_p2_carry_i_9_n_4));
  FDRE \cmp76_reg_1007_reg[0] 
       (.C(ap_clk),
        .CE(add_ln783_1_reg_10610),
        .D(cmp76_fu_394_p2),
        .Q(cmp76_reg_1007),
        .R(1'b0));
  FDRE \empty_35_reg_1000_reg[0] 
       (.C(ap_clk),
        .CE(add_ln783_1_reg_10610),
        .D(\i_reg_279_reg_n_4_[0] ),
        .Q(empty_35_reg_1000[0]),
        .R(1'b0));
  FDRE \empty_35_reg_1000_reg[1] 
       (.C(ap_clk),
        .CE(add_ln783_1_reg_10610),
        .D(\i_reg_279_reg_n_4_[1] ),
        .Q(empty_35_reg_1000[1]),
        .R(1'b0));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_xFApplyFilter2D_15_15_3_3_3_s grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301
       (.D(grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301_ap_return),
        .Q(ap_CS_fsm_pp0_stage0),
        .and_ln788_reg_1134_pp0_iter16_reg(and_ln788_reg_1134_pp0_iter16_reg),
        .and_ln788_reg_1134_pp0_iter1_reg0(and_ln788_reg_1134_pp0_iter1_reg0),
        .ap_clk(ap_clk),
        .img_out_data_full_n(img_out_data_full_n),
        .\p_read12_int_reg_reg[15]_0 (\p_read12_int_reg_reg[15] ),
        .\p_read13_int_reg_reg[15]_0 (\p_read13_int_reg_reg[15] ),
        .\p_read14_int_reg_reg[15]_0 (\p_read14_int_reg_reg[15] ),
        .\p_read16_int_reg_reg[15]_0 (\p_read16_int_reg_reg[15] ),
        .\p_read17_int_reg_reg[15]_0 (\p_read17_int_reg_reg[15] ),
        .\p_read1_int_reg_reg[23]_0 (src_kernel_win_V_0_1_1_reg_1194),
        .\p_read3_int_reg_reg[23]_0 ({\src_kernel_win_V_1_1_fu_122_reg_n_4_[23] ,\src_kernel_win_V_1_1_fu_122_reg_n_4_[22] ,\src_kernel_win_V_1_1_fu_122_reg_n_4_[21] ,\src_kernel_win_V_1_1_fu_122_reg_n_4_[20] ,\src_kernel_win_V_1_1_fu_122_reg_n_4_[19] ,\src_kernel_win_V_1_1_fu_122_reg_n_4_[18] ,\src_kernel_win_V_1_1_fu_122_reg_n_4_[17] ,\src_kernel_win_V_1_1_fu_122_reg_n_4_[16] ,\src_kernel_win_V_1_1_fu_122_reg_n_4_[15] ,\src_kernel_win_V_1_1_fu_122_reg_n_4_[14] ,\src_kernel_win_V_1_1_fu_122_reg_n_4_[13] ,\src_kernel_win_V_1_1_fu_122_reg_n_4_[12] ,\src_kernel_win_V_1_1_fu_122_reg_n_4_[11] ,\src_kernel_win_V_1_1_fu_122_reg_n_4_[10] ,\src_kernel_win_V_1_1_fu_122_reg_n_4_[9] ,\src_kernel_win_V_1_1_fu_122_reg_n_4_[8] ,\src_kernel_win_V_1_1_fu_122_reg_n_4_[7] ,\src_kernel_win_V_1_1_fu_122_reg_n_4_[6] ,\src_kernel_win_V_1_1_fu_122_reg_n_4_[5] ,\src_kernel_win_V_1_1_fu_122_reg_n_4_[4] ,\src_kernel_win_V_1_1_fu_122_reg_n_4_[3] ,\src_kernel_win_V_1_1_fu_122_reg_n_4_[2] ,\src_kernel_win_V_1_1_fu_122_reg_n_4_[1] ,\src_kernel_win_V_1_1_fu_122_reg_n_4_[0] }),
        .\p_read4_int_reg_reg[23]_0 (src_kernel_win_V_1_1_1_reg_1200),
        .\p_read5_int_reg_reg[23]_0 (src_kernel_win_V_1_2_fu_126),
        .\p_read8_int_reg_reg[23]_0 (src_kernel_win_V_2_2_fu_118),
        .\p_read9_int_reg_reg[15]_0 (\p_read9_int_reg_reg[15] ),
        .\p_read_int_reg_reg[23]_0 ({\src_kernel_win_V_0_1_fu_110_reg_n_4_[23] ,\src_kernel_win_V_0_1_fu_110_reg_n_4_[22] ,\src_kernel_win_V_0_1_fu_110_reg_n_4_[21] ,\src_kernel_win_V_0_1_fu_110_reg_n_4_[20] ,\src_kernel_win_V_0_1_fu_110_reg_n_4_[19] ,\src_kernel_win_V_0_1_fu_110_reg_n_4_[18] ,\src_kernel_win_V_0_1_fu_110_reg_n_4_[17] ,\src_kernel_win_V_0_1_fu_110_reg_n_4_[16] ,\src_kernel_win_V_0_1_fu_110_reg_n_4_[15] ,\src_kernel_win_V_0_1_fu_110_reg_n_4_[14] ,\src_kernel_win_V_0_1_fu_110_reg_n_4_[13] ,\src_kernel_win_V_0_1_fu_110_reg_n_4_[12] ,\src_kernel_win_V_0_1_fu_110_reg_n_4_[11] ,\src_kernel_win_V_0_1_fu_110_reg_n_4_[10] ,\src_kernel_win_V_0_1_fu_110_reg_n_4_[9] ,\src_kernel_win_V_0_1_fu_110_reg_n_4_[8] ,\src_kernel_win_V_0_1_fu_110_reg_n_4_[7] ,\src_kernel_win_V_0_1_fu_110_reg_n_4_[6] ,\src_kernel_win_V_0_1_fu_110_reg_n_4_[5] ,\src_kernel_win_V_0_1_fu_110_reg_n_4_[4] ,\src_kernel_win_V_0_1_fu_110_reg_n_4_[3] ,\src_kernel_win_V_0_1_fu_110_reg_n_4_[2] ,\src_kernel_win_V_0_1_fu_110_reg_n_4_[1] ,\src_kernel_win_V_0_1_fu_110_reg_n_4_[0] }),
        .p_reg_reg(ap_enable_reg_pp0_iter17_reg_n_4),
        .p_reg_reg_0(k_buf_2_V_U_n_10),
        .p_reg_reg_1(src_kernel_win_V_2_1_1_reg_1206),
        .p_reg_reg_2(p_reg_reg),
        .p_reg_reg_3({\src_kernel_win_V_2_1_fu_130_reg_n_4_[23] ,\src_kernel_win_V_2_1_fu_130_reg_n_4_[22] ,\src_kernel_win_V_2_1_fu_130_reg_n_4_[21] ,\src_kernel_win_V_2_1_fu_130_reg_n_4_[20] ,\src_kernel_win_V_2_1_fu_130_reg_n_4_[19] ,\src_kernel_win_V_2_1_fu_130_reg_n_4_[18] ,\src_kernel_win_V_2_1_fu_130_reg_n_4_[17] ,\src_kernel_win_V_2_1_fu_130_reg_n_4_[16] ,\src_kernel_win_V_2_1_fu_130_reg_n_4_[15] ,\src_kernel_win_V_2_1_fu_130_reg_n_4_[14] ,\src_kernel_win_V_2_1_fu_130_reg_n_4_[13] ,\src_kernel_win_V_2_1_fu_130_reg_n_4_[12] ,\src_kernel_win_V_2_1_fu_130_reg_n_4_[11] ,\src_kernel_win_V_2_1_fu_130_reg_n_4_[10] ,\src_kernel_win_V_2_1_fu_130_reg_n_4_[9] ,\src_kernel_win_V_2_1_fu_130_reg_n_4_[8] ,\src_kernel_win_V_2_1_fu_130_reg_n_4_[7] ,\src_kernel_win_V_2_1_fu_130_reg_n_4_[6] ,\src_kernel_win_V_2_1_fu_130_reg_n_4_[5] ,\src_kernel_win_V_2_1_fu_130_reg_n_4_[4] ,\src_kernel_win_V_2_1_fu_130_reg_n_4_[3] ,\src_kernel_win_V_2_1_fu_130_reg_n_4_[2] ,\src_kernel_win_V_2_1_fu_130_reg_n_4_[1] ,\src_kernel_win_V_2_1_fu_130_reg_n_4_[0] }),
        .p_reg_reg_4(p_reg_reg_0),
        .p_reg_reg_5(src_kernel_win_V_0_2_fu_114),
        .p_reg_reg_6(p_reg_reg_1),
        .\shift_int_reg_reg[7]_0 (\shift_int_reg_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hFBF0)) 
    grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176_ap_start_reg_i_1
       (.I0(icmp_ln701_fu_375_p2),
        .I1(ap_CS_fsm_state2),
        .I2(Q[1]),
        .I3(grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_1 ));
  CARRY4 heightloop_fu_333_p2_carry
       (.CI(1'b0),
        .CO({heightloop_fu_333_p2_carry_n_4,heightloop_fu_333_p2_carry_n_5,heightloop_fu_333_p2_carry_n_6,heightloop_fu_333_p2_carry_n_7}),
        .CYINIT(\zext_ln689_reg_955_reg[15]_0 [0]),
        .DI({1'b0,1'b0,\zext_ln689_reg_955_reg[15]_0 [2],1'b0}),
        .O(heightloop_fu_333_p2[4:1]),
        .S({\zext_ln689_reg_955_reg[15]_0 [4:3],heightloop_fu_333_p2_carry_i_1_n_4,\zext_ln689_reg_955_reg[15]_0 [1]}));
  CARRY4 heightloop_fu_333_p2_carry__0
       (.CI(heightloop_fu_333_p2_carry_n_4),
        .CO({heightloop_fu_333_p2_carry__0_n_4,heightloop_fu_333_p2_carry__0_n_5,heightloop_fu_333_p2_carry__0_n_6,heightloop_fu_333_p2_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(heightloop_fu_333_p2[8:5]),
        .S(\zext_ln689_reg_955_reg[15]_0 [8:5]));
  CARRY4 heightloop_fu_333_p2_carry__1
       (.CI(heightloop_fu_333_p2_carry__0_n_4),
        .CO({heightloop_fu_333_p2_carry__1_n_4,heightloop_fu_333_p2_carry__1_n_5,heightloop_fu_333_p2_carry__1_n_6,heightloop_fu_333_p2_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(heightloop_fu_333_p2[12:9]),
        .S(\zext_ln689_reg_955_reg[15]_0 [12:9]));
  CARRY4 heightloop_fu_333_p2_carry__2
       (.CI(heightloop_fu_333_p2_carry__1_n_4),
        .CO({heightloop_fu_333_p2[16],NLW_heightloop_fu_333_p2_carry__2_CO_UNCONNECTED[2],heightloop_fu_333_p2_carry__2_n_6,heightloop_fu_333_p2_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_heightloop_fu_333_p2_carry__2_O_UNCONNECTED[3],heightloop_fu_333_p2[15:13]}),
        .S({1'b1,\zext_ln689_reg_955_reg[15]_0 [15:13]}));
  LUT1 #(
    .INIT(2'h1)) 
    heightloop_fu_333_p2_carry_i_1
       (.I0(\zext_ln689_reg_955_reg[15]_0 [2]),
        .O(heightloop_fu_333_p2_carry_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \heightloop_reg_965[0]_i_1 
       (.I0(\zext_ln689_reg_955_reg[15]_0 [0]),
        .O(heightloop_fu_333_p2[0]));
  FDRE \heightloop_reg_965_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(heightloop_fu_333_p2[0]),
        .Q(heightloop_reg_965[0]),
        .R(1'b0));
  FDRE \heightloop_reg_965_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(heightloop_fu_333_p2[10]),
        .Q(heightloop_reg_965[10]),
        .R(1'b0));
  FDRE \heightloop_reg_965_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(heightloop_fu_333_p2[11]),
        .Q(heightloop_reg_965[11]),
        .R(1'b0));
  FDRE \heightloop_reg_965_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(heightloop_fu_333_p2[12]),
        .Q(heightloop_reg_965[12]),
        .R(1'b0));
  FDRE \heightloop_reg_965_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(heightloop_fu_333_p2[13]),
        .Q(heightloop_reg_965[13]),
        .R(1'b0));
  FDRE \heightloop_reg_965_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(heightloop_fu_333_p2[14]),
        .Q(heightloop_reg_965[14]),
        .R(1'b0));
  FDRE \heightloop_reg_965_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(heightloop_fu_333_p2[15]),
        .Q(heightloop_reg_965[15]),
        .R(1'b0));
  FDRE \heightloop_reg_965_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(heightloop_fu_333_p2[16]),
        .Q(heightloop_reg_965[16]),
        .R(1'b0));
  FDRE \heightloop_reg_965_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(heightloop_fu_333_p2[1]),
        .Q(heightloop_reg_965[1]),
        .R(1'b0));
  FDRE \heightloop_reg_965_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(heightloop_fu_333_p2[2]),
        .Q(heightloop_reg_965[2]),
        .R(1'b0));
  FDRE \heightloop_reg_965_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(heightloop_fu_333_p2[3]),
        .Q(heightloop_reg_965[3]),
        .R(1'b0));
  FDRE \heightloop_reg_965_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(heightloop_fu_333_p2[4]),
        .Q(heightloop_reg_965[4]),
        .R(1'b0));
  FDRE \heightloop_reg_965_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(heightloop_fu_333_p2[5]),
        .Q(heightloop_reg_965[5]),
        .R(1'b0));
  FDRE \heightloop_reg_965_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(heightloop_fu_333_p2[6]),
        .Q(heightloop_reg_965[6]),
        .R(1'b0));
  FDRE \heightloop_reg_965_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(heightloop_fu_333_p2[7]),
        .Q(heightloop_reg_965[7]),
        .R(1'b0));
  FDRE \heightloop_reg_965_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(heightloop_fu_333_p2[8]),
        .Q(heightloop_reg_965[8]),
        .R(1'b0));
  FDRE \heightloop_reg_965_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(heightloop_fu_333_p2[9]),
        .Q(heightloop_reg_965[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_992[0]_i_1 
       (.I0(\i_reg_279_reg_n_4_[0] ),
        .O(i_2_fu_365_p2[0]));
  FDRE \i_2_reg_992_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_365_p2[0]),
        .Q(i_2_reg_992[0]),
        .R(1'b0));
  FDRE \i_2_reg_992_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_365_p2[10]),
        .Q(i_2_reg_992[10]),
        .R(1'b0));
  FDRE \i_2_reg_992_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_365_p2[11]),
        .Q(i_2_reg_992[11]),
        .R(1'b0));
  FDRE \i_2_reg_992_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_365_p2[12]),
        .Q(i_2_reg_992[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_2_reg_992_reg[12]_i_1 
       (.CI(\i_2_reg_992_reg[8]_i_1_n_4 ),
        .CO({\i_2_reg_992_reg[12]_i_1_n_4 ,\i_2_reg_992_reg[12]_i_1_n_5 ,\i_2_reg_992_reg[12]_i_1_n_6 ,\i_2_reg_992_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_365_p2[12:9]),
        .S({\i_reg_279_reg_n_4_[12] ,\i_reg_279_reg_n_4_[11] ,\i_reg_279_reg_n_4_[10] ,\i_reg_279_reg_n_4_[9] }));
  FDRE \i_2_reg_992_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_365_p2[13]),
        .Q(i_2_reg_992[13]),
        .R(1'b0));
  FDRE \i_2_reg_992_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_365_p2[14]),
        .Q(i_2_reg_992[14]),
        .R(1'b0));
  FDRE \i_2_reg_992_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_365_p2[15]),
        .Q(i_2_reg_992[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_2_reg_992_reg[15]_i_1 
       (.CI(\i_2_reg_992_reg[12]_i_1_n_4 ),
        .CO({\NLW_i_2_reg_992_reg[15]_i_1_CO_UNCONNECTED [3:2],\i_2_reg_992_reg[15]_i_1_n_6 ,\i_2_reg_992_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_2_reg_992_reg[15]_i_1_O_UNCONNECTED [3],i_2_fu_365_p2[15:13]}),
        .S({1'b0,\i_reg_279_reg_n_4_[15] ,\i_reg_279_reg_n_4_[14] ,\i_reg_279_reg_n_4_[13] }));
  FDRE \i_2_reg_992_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_365_p2[1]),
        .Q(i_2_reg_992[1]),
        .R(1'b0));
  FDRE \i_2_reg_992_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_365_p2[2]),
        .Q(i_2_reg_992[2]),
        .R(1'b0));
  FDRE \i_2_reg_992_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_365_p2[3]),
        .Q(i_2_reg_992[3]),
        .R(1'b0));
  FDRE \i_2_reg_992_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_365_p2[4]),
        .Q(i_2_reg_992[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_2_reg_992_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_2_reg_992_reg[4]_i_1_n_4 ,\i_2_reg_992_reg[4]_i_1_n_5 ,\i_2_reg_992_reg[4]_i_1_n_6 ,\i_2_reg_992_reg[4]_i_1_n_7 }),
        .CYINIT(\i_reg_279_reg_n_4_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_365_p2[4:1]),
        .S({\i_reg_279_reg_n_4_[4] ,\i_reg_279_reg_n_4_[3] ,\i_reg_279_reg_n_4_[2] ,\i_reg_279_reg_n_4_[1] }));
  FDRE \i_2_reg_992_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_365_p2[5]),
        .Q(i_2_reg_992[5]),
        .R(1'b0));
  FDRE \i_2_reg_992_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_365_p2[6]),
        .Q(i_2_reg_992[6]),
        .R(1'b0));
  FDRE \i_2_reg_992_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_365_p2[7]),
        .Q(i_2_reg_992[7]),
        .R(1'b0));
  FDRE \i_2_reg_992_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_365_p2[8]),
        .Q(i_2_reg_992[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_2_reg_992_reg[8]_i_1 
       (.CI(\i_2_reg_992_reg[4]_i_1_n_4 ),
        .CO({\i_2_reg_992_reg[8]_i_1_n_4 ,\i_2_reg_992_reg[8]_i_1_n_5 ,\i_2_reg_992_reg[8]_i_1_n_6 ,\i_2_reg_992_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_365_p2[8:5]),
        .S({\i_reg_279_reg_n_4_[8] ,\i_reg_279_reg_n_4_[7] ,\i_reg_279_reg_n_4_[6] ,\i_reg_279_reg_n_4_[5] }));
  FDRE \i_2_reg_992_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_365_p2[9]),
        .Q(i_2_reg_992[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \i_reg_279[15]_i_1 
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state1),
        .I2(grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176_ap_start_reg),
        .O(i_reg_279));
  FDRE \i_reg_279_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(i_2_reg_992[0]),
        .Q(\i_reg_279_reg_n_4_[0] ),
        .R(i_reg_279));
  FDRE \i_reg_279_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(i_2_reg_992[10]),
        .Q(\i_reg_279_reg_n_4_[10] ),
        .R(i_reg_279));
  FDRE \i_reg_279_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(i_2_reg_992[11]),
        .Q(\i_reg_279_reg_n_4_[11] ),
        .R(i_reg_279));
  FDRE \i_reg_279_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(i_2_reg_992[12]),
        .Q(\i_reg_279_reg_n_4_[12] ),
        .R(i_reg_279));
  FDRE \i_reg_279_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(i_2_reg_992[13]),
        .Q(\i_reg_279_reg_n_4_[13] ),
        .R(i_reg_279));
  FDRE \i_reg_279_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(i_2_reg_992[14]),
        .Q(\i_reg_279_reg_n_4_[14] ),
        .R(i_reg_279));
  FDRE \i_reg_279_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(i_2_reg_992[15]),
        .Q(\i_reg_279_reg_n_4_[15] ),
        .R(i_reg_279));
  FDRE \i_reg_279_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(i_2_reg_992[1]),
        .Q(\i_reg_279_reg_n_4_[1] ),
        .R(i_reg_279));
  FDRE \i_reg_279_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(i_2_reg_992[2]),
        .Q(\i_reg_279_reg_n_4_[2] ),
        .R(i_reg_279));
  FDRE \i_reg_279_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(i_2_reg_992[3]),
        .Q(\i_reg_279_reg_n_4_[3] ),
        .R(i_reg_279));
  FDRE \i_reg_279_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(i_2_reg_992[4]),
        .Q(\i_reg_279_reg_n_4_[4] ),
        .R(i_reg_279));
  FDRE \i_reg_279_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(i_2_reg_992[5]),
        .Q(\i_reg_279_reg_n_4_[5] ),
        .R(i_reg_279));
  FDRE \i_reg_279_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(i_2_reg_992[6]),
        .Q(\i_reg_279_reg_n_4_[6] ),
        .R(i_reg_279));
  FDRE \i_reg_279_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(i_2_reg_992[7]),
        .Q(\i_reg_279_reg_n_4_[7] ),
        .R(i_reg_279));
  FDRE \i_reg_279_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(i_2_reg_992[8]),
        .Q(\i_reg_279_reg_n_4_[8] ),
        .R(i_reg_279));
  FDRE \i_reg_279_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(i_2_reg_992[9]),
        .Q(\i_reg_279_reg_n_4_[9] ),
        .R(i_reg_279));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_fu_429_p2_carry
       (.CI(1'b0),
        .CO({icmp_fu_429_p2_carry_n_4,icmp_fu_429_p2_carry_n_5,icmp_fu_429_p2_carry_n_6,icmp_fu_429_p2_carry_n_7}),
        .CYINIT(icmp_fu_429_p2_carry_i_1_n_4),
        .DI({icmp_fu_429_p2_carry_i_2_n_4,icmp_fu_429_p2_carry_i_3_n_4,icmp_fu_429_p2_carry_i_4_n_4,icmp_fu_429_p2_carry_i_5_n_4}),
        .O(NLW_icmp_fu_429_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_fu_429_p2_carry_i_6_n_4,icmp_fu_429_p2_carry_i_7_n_4,icmp_fu_429_p2_carry_i_8_n_4,icmp_fu_429_p2_carry_i_9_n_4}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_fu_429_p2_carry__0
       (.CI(icmp_fu_429_p2_carry_n_4),
        .CO({NLW_icmp_fu_429_p2_carry__0_CO_UNCONNECTED[3],icmp_fu_429_p2,icmp_fu_429_p2_carry__0_n_6,icmp_fu_429_p2_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_fu_429_p2_carry__0_i_1_n_4,icmp_fu_429_p2_carry__0_i_2_n_4}),
        .O(NLW_icmp_fu_429_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_fu_429_p2_carry__0_i_3_n_4,icmp_fu_429_p2_carry__0_i_4_n_4,icmp_fu_429_p2_carry__0_i_5_n_4}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_fu_429_p2_carry__0_i_1
       (.I0(tmp_2_fu_419_p4__0[13]),
        .I1(tmp_2_fu_419_p4__0[12]),
        .O(icmp_fu_429_p2_carry__0_i_1_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_fu_429_p2_carry__0_i_2
       (.I0(tmp_2_fu_419_p4__0[11]),
        .I1(tmp_2_fu_419_p4__0[10]),
        .O(icmp_fu_429_p2_carry__0_i_2_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_fu_429_p2_carry__0_i_3
       (.I0(tmp_2_fu_419_p4),
        .O(icmp_fu_429_p2_carry__0_i_3_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_fu_429_p2_carry__0_i_4
       (.I0(tmp_2_fu_419_p4__0[12]),
        .I1(tmp_2_fu_419_p4__0[13]),
        .O(icmp_fu_429_p2_carry__0_i_4_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_fu_429_p2_carry__0_i_5
       (.I0(tmp_2_fu_419_p4__0[10]),
        .I1(tmp_2_fu_419_p4__0[11]),
        .O(icmp_fu_429_p2_carry__0_i_5_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_fu_429_p2_carry_i_1
       (.I0(tmp_2_fu_419_p4__0[1]),
        .I1(tmp_2_fu_419_p4__0[0]),
        .O(icmp_fu_429_p2_carry_i_1_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_fu_429_p2_carry_i_10
       (.CI(1'b0),
        .CO({icmp_fu_429_p2_carry_i_10_n_4,icmp_fu_429_p2_carry_i_10_n_5,icmp_fu_429_p2_carry_i_10_n_6,icmp_fu_429_p2_carry_i_10_n_7}),
        .CYINIT(1'b0),
        .DI({\i_reg_279_reg_n_4_[4] ,\i_reg_279_reg_n_4_[3] ,\i_reg_279_reg_n_4_[2] ,1'b0}),
        .O(tmp_2_fu_419_p4__0[3:0]),
        .S({icmp_fu_429_p2_carry_i_12_n_4,icmp_fu_429_p2_carry_i_13_n_4,icmp_fu_429_p2_carry_i_14_n_4,\i_reg_279_reg_n_4_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_fu_429_p2_carry_i_11
       (.CI(icmp_fu_429_p2_carry_i_10_n_4),
        .CO({icmp_fu_429_p2_carry_i_11_n_4,icmp_fu_429_p2_carry_i_11_n_5,icmp_fu_429_p2_carry_i_11_n_6,icmp_fu_429_p2_carry_i_11_n_7}),
        .CYINIT(1'b0),
        .DI({\i_reg_279_reg_n_4_[8] ,\i_reg_279_reg_n_4_[7] ,\i_reg_279_reg_n_4_[6] ,\i_reg_279_reg_n_4_[5] }),
        .O(tmp_2_fu_419_p4__0[7:4]),
        .S({icmp_fu_429_p2_carry_i_15_n_4,icmp_fu_429_p2_carry_i_16_n_4,icmp_fu_429_p2_carry_i_17_n_4,icmp_fu_429_p2_carry_i_18_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_fu_429_p2_carry_i_12
       (.I0(\i_reg_279_reg_n_4_[4] ),
        .O(icmp_fu_429_p2_carry_i_12_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_fu_429_p2_carry_i_13
       (.I0(\i_reg_279_reg_n_4_[3] ),
        .O(icmp_fu_429_p2_carry_i_13_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_fu_429_p2_carry_i_14
       (.I0(\i_reg_279_reg_n_4_[2] ),
        .O(icmp_fu_429_p2_carry_i_14_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_fu_429_p2_carry_i_15
       (.I0(\i_reg_279_reg_n_4_[8] ),
        .O(icmp_fu_429_p2_carry_i_15_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_fu_429_p2_carry_i_16
       (.I0(\i_reg_279_reg_n_4_[7] ),
        .O(icmp_fu_429_p2_carry_i_16_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_fu_429_p2_carry_i_17
       (.I0(\i_reg_279_reg_n_4_[6] ),
        .O(icmp_fu_429_p2_carry_i_17_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_fu_429_p2_carry_i_18
       (.I0(\i_reg_279_reg_n_4_[5] ),
        .O(icmp_fu_429_p2_carry_i_18_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_fu_429_p2_carry_i_2
       (.I0(tmp_2_fu_419_p4__0[9]),
        .I1(tmp_2_fu_419_p4__0[8]),
        .O(icmp_fu_429_p2_carry_i_2_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_fu_429_p2_carry_i_3
       (.I0(tmp_2_fu_419_p4__0[7]),
        .I1(tmp_2_fu_419_p4__0[6]),
        .O(icmp_fu_429_p2_carry_i_3_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_fu_429_p2_carry_i_4
       (.I0(tmp_2_fu_419_p4__0[5]),
        .I1(tmp_2_fu_419_p4__0[4]),
        .O(icmp_fu_429_p2_carry_i_4_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_fu_429_p2_carry_i_5
       (.I0(tmp_2_fu_419_p4__0[3]),
        .I1(tmp_2_fu_419_p4__0[2]),
        .O(icmp_fu_429_p2_carry_i_5_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_fu_429_p2_carry_i_6
       (.I0(tmp_2_fu_419_p4__0[8]),
        .I1(tmp_2_fu_419_p4__0[9]),
        .O(icmp_fu_429_p2_carry_i_6_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_fu_429_p2_carry_i_7
       (.I0(tmp_2_fu_419_p4__0[6]),
        .I1(tmp_2_fu_419_p4__0[7]),
        .O(icmp_fu_429_p2_carry_i_7_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_fu_429_p2_carry_i_8
       (.I0(tmp_2_fu_419_p4__0[4]),
        .I1(tmp_2_fu_419_p4__0[5]),
        .O(icmp_fu_429_p2_carry_i_8_n_4));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_fu_429_p2_carry_i_9
       (.I0(tmp_2_fu_419_p4__0[2]),
        .I1(tmp_2_fu_419_p4__0[3]),
        .O(icmp_fu_429_p2_carry_i_9_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln633_1_reg_1036[0]_i_10 
       (.I0(tmp_2_fu_419_p4__0[12]),
        .I1(\zext_ln689_reg_955_reg_n_4_[13] ),
        .I2(\zext_ln689_reg_955_reg_n_4_[12] ),
        .I3(tmp_2_fu_419_p4__0[11]),
        .O(\icmp_ln633_1_reg_1036[0]_i_10_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln633_1_reg_1036[0]_i_11 
       (.I0(tmp_2_fu_419_p4__0[10]),
        .I1(\zext_ln689_reg_955_reg_n_4_[11] ),
        .I2(\zext_ln689_reg_955_reg_n_4_[10] ),
        .I3(tmp_2_fu_419_p4__0[9]),
        .O(\icmp_ln633_1_reg_1036[0]_i_11_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln633_1_reg_1036[0]_i_12 
       (.I0(tmp_2_fu_419_p4__0[8]),
        .I1(\zext_ln689_reg_955_reg_n_4_[9] ),
        .I2(\zext_ln689_reg_955_reg_n_4_[8] ),
        .I3(tmp_2_fu_419_p4__0[7]),
        .O(\icmp_ln633_1_reg_1036[0]_i_12_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln633_1_reg_1036[0]_i_13 
       (.I0(\zext_ln689_reg_955_reg_n_4_[6] ),
        .I1(tmp_2_fu_419_p4__0[5]),
        .I2(tmp_2_fu_419_p4__0[6]),
        .I3(\zext_ln689_reg_955_reg_n_4_[7] ),
        .O(\icmp_ln633_1_reg_1036[0]_i_13_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln633_1_reg_1036[0]_i_14 
       (.I0(\zext_ln689_reg_955_reg_n_4_[4] ),
        .I1(tmp_2_fu_419_p4__0[3]),
        .I2(tmp_2_fu_419_p4__0[4]),
        .I3(\zext_ln689_reg_955_reg_n_4_[5] ),
        .O(\icmp_ln633_1_reg_1036[0]_i_14_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln633_1_reg_1036[0]_i_15 
       (.I0(\zext_ln689_reg_955_reg_n_4_[2] ),
        .I1(tmp_2_fu_419_p4__0[1]),
        .I2(tmp_2_fu_419_p4__0[2]),
        .I3(\zext_ln689_reg_955_reg_n_4_[3] ),
        .O(\icmp_ln633_1_reg_1036[0]_i_15_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln633_1_reg_1036[0]_i_16 
       (.I0(\zext_ln689_reg_955_reg_n_4_[0] ),
        .I1(\i_reg_279_reg_n_4_[0] ),
        .I2(tmp_2_fu_419_p4__0[0]),
        .I3(\zext_ln689_reg_955_reg_n_4_[1] ),
        .O(\icmp_ln633_1_reg_1036[0]_i_16_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln633_1_reg_1036[0]_i_17 
       (.I0(tmp_2_fu_419_p4__0[6]),
        .I1(\zext_ln689_reg_955_reg_n_4_[7] ),
        .I2(\zext_ln689_reg_955_reg_n_4_[6] ),
        .I3(tmp_2_fu_419_p4__0[5]),
        .O(\icmp_ln633_1_reg_1036[0]_i_17_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln633_1_reg_1036[0]_i_18 
       (.I0(tmp_2_fu_419_p4__0[4]),
        .I1(\zext_ln689_reg_955_reg_n_4_[5] ),
        .I2(\zext_ln689_reg_955_reg_n_4_[4] ),
        .I3(tmp_2_fu_419_p4__0[3]),
        .O(\icmp_ln633_1_reg_1036[0]_i_18_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln633_1_reg_1036[0]_i_19 
       (.I0(tmp_2_fu_419_p4__0[2]),
        .I1(\zext_ln689_reg_955_reg_n_4_[3] ),
        .I2(\zext_ln689_reg_955_reg_n_4_[2] ),
        .I3(tmp_2_fu_419_p4__0[1]),
        .O(\icmp_ln633_1_reg_1036[0]_i_19_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln633_1_reg_1036[0]_i_20 
       (.I0(\i_reg_279_reg_n_4_[0] ),
        .I1(\zext_ln689_reg_955_reg_n_4_[0] ),
        .I2(\zext_ln689_reg_955_reg_n_4_[1] ),
        .I3(tmp_2_fu_419_p4__0[0]),
        .O(\icmp_ln633_1_reg_1036[0]_i_20_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln633_1_reg_1036[0]_i_3 
       (.I0(tmp_2_fu_419_p4),
        .O(\icmp_ln633_1_reg_1036[0]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln633_1_reg_1036[0]_i_5 
       (.I0(\zext_ln689_reg_955_reg_n_4_[14] ),
        .I1(tmp_2_fu_419_p4__0[13]),
        .I2(tmp_2_fu_419_p4),
        .I3(\zext_ln689_reg_955_reg_n_4_[15] ),
        .O(\icmp_ln633_1_reg_1036[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln633_1_reg_1036[0]_i_6 
       (.I0(\zext_ln689_reg_955_reg_n_4_[12] ),
        .I1(tmp_2_fu_419_p4__0[11]),
        .I2(tmp_2_fu_419_p4__0[12]),
        .I3(\zext_ln689_reg_955_reg_n_4_[13] ),
        .O(\icmp_ln633_1_reg_1036[0]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln633_1_reg_1036[0]_i_7 
       (.I0(\zext_ln689_reg_955_reg_n_4_[10] ),
        .I1(tmp_2_fu_419_p4__0[9]),
        .I2(tmp_2_fu_419_p4__0[10]),
        .I3(\zext_ln689_reg_955_reg_n_4_[11] ),
        .O(\icmp_ln633_1_reg_1036[0]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln633_1_reg_1036[0]_i_8 
       (.I0(\zext_ln689_reg_955_reg_n_4_[8] ),
        .I1(tmp_2_fu_419_p4__0[7]),
        .I2(tmp_2_fu_419_p4__0[8]),
        .I3(\zext_ln689_reg_955_reg_n_4_[9] ),
        .O(\icmp_ln633_1_reg_1036[0]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln633_1_reg_1036[0]_i_9 
       (.I0(tmp_2_fu_419_p4),
        .I1(\zext_ln689_reg_955_reg_n_4_[15] ),
        .I2(\zext_ln689_reg_955_reg_n_4_[14] ),
        .I3(tmp_2_fu_419_p4__0[13]),
        .O(\icmp_ln633_1_reg_1036[0]_i_9_n_4 ));
  FDRE \icmp_ln633_1_reg_1036_reg[0] 
       (.C(ap_clk),
        .CE(add_ln783_1_reg_10610),
        .D(icmp_ln633_1_fu_440_p2),
        .Q(icmp_ln633_1_reg_1036),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln633_1_reg_1036_reg[0]_i_1 
       (.CI(\icmp_ln633_1_reg_1036_reg[0]_i_2_n_4 ),
        .CO({\NLW_icmp_ln633_1_reg_1036_reg[0]_i_1_CO_UNCONNECTED [3:1],icmp_ln633_1_fu_440_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln633_1_reg_1036_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln633_1_reg_1036[0]_i_3_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln633_1_reg_1036_reg[0]_i_2 
       (.CI(\icmp_ln633_1_reg_1036_reg[0]_i_4_n_4 ),
        .CO({\icmp_ln633_1_reg_1036_reg[0]_i_2_n_4 ,\icmp_ln633_1_reg_1036_reg[0]_i_2_n_5 ,\icmp_ln633_1_reg_1036_reg[0]_i_2_n_6 ,\icmp_ln633_1_reg_1036_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln633_1_reg_1036[0]_i_5_n_4 ,\icmp_ln633_1_reg_1036[0]_i_6_n_4 ,\icmp_ln633_1_reg_1036[0]_i_7_n_4 ,\icmp_ln633_1_reg_1036[0]_i_8_n_4 }),
        .O(\NLW_icmp_ln633_1_reg_1036_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln633_1_reg_1036[0]_i_9_n_4 ,\icmp_ln633_1_reg_1036[0]_i_10_n_4 ,\icmp_ln633_1_reg_1036[0]_i_11_n_4 ,\icmp_ln633_1_reg_1036[0]_i_12_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln633_1_reg_1036_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\icmp_ln633_1_reg_1036_reg[0]_i_4_n_4 ,\icmp_ln633_1_reg_1036_reg[0]_i_4_n_5 ,\icmp_ln633_1_reg_1036_reg[0]_i_4_n_6 ,\icmp_ln633_1_reg_1036_reg[0]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln633_1_reg_1036[0]_i_13_n_4 ,\icmp_ln633_1_reg_1036[0]_i_14_n_4 ,\icmp_ln633_1_reg_1036[0]_i_15_n_4 ,\icmp_ln633_1_reg_1036[0]_i_16_n_4 }),
        .O(\NLW_icmp_ln633_1_reg_1036_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\icmp_ln633_1_reg_1036[0]_i_17_n_4 ,\icmp_ln633_1_reg_1036[0]_i_18_n_4 ,\icmp_ln633_1_reg_1036[0]_i_19_n_4 ,\icmp_ln633_1_reg_1036[0]_i_20_n_4 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln633_2_reg_1051[0]_i_10 
       (.I0(sext_ln633_fu_456_p1__0[13]),
        .I1(\zext_ln689_reg_955_reg_n_4_[13] ),
        .I2(sext_ln633_fu_456_p1__0[12]),
        .I3(\zext_ln689_reg_955_reg_n_4_[12] ),
        .O(\icmp_ln633_2_reg_1051[0]_i_10_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln633_2_reg_1051[0]_i_11 
       (.I0(sext_ln633_fu_456_p1__0[11]),
        .I1(\zext_ln689_reg_955_reg_n_4_[11] ),
        .I2(sext_ln633_fu_456_p1__0[10]),
        .I3(\zext_ln689_reg_955_reg_n_4_[10] ),
        .O(\icmp_ln633_2_reg_1051[0]_i_11_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln633_2_reg_1051[0]_i_12 
       (.I0(sext_ln633_fu_456_p1__0[9]),
        .I1(\zext_ln689_reg_955_reg_n_4_[9] ),
        .I2(sext_ln633_fu_456_p1__0[8]),
        .I3(\zext_ln689_reg_955_reg_n_4_[8] ),
        .O(\icmp_ln633_2_reg_1051[0]_i_12_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln633_2_reg_1051[0]_i_13 
       (.I0(\zext_ln689_reg_955_reg_n_4_[6] ),
        .I1(sext_ln633_fu_456_p1__0[6]),
        .I2(sext_ln633_fu_456_p1__0[7]),
        .I3(\zext_ln689_reg_955_reg_n_4_[7] ),
        .O(\icmp_ln633_2_reg_1051[0]_i_13_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln633_2_reg_1051[0]_i_14 
       (.I0(\zext_ln689_reg_955_reg_n_4_[4] ),
        .I1(sext_ln633_fu_456_p1__0[4]),
        .I2(sext_ln633_fu_456_p1__0[5]),
        .I3(\zext_ln689_reg_955_reg_n_4_[5] ),
        .O(\icmp_ln633_2_reg_1051[0]_i_14_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln633_2_reg_1051[0]_i_15 
       (.I0(\zext_ln689_reg_955_reg_n_4_[2] ),
        .I1(sext_ln633_fu_456_p1__0[2]),
        .I2(sext_ln633_fu_456_p1__0[3]),
        .I3(\zext_ln689_reg_955_reg_n_4_[3] ),
        .O(\icmp_ln633_2_reg_1051[0]_i_15_n_4 ));
  LUT4 #(
    .INIT(16'h8F08)) 
    \icmp_ln633_2_reg_1051[0]_i_16 
       (.I0(\zext_ln689_reg_955_reg_n_4_[0] ),
        .I1(\i_reg_279_reg_n_4_[0] ),
        .I2(sext_ln633_fu_456_p1__0[1]),
        .I3(\zext_ln689_reg_955_reg_n_4_[1] ),
        .O(\icmp_ln633_2_reg_1051[0]_i_16_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln633_2_reg_1051[0]_i_17 
       (.I0(sext_ln633_fu_456_p1__0[7]),
        .I1(\zext_ln689_reg_955_reg_n_4_[7] ),
        .I2(sext_ln633_fu_456_p1__0[6]),
        .I3(\zext_ln689_reg_955_reg_n_4_[6] ),
        .O(\icmp_ln633_2_reg_1051[0]_i_17_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln633_2_reg_1051[0]_i_18 
       (.I0(sext_ln633_fu_456_p1__0[5]),
        .I1(\zext_ln689_reg_955_reg_n_4_[5] ),
        .I2(sext_ln633_fu_456_p1__0[4]),
        .I3(\zext_ln689_reg_955_reg_n_4_[4] ),
        .O(\icmp_ln633_2_reg_1051[0]_i_18_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln633_2_reg_1051[0]_i_19 
       (.I0(sext_ln633_fu_456_p1__0[3]),
        .I1(\zext_ln689_reg_955_reg_n_4_[3] ),
        .I2(sext_ln633_fu_456_p1__0[2]),
        .I3(\zext_ln689_reg_955_reg_n_4_[2] ),
        .O(\icmp_ln633_2_reg_1051[0]_i_19_n_4 ));
  LUT4 #(
    .INIT(16'h0990)) 
    \icmp_ln633_2_reg_1051[0]_i_20 
       (.I0(\zext_ln689_reg_955_reg_n_4_[1] ),
        .I1(sext_ln633_fu_456_p1__0[1]),
        .I2(\i_reg_279_reg_n_4_[0] ),
        .I3(\zext_ln689_reg_955_reg_n_4_[0] ),
        .O(\icmp_ln633_2_reg_1051[0]_i_20_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln633_2_reg_1051[0]_i_3 
       (.I0(sext_ln633_fu_456_p1),
        .O(\icmp_ln633_2_reg_1051[0]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln633_2_reg_1051[0]_i_5 
       (.I0(\zext_ln689_reg_955_reg_n_4_[14] ),
        .I1(sext_ln633_fu_456_p1__0[14]),
        .I2(sext_ln633_fu_456_p1),
        .I3(\zext_ln689_reg_955_reg_n_4_[15] ),
        .O(\icmp_ln633_2_reg_1051[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln633_2_reg_1051[0]_i_6 
       (.I0(\zext_ln689_reg_955_reg_n_4_[12] ),
        .I1(sext_ln633_fu_456_p1__0[12]),
        .I2(sext_ln633_fu_456_p1__0[13]),
        .I3(\zext_ln689_reg_955_reg_n_4_[13] ),
        .O(\icmp_ln633_2_reg_1051[0]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln633_2_reg_1051[0]_i_7 
       (.I0(\zext_ln689_reg_955_reg_n_4_[10] ),
        .I1(sext_ln633_fu_456_p1__0[10]),
        .I2(sext_ln633_fu_456_p1__0[11]),
        .I3(\zext_ln689_reg_955_reg_n_4_[11] ),
        .O(\icmp_ln633_2_reg_1051[0]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln633_2_reg_1051[0]_i_8 
       (.I0(\zext_ln689_reg_955_reg_n_4_[8] ),
        .I1(sext_ln633_fu_456_p1__0[8]),
        .I2(sext_ln633_fu_456_p1__0[9]),
        .I3(\zext_ln689_reg_955_reg_n_4_[9] ),
        .O(\icmp_ln633_2_reg_1051[0]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln633_2_reg_1051[0]_i_9 
       (.I0(sext_ln633_fu_456_p1),
        .I1(\zext_ln689_reg_955_reg_n_4_[15] ),
        .I2(sext_ln633_fu_456_p1__0[14]),
        .I3(\zext_ln689_reg_955_reg_n_4_[14] ),
        .O(\icmp_ln633_2_reg_1051[0]_i_9_n_4 ));
  FDRE \icmp_ln633_2_reg_1051_reg[0] 
       (.C(ap_clk),
        .CE(add_ln783_1_reg_10610),
        .D(icmp_ln633_2_fu_460_p2),
        .Q(icmp_ln633_2_reg_1051),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln633_2_reg_1051_reg[0]_i_1 
       (.CI(\icmp_ln633_2_reg_1051_reg[0]_i_2_n_4 ),
        .CO({\NLW_icmp_ln633_2_reg_1051_reg[0]_i_1_CO_UNCONNECTED [3:1],icmp_ln633_2_fu_460_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln633_2_reg_1051_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln633_2_reg_1051[0]_i_3_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln633_2_reg_1051_reg[0]_i_2 
       (.CI(\icmp_ln633_2_reg_1051_reg[0]_i_4_n_4 ),
        .CO({\icmp_ln633_2_reg_1051_reg[0]_i_2_n_4 ,\icmp_ln633_2_reg_1051_reg[0]_i_2_n_5 ,\icmp_ln633_2_reg_1051_reg[0]_i_2_n_6 ,\icmp_ln633_2_reg_1051_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln633_2_reg_1051[0]_i_5_n_4 ,\icmp_ln633_2_reg_1051[0]_i_6_n_4 ,\icmp_ln633_2_reg_1051[0]_i_7_n_4 ,\icmp_ln633_2_reg_1051[0]_i_8_n_4 }),
        .O(\NLW_icmp_ln633_2_reg_1051_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln633_2_reg_1051[0]_i_9_n_4 ,\icmp_ln633_2_reg_1051[0]_i_10_n_4 ,\icmp_ln633_2_reg_1051[0]_i_11_n_4 ,\icmp_ln633_2_reg_1051[0]_i_12_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln633_2_reg_1051_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\icmp_ln633_2_reg_1051_reg[0]_i_4_n_4 ,\icmp_ln633_2_reg_1051_reg[0]_i_4_n_5 ,\icmp_ln633_2_reg_1051_reg[0]_i_4_n_6 ,\icmp_ln633_2_reg_1051_reg[0]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln633_2_reg_1051[0]_i_13_n_4 ,\icmp_ln633_2_reg_1051[0]_i_14_n_4 ,\icmp_ln633_2_reg_1051[0]_i_15_n_4 ,\icmp_ln633_2_reg_1051[0]_i_16_n_4 }),
        .O(\NLW_icmp_ln633_2_reg_1051_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\icmp_ln633_2_reg_1051[0]_i_17_n_4 ,\icmp_ln633_2_reg_1051[0]_i_18_n_4 ,\icmp_ln633_2_reg_1051[0]_i_19_n_4 ,\icmp_ln633_2_reg_1051[0]_i_20_n_4 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln633_3_reg_1066[0]_i_10 
       (.I0(sext_ln633_1_fu_476_p1__0[13]),
        .I1(\zext_ln689_reg_955_reg_n_4_[13] ),
        .I2(sext_ln633_1_fu_476_p1__0[12]),
        .I3(\zext_ln689_reg_955_reg_n_4_[12] ),
        .O(\icmp_ln633_3_reg_1066[0]_i_10_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln633_3_reg_1066[0]_i_11 
       (.I0(sext_ln633_1_fu_476_p1__0[11]),
        .I1(\zext_ln689_reg_955_reg_n_4_[11] ),
        .I2(sext_ln633_1_fu_476_p1__0[10]),
        .I3(\zext_ln689_reg_955_reg_n_4_[10] ),
        .O(\icmp_ln633_3_reg_1066[0]_i_11_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln633_3_reg_1066[0]_i_12 
       (.I0(sext_ln633_1_fu_476_p1__0[9]),
        .I1(\zext_ln689_reg_955_reg_n_4_[9] ),
        .I2(sext_ln633_1_fu_476_p1__0[8]),
        .I3(\zext_ln689_reg_955_reg_n_4_[8] ),
        .O(\icmp_ln633_3_reg_1066[0]_i_12_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln633_3_reg_1066[0]_i_13 
       (.I0(\zext_ln689_reg_955_reg_n_4_[6] ),
        .I1(sext_ln633_1_fu_476_p1__0[6]),
        .I2(sext_ln633_1_fu_476_p1__0[7]),
        .I3(\zext_ln689_reg_955_reg_n_4_[7] ),
        .O(\icmp_ln633_3_reg_1066[0]_i_13_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln633_3_reg_1066[0]_i_14 
       (.I0(\zext_ln689_reg_955_reg_n_4_[4] ),
        .I1(sext_ln633_1_fu_476_p1__0[4]),
        .I2(sext_ln633_1_fu_476_p1__0[5]),
        .I3(\zext_ln689_reg_955_reg_n_4_[5] ),
        .O(\icmp_ln633_3_reg_1066[0]_i_14_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln633_3_reg_1066[0]_i_15 
       (.I0(\zext_ln689_reg_955_reg_n_4_[2] ),
        .I1(sext_ln633_1_fu_476_p1__0[2]),
        .I2(sext_ln633_1_fu_476_p1__0[3]),
        .I3(\zext_ln689_reg_955_reg_n_4_[3] ),
        .O(\icmp_ln633_3_reg_1066[0]_i_15_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln633_3_reg_1066[0]_i_16 
       (.I0(\zext_ln689_reg_955_reg_n_4_[0] ),
        .I1(sext_ln633_1_fu_476_p1__0[0]),
        .I2(sext_ln633_1_fu_476_p1__0[1]),
        .I3(\zext_ln689_reg_955_reg_n_4_[1] ),
        .O(\icmp_ln633_3_reg_1066[0]_i_16_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln633_3_reg_1066[0]_i_17 
       (.I0(sext_ln633_1_fu_476_p1__0[7]),
        .I1(\zext_ln689_reg_955_reg_n_4_[7] ),
        .I2(sext_ln633_1_fu_476_p1__0[6]),
        .I3(\zext_ln689_reg_955_reg_n_4_[6] ),
        .O(\icmp_ln633_3_reg_1066[0]_i_17_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln633_3_reg_1066[0]_i_18 
       (.I0(sext_ln633_1_fu_476_p1__0[5]),
        .I1(\zext_ln689_reg_955_reg_n_4_[5] ),
        .I2(sext_ln633_1_fu_476_p1__0[4]),
        .I3(\zext_ln689_reg_955_reg_n_4_[4] ),
        .O(\icmp_ln633_3_reg_1066[0]_i_18_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln633_3_reg_1066[0]_i_19 
       (.I0(sext_ln633_1_fu_476_p1__0[3]),
        .I1(\zext_ln689_reg_955_reg_n_4_[3] ),
        .I2(sext_ln633_1_fu_476_p1__0[2]),
        .I3(\zext_ln689_reg_955_reg_n_4_[2] ),
        .O(\icmp_ln633_3_reg_1066[0]_i_19_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln633_3_reg_1066[0]_i_20 
       (.I0(sext_ln633_1_fu_476_p1__0[1]),
        .I1(\zext_ln689_reg_955_reg_n_4_[1] ),
        .I2(sext_ln633_1_fu_476_p1__0[0]),
        .I3(\zext_ln689_reg_955_reg_n_4_[0] ),
        .O(\icmp_ln633_3_reg_1066[0]_i_20_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln633_3_reg_1066[0]_i_3 
       (.I0(sext_ln633_1_fu_476_p1),
        .O(\icmp_ln633_3_reg_1066[0]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln633_3_reg_1066[0]_i_5 
       (.I0(\zext_ln689_reg_955_reg_n_4_[14] ),
        .I1(sext_ln633_1_fu_476_p1__0[14]),
        .I2(sext_ln633_1_fu_476_p1),
        .I3(\zext_ln689_reg_955_reg_n_4_[15] ),
        .O(\icmp_ln633_3_reg_1066[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln633_3_reg_1066[0]_i_6 
       (.I0(\zext_ln689_reg_955_reg_n_4_[12] ),
        .I1(sext_ln633_1_fu_476_p1__0[12]),
        .I2(sext_ln633_1_fu_476_p1__0[13]),
        .I3(\zext_ln689_reg_955_reg_n_4_[13] ),
        .O(\icmp_ln633_3_reg_1066[0]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln633_3_reg_1066[0]_i_7 
       (.I0(\zext_ln689_reg_955_reg_n_4_[10] ),
        .I1(sext_ln633_1_fu_476_p1__0[10]),
        .I2(sext_ln633_1_fu_476_p1__0[11]),
        .I3(\zext_ln689_reg_955_reg_n_4_[11] ),
        .O(\icmp_ln633_3_reg_1066[0]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln633_3_reg_1066[0]_i_8 
       (.I0(\zext_ln689_reg_955_reg_n_4_[8] ),
        .I1(sext_ln633_1_fu_476_p1__0[8]),
        .I2(sext_ln633_1_fu_476_p1__0[9]),
        .I3(\zext_ln689_reg_955_reg_n_4_[9] ),
        .O(\icmp_ln633_3_reg_1066[0]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln633_3_reg_1066[0]_i_9 
       (.I0(sext_ln633_1_fu_476_p1),
        .I1(\zext_ln689_reg_955_reg_n_4_[15] ),
        .I2(sext_ln633_1_fu_476_p1__0[14]),
        .I3(\zext_ln689_reg_955_reg_n_4_[14] ),
        .O(\icmp_ln633_3_reg_1066[0]_i_9_n_4 ));
  FDRE \icmp_ln633_3_reg_1066_reg[0] 
       (.C(ap_clk),
        .CE(add_ln783_1_reg_10610),
        .D(icmp_ln633_3_fu_480_p2),
        .Q(icmp_ln633_3_reg_1066),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln633_3_reg_1066_reg[0]_i_1 
       (.CI(\icmp_ln633_3_reg_1066_reg[0]_i_2_n_4 ),
        .CO({\NLW_icmp_ln633_3_reg_1066_reg[0]_i_1_CO_UNCONNECTED [3:1],icmp_ln633_3_fu_480_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln633_3_reg_1066_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln633_3_reg_1066[0]_i_3_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln633_3_reg_1066_reg[0]_i_2 
       (.CI(\icmp_ln633_3_reg_1066_reg[0]_i_4_n_4 ),
        .CO({\icmp_ln633_3_reg_1066_reg[0]_i_2_n_4 ,\icmp_ln633_3_reg_1066_reg[0]_i_2_n_5 ,\icmp_ln633_3_reg_1066_reg[0]_i_2_n_6 ,\icmp_ln633_3_reg_1066_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln633_3_reg_1066[0]_i_5_n_4 ,\icmp_ln633_3_reg_1066[0]_i_6_n_4 ,\icmp_ln633_3_reg_1066[0]_i_7_n_4 ,\icmp_ln633_3_reg_1066[0]_i_8_n_4 }),
        .O(\NLW_icmp_ln633_3_reg_1066_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln633_3_reg_1066[0]_i_9_n_4 ,\icmp_ln633_3_reg_1066[0]_i_10_n_4 ,\icmp_ln633_3_reg_1066[0]_i_11_n_4 ,\icmp_ln633_3_reg_1066[0]_i_12_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln633_3_reg_1066_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\icmp_ln633_3_reg_1066_reg[0]_i_4_n_4 ,\icmp_ln633_3_reg_1066_reg[0]_i_4_n_5 ,\icmp_ln633_3_reg_1066_reg[0]_i_4_n_6 ,\icmp_ln633_3_reg_1066_reg[0]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln633_3_reg_1066[0]_i_13_n_4 ,\icmp_ln633_3_reg_1066[0]_i_14_n_4 ,\icmp_ln633_3_reg_1066[0]_i_15_n_4 ,\icmp_ln633_3_reg_1066[0]_i_16_n_4 }),
        .O(\NLW_icmp_ln633_3_reg_1066_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\icmp_ln633_3_reg_1066[0]_i_17_n_4 ,\icmp_ln633_3_reg_1066[0]_i_18_n_4 ,\icmp_ln633_3_reg_1066[0]_i_19_n_4 ,\icmp_ln633_3_reg_1066[0]_i_20_n_4 }));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln633_reg_1118[0]_i_1 
       (.I0(and_ln788_reg_1134_pp0_iter1_reg0),
        .I1(icmp_ln703_fu_605_p2),
        .O(p_18_in));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln633_reg_1118[0]_i_10 
       (.I0(D),
        .I1(zext_ln690_reg_970[15]),
        .I2(zext_ln690_reg_970[14]),
        .I3(\ImagLocx_reg_1113_reg[15]_i_1_n_10 ),
        .O(\icmp_ln633_reg_1118[0]_i_10_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln633_reg_1118[0]_i_11 
       (.I0(\ImagLocx_reg_1113_reg[15]_i_1_n_11 ),
        .I1(zext_ln690_reg_970[13]),
        .I2(zext_ln690_reg_970[12]),
        .I3(\ImagLocx_reg_1113_reg[10]_i_1_n_8 ),
        .O(\icmp_ln633_reg_1118[0]_i_11_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln633_reg_1118[0]_i_12 
       (.I0(\ImagLocx_reg_1113_reg[10]_i_1_n_9 ),
        .I1(zext_ln690_reg_970[11]),
        .I2(zext_ln690_reg_970[10]),
        .I3(\ImagLocx_reg_1113_reg[10]_i_1_n_10 ),
        .O(\icmp_ln633_reg_1118[0]_i_12_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln633_reg_1118[0]_i_13 
       (.I0(\ImagLocx_reg_1113_reg[10]_i_1_n_11 ),
        .I1(zext_ln690_reg_970[9]),
        .I2(zext_ln690_reg_970[8]),
        .I3(\ImagLocx_reg_1113_reg[8]_i_1_n_8 ),
        .O(\icmp_ln633_reg_1118[0]_i_13_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln633_reg_1118[0]_i_14 
       (.I0(zext_ln690_reg_970[6]),
        .I1(\ImagLocx_reg_1113_reg[8]_i_1_n_10 ),
        .I2(\ImagLocx_reg_1113_reg[8]_i_1_n_9 ),
        .I3(zext_ln690_reg_970[7]),
        .O(\icmp_ln633_reg_1118[0]_i_14_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln633_reg_1118[0]_i_15 
       (.I0(zext_ln690_reg_970[4]),
        .I1(\ImagLocx_reg_1113_reg[4]_i_1_n_8 ),
        .I2(\ImagLocx_reg_1113_reg[8]_i_1_n_11 ),
        .I3(zext_ln690_reg_970[5]),
        .O(\icmp_ln633_reg_1118[0]_i_15_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln633_reg_1118[0]_i_16 
       (.I0(zext_ln690_reg_970[2]),
        .I1(\ImagLocx_reg_1113_reg[4]_i_1_n_10 ),
        .I2(\ImagLocx_reg_1113_reg[4]_i_1_n_9 ),
        .I3(zext_ln690_reg_970[3]),
        .O(\icmp_ln633_reg_1118[0]_i_16_n_4 ));
  LUT4 #(
    .INIT(16'h8F08)) 
    \icmp_ln633_reg_1118[0]_i_17 
       (.I0(zext_ln690_reg_970[0]),
        .I1(j_reg_290_reg[0]),
        .I2(\ImagLocx_reg_1113_reg[4]_i_1_n_11 ),
        .I3(zext_ln690_reg_970[1]),
        .O(\icmp_ln633_reg_1118[0]_i_17_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln633_reg_1118[0]_i_18 
       (.I0(\ImagLocx_reg_1113_reg[8]_i_1_n_9 ),
        .I1(zext_ln690_reg_970[7]),
        .I2(zext_ln690_reg_970[6]),
        .I3(\ImagLocx_reg_1113_reg[8]_i_1_n_10 ),
        .O(\icmp_ln633_reg_1118[0]_i_18_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln633_reg_1118[0]_i_19 
       (.I0(\ImagLocx_reg_1113_reg[8]_i_1_n_11 ),
        .I1(zext_ln690_reg_970[5]),
        .I2(zext_ln690_reg_970[4]),
        .I3(\ImagLocx_reg_1113_reg[4]_i_1_n_8 ),
        .O(\icmp_ln633_reg_1118[0]_i_19_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln633_reg_1118[0]_i_20 
       (.I0(\ImagLocx_reg_1113_reg[4]_i_1_n_9 ),
        .I1(zext_ln690_reg_970[3]),
        .I2(zext_ln690_reg_970[2]),
        .I3(\ImagLocx_reg_1113_reg[4]_i_1_n_10 ),
        .O(\icmp_ln633_reg_1118[0]_i_20_n_4 ));
  LUT4 #(
    .INIT(16'h0990)) 
    \icmp_ln633_reg_1118[0]_i_21 
       (.I0(\ImagLocx_reg_1113_reg[4]_i_1_n_11 ),
        .I1(zext_ln690_reg_970[1]),
        .I2(zext_ln690_reg_970[0]),
        .I3(j_reg_290_reg[0]),
        .O(\icmp_ln633_reg_1118[0]_i_21_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln633_reg_1118[0]_i_4 
       (.I0(D),
        .O(\icmp_ln633_reg_1118[0]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln633_reg_1118[0]_i_6 
       (.I0(zext_ln690_reg_970[14]),
        .I1(\ImagLocx_reg_1113_reg[15]_i_1_n_10 ),
        .I2(D),
        .I3(zext_ln690_reg_970[15]),
        .O(\icmp_ln633_reg_1118[0]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln633_reg_1118[0]_i_7 
       (.I0(zext_ln690_reg_970[12]),
        .I1(\ImagLocx_reg_1113_reg[10]_i_1_n_8 ),
        .I2(\ImagLocx_reg_1113_reg[15]_i_1_n_11 ),
        .I3(zext_ln690_reg_970[13]),
        .O(\icmp_ln633_reg_1118[0]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln633_reg_1118[0]_i_8 
       (.I0(zext_ln690_reg_970[10]),
        .I1(\ImagLocx_reg_1113_reg[10]_i_1_n_10 ),
        .I2(\ImagLocx_reg_1113_reg[10]_i_1_n_9 ),
        .I3(zext_ln690_reg_970[11]),
        .O(\icmp_ln633_reg_1118[0]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln633_reg_1118[0]_i_9 
       (.I0(zext_ln690_reg_970[8]),
        .I1(\ImagLocx_reg_1113_reg[8]_i_1_n_8 ),
        .I2(\ImagLocx_reg_1113_reg[10]_i_1_n_11 ),
        .I3(zext_ln690_reg_970[9]),
        .O(\icmp_ln633_reg_1118[0]_i_9_n_4 ));
  FDRE \icmp_ln633_reg_1118_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(icmp_ln633_reg_1118),
        .Q(icmp_ln633_reg_1118_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln633_reg_1118_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln633_reg_1118_pp0_iter1_reg),
        .Q(\icmp_ln633_reg_1118_pp0_iter2_reg_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \icmp_ln633_reg_1118_reg[0] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(icmp_ln633_fu_620_p2),
        .Q(icmp_ln633_reg_1118),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln633_reg_1118_reg[0]_i_2 
       (.CI(\icmp_ln633_reg_1118_reg[0]_i_3_n_4 ),
        .CO({\NLW_icmp_ln633_reg_1118_reg[0]_i_2_CO_UNCONNECTED [3:1],icmp_ln633_fu_620_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln633_reg_1118_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln633_reg_1118[0]_i_4_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln633_reg_1118_reg[0]_i_3 
       (.CI(\icmp_ln633_reg_1118_reg[0]_i_5_n_4 ),
        .CO({\icmp_ln633_reg_1118_reg[0]_i_3_n_4 ,\icmp_ln633_reg_1118_reg[0]_i_3_n_5 ,\icmp_ln633_reg_1118_reg[0]_i_3_n_6 ,\icmp_ln633_reg_1118_reg[0]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln633_reg_1118[0]_i_6_n_4 ,\icmp_ln633_reg_1118[0]_i_7_n_4 ,\icmp_ln633_reg_1118[0]_i_8_n_4 ,\icmp_ln633_reg_1118[0]_i_9_n_4 }),
        .O(\NLW_icmp_ln633_reg_1118_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln633_reg_1118[0]_i_10_n_4 ,\icmp_ln633_reg_1118[0]_i_11_n_4 ,\icmp_ln633_reg_1118[0]_i_12_n_4 ,\icmp_ln633_reg_1118[0]_i_13_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln633_reg_1118_reg[0]_i_5 
       (.CI(1'b0),
        .CO({\icmp_ln633_reg_1118_reg[0]_i_5_n_4 ,\icmp_ln633_reg_1118_reg[0]_i_5_n_5 ,\icmp_ln633_reg_1118_reg[0]_i_5_n_6 ,\icmp_ln633_reg_1118_reg[0]_i_5_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln633_reg_1118[0]_i_14_n_4 ,\icmp_ln633_reg_1118[0]_i_15_n_4 ,\icmp_ln633_reg_1118[0]_i_16_n_4 ,\icmp_ln633_reg_1118[0]_i_17_n_4 }),
        .O(\NLW_icmp_ln633_reg_1118_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\icmp_ln633_reg_1118[0]_i_18_n_4 ,\icmp_ln633_reg_1118[0]_i_19_n_4 ,\icmp_ln633_reg_1118[0]_i_20_n_4 ,\icmp_ln633_reg_1118[0]_i_21_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln701_fu_375_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln701_fu_375_p2_carry_n_4,icmp_ln701_fu_375_p2_carry_n_5,icmp_ln701_fu_375_p2_carry_n_6,icmp_ln701_fu_375_p2_carry_n_7}),
        .CYINIT(1'b0),
        .DI({icmp_ln701_fu_375_p2_carry_i_1_n_4,icmp_ln701_fu_375_p2_carry_i_2_n_4,icmp_ln701_fu_375_p2_carry_i_3_n_4,icmp_ln701_fu_375_p2_carry_i_4_n_4}),
        .O(NLW_icmp_ln701_fu_375_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln701_fu_375_p2_carry_i_5_n_4,icmp_ln701_fu_375_p2_carry_i_6_n_4,icmp_ln701_fu_375_p2_carry_i_7_n_4,icmp_ln701_fu_375_p2_carry_i_8_n_4}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln701_fu_375_p2_carry__0
       (.CI(icmp_ln701_fu_375_p2_carry_n_4),
        .CO({icmp_ln701_fu_375_p2_carry__0_n_4,icmp_ln701_fu_375_p2_carry__0_n_5,icmp_ln701_fu_375_p2_carry__0_n_6,icmp_ln701_fu_375_p2_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({icmp_ln701_fu_375_p2_carry__0_i_1_n_4,icmp_ln701_fu_375_p2_carry__0_i_2_n_4,icmp_ln701_fu_375_p2_carry__0_i_3_n_4,icmp_ln701_fu_375_p2_carry__0_i_4_n_4}),
        .O(NLW_icmp_ln701_fu_375_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln701_fu_375_p2_carry__0_i_5_n_4,icmp_ln701_fu_375_p2_carry__0_i_6_n_4,icmp_ln701_fu_375_p2_carry__0_i_7_n_4,icmp_ln701_fu_375_p2_carry__0_i_8_n_4}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln701_fu_375_p2_carry__0_i_1
       (.I0(heightloop_reg_965[14]),
        .I1(\i_reg_279_reg_n_4_[14] ),
        .I2(\i_reg_279_reg_n_4_[15] ),
        .I3(heightloop_reg_965[15]),
        .O(icmp_ln701_fu_375_p2_carry__0_i_1_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln701_fu_375_p2_carry__0_i_2
       (.I0(heightloop_reg_965[12]),
        .I1(\i_reg_279_reg_n_4_[12] ),
        .I2(\i_reg_279_reg_n_4_[13] ),
        .I3(heightloop_reg_965[13]),
        .O(icmp_ln701_fu_375_p2_carry__0_i_2_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln701_fu_375_p2_carry__0_i_3
       (.I0(heightloop_reg_965[10]),
        .I1(\i_reg_279_reg_n_4_[10] ),
        .I2(\i_reg_279_reg_n_4_[11] ),
        .I3(heightloop_reg_965[11]),
        .O(icmp_ln701_fu_375_p2_carry__0_i_3_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln701_fu_375_p2_carry__0_i_4
       (.I0(heightloop_reg_965[8]),
        .I1(\i_reg_279_reg_n_4_[8] ),
        .I2(\i_reg_279_reg_n_4_[9] ),
        .I3(heightloop_reg_965[9]),
        .O(icmp_ln701_fu_375_p2_carry__0_i_4_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln701_fu_375_p2_carry__0_i_5
       (.I0(\i_reg_279_reg_n_4_[15] ),
        .I1(heightloop_reg_965[15]),
        .I2(heightloop_reg_965[14]),
        .I3(\i_reg_279_reg_n_4_[14] ),
        .O(icmp_ln701_fu_375_p2_carry__0_i_5_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln701_fu_375_p2_carry__0_i_6
       (.I0(\i_reg_279_reg_n_4_[13] ),
        .I1(heightloop_reg_965[13]),
        .I2(heightloop_reg_965[12]),
        .I3(\i_reg_279_reg_n_4_[12] ),
        .O(icmp_ln701_fu_375_p2_carry__0_i_6_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln701_fu_375_p2_carry__0_i_7
       (.I0(\i_reg_279_reg_n_4_[11] ),
        .I1(heightloop_reg_965[11]),
        .I2(heightloop_reg_965[10]),
        .I3(\i_reg_279_reg_n_4_[10] ),
        .O(icmp_ln701_fu_375_p2_carry__0_i_7_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln701_fu_375_p2_carry__0_i_8
       (.I0(\i_reg_279_reg_n_4_[9] ),
        .I1(heightloop_reg_965[9]),
        .I2(heightloop_reg_965[8]),
        .I3(\i_reg_279_reg_n_4_[8] ),
        .O(icmp_ln701_fu_375_p2_carry__0_i_8_n_4));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln701_fu_375_p2_carry__1
       (.CI(icmp_ln701_fu_375_p2_carry__0_n_4),
        .CO({NLW_icmp_ln701_fu_375_p2_carry__1_CO_UNCONNECTED[3:1],icmp_ln701_fu_375_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,heightloop_reg_965[16]}),
        .O(NLW_icmp_ln701_fu_375_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,icmp_ln701_fu_375_p2_carry__1_i_1_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln701_fu_375_p2_carry__1_i_1
       (.I0(heightloop_reg_965[16]),
        .O(icmp_ln701_fu_375_p2_carry__1_i_1_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln701_fu_375_p2_carry_i_1
       (.I0(heightloop_reg_965[6]),
        .I1(\i_reg_279_reg_n_4_[6] ),
        .I2(\i_reg_279_reg_n_4_[7] ),
        .I3(heightloop_reg_965[7]),
        .O(icmp_ln701_fu_375_p2_carry_i_1_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln701_fu_375_p2_carry_i_2
       (.I0(heightloop_reg_965[4]),
        .I1(\i_reg_279_reg_n_4_[4] ),
        .I2(\i_reg_279_reg_n_4_[5] ),
        .I3(heightloop_reg_965[5]),
        .O(icmp_ln701_fu_375_p2_carry_i_2_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln701_fu_375_p2_carry_i_3
       (.I0(heightloop_reg_965[2]),
        .I1(\i_reg_279_reg_n_4_[2] ),
        .I2(\i_reg_279_reg_n_4_[3] ),
        .I3(heightloop_reg_965[3]),
        .O(icmp_ln701_fu_375_p2_carry_i_3_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln701_fu_375_p2_carry_i_4
       (.I0(heightloop_reg_965[0]),
        .I1(\i_reg_279_reg_n_4_[0] ),
        .I2(\i_reg_279_reg_n_4_[1] ),
        .I3(heightloop_reg_965[1]),
        .O(icmp_ln701_fu_375_p2_carry_i_4_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln701_fu_375_p2_carry_i_5
       (.I0(\i_reg_279_reg_n_4_[7] ),
        .I1(heightloop_reg_965[7]),
        .I2(heightloop_reg_965[6]),
        .I3(\i_reg_279_reg_n_4_[6] ),
        .O(icmp_ln701_fu_375_p2_carry_i_5_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln701_fu_375_p2_carry_i_6
       (.I0(\i_reg_279_reg_n_4_[5] ),
        .I1(heightloop_reg_965[5]),
        .I2(heightloop_reg_965[4]),
        .I3(\i_reg_279_reg_n_4_[4] ),
        .O(icmp_ln701_fu_375_p2_carry_i_6_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln701_fu_375_p2_carry_i_7
       (.I0(\i_reg_279_reg_n_4_[3] ),
        .I1(heightloop_reg_965[3]),
        .I2(heightloop_reg_965[2]),
        .I3(\i_reg_279_reg_n_4_[2] ),
        .O(icmp_ln701_fu_375_p2_carry_i_7_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln701_fu_375_p2_carry_i_8
       (.I0(\i_reg_279_reg_n_4_[0] ),
        .I1(heightloop_reg_965[0]),
        .I2(heightloop_reg_965[1]),
        .I3(\i_reg_279_reg_n_4_[1] ),
        .O(icmp_ln701_fu_375_p2_carry_i_8_n_4));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln703_fu_605_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln703_fu_605_p2_carry_n_4,icmp_ln703_fu_605_p2_carry_n_5,icmp_ln703_fu_605_p2_carry_n_6,icmp_ln703_fu_605_p2_carry_n_7}),
        .CYINIT(1'b0),
        .DI({icmp_ln703_fu_605_p2_carry_i_1_n_4,icmp_ln703_fu_605_p2_carry_i_2_n_4,icmp_ln703_fu_605_p2_carry_i_3_n_4,icmp_ln703_fu_605_p2_carry_i_4_n_4}),
        .O(NLW_icmp_ln703_fu_605_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln703_fu_605_p2_carry_i_5_n_4,icmp_ln703_fu_605_p2_carry_i_6_n_4,icmp_ln703_fu_605_p2_carry_i_7_n_4,icmp_ln703_fu_605_p2_carry_i_8_n_4}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln703_fu_605_p2_carry__0
       (.CI(icmp_ln703_fu_605_p2_carry_n_4),
        .CO({icmp_ln703_fu_605_p2_carry__0_n_4,icmp_ln703_fu_605_p2_carry__0_n_5,icmp_ln703_fu_605_p2_carry__0_n_6,icmp_ln703_fu_605_p2_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({icmp_ln703_fu_605_p2_carry__0_i_1_n_4,icmp_ln703_fu_605_p2_carry__0_i_2_n_4,icmp_ln703_fu_605_p2_carry__0_i_3_n_4,icmp_ln703_fu_605_p2_carry__0_i_4_n_4}),
        .O(NLW_icmp_ln703_fu_605_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln703_fu_605_p2_carry__0_i_5_n_4,icmp_ln703_fu_605_p2_carry__0_i_6_n_4,icmp_ln703_fu_605_p2_carry__0_i_7_n_4,icmp_ln703_fu_605_p2_carry__0_i_8_n_4}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln703_fu_605_p2_carry__0_i_1
       (.I0(widthloop_reg_976[14]),
        .I1(j_reg_290_reg[14]),
        .I2(j_reg_290_reg[15]),
        .I3(widthloop_reg_976[15]),
        .O(icmp_ln703_fu_605_p2_carry__0_i_1_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln703_fu_605_p2_carry__0_i_2
       (.I0(widthloop_reg_976[12]),
        .I1(j_reg_290_reg[12]),
        .I2(j_reg_290_reg[13]),
        .I3(widthloop_reg_976[13]),
        .O(icmp_ln703_fu_605_p2_carry__0_i_2_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln703_fu_605_p2_carry__0_i_3
       (.I0(widthloop_reg_976[10]),
        .I1(j_reg_290_reg[10]),
        .I2(j_reg_290_reg[11]),
        .I3(widthloop_reg_976[11]),
        .O(icmp_ln703_fu_605_p2_carry__0_i_3_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln703_fu_605_p2_carry__0_i_4
       (.I0(widthloop_reg_976[8]),
        .I1(j_reg_290_reg[8]),
        .I2(j_reg_290_reg[9]),
        .I3(widthloop_reg_976[9]),
        .O(icmp_ln703_fu_605_p2_carry__0_i_4_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln703_fu_605_p2_carry__0_i_5
       (.I0(j_reg_290_reg[15]),
        .I1(widthloop_reg_976[15]),
        .I2(widthloop_reg_976[14]),
        .I3(j_reg_290_reg[14]),
        .O(icmp_ln703_fu_605_p2_carry__0_i_5_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln703_fu_605_p2_carry__0_i_6
       (.I0(j_reg_290_reg[13]),
        .I1(widthloop_reg_976[13]),
        .I2(widthloop_reg_976[12]),
        .I3(j_reg_290_reg[12]),
        .O(icmp_ln703_fu_605_p2_carry__0_i_6_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln703_fu_605_p2_carry__0_i_7
       (.I0(j_reg_290_reg[11]),
        .I1(widthloop_reg_976[11]),
        .I2(widthloop_reg_976[10]),
        .I3(j_reg_290_reg[10]),
        .O(icmp_ln703_fu_605_p2_carry__0_i_7_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln703_fu_605_p2_carry__0_i_8
       (.I0(j_reg_290_reg[9]),
        .I1(widthloop_reg_976[9]),
        .I2(widthloop_reg_976[8]),
        .I3(j_reg_290_reg[8]),
        .O(icmp_ln703_fu_605_p2_carry__0_i_8_n_4));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln703_fu_605_p2_carry__1
       (.CI(icmp_ln703_fu_605_p2_carry__0_n_4),
        .CO({NLW_icmp_ln703_fu_605_p2_carry__1_CO_UNCONNECTED[3:1],icmp_ln703_fu_605_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,widthloop_reg_976[16]}),
        .O(NLW_icmp_ln703_fu_605_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,icmp_ln703_fu_605_p2_carry__1_i_1_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln703_fu_605_p2_carry__1_i_1
       (.I0(widthloop_reg_976[16]),
        .O(icmp_ln703_fu_605_p2_carry__1_i_1_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln703_fu_605_p2_carry_i_1
       (.I0(widthloop_reg_976[6]),
        .I1(j_reg_290_reg[6]),
        .I2(j_reg_290_reg[7]),
        .I3(widthloop_reg_976[7]),
        .O(icmp_ln703_fu_605_p2_carry_i_1_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln703_fu_605_p2_carry_i_2
       (.I0(widthloop_reg_976[4]),
        .I1(j_reg_290_reg[4]),
        .I2(j_reg_290_reg[5]),
        .I3(widthloop_reg_976[5]),
        .O(icmp_ln703_fu_605_p2_carry_i_2_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln703_fu_605_p2_carry_i_3
       (.I0(widthloop_reg_976[2]),
        .I1(j_reg_290_reg[2]),
        .I2(j_reg_290_reg[3]),
        .I3(widthloop_reg_976[3]),
        .O(icmp_ln703_fu_605_p2_carry_i_3_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln703_fu_605_p2_carry_i_4
       (.I0(widthloop_reg_976[0]),
        .I1(j_reg_290_reg[0]),
        .I2(j_reg_290_reg[1]),
        .I3(widthloop_reg_976[1]),
        .O(icmp_ln703_fu_605_p2_carry_i_4_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln703_fu_605_p2_carry_i_5
       (.I0(j_reg_290_reg[7]),
        .I1(widthloop_reg_976[7]),
        .I2(widthloop_reg_976[6]),
        .I3(j_reg_290_reg[6]),
        .O(icmp_ln703_fu_605_p2_carry_i_5_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln703_fu_605_p2_carry_i_6
       (.I0(j_reg_290_reg[5]),
        .I1(widthloop_reg_976[5]),
        .I2(widthloop_reg_976[4]),
        .I3(j_reg_290_reg[4]),
        .O(icmp_ln703_fu_605_p2_carry_i_6_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln703_fu_605_p2_carry_i_7
       (.I0(j_reg_290_reg[3]),
        .I1(widthloop_reg_976[3]),
        .I2(widthloop_reg_976[2]),
        .I3(j_reg_290_reg[2]),
        .O(icmp_ln703_fu_605_p2_carry_i_7_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln703_fu_605_p2_carry_i_8
       (.I0(j_reg_290_reg[1]),
        .I1(widthloop_reg_976[1]),
        .I2(widthloop_reg_976[0]),
        .I3(j_reg_290_reg[0]),
        .O(icmp_ln703_fu_605_p2_carry_i_8_n_4));
  FDRE \icmp_ln703_reg_1109_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(icmp_ln703_reg_1109),
        .Q(icmp_ln703_reg_1109_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln703_reg_1109_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln703_reg_1109_pp0_iter1_reg),
        .Q(icmp_ln703_reg_1109_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln703_reg_1109_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln703_reg_1109_pp0_iter2_reg),
        .Q(icmp_ln703_reg_1109_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln703_reg_1109_reg[0] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(icmp_ln703_fu_605_p2),
        .Q(icmp_ln703_reg_1109),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000020)) 
    \icmp_ln759_reg_1127[0]_i_1 
       (.I0(icmp_ln759_fu_633_p2),
        .I1(D),
        .I2(\brmerge25_reg_1076_reg_n_4_[0] ),
        .I3(icmp_ln633_fu_620_p2),
        .I4(\icmp_ln759_reg_1127[0]_i_3_n_4 ),
        .I5(icmp_ln759_reg_1127),
        .O(\icmp_ln759_reg_1127[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln759_reg_1127[0]_i_10 
       (.I0(zext_ln690_reg_970[8]),
        .I1(\ImagLocx_reg_1113_reg[8]_i_1_n_8 ),
        .I2(\ImagLocx_reg_1113_reg[10]_i_1_n_11 ),
        .I3(zext_ln690_reg_970[9]),
        .O(\icmp_ln759_reg_1127[0]_i_10_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln759_reg_1127[0]_i_11 
       (.I0(D),
        .I1(zext_ln690_reg_970[15]),
        .I2(zext_ln690_reg_970[14]),
        .I3(\ImagLocx_reg_1113_reg[15]_i_1_n_10 ),
        .O(\icmp_ln759_reg_1127[0]_i_11_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln759_reg_1127[0]_i_12 
       (.I0(\ImagLocx_reg_1113_reg[15]_i_1_n_11 ),
        .I1(zext_ln690_reg_970[13]),
        .I2(zext_ln690_reg_970[12]),
        .I3(\ImagLocx_reg_1113_reg[10]_i_1_n_8 ),
        .O(\icmp_ln759_reg_1127[0]_i_12_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln759_reg_1127[0]_i_13 
       (.I0(\ImagLocx_reg_1113_reg[10]_i_1_n_9 ),
        .I1(zext_ln690_reg_970[11]),
        .I2(zext_ln690_reg_970[10]),
        .I3(\ImagLocx_reg_1113_reg[10]_i_1_n_10 ),
        .O(\icmp_ln759_reg_1127[0]_i_13_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln759_reg_1127[0]_i_14 
       (.I0(\ImagLocx_reg_1113_reg[10]_i_1_n_11 ),
        .I1(zext_ln690_reg_970[9]),
        .I2(zext_ln690_reg_970[8]),
        .I3(\ImagLocx_reg_1113_reg[8]_i_1_n_8 ),
        .O(\icmp_ln759_reg_1127[0]_i_14_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln759_reg_1127[0]_i_15 
       (.I0(zext_ln690_reg_970[6]),
        .I1(\ImagLocx_reg_1113_reg[8]_i_1_n_10 ),
        .I2(\ImagLocx_reg_1113_reg[8]_i_1_n_9 ),
        .I3(zext_ln690_reg_970[7]),
        .O(\icmp_ln759_reg_1127[0]_i_15_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln759_reg_1127[0]_i_16 
       (.I0(zext_ln690_reg_970[4]),
        .I1(\ImagLocx_reg_1113_reg[4]_i_1_n_8 ),
        .I2(\ImagLocx_reg_1113_reg[8]_i_1_n_11 ),
        .I3(zext_ln690_reg_970[5]),
        .O(\icmp_ln759_reg_1127[0]_i_16_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln759_reg_1127[0]_i_17 
       (.I0(zext_ln690_reg_970[2]),
        .I1(\ImagLocx_reg_1113_reg[4]_i_1_n_10 ),
        .I2(\ImagLocx_reg_1113_reg[4]_i_1_n_9 ),
        .I3(zext_ln690_reg_970[3]),
        .O(\icmp_ln759_reg_1127[0]_i_17_n_4 ));
  LUT4 #(
    .INIT(16'h8F08)) 
    \icmp_ln759_reg_1127[0]_i_18 
       (.I0(zext_ln690_reg_970[0]),
        .I1(j_reg_290_reg[0]),
        .I2(\ImagLocx_reg_1113_reg[4]_i_1_n_11 ),
        .I3(zext_ln690_reg_970[1]),
        .O(\icmp_ln759_reg_1127[0]_i_18_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln759_reg_1127[0]_i_19 
       (.I0(\ImagLocx_reg_1113_reg[8]_i_1_n_9 ),
        .I1(zext_ln690_reg_970[7]),
        .I2(zext_ln690_reg_970[6]),
        .I3(\ImagLocx_reg_1113_reg[8]_i_1_n_10 ),
        .O(\icmp_ln759_reg_1127[0]_i_19_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln759_reg_1127[0]_i_20 
       (.I0(\ImagLocx_reg_1113_reg[8]_i_1_n_11 ),
        .I1(zext_ln690_reg_970[5]),
        .I2(zext_ln690_reg_970[4]),
        .I3(\ImagLocx_reg_1113_reg[4]_i_1_n_8 ),
        .O(\icmp_ln759_reg_1127[0]_i_20_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln759_reg_1127[0]_i_21 
       (.I0(\ImagLocx_reg_1113_reg[4]_i_1_n_9 ),
        .I1(zext_ln690_reg_970[3]),
        .I2(zext_ln690_reg_970[2]),
        .I3(\ImagLocx_reg_1113_reg[4]_i_1_n_10 ),
        .O(\icmp_ln759_reg_1127[0]_i_21_n_4 ));
  LUT4 #(
    .INIT(16'h0990)) 
    \icmp_ln759_reg_1127[0]_i_22 
       (.I0(\ImagLocx_reg_1113_reg[4]_i_1_n_11 ),
        .I1(zext_ln690_reg_970[1]),
        .I2(zext_ln690_reg_970[0]),
        .I3(j_reg_290_reg[0]),
        .O(\icmp_ln759_reg_1127[0]_i_22_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \icmp_ln759_reg_1127[0]_i_3 
       (.I0(icmp_ln703_fu_605_p2),
        .I1(and_ln788_reg_1134_pp0_iter1_reg0),
        .O(\icmp_ln759_reg_1127[0]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln759_reg_1127[0]_i_7 
       (.I0(zext_ln690_reg_970[14]),
        .I1(\ImagLocx_reg_1113_reg[15]_i_1_n_10 ),
        .I2(D),
        .I3(zext_ln690_reg_970[15]),
        .O(\icmp_ln759_reg_1127[0]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln759_reg_1127[0]_i_8 
       (.I0(zext_ln690_reg_970[12]),
        .I1(\ImagLocx_reg_1113_reg[10]_i_1_n_8 ),
        .I2(\ImagLocx_reg_1113_reg[15]_i_1_n_11 ),
        .I3(zext_ln690_reg_970[13]),
        .O(\icmp_ln759_reg_1127[0]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln759_reg_1127[0]_i_9 
       (.I0(zext_ln690_reg_970[10]),
        .I1(\ImagLocx_reg_1113_reg[10]_i_1_n_10 ),
        .I2(\ImagLocx_reg_1113_reg[10]_i_1_n_9 ),
        .I3(zext_ln690_reg_970[11]),
        .O(\icmp_ln759_reg_1127[0]_i_9_n_4 ));
  FDRE \icmp_ln759_reg_1127_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(icmp_ln759_reg_1127),
        .Q(icmp_ln759_reg_1127_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln759_reg_1127_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln759_reg_1127_pp0_iter1_reg),
        .Q(icmp_ln759_reg_1127_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln759_reg_1127_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln759_reg_1127[0]_i_1_n_4 ),
        .Q(icmp_ln759_reg_1127),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln759_reg_1127_reg[0]_i_2 
       (.CI(\icmp_ln759_reg_1127_reg[0]_i_4_n_4 ),
        .CO({\NLW_icmp_ln759_reg_1127_reg[0]_i_2_CO_UNCONNECTED [3:1],icmp_ln759_fu_633_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,D}),
        .O(\NLW_icmp_ln759_reg_1127_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,S}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln759_reg_1127_reg[0]_i_4 
       (.CI(\icmp_ln759_reg_1127_reg[0]_i_6_n_4 ),
        .CO({\icmp_ln759_reg_1127_reg[0]_i_4_n_4 ,\icmp_ln759_reg_1127_reg[0]_i_4_n_5 ,\icmp_ln759_reg_1127_reg[0]_i_4_n_6 ,\icmp_ln759_reg_1127_reg[0]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln759_reg_1127[0]_i_7_n_4 ,\icmp_ln759_reg_1127[0]_i_8_n_4 ,\icmp_ln759_reg_1127[0]_i_9_n_4 ,\icmp_ln759_reg_1127[0]_i_10_n_4 }),
        .O(\NLW_icmp_ln759_reg_1127_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\icmp_ln759_reg_1127[0]_i_11_n_4 ,\icmp_ln759_reg_1127[0]_i_12_n_4 ,\icmp_ln759_reg_1127[0]_i_13_n_4 ,\icmp_ln759_reg_1127[0]_i_14_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln759_reg_1127_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\icmp_ln759_reg_1127_reg[0]_i_6_n_4 ,\icmp_ln759_reg_1127_reg[0]_i_6_n_5 ,\icmp_ln759_reg_1127_reg[0]_i_6_n_6 ,\icmp_ln759_reg_1127_reg[0]_i_6_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln759_reg_1127[0]_i_15_n_4 ,\icmp_ln759_reg_1127[0]_i_16_n_4 ,\icmp_ln759_reg_1127[0]_i_17_n_4 ,\icmp_ln759_reg_1127[0]_i_18_n_4 }),
        .O(\NLW_icmp_ln759_reg_1127_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\icmp_ln759_reg_1127[0]_i_19_n_4 ,\icmp_ln759_reg_1127[0]_i_20_n_4 ,\icmp_ln759_reg_1127[0]_i_21_n_4 ,\icmp_ln759_reg_1127[0]_i_22_n_4 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln777_reg_1041[0]_i_10 
       (.I0(tmp_2_fu_419_p4__0[12]),
        .I1(\zext_ln689_reg_955_reg_n_4_[13] ),
        .I2(\zext_ln689_reg_955_reg_n_4_[12] ),
        .I3(tmp_2_fu_419_p4__0[11]),
        .O(\icmp_ln777_reg_1041[0]_i_10_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln777_reg_1041[0]_i_11 
       (.I0(tmp_2_fu_419_p4__0[10]),
        .I1(\zext_ln689_reg_955_reg_n_4_[11] ),
        .I2(\zext_ln689_reg_955_reg_n_4_[10] ),
        .I3(tmp_2_fu_419_p4__0[9]),
        .O(\icmp_ln777_reg_1041[0]_i_11_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln777_reg_1041[0]_i_12 
       (.I0(tmp_2_fu_419_p4__0[8]),
        .I1(\zext_ln689_reg_955_reg_n_4_[9] ),
        .I2(\zext_ln689_reg_955_reg_n_4_[8] ),
        .I3(tmp_2_fu_419_p4__0[7]),
        .O(\icmp_ln777_reg_1041[0]_i_12_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln777_reg_1041[0]_i_13 
       (.I0(\zext_ln689_reg_955_reg_n_4_[6] ),
        .I1(tmp_2_fu_419_p4__0[5]),
        .I2(tmp_2_fu_419_p4__0[6]),
        .I3(\zext_ln689_reg_955_reg_n_4_[7] ),
        .O(\icmp_ln777_reg_1041[0]_i_13_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln777_reg_1041[0]_i_14 
       (.I0(\zext_ln689_reg_955_reg_n_4_[4] ),
        .I1(tmp_2_fu_419_p4__0[3]),
        .I2(tmp_2_fu_419_p4__0[4]),
        .I3(\zext_ln689_reg_955_reg_n_4_[5] ),
        .O(\icmp_ln777_reg_1041[0]_i_14_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln777_reg_1041[0]_i_15 
       (.I0(\zext_ln689_reg_955_reg_n_4_[2] ),
        .I1(tmp_2_fu_419_p4__0[1]),
        .I2(tmp_2_fu_419_p4__0[2]),
        .I3(\zext_ln689_reg_955_reg_n_4_[3] ),
        .O(\icmp_ln777_reg_1041[0]_i_15_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln777_reg_1041[0]_i_16 
       (.I0(\zext_ln689_reg_955_reg_n_4_[0] ),
        .I1(\i_reg_279_reg_n_4_[0] ),
        .I2(tmp_2_fu_419_p4__0[0]),
        .I3(\zext_ln689_reg_955_reg_n_4_[1] ),
        .O(\icmp_ln777_reg_1041[0]_i_16_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln777_reg_1041[0]_i_17 
       (.I0(tmp_2_fu_419_p4__0[6]),
        .I1(\zext_ln689_reg_955_reg_n_4_[7] ),
        .I2(\zext_ln689_reg_955_reg_n_4_[6] ),
        .I3(tmp_2_fu_419_p4__0[5]),
        .O(\icmp_ln777_reg_1041[0]_i_17_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln777_reg_1041[0]_i_18 
       (.I0(tmp_2_fu_419_p4__0[4]),
        .I1(\zext_ln689_reg_955_reg_n_4_[5] ),
        .I2(\zext_ln689_reg_955_reg_n_4_[4] ),
        .I3(tmp_2_fu_419_p4__0[3]),
        .O(\icmp_ln777_reg_1041[0]_i_18_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln777_reg_1041[0]_i_19 
       (.I0(tmp_2_fu_419_p4__0[2]),
        .I1(\zext_ln689_reg_955_reg_n_4_[3] ),
        .I2(\zext_ln689_reg_955_reg_n_4_[2] ),
        .I3(tmp_2_fu_419_p4__0[1]),
        .O(\icmp_ln777_reg_1041[0]_i_19_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln777_reg_1041[0]_i_20 
       (.I0(\i_reg_279_reg_n_4_[0] ),
        .I1(\zext_ln689_reg_955_reg_n_4_[0] ),
        .I2(\zext_ln689_reg_955_reg_n_4_[1] ),
        .I3(tmp_2_fu_419_p4__0[0]),
        .O(\icmp_ln777_reg_1041[0]_i_20_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln777_reg_1041[0]_i_3 
       (.I0(tmp_2_fu_419_p4),
        .O(\icmp_ln777_reg_1041[0]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln777_reg_1041[0]_i_5 
       (.I0(\zext_ln689_reg_955_reg_n_4_[14] ),
        .I1(tmp_2_fu_419_p4__0[13]),
        .I2(tmp_2_fu_419_p4),
        .I3(\zext_ln689_reg_955_reg_n_4_[15] ),
        .O(\icmp_ln777_reg_1041[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln777_reg_1041[0]_i_6 
       (.I0(\zext_ln689_reg_955_reg_n_4_[12] ),
        .I1(tmp_2_fu_419_p4__0[11]),
        .I2(tmp_2_fu_419_p4__0[12]),
        .I3(\zext_ln689_reg_955_reg_n_4_[13] ),
        .O(\icmp_ln777_reg_1041[0]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln777_reg_1041[0]_i_7 
       (.I0(\zext_ln689_reg_955_reg_n_4_[10] ),
        .I1(tmp_2_fu_419_p4__0[9]),
        .I2(tmp_2_fu_419_p4__0[10]),
        .I3(\zext_ln689_reg_955_reg_n_4_[11] ),
        .O(\icmp_ln777_reg_1041[0]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln777_reg_1041[0]_i_8 
       (.I0(\zext_ln689_reg_955_reg_n_4_[8] ),
        .I1(tmp_2_fu_419_p4__0[7]),
        .I2(tmp_2_fu_419_p4__0[8]),
        .I3(\zext_ln689_reg_955_reg_n_4_[9] ),
        .O(\icmp_ln777_reg_1041[0]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln777_reg_1041[0]_i_9 
       (.I0(tmp_2_fu_419_p4),
        .I1(\zext_ln689_reg_955_reg_n_4_[15] ),
        .I2(\zext_ln689_reg_955_reg_n_4_[14] ),
        .I3(tmp_2_fu_419_p4__0[13]),
        .O(\icmp_ln777_reg_1041[0]_i_9_n_4 ));
  FDRE \icmp_ln777_reg_1041_reg[0] 
       (.C(ap_clk),
        .CE(add_ln783_1_reg_10610),
        .D(icmp_ln777_fu_445_p2),
        .Q(icmp_ln777_reg_1041),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln777_reg_1041_reg[0]_i_1 
       (.CI(\icmp_ln777_reg_1041_reg[0]_i_2_n_4 ),
        .CO({\NLW_icmp_ln777_reg_1041_reg[0]_i_1_CO_UNCONNECTED [3:1],icmp_ln777_fu_445_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_2_fu_419_p4}),
        .O(\NLW_icmp_ln777_reg_1041_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln777_reg_1041[0]_i_3_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln777_reg_1041_reg[0]_i_2 
       (.CI(\icmp_ln777_reg_1041_reg[0]_i_4_n_4 ),
        .CO({\icmp_ln777_reg_1041_reg[0]_i_2_n_4 ,\icmp_ln777_reg_1041_reg[0]_i_2_n_5 ,\icmp_ln777_reg_1041_reg[0]_i_2_n_6 ,\icmp_ln777_reg_1041_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln777_reg_1041[0]_i_5_n_4 ,\icmp_ln777_reg_1041[0]_i_6_n_4 ,\icmp_ln777_reg_1041[0]_i_7_n_4 ,\icmp_ln777_reg_1041[0]_i_8_n_4 }),
        .O(\NLW_icmp_ln777_reg_1041_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln777_reg_1041[0]_i_9_n_4 ,\icmp_ln777_reg_1041[0]_i_10_n_4 ,\icmp_ln777_reg_1041[0]_i_11_n_4 ,\icmp_ln777_reg_1041[0]_i_12_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln777_reg_1041_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\icmp_ln777_reg_1041_reg[0]_i_4_n_4 ,\icmp_ln777_reg_1041_reg[0]_i_4_n_5 ,\icmp_ln777_reg_1041_reg[0]_i_4_n_6 ,\icmp_ln777_reg_1041_reg[0]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln777_reg_1041[0]_i_13_n_4 ,\icmp_ln777_reg_1041[0]_i_14_n_4 ,\icmp_ln777_reg_1041[0]_i_15_n_4 ,\icmp_ln777_reg_1041[0]_i_16_n_4 }),
        .O(\NLW_icmp_ln777_reg_1041_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\icmp_ln777_reg_1041[0]_i_17_n_4 ,\icmp_ln777_reg_1041[0]_i_18_n_4 ,\icmp_ln777_reg_1041[0]_i_19_n_4 ,\icmp_ln777_reg_1041[0]_i_20_n_4 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln779_1_reg_1071[0]_i_10 
       (.I0(sext_ln633_1_fu_476_p1__0[13]),
        .I1(\zext_ln689_reg_955_reg_n_4_[13] ),
        .I2(sext_ln633_1_fu_476_p1__0[12]),
        .I3(\zext_ln689_reg_955_reg_n_4_[12] ),
        .O(\icmp_ln779_1_reg_1071[0]_i_10_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln779_1_reg_1071[0]_i_11 
       (.I0(sext_ln633_1_fu_476_p1__0[11]),
        .I1(\zext_ln689_reg_955_reg_n_4_[11] ),
        .I2(sext_ln633_1_fu_476_p1__0[10]),
        .I3(\zext_ln689_reg_955_reg_n_4_[10] ),
        .O(\icmp_ln779_1_reg_1071[0]_i_11_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln779_1_reg_1071[0]_i_12 
       (.I0(sext_ln633_1_fu_476_p1__0[9]),
        .I1(\zext_ln689_reg_955_reg_n_4_[9] ),
        .I2(sext_ln633_1_fu_476_p1__0[8]),
        .I3(\zext_ln689_reg_955_reg_n_4_[8] ),
        .O(\icmp_ln779_1_reg_1071[0]_i_12_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln779_1_reg_1071[0]_i_13 
       (.I0(\zext_ln689_reg_955_reg_n_4_[6] ),
        .I1(sext_ln633_1_fu_476_p1__0[6]),
        .I2(sext_ln633_1_fu_476_p1__0[7]),
        .I3(\zext_ln689_reg_955_reg_n_4_[7] ),
        .O(\icmp_ln779_1_reg_1071[0]_i_13_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln779_1_reg_1071[0]_i_14 
       (.I0(\zext_ln689_reg_955_reg_n_4_[4] ),
        .I1(sext_ln633_1_fu_476_p1__0[4]),
        .I2(sext_ln633_1_fu_476_p1__0[5]),
        .I3(\zext_ln689_reg_955_reg_n_4_[5] ),
        .O(\icmp_ln779_1_reg_1071[0]_i_14_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln779_1_reg_1071[0]_i_15 
       (.I0(\zext_ln689_reg_955_reg_n_4_[2] ),
        .I1(sext_ln633_1_fu_476_p1__0[2]),
        .I2(sext_ln633_1_fu_476_p1__0[3]),
        .I3(\zext_ln689_reg_955_reg_n_4_[3] ),
        .O(\icmp_ln779_1_reg_1071[0]_i_15_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln779_1_reg_1071[0]_i_16 
       (.I0(\zext_ln689_reg_955_reg_n_4_[0] ),
        .I1(sext_ln633_1_fu_476_p1__0[0]),
        .I2(sext_ln633_1_fu_476_p1__0[1]),
        .I3(\zext_ln689_reg_955_reg_n_4_[1] ),
        .O(\icmp_ln779_1_reg_1071[0]_i_16_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln779_1_reg_1071[0]_i_17 
       (.I0(sext_ln633_1_fu_476_p1__0[7]),
        .I1(\zext_ln689_reg_955_reg_n_4_[7] ),
        .I2(sext_ln633_1_fu_476_p1__0[6]),
        .I3(\zext_ln689_reg_955_reg_n_4_[6] ),
        .O(\icmp_ln779_1_reg_1071[0]_i_17_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln779_1_reg_1071[0]_i_18 
       (.I0(sext_ln633_1_fu_476_p1__0[5]),
        .I1(\zext_ln689_reg_955_reg_n_4_[5] ),
        .I2(sext_ln633_1_fu_476_p1__0[4]),
        .I3(\zext_ln689_reg_955_reg_n_4_[4] ),
        .O(\icmp_ln779_1_reg_1071[0]_i_18_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln779_1_reg_1071[0]_i_19 
       (.I0(sext_ln633_1_fu_476_p1__0[3]),
        .I1(\zext_ln689_reg_955_reg_n_4_[3] ),
        .I2(sext_ln633_1_fu_476_p1__0[2]),
        .I3(\zext_ln689_reg_955_reg_n_4_[2] ),
        .O(\icmp_ln779_1_reg_1071[0]_i_19_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln779_1_reg_1071[0]_i_20 
       (.I0(sext_ln633_1_fu_476_p1__0[1]),
        .I1(\zext_ln689_reg_955_reg_n_4_[1] ),
        .I2(sext_ln633_1_fu_476_p1__0[0]),
        .I3(\zext_ln689_reg_955_reg_n_4_[0] ),
        .O(\icmp_ln779_1_reg_1071[0]_i_20_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln779_1_reg_1071[0]_i_3 
       (.I0(sext_ln633_1_fu_476_p1),
        .O(\icmp_ln779_1_reg_1071[0]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln779_1_reg_1071[0]_i_5 
       (.I0(\zext_ln689_reg_955_reg_n_4_[14] ),
        .I1(sext_ln633_1_fu_476_p1__0[14]),
        .I2(sext_ln633_1_fu_476_p1),
        .I3(\zext_ln689_reg_955_reg_n_4_[15] ),
        .O(\icmp_ln779_1_reg_1071[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln779_1_reg_1071[0]_i_6 
       (.I0(\zext_ln689_reg_955_reg_n_4_[12] ),
        .I1(sext_ln633_1_fu_476_p1__0[12]),
        .I2(sext_ln633_1_fu_476_p1__0[13]),
        .I3(\zext_ln689_reg_955_reg_n_4_[13] ),
        .O(\icmp_ln779_1_reg_1071[0]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln779_1_reg_1071[0]_i_7 
       (.I0(\zext_ln689_reg_955_reg_n_4_[10] ),
        .I1(sext_ln633_1_fu_476_p1__0[10]),
        .I2(sext_ln633_1_fu_476_p1__0[11]),
        .I3(\zext_ln689_reg_955_reg_n_4_[11] ),
        .O(\icmp_ln779_1_reg_1071[0]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln779_1_reg_1071[0]_i_8 
       (.I0(\zext_ln689_reg_955_reg_n_4_[8] ),
        .I1(sext_ln633_1_fu_476_p1__0[8]),
        .I2(sext_ln633_1_fu_476_p1__0[9]),
        .I3(\zext_ln689_reg_955_reg_n_4_[9] ),
        .O(\icmp_ln779_1_reg_1071[0]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln779_1_reg_1071[0]_i_9 
       (.I0(sext_ln633_1_fu_476_p1),
        .I1(\zext_ln689_reg_955_reg_n_4_[15] ),
        .I2(sext_ln633_1_fu_476_p1__0[14]),
        .I3(\zext_ln689_reg_955_reg_n_4_[14] ),
        .O(\icmp_ln779_1_reg_1071[0]_i_9_n_4 ));
  FDRE \icmp_ln779_1_reg_1071_reg[0] 
       (.C(ap_clk),
        .CE(add_ln783_1_reg_10610),
        .D(icmp_ln779_1_fu_485_p2),
        .Q(icmp_ln779_1_reg_1071),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln779_1_reg_1071_reg[0]_i_1 
       (.CI(\icmp_ln779_1_reg_1071_reg[0]_i_2_n_4 ),
        .CO({\NLW_icmp_ln779_1_reg_1071_reg[0]_i_1_CO_UNCONNECTED [3:1],icmp_ln779_1_fu_485_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sext_ln633_1_fu_476_p1}),
        .O(\NLW_icmp_ln779_1_reg_1071_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln779_1_reg_1071[0]_i_3_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln779_1_reg_1071_reg[0]_i_2 
       (.CI(\icmp_ln779_1_reg_1071_reg[0]_i_4_n_4 ),
        .CO({\icmp_ln779_1_reg_1071_reg[0]_i_2_n_4 ,\icmp_ln779_1_reg_1071_reg[0]_i_2_n_5 ,\icmp_ln779_1_reg_1071_reg[0]_i_2_n_6 ,\icmp_ln779_1_reg_1071_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln779_1_reg_1071[0]_i_5_n_4 ,\icmp_ln779_1_reg_1071[0]_i_6_n_4 ,\icmp_ln779_1_reg_1071[0]_i_7_n_4 ,\icmp_ln779_1_reg_1071[0]_i_8_n_4 }),
        .O(\NLW_icmp_ln779_1_reg_1071_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln779_1_reg_1071[0]_i_9_n_4 ,\icmp_ln779_1_reg_1071[0]_i_10_n_4 ,\icmp_ln779_1_reg_1071[0]_i_11_n_4 ,\icmp_ln779_1_reg_1071[0]_i_12_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln779_1_reg_1071_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\icmp_ln779_1_reg_1071_reg[0]_i_4_n_4 ,\icmp_ln779_1_reg_1071_reg[0]_i_4_n_5 ,\icmp_ln779_1_reg_1071_reg[0]_i_4_n_6 ,\icmp_ln779_1_reg_1071_reg[0]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln779_1_reg_1071[0]_i_13_n_4 ,\icmp_ln779_1_reg_1071[0]_i_14_n_4 ,\icmp_ln779_1_reg_1071[0]_i_15_n_4 ,\icmp_ln779_1_reg_1071[0]_i_16_n_4 }),
        .O(\NLW_icmp_ln779_1_reg_1071_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\icmp_ln779_1_reg_1071[0]_i_17_n_4 ,\icmp_ln779_1_reg_1071[0]_i_18_n_4 ,\icmp_ln779_1_reg_1071[0]_i_19_n_4 ,\icmp_ln779_1_reg_1071[0]_i_20_n_4 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln779_reg_1056[0]_i_10 
       (.I0(sext_ln633_fu_456_p1__0[13]),
        .I1(\zext_ln689_reg_955_reg_n_4_[13] ),
        .I2(sext_ln633_fu_456_p1__0[12]),
        .I3(\zext_ln689_reg_955_reg_n_4_[12] ),
        .O(\icmp_ln779_reg_1056[0]_i_10_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln779_reg_1056[0]_i_11 
       (.I0(sext_ln633_fu_456_p1__0[11]),
        .I1(\zext_ln689_reg_955_reg_n_4_[11] ),
        .I2(sext_ln633_fu_456_p1__0[10]),
        .I3(\zext_ln689_reg_955_reg_n_4_[10] ),
        .O(\icmp_ln779_reg_1056[0]_i_11_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln779_reg_1056[0]_i_12 
       (.I0(sext_ln633_fu_456_p1__0[9]),
        .I1(\zext_ln689_reg_955_reg_n_4_[9] ),
        .I2(sext_ln633_fu_456_p1__0[8]),
        .I3(\zext_ln689_reg_955_reg_n_4_[8] ),
        .O(\icmp_ln779_reg_1056[0]_i_12_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln779_reg_1056[0]_i_13 
       (.I0(\zext_ln689_reg_955_reg_n_4_[6] ),
        .I1(sext_ln633_fu_456_p1__0[6]),
        .I2(sext_ln633_fu_456_p1__0[7]),
        .I3(\zext_ln689_reg_955_reg_n_4_[7] ),
        .O(\icmp_ln779_reg_1056[0]_i_13_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln779_reg_1056[0]_i_14 
       (.I0(\zext_ln689_reg_955_reg_n_4_[4] ),
        .I1(sext_ln633_fu_456_p1__0[4]),
        .I2(sext_ln633_fu_456_p1__0[5]),
        .I3(\zext_ln689_reg_955_reg_n_4_[5] ),
        .O(\icmp_ln779_reg_1056[0]_i_14_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln779_reg_1056[0]_i_15 
       (.I0(\zext_ln689_reg_955_reg_n_4_[2] ),
        .I1(sext_ln633_fu_456_p1__0[2]),
        .I2(sext_ln633_fu_456_p1__0[3]),
        .I3(\zext_ln689_reg_955_reg_n_4_[3] ),
        .O(\icmp_ln779_reg_1056[0]_i_15_n_4 ));
  LUT4 #(
    .INIT(16'h8F08)) 
    \icmp_ln779_reg_1056[0]_i_16 
       (.I0(\zext_ln689_reg_955_reg_n_4_[0] ),
        .I1(\i_reg_279_reg_n_4_[0] ),
        .I2(sext_ln633_fu_456_p1__0[1]),
        .I3(\zext_ln689_reg_955_reg_n_4_[1] ),
        .O(\icmp_ln779_reg_1056[0]_i_16_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln779_reg_1056[0]_i_17 
       (.I0(sext_ln633_fu_456_p1__0[7]),
        .I1(\zext_ln689_reg_955_reg_n_4_[7] ),
        .I2(sext_ln633_fu_456_p1__0[6]),
        .I3(\zext_ln689_reg_955_reg_n_4_[6] ),
        .O(\icmp_ln779_reg_1056[0]_i_17_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln779_reg_1056[0]_i_18 
       (.I0(sext_ln633_fu_456_p1__0[5]),
        .I1(\zext_ln689_reg_955_reg_n_4_[5] ),
        .I2(sext_ln633_fu_456_p1__0[4]),
        .I3(\zext_ln689_reg_955_reg_n_4_[4] ),
        .O(\icmp_ln779_reg_1056[0]_i_18_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln779_reg_1056[0]_i_19 
       (.I0(sext_ln633_fu_456_p1__0[3]),
        .I1(\zext_ln689_reg_955_reg_n_4_[3] ),
        .I2(sext_ln633_fu_456_p1__0[2]),
        .I3(\zext_ln689_reg_955_reg_n_4_[2] ),
        .O(\icmp_ln779_reg_1056[0]_i_19_n_4 ));
  LUT4 #(
    .INIT(16'h0990)) 
    \icmp_ln779_reg_1056[0]_i_20 
       (.I0(\zext_ln689_reg_955_reg_n_4_[1] ),
        .I1(sext_ln633_fu_456_p1__0[1]),
        .I2(\i_reg_279_reg_n_4_[0] ),
        .I3(\zext_ln689_reg_955_reg_n_4_[0] ),
        .O(\icmp_ln779_reg_1056[0]_i_20_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln779_reg_1056[0]_i_3 
       (.I0(sext_ln633_fu_456_p1),
        .O(\icmp_ln779_reg_1056[0]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln779_reg_1056[0]_i_5 
       (.I0(\zext_ln689_reg_955_reg_n_4_[14] ),
        .I1(sext_ln633_fu_456_p1__0[14]),
        .I2(sext_ln633_fu_456_p1),
        .I3(\zext_ln689_reg_955_reg_n_4_[15] ),
        .O(\icmp_ln779_reg_1056[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln779_reg_1056[0]_i_6 
       (.I0(\zext_ln689_reg_955_reg_n_4_[12] ),
        .I1(sext_ln633_fu_456_p1__0[12]),
        .I2(sext_ln633_fu_456_p1__0[13]),
        .I3(\zext_ln689_reg_955_reg_n_4_[13] ),
        .O(\icmp_ln779_reg_1056[0]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln779_reg_1056[0]_i_7 
       (.I0(\zext_ln689_reg_955_reg_n_4_[10] ),
        .I1(sext_ln633_fu_456_p1__0[10]),
        .I2(sext_ln633_fu_456_p1__0[11]),
        .I3(\zext_ln689_reg_955_reg_n_4_[11] ),
        .O(\icmp_ln779_reg_1056[0]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln779_reg_1056[0]_i_8 
       (.I0(\zext_ln689_reg_955_reg_n_4_[8] ),
        .I1(sext_ln633_fu_456_p1__0[8]),
        .I2(sext_ln633_fu_456_p1__0[9]),
        .I3(\zext_ln689_reg_955_reg_n_4_[9] ),
        .O(\icmp_ln779_reg_1056[0]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln779_reg_1056[0]_i_9 
       (.I0(sext_ln633_fu_456_p1),
        .I1(\zext_ln689_reg_955_reg_n_4_[15] ),
        .I2(sext_ln633_fu_456_p1__0[14]),
        .I3(\zext_ln689_reg_955_reg_n_4_[14] ),
        .O(\icmp_ln779_reg_1056[0]_i_9_n_4 ));
  FDRE \icmp_ln779_reg_1056_reg[0] 
       (.C(ap_clk),
        .CE(add_ln783_1_reg_10610),
        .D(icmp_ln779_fu_465_p2),
        .Q(icmp_ln779_reg_1056),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln779_reg_1056_reg[0]_i_1 
       (.CI(\icmp_ln779_reg_1056_reg[0]_i_2_n_4 ),
        .CO({\NLW_icmp_ln779_reg_1056_reg[0]_i_1_CO_UNCONNECTED [3:1],icmp_ln779_fu_465_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sext_ln633_fu_456_p1}),
        .O(\NLW_icmp_ln779_reg_1056_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln779_reg_1056[0]_i_3_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln779_reg_1056_reg[0]_i_2 
       (.CI(\icmp_ln779_reg_1056_reg[0]_i_4_n_4 ),
        .CO({\icmp_ln779_reg_1056_reg[0]_i_2_n_4 ,\icmp_ln779_reg_1056_reg[0]_i_2_n_5 ,\icmp_ln779_reg_1056_reg[0]_i_2_n_6 ,\icmp_ln779_reg_1056_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln779_reg_1056[0]_i_5_n_4 ,\icmp_ln779_reg_1056[0]_i_6_n_4 ,\icmp_ln779_reg_1056[0]_i_7_n_4 ,\icmp_ln779_reg_1056[0]_i_8_n_4 }),
        .O(\NLW_icmp_ln779_reg_1056_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln779_reg_1056[0]_i_9_n_4 ,\icmp_ln779_reg_1056[0]_i_10_n_4 ,\icmp_ln779_reg_1056[0]_i_11_n_4 ,\icmp_ln779_reg_1056[0]_i_12_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln779_reg_1056_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\icmp_ln779_reg_1056_reg[0]_i_4_n_4 ,\icmp_ln779_reg_1056_reg[0]_i_4_n_5 ,\icmp_ln779_reg_1056_reg[0]_i_4_n_6 ,\icmp_ln779_reg_1056_reg[0]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln779_reg_1056[0]_i_13_n_4 ,\icmp_ln779_reg_1056[0]_i_14_n_4 ,\icmp_ln779_reg_1056[0]_i_15_n_4 ,\icmp_ln779_reg_1056[0]_i_16_n_4 }),
        .O(\NLW_icmp_ln779_reg_1056_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\icmp_ln779_reg_1056[0]_i_17_n_4 ,\icmp_ln779_reg_1056[0]_i_18_n_4 ,\icmp_ln779_reg_1056[0]_i_19_n_4 ,\icmp_ln779_reg_1056[0]_i_20_n_4 }));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_reg_1026[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln701_fu_375_p2),
        .O(add_ln783_1_reg_10610));
  FDRE \icmp_reg_1026_reg[0] 
       (.C(ap_clk),
        .CE(add_ln783_1_reg_10610),
        .D(icmp_fu_429_p2),
        .Q(icmp_reg_1026),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h22F20000)) 
    int_ap_ready_i_2
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln701_fu_375_p2),
        .I2(ap_CS_fsm_state1),
        .I3(grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176_ap_start_reg),
        .I4(Q[2]),
        .O(filter2D_0_3_3_9_9_1080_1920_1_U0_ap_ready));
  LUT4 #(
    .INIT(16'h7F00)) 
    \j_reg_290[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln703_fu_605_p2),
        .I2(and_ln788_reg_1134_pp0_iter1_reg0),
        .I3(ap_CS_fsm_state3),
        .O(clear));
  LUT3 #(
    .INIT(8'h80)) 
    \j_reg_290[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln703_fu_605_p2),
        .I2(and_ln788_reg_1134_pp0_iter1_reg0),
        .O(sel));
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_290[0]_i_4 
       (.I0(j_reg_290_reg[0]),
        .O(\j_reg_290[0]_i_4_n_4 ));
  FDRE \j_reg_290_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\j_reg_290_reg[0]_i_3_n_11 ),
        .Q(j_reg_290_reg[0]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_290_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\j_reg_290_reg[0]_i_3_n_4 ,\j_reg_290_reg[0]_i_3_n_5 ,\j_reg_290_reg[0]_i_3_n_6 ,\j_reg_290_reg[0]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_reg_290_reg[0]_i_3_n_8 ,\j_reg_290_reg[0]_i_3_n_9 ,\j_reg_290_reg[0]_i_3_n_10 ,\j_reg_290_reg[0]_i_3_n_11 }),
        .S({j_reg_290_reg[3:1],\j_reg_290[0]_i_4_n_4 }));
  FDRE \j_reg_290_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(\j_reg_290_reg[8]_i_1_n_9 ),
        .Q(j_reg_290_reg[10]),
        .R(clear));
  FDRE \j_reg_290_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(\j_reg_290_reg[8]_i_1_n_8 ),
        .Q(j_reg_290_reg[11]),
        .R(clear));
  FDRE \j_reg_290_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(\j_reg_290_reg[12]_i_1_n_11 ),
        .Q(j_reg_290_reg[12]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_290_reg[12]_i_1 
       (.CI(\j_reg_290_reg[8]_i_1_n_4 ),
        .CO({\NLW_j_reg_290_reg[12]_i_1_CO_UNCONNECTED [3],\j_reg_290_reg[12]_i_1_n_5 ,\j_reg_290_reg[12]_i_1_n_6 ,\j_reg_290_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_290_reg[12]_i_1_n_8 ,\j_reg_290_reg[12]_i_1_n_9 ,\j_reg_290_reg[12]_i_1_n_10 ,\j_reg_290_reg[12]_i_1_n_11 }),
        .S(j_reg_290_reg[15:12]));
  FDRE \j_reg_290_reg[13] 
       (.C(ap_clk),
        .CE(sel),
        .D(\j_reg_290_reg[12]_i_1_n_10 ),
        .Q(j_reg_290_reg[13]),
        .R(clear));
  FDRE \j_reg_290_reg[14] 
       (.C(ap_clk),
        .CE(sel),
        .D(\j_reg_290_reg[12]_i_1_n_9 ),
        .Q(j_reg_290_reg[14]),
        .R(clear));
  FDRE \j_reg_290_reg[15] 
       (.C(ap_clk),
        .CE(sel),
        .D(\j_reg_290_reg[12]_i_1_n_8 ),
        .Q(j_reg_290_reg[15]),
        .R(clear));
  FDRE \j_reg_290_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\j_reg_290_reg[0]_i_3_n_10 ),
        .Q(j_reg_290_reg[1]),
        .R(clear));
  FDRE \j_reg_290_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\j_reg_290_reg[0]_i_3_n_9 ),
        .Q(j_reg_290_reg[2]),
        .R(clear));
  FDRE \j_reg_290_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\j_reg_290_reg[0]_i_3_n_8 ),
        .Q(j_reg_290_reg[3]),
        .R(clear));
  FDRE \j_reg_290_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\j_reg_290_reg[4]_i_1_n_11 ),
        .Q(j_reg_290_reg[4]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_290_reg[4]_i_1 
       (.CI(\j_reg_290_reg[0]_i_3_n_4 ),
        .CO({\j_reg_290_reg[4]_i_1_n_4 ,\j_reg_290_reg[4]_i_1_n_5 ,\j_reg_290_reg[4]_i_1_n_6 ,\j_reg_290_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_290_reg[4]_i_1_n_8 ,\j_reg_290_reg[4]_i_1_n_9 ,\j_reg_290_reg[4]_i_1_n_10 ,\j_reg_290_reg[4]_i_1_n_11 }),
        .S(j_reg_290_reg[7:4]));
  FDRE \j_reg_290_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\j_reg_290_reg[4]_i_1_n_10 ),
        .Q(j_reg_290_reg[5]),
        .R(clear));
  FDRE \j_reg_290_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(\j_reg_290_reg[4]_i_1_n_9 ),
        .Q(j_reg_290_reg[6]),
        .R(clear));
  FDRE \j_reg_290_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(\j_reg_290_reg[4]_i_1_n_8 ),
        .Q(j_reg_290_reg[7]),
        .R(clear));
  FDRE \j_reg_290_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(\j_reg_290_reg[8]_i_1_n_11 ),
        .Q(j_reg_290_reg[8]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_290_reg[8]_i_1 
       (.CI(\j_reg_290_reg[4]_i_1_n_4 ),
        .CO({\j_reg_290_reg[8]_i_1_n_4 ,\j_reg_290_reg[8]_i_1_n_5 ,\j_reg_290_reg[8]_i_1_n_6 ,\j_reg_290_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_290_reg[8]_i_1_n_8 ,\j_reg_290_reg[8]_i_1_n_9 ,\j_reg_290_reg[8]_i_1_n_10 ,\j_reg_290_reg[8]_i_1_n_11 }),
        .S(j_reg_290_reg[11:8]));
  FDRE \j_reg_290_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(\j_reg_290_reg[8]_i_1_n_10 ),
        .Q(j_reg_290_reg[9]),
        .R(clear));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V k_buf_0_V_U
       (.Q(tmp_V_reg_1163),
        .addr0(k_buf_2_V_addr_reg_1157),
        .addr1({k_buf_2_V_U_n_11,k_buf_2_V_U_n_12,k_buf_2_V_U_n_13,k_buf_2_V_U_n_14,k_buf_2_V_U_n_15,k_buf_2_V_U_n_16,k_buf_2_V_U_n_17,k_buf_2_V_U_n_18,k_buf_2_V_U_n_19,k_buf_2_V_U_n_20,k_buf_2_V_U_n_21}),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ce1(p_28_in),
        .col_buf_V_0_reg_1168(col_buf_V_0_reg_1168),
        .col_buf_V_0_reg_11680(col_buf_V_0_reg_11680),
        .icmp_ln633_reg_1118_pp0_iter1_reg(icmp_ln633_reg_1118_pp0_iter1_reg),
        .icmp_ln703_reg_1109_pp0_iter1_reg(icmp_ln703_reg_1109_pp0_iter1_reg),
        .q1(k_buf_0_V_q1),
        .ram_reg_0(\brmerge25_reg_1076_reg_n_4_[0] ));
  LUT3 #(
    .INIT(8'h08)) 
    \k_buf_0_V_addr_reg_1145[10]_i_1 
       (.I0(and_ln788_reg_1134_pp0_iter1_reg0),
        .I1(icmp_ln703_reg_1109),
        .I2(icmp_ln633_reg_1118),
        .O(\k_buf_0_V_addr_reg_1145[10]_i_1_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \k_buf_0_V_addr_reg_1145[10]_i_2 
       (.I0(icmp_ln703_reg_1109),
        .I1(and_ln788_reg_1134_pp0_iter1_reg0),
        .O(k_buf_0_V_addr_reg_11450));
  FDSE \k_buf_0_V_addr_reg_1145_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_0_V_addr_reg_11450),
        .D(ImagLocx_reg_1113[0]),
        .Q(k_buf_2_V_addr_reg_1157[0]),
        .S(\k_buf_0_V_addr_reg_1145[10]_i_1_n_4 ));
  FDSE \k_buf_0_V_addr_reg_1145_reg[10] 
       (.C(ap_clk),
        .CE(k_buf_0_V_addr_reg_11450),
        .D(ImagLocx_reg_1113[10]),
        .Q(k_buf_2_V_addr_reg_1157[10]),
        .S(\k_buf_0_V_addr_reg_1145[10]_i_1_n_4 ));
  FDSE \k_buf_0_V_addr_reg_1145_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_0_V_addr_reg_11450),
        .D(ImagLocx_reg_1113[1]),
        .Q(k_buf_2_V_addr_reg_1157[1]),
        .S(\k_buf_0_V_addr_reg_1145[10]_i_1_n_4 ));
  FDSE \k_buf_0_V_addr_reg_1145_reg[2] 
       (.C(ap_clk),
        .CE(k_buf_0_V_addr_reg_11450),
        .D(ImagLocx_reg_1113[2]),
        .Q(k_buf_2_V_addr_reg_1157[2]),
        .S(\k_buf_0_V_addr_reg_1145[10]_i_1_n_4 ));
  FDSE \k_buf_0_V_addr_reg_1145_reg[3] 
       (.C(ap_clk),
        .CE(k_buf_0_V_addr_reg_11450),
        .D(ImagLocx_reg_1113[3]),
        .Q(k_buf_2_V_addr_reg_1157[3]),
        .S(\k_buf_0_V_addr_reg_1145[10]_i_1_n_4 ));
  FDSE \k_buf_0_V_addr_reg_1145_reg[4] 
       (.C(ap_clk),
        .CE(k_buf_0_V_addr_reg_11450),
        .D(ImagLocx_reg_1113[4]),
        .Q(k_buf_2_V_addr_reg_1157[4]),
        .S(\k_buf_0_V_addr_reg_1145[10]_i_1_n_4 ));
  FDSE \k_buf_0_V_addr_reg_1145_reg[5] 
       (.C(ap_clk),
        .CE(k_buf_0_V_addr_reg_11450),
        .D(ImagLocx_reg_1113[5]),
        .Q(k_buf_2_V_addr_reg_1157[5]),
        .S(\k_buf_0_V_addr_reg_1145[10]_i_1_n_4 ));
  FDSE \k_buf_0_V_addr_reg_1145_reg[6] 
       (.C(ap_clk),
        .CE(k_buf_0_V_addr_reg_11450),
        .D(ImagLocx_reg_1113[6]),
        .Q(k_buf_2_V_addr_reg_1157[6]),
        .S(\k_buf_0_V_addr_reg_1145[10]_i_1_n_4 ));
  FDSE \k_buf_0_V_addr_reg_1145_reg[7] 
       (.C(ap_clk),
        .CE(k_buf_0_V_addr_reg_11450),
        .D(ImagLocx_reg_1113[7]),
        .Q(k_buf_2_V_addr_reg_1157[7]),
        .S(\k_buf_0_V_addr_reg_1145[10]_i_1_n_4 ));
  FDSE \k_buf_0_V_addr_reg_1145_reg[8] 
       (.C(ap_clk),
        .CE(k_buf_0_V_addr_reg_11450),
        .D(ImagLocx_reg_1113[8]),
        .Q(k_buf_2_V_addr_reg_1157[8]),
        .S(\k_buf_0_V_addr_reg_1145[10]_i_1_n_4 ));
  FDSE \k_buf_0_V_addr_reg_1145_reg[9] 
       (.C(ap_clk),
        .CE(k_buf_0_V_addr_reg_11450),
        .D(ImagLocx_reg_1113[9]),
        .Q(k_buf_2_V_addr_reg_1157[9]),
        .S(\k_buf_0_V_addr_reg_1145[10]_i_1_n_4 ));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V_11 k_buf_1_V_U
       (.D({k_buf_1_V_U_n_4,k_buf_1_V_U_n_5,k_buf_1_V_U_n_6,k_buf_1_V_U_n_7,k_buf_1_V_U_n_8,k_buf_1_V_U_n_9,k_buf_1_V_U_n_10,k_buf_1_V_U_n_11,k_buf_1_V_U_n_12,k_buf_1_V_U_n_13,k_buf_1_V_U_n_14,k_buf_1_V_U_n_15,k_buf_1_V_U_n_16,k_buf_1_V_U_n_17,k_buf_1_V_U_n_18,k_buf_1_V_U_n_19,k_buf_1_V_U_n_20,k_buf_1_V_U_n_21,k_buf_1_V_U_n_22,k_buf_1_V_U_n_23,k_buf_1_V_U_n_24,k_buf_1_V_U_n_25,k_buf_1_V_U_n_26,k_buf_1_V_U_n_27}),
        .Q(sub_ln782_2_reg_1095[0]),
        .addr1({k_buf_2_V_U_n_11,k_buf_2_V_U_n_12,k_buf_2_V_U_n_13,k_buf_2_V_U_n_14,k_buf_2_V_U_n_15,k_buf_2_V_U_n_16,k_buf_2_V_U_n_17,k_buf_2_V_U_n_18,k_buf_2_V_U_n_19,k_buf_2_V_U_n_20,k_buf_2_V_U_n_21}),
        .ap_clk(ap_clk),
        .ce1(p_28_in),
        .col_buf_V_0_reg_1168(col_buf_V_0_reg_1168),
        .col_buf_V_0_reg_11680(col_buf_V_0_reg_11680),
        .d0(k_buf_0_V_q1),
        .p_17_in(p_17_in),
        .q1(col_buf_V_1_reg_1177),
        .ram_reg_0(k_buf_2_V_addr_reg_1157_pp0_iter2_reg),
        .ram_reg_1({k_buf_1_V_U_n_52,k_buf_1_V_U_n_53,k_buf_1_V_U_n_54,k_buf_1_V_U_n_55,k_buf_1_V_U_n_56,k_buf_1_V_U_n_57,k_buf_1_V_U_n_58,k_buf_1_V_U_n_59,k_buf_1_V_U_n_60,k_buf_1_V_U_n_61,k_buf_1_V_U_n_62,k_buf_1_V_U_n_63,k_buf_1_V_U_n_64,k_buf_1_V_U_n_65,k_buf_1_V_U_n_66,k_buf_1_V_U_n_67,k_buf_1_V_U_n_68,k_buf_1_V_U_n_69,k_buf_1_V_U_n_70,k_buf_1_V_U_n_71,k_buf_1_V_U_n_72,k_buf_1_V_U_n_73,k_buf_1_V_U_n_74,k_buf_1_V_U_n_75}),
        .ram_reg_1_0({k_buf_1_V_U_n_76,k_buf_1_V_U_n_77,k_buf_1_V_U_n_78,k_buf_1_V_U_n_79,k_buf_1_V_U_n_80,k_buf_1_V_U_n_81,k_buf_1_V_U_n_82,k_buf_1_V_U_n_83,k_buf_1_V_U_n_84,k_buf_1_V_U_n_85,k_buf_1_V_U_n_86,k_buf_1_V_U_n_87,k_buf_1_V_U_n_88,k_buf_1_V_U_n_89,k_buf_1_V_U_n_90,k_buf_1_V_U_n_91,k_buf_1_V_U_n_92,k_buf_1_V_U_n_93,k_buf_1_V_U_n_94,k_buf_1_V_U_n_95,k_buf_1_V_U_n_96,k_buf_1_V_U_n_97,k_buf_1_V_U_n_98,k_buf_1_V_U_n_99}),
        .\src_kernel_win_V_0_1_fu_110_reg[23] (col_buf_V_2_reg_1186),
        .\src_kernel_win_V_0_1_fu_110_reg[23]_0 (\src_kernel_win_V_0_1_fu_110[23]_i_4_n_4 ),
        .\src_kernel_win_V_0_1_fu_110_reg[23]_1 (\src_kernel_win_V_0_1_fu_110[23]_i_5_n_4 ),
        .\src_kernel_win_V_0_1_fu_110_reg[23]_2 (\src_kernel_win_V_0_1_fu_110[23]_i_6_n_4 ),
        .\src_kernel_win_V_1_1_fu_122_reg[23] (\src_kernel_win_V_1_1_fu_122[23]_i_4_n_4 ),
        .\src_kernel_win_V_1_1_fu_122_reg[23]_0 (\src_kernel_win_V_1_1_fu_122[23]_i_5_n_4 ),
        .\src_kernel_win_V_1_1_fu_122_reg[23]_1 (\src_kernel_win_V_1_1_fu_122[23]_i_6_n_4 ),
        .\src_kernel_win_V_2_1_fu_130_reg[23] (\src_kernel_win_V_2_1_fu_130[23]_i_6_n_4 ),
        .we0(k_buf_1_V_we0));
  FDRE \k_buf_1_V_addr_reg_1151_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_2_V_addr_reg_1157[0]),
        .Q(k_buf_2_V_addr_reg_1157_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \k_buf_1_V_addr_reg_1151_pp0_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_2_V_addr_reg_1157[10]),
        .Q(k_buf_2_V_addr_reg_1157_pp0_iter2_reg[10]),
        .R(1'b0));
  FDRE \k_buf_1_V_addr_reg_1151_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_2_V_addr_reg_1157[1]),
        .Q(k_buf_2_V_addr_reg_1157_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \k_buf_1_V_addr_reg_1151_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_2_V_addr_reg_1157[2]),
        .Q(k_buf_2_V_addr_reg_1157_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \k_buf_1_V_addr_reg_1151_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_2_V_addr_reg_1157[3]),
        .Q(k_buf_2_V_addr_reg_1157_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \k_buf_1_V_addr_reg_1151_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_2_V_addr_reg_1157[4]),
        .Q(k_buf_2_V_addr_reg_1157_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \k_buf_1_V_addr_reg_1151_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_2_V_addr_reg_1157[5]),
        .Q(k_buf_2_V_addr_reg_1157_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \k_buf_1_V_addr_reg_1151_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_2_V_addr_reg_1157[6]),
        .Q(k_buf_2_V_addr_reg_1157_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \k_buf_1_V_addr_reg_1151_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_2_V_addr_reg_1157[7]),
        .Q(k_buf_2_V_addr_reg_1157_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \k_buf_1_V_addr_reg_1151_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_2_V_addr_reg_1157[8]),
        .Q(k_buf_2_V_addr_reg_1157_pp0_iter2_reg[8]),
        .R(1'b0));
  FDRE \k_buf_1_V_addr_reg_1151_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(k_buf_2_V_addr_reg_1157[9]),
        .Q(k_buf_2_V_addr_reg_1157_pp0_iter2_reg[9]),
        .R(1'b0));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V_12 k_buf_2_V_U
       (.Q(ImagLocx_reg_1113[10:0]),
        .addr1({k_buf_2_V_U_n_11,k_buf_2_V_U_n_12,k_buf_2_V_U_n_13,k_buf_2_V_U_n_14,k_buf_2_V_U_n_15,k_buf_2_V_U_n_16,k_buf_2_V_U_n_17,k_buf_2_V_U_n_18,k_buf_2_V_U_n_19,k_buf_2_V_U_n_20,k_buf_2_V_U_n_21}),
        .and_ln788_reg_1134_pp0_iter16_reg(and_ln788_reg_1134_pp0_iter16_reg),
        .and_ln788_reg_1134_pp0_iter1_reg0(and_ln788_reg_1134_pp0_iter1_reg0),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ce1(p_28_in),
        .col_buf_V_0_reg_1168(col_buf_V_0_reg_1168),
        .col_buf_V_0_reg_11680(col_buf_V_0_reg_11680),
        .d0(col_buf_V_1_reg_1177),
        .icmp_ln633_reg_1118(icmp_ln633_reg_1118),
        .icmp_ln703_reg_1109(icmp_ln703_reg_1109),
        .icmp_ln703_reg_1109_pp0_iter1_reg(icmp_ln703_reg_1109_pp0_iter1_reg),
        .icmp_ln703_reg_1109_pp0_iter2_reg(icmp_ln703_reg_1109_pp0_iter2_reg),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_out_data_full_n(img_out_data_full_n),
        .internal_empty_n_reg(k_buf_2_V_U_n_10),
        .p_17_in(p_17_in),
        .q1(col_buf_V_2_reg_1186),
        .ram_reg_0(\brmerge25_reg_1076_reg_n_4_[0] ),
        .ram_reg_0_0(\icmp_ln633_reg_1118_pp0_iter2_reg_reg_n_4_[0] ),
        .ram_reg_0_1(k_buf_2_V_addr_reg_1157_pp0_iter2_reg),
        .ram_reg_1(ap_enable_reg_pp0_iter17_reg_n_4),
        .tmp_5_reg_1138(tmp_5_reg_1138),
        .we0(k_buf_1_V_we0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[1]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln703_reg_1109),
        .I2(\brmerge25_reg_1076_reg_n_4_[0] ),
        .I3(icmp_ln633_reg_1118),
        .I4(Q[2]),
        .I5(and_ln788_reg_1134_pp0_iter1_reg0),
        .O(filter2D_0_3_3_9_9_1080_1920_1_U0_img_in_419_read));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \mOutPtr[1]_i_2__0 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(ap_enable_reg_pp0_iter17_reg_n_4),
        .I2(and_ln788_reg_1134_pp0_iter16_reg),
        .I3(Q[2]),
        .I4(img_out_data_full_n),
        .O(ap_enable_reg_pp0_iter17_reg_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 notrhs_fu_435_p2_carry
       (.CI(1'b0),
        .CO({notrhs_fu_435_p2_carry_n_4,notrhs_fu_435_p2_carry_n_5,notrhs_fu_435_p2_carry_n_6,notrhs_fu_435_p2_carry_n_7}),
        .CYINIT(1'b0),
        .DI({notrhs_fu_435_p2_carry_i_1_n_4,notrhs_fu_435_p2_carry_i_2_n_4,notrhs_fu_435_p2_carry_i_3_n_4,notrhs_fu_435_p2_carry_i_4_n_4}),
        .O(NLW_notrhs_fu_435_p2_carry_O_UNCONNECTED[3:0]),
        .S({notrhs_fu_435_p2_carry_i_5_n_4,notrhs_fu_435_p2_carry_i_6_n_4,notrhs_fu_435_p2_carry_i_7_n_4,notrhs_fu_435_p2_carry_i_8_n_4}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 notrhs_fu_435_p2_carry__0
       (.CI(notrhs_fu_435_p2_carry_n_4),
        .CO({notrhs_fu_435_p2_carry__0_n_4,notrhs_fu_435_p2_carry__0_n_5,notrhs_fu_435_p2_carry__0_n_6,notrhs_fu_435_p2_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({notrhs_fu_435_p2_carry__0_i_1_n_4,notrhs_fu_435_p2_carry__0_i_2_n_4,notrhs_fu_435_p2_carry__0_i_3_n_4,notrhs_fu_435_p2_carry__0_i_4_n_4}),
        .O(NLW_notrhs_fu_435_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({notrhs_fu_435_p2_carry__0_i_5_n_4,notrhs_fu_435_p2_carry__0_i_6_n_4,notrhs_fu_435_p2_carry__0_i_7_n_4,notrhs_fu_435_p2_carry__0_i_8_n_4}));
  LUT4 #(
    .INIT(16'h2F02)) 
    notrhs_fu_435_p2_carry__0_i_1
       (.I0(sub81_reg_981[14]),
        .I1(tmp_2_fu_419_p4__0[13]),
        .I2(tmp_2_fu_419_p4),
        .I3(sub81_reg_981[15]),
        .O(notrhs_fu_435_p2_carry__0_i_1_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    notrhs_fu_435_p2_carry__0_i_2
       (.I0(sub81_reg_981[12]),
        .I1(tmp_2_fu_419_p4__0[11]),
        .I2(tmp_2_fu_419_p4__0[12]),
        .I3(sub81_reg_981[13]),
        .O(notrhs_fu_435_p2_carry__0_i_2_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    notrhs_fu_435_p2_carry__0_i_3
       (.I0(sub81_reg_981[10]),
        .I1(tmp_2_fu_419_p4__0[9]),
        .I2(tmp_2_fu_419_p4__0[10]),
        .I3(sub81_reg_981[11]),
        .O(notrhs_fu_435_p2_carry__0_i_3_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    notrhs_fu_435_p2_carry__0_i_4
       (.I0(sub81_reg_981[8]),
        .I1(tmp_2_fu_419_p4__0[7]),
        .I2(tmp_2_fu_419_p4__0[8]),
        .I3(sub81_reg_981[9]),
        .O(notrhs_fu_435_p2_carry__0_i_4_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    notrhs_fu_435_p2_carry__0_i_5
       (.I0(tmp_2_fu_419_p4),
        .I1(sub81_reg_981[15]),
        .I2(sub81_reg_981[14]),
        .I3(tmp_2_fu_419_p4__0[13]),
        .O(notrhs_fu_435_p2_carry__0_i_5_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    notrhs_fu_435_p2_carry__0_i_6
       (.I0(tmp_2_fu_419_p4__0[12]),
        .I1(sub81_reg_981[13]),
        .I2(sub81_reg_981[12]),
        .I3(tmp_2_fu_419_p4__0[11]),
        .O(notrhs_fu_435_p2_carry__0_i_6_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    notrhs_fu_435_p2_carry__0_i_7
       (.I0(tmp_2_fu_419_p4__0[10]),
        .I1(sub81_reg_981[11]),
        .I2(sub81_reg_981[10]),
        .I3(tmp_2_fu_419_p4__0[9]),
        .O(notrhs_fu_435_p2_carry__0_i_7_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    notrhs_fu_435_p2_carry__0_i_8
       (.I0(tmp_2_fu_419_p4__0[8]),
        .I1(sub81_reg_981[9]),
        .I2(sub81_reg_981[8]),
        .I3(tmp_2_fu_419_p4__0[7]),
        .O(notrhs_fu_435_p2_carry__0_i_8_n_4));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 notrhs_fu_435_p2_carry__1
       (.CI(notrhs_fu_435_p2_carry__0_n_4),
        .CO({NLW_notrhs_fu_435_p2_carry__1_CO_UNCONNECTED[3:1],notrhs_fu_435_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,notrhs_fu_435_p2_carry__1_i_1_n_4}),
        .O(NLW_notrhs_fu_435_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,notrhs_fu_435_p2_carry__1_i_2_n_4}));
  LUT2 #(
    .INIT(4'h2)) 
    notrhs_fu_435_p2_carry__1_i_1
       (.I0(tmp_2_fu_419_p4),
        .I1(sub81_reg_981[16]),
        .O(notrhs_fu_435_p2_carry__1_i_1_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    notrhs_fu_435_p2_carry__1_i_2
       (.I0(sub81_reg_981[16]),
        .I1(tmp_2_fu_419_p4),
        .O(notrhs_fu_435_p2_carry__1_i_2_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    notrhs_fu_435_p2_carry_i_1
       (.I0(sub81_reg_981[6]),
        .I1(tmp_2_fu_419_p4__0[5]),
        .I2(tmp_2_fu_419_p4__0[6]),
        .I3(sub81_reg_981[7]),
        .O(notrhs_fu_435_p2_carry_i_1_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    notrhs_fu_435_p2_carry_i_2
       (.I0(sub81_reg_981[4]),
        .I1(tmp_2_fu_419_p4__0[3]),
        .I2(tmp_2_fu_419_p4__0[4]),
        .I3(sub81_reg_981[5]),
        .O(notrhs_fu_435_p2_carry_i_2_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    notrhs_fu_435_p2_carry_i_3
       (.I0(sub81_reg_981[2]),
        .I1(tmp_2_fu_419_p4__0[1]),
        .I2(tmp_2_fu_419_p4__0[2]),
        .I3(sub81_reg_981[3]),
        .O(notrhs_fu_435_p2_carry_i_3_n_4));
  LUT4 #(
    .INIT(16'h2F02)) 
    notrhs_fu_435_p2_carry_i_4
       (.I0(heightloop_reg_965[0]),
        .I1(\i_reg_279_reg_n_4_[0] ),
        .I2(tmp_2_fu_419_p4__0[0]),
        .I3(sub81_reg_981[1]),
        .O(notrhs_fu_435_p2_carry_i_4_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    notrhs_fu_435_p2_carry_i_5
       (.I0(tmp_2_fu_419_p4__0[6]),
        .I1(sub81_reg_981[7]),
        .I2(sub81_reg_981[6]),
        .I3(tmp_2_fu_419_p4__0[5]),
        .O(notrhs_fu_435_p2_carry_i_5_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    notrhs_fu_435_p2_carry_i_6
       (.I0(tmp_2_fu_419_p4__0[4]),
        .I1(sub81_reg_981[5]),
        .I2(sub81_reg_981[4]),
        .I3(tmp_2_fu_419_p4__0[3]),
        .O(notrhs_fu_435_p2_carry_i_6_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    notrhs_fu_435_p2_carry_i_7
       (.I0(tmp_2_fu_419_p4__0[2]),
        .I1(sub81_reg_981[3]),
        .I2(sub81_reg_981[2]),
        .I3(tmp_2_fu_419_p4__0[1]),
        .O(notrhs_fu_435_p2_carry_i_7_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    notrhs_fu_435_p2_carry_i_8
       (.I0(\i_reg_279_reg_n_4_[0] ),
        .I1(heightloop_reg_965[0]),
        .I2(sub81_reg_981[1]),
        .I3(tmp_2_fu_419_p4__0[0]),
        .O(notrhs_fu_435_p2_carry_i_8_n_4));
  FDRE \notrhs_reg_1031_reg[0] 
       (.C(ap_clk),
        .CE(add_ln783_1_reg_10610),
        .D(notrhs_fu_435_p2),
        .Q(slt_reg_1021),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \or_ln779_1_reg_1100[0]_i_1 
       (.I0(add_ln783_1_reg_1061),
        .I1(icmp_ln779_1_reg_1071),
        .O(or_ln779_1_fu_589_p2));
  FDRE \or_ln779_1_reg_1100_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(or_ln779_1_fu_589_p2),
        .Q(or_ln779_1_reg_1100),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \or_ln779_reg_1090[0]_i_1 
       (.I0(add_ln783_reg_1046),
        .I1(icmp_ln779_reg_1056),
        .O(or_ln779_fu_553_p2));
  FDRE \or_ln779_reg_1090_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(or_ln779_fu_553_p2),
        .Q(or_ln779_reg_1090),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_1_1_reg_1194_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_0_1_fu_110_reg_n_4_[0] ),
        .Q(src_kernel_win_V_0_1_1_reg_1194[0]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_1_1_reg_1194_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_0_1_fu_110_reg_n_4_[10] ),
        .Q(src_kernel_win_V_0_1_1_reg_1194[10]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_1_1_reg_1194_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_0_1_fu_110_reg_n_4_[11] ),
        .Q(src_kernel_win_V_0_1_1_reg_1194[11]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_1_1_reg_1194_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_0_1_fu_110_reg_n_4_[12] ),
        .Q(src_kernel_win_V_0_1_1_reg_1194[12]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_1_1_reg_1194_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_0_1_fu_110_reg_n_4_[13] ),
        .Q(src_kernel_win_V_0_1_1_reg_1194[13]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_1_1_reg_1194_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_0_1_fu_110_reg_n_4_[14] ),
        .Q(src_kernel_win_V_0_1_1_reg_1194[14]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_1_1_reg_1194_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_0_1_fu_110_reg_n_4_[15] ),
        .Q(src_kernel_win_V_0_1_1_reg_1194[15]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_1_1_reg_1194_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_0_1_fu_110_reg_n_4_[16] ),
        .Q(src_kernel_win_V_0_1_1_reg_1194[16]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_1_1_reg_1194_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_0_1_fu_110_reg_n_4_[17] ),
        .Q(src_kernel_win_V_0_1_1_reg_1194[17]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_1_1_reg_1194_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_0_1_fu_110_reg_n_4_[18] ),
        .Q(src_kernel_win_V_0_1_1_reg_1194[18]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_1_1_reg_1194_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_0_1_fu_110_reg_n_4_[19] ),
        .Q(src_kernel_win_V_0_1_1_reg_1194[19]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_1_1_reg_1194_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_0_1_fu_110_reg_n_4_[1] ),
        .Q(src_kernel_win_V_0_1_1_reg_1194[1]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_1_1_reg_1194_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_0_1_fu_110_reg_n_4_[20] ),
        .Q(src_kernel_win_V_0_1_1_reg_1194[20]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_1_1_reg_1194_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_0_1_fu_110_reg_n_4_[21] ),
        .Q(src_kernel_win_V_0_1_1_reg_1194[21]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_1_1_reg_1194_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_0_1_fu_110_reg_n_4_[22] ),
        .Q(src_kernel_win_V_0_1_1_reg_1194[22]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_1_1_reg_1194_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_0_1_fu_110_reg_n_4_[23] ),
        .Q(src_kernel_win_V_0_1_1_reg_1194[23]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_1_1_reg_1194_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_0_1_fu_110_reg_n_4_[2] ),
        .Q(src_kernel_win_V_0_1_1_reg_1194[2]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_1_1_reg_1194_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_0_1_fu_110_reg_n_4_[3] ),
        .Q(src_kernel_win_V_0_1_1_reg_1194[3]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_1_1_reg_1194_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_0_1_fu_110_reg_n_4_[4] ),
        .Q(src_kernel_win_V_0_1_1_reg_1194[4]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_1_1_reg_1194_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_0_1_fu_110_reg_n_4_[5] ),
        .Q(src_kernel_win_V_0_1_1_reg_1194[5]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_1_1_reg_1194_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_0_1_fu_110_reg_n_4_[6] ),
        .Q(src_kernel_win_V_0_1_1_reg_1194[6]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_1_1_reg_1194_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_0_1_fu_110_reg_n_4_[7] ),
        .Q(src_kernel_win_V_0_1_1_reg_1194[7]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_1_1_reg_1194_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_0_1_fu_110_reg_n_4_[8] ),
        .Q(src_kernel_win_V_0_1_1_reg_1194[8]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_1_1_reg_1194_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_0_1_fu_110_reg_n_4_[9] ),
        .Q(src_kernel_win_V_0_1_1_reg_1194[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000800000008800)) 
    \src_kernel_win_V_0_1_fu_110[23]_i_1 
       (.I0(p_17_in),
        .I1(icmp_ln703_reg_1109_pp0_iter2_reg),
        .I2(tmp_6_reg_1123_pp0_iter2_reg),
        .I3(\brmerge25_reg_1076_reg_n_4_[0] ),
        .I4(\icmp_ln633_reg_1118_pp0_iter2_reg_reg_n_4_[0] ),
        .I5(icmp_ln759_reg_1127_pp0_iter2_reg),
        .O(\src_kernel_win_V_0_1_fu_110[23]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hC0004040)) 
    \src_kernel_win_V_0_1_fu_110[23]_i_2 
       (.I0(\tmp_1_reg_1017_reg_n_4_[0] ),
        .I1(p_17_in),
        .I2(icmp_ln703_reg_1109_pp0_iter2_reg),
        .I3(\icmp_ln633_reg_1118_pp0_iter2_reg_reg_n_4_[0] ),
        .I4(\brmerge25_reg_1076_reg_n_4_[0] ),
        .O(src_kernel_win_V_0_1_fu_110));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h00080808)) 
    \src_kernel_win_V_0_1_fu_110[23]_i_4 
       (.I0(sub_ln782_reg_1080[0]),
        .I1(icmp_ln777_reg_1041),
        .I2(sub_ln782_reg_1080[1]),
        .I3(\brmerge25_reg_1076_reg_n_4_[0] ),
        .I4(\icmp_ln633_reg_1118_pp0_iter2_reg_reg_n_4_[0] ),
        .O(\src_kernel_win_V_0_1_fu_110[23]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hFF040404)) 
    \src_kernel_win_V_0_1_fu_110[23]_i_5 
       (.I0(sub_ln782_reg_1080[0]),
        .I1(icmp_ln777_reg_1041),
        .I2(sub_ln782_reg_1080[1]),
        .I3(\brmerge25_reg_1076_reg_n_4_[0] ),
        .I4(\icmp_ln633_reg_1118_pp0_iter2_reg_reg_n_4_[0] ),
        .O(\src_kernel_win_V_0_1_fu_110[23]_i_5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \src_kernel_win_V_0_1_fu_110[23]_i_6 
       (.I0(icmp_ln777_reg_1041),
        .I1(sub_ln782_reg_1080[1]),
        .I2(\brmerge25_reg_1076_reg_n_4_[0] ),
        .I3(\icmp_ln633_reg_1118_pp0_iter2_reg_reg_n_4_[0] ),
        .O(\src_kernel_win_V_0_1_fu_110[23]_i_6_n_4 ));
  FDRE \src_kernel_win_V_0_1_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_99),
        .Q(\src_kernel_win_V_0_1_fu_110_reg_n_4_[0] ),
        .R(\src_kernel_win_V_0_1_fu_110[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_0_1_fu_110_reg[10] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_89),
        .Q(\src_kernel_win_V_0_1_fu_110_reg_n_4_[10] ),
        .R(\src_kernel_win_V_0_1_fu_110[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_0_1_fu_110_reg[11] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_88),
        .Q(\src_kernel_win_V_0_1_fu_110_reg_n_4_[11] ),
        .R(\src_kernel_win_V_0_1_fu_110[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_0_1_fu_110_reg[12] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_87),
        .Q(\src_kernel_win_V_0_1_fu_110_reg_n_4_[12] ),
        .R(\src_kernel_win_V_0_1_fu_110[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_0_1_fu_110_reg[13] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_86),
        .Q(\src_kernel_win_V_0_1_fu_110_reg_n_4_[13] ),
        .R(\src_kernel_win_V_0_1_fu_110[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_0_1_fu_110_reg[14] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_85),
        .Q(\src_kernel_win_V_0_1_fu_110_reg_n_4_[14] ),
        .R(\src_kernel_win_V_0_1_fu_110[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_0_1_fu_110_reg[15] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_84),
        .Q(\src_kernel_win_V_0_1_fu_110_reg_n_4_[15] ),
        .R(\src_kernel_win_V_0_1_fu_110[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_0_1_fu_110_reg[16] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_83),
        .Q(\src_kernel_win_V_0_1_fu_110_reg_n_4_[16] ),
        .R(\src_kernel_win_V_0_1_fu_110[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_0_1_fu_110_reg[17] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_82),
        .Q(\src_kernel_win_V_0_1_fu_110_reg_n_4_[17] ),
        .R(\src_kernel_win_V_0_1_fu_110[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_0_1_fu_110_reg[18] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_81),
        .Q(\src_kernel_win_V_0_1_fu_110_reg_n_4_[18] ),
        .R(\src_kernel_win_V_0_1_fu_110[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_0_1_fu_110_reg[19] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_80),
        .Q(\src_kernel_win_V_0_1_fu_110_reg_n_4_[19] ),
        .R(\src_kernel_win_V_0_1_fu_110[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_0_1_fu_110_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_98),
        .Q(\src_kernel_win_V_0_1_fu_110_reg_n_4_[1] ),
        .R(\src_kernel_win_V_0_1_fu_110[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_0_1_fu_110_reg[20] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_79),
        .Q(\src_kernel_win_V_0_1_fu_110_reg_n_4_[20] ),
        .R(\src_kernel_win_V_0_1_fu_110[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_0_1_fu_110_reg[21] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_78),
        .Q(\src_kernel_win_V_0_1_fu_110_reg_n_4_[21] ),
        .R(\src_kernel_win_V_0_1_fu_110[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_0_1_fu_110_reg[22] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_77),
        .Q(\src_kernel_win_V_0_1_fu_110_reg_n_4_[22] ),
        .R(\src_kernel_win_V_0_1_fu_110[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_0_1_fu_110_reg[23] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_76),
        .Q(\src_kernel_win_V_0_1_fu_110_reg_n_4_[23] ),
        .R(\src_kernel_win_V_0_1_fu_110[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_0_1_fu_110_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_97),
        .Q(\src_kernel_win_V_0_1_fu_110_reg_n_4_[2] ),
        .R(\src_kernel_win_V_0_1_fu_110[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_0_1_fu_110_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_96),
        .Q(\src_kernel_win_V_0_1_fu_110_reg_n_4_[3] ),
        .R(\src_kernel_win_V_0_1_fu_110[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_0_1_fu_110_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_95),
        .Q(\src_kernel_win_V_0_1_fu_110_reg_n_4_[4] ),
        .R(\src_kernel_win_V_0_1_fu_110[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_0_1_fu_110_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_94),
        .Q(\src_kernel_win_V_0_1_fu_110_reg_n_4_[5] ),
        .R(\src_kernel_win_V_0_1_fu_110[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_0_1_fu_110_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_93),
        .Q(\src_kernel_win_V_0_1_fu_110_reg_n_4_[6] ),
        .R(\src_kernel_win_V_0_1_fu_110[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_0_1_fu_110_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_92),
        .Q(\src_kernel_win_V_0_1_fu_110_reg_n_4_[7] ),
        .R(\src_kernel_win_V_0_1_fu_110[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_0_1_fu_110_reg[8] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_91),
        .Q(\src_kernel_win_V_0_1_fu_110_reg_n_4_[8] ),
        .R(\src_kernel_win_V_0_1_fu_110[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_0_1_fu_110_reg[9] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_90),
        .Q(\src_kernel_win_V_0_1_fu_110_reg_n_4_[9] ),
        .R(\src_kernel_win_V_0_1_fu_110[23]_i_1_n_4 ));
  LUT3 #(
    .INIT(8'h08)) 
    \src_kernel_win_V_0_2_fu_114[23]_i_1 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(icmp_ln703_reg_1109_pp0_iter3_reg),
        .I2(ap_block_pp0_stage0_11001__0),
        .O(src_kernel_win_V_0_2_fu_1140));
  FDRE \src_kernel_win_V_0_2_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_0_1_1_reg_1194[0]),
        .Q(src_kernel_win_V_0_2_fu_114[0]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_2_fu_114_reg[10] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_0_1_1_reg_1194[10]),
        .Q(src_kernel_win_V_0_2_fu_114[10]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_2_fu_114_reg[11] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_0_1_1_reg_1194[11]),
        .Q(src_kernel_win_V_0_2_fu_114[11]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_2_fu_114_reg[12] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_0_1_1_reg_1194[12]),
        .Q(src_kernel_win_V_0_2_fu_114[12]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_2_fu_114_reg[13] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_0_1_1_reg_1194[13]),
        .Q(src_kernel_win_V_0_2_fu_114[13]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_2_fu_114_reg[14] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_0_1_1_reg_1194[14]),
        .Q(src_kernel_win_V_0_2_fu_114[14]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_2_fu_114_reg[15] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_0_1_1_reg_1194[15]),
        .Q(src_kernel_win_V_0_2_fu_114[15]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_2_fu_114_reg[16] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_0_1_1_reg_1194[16]),
        .Q(src_kernel_win_V_0_2_fu_114[16]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_2_fu_114_reg[17] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_0_1_1_reg_1194[17]),
        .Q(src_kernel_win_V_0_2_fu_114[17]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_2_fu_114_reg[18] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_0_1_1_reg_1194[18]),
        .Q(src_kernel_win_V_0_2_fu_114[18]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_2_fu_114_reg[19] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_0_1_1_reg_1194[19]),
        .Q(src_kernel_win_V_0_2_fu_114[19]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_2_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_0_1_1_reg_1194[1]),
        .Q(src_kernel_win_V_0_2_fu_114[1]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_2_fu_114_reg[20] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_0_1_1_reg_1194[20]),
        .Q(src_kernel_win_V_0_2_fu_114[20]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_2_fu_114_reg[21] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_0_1_1_reg_1194[21]),
        .Q(src_kernel_win_V_0_2_fu_114[21]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_2_fu_114_reg[22] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_0_1_1_reg_1194[22]),
        .Q(src_kernel_win_V_0_2_fu_114[22]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_2_fu_114_reg[23] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_0_1_1_reg_1194[23]),
        .Q(src_kernel_win_V_0_2_fu_114[23]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_2_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_0_1_1_reg_1194[2]),
        .Q(src_kernel_win_V_0_2_fu_114[2]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_2_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_0_1_1_reg_1194[3]),
        .Q(src_kernel_win_V_0_2_fu_114[3]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_2_fu_114_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_0_1_1_reg_1194[4]),
        .Q(src_kernel_win_V_0_2_fu_114[4]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_2_fu_114_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_0_1_1_reg_1194[5]),
        .Q(src_kernel_win_V_0_2_fu_114[5]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_2_fu_114_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_0_1_1_reg_1194[6]),
        .Q(src_kernel_win_V_0_2_fu_114[6]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_2_fu_114_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_0_1_1_reg_1194[7]),
        .Q(src_kernel_win_V_0_2_fu_114[7]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_2_fu_114_reg[8] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_0_1_1_reg_1194[8]),
        .Q(src_kernel_win_V_0_2_fu_114[8]),
        .R(1'b0));
  FDRE \src_kernel_win_V_0_2_fu_114_reg[9] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_0_1_1_reg_1194[9]),
        .Q(src_kernel_win_V_0_2_fu_114[9]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_1_1_reg_1200_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_1_1_fu_122_reg_n_4_[0] ),
        .Q(src_kernel_win_V_1_1_1_reg_1200[0]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_1_1_reg_1200_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_1_1_fu_122_reg_n_4_[10] ),
        .Q(src_kernel_win_V_1_1_1_reg_1200[10]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_1_1_reg_1200_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_1_1_fu_122_reg_n_4_[11] ),
        .Q(src_kernel_win_V_1_1_1_reg_1200[11]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_1_1_reg_1200_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_1_1_fu_122_reg_n_4_[12] ),
        .Q(src_kernel_win_V_1_1_1_reg_1200[12]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_1_1_reg_1200_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_1_1_fu_122_reg_n_4_[13] ),
        .Q(src_kernel_win_V_1_1_1_reg_1200[13]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_1_1_reg_1200_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_1_1_fu_122_reg_n_4_[14] ),
        .Q(src_kernel_win_V_1_1_1_reg_1200[14]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_1_1_reg_1200_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_1_1_fu_122_reg_n_4_[15] ),
        .Q(src_kernel_win_V_1_1_1_reg_1200[15]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_1_1_reg_1200_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_1_1_fu_122_reg_n_4_[16] ),
        .Q(src_kernel_win_V_1_1_1_reg_1200[16]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_1_1_reg_1200_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_1_1_fu_122_reg_n_4_[17] ),
        .Q(src_kernel_win_V_1_1_1_reg_1200[17]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_1_1_reg_1200_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_1_1_fu_122_reg_n_4_[18] ),
        .Q(src_kernel_win_V_1_1_1_reg_1200[18]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_1_1_reg_1200_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_1_1_fu_122_reg_n_4_[19] ),
        .Q(src_kernel_win_V_1_1_1_reg_1200[19]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_1_1_reg_1200_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_1_1_fu_122_reg_n_4_[1] ),
        .Q(src_kernel_win_V_1_1_1_reg_1200[1]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_1_1_reg_1200_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_1_1_fu_122_reg_n_4_[20] ),
        .Q(src_kernel_win_V_1_1_1_reg_1200[20]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_1_1_reg_1200_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_1_1_fu_122_reg_n_4_[21] ),
        .Q(src_kernel_win_V_1_1_1_reg_1200[21]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_1_1_reg_1200_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_1_1_fu_122_reg_n_4_[22] ),
        .Q(src_kernel_win_V_1_1_1_reg_1200[22]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_1_1_reg_1200_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_1_1_fu_122_reg_n_4_[23] ),
        .Q(src_kernel_win_V_1_1_1_reg_1200[23]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_1_1_reg_1200_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_1_1_fu_122_reg_n_4_[2] ),
        .Q(src_kernel_win_V_1_1_1_reg_1200[2]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_1_1_reg_1200_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_1_1_fu_122_reg_n_4_[3] ),
        .Q(src_kernel_win_V_1_1_1_reg_1200[3]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_1_1_reg_1200_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_1_1_fu_122_reg_n_4_[4] ),
        .Q(src_kernel_win_V_1_1_1_reg_1200[4]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_1_1_reg_1200_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_1_1_fu_122_reg_n_4_[5] ),
        .Q(src_kernel_win_V_1_1_1_reg_1200[5]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_1_1_reg_1200_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_1_1_fu_122_reg_n_4_[6] ),
        .Q(src_kernel_win_V_1_1_1_reg_1200[6]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_1_1_reg_1200_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_1_1_fu_122_reg_n_4_[7] ),
        .Q(src_kernel_win_V_1_1_1_reg_1200[7]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_1_1_reg_1200_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_1_1_fu_122_reg_n_4_[8] ),
        .Q(src_kernel_win_V_1_1_1_reg_1200[8]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_1_1_reg_1200_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_1_1_fu_122_reg_n_4_[9] ),
        .Q(src_kernel_win_V_1_1_1_reg_1200[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h70000000)) 
    \src_kernel_win_V_1_1_fu_122[23]_i_1 
       (.I0(\icmp_ln633_reg_1118_pp0_iter2_reg_reg_n_4_[0] ),
        .I1(\brmerge25_reg_1076_reg_n_4_[0] ),
        .I2(p_17_in),
        .I3(icmp_ln703_reg_1109_pp0_iter2_reg),
        .I4(\src_kernel_win_V_1_1_fu_122[23]_i_3_n_4 ),
        .O(\src_kernel_win_V_1_1_fu_122[23]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0044F0440044FF44)) 
    \src_kernel_win_V_1_1_fu_122[23]_i_3 
       (.I0(\tmp_1_reg_1017_reg_n_4_[0] ),
        .I1(or_ln779_reg_1090),
        .I2(tmp_6_reg_1123_pp0_iter2_reg),
        .I3(\brmerge25_reg_1076_reg_n_4_[0] ),
        .I4(\icmp_ln633_reg_1118_pp0_iter2_reg_reg_n_4_[0] ),
        .I5(icmp_ln759_reg_1127_pp0_iter2_reg),
        .O(\src_kernel_win_V_1_1_fu_122[23]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \src_kernel_win_V_1_1_fu_122[23]_i_4 
       (.I0(sub_ln782_1_reg_1085[1]),
        .I1(sub_ln782_1_reg_1085[0]),
        .I2(\brmerge25_reg_1076_reg_n_4_[0] ),
        .I3(\icmp_ln633_reg_1118_pp0_iter2_reg_reg_n_4_[0] ),
        .O(\src_kernel_win_V_1_1_fu_122[23]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h0111)) 
    \src_kernel_win_V_1_1_fu_122[23]_i_5 
       (.I0(sub_ln782_1_reg_1085[1]),
        .I1(sub_ln782_1_reg_1085[0]),
        .I2(\brmerge25_reg_1076_reg_n_4_[0] ),
        .I3(\icmp_ln633_reg_1118_pp0_iter2_reg_reg_n_4_[0] ),
        .O(\src_kernel_win_V_1_1_fu_122[23]_i_5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \src_kernel_win_V_1_1_fu_122[23]_i_6 
       (.I0(sub_ln782_1_reg_1085[1]),
        .I1(\brmerge25_reg_1076_reg_n_4_[0] ),
        .I2(\icmp_ln633_reg_1118_pp0_iter2_reg_reg_n_4_[0] ),
        .O(\src_kernel_win_V_1_1_fu_122[23]_i_6_n_4 ));
  FDRE \src_kernel_win_V_1_1_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_75),
        .Q(\src_kernel_win_V_1_1_fu_122_reg_n_4_[0] ),
        .R(\src_kernel_win_V_1_1_fu_122[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_1_1_fu_122_reg[10] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_65),
        .Q(\src_kernel_win_V_1_1_fu_122_reg_n_4_[10] ),
        .R(\src_kernel_win_V_1_1_fu_122[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_1_1_fu_122_reg[11] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_64),
        .Q(\src_kernel_win_V_1_1_fu_122_reg_n_4_[11] ),
        .R(\src_kernel_win_V_1_1_fu_122[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_1_1_fu_122_reg[12] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_63),
        .Q(\src_kernel_win_V_1_1_fu_122_reg_n_4_[12] ),
        .R(\src_kernel_win_V_1_1_fu_122[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_1_1_fu_122_reg[13] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_62),
        .Q(\src_kernel_win_V_1_1_fu_122_reg_n_4_[13] ),
        .R(\src_kernel_win_V_1_1_fu_122[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_1_1_fu_122_reg[14] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_61),
        .Q(\src_kernel_win_V_1_1_fu_122_reg_n_4_[14] ),
        .R(\src_kernel_win_V_1_1_fu_122[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_1_1_fu_122_reg[15] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_60),
        .Q(\src_kernel_win_V_1_1_fu_122_reg_n_4_[15] ),
        .R(\src_kernel_win_V_1_1_fu_122[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_1_1_fu_122_reg[16] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_59),
        .Q(\src_kernel_win_V_1_1_fu_122_reg_n_4_[16] ),
        .R(\src_kernel_win_V_1_1_fu_122[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_1_1_fu_122_reg[17] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_58),
        .Q(\src_kernel_win_V_1_1_fu_122_reg_n_4_[17] ),
        .R(\src_kernel_win_V_1_1_fu_122[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_1_1_fu_122_reg[18] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_57),
        .Q(\src_kernel_win_V_1_1_fu_122_reg_n_4_[18] ),
        .R(\src_kernel_win_V_1_1_fu_122[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_1_1_fu_122_reg[19] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_56),
        .Q(\src_kernel_win_V_1_1_fu_122_reg_n_4_[19] ),
        .R(\src_kernel_win_V_1_1_fu_122[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_1_1_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_74),
        .Q(\src_kernel_win_V_1_1_fu_122_reg_n_4_[1] ),
        .R(\src_kernel_win_V_1_1_fu_122[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_1_1_fu_122_reg[20] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_55),
        .Q(\src_kernel_win_V_1_1_fu_122_reg_n_4_[20] ),
        .R(\src_kernel_win_V_1_1_fu_122[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_1_1_fu_122_reg[21] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_54),
        .Q(\src_kernel_win_V_1_1_fu_122_reg_n_4_[21] ),
        .R(\src_kernel_win_V_1_1_fu_122[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_1_1_fu_122_reg[22] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_53),
        .Q(\src_kernel_win_V_1_1_fu_122_reg_n_4_[22] ),
        .R(\src_kernel_win_V_1_1_fu_122[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_1_1_fu_122_reg[23] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_52),
        .Q(\src_kernel_win_V_1_1_fu_122_reg_n_4_[23] ),
        .R(\src_kernel_win_V_1_1_fu_122[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_1_1_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_73),
        .Q(\src_kernel_win_V_1_1_fu_122_reg_n_4_[2] ),
        .R(\src_kernel_win_V_1_1_fu_122[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_1_1_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_72),
        .Q(\src_kernel_win_V_1_1_fu_122_reg_n_4_[3] ),
        .R(\src_kernel_win_V_1_1_fu_122[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_1_1_fu_122_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_71),
        .Q(\src_kernel_win_V_1_1_fu_122_reg_n_4_[4] ),
        .R(\src_kernel_win_V_1_1_fu_122[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_1_1_fu_122_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_70),
        .Q(\src_kernel_win_V_1_1_fu_122_reg_n_4_[5] ),
        .R(\src_kernel_win_V_1_1_fu_122[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_1_1_fu_122_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_69),
        .Q(\src_kernel_win_V_1_1_fu_122_reg_n_4_[6] ),
        .R(\src_kernel_win_V_1_1_fu_122[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_1_1_fu_122_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_68),
        .Q(\src_kernel_win_V_1_1_fu_122_reg_n_4_[7] ),
        .R(\src_kernel_win_V_1_1_fu_122[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_1_1_fu_122_reg[8] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_67),
        .Q(\src_kernel_win_V_1_1_fu_122_reg_n_4_[8] ),
        .R(\src_kernel_win_V_1_1_fu_122[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_1_1_fu_122_reg[9] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_1_fu_110),
        .D(k_buf_1_V_U_n_66),
        .Q(\src_kernel_win_V_1_1_fu_122_reg_n_4_[9] ),
        .R(\src_kernel_win_V_1_1_fu_122[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_1_2_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_1_1_1_reg_1200[0]),
        .Q(src_kernel_win_V_1_2_fu_126[0]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_2_fu_126_reg[10] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_1_1_1_reg_1200[10]),
        .Q(src_kernel_win_V_1_2_fu_126[10]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_2_fu_126_reg[11] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_1_1_1_reg_1200[11]),
        .Q(src_kernel_win_V_1_2_fu_126[11]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_2_fu_126_reg[12] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_1_1_1_reg_1200[12]),
        .Q(src_kernel_win_V_1_2_fu_126[12]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_2_fu_126_reg[13] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_1_1_1_reg_1200[13]),
        .Q(src_kernel_win_V_1_2_fu_126[13]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_2_fu_126_reg[14] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_1_1_1_reg_1200[14]),
        .Q(src_kernel_win_V_1_2_fu_126[14]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_2_fu_126_reg[15] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_1_1_1_reg_1200[15]),
        .Q(src_kernel_win_V_1_2_fu_126[15]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_2_fu_126_reg[16] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_1_1_1_reg_1200[16]),
        .Q(src_kernel_win_V_1_2_fu_126[16]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_2_fu_126_reg[17] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_1_1_1_reg_1200[17]),
        .Q(src_kernel_win_V_1_2_fu_126[17]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_2_fu_126_reg[18] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_1_1_1_reg_1200[18]),
        .Q(src_kernel_win_V_1_2_fu_126[18]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_2_fu_126_reg[19] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_1_1_1_reg_1200[19]),
        .Q(src_kernel_win_V_1_2_fu_126[19]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_2_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_1_1_1_reg_1200[1]),
        .Q(src_kernel_win_V_1_2_fu_126[1]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_2_fu_126_reg[20] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_1_1_1_reg_1200[20]),
        .Q(src_kernel_win_V_1_2_fu_126[20]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_2_fu_126_reg[21] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_1_1_1_reg_1200[21]),
        .Q(src_kernel_win_V_1_2_fu_126[21]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_2_fu_126_reg[22] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_1_1_1_reg_1200[22]),
        .Q(src_kernel_win_V_1_2_fu_126[22]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_2_fu_126_reg[23] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_1_1_1_reg_1200[23]),
        .Q(src_kernel_win_V_1_2_fu_126[23]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_2_fu_126_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_1_1_1_reg_1200[2]),
        .Q(src_kernel_win_V_1_2_fu_126[2]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_2_fu_126_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_1_1_1_reg_1200[3]),
        .Q(src_kernel_win_V_1_2_fu_126[3]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_2_fu_126_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_1_1_1_reg_1200[4]),
        .Q(src_kernel_win_V_1_2_fu_126[4]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_2_fu_126_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_1_1_1_reg_1200[5]),
        .Q(src_kernel_win_V_1_2_fu_126[5]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_2_fu_126_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_1_1_1_reg_1200[6]),
        .Q(src_kernel_win_V_1_2_fu_126[6]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_2_fu_126_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_1_1_1_reg_1200[7]),
        .Q(src_kernel_win_V_1_2_fu_126[7]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_2_fu_126_reg[8] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_1_1_1_reg_1200[8]),
        .Q(src_kernel_win_V_1_2_fu_126[8]),
        .R(1'b0));
  FDRE \src_kernel_win_V_1_2_fu_126_reg[9] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_1_1_1_reg_1200[9]),
        .Q(src_kernel_win_V_1_2_fu_126[9]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_1_1_reg_1206_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_2_1_fu_130_reg_n_4_[0] ),
        .Q(src_kernel_win_V_2_1_1_reg_1206[0]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_1_1_reg_1206_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_2_1_fu_130_reg_n_4_[10] ),
        .Q(src_kernel_win_V_2_1_1_reg_1206[10]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_1_1_reg_1206_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_2_1_fu_130_reg_n_4_[11] ),
        .Q(src_kernel_win_V_2_1_1_reg_1206[11]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_1_1_reg_1206_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_2_1_fu_130_reg_n_4_[12] ),
        .Q(src_kernel_win_V_2_1_1_reg_1206[12]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_1_1_reg_1206_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_2_1_fu_130_reg_n_4_[13] ),
        .Q(src_kernel_win_V_2_1_1_reg_1206[13]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_1_1_reg_1206_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_2_1_fu_130_reg_n_4_[14] ),
        .Q(src_kernel_win_V_2_1_1_reg_1206[14]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_1_1_reg_1206_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_2_1_fu_130_reg_n_4_[15] ),
        .Q(src_kernel_win_V_2_1_1_reg_1206[15]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_1_1_reg_1206_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_2_1_fu_130_reg_n_4_[16] ),
        .Q(src_kernel_win_V_2_1_1_reg_1206[16]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_1_1_reg_1206_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_2_1_fu_130_reg_n_4_[17] ),
        .Q(src_kernel_win_V_2_1_1_reg_1206[17]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_1_1_reg_1206_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_2_1_fu_130_reg_n_4_[18] ),
        .Q(src_kernel_win_V_2_1_1_reg_1206[18]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_1_1_reg_1206_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_2_1_fu_130_reg_n_4_[19] ),
        .Q(src_kernel_win_V_2_1_1_reg_1206[19]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_1_1_reg_1206_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_2_1_fu_130_reg_n_4_[1] ),
        .Q(src_kernel_win_V_2_1_1_reg_1206[1]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_1_1_reg_1206_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_2_1_fu_130_reg_n_4_[20] ),
        .Q(src_kernel_win_V_2_1_1_reg_1206[20]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_1_1_reg_1206_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_2_1_fu_130_reg_n_4_[21] ),
        .Q(src_kernel_win_V_2_1_1_reg_1206[21]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_1_1_reg_1206_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_2_1_fu_130_reg_n_4_[22] ),
        .Q(src_kernel_win_V_2_1_1_reg_1206[22]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_1_1_reg_1206_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_2_1_fu_130_reg_n_4_[23] ),
        .Q(src_kernel_win_V_2_1_1_reg_1206[23]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_1_1_reg_1206_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_2_1_fu_130_reg_n_4_[2] ),
        .Q(src_kernel_win_V_2_1_1_reg_1206[2]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_1_1_reg_1206_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_2_1_fu_130_reg_n_4_[3] ),
        .Q(src_kernel_win_V_2_1_1_reg_1206[3]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_1_1_reg_1206_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_2_1_fu_130_reg_n_4_[4] ),
        .Q(src_kernel_win_V_2_1_1_reg_1206[4]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_1_1_reg_1206_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_2_1_fu_130_reg_n_4_[5] ),
        .Q(src_kernel_win_V_2_1_1_reg_1206[5]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_1_1_reg_1206_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_2_1_fu_130_reg_n_4_[6] ),
        .Q(src_kernel_win_V_2_1_1_reg_1206[6]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_1_1_reg_1206_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_2_1_fu_130_reg_n_4_[7] ),
        .Q(src_kernel_win_V_2_1_1_reg_1206[7]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_1_1_reg_1206_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_2_1_fu_130_reg_n_4_[8] ),
        .Q(src_kernel_win_V_2_1_1_reg_1206[8]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_1_1_reg_1206_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\src_kernel_win_V_2_1_fu_130_reg_n_4_[9] ),
        .Q(src_kernel_win_V_2_1_1_reg_1206[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h3F00000037000400)) 
    \src_kernel_win_V_2_1_fu_130[23]_i_1 
       (.I0(icmp_ln759_reg_1127_pp0_iter2_reg),
        .I1(\brmerge25_reg_1076_reg_n_4_[0] ),
        .I2(\icmp_ln633_reg_1118_pp0_iter2_reg_reg_n_4_[0] ),
        .I3(\src_kernel_win_V_2_1_fu_130[23]_i_4_n_4 ),
        .I4(\src_kernel_win_V_2_1_fu_130[23]_i_5_n_4 ),
        .I5(tmp_6_reg_1123_pp0_iter2_reg),
        .O(\src_kernel_win_V_2_1_fu_130[23]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hF0001010)) 
    \src_kernel_win_V_2_1_fu_130[23]_i_2 
       (.I0(or_ln779_1_reg_1100),
        .I1(\tmp_1_reg_1017_reg_n_4_[0] ),
        .I2(\src_kernel_win_V_2_1_fu_130[23]_i_4_n_4 ),
        .I3(\icmp_ln633_reg_1118_pp0_iter2_reg_reg_n_4_[0] ),
        .I4(\brmerge25_reg_1076_reg_n_4_[0] ),
        .O(\src_kernel_win_V_2_1_fu_130[23]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \src_kernel_win_V_2_1_fu_130[23]_i_4 
       (.I0(p_17_in),
        .I1(icmp_ln703_reg_1109_pp0_iter2_reg),
        .O(\src_kernel_win_V_2_1_fu_130[23]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \src_kernel_win_V_2_1_fu_130[23]_i_5 
       (.I0(tmp_6_reg_1123_pp0_iter2_reg),
        .I1(\icmp_ln633_reg_1118_pp0_iter2_reg_reg_n_4_[0] ),
        .I2(\brmerge25_reg_1076_reg_n_4_[0] ),
        .I3(or_ln779_1_reg_1100),
        .I4(\tmp_1_reg_1017_reg_n_4_[0] ),
        .O(\src_kernel_win_V_2_1_fu_130[23]_i_5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \src_kernel_win_V_2_1_fu_130[23]_i_6 
       (.I0(sub_ln782_2_reg_1095[1]),
        .I1(p_17_in),
        .I2(icmp_ln703_reg_1109_pp0_iter2_reg),
        .I3(\icmp_ln633_reg_1118_pp0_iter2_reg_reg_n_4_[0] ),
        .I4(\brmerge25_reg_1076_reg_n_4_[0] ),
        .O(\src_kernel_win_V_2_1_fu_130[23]_i_6_n_4 ));
  FDRE \src_kernel_win_V_2_1_fu_130_reg[0] 
       (.C(ap_clk),
        .CE(\src_kernel_win_V_2_1_fu_130[23]_i_2_n_4 ),
        .D(k_buf_1_V_U_n_27),
        .Q(\src_kernel_win_V_2_1_fu_130_reg_n_4_[0] ),
        .R(\src_kernel_win_V_2_1_fu_130[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_2_1_fu_130_reg[10] 
       (.C(ap_clk),
        .CE(\src_kernel_win_V_2_1_fu_130[23]_i_2_n_4 ),
        .D(k_buf_1_V_U_n_17),
        .Q(\src_kernel_win_V_2_1_fu_130_reg_n_4_[10] ),
        .R(\src_kernel_win_V_2_1_fu_130[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_2_1_fu_130_reg[11] 
       (.C(ap_clk),
        .CE(\src_kernel_win_V_2_1_fu_130[23]_i_2_n_4 ),
        .D(k_buf_1_V_U_n_16),
        .Q(\src_kernel_win_V_2_1_fu_130_reg_n_4_[11] ),
        .R(\src_kernel_win_V_2_1_fu_130[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_2_1_fu_130_reg[12] 
       (.C(ap_clk),
        .CE(\src_kernel_win_V_2_1_fu_130[23]_i_2_n_4 ),
        .D(k_buf_1_V_U_n_15),
        .Q(\src_kernel_win_V_2_1_fu_130_reg_n_4_[12] ),
        .R(\src_kernel_win_V_2_1_fu_130[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_2_1_fu_130_reg[13] 
       (.C(ap_clk),
        .CE(\src_kernel_win_V_2_1_fu_130[23]_i_2_n_4 ),
        .D(k_buf_1_V_U_n_14),
        .Q(\src_kernel_win_V_2_1_fu_130_reg_n_4_[13] ),
        .R(\src_kernel_win_V_2_1_fu_130[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_2_1_fu_130_reg[14] 
       (.C(ap_clk),
        .CE(\src_kernel_win_V_2_1_fu_130[23]_i_2_n_4 ),
        .D(k_buf_1_V_U_n_13),
        .Q(\src_kernel_win_V_2_1_fu_130_reg_n_4_[14] ),
        .R(\src_kernel_win_V_2_1_fu_130[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_2_1_fu_130_reg[15] 
       (.C(ap_clk),
        .CE(\src_kernel_win_V_2_1_fu_130[23]_i_2_n_4 ),
        .D(k_buf_1_V_U_n_12),
        .Q(\src_kernel_win_V_2_1_fu_130_reg_n_4_[15] ),
        .R(\src_kernel_win_V_2_1_fu_130[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_2_1_fu_130_reg[16] 
       (.C(ap_clk),
        .CE(\src_kernel_win_V_2_1_fu_130[23]_i_2_n_4 ),
        .D(k_buf_1_V_U_n_11),
        .Q(\src_kernel_win_V_2_1_fu_130_reg_n_4_[16] ),
        .R(\src_kernel_win_V_2_1_fu_130[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_2_1_fu_130_reg[17] 
       (.C(ap_clk),
        .CE(\src_kernel_win_V_2_1_fu_130[23]_i_2_n_4 ),
        .D(k_buf_1_V_U_n_10),
        .Q(\src_kernel_win_V_2_1_fu_130_reg_n_4_[17] ),
        .R(\src_kernel_win_V_2_1_fu_130[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_2_1_fu_130_reg[18] 
       (.C(ap_clk),
        .CE(\src_kernel_win_V_2_1_fu_130[23]_i_2_n_4 ),
        .D(k_buf_1_V_U_n_9),
        .Q(\src_kernel_win_V_2_1_fu_130_reg_n_4_[18] ),
        .R(\src_kernel_win_V_2_1_fu_130[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_2_1_fu_130_reg[19] 
       (.C(ap_clk),
        .CE(\src_kernel_win_V_2_1_fu_130[23]_i_2_n_4 ),
        .D(k_buf_1_V_U_n_8),
        .Q(\src_kernel_win_V_2_1_fu_130_reg_n_4_[19] ),
        .R(\src_kernel_win_V_2_1_fu_130[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_2_1_fu_130_reg[1] 
       (.C(ap_clk),
        .CE(\src_kernel_win_V_2_1_fu_130[23]_i_2_n_4 ),
        .D(k_buf_1_V_U_n_26),
        .Q(\src_kernel_win_V_2_1_fu_130_reg_n_4_[1] ),
        .R(\src_kernel_win_V_2_1_fu_130[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_2_1_fu_130_reg[20] 
       (.C(ap_clk),
        .CE(\src_kernel_win_V_2_1_fu_130[23]_i_2_n_4 ),
        .D(k_buf_1_V_U_n_7),
        .Q(\src_kernel_win_V_2_1_fu_130_reg_n_4_[20] ),
        .R(\src_kernel_win_V_2_1_fu_130[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_2_1_fu_130_reg[21] 
       (.C(ap_clk),
        .CE(\src_kernel_win_V_2_1_fu_130[23]_i_2_n_4 ),
        .D(k_buf_1_V_U_n_6),
        .Q(\src_kernel_win_V_2_1_fu_130_reg_n_4_[21] ),
        .R(\src_kernel_win_V_2_1_fu_130[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_2_1_fu_130_reg[22] 
       (.C(ap_clk),
        .CE(\src_kernel_win_V_2_1_fu_130[23]_i_2_n_4 ),
        .D(k_buf_1_V_U_n_5),
        .Q(\src_kernel_win_V_2_1_fu_130_reg_n_4_[22] ),
        .R(\src_kernel_win_V_2_1_fu_130[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_2_1_fu_130_reg[23] 
       (.C(ap_clk),
        .CE(\src_kernel_win_V_2_1_fu_130[23]_i_2_n_4 ),
        .D(k_buf_1_V_U_n_4),
        .Q(\src_kernel_win_V_2_1_fu_130_reg_n_4_[23] ),
        .R(\src_kernel_win_V_2_1_fu_130[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_2_1_fu_130_reg[2] 
       (.C(ap_clk),
        .CE(\src_kernel_win_V_2_1_fu_130[23]_i_2_n_4 ),
        .D(k_buf_1_V_U_n_25),
        .Q(\src_kernel_win_V_2_1_fu_130_reg_n_4_[2] ),
        .R(\src_kernel_win_V_2_1_fu_130[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_2_1_fu_130_reg[3] 
       (.C(ap_clk),
        .CE(\src_kernel_win_V_2_1_fu_130[23]_i_2_n_4 ),
        .D(k_buf_1_V_U_n_24),
        .Q(\src_kernel_win_V_2_1_fu_130_reg_n_4_[3] ),
        .R(\src_kernel_win_V_2_1_fu_130[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_2_1_fu_130_reg[4] 
       (.C(ap_clk),
        .CE(\src_kernel_win_V_2_1_fu_130[23]_i_2_n_4 ),
        .D(k_buf_1_V_U_n_23),
        .Q(\src_kernel_win_V_2_1_fu_130_reg_n_4_[4] ),
        .R(\src_kernel_win_V_2_1_fu_130[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_2_1_fu_130_reg[5] 
       (.C(ap_clk),
        .CE(\src_kernel_win_V_2_1_fu_130[23]_i_2_n_4 ),
        .D(k_buf_1_V_U_n_22),
        .Q(\src_kernel_win_V_2_1_fu_130_reg_n_4_[5] ),
        .R(\src_kernel_win_V_2_1_fu_130[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_2_1_fu_130_reg[6] 
       (.C(ap_clk),
        .CE(\src_kernel_win_V_2_1_fu_130[23]_i_2_n_4 ),
        .D(k_buf_1_V_U_n_21),
        .Q(\src_kernel_win_V_2_1_fu_130_reg_n_4_[6] ),
        .R(\src_kernel_win_V_2_1_fu_130[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_2_1_fu_130_reg[7] 
       (.C(ap_clk),
        .CE(\src_kernel_win_V_2_1_fu_130[23]_i_2_n_4 ),
        .D(k_buf_1_V_U_n_20),
        .Q(\src_kernel_win_V_2_1_fu_130_reg_n_4_[7] ),
        .R(\src_kernel_win_V_2_1_fu_130[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_2_1_fu_130_reg[8] 
       (.C(ap_clk),
        .CE(\src_kernel_win_V_2_1_fu_130[23]_i_2_n_4 ),
        .D(k_buf_1_V_U_n_19),
        .Q(\src_kernel_win_V_2_1_fu_130_reg_n_4_[8] ),
        .R(\src_kernel_win_V_2_1_fu_130[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_2_1_fu_130_reg[9] 
       (.C(ap_clk),
        .CE(\src_kernel_win_V_2_1_fu_130[23]_i_2_n_4 ),
        .D(k_buf_1_V_U_n_18),
        .Q(\src_kernel_win_V_2_1_fu_130_reg_n_4_[9] ),
        .R(\src_kernel_win_V_2_1_fu_130[23]_i_1_n_4 ));
  FDRE \src_kernel_win_V_2_2_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_2_1_1_reg_1206[0]),
        .Q(src_kernel_win_V_2_2_fu_118[0]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_2_fu_118_reg[10] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_2_1_1_reg_1206[10]),
        .Q(src_kernel_win_V_2_2_fu_118[10]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_2_fu_118_reg[11] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_2_1_1_reg_1206[11]),
        .Q(src_kernel_win_V_2_2_fu_118[11]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_2_fu_118_reg[12] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_2_1_1_reg_1206[12]),
        .Q(src_kernel_win_V_2_2_fu_118[12]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_2_fu_118_reg[13] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_2_1_1_reg_1206[13]),
        .Q(src_kernel_win_V_2_2_fu_118[13]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_2_fu_118_reg[14] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_2_1_1_reg_1206[14]),
        .Q(src_kernel_win_V_2_2_fu_118[14]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_2_fu_118_reg[15] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_2_1_1_reg_1206[15]),
        .Q(src_kernel_win_V_2_2_fu_118[15]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_2_fu_118_reg[16] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_2_1_1_reg_1206[16]),
        .Q(src_kernel_win_V_2_2_fu_118[16]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_2_fu_118_reg[17] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_2_1_1_reg_1206[17]),
        .Q(src_kernel_win_V_2_2_fu_118[17]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_2_fu_118_reg[18] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_2_1_1_reg_1206[18]),
        .Q(src_kernel_win_V_2_2_fu_118[18]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_2_fu_118_reg[19] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_2_1_1_reg_1206[19]),
        .Q(src_kernel_win_V_2_2_fu_118[19]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_2_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_2_1_1_reg_1206[1]),
        .Q(src_kernel_win_V_2_2_fu_118[1]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_2_fu_118_reg[20] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_2_1_1_reg_1206[20]),
        .Q(src_kernel_win_V_2_2_fu_118[20]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_2_fu_118_reg[21] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_2_1_1_reg_1206[21]),
        .Q(src_kernel_win_V_2_2_fu_118[21]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_2_fu_118_reg[22] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_2_1_1_reg_1206[22]),
        .Q(src_kernel_win_V_2_2_fu_118[22]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_2_fu_118_reg[23] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_2_1_1_reg_1206[23]),
        .Q(src_kernel_win_V_2_2_fu_118[23]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_2_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_2_1_1_reg_1206[2]),
        .Q(src_kernel_win_V_2_2_fu_118[2]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_2_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_2_1_1_reg_1206[3]),
        .Q(src_kernel_win_V_2_2_fu_118[3]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_2_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_2_1_1_reg_1206[4]),
        .Q(src_kernel_win_V_2_2_fu_118[4]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_2_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_2_1_1_reg_1206[5]),
        .Q(src_kernel_win_V_2_2_fu_118[5]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_2_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_2_1_1_reg_1206[6]),
        .Q(src_kernel_win_V_2_2_fu_118[6]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_2_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_2_1_1_reg_1206[7]),
        .Q(src_kernel_win_V_2_2_fu_118[7]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_2_fu_118_reg[8] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_2_1_1_reg_1206[8]),
        .Q(src_kernel_win_V_2_2_fu_118[8]),
        .R(1'b0));
  FDRE \src_kernel_win_V_2_2_fu_118_reg[9] 
       (.C(ap_clk),
        .CE(src_kernel_win_V_0_2_fu_1140),
        .D(src_kernel_win_V_2_1_1_reg_1206[9]),
        .Q(src_kernel_win_V_2_2_fu_118[9]),
        .R(1'b0));
  CARRY4 sub81_fu_353_p2_carry
       (.CI(1'b0),
        .CO({sub81_fu_353_p2_carry_n_4,sub81_fu_353_p2_carry_n_5,sub81_fu_353_p2_carry_n_6,sub81_fu_353_p2_carry_n_7}),
        .CYINIT(\zext_ln689_reg_955_reg[15]_0 [0]),
        .DI(\zext_ln689_reg_955_reg[15]_0 [4:1]),
        .O(sub81_fu_353_p2[4:1]),
        .S({sub81_fu_353_p2_carry_i_1_n_4,sub81_fu_353_p2_carry_i_2_n_4,sub81_fu_353_p2_carry_i_3_n_4,sub81_fu_353_p2_carry_i_4_n_4}));
  CARRY4 sub81_fu_353_p2_carry__0
       (.CI(sub81_fu_353_p2_carry_n_4),
        .CO({sub81_fu_353_p2_carry__0_n_4,sub81_fu_353_p2_carry__0_n_5,sub81_fu_353_p2_carry__0_n_6,sub81_fu_353_p2_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI(\zext_ln689_reg_955_reg[15]_0 [8:5]),
        .O(sub81_fu_353_p2[8:5]),
        .S({sub81_fu_353_p2_carry__0_i_1_n_4,sub81_fu_353_p2_carry__0_i_2_n_4,sub81_fu_353_p2_carry__0_i_3_n_4,sub81_fu_353_p2_carry__0_i_4_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    sub81_fu_353_p2_carry__0_i_1
       (.I0(\zext_ln689_reg_955_reg[15]_0 [8]),
        .O(sub81_fu_353_p2_carry__0_i_1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub81_fu_353_p2_carry__0_i_2
       (.I0(\zext_ln689_reg_955_reg[15]_0 [7]),
        .O(sub81_fu_353_p2_carry__0_i_2_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub81_fu_353_p2_carry__0_i_3
       (.I0(\zext_ln689_reg_955_reg[15]_0 [6]),
        .O(sub81_fu_353_p2_carry__0_i_3_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub81_fu_353_p2_carry__0_i_4
       (.I0(\zext_ln689_reg_955_reg[15]_0 [5]),
        .O(sub81_fu_353_p2_carry__0_i_4_n_4));
  CARRY4 sub81_fu_353_p2_carry__1
       (.CI(sub81_fu_353_p2_carry__0_n_4),
        .CO({sub81_fu_353_p2_carry__1_n_4,sub81_fu_353_p2_carry__1_n_5,sub81_fu_353_p2_carry__1_n_6,sub81_fu_353_p2_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI(\zext_ln689_reg_955_reg[15]_0 [12:9]),
        .O(sub81_fu_353_p2[12:9]),
        .S({sub81_fu_353_p2_carry__1_i_1_n_4,sub81_fu_353_p2_carry__1_i_2_n_4,sub81_fu_353_p2_carry__1_i_3_n_4,sub81_fu_353_p2_carry__1_i_4_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    sub81_fu_353_p2_carry__1_i_1
       (.I0(\zext_ln689_reg_955_reg[15]_0 [12]),
        .O(sub81_fu_353_p2_carry__1_i_1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub81_fu_353_p2_carry__1_i_2
       (.I0(\zext_ln689_reg_955_reg[15]_0 [11]),
        .O(sub81_fu_353_p2_carry__1_i_2_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub81_fu_353_p2_carry__1_i_3
       (.I0(\zext_ln689_reg_955_reg[15]_0 [10]),
        .O(sub81_fu_353_p2_carry__1_i_3_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub81_fu_353_p2_carry__1_i_4
       (.I0(\zext_ln689_reg_955_reg[15]_0 [9]),
        .O(sub81_fu_353_p2_carry__1_i_4_n_4));
  CARRY4 sub81_fu_353_p2_carry__2
       (.CI(sub81_fu_353_p2_carry__1_n_4),
        .CO({NLW_sub81_fu_353_p2_carry__2_CO_UNCONNECTED[3],sub81_fu_353_p2_carry__2_n_5,sub81_fu_353_p2_carry__2_n_6,sub81_fu_353_p2_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,\zext_ln689_reg_955_reg[15]_0 [15:13]}),
        .O(sub81_fu_353_p2[16:13]),
        .S({1'b1,sub81_fu_353_p2_carry__2_i_1_n_4,sub81_fu_353_p2_carry__2_i_2_n_4,sub81_fu_353_p2_carry__2_i_3_n_4}));
  LUT1 #(
    .INIT(2'h1)) 
    sub81_fu_353_p2_carry__2_i_1
       (.I0(\zext_ln689_reg_955_reg[15]_0 [15]),
        .O(sub81_fu_353_p2_carry__2_i_1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub81_fu_353_p2_carry__2_i_2
       (.I0(\zext_ln689_reg_955_reg[15]_0 [14]),
        .O(sub81_fu_353_p2_carry__2_i_2_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub81_fu_353_p2_carry__2_i_3
       (.I0(\zext_ln689_reg_955_reg[15]_0 [13]),
        .O(sub81_fu_353_p2_carry__2_i_3_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub81_fu_353_p2_carry_i_1
       (.I0(\zext_ln689_reg_955_reg[15]_0 [4]),
        .O(sub81_fu_353_p2_carry_i_1_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub81_fu_353_p2_carry_i_2
       (.I0(\zext_ln689_reg_955_reg[15]_0 [3]),
        .O(sub81_fu_353_p2_carry_i_2_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub81_fu_353_p2_carry_i_3
       (.I0(\zext_ln689_reg_955_reg[15]_0 [2]),
        .O(sub81_fu_353_p2_carry_i_3_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    sub81_fu_353_p2_carry_i_4
       (.I0(\zext_ln689_reg_955_reg[15]_0 [1]),
        .O(sub81_fu_353_p2_carry_i_4_n_4));
  FDRE \sub81_reg_981_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub81_fu_353_p2[10]),
        .Q(sub81_reg_981[10]),
        .R(1'b0));
  FDRE \sub81_reg_981_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub81_fu_353_p2[11]),
        .Q(sub81_reg_981[11]),
        .R(1'b0));
  FDRE \sub81_reg_981_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub81_fu_353_p2[12]),
        .Q(sub81_reg_981[12]),
        .R(1'b0));
  FDRE \sub81_reg_981_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub81_fu_353_p2[13]),
        .Q(sub81_reg_981[13]),
        .R(1'b0));
  FDRE \sub81_reg_981_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub81_fu_353_p2[14]),
        .Q(sub81_reg_981[14]),
        .R(1'b0));
  FDRE \sub81_reg_981_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub81_fu_353_p2[15]),
        .Q(sub81_reg_981[15]),
        .R(1'b0));
  FDRE \sub81_reg_981_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub81_fu_353_p2[16]),
        .Q(sub81_reg_981[16]),
        .R(1'b0));
  FDRE \sub81_reg_981_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub81_fu_353_p2[1]),
        .Q(sub81_reg_981[1]),
        .R(1'b0));
  FDRE \sub81_reg_981_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub81_fu_353_p2[2]),
        .Q(sub81_reg_981[2]),
        .R(1'b0));
  FDRE \sub81_reg_981_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub81_fu_353_p2[3]),
        .Q(sub81_reg_981[3]),
        .R(1'b0));
  FDRE \sub81_reg_981_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub81_fu_353_p2[4]),
        .Q(sub81_reg_981[4]),
        .R(1'b0));
  FDRE \sub81_reg_981_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub81_fu_353_p2[5]),
        .Q(sub81_reg_981[5]),
        .R(1'b0));
  FDRE \sub81_reg_981_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub81_fu_353_p2[6]),
        .Q(sub81_reg_981[6]),
        .R(1'b0));
  FDRE \sub81_reg_981_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub81_fu_353_p2[7]),
        .Q(sub81_reg_981[7]),
        .R(1'b0));
  FDRE \sub81_reg_981_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub81_fu_353_p2[8]),
        .Q(sub81_reg_981[8]),
        .R(1'b0));
  FDRE \sub81_reg_981_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub81_fu_353_p2[9]),
        .Q(sub81_reg_981[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h7787)) 
    \sub_ln782_1_reg_1085[0]_i_1 
       (.I0(icmp_ln633_2_reg_1051),
        .I1(empty_35_reg_1000[0]),
        .I2(heightloop_reg_965[0]),
        .I3(slt_reg_1021),
        .O(sub_ln782_1_fu_535_p22_out[0]));
  LUT6 #(
    .INIT(64'h0309F6F6FCF6F6F6)) 
    \sub_ln782_1_reg_1085[1]_i_1 
       (.I0(heightloop_reg_965[0]),
        .I1(add_ln701_reg_987),
        .I2(slt_reg_1021),
        .I3(empty_35_reg_1000[0]),
        .I4(icmp_ln633_2_reg_1051),
        .I5(empty_35_reg_1000[1]),
        .O(sub_ln782_1_fu_535_p22_out[1]));
  FDRE \sub_ln782_1_reg_1085_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_ln782_1_fu_535_p22_out[0]),
        .Q(sub_ln782_1_reg_1085[0]),
        .R(1'b0));
  FDRE \sub_ln782_1_reg_1085_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_ln782_1_fu_535_p22_out[1]),
        .Q(sub_ln782_1_reg_1085[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hDD2D)) 
    \sub_ln782_2_reg_1095[0]_i_1 
       (.I0(heightloop_reg_965[0]),
        .I1(slt_reg_1021),
        .I2(icmp_ln633_3_reg_1066),
        .I3(empty_35_reg_1000[0]),
        .O(sub_ln782_2_fu_571_p21_out[0]));
  LUT6 #(
    .INIT(64'h33B4FF5ACC4BFF5A)) 
    \sub_ln782_2_reg_1095[1]_i_1 
       (.I0(heightloop_reg_965[0]),
        .I1(empty_35_reg_1000[0]),
        .I2(add_ln701_reg_987),
        .I3(slt_reg_1021),
        .I4(icmp_ln633_3_reg_1066),
        .I5(empty_35_reg_1000[1]),
        .O(sub_ln782_2_fu_571_p21_out[1]));
  FDRE \sub_ln782_2_reg_1095_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_ln782_2_fu_571_p21_out[0]),
        .Q(sub_ln782_2_reg_1095[0]),
        .R(1'b0));
  FDRE \sub_ln782_2_reg_1095_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_ln782_2_fu_571_p21_out[1]),
        .Q(sub_ln782_2_reg_1095[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h59FFFFFF59000000)) 
    \sub_ln782_reg_1080[0]_i_1 
       (.I0(ref_fu_495_p3__2),
        .I1(icmp_ln633_1_reg_1036),
        .I2(empty_35_reg_1000[0]),
        .I3(ap_CS_fsm_state3),
        .I4(icmp_ln777_reg_1041),
        .I5(sub_ln782_reg_1080[0]),
        .O(\sub_ln782_reg_1080[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln782_reg_1080[0]_i_2 
       (.I0(heightloop_reg_965[0]),
        .I1(slt_reg_1021),
        .O(ref_fu_495_p3__2));
  LUT4 #(
    .INIT(16'hBF80)) 
    \sub_ln782_reg_1080[1]_i_1 
       (.I0(sub_ln782_fu_517_p20_out),
        .I1(ap_CS_fsm_state3),
        .I2(icmp_ln777_reg_1041),
        .I3(sub_ln782_reg_1080[1]),
        .O(\sub_ln782_reg_1080[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hCC4B33B4FF5AFF5A)) 
    \sub_ln782_reg_1080[1]_i_2 
       (.I0(heightloop_reg_965[0]),
        .I1(empty_35_reg_1000[0]),
        .I2(add_ln701_reg_987),
        .I3(slt_reg_1021),
        .I4(empty_35_reg_1000[1]),
        .I5(icmp_ln633_1_reg_1036),
        .O(sub_ln782_fu_517_p20_out));
  FDRE \sub_ln782_reg_1080_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln782_reg_1080[0]_i_1_n_4 ),
        .Q(sub_ln782_reg_1080[0]),
        .R(1'b0));
  FDRE \sub_ln782_reg_1080_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln782_reg_1080[1]_i_1_n_4 ),
        .Q(sub_ln782_reg_1080[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \temp_V_1_reg_1242[23]_i_1 
       (.I0(and_ln788_reg_1134_pp0_iter15_reg),
        .I1(ap_block_pp0_stage0_11001__0),
        .O(temp_V_1_reg_12420));
  FDRE \temp_V_1_reg_1242_reg[0] 
       (.C(ap_clk),
        .CE(temp_V_1_reg_12420),
        .D(grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301_ap_return[0]),
        .Q(\temp_V_1_reg_1242_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \temp_V_1_reg_1242_reg[10] 
       (.C(ap_clk),
        .CE(temp_V_1_reg_12420),
        .D(grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301_ap_return[10]),
        .Q(\temp_V_1_reg_1242_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \temp_V_1_reg_1242_reg[11] 
       (.C(ap_clk),
        .CE(temp_V_1_reg_12420),
        .D(grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301_ap_return[11]),
        .Q(\temp_V_1_reg_1242_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \temp_V_1_reg_1242_reg[12] 
       (.C(ap_clk),
        .CE(temp_V_1_reg_12420),
        .D(grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301_ap_return[12]),
        .Q(\temp_V_1_reg_1242_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \temp_V_1_reg_1242_reg[13] 
       (.C(ap_clk),
        .CE(temp_V_1_reg_12420),
        .D(grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301_ap_return[13]),
        .Q(\temp_V_1_reg_1242_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \temp_V_1_reg_1242_reg[14] 
       (.C(ap_clk),
        .CE(temp_V_1_reg_12420),
        .D(grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301_ap_return[14]),
        .Q(\temp_V_1_reg_1242_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \temp_V_1_reg_1242_reg[15] 
       (.C(ap_clk),
        .CE(temp_V_1_reg_12420),
        .D(grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301_ap_return[15]),
        .Q(\temp_V_1_reg_1242_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \temp_V_1_reg_1242_reg[16] 
       (.C(ap_clk),
        .CE(temp_V_1_reg_12420),
        .D(grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301_ap_return[16]),
        .Q(\temp_V_1_reg_1242_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \temp_V_1_reg_1242_reg[17] 
       (.C(ap_clk),
        .CE(temp_V_1_reg_12420),
        .D(grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301_ap_return[17]),
        .Q(\temp_V_1_reg_1242_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \temp_V_1_reg_1242_reg[18] 
       (.C(ap_clk),
        .CE(temp_V_1_reg_12420),
        .D(grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301_ap_return[18]),
        .Q(\temp_V_1_reg_1242_reg[23]_0 [18]),
        .R(1'b0));
  FDRE \temp_V_1_reg_1242_reg[19] 
       (.C(ap_clk),
        .CE(temp_V_1_reg_12420),
        .D(grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301_ap_return[19]),
        .Q(\temp_V_1_reg_1242_reg[23]_0 [19]),
        .R(1'b0));
  FDRE \temp_V_1_reg_1242_reg[1] 
       (.C(ap_clk),
        .CE(temp_V_1_reg_12420),
        .D(grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301_ap_return[1]),
        .Q(\temp_V_1_reg_1242_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \temp_V_1_reg_1242_reg[20] 
       (.C(ap_clk),
        .CE(temp_V_1_reg_12420),
        .D(grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301_ap_return[20]),
        .Q(\temp_V_1_reg_1242_reg[23]_0 [20]),
        .R(1'b0));
  FDRE \temp_V_1_reg_1242_reg[21] 
       (.C(ap_clk),
        .CE(temp_V_1_reg_12420),
        .D(grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301_ap_return[21]),
        .Q(\temp_V_1_reg_1242_reg[23]_0 [21]),
        .R(1'b0));
  FDRE \temp_V_1_reg_1242_reg[22] 
       (.C(ap_clk),
        .CE(temp_V_1_reg_12420),
        .D(grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301_ap_return[22]),
        .Q(\temp_V_1_reg_1242_reg[23]_0 [22]),
        .R(1'b0));
  FDRE \temp_V_1_reg_1242_reg[23] 
       (.C(ap_clk),
        .CE(temp_V_1_reg_12420),
        .D(grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301_ap_return[23]),
        .Q(\temp_V_1_reg_1242_reg[23]_0 [23]),
        .R(1'b0));
  FDRE \temp_V_1_reg_1242_reg[2] 
       (.C(ap_clk),
        .CE(temp_V_1_reg_12420),
        .D(grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301_ap_return[2]),
        .Q(\temp_V_1_reg_1242_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \temp_V_1_reg_1242_reg[3] 
       (.C(ap_clk),
        .CE(temp_V_1_reg_12420),
        .D(grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301_ap_return[3]),
        .Q(\temp_V_1_reg_1242_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \temp_V_1_reg_1242_reg[4] 
       (.C(ap_clk),
        .CE(temp_V_1_reg_12420),
        .D(grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301_ap_return[4]),
        .Q(\temp_V_1_reg_1242_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \temp_V_1_reg_1242_reg[5] 
       (.C(ap_clk),
        .CE(temp_V_1_reg_12420),
        .D(grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301_ap_return[5]),
        .Q(\temp_V_1_reg_1242_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \temp_V_1_reg_1242_reg[6] 
       (.C(ap_clk),
        .CE(temp_V_1_reg_12420),
        .D(grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301_ap_return[6]),
        .Q(\temp_V_1_reg_1242_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \temp_V_1_reg_1242_reg[7] 
       (.C(ap_clk),
        .CE(temp_V_1_reg_12420),
        .D(grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301_ap_return[7]),
        .Q(\temp_V_1_reg_1242_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \temp_V_1_reg_1242_reg[8] 
       (.C(ap_clk),
        .CE(temp_V_1_reg_12420),
        .D(grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301_ap_return[8]),
        .Q(\temp_V_1_reg_1242_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \temp_V_1_reg_1242_reg[9] 
       (.C(ap_clk),
        .CE(temp_V_1_reg_12420),
        .D(grp_xFApplyFilter2D_15_15_3_3_3_s_fu_301_ap_return[9]),
        .Q(\temp_V_1_reg_1242_reg[23]_0 [9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_1_reg_1017[0]_i_3 
       (.I0(\i_reg_279_reg_n_4_[15] ),
        .O(\tmp_1_reg_1017[0]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_1_reg_1017[0]_i_4 
       (.I0(\i_reg_279_reg_n_4_[14] ),
        .O(\tmp_1_reg_1017[0]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_1_reg_1017[0]_i_5 
       (.I0(\i_reg_279_reg_n_4_[13] ),
        .O(\tmp_1_reg_1017[0]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_1_reg_1017[0]_i_6 
       (.I0(\i_reg_279_reg_n_4_[12] ),
        .O(\tmp_1_reg_1017[0]_i_6_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_1_reg_1017[0]_i_7 
       (.I0(\i_reg_279_reg_n_4_[11] ),
        .O(\tmp_1_reg_1017[0]_i_7_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_1_reg_1017[0]_i_8 
       (.I0(\i_reg_279_reg_n_4_[10] ),
        .O(\tmp_1_reg_1017[0]_i_8_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_1_reg_1017[0]_i_9 
       (.I0(\i_reg_279_reg_n_4_[9] ),
        .O(\tmp_1_reg_1017[0]_i_9_n_4 ));
  FDRE \tmp_1_reg_1017_reg[0] 
       (.C(ap_clk),
        .CE(add_ln783_1_reg_10610),
        .D(tmp_2_fu_419_p4),
        .Q(\tmp_1_reg_1017_reg_n_4_[0] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_1_reg_1017_reg[0]_i_1 
       (.CI(\tmp_1_reg_1017_reg[0]_i_2_n_4 ),
        .CO({\NLW_tmp_1_reg_1017_reg[0]_i_1_CO_UNCONNECTED [3:2],\tmp_1_reg_1017_reg[0]_i_1_n_6 ,\tmp_1_reg_1017_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\i_reg_279_reg_n_4_[14] ,\i_reg_279_reg_n_4_[13] }),
        .O({\NLW_tmp_1_reg_1017_reg[0]_i_1_O_UNCONNECTED [3],tmp_2_fu_419_p4,tmp_2_fu_419_p4__0[13:12]}),
        .S({1'b0,\tmp_1_reg_1017[0]_i_3_n_4 ,\tmp_1_reg_1017[0]_i_4_n_4 ,\tmp_1_reg_1017[0]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_1_reg_1017_reg[0]_i_2 
       (.CI(icmp_fu_429_p2_carry_i_11_n_4),
        .CO({\tmp_1_reg_1017_reg[0]_i_2_n_4 ,\tmp_1_reg_1017_reg[0]_i_2_n_5 ,\tmp_1_reg_1017_reg[0]_i_2_n_6 ,\tmp_1_reg_1017_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\i_reg_279_reg_n_4_[12] ,\i_reg_279_reg_n_4_[11] ,\i_reg_279_reg_n_4_[10] ,\i_reg_279_reg_n_4_[9] }),
        .O(tmp_2_fu_419_p4__0[11:8]),
        .S({\tmp_1_reg_1017[0]_i_6_n_4 ,\tmp_1_reg_1017[0]_i_7_n_4 ,\tmp_1_reg_1017[0]_i_8_n_4 ,\tmp_1_reg_1017[0]_i_9_n_4 }));
  FDSE \tmp_5_reg_1138_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_0_V_addr_reg_11450),
        .D(ImagLocx_reg_1113[15]),
        .Q(tmp_5_reg_1138),
        .S(\k_buf_0_V_addr_reg_1145[10]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \tmp_6_reg_1123[0]_i_1 
       (.I0(icmp_ln633_fu_620_p2),
        .I1(\brmerge25_reg_1076_reg_n_4_[0] ),
        .I2(and_ln788_reg_1134_pp0_iter1_reg0),
        .I3(icmp_ln703_fu_605_p2),
        .O(tmp_6_reg_11230));
  FDRE \tmp_6_reg_1123_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(and_ln788_reg_1134_pp0_iter1_reg0),
        .D(tmp_6_reg_1123),
        .Q(tmp_6_reg_1123_pp0_iter1_reg),
        .R(1'b0));
  FDRE \tmp_6_reg_1123_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_6_reg_1123_pp0_iter1_reg),
        .Q(tmp_6_reg_1123_pp0_iter2_reg),
        .R(1'b0));
  FDRE \tmp_6_reg_1123_reg[0] 
       (.C(ap_clk),
        .CE(tmp_6_reg_11230),
        .D(D),
        .Q(tmp_6_reg_1123),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \tmp_V_reg_1163[23]_i_1 
       (.I0(icmp_ln633_reg_1118),
        .I1(\brmerge25_reg_1076_reg_n_4_[0] ),
        .I2(icmp_ln703_reg_1109),
        .I3(and_ln788_reg_1134_pp0_iter1_reg0),
        .O(tmp_V_reg_11630));
  FDRE \tmp_V_reg_1163_reg[0] 
       (.C(ap_clk),
        .CE(tmp_V_reg_11630),
        .D(\tmp_V_reg_1163_reg[23]_0 [0]),
        .Q(tmp_V_reg_1163[0]),
        .R(1'b0));
  FDRE \tmp_V_reg_1163_reg[10] 
       (.C(ap_clk),
        .CE(tmp_V_reg_11630),
        .D(\tmp_V_reg_1163_reg[23]_0 [10]),
        .Q(tmp_V_reg_1163[10]),
        .R(1'b0));
  FDRE \tmp_V_reg_1163_reg[11] 
       (.C(ap_clk),
        .CE(tmp_V_reg_11630),
        .D(\tmp_V_reg_1163_reg[23]_0 [11]),
        .Q(tmp_V_reg_1163[11]),
        .R(1'b0));
  FDRE \tmp_V_reg_1163_reg[12] 
       (.C(ap_clk),
        .CE(tmp_V_reg_11630),
        .D(\tmp_V_reg_1163_reg[23]_0 [12]),
        .Q(tmp_V_reg_1163[12]),
        .R(1'b0));
  FDRE \tmp_V_reg_1163_reg[13] 
       (.C(ap_clk),
        .CE(tmp_V_reg_11630),
        .D(\tmp_V_reg_1163_reg[23]_0 [13]),
        .Q(tmp_V_reg_1163[13]),
        .R(1'b0));
  FDRE \tmp_V_reg_1163_reg[14] 
       (.C(ap_clk),
        .CE(tmp_V_reg_11630),
        .D(\tmp_V_reg_1163_reg[23]_0 [14]),
        .Q(tmp_V_reg_1163[14]),
        .R(1'b0));
  FDRE \tmp_V_reg_1163_reg[15] 
       (.C(ap_clk),
        .CE(tmp_V_reg_11630),
        .D(\tmp_V_reg_1163_reg[23]_0 [15]),
        .Q(tmp_V_reg_1163[15]),
        .R(1'b0));
  FDRE \tmp_V_reg_1163_reg[16] 
       (.C(ap_clk),
        .CE(tmp_V_reg_11630),
        .D(\tmp_V_reg_1163_reg[23]_0 [16]),
        .Q(tmp_V_reg_1163[16]),
        .R(1'b0));
  FDRE \tmp_V_reg_1163_reg[17] 
       (.C(ap_clk),
        .CE(tmp_V_reg_11630),
        .D(\tmp_V_reg_1163_reg[23]_0 [17]),
        .Q(tmp_V_reg_1163[17]),
        .R(1'b0));
  FDRE \tmp_V_reg_1163_reg[18] 
       (.C(ap_clk),
        .CE(tmp_V_reg_11630),
        .D(\tmp_V_reg_1163_reg[23]_0 [18]),
        .Q(tmp_V_reg_1163[18]),
        .R(1'b0));
  FDRE \tmp_V_reg_1163_reg[19] 
       (.C(ap_clk),
        .CE(tmp_V_reg_11630),
        .D(\tmp_V_reg_1163_reg[23]_0 [19]),
        .Q(tmp_V_reg_1163[19]),
        .R(1'b0));
  FDRE \tmp_V_reg_1163_reg[1] 
       (.C(ap_clk),
        .CE(tmp_V_reg_11630),
        .D(\tmp_V_reg_1163_reg[23]_0 [1]),
        .Q(tmp_V_reg_1163[1]),
        .R(1'b0));
  FDRE \tmp_V_reg_1163_reg[20] 
       (.C(ap_clk),
        .CE(tmp_V_reg_11630),
        .D(\tmp_V_reg_1163_reg[23]_0 [20]),
        .Q(tmp_V_reg_1163[20]),
        .R(1'b0));
  FDRE \tmp_V_reg_1163_reg[21] 
       (.C(ap_clk),
        .CE(tmp_V_reg_11630),
        .D(\tmp_V_reg_1163_reg[23]_0 [21]),
        .Q(tmp_V_reg_1163[21]),
        .R(1'b0));
  FDRE \tmp_V_reg_1163_reg[22] 
       (.C(ap_clk),
        .CE(tmp_V_reg_11630),
        .D(\tmp_V_reg_1163_reg[23]_0 [22]),
        .Q(tmp_V_reg_1163[22]),
        .R(1'b0));
  FDRE \tmp_V_reg_1163_reg[23] 
       (.C(ap_clk),
        .CE(tmp_V_reg_11630),
        .D(\tmp_V_reg_1163_reg[23]_0 [23]),
        .Q(tmp_V_reg_1163[23]),
        .R(1'b0));
  FDRE \tmp_V_reg_1163_reg[2] 
       (.C(ap_clk),
        .CE(tmp_V_reg_11630),
        .D(\tmp_V_reg_1163_reg[23]_0 [2]),
        .Q(tmp_V_reg_1163[2]),
        .R(1'b0));
  FDRE \tmp_V_reg_1163_reg[3] 
       (.C(ap_clk),
        .CE(tmp_V_reg_11630),
        .D(\tmp_V_reg_1163_reg[23]_0 [3]),
        .Q(tmp_V_reg_1163[3]),
        .R(1'b0));
  FDRE \tmp_V_reg_1163_reg[4] 
       (.C(ap_clk),
        .CE(tmp_V_reg_11630),
        .D(\tmp_V_reg_1163_reg[23]_0 [4]),
        .Q(tmp_V_reg_1163[4]),
        .R(1'b0));
  FDRE \tmp_V_reg_1163_reg[5] 
       (.C(ap_clk),
        .CE(tmp_V_reg_11630),
        .D(\tmp_V_reg_1163_reg[23]_0 [5]),
        .Q(tmp_V_reg_1163[5]),
        .R(1'b0));
  FDRE \tmp_V_reg_1163_reg[6] 
       (.C(ap_clk),
        .CE(tmp_V_reg_11630),
        .D(\tmp_V_reg_1163_reg[23]_0 [6]),
        .Q(tmp_V_reg_1163[6]),
        .R(1'b0));
  FDRE \tmp_V_reg_1163_reg[7] 
       (.C(ap_clk),
        .CE(tmp_V_reg_11630),
        .D(\tmp_V_reg_1163_reg[23]_0 [7]),
        .Q(tmp_V_reg_1163[7]),
        .R(1'b0));
  FDRE \tmp_V_reg_1163_reg[8] 
       (.C(ap_clk),
        .CE(tmp_V_reg_11630),
        .D(\tmp_V_reg_1163_reg[23]_0 [8]),
        .Q(tmp_V_reg_1163[8]),
        .R(1'b0));
  FDRE \tmp_V_reg_1163_reg[9] 
       (.C(ap_clk),
        .CE(tmp_V_reg_11630),
        .D(\tmp_V_reg_1163_reg[23]_0 [9]),
        .Q(tmp_V_reg_1163[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \widthloop_reg_976[3]_i_2 
       (.I0(\zext_ln690_reg_970_reg[15]_0 [1]),
        .O(\widthloop_reg_976[3]_i_2_n_4 ));
  FDRE \widthloop_reg_976_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(widthloop_fu_343_p2[0]),
        .Q(widthloop_reg_976[0]),
        .R(1'b0));
  FDRE \widthloop_reg_976_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(widthloop_fu_343_p2[10]),
        .Q(widthloop_reg_976[10]),
        .R(1'b0));
  FDRE \widthloop_reg_976_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(widthloop_fu_343_p2[11]),
        .Q(widthloop_reg_976[11]),
        .R(1'b0));
  CARRY4 \widthloop_reg_976_reg[11]_i_1 
       (.CI(\widthloop_reg_976_reg[7]_i_1_n_4 ),
        .CO({\widthloop_reg_976_reg[11]_i_1_n_4 ,\widthloop_reg_976_reg[11]_i_1_n_5 ,\widthloop_reg_976_reg[11]_i_1_n_6 ,\widthloop_reg_976_reg[11]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(widthloop_fu_343_p2[11:8]),
        .S(\zext_ln690_reg_970_reg[15]_0 [11:8]));
  FDRE \widthloop_reg_976_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(widthloop_fu_343_p2[12]),
        .Q(widthloop_reg_976[12]),
        .R(1'b0));
  FDRE \widthloop_reg_976_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(widthloop_fu_343_p2[13]),
        .Q(widthloop_reg_976[13]),
        .R(1'b0));
  FDRE \widthloop_reg_976_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(widthloop_fu_343_p2[14]),
        .Q(widthloop_reg_976[14]),
        .R(1'b0));
  FDRE \widthloop_reg_976_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(widthloop_fu_343_p2[15]),
        .Q(widthloop_reg_976[15]),
        .R(1'b0));
  CARRY4 \widthloop_reg_976_reg[15]_i_1 
       (.CI(\widthloop_reg_976_reg[11]_i_1_n_4 ),
        .CO({\widthloop_reg_976_reg[15]_i_1_n_4 ,\widthloop_reg_976_reg[15]_i_1_n_5 ,\widthloop_reg_976_reg[15]_i_1_n_6 ,\widthloop_reg_976_reg[15]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(widthloop_fu_343_p2[15:12]),
        .S(\zext_ln690_reg_970_reg[15]_0 [15:12]));
  FDRE \widthloop_reg_976_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(widthloop_fu_343_p2[16]),
        .Q(widthloop_reg_976[16]),
        .R(1'b0));
  CARRY4 \widthloop_reg_976_reg[16]_i_1 
       (.CI(\widthloop_reg_976_reg[15]_i_1_n_4 ),
        .CO({\NLW_widthloop_reg_976_reg[16]_i_1_CO_UNCONNECTED [3:1],widthloop_fu_343_p2[16]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_widthloop_reg_976_reg[16]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \widthloop_reg_976_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(widthloop_fu_343_p2[1]),
        .Q(widthloop_reg_976[1]),
        .R(1'b0));
  FDRE \widthloop_reg_976_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(widthloop_fu_343_p2[2]),
        .Q(widthloop_reg_976[2]),
        .R(1'b0));
  FDRE \widthloop_reg_976_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(widthloop_fu_343_p2[3]),
        .Q(widthloop_reg_976[3]),
        .R(1'b0));
  CARRY4 \widthloop_reg_976_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\widthloop_reg_976_reg[3]_i_1_n_4 ,\widthloop_reg_976_reg[3]_i_1_n_5 ,\widthloop_reg_976_reg[3]_i_1_n_6 ,\widthloop_reg_976_reg[3]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\zext_ln690_reg_970_reg[15]_0 [1],1'b0}),
        .O(widthloop_fu_343_p2[3:0]),
        .S({\zext_ln690_reg_970_reg[15]_0 [3:2],\widthloop_reg_976[3]_i_2_n_4 ,\zext_ln690_reg_970_reg[15]_0 [0]}));
  FDRE \widthloop_reg_976_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(widthloop_fu_343_p2[4]),
        .Q(widthloop_reg_976[4]),
        .R(1'b0));
  FDRE \widthloop_reg_976_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(widthloop_fu_343_p2[5]),
        .Q(widthloop_reg_976[5]),
        .R(1'b0));
  FDRE \widthloop_reg_976_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(widthloop_fu_343_p2[6]),
        .Q(widthloop_reg_976[6]),
        .R(1'b0));
  FDRE \widthloop_reg_976_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(widthloop_fu_343_p2[7]),
        .Q(widthloop_reg_976[7]),
        .R(1'b0));
  CARRY4 \widthloop_reg_976_reg[7]_i_1 
       (.CI(\widthloop_reg_976_reg[3]_i_1_n_4 ),
        .CO({\widthloop_reg_976_reg[7]_i_1_n_4 ,\widthloop_reg_976_reg[7]_i_1_n_5 ,\widthloop_reg_976_reg[7]_i_1_n_6 ,\widthloop_reg_976_reg[7]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(widthloop_fu_343_p2[7:4]),
        .S(\zext_ln690_reg_970_reg[15]_0 [7:4]));
  FDRE \widthloop_reg_976_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(widthloop_fu_343_p2[8]),
        .Q(widthloop_reg_976[8]),
        .R(1'b0));
  FDRE \widthloop_reg_976_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(widthloop_fu_343_p2[9]),
        .Q(widthloop_reg_976[9]),
        .R(1'b0));
  FDRE \zext_ln689_reg_955_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln689_reg_955_reg[15]_0 [0]),
        .Q(\zext_ln689_reg_955_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \zext_ln689_reg_955_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln689_reg_955_reg[15]_0 [10]),
        .Q(\zext_ln689_reg_955_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \zext_ln689_reg_955_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln689_reg_955_reg[15]_0 [11]),
        .Q(\zext_ln689_reg_955_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \zext_ln689_reg_955_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln689_reg_955_reg[15]_0 [12]),
        .Q(\zext_ln689_reg_955_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \zext_ln689_reg_955_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln689_reg_955_reg[15]_0 [13]),
        .Q(\zext_ln689_reg_955_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \zext_ln689_reg_955_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln689_reg_955_reg[15]_0 [14]),
        .Q(\zext_ln689_reg_955_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \zext_ln689_reg_955_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln689_reg_955_reg[15]_0 [15]),
        .Q(\zext_ln689_reg_955_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \zext_ln689_reg_955_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln689_reg_955_reg[15]_0 [1]),
        .Q(\zext_ln689_reg_955_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \zext_ln689_reg_955_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln689_reg_955_reg[15]_0 [2]),
        .Q(\zext_ln689_reg_955_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \zext_ln689_reg_955_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln689_reg_955_reg[15]_0 [3]),
        .Q(\zext_ln689_reg_955_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \zext_ln689_reg_955_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln689_reg_955_reg[15]_0 [4]),
        .Q(\zext_ln689_reg_955_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \zext_ln689_reg_955_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln689_reg_955_reg[15]_0 [5]),
        .Q(\zext_ln689_reg_955_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \zext_ln689_reg_955_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln689_reg_955_reg[15]_0 [6]),
        .Q(\zext_ln689_reg_955_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \zext_ln689_reg_955_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln689_reg_955_reg[15]_0 [7]),
        .Q(\zext_ln689_reg_955_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \zext_ln689_reg_955_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln689_reg_955_reg[15]_0 [8]),
        .Q(\zext_ln689_reg_955_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \zext_ln689_reg_955_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln689_reg_955_reg[15]_0 [9]),
        .Q(\zext_ln689_reg_955_reg_n_4_[9] ),
        .R(1'b0));
  FDRE \zext_ln690_reg_970_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln690_reg_970_reg[15]_0 [0]),
        .Q(zext_ln690_reg_970[0]),
        .R(1'b0));
  FDRE \zext_ln690_reg_970_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln690_reg_970_reg[15]_0 [10]),
        .Q(zext_ln690_reg_970[10]),
        .R(1'b0));
  FDRE \zext_ln690_reg_970_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln690_reg_970_reg[15]_0 [11]),
        .Q(zext_ln690_reg_970[11]),
        .R(1'b0));
  FDRE \zext_ln690_reg_970_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln690_reg_970_reg[15]_0 [12]),
        .Q(zext_ln690_reg_970[12]),
        .R(1'b0));
  FDRE \zext_ln690_reg_970_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln690_reg_970_reg[15]_0 [13]),
        .Q(zext_ln690_reg_970[13]),
        .R(1'b0));
  FDRE \zext_ln690_reg_970_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln690_reg_970_reg[15]_0 [14]),
        .Q(zext_ln690_reg_970[14]),
        .R(1'b0));
  FDRE \zext_ln690_reg_970_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln690_reg_970_reg[15]_0 [15]),
        .Q(zext_ln690_reg_970[15]),
        .R(1'b0));
  FDRE \zext_ln690_reg_970_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln690_reg_970_reg[15]_0 [1]),
        .Q(zext_ln690_reg_970[1]),
        .R(1'b0));
  FDRE \zext_ln690_reg_970_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln690_reg_970_reg[15]_0 [2]),
        .Q(zext_ln690_reg_970[2]),
        .R(1'b0));
  FDRE \zext_ln690_reg_970_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln690_reg_970_reg[15]_0 [3]),
        .Q(zext_ln690_reg_970[3]),
        .R(1'b0));
  FDRE \zext_ln690_reg_970_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln690_reg_970_reg[15]_0 [4]),
        .Q(zext_ln690_reg_970[4]),
        .R(1'b0));
  FDRE \zext_ln690_reg_970_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln690_reg_970_reg[15]_0 [5]),
        .Q(zext_ln690_reg_970[5]),
        .R(1'b0));
  FDRE \zext_ln690_reg_970_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln690_reg_970_reg[15]_0 [6]),
        .Q(zext_ln690_reg_970[6]),
        .R(1'b0));
  FDRE \zext_ln690_reg_970_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln690_reg_970_reg[15]_0 [7]),
        .Q(zext_ln690_reg_970[7]),
        .R(1'b0));
  FDRE \zext_ln690_reg_970_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln690_reg_970_reg[15]_0 [8]),
        .Q(zext_ln690_reg_970[8]),
        .R(1'b0));
  FDRE \zext_ln690_reg_970_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln690_reg_970_reg[15]_0 [9]),
        .Q(zext_ln690_reg_970[9]),
        .R(1'b0));
endmodule

module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V
   (q1,
    icmp_ln703_reg_1109_pp0_iter1_reg,
    ram_reg_0,
    icmp_ln633_reg_1118_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2,
    ap_block_pp0_stage0_11001__0,
    ap_clk,
    ce1,
    col_buf_V_0_reg_11680,
    col_buf_V_0_reg_1168,
    addr0,
    addr1,
    Q);
  output [23:0]q1;
  input icmp_ln703_reg_1109_pp0_iter1_reg;
  input ram_reg_0;
  input icmp_ln633_reg_1118_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter2;
  input ap_block_pp0_stage0_11001__0;
  input ap_clk;
  input ce1;
  input col_buf_V_0_reg_11680;
  input col_buf_V_0_reg_1168;
  input [10:0]addr0;
  input [10:0]addr1;
  input [23:0]Q;

  wire [23:0]Q;
  wire [10:0]addr0;
  wire [10:0]addr1;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ce1;
  wire col_buf_V_0_reg_1168;
  wire col_buf_V_0_reg_11680;
  wire icmp_ln633_reg_1118_pp0_iter1_reg;
  wire icmp_ln703_reg_1109_pp0_iter1_reg;
  wire [23:0]q1;
  wire ram_reg_0;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V_ram_14 filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V_ram_U
       (.Q(Q),
        .addr0(addr0),
        .addr1(addr1),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ce1(ce1),
        .col_buf_V_0_reg_1168(col_buf_V_0_reg_1168),
        .col_buf_V_0_reg_11680(col_buf_V_0_reg_11680),
        .icmp_ln633_reg_1118_pp0_iter1_reg(icmp_ln633_reg_1118_pp0_iter1_reg),
        .icmp_ln703_reg_1109_pp0_iter1_reg(icmp_ln703_reg_1109_pp0_iter1_reg),
        .q1(q1),
        .ram_reg_0_0(ram_reg_0));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V_11
   (D,
    q1,
    ram_reg_1,
    ram_reg_1_0,
    Q,
    d0,
    \src_kernel_win_V_0_1_fu_110_reg[23] ,
    \src_kernel_win_V_2_1_fu_130_reg[23] ,
    \src_kernel_win_V_1_1_fu_122_reg[23] ,
    \src_kernel_win_V_1_1_fu_122_reg[23]_0 ,
    \src_kernel_win_V_1_1_fu_122_reg[23]_1 ,
    \src_kernel_win_V_0_1_fu_110_reg[23]_0 ,
    \src_kernel_win_V_0_1_fu_110_reg[23]_1 ,
    \src_kernel_win_V_0_1_fu_110_reg[23]_2 ,
    ap_clk,
    we0,
    ce1,
    col_buf_V_0_reg_11680,
    col_buf_V_0_reg_1168,
    ram_reg_0,
    addr1,
    p_17_in);
  output [23:0]D;
  output [23:0]q1;
  output [23:0]ram_reg_1;
  output [23:0]ram_reg_1_0;
  input [0:0]Q;
  input [23:0]d0;
  input [23:0]\src_kernel_win_V_0_1_fu_110_reg[23] ;
  input \src_kernel_win_V_2_1_fu_130_reg[23] ;
  input \src_kernel_win_V_1_1_fu_122_reg[23] ;
  input \src_kernel_win_V_1_1_fu_122_reg[23]_0 ;
  input \src_kernel_win_V_1_1_fu_122_reg[23]_1 ;
  input \src_kernel_win_V_0_1_fu_110_reg[23]_0 ;
  input \src_kernel_win_V_0_1_fu_110_reg[23]_1 ;
  input \src_kernel_win_V_0_1_fu_110_reg[23]_2 ;
  input ap_clk;
  input we0;
  input ce1;
  input col_buf_V_0_reg_11680;
  input col_buf_V_0_reg_1168;
  input [10:0]ram_reg_0;
  input [10:0]addr1;
  input p_17_in;

  wire [23:0]D;
  wire [0:0]Q;
  wire [10:0]addr1;
  wire ap_clk;
  wire ce1;
  wire col_buf_V_0_reg_1168;
  wire col_buf_V_0_reg_11680;
  wire [23:0]d0;
  wire p_17_in;
  wire [23:0]q1;
  wire [10:0]ram_reg_0;
  wire [23:0]ram_reg_1;
  wire [23:0]ram_reg_1_0;
  wire [23:0]\src_kernel_win_V_0_1_fu_110_reg[23] ;
  wire \src_kernel_win_V_0_1_fu_110_reg[23]_0 ;
  wire \src_kernel_win_V_0_1_fu_110_reg[23]_1 ;
  wire \src_kernel_win_V_0_1_fu_110_reg[23]_2 ;
  wire \src_kernel_win_V_1_1_fu_122_reg[23] ;
  wire \src_kernel_win_V_1_1_fu_122_reg[23]_0 ;
  wire \src_kernel_win_V_1_1_fu_122_reg[23]_1 ;
  wire \src_kernel_win_V_2_1_fu_130_reg[23] ;
  wire we0;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V_ram_13 filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V_ram_U
       (.D(D),
        .Q(Q),
        .addr1(addr1),
        .ap_clk(ap_clk),
        .ce1(ce1),
        .col_buf_V_0_reg_1168(col_buf_V_0_reg_1168),
        .col_buf_V_0_reg_11680(col_buf_V_0_reg_11680),
        .d0(d0),
        .p_17_in(p_17_in),
        .q1(q1),
        .ram_reg_0_0(ram_reg_0),
        .ram_reg_1_0(ram_reg_1),
        .ram_reg_1_1(ram_reg_1_0),
        .\src_kernel_win_V_0_1_fu_110_reg[23] (\src_kernel_win_V_0_1_fu_110_reg[23] ),
        .\src_kernel_win_V_0_1_fu_110_reg[23]_0 (\src_kernel_win_V_0_1_fu_110_reg[23]_0 ),
        .\src_kernel_win_V_0_1_fu_110_reg[23]_1 (\src_kernel_win_V_0_1_fu_110_reg[23]_1 ),
        .\src_kernel_win_V_0_1_fu_110_reg[23]_2 (\src_kernel_win_V_0_1_fu_110_reg[23]_2 ),
        .\src_kernel_win_V_1_1_fu_122_reg[23] (\src_kernel_win_V_1_1_fu_122_reg[23] ),
        .\src_kernel_win_V_1_1_fu_122_reg[23]_0 (\src_kernel_win_V_1_1_fu_122_reg[23]_0 ),
        .\src_kernel_win_V_1_1_fu_122_reg[23]_1 (\src_kernel_win_V_1_1_fu_122_reg[23]_1 ),
        .\src_kernel_win_V_2_1_fu_130_reg[23] (\src_kernel_win_V_2_1_fu_130_reg[23] ),
        .we0(we0));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V_12
   (we0,
    p_17_in,
    ap_block_pp0_stage0_11001__0,
    col_buf_V_0_reg_1168,
    col_buf_V_0_reg_11680,
    ce1,
    internal_empty_n_reg,
    addr1,
    q1,
    ram_reg_0,
    ram_reg_0_0,
    icmp_ln703_reg_1109_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3,
    icmp_ln703_reg_1109_pp0_iter1_reg,
    tmp_5_reg_1138,
    ap_enable_reg_pp0_iter1,
    and_ln788_reg_1134_pp0_iter1_reg0,
    img_out_data_full_n,
    and_ln788_reg_1134_pp0_iter16_reg,
    ram_reg_1,
    img_in_data_empty_n,
    icmp_ln633_reg_1118,
    icmp_ln703_reg_1109,
    Q,
    ap_clk,
    ram_reg_0_1,
    d0);
  output we0;
  output p_17_in;
  output ap_block_pp0_stage0_11001__0;
  output col_buf_V_0_reg_1168;
  output col_buf_V_0_reg_11680;
  output ce1;
  output internal_empty_n_reg;
  output [10:0]addr1;
  output [23:0]q1;
  input ram_reg_0;
  input ram_reg_0_0;
  input icmp_ln703_reg_1109_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;
  input icmp_ln703_reg_1109_pp0_iter1_reg;
  input tmp_5_reg_1138;
  input ap_enable_reg_pp0_iter1;
  input and_ln788_reg_1134_pp0_iter1_reg0;
  input img_out_data_full_n;
  input and_ln788_reg_1134_pp0_iter16_reg;
  input ram_reg_1;
  input img_in_data_empty_n;
  input icmp_ln633_reg_1118;
  input icmp_ln703_reg_1109;
  input [10:0]Q;
  input ap_clk;
  input [10:0]ram_reg_0_1;
  input [23:0]d0;

  wire [10:0]Q;
  wire [10:0]addr1;
  wire and_ln788_reg_1134_pp0_iter16_reg;
  wire and_ln788_reg_1134_pp0_iter1_reg0;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter3;
  wire ce1;
  wire col_buf_V_0_reg_1168;
  wire col_buf_V_0_reg_11680;
  wire [23:0]d0;
  wire icmp_ln633_reg_1118;
  wire icmp_ln703_reg_1109;
  wire icmp_ln703_reg_1109_pp0_iter1_reg;
  wire icmp_ln703_reg_1109_pp0_iter2_reg;
  wire img_in_data_empty_n;
  wire img_out_data_full_n;
  wire internal_empty_n_reg;
  wire p_17_in;
  wire [23:0]q1;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire [10:0]ram_reg_0_1;
  wire ram_reg_1;
  wire tmp_5_reg_1138;
  wire we0;

  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V_ram filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V_ram_U
       (.Q(Q),
        .addr1(addr1),
        .and_ln788_reg_1134_pp0_iter16_reg(and_ln788_reg_1134_pp0_iter16_reg),
        .and_ln788_reg_1134_pp0_iter1_reg0(and_ln788_reg_1134_pp0_iter1_reg0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ce0(p_17_in),
        .ce1(ce1),
        .col_buf_V_0_reg_1168(col_buf_V_0_reg_1168),
        .col_buf_V_0_reg_11680(col_buf_V_0_reg_11680),
        .d0(d0),
        .icmp_ln633_reg_1118(icmp_ln633_reg_1118),
        .icmp_ln703_reg_1109(icmp_ln703_reg_1109),
        .icmp_ln703_reg_1109_pp0_iter1_reg(icmp_ln703_reg_1109_pp0_iter1_reg),
        .icmp_ln703_reg_1109_pp0_iter2_reg(icmp_ln703_reg_1109_pp0_iter2_reg),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_out_data_full_n(img_out_data_full_n),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_full_n_reg(ap_block_pp0_stage0_11001__0),
        .q1(q1),
        .ram_reg_0_0(ram_reg_0),
        .ram_reg_0_1(ram_reg_0_0),
        .ram_reg_0_2(ram_reg_0_1),
        .ram_reg_1_0(ram_reg_1),
        .tmp_5_reg_1138(tmp_5_reg_1138),
        .we0(we0));
endmodule

module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V_ram
   (we0,
    ce0,
    internal_full_n_reg,
    col_buf_V_0_reg_1168,
    col_buf_V_0_reg_11680,
    ce1,
    internal_empty_n_reg,
    addr1,
    q1,
    ram_reg_0_0,
    ram_reg_0_1,
    icmp_ln703_reg_1109_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3,
    icmp_ln703_reg_1109_pp0_iter1_reg,
    tmp_5_reg_1138,
    ap_enable_reg_pp0_iter1,
    and_ln788_reg_1134_pp0_iter1_reg0,
    img_out_data_full_n,
    and_ln788_reg_1134_pp0_iter16_reg,
    ram_reg_1_0,
    img_in_data_empty_n,
    icmp_ln633_reg_1118,
    icmp_ln703_reg_1109,
    Q,
    ap_clk,
    ram_reg_0_2,
    d0);
  output we0;
  output ce0;
  output internal_full_n_reg;
  output col_buf_V_0_reg_1168;
  output col_buf_V_0_reg_11680;
  output ce1;
  output internal_empty_n_reg;
  output [10:0]addr1;
  output [23:0]q1;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input icmp_ln703_reg_1109_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;
  input icmp_ln703_reg_1109_pp0_iter1_reg;
  input tmp_5_reg_1138;
  input ap_enable_reg_pp0_iter1;
  input and_ln788_reg_1134_pp0_iter1_reg0;
  input img_out_data_full_n;
  input and_ln788_reg_1134_pp0_iter16_reg;
  input ram_reg_1_0;
  input img_in_data_empty_n;
  input icmp_ln633_reg_1118;
  input icmp_ln703_reg_1109;
  input [10:0]Q;
  input ap_clk;
  input [10:0]ram_reg_0_2;
  input [23:0]d0;

  wire [10:0]Q;
  wire [10:0]addr1;
  wire and_ln788_reg_1134_pp0_iter16_reg;
  wire and_ln788_reg_1134_pp0_iter1_reg0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter3;
  wire ce0;
  wire ce1;
  wire col_buf_V_0_reg_1168;
  wire col_buf_V_0_reg_11680;
  wire [23:0]d0;
  wire icmp_ln633_reg_1118;
  wire icmp_ln703_reg_1109;
  wire icmp_ln703_reg_1109_pp0_iter1_reg;
  wire icmp_ln703_reg_1109_pp0_iter2_reg;
  wire img_in_data_empty_n;
  wire img_out_data_full_n;
  wire internal_empty_n_reg;
  wire internal_full_n_reg;
  wire [23:0]q1;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire [10:0]ram_reg_0_2;
  wire ram_reg_1_0;
  wire tmp_5_reg_1138;
  wire we0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [15:6]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;

  LUT5 #(
    .INIT(32'h40000000)) 
    ap_ce_reg_i_2
       (.I0(img_in_data_empty_n),
        .I1(icmp_ln633_reg_1118),
        .I2(ram_reg_0_0),
        .I3(icmp_ln703_reg_1109),
        .I4(ap_enable_reg_pp0_iter1),
        .O(internal_empty_n_reg));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "46080" *) 
  (* RTL_RAM_NAME = "grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/k_buf_2_V_U/filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ram_reg_0_2,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addr1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,d0[17:16]}),
        .DIPBDIP({1'b0,1'b0,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:16],q1[15:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:2],q1[17:16]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(col_buf_V_0_reg_11680),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(col_buf_V_0_reg_1168),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({ce0,ce0,ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_10
       (.I0(Q[5]),
        .I1(icmp_ln633_reg_1118),
        .O(addr1[5]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_11
       (.I0(Q[4]),
        .I1(icmp_ln633_reg_1118),
        .O(addr1[4]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_12
       (.I0(Q[3]),
        .I1(icmp_ln633_reg_1118),
        .O(addr1[3]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_13
       (.I0(Q[2]),
        .I1(icmp_ln633_reg_1118),
        .O(addr1[2]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_14
       (.I0(Q[1]),
        .I1(icmp_ln633_reg_1118),
        .O(addr1[1]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_15
       (.I0(Q[0]),
        .I1(icmp_ln633_reg_1118),
        .O(addr1[0]));
  LUT4 #(
    .INIT(16'hBAAA)) 
    ram_reg_0_i_17
       (.I0(internal_empty_n_reg),
        .I1(img_out_data_full_n),
        .I2(and_ln788_reg_1134_pp0_iter16_reg),
        .I3(ram_reg_1_0),
        .O(internal_full_n_reg));
  LUT4 #(
    .INIT(16'h8000)) 
    ram_reg_0_i_1__0
       (.I0(ram_reg_0_0),
        .I1(ram_reg_0_1),
        .I2(icmp_ln703_reg_1109_pp0_iter2_reg),
        .I3(ce0),
        .O(we0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_2
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(internal_full_n_reg),
        .O(ce0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_2__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(and_ln788_reg_1134_pp0_iter1_reg0),
        .O(ce1));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_3
       (.I0(icmp_ln703_reg_1109_pp0_iter1_reg),
        .I1(internal_full_n_reg),
        .O(col_buf_V_0_reg_11680));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_0_i_4
       (.I0(icmp_ln703_reg_1109_pp0_iter1_reg),
        .I1(tmp_5_reg_1138),
        .I2(internal_full_n_reg),
        .O(col_buf_V_0_reg_1168));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_5
       (.I0(Q[10]),
        .I1(icmp_ln633_reg_1118),
        .O(addr1[10]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_6
       (.I0(Q[9]),
        .I1(icmp_ln633_reg_1118),
        .O(addr1[9]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_7
       (.I0(Q[8]),
        .I1(icmp_ln633_reg_1118),
        .O(addr1[8]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_8
       (.I0(Q[7]),
        .I1(icmp_ln633_reg_1118),
        .O(addr1[7]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_9
       (.I0(Q[6]),
        .I1(icmp_ln633_reg_1118),
        .O(addr1[6]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "46080" *) 
  (* RTL_RAM_NAME = "grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/k_buf_2_V_U/filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({ram_reg_0_2,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({addr1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[15:6],q1[23:18]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(col_buf_V_0_reg_11680),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(col_buf_V_0_reg_1168),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V_ram" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V_ram_13
   (D,
    q1,
    ram_reg_1_0,
    ram_reg_1_1,
    Q,
    d0,
    \src_kernel_win_V_0_1_fu_110_reg[23] ,
    \src_kernel_win_V_2_1_fu_130_reg[23] ,
    \src_kernel_win_V_1_1_fu_122_reg[23] ,
    \src_kernel_win_V_1_1_fu_122_reg[23]_0 ,
    \src_kernel_win_V_1_1_fu_122_reg[23]_1 ,
    \src_kernel_win_V_0_1_fu_110_reg[23]_0 ,
    \src_kernel_win_V_0_1_fu_110_reg[23]_1 ,
    \src_kernel_win_V_0_1_fu_110_reg[23]_2 ,
    ap_clk,
    we0,
    ce1,
    col_buf_V_0_reg_11680,
    col_buf_V_0_reg_1168,
    ram_reg_0_0,
    addr1,
    p_17_in);
  output [23:0]D;
  output [23:0]q1;
  output [23:0]ram_reg_1_0;
  output [23:0]ram_reg_1_1;
  input [0:0]Q;
  input [23:0]d0;
  input [23:0]\src_kernel_win_V_0_1_fu_110_reg[23] ;
  input \src_kernel_win_V_2_1_fu_130_reg[23] ;
  input \src_kernel_win_V_1_1_fu_122_reg[23] ;
  input \src_kernel_win_V_1_1_fu_122_reg[23]_0 ;
  input \src_kernel_win_V_1_1_fu_122_reg[23]_1 ;
  input \src_kernel_win_V_0_1_fu_110_reg[23]_0 ;
  input \src_kernel_win_V_0_1_fu_110_reg[23]_1 ;
  input \src_kernel_win_V_0_1_fu_110_reg[23]_2 ;
  input ap_clk;
  input we0;
  input ce1;
  input col_buf_V_0_reg_11680;
  input col_buf_V_0_reg_1168;
  input [10:0]ram_reg_0_0;
  input [10:0]addr1;
  input p_17_in;

  wire [23:0]D;
  wire [0:0]Q;
  wire [10:0]addr1;
  wire ap_clk;
  wire ce1;
  wire col_buf_V_0_reg_1168;
  wire col_buf_V_0_reg_11680;
  wire [23:0]d0;
  wire p_17_in;
  wire [23:0]q1;
  wire [10:0]ram_reg_0_0;
  wire [23:0]ram_reg_1_0;
  wire [23:0]ram_reg_1_1;
  wire [23:0]\src_kernel_win_V_0_1_fu_110_reg[23] ;
  wire \src_kernel_win_V_0_1_fu_110_reg[23]_0 ;
  wire \src_kernel_win_V_0_1_fu_110_reg[23]_1 ;
  wire \src_kernel_win_V_0_1_fu_110_reg[23]_2 ;
  wire \src_kernel_win_V_1_1_fu_122_reg[23] ;
  wire \src_kernel_win_V_1_1_fu_122_reg[23]_0 ;
  wire \src_kernel_win_V_1_1_fu_122_reg[23]_1 ;
  wire \src_kernel_win_V_2_1_fu_130_reg[23] ;
  wire we0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [15:6]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "46080" *) 
  (* RTL_RAM_NAME = "grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/k_buf_1_V_U/filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ram_reg_0_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addr1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,d0[17:16]}),
        .DIPBDIP({1'b0,1'b0,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:16],q1[15:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:2],q1[17:16]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(col_buf_V_0_reg_11680),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(col_buf_V_0_reg_1168),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({p_17_in,p_17_in,p_17_in,p_17_in}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "46080" *) 
  (* RTL_RAM_NAME = "grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/k_buf_1_V_U/filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({ram_reg_0_0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({addr1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[15:6],q1[23:18]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(col_buf_V_0_reg_11680),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(col_buf_V_0_reg_1168),
        .WEA({p_17_in,p_17_in}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_0_1_fu_110[0]_i_1 
       (.I0(\src_kernel_win_V_0_1_fu_110_reg[23]_0 ),
        .I1(q1[0]),
        .I2(\src_kernel_win_V_0_1_fu_110_reg[23]_1 ),
        .I3(d0[0]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [0]),
        .I5(\src_kernel_win_V_0_1_fu_110_reg[23]_2 ),
        .O(ram_reg_1_1[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_0_1_fu_110[10]_i_1 
       (.I0(\src_kernel_win_V_0_1_fu_110_reg[23]_0 ),
        .I1(q1[10]),
        .I2(\src_kernel_win_V_0_1_fu_110_reg[23]_1 ),
        .I3(d0[10]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [10]),
        .I5(\src_kernel_win_V_0_1_fu_110_reg[23]_2 ),
        .O(ram_reg_1_1[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_0_1_fu_110[11]_i_1 
       (.I0(\src_kernel_win_V_0_1_fu_110_reg[23]_0 ),
        .I1(q1[11]),
        .I2(\src_kernel_win_V_0_1_fu_110_reg[23]_1 ),
        .I3(d0[11]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [11]),
        .I5(\src_kernel_win_V_0_1_fu_110_reg[23]_2 ),
        .O(ram_reg_1_1[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_0_1_fu_110[12]_i_1 
       (.I0(\src_kernel_win_V_0_1_fu_110_reg[23]_0 ),
        .I1(q1[12]),
        .I2(\src_kernel_win_V_0_1_fu_110_reg[23]_1 ),
        .I3(d0[12]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [12]),
        .I5(\src_kernel_win_V_0_1_fu_110_reg[23]_2 ),
        .O(ram_reg_1_1[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_0_1_fu_110[13]_i_1 
       (.I0(\src_kernel_win_V_0_1_fu_110_reg[23]_0 ),
        .I1(q1[13]),
        .I2(\src_kernel_win_V_0_1_fu_110_reg[23]_1 ),
        .I3(d0[13]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [13]),
        .I5(\src_kernel_win_V_0_1_fu_110_reg[23]_2 ),
        .O(ram_reg_1_1[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_0_1_fu_110[14]_i_1 
       (.I0(\src_kernel_win_V_0_1_fu_110_reg[23]_0 ),
        .I1(q1[14]),
        .I2(\src_kernel_win_V_0_1_fu_110_reg[23]_1 ),
        .I3(d0[14]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [14]),
        .I5(\src_kernel_win_V_0_1_fu_110_reg[23]_2 ),
        .O(ram_reg_1_1[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_0_1_fu_110[15]_i_1 
       (.I0(\src_kernel_win_V_0_1_fu_110_reg[23]_0 ),
        .I1(q1[15]),
        .I2(\src_kernel_win_V_0_1_fu_110_reg[23]_1 ),
        .I3(d0[15]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [15]),
        .I5(\src_kernel_win_V_0_1_fu_110_reg[23]_2 ),
        .O(ram_reg_1_1[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_0_1_fu_110[16]_i_1 
       (.I0(\src_kernel_win_V_0_1_fu_110_reg[23]_0 ),
        .I1(q1[16]),
        .I2(\src_kernel_win_V_0_1_fu_110_reg[23]_1 ),
        .I3(d0[16]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [16]),
        .I5(\src_kernel_win_V_0_1_fu_110_reg[23]_2 ),
        .O(ram_reg_1_1[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_0_1_fu_110[17]_i_1 
       (.I0(\src_kernel_win_V_0_1_fu_110_reg[23]_0 ),
        .I1(q1[17]),
        .I2(\src_kernel_win_V_0_1_fu_110_reg[23]_1 ),
        .I3(d0[17]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [17]),
        .I5(\src_kernel_win_V_0_1_fu_110_reg[23]_2 ),
        .O(ram_reg_1_1[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_0_1_fu_110[18]_i_1 
       (.I0(\src_kernel_win_V_0_1_fu_110_reg[23]_0 ),
        .I1(q1[18]),
        .I2(\src_kernel_win_V_0_1_fu_110_reg[23]_1 ),
        .I3(d0[18]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [18]),
        .I5(\src_kernel_win_V_0_1_fu_110_reg[23]_2 ),
        .O(ram_reg_1_1[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_0_1_fu_110[19]_i_1 
       (.I0(\src_kernel_win_V_0_1_fu_110_reg[23]_0 ),
        .I1(q1[19]),
        .I2(\src_kernel_win_V_0_1_fu_110_reg[23]_1 ),
        .I3(d0[19]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [19]),
        .I5(\src_kernel_win_V_0_1_fu_110_reg[23]_2 ),
        .O(ram_reg_1_1[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_0_1_fu_110[1]_i_1 
       (.I0(\src_kernel_win_V_0_1_fu_110_reg[23]_0 ),
        .I1(q1[1]),
        .I2(\src_kernel_win_V_0_1_fu_110_reg[23]_1 ),
        .I3(d0[1]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [1]),
        .I5(\src_kernel_win_V_0_1_fu_110_reg[23]_2 ),
        .O(ram_reg_1_1[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_0_1_fu_110[20]_i_1 
       (.I0(\src_kernel_win_V_0_1_fu_110_reg[23]_0 ),
        .I1(q1[20]),
        .I2(\src_kernel_win_V_0_1_fu_110_reg[23]_1 ),
        .I3(d0[20]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [20]),
        .I5(\src_kernel_win_V_0_1_fu_110_reg[23]_2 ),
        .O(ram_reg_1_1[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_0_1_fu_110[21]_i_1 
       (.I0(\src_kernel_win_V_0_1_fu_110_reg[23]_0 ),
        .I1(q1[21]),
        .I2(\src_kernel_win_V_0_1_fu_110_reg[23]_1 ),
        .I3(d0[21]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [21]),
        .I5(\src_kernel_win_V_0_1_fu_110_reg[23]_2 ),
        .O(ram_reg_1_1[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_0_1_fu_110[22]_i_1 
       (.I0(\src_kernel_win_V_0_1_fu_110_reg[23]_0 ),
        .I1(q1[22]),
        .I2(\src_kernel_win_V_0_1_fu_110_reg[23]_1 ),
        .I3(d0[22]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [22]),
        .I5(\src_kernel_win_V_0_1_fu_110_reg[23]_2 ),
        .O(ram_reg_1_1[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_0_1_fu_110[23]_i_3 
       (.I0(\src_kernel_win_V_0_1_fu_110_reg[23]_0 ),
        .I1(q1[23]),
        .I2(\src_kernel_win_V_0_1_fu_110_reg[23]_1 ),
        .I3(d0[23]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [23]),
        .I5(\src_kernel_win_V_0_1_fu_110_reg[23]_2 ),
        .O(ram_reg_1_1[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_0_1_fu_110[2]_i_1 
       (.I0(\src_kernel_win_V_0_1_fu_110_reg[23]_0 ),
        .I1(q1[2]),
        .I2(\src_kernel_win_V_0_1_fu_110_reg[23]_1 ),
        .I3(d0[2]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [2]),
        .I5(\src_kernel_win_V_0_1_fu_110_reg[23]_2 ),
        .O(ram_reg_1_1[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_0_1_fu_110[3]_i_1 
       (.I0(\src_kernel_win_V_0_1_fu_110_reg[23]_0 ),
        .I1(q1[3]),
        .I2(\src_kernel_win_V_0_1_fu_110_reg[23]_1 ),
        .I3(d0[3]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [3]),
        .I5(\src_kernel_win_V_0_1_fu_110_reg[23]_2 ),
        .O(ram_reg_1_1[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_0_1_fu_110[4]_i_1 
       (.I0(\src_kernel_win_V_0_1_fu_110_reg[23]_0 ),
        .I1(q1[4]),
        .I2(\src_kernel_win_V_0_1_fu_110_reg[23]_1 ),
        .I3(d0[4]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [4]),
        .I5(\src_kernel_win_V_0_1_fu_110_reg[23]_2 ),
        .O(ram_reg_1_1[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_0_1_fu_110[5]_i_1 
       (.I0(\src_kernel_win_V_0_1_fu_110_reg[23]_0 ),
        .I1(q1[5]),
        .I2(\src_kernel_win_V_0_1_fu_110_reg[23]_1 ),
        .I3(d0[5]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [5]),
        .I5(\src_kernel_win_V_0_1_fu_110_reg[23]_2 ),
        .O(ram_reg_1_1[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_0_1_fu_110[6]_i_1 
       (.I0(\src_kernel_win_V_0_1_fu_110_reg[23]_0 ),
        .I1(q1[6]),
        .I2(\src_kernel_win_V_0_1_fu_110_reg[23]_1 ),
        .I3(d0[6]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [6]),
        .I5(\src_kernel_win_V_0_1_fu_110_reg[23]_2 ),
        .O(ram_reg_1_1[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_0_1_fu_110[7]_i_1 
       (.I0(\src_kernel_win_V_0_1_fu_110_reg[23]_0 ),
        .I1(q1[7]),
        .I2(\src_kernel_win_V_0_1_fu_110_reg[23]_1 ),
        .I3(d0[7]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [7]),
        .I5(\src_kernel_win_V_0_1_fu_110_reg[23]_2 ),
        .O(ram_reg_1_1[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_0_1_fu_110[8]_i_1 
       (.I0(\src_kernel_win_V_0_1_fu_110_reg[23]_0 ),
        .I1(q1[8]),
        .I2(\src_kernel_win_V_0_1_fu_110_reg[23]_1 ),
        .I3(d0[8]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [8]),
        .I5(\src_kernel_win_V_0_1_fu_110_reg[23]_2 ),
        .O(ram_reg_1_1[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_0_1_fu_110[9]_i_1 
       (.I0(\src_kernel_win_V_0_1_fu_110_reg[23]_0 ),
        .I1(q1[9]),
        .I2(\src_kernel_win_V_0_1_fu_110_reg[23]_1 ),
        .I3(d0[9]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [9]),
        .I5(\src_kernel_win_V_0_1_fu_110_reg[23]_2 ),
        .O(ram_reg_1_1[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_1_1_fu_122[0]_i_1 
       (.I0(\src_kernel_win_V_1_1_fu_122_reg[23] ),
        .I1(q1[0]),
        .I2(\src_kernel_win_V_1_1_fu_122_reg[23]_0 ),
        .I3(d0[0]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [0]),
        .I5(\src_kernel_win_V_1_1_fu_122_reg[23]_1 ),
        .O(ram_reg_1_0[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_1_1_fu_122[10]_i_1 
       (.I0(\src_kernel_win_V_1_1_fu_122_reg[23] ),
        .I1(q1[10]),
        .I2(\src_kernel_win_V_1_1_fu_122_reg[23]_0 ),
        .I3(d0[10]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [10]),
        .I5(\src_kernel_win_V_1_1_fu_122_reg[23]_1 ),
        .O(ram_reg_1_0[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_1_1_fu_122[11]_i_1 
       (.I0(\src_kernel_win_V_1_1_fu_122_reg[23] ),
        .I1(q1[11]),
        .I2(\src_kernel_win_V_1_1_fu_122_reg[23]_0 ),
        .I3(d0[11]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [11]),
        .I5(\src_kernel_win_V_1_1_fu_122_reg[23]_1 ),
        .O(ram_reg_1_0[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_1_1_fu_122[12]_i_1 
       (.I0(\src_kernel_win_V_1_1_fu_122_reg[23] ),
        .I1(q1[12]),
        .I2(\src_kernel_win_V_1_1_fu_122_reg[23]_0 ),
        .I3(d0[12]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [12]),
        .I5(\src_kernel_win_V_1_1_fu_122_reg[23]_1 ),
        .O(ram_reg_1_0[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_1_1_fu_122[13]_i_1 
       (.I0(\src_kernel_win_V_1_1_fu_122_reg[23] ),
        .I1(q1[13]),
        .I2(\src_kernel_win_V_1_1_fu_122_reg[23]_0 ),
        .I3(d0[13]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [13]),
        .I5(\src_kernel_win_V_1_1_fu_122_reg[23]_1 ),
        .O(ram_reg_1_0[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_1_1_fu_122[14]_i_1 
       (.I0(\src_kernel_win_V_1_1_fu_122_reg[23] ),
        .I1(q1[14]),
        .I2(\src_kernel_win_V_1_1_fu_122_reg[23]_0 ),
        .I3(d0[14]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [14]),
        .I5(\src_kernel_win_V_1_1_fu_122_reg[23]_1 ),
        .O(ram_reg_1_0[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_1_1_fu_122[15]_i_1 
       (.I0(\src_kernel_win_V_1_1_fu_122_reg[23] ),
        .I1(q1[15]),
        .I2(\src_kernel_win_V_1_1_fu_122_reg[23]_0 ),
        .I3(d0[15]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [15]),
        .I5(\src_kernel_win_V_1_1_fu_122_reg[23]_1 ),
        .O(ram_reg_1_0[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_1_1_fu_122[16]_i_1 
       (.I0(\src_kernel_win_V_1_1_fu_122_reg[23] ),
        .I1(q1[16]),
        .I2(\src_kernel_win_V_1_1_fu_122_reg[23]_0 ),
        .I3(d0[16]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [16]),
        .I5(\src_kernel_win_V_1_1_fu_122_reg[23]_1 ),
        .O(ram_reg_1_0[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_1_1_fu_122[17]_i_1 
       (.I0(\src_kernel_win_V_1_1_fu_122_reg[23] ),
        .I1(q1[17]),
        .I2(\src_kernel_win_V_1_1_fu_122_reg[23]_0 ),
        .I3(d0[17]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [17]),
        .I5(\src_kernel_win_V_1_1_fu_122_reg[23]_1 ),
        .O(ram_reg_1_0[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_1_1_fu_122[18]_i_1 
       (.I0(\src_kernel_win_V_1_1_fu_122_reg[23] ),
        .I1(q1[18]),
        .I2(\src_kernel_win_V_1_1_fu_122_reg[23]_0 ),
        .I3(d0[18]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [18]),
        .I5(\src_kernel_win_V_1_1_fu_122_reg[23]_1 ),
        .O(ram_reg_1_0[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_1_1_fu_122[19]_i_1 
       (.I0(\src_kernel_win_V_1_1_fu_122_reg[23] ),
        .I1(q1[19]),
        .I2(\src_kernel_win_V_1_1_fu_122_reg[23]_0 ),
        .I3(d0[19]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [19]),
        .I5(\src_kernel_win_V_1_1_fu_122_reg[23]_1 ),
        .O(ram_reg_1_0[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_1_1_fu_122[1]_i_1 
       (.I0(\src_kernel_win_V_1_1_fu_122_reg[23] ),
        .I1(q1[1]),
        .I2(\src_kernel_win_V_1_1_fu_122_reg[23]_0 ),
        .I3(d0[1]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [1]),
        .I5(\src_kernel_win_V_1_1_fu_122_reg[23]_1 ),
        .O(ram_reg_1_0[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_1_1_fu_122[20]_i_1 
       (.I0(\src_kernel_win_V_1_1_fu_122_reg[23] ),
        .I1(q1[20]),
        .I2(\src_kernel_win_V_1_1_fu_122_reg[23]_0 ),
        .I3(d0[20]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [20]),
        .I5(\src_kernel_win_V_1_1_fu_122_reg[23]_1 ),
        .O(ram_reg_1_0[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_1_1_fu_122[21]_i_1 
       (.I0(\src_kernel_win_V_1_1_fu_122_reg[23] ),
        .I1(q1[21]),
        .I2(\src_kernel_win_V_1_1_fu_122_reg[23]_0 ),
        .I3(d0[21]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [21]),
        .I5(\src_kernel_win_V_1_1_fu_122_reg[23]_1 ),
        .O(ram_reg_1_0[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_1_1_fu_122[22]_i_1 
       (.I0(\src_kernel_win_V_1_1_fu_122_reg[23] ),
        .I1(q1[22]),
        .I2(\src_kernel_win_V_1_1_fu_122_reg[23]_0 ),
        .I3(d0[22]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [22]),
        .I5(\src_kernel_win_V_1_1_fu_122_reg[23]_1 ),
        .O(ram_reg_1_0[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_1_1_fu_122[23]_i_2 
       (.I0(\src_kernel_win_V_1_1_fu_122_reg[23] ),
        .I1(q1[23]),
        .I2(\src_kernel_win_V_1_1_fu_122_reg[23]_0 ),
        .I3(d0[23]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [23]),
        .I5(\src_kernel_win_V_1_1_fu_122_reg[23]_1 ),
        .O(ram_reg_1_0[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_1_1_fu_122[2]_i_1 
       (.I0(\src_kernel_win_V_1_1_fu_122_reg[23] ),
        .I1(q1[2]),
        .I2(\src_kernel_win_V_1_1_fu_122_reg[23]_0 ),
        .I3(d0[2]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [2]),
        .I5(\src_kernel_win_V_1_1_fu_122_reg[23]_1 ),
        .O(ram_reg_1_0[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_1_1_fu_122[3]_i_1 
       (.I0(\src_kernel_win_V_1_1_fu_122_reg[23] ),
        .I1(q1[3]),
        .I2(\src_kernel_win_V_1_1_fu_122_reg[23]_0 ),
        .I3(d0[3]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [3]),
        .I5(\src_kernel_win_V_1_1_fu_122_reg[23]_1 ),
        .O(ram_reg_1_0[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_1_1_fu_122[4]_i_1 
       (.I0(\src_kernel_win_V_1_1_fu_122_reg[23] ),
        .I1(q1[4]),
        .I2(\src_kernel_win_V_1_1_fu_122_reg[23]_0 ),
        .I3(d0[4]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [4]),
        .I5(\src_kernel_win_V_1_1_fu_122_reg[23]_1 ),
        .O(ram_reg_1_0[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_1_1_fu_122[5]_i_1 
       (.I0(\src_kernel_win_V_1_1_fu_122_reg[23] ),
        .I1(q1[5]),
        .I2(\src_kernel_win_V_1_1_fu_122_reg[23]_0 ),
        .I3(d0[5]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [5]),
        .I5(\src_kernel_win_V_1_1_fu_122_reg[23]_1 ),
        .O(ram_reg_1_0[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_1_1_fu_122[6]_i_1 
       (.I0(\src_kernel_win_V_1_1_fu_122_reg[23] ),
        .I1(q1[6]),
        .I2(\src_kernel_win_V_1_1_fu_122_reg[23]_0 ),
        .I3(d0[6]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [6]),
        .I5(\src_kernel_win_V_1_1_fu_122_reg[23]_1 ),
        .O(ram_reg_1_0[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_1_1_fu_122[7]_i_1 
       (.I0(\src_kernel_win_V_1_1_fu_122_reg[23] ),
        .I1(q1[7]),
        .I2(\src_kernel_win_V_1_1_fu_122_reg[23]_0 ),
        .I3(d0[7]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [7]),
        .I5(\src_kernel_win_V_1_1_fu_122_reg[23]_1 ),
        .O(ram_reg_1_0[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_1_1_fu_122[8]_i_1 
       (.I0(\src_kernel_win_V_1_1_fu_122_reg[23] ),
        .I1(q1[8]),
        .I2(\src_kernel_win_V_1_1_fu_122_reg[23]_0 ),
        .I3(d0[8]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [8]),
        .I5(\src_kernel_win_V_1_1_fu_122_reg[23]_1 ),
        .O(ram_reg_1_0[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \src_kernel_win_V_1_1_fu_122[9]_i_1 
       (.I0(\src_kernel_win_V_1_1_fu_122_reg[23] ),
        .I1(q1[9]),
        .I2(\src_kernel_win_V_1_1_fu_122_reg[23]_0 ),
        .I3(d0[9]),
        .I4(\src_kernel_win_V_0_1_fu_110_reg[23] [9]),
        .I5(\src_kernel_win_V_1_1_fu_122_reg[23]_1 ),
        .O(ram_reg_1_0[9]));
  LUT5 #(
    .INIT(32'hFF00D8D8)) 
    \src_kernel_win_V_2_1_fu_130[0]_i_1 
       (.I0(Q),
        .I1(q1[0]),
        .I2(d0[0]),
        .I3(\src_kernel_win_V_0_1_fu_110_reg[23] [0]),
        .I4(\src_kernel_win_V_2_1_fu_130_reg[23] ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFF00D8D8)) 
    \src_kernel_win_V_2_1_fu_130[10]_i_1 
       (.I0(Q),
        .I1(q1[10]),
        .I2(d0[10]),
        .I3(\src_kernel_win_V_0_1_fu_110_reg[23] [10]),
        .I4(\src_kernel_win_V_2_1_fu_130_reg[23] ),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hFF00D8D8)) 
    \src_kernel_win_V_2_1_fu_130[11]_i_1 
       (.I0(Q),
        .I1(q1[11]),
        .I2(d0[11]),
        .I3(\src_kernel_win_V_0_1_fu_110_reg[23] [11]),
        .I4(\src_kernel_win_V_2_1_fu_130_reg[23] ),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFF00D8D8)) 
    \src_kernel_win_V_2_1_fu_130[12]_i_1 
       (.I0(Q),
        .I1(q1[12]),
        .I2(d0[12]),
        .I3(\src_kernel_win_V_0_1_fu_110_reg[23] [12]),
        .I4(\src_kernel_win_V_2_1_fu_130_reg[23] ),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hFF00D8D8)) 
    \src_kernel_win_V_2_1_fu_130[13]_i_1 
       (.I0(Q),
        .I1(q1[13]),
        .I2(d0[13]),
        .I3(\src_kernel_win_V_0_1_fu_110_reg[23] [13]),
        .I4(\src_kernel_win_V_2_1_fu_130_reg[23] ),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hFF00D8D8)) 
    \src_kernel_win_V_2_1_fu_130[14]_i_1 
       (.I0(Q),
        .I1(q1[14]),
        .I2(d0[14]),
        .I3(\src_kernel_win_V_0_1_fu_110_reg[23] [14]),
        .I4(\src_kernel_win_V_2_1_fu_130_reg[23] ),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hFF00D8D8)) 
    \src_kernel_win_V_2_1_fu_130[15]_i_1 
       (.I0(Q),
        .I1(q1[15]),
        .I2(d0[15]),
        .I3(\src_kernel_win_V_0_1_fu_110_reg[23] [15]),
        .I4(\src_kernel_win_V_2_1_fu_130_reg[23] ),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hFF00D8D8)) 
    \src_kernel_win_V_2_1_fu_130[16]_i_1 
       (.I0(Q),
        .I1(q1[16]),
        .I2(d0[16]),
        .I3(\src_kernel_win_V_0_1_fu_110_reg[23] [16]),
        .I4(\src_kernel_win_V_2_1_fu_130_reg[23] ),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hFF00D8D8)) 
    \src_kernel_win_V_2_1_fu_130[17]_i_1 
       (.I0(Q),
        .I1(q1[17]),
        .I2(d0[17]),
        .I3(\src_kernel_win_V_0_1_fu_110_reg[23] [17]),
        .I4(\src_kernel_win_V_2_1_fu_130_reg[23] ),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hFF00D8D8)) 
    \src_kernel_win_V_2_1_fu_130[18]_i_1 
       (.I0(Q),
        .I1(q1[18]),
        .I2(d0[18]),
        .I3(\src_kernel_win_V_0_1_fu_110_reg[23] [18]),
        .I4(\src_kernel_win_V_2_1_fu_130_reg[23] ),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hFF00D8D8)) 
    \src_kernel_win_V_2_1_fu_130[19]_i_1 
       (.I0(Q),
        .I1(q1[19]),
        .I2(d0[19]),
        .I3(\src_kernel_win_V_0_1_fu_110_reg[23] [19]),
        .I4(\src_kernel_win_V_2_1_fu_130_reg[23] ),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hFF00D8D8)) 
    \src_kernel_win_V_2_1_fu_130[1]_i_1 
       (.I0(Q),
        .I1(q1[1]),
        .I2(d0[1]),
        .I3(\src_kernel_win_V_0_1_fu_110_reg[23] [1]),
        .I4(\src_kernel_win_V_2_1_fu_130_reg[23] ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFF00D8D8)) 
    \src_kernel_win_V_2_1_fu_130[20]_i_1 
       (.I0(Q),
        .I1(q1[20]),
        .I2(d0[20]),
        .I3(\src_kernel_win_V_0_1_fu_110_reg[23] [20]),
        .I4(\src_kernel_win_V_2_1_fu_130_reg[23] ),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hFF00D8D8)) 
    \src_kernel_win_V_2_1_fu_130[21]_i_1 
       (.I0(Q),
        .I1(q1[21]),
        .I2(d0[21]),
        .I3(\src_kernel_win_V_0_1_fu_110_reg[23] [21]),
        .I4(\src_kernel_win_V_2_1_fu_130_reg[23] ),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hFF00D8D8)) 
    \src_kernel_win_V_2_1_fu_130[22]_i_1 
       (.I0(Q),
        .I1(q1[22]),
        .I2(d0[22]),
        .I3(\src_kernel_win_V_0_1_fu_110_reg[23] [22]),
        .I4(\src_kernel_win_V_2_1_fu_130_reg[23] ),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hFF00D8D8)) 
    \src_kernel_win_V_2_1_fu_130[23]_i_3 
       (.I0(Q),
        .I1(q1[23]),
        .I2(d0[23]),
        .I3(\src_kernel_win_V_0_1_fu_110_reg[23] [23]),
        .I4(\src_kernel_win_V_2_1_fu_130_reg[23] ),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hFF00D8D8)) 
    \src_kernel_win_V_2_1_fu_130[2]_i_1 
       (.I0(Q),
        .I1(q1[2]),
        .I2(d0[2]),
        .I3(\src_kernel_win_V_0_1_fu_110_reg[23] [2]),
        .I4(\src_kernel_win_V_2_1_fu_130_reg[23] ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFF00D8D8)) 
    \src_kernel_win_V_2_1_fu_130[3]_i_1 
       (.I0(Q),
        .I1(q1[3]),
        .I2(d0[3]),
        .I3(\src_kernel_win_V_0_1_fu_110_reg[23] [3]),
        .I4(\src_kernel_win_V_2_1_fu_130_reg[23] ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFF00D8D8)) 
    \src_kernel_win_V_2_1_fu_130[4]_i_1 
       (.I0(Q),
        .I1(q1[4]),
        .I2(d0[4]),
        .I3(\src_kernel_win_V_0_1_fu_110_reg[23] [4]),
        .I4(\src_kernel_win_V_2_1_fu_130_reg[23] ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFF00D8D8)) 
    \src_kernel_win_V_2_1_fu_130[5]_i_1 
       (.I0(Q),
        .I1(q1[5]),
        .I2(d0[5]),
        .I3(\src_kernel_win_V_0_1_fu_110_reg[23] [5]),
        .I4(\src_kernel_win_V_2_1_fu_130_reg[23] ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hFF00D8D8)) 
    \src_kernel_win_V_2_1_fu_130[6]_i_1 
       (.I0(Q),
        .I1(q1[6]),
        .I2(d0[6]),
        .I3(\src_kernel_win_V_0_1_fu_110_reg[23] [6]),
        .I4(\src_kernel_win_V_2_1_fu_130_reg[23] ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFF00D8D8)) 
    \src_kernel_win_V_2_1_fu_130[7]_i_1 
       (.I0(Q),
        .I1(q1[7]),
        .I2(d0[7]),
        .I3(\src_kernel_win_V_0_1_fu_110_reg[23] [7]),
        .I4(\src_kernel_win_V_2_1_fu_130_reg[23] ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFF00D8D8)) 
    \src_kernel_win_V_2_1_fu_130[8]_i_1 
       (.I0(Q),
        .I1(q1[8]),
        .I2(d0[8]),
        .I3(\src_kernel_win_V_0_1_fu_110_reg[23] [8]),
        .I4(\src_kernel_win_V_2_1_fu_130_reg[23] ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hFF00D8D8)) 
    \src_kernel_win_V_2_1_fu_130[9]_i_1 
       (.I0(Q),
        .I1(q1[9]),
        .I2(d0[9]),
        .I3(\src_kernel_win_V_0_1_fu_110_reg[23] [9]),
        .I4(\src_kernel_win_V_2_1_fu_130_reg[23] ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V_ram" *) 
module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V_ram_14
   (q1,
    icmp_ln703_reg_1109_pp0_iter1_reg,
    ram_reg_0_0,
    icmp_ln633_reg_1118_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2,
    ap_block_pp0_stage0_11001__0,
    ap_clk,
    ce1,
    col_buf_V_0_reg_11680,
    col_buf_V_0_reg_1168,
    addr0,
    addr1,
    Q);
  output [23:0]q1;
  input icmp_ln703_reg_1109_pp0_iter1_reg;
  input ram_reg_0_0;
  input icmp_ln633_reg_1118_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter2;
  input ap_block_pp0_stage0_11001__0;
  input ap_clk;
  input ce1;
  input col_buf_V_0_reg_11680;
  input col_buf_V_0_reg_1168;
  input [10:0]addr0;
  input [10:0]addr1;
  input [23:0]Q;

  wire [23:0]Q;
  wire [10:0]addr0;
  wire [10:0]addr1;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ce1;
  wire col_buf_V_0_reg_1168;
  wire col_buf_V_0_reg_11680;
  wire icmp_ln633_reg_1118_pp0_iter1_reg;
  wire icmp_ln703_reg_1109_pp0_iter1_reg;
  wire k_buf_0_V_ce0;
  wire k_buf_0_V_we0;
  wire [23:0]q1;
  wire ram_reg_0_0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [15:6]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "46080" *) 
  (* RTL_RAM_NAME = "grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/k_buf_0_V_U/filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,addr0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addr1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[15:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,Q[17:16]}),
        .DIPBDIP({1'b0,1'b0,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:16],q1[15:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:2],q1[17:16]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(k_buf_0_V_we0),
        .ENBWREN(ce1),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(col_buf_V_0_reg_11680),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(col_buf_V_0_reg_1168),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({k_buf_0_V_ce0,k_buf_0_V_ce0,k_buf_0_V_ce0,k_buf_0_V_ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h00008000)) 
    ram_reg_0_i_1
       (.I0(icmp_ln703_reg_1109_pp0_iter1_reg),
        .I1(ram_reg_0_0),
        .I2(icmp_ln633_reg_1118_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(k_buf_0_V_we0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_16
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_11001__0),
        .O(k_buf_0_V_ce0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "46080" *) 
  (* RTL_RAM_NAME = "grp_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_fu_176/k_buf_0_V_U/filter2d_accel_xFFilter2Dkernel_9_9_1080_1920_15_15_1_9_9_1920_3_3_3_s_k_buf_0_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({addr0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({addr1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[23:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[15:6],q1[23:18]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(k_buf_0_V_we0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(col_buf_V_0_reg_11680),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(col_buf_V_0_reg_1168),
        .WEA({k_buf_0_V_ce0,k_buf_0_V_ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_xfMat2AXIvideo_24_9_1080_1920_1_s
   (\B_V_data_1_state_reg[0] ,
    xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done,
    i_1_reg_2560,
    CO,
    xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read,
    Q,
    stream_out_TUSER,
    stream_out_TLAST,
    mOutPtr110_out,
    stream_out_TDATA,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    stream_out_TREADY,
    img_out_data_empty_n,
    xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read,
    img_out_cols_c_empty_n,
    img_out_rows_c_empty_n,
    xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start,
    internal_full_n_reg,
    D,
    \ap_CS_fsm_reg[1]_0 ,
    \cols_reg_240_reg[31]_0 ,
    \rows_reg_235_reg[31]_0 );
  output \B_V_data_1_state_reg[0] ;
  output xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done;
  output i_1_reg_2560;
  output [0:0]CO;
  output xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read;
  output [0:0]Q;
  output [0:0]stream_out_TUSER;
  output [0:0]stream_out_TLAST;
  output mOutPtr110_out;
  output [23:0]stream_out_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input stream_out_TREADY;
  input img_out_data_empty_n;
  input xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read;
  input img_out_cols_c_empty_n;
  input img_out_rows_c_empty_n;
  input xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start;
  input internal_full_n_reg;
  input [23:0]D;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;
  input [31:0]\cols_reg_240_reg[31]_0 ;
  input [31:0]\rows_reg_235_reg[31]_0 ;

  wire \B_V_data_1_state_reg[0] ;
  wire [0:0]CO;
  wire [23:0]D;
  wire [0:0]Q;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state7;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm112_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg_n_4;
  wire ap_enable_reg_pp0_iter2_reg_n_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_V_fu_218_p2;
  wire axi_last_V_reg_279;
  wire \axi_last_V_reg_279[0]_i_10_n_4 ;
  wire \axi_last_V_reg_279[0]_i_11_n_4 ;
  wire \axi_last_V_reg_279[0]_i_12_n_4 ;
  wire \axi_last_V_reg_279[0]_i_13_n_4 ;
  wire \axi_last_V_reg_279[0]_i_14_n_4 ;
  wire \axi_last_V_reg_279[0]_i_15_n_4 ;
  wire \axi_last_V_reg_279[0]_i_4_n_4 ;
  wire \axi_last_V_reg_279[0]_i_5_n_4 ;
  wire \axi_last_V_reg_279[0]_i_6_n_4 ;
  wire \axi_last_V_reg_279[0]_i_8_n_4 ;
  wire \axi_last_V_reg_279[0]_i_9_n_4 ;
  wire \axi_last_V_reg_279_reg[0]_i_2_n_6 ;
  wire \axi_last_V_reg_279_reg[0]_i_2_n_7 ;
  wire \axi_last_V_reg_279_reg[0]_i_3_n_4 ;
  wire \axi_last_V_reg_279_reg[0]_i_3_n_5 ;
  wire \axi_last_V_reg_279_reg[0]_i_3_n_6 ;
  wire \axi_last_V_reg_279_reg[0]_i_3_n_7 ;
  wire \axi_last_V_reg_279_reg[0]_i_7_n_4 ;
  wire \axi_last_V_reg_279_reg[0]_i_7_n_5 ;
  wire \axi_last_V_reg_279_reg[0]_i_7_n_6 ;
  wire \axi_last_V_reg_279_reg[0]_i_7_n_7 ;
  wire cmp71_i_fu_180_p2;
  wire cmp71_i_reg_252;
  wire \cmp71_i_reg_252[0]_i_10_n_4 ;
  wire \cmp71_i_reg_252[0]_i_11_n_4 ;
  wire \cmp71_i_reg_252[0]_i_12_n_4 ;
  wire \cmp71_i_reg_252[0]_i_13_n_4 ;
  wire \cmp71_i_reg_252[0]_i_14_n_4 ;
  wire \cmp71_i_reg_252[0]_i_15_n_4 ;
  wire \cmp71_i_reg_252[0]_i_16_n_4 ;
  wire \cmp71_i_reg_252[0]_i_17_n_4 ;
  wire \cmp71_i_reg_252[0]_i_19_n_4 ;
  wire \cmp71_i_reg_252[0]_i_20_n_4 ;
  wire \cmp71_i_reg_252[0]_i_21_n_4 ;
  wire \cmp71_i_reg_252[0]_i_22_n_4 ;
  wire \cmp71_i_reg_252[0]_i_23_n_4 ;
  wire \cmp71_i_reg_252[0]_i_24_n_4 ;
  wire \cmp71_i_reg_252[0]_i_25_n_4 ;
  wire \cmp71_i_reg_252[0]_i_26_n_4 ;
  wire \cmp71_i_reg_252[0]_i_27_n_4 ;
  wire \cmp71_i_reg_252[0]_i_28_n_4 ;
  wire \cmp71_i_reg_252[0]_i_29_n_4 ;
  wire \cmp71_i_reg_252[0]_i_30_n_4 ;
  wire \cmp71_i_reg_252[0]_i_31_n_4 ;
  wire \cmp71_i_reg_252[0]_i_32_n_4 ;
  wire \cmp71_i_reg_252[0]_i_33_n_4 ;
  wire \cmp71_i_reg_252[0]_i_34_n_4 ;
  wire \cmp71_i_reg_252[0]_i_35_n_4 ;
  wire \cmp71_i_reg_252[0]_i_3_n_4 ;
  wire \cmp71_i_reg_252[0]_i_4_n_4 ;
  wire \cmp71_i_reg_252[0]_i_5_n_4 ;
  wire \cmp71_i_reg_252[0]_i_6_n_4 ;
  wire \cmp71_i_reg_252[0]_i_7_n_4 ;
  wire \cmp71_i_reg_252[0]_i_8_n_4 ;
  wire \cmp71_i_reg_252_reg[0]_i_18_n_4 ;
  wire \cmp71_i_reg_252_reg[0]_i_18_n_5 ;
  wire \cmp71_i_reg_252_reg[0]_i_18_n_6 ;
  wire \cmp71_i_reg_252_reg[0]_i_18_n_7 ;
  wire \cmp71_i_reg_252_reg[0]_i_1_n_6 ;
  wire \cmp71_i_reg_252_reg[0]_i_1_n_7 ;
  wire \cmp71_i_reg_252_reg[0]_i_2_n_4 ;
  wire \cmp71_i_reg_252_reg[0]_i_2_n_5 ;
  wire \cmp71_i_reg_252_reg[0]_i_2_n_6 ;
  wire \cmp71_i_reg_252_reg[0]_i_2_n_7 ;
  wire \cmp71_i_reg_252_reg[0]_i_9_n_4 ;
  wire \cmp71_i_reg_252_reg[0]_i_9_n_5 ;
  wire \cmp71_i_reg_252_reg[0]_i_9_n_6 ;
  wire \cmp71_i_reg_252_reg[0]_i_9_n_7 ;
  wire [31:0]cols_reg_240;
  wire [31:0]\cols_reg_240_reg[31]_0 ;
  wire [10:0]i_1_fu_185_p2;
  wire [10:0]i_1_reg_256;
  wire i_1_reg_2560;
  wire \i_1_reg_256[10]_i_3_n_4 ;
  wire i_reg_134;
  wire \i_reg_134_reg_n_4_[0] ;
  wire \i_reg_134_reg_n_4_[10] ;
  wire \i_reg_134_reg_n_4_[1] ;
  wire \i_reg_134_reg_n_4_[2] ;
  wire \i_reg_134_reg_n_4_[3] ;
  wire \i_reg_134_reg_n_4_[4] ;
  wire \i_reg_134_reg_n_4_[5] ;
  wire \i_reg_134_reg_n_4_[6] ;
  wire \i_reg_134_reg_n_4_[7] ;
  wire \i_reg_134_reg_n_4_[8] ;
  wire \i_reg_134_reg_n_4_[9] ;
  wire icmp_ln197_fu_213_p2;
  wire \icmp_ln197_reg_275_pp0_iter1_reg_reg_n_4_[0] ;
  wire \icmp_ln197_reg_275_reg_n_4_[0] ;
  wire img_out_cols_c_empty_n;
  wire img_out_data_empty_n;
  wire img_out_rows_c_empty_n;
  wire \int_isr[0]_i_10_n_4 ;
  wire \int_isr[0]_i_11_n_4 ;
  wire \int_isr[0]_i_12_n_4 ;
  wire \int_isr[0]_i_14_n_4 ;
  wire \int_isr[0]_i_15_n_4 ;
  wire \int_isr[0]_i_16_n_4 ;
  wire \int_isr[0]_i_17_n_4 ;
  wire \int_isr[0]_i_18_n_4 ;
  wire \int_isr[0]_i_19_n_4 ;
  wire \int_isr[0]_i_20_n_4 ;
  wire \int_isr[0]_i_21_n_4 ;
  wire \int_isr[0]_i_23_n_4 ;
  wire \int_isr[0]_i_24_n_4 ;
  wire \int_isr[0]_i_25_n_4 ;
  wire \int_isr[0]_i_26_n_4 ;
  wire \int_isr[0]_i_27_n_4 ;
  wire \int_isr[0]_i_28_n_4 ;
  wire \int_isr[0]_i_29_n_4 ;
  wire \int_isr[0]_i_30_n_4 ;
  wire \int_isr[0]_i_31_n_4 ;
  wire \int_isr[0]_i_32_n_4 ;
  wire \int_isr[0]_i_33_n_4 ;
  wire \int_isr[0]_i_34_n_4 ;
  wire \int_isr[0]_i_35_n_4 ;
  wire \int_isr[0]_i_36_n_4 ;
  wire \int_isr[0]_i_37_n_4 ;
  wire \int_isr[0]_i_38_n_4 ;
  wire \int_isr[0]_i_5_n_4 ;
  wire \int_isr[0]_i_6_n_4 ;
  wire \int_isr[0]_i_7_n_4 ;
  wire \int_isr[0]_i_8_n_4 ;
  wire \int_isr[0]_i_9_n_4 ;
  wire \int_isr_reg[0]_i_13_n_4 ;
  wire \int_isr_reg[0]_i_13_n_5 ;
  wire \int_isr_reg[0]_i_13_n_6 ;
  wire \int_isr_reg[0]_i_13_n_7 ;
  wire \int_isr_reg[0]_i_22_n_4 ;
  wire \int_isr_reg[0]_i_22_n_5 ;
  wire \int_isr_reg[0]_i_22_n_6 ;
  wire \int_isr_reg[0]_i_22_n_7 ;
  wire \int_isr_reg[0]_i_3_n_5 ;
  wire \int_isr_reg[0]_i_3_n_6 ;
  wire \int_isr_reg[0]_i_3_n_7 ;
  wire \int_isr_reg[0]_i_4_n_4 ;
  wire \int_isr_reg[0]_i_4_n_5 ;
  wire \int_isr_reg[0]_i_4_n_6 ;
  wire \int_isr_reg[0]_i_4_n_7 ;
  wire internal_full_n_reg;
  wire [10:0]j_1_fu_203_p2;
  wire j_reg_1450;
  wire \j_reg_145[10]_i_10_n_4 ;
  wire \j_reg_145[10]_i_12_n_4 ;
  wire \j_reg_145[10]_i_13_n_4 ;
  wire \j_reg_145[10]_i_14_n_4 ;
  wire \j_reg_145[10]_i_15_n_4 ;
  wire \j_reg_145[10]_i_16_n_4 ;
  wire \j_reg_145[10]_i_17_n_4 ;
  wire \j_reg_145[10]_i_18_n_4 ;
  wire \j_reg_145[10]_i_19_n_4 ;
  wire \j_reg_145[10]_i_6_n_4 ;
  wire \j_reg_145[10]_i_8_n_4 ;
  wire \j_reg_145[10]_i_9_n_4 ;
  wire [10:0]j_reg_145_reg;
  wire \j_reg_145_reg[10]_i_11_n_4 ;
  wire \j_reg_145_reg[10]_i_11_n_5 ;
  wire \j_reg_145_reg[10]_i_11_n_6 ;
  wire \j_reg_145_reg[10]_i_11_n_7 ;
  wire \j_reg_145_reg[10]_i_4_n_6 ;
  wire \j_reg_145_reg[10]_i_4_n_7 ;
  wire \j_reg_145_reg[10]_i_7_n_4 ;
  wire \j_reg_145_reg[10]_i_7_n_5 ;
  wire \j_reg_145_reg[10]_i_7_n_6 ;
  wire \j_reg_145_reg[10]_i_7_n_7 ;
  wire mOutPtr110_out;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_10;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_18;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_19;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_20;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_5;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_7;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_8;
  wire [31:0]rows_reg_235;
  wire [31:0]\rows_reg_235_reg[31]_0 ;
  wire sof_3_reg_156;
  wire sof_fu_82;
  wire \sof_fu_82[0]_i_1_n_4 ;
  wire [23:0]stream_out_TDATA;
  wire [0:0]stream_out_TLAST;
  wire stream_out_TREADY;
  wire [0:0]stream_out_TUSER;
  wire [31:0]sub_i_fu_175_p2;
  wire [31:0]sub_i_reg_247;
  wire \sub_i_reg_247[12]_i_2_n_4 ;
  wire \sub_i_reg_247[12]_i_3_n_4 ;
  wire \sub_i_reg_247[12]_i_4_n_4 ;
  wire \sub_i_reg_247[12]_i_5_n_4 ;
  wire \sub_i_reg_247[16]_i_2_n_4 ;
  wire \sub_i_reg_247[16]_i_3_n_4 ;
  wire \sub_i_reg_247[16]_i_4_n_4 ;
  wire \sub_i_reg_247[16]_i_5_n_4 ;
  wire \sub_i_reg_247[20]_i_2_n_4 ;
  wire \sub_i_reg_247[20]_i_3_n_4 ;
  wire \sub_i_reg_247[20]_i_4_n_4 ;
  wire \sub_i_reg_247[20]_i_5_n_4 ;
  wire \sub_i_reg_247[24]_i_2_n_4 ;
  wire \sub_i_reg_247[24]_i_3_n_4 ;
  wire \sub_i_reg_247[24]_i_4_n_4 ;
  wire \sub_i_reg_247[24]_i_5_n_4 ;
  wire \sub_i_reg_247[28]_i_2_n_4 ;
  wire \sub_i_reg_247[28]_i_3_n_4 ;
  wire \sub_i_reg_247[28]_i_4_n_4 ;
  wire \sub_i_reg_247[28]_i_5_n_4 ;
  wire \sub_i_reg_247[31]_i_2_n_4 ;
  wire \sub_i_reg_247[31]_i_3_n_4 ;
  wire \sub_i_reg_247[31]_i_4_n_4 ;
  wire \sub_i_reg_247[4]_i_2_n_4 ;
  wire \sub_i_reg_247[4]_i_3_n_4 ;
  wire \sub_i_reg_247[4]_i_4_n_4 ;
  wire \sub_i_reg_247[4]_i_5_n_4 ;
  wire \sub_i_reg_247[8]_i_2_n_4 ;
  wire \sub_i_reg_247[8]_i_3_n_4 ;
  wire \sub_i_reg_247[8]_i_4_n_4 ;
  wire \sub_i_reg_247[8]_i_5_n_4 ;
  wire \sub_i_reg_247_reg[12]_i_1_n_4 ;
  wire \sub_i_reg_247_reg[12]_i_1_n_5 ;
  wire \sub_i_reg_247_reg[12]_i_1_n_6 ;
  wire \sub_i_reg_247_reg[12]_i_1_n_7 ;
  wire \sub_i_reg_247_reg[16]_i_1_n_4 ;
  wire \sub_i_reg_247_reg[16]_i_1_n_5 ;
  wire \sub_i_reg_247_reg[16]_i_1_n_6 ;
  wire \sub_i_reg_247_reg[16]_i_1_n_7 ;
  wire \sub_i_reg_247_reg[20]_i_1_n_4 ;
  wire \sub_i_reg_247_reg[20]_i_1_n_5 ;
  wire \sub_i_reg_247_reg[20]_i_1_n_6 ;
  wire \sub_i_reg_247_reg[20]_i_1_n_7 ;
  wire \sub_i_reg_247_reg[24]_i_1_n_4 ;
  wire \sub_i_reg_247_reg[24]_i_1_n_5 ;
  wire \sub_i_reg_247_reg[24]_i_1_n_6 ;
  wire \sub_i_reg_247_reg[24]_i_1_n_7 ;
  wire \sub_i_reg_247_reg[28]_i_1_n_4 ;
  wire \sub_i_reg_247_reg[28]_i_1_n_5 ;
  wire \sub_i_reg_247_reg[28]_i_1_n_6 ;
  wire \sub_i_reg_247_reg[28]_i_1_n_7 ;
  wire \sub_i_reg_247_reg[31]_i_1_n_6 ;
  wire \sub_i_reg_247_reg[31]_i_1_n_7 ;
  wire \sub_i_reg_247_reg[4]_i_1_n_4 ;
  wire \sub_i_reg_247_reg[4]_i_1_n_5 ;
  wire \sub_i_reg_247_reg[4]_i_1_n_6 ;
  wire \sub_i_reg_247_reg[4]_i_1_n_7 ;
  wire \sub_i_reg_247_reg[8]_i_1_n_4 ;
  wire \sub_i_reg_247_reg[8]_i_1_n_5 ;
  wire \sub_i_reg_247_reg[8]_i_1_n_6 ;
  wire \sub_i_reg_247_reg[8]_i_1_n_7 ;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read;
  wire xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read;
  wire [3:3]\NLW_axi_last_V_reg_279_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_axi_last_V_reg_279_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_axi_last_V_reg_279_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_axi_last_V_reg_279_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_cmp71_i_reg_252_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cmp71_i_reg_252_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp71_i_reg_252_reg[0]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp71_i_reg_252_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp71_i_reg_252_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_int_isr_reg[0]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_int_isr_reg[0]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_int_isr_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_int_isr_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_j_reg_145_reg[10]_i_11_O_UNCONNECTED ;
  wire [3:3]\NLW_j_reg_145_reg[10]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_j_reg_145_reg[10]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_j_reg_145_reg[10]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_sub_i_reg_247_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_i_reg_247_reg[31]_i_1_O_UNCONNECTED ;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[1]_0 ),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_5),
        .Q(ap_enable_reg_pp0_iter1_reg_n_4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_7),
        .Q(ap_enable_reg_pp0_iter2_reg_n_4),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_279[0]_i_10 
       (.I0(sub_i_reg_247[17]),
        .I1(sub_i_reg_247[16]),
        .I2(sub_i_reg_247[15]),
        .O(\axi_last_V_reg_279[0]_i_10_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_279[0]_i_11 
       (.I0(sub_i_reg_247[14]),
        .I1(sub_i_reg_247[13]),
        .I2(sub_i_reg_247[12]),
        .O(\axi_last_V_reg_279[0]_i_11_n_4 ));
  LUT5 #(
    .INIT(32'h41000041)) 
    \axi_last_V_reg_279[0]_i_12 
       (.I0(sub_i_reg_247[11]),
        .I1(j_reg_145_reg[9]),
        .I2(sub_i_reg_247[9]),
        .I3(j_reg_145_reg[10]),
        .I4(sub_i_reg_247[10]),
        .O(\axi_last_V_reg_279[0]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_279[0]_i_13 
       (.I0(j_reg_145_reg[7]),
        .I1(sub_i_reg_247[7]),
        .I2(j_reg_145_reg[6]),
        .I3(sub_i_reg_247[6]),
        .I4(j_reg_145_reg[8]),
        .I5(sub_i_reg_247[8]),
        .O(\axi_last_V_reg_279[0]_i_13_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_279[0]_i_14 
       (.I0(j_reg_145_reg[4]),
        .I1(sub_i_reg_247[4]),
        .I2(j_reg_145_reg[3]),
        .I3(sub_i_reg_247[3]),
        .I4(j_reg_145_reg[5]),
        .I5(sub_i_reg_247[5]),
        .O(\axi_last_V_reg_279[0]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_279[0]_i_15 
       (.I0(j_reg_145_reg[1]),
        .I1(sub_i_reg_247[1]),
        .I2(j_reg_145_reg[0]),
        .I3(sub_i_reg_247[0]),
        .I4(j_reg_145_reg[2]),
        .I5(sub_i_reg_247[2]),
        .O(\axi_last_V_reg_279[0]_i_15_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \axi_last_V_reg_279[0]_i_4 
       (.I0(sub_i_reg_247[31]),
        .I1(sub_i_reg_247[30]),
        .O(\axi_last_V_reg_279[0]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_279[0]_i_5 
       (.I0(sub_i_reg_247[29]),
        .I1(sub_i_reg_247[28]),
        .I2(sub_i_reg_247[27]),
        .O(\axi_last_V_reg_279[0]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_279[0]_i_6 
       (.I0(sub_i_reg_247[26]),
        .I1(sub_i_reg_247[25]),
        .I2(sub_i_reg_247[24]),
        .O(\axi_last_V_reg_279[0]_i_6_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_279[0]_i_8 
       (.I0(sub_i_reg_247[23]),
        .I1(sub_i_reg_247[22]),
        .I2(sub_i_reg_247[21]),
        .O(\axi_last_V_reg_279[0]_i_8_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_279[0]_i_9 
       (.I0(sub_i_reg_247[20]),
        .I1(sub_i_reg_247[19]),
        .I2(sub_i_reg_247[18]),
        .O(\axi_last_V_reg_279[0]_i_9_n_4 ));
  FDRE \axi_last_V_reg_279_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_18),
        .Q(axi_last_V_reg_279),
        .R(1'b0));
  CARRY4 \axi_last_V_reg_279_reg[0]_i_2 
       (.CI(\axi_last_V_reg_279_reg[0]_i_3_n_4 ),
        .CO({\NLW_axi_last_V_reg_279_reg[0]_i_2_CO_UNCONNECTED [3],axi_last_V_fu_218_p2,\axi_last_V_reg_279_reg[0]_i_2_n_6 ,\axi_last_V_reg_279_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_last_V_reg_279_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\axi_last_V_reg_279[0]_i_4_n_4 ,\axi_last_V_reg_279[0]_i_5_n_4 ,\axi_last_V_reg_279[0]_i_6_n_4 }));
  CARRY4 \axi_last_V_reg_279_reg[0]_i_3 
       (.CI(\axi_last_V_reg_279_reg[0]_i_7_n_4 ),
        .CO({\axi_last_V_reg_279_reg[0]_i_3_n_4 ,\axi_last_V_reg_279_reg[0]_i_3_n_5 ,\axi_last_V_reg_279_reg[0]_i_3_n_6 ,\axi_last_V_reg_279_reg[0]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_last_V_reg_279_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\axi_last_V_reg_279[0]_i_8_n_4 ,\axi_last_V_reg_279[0]_i_9_n_4 ,\axi_last_V_reg_279[0]_i_10_n_4 ,\axi_last_V_reg_279[0]_i_11_n_4 }));
  CARRY4 \axi_last_V_reg_279_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\axi_last_V_reg_279_reg[0]_i_7_n_4 ,\axi_last_V_reg_279_reg[0]_i_7_n_5 ,\axi_last_V_reg_279_reg[0]_i_7_n_6 ,\axi_last_V_reg_279_reg[0]_i_7_n_7 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_last_V_reg_279_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\axi_last_V_reg_279[0]_i_12_n_4 ,\axi_last_V_reg_279[0]_i_13_n_4 ,\axi_last_V_reg_279[0]_i_14_n_4 ,\axi_last_V_reg_279[0]_i_15_n_4 }));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp71_i_reg_252[0]_i_10 
       (.I0(cols_reg_240[24]),
        .I1(cols_reg_240[25]),
        .O(\cmp71_i_reg_252[0]_i_10_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp71_i_reg_252[0]_i_11 
       (.I0(cols_reg_240[22]),
        .I1(cols_reg_240[23]),
        .O(\cmp71_i_reg_252[0]_i_11_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp71_i_reg_252[0]_i_12 
       (.I0(cols_reg_240[20]),
        .I1(cols_reg_240[21]),
        .O(\cmp71_i_reg_252[0]_i_12_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp71_i_reg_252[0]_i_13 
       (.I0(cols_reg_240[18]),
        .I1(cols_reg_240[19]),
        .O(\cmp71_i_reg_252[0]_i_13_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp71_i_reg_252[0]_i_14 
       (.I0(cols_reg_240[25]),
        .I1(cols_reg_240[24]),
        .O(\cmp71_i_reg_252[0]_i_14_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp71_i_reg_252[0]_i_15 
       (.I0(cols_reg_240[23]),
        .I1(cols_reg_240[22]),
        .O(\cmp71_i_reg_252[0]_i_15_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp71_i_reg_252[0]_i_16 
       (.I0(cols_reg_240[21]),
        .I1(cols_reg_240[20]),
        .O(\cmp71_i_reg_252[0]_i_16_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp71_i_reg_252[0]_i_17 
       (.I0(cols_reg_240[19]),
        .I1(cols_reg_240[18]),
        .O(\cmp71_i_reg_252[0]_i_17_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp71_i_reg_252[0]_i_19 
       (.I0(cols_reg_240[16]),
        .I1(cols_reg_240[17]),
        .O(\cmp71_i_reg_252[0]_i_19_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp71_i_reg_252[0]_i_20 
       (.I0(cols_reg_240[14]),
        .I1(cols_reg_240[15]),
        .O(\cmp71_i_reg_252[0]_i_20_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp71_i_reg_252[0]_i_21 
       (.I0(cols_reg_240[12]),
        .I1(cols_reg_240[13]),
        .O(\cmp71_i_reg_252[0]_i_21_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp71_i_reg_252[0]_i_22 
       (.I0(cols_reg_240[10]),
        .I1(cols_reg_240[11]),
        .O(\cmp71_i_reg_252[0]_i_22_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp71_i_reg_252[0]_i_23 
       (.I0(cols_reg_240[17]),
        .I1(cols_reg_240[16]),
        .O(\cmp71_i_reg_252[0]_i_23_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp71_i_reg_252[0]_i_24 
       (.I0(cols_reg_240[15]),
        .I1(cols_reg_240[14]),
        .O(\cmp71_i_reg_252[0]_i_24_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp71_i_reg_252[0]_i_25 
       (.I0(cols_reg_240[13]),
        .I1(cols_reg_240[12]),
        .O(\cmp71_i_reg_252[0]_i_25_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp71_i_reg_252[0]_i_26 
       (.I0(cols_reg_240[11]),
        .I1(cols_reg_240[10]),
        .O(\cmp71_i_reg_252[0]_i_26_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp71_i_reg_252[0]_i_27 
       (.I0(cols_reg_240[1]),
        .I1(cols_reg_240[0]),
        .O(\cmp71_i_reg_252[0]_i_27_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp71_i_reg_252[0]_i_28 
       (.I0(cols_reg_240[8]),
        .I1(cols_reg_240[9]),
        .O(\cmp71_i_reg_252[0]_i_28_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp71_i_reg_252[0]_i_29 
       (.I0(cols_reg_240[6]),
        .I1(cols_reg_240[7]),
        .O(\cmp71_i_reg_252[0]_i_29_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmp71_i_reg_252[0]_i_3 
       (.I0(cols_reg_240[30]),
        .I1(cols_reg_240[31]),
        .O(\cmp71_i_reg_252[0]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp71_i_reg_252[0]_i_30 
       (.I0(cols_reg_240[4]),
        .I1(cols_reg_240[5]),
        .O(\cmp71_i_reg_252[0]_i_30_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp71_i_reg_252[0]_i_31 
       (.I0(cols_reg_240[2]),
        .I1(cols_reg_240[3]),
        .O(\cmp71_i_reg_252[0]_i_31_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp71_i_reg_252[0]_i_32 
       (.I0(cols_reg_240[9]),
        .I1(cols_reg_240[8]),
        .O(\cmp71_i_reg_252[0]_i_32_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp71_i_reg_252[0]_i_33 
       (.I0(cols_reg_240[7]),
        .I1(cols_reg_240[6]),
        .O(\cmp71_i_reg_252[0]_i_33_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp71_i_reg_252[0]_i_34 
       (.I0(cols_reg_240[5]),
        .I1(cols_reg_240[4]),
        .O(\cmp71_i_reg_252[0]_i_34_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp71_i_reg_252[0]_i_35 
       (.I0(cols_reg_240[3]),
        .I1(cols_reg_240[2]),
        .O(\cmp71_i_reg_252[0]_i_35_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp71_i_reg_252[0]_i_4 
       (.I0(cols_reg_240[28]),
        .I1(cols_reg_240[29]),
        .O(\cmp71_i_reg_252[0]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp71_i_reg_252[0]_i_5 
       (.I0(cols_reg_240[26]),
        .I1(cols_reg_240[27]),
        .O(\cmp71_i_reg_252[0]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp71_i_reg_252[0]_i_6 
       (.I0(cols_reg_240[31]),
        .I1(cols_reg_240[30]),
        .O(\cmp71_i_reg_252[0]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp71_i_reg_252[0]_i_7 
       (.I0(cols_reg_240[29]),
        .I1(cols_reg_240[28]),
        .O(\cmp71_i_reg_252[0]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp71_i_reg_252[0]_i_8 
       (.I0(cols_reg_240[27]),
        .I1(cols_reg_240[26]),
        .O(\cmp71_i_reg_252[0]_i_8_n_4 ));
  FDRE \cmp71_i_reg_252_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(cmp71_i_fu_180_p2),
        .Q(cmp71_i_reg_252),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp71_i_reg_252_reg[0]_i_1 
       (.CI(\cmp71_i_reg_252_reg[0]_i_2_n_4 ),
        .CO({\NLW_cmp71_i_reg_252_reg[0]_i_1_CO_UNCONNECTED [3],cmp71_i_fu_180_p2,\cmp71_i_reg_252_reg[0]_i_1_n_6 ,\cmp71_i_reg_252_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,\cmp71_i_reg_252[0]_i_3_n_4 ,\cmp71_i_reg_252[0]_i_4_n_4 ,\cmp71_i_reg_252[0]_i_5_n_4 }),
        .O(\NLW_cmp71_i_reg_252_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\cmp71_i_reg_252[0]_i_6_n_4 ,\cmp71_i_reg_252[0]_i_7_n_4 ,\cmp71_i_reg_252[0]_i_8_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp71_i_reg_252_reg[0]_i_18 
       (.CI(1'b0),
        .CO({\cmp71_i_reg_252_reg[0]_i_18_n_4 ,\cmp71_i_reg_252_reg[0]_i_18_n_5 ,\cmp71_i_reg_252_reg[0]_i_18_n_6 ,\cmp71_i_reg_252_reg[0]_i_18_n_7 }),
        .CYINIT(\cmp71_i_reg_252[0]_i_27_n_4 ),
        .DI({\cmp71_i_reg_252[0]_i_28_n_4 ,\cmp71_i_reg_252[0]_i_29_n_4 ,\cmp71_i_reg_252[0]_i_30_n_4 ,\cmp71_i_reg_252[0]_i_31_n_4 }),
        .O(\NLW_cmp71_i_reg_252_reg[0]_i_18_O_UNCONNECTED [3:0]),
        .S({\cmp71_i_reg_252[0]_i_32_n_4 ,\cmp71_i_reg_252[0]_i_33_n_4 ,\cmp71_i_reg_252[0]_i_34_n_4 ,\cmp71_i_reg_252[0]_i_35_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp71_i_reg_252_reg[0]_i_2 
       (.CI(\cmp71_i_reg_252_reg[0]_i_9_n_4 ),
        .CO({\cmp71_i_reg_252_reg[0]_i_2_n_4 ,\cmp71_i_reg_252_reg[0]_i_2_n_5 ,\cmp71_i_reg_252_reg[0]_i_2_n_6 ,\cmp71_i_reg_252_reg[0]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\cmp71_i_reg_252[0]_i_10_n_4 ,\cmp71_i_reg_252[0]_i_11_n_4 ,\cmp71_i_reg_252[0]_i_12_n_4 ,\cmp71_i_reg_252[0]_i_13_n_4 }),
        .O(\NLW_cmp71_i_reg_252_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\cmp71_i_reg_252[0]_i_14_n_4 ,\cmp71_i_reg_252[0]_i_15_n_4 ,\cmp71_i_reg_252[0]_i_16_n_4 ,\cmp71_i_reg_252[0]_i_17_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp71_i_reg_252_reg[0]_i_9 
       (.CI(\cmp71_i_reg_252_reg[0]_i_18_n_4 ),
        .CO({\cmp71_i_reg_252_reg[0]_i_9_n_4 ,\cmp71_i_reg_252_reg[0]_i_9_n_5 ,\cmp71_i_reg_252_reg[0]_i_9_n_6 ,\cmp71_i_reg_252_reg[0]_i_9_n_7 }),
        .CYINIT(1'b0),
        .DI({\cmp71_i_reg_252[0]_i_19_n_4 ,\cmp71_i_reg_252[0]_i_20_n_4 ,\cmp71_i_reg_252[0]_i_21_n_4 ,\cmp71_i_reg_252[0]_i_22_n_4 }),
        .O(\NLW_cmp71_i_reg_252_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\cmp71_i_reg_252[0]_i_23_n_4 ,\cmp71_i_reg_252[0]_i_24_n_4 ,\cmp71_i_reg_252[0]_i_25_n_4 ,\cmp71_i_reg_252[0]_i_26_n_4 }));
  FDRE \cols_reg_240_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [0]),
        .Q(cols_reg_240[0]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [10]),
        .Q(cols_reg_240[10]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [11]),
        .Q(cols_reg_240[11]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [12]),
        .Q(cols_reg_240[12]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [13]),
        .Q(cols_reg_240[13]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [14]),
        .Q(cols_reg_240[14]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [15]),
        .Q(cols_reg_240[15]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [16]),
        .Q(cols_reg_240[16]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [17]),
        .Q(cols_reg_240[17]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [18]),
        .Q(cols_reg_240[18]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [19]),
        .Q(cols_reg_240[19]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [1]),
        .Q(cols_reg_240[1]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [20]),
        .Q(cols_reg_240[20]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [21]),
        .Q(cols_reg_240[21]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [22]),
        .Q(cols_reg_240[22]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [23]),
        .Q(cols_reg_240[23]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [24]),
        .Q(cols_reg_240[24]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [25]),
        .Q(cols_reg_240[25]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [26]),
        .Q(cols_reg_240[26]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [27]),
        .Q(cols_reg_240[27]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [28]),
        .Q(cols_reg_240[28]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [29]),
        .Q(cols_reg_240[29]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [2]),
        .Q(cols_reg_240[2]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [30]),
        .Q(cols_reg_240[30]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [31]),
        .Q(cols_reg_240[31]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [3]),
        .Q(cols_reg_240[3]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [4]),
        .Q(cols_reg_240[4]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [5]),
        .Q(cols_reg_240[5]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [6]),
        .Q(cols_reg_240[6]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [7]),
        .Q(cols_reg_240[7]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [8]),
        .Q(cols_reg_240[8]),
        .R(1'b0));
  FDRE \cols_reg_240_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_240_reg[31]_0 [9]),
        .Q(cols_reg_240[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_reg_256[0]_i_1 
       (.I0(\i_reg_134_reg_n_4_[0] ),
        .O(i_1_fu_185_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_1_reg_256[10]_i_2 
       (.I0(\i_reg_134_reg_n_4_[8] ),
        .I1(\i_reg_134_reg_n_4_[6] ),
        .I2(\i_1_reg_256[10]_i_3_n_4 ),
        .I3(\i_reg_134_reg_n_4_[7] ),
        .I4(\i_reg_134_reg_n_4_[9] ),
        .I5(\i_reg_134_reg_n_4_[10] ),
        .O(i_1_fu_185_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_1_reg_256[10]_i_3 
       (.I0(\i_reg_134_reg_n_4_[5] ),
        .I1(\i_reg_134_reg_n_4_[3] ),
        .I2(\i_reg_134_reg_n_4_[1] ),
        .I3(\i_reg_134_reg_n_4_[0] ),
        .I4(\i_reg_134_reg_n_4_[2] ),
        .I5(\i_reg_134_reg_n_4_[4] ),
        .O(\i_1_reg_256[10]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_reg_256[1]_i_1 
       (.I0(\i_reg_134_reg_n_4_[0] ),
        .I1(\i_reg_134_reg_n_4_[1] ),
        .O(i_1_fu_185_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_1_reg_256[2]_i_1 
       (.I0(\i_reg_134_reg_n_4_[0] ),
        .I1(\i_reg_134_reg_n_4_[1] ),
        .I2(\i_reg_134_reg_n_4_[2] ),
        .O(i_1_fu_185_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_1_reg_256[3]_i_1 
       (.I0(\i_reg_134_reg_n_4_[1] ),
        .I1(\i_reg_134_reg_n_4_[0] ),
        .I2(\i_reg_134_reg_n_4_[2] ),
        .I3(\i_reg_134_reg_n_4_[3] ),
        .O(i_1_fu_185_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_1_reg_256[4]_i_1 
       (.I0(\i_reg_134_reg_n_4_[2] ),
        .I1(\i_reg_134_reg_n_4_[0] ),
        .I2(\i_reg_134_reg_n_4_[1] ),
        .I3(\i_reg_134_reg_n_4_[3] ),
        .I4(\i_reg_134_reg_n_4_[4] ),
        .O(i_1_fu_185_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_1_reg_256[5]_i_1 
       (.I0(\i_reg_134_reg_n_4_[3] ),
        .I1(\i_reg_134_reg_n_4_[1] ),
        .I2(\i_reg_134_reg_n_4_[0] ),
        .I3(\i_reg_134_reg_n_4_[2] ),
        .I4(\i_reg_134_reg_n_4_[4] ),
        .I5(\i_reg_134_reg_n_4_[5] ),
        .O(i_1_fu_185_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_reg_256[6]_i_1 
       (.I0(\i_1_reg_256[10]_i_3_n_4 ),
        .I1(\i_reg_134_reg_n_4_[6] ),
        .O(i_1_fu_185_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_1_reg_256[7]_i_1 
       (.I0(\i_1_reg_256[10]_i_3_n_4 ),
        .I1(\i_reg_134_reg_n_4_[6] ),
        .I2(\i_reg_134_reg_n_4_[7] ),
        .O(i_1_fu_185_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_1_reg_256[8]_i_1 
       (.I0(\i_reg_134_reg_n_4_[6] ),
        .I1(\i_1_reg_256[10]_i_3_n_4 ),
        .I2(\i_reg_134_reg_n_4_[7] ),
        .I3(\i_reg_134_reg_n_4_[8] ),
        .O(i_1_fu_185_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_1_reg_256[9]_i_1 
       (.I0(\i_reg_134_reg_n_4_[7] ),
        .I1(\i_1_reg_256[10]_i_3_n_4 ),
        .I2(\i_reg_134_reg_n_4_[6] ),
        .I3(\i_reg_134_reg_n_4_[8] ),
        .I4(\i_reg_134_reg_n_4_[9] ),
        .O(i_1_fu_185_p2[9]));
  FDRE \i_1_reg_256_reg[0] 
       (.C(ap_clk),
        .CE(i_1_reg_2560),
        .D(i_1_fu_185_p2[0]),
        .Q(i_1_reg_256[0]),
        .R(1'b0));
  FDRE \i_1_reg_256_reg[10] 
       (.C(ap_clk),
        .CE(i_1_reg_2560),
        .D(i_1_fu_185_p2[10]),
        .Q(i_1_reg_256[10]),
        .R(1'b0));
  FDRE \i_1_reg_256_reg[1] 
       (.C(ap_clk),
        .CE(i_1_reg_2560),
        .D(i_1_fu_185_p2[1]),
        .Q(i_1_reg_256[1]),
        .R(1'b0));
  FDRE \i_1_reg_256_reg[2] 
       (.C(ap_clk),
        .CE(i_1_reg_2560),
        .D(i_1_fu_185_p2[2]),
        .Q(i_1_reg_256[2]),
        .R(1'b0));
  FDRE \i_1_reg_256_reg[3] 
       (.C(ap_clk),
        .CE(i_1_reg_2560),
        .D(i_1_fu_185_p2[3]),
        .Q(i_1_reg_256[3]),
        .R(1'b0));
  FDRE \i_1_reg_256_reg[4] 
       (.C(ap_clk),
        .CE(i_1_reg_2560),
        .D(i_1_fu_185_p2[4]),
        .Q(i_1_reg_256[4]),
        .R(1'b0));
  FDRE \i_1_reg_256_reg[5] 
       (.C(ap_clk),
        .CE(i_1_reg_2560),
        .D(i_1_fu_185_p2[5]),
        .Q(i_1_reg_256[5]),
        .R(1'b0));
  FDRE \i_1_reg_256_reg[6] 
       (.C(ap_clk),
        .CE(i_1_reg_2560),
        .D(i_1_fu_185_p2[6]),
        .Q(i_1_reg_256[6]),
        .R(1'b0));
  FDRE \i_1_reg_256_reg[7] 
       (.C(ap_clk),
        .CE(i_1_reg_2560),
        .D(i_1_fu_185_p2[7]),
        .Q(i_1_reg_256[7]),
        .R(1'b0));
  FDRE \i_1_reg_256_reg[8] 
       (.C(ap_clk),
        .CE(i_1_reg_2560),
        .D(i_1_fu_185_p2[8]),
        .Q(i_1_reg_256[8]),
        .R(1'b0));
  FDRE \i_1_reg_256_reg[9] 
       (.C(ap_clk),
        .CE(i_1_reg_2560),
        .D(i_1_fu_185_p2[9]),
        .Q(i_1_reg_256[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \i_reg_134[10]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state7),
        .O(i_reg_134));
  FDRE \i_reg_134_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_256[0]),
        .Q(\i_reg_134_reg_n_4_[0] ),
        .R(i_reg_134));
  FDRE \i_reg_134_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_256[10]),
        .Q(\i_reg_134_reg_n_4_[10] ),
        .R(i_reg_134));
  FDRE \i_reg_134_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_256[1]),
        .Q(\i_reg_134_reg_n_4_[1] ),
        .R(i_reg_134));
  FDRE \i_reg_134_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_256[2]),
        .Q(\i_reg_134_reg_n_4_[2] ),
        .R(i_reg_134));
  FDRE \i_reg_134_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_256[3]),
        .Q(\i_reg_134_reg_n_4_[3] ),
        .R(i_reg_134));
  FDRE \i_reg_134_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_256[4]),
        .Q(\i_reg_134_reg_n_4_[4] ),
        .R(i_reg_134));
  FDRE \i_reg_134_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_256[5]),
        .Q(\i_reg_134_reg_n_4_[5] ),
        .R(i_reg_134));
  FDRE \i_reg_134_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_256[6]),
        .Q(\i_reg_134_reg_n_4_[6] ),
        .R(i_reg_134));
  FDRE \i_reg_134_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_256[7]),
        .Q(\i_reg_134_reg_n_4_[7] ),
        .R(i_reg_134));
  FDRE \i_reg_134_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_256[8]),
        .Q(\i_reg_134_reg_n_4_[8] ),
        .R(i_reg_134));
  FDRE \i_reg_134_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_256[9]),
        .Q(\i_reg_134_reg_n_4_[9] ),
        .R(i_reg_134));
  FDRE \icmp_ln197_reg_275_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_19),
        .Q(\icmp_ln197_reg_275_pp0_iter1_reg_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \icmp_ln197_reg_275_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_20),
        .Q(\icmp_ln197_reg_275_reg_n_4_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \int_isr[0]_i_10 
       (.I0(rows_reg_235[29]),
        .I1(rows_reg_235[28]),
        .O(\int_isr[0]_i_10_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \int_isr[0]_i_11 
       (.I0(rows_reg_235[27]),
        .I1(rows_reg_235[26]),
        .O(\int_isr[0]_i_11_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \int_isr[0]_i_12 
       (.I0(rows_reg_235[25]),
        .I1(rows_reg_235[24]),
        .O(\int_isr[0]_i_12_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \int_isr[0]_i_14 
       (.I0(rows_reg_235[22]),
        .I1(rows_reg_235[23]),
        .O(\int_isr[0]_i_14_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \int_isr[0]_i_15 
       (.I0(rows_reg_235[20]),
        .I1(rows_reg_235[21]),
        .O(\int_isr[0]_i_15_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \int_isr[0]_i_16 
       (.I0(rows_reg_235[18]),
        .I1(rows_reg_235[19]),
        .O(\int_isr[0]_i_16_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \int_isr[0]_i_17 
       (.I0(rows_reg_235[16]),
        .I1(rows_reg_235[17]),
        .O(\int_isr[0]_i_17_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \int_isr[0]_i_18 
       (.I0(rows_reg_235[23]),
        .I1(rows_reg_235[22]),
        .O(\int_isr[0]_i_18_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \int_isr[0]_i_19 
       (.I0(rows_reg_235[21]),
        .I1(rows_reg_235[20]),
        .O(\int_isr[0]_i_19_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \int_isr[0]_i_20 
       (.I0(rows_reg_235[19]),
        .I1(rows_reg_235[18]),
        .O(\int_isr[0]_i_20_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \int_isr[0]_i_21 
       (.I0(rows_reg_235[17]),
        .I1(rows_reg_235[16]),
        .O(\int_isr[0]_i_21_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \int_isr[0]_i_23 
       (.I0(rows_reg_235[14]),
        .I1(rows_reg_235[15]),
        .O(\int_isr[0]_i_23_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \int_isr[0]_i_24 
       (.I0(rows_reg_235[12]),
        .I1(rows_reg_235[13]),
        .O(\int_isr[0]_i_24_n_4 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \int_isr[0]_i_25 
       (.I0(\i_reg_134_reg_n_4_[10] ),
        .I1(rows_reg_235[10]),
        .I2(rows_reg_235[11]),
        .O(\int_isr[0]_i_25_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \int_isr[0]_i_26 
       (.I0(rows_reg_235[8]),
        .I1(\i_reg_134_reg_n_4_[8] ),
        .I2(\i_reg_134_reg_n_4_[9] ),
        .I3(rows_reg_235[9]),
        .O(\int_isr[0]_i_26_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \int_isr[0]_i_27 
       (.I0(rows_reg_235[15]),
        .I1(rows_reg_235[14]),
        .O(\int_isr[0]_i_27_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \int_isr[0]_i_28 
       (.I0(rows_reg_235[13]),
        .I1(rows_reg_235[12]),
        .O(\int_isr[0]_i_28_n_4 ));
  LUT3 #(
    .INIT(8'h09)) 
    \int_isr[0]_i_29 
       (.I0(\i_reg_134_reg_n_4_[10] ),
        .I1(rows_reg_235[10]),
        .I2(rows_reg_235[11]),
        .O(\int_isr[0]_i_29_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \int_isr[0]_i_30 
       (.I0(\i_reg_134_reg_n_4_[9] ),
        .I1(rows_reg_235[9]),
        .I2(\i_reg_134_reg_n_4_[8] ),
        .I3(rows_reg_235[8]),
        .O(\int_isr[0]_i_30_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \int_isr[0]_i_31 
       (.I0(rows_reg_235[6]),
        .I1(\i_reg_134_reg_n_4_[6] ),
        .I2(\i_reg_134_reg_n_4_[7] ),
        .I3(rows_reg_235[7]),
        .O(\int_isr[0]_i_31_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \int_isr[0]_i_32 
       (.I0(rows_reg_235[4]),
        .I1(\i_reg_134_reg_n_4_[4] ),
        .I2(\i_reg_134_reg_n_4_[5] ),
        .I3(rows_reg_235[5]),
        .O(\int_isr[0]_i_32_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \int_isr[0]_i_33 
       (.I0(rows_reg_235[2]),
        .I1(\i_reg_134_reg_n_4_[2] ),
        .I2(\i_reg_134_reg_n_4_[3] ),
        .I3(rows_reg_235[3]),
        .O(\int_isr[0]_i_33_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \int_isr[0]_i_34 
       (.I0(rows_reg_235[0]),
        .I1(\i_reg_134_reg_n_4_[0] ),
        .I2(\i_reg_134_reg_n_4_[1] ),
        .I3(rows_reg_235[1]),
        .O(\int_isr[0]_i_34_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \int_isr[0]_i_35 
       (.I0(\i_reg_134_reg_n_4_[7] ),
        .I1(rows_reg_235[7]),
        .I2(\i_reg_134_reg_n_4_[6] ),
        .I3(rows_reg_235[6]),
        .O(\int_isr[0]_i_35_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \int_isr[0]_i_36 
       (.I0(\i_reg_134_reg_n_4_[5] ),
        .I1(rows_reg_235[5]),
        .I2(\i_reg_134_reg_n_4_[4] ),
        .I3(rows_reg_235[4]),
        .O(\int_isr[0]_i_36_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \int_isr[0]_i_37 
       (.I0(\i_reg_134_reg_n_4_[3] ),
        .I1(rows_reg_235[3]),
        .I2(\i_reg_134_reg_n_4_[2] ),
        .I3(rows_reg_235[2]),
        .O(\int_isr[0]_i_37_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \int_isr[0]_i_38 
       (.I0(\i_reg_134_reg_n_4_[1] ),
        .I1(rows_reg_235[1]),
        .I2(\i_reg_134_reg_n_4_[0] ),
        .I3(rows_reg_235[0]),
        .O(\int_isr[0]_i_38_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \int_isr[0]_i_5 
       (.I0(rows_reg_235[30]),
        .I1(rows_reg_235[31]),
        .O(\int_isr[0]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \int_isr[0]_i_6 
       (.I0(rows_reg_235[28]),
        .I1(rows_reg_235[29]),
        .O(\int_isr[0]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \int_isr[0]_i_7 
       (.I0(rows_reg_235[26]),
        .I1(rows_reg_235[27]),
        .O(\int_isr[0]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \int_isr[0]_i_8 
       (.I0(rows_reg_235[24]),
        .I1(rows_reg_235[25]),
        .O(\int_isr[0]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \int_isr[0]_i_9 
       (.I0(rows_reg_235[31]),
        .I1(rows_reg_235[30]),
        .O(\int_isr[0]_i_9_n_4 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \int_isr_reg[0]_i_13 
       (.CI(\int_isr_reg[0]_i_22_n_4 ),
        .CO({\int_isr_reg[0]_i_13_n_4 ,\int_isr_reg[0]_i_13_n_5 ,\int_isr_reg[0]_i_13_n_6 ,\int_isr_reg[0]_i_13_n_7 }),
        .CYINIT(1'b0),
        .DI({\int_isr[0]_i_23_n_4 ,\int_isr[0]_i_24_n_4 ,\int_isr[0]_i_25_n_4 ,\int_isr[0]_i_26_n_4 }),
        .O(\NLW_int_isr_reg[0]_i_13_O_UNCONNECTED [3:0]),
        .S({\int_isr[0]_i_27_n_4 ,\int_isr[0]_i_28_n_4 ,\int_isr[0]_i_29_n_4 ,\int_isr[0]_i_30_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \int_isr_reg[0]_i_22 
       (.CI(1'b0),
        .CO({\int_isr_reg[0]_i_22_n_4 ,\int_isr_reg[0]_i_22_n_5 ,\int_isr_reg[0]_i_22_n_6 ,\int_isr_reg[0]_i_22_n_7 }),
        .CYINIT(1'b0),
        .DI({\int_isr[0]_i_31_n_4 ,\int_isr[0]_i_32_n_4 ,\int_isr[0]_i_33_n_4 ,\int_isr[0]_i_34_n_4 }),
        .O(\NLW_int_isr_reg[0]_i_22_O_UNCONNECTED [3:0]),
        .S({\int_isr[0]_i_35_n_4 ,\int_isr[0]_i_36_n_4 ,\int_isr[0]_i_37_n_4 ,\int_isr[0]_i_38_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \int_isr_reg[0]_i_3 
       (.CI(\int_isr_reg[0]_i_4_n_4 ),
        .CO({CO,\int_isr_reg[0]_i_3_n_5 ,\int_isr_reg[0]_i_3_n_6 ,\int_isr_reg[0]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({\int_isr[0]_i_5_n_4 ,\int_isr[0]_i_6_n_4 ,\int_isr[0]_i_7_n_4 ,\int_isr[0]_i_8_n_4 }),
        .O(\NLW_int_isr_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\int_isr[0]_i_9_n_4 ,\int_isr[0]_i_10_n_4 ,\int_isr[0]_i_11_n_4 ,\int_isr[0]_i_12_n_4 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \int_isr_reg[0]_i_4 
       (.CI(\int_isr_reg[0]_i_13_n_4 ),
        .CO({\int_isr_reg[0]_i_4_n_4 ,\int_isr_reg[0]_i_4_n_5 ,\int_isr_reg[0]_i_4_n_6 ,\int_isr_reg[0]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({\int_isr[0]_i_14_n_4 ,\int_isr[0]_i_15_n_4 ,\int_isr[0]_i_16_n_4 ,\int_isr[0]_i_17_n_4 }),
        .O(\NLW_int_isr_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\int_isr[0]_i_18_n_4 ,\int_isr[0]_i_19_n_4 ,\int_isr[0]_i_20_n_4 ,\int_isr[0]_i_21_n_4 }));
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_145[0]_i_1 
       (.I0(j_reg_145_reg[0]),
        .O(j_1_fu_203_p2[0]));
  LUT3 #(
    .INIT(8'h01)) 
    \j_reg_145[10]_i_10 
       (.I0(cols_reg_240[25]),
        .I1(cols_reg_240[24]),
        .I2(cols_reg_240[26]),
        .O(\j_reg_145[10]_i_10_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \j_reg_145[10]_i_12 
       (.I0(cols_reg_240[23]),
        .I1(cols_reg_240[22]),
        .I2(cols_reg_240[21]),
        .O(\j_reg_145[10]_i_12_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \j_reg_145[10]_i_13 
       (.I0(cols_reg_240[19]),
        .I1(cols_reg_240[18]),
        .I2(cols_reg_240[20]),
        .O(\j_reg_145[10]_i_13_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \j_reg_145[10]_i_14 
       (.I0(cols_reg_240[17]),
        .I1(cols_reg_240[16]),
        .I2(cols_reg_240[15]),
        .O(\j_reg_145[10]_i_14_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \j_reg_145[10]_i_15 
       (.I0(cols_reg_240[13]),
        .I1(cols_reg_240[12]),
        .I2(cols_reg_240[14]),
        .O(\j_reg_145[10]_i_15_n_4 ));
  LUT5 #(
    .INIT(32'h09000009)) 
    \j_reg_145[10]_i_16 
       (.I0(j_reg_145_reg[9]),
        .I1(cols_reg_240[9]),
        .I2(cols_reg_240[11]),
        .I3(cols_reg_240[10]),
        .I4(j_reg_145_reg[10]),
        .O(\j_reg_145[10]_i_16_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_145[10]_i_17 
       (.I0(j_reg_145_reg[7]),
        .I1(cols_reg_240[7]),
        .I2(j_reg_145_reg[6]),
        .I3(cols_reg_240[6]),
        .I4(j_reg_145_reg[8]),
        .I5(cols_reg_240[8]),
        .O(\j_reg_145[10]_i_17_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_145[10]_i_18 
       (.I0(j_reg_145_reg[4]),
        .I1(cols_reg_240[4]),
        .I2(j_reg_145_reg[3]),
        .I3(cols_reg_240[3]),
        .I4(j_reg_145_reg[5]),
        .I5(cols_reg_240[5]),
        .O(\j_reg_145[10]_i_18_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_145[10]_i_19 
       (.I0(j_reg_145_reg[1]),
        .I1(cols_reg_240[1]),
        .I2(j_reg_145_reg[0]),
        .I3(cols_reg_240[0]),
        .I4(j_reg_145_reg[2]),
        .I5(cols_reg_240[2]),
        .O(\j_reg_145[10]_i_19_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_reg_145[10]_i_3 
       (.I0(j_reg_145_reg[8]),
        .I1(j_reg_145_reg[6]),
        .I2(\j_reg_145[10]_i_6_n_4 ),
        .I3(j_reg_145_reg[7]),
        .I4(j_reg_145_reg[9]),
        .I5(j_reg_145_reg[10]),
        .O(j_1_fu_203_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j_reg_145[10]_i_6 
       (.I0(j_reg_145_reg[5]),
        .I1(j_reg_145_reg[3]),
        .I2(j_reg_145_reg[1]),
        .I3(j_reg_145_reg[0]),
        .I4(j_reg_145_reg[2]),
        .I5(j_reg_145_reg[4]),
        .O(\j_reg_145[10]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_145[10]_i_8 
       (.I0(cols_reg_240[31]),
        .I1(cols_reg_240[30]),
        .O(\j_reg_145[10]_i_8_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \j_reg_145[10]_i_9 
       (.I0(cols_reg_240[29]),
        .I1(cols_reg_240[28]),
        .I2(cols_reg_240[27]),
        .O(\j_reg_145[10]_i_9_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_145[1]_i_1 
       (.I0(j_reg_145_reg[0]),
        .I1(j_reg_145_reg[1]),
        .O(j_1_fu_203_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_reg_145[2]_i_1 
       (.I0(j_reg_145_reg[0]),
        .I1(j_reg_145_reg[1]),
        .I2(j_reg_145_reg[2]),
        .O(j_1_fu_203_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_reg_145[3]_i_1 
       (.I0(j_reg_145_reg[1]),
        .I1(j_reg_145_reg[0]),
        .I2(j_reg_145_reg[2]),
        .I3(j_reg_145_reg[3]),
        .O(j_1_fu_203_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_reg_145[4]_i_1 
       (.I0(j_reg_145_reg[2]),
        .I1(j_reg_145_reg[0]),
        .I2(j_reg_145_reg[1]),
        .I3(j_reg_145_reg[3]),
        .I4(j_reg_145_reg[4]),
        .O(j_1_fu_203_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_reg_145[5]_i_1 
       (.I0(j_reg_145_reg[3]),
        .I1(j_reg_145_reg[1]),
        .I2(j_reg_145_reg[0]),
        .I3(j_reg_145_reg[2]),
        .I4(j_reg_145_reg[4]),
        .I5(j_reg_145_reg[5]),
        .O(j_1_fu_203_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_145[6]_i_1 
       (.I0(\j_reg_145[10]_i_6_n_4 ),
        .I1(j_reg_145_reg[6]),
        .O(j_1_fu_203_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_reg_145[7]_i_1 
       (.I0(\j_reg_145[10]_i_6_n_4 ),
        .I1(j_reg_145_reg[6]),
        .I2(j_reg_145_reg[7]),
        .O(j_1_fu_203_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_reg_145[8]_i_1 
       (.I0(j_reg_145_reg[6]),
        .I1(\j_reg_145[10]_i_6_n_4 ),
        .I2(j_reg_145_reg[7]),
        .I3(j_reg_145_reg[8]),
        .O(j_1_fu_203_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_reg_145[9]_i_1 
       (.I0(j_reg_145_reg[7]),
        .I1(\j_reg_145[10]_i_6_n_4 ),
        .I2(j_reg_145_reg[6]),
        .I3(j_reg_145_reg[8]),
        .I4(j_reg_145_reg[9]),
        .O(j_1_fu_203_p2[9]));
  FDRE \j_reg_145_reg[0] 
       (.C(ap_clk),
        .CE(j_reg_1450),
        .D(j_1_fu_203_p2[0]),
        .Q(j_reg_145_reg[0]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_145_reg[10] 
       (.C(ap_clk),
        .CE(j_reg_1450),
        .D(j_1_fu_203_p2[10]),
        .Q(j_reg_145_reg[10]),
        .R(ap_NS_fsm112_out));
  CARRY4 \j_reg_145_reg[10]_i_11 
       (.CI(1'b0),
        .CO({\j_reg_145_reg[10]_i_11_n_4 ,\j_reg_145_reg[10]_i_11_n_5 ,\j_reg_145_reg[10]_i_11_n_6 ,\j_reg_145_reg[10]_i_11_n_7 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_j_reg_145_reg[10]_i_11_O_UNCONNECTED [3:0]),
        .S({\j_reg_145[10]_i_16_n_4 ,\j_reg_145[10]_i_17_n_4 ,\j_reg_145[10]_i_18_n_4 ,\j_reg_145[10]_i_19_n_4 }));
  CARRY4 \j_reg_145_reg[10]_i_4 
       (.CI(\j_reg_145_reg[10]_i_7_n_4 ),
        .CO({\NLW_j_reg_145_reg[10]_i_4_CO_UNCONNECTED [3],icmp_ln197_fu_213_p2,\j_reg_145_reg[10]_i_4_n_6 ,\j_reg_145_reg[10]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_j_reg_145_reg[10]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,\j_reg_145[10]_i_8_n_4 ,\j_reg_145[10]_i_9_n_4 ,\j_reg_145[10]_i_10_n_4 }));
  CARRY4 \j_reg_145_reg[10]_i_7 
       (.CI(\j_reg_145_reg[10]_i_11_n_4 ),
        .CO({\j_reg_145_reg[10]_i_7_n_4 ,\j_reg_145_reg[10]_i_7_n_5 ,\j_reg_145_reg[10]_i_7_n_6 ,\j_reg_145_reg[10]_i_7_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_j_reg_145_reg[10]_i_7_O_UNCONNECTED [3:0]),
        .S({\j_reg_145[10]_i_12_n_4 ,\j_reg_145[10]_i_13_n_4 ,\j_reg_145[10]_i_14_n_4 ,\j_reg_145[10]_i_15_n_4 }));
  FDRE \j_reg_145_reg[1] 
       (.C(ap_clk),
        .CE(j_reg_1450),
        .D(j_1_fu_203_p2[1]),
        .Q(j_reg_145_reg[1]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_145_reg[2] 
       (.C(ap_clk),
        .CE(j_reg_1450),
        .D(j_1_fu_203_p2[2]),
        .Q(j_reg_145_reg[2]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_145_reg[3] 
       (.C(ap_clk),
        .CE(j_reg_1450),
        .D(j_1_fu_203_p2[3]),
        .Q(j_reg_145_reg[3]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_145_reg[4] 
       (.C(ap_clk),
        .CE(j_reg_1450),
        .D(j_1_fu_203_p2[4]),
        .Q(j_reg_145_reg[4]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_145_reg[5] 
       (.C(ap_clk),
        .CE(j_reg_1450),
        .D(j_1_fu_203_p2[5]),
        .Q(j_reg_145_reg[5]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_145_reg[6] 
       (.C(ap_clk),
        .CE(j_reg_1450),
        .D(j_1_fu_203_p2[6]),
        .Q(j_reg_145_reg[6]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_145_reg[7] 
       (.C(ap_clk),
        .CE(j_reg_1450),
        .D(j_1_fu_203_p2[7]),
        .Q(j_reg_145_reg[7]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_145_reg[8] 
       (.C(ap_clk),
        .CE(j_reg_1450),
        .D(j_1_fu_203_p2[8]),
        .Q(j_reg_145_reg[8]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_145_reg[9] 
       (.C(ap_clk),
        .CE(j_reg_1450),
        .D(j_1_fu_203_p2[9]),
        .Q(j_reg_145_reg[9]),
        .R(ap_NS_fsm112_out));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_regslice_both regslice_both_AXI_video_strm_V_data_V_U
       (.\B_V_data_1_payload_B_reg[23]_0 (D),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .CO(icmp_ln197_fu_213_p2),
        .D({ap_NS_fsm[4:2],ap_NS_fsm[0]}),
        .E(j_reg_1450),
        .Q({ap_CS_fsm_state7,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state3,ap_CS_fsm_state2,Q}),
        .\ap_CS_fsm_reg[3] (regslice_both_AXI_video_strm_V_data_V_U_n_18),
        .\ap_CS_fsm_reg[3]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_20),
        .ap_NS_fsm112_out(ap_NS_fsm112_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(regslice_both_AXI_video_strm_V_data_V_U_n_5),
        .ap_enable_reg_pp0_iter0_reg_0(regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_4),
        .ap_enable_reg_pp0_iter2_reg(regslice_both_AXI_video_strm_V_data_V_U_n_7),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2_reg_n_4),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_V_reg_279(axi_last_V_reg_279),
        .\axi_last_V_reg_279_reg[0] (axi_last_V_fu_218_p2),
        .cmp71_i_reg_252(cmp71_i_reg_252),
        .\icmp_ln197_reg_275_pp0_iter1_reg_reg[0] (\icmp_ln197_reg_275_reg_n_4_[0] ),
        .\icmp_ln197_reg_275_reg[0] (xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read),
        .\icmp_ln197_reg_275_reg[0]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_19),
        .img_out_cols_c_empty_n(img_out_cols_c_empty_n),
        .img_out_data_empty_n(img_out_data_empty_n),
        .img_out_rows_c_empty_n(img_out_rows_c_empty_n),
        .internal_full_n_reg(internal_full_n_reg),
        .\j_reg_145_reg[10] (CO),
        .mOutPtr110_out(mOutPtr110_out),
        .sof_3_reg_156(sof_3_reg_156),
        .\sof_3_reg_156_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .\sof_3_reg_156_reg[0]_0 (\icmp_ln197_reg_275_pp0_iter1_reg_reg_n_4_[0] ),
        .sof_fu_82(sof_fu_82),
        .stream_out_TDATA(stream_out_TDATA),
        .stream_out_TREADY(stream_out_TREADY),
        .stream_out_TREADY_0(i_1_reg_2560),
        .xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_done),
        .xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start(xfMat2AXIvideo_24_9_1080_1920_1_U0_ap_start));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_regslice_both__parameterized1 regslice_both_AXI_video_strm_V_last_V_U
       (.\B_V_data_1_state_reg[0]_0 (xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_V_reg_279(axi_last_V_reg_279),
        .stream_out_TLAST(stream_out_TLAST),
        .stream_out_TREADY(stream_out_TREADY));
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel_regslice_both__parameterized1_5 regslice_both_AXI_video_strm_V_user_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (\icmp_ln197_reg_275_pp0_iter1_reg_reg_n_4_[0] ),
        .\B_V_data_1_payload_A_reg[0]_1 (ap_enable_reg_pp0_iter2_reg_n_4),
        .\B_V_data_1_state_reg[0]_0 (xfMat2AXIvideo_24_9_1080_1920_1_U0_img_out_420_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .sof_3_reg_156(sof_3_reg_156),
        .stream_out_TREADY(stream_out_TREADY),
        .stream_out_TUSER(stream_out_TUSER));
  FDRE \rows_reg_235_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [0]),
        .Q(rows_reg_235[0]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [10]),
        .Q(rows_reg_235[10]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [11]),
        .Q(rows_reg_235[11]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [12]),
        .Q(rows_reg_235[12]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [13]),
        .Q(rows_reg_235[13]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [14]),
        .Q(rows_reg_235[14]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [15]),
        .Q(rows_reg_235[15]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [16]),
        .Q(rows_reg_235[16]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [17]),
        .Q(rows_reg_235[17]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [18]),
        .Q(rows_reg_235[18]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [19]),
        .Q(rows_reg_235[19]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [1]),
        .Q(rows_reg_235[1]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [20]),
        .Q(rows_reg_235[20]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [21]),
        .Q(rows_reg_235[21]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [22]),
        .Q(rows_reg_235[22]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [23]),
        .Q(rows_reg_235[23]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [24]),
        .Q(rows_reg_235[24]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [25]),
        .Q(rows_reg_235[25]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [26]),
        .Q(rows_reg_235[26]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [27]),
        .Q(rows_reg_235[27]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [28]),
        .Q(rows_reg_235[28]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [29]),
        .Q(rows_reg_235[29]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [2]),
        .Q(rows_reg_235[2]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [30]),
        .Q(rows_reg_235[30]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [31]),
        .Q(rows_reg_235[31]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [3]),
        .Q(rows_reg_235[3]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [4]),
        .Q(rows_reg_235[4]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [5]),
        .Q(rows_reg_235[5]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [6]),
        .Q(rows_reg_235[6]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [7]),
        .Q(rows_reg_235[7]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [8]),
        .Q(rows_reg_235[8]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_235_reg[31]_0 [9]),
        .Q(rows_reg_235[9]),
        .R(1'b0));
  FDRE \sof_3_reg_156_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .Q(sof_3_reg_156),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF70)) 
    \sof_fu_82[0]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(cmp71_i_reg_252),
        .I2(sof_fu_82),
        .I3(xfMat2AXIvideo_24_9_1080_1920_1_U0_img_2_read),
        .O(\sof_fu_82[0]_i_1_n_4 ));
  FDRE \sof_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_fu_82[0]_i_1_n_4 ),
        .Q(sof_fu_82),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[0]_i_1 
       (.I0(cols_reg_240[0]),
        .O(sub_i_fu_175_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[12]_i_2 
       (.I0(cols_reg_240[12]),
        .O(\sub_i_reg_247[12]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[12]_i_3 
       (.I0(cols_reg_240[11]),
        .O(\sub_i_reg_247[12]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[12]_i_4 
       (.I0(cols_reg_240[10]),
        .O(\sub_i_reg_247[12]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[12]_i_5 
       (.I0(cols_reg_240[9]),
        .O(\sub_i_reg_247[12]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[16]_i_2 
       (.I0(cols_reg_240[16]),
        .O(\sub_i_reg_247[16]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[16]_i_3 
       (.I0(cols_reg_240[15]),
        .O(\sub_i_reg_247[16]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[16]_i_4 
       (.I0(cols_reg_240[14]),
        .O(\sub_i_reg_247[16]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[16]_i_5 
       (.I0(cols_reg_240[13]),
        .O(\sub_i_reg_247[16]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[20]_i_2 
       (.I0(cols_reg_240[20]),
        .O(\sub_i_reg_247[20]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[20]_i_3 
       (.I0(cols_reg_240[19]),
        .O(\sub_i_reg_247[20]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[20]_i_4 
       (.I0(cols_reg_240[18]),
        .O(\sub_i_reg_247[20]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[20]_i_5 
       (.I0(cols_reg_240[17]),
        .O(\sub_i_reg_247[20]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[24]_i_2 
       (.I0(cols_reg_240[24]),
        .O(\sub_i_reg_247[24]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[24]_i_3 
       (.I0(cols_reg_240[23]),
        .O(\sub_i_reg_247[24]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[24]_i_4 
       (.I0(cols_reg_240[22]),
        .O(\sub_i_reg_247[24]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[24]_i_5 
       (.I0(cols_reg_240[21]),
        .O(\sub_i_reg_247[24]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[28]_i_2 
       (.I0(cols_reg_240[28]),
        .O(\sub_i_reg_247[28]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[28]_i_3 
       (.I0(cols_reg_240[27]),
        .O(\sub_i_reg_247[28]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[28]_i_4 
       (.I0(cols_reg_240[26]),
        .O(\sub_i_reg_247[28]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[28]_i_5 
       (.I0(cols_reg_240[25]),
        .O(\sub_i_reg_247[28]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[31]_i_2 
       (.I0(cols_reg_240[31]),
        .O(\sub_i_reg_247[31]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[31]_i_3 
       (.I0(cols_reg_240[30]),
        .O(\sub_i_reg_247[31]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[31]_i_4 
       (.I0(cols_reg_240[29]),
        .O(\sub_i_reg_247[31]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[4]_i_2 
       (.I0(cols_reg_240[4]),
        .O(\sub_i_reg_247[4]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[4]_i_3 
       (.I0(cols_reg_240[3]),
        .O(\sub_i_reg_247[4]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[4]_i_4 
       (.I0(cols_reg_240[2]),
        .O(\sub_i_reg_247[4]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[4]_i_5 
       (.I0(cols_reg_240[1]),
        .O(\sub_i_reg_247[4]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[8]_i_2 
       (.I0(cols_reg_240[8]),
        .O(\sub_i_reg_247[8]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[8]_i_3 
       (.I0(cols_reg_240[7]),
        .O(\sub_i_reg_247[8]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[8]_i_4 
       (.I0(cols_reg_240[6]),
        .O(\sub_i_reg_247[8]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_247[8]_i_5 
       (.I0(cols_reg_240[5]),
        .O(\sub_i_reg_247[8]_i_5_n_4 ));
  FDRE \sub_i_reg_247_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[0]),
        .Q(sub_i_reg_247[0]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[10]),
        .Q(sub_i_reg_247[10]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[11]),
        .Q(sub_i_reg_247[11]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[12]),
        .Q(sub_i_reg_247[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_247_reg[12]_i_1 
       (.CI(\sub_i_reg_247_reg[8]_i_1_n_4 ),
        .CO({\sub_i_reg_247_reg[12]_i_1_n_4 ,\sub_i_reg_247_reg[12]_i_1_n_5 ,\sub_i_reg_247_reg[12]_i_1_n_6 ,\sub_i_reg_247_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(cols_reg_240[12:9]),
        .O(sub_i_fu_175_p2[12:9]),
        .S({\sub_i_reg_247[12]_i_2_n_4 ,\sub_i_reg_247[12]_i_3_n_4 ,\sub_i_reg_247[12]_i_4_n_4 ,\sub_i_reg_247[12]_i_5_n_4 }));
  FDRE \sub_i_reg_247_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[13]),
        .Q(sub_i_reg_247[13]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[14]),
        .Q(sub_i_reg_247[14]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[15]),
        .Q(sub_i_reg_247[15]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[16]),
        .Q(sub_i_reg_247[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_247_reg[16]_i_1 
       (.CI(\sub_i_reg_247_reg[12]_i_1_n_4 ),
        .CO({\sub_i_reg_247_reg[16]_i_1_n_4 ,\sub_i_reg_247_reg[16]_i_1_n_5 ,\sub_i_reg_247_reg[16]_i_1_n_6 ,\sub_i_reg_247_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(cols_reg_240[16:13]),
        .O(sub_i_fu_175_p2[16:13]),
        .S({\sub_i_reg_247[16]_i_2_n_4 ,\sub_i_reg_247[16]_i_3_n_4 ,\sub_i_reg_247[16]_i_4_n_4 ,\sub_i_reg_247[16]_i_5_n_4 }));
  FDRE \sub_i_reg_247_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[17]),
        .Q(sub_i_reg_247[17]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[18]),
        .Q(sub_i_reg_247[18]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[19]),
        .Q(sub_i_reg_247[19]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[1]),
        .Q(sub_i_reg_247[1]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[20]),
        .Q(sub_i_reg_247[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_247_reg[20]_i_1 
       (.CI(\sub_i_reg_247_reg[16]_i_1_n_4 ),
        .CO({\sub_i_reg_247_reg[20]_i_1_n_4 ,\sub_i_reg_247_reg[20]_i_1_n_5 ,\sub_i_reg_247_reg[20]_i_1_n_6 ,\sub_i_reg_247_reg[20]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(cols_reg_240[20:17]),
        .O(sub_i_fu_175_p2[20:17]),
        .S({\sub_i_reg_247[20]_i_2_n_4 ,\sub_i_reg_247[20]_i_3_n_4 ,\sub_i_reg_247[20]_i_4_n_4 ,\sub_i_reg_247[20]_i_5_n_4 }));
  FDRE \sub_i_reg_247_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[21]),
        .Q(sub_i_reg_247[21]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[22]),
        .Q(sub_i_reg_247[22]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[23]),
        .Q(sub_i_reg_247[23]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[24]),
        .Q(sub_i_reg_247[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_247_reg[24]_i_1 
       (.CI(\sub_i_reg_247_reg[20]_i_1_n_4 ),
        .CO({\sub_i_reg_247_reg[24]_i_1_n_4 ,\sub_i_reg_247_reg[24]_i_1_n_5 ,\sub_i_reg_247_reg[24]_i_1_n_6 ,\sub_i_reg_247_reg[24]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(cols_reg_240[24:21]),
        .O(sub_i_fu_175_p2[24:21]),
        .S({\sub_i_reg_247[24]_i_2_n_4 ,\sub_i_reg_247[24]_i_3_n_4 ,\sub_i_reg_247[24]_i_4_n_4 ,\sub_i_reg_247[24]_i_5_n_4 }));
  FDRE \sub_i_reg_247_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[25]),
        .Q(sub_i_reg_247[25]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[26]),
        .Q(sub_i_reg_247[26]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[27]),
        .Q(sub_i_reg_247[27]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[28]),
        .Q(sub_i_reg_247[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_247_reg[28]_i_1 
       (.CI(\sub_i_reg_247_reg[24]_i_1_n_4 ),
        .CO({\sub_i_reg_247_reg[28]_i_1_n_4 ,\sub_i_reg_247_reg[28]_i_1_n_5 ,\sub_i_reg_247_reg[28]_i_1_n_6 ,\sub_i_reg_247_reg[28]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(cols_reg_240[28:25]),
        .O(sub_i_fu_175_p2[28:25]),
        .S({\sub_i_reg_247[28]_i_2_n_4 ,\sub_i_reg_247[28]_i_3_n_4 ,\sub_i_reg_247[28]_i_4_n_4 ,\sub_i_reg_247[28]_i_5_n_4 }));
  FDRE \sub_i_reg_247_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[29]),
        .Q(sub_i_reg_247[29]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[2]),
        .Q(sub_i_reg_247[2]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[30]),
        .Q(sub_i_reg_247[30]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[31]),
        .Q(sub_i_reg_247[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_247_reg[31]_i_1 
       (.CI(\sub_i_reg_247_reg[28]_i_1_n_4 ),
        .CO({\NLW_sub_i_reg_247_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub_i_reg_247_reg[31]_i_1_n_6 ,\sub_i_reg_247_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cols_reg_240[30:29]}),
        .O({\NLW_sub_i_reg_247_reg[31]_i_1_O_UNCONNECTED [3],sub_i_fu_175_p2[31:29]}),
        .S({1'b0,\sub_i_reg_247[31]_i_2_n_4 ,\sub_i_reg_247[31]_i_3_n_4 ,\sub_i_reg_247[31]_i_4_n_4 }));
  FDRE \sub_i_reg_247_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[3]),
        .Q(sub_i_reg_247[3]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[4]),
        .Q(sub_i_reg_247[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_247_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_i_reg_247_reg[4]_i_1_n_4 ,\sub_i_reg_247_reg[4]_i_1_n_5 ,\sub_i_reg_247_reg[4]_i_1_n_6 ,\sub_i_reg_247_reg[4]_i_1_n_7 }),
        .CYINIT(cols_reg_240[0]),
        .DI(cols_reg_240[4:1]),
        .O(sub_i_fu_175_p2[4:1]),
        .S({\sub_i_reg_247[4]_i_2_n_4 ,\sub_i_reg_247[4]_i_3_n_4 ,\sub_i_reg_247[4]_i_4_n_4 ,\sub_i_reg_247[4]_i_5_n_4 }));
  FDRE \sub_i_reg_247_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[5]),
        .Q(sub_i_reg_247[5]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[6]),
        .Q(sub_i_reg_247[6]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[7]),
        .Q(sub_i_reg_247[7]),
        .R(1'b0));
  FDRE \sub_i_reg_247_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[8]),
        .Q(sub_i_reg_247[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_247_reg[8]_i_1 
       (.CI(\sub_i_reg_247_reg[4]_i_1_n_4 ),
        .CO({\sub_i_reg_247_reg[8]_i_1_n_4 ,\sub_i_reg_247_reg[8]_i_1_n_5 ,\sub_i_reg_247_reg[8]_i_1_n_6 ,\sub_i_reg_247_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(cols_reg_240[8:5]),
        .O(sub_i_fu_175_p2[8:5]),
        .S({\sub_i_reg_247[8]_i_2_n_4 ,\sub_i_reg_247[8]_i_3_n_4 ,\sub_i_reg_247[8]_i_4_n_4 ,\sub_i_reg_247[8]_i_5_n_4 }));
  FDRE \sub_i_reg_247_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_175_p2[9]),
        .Q(sub_i_reg_247[9]),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "video_cp_filter2d_accel_0,filter2d_accel,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "filter2d_accel,Vivado 2020.2.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module composable_pr_0_filter2d_fifo_filter2d_accel_0
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    stream_in_TVALID,
    stream_in_TREADY,
    stream_in_TDATA,
    stream_in_TKEEP,
    stream_in_TSTRB,
    stream_in_TUSER,
    stream_in_TLAST,
    stream_in_TID,
    stream_in_TDEST,
    stream_out_TVALID,
    stream_out_TREADY,
    stream_out_TDATA,
    stream_out_TKEEP,
    stream_out_TSTRB,
    stream_out_TUSER,
    stream_out_TLAST,
    stream_out_TID,
    stream_out_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [6:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [6:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 142857132, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN video_cp_ps7_0_0_FCLK_CLK1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:stream_in:stream_out, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 142857132, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN video_cp_ps7_0_0_FCLK_CLK1, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TVALID" *) input stream_in_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TREADY" *) output stream_in_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TDATA" *) input [23:0]stream_in_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TKEEP" *) input [2:0]stream_in_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TSTRB" *) input [2:0]stream_in_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TUSER" *) input [0:0]stream_in_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TLAST" *) input [0:0]stream_in_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TID" *) input [0:0]stream_in_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME stream_in, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 142857132, PHASE 0.000, CLK_DOMAIN video_cp_ps7_0_0_FCLK_CLK1, INSERT_VIP 0" *) input [0:0]stream_in_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TVALID" *) output stream_out_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TREADY" *) input stream_out_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TDATA" *) output [23:0]stream_out_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TKEEP" *) output [2:0]stream_out_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TSTRB" *) output [2:0]stream_out_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TUSER" *) output [0:0]stream_out_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TLAST" *) output [0:0]stream_out_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TID" *) output [0:0]stream_out_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME stream_out, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 142857132, PHASE 0.000, CLK_DOMAIN video_cp_ps7_0_0_FCLK_CLK1, INSERT_VIP 0" *) output [0:0]stream_out_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [23:0]stream_in_TDATA;
  wire [0:0]stream_in_TLAST;
  wire stream_in_TREADY;
  wire [0:0]stream_in_TUSER;
  wire stream_in_TVALID;
  wire [23:0]stream_out_TDATA;
  wire [0:0]stream_out_TLAST;
  wire stream_out_TREADY;
  wire [0:0]stream_out_TUSER;
  wire stream_out_TVALID;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;
  wire [0:0]NLW_inst_stream_out_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_stream_out_TID_UNCONNECTED;
  wire [2:0]NLW_inst_stream_out_TKEEP_UNCONNECTED;
  wire [2:0]NLW_inst_stream_out_TSTRB_UNCONNECTED;

  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  assign stream_out_TDEST[0] = \<const0> ;
  assign stream_out_TID[0] = \<const0> ;
  assign stream_out_TKEEP[2] = \<const1> ;
  assign stream_out_TKEEP[1] = \<const1> ;
  assign stream_out_TKEEP[0] = \<const1> ;
  assign stream_out_TSTRB[2] = \<const0> ;
  assign stream_out_TSTRB[1] = \<const0> ;
  assign stream_out_TSTRB[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "7" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  composable_pr_0_filter2d_fifo_filter2d_accel_0_filter2d_accel inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .stream_in_TDATA(stream_in_TDATA),
        .stream_in_TDEST(1'b0),
        .stream_in_TID(1'b0),
        .stream_in_TKEEP({1'b0,1'b0,1'b0}),
        .stream_in_TLAST(stream_in_TLAST),
        .stream_in_TREADY(stream_in_TREADY),
        .stream_in_TSTRB({1'b0,1'b0,1'b0}),
        .stream_in_TUSER(stream_in_TUSER),
        .stream_in_TVALID(stream_in_TVALID),
        .stream_out_TDATA(stream_out_TDATA),
        .stream_out_TDEST(NLW_inst_stream_out_TDEST_UNCONNECTED[0]),
        .stream_out_TID(NLW_inst_stream_out_TID_UNCONNECTED[0]),
        .stream_out_TKEEP(NLW_inst_stream_out_TKEEP_UNCONNECTED[2:0]),
        .stream_out_TLAST(stream_out_TLAST),
        .stream_out_TREADY(stream_out_TREADY),
        .stream_out_TSTRB(NLW_inst_stream_out_TSTRB_UNCONNECTED[2:0]),
        .stream_out_TUSER(stream_out_TUSER),
        .stream_out_TVALID(stream_out_TVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
