<profile>

<section name = "Vivado HLS Report for 'DCT_1D'" level="0">
<item name = "Date">Mon Jun 19 20:01:27 2023
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">dct</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu47p-fsvh2892-3-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.834 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1, 10.000 ns, 10.000 ns, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 57, -, -, -</column>
<column name="Expression">-, -, 0, 810, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">-, -, 6, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 1, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="DCT_ama_addmuladdbkb_U131">DCT_ama_addmuladdbkb, (i0 + i1) * i2 + i3</column>
<column name="DCT_mac_muladd_16cud_U132">DCT_mac_muladd_16cud, i0 + i1 * i2</column>
<column name="DCT_mac_muladd_16cud_U152">DCT_mac_muladd_16cud, i0 + i1 * i2</column>
<column name="DCT_mac_muladd_16cud_U156">DCT_mac_muladd_16cud, i0 + i1 * i2</column>
<column name="DCT_mac_muladd_16cud_U160">DCT_mac_muladd_16cud, i0 + i1 * i2</column>
<column name="DCT_mac_muladd_16cud_U164">DCT_mac_muladd_16cud, i0 + i1 * i2</column>
<column name="DCT_mac_muladd_16cud_U182">DCT_mac_muladd_16cud, i0 + i1 * i2</column>
<column name="DCT_mac_muladd_16cud_U184">DCT_mac_muladd_16cud, i0 + i1 * i2</column>
<column name="DCT_mac_muladd_16fYi_U135">DCT_mac_muladd_16fYi, i0 * i1 + i2</column>
<column name="DCT_mac_muladd_16fYi_U180">DCT_mac_muladd_16fYi, i0 + i1 * i2</column>
<column name="DCT_mac_muladd_16g8j_U136">DCT_mac_muladd_16g8j, i0 + i1 * i2</column>
<column name="DCT_mac_muladd_16ibs_U138">DCT_mac_muladd_16ibs, i0 * i1 + i2</column>
<column name="DCT_mac_muladd_16ibs_U162">DCT_mac_muladd_16ibs, i0 * i1 + i2</column>
<column name="DCT_mac_muladd_16jbC_U139">DCT_mac_muladd_16jbC, i0 * i1 + i2</column>
<column name="DCT_mac_muladd_16jbC_U155">DCT_mac_muladd_16jbC, i0 * i1 + i2</column>
<column name="DCT_mac_muladd_16jbC_U171">DCT_mac_muladd_16jbC, i0 * i1 + i2</column>
<column name="DCT_mac_muladd_16kbM_U141">DCT_mac_muladd_16kbM, i0 * i1 + i2</column>
<column name="DCT_mac_muladd_16kbM_U172">DCT_mac_muladd_16kbM, i0 + i1 * i2</column>
<column name="DCT_mac_muladd_16lbW_U142">DCT_mac_muladd_16lbW, i0 + i1 * i2</column>
<column name="DCT_mac_muladd_16lbW_U145">DCT_mac_muladd_16lbW, i0 * i1 + i2</column>
<column name="DCT_mac_muladd_16lbW_U175">DCT_mac_muladd_16lbW, i0 * i1 + i2</column>
<column name="DCT_mac_muladd_16lbW_U176">DCT_mac_muladd_16lbW, i0 + i1 * i2</column>
<column name="DCT_mac_muladd_16ncg_U146">DCT_mac_muladd_16ncg, i0 * i1 + i2</column>
<column name="DCT_mac_muladd_16ocq_U147">DCT_mac_muladd_16ocq, i0 * i1 + i2</column>
<column name="DCT_mac_muladd_16ocq_U163">DCT_mac_muladd_16ocq, i0 * i1 + i2</column>
<column name="DCT_mac_muladd_16pcA_U149">DCT_mac_muladd_16pcA, i0 * i1 + i2</column>
<column name="DCT_mac_muladd_16pcA_U169">DCT_mac_muladd_16pcA, i0 * i1 + i2</column>
<column name="DCT_mac_muladd_16qcK_U150">DCT_mac_muladd_16qcK, i0 + i1 * i2</column>
<column name="DCT_mac_muladd_16qcK_U158">DCT_mac_muladd_16qcK, i0 + i1 * i2</column>
<column name="DCT_mac_muladd_16rcU_U154">DCT_mac_muladd_16rcU, i0 * i1 + i2</column>
<column name="DCT_mac_muladd_16sc4_U166">DCT_mac_muladd_16sc4, i0 + i1 * i2</column>
<column name="DCT_mac_muladd_16tde_U170">DCT_mac_muladd_16tde, i0 * i1 + i2</column>
<column name="DCT_mac_muladd_16udo_U178">DCT_mac_muladd_16udo, i0 * i1 + i2</column>
<column name="DCT_mac_muladd_16vdy_U179">DCT_mac_muladd_16vdy, i0 * i1 + i2</column>
<column name="DCT_mac_muladd_16wdI_U186">DCT_mac_muladd_16wdI, i0 * i1 + i2</column>
<column name="DCT_mac_muladd_16xdS_U187">DCT_mac_muladd_16xdS, i0 * i1 + i2</column>
<column name="DCT_mul_mul_16s_1dEe_U133">DCT_mul_mul_16s_1dEe, i0 * i1</column>
<column name="DCT_mul_mul_16s_1dEe_U140">DCT_mul_mul_16s_1dEe, i0 * i1</column>
<column name="DCT_mul_mul_16s_1dEe_U148">DCT_mul_mul_16s_1dEe, i0 * i1</column>
<column name="DCT_mul_mul_16s_1dEe_U153">DCT_mul_mul_16s_1dEe, i0 * i1</column>
<column name="DCT_mul_mul_16s_1dEe_U159">DCT_mul_mul_16s_1dEe, i0 * i1</column>
<column name="DCT_mul_mul_16s_1dEe_U167">DCT_mul_mul_16s_1dEe, i0 * i1</column>
<column name="DCT_mul_mul_16s_1dEe_U174">DCT_mul_mul_16s_1dEe, i0 * i1</column>
<column name="DCT_mul_mul_16s_1dEe_U177">DCT_mul_mul_16s_1dEe, i0 * i1</column>
<column name="DCT_mul_mul_16s_1eOg_U134">DCT_mul_mul_16s_1eOg, i0 * i1</column>
<column name="DCT_mul_mul_16s_1hbi_U137">DCT_mul_mul_16s_1hbi, i0 * i1</column>
<column name="DCT_mul_mul_16s_1hbi_U181">DCT_mul_mul_16s_1hbi, i0 * i1</column>
<column name="DCT_mul_mul_16s_1mb6_U143">DCT_mul_mul_16s_1mb6, i0 * i1</column>
<column name="DCT_mul_mul_16s_1mb6_U144">DCT_mul_mul_16s_1mb6, i0 * i1</column>
<column name="DCT_mul_mul_16s_1mb6_U151">DCT_mul_mul_16s_1mb6, i0 * i1</column>
<column name="DCT_mul_mul_16s_1mb6_U157">DCT_mul_mul_16s_1mb6, i0 * i1</column>
<column name="DCT_mul_mul_16s_1mb6_U161">DCT_mul_mul_16s_1mb6, i0 * i1</column>
<column name="DCT_mul_mul_16s_1mb6_U165">DCT_mul_mul_16s_1mb6, i0 * i1</column>
<column name="DCT_mul_mul_16s_1mb6_U168">DCT_mul_mul_16s_1mb6, i0 * i1</column>
<column name="DCT_mul_mul_16s_1mb6_U173">DCT_mul_mul_16s_1mb6, i0 * i1</column>
<column name="DCT_mul_mul_16s_1mb6_U183">DCT_mul_mul_16s_1mb6, i0 * i1</column>
<column name="DCT_mul_mul_16s_1mb6_U185">DCT_mul_mul_16s_1mb6, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln50_10_fu_505_p2">+, 0, 0, 24, 17, 17</column>
<column name="add_ln50_11_fu_515_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln50_7_fu_475_p2">+, 0, 0, 24, 17, 17</column>
<column name="add_ln50_8_fu_485_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln50_9_fu_495_p2">+, 0, 0, 24, 17, 17</column>
<column name="add_ln50_fu_465_p2">+, 0, 0, 24, 17, 17</column>
<column name="add_ln52_101_fu_718_p2">+, 0, 0, 36, 29, 29</column>
<column name="add_ln52_105_fu_729_p2">+, 0, 0, 29, 29, 29</column>
<column name="add_ln52_1_fu_558_p2">+, 0, 0, 29, 29, 29</column>
<column name="add_ln52_2_fu_586_p2">+, 0, 0, 29, 29, 29</column>
<column name="add_ln52_3_fu_614_p2">+, 0, 0, 29, 29, 29</column>
<column name="add_ln52_4_fu_642_p2">+, 0, 0, 29, 29, 29</column>
<column name="add_ln52_59_fu_542_p2">+, 0, 0, 36, 29, 29</column>
<column name="add_ln52_5_fu_670_p2">+, 0, 0, 29, 29, 29</column>
<column name="add_ln52_63_fu_553_p2">+, 0, 0, 29, 29, 29</column>
<column name="add_ln52_66_fu_575_p2">+, 0, 0, 36, 29, 29</column>
<column name="add_ln52_6_fu_698_p2">+, 0, 0, 29, 29, 29</column>
<column name="add_ln52_70_fu_582_p2">+, 0, 0, 29, 29, 29</column>
<column name="add_ln52_73_fu_603_p2">+, 0, 0, 36, 29, 29</column>
<column name="add_ln52_77_fu_610_p2">+, 0, 0, 29, 29, 29</column>
<column name="add_ln52_7_fu_734_p2">+, 0, 0, 29, 29, 29</column>
<column name="add_ln52_80_fu_631_p2">+, 0, 0, 36, 29, 29</column>
<column name="add_ln52_84_fu_638_p2">+, 0, 0, 29, 29, 29</column>
<column name="add_ln52_87_fu_659_p2">+, 0, 0, 36, 29, 29</column>
<column name="add_ln52_91_fu_666_p2">+, 0, 0, 29, 29, 29</column>
<column name="add_ln52_94_fu_687_p2">+, 0, 0, 36, 29, 29</column>
<column name="add_ln52_98_fu_694_p2">+, 0, 0, 29, 29, 29</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_subdone">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="output_offset_read_reg_1203">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, DCT_1D, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, DCT_1D, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, DCT_1D, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, DCT_1D, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, DCT_1D, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, DCT_1D, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, DCT_1D, return value</column>
<column name="input_0_address0">out, 3, ap_memory, input_0, array</column>
<column name="input_0_ce0">out, 1, ap_memory, input_0, array</column>
<column name="input_0_q0">in, 16, ap_memory, input_0, array</column>
<column name="input_1_address0">out, 3, ap_memory, input_1, array</column>
<column name="input_1_ce0">out, 1, ap_memory, input_1, array</column>
<column name="input_1_q0">in, 16, ap_memory, input_1, array</column>
<column name="input_2_address0">out, 3, ap_memory, input_2, array</column>
<column name="input_2_ce0">out, 1, ap_memory, input_2, array</column>
<column name="input_2_q0">in, 16, ap_memory, input_2, array</column>
<column name="input_3_address0">out, 3, ap_memory, input_3, array</column>
<column name="input_3_ce0">out, 1, ap_memory, input_3, array</column>
<column name="input_3_q0">in, 16, ap_memory, input_3, array</column>
<column name="input_4_address0">out, 3, ap_memory, input_4, array</column>
<column name="input_4_ce0">out, 1, ap_memory, input_4, array</column>
<column name="input_4_q0">in, 16, ap_memory, input_4, array</column>
<column name="input_5_address0">out, 3, ap_memory, input_5, array</column>
<column name="input_5_ce0">out, 1, ap_memory, input_5, array</column>
<column name="input_5_q0">in, 16, ap_memory, input_5, array</column>
<column name="input_6_address0">out, 3, ap_memory, input_6, array</column>
<column name="input_6_ce0">out, 1, ap_memory, input_6, array</column>
<column name="input_6_q0">in, 16, ap_memory, input_6, array</column>
<column name="input_7_address0">out, 3, ap_memory, input_7, array</column>
<column name="input_7_ce0">out, 1, ap_memory, input_7, array</column>
<column name="input_7_q0">in, 16, ap_memory, input_7, array</column>
<column name="input_offset">in, 4, ap_none, input_offset, scalar</column>
<column name="output_offset">in, 4, ap_none, output_offset, scalar</column>
<column name="DCT_1D_out_buf_col_0_address0">out, 3, ap_memory, DCT_1D_out_buf_col_0, array</column>
<column name="DCT_1D_out_buf_col_0_ce0">out, 1, ap_memory, DCT_1D_out_buf_col_0, array</column>
<column name="DCT_1D_out_buf_col_0_we0">out, 1, ap_memory, DCT_1D_out_buf_col_0, array</column>
<column name="DCT_1D_out_buf_col_0_d0">out, 16, ap_memory, DCT_1D_out_buf_col_0, array</column>
<column name="DCT_1D_out_buf_col_1_address0">out, 3, ap_memory, DCT_1D_out_buf_col_1, array</column>
<column name="DCT_1D_out_buf_col_1_ce0">out, 1, ap_memory, DCT_1D_out_buf_col_1, array</column>
<column name="DCT_1D_out_buf_col_1_we0">out, 1, ap_memory, DCT_1D_out_buf_col_1, array</column>
<column name="DCT_1D_out_buf_col_1_d0">out, 16, ap_memory, DCT_1D_out_buf_col_1, array</column>
<column name="DCT_1D_out_buf_col_2_address0">out, 3, ap_memory, DCT_1D_out_buf_col_2, array</column>
<column name="DCT_1D_out_buf_col_2_ce0">out, 1, ap_memory, DCT_1D_out_buf_col_2, array</column>
<column name="DCT_1D_out_buf_col_2_we0">out, 1, ap_memory, DCT_1D_out_buf_col_2, array</column>
<column name="DCT_1D_out_buf_col_2_d0">out, 16, ap_memory, DCT_1D_out_buf_col_2, array</column>
<column name="DCT_1D_out_buf_col_3_address0">out, 3, ap_memory, DCT_1D_out_buf_col_3, array</column>
<column name="DCT_1D_out_buf_col_3_ce0">out, 1, ap_memory, DCT_1D_out_buf_col_3, array</column>
<column name="DCT_1D_out_buf_col_3_we0">out, 1, ap_memory, DCT_1D_out_buf_col_3, array</column>
<column name="DCT_1D_out_buf_col_3_d0">out, 16, ap_memory, DCT_1D_out_buf_col_3, array</column>
<column name="DCT_1D_out_buf_col_4_address0">out, 3, ap_memory, DCT_1D_out_buf_col_4, array</column>
<column name="DCT_1D_out_buf_col_4_ce0">out, 1, ap_memory, DCT_1D_out_buf_col_4, array</column>
<column name="DCT_1D_out_buf_col_4_we0">out, 1, ap_memory, DCT_1D_out_buf_col_4, array</column>
<column name="DCT_1D_out_buf_col_4_d0">out, 16, ap_memory, DCT_1D_out_buf_col_4, array</column>
<column name="DCT_1D_out_buf_col_5_address0">out, 3, ap_memory, DCT_1D_out_buf_col_5, array</column>
<column name="DCT_1D_out_buf_col_5_ce0">out, 1, ap_memory, DCT_1D_out_buf_col_5, array</column>
<column name="DCT_1D_out_buf_col_5_we0">out, 1, ap_memory, DCT_1D_out_buf_col_5, array</column>
<column name="DCT_1D_out_buf_col_5_d0">out, 16, ap_memory, DCT_1D_out_buf_col_5, array</column>
<column name="DCT_1D_out_buf_col_6_address0">out, 3, ap_memory, DCT_1D_out_buf_col_6, array</column>
<column name="DCT_1D_out_buf_col_6_ce0">out, 1, ap_memory, DCT_1D_out_buf_col_6, array</column>
<column name="DCT_1D_out_buf_col_6_we0">out, 1, ap_memory, DCT_1D_out_buf_col_6, array</column>
<column name="DCT_1D_out_buf_col_6_d0">out, 16, ap_memory, DCT_1D_out_buf_col_6, array</column>
<column name="DCT_1D_out_buf_col_7_address0">out, 3, ap_memory, DCT_1D_out_buf_col_7, array</column>
<column name="DCT_1D_out_buf_col_7_ce0">out, 1, ap_memory, DCT_1D_out_buf_col_7, array</column>
<column name="DCT_1D_out_buf_col_7_we0">out, 1, ap_memory, DCT_1D_out_buf_col_7, array</column>
<column name="DCT_1D_out_buf_col_7_d0">out, 16, ap_memory, DCT_1D_out_buf_col_7, array</column>
</table>
</item>
</section>
</profile>
