{
   guistr: "# # String gsaved with Nlview 6.4.10  2014-10-02 bk=1.3207 VDI=35 GEI=35 GUI=JA:1.8
#  -string -flagsOSRD
preplace port Dip_switch_output_select -pg 1 -y 790 -defaultsOSRD
preplace port DDR -pg 1 -y 70 -defaultsOSRD
preplace port lfsr_output -pg 1 -y 140 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 90 -defaultsOSRD
preplace portBus LED1 -pg 1 -y 610 -defaultsOSRD
preplace portBus Dip_switch_0 -pg 1 -y 600 -defaultsOSRD
preplace portBus DIP_CLOCKS_TO_LOAD -pg 1 -y 490 -defaultsOSRD
preplace portBus trng_output -pg 1 -y 590 -defaultsOSRD
preplace inst select_RAW_TRNG -pg 1 -lvl 6 -y 830 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -y 400 -defaultsOSRD
preplace inst select_LFSR -pg 1 -lvl 6 -y 700 -defaultsOSRD
preplace inst rst_processing_system7_0_100M -pg 1 -lvl 3 -y 330 -defaultsOSRD
preplace inst Dip_switch_TRNG -pg 1 -lvl 4 -y 660 -defaultsOSRD
preplace inst bram_control_0 -pg 1 -lvl 9 -y 760 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 2 -y 480 -defaultsOSRD
preplace inst raw_trng -pg 1 -lvl 5 -y 680 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 9 -y 450 -defaultsOSRD
preplace inst lfsr_filter_0 -pg 1 -lvl 5 -y 450 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 10 -y 490 -defaultsOSRD
preplace inst galois_ro_0 -pg 1 -lvl 2 -y 740 -defaultsOSRD
preplace inst uart_complete_inv -pg 1 -lvl 4 -y 360 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 10 -y 800 -defaultsOSRD
preplace inst mux_or -pg 1 -lvl 7 -y 810 -defaultsOSRD
preplace inst bram_reset_or -pg 1 -lvl 8 -y 570 -defaultsOSRD
preplace inst xor_gate -pg 1 -lvl 3 -y 640 -defaultsOSRD
preplace inst trng_control_1 -pg 1 -lvl 4 -y 510 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 9 -y 280 -defaultsOSRD
preplace inst fibonacci_ro_0 -pg 1 -lvl 2 -y 630 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 8 -y 280 -defaultsOSRD
preplace inst not_gate -pg 1 -lvl 6 -y 510 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -y 140 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 6 5 N 70 NJ 70 NJ 70 NJ 70 NJ
preplace netloc axi_mem_intercon_M01_AXI 1 8 1 2640
preplace netloc Op1_1 1 0 11 NJ 600 400 580 NJ 580 NJ 600 NJ 600 NJ 600 NJ 600 NJ 510 NJ 610 3010 610 NJ
preplace netloc DIP_CLOCKS_TO_LOAD_1 1 0 2 NJ 490 N
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 9 1 3020
preplace netloc processing_system7_0_M_AXI_GP0 1 6 2 NJ 130 2250
preplace netloc util_vector_logic_4_Res 1 4 1 1350
preplace netloc util_vector_logic_3_Res 1 7 3 N 810 2660 880 NJ
preplace netloc xor_gate_Res 1 3 2 1000 610 1350
preplace netloc trng_control_1_lfsr_load_data 1 4 1 1360
preplace netloc processing_system7_0_FCLK_RESET0_N 1 2 5 640 240 NJ 240 NJ 240 NJ 290 2020
preplace netloc axi_mem_intercon_M00_AXI 1 8 1 N
preplace netloc galois_ro_0_ro_out 1 2 1 650
preplace netloc bram_control_0_bram_full 1 9 1 2960
preplace netloc trng_control_0_lfsr_load_en 1 4 6 1390 760 NJ 760 NJ 740 NJ 840 NJ 840 3020
preplace netloc rst_processing_system7_0_100M_peripheral_aresetn 1 3 6 990 420 1380 540 1620 460 NJ 580 2270 480 2670
preplace netloc xlconcat_0_dout 1 2 2 640 540 NJ
preplace netloc xlconstant_0_dout 1 1 1 400
preplace netloc lfsr_filter_0_s_out 1 5 6 1610 450 NJ 570 NJ 490 NJ 360 3000 140 NJ
preplace netloc processing_system7_0_FIXED_IO 1 6 5 N 90 NJ 80 NJ 90 NJ 90 NJ
preplace netloc bram_control_0_bram 1 9 1 2970
preplace netloc axi_gpio_0_ip2intc_irpt 1 5 5 1620 420 NJ 420 NJ 90 NJ 210 2990
preplace netloc util_vector_logic_1_Res 1 6 4 2030 750 NJ 920 NJ 920 NJ
preplace netloc util_vector_logic_2_Res 1 6 4 2050 930 NJ 930 NJ 930 2990
preplace netloc Dip_switch_output_select_1 1 0 6 NJ 790 NJ 790 NJ 790 990 820 NJ 820 NJ
preplace netloc axi_gpio_0_gpio2_io_o 1 3 7 1000 410 NJ 360 NJ 440 NJ 560 2290 500 NJ 540 2980
preplace netloc rst_processing_system7_0_100M_interconnect_aresetn 1 3 5 1000 310 NJ 310 NJ 430 NJ 430 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 2 8 650 430 1000 430 1370 230 1610 280 2050 210 2250 470 2660 680 N
preplace netloc not_gate_Res 1 6 2 NJ 590 2310
preplace netloc util_vector_logic_5_Res 1 8 2 2630 830 NJ
preplace netloc util_vector_logic_0_Res1 1 4 2 NJ 620 1600
preplace netloc c_shift_ram_0_Q 1 5 6 1620 640 NJ 640 NJ 640 NJ 640 3020 590 NJ
preplace netloc fibonacci_ro_0_fibonacci_ro_out 1 2 1 N
levelinfo -pg 1 230 330 530 820 1180 1500 1820 2140 2480 2820 3160 3290
",
}
{
   da_axi4_cnt: "6",
   da_board_cnt: "2",
   da_ps7_cnt: "1",
}