Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Fri May 21 00:54:58 2021
| Host         : KURO-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_LVL_CUST_timing_summary_routed.rpt -pb TOP_LVL_CUST_timing_summary_routed.pb -rpx TOP_LVL_CUST_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_LVL_CUST
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1392)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (103)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1392)
---------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[0][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[0][10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[0][11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[0][12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[0][13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[0][14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[0][15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[0][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[0][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[0][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[0][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[0][5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[0][6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[0][7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[0][8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[0][9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[1][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[1][10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[1][11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[1][12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[1][13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[1][14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[1][15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[1][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[1][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[1][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[1][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[1][5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[1][6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[1][7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[1][8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[1][9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[2][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[2][10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[2][11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[2][12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[2][13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[2][14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[2][15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[2][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[2][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[2][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[2][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[2][5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[2][6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[2][7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[2][8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[2][9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[3][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[3][10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[3][11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[3][12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[3][13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[3][14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[3][15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[3][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[3][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[3][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[3][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[3][5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[3][6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[3][7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[3][8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[3][9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[4][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[4][10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[4][11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[4][12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[4][13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[4][14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[4][15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[4][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[4][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[4][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[4][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[4][5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[4][6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[4][7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[4][8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[4][9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[5][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[5][10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[5][11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[5][12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[5][13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[5][14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[5][15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[5][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[5][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[5][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[5][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[5][5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[5][6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[5][7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[5][8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[5][9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[6][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[6][10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[6][11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[6][12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[6][13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[6][14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[6][15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[6][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[6][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[6][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[6][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[6][5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[6][6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[6][7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[6][8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[6][9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[7][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[7][10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[7][11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[7][12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[7][13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[7][14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[7][15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[7][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[7][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[7][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[7][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[7][5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[7][6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[7][7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[7][8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[7][9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[8][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[8][10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[8][11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[8][12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[8][13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[8][14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[8][15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[8][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[8][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[8][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[8][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[8][5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[8][6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[8][7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[8][8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/O_reg[8][9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/s_Cnt_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/s_Cnt_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/s_Cnt_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: Unit_Data_Path/Unit_Conv/s_Cnt_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (103)
--------------------------------------------------
 There are 103 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.301        0.000                      0                 1268        0.057        0.000                      0                 1268        6.750        0.000                       0                   592  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 7.250}      14.500          68.966          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.301        0.000                      0                 1003        0.057        0.000                      0                 1003        6.750        0.000                       0                   592  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              0.617        0.000                      0                  265        0.422        0.000                      0                  265  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.301ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 Unit_Data_Path/Unit_Conv/s_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/Delay_Carry_FA7/buff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.500ns  (sys_clk_pin rise@14.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.808ns  (logic 7.083ns (51.296%)  route 6.725ns (48.704%))
  Logic Levels:           14  (CARRY4=8 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 19.519 - 14.500 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.702     5.304    Unit_Data_Path/Unit_Conv/Clk_IBUF_BUFG
    SLICE_X77Y102        FDRE                                         r  Unit_Data_Path/Unit_Conv/s_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.456     5.760 f  Unit_Data_Path/Unit_Conv/s_Cnt_reg[3]/Q
                         net (fo=17, routed)          0.608     6.368    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Count[3]
    SLICE_X76Y103        LUT2 (Prop_lut2_I1_O)        0.124     6.492 r  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/FA_7_i_7/O
                         net (fo=6, routed)           1.038     7.529    Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/FA_7_i_2__2_0
    SLICE_X84Y100        LUT6 (Prop_lut6_I1_O)        0.124     7.653 r  Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/FA_7_i_4__2/O
                         net (fo=1, routed)           0.670     8.323    Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/FA_7_i_4__2_n_0
    SLICE_X84Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.447 r  Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/FA_7_i_2__2/O
                         net (fo=8, routed)           0.740     9.188    Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/FA_7_i_2__2_n_0
    SLICE_X88Y97         LUT2 (Prop_lut2_I0_O)        0.116     9.304 r  Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/HA_0_i_1__2/O
                         net (fo=2, routed)           0.489     9.793    Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/HA_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X87Y97         LUT2 (Prop_lut2_I1_O)        0.328    10.121 r  Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/HA_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    10.121    Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/HA_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X87Y97         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    10.485 r  Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/HA_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.388    10.873    Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/Full_Adder[1].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X86Y97         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.785    11.658 r  Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/Full_Adder[1].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.339    11.997    Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/Full_Adder[2].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X86Y98         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.785    12.782 r  Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/Full_Adder[2].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.382    13.165    Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/Full_Adder[3].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X87Y98         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.785    13.950 r  Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/Full_Adder[3].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.382    14.332    Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/Full_Adder[4].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X87Y99         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.785    15.117 r  Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/Full_Adder[4].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.388    15.505    Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/Full_Adder[5].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X86Y99         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.785    16.290 r  Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/Full_Adder[5].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.513    16.803    Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/Full_Adder[6].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X86Y100        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.785    17.588 r  Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/Full_Adder[6].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.405    17.993    Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/FA_7/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X87Y101        LUT2 (Prop_lut2_I0_O)        0.373    18.366 r  Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/FA_7/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    18.366    Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/FA_7/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.730 r  Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/FA_7/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.382    19.112    Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/Delay_Carry_FA7/C_OUT
    SLICE_X87Y101        FDCE                                         r  Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/Delay_Carry_FA7/buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.500    14.500 r  
    E3                                                0.000    14.500 r  Clk (IN)
                         net (fo=0)                   0.000    14.500    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.911 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.831    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.922 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.597    19.519    Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/Delay_Carry_FA7/Clk_IBUF_BUFG
    SLICE_X87Y101        FDCE                                         r  Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/Delay_Carry_FA7/buff_reg[0]/C
                         clock pessimism              0.259    19.778    
                         clock uncertainty           -0.035    19.743    
    SLICE_X87Y101        FDCE (Setup_fdce_C_D)       -0.330    19.413    Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/Delay_Carry_FA7/buff_reg[0]
  -------------------------------------------------------------------
                         required time                         19.413    
                         arrival time                         -19.112    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 Unit_Data_Path/unit_Buff_Masukan/Input_cmplt_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            LED_masukan_cmplt
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            14.500ns  (sys_clk_pin rise@14.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 4.023ns (72.320%)  route 1.540ns (27.680%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.250ns
  Clock Path Skew:        -5.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 14.500 - 14.500 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.731     5.334    Unit_Data_Path/unit_Buff_Masukan/Clk_IBUF_BUFG
    SLICE_X89Y57         FDCE                                         r  Unit_Data_Path/unit_Buff_Masukan/Input_cmplt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y57         FDCE (Prop_fdce_C_Q)         0.456     5.790 r  Unit_Data_Path/unit_Buff_Masukan/Input_cmplt_reg/Q
                         net (fo=3, routed)           1.540     7.330    LED_masukan_cmplt_OBUF
    V9                   OBUF (Prop_obuf_I_O)         3.567    10.897 r  LED_masukan_cmplt_OBUF_inst/O
                         net (fo=0)                   0.000    10.897    LED_masukan_cmplt
    V9                                                                r  LED_masukan_cmplt (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.500    14.500 r  
                         clock pessimism              0.000    14.500    
                         clock uncertainty           -0.035    14.465    
                         output delay                -3.250    11.215    
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 Unit_Data_Path/unit_buff_bobot/Bobot_cmplt_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            LED_bobot_cmplt
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            14.500ns  (sys_clk_pin rise@14.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.548ns  (logic 4.008ns (72.243%)  route 1.540ns (27.757%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.250ns
  Clock Path Skew:        -5.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 14.500 - 14.500 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.733     5.336    Unit_Data_Path/unit_buff_bobot/Clk_IBUF_BUFG
    SLICE_X89Y51         FDCE                                         r  Unit_Data_Path/unit_buff_bobot/Bobot_cmplt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y51         FDCE (Prop_fdce_C_Q)         0.456     5.792 r  Unit_Data_Path/unit_buff_bobot/Bobot_cmplt_reg/Q
                         net (fo=3, routed)           1.540     7.332    LED_bobot_cmplt_OBUF
    T8                   OBUF (Prop_obuf_I_O)         3.552    10.883 r  LED_bobot_cmplt_OBUF_inst/O
                         net (fo=0)                   0.000    10.883    LED_bobot_cmplt
    T8                                                                r  LED_bobot_cmplt (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.500    14.500 r  
                         clock pessimism              0.000    14.500    
                         clock uncertainty           -0.035    14.465    
                         output delay                -3.250    11.215    
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                         -10.883    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 UART_Transmite/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            LED_done
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            14.500ns  (sys_clk_pin rise@14.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 4.012ns (72.453%)  route 1.526ns (27.547%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.250ns
  Clock Path Skew:        -5.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 14.500 - 14.500 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.714     5.317    UART_Transmite/Clk_IBUF_BUFG
    SLICE_X89Y76         FDRE                                         r  UART_Transmite/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  UART_Transmite/done_reg/Q
                         net (fo=1, routed)           1.526     7.298    LED_done_OBUF
    T5                   OBUF (Prop_obuf_I_O)         3.556    10.855 r  LED_done_OBUF_inst/O
                         net (fo=0)                   0.000    10.855    LED_done
    T5                                                                r  LED_done (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.500    14.500 r  
                         clock pessimism              0.000    14.500    
                         clock uncertainty           -0.035    14.465    
                         output delay                -3.250    11.215    
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                         -10.855    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 UART_Transmite/TX_LINE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            tx_line
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            14.500ns  (sys_clk_pin rise@14.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 4.011ns (72.447%)  route 1.526ns (27.553%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.250ns
  Clock Path Skew:        -5.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 14.500 - 14.500 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.699     5.301    UART_Transmite/Clk_IBUF_BUFG
    SLICE_X89Y127        FDRE                                         r  UART_Transmite/TX_LINE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y127        FDRE (Prop_fdre_C_Q)         0.456     5.757 r  UART_Transmite/TX_LINE_reg/Q
                         net (fo=1, routed)           1.526     7.283    tx_line_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    10.838 r  tx_line_OBUF_inst/O
                         net (fo=0)                   0.000    10.838    tx_line
    D4                                                                r  tx_line (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.500    14.500 r  
                         clock pessimism              0.000    14.500    
                         clock uncertainty           -0.035    14.465    
                         output delay                -3.250    11.215    
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                         -10.838    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 Unit_Data_Path/Unit_Conv/s_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay_Carry_FA7/buff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.500ns  (sys_clk_pin rise@14.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.724ns  (logic 6.938ns (50.552%)  route 6.786ns (49.448%))
  Logic Levels:           14  (CARRY4=8 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 19.510 - 14.500 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.702     5.304    Unit_Data_Path/Unit_Conv/Clk_IBUF_BUFG
    SLICE_X77Y102        FDRE                                         r  Unit_Data_Path/Unit_Conv/s_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.456     5.760 f  Unit_Data_Path/Unit_Conv/s_Cnt_reg[3]/Q
                         net (fo=17, routed)          0.608     6.368    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Count[3]
    SLICE_X76Y103        LUT2 (Prop_lut2_I1_O)        0.124     6.492 r  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/FA_7_i_7/O
                         net (fo=6, routed)           0.493     6.985    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/s_Cnt_reg[0]
    SLICE_X79Y102        LUT6 (Prop_lut6_I1_O)        0.124     7.109 r  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/FA_7_i_6/O
                         net (fo=1, routed)           0.653     7.762    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/FA_7_i_6_n_0
    SLICE_X78Y102        LUT6 (Prop_lut6_I5_O)        0.124     7.886 r  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/FA_7_i_2__4/O
                         net (fo=8, routed)           0.775     8.661    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/FA_7_i_2__4_n_0
    SLICE_X74Y101        LUT2 (Prop_lut2_I0_O)        0.124     8.785 r  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/HA_0_i_1__4/O
                         net (fo=2, routed)           0.425     9.210    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/HA_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X74Y100        LUT2 (Prop_lut2_I1_O)        0.124     9.334 r  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/HA_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     9.334    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/HA_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X74Y100        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     9.698 r  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/HA_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.523    10.221    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Full_Adder[1].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X75Y101        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.779    11.000 r  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Full_Adder[1].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.633    11.632    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Full_Adder[2].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X78Y100        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.810    12.442 r  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Full_Adder[2].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.626    13.068    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Full_Adder[3].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X78Y99         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.804    13.872 r  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Full_Adder[3].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.527    14.399    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Full_Adder[4].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X78Y101        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.804    15.203 r  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Full_Adder[4].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.382    15.585    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Full_Adder[5].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X79Y101        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.779    16.364 r  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Full_Adder[5].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.382    16.747    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Full_Adder[6].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X79Y102        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.785    17.532 r  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Full_Adder[6].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.567    18.099    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/FA_7/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X80Y101        LUT2 (Prop_lut2_I0_O)        0.373    18.472 r  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/FA_7/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    18.472    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/FA_7/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X80Y101        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.836 r  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/FA_7/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.193    19.029    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay_Carry_FA7/C_OUT
    SLICE_X81Y101        FDCE                                         r  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay_Carry_FA7/buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.500    14.500 r  
    E3                                                0.000    14.500 r  Clk (IN)
                         net (fo=0)                   0.000    14.500    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.911 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.831    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.922 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.588    19.510    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay_Carry_FA7/Clk_IBUF_BUFG
    SLICE_X81Y101        FDCE                                         r  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay_Carry_FA7/buff_reg[0]/C
                         clock pessimism              0.259    19.769    
                         clock uncertainty           -0.035    19.734    
    SLICE_X81Y101        FDCE (Setup_fdce_C_D)       -0.286    19.448    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay_Carry_FA7/buff_reg[0]
  -------------------------------------------------------------------
                         required time                         19.448    
                         arrival time                         -19.029    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 Unit_Data_Path/Unit_Conv/s_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/Delay_Carry_FA7/buff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.500ns  (sys_clk_pin rise@14.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.395ns  (logic 6.974ns (52.063%)  route 6.421ns (47.937%))
  Logic Levels:           13  (CARRY4=8 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 19.419 - 14.500 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.702     5.304    Unit_Data_Path/Unit_Conv/Clk_IBUF_BUFG
    SLICE_X77Y102        FDRE                                         r  Unit_Data_Path/Unit_Conv/s_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.456     5.760 f  Unit_Data_Path/Unit_Conv/s_Cnt_reg[3]/Q
                         net (fo=17, routed)          0.608     6.368    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Count[3]
    SLICE_X76Y103        LUT2 (Prop_lut2_I1_O)        0.124     6.492 r  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/FA_7_i_7/O
                         net (fo=6, routed)           0.916     7.408    Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/FA_7_i_2__0_1
    SLICE_X71Y102        LUT6 (Prop_lut6_I1_O)        0.124     7.532 r  Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/FA_7_i_4__0/O
                         net (fo=1, routed)           0.407     7.939    Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/FA_7_i_4__0_n_0
    SLICE_X71Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.063 r  Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/FA_7_i_2__0/O
                         net (fo=8, routed)           0.713     8.776    Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/FA_7_i_2__0_n_0
    SLICE_X69Y99         LUT2 (Prop_lut2_I0_O)        0.118     8.894 r  Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/HA_0_i_1__0/O
                         net (fo=2, routed)           0.533     9.427    Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/HA_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X69Y98         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.581    10.008 r  Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/HA_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.388    10.396    Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/Full_Adder[1].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X68Y98         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.785    11.181 r  Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/Full_Adder[1].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.339    11.521    Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/Full_Adder[2].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X68Y99         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.785    12.306 r  Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/Full_Adder[2].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.513    12.819    Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/Full_Adder[3].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X68Y100        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.785    13.604 r  Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/Full_Adder[3].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.382    13.986    Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/Full_Adder[4].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X69Y100        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.785    14.771 r  Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/Full_Adder[4].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.382    15.153    Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/Full_Adder[5].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X69Y101        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.785    15.938 r  Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/Full_Adder[5].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.388    16.327    Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/Full_Adder[6].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X68Y101        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.785    17.112 r  Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/Full_Adder[6].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.468    17.580    Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/FA_7/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X68Y102        LUT2 (Prop_lut2_I0_O)        0.373    17.953 r  Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/FA_7/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    17.953    Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/FA_7/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X68Y102        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.317 r  Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/FA_7/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.382    18.700    Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/Delay_Carry_FA7/C_OUT
    SLICE_X68Y102        FDCE                                         r  Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/Delay_Carry_FA7/buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.500    14.500 r  
    E3                                                0.000    14.500 r  Clk (IN)
                         net (fo=0)                   0.000    14.500    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.911 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.831    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.922 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.497    19.419    Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/Delay_Carry_FA7/Clk_IBUF_BUFG
    SLICE_X68Y102        FDCE                                         r  Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/Delay_Carry_FA7/buff_reg[0]/C
                         clock pessimism              0.259    19.678    
                         clock uncertainty           -0.035    19.643    
    SLICE_X68Y102        FDCE (Setup_fdce_C_D)       -0.330    19.313    Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/Delay_Carry_FA7/buff_reg[0]
  -------------------------------------------------------------------
                         required time                         19.313    
                         arrival time                         -18.700    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 Unit_Data_Path/Unit_Conv/s_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Delay_Carry_FA7/buff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.500ns  (sys_clk_pin rise@14.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.533ns  (logic 6.939ns (51.275%)  route 6.594ns (48.725%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 19.503 - 14.500 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.702     5.304    Unit_Data_Path/Unit_Conv/Clk_IBUF_BUFG
    SLICE_X76Y102        FDRE                                         r  Unit_Data_Path/Unit_Conv/s_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y102        FDRE (Prop_fdre_C_Q)         0.518     5.822 r  Unit_Data_Path/Unit_Conv/s_Cnt_reg[0]/Q
                         net (fo=17, routed)          0.773     6.595    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Count[0]
    SLICE_X77Y101        LUT4 (Prop_lut4_I1_O)        0.124     6.719 r  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/FA_7_i_5/O
                         net (fo=6, routed)           1.004     7.723    Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/FA_7_i_1_3
    SLICE_X72Y105        LUT6 (Prop_lut6_I4_O)        0.124     7.847 r  Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/FA_7_i_2/O
                         net (fo=8, routed)           0.601     8.448    Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/FA_7_i_2_n_0
    SLICE_X74Y103        LUT2 (Prop_lut2_I0_O)        0.116     8.564 r  Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/HA_0_i_1/O
                         net (fo=2, routed)           0.533     9.097    Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/HA_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X74Y102        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.597     9.694 r  Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/HA_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.509    10.203    Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Full_Adder[1].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X73Y101        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.779    10.982 r  Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Full_Adder[1].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.695    11.676    Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Full_Adder[2].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X71Y103        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.785    12.461 r  Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Full_Adder[2].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.711    13.172    Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Full_Adder[3].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X74Y104        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.810    13.982 r  Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Full_Adder[3].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.382    14.365    Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Full_Adder[4].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X75Y104        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.779    15.144 r  Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Full_Adder[4].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.382    15.526    Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Full_Adder[5].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X75Y105        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.785    16.311 r  Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Full_Adder[5].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.382    16.693    Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Full_Adder[6].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X75Y106        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.785    17.478 r  Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Full_Adder[6].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.429    17.907    Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/FA_7/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X74Y106        LUT2 (Prop_lut2_I0_O)        0.373    18.280 r  Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/FA_7/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    18.280    Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/FA_7/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X74Y106        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.644 r  Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/FA_7/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.193    18.837    Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Delay_Carry_FA7/C_OUT
    SLICE_X75Y106        FDCE                                         r  Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Delay_Carry_FA7/buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.500    14.500 r  
    E3                                                0.000    14.500 r  Clk (IN)
                         net (fo=0)                   0.000    14.500    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.911 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.831    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.922 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.581    19.503    Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Delay_Carry_FA7/Clk_IBUF_BUFG
    SLICE_X75Y106        FDCE                                         r  Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Delay_Carry_FA7/buff_reg[0]/C
                         clock pessimism              0.275    19.778    
                         clock uncertainty           -0.035    19.743    
    SLICE_X75Y106        FDCE (Setup_fdce_C_D)       -0.286    19.457    Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Delay_Carry_FA7/buff_reg[0]
  -------------------------------------------------------------------
                         required time                         19.457    
                         arrival time                         -18.837    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 Unit_Data_Path/Unit_Conv/s_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Delay_Carry_FA7/buff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.500ns  (sys_clk_pin rise@14.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.471ns  (logic 6.919ns (51.363%)  route 6.552ns (48.637%))
  Logic Levels:           14  (CARRY4=8 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 19.516 - 14.500 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.702     5.304    Unit_Data_Path/Unit_Conv/Clk_IBUF_BUFG
    SLICE_X77Y102        FDRE                                         r  Unit_Data_Path/Unit_Conv/s_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.456     5.760 f  Unit_Data_Path/Unit_Conv/s_Cnt_reg[3]/Q
                         net (fo=17, routed)          0.608     6.368    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Count[3]
    SLICE_X76Y103        LUT2 (Prop_lut2_I1_O)        0.124     6.492 r  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/FA_7_i_7/O
                         net (fo=6, routed)           0.627     7.119    Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/FA_7_i_2__3_0
    SLICE_X82Y103        LUT6 (Prop_lut6_I1_O)        0.124     7.243 r  Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/FA_7_i_4__3/O
                         net (fo=1, routed)           0.635     7.878    Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/FA_7_i_4__3_n_0
    SLICE_X81Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.002 r  Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/FA_7_i_2__3/O
                         net (fo=8, routed)           0.314     8.316    Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/FA_7_i_2__3_n_0
    SLICE_X81Y100        LUT2 (Prop_lut2_I0_O)        0.124     8.440 r  Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/HA_0_i_1__3/O
                         net (fo=2, routed)           0.605     9.046    Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/HA_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X80Y100        LUT2 (Prop_lut2_I1_O)        0.124     9.170 r  Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/HA_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     9.170    Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/HA_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     9.534 r  Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/HA_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.382     9.916    Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Full_Adder[1].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X81Y100        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.779    10.695 r  Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Full_Adder[1].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.712    11.407    Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Full_Adder[2].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X82Y103        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.785    12.192 r  Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Full_Adder[2].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.339    12.531    Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Full_Adder[3].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X82Y104        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.785    13.316 r  Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Full_Adder[3].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.672    13.988    Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Full_Adder[4].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X84Y101        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.810    14.798 r  Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Full_Adder[4].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.382    15.181    Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Full_Adder[5].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X85Y101        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.779    15.960 r  Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Full_Adder[5].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.334    16.293    Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Full_Adder[6].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X84Y102        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.810    17.103 r  Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Full_Adder[6].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.558    17.662    Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/FA_7/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X84Y104        LUT2 (Prop_lut2_I0_O)        0.367    18.029 r  Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/FA_7/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    18.029    Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/FA_7/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X84Y104        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.393 r  Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/FA_7/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.382    18.775    Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Delay_Carry_FA7/C_OUT
    SLICE_X84Y104        FDCE                                         r  Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Delay_Carry_FA7/buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.500    14.500 r  
    E3                                                0.000    14.500 r  Clk (IN)
                         net (fo=0)                   0.000    14.500    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.911 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.831    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.922 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.594    19.516    Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Delay_Carry_FA7/Clk_IBUF_BUFG
    SLICE_X84Y104        FDCE                                         r  Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Delay_Carry_FA7/buff_reg[0]/C
                         clock pessimism              0.259    19.775    
                         clock uncertainty           -0.035    19.740    
    SLICE_X84Y104        FDCE (Setup_fdce_C_D)       -0.288    19.452    Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Delay_Carry_FA7/buff_reg[0]
  -------------------------------------------------------------------
                         required time                         19.452    
                         arrival time                         -18.775    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 Unit_Data_Path/Unit_Conv/s_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Delay_Carry_FA7/buff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.500ns  (sys_clk_pin rise@14.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.219ns  (logic 6.778ns (51.273%)  route 6.441ns (48.727%))
  Logic Levels:           13  (CARRY4=8 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.521 - 14.500 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.702     5.304    Unit_Data_Path/Unit_Conv/Clk_IBUF_BUFG
    SLICE_X77Y102        FDRE                                         r  Unit_Data_Path/Unit_Conv/s_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.456     5.760 f  Unit_Data_Path/Unit_Conv/s_Cnt_reg[3]/Q
                         net (fo=17, routed)          0.608     6.368    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Count[3]
    SLICE_X76Y103        LUT2 (Prop_lut2_I1_O)        0.124     6.492 r  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/FA_7_i_7/O
                         net (fo=6, routed)           0.612     7.104    Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/FA_7_i_2__1_1
    SLICE_X74Y100        LUT6 (Prop_lut6_I1_O)        0.124     7.228 r  Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/FA_7_i_4__1/O
                         net (fo=1, routed)           0.670     7.898    Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/FA_7_i_4__1_n_0
    SLICE_X74Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.022 r  Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/FA_7_i_2__1/O
                         net (fo=8, routed)           0.768     8.790    Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/FA_7_i_2__1_n_0
    SLICE_X73Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.914 r  Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/HA_0_i_1__1/O
                         net (fo=2, routed)           0.530     9.444    Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/HA_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X73Y95         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     9.823 r  Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/HA_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.388    10.211    Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Full_Adder[1].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X72Y95         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.785    10.996 r  Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Full_Adder[1].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.339    11.335    Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Full_Adder[2].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X72Y96         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.785    12.120 r  Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Full_Adder[2].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.382    12.503    Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Full_Adder[3].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X73Y96         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.785    13.288 r  Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Full_Adder[3].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.339    13.627    Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Full_Adder[4].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X72Y97         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.785    14.412 r  Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Full_Adder[4].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.494    14.907    Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Full_Adder[5].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X75Y97         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.785    15.692 r  Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Full_Adder[5].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.523    16.214    Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Full_Adder[6].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/C_IN
    SLICE_X75Y98         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.785    16.999 r  Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Full_Adder[6].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.405    17.404    Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/FA_7/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X75Y99         LUT2 (Prop_lut2_I0_O)        0.373    17.777 r  Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/FA_7/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    17.777    Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/FA_7/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X75Y99         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.141 r  Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/FA_7/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[0]
                         net (fo=1, routed)           0.382    18.524    Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Delay_Carry_FA7/C_OUT
    SLICE_X75Y99         FDCE                                         r  Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Delay_Carry_FA7/buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.500    14.500 r  
    E3                                                0.000    14.500 r  Clk (IN)
                         net (fo=0)                   0.000    14.500    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.911 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.831    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.922 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.598    19.521    Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Delay_Carry_FA7/Clk_IBUF_BUFG
    SLICE_X75Y99         FDCE                                         r  Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Delay_Carry_FA7/buff_reg[0]/C
                         clock pessimism              0.180    19.701    
                         clock uncertainty           -0.035    19.665    
    SLICE_X75Y99         FDCE (Setup_fdce_C_D)       -0.330    19.335    Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Delay_Carry_FA7/buff_reg[0]
  -------------------------------------------------------------------
                         required time                         19.335    
                         arrival time                         -18.524    
  -------------------------------------------------------------------
                         slack                                  0.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[4][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Data_Path/Unit_Conv/A_DA_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.738%)  route 0.254ns (64.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.563     1.482    Unit_Data_Path/unit_Buff_Masukan/Clk_IBUF_BUFG
    SLICE_X71Y100        FDCE                                         r  Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.141     1.623 r  Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[4][2]/Q
                         net (fo=1, routed)           0.254     1.877    Unit_Data_Path/Unit_Conv/A_DA_reg[4][7]_0[2]
    SLICE_X71Y99         FDRE                                         r  Unit_Data_Path/Unit_Conv/A_DA_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.841     2.006    Unit_Data_Path/Unit_Conv/Clk_IBUF_BUFG
    SLICE_X71Y99         FDRE                                         r  Unit_Data_Path/Unit_Conv/A_DA_reg[4][2]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X71Y99         FDRE (Hold_fdre_C_D)         0.060     1.820    Unit_Data_Path/Unit_Conv/A_DA_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Out_Reg[6].Reg_Out/buff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Out_Reg[5].Reg_Out/buff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.879%)  route 0.275ns (66.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.590     1.509    Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Out_Reg[6].Reg_Out/Clk_IBUF_BUFG
    SLICE_X73Y101        FDCE                                         r  Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Out_Reg[6].Reg_Out/buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y101        FDCE (Prop_fdce_C_Q)         0.141     1.650 r  Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Out_Reg[6].Reg_Out/buff_reg[0]/Q
                         net (fo=2, routed)           0.275     1.926    Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Out_Reg[5].Reg_Out/buff_reg[0]_0[0]
    SLICE_X75Y94         FDCE                                         r  Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Out_Reg[5].Reg_Out/buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.870     2.035    Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Out_Reg[5].Reg_Out/Clk_IBUF_BUFG
    SLICE_X75Y94         FDCE                                         r  Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Out_Reg[5].Reg_Out/buff_reg[0]/C
                         clock pessimism             -0.245     1.789    
    SLICE_X75Y94         FDCE (Hold_fdce_C_D)         0.078     1.867    Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Out_Reg[5].Reg_Out/buff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 UART_Recieve/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[2][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.676%)  route 0.278ns (66.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.600     1.519    UART_Recieve/Clk_IBUF_BUFG
    SLICE_X83Y106        FDRE                                         r  UART_Recieve/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  UART_Recieve/data_reg[5]/Q
                         net (fo=18, routed)          0.278     1.938    Unit_Data_Path/unit_Buff_Masukan/D[5]
    SLICE_X89Y99         FDCE                                         r  Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.880     2.045    Unit_Data_Path/unit_Buff_Masukan/Clk_IBUF_BUFG
    SLICE_X89Y99         FDCE                                         r  Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[2][5]/C
                         clock pessimism             -0.245     1.799    
    SLICE_X89Y99         FDCE (Hold_fdce_C_D)         0.072     1.871    Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[4][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Data_Path/Unit_Conv/A_DA_reg[4][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.563     1.482    Unit_Data_Path/unit_Buff_Masukan/Clk_IBUF_BUFG
    SLICE_X71Y102        FDCE                                         r  Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y102        FDCE (Prop_fdce_C_Q)         0.141     1.623 r  Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[4][5]/Q
                         net (fo=1, routed)           0.056     1.680    Unit_Data_Path/Unit_Conv/A_DA_reg[4][7]_0[5]
    SLICE_X70Y102        FDRE                                         r  Unit_Data_Path/Unit_Conv/A_DA_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.835     2.000    Unit_Data_Path/Unit_Conv/Clk_IBUF_BUFG
    SLICE_X70Y102        FDRE                                         r  Unit_Data_Path/Unit_Conv/A_DA_reg[4][5]/C
                         clock pessimism             -0.504     1.495    
    SLICE_X70Y102        FDRE (Hold_fdre_C_D)         0.075     1.570    Unit_Data_Path/Unit_Conv/A_DA_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Data_Path/Unit_Conv/A_DA_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.608     1.527    Unit_Data_Path/unit_Buff_Masukan/Clk_IBUF_BUFG
    SLICE_X89Y99         FDCE                                         r  Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDCE (Prop_fdce_C_Q)         0.141     1.668 r  Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[2][0]/Q
                         net (fo=1, routed)           0.087     1.755    Unit_Data_Path/unit_Buff_Masukan/Input_Conv_2[0]
    SLICE_X88Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.800 r  Unit_Data_Path/unit_Buff_Masukan/A_DA[2][0]_i_1/O
                         net (fo=1, routed)           0.000     1.800    Unit_Data_Path/Unit_Conv/A_DA_reg[2][7]_0[0]
    SLICE_X88Y99         FDRE                                         r  Unit_Data_Path/Unit_Conv/A_DA_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.880     2.045    Unit_Data_Path/Unit_Conv/Clk_IBUF_BUFG
    SLICE_X88Y99         FDRE                                         r  Unit_Data_Path/Unit_Conv/A_DA_reg[2][0]/C
                         clock pessimism             -0.504     1.540    
    SLICE_X88Y99         FDRE (Hold_fdre_C_D)         0.120     1.660    Unit_Data_Path/Unit_Conv/A_DA_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 UART_Recieve/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.718%)  route 0.350ns (71.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.600     1.519    UART_Recieve/Clk_IBUF_BUFG
    SLICE_X83Y105        FDRE                                         r  UART_Recieve/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  UART_Recieve/data_reg[0]/Q
                         net (fo=18, routed)          0.350     2.010    Unit_Data_Path/unit_Buff_Masukan/D[0]
    SLICE_X89Y99         FDCE                                         r  Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.880     2.045    Unit_Data_Path/unit_Buff_Masukan/Clk_IBUF_BUFG
    SLICE_X89Y99         FDCE                                         r  Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[2][0]/C
                         clock pessimism             -0.245     1.799    
    SLICE_X89Y99         FDCE (Hold_fdce_C_D)         0.070     1.869    Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[3][6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Data_Path/Unit_Conv/A_DA_reg[3][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.128ns (29.764%)  route 0.302ns (70.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.590     1.509    Unit_Data_Path/unit_Buff_Masukan/Clk_IBUF_BUFG
    SLICE_X72Y101        FDCE                                         r  Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y101        FDCE (Prop_fdce_C_Q)         0.128     1.637 r  Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[3][6]/Q
                         net (fo=1, routed)           0.302     1.939    Unit_Data_Path/Unit_Conv/A_DA_reg[3][7]_0[6]
    SLICE_X74Y98         FDRE                                         r  Unit_Data_Path/Unit_Conv/A_DA_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.871     2.036    Unit_Data_Path/Unit_Conv/Clk_IBUF_BUFG
    SLICE_X74Y98         FDRE                                         r  Unit_Data_Path/Unit_Conv/A_DA_reg[3][6]/C
                         clock pessimism             -0.245     1.790    
    SLICE_X74Y98         FDRE (Hold_fdre_C_D)         0.006     1.796    Unit_Data_Path/Unit_Conv/A_DA_reg[3][6]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Unit_Data_Path/unit_buff_bobot/Bobot_reg[3][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Data_Path/Unit_Conv/B_DA_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.687%)  route 0.303ns (70.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.592     1.511    Unit_Data_Path/unit_buff_bobot/Clk_IBUF_BUFG
    SLICE_X75Y102        FDCE                                         r  Unit_Data_Path/unit_buff_bobot/Bobot_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y102        FDCE (Prop_fdce_C_Q)         0.128     1.639 r  Unit_Data_Path/unit_buff_bobot/Bobot_reg[3][5]/Q
                         net (fo=1, routed)           0.303     1.943    Unit_Data_Path/Unit_Conv/B_DA_reg[3][7]_0[5]
    SLICE_X74Y99         FDRE                                         r  Unit_Data_Path/Unit_Conv/B_DA_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.871     2.036    Unit_Data_Path/Unit_Conv/Clk_IBUF_BUFG
    SLICE_X74Y99         FDRE                                         r  Unit_Data_Path/Unit_Conv/B_DA_reg[3][5]/C
                         clock pessimism             -0.245     1.790    
    SLICE_X74Y99         FDRE (Hold_fdre_C_D)         0.006     1.796    Unit_Data_Path/Unit_Conv/B_DA_reg[3][5]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[3].Reg/buff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[2].Reg/buff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.279ns (50.475%)  route 0.274ns (49.525%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.601     1.520    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[3].Reg/Clk_IBUF_BUFG
    SLICE_X78Y99         FDCE                                         r  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[3].Reg/buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y99         FDCE (Prop_fdce_C_Q)         0.164     1.684 r  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[3].Reg/buff_reg[0]/Q
                         net (fo=3, routed)           0.274     1.958    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Full_Adder[2].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X78Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.003 r  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Full_Adder[2].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     2.003    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Full_Adder[2].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.073 r  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Full_Adder[2].FA/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.073    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[2].Reg/S[0]
    SLICE_X78Y100        FDCE                                         r  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[2].Reg/buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.867     2.032    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[2].Reg/Clk_IBUF_BUFG
    SLICE_X78Y100        FDCE                                         r  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[2].Reg/buff_reg[0]/C
                         clock pessimism             -0.245     1.786    
    SLICE_X78Y100        FDCE (Hold_fdce_C_D)         0.134     1.920    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[2].Reg/buff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Data_Path/Unit_Conv/A_DA_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.589     1.508    Unit_Data_Path/unit_Buff_Masukan/Clk_IBUF_BUFG
    SLICE_X73Y106        FDCE                                         r  Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y106        FDCE (Prop_fdce_C_Q)         0.141     1.649 r  Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[5][0]/Q
                         net (fo=1, routed)           0.110     1.759    Unit_Data_Path/Unit_Conv/A_DA_reg[5][7]_0[0]
    SLICE_X73Y105        FDRE                                         r  Unit_Data_Path/Unit_Conv/A_DA_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.860     2.026    Unit_Data_Path/Unit_Conv/Clk_IBUF_BUFG
    SLICE_X73Y105        FDRE                                         r  Unit_Data_Path/Unit_Conv/A_DA_reg[5][0]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X73Y105        FDRE (Hold_fdre_C_D)         0.070     1.594    Unit_Data_Path/Unit_Conv/A_DA_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 7.250 }
Period(ns):         14.500
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         14.500      12.345     BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         14.500      13.500     SLICE_X88Y103   UART_Transmite/clkCount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.500      13.500     SLICE_X89Y105   UART_Transmite/clkCount_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.500      13.500     SLICE_X89Y105   UART_Transmite/clkCount_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.500      13.500     SLICE_X89Y105   UART_Transmite/clkCount_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.500      13.500     SLICE_X89Y106   UART_Transmite/clkCount_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.500      13.500     SLICE_X89Y103   UART_Transmite/clkCount_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.500      13.500     SLICE_X89Y103   UART_Transmite/clkCount_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.500      13.500     SLICE_X89Y103   UART_Transmite/clkCount_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.500      13.500     SLICE_X89Y103   UART_Transmite/clkCount_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.250       6.750      SLICE_X88Y103   UART_Transmite/clkCount_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.250       6.750      SLICE_X89Y105   UART_Transmite/clkCount_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.250       6.750      SLICE_X89Y105   UART_Transmite/clkCount_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.250       6.750      SLICE_X89Y105   UART_Transmite/clkCount_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.250       6.750      SLICE_X89Y106   UART_Transmite/clkCount_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.250       6.750      SLICE_X89Y103   UART_Transmite/clkCount_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.250       6.750      SLICE_X89Y103   UART_Transmite/clkCount_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.250       6.750      SLICE_X89Y103   UART_Transmite/clkCount_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.250       6.750      SLICE_X89Y103   UART_Transmite/clkCount_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.250       6.750      SLICE_X89Y104   UART_Transmite/clkCount_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.250       6.750      SLICE_X84Y100   Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Out_Reg[6].Reg_Out/buff_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.250       6.750      SLICE_X84Y100   Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Reg_Out7/buff_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.250       6.750      SLICE_X77Y96    Unit_Data_Path/Unit_Conv/O_reg[0][10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.250       6.750      SLICE_X74Y93    Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Out_Reg[0].Reg_Out/buff_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.250       6.750      SLICE_X74Y93    Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Out_Reg[1].Reg_Out/buff_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.250       6.750      SLICE_X74Y93    Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Out_Reg[2].Reg_Out/buff_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.250       6.750      SLICE_X74Y93    Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Out_Reg[3].Reg_Out/buff_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.250       6.750      SLICE_X74Y93    Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Out_Reg[4].Reg_Out/buff_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.250       6.750      SLICE_X74Y93    Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Out_Reg[5].Reg_Out/buff_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.250       6.750      SLICE_X77Y96    Unit_Data_Path/Unit_Conv/O_reg[0][7]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.617ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.422ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Data_Path/unit_buff_bobot/Bobot_cmplt_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.250ns  (sys_clk_pin rise@14.500ns - sys_clk_pin fall@7.250ns)
  Data Path Delay:        8.229ns  (logic 1.491ns (18.124%)  route 6.737ns (81.876%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        5.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 19.536 - 14.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 7.250 - 7.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      7.250     7.250 f  
                         input delay                  3.000    10.250    
    E16                                               0.000    10.250 f  reset (IN)
                         net (fo=0)                   0.000    10.250    reset
    E16                  IBUF (Prop_ibuf_I_O)         1.491    11.741 f  reset_IBUF_inst/O
                         net (fo=182, routed)         6.737    18.479    Unit_Data_Path/unit_buff_bobot/reset_IBUF
    SLICE_X89Y51         FDCE                                         f  Unit_Data_Path/unit_buff_bobot/Bobot_cmplt_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.500    14.500 r  
    E3                                                0.000    14.500 r  Clk (IN)
                         net (fo=0)                   0.000    14.500    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.911 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.831    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.922 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.613    19.536    Unit_Data_Path/unit_buff_bobot/Clk_IBUF_BUFG
    SLICE_X89Y51         FDCE                                         r  Unit_Data_Path/unit_buff_bobot/Bobot_cmplt_reg/C
                         clock pessimism              0.000    19.536    
                         clock uncertainty           -0.035    19.500    
    SLICE_X89Y51         FDCE (Recov_fdce_C_CLR)     -0.405    19.095    Unit_Data_Path/unit_buff_bobot/Bobot_cmplt_reg
  -------------------------------------------------------------------
                         required time                         19.095    
                         arrival time                         -18.479    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Data_Path/unit_Buff_Masukan/Input_cmplt_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.250ns  (sys_clk_pin rise@14.500ns - sys_clk_pin fall@7.250ns)
  Data Path Delay:        8.026ns  (logic 1.491ns (18.581%)  route 6.535ns (81.419%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        5.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 19.534 - 14.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 7.250 - 7.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      7.250     7.250 f  
                         input delay                  3.000    10.250    
    E16                                               0.000    10.250 f  reset (IN)
                         net (fo=0)                   0.000    10.250    reset
    E16                  IBUF (Prop_ibuf_I_O)         1.491    11.741 f  reset_IBUF_inst/O
                         net (fo=182, routed)         6.535    18.276    Unit_Data_Path/unit_Buff_Masukan/reset_IBUF
    SLICE_X89Y57         FDCE                                         f  Unit_Data_Path/unit_Buff_Masukan/Input_cmplt_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.500    14.500 r  
    E3                                                0.000    14.500 r  Clk (IN)
                         net (fo=0)                   0.000    14.500    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.911 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.831    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.922 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.611    19.534    Unit_Data_Path/unit_Buff_Masukan/Clk_IBUF_BUFG
    SLICE_X89Y57         FDCE                                         r  Unit_Data_Path/unit_Buff_Masukan/Input_cmplt_reg/C
                         clock pessimism              0.000    19.534    
                         clock uncertainty           -0.035    19.498    
    SLICE_X89Y57         FDCE (Recov_fdce_C_CLR)     -0.405    19.093    Unit_Data_Path/unit_Buff_Masukan/Input_cmplt_reg
  -------------------------------------------------------------------
                         required time                         19.093    
                         arrival time                         -18.276    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             1.555ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Control_Unit/FSM_onehot_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.250ns  (sys_clk_pin rise@14.500ns - sys_clk_pin fall@7.250ns)
  Data Path Delay:        7.272ns  (logic 1.491ns (20.507%)  route 5.781ns (79.493%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 19.518 - 14.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 7.250 - 7.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      7.250     7.250 f  
                         input delay                  3.000    10.250    
    E16                                               0.000    10.250 f  reset (IN)
                         net (fo=0)                   0.000    10.250    reset
    E16                  IBUF (Prop_ibuf_I_O)         1.491    11.741 f  reset_IBUF_inst/O
                         net (fo=182, routed)         5.781    17.522    Unit_Control_Unit/reset_IBUF
    SLICE_X87Y103        FDCE                                         f  Unit_Control_Unit/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.500    14.500 r  
    E3                                                0.000    14.500 r  Clk (IN)
                         net (fo=0)                   0.000    14.500    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.911 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.831    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.922 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.596    19.518    Unit_Control_Unit/Clk_IBUF_BUFG
    SLICE_X87Y103        FDCE                                         r  Unit_Control_Unit/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.000    19.518    
                         clock uncertainty           -0.035    19.483    
    SLICE_X87Y103        FDCE (Recov_fdce_C_CLR)     -0.405    19.078    Unit_Control_Unit/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         19.078    
                         arrival time                         -17.522    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.555ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Control_Unit/FSM_onehot_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.250ns  (sys_clk_pin rise@14.500ns - sys_clk_pin fall@7.250ns)
  Data Path Delay:        7.272ns  (logic 1.491ns (20.507%)  route 5.781ns (79.493%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 19.518 - 14.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 7.250 - 7.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      7.250     7.250 f  
                         input delay                  3.000    10.250    
    E16                                               0.000    10.250 f  reset (IN)
                         net (fo=0)                   0.000    10.250    reset
    E16                  IBUF (Prop_ibuf_I_O)         1.491    11.741 f  reset_IBUF_inst/O
                         net (fo=182, routed)         5.781    17.522    Unit_Control_Unit/reset_IBUF
    SLICE_X87Y103        FDCE                                         f  Unit_Control_Unit/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.500    14.500 r  
    E3                                                0.000    14.500 r  Clk (IN)
                         net (fo=0)                   0.000    14.500    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.911 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.831    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.922 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.596    19.518    Unit_Control_Unit/Clk_IBUF_BUFG
    SLICE_X87Y103        FDCE                                         r  Unit_Control_Unit/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.000    19.518    
                         clock uncertainty           -0.035    19.483    
    SLICE_X87Y103        FDCE (Recov_fdce_C_CLR)     -0.405    19.078    Unit_Control_Unit/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         19.078    
                         arrival time                         -17.522    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.690ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[1][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.250ns  (sys_clk_pin rise@14.500ns - sys_clk_pin fall@7.250ns)
  Data Path Delay:        7.138ns  (logic 1.491ns (20.892%)  route 5.647ns (79.108%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 19.519 - 14.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 7.250 - 7.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      7.250     7.250 f  
                         input delay                  3.000    10.250    
    E16                                               0.000    10.250 f  reset (IN)
                         net (fo=0)                   0.000    10.250    reset
    E16                  IBUF (Prop_ibuf_I_O)         1.491    11.741 f  reset_IBUF_inst/O
                         net (fo=182, routed)         5.647    17.388    Unit_Data_Path/unit_Buff_Masukan/reset_IBUF
    SLICE_X86Y102        FDCE                                         f  Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.500    14.500 r  
    E3                                                0.000    14.500 r  Clk (IN)
                         net (fo=0)                   0.000    14.500    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.911 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.831    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.922 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.597    19.519    Unit_Data_Path/unit_Buff_Masukan/Clk_IBUF_BUFG
    SLICE_X86Y102        FDCE                                         r  Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[1][0]/C
                         clock pessimism              0.000    19.519    
                         clock uncertainty           -0.035    19.484    
    SLICE_X86Y102        FDCE (Recov_fdce_C_CLR)     -0.405    19.079    Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[1][0]
  -------------------------------------------------------------------
                         required time                         19.079    
                         arrival time                         -17.388    
  -------------------------------------------------------------------
                         slack                                  1.690    

Slack (MET) :             1.690ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[1][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.250ns  (sys_clk_pin rise@14.500ns - sys_clk_pin fall@7.250ns)
  Data Path Delay:        7.138ns  (logic 1.491ns (20.892%)  route 5.647ns (79.108%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 19.519 - 14.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 7.250 - 7.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      7.250     7.250 f  
                         input delay                  3.000    10.250    
    E16                                               0.000    10.250 f  reset (IN)
                         net (fo=0)                   0.000    10.250    reset
    E16                  IBUF (Prop_ibuf_I_O)         1.491    11.741 f  reset_IBUF_inst/O
                         net (fo=182, routed)         5.647    17.388    Unit_Data_Path/unit_Buff_Masukan/reset_IBUF
    SLICE_X86Y102        FDCE                                         f  Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.500    14.500 r  
    E3                                                0.000    14.500 r  Clk (IN)
                         net (fo=0)                   0.000    14.500    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.911 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.831    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.922 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.597    19.519    Unit_Data_Path/unit_Buff_Masukan/Clk_IBUF_BUFG
    SLICE_X86Y102        FDCE                                         r  Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[1][1]/C
                         clock pessimism              0.000    19.519    
                         clock uncertainty           -0.035    19.484    
    SLICE_X86Y102        FDCE (Recov_fdce_C_CLR)     -0.405    19.079    Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[1][1]
  -------------------------------------------------------------------
                         required time                         19.079    
                         arrival time                         -17.388    
  -------------------------------------------------------------------
                         slack                                  1.690    

Slack (MET) :             1.690ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[1][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.250ns  (sys_clk_pin rise@14.500ns - sys_clk_pin fall@7.250ns)
  Data Path Delay:        7.138ns  (logic 1.491ns (20.892%)  route 5.647ns (79.108%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 19.519 - 14.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 7.250 - 7.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      7.250     7.250 f  
                         input delay                  3.000    10.250    
    E16                                               0.000    10.250 f  reset (IN)
                         net (fo=0)                   0.000    10.250    reset
    E16                  IBUF (Prop_ibuf_I_O)         1.491    11.741 f  reset_IBUF_inst/O
                         net (fo=182, routed)         5.647    17.388    Unit_Data_Path/unit_Buff_Masukan/reset_IBUF
    SLICE_X86Y102        FDCE                                         f  Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.500    14.500 r  
    E3                                                0.000    14.500 r  Clk (IN)
                         net (fo=0)                   0.000    14.500    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.911 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.831    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.922 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.597    19.519    Unit_Data_Path/unit_Buff_Masukan/Clk_IBUF_BUFG
    SLICE_X86Y102        FDCE                                         r  Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[1][2]/C
                         clock pessimism              0.000    19.519    
                         clock uncertainty           -0.035    19.484    
    SLICE_X86Y102        FDCE (Recov_fdce_C_CLR)     -0.405    19.079    Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[1][2]
  -------------------------------------------------------------------
                         required time                         19.079    
                         arrival time                         -17.388    
  -------------------------------------------------------------------
                         slack                                  1.690    

Slack (MET) :             1.690ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[1][3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.250ns  (sys_clk_pin rise@14.500ns - sys_clk_pin fall@7.250ns)
  Data Path Delay:        7.138ns  (logic 1.491ns (20.892%)  route 5.647ns (79.108%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 19.519 - 14.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 7.250 - 7.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      7.250     7.250 f  
                         input delay                  3.000    10.250    
    E16                                               0.000    10.250 f  reset (IN)
                         net (fo=0)                   0.000    10.250    reset
    E16                  IBUF (Prop_ibuf_I_O)         1.491    11.741 f  reset_IBUF_inst/O
                         net (fo=182, routed)         5.647    17.388    Unit_Data_Path/unit_Buff_Masukan/reset_IBUF
    SLICE_X86Y102        FDCE                                         f  Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.500    14.500 r  
    E3                                                0.000    14.500 r  Clk (IN)
                         net (fo=0)                   0.000    14.500    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.911 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.831    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.922 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.597    19.519    Unit_Data_Path/unit_Buff_Masukan/Clk_IBUF_BUFG
    SLICE_X86Y102        FDCE                                         r  Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[1][3]/C
                         clock pessimism              0.000    19.519    
                         clock uncertainty           -0.035    19.484    
    SLICE_X86Y102        FDCE (Recov_fdce_C_CLR)     -0.405    19.079    Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[1][3]
  -------------------------------------------------------------------
                         required time                         19.079    
                         arrival time                         -17.388    
  -------------------------------------------------------------------
                         slack                                  1.690    

Slack (MET) :             1.690ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[1][4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.250ns  (sys_clk_pin rise@14.500ns - sys_clk_pin fall@7.250ns)
  Data Path Delay:        7.138ns  (logic 1.491ns (20.892%)  route 5.647ns (79.108%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 19.519 - 14.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 7.250 - 7.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      7.250     7.250 f  
                         input delay                  3.000    10.250    
    E16                                               0.000    10.250 f  reset (IN)
                         net (fo=0)                   0.000    10.250    reset
    E16                  IBUF (Prop_ibuf_I_O)         1.491    11.741 f  reset_IBUF_inst/O
                         net (fo=182, routed)         5.647    17.388    Unit_Data_Path/unit_Buff_Masukan/reset_IBUF
    SLICE_X86Y102        FDCE                                         f  Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.500    14.500 r  
    E3                                                0.000    14.500 r  Clk (IN)
                         net (fo=0)                   0.000    14.500    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.911 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.831    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.922 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.597    19.519    Unit_Data_Path/unit_Buff_Masukan/Clk_IBUF_BUFG
    SLICE_X86Y102        FDCE                                         r  Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[1][4]/C
                         clock pessimism              0.000    19.519    
                         clock uncertainty           -0.035    19.484    
    SLICE_X86Y102        FDCE (Recov_fdce_C_CLR)     -0.405    19.079    Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[1][4]
  -------------------------------------------------------------------
                         required time                         19.079    
                         arrival time                         -17.388    
  -------------------------------------------------------------------
                         slack                                  1.690    

Slack (MET) :             1.690ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[1][5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.250ns  (sys_clk_pin rise@14.500ns - sys_clk_pin fall@7.250ns)
  Data Path Delay:        7.138ns  (logic 1.491ns (20.892%)  route 5.647ns (79.108%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 19.519 - 14.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 7.250 - 7.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      7.250     7.250 f  
                         input delay                  3.000    10.250    
    E16                                               0.000    10.250 f  reset (IN)
                         net (fo=0)                   0.000    10.250    reset
    E16                  IBUF (Prop_ibuf_I_O)         1.491    11.741 f  reset_IBUF_inst/O
                         net (fo=182, routed)         5.647    17.388    Unit_Data_Path/unit_Buff_Masukan/reset_IBUF
    SLICE_X86Y102        FDCE                                         f  Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[1][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.500    14.500 r  
    E3                                                0.000    14.500 r  Clk (IN)
                         net (fo=0)                   0.000    14.500    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.911 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.831    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.922 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.597    19.519    Unit_Data_Path/unit_Buff_Masukan/Clk_IBUF_BUFG
    SLICE_X86Y102        FDCE                                         r  Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[1][5]/C
                         clock pessimism              0.000    19.519    
                         clock uncertainty           -0.035    19.484    
    SLICE_X86Y102        FDCE (Recov_fdce_C_CLR)     -0.405    19.079    Unit_Data_Path/unit_Buff_Masukan/Masukan_reg[1][5]
  -------------------------------------------------------------------
                         required time                         19.079    
                         arrival time                         -17.388    
  -------------------------------------------------------------------
                         slack                                  1.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 Unit_Data_Path/Unit_Conv/res_conv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[7].Reg/buff_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.473%)  route 0.231ns (58.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.595     1.514    Unit_Data_Path/Unit_Conv/Clk_IBUF_BUFG
    SLICE_X78Y102        FDRE                                         r  Unit_Data_Path/Unit_Conv/res_conv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDRE (Prop_fdre_C_Q)         0.164     1.678 f  Unit_Data_Path/Unit_Conv/res_conv_reg/Q
                         net (fo=103, routed)         0.231     1.910    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[7].Reg/buff_reg[0]_0
    SLICE_X80Y101        FDCE                                         f  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[7].Reg/buff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.868     2.034    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[7].Reg/Clk_IBUF_BUFG
    SLICE_X80Y101        FDCE                                         r  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[7].Reg/buff_reg[0]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X80Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.487    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[7].Reg/buff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 Unit_Data_Path/Unit_Conv/res_conv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[4].Reg/buff_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.116%)  route 0.225ns (57.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.595     1.514    Unit_Data_Path/Unit_Conv/Clk_IBUF_BUFG
    SLICE_X78Y102        FDRE                                         r  Unit_Data_Path/Unit_Conv/res_conv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDRE (Prop_fdre_C_Q)         0.164     1.678 f  Unit_Data_Path/Unit_Conv/res_conv_reg/Q
                         net (fo=103, routed)         0.225     1.904    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[4].Reg/buff_reg[0]_2
    SLICE_X78Y101        FDCE                                         f  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[4].Reg/buff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.867     2.032    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[4].Reg/Clk_IBUF_BUFG
    SLICE_X78Y101        FDCE                                         r  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[4].Reg/buff_reg[0]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X78Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.463    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[4].Reg/buff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 Unit_Data_Path/Unit_Conv/res_conv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay_Carry_FA7/buff_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.473%)  route 0.231ns (58.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.595     1.514    Unit_Data_Path/Unit_Conv/Clk_IBUF_BUFG
    SLICE_X78Y102        FDRE                                         r  Unit_Data_Path/Unit_Conv/res_conv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDRE (Prop_fdre_C_Q)         0.164     1.678 f  Unit_Data_Path/Unit_Conv/res_conv_reg/Q
                         net (fo=103, routed)         0.231     1.910    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay_Carry_FA7/buff_reg[0]_0
    SLICE_X81Y101        FDCE                                         f  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay_Carry_FA7/buff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.868     2.034    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay_Carry_FA7/Clk_IBUF_BUFG
    SLICE_X81Y101        FDCE                                         r  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay_Carry_FA7/buff_reg[0]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X81Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.462    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay_Carry_FA7/buff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 Unit_Data_Path/Unit_Conv/res_conv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[5].Reg/buff_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.116%)  route 0.225ns (57.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.595     1.514    Unit_Data_Path/Unit_Conv/Clk_IBUF_BUFG
    SLICE_X78Y102        FDRE                                         r  Unit_Data_Path/Unit_Conv/res_conv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDRE (Prop_fdre_C_Q)         0.164     1.678 f  Unit_Data_Path/Unit_Conv/res_conv_reg/Q
                         net (fo=103, routed)         0.225     1.904    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[5].Reg/buff_reg[0]_2
    SLICE_X79Y101        FDCE                                         f  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[5].Reg/buff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.867     2.032    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[5].Reg/Clk_IBUF_BUFG
    SLICE_X79Y101        FDCE                                         r  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[5].Reg/buff_reg[0]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X79Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.438    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[5].Reg/buff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 Unit_Data_Path/Unit_Conv/res_conv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[6].Reg/buff_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.884%)  route 0.228ns (58.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.595     1.514    Unit_Data_Path/Unit_Conv/Clk_IBUF_BUFG
    SLICE_X78Y102        FDRE                                         r  Unit_Data_Path/Unit_Conv/res_conv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDRE (Prop_fdre_C_Q)         0.164     1.678 f  Unit_Data_Path/Unit_Conv/res_conv_reg/Q
                         net (fo=103, routed)         0.228     1.906    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[6].Reg/buff_reg[0]_2
    SLICE_X79Y102        FDCE                                         f  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[6].Reg/buff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.867     2.032    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[6].Reg/Clk_IBUF_BUFG
    SLICE_X79Y102        FDCE                                         r  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[6].Reg/buff_reg[0]/C
                         clock pessimism             -0.504     1.527    
    SLICE_X79Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.435    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[6].Reg/buff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 Unit_Data_Path/Unit_Conv/res_conv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Delay[0].Reg/buff_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.793%)  route 0.294ns (64.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.595     1.514    Unit_Data_Path/Unit_Conv/Clk_IBUF_BUFG
    SLICE_X78Y102        FDRE                                         r  Unit_Data_Path/Unit_Conv/res_conv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDRE (Prop_fdre_C_Q)         0.164     1.678 f  Unit_Data_Path/Unit_Conv/res_conv_reg/Q
                         net (fo=103, routed)         0.294     1.973    Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Delay[0].Reg/buff_reg[0]_1
    SLICE_X80Y100        FDCE                                         f  Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Delay[0].Reg/buff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.868     2.034    Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Delay[0].Reg/Clk_IBUF_BUFG
    SLICE_X80Y100        FDCE                                         r  Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Delay[0].Reg/buff_reg[0]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X80Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.487    Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Delay[0].Reg/buff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 Unit_Data_Path/Unit_Conv/res_conv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Delay[0].Reg/buff_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.477%)  route 0.298ns (64.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.595     1.514    Unit_Data_Path/Unit_Conv/Clk_IBUF_BUFG
    SLICE_X78Y102        FDRE                                         r  Unit_Data_Path/Unit_Conv/res_conv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDRE (Prop_fdre_C_Q)         0.164     1.678 f  Unit_Data_Path/Unit_Conv/res_conv_reg/Q
                         net (fo=103, routed)         0.298     1.977    Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Delay[0].Reg/buff_reg[0]_1
    SLICE_X74Y102        FDCE                                         f  Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Delay[0].Reg/buff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.865     2.030    Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Delay[0].Reg/Clk_IBUF_BUFG
    SLICE_X74Y102        FDCE                                         r  Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Delay[0].Reg/buff_reg[0]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X74Y102        FDCE (Remov_fdce_C_CLR)     -0.067     1.483    Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Delay[0].Reg/buff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 Unit_Data_Path/Unit_Conv/res_conv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Delay[1].Reg/buff_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.793%)  route 0.294ns (64.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.595     1.514    Unit_Data_Path/Unit_Conv/Clk_IBUF_BUFG
    SLICE_X78Y102        FDRE                                         r  Unit_Data_Path/Unit_Conv/res_conv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDRE (Prop_fdre_C_Q)         0.164     1.678 f  Unit_Data_Path/Unit_Conv/res_conv_reg/Q
                         net (fo=103, routed)         0.294     1.973    Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Delay[1].Reg/buff_reg[0]_2
    SLICE_X81Y100        FDCE                                         f  Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Delay[1].Reg/buff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.868     2.034    Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Delay[1].Reg/Clk_IBUF_BUFG
    SLICE_X81Y100        FDCE                                         r  Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Delay[1].Reg/buff_reg[0]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X81Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.462    Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Delay[1].Reg/buff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 Unit_Data_Path/Unit_Conv/res_conv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[2].Reg/buff_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.164ns (32.337%)  route 0.343ns (67.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.595     1.514    Unit_Data_Path/Unit_Conv/Clk_IBUF_BUFG
    SLICE_X78Y102        FDRE                                         r  Unit_Data_Path/Unit_Conv/res_conv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDRE (Prop_fdre_C_Q)         0.164     1.678 f  Unit_Data_Path/Unit_Conv/res_conv_reg/Q
                         net (fo=103, routed)         0.343     2.022    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[2].Reg/buff_reg[0]_2
    SLICE_X78Y100        FDCE                                         f  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[2].Reg/buff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.867     2.032    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[2].Reg/Clk_IBUF_BUFG
    SLICE_X78Y100        FDCE                                         r  Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[2].Reg/buff_reg[0]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X78Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.463    Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Delay[2].Reg/buff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 Unit_Data_Path/Unit_Conv/res_conv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Destination:            Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Delay[3].Reg/buff_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@7.250ns period=14.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.164ns (29.765%)  route 0.387ns (70.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.595     1.514    Unit_Data_Path/Unit_Conv/Clk_IBUF_BUFG
    SLICE_X78Y102        FDRE                                         r  Unit_Data_Path/Unit_Conv/res_conv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDRE (Prop_fdre_C_Q)         0.164     1.678 f  Unit_Data_Path/Unit_Conv/res_conv_reg/Q
                         net (fo=103, routed)         0.387     2.065    Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Delay[3].Reg/buff_reg[0]_2
    SLICE_X74Y104        FDCE                                         f  Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Delay[3].Reg/buff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.864     2.029    Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Delay[3].Reg/Clk_IBUF_BUFG
    SLICE_X74Y104        FDCE                                         r  Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Delay[3].Reg/buff_reg[0]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X74Y104        FDCE (Remov_fdce_C_CLR)     -0.067     1.482    Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Delay[3].Reg/buff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.583    





