Drill report for output/routed_pcbs/bottom_plate.kicad_pcb
Created on Sat Sep 18 16:55:54 2021

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'bottom_plate.drl' contains
    plated through holes:
    =============================================================
    T1  0.40mm  0.016"  (10 holes)
    T2  0.99mm  0.039"  (36 holes)

    Total plated holes count 46


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T3  1.70mm  0.067"  (36 holes)
    T4  3.00mm  0.118"  (72 holes)
    T5  3.43mm  0.135"  (18 holes)

    Total unplated holes count 126
