{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659405727133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659405727149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 01 23:02:06 2022 " "Processing started: Mon Aug 01 23:02:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659405727149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659405727149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rain_module_project -c rain_module_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off rain_module_project -c rain_module_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659405727149 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1659405728742 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1659405728742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_7_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file display_7_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_7_seg " "Found entity 1: display_7_seg" {  } { { "display_7_seg.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/display_7_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659405748024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659405748024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_frequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor_Frequencia " "Found entity 1: Divisor_Frequencia" {  } { { "Divisor_Frequencia.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/Divisor_Frequencia.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659405748040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659405748040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rain_module_project.v 1 1 " "Found 1 design units, including 1 entities, in source file rain_module_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 rain_module_project " "Found entity 1: rain_module_project" {  } { { "rain_module_project.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/rain_module_project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659405748055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659405748055 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LCD_display_string LCD_Display.v(304) " "Verilog Module Declaration warning at LCD_Display.v(304): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LCD_display_string\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 304 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659405748071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display.v 2 2 " "Found 2 design units, including 2 entities, in source file lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659405748071 ""} { "Info" "ISGN_ENTITY_NAME" "2 LCD_display_string " "Found entity 2: LCD_display_string" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659405748071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659405748071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659405748087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659405748087 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "var Print_Display_LCD.v(6) " "Verilog HDL Declaration warning at Print_Display_LCD.v(6): \"var\" is SystemVerilog-2005 keyword" {  } { { "Print_Display_LCD.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/Print_Display_LCD.v" 6 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1659405748102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "print_display_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file print_display_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Print_Display_LCD " "Found entity 1: Print_Display_LCD" {  } { { "Print_Display_LCD.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/Print_Display_LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659405748102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659405748102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_sensor.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer_sensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Buffer_Sensor " "Found entity 1: Buffer_Sensor" {  } { { "Buffer_Sensor.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/Buffer_Sensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659405748118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659405748118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_mensagem.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria_mensagem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memoria_Mensagem " "Found entity 1: Memoria_Mensagem" {  } { { "Memoria_Mensagem.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/Memoria_Mensagem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659405748134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659405748134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_bluetooth.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_bluetooth.v" { { "Info" "ISGN_ENTITY_NAME" "1 Modulo_Bluetooth " "Found entity 1: Modulo_Bluetooth" {  } { { "Modulo_Bluetooth.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/Modulo_Bluetooth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659405748134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659405748134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_baudrate_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_baudrate_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_BaudRate_generator " "Found entity 1: UART_BaudRate_generator" {  } { { "UART_BaudRate_generator.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/UART_BaudRate_generator.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659405748149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659405748149 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART_rs232_tx.v(92) " "Verilog HDL information at UART_rs232_tx.v(92): always construct contains both blocking and non-blocking assignments" {  } { { "UART_rs232_tx.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/UART_rs232_tx.v" 92 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1659405748165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rs232_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rs232_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rs232_tx " "Found entity 1: UART_rs232_tx" {  } { { "UART_rs232_tx.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/UART_rs232_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659405748165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659405748165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_de_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file unidade_de_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Unidade_de_Controle " "Found entity 1: Unidade_de_Controle" {  } { { "Unidade_de_Controle.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/Unidade_de_Controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659405748180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659405748180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659405748196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659405748196 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "rain_module_project.v(106) " "Verilog HDL Instantiation warning at rain_module_project.v(106): instance has no name" {  } { { "rain_module_project.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/rain_module_project.v" 106 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1659405748212 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "rain_module_project.v(165) " "Verilog HDL Instantiation warning at rain_module_project.v(165): instance has no name" {  } { { "rain_module_project.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/rain_module_project.v" 165 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1659405748212 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rain_module_project " "Elaborating entity \"rain_module_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659405748352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buffer_Sensor Buffer_Sensor:BS " "Elaborating entity \"Buffer_Sensor\" for hierarchy \"Buffer_Sensor:BS\"" {  } { { "rain_module_project.v" "BS" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/rain_module_project.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659405748430 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "entrada Buffer_Sensor.v(9) " "Verilog HDL Always Construct warning at Buffer_Sensor.v(9): variable \"entrada\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Buffer_Sensor.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/Buffer_Sensor.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1659405748430 "|rain_module_project|Buffer_Sensor:BS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "buffer Buffer_Sensor.v(6) " "Verilog HDL Always Construct warning at Buffer_Sensor.v(6): inferring latch(es) for variable \"buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "Buffer_Sensor.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/Buffer_Sensor.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1659405748430 "|rain_module_project|Buffer_Sensor:BS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer Buffer_Sensor.v(8) " "Inferred latch for \"buffer\" at Buffer_Sensor.v(8)" {  } { { "Buffer_Sensor.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/Buffer_Sensor.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659405748430 "|rain_module_project|Buffer_Sensor:BS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_de_Controle Unidade_de_Controle:UC " "Elaborating entity \"Unidade_de_Controle\" for hierarchy \"Unidade_de_Controle:UC\"" {  } { { "rain_module_project.v" "UC" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/rain_module_project.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659405748446 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag_ler Unidade_de_Controle.v(12) " "Verilog HDL Always Construct warning at Unidade_de_Controle.v(12): inferring latch(es) for variable \"flag_ler\", which holds its previous value in one or more paths through the always construct" {  } { { "Unidade_de_Controle.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/Unidade_de_Controle.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1659405748446 "|rain_module_project|Unidade_de_Controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag_ler Unidade_de_Controle.v(12) " "Inferred latch for \"flag_ler\" at Unidade_de_Controle.v(12)" {  } { { "Unidade_de_Controle.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/Unidade_de_Controle.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659405748462 "|rain_module_project|Unidade_de_Controle:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria_Mensagem Memoria_Mensagem:comb_8 " "Elaborating entity \"Memoria_Mensagem\" for hierarchy \"Memoria_Mensagem:comb_8\"" {  } { { "rain_module_project.v" "comb_8" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/rain_module_project.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659405748462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Print_Display_LCD Print_Display_LCD:P1 " "Elaborating entity \"Print_Display_LCD\" for hierarchy \"Print_Display_LCD:P1\"" {  } { { "rain_module_project.v" "P1" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/rain_module_project.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659405748493 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RST Print_Display_LCD.v(19) " "Verilog HDL or VHDL warning at Print_Display_LCD.v(19): object \"RST\" assigned a value but never read" {  } { { "Print_Display_LCD.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/Print_Display_LCD.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1659405748493 "|rain_module_project|Print_Display_LCD:P1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Print_Display_LCD:P1\|Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Print_Display_LCD:P1\|Reset_Delay:r0\"" {  } { { "Print_Display_LCD.v" "r0" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/Print_Display_LCD.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659405748508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display Print_Display_LCD:P1\|LCD_Display:u1 " "Elaborating entity \"LCD_Display\" for hierarchy \"Print_Display_LCD:P1\|LCD_Display:u1\"" {  } { { "Print_Display_LCD.v" "u1" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/Print_Display_LCD.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659405748524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_display_string Print_Display_LCD:P1\|LCD_Display:u1\|LCD_display_string:u1 " "Elaborating entity \"LCD_display_string\" for hierarchy \"Print_Display_LCD:P1\|LCD_Display:u1\|LCD_display_string:u1\"" {  } { { "LCD_Display.v" "u1" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659405748571 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 LCD_Display.v(348) " "Verilog HDL assignment warning at LCD_Display.v(348): truncated value with size 12 to match size of target (8)" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659405748571 "|rain_module_project|Print_Display_LCD:P1|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 LCD_Display.v(349) " "Verilog HDL assignment warning at LCD_Display.v(349): truncated value with size 12 to match size of target (8)" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659405748571 "|rain_module_project|Print_Display_LCD:P1|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 LCD_Display.v(350) " "Verilog HDL assignment warning at LCD_Display.v(350): truncated value with size 12 to match size of target (8)" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659405748571 "|rain_module_project|Print_Display_LCD:P1|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 LCD_Display.v(351) " "Verilog HDL assignment warning at LCD_Display.v(351): truncated value with size 12 to match size of target (8)" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659405748571 "|rain_module_project|Print_Display_LCD:P1|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 LCD_Display.v(352) " "Verilog HDL assignment warning at LCD_Display.v(352): truncated value with size 12 to match size of target (8)" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659405748571 "|rain_module_project|Print_Display_LCD:P1|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 LCD_Display.v(353) " "Verilog HDL assignment warning at LCD_Display.v(353): truncated value with size 12 to match size of target (8)" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659405748571 "|rain_module_project|Print_Display_LCD:P1|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 LCD_Display.v(354) " "Verilog HDL assignment warning at LCD_Display.v(354): truncated value with size 12 to match size of target (8)" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659405748571 "|rain_module_project|Print_Display_LCD:P1|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 LCD_Display.v(355) " "Verilog HDL assignment warning at LCD_Display.v(355): truncated value with size 12 to match size of target (8)" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659405748571 "|rain_module_project|Print_Display_LCD:P1|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 LCD_Display.v(356) " "Verilog HDL assignment warning at LCD_Display.v(356): truncated value with size 12 to match size of target (8)" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659405748571 "|rain_module_project|Print_Display_LCD:P1|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 LCD_Display.v(357) " "Verilog HDL assignment warning at LCD_Display.v(357): truncated value with size 12 to match size of target (8)" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659405748571 "|rain_module_project|Print_Display_LCD:P1|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 LCD_Display.v(358) " "Verilog HDL assignment warning at LCD_Display.v(358): truncated value with size 12 to match size of target (8)" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659405748571 "|rain_module_project|Print_Display_LCD:P1|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 LCD_Display.v(359) " "Verilog HDL assignment warning at LCD_Display.v(359): truncated value with size 12 to match size of target (8)" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659405748571 "|rain_module_project|Print_Display_LCD:P1|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 LCD_Display.v(360) " "Verilog HDL assignment warning at LCD_Display.v(360): truncated value with size 12 to match size of target (8)" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659405748571 "|rain_module_project|Print_Display_LCD:P1|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 LCD_Display.v(361) " "Verilog HDL assignment warning at LCD_Display.v(361): truncated value with size 12 to match size of target (8)" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659405748571 "|rain_module_project|Print_Display_LCD:P1|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 LCD_Display.v(362) " "Verilog HDL assignment warning at LCD_Display.v(362): truncated value with size 12 to match size of target (8)" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659405748571 "|rain_module_project|Print_Display_LCD:P1|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 LCD_Display.v(363) " "Verilog HDL assignment warning at LCD_Display.v(363): truncated value with size 12 to match size of target (8)" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659405748571 "|rain_module_project|Print_Display_LCD:P1|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 LCD_Display.v(367) " "Verilog HDL assignment warning at LCD_Display.v(367): truncated value with size 12 to match size of target (8)" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659405748571 "|rain_module_project|Print_Display_LCD:P1|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 LCD_Display.v(368) " "Verilog HDL assignment warning at LCD_Display.v(368): truncated value with size 12 to match size of target (8)" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659405748571 "|rain_module_project|Print_Display_LCD:P1|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 LCD_Display.v(369) " "Verilog HDL assignment warning at LCD_Display.v(369): truncated value with size 12 to match size of target (8)" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659405748571 "|rain_module_project|Print_Display_LCD:P1|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 LCD_Display.v(370) " "Verilog HDL assignment warning at LCD_Display.v(370): truncated value with size 12 to match size of target (8)" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659405748571 "|rain_module_project|Print_Display_LCD:P1|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 LCD_Display.v(371) " "Verilog HDL assignment warning at LCD_Display.v(371): truncated value with size 12 to match size of target (8)" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659405748571 "|rain_module_project|Print_Display_LCD:P1|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 LCD_Display.v(372) " "Verilog HDL assignment warning at LCD_Display.v(372): truncated value with size 12 to match size of target (8)" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659405748571 "|rain_module_project|Print_Display_LCD:P1|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 LCD_Display.v(373) " "Verilog HDL assignment warning at LCD_Display.v(373): truncated value with size 12 to match size of target (8)" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659405748571 "|rain_module_project|Print_Display_LCD:P1|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 LCD_Display.v(374) " "Verilog HDL assignment warning at LCD_Display.v(374): truncated value with size 12 to match size of target (8)" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659405748571 "|rain_module_project|Print_Display_LCD:P1|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 LCD_Display.v(375) " "Verilog HDL assignment warning at LCD_Display.v(375): truncated value with size 12 to match size of target (8)" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659405748571 "|rain_module_project|Print_Display_LCD:P1|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 LCD_Display.v(376) " "Verilog HDL assignment warning at LCD_Display.v(376): truncated value with size 12 to match size of target (8)" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659405748571 "|rain_module_project|Print_Display_LCD:P1|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 LCD_Display.v(377) " "Verilog HDL assignment warning at LCD_Display.v(377): truncated value with size 12 to match size of target (8)" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659405748571 "|rain_module_project|Print_Display_LCD:P1|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 LCD_Display.v(378) " "Verilog HDL assignment warning at LCD_Display.v(378): truncated value with size 12 to match size of target (8)" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659405748571 "|rain_module_project|Print_Display_LCD:P1|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 LCD_Display.v(379) " "Verilog HDL assignment warning at LCD_Display.v(379): truncated value with size 12 to match size of target (8)" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659405748571 "|rain_module_project|Print_Display_LCD:P1|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 LCD_Display.v(380) " "Verilog HDL assignment warning at LCD_Display.v(380): truncated value with size 12 to match size of target (8)" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659405748571 "|rain_module_project|Print_Display_LCD:P1|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 LCD_Display.v(381) " "Verilog HDL assignment warning at LCD_Display.v(381): truncated value with size 12 to match size of target (8)" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659405748571 "|rain_module_project|Print_Display_LCD:P1|LCD_Display:u1|LCD_display_string:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 LCD_Display.v(382) " "Verilog HDL assignment warning at LCD_Display.v(382): truncated value with size 12 to match size of target (8)" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659405748571 "|rain_module_project|Print_Display_LCD:P1|LCD_Display:u1|LCD_display_string:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:B22 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:B22\"" {  } { { "rain_module_project.v" "B22" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/rain_module_project.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659405748587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_7_seg display_7_seg:comb_9 " "Elaborating entity \"display_7_seg\" for hierarchy \"display_7_seg:comb_9\"" {  } { { "rain_module_project.v" "comb_9" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/rain_module_project.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659405748602 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1659405750305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Unidade_de_Controle:UC\|flag_ler " "Latch Unidade_de_Controle:UC\|flag_ler has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sinais_da_entrada\[2\] " "Ports D and ENA on the latch are fed by the same signal sinais_da_entrada\[2\]" {  } { { "rain_module_project.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/rain_module_project.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659405750399 ""}  } { { "Unidade_de_Controle.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/Unidade_de_Controle.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659405750399 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Print_Display_LCD:P1\|LCD_Display:u1\|DATA_BUS\[0\]~synth " "Node \"Print_Display_LCD:P1\|LCD_Display:u1\|DATA_BUS\[0\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659405750555 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Print_Display_LCD:P1\|LCD_Display:u1\|DATA_BUS\[1\]~synth " "Node \"Print_Display_LCD:P1\|LCD_Display:u1\|DATA_BUS\[1\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659405750555 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Print_Display_LCD:P1\|LCD_Display:u1\|DATA_BUS\[2\]~synth " "Node \"Print_Display_LCD:P1\|LCD_Display:u1\|DATA_BUS\[2\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659405750555 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Print_Display_LCD:P1\|LCD_Display:u1\|DATA_BUS\[3\]~synth " "Node \"Print_Display_LCD:P1\|LCD_Display:u1\|DATA_BUS\[3\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659405750555 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Print_Display_LCD:P1\|LCD_Display:u1\|DATA_BUS\[4\]~synth " "Node \"Print_Display_LCD:P1\|LCD_Display:u1\|DATA_BUS\[4\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659405750555 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Print_Display_LCD:P1\|LCD_Display:u1\|DATA_BUS\[5\]~synth " "Node \"Print_Display_LCD:P1\|LCD_Display:u1\|DATA_BUS\[5\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659405750555 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Print_Display_LCD:P1\|LCD_Display:u1\|DATA_BUS\[6\]~synth " "Node \"Print_Display_LCD:P1\|LCD_Display:u1\|DATA_BUS\[6\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659405750555 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Print_Display_LCD:P1\|LCD_Display:u1\|DATA_BUS\[7\]~synth " "Node \"Print_Display_LCD:P1\|LCD_Display:u1\|DATA_BUS\[7\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/LCD_Display.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659405750555 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1659405750555 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[0\] VCC " "Pin \"saida\[0\]\" is stuck at VCC" {  } { { "rain_module_project.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/rain_module_project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659405750555 "|rain_module_project|saida[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[4\] GND " "Pin \"saida\[4\]\" is stuck at GND" {  } { { "rain_module_project.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/rain_module_project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659405750555 "|rain_module_project|saida[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[5\] GND " "Pin \"saida\[5\]\" is stuck at GND" {  } { { "rain_module_project.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/rain_module_project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659405750555 "|rain_module_project|saida[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "rain_module_project.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/rain_module_project.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659405750555 "|rain_module_project|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "rain_module_project.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/rain_module_project.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659405750555 "|rain_module_project|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "rain_module_project.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/rain_module_project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659405750555 "|rain_module_project|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1659405750555 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1659405750743 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1659405751961 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/output_files/rain_module_project.map.smsg " "Generated suppressed messages file C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/output_files/rain_module_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659405752321 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1659405753164 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659405753164 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ch_1 " "No output dependent on input pin \"ch_1\"" {  } { { "rain_module_project.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/rain_module_project.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659405755545 "|rain_module_project|ch_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_valid " "No output dependent on input pin \"data_valid\"" {  } { { "rain_module_project.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/rain_module_project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659405755545 "|rain_module_project|data_valid"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ch_reset " "No output dependent on input pin \"ch_reset\"" {  } { { "rain_module_project.v" "" { Text "C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/rain_module_project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659405755545 "|rain_module_project|ch_reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1659405755545 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "305 " "Implemented 305 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1659405755561 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1659405755561 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1659405755561 ""} { "Info" "ICUT_CUT_TM_LCELLS" "276 " "Implemented 276 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1659405755561 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1659405755561 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659405755623 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 01 23:02:35 2022 " "Processing ended: Mon Aug 01 23:02:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659405755623 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659405755623 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659405755623 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659405755623 ""}
