# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../SAD.srcs/sources_1/ip/ROM2/sim/ROM2.v" \
"../../../../SAD.srcs/sources_1/ip/ROM1/sim/ROM1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
