/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 64 104 240 120)
	(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
	(text "ctl_ir_we" (rect 9 0 51 12)(font "Arial" ))
	(pt 176 8)
	(drawing
		(line (pt 92 12)(pt 117 12))
		(line (pt 92 4)(pt 117 4))
		(line (pt 121 8)(pt 176 8))
		(line (pt 92 12)(pt 92 4))
		(line (pt 117 4)(pt 121 8))
		(line (pt 117 12)(pt 121 8))
	)
	(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect 64 88 240 104)
	(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
	(text "db[7..0]" (rect 9 0 46 12)(font "Arial" ))
	(pt 176 8)
	(drawing
		(line (pt 92 12)(pt 117 12))
		(line (pt 92 4)(pt 117 4))
		(line (pt 121 8)(pt 176 8))
		(line (pt 92 12)(pt 92 4))
		(line (pt 117 4)(pt 121 8))
		(line (pt 117 12)(pt 121 8))
	)
	(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 400 96 576 112)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "opcode[7..0]" (rect 90 0 151 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 288 72 352 152)
	(text "LATCH" (rect 1 0 31 10)(font "Arial" (font_size 6)))
	(text "inst_ir" (rect 3 68 32 80)(font "Arial" ))
	(port
		(pt 0 24)
		(input)
		(text "D" (rect 14 20 19 32)(font "Courier New" (bold)))
		(text "D" (rect 14 20 19 32)(font "Courier New" (bold)))
		(line (pt 0 24)(pt 12 24))
	)
	(port
		(pt 0 40)
		(input)
		(text "ENA" (rect 14 36 31 48)(font "Courier New" (bold)))
		(text "ENA" (rect 14 36 31 48)(font "Courier New" (bold)))
		(line (pt 0 40)(pt 12 40))
	)
	(port
		(pt 64 32)
		(output)
		(text "Q" (rect 45 28 50 40)(font "Courier New" (bold)))
		(text "Q" (rect 45 28 50 40)(font "Courier New" (bold)))
		(line (pt 53 32)(pt 64 32))
	)
	(drawing
		(line (pt 12 12)(pt 52 12))
		(line (pt 12 68)(pt 52 68))
		(line (pt 12 68)(pt 12 12))
		(line (pt 52 68)(pt 52 12))
	)
)
(connector
	(pt 400 104)
	(pt 352 104)
	(bus)
)
(connector
	(pt 240 112)
	(pt 288 112)
)
(connector
	(pt 240 96)
	(pt 288 96)
	(bus)
)
(text "There are 8 latches implementing the Instruction Register" (rect 152 160 472 174)(font "Arial" (font_size 8)))
(text "There is no output enable signal since they feed the decode PLA continously" (rect 152 176 587 190)(font "Arial" (font_size 8)))
