static uint64_t cirrus_vga_ioport_read ( void * opaque , hwaddr addr , unsigned size ) {
 CirrusVGAState * c = opaque ;
 VGACommonState * s = & c -> vga ;
 int val , index ;
 addr += 0x3b0 ;
 if ( vga_ioport_invalid ( s , addr ) ) {
 val = 0xff ;
 }
 else {
 switch ( addr ) {
 case 0x3c0 : if ( s -> ar_flip_flop == 0 ) {
 val = s -> ar_index ;
 }
 else {
 val = 0 ;
 }
 break ;
 case 0x3c1 : index = s -> ar_index & 0x1f ;
 if ( index < 21 ) val = s -> ar [ index ] ;
 else val = 0 ;
 break ;
 case 0x3c2 : val = s -> st00 ;
 break ;
 case 0x3c4 : val = s -> sr_index ;
 break ;
 case 0x3c5 : val = cirrus_vga_read_sr ( c ) ;
 break ;


 case 0x3c6 : val = cirrus_read_hidden_dac ( c ) ;
 break ;
 case 0x3c7 : val = s -> dac_state ;
 break ;
 case 0x3c8 : val = s -> dac_write_index ;
 c -> cirrus_hidden_dac_lockindex = 0 ;
 break ;
 case 0x3c9 : val = cirrus_vga_read_palette ( c ) ;
 break ;
 case 0x3ca : val = s -> fcr ;
 break ;
 case 0x3cc : val = s -> msr ;
 break ;
 case 0x3ce : val = s -> gr_index ;
 break ;
 case 0x3cf : val = cirrus_vga_read_gr ( c , s -> gr_index ) ;


 case 0x3b4 : case 0x3d4 : val = s -> cr_index ;
 break ;
 case 0x3b5 : case 0x3d5 : val = cirrus_vga_read_cr ( c , s -> cr_index ) ;


 case 0x3ba : case 0x3da : val = s -> st01 = s -> retrace ( s ) ;
 s -> ar_flip_flop = 0 ;
 break ;
 default : val = 0x00 ;
 break ;
 }
 }
 trace_vga_cirrus_read_io ( addr , val ) ;
 return val ;
 }