# Description
The project simulates the functionality of a D Flip Flop in Vivado using VHDL and a Basys 3 FPGA.
It contains design sources for every component of the circuit like, MUX 4:2, D Flip-Flop and NOT Gate.
