FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"TELLIE_PRE_DELAY";
2"SYNC24";
3"EXT_TRIG<3>";
4"EXT_TRIG<5>";
5"GENERIC_DELAY_OUT";
6"SPKR";
7"VCC\G";
8"GPIO5";
9"JTAG_TDI";
10"CARRIER_SRST#";
11"FPGA_DONE";
12"JX1_SE_1";
13"LE<2>";
14"JTAG_TMS";
15"VCC\G";
16"EXT_TRIG<10>";
17"EXT_TRIG<9>";
18"V3P3\G";
19"EXT_TRIG<15>";
20"GENERIC_DELAY_IN";
21"EXT_TRIG<13>";
22"EXT_TRIG<12>";
23"EXT_TRIG<11>";
24"EXT_TRIG<8>";
25"JX1_GUIDE_PIN2";
26"EXT_TRIG<4>";
27"EXT_TRIG<6>";
28"EXT_TRIG<7>";
29"CLK100_IN";
30"EXT_TRIG<1>";
31"EXT_TRIG<0>";
32"GT";
33"EXT_TRIG<2>";
34"SMELLIE_PRE_DELAY";
35"JX2_GUIDE_PIN1";
36"V3P3\G";
37"JX2_GUIDE_PIN2";
38"V3P3\G";
39"VCC\G";
40"GPIO0";
41"I2C_SCL";
42"GPIO2";
43"GPIO4";
44"JX1_GUIDE_PIN1";
45"MTCA_MIMIC_TRIG1";
46"GPIO3";
47"GPIO1";
48"EXT_TRIG<14>";
49"V3P3\G";
50"SCALER<4>";
51"VCC\G";
52"MTCA_MIMIC_TRIG2";
53"RESET_CLK";
54"READ_CNTRL_REG_BIT";
55"CNTRL_RDY";
56"I2C_SDA";
57"CNTRL_REG_CHK";
58"CLOCKS_DATA_RDY";
59"BCKP_CLK_IN_USE";
60"GND\G";
61"SYNC";
62"TUBII_RT_OUT";
63"SCALER<6>";
64"SCALER<5>";
65"GENERIC_PULSE";
66"MTCA_MIMIC_DATA_RDY";
67"LE<1>";
68"LE<0>";
69"CAEN_DATA_RDY";
70"DATA";
71"CLK";
72"GND\G";
73"SMELLIE_PULSE";
74"TELLIE_DELAY";
75"SMELLIE_DELAY";
76"TELLIE_PULSE";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
$LOCATION"U5"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
CDS_LIB"misc";
"102"
$PN"102"44;
"100"
$PN"100"0;
"96"
$PN"96"72;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"72;
"88"
$PN"88"0;
"84"
$PN"84"59;
"82"
$PN"82"29;
"80"
$PN"80"49;
"76"
$PN"76"0;
"78"
$PN"78"49;
"74"
$PN"74"63;
"72"
$PN"72"72;
"70"
$PN"70"64;
"66"
$PN"66"72;
"68"
$PN"68"50;
"64"
$PN"64"62;
"62"
$PN"62"75;
"60"
$PN"60"51;
"58"
$PN"58"51;
"56"
$PN"56"74;
"52"
$PN"52"72;
"50"
$PN"50"76;
"54"
$PN"54"73;
"48"
$PN"48"58;
"46"
$PN"46"72;
"42"
$PN"42"6;
"40"
$PN"40"72;
"44"
$PN"44"5;
"38"
$PN"38"65;
"36"
$PN"36"71;
"34"
$PN"34"72;
"32"
$PN"32"70;
"30"
$PN"30"66;
"28"
$PN"28"72;
"26"
$PN"26"69;
"24"
$PN"24"68;
"22"
$PN"22"72;
"20"
$PN"20"67;
"18"
$PN"18"13;
"16"
$PN"16"72;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"12;
"8"
$PN"8"11;
"6"
$PN"6"10;
"4"
$PN"4"9;
"2"
$PN"2"14;
"101"
$PN"101"25;
"99"
$PN"99"0;
"95"
$PN"95"72;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"72;
"87"
$PN"87"0;
"83"
$PN"83"20;
"81"
$PN"81"19;
"79"
$PN"79"18;
"75"
$PN"75"48;
"77"
$PN"77"72;
"73"
$PN"73"21;
"71"
$PN"71"72;
"69"
$PN"69"22;
"65"
$PN"65"72;
"67"
$PN"67"23;
"63"
$PN"63"16;
"61"
$PN"61"17;
"59"
$PN"59"7;
"57"
$PN"57"7;
"55"
$PN"55"24;
"51"
$PN"51"72;
"49"
$PN"49"27;
"53"
$PN"53"28;
"47"
$PN"47"4;
"45"
$PN"45"72;
"41"
$PN"41"3;
"39"
$PN"39"72;
"43"
$PN"43"26;
"37"
$PN"37"33;
"35"
$PN"35"30;
"33"
$PN"33"72;
"31"
$PN"31"31;
"29"
$PN"29"32;
"27"
$PN"27"72;
"25"
$PN"25"61;
"23"
$PN"23"2;
"21"
$PN"21"72;
"19"
$PN"19"1;
"15"
$PN"15"72;
"17"
$PN"17"34;
"13"
$PN"13"0;
"9"
$PN"9"0;
"11"
$PN"11"0;
"5"
$PN"5"0;
"7"
$PN"7"0;
"3"
$PN"3"0;
"1"
$PN"1"0;
%"OUTPORT"
"1","(-2800,3000)","2","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"71;
%"OUTPORT"
"1","(-2800,2950)","2","standard","I11";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"65;
%"OUTPORT"
"1","(-2800,2850)","2","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"6;
%"OUTPORT"
"1","(-2800,2800)","2","standard","I13";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"5;
%"OUTPORT"
"1","(-2800,2700)","2","standard","I14";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"58;
%"OUTPORT"
"1","(-2800,2650)","2","standard","I15";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"76;
%"OUTPORT"
"1","(-2800,2550)","2","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"73;
%"OUTPORT"
"1","(-2800,2500)","2","standard","I17";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"74;
%"OUTPORT"
"1","(-2800,2350)","2","standard","I18";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"75;
%"OUTPORT"
"1","(-2800,2300)","2","standard","I19";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"62;
%"OUTPORT"
"1","(-2800,2200)","2","standard","I20";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"50;
%"OUTPORT"
"1","(-2800,2150)","2","standard","I21";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"64;
%"OUTPORT"
"1","(-2800,2050)","2","standard","I22";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"63;
%"FCI_61083-101400LF"
"1","(1800,2525)","0","misc","I23";
;
$LOCATION"U65"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300";
"102"
$PN"102"35;
"100"
$PN"100"0;
"96"
$PN"96"60;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"60;
"88"
$PN"88"0;
"84"
$PN"84"0;
"82"
$PN"82"0;
"80"
$PN"80"36;
"76"
$PN"76"0;
"78"
$PN"78"36;
"74"
$PN"74"0;
"72"
$PN"72"60;
"70"
$PN"70"0;
"66"
$PN"66"60;
"68"
$PN"68"0;
"64"
$PN"64"0;
"62"
$PN"62"0;
"60"
$PN"60"15;
"58"
$PN"58"15;
"56"
$PN"56"0;
"52"
$PN"52"60;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"60;
"42"
$PN"42"0;
"40"
$PN"40"60;
"44"
$PN"44"0;
"38"
$PN"38"0;
"36"
$PN"36"0;
"34"
$PN"34"60;
"32"
$PN"32"52;
"30"
$PN"30"45;
"28"
$PN"28"60;
"26"
$PN"26"53;
"24"
$PN"24"57;
"22"
$PN"22"60;
"20"
$PN"20"54;
"18"
$PN"18"55;
"16"
$PN"16"60;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"0;
"8"
$PN"8"8;
"6"
$PN"6"46;
"4"
$PN"4"47;
"2"
$PN"2"56;
"101"
$PN"101"37;
"99"
$PN"99"0;
"95"
$PN"95"60;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"60;
"87"
$PN"87"0;
"83"
$PN"83"0;
"81"
$PN"81"0;
"79"
$PN"79"38;
"75"
$PN"75"0;
"77"
$PN"77"60;
"73"
$PN"73"0;
"71"
$PN"71"60;
"69"
$PN"69"0;
"65"
$PN"65"60;
"67"
$PN"67"0;
"63"
$PN"63"0;
"61"
$PN"61"0;
"59"
$PN"59"39;
"57"
$PN"57"39;
"55"
$PN"55"0;
"51"
$PN"51"60;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"0;
"45"
$PN"45"60;
"41"
$PN"41"0;
"39"
$PN"39"60;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"60;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"60;
"25"
$PN"25"0;
"23"
$PN"23"0;
"21"
$PN"21"60;
"19"
$PN"19"0;
"15"
$PN"15"60;
"17"
$PN"17"0;
"13"
$PN"13"0;
"9"
$PN"9"0;
"11"
$PN"11"0;
"5"
$PN"5"42;
"7"
$PN"7"43;
"3"
$PN"3"40;
"1"
$PN"1"41;
%"INPORT"
"1","(-2800,1850)","0","standard","I24";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"29;
%"INPORT"
"1","(-2800,1800)","0","standard","I25";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"59;
%"INPORT"
"1","(-650,3450)","2","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"34;
%"INPORT"
"1","(-650,3400)","2","standard","I27";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"1;
%"INPORT"
"1","(-650,3300)","2","standard","I28";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"2;
%"INPORT"
"1","(-650,3250)","2","standard","I29";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"61;
%"INPORT"
"1","(-650,3150)","2","standard","I30";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"32;
%"INPORT"
"1","(-650,3100)","2","standard","I31";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"31;
%"INPORT"
"1","(-650,3000)","2","standard","I32";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"30;
%"INPORT"
"1","(-650,2950)","2","standard","I33";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"33;
%"INPORT"
"1","(-650,2850)","2","standard","I34";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"3;
%"INPORT"
"1","(-650,2800)","2","standard","I35";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"26;
%"INPORT"
"1","(-650,2700)","2","standard","I36";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"4;
%"INPORT"
"1","(-650,2650)","2","standard","I37";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"27;
%"INPORT"
"1","(-650,2550)","2","standard","I38";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"28;
%"INPORT"
"1","(-650,2500)","2","standard","I39";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"24;
%"OUTPORT"
"1","(-2800,3450)","2","standard","I4";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"13;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"17;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"16;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"23;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"22;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"21;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"48;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"19;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"20;
%"OUTPORT"
"1","(700,3475)","2","standard","I48";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"55;
%"OUTPORT"
"1","(700,3425)","2","standard","I49";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"54;
%"OUTPORT"
"1","(-2800,3400)","2","standard","I5";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"67;
%"INPORT"
"1","(700,3325)","0","standard","I50";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"57;
%"OUTPORT"
"1","(700,3275)","2","standard","I51";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"53;
%"INPORT"
"1","(700,3175)","0","standard","I52";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"45;
%"INPORT"
"1","(700,3125)","0","standard","I53";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"52;
%"OUTPORT"
"1","(-2800,3300)","2","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"68;
%"OUTPORT"
"1","(-2800,3250)","2","standard","I7";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"69;
%"OUTPORT"
"1","(-2800,3150)","2","standard","I8";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"66;
%"OUTPORT"
"1","(-2800,3100)","2","standard","I9";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"70;
END.
