{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701659552509 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701659552515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 10:12:32 2023 " "Processing started: Mon Dec 04 10:12:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701659552515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701659552515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrap -c wrap " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrap -c wrap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701659552515 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701659553299 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701659553299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrap_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file wrap_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Wrap_tb " "Found entity 1: Wrap_tb" {  } { { "Wrap_tb.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/Wrap_tb.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701659563559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701659563559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romin1.v 1 1 " "Found 1 design units, including 1 entities, in source file romin1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROMIN1 " "Found entity 1: ROMIN1" {  } { { "ROMIN1.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/ROMIN1.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701659563562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701659563562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/ROM.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701659563565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701659563565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/RAM.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701659563567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701659563567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ntt_gen1.v 1 1 " "Found 1 design units, including 1 entities, in source file ntt_gen1.v" { { "Info" "ISGN_ENTITY_NAME" "1 NTT_GEN1 " "Found entity 1: NTT_GEN1" {  } { { "NTT_GEN1.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/NTT_GEN1.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701659563573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701659563573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_xx2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_xx2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_xx2 " "Found entity 1: mux_xx2" {  } { { "mux_xx2.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/mux_xx2.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701659563576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701659563576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode.v 1 1 " "Found 1 design units, including 1 entities, in source file mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 mode " "Found entity 1: mode" {  } { { "mode.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/mode.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701659563579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701659563579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "intt_gen1.v 1 1 " "Found 1 design units, including 1 entities, in source file intt_gen1.v" { { "Info" "ISGN_ENTITY_NAME" "1 INTT_GEN1 " "Found entity 1: INTT_GEN1" {  } { { "INTT_GEN1.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/INTT_GEN1.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701659563585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701659563585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inout_gen1.v 1 1 " "Found 1 design units, including 1 entities, in source file inout_gen1.v" { { "Info" "ISGN_ENTITY_NAME" "1 INOUT_GEN1 " "Found entity 1: INOUT_GEN1" {  } { { "INOUT_GEN1.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/INOUT_GEN1.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701659563588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701659563588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graycell.v 1 1 " "Found 1 design units, including 1 entities, in source file graycell.v" { { "Info" "ISGN_ENTITY_NAME" "1 GrayCell " "Found entity 1: GrayCell" {  } { { "GrayCell.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/GrayCell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701659563591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701659563591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/control.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701659563594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701659563594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "butterfly.v 1 1 " "Found 1 design units, including 1 entities, in source file butterfly.v" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly " "Found entity 1: butterfly" {  } { { "butterfly.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/butterfly.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701659563597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701659563597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blackcell.v 1 1 " "Found 1 design units, including 1 entities, in source file blackcell.v" { { "Info" "ISGN_ENTITY_NAME" "1 BlackCell " "Found entity 1: BlackCell" {  } { { "BlackCell.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/BlackCell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701659563600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701659563600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bkmodsub.v 3 3 " "Found 3 design units, including 3 entities, in source file bkmodsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 BKmodSUB " "Found entity 1: BKmodSUB" {  } { { "BKmodSUB.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/BKmodSUB.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701659563604 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor16SUB " "Found entity 2: xor16SUB" {  } { { "BKmodSUB.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/BKmodSUB.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701659563604 ""} { "Info" "ISGN_ENTITY_NAME" "3 pg16SUB " "Found entity 3: pg16SUB" {  } { { "BKmodSUB.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/BKmodSUB.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701659563604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701659563604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bkmodadd.v 3 3 " "Found 3 design units, including 3 entities, in source file bkmodadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BKmodADD " "Found entity 1: BKmodADD" {  } { { "BKmodADD.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/BKmodADD.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701659563608 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor16SUM " "Found entity 2: xor16SUM" {  } { { "BKmodADD.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/BKmodADD.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701659563608 ""} { "Info" "ISGN_ENTITY_NAME" "3 pg16SUM " "Found entity 3: pg16SUM" {  } { { "BKmodADD.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/BKmodADD.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701659563608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701659563608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrett.v 1 1 " "Found 1 design units, including 1 entities, in source file barrett.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrett " "Found entity 1: barrett" {  } { { "barrett.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/barrett.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701659563611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701659563611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file address_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Address_Gen " "Found entity 1: Address_Gen" {  } { { "Address_Gen.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/Address_Gen.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701659563613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701659563613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrap " "Found entity 1: wrap" {  } { { "wrap.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/wrap.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701659563616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701659563616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult3.v 1 1 " "Found 1 design units, including 1 entities, in source file mult3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT3 " "Found entity 1: MULT3" {  } { { "MULT3.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/MULT3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701659563618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701659563618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult6.v 1 1 " "Found 1 design units, including 1 entities, in source file mult6.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT6 " "Found entity 1: MULT6" {  } { { "MULT6.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/MULT6.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701659563621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701659563621 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrap " "Elaborating entity \"wrap\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701659563731 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 wrap.v(210) " "Verilog HDL assignment warning at wrap.v(210): truncated value with size 32 to match size of target (16)" {  } { { "wrap.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/wrap.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701659563748 "|wrap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 wrap.v(211) " "Verilog HDL assignment warning at wrap.v(211): truncated value with size 32 to match size of target (16)" {  } { { "wrap.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/wrap.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701659563748 "|wrap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INOUT_GEN1 INOUT_GEN1:iINOUT_GEN1 " "Elaborating entity \"INOUT_GEN1\" for hierarchy \"INOUT_GEN1:iINOUT_GEN1\"" {  } { { "wrap.v" "iINOUT_GEN1" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/wrap.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701659563788 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROMWRAP.data_a 0 INOUT_GEN1.v(29) " "Net \"mem_ROMWRAP.data_a\" at INOUT_GEN1.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "INOUT_GEN1.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/INOUT_GEN1.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701659563790 "|wrap|INOUT_GEN1:iINOUT_GEN1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROMWRAP.waddr_a 0 INOUT_GEN1.v(29) " "Net \"mem_ROMWRAP.waddr_a\" at INOUT_GEN1.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "INOUT_GEN1.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/INOUT_GEN1.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701659563790 "|wrap|INOUT_GEN1:iINOUT_GEN1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROMWRAP.we_a 0 INOUT_GEN1.v(29) " "Net \"mem_ROMWRAP.we_a\" at INOUT_GEN1.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "INOUT_GEN1.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/INOUT_GEN1.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701659563791 "|wrap|INOUT_GEN1:iINOUT_GEN1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTT_GEN1 INTT_GEN1:iINTT_GEN1 " "Elaborating entity \"INTT_GEN1\" for hierarchy \"INTT_GEN1:iINTT_GEN1\"" {  } { { "wrap.v" "iINTT_GEN1" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/wrap.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701659563792 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROMWRAP.data_a 0 INTT_GEN1.v(51) " "Net \"mem_ROMWRAP.data_a\" at INTT_GEN1.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "INTT_GEN1.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/INTT_GEN1.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701659563793 "|wrap|INTT_GEN1:iINTT_GEN1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROMWRAP.waddr_a 0 INTT_GEN1.v(51) " "Net \"mem_ROMWRAP.waddr_a\" at INTT_GEN1.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "INTT_GEN1.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/INTT_GEN1.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701659563793 "|wrap|INTT_GEN1:iINTT_GEN1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROMWRAP.we_a 0 INTT_GEN1.v(51) " "Net \"mem_ROMWRAP.we_a\" at INTT_GEN1.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "INTT_GEN1.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/INTT_GEN1.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701659563793 "|wrap|INTT_GEN1:iINTT_GEN1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NTT_GEN1 NTT_GEN1:iNTT_GEN1 " "Elaborating entity \"NTT_GEN1\" for hierarchy \"NTT_GEN1:iNTT_GEN1\"" {  } { { "wrap.v" "iNTT_GEN1" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/wrap.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701659563794 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROMWRAP.data_a 0 NTT_GEN1.v(30) " "Net \"mem_ROMWRAP.data_a\" at NTT_GEN1.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "NTT_GEN1.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/NTT_GEN1.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701659563796 "|wrap|NTT_GEN1:iNTT_GEN1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROMWRAP.waddr_a 0 NTT_GEN1.v(30) " "Net \"mem_ROMWRAP.waddr_a\" at NTT_GEN1.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "NTT_GEN1.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/NTT_GEN1.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701659563796 "|wrap|NTT_GEN1:iNTT_GEN1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROMWRAP.we_a 0 NTT_GEN1.v(30) " "Net \"mem_ROMWRAP.we_a\" at NTT_GEN1.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "NTT_GEN1.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/NTT_GEN1.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701659563796 "|wrap|NTT_GEN1:iNTT_GEN1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode mode:imode1 " "Elaborating entity \"mode\" for hierarchy \"mode:imode1\"" {  } { { "wrap.v" "imode1" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/wrap.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701659563796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Address_Gen Address_Gen:iAddress_Gen " "Elaborating entity \"Address_Gen\" for hierarchy \"Address_Gen:iAddress_Gen\"" {  } { { "wrap.v" "iAddress_Gen" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/wrap.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701659563798 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(92) " "Verilog HDL assignment warning at Address_Gen.v(92): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/Address_Gen.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701659563799 "|wrap|Address_Gen:iAddress_Gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(96) " "Verilog HDL assignment warning at Address_Gen.v(96): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/Address_Gen.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701659563799 "|wrap|Address_Gen:iAddress_Gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Address_Gen.v(97) " "Verilog HDL assignment warning at Address_Gen.v(97): truncated value with size 32 to match size of target (10)" {  } { { "Address_Gen.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/Address_Gen.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701659563799 "|wrap|Address_Gen:iAddress_Gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(106) " "Verilog HDL assignment warning at Address_Gen.v(106): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/Address_Gen.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701659563799 "|wrap|Address_Gen:iAddress_Gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Address_Gen.v(107) " "Verilog HDL assignment warning at Address_Gen.v(107): truncated value with size 32 to match size of target (9)" {  } { { "Address_Gen.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/Address_Gen.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701659563799 "|wrap|Address_Gen:iAddress_Gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:iRAM1 " "Elaborating entity \"RAM\" for hierarchy \"RAM:iRAM1\"" {  } { { "wrap.v" "iRAM1" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/wrap.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701659563800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:icontrol " "Elaborating entity \"control\" for hierarchy \"control:icontrol\"" {  } { { "wrap.v" "icontrol" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/wrap.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701659563802 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(90) " "Verilog HDL assignment warning at control.v(90): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/control.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701659563804 "|wrap|control:icontrol"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(100) " "Verilog HDL assignment warning at control.v(100): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/control.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701659563805 "|wrap|control:icontrol"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(146) " "Verilog HDL assignment warning at control.v(146): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/control.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701659563805 "|wrap|control:icontrol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:iROM " "Elaborating entity \"ROM\" for hierarchy \"ROM:iROM\"" {  } { { "wrap.v" "iROM" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/wrap.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701659563806 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROM.data_a 0 ROM.v(28) " "Net \"mem_ROM.data_a\" at ROM.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/ROM.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701659563807 "|wrap|ROM:iROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROM.waddr_a 0 ROM.v(28) " "Net \"mem_ROM.waddr_a\" at ROM.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/ROM.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701659563807 "|wrap|ROM:iROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROM.we_a 0 ROM.v(28) " "Net \"mem_ROM.we_a\" at ROM.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/ROM.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701659563807 "|wrap|ROM:iROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butterfly butterfly:ibutterfly1 " "Elaborating entity \"butterfly\" for hierarchy \"butterfly:ibutterfly1\"" {  } { { "wrap.v" "ibutterfly1" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/wrap.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701659563808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT3 butterfly:ibutterfly1\|MULT3:iMULT31 " "Elaborating entity \"MULT3\" for hierarchy \"butterfly:ibutterfly1\|MULT3:iMULT31\"" {  } { { "butterfly.v" "iMULT31" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/butterfly.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701659563818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult butterfly:ibutterfly1\|MULT3:iMULT31\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"butterfly:ibutterfly1\|MULT3:iMULT31\|lpm_mult:lpm_mult_component\"" {  } { { "MULT3.v" "lpm_mult_component" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/MULT3.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701659563907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "butterfly:ibutterfly1\|MULT3:iMULT31\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"butterfly:ibutterfly1\|MULT3:iMULT31\|lpm_mult:lpm_mult_component\"" {  } { { "MULT3.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/MULT3.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701659563917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "butterfly:ibutterfly1\|MULT3:iMULT31\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"butterfly:ibutterfly1\|MULT3:iMULT31\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=9 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659563918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659563918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659563918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659563918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659563918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659563918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659563918 ""}  } { { "MULT3.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/MULT3.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701659563918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5vo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5vo.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5vo " "Found entity 1: mult_5vo" {  } { { "db/mult_5vo.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/db/mult_5vo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701659563986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701659563986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_5vo butterfly:ibutterfly1\|MULT3:iMULT31\|lpm_mult:lpm_mult_component\|mult_5vo:auto_generated " "Elaborating entity \"mult_5vo\" for hierarchy \"butterfly:ibutterfly1\|MULT3:iMULT31\|lpm_mult:lpm_mult_component\|mult_5vo:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701659563987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrett butterfly:ibutterfly1\|barrett:ibarrett " "Elaborating entity \"barrett\" for hierarchy \"butterfly:ibutterfly1\|barrett:ibarrett\"" {  } { { "butterfly.v" "ibarrett" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/butterfly.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701659564002 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 barrett.v(74) " "Verilog HDL assignment warning at barrett.v(74): truncated value with size 64 to match size of target (32)" {  } { { "barrett.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/barrett.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701659564003 "|wrap|butterfly:ibutterfly1|barrett:ibarrett"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 barrett.v(77) " "Verilog HDL assignment warning at barrett.v(77): truncated value with size 64 to match size of target (16)" {  } { { "barrett.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/barrett.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701659564003 "|wrap|butterfly:ibutterfly1|barrett:ibarrett"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT6 butterfly:ibutterfly1\|barrett:ibarrett\|MULT6:iMULT62 " "Elaborating entity \"MULT6\" for hierarchy \"butterfly:ibutterfly1\|barrett:ibarrett\|MULT6:iMULT62\"" {  } { { "barrett.v" "iMULT62" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/barrett.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701659564010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult butterfly:ibutterfly1\|barrett:ibarrett\|MULT6:iMULT62\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"butterfly:ibutterfly1\|barrett:ibarrett\|MULT6:iMULT62\|lpm_mult:lpm_mult_component\"" {  } { { "MULT6.v" "lpm_mult_component" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/MULT6.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701659564029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "butterfly:ibutterfly1\|barrett:ibarrett\|MULT6:iMULT62\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"butterfly:ibutterfly1\|barrett:ibarrett\|MULT6:iMULT62\|lpm_mult:lpm_mult_component\"" {  } { { "MULT6.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/MULT6.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701659564037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "butterfly:ibutterfly1\|barrett:ibarrett\|MULT6:iMULT62\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"butterfly:ibutterfly1\|barrett:ibarrett\|MULT6:iMULT62\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=9 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659564037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659564037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659564037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659564037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 32 " "Parameter \"lpm_widtha\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659564037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 32 " "Parameter \"lpm_widthb\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659564037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 64 " "Parameter \"lpm_widthp\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659564037 ""}  } { { "MULT6.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/MULT6.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701659564037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6vo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6vo.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6vo " "Found entity 1: mult_6vo" {  } { { "db/mult_6vo.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/db/mult_6vo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701659564087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701659564087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_6vo butterfly:ibutterfly1\|barrett:ibarrett\|MULT6:iMULT62\|lpm_mult:lpm_mult_component\|mult_6vo:auto_generated " "Elaborating entity \"mult_6vo\" for hierarchy \"butterfly:ibutterfly1\|barrett:ibarrett\|MULT6:iMULT62\|lpm_mult:lpm_mult_component\|mult_6vo:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701659564088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BKmodADD butterfly:ibutterfly1\|BKmodADD:iBKmodADD " "Elaborating entity \"BKmodADD\" for hierarchy \"butterfly:ibutterfly1\|BKmodADD:iBKmodADD\"" {  } { { "butterfly.v" "iBKmodADD" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/butterfly.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701659564118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pg16SUM butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|pg16SUM:ipg16SUM1 " "Elaborating entity \"pg16SUM\" for hierarchy \"butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|pg16SUM:ipg16SUM1\"" {  } { { "BKmodADD.v" "ipg16SUM1" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/BKmodADD.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701659564120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GrayCell butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|GrayCell:blockr1c1 " "Elaborating entity \"GrayCell\" for hierarchy \"butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|GrayCell:blockr1c1\"" {  } { { "BKmodADD.v" "blockr1c1" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/BKmodADD.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701659564121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlackCell butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|BlackCell:blockr1c3 " "Elaborating entity \"BlackCell\" for hierarchy \"butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|BlackCell:blockr1c3\"" {  } { { "BKmodADD.v" "blockr1c3" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/BKmodADD.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701659564123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor16SUM butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|xor16SUM:ixor16SUM_1 " "Elaborating entity \"xor16SUM\" for hierarchy \"butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|xor16SUM:ixor16SUM_1\"" {  } { { "BKmodADD.v" "ixor16SUM_1" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/BKmodADD.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701659564133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BKmodSUB butterfly:ibutterfly1\|BKmodSUB:iBKmodSUB " "Elaborating entity \"BKmodSUB\" for hierarchy \"butterfly:ibutterfly1\|BKmodSUB:iBKmodSUB\"" {  } { { "butterfly.v" "iBKmodSUB" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/butterfly.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701659564134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pg16SUB butterfly:ibutterfly1\|BKmodSUB:iBKmodSUB\|pg16SUB:ipg16SUB1 " "Elaborating entity \"pg16SUB\" for hierarchy \"butterfly:ibutterfly1\|BKmodSUB:iBKmodSUB\|pg16SUB:ipg16SUB1\"" {  } { { "BKmodSUB.v" "ipg16SUB1" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/BKmodSUB.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701659564136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor16SUB butterfly:ibutterfly1\|BKmodSUB:iBKmodSUB\|xor16SUB:ixor16SUB_1 " "Elaborating entity \"xor16SUB\" for hierarchy \"butterfly:ibutterfly1\|BKmodSUB:iBKmodSUB\|xor16SUB:ixor16SUB_1\"" {  } { { "BKmodSUB.v" "ixor16SUB_1" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/BKmodSUB.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701659564148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_xx2 butterfly:ibutterfly1\|mux_xx2:imux_xx21 " "Elaborating entity \"mux_xx2\" for hierarchy \"butterfly:ibutterfly1\|mux_xx2:imux_xx21\"" {  } { { "butterfly.v" "imux_xx21" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/butterfly.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701659564150 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROM:iROM\|mem_ROM " "RAM logic \"ROM:iROM\|mem_ROM\" is uninferred due to inappropriate RAM size" {  } { { "ROM.v" "mem_ROM" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/ROM.v" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1701659564794 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "INOUT_GEN1:iINOUT_GEN1\|mem_ROMWRAP " "RAM logic \"INOUT_GEN1:iINOUT_GEN1\|mem_ROMWRAP\" is uninferred due to inappropriate RAM size" {  } { { "INOUT_GEN1.v" "mem_ROMWRAP" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/INOUT_GEN1.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1701659564794 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1701659564794 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:iRAM1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:iRAM1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_NO_NBE_READ " "Parameter READ_DURING_WRITE_MODE_PORT_A set to NEW_DATA_NO_NBE_READ" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_NO_NBE_READ " "Parameter READ_DURING_WRITE_MODE_PORT_B set to NEW_DATA_NO_NBE_READ" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NTT_GEN1:iNTT_GEN1\|mem_ROMWRAP_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NTT_GEN1:iNTT_GEN1\|mem_ROMWRAP_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 896 " "Parameter NUMWORDS_A set to 896" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/wrap.ram0_NTT_GEN1_acf138fa_0.hdl.mif " "Parameter INIT_FILE set to db/wrap.ram0_NTT_GEN1_acf138fa_0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "INTT_GEN1:iINTT_GEN1\|mem_ROMWRAP_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"INTT_GEN1:iINTT_GEN1\|mem_ROMWRAP_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 896 " "Parameter NUMWORDS_A set to 896" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/wrap.ram0_INTT_GEN1_e2b12c36_0.hdl.mif " "Parameter INIT_FILE set to db/wrap.ram0_INTT_GEN1_e2b12c36_0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701659565183 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701659565183 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701659565183 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:iRAM1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"RAM:iRAM1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701659565314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:iRAM1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"RAM:iRAM1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_NO_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_NO_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565314 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701659565314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q8f2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q8f2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q8f2 " "Found entity 1: altsyncram_q8f2" {  } { { "db/altsyncram_q8f2.tdf" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/db/altsyncram_q8f2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701659565371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701659565371 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0 " "Elaborated megafunction instantiation \"NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701659565436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0 " "Instantiated megafunction \"NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 896 " "Parameter \"NUMWORDS_A\" = \"896\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/wrap.ram0_NTT_GEN1_acf138fa_0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/wrap.ram0_NTT_GEN1_acf138fa_0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565437 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701659565437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d7d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d7d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d7d1 " "Found entity 1: altsyncram_d7d1" {  } { { "db/altsyncram_d7d1.tdf" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/db/altsyncram_d7d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701659565501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701659565501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0 " "Elaborated megafunction instantiation \"INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701659565589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0 " "Instantiated megafunction \"INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 896 " "Parameter \"NUMWORDS_A\" = \"896\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/wrap.ram0_INTT_GEN1_e2b12c36_0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/wrap.ram0_INTT_GEN1_e2b12c36_0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701659565589 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701659565589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h7d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h7d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h7d1 " "Found entity 1: altsyncram_h7d1" {  } { { "db/altsyncram_h7d1.tdf" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/db/altsyncram_h7d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701659565649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701659565649 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_h7d1:auto_generated\|ram_block1a7 " "Synthesized away node \"INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_h7d1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_h7d1.tdf" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/db/altsyncram_h7d1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wrap.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/wrap.v" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701659565775 "|wrap|INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_h7d1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_d7d1:auto_generated\|ram_block1a7 " "Synthesized away node \"NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_d7d1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_d7d1.tdf" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/db/altsyncram_d7d1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wrap.v" "" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/wrap.v" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701659565775 "|wrap|NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_d7d1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1701659565775 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1701659565775 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1701659565913 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701659566497 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "446 " "446 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701659567308 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701659567660 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701659567660 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "948 " "Implemented 948 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701659567918 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701659567918 ""} { "Info" "ICUT_CUT_TM_LCELLS" "811 " "Implemented 811 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701659567918 ""} { "Info" "ICUT_CUT_TM_RAMS" "62 " "Implemented 62 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701659567918 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1701659567918 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701659567918 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701659567939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 10:12:47 2023 " "Processing ended: Mon Dec 04 10:12:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701659567939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701659567939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701659567939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701659567939 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701659569506 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701659569512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 10:12:48 2023 " "Processing started: Mon Dec 04 10:12:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701659569512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701659569512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off wrap -c wrap " "Command: quartus_fit --read_settings_files=off --write_settings_files=off wrap -c wrap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701659569513 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701659569869 ""}
{ "Info" "0" "" "Project  = wrap" {  } {  } 0 0 "Project  = wrap" 0 0 "Fitter" 0 0 1701659569871 ""}
{ "Info" "0" "" "Revision = wrap" {  } {  } 0 0 "Revision = wrap" 0 0 "Fitter" 0 0 1701659569871 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701659570038 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701659570038 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "wrap 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"wrap\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701659570062 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701659570142 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701659570142 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701659570738 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701659570855 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701659571422 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1701659571454 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "71 71 " "No exact pin location assignment(s) for 71 pins of 71 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1701659571769 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1701659586070 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 403 global CLKCTRL_G10 " "clk~inputCLKENA0 with 403 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1701659586773 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1701659586773 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701659586774 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701659586815 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701659586817 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701659586821 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701659586823 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "wrap.sdc " "Synopsys Design Constraints File file not found: 'wrap.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701659588020 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701659588021 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701659588038 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701659588038 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701659588039 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701659588065 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701659588066 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701659588196 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "136 DSP block " "Packed 136 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1701659588197 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "21 " "Created 21 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1701659588197 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701659588197 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1701659588380 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1701659588621 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1701659588979 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1701659588982 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1701659590019 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1701659590020 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1701659590376 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1701659590379 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 1 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1701659591566 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:04 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:04" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1701659592516 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701659592660 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701659592665 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701659592665 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701659592667 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701659592692 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701659592694 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701659592694 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:21 " "Fitter preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701659592809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701659603611 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1701659604340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701659613134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701659622680 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701659629140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701659629140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701659632274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701659643218 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701659643218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701659649002 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701659649002 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701659649010 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.76 " "Total time spent on timing analysis during the Fitter is 2.76 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701659652054 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701659652166 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701659653204 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701659653205 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701659654210 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701659659122 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/output_files/wrap.fit.smsg " "Generated suppressed messages file D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/output_files/wrap.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701659659840 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6697 " "Peak virtual memory: 6697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701659660756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 10:14:20 2023 " "Processing ended: Mon Dec 04 10:14:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701659660756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:32 " "Elapsed time: 00:01:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701659660756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:03 " "Total CPU time (on all processors): 00:03:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701659660756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701659660756 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701659662581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701659662590 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 10:14:22 2023 " "Processing started: Mon Dec 04 10:14:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701659662590 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701659662590 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off wrap -c wrap " "Command: quartus_asm --read_settings_files=off --write_settings_files=off wrap -c wrap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701659662590 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701659663679 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701659671745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701659672305 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 10:14:32 2023 " "Processing ended: Mon Dec 04 10:14:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701659672305 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701659672305 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701659672305 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701659672305 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701659672953 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701659673644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701659673650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 10:14:33 2023 " "Processing started: Mon Dec 04 10:14:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701659673650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701659673650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta wrap -c wrap " "Command: quartus_sta wrap -c wrap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701659673650 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701659673857 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701659675198 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701659675198 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701659675285 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701659675285 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "wrap.sdc " "Synopsys Design Constraints File file not found: 'wrap.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701659676095 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701659676096 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701659676100 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701659676100 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701659676111 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701659676111 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701659676114 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701659676128 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701659676208 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701659676208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.925 " "Worst-case setup slack is -7.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659676210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659676210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.925           -1169.623 clk  " "   -7.925           -1169.623 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659676210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701659676210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.251 " "Worst-case hold slack is 0.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659676216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659676216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 clk  " "    0.251               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659676216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701659676216 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701659676219 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701659676221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659676222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659676222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -816.297 clk  " "   -2.636            -816.297 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659676222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701659676222 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701659676240 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701659676286 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701659678580 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701659678717 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701659678733 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701659678733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.822 " "Worst-case setup slack is -7.822" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659678735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659678735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.822           -1146.642 clk  " "   -7.822           -1146.642 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659678735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701659678735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.138 " "Worst-case hold slack is 0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659678741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659678741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 clk  " "    0.138               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659678741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701659678741 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701659678744 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701659678746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659678747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659678747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -826.227 clk  " "   -2.636            -826.227 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659678747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701659678747 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701659678767 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701659678996 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701659680914 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701659681044 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701659681049 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701659681049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.299 " "Worst-case setup slack is -4.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659681051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659681051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.299            -595.345 clk  " "   -4.299            -595.345 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659681051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701659681051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.161 " "Worst-case hold slack is 0.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659681057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659681057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 clk  " "    0.161               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659681057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701659681057 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701659681059 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701659681061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659681063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659681063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -633.792 clk  " "   -2.636            -633.792 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659681063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701659681063 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701659681082 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701659681335 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701659681339 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701659681339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.896 " "Worst-case setup slack is -3.896" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659681340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659681340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.896            -526.739 clk  " "   -3.896            -526.739 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659681340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701659681340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.092 " "Worst-case hold slack is 0.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659681346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659681346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 clk  " "    0.092               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659681346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701659681346 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701659681348 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701659681350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659681352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659681352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -634.008 clk  " "   -2.636            -634.008 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701659681352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701659681352 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701659684471 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701659684474 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5172 " "Peak virtual memory: 5172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701659684612 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 10:14:44 2023 " "Processing ended: Mon Dec 04 10:14:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701659684612 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701659684612 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701659684612 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701659684612 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1701659685975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701659685981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 10:14:45 2023 " "Processing started: Mon Dec 04 10:14:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701659685981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701659685981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off wrap -c wrap " "Command: quartus_eda --read_settings_files=off --write_settings_files=off wrap -c wrap" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701659685981 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1701659687638 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1701659687707 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wrap.vo D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/simulation/modelsim/ simulation " "Generated file wrap.vo in folder \"D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701659688208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701659688292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 10:14:48 2023 " "Processing ended: Mon Dec 04 10:14:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701659688292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701659688292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701659688292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701659688292 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1701659689503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701659689510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 10:14:49 2023 " "Processing started: Mon Dec 04 10:14:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701659689510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1701659689510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui wrap wrap " "Command: quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui wrap wrap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1701659689510 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui wrap wrap " "Quartus(args): --block_on_gui wrap wrap" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1701659689510 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1701659689687 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1701659689813 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/simulation/modelsim/wrap_run_msim_gate_verilog.do" {  } { { "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/simulation/modelsim/wrap_run_msim_gate_verilog.do" "0" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/simulation/modelsim/wrap_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/simulation/modelsim/wrap_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1701659689943 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1701659838155 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl" {  } {  } 0 0 "ModelSim-Altera Info: # Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl" 0 0 "Shell" 0 0 1701659838155 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ERROR: No extended dataflow license exists" {  } {  } 0 0 "ModelSim-Altera Info: # ERROR: No extended dataflow license exists" 0 0 "Shell" 0 0 1701659838156 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do wrap_run_msim_gate_verilog.do" {  } {  } 0 0 "ModelSim-Altera Info: # do wrap_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1701659838156 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1701659838156 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1701659838156 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Shell" 0 0 1701659838156 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Shell" 0 0 1701659838156 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Shell" 0 0 1701659838156 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1701659838156 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work " {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work " 0 0 "Shell" 0 0 1701659838157 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1701659838157 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1701659838157 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1701659838157 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{wrap.vo\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{wrap.vo\}" 0 0 "Shell" 0 0 1701659838157 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1701659838157 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 10:14:59 on Dec 04,2023" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 10:14:59 on Dec 04,2023" 0 0 "Shell" 0 0 1701659838157 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" wrap.vo " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" wrap.vo " 0 0 "Shell" 0 0 1701659838157 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module wrap" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module wrap" 0 0 "Shell" 0 0 1701659838158 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1701659838158 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1701659838158 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     wrap" {  } {  } 0 0 "ModelSim-Altera Info: #     wrap" 0 0 "Shell" 0 0 1701659838158 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 10:15:00 on Dec 04,2023, Elapsed time: 0:00:01" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 10:15:00 on Dec 04,2023, Elapsed time: 0:00:01" 0 0 "Shell" 0 0 1701659838158 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1701659838158 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1701659838158 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/STUDY/Hardware\\ implementation\\ of\\ CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2 \{D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/Wrap_tb.v\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/STUDY/Hardware\\ implementation\\ of\\ CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2 \{D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/Wrap_tb.v\}" 0 0 "Shell" 0 0 1701659838158 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1701659838159 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 10:15:00 on Dec 04,2023" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 10:15:00 on Dec 04,2023" 0 0 "Shell" 0 0 1701659838159 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2\" D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/Wrap_tb.v " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2\" D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/Wrap_tb.v " 0 0 "Shell" 0 0 1701659838159 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module Wrap_tb" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module Wrap_tb" 0 0 "Shell" 0 0 1701659838159 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1701659838159 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1701659838159 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     Wrap_tb" {  } {  } 0 0 "ModelSim-Altera Info: #     Wrap_tb" 0 0 "Shell" 0 0 1701659838159 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 10:15:00 on Dec 04,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 10:15:00 on Dec 04,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1701659838160 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1701659838160 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1701659838160 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"+acc\"  Wrap_tb" {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"+acc\"  Wrap_tb" 0 0 "Shell" 0 0 1701659838160 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps \"+transport_int_delays\" \"+transport_path_delays\" -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"\"+acc\"\" Wrap_tb " {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps \"+transport_int_delays\" \"+transport_path_delays\" -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"\"+acc\"\" Wrap_tb " 0 0 "Shell" 0 0 1701659838160 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 10:15:00 on Dec 04,2023" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 10:15:00 on Dec 04,2023" 0 0 "Shell" 0 0 1701659838160 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.Wrap_tb" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.Wrap_tb" 0 0 "Shell" 0 0 1701659838160 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.wrap" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.wrap" 0 0 "Shell" 0 0 1701659838161 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_obuf" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_obuf" 0 0 "Shell" 0 0 1701659838161 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_ibuf" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_ibuf" 0 0 "Shell" 0 0 1701659838161 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_clkena" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_clkena" 0 0 "Shell" 0 0 1701659838161 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_lcell_comb" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_lcell_comb" 0 0 "Shell" 0 0 1701659838162 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_ver.dffeas" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_ver.dffeas" 0 0 "Shell" 0 0 1701659838162 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_ram_block" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_ram_block" 0 0 "Shell" 0 0 1701659838162 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading sv_std.std" {  } {  } 0 0 "ModelSim-Altera Info: # Loading sv_std.std" 0 0 "Shell" 0 0 1701659838162 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_lnsim_ver.generic_m10k" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_lnsim_ver.generic_m10k" 0 0 "Shell" 0 0 1701659838162 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_lnsim_ver.altera_lnsim_functions" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_lnsim_ver.altera_lnsim_functions" 0 0 "Shell" 0 0 1701659838162 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_lnsim_ver.common_28nm_ram_block" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_lnsim_ver.common_28nm_ram_block" 0 0 "Shell" 0 0 1701659838162 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_lnsim_ver.common_28nm_ram_register" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_lnsim_ver.common_28nm_ram_register" 0 0 "Shell" 0 0 1701659838163 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_lnsim_ver.common_28nm_ram_pulse_generator" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_lnsim_ver.common_28nm_ram_pulse_generator" 0 0 "Shell" 0 0 1701659838163 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_mac" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_mac" 0 0 "Shell" 0 0 1701659838163 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_ver.PRIM_GDFF_LOW" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_ver.PRIM_GDFF_LOW" 0 0 "Shell" 0 0 1701659838163 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(13629): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(13629): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1701659838163 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838163 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(13629): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(13629): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1701659838164 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838164 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(13629): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(13629): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1701659838164 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838164 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(13629): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(13629): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1701659838164 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838164 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(13629): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(13629): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1701659838164 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838164 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(13629): \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(13629): \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1701659838164 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838165 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(13629): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(13629): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1701659838165 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838165 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(13629): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(13629): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1701659838165 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838165 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(13629): \[PCDPC\] - Port size (17) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(13629): \[PCDPC\] - Port size (17) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1701659838165 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838165 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(13629): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(13629): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1701659838165 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838166 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1701659838166 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8 /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8 /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1701659838166 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1701659838166 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8 /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT63\|lpm_mult_component\|auto_generated\|Mult0~8 /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1701659838166 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(17088): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(17088): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1701659838167 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838167 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(17088): \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(17088): \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1701659838167 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838167 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(17088): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(17088): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1701659838167 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838168 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(17088): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(17088): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1701659838168 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838168 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(17088): \[PCDPC\] - Port size (19) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(17088): \[PCDPC\] - Port size (19) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1701659838168 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838168 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(17088): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(17088): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1701659838168 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838168 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1701659838169 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1701659838169 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1701659838169 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1701659838169 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19695): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19695): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1701659838169 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838169 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19695): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19695): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1701659838169 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838170 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19695): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19695): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1701659838170 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838170 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19695): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19695): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1701659838170 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838170 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19695): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19695): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1701659838170 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838170 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19695): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19695): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1701659838170 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838171 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19695): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19695): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1701659838171 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838171 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19695): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19695): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1701659838171 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838171 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19695): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19695): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1701659838171 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838171 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19695): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19695): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1701659838172 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838172 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19695): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19695): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1701659838172 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838172 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(19695): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(19695): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1701659838172 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838172 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(19695): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(19695): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1701659838172 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838173 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(19695): \[PCDPC\] - Port size (17) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(19695): \[PCDPC\] - Port size (17) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1701659838173 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838173 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(19695): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(19695): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1701659838173 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838173 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1701659838173 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36 /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36 /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1701659838173 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1701659838174 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36 /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~36 /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1701659838174 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19785): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19785): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1701659838174 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838174 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19785): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19785): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1701659838174 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838174 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19785): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19785): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1701659838175 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838175 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19785): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19785): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1701659838175 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838175 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19785): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19785): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1701659838175 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838175 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19785): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19785): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1701659838175 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838176 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19785): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19785): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1701659838176 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838176 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19785): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19785): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1701659838176 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838176 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19785): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19785): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1701659838176 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838176 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19785): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19785): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1701659838177 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838177 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19785): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) wrap.vo(19785): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1701659838177 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838177 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(19785): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(19785): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1701659838177 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838177 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(19785): \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(19785): \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1701659838177 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838178 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(19785): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(19785): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1701659838178 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838178 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(19785): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(19785): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1701659838178 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838178 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(19785): \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(19785): \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1701659838178 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838178 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(19785): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) wrap.vo(19785): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1701659838179 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1701659838179 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1701659838179 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377 /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377 /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1701659838179 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1701659838179 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377 /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /Wrap_tb/dut/\\ibutterfly1\|ibarrett\|iMULT62\|lpm_mult_component\|auto_generated\|Mult0~377 /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1701659838179 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1701659838179 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # add wave *" {  } {  } 0 0 "ModelSim-Altera Info: # add wave *" 0 0 "Shell" 0 0 1701659838180 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view structure" {  } {  } 0 0 "ModelSim-Altera Info: # view structure" 0 0 "Shell" 0 0 1701659838180 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" 0 0 "Shell" 0 0 1701659838180 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view signals" {  } {  } 0 0 "ModelSim-Altera Info: # view signals" 0 0 "Shell" 0 0 1701659838180 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" 0 0 "Shell" 0 0 1701659838180 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # run -all" {  } {  } 0 0 "ModelSim-Altera Info: # run -all" 0 0 "Shell" 0 0 1701659838180 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ** Note: \$finish    : D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/Wrap_tb.v(1156)" {  } {  } 0 0 "ModelSim-Altera Info: # ** Note: \$finish    : D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/Wrap_tb.v(1156)" 0 0 "Shell" 0 0 1701659838181 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 185495 ns  Iteration: 0  Instance: /Wrap_tb" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 185495 ns  Iteration: 0  Instance: /Wrap_tb" 0 0 "Shell" 0 0 1701659838181 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # 1" {  } {  } 0 0 "ModelSim-Altera Info: # 1" 0 0 "Shell" 0 0 1701659838181 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Break in Module Wrap_tb at D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/Wrap_tb.v line 1156" {  } {  } 0 0 "ModelSim-Altera Info: # Break in Module Wrap_tb at D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/Wrap_tb.v line 1156" 0 0 "Shell" 0 0 1701659838181 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 10:17:16 on Dec 04,2023, Elapsed time: 0:02:16" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 10:17:16 on Dec 04,2023, Elapsed time: 0:02:16" 0 0 "Shell" 0 0 1701659838181 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 56" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 56" 0 0 "Shell" 0 0 1701659838181 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1701659838284 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/wrap_nativelink_simulation.rpt" {  } { { "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/wrap_nativelink_simulation.rpt" "0" { Text "D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/wrap_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV2/wrap_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1701659838284 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1701659838285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 56 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701659838287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 10:17:18 2023 " "Processing ended: Mon Dec 04 10:17:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701659838287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:29 " "Elapsed time: 00:02:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701659838287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701659838287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1701659838287 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 99 s " "Quartus Prime Full Compilation was successful. 0 errors, 99 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1701659838929 ""}
