

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-1c1adf09f9d1bccf70ff97255c2b46b40ff0e800_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      3 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
fd0e239e19bce071704461e9b41cb476  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_wiFJ5I
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_uZVNy6"
Running: cat _ptx_uZVNy6 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_sKTS1t
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_sKTS1t --output-file  /dev/null 2> _ptx_uZVNy6info"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_uZVNy6 _ptx2_sKTS1t _ptx_uZVNy6info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 283611
gpu_sim_insn = 4970238
gpu_ipc =      17.5248
gpu_tot_sim_cycle = 508297
gpu_tot_sim_insn = 4970238
gpu_tot_ipc =       9.7782
gpu_tot_issued_cta = 511
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 337
partiton_reqs_in_parallel = 6239442
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.2752
partiton_reqs_in_parallel_util = 6239442
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 283611
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 8336
partiton_replys_in_parallel_total    = 0
L2_BW  =       2.7859 GB/Sec
L2_BW_total  =       1.5544 GB/Sec
gpu_total_sim_rate=20204

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 90013
	L1I_total_cache_misses = 2715
	L1I_total_cache_miss_rate = 0.0302
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0313
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87298
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2715
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90013
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
115, 115, 114, 115, 114, 115, 114, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 
gpgpu_n_tot_thrd_icount = 5237440
gpgpu_n_tot_w_icount = 163670
gpgpu_n_stall_shd_mem = 4886
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8208
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 261481
gpgpu_n_store_insn = 15
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1831424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:34437	W0_Idle:7817579	W0_Scoreboard:7879342	W1:180	W2:0	W3:0	W4:6	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:163484
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65664 {8:8208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 600 {40:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 328320 {40:8208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120 {8:15,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 15 
maxdqlatency = 0 
maxmflatency = 74427 
averagemflatency = 15987 
max_icnt2mem_latency = 74181 
max_icnt2sh_latency = 444925 
mrq_lat_table:1780 	45 	234 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	954 	1147 	0 	0 	640 	1032 	1416 	1536 	1524 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1008 	20 	16 	0 	1142 	0 	0 	0 	0 	640 	1032 	1416 	1536 	1524 	2 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4501 	3303 	432 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	4 	0 	1 	6 	19 	15 	13 	16 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0        10         0         0         2         0         0         0 
dram[1]:         0         0         0         0         0         1         0         0         0         0        11         0         0         0         0         2 
dram[2]:         0         0         1         0         0         0         0         0         0        10         0         0         0         0         0         0 
dram[3]:         0         0         1         0         0         0         0         0         0         0         0        16         0         0         0         0 
dram[4]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        11         0         0         0        14         0         0         0 
maximum service time to same row:
dram[0]:    151890    223378    252221    252243    265537    265558         0         0      3758    216460     14179     14181     92326    129048    223124    223130 
dram[1]:    223412    223425    252226    252251    265592    209801     97535         0      3755      3757     52390     14177    129051    129052    223117    170726 
dram[2]:    223375    223378    165105    252242    265513    265534         0         0      3755    114618     14179     14181    129046    129048    223124    223130 
dram[3]:    223412    223425    175531    252250    188962    265550         0         0      3755      3757     14176    151341    129051    129052    223117    223121 
dram[4]:    119240    223378    252221    252243    265513    265534         0         0      3755      3757     14176     14177    129046    129048    222896    222341 
dram[5]:    223376    223379    252226    252250    265535    265550         0         0      3755      3757     14176     14177    129051    129052    161823    219181 
dram[6]:    223376    223379    252222    252243    265513    265534    204591         0      3755      3757     14176     14177    107955    129048    223216    223237 
dram[7]:    223376    223379    194171    252250    265535    265557         0         0      3760      3763     14176     14177    129046    129048    223165    223206 
dram[8]:    223413    223426    252226    252250    183751    265615    113165         0      3755      3757     14176     14177    129046    129048    223231    223256 
dram[9]:    223376    223381    149481    252250    265538    265558         0         0      3760      3763     14179     14181    129046    129048    223165    223206 
dram[10]:    223413    223426    252226    252250     81905    265614         0         0    211257      3757     14176     14177    129046    129048    223117    223121 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  6.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000  3.000000  2.000000  2.000000      -nan 10.000000 10.000000  4.500000 16.000000 16.000000 16.000000 16.000000  9.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  5.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000  5.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000  9.000000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[5]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[6]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000  3.000000  2.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[9]: 16.000000 16.000000  8.500000 16.000000  2.000000  2.000000      -nan      -nan 11.000000 11.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  4.000000  2.000000      -nan      -nan  6.500000 11.000000 16.000000 16.000000  6.000000 16.000000 16.000000 16.000000 
average row locality = 2084/181 = 11.513812
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16         3         3         0         0        10        11        16        16        17        16        16        16 
dram[1]:        16        16        16        16         3         4         1         0        10        10        18        16        16        16        16        17 
dram[2]:        16        16        17        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[3]:        16        16        17        16         4         3         0         0        10        10        16        17        16        16        16        16 
dram[4]:        17        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[5]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[6]:        16        16        16        16         3         3         1         0        10        10        16        16        17        16        16        16 
dram[7]:        16        16        17        16         3         2         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         2         1         0        10        10        16        16        16        16        16        16 
dram[9]:        16        16        17        16         2         2         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16        16        16        16         3         2         0         0        12        11        16        16        17        16        16        16 
total reads: 2071
min_bank_accesses = 0!
chip skew: 191/186 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 13
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      22890     24949     28880     28816     49158     49121    none      none       81406     68699    118124    118087    105904    118740     38690     38628
dram[1]:      22431     22388     28227     28184     49172     40647      5113    none       87665     87679    109449    119359    131831    131767     32874     32067
dram[2]:      24398     24329     25948     26875     49153     49118    none      none       74114     68758    108352    108321    135752    135674     38046     37989
dram[3]:      25666     25623     23868     24930     43398     49101    none      none       82458     82451    109658    100045    136391    136326     38682     38622
dram[4]:      23591     24991     21791     21723     49160     49127    none      none       82450     82438    101828    101790    122141    122076     39473     39417
dram[5]:      17917     17868     21797     21746     25149     25106    none      none       82445     82444    106379    106340    123421    123353     38821     38768
dram[6]:      17949     17901     20496     20431     25203     25188      5113    none       73052     73055    103132    103092    110564    123994     41251     41199
dram[7]:      18573     18515     27330     24348     25079     37129    none      none       79299     79312    104432    104396    112342    112275     41880     41810
dram[8]:      17323     17284     25024     24965     34676     37147      5113    none       82450     82454    102472    102439    113642    113574     37378     37322
dram[9]:      17301     17232     26867     27538     37085     37059    none      none       77956     77951    111593    111547    114295    114227     38024     37970
dram[10]:      17910     17868     30779     30720     19874     37162    none      none       66315     77923    112252    112218    102460    114872     36728     36673
maximum mf latency per bank:
dram[0]:      28744     28750     15878     15866     18379     18369         0         0     36768     36775     54947     54920     62574     62561     23628     23616
dram[1]:      28744     28750     15837     15768     18355     18360     10227         0     36759     36771     54916     54891     62574     62564     23585     52150
dram[2]:      28744     28750     15878     15863     18379     18369         0         0     36762     36764     54945     54930     62574     62561     23628     23614
dram[3]:      28744     28750     15837     15766     69528     18361         0         0     36757     36764     54956     54943     62574     62567     23587     23571
dram[4]:      28744     28752     15878     15863     18379     18371         0         0     36763     36761     54938     54912     62539     62532     23628     23614
dram[5]:      28713     28706     15838     15768     18349     18354         0         0     36754     36761     54946     54919     62574     62563     23587     23571
dram[6]:      28744     28747     15878     15862     18379     18369     10227         0     36760     36758     54934     54923     62541     62532     23628     23610
dram[7]:      28717     28706     74427     15865     18351     18351         0         0     36751     36756     54944     54936     62574     62563     23633     23607
dram[8]:      28744     28747     15878     15866     64332     18335     10227         0     36769     36778     54908     54899     62541     62532     23628     23614
dram[9]:      28717     28706     15878     15866     18316     18298         0         0     36777     36779     54940     54926     62574     62563     23628     23613
dram[10]:      28744     28747     15878     15865     18354     18342         0         0     36762     36769     54912     54894     62541     62532     23628     23610
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=526623 n_nop=525839 n_act=18 n_pre=4 n_req=192 n_rd=760 n_write=2 bw_util=0.002894
n_activity=2588 dram_eff=0.5889
bk0: 72a 526421i bk1: 64a 526430i bk2: 64a 526473i bk3: 64a 526409i bk4: 12a 526586i bk5: 12a 526576i bk6: 0a 526622i bk7: 0a 526624i bk8: 40a 526542i bk9: 44a 526442i bk10: 64a 526494i bk11: 64a 526410i bk12: 68a 526452i bk13: 64a 526406i bk14: 64a 526488i bk15: 64a 526439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000658915
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=526623 n_nop=525832 n_act=20 n_pre=5 n_req=193 n_rd=764 n_write=2 bw_util=0.002909
n_activity=2676 dram_eff=0.5725
bk0: 64a 526495i bk1: 64a 526444i bk2: 64a 526489i bk3: 64a 526430i bk4: 12a 526587i bk5: 16a 526543i bk6: 4a 526594i bk7: 0a 526623i bk8: 40a 526541i bk9: 40a 526483i bk10: 72a 526409i bk11: 64a 526408i bk12: 64a 526497i bk13: 64a 526407i bk14: 64a 526489i bk15: 68a 526406i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000544982
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=526623 n_nop=525853 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.002856
n_activity=2477 dram_eff=0.6072
bk0: 64a 526472i bk1: 64a 526431i bk2: 68a 526424i bk3: 64a 526403i bk4: 12a 526589i bk5: 12a 526576i bk6: 0a 526623i bk7: 0a 526625i bk8: 40a 526541i bk9: 44a 526451i bk10: 64a 526494i bk11: 64a 526407i bk12: 64a 526487i bk13: 64a 526405i bk14: 64a 526487i bk15: 64a 526443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000579162
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=526623 n_nop=525847 n_act=16 n_pre=2 n_req=191 n_rd=756 n_write=2 bw_util=0.002879
n_activity=2486 dram_eff=0.6098
bk0: 64a 526493i bk1: 64a 526427i bk2: 68a 526457i bk3: 64a 526437i bk4: 16a 526572i bk5: 12a 526573i bk6: 0a 526621i bk7: 0a 526624i bk8: 40a 526533i bk9: 40a 526487i bk10: 64a 526489i bk11: 68a 526376i bk12: 64a 526497i bk13: 64a 526406i bk14: 64a 526487i bk15: 64a 526439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000603848
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=526623 n_nop=525847 n_act=17 n_pre=3 n_req=189 n_rd=756 n_write=0 bw_util=0.002871
n_activity=2522 dram_eff=0.5995
bk0: 68a 526450i bk1: 64a 526445i bk2: 64a 526465i bk3: 64a 526413i bk4: 12a 526586i bk5: 12a 526577i bk6: 0a 526624i bk7: 0a 526624i bk8: 40a 526542i bk9: 40a 526489i bk10: 64a 526496i bk11: 64a 526411i bk12: 64a 526487i bk13: 64a 526414i bk14: 68a 526464i bk15: 68a 526398i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00058296
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=526623 n_nop=525853 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.002856
n_activity=2498 dram_eff=0.6021
bk0: 64a 526483i bk1: 64a 526430i bk2: 64a 526489i bk3: 64a 526449i bk4: 12a 526588i bk5: 12a 526582i bk6: 0a 526621i bk7: 0a 526623i bk8: 40a 526532i bk9: 40a 526487i bk10: 64a 526496i bk11: 64a 526414i bk12: 64a 526489i bk13: 64a 526416i bk14: 68a 526463i bk15: 68a 526398i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000520296
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=526623 n_nop=525852 n_act=16 n_pre=1 n_req=190 n_rd=752 n_write=2 bw_util=0.002864
n_activity=2520 dram_eff=0.5984
bk0: 64a 526484i bk1: 64a 526437i bk2: 64a 526475i bk3: 64a 526416i bk4: 12a 526589i bk5: 12a 526586i bk6: 4a 526599i bk7: 0a 526623i bk8: 40a 526539i bk9: 40a 526489i bk10: 64a 526496i bk11: 64a 526427i bk12: 68a 526452i bk13: 64a 526415i bk14: 64a 526492i bk15: 64a 526427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000620938
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=526623 n_nop=525863 n_act=15 n_pre=1 n_req=186 n_rd=744 n_write=0 bw_util=0.002826
n_activity=2399 dram_eff=0.6203
bk0: 64a 526469i bk1: 64a 526428i bk2: 68a 526465i bk3: 64a 526430i bk4: 12a 526586i bk5: 8a 526592i bk6: 0a 526622i bk7: 0a 526623i bk8: 40a 526539i bk9: 40a 526486i bk10: 64a 526495i bk11: 64a 526422i bk12: 64a 526488i bk13: 64a 526408i bk14: 64a 526487i bk15: 64a 526431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000569667
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=526623 n_nop=525860 n_act=16 n_pre=1 n_req=188 n_rd=744 n_write=2 bw_util=0.002833
n_activity=2515 dram_eff=0.5932
bk0: 64a 526486i bk1: 64a 526453i bk2: 64a 526478i bk3: 64a 526416i bk4: 12a 526558i bk5: 8a 526591i bk6: 4a 526595i bk7: 0a 526622i bk8: 40a 526538i bk9: 40a 526486i bk10: 64a 526495i bk11: 64a 526418i bk12: 64a 526489i bk13: 64a 526407i bk14: 64a 526487i bk15: 64a 526437i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000638028
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=526623 n_nop=525859 n_act=15 n_pre=1 n_req=187 n_rd=748 n_write=0 bw_util=0.002841
n_activity=2447 dram_eff=0.6114
bk0: 64a 526462i bk1: 64a 526434i bk2: 68a 526440i bk3: 64a 526414i bk4: 8a 526595i bk5: 8a 526591i bk6: 0a 526622i bk7: 0a 526622i bk8: 44a 526523i bk9: 44a 526468i bk10: 64a 526484i bk11: 64a 526420i bk12: 64a 526498i bk13: 64a 526409i bk14: 64a 526489i bk15: 64a 526439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000622836
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=526623 n_nop=525844 n_act=17 n_pre=3 n_req=192 n_rd=756 n_write=3 bw_util=0.002883
n_activity=2523 dram_eff=0.6017
bk0: 64a 526492i bk1: 64a 526447i bk2: 64a 526468i bk3: 64a 526403i bk4: 12a 526585i bk5: 8a 526593i bk6: 0a 526623i bk7: 0a 526623i bk8: 48a 526487i bk9: 44a 526471i bk10: 64a 526494i bk11: 64a 526420i bk12: 68a 526434i bk13: 64a 526415i bk14: 64a 526482i bk15: 64a 526443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000636129

========= L2 cache stats =========
L2_cache_bank[0]: Access = 402, Miss = 96, Miss_rate = 0.239, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[1]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[2]: Access = 396, Miss = 96, Miss_rate = 0.242, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[3]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[4]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[5]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[6]: Access = 381, Miss = 95, Miss_rate = 0.249, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[7]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[8]: Access = 401, Miss = 95, Miss_rate = 0.237, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[9]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[10]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[11]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 285, Reservation_fails = 0
L2_cache_bank[12]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[13]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[14]: Access = 372, Miss = 94, Miss_rate = 0.253, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[15]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[16]: Access = 370, Miss = 94, Miss_rate = 0.254, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[17]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[18]: Access = 374, Miss = 94, Miss_rate = 0.251, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[19]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[20]: Access = 375, Miss = 96, Miss_rate = 0.256, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[21]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 278, Reservation_fails = 0
L2_total_cache_accesses = 8336
L2_total_cache_misses = 2071
L2_total_cache_miss_rate = 0.2484
L2_total_cache_pending_hits = 6204
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6116
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 61
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=16940
icnt_total_pkts_simt_to_mem=8351
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.4888
	minimum = 6
	maximum = 60
Network latency average = 10.1817
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 10.7728
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00058785
	minimum = 0.000486584 (at node 17)
	maximum = 0.00070872 (at node 28)
Accepted packet rate average = 0.00058785
	minimum = 0.000486584 (at node 17)
	maximum = 0.00070872 (at node 28)
Injected flit rate average = 0.000891753
	minimum = 0.000486584 (at node 17)
	maximum = 0.001562 (at node 36)
Accepted flit rate average= 0.000891753
	minimum = 0.000648778 (at node 43)
	maximum = 0.00121293 (at node 1)
Injected packet length average = 1.51697
Accepted packet length average = 1.51697
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4888 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Network latency average = 10.1817 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 10.7728 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00058785 (1 samples)
	minimum = 0.000486584 (1 samples)
	maximum = 0.00070872 (1 samples)
Accepted packet rate average = 0.00058785 (1 samples)
	minimum = 0.000486584 (1 samples)
	maximum = 0.00070872 (1 samples)
Injected flit rate average = 0.000891753 (1 samples)
	minimum = 0.000486584 (1 samples)
	maximum = 0.001562 (1 samples)
Accepted flit rate average = 0.000891753 (1 samples)
	minimum = 0.000648778 (1 samples)
	maximum = 0.00121293 (1 samples)
Injected packet size average = 1.51697 (1 samples)
Accepted packet size average = 1.51697 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 6 sec (246 sec)
gpgpu_simulation_rate = 20204 (inst/sec)
gpgpu_simulation_rate = 2066 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 132432
gpu_sim_insn = 4446874
gpu_ipc =      33.5785
gpu_tot_sim_cycle = 862879
gpu_tot_sim_insn = 9417112
gpu_tot_ipc =      10.9136
gpu_tot_issued_cta = 1022
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1095
partiton_reqs_in_parallel = 2913504
partiton_reqs_in_parallel_total    = 6239442
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.6075
partiton_reqs_in_parallel_util = 2913504
partiton_reqs_in_parallel_util_total    = 6239442
gpu_sim_cycle_parition_util = 132432
gpu_tot_sim_cycle_parition_util    = 283611
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 8255
partiton_replys_in_parallel_total    = 8336
L2_BW  =       5.9083 GB/Sec
L2_BW_total  =       1.8225 GB/Sec
gpu_total_sim_rate=25314

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 171793
	L1I_total_cache_misses = 4754
	L1I_total_cache_miss_rate = 0.0277
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0183
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 167039
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4754
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 171793
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
220, 220, 219, 220, 219, 220, 219, 220, 220, 220, 220, 220, 220, 220, 220, 235, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 199, 197, 197, 197, 197, 197, 197, 197, 197, 197, 197, 197, 197, 197, 197, 197, 197, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 
gpgpu_n_tot_thrd_icount = 9948320
gpgpu_n_tot_w_icount = 310885
gpgpu_n_stall_shd_mem = 4886
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16379
gpgpu_n_mem_write_global = 43
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 522925
gpgpu_n_store_insn = 43
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3139584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:53757	W0_Idle:9360655	W0_Scoreboard:13598266	W1:257	W2:0	W3:0	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:310616
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131032 {8:16379,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1720 {40:43,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 655160 {40:16379,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 344 {8:43,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 41 
maxdqlatency = 0 
maxmflatency = 74427 
averagemflatency = 13159 
max_icnt2mem_latency = 74181 
max_icnt2sh_latency = 849994 
mrq_lat_table:3446 	128 	400 	85 	48 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1936 	3265 	0 	0 	1280 	2056 	2803 	3072 	2036 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2117 	66 	32 	0 	3127 	0 	0 	0 	0 	1280 	2056 	2803 	3072 	2036 	2 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8267 	7016 	1113 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	9 	0 	1 	12 	27 	26 	26 	19 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[1]:         0         0         0         0         0         1         0         0        10        10        11        16        16        16        16        16 
dram[2]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[3]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[4]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[5]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[6]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[7]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[8]:         0         0         0         0         2         0         0         0        10        10        16        16        16        16        16        16 
dram[9]:         0         0         1         0         0         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:         0         0         0         0         0         0         0         0        11        11        16        16        14        16        16        16 
maximum service time to same row:
dram[0]:    151890    223378    252221    252243    265537    265558      1000      1003     26415    216460     52556     52560     92326    129048    223124    223130 
dram[1]:    223412    223425    252226    252251    265592    209801     97535      1015     26418     26419     52390     52564    129051    129052    223117    170726 
dram[2]:    223375    223378    165105    252242    265513    265534       991      1038     26425    114618     52556     52560    129046    129048    223124    223130 
dram[3]:    223412    223425    175531    252250    188962    265550       975      1030     26418     26419     52564    151341    129051    129052    223117    223121 
dram[4]:    119240    223378    252221    252243    265513    265534       995      1000     26425     26439     52573     52576    129046    129048    222896    222341 
dram[5]:    223376    223379    252226    252250    265535    265550      1003      1007     26418     26419     52564     52569    129051    129052    161823    219181 
dram[6]:    223376    223379    252222    252243    265513    265534    204591      1043     26425     26439     52573     52576    107955    129048    223216    223237 
dram[7]:    223376    223379    194171    252250    265535    265557      1035      1036     26413     26413     52561     52565    129046    129048    223165    223206 
dram[8]:    223413    223426    252226    252250    183751    265615    113165      1046     26418     26419     52569     52605    129046    129048    223231    223256 
dram[9]:    223376    223381    149481    252250    265538    265558      1038      1042     26413     26413     52558     52561    129046    129048    223165    223206 
dram[10]:    223413    223426    252226    252250     81905    265614      1047      1050    211257     26419     52559     52564    129046    129048    223117    223121 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.500000 16.000000 16.000000 11.333333 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000 16.000000  8.500000 17.000000 16.000000 13.000000 13.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000 17.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 11.333333 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[6]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 11.333333 16.000000 11.000000 11.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000 16.000000 15.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  8.500000 15.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 12.333333 16.000000 16.000000 15.500000 
dram[9]: 16.000000 16.000000  8.500000 16.000000 15.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 16.000000 16.000000 15.500000 15.500000 
dram[10]: 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 16.000000 16.000000  9.666667 13.500000 16.000000 16.000000  8.500000 16.000000 15.500000 15.500000 
average row locality = 4127/290 = 14.231034
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16        16        16        16        16        26        26        32        32        33        32        32        32 
dram[1]:        16        16        16        16        16        17        16        16        26        26        34        32        32        32        32        32 
dram[2]:        16        16        17        16        16        16        16        16        26        27        32        32        32        32        32        32 
dram[3]:        16        16        17        16        16        16        16        16        26        26        32        33        32        32        32        32 
dram[4]:        17        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[5]:        16        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[6]:        16        16        16        16        16        16        16        16        26        26        32        32        33        32        33        33 
dram[7]:        16        16        17        16        16        15        16        16        26        26        32        32        32        32        32        32 
dram[8]:        16        16        16        16        16        15        16        16        26        26        32        32        33        32        32        31 
dram[9]:        16        16        17        16        15        15        16        16        27        27        32        32        32        32        31        31 
dram[10]:        16        16        16        16        16        16        16        16        28        27        32        32        33        32        31        31 
total reads: 4110
bank skew: 34/15 = 2.27
chip skew: 375/371 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         4         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 17
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      22902     24949     28880     28825     50445     50449     36807     36782     72667     70340     88768     88735     63561     67318     27046     27015
dram[1]:      22431     22388     28227     28184     47177     45334     32769     34209     75462     75459     86188     89683     75475     75418     22843     23683
dram[2]:      24398     24329     25961     26875     40029     40037     36154     36157     71858     69757     85167     85148     78712     78655     25415     25371
dram[3]:      25666     25623     23868     24930     44803     43259     36144     36158     75455     75446     87117     83347     78069     78020     26033     25993
dram[4]:      23604     24991     21791     21723     47163     47166     30294     30288     72250     72243     85801     85768     71590     71531     26853     26816
dram[5]:      17917     17868     21797     21746     42665     42660     34187     34181     73036     73029     86760     86721     72225     72184     26195     26165
dram[6]:      17949     17901     20496     20431     47218     47226     36430     38096     69015     69011     84815     84789     68735     72811     27773     27741
dram[7]:      18573     18515     27344     24348     52396     55841     39399     39399     69831     69830     80940     80903     65731     65692     30236     30205
dram[8]:      17323     17284     25024     24965     56736     60023     38272     40052     65460     65457     79308     79287     57449     66319     26611     26179
dram[9]:      17301     17232     26881     27538     55854     55871     40054     40051     68130     68115     84194     84161     67033     66993     27207     27173
dram[10]:      17910     17868     30779     30720     49658     52456     41359     41374     63213     67705     83886     83860     63545     67292     26532     26511
maximum mf latency per bank:
dram[0]:      28744     28750     15878     15866     28912     28920     23731     23683     36768     36775     54947     54920     62574     62561     23628     23616
dram[1]:      28744     28750     15837     15768     28921     28930     23738     23685     36759     36771     54916     54891     62574     62564     23585     52150
dram[2]:      28744     28750     15878     15863     28919     28921     23676     23685     36762     36764     54945     54930     62574     62561     23628     23614
dram[3]:      28744     28750     15837     15766     69528     28923     23680     23688     36757     36764     54956     54943     62574     62567     23587     23571
dram[4]:      28744     28752     15878     15863     28920     28918     23676     23683     36763     36761     54938     54912     62539     62532     23628     23614
dram[5]:      28713     28706     15838     15768     28915     28920     23677     23683     36754     36761     54946     54919     62574     62563     23587     23571
dram[6]:      28744     28747     15878     15862     28917     28915     23675     23678     36760     36758     54934     54923     62541     62532     23628     23610
dram[7]:      28717     28706     74427     15865     28889     28892     23674     23680     36751     36756     54944     54936     62574     62563     23633     23607
dram[8]:      28744     28747     15878     15866     64332     28912     23672     23675     36769     36778     54908     54899     62541     62532     23628     23614
dram[9]:      28717     28706     15878     15866     28904     28912     23712     23715     36777     36779     54940     54926     62574     62563     23628     23613
dram[10]:      28744     28747     15878     15865     28915     28920     23729     23734     36762     36769     54912     54894     62541     62532     23628     23610
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=772528 n_nop=770988 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.003889
n_activity=4819 dram_eff=0.6234
bk0: 72a 772324i bk1: 64a 772337i bk2: 64a 772380i bk3: 64a 772316i bk4: 64a 772400i bk5: 64a 772342i bk6: 64a 772377i bk7: 64a 772335i bk8: 104a 772309i bk9: 104a 772175i bk10: 128a 772251i bk11: 128a 772108i bk12: 132a 772212i bk13: 128a 772106i bk14: 128a 772248i bk15: 128a 772119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00140319
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=772528 n_nop=770984 n_act=29 n_pre=13 n_req=377 n_rd=1500 n_write=2 bw_util=0.003889
n_activity=4837 dram_eff=0.621
bk0: 64a 772397i bk1: 64a 772349i bk2: 64a 772394i bk3: 64a 772336i bk4: 64a 772399i bk5: 68a 772286i bk6: 64a 772342i bk7: 64a 772282i bk8: 104a 772299i bk9: 104a 772169i bk10: 136a 772163i bk11: 128a 772093i bk12: 128a 772243i bk13: 128a 772111i bk14: 128a 772252i bk15: 128a 772103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0010964
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=772528 n_nop=770996 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.003873
n_activity=4773 dram_eff=0.6269
bk0: 64a 772376i bk1: 64a 772338i bk2: 68a 772331i bk3: 64a 772310i bk4: 64a 772400i bk5: 64a 772334i bk6: 64a 772378i bk7: 64a 772333i bk8: 104a 772298i bk9: 108a 772130i bk10: 128a 772249i bk11: 128a 772103i bk12: 128a 772242i bk13: 128a 772097i bk14: 128a 772245i bk15: 128a 772140i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000733954
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=772528 n_nop=770994 n_act=26 n_pre=10 n_req=376 n_rd=1496 n_write=2 bw_util=0.003878
n_activity=4743 dram_eff=0.6317
bk0: 64a 772396i bk1: 64a 772331i bk2: 68a 772361i bk3: 64a 772344i bk4: 64a 772386i bk5: 64a 772343i bk6: 64a 772393i bk7: 64a 772318i bk8: 104a 772282i bk9: 104a 772170i bk10: 128a 772242i bk11: 132a 772063i bk12: 128a 772244i bk13: 128a 772059i bk14: 128a 772253i bk15: 128a 772129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00079091
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=772528 n_nop=770990 n_act=27 n_pre=11 n_req=375 n_rd=1500 n_write=0 bw_util=0.003883
n_activity=4822 dram_eff=0.6221
bk0: 68a 772352i bk1: 64a 772352i bk2: 64a 772372i bk3: 64a 772320i bk4: 64a 772400i bk5: 64a 772335i bk6: 64a 772380i bk7: 64a 772320i bk8: 104a 772300i bk9: 104a 772173i bk10: 128a 772243i bk11: 128a 772102i bk12: 128a 772229i bk13: 128a 772070i bk14: 132a 772223i bk15: 132a 772085i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00101744
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=772528 n_nop=770996 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.003873
n_activity=4777 dram_eff=0.6263
bk0: 64a 772386i bk1: 64a 772335i bk2: 64a 772394i bk3: 64a 772356i bk4: 64a 772393i bk5: 64a 772345i bk6: 64a 772391i bk7: 64a 772332i bk8: 104a 772281i bk9: 104a 772178i bk10: 128a 772250i bk11: 128a 772103i bk12: 128a 772236i bk13: 128a 772091i bk14: 132a 772224i bk15: 132a 772074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00114947
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=772528 n_nop=770988 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.003889
n_activity=4941 dram_eff=0.608
bk0: 64a 772386i bk1: 64a 772341i bk2: 64a 772379i bk3: 64a 772321i bk4: 64a 772402i bk5: 64a 772346i bk6: 64a 772398i bk7: 64a 772331i bk8: 104a 772298i bk9: 104a 772181i bk10: 128a 772253i bk11: 128a 772125i bk12: 132a 772196i bk13: 128a 772074i bk14: 132a 772219i bk15: 132a 772091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00121937
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=772528 n_nop=771006 n_act=25 n_pre=9 n_req=372 n_rd=1488 n_write=0 bw_util=0.003852
n_activity=4631 dram_eff=0.6426
bk0: 64a 772370i bk1: 64a 772334i bk2: 68a 772372i bk3: 64a 772337i bk4: 64a 772400i bk5: 60a 772346i bk6: 64a 772394i bk7: 64a 772309i bk8: 104a 772297i bk9: 104a 772169i bk10: 128a 772258i bk11: 128a 772115i bk12: 128a 772233i bk13: 128a 772088i bk14: 128a 772244i bk15: 128a 772088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00141613
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=772528 n_nop=771002 n_act=26 n_pre=10 n_req=377 n_rd=1484 n_write=6 bw_util=0.003857
n_activity=4845 dram_eff=0.6151
bk0: 64a 772388i bk1: 64a 772357i bk2: 64a 772385i bk3: 64a 772323i bk4: 64a 772364i bk5: 60a 772347i bk6: 64a 772389i bk7: 64a 772307i bk8: 104a 772304i bk9: 104a 772181i bk10: 128a 772258i bk11: 128a 772122i bk12: 132a 772179i bk13: 128a 772055i bk14: 128a 772244i bk15: 124a 772113i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00143684
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=772528 n_nop=771010 n_act=25 n_pre=9 n_req=371 n_rd=1484 n_write=0 bw_util=0.003842
n_activity=4664 dram_eff=0.6364
bk0: 64a 772365i bk1: 64a 772339i bk2: 68a 772346i bk3: 64a 772320i bk4: 60a 772405i bk5: 60a 772356i bk6: 64a 772393i bk7: 64a 772318i bk8: 108a 772280i bk9: 108a 772157i bk10: 128a 772246i bk11: 128a 772117i bk12: 128a 772244i bk13: 128a 772090i bk14: 124a 772257i bk15: 124a 772133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00136565
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=772528 n_nop=770991 n_act=27 n_pre=11 n_req=377 n_rd=1496 n_write=3 bw_util=0.003881
n_activity=4722 dram_eff=0.6349
bk0: 64a 772394i bk1: 64a 772352i bk2: 64a 772373i bk3: 64a 772310i bk4: 64a 772388i bk5: 64a 772349i bk6: 64a 772400i bk7: 64a 772278i bk8: 112a 772237i bk9: 108a 772175i bk10: 128a 772240i bk11: 128a 772116i bk12: 132a 772175i bk13: 128a 772104i bk14: 124a 772251i bk15: 124a 772137i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00136694

========= L2 cache stats =========
L2_cache_bank[0]: Access = 776, Miss = 189, Miss_rate = 0.244, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[1]: Access = 747, Miss = 186, Miss_rate = 0.249, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[2]: Access = 769, Miss = 188, Miss_rate = 0.244, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[3]: Access = 748, Miss = 187, Miss_rate = 0.250, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[4]: Access = 747, Miss = 187, Miss_rate = 0.250, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[6]: Access = 754, Miss = 187, Miss_rate = 0.248, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[7]: Access = 745, Miss = 187, Miss_rate = 0.251, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[8]: Access = 774, Miss = 188, Miss_rate = 0.243, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[9]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[10]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[11]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[12]: Access = 775, Miss = 188, Miss_rate = 0.243, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[13]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[14]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 749, Miss = 187, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 184, Miss_rate = 0.250, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[18]: Access = 744, Miss = 186, Miss_rate = 0.250, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[19]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[20]: Access = 748, Miss = 188, Miss_rate = 0.251, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[21]: Access = 745, Miss = 186, Miss_rate = 0.250, Pending_hits = 557, Reservation_fails = 0
L2_total_cache_accesses = 16591
L2_total_cache_misses = 4110
L2_total_cache_miss_rate = 0.2477
L2_total_cache_pending_hits = 12349
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12223
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16379
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=33590
icnt_total_pkts_simt_to_mem=16634
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.397
	minimum = 6
	maximum = 91
Network latency average = 10.7414
	minimum = 6
	maximum = 62
Slowest packet = 16677
Flit latency average = 11.4778
	minimum = 6
	maximum = 61
Slowest flit = 27230
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00124669
	minimum = 0.0010345 (at node 21)
	maximum = 0.001514 (at node 40)
Accepted packet rate average = 0.00124669
	minimum = 0.0010345 (at node 21)
	maximum = 0.001514 (at node 40)
Injected flit rate average = 0.00188272
	minimum = 0.0010345 (at node 21)
	maximum = 0.00334136 (at node 40)
Accepted flit rate average= 0.00188272
	minimum = 0.0013894 (at node 45)
	maximum = 0.00246921 (at node 17)
Injected packet length average = 1.51018
Accepted packet length average = 1.51018
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9429 (2 samples)
	minimum = 6 (2 samples)
	maximum = 75.5 (2 samples)
Network latency average = 10.4616 (2 samples)
	minimum = 6 (2 samples)
	maximum = 61 (2 samples)
Flit latency average = 11.1253 (2 samples)
	minimum = 6 (2 samples)
	maximum = 60.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.000917268 (2 samples)
	minimum = 0.000760542 (2 samples)
	maximum = 0.00111136 (2 samples)
Accepted packet rate average = 0.000917268 (2 samples)
	minimum = 0.000760542 (2 samples)
	maximum = 0.00111136 (2 samples)
Injected flit rate average = 0.00138723 (2 samples)
	minimum = 0.000760542 (2 samples)
	maximum = 0.00245168 (2 samples)
Accepted flit rate average = 0.00138723 (2 samples)
	minimum = 0.00101909 (2 samples)
	maximum = 0.00184107 (2 samples)
Injected packet size average = 1.51235 (2 samples)
Accepted packet size average = 1.51235 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 12 sec (372 sec)
gpgpu_simulation_rate = 25314 (inst/sec)
gpgpu_simulation_rate = 2319 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 281329
gpu_sim_insn = 4971019
gpu_ipc =      17.6698
gpu_tot_sim_cycle = 1371430
gpu_tot_sim_insn = 14388131
gpu_tot_ipc =      10.4913
gpu_tot_issued_cta = 1533
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1095
partiton_reqs_in_parallel = 6189238
partiton_reqs_in_parallel_total    = 9152946
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.1870
partiton_reqs_in_parallel_util = 6189238
partiton_reqs_in_parallel_util_total    = 9152946
gpu_sim_cycle_parition_util = 281329
gpu_tot_sim_cycle_parition_util    = 416043
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 8450
partiton_replys_in_parallel_total    = 16591
L2_BW  =       2.8469 GB/Sec
L2_BW_total  =       1.7307 GB/Sec
gpu_total_sim_rate=24892

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 262234
	L1I_total_cache_misses = 4760
	L1I_total_cache_miss_rate = 0.0182
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 155344
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0115
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 153552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 257474
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4760
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 155344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 262234
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
358, 358, 357, 358, 357, 358, 357, 358, 358, 358, 358, 358, 358, 358, 358, 373, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 289, 289, 289, 289, 289, 289, 289, 289, 289, 289, 289, 289, 289, 289, 289, 289, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 
gpgpu_n_tot_thrd_icount = 15212192
gpgpu_n_tot_w_icount = 475381
gpgpu_n_stall_shd_mem = 4886
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24748
gpgpu_n_mem_write_global = 118
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 784567
gpgpu_n_store_insn = 118
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4971008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:77508	W0_Idle:23918942	W0_Scoreboard:14568132	W1:1263	W2:0	W3:0	W4:18	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:474100
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 197984 {8:24748,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4720 {40:118,}
traffic_breakdown_coretomem[INST_ACC_R] = 1176 {8:147,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 989920 {40:24748,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 944 {8:118,}
traffic_breakdown_memtocore[INST_ACC_R] = 19992 {136:147,}
maxmrqlatency = 41 
maxdqlatency = 0 
maxmflatency = 74427 
averagemflatency = 8823 
max_icnt2mem_latency = 74181 
max_icnt2sh_latency = 1369069 
mrq_lat_table:3525 	128 	400 	118 	48 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10301 	3282 	0 	0 	1285 	2062 	2808 	3091 	2063 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6319 	87 	32 	0 	7292 	0 	0 	0 	0 	1285 	2062 	2809 	3090 	2063 	2 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	15995 	7650 	1120 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	75 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	61 	12 	1 	2 	16 	33 	39 	44 	33 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        14        16        16        16 
maximum service time to same row:
dram[0]:    151890    223378    252221    252243    265537    265558      1000    235574     26415    216460    206472     52560     92326    129048    223124    223130 
dram[1]:    223412    223425    252226    252251    265592    209801     97535      1015     82703    176481     52390     52564    129051    129052    223117    170726 
dram[2]:    223375    223378    165105    252242    265513    265534       991      1038    175962    114618    175212     52560    129046    129048    223124    223130 
dram[3]:    223412    223425    175531    252250    188962    265550    117975    277920    160330     26419     52564    151341    129051    129052    223117    223121 
dram[4]:    119240    223378    252221    252243    265513    265534    222190      1000     26425    124360     52573     52576    129046    129048    222896    222341 
dram[5]:    223376    223379    252226    252250    265535    265550    101453      1007    119173     26419     52564     52569    154136    129052    161823    219181 
dram[6]:    223376    223379    252222    252243    265513    265534    204591    193450    166056     26439     52573     52576    107955    129048    223216    223237 
dram[7]:    223376    223379    194171    252250    265535    265557      1035      1036    148354     26413     69584     52565    129046    129048    223165    223206 
dram[8]:    223413    223426    252226    252250    183751    265615    113165      1046    207266     26419     52569     52605    129046    129048    223231    223256 
dram[9]:    223376    223381    149481    252250    265538    265558      1038      1042     26413     26413     52558     52561    129046    129048    223165    223206 
dram[10]:    223413    223426    252226    252250     81905    265614     33679      1050    211257     52303     90427     52564    129046    129048    223117    223121 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000 11.333333 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000  8.500000 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      22462     25700     29597     27066     50594     46842     36807     34640     72980     63591     86545     89094     63946     67700     26682     27348
dram[1]:      23227     23140     25754     28894     47301     44888     32769     34209     71469     73376     86624     90044     75861     75789     23188     23999
dram[2]:      25174     25983     26648     27571     36052     40166     36154     36157     67015     70051     83217     80487     79092     77429     25759     25716
dram[3]:      26450     23598     24624     25645     42245     41150     34039     32401     70075     73769     87499     83713     78448     78401     26385     26343
dram[4]:      22993     23985     22488     22399     47299     47310     28771     30288     72563     71153     86176     86129     71976     71890     27186     27141
dram[5]:      18689     19638     22513     22435     39627     42796     32411     34181     72443     73320     82909     87063     68954     69557     26528     26488
dram[6]:      18726     17872     21001     21125     43674     47370     36437     32255     64145     69313     83655     85137     67560     73176     26522     28071
dram[7]:      19336     20490     28050     23321     52512     55953     39399     39399     65151     70121     80010     77235     66112     66060     29929     30536
dram[8]:      18106     19120     25794     25701     50026     60126     38272     40060     63355     65753     79686     79650     57776     63656     26951     26527
dram[9]:      17023     17966     27578     26593     48748     55969     40054     40051     68468     68435     84575     84532     63455     67365     27564     26962
dram[10]:      17598     18610     31479     31404     49769     51112     40470     41374     63536     65596     80448     84226     63931     67668     26895     26856
maximum mf latency per bank:
dram[0]:      28744     28750     15878     35482     28912     33686     23731     23683     36768     54203     54947     54920     62574     62561     23628     23616
dram[1]:      28744     28750     15837     15768     28921     35103     23738     23685     36759     36771     54916     54891     62574     62564     23585     52150
dram[2]:      28744     40640     15878     15863     46701     28921     23676     23685     41664     36764     54945     54930     62574     62561     23628     23614
dram[3]:      28744     28750     15837     15766     69528     28923     23680     23688     36757     36764     54956     54943     62574     62567     23587     23571
dram[4]:      28744     28752     15878     15863     28920     28918     23676     23683     36763     36761     54938     54912     62539     62532     23628     23614
dram[5]:      28713     36121     15838     15768     28915     28920     36189     23683     48991     36761     54946     54919     62574     62563     23587     23571
dram[6]:      28744     28747     38571     15862     28917     28915     23675     23678     41174     36758     54934     54923     62541     62532     23628     23610
dram[7]:      28717     40368     74427     35329     28889     28892     23674     23680     36751     36756     54944     54936     62574     62563     23633     23607
dram[8]:      28744     36452     15878     15866     64332     28912     23672     23675     36769     36778     54908     54899     62541     62532     23628     23614
dram[9]:      28717     28706     15878     15866     28904     28912     23712     23715     36777     36779     54940     54926     62574     62563     23628     36290
dram[10]:      28744     28747     15878     15865     28915     28920     25740     23734     36762     36769     54912     54894     62541     62532     23628     23610
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1294913 n_nop=1293308 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.002389
n_activity=5339 dram_eff=0.5795
bk0: 76a 1294680i bk1: 64a 1294724i bk2: 64a 1294767i bk3: 72a 1294627i bk4: 64a 1294783i bk5: 68a 1294687i bk6: 64a 1294761i bk7: 68a 1294688i bk8: 104a 1294694i bk9: 116a 1294453i bk10: 132a 1294600i bk11: 128a 1294489i bk12: 132a 1294597i bk13: 128a 1294491i bk14: 132a 1294604i bk15: 128a 1294506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000907397
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1294913 n_nop=1293343 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.002348
n_activity=5045 dram_eff=0.6026
bk0: 64a 1294783i bk1: 64a 1294736i bk2: 68a 1294743i bk3: 64a 1294721i bk4: 64a 1294785i bk5: 72a 1294641i bk6: 64a 1294727i bk7: 64a 1294668i bk8: 108a 1294647i bk9: 108a 1294521i bk10: 136a 1294545i bk11: 128a 1294476i bk12: 128a 1294626i bk13: 128a 1294494i bk14: 128a 1294636i bk15: 128a 1294489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000681899
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1294913 n_nop=1293325 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.002372
n_activity=5218 dram_eff=0.5887
bk0: 64a 1294762i bk1: 68a 1294692i bk2: 68a 1294715i bk3: 64a 1294695i bk4: 76a 1294699i bk5: 64a 1294716i bk6: 64a 1294763i bk7: 64a 1294719i bk8: 112a 1294614i bk9: 108a 1294514i bk10: 132a 1294603i bk11: 132a 1294450i bk12: 128a 1294626i bk13: 132a 1294450i bk14: 128a 1294629i bk15: 128a 1294526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000480341
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1294913 n_nop=1293327 n_act=34 n_pre=18 n_req=388 n_rd=1528 n_write=6 bw_util=0.002369
n_activity=5159 dram_eff=0.5947
bk0: 64a 1294782i bk1: 68a 1294679i bk2: 68a 1294746i bk3: 64a 1294730i bk4: 68a 1294735i bk5: 68a 1294698i bk6: 68a 1294746i bk7: 68a 1294666i bk8: 112a 1294597i bk9: 108a 1294519i bk10: 128a 1294623i bk11: 132a 1294447i bk12: 128a 1294629i bk13: 128a 1294444i bk14: 128a 1294638i bk15: 128a 1294515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000528221
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1294913 n_nop=1293345 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.002348
n_activity=5082 dram_eff=0.5982
bk0: 72a 1294707i bk1: 72a 1294674i bk2: 64a 1294754i bk3: 64a 1294705i bk4: 64a 1294785i bk5: 64a 1294721i bk6: 68a 1294734i bk7: 64a 1294704i bk8: 104a 1294685i bk9: 108a 1294526i bk10: 128a 1294626i bk11: 128a 1294486i bk12: 128a 1294614i bk13: 128a 1294455i bk14: 132a 1294608i bk15: 132a 1294472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000606991
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1294913 n_nop=1293334 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.002362
n_activity=5141 dram_eff=0.5948
bk0: 64a 1294770i bk1: 68a 1294688i bk2: 64a 1294778i bk3: 64a 1294743i bk4: 68a 1294742i bk5: 64a 1294731i bk6: 68a 1294739i bk7: 64a 1294717i bk8: 108a 1294635i bk9: 104a 1294563i bk10: 132a 1294599i bk11: 128a 1294488i bk12: 132a 1294583i bk13: 132a 1294437i bk14: 132a 1294606i bk15: 132a 1294457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000756035
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1294913 n_nop=1293296 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.002402
n_activity=5565 dram_eff=0.5588
bk0: 64a 1294774i bk1: 68a 1294698i bk2: 76a 1294665i bk3: 64a 1294704i bk4: 68a 1294749i bk5: 64a 1294730i bk6: 64a 1294782i bk7: 72a 1294646i bk8: 112a 1294612i bk9: 104a 1294562i bk10: 132a 1294605i bk11: 128a 1294508i bk12: 136a 1294549i bk13: 128a 1294458i bk14: 136a 1294567i bk15: 132a 1294479i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000798509
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1294913 n_nop=1293346 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.002346
n_activity=4995 dram_eff=0.6082
bk0: 64a 1294756i bk1: 68a 1294689i bk2: 68a 1294757i bk3: 72a 1294653i bk4: 64a 1294782i bk5: 60a 1294730i bk6: 64a 1294780i bk7: 64a 1294695i bk8: 108a 1294646i bk9: 104a 1294554i bk10: 132a 1294611i bk11: 132a 1294461i bk12: 128a 1294616i bk13: 128a 1294472i bk14: 132a 1294598i bk15: 128a 1294473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000886546
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1294913 n_nop=1293355 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.002335
n_activity=5105 dram_eff=0.5924
bk0: 64a 1294775i bk1: 68a 1294712i bk2: 64a 1294770i bk3: 64a 1294709i bk4: 72a 1294681i bk5: 60a 1294730i bk6: 64a 1294773i bk7: 64a 1294692i bk8: 108a 1294657i bk9: 104a 1294564i bk10: 128a 1294642i bk11: 128a 1294506i bk12: 132a 1294564i bk13: 132a 1294403i bk14: 128a 1294629i bk15: 124a 1294498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000885774
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1294913 n_nop=1293356 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.002334
n_activity=4976 dram_eff=0.6073
bk0: 68a 1294718i bk1: 64a 1294723i bk2: 68a 1294731i bk3: 68a 1294673i bk4: 68a 1294719i bk5: 60a 1294738i bk6: 64a 1294776i bk7: 64a 1294702i bk8: 108a 1294665i bk9: 108a 1294542i bk10: 128a 1294631i bk11: 128a 1294504i bk12: 132a 1294593i bk13: 128a 1294476i bk14: 124a 1294643i bk15: 128a 1294482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000856428
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1294913 n_nop=1293345 n_act=32 n_pre=16 n_req=383 n_rd=1516 n_write=4 bw_util=0.002348
n_activity=4982 dram_eff=0.6102
bk0: 68a 1294747i bk1: 64a 1294737i bk2: 64a 1294760i bk3: 64a 1294697i bk4: 64a 1294775i bk5: 68a 1294704i bk6: 68a 1294753i bk7: 64a 1294662i bk8: 112a 1294622i bk9: 112a 1294528i bk10: 132a 1294586i bk11: 128a 1294499i bk12: 132a 1294558i bk13: 128a 1294488i bk14: 124a 1294635i bk15: 124a 1294522i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000830172

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1174, Miss = 192, Miss_rate = 0.164, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[1]: Access = 1130, Miss = 193, Miss_rate = 0.171, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[2]: Access = 1165, Miss = 190, Miss_rate = 0.163, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[3]: Access = 1123, Miss = 189, Miss_rate = 0.168, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[4]: Access = 1138, Miss = 193, Miss_rate = 0.170, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[5]: Access = 1129, Miss = 190, Miss_rate = 0.168, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[6]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[7]: Access = 1126, Miss = 191, Miss_rate = 0.170, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[8]: Access = 1160, Miss = 190, Miss_rate = 0.164, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[9]: Access = 1161, Miss = 190, Miss_rate = 0.164, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[10]: Access = 1133, Miss = 192, Miss_rate = 0.169, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[11]: Access = 1147, Miss = 189, Miss_rate = 0.165, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[12]: Access = 1181, Miss = 197, Miss_rate = 0.167, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[13]: Access = 1154, Miss = 190, Miss_rate = 0.165, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[14]: Access = 1133, Miss = 190, Miss_rate = 0.168, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1113, Miss = 189, Miss_rate = 0.170, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1126, Miss = 190, Miss_rate = 0.169, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[17]: Access = 1107, Miss = 186, Miss_rate = 0.168, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[18]: Access = 1122, Miss = 190, Miss_rate = 0.169, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[19]: Access = 1116, Miss = 187, Miss_rate = 0.168, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[20]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[21]: Access = 1123, Miss = 188, Miss_rate = 0.167, Pending_hits = 557, Reservation_fails = 0
L2_total_cache_accesses = 25041
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 12350
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8391
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12224
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24748
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 118
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 147
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=50433
icnt_total_pkts_simt_to_mem=25159
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.9484
	minimum = 6
	maximum = 41
Network latency average = 7.90006
	minimum = 6
	maximum = 38
Slowest packet = 43587
Flit latency average = 7.54604
	minimum = 6
	maximum = 37
Slowest flit = 65621
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000600722
	minimum = 0.000511858 (at node 0)
	maximum = 0.000721578 (at node 40)
Accepted packet rate average = 0.000600722
	minimum = 0.000511858 (at node 0)
	maximum = 0.000721578 (at node 40)
Injected flit rate average = 0.000901723
	minimum = 0.000511858 (at node 0)
	maximum = 0.00143249 (at node 40)
Accepted flit rate average= 0.000901723
	minimum = 0.000662927 (at node 45)
	maximum = 0.00123344 (at node 8)
Injected packet length average = 1.50107
Accepted packet length average = 1.50107
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.94472 (3 samples)
	minimum = 6 (3 samples)
	maximum = 64 (3 samples)
Network latency average = 9.60772 (3 samples)
	minimum = 6 (3 samples)
	maximum = 53.3333 (3 samples)
Flit latency average = 9.93223 (3 samples)
	minimum = 6 (3 samples)
	maximum = 52.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.000811753 (3 samples)
	minimum = 0.000677648 (3 samples)
	maximum = 0.000981431 (3 samples)
Accepted packet rate average = 0.000811753 (3 samples)
	minimum = 0.000677648 (3 samples)
	maximum = 0.000981431 (3 samples)
Injected flit rate average = 0.0012254 (3 samples)
	minimum = 0.000677648 (3 samples)
	maximum = 0.00211195 (3 samples)
Accepted flit rate average = 0.0012254 (3 samples)
	minimum = 0.000900369 (3 samples)
	maximum = 0.00163853 (3 samples)
Injected packet size average = 1.50957 (3 samples)
Accepted packet size average = 1.50957 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 38 sec (578 sec)
gpgpu_simulation_rate = 24892 (inst/sec)
gpgpu_simulation_rate = 2372 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 3404
gpu_sim_insn = 4447144
gpu_ipc =    1306.4465
gpu_tot_sim_cycle = 1596984
gpu_tot_sim_insn = 18835275
gpu_tot_ipc =      11.7943
gpu_tot_issued_cta = 2044
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1133
partiton_reqs_in_parallel = 74888
partiton_reqs_in_parallel_total    = 15342184
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.6539
partiton_reqs_in_parallel_util = 74888
partiton_reqs_in_parallel_util_total    = 15342184
gpu_sim_cycle_parition_util = 3404
gpu_tot_sim_cycle_parition_util    = 697372
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 8307
partiton_replys_in_parallel_total    = 25041
L2_BW  =     231.3075 GB/Sec
L2_BW_total  =       1.9793 GB/Sec
gpu_total_sim_rate=31978

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 344149
	L1I_total_cache_misses = 4760
	L1I_total_cache_miss_rate = 0.0138
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196224
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 339389
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4760
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196224
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 344149
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
463, 463, 462, 463, 462, 463, 462, 463, 463, 463, 463, 463, 463, 463, 463, 478, 419, 419, 419, 419, 419, 419, 419, 419, 419, 419, 419, 419, 419, 419, 419, 419, 373, 373, 373, 373, 373, 373, 373, 373, 373, 373, 373, 373, 373, 373, 373, 373, 308, 308, 308, 308, 308, 308, 308, 308, 308, 308, 308, 308, 308, 308, 308, 308, 
gpgpu_n_tot_thrd_icount = 19932576
gpgpu_n_tot_w_icount = 622893
gpgpu_n_stall_shd_mem = 4886
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32919
gpgpu_n_mem_write_global = 254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1046011
gpgpu_n_store_insn = 254
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6279168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:93988	W0_Idle:23922173	W0_Scoreboard:14601526	W1:1637	W2:0	W3:0	W4:24	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:621232
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263352 {8:32919,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1176 {8:147,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1316760 {40:32919,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2032 {8:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 19992 {136:147,}
maxmrqlatency = 41 
maxdqlatency = 0 
maxmflatency = 74427 
averagemflatency = 6757 
max_icnt2mem_latency = 74181 
max_icnt2sh_latency = 1596983 
mrq_lat_table:3525 	128 	400 	118 	48 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18604 	3286 	0 	0 	1285 	2062 	2808 	3091 	2063 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	10154 	199 	32 	0 	11652 	0 	0 	0 	0 	1285 	2062 	2809 	3090 	2063 	2 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22998 	8756 	1182 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	211 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	67 	12 	1 	2 	16 	33 	39 	44 	33 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        14        16        16        16 
maximum service time to same row:
dram[0]:    151890    223378    252221    252243    265537    265558      1000    235574     26415    216460    206472     52560     92326    129048    223124    223130 
dram[1]:    223412    223425    252226    252251    265592    209801     97535      1015     82703    176481     52390     52564    129051    129052    223117    170726 
dram[2]:    223375    223378    165105    252242    265513    265534       991      1038    175962    114618    175212     52560    129046    129048    223124    223130 
dram[3]:    223412    223425    175531    252250    188962    265550    117975    277920    160330     26419     52564    151341    129051    129052    223117    223121 
dram[4]:    119240    223378    252221    252243    265513    265534    222190      1000     26425    124360     52573     52576    129046    129048    222896    222341 
dram[5]:    223376    223379    252226    252250    265535    265550    101453      1007    119173     26419     52564     52569    154136    129052    161823    219181 
dram[6]:    223376    223379    252222    252243    265513    265534    204591    193450    166056     26439     52573     52576    107955    129048    223216    223237 
dram[7]:    223376    223379    194171    252250    265535    265557      1035      1036    148354     26413     69584     52565    129046    129048    223165    223206 
dram[8]:    223413    223426    252226    252250    183751    265615    113165      1046    207266     26419     52569     52605    129046    129048    223231    223256 
dram[9]:    223376    223381    149481    252250    265538    265558      1038      1042     26413     26413     52558     52561    129046    129048    223165    223206 
dram[10]:    223413    223426    252226    252250     81905    265614     33679      1050    211257     52303     90427     52564    129046    129048    223117    223121 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000 11.333333 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000  8.500000 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      22469     25700     29605     27066     51119     47307     37569     35336     73485     64000     86956     89497     64278     68053     27039     27711
dram[1]:      23227     23140     25754     28902     47855     45395     33437     34889     71933     73855     86991     90427     76236     76162     23608     24393
dram[2]:      25174     26005     26648     27571     36466     40688     36867     36840     67479     70507     83604     80848     79454     77772     26174     26129
dram[3]:      26459     23598     24624     25645     42735     41697     34689     32990     70505     74229     87897     84078     78821     78772     26761     26716
dram[4]:      23013     24005     22502     22399     47845     47858     29507     31042     73028     71588     86538     86476     72346     72246     27576     27529
dram[5]:      18689     19652     22521     22435     40120     43341     33087     34906     72891     73764     83255     87430     69278     69884     26923     26861
dram[6]:      18726     17872     21024     21125     44152     47911     37145     32862     64598     69797     84027     85508     67892     73519     26903     28449
dram[7]:      19336     20504     28063     23334     53062     56542     40186     40147     65606     70587     80387     77583     66489     66418     30302     30885
dram[8]:      18106     19133     25794     25715     50483     60695     38986     40768     63871     66251     80050     80002     58242     64025     27282     26837
dram[9]:      17037     17995     27578     26606     49264     56555     40844     40800     68997     68928     84963     84900     63821     67745     27940     27320
dram[10]:      17612     18618     31479     31404     50327     51666     41250     42148     63987     66040     80829     84627     64309     68067     27263     27221
maximum mf latency per bank:
dram[0]:      28744     28750     15878     35482     28912     33686     23731     23683     36768     54203     54947     54920     62574     62561     23628     23616
dram[1]:      28744     28750     15837     15768     28921     35103     23738     23685     36759     36771     54916     54891     62574     62564     23585     52150
dram[2]:      28744     40640     15878     15863     46701     28921     23676     23685     41664     36764     54945     54930     62574     62561     23628     23614
dram[3]:      28744     28750     15837     15766     69528     28923     23680     23688     36757     36764     54956     54943     62574     62567     23587     23571
dram[4]:      28744     28752     15878     15863     28920     28918     23676     23683     36763     36761     54938     54912     62539     62532     23628     23614
dram[5]:      28713     36121     15838     15768     28915     28920     36189     23683     48991     36761     54946     54919     62574     62563     23587     23571
dram[6]:      28744     28747     38571     15862     28917     28915     23675     23678     41174     36758     54934     54923     62541     62532     23628     23610
dram[7]:      28717     40368     74427     35329     28889     28892     23674     23680     36751     36756     54944     54936     62574     62563     23633     23607
dram[8]:      28744     36452     15878     15866     64332     28912     23672     23675     36769     36778     54908     54899     62541     62532     23628     23614
dram[9]:      28717     28706     15878     15866     28904     28912     23712     23715     36777     36779     54940     54926     62574     62563     23628     36290
dram[10]:      28744     28747     15878     15865     28915     28920     25740     23734     36762     36769     54912     54894     62541     62532     23628     23610
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1301232 n_nop=1299627 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.002378
n_activity=5339 dram_eff=0.5795
bk0: 76a 1300999i bk1: 64a 1301043i bk2: 64a 1301086i bk3: 72a 1300946i bk4: 64a 1301102i bk5: 68a 1301006i bk6: 64a 1301080i bk7: 68a 1301007i bk8: 104a 1301013i bk9: 116a 1300772i bk10: 132a 1300919i bk11: 128a 1300808i bk12: 132a 1300916i bk13: 128a 1300810i bk14: 132a 1300923i bk15: 128a 1300825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00090299
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1301232 n_nop=1299662 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.002336
n_activity=5045 dram_eff=0.6026
bk0: 64a 1301102i bk1: 64a 1301055i bk2: 68a 1301062i bk3: 64a 1301040i bk4: 64a 1301104i bk5: 72a 1300960i bk6: 64a 1301046i bk7: 64a 1300987i bk8: 108a 1300966i bk9: 108a 1300840i bk10: 136a 1300864i bk11: 128a 1300795i bk12: 128a 1300945i bk13: 128a 1300813i bk14: 128a 1300955i bk15: 128a 1300808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000678588
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1301232 n_nop=1299644 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.002361
n_activity=5218 dram_eff=0.5887
bk0: 64a 1301081i bk1: 68a 1301011i bk2: 68a 1301034i bk3: 64a 1301014i bk4: 76a 1301018i bk5: 64a 1301035i bk6: 64a 1301082i bk7: 64a 1301038i bk8: 112a 1300933i bk9: 108a 1300833i bk10: 132a 1300922i bk11: 132a 1300769i bk12: 128a 1300945i bk13: 132a 1300769i bk14: 128a 1300948i bk15: 128a 1300845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000478009
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1301232 n_nop=1299646 n_act=34 n_pre=18 n_req=388 n_rd=1528 n_write=6 bw_util=0.002358
n_activity=5159 dram_eff=0.5947
bk0: 64a 1301101i bk1: 68a 1300998i bk2: 68a 1301065i bk3: 64a 1301049i bk4: 68a 1301054i bk5: 68a 1301017i bk6: 68a 1301065i bk7: 68a 1300985i bk8: 112a 1300916i bk9: 108a 1300838i bk10: 128a 1300942i bk11: 132a 1300766i bk12: 128a 1300948i bk13: 128a 1300763i bk14: 128a 1300957i bk15: 128a 1300834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000525656
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1301232 n_nop=1299664 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.002336
n_activity=5082 dram_eff=0.5982
bk0: 72a 1301026i bk1: 72a 1300993i bk2: 64a 1301073i bk3: 64a 1301024i bk4: 64a 1301104i bk5: 64a 1301040i bk6: 68a 1301053i bk7: 64a 1301023i bk8: 104a 1301004i bk9: 108a 1300845i bk10: 128a 1300945i bk11: 128a 1300805i bk12: 128a 1300933i bk13: 128a 1300774i bk14: 132a 1300927i bk15: 132a 1300791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000604043
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1301232 n_nop=1299653 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.00235
n_activity=5141 dram_eff=0.5948
bk0: 64a 1301089i bk1: 68a 1301007i bk2: 64a 1301097i bk3: 64a 1301062i bk4: 68a 1301061i bk5: 64a 1301050i bk6: 68a 1301058i bk7: 64a 1301036i bk8: 108a 1300954i bk9: 104a 1300882i bk10: 132a 1300918i bk11: 128a 1300807i bk12: 132a 1300902i bk13: 132a 1300756i bk14: 132a 1300925i bk15: 132a 1300776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000752364
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1301232 n_nop=1299615 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.00239
n_activity=5565 dram_eff=0.5588
bk0: 64a 1301093i bk1: 68a 1301017i bk2: 76a 1300984i bk3: 64a 1301023i bk4: 68a 1301068i bk5: 64a 1301049i bk6: 64a 1301101i bk7: 72a 1300965i bk8: 112a 1300931i bk9: 104a 1300881i bk10: 132a 1300924i bk11: 128a 1300827i bk12: 136a 1300868i bk13: 128a 1300777i bk14: 136a 1300886i bk15: 132a 1300798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000794632
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1301232 n_nop=1299665 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.002335
n_activity=4995 dram_eff=0.6082
bk0: 64a 1301075i bk1: 68a 1301008i bk2: 68a 1301076i bk3: 72a 1300972i bk4: 64a 1301101i bk5: 60a 1301049i bk6: 64a 1301099i bk7: 64a 1301014i bk8: 108a 1300965i bk9: 104a 1300873i bk10: 132a 1300930i bk11: 132a 1300780i bk12: 128a 1300935i bk13: 128a 1300791i bk14: 132a 1300917i bk15: 128a 1300792i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000882241
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1301232 n_nop=1299674 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.002324
n_activity=5105 dram_eff=0.5924
bk0: 64a 1301094i bk1: 68a 1301031i bk2: 64a 1301089i bk3: 64a 1301028i bk4: 72a 1301000i bk5: 60a 1301049i bk6: 64a 1301092i bk7: 64a 1301011i bk8: 108a 1300976i bk9: 104a 1300883i bk10: 128a 1300961i bk11: 128a 1300825i bk12: 132a 1300883i bk13: 132a 1300722i bk14: 128a 1300948i bk15: 124a 1300817i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000881472
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1301232 n_nop=1299675 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.002322
n_activity=4976 dram_eff=0.6073
bk0: 68a 1301037i bk1: 64a 1301042i bk2: 68a 1301050i bk3: 68a 1300992i bk4: 68a 1301038i bk5: 60a 1301057i bk6: 64a 1301095i bk7: 64a 1301021i bk8: 108a 1300984i bk9: 108a 1300861i bk10: 128a 1300950i bk11: 128a 1300823i bk12: 132a 1300912i bk13: 128a 1300795i bk14: 124a 1300962i bk15: 128a 1300801i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000852269
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1301232 n_nop=1299664 n_act=32 n_pre=16 n_req=383 n_rd=1516 n_write=4 bw_util=0.002336
n_activity=4982 dram_eff=0.6102
bk0: 68a 1301066i bk1: 64a 1301056i bk2: 64a 1301079i bk3: 64a 1301016i bk4: 64a 1301094i bk5: 68a 1301023i bk6: 68a 1301072i bk7: 64a 1300981i bk8: 112a 1300941i bk9: 112a 1300847i bk10: 132a 1300905i bk11: 128a 1300818i bk12: 132a 1300877i bk13: 128a 1300807i bk14: 124a 1300954i bk15: 124a 1300841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00082614

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1549, Miss = 192, Miss_rate = 0.124, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[1]: Access = 1508, Miss = 193, Miss_rate = 0.128, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[2]: Access = 1539, Miss = 190, Miss_rate = 0.123, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[3]: Access = 1500, Miss = 189, Miss_rate = 0.126, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[4]: Access = 1513, Miss = 193, Miss_rate = 0.128, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[5]: Access = 1506, Miss = 190, Miss_rate = 0.126, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[6]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[7]: Access = 1503, Miss = 191, Miss_rate = 0.127, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[8]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[9]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[10]: Access = 1511, Miss = 192, Miss_rate = 0.127, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[11]: Access = 1523, Miss = 189, Miss_rate = 0.124, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[12]: Access = 1560, Miss = 197, Miss_rate = 0.126, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[13]: Access = 1530, Miss = 190, Miss_rate = 0.124, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[14]: Access = 1511, Miss = 190, Miss_rate = 0.126, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1489, Miss = 189, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1536, Miss = 190, Miss_rate = 0.124, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[17]: Access = 1479, Miss = 186, Miss_rate = 0.126, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[18]: Access = 1495, Miss = 190, Miss_rate = 0.127, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[19]: Access = 1490, Miss = 187, Miss_rate = 0.126, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[20]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[21]: Access = 1502, Miss = 188, Miss_rate = 0.125, Pending_hits = 557, Reservation_fails = 0
L2_total_cache_accesses = 33348
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1256
L2_total_cache_pending_hits = 12350
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16562
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12224
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32919
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 147
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=66911
icnt_total_pkts_simt_to_mem=33602
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.27062
	minimum = 6
	maximum = 49
Network latency average = 8.18105
	minimum = 6
	maximum = 47
Slowest packet = 56650
Flit latency average = 8.02307
	minimum = 6
	maximum = 46
Slowest flit = 85233
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0488216
	minimum = 0.0423156 (at node 0)
	maximum = 0.060241 (at node 44)
Accepted packet rate average = 0.0488216
	minimum = 0.0423156 (at node 0)
	maximum = 0.060241 (at node 44)
Injected flit rate average = 0.0732324
	minimum = 0.0423156 (at node 0)
	maximum = 0.114752 (at node 44)
Accepted flit rate average= 0.0732324
	minimum = 0.0552454 (at node 30)
	maximum = 0.0905084 (at node 11)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.52619 (4 samples)
	minimum = 6 (4 samples)
	maximum = 60.25 (4 samples)
Network latency average = 9.25106 (4 samples)
	minimum = 6 (4 samples)
	maximum = 51.75 (4 samples)
Flit latency average = 9.45494 (4 samples)
	minimum = 6 (4 samples)
	maximum = 51 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0128142 (4 samples)
	minimum = 0.0110871 (4 samples)
	maximum = 0.0157963 (4 samples)
Accepted packet rate average = 0.0128142 (4 samples)
	minimum = 0.0110871 (4 samples)
	maximum = 0.0157963 (4 samples)
Injected flit rate average = 0.0192272 (4 samples)
	minimum = 0.0110871 (4 samples)
	maximum = 0.0302719 (4 samples)
Accepted flit rate average = 0.0192272 (4 samples)
	minimum = 0.0144866 (4 samples)
	maximum = 0.023856 (4 samples)
Injected packet size average = 1.50045 (4 samples)
Accepted packet size average = 1.50045 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 49 sec (589 sec)
gpgpu_simulation_rate = 31978 (inst/sec)
gpgpu_simulation_rate = 2711 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 708315
gpu_sim_insn = 4974794
gpu_ipc =       7.0234
gpu_tot_sim_cycle = 2532521
gpu_tot_sim_insn = 23810069
gpu_tot_ipc =       9.4017
gpu_tot_issued_cta = 2555
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1133
partiton_reqs_in_parallel = 15582930
partiton_reqs_in_parallel_total    = 15417072
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.2408
partiton_reqs_in_parallel_util = 15582930
partiton_reqs_in_parallel_util_total    = 15417072
gpu_sim_cycle_parition_util = 708315
gpu_tot_sim_cycle_parition_util    = 700776
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 9548
partiton_replys_in_parallel_total    = 33348
L2_BW  =       1.2777 GB/Sec
L2_BW_total  =       1.6055 GB/Sec
gpu_total_sim_rate=21764

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 436654
	L1I_total_cache_misses = 4777
	L1I_total_cache_miss_rate = 0.0109
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 253456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 251664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 431877
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4777
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 436654
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
624, 624, 623, 624, 623, 624, 623, 624, 624, 624, 624, 624, 624, 624, 624, 639, 511, 511, 511, 511, 511, 511, 511, 511, 511, 511, 511, 511, 734, 511, 511, 511, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 
gpgpu_n_tot_thrd_icount = 25324192
gpgpu_n_tot_w_icount = 791381
gpgpu_n_stall_shd_mem = 4886
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42076
gpgpu_n_mem_write_global = 628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1308441
gpgpu_n_store_insn = 628
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8110592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:118198	W0_Idle:59599271	W0_Scoreboard:17727377	W1:6635	W2:0	W3:0	W4:30	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:784716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 336608 {8:42076,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25120 {40:628,}
traffic_breakdown_coretomem[INST_ACC_R] = 1312 {8:164,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1683040 {40:42076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5024 {8:628,}
traffic_breakdown_memtocore[INST_ACC_R] = 22304 {136:164,}
maxmrqlatency = 41 
maxdqlatency = 0 
maxmflatency = 86666 
averagemflatency = 5382 
max_icnt2mem_latency = 86414 
max_icnt2sh_latency = 2532520 
mrq_lat_table:3946 	128 	400 	269 	48 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	27748 	3494 	0 	0 	1293 	2067 	2818 	3132 	2152 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	17504 	231 	32 	0 	13639 	0 	0 	0 	0 	1293 	2067 	2819 	3132 	2151 	28 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	31944 	8967 	1182 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	326 	259 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	315 	42 	3 	2 	24 	48 	62 	84 	90 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        14        16        16        16 
maximum service time to same row:
dram[0]:    368371    223378    590485    360949    265537    265558    486199    235574    192021    288672    360378    505699     92326    342977    333123    223130 
dram[1]:    336704    430035    252226    252251    265592    220796    152570    184709     82703    187167    423185    482254    129051    129052    223117    547099 
dram[2]:    223375    223378    282077    566499    265513    265534    313637     59803    175962    437189    190683    350513    129046    596701    406311    635922 
dram[3]:    280286    223425    175531    412371    426623    381201    328450    277920    389193    384094    567505    560988    322264    393451    545037    223121 
dram[4]:    237242    292917    252221    457774    265513    265534    280169    137478    434618    124360    244673    374088    404702    129048    237033    222341 
dram[5]:    474582    223379    318845    500635    347609    387693    101453    341723    281809    330939    177798     52569    154136    376981    259811    219181 
dram[6]:    223376    315391    275950    252243    265513    265534    573648    193450    358984    344596     52573    324196    292326    486390    223216    330662 
dram[7]:    613659    223379    194171    252250    265535    552869    481982    256780    350580    628287    138631    251934    187141    420064    317049    509835 
dram[8]:    223413    223426    252226    252250    183751    265615    113165    394532    207266    595423    561752     72052    129046    319236    248133    223256 
dram[9]:    223376    329061    149481    252250    265538    265558    345061      1042    621101    521895     56467    459401    129046    466391    376245    368507 
dram[10]:    461463    223426    252226    420613    276408    265614    573730    339557    434290    338676    313683    228606    129046    225536    223117    550166 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  5.250000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  5.125000  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  3.857143  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  7.400000  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.833333  5.857143  9.250000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  4.750000  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  4.750000  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  5.500000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  5.666667  4.857143  8.750000  9.500000  8.500000  7.600000  8.500000 11.000000 
average row locality = 4811/687 = 7.002911
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      20455     24786     25493     26323     45593     44261     33088     35384     65058     58651     82269     78805     64543     62745     25387     28493
dram[1]:      22651     19686     24973     25655     45201     38499     31626     35521     72186     61352     77161     81384     76532     74254     24034     22167
dram[2]:      19826     25137     20588     20883     35034     34474     27319     31079     67183     60169     78617     74587     79735     69622     26024     26488
dram[3]:      25298     20576     25801     24662     40581     36780     28515     33066     68363     64083     83030     77559     69408     74792     25499     26461
dram[4]:      20827     24518     20183     19356     48014     45232     24089     26198     65987     69242     82964     84150     64578     72536     24492     27320
dram[5]:      17270     19514     16909     23313     34832     38678     33156     31301     61711     55018     73374     75896     66945     66848     26176     27214
dram[6]:      18755     17574     20509     23327     37953     43819     33594     28340     53325     60722     84308     81810     67296     71016     26702     27292
dram[7]:      19075     18863     24575     23834     50371     44785     32427     32680     63572     65757     73463     69368     54927     62791     29958     31226
dram[8]:      18970     17677     18772     21788     46869     57035     38673     33725     64071     61738     77935     76716     58485     57381     27643     27208
dram[9]:      16666     18718     31190     24309     46860     44494     38299     40814     68435     66026     81975     82628     64106     64638     26599     27961
dram[10]:      16727     17236     25033     31370     46151     45143     32102     39754     58152     57597     79765     73717     64588     60392     25202     27341
maximum mf latency per bank:
dram[0]:      46706     28750     15878     35482     28912     33686     26505     23683     57143     64915     54947     54920     62574     71418     23628     70512
dram[1]:      46610     28750     15837     39788     28921     35103     63119     80575     36759     52083     63173     54891     62574     62564     48838     52150
dram[2]:      36777     40640     49198     26243     46701     28921     35229     23685     80669     74906     54945     54930     62574     62561     36259     49185
dram[3]:      70053     79713     37246     15766     69528     49499     23680     23688     36757     38891     54956     54943     62574     62567     23587     54369
dram[4]:      77121     62354     51790     15863     28920     28918     52753     23683     74872     36761     54938     54912     62539     62532     81496     75366
dram[5]:      28713     67551     15853     62504     28915     28920     36189     35635     48991     36761     77897     54919     62574     72659     40561     23571
dram[6]:      64621     28747     38571     49185     46707     28915     46707     25768     77506     36758     54934     86666     62541     76659     33197     46580
dram[7]:      33403     40368     74427     35329     28889     28892     36159     83164     36751     36756     54944     54936     62574     62563     64946     51790
dram[8]:      28744     36452     63980     78491     64332     28912     31419     59254     36769     36778     54908     54899     62541     62532     51930     23614
dram[9]:      28717     57491     82909     15866     28904     38966     46580     23715     46707     46579     58826     54926     62574     62563     23628     71926
dram[10]:      36159     28747     61430     51790     44119     67072     25740     80473     79249     82215     54912     54894     62541     62532     23628     47657
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2616468 n_nop=2614678 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.001287
n_activity=6713 dram_eff=0.5017
bk0: 92a 2616097i bk1: 68a 2616244i bk2: 76a 2616250i bk3: 76a 2616149i bk4: 68a 2616300i bk5: 76a 2616204i bk6: 76a 2616270i bk7: 68a 2616246i bk8: 120a 2616168i bk9: 128a 2615903i bk10: 136a 2616117i bk11: 140a 2615938i bk12: 132a 2616149i bk13: 136a 2615970i bk14: 140a 2616112i bk15: 132a 2616022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000538894
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2616468 n_nop=2614683 n_act=63 n_pre=47 n_req=433 n_rd=1656 n_write=19 bw_util=0.00128
n_activity=6717 dram_eff=0.4987
bk0: 80a 2616233i bk1: 76a 2616190i bk2: 72a 2616264i bk3: 76a 2616173i bk4: 68a 2616307i bk5: 84a 2616119i bk6: 72a 2616211i bk7: 68a 2616185i bk8: 108a 2616203i bk9: 132a 2615876i bk10: 152a 2615971i bk11: 140a 2615951i bk12: 128a 2616178i bk13: 132a 2616017i bk14: 132a 2616155i bk15: 136a 2615992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000427676
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2616468 n_nop=2614624 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001318
n_activity=7170 dram_eff=0.4809
bk0: 84a 2616148i bk1: 72a 2616237i bk2: 92a 2616069i bk3: 88a 2616100i bk4: 80a 2616219i bk5: 72a 2616201i bk6: 84a 2616171i bk7: 76a 2616224i bk8: 120a 2616129i bk9: 120a 2615976i bk10: 140a 2616089i bk11: 140a 2615936i bk12: 128a 2616181i bk13: 140a 2615954i bk14: 132a 2616150i bk15: 136a 2616020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000334802
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2616468 n_nop=2614655 n_act=65 n_pre=49 n_req=442 n_rd=1676 n_write=23 bw_util=0.001299
n_activity=6912 dram_eff=0.4916
bk0: 80a 2616201i bk1: 92a 2616048i bk2: 72a 2616263i bk3: 68a 2616250i bk4: 76a 2616227i bk5: 84a 2616134i bk6: 80a 2616245i bk7: 68a 2616220i bk8: 116a 2616122i bk9: 124a 2615942i bk10: 132a 2616139i bk11: 140a 2615934i bk12: 140a 2616098i bk13: 136a 2615930i bk14: 132a 2616156i bk15: 136a 2616017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000358116
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2616468 n_nop=2614666 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.001292
n_activity=6858 dram_eff=0.4929
bk0: 88a 2616115i bk1: 84a 2616119i bk2: 84a 2616156i bk3: 72a 2616182i bk4: 64a 2616336i bk5: 68a 2616244i bk6: 88a 2616127i bk7: 76a 2616212i bk8: 112a 2616163i bk9: 112a 2616077i bk10: 136a 2616120i bk11: 132a 2616010i bk12: 136a 2616097i bk13: 128a 2616013i bk14: 148a 2616016i bk15: 140a 2615952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000439142
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2616468 n_nop=2614638 n_act=65 n_pre=49 n_req=447 n_rd=1692 n_write=24 bw_util=0.001312
n_activity=7007 dram_eff=0.4898
bk0: 72a 2616260i bk1: 84a 2616138i bk2: 84a 2616162i bk3: 76a 2616215i bk4: 76a 2616222i bk5: 68a 2616247i bk6: 68a 2616295i bk7: 76a 2616232i bk8: 120a 2616113i bk9: 128a 2615956i bk10: 148a 2616004i bk11: 144a 2615953i bk12: 136a 2616116i bk13: 140a 2615922i bk14: 140a 2616091i bk15: 132a 2616014i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000491884
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2616468 n_nop=2614644 n_act=64 n_pre=48 n_req=443 n_rd=1692 n_write=20 bw_util=0.001309
n_activity=7107 dram_eff=0.4818
bk0: 80a 2616275i bk1: 72a 2616214i bk2: 80a 2616189i bk3: 68a 2616227i bk4: 80a 2616219i bk5: 72a 2616224i bk6: 80a 2616259i bk7: 80a 2616145i bk8: 136a 2616002i bk9: 116a 2616036i bk10: 132a 2616156i bk11: 136a 2615995i bk12: 140a 2616072i bk13: 136a 2615946i bk14: 140a 2616106i bk15: 144a 2615936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000457105
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2616468 n_nop=2614632 n_act=70 n_pre=54 n_req=443 n_rd=1692 n_write=20 bw_util=0.001309
n_activity=7069 dram_eff=0.4844
bk0: 76a 2616231i bk1: 80a 2616216i bk2: 76a 2616240i bk3: 72a 2616210i bk4: 68a 2616310i bk5: 72a 2616188i bk6: 76a 2616232i bk7: 88a 2616068i bk8: 112a 2616166i bk9: 108a 2616071i bk10: 148a 2616069i bk11: 152a 2615852i bk12: 148a 2615991i bk13: 136a 2615948i bk14: 144a 2616038i bk15: 136a 2615959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000556475
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2616468 n_nop=2614725 n_act=51 n_pre=35 n_req=427 n_rd=1640 n_write=17 bw_util=0.001267
n_activity=6397 dram_eff=0.5181
bk0: 68a 2616300i bk1: 76a 2616255i bk2: 92a 2616161i bk3: 92a 2616185i bk4: 76a 2616195i bk5: 64a 2616250i bk6: 68a 2616296i bk7: 80a 2616135i bk8: 108a 2616212i bk9: 112a 2616082i bk10: 132a 2616168i bk11: 136a 2616025i bk12: 132a 2616120i bk13: 144a 2615853i bk14: 136a 2616111i bk15: 124a 2616049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000501057
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2616468 n_nop=2614771 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.001231
n_activity=6070 dram_eff=0.5308
bk0: 72a 2616263i bk1: 72a 2616208i bk2: 72a 2616252i bk3: 76a 2616212i bk4: 72a 2616244i bk5: 72a 2616186i bk6: 76a 2616233i bk7: 64a 2616253i bk8: 112a 2616189i bk9: 116a 2616034i bk10: 132a 2616147i bk11: 132a 2616028i bk12: 132a 2616149i bk13: 132a 2615997i bk14: 128a 2616163i bk15: 140a 2615931i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00047889
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents
MSHR: tag=0xc08dbf00, atomic=0 1 entries : 0x7fe45a3b8c70 :  mf: uid=751807, sid26:w01, part=10, addr=0xc08dbf20, load , size=32, unknown  status = IN_PARTITION_DRAM (2532520), 

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2616468 n_nop=2614646 n_act=66 n_pre=50 n_req=444 n_rd=1683 n_write=23 bw_util=0.001304
n_activity=6903 dram_eff=0.4943
bk0: 88a 2616222i bk1: 76a 2616225i bk2: 80a 2616172i bk3: 72a 2616186i bk4: 72a 2616259i bk5: 80a 2616183i bk6: 79a 2616222i bk7: 72a 2616146i bk8: 128a 2616066i bk9: 128a 2615940i bk10: 136a 2616104i bk11: 140a 2615961i bk12: 132a 2616113i bk13: 140a 2615931i bk14: 132a 2616122i bk15: 128a 2616040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000528575

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1967, Miss = 210, Miss_rate = 0.107, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[1]: Access = 1934, Miss = 206, Miss_rate = 0.107, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[2]: Access = 1966, Miss = 203, Miss_rate = 0.103, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[3]: Access = 1935, Miss = 211, Miss_rate = 0.109, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[4]: Access = 1968, Miss = 215, Miss_rate = 0.109, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[5]: Access = 1942, Miss = 211, Miss_rate = 0.109, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[6]: Access = 1925, Miss = 207, Miss_rate = 0.108, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[7]: Access = 1947, Miss = 212, Miss_rate = 0.109, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[8]: Access = 1978, Miss = 214, Miss_rate = 0.108, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[9]: Access = 1936, Miss = 203, Miss_rate = 0.105, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[10]: Access = 1974, Miss = 211, Miss_rate = 0.107, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[11]: Access = 1952, Miss = 212, Miss_rate = 0.109, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[12]: Access = 1995, Miss = 217, Miss_rate = 0.109, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[13]: Access = 1953, Miss = 206, Miss_rate = 0.105, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[14]: Access = 1992, Miss = 212, Miss_rate = 0.106, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1966, Miss = 211, Miss_rate = 0.107, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1958, Miss = 203, Miss_rate = 0.104, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[17]: Access = 1895, Miss = 207, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[18]: Access = 1909, Miss = 199, Miss_rate = 0.104, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[19]: Access = 1898, Miss = 201, Miss_rate = 0.106, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[20]: Access = 1961, Miss = 212, Miss_rate = 0.108, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[21]: Access = 1945, Miss = 209, Miss_rate = 0.107, Pending_hits = 557, Reservation_fails = 0
L2_total_cache_accesses = 42896
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.1070
L2_total_cache_pending_hits = 12350
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25483
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12224
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42076
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 164
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=85684
icnt_total_pkts_simt_to_mem=43524
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.23581
	minimum = 6
	maximum = 24
Network latency average = 7.23151
	minimum = 6
	maximum = 23
Slowest packet = 72154
Flit latency average = 6.82175
	minimum = 6
	maximum = 22
Slowest flit = 116200
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000269598
	minimum = 0.0002033 (at node 8)
	maximum = 0.000339539 (at node 42)
Accepted packet rate average = 0.000269598
	minimum = 0.0002033 (at node 8)
	maximum = 0.000339539 (at node 42)
Injected flit rate average = 0.000405117
	minimum = 0.0002033 (at node 8)
	maximum = 0.000671312 (at node 38)
Accepted flit rate average= 0.000405117
	minimum = 0.000295067 (at node 37)
	maximum = 0.00061837 (at node 24)
Injected packet length average = 1.50267
Accepted packet length average = 1.50267
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.06812 (5 samples)
	minimum = 6 (5 samples)
	maximum = 53 (5 samples)
Network latency average = 8.84715 (5 samples)
	minimum = 6 (5 samples)
	maximum = 46 (5 samples)
Flit latency average = 8.9283 (5 samples)
	minimum = 6 (5 samples)
	maximum = 45.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0103053 (5 samples)
	minimum = 0.00891037 (5 samples)
	maximum = 0.012705 (5 samples)
Accepted packet rate average = 0.0103053 (5 samples)
	minimum = 0.00891037 (5 samples)
	maximum = 0.012705 (5 samples)
Injected flit rate average = 0.0154628 (5 samples)
	minimum = 0.00891037 (5 samples)
	maximum = 0.0243518 (5 samples)
Accepted flit rate average = 0.0154628 (5 samples)
	minimum = 0.0116483 (5 samples)
	maximum = 0.0192085 (5 samples)
Injected packet size average = 1.50047 (5 samples)
Accepted packet size average = 1.50047 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 14 sec (1094 sec)
gpgpu_simulation_rate = 21764 (inst/sec)
gpgpu_simulation_rate = 2314 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 3559
gpu_sim_insn = 4448504
gpu_ipc =    1249.9309
gpu_tot_sim_cycle = 2758230
gpu_tot_sim_insn = 28258573
gpu_tot_ipc =      10.2452
gpu_tot_issued_cta = 3066
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1185
partiton_reqs_in_parallel = 78298
partiton_reqs_in_parallel_total    = 31000002
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.2675
partiton_reqs_in_parallel_util = 78298
partiton_reqs_in_parallel_util_total    = 31000002
gpu_sim_cycle_parition_util = 3559
gpu_tot_sim_cycle_parition_util    = 1409091
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 8843
partiton_replys_in_parallel_total    = 42896
L2_BW  =     235.5085 GB/Sec
L2_BW_total  =       1.7780 GB/Sec
gpu_total_sim_rate=25573

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 519239
	L1I_total_cache_misses = 4777
	L1I_total_cache_miss_rate = 0.0092
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 294336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0061
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 292544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 514462
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4777
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 294336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 519239
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
729, 729, 743, 729, 728, 729, 728, 729, 729, 729, 729, 729, 729, 729, 744, 744, 610, 595, 595, 610, 595, 595, 595, 595, 595, 595, 595, 595, 833, 595, 595, 595, 570, 570, 570, 570, 570, 570, 570, 570, 570, 570, 570, 570, 570, 570, 570, 570, 484, 484, 484, 484, 484, 484, 484, 484, 484, 484, 484, 484, 499, 484, 484, 484, 
gpgpu_n_tot_thrd_icount = 30091744
gpgpu_n_tot_w_icount = 940367
gpgpu_n_stall_shd_mem = 4886
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50247
gpgpu_n_mem_write_global = 1300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1569885
gpgpu_n_store_insn = 1308
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9418752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:135253	W0_Idle:59605880	W0_Scoreboard:17763144	W1:8461	W2:22	W3:0	W4:36	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:931848
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 401976 {8:50247,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52000 {40:1300,}
traffic_breakdown_coretomem[INST_ACC_R] = 1312 {8:164,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2009880 {40:50247,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10400 {8:1300,}
traffic_breakdown_memtocore[INST_ACC_R] = 22304 {136:164,}
maxmrqlatency = 41 
maxdqlatency = 0 
maxmflatency = 86666 
averagemflatency = 4488 
max_icnt2mem_latency = 86414 
max_icnt2sh_latency = 2758229 
mrq_lat_table:3946 	128 	400 	269 	48 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	36588 	3497 	0 	0 	1293 	2067 	2818 	3132 	2152 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23051 	341 	33 	0 	16824 	0 	0 	0 	0 	1293 	2067 	2819 	3132 	2151 	28 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	38887 	10110 	1267 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	326 	931 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	322 	42 	3 	2 	25 	48 	62 	84 	90 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        14        16        16        16 
maximum service time to same row:
dram[0]:    368371    223378    590485    360949    265537    265558    486199    235574    192021    288672    360378    505699     92326    342977    333123    223130 
dram[1]:    336704    430035    252226    252251    265592    220796    152570    184709     82703    187167    423185    482254    129051    129052    223117    547099 
dram[2]:    223375    223378    282077    566499    265513    265534    313637     59803    175962    437189    190683    350513    129046    596701    406311    635922 
dram[3]:    280286    223425    175531    412371    426623    381201    328450    277920    389193    384094    567505    560988    322264    393451    545037    223121 
dram[4]:    237242    292917    252221    457774    265513    265534    280169    137478    434618    124360    244673    374088    404702    129048    237033    222341 
dram[5]:    474582    223379    318845    500635    347609    387693    101453    341723    281809    330939    177798     52569    154136    376981    259811    219181 
dram[6]:    223376    315391    275950    252243    265513    265534    573648    193450    358984    344596     52573    324196    292326    486390    223216    330662 
dram[7]:    613659    223379    194171    252250    265535    552869    481982    256780    350580    628287    138631    251934    187141    420064    317049    509835 
dram[8]:    223413    223426    252226    252250    183751    265615    113165    394532    207266    595423    561752     72052    129046    319236    248133    223256 
dram[9]:    223376    329061    149481    252250    265538    265558    345061      1042    621101    521895     56467    459401    129046    466391    376245    368507 
dram[10]:    461463    223426    252226    420613    276408    265614    573730    339557    434290    338676    313683    228606    129046    225536    223117    550166 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  5.250000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  5.125000  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  3.857143  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  7.400000  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.833333  5.857143  9.250000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  4.750000  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  4.750000  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  5.500000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  5.666667  4.857143  8.750000  9.500000  8.500000  7.600000  8.500000 11.000000 
average row locality = 4811/687 = 7.002911
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      20484     24807     25531     26334     46130     44767     33664     35998     65438     58949     82546     79058     64848     63031     25700     28843
dram[1]:      22680     19728     24980     25680     45773     38952     32160     36090     72556     61665     77436     81702     76887     74583     24358     22453
dram[2]:      19831     25158     20612     20916     35476     34996     27840     31695     67545     60476     78975     74922     80098     69933     26377     26837
dram[3]:      25310     20630     25821     24704     41031     37181     29071     33652     68717     64417     83365     77862     69700     75097     25819     26761
dram[4]:      20855     24530     20225     19387     48601     45806     24538     26783     66364     69633     83300     84481     64846     72844     24753     27609
dram[5]:      17294     19531     16935     23342     35308     39184     33776     31907     62065     55346     73679     76231     67262     67156     26482     27539
dram[6]:      18813     17581     20531     23350     38345     44327     34183     28827     53612     61082     84686     82169     67676     71387     27032     27629
dram[7]:      19099     18909     24575     23841     50909     45286     33022     33182     63954     66124     73817     69704     55233     63140     30261     31548
dram[8]:      18984     17702     18818     21859     47283     57625     39313     34239     64499     62155     78327     77074     59389     57680     27935     27527
dram[9]:      16719     18730     31203     24346     47341     44927     38847     41442     68832     66409     82278     82948     64447     64977     26915     28223
dram[10]:      16760     17257     25043     31404     46635     45610     32608     40318     58481     57924     80068     73985     64930     60685     25515     27648
maximum mf latency per bank:
dram[0]:      46706     28750     15878     35482     28912     33686     26505     23683     57143     64915     54947     54920     62574     71418     23628     70512
dram[1]:      46610     28750     15837     39788     28921     35103     63119     80575     36759     52083     63173     54891     62574     62564     48838     52150
dram[2]:      36777     40640     49198     26243     46701     28921     35229     23685     80669     74906     54945     54930     62574     62561     36259     49185
dram[3]:      70053     79713     37246     15766     69528     49499     23680     23688     36757     38891     54956     54943     62574     62567     23587     54369
dram[4]:      77121     62354     51790     15863     28920     28918     52753     23683     74872     36761     54938     54912     62539     62532     81496     75366
dram[5]:      28713     67551     15853     62504     28915     28920     36189     35635     48991     36761     77897     54919     62574     72659     40561     23571
dram[6]:      64621     28747     38571     49185     46707     28915     46707     25768     77506     36758     54934     86666     62541     76659     33197     46580
dram[7]:      33403     40368     74427     35329     28889     28892     36159     83164     36751     36756     54944     54936     62574     62563     64946     51790
dram[8]:      28744     36452     63980     78491     64332     28912     31419     59254     36769     36778     54908     54899     62541     62532     51930     23614
dram[9]:      28717     57491     82909     15866     28904     38966     46580     23715     46707     46579     58826     54926     62574     62563     23628     71926
dram[10]:      36159     28747     61430     51790     44119     67072     25740     80473     79249     82215     54912     54894     62541     62532     23628     47657
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2623075 n_nop=2621285 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.001284
n_activity=6713 dram_eff=0.5017
bk0: 92a 2622704i bk1: 68a 2622851i bk2: 76a 2622857i bk3: 76a 2622756i bk4: 68a 2622907i bk5: 76a 2622811i bk6: 76a 2622877i bk7: 68a 2622853i bk8: 120a 2622775i bk9: 128a 2622510i bk10: 136a 2622724i bk11: 140a 2622545i bk12: 132a 2622756i bk13: 136a 2622577i bk14: 140a 2622719i bk15: 132a 2622629i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000537537
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2623075 n_nop=2621290 n_act=63 n_pre=47 n_req=433 n_rd=1656 n_write=19 bw_util=0.001277
n_activity=6717 dram_eff=0.4987
bk0: 80a 2622840i bk1: 76a 2622797i bk2: 72a 2622871i bk3: 76a 2622780i bk4: 68a 2622914i bk5: 84a 2622726i bk6: 72a 2622818i bk7: 68a 2622792i bk8: 108a 2622810i bk9: 132a 2622483i bk10: 152a 2622578i bk11: 140a 2622558i bk12: 128a 2622785i bk13: 132a 2622624i bk14: 132a 2622762i bk15: 136a 2622599i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000426599
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2623075 n_nop=2621231 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001314
n_activity=7170 dram_eff=0.4809
bk0: 84a 2622755i bk1: 72a 2622844i bk2: 92a 2622676i bk3: 88a 2622707i bk4: 80a 2622826i bk5: 72a 2622808i bk6: 84a 2622778i bk7: 76a 2622831i bk8: 120a 2622736i bk9: 120a 2622583i bk10: 140a 2622696i bk11: 140a 2622543i bk12: 128a 2622788i bk13: 140a 2622561i bk14: 132a 2622757i bk15: 136a 2622627i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000333959
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2623075 n_nop=2621262 n_act=65 n_pre=49 n_req=442 n_rd=1676 n_write=23 bw_util=0.001295
n_activity=6912 dram_eff=0.4916
bk0: 80a 2622808i bk1: 92a 2622655i bk2: 72a 2622870i bk3: 68a 2622857i bk4: 76a 2622834i bk5: 84a 2622741i bk6: 80a 2622852i bk7: 68a 2622827i bk8: 116a 2622729i bk9: 124a 2622549i bk10: 132a 2622746i bk11: 140a 2622541i bk12: 140a 2622705i bk13: 136a 2622537i bk14: 132a 2622763i bk15: 136a 2622624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000357214
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2623075 n_nop=2621273 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.001289
n_activity=6858 dram_eff=0.4929
bk0: 88a 2622722i bk1: 84a 2622726i bk2: 84a 2622763i bk3: 72a 2622789i bk4: 64a 2622943i bk5: 68a 2622851i bk6: 88a 2622734i bk7: 76a 2622819i bk8: 112a 2622770i bk9: 112a 2622684i bk10: 136a 2622727i bk11: 132a 2622617i bk12: 136a 2622704i bk13: 128a 2622620i bk14: 148a 2622623i bk15: 140a 2622559i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000438036
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2623075 n_nop=2621245 n_act=65 n_pre=49 n_req=447 n_rd=1692 n_write=24 bw_util=0.001308
n_activity=7007 dram_eff=0.4898
bk0: 72a 2622867i bk1: 84a 2622745i bk2: 84a 2622769i bk3: 76a 2622822i bk4: 76a 2622829i bk5: 68a 2622854i bk6: 68a 2622902i bk7: 76a 2622839i bk8: 120a 2622720i bk9: 128a 2622563i bk10: 148a 2622611i bk11: 144a 2622560i bk12: 136a 2622723i bk13: 140a 2622529i bk14: 140a 2622698i bk15: 132a 2622621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000490646
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2623075 n_nop=2621251 n_act=64 n_pre=48 n_req=443 n_rd=1692 n_write=20 bw_util=0.001305
n_activity=7107 dram_eff=0.4818
bk0: 80a 2622882i bk1: 72a 2622821i bk2: 80a 2622796i bk3: 68a 2622834i bk4: 80a 2622826i bk5: 72a 2622831i bk6: 80a 2622866i bk7: 80a 2622752i bk8: 136a 2622609i bk9: 116a 2622643i bk10: 132a 2622763i bk11: 136a 2622602i bk12: 140a 2622679i bk13: 136a 2622553i bk14: 140a 2622713i bk15: 144a 2622543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000455953
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2623075 n_nop=2621239 n_act=70 n_pre=54 n_req=443 n_rd=1692 n_write=20 bw_util=0.001305
n_activity=7069 dram_eff=0.4844
bk0: 76a 2622838i bk1: 80a 2622823i bk2: 76a 2622847i bk3: 72a 2622817i bk4: 68a 2622917i bk5: 72a 2622795i bk6: 76a 2622839i bk7: 88a 2622675i bk8: 112a 2622773i bk9: 108a 2622678i bk10: 148a 2622676i bk11: 152a 2622459i bk12: 148a 2622598i bk13: 136a 2622555i bk14: 144a 2622645i bk15: 136a 2622566i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000555074
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2623075 n_nop=2621332 n_act=51 n_pre=35 n_req=427 n_rd=1640 n_write=17 bw_util=0.001263
n_activity=6397 dram_eff=0.5181
bk0: 68a 2622907i bk1: 76a 2622862i bk2: 92a 2622768i bk3: 92a 2622792i bk4: 76a 2622802i bk5: 64a 2622857i bk6: 68a 2622903i bk7: 80a 2622742i bk8: 108a 2622819i bk9: 112a 2622689i bk10: 132a 2622775i bk11: 136a 2622632i bk12: 132a 2622727i bk13: 144a 2622460i bk14: 136a 2622718i bk15: 124a 2622656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000499795
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2623075 n_nop=2621378 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.001228
n_activity=6070 dram_eff=0.5308
bk0: 72a 2622870i bk1: 72a 2622815i bk2: 72a 2622859i bk3: 76a 2622819i bk4: 72a 2622851i bk5: 72a 2622793i bk6: 76a 2622840i bk7: 64a 2622860i bk8: 112a 2622796i bk9: 116a 2622641i bk10: 132a 2622754i bk11: 132a 2622635i bk12: 132a 2622756i bk13: 132a 2622604i bk14: 128a 2622770i bk15: 140a 2622538i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000477684
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2623075 n_nop=2621252 n_act=66 n_pre=50 n_req=444 n_rd=1684 n_write=23 bw_util=0.001302
n_activity=6916 dram_eff=0.4936
bk0: 88a 2622829i bk1: 76a 2622832i bk2: 80a 2622779i bk3: 72a 2622793i bk4: 72a 2622866i bk5: 80a 2622790i bk6: 80a 2622827i bk7: 72a 2622753i bk8: 128a 2622673i bk9: 128a 2622547i bk10: 136a 2622711i bk11: 140a 2622568i bk12: 132a 2622720i bk13: 140a 2622538i bk14: 132a 2622729i bk15: 128a 2622647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000527244

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2363, Miss = 210, Miss_rate = 0.089, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[1]: Access = 2330, Miss = 206, Miss_rate = 0.088, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[2]: Access = 2359, Miss = 203, Miss_rate = 0.086, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[3]: Access = 2334, Miss = 211, Miss_rate = 0.090, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[4]: Access = 2360, Miss = 215, Miss_rate = 0.091, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[5]: Access = 2339, Miss = 211, Miss_rate = 0.090, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[6]: Access = 2313, Miss = 207, Miss_rate = 0.089, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[7]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[8]: Access = 2373, Miss = 214, Miss_rate = 0.090, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[9]: Access = 2333, Miss = 203, Miss_rate = 0.087, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[10]: Access = 2370, Miss = 211, Miss_rate = 0.089, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[11]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[12]: Access = 2391, Miss = 217, Miss_rate = 0.091, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[13]: Access = 2352, Miss = 206, Miss_rate = 0.088, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[14]: Access = 2379, Miss = 212, Miss_rate = 0.089, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 2367, Miss = 211, Miss_rate = 0.089, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 2515, Miss = 203, Miss_rate = 0.081, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[17]: Access = 2291, Miss = 207, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[18]: Access = 2298, Miss = 199, Miss_rate = 0.087, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[19]: Access = 2283, Miss = 201, Miss_rate = 0.088, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[20]: Access = 2355, Miss = 212, Miss_rate = 0.090, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[21]: Access = 2338, Miss = 209, Miss_rate = 0.089, Pending_hits = 557, Reservation_fails = 0
L2_total_cache_accesses = 51739
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.0888
L2_total_cache_pending_hits = 12350
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33654
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12224
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 50247
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 164
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=102698
icnt_total_pkts_simt_to_mem=53039
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.28373
	minimum = 6
	maximum = 50
Network latency average = 8.16759
	minimum = 6
	maximum = 43
Slowest packet = 99386
Flit latency average = 7.98115
	minimum = 6
	maximum = 42
Slowest flit = 149440
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0497077
	minimum = 0.0415964 (at node 24)
	maximum = 0.0782743 (at node 44)
Accepted packet rate average = 0.0497077
	minimum = 0.0415964 (at node 24)
	maximum = 0.0782743 (at node 44)
Injected flit rate average = 0.0745616
	minimum = 0.0449691 (at node 12)
	maximum = 0.13041 (at node 44)
Accepted flit rate average= 0.0745616
	minimum = 0.0564924 (at node 42)
	maximum = 0.104413 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.93738 (6 samples)
	minimum = 6 (6 samples)
	maximum = 52.5 (6 samples)
Network latency average = 8.73389 (6 samples)
	minimum = 6 (6 samples)
	maximum = 45.5 (6 samples)
Flit latency average = 8.77044 (6 samples)
	minimum = 6 (6 samples)
	maximum = 44.6667 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0168724 (6 samples)
	minimum = 0.014358 (6 samples)
	maximum = 0.0236332 (6 samples)
Accepted packet rate average = 0.0168724 (6 samples)
	minimum = 0.014358 (6 samples)
	maximum = 0.0236332 (6 samples)
Injected flit rate average = 0.0253126 (6 samples)
	minimum = 0.0149202 (6 samples)
	maximum = 0.0420282 (6 samples)
Accepted flit rate average = 0.0253126 (6 samples)
	minimum = 0.0191223 (6 samples)
	maximum = 0.0334092 (6 samples)
Injected packet size average = 1.50024 (6 samples)
Accepted packet size average = 1.50024 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 25 sec (1105 sec)
gpgpu_simulation_rate = 25573 (inst/sec)
gpgpu_simulation_rate = 2496 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 1362814
gpu_sim_insn = 4995458
gpu_ipc =       3.6655
gpu_tot_sim_cycle = 4348266
gpu_tot_sim_insn = 33254031
gpu_tot_ipc =       7.6477
gpu_tot_issued_cta = 3577
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1185
partiton_reqs_in_parallel = 29981908
partiton_reqs_in_parallel_total    = 31078300
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      14.0424
partiton_reqs_in_parallel_util = 29981908
partiton_reqs_in_parallel_util_total    = 31078300
gpu_sim_cycle_parition_util = 1362814
gpu_tot_sim_cycle_parition_util    = 1412650
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 15507
partiton_replys_in_parallel_total    = 51739
L2_BW  =       1.0785 GB/Sec
L2_BW_total  =       1.4658 GB/Sec
gpu_total_sim_rate=15612

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 622936
	L1I_total_cache_misses = 4781
	L1I_total_cache_miss_rate = 0.0077
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 351568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0051
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 349776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 618155
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4781
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 351568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 622936
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1191, 890, 904, 890, 889, 890, 889, 890, 890, 890, 890, 890, 890, 1009, 905, 905, 702, 687, 687, 702, 687, 687, 687, 687, 687, 687, 687, 687, 925, 687, 687, 687, 662, 662, 662, 662, 662, 662, 662, 662, 662, 885, 662, 833, 662, 662, 662, 662, 747, 576, 576, 576, 576, 576, 576, 576, 576, 576, 576, 576, 591, 576, 576, 576, 
gpgpu_n_tot_thrd_icount = 36175520
gpgpu_n_tot_w_icount = 1130485
gpgpu_n_stall_shd_mem = 4910
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63722
gpgpu_n_mem_write_global = 3328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1836659
gpgpu_n_store_insn = 3338
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11250176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 24
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:159537	W0_Idle:107944770	W0_Scoreboard:44522030	W1:34887	W2:224	W3:0	W4:42	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1095332
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 509776 {8:63722,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 133120 {40:3328,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2549808 {40:63709,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26624 {8:3328,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 41 
maxdqlatency = 0 
maxmflatency = 238450 
averagemflatency = 4241 
max_icnt2mem_latency = 238209 
max_icnt2sh_latency = 4348265 
mrq_lat_table:5998 	128 	400 	999 	51 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	50375 	4815 	0 	0 	1298 	2072 	2830 	3155 	2197 	143 	193 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	34851 	392 	33 	0 	20082 	0 	0 	0 	0 	1298 	2072 	2831 	3155 	2196 	143 	193 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	52147 	10324 	1268 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	326 	2658 	301 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1516 	140 	9 	3 	29 	58 	86 	146 	172 	98 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    368371    333597    590485    368648    301688    383596    486199    320320    431490    582215    360378    505699    415292    453805    360664    559381 
dram[1]:    446927    430035    428620    252251    334958    616236    311831    455953    321363    527843   1189826    482254    650087    699751    504058    547099 
dram[2]:    223375    556338    335328    566499    368285    325123    374592    348351    364249    437189    308814    350513    520529    596701    630959    635922 
dram[3]:    326213    293449    347945    412371    426623    381201    439998    296608    389193    384094    567505    560988    449080    513165    619774    501889 
dram[4]:    520907    340385    381468    457774    286930    342550    281540    344175    434618    422243    244673    516467    404702    331954    645773    563345 
dram[5]:    474582    279278    338186    857660    389021    819291    640808    341723    703384    397755    241198    334503    627838    376981    390091    464224 
dram[6]:    337771    712147    335011    448962    414258    323613    573648    427986    358984    344596    277255    324196    364475    486390    704904    330662 
dram[7]:    613659    256097    194171    637270    265535    568223    481982    443920    350580    628287    268327    332418    519606    842678    714805    509835 
dram[8]:    496215    341790    383115    391300    387499    324220    307782    394532    507566    781695    561752    313449    311577    618054    329542    455370 
dram[9]:    813432    349311    654456    283071    265538    754825    400165    477595    621101    521895    316050    459401    509217    466391    616117    464020 
dram[10]:    572872    255160    397344    420613    281669    265614    573730    349821    434290    338676    313683    353597    423869    608759    293372    550166 
average row accesses per activate:
dram[0]:  2.687500  2.583333  2.916667  3.777778  2.733333  2.578947  2.937500  3.000000  4.250000  2.944444  3.812500  3.714286  4.363636  4.666667  4.272727  7.333333 
dram[1]:  3.076923  2.642857  3.363636  3.875000  3.181818  2.846154  3.333333  2.600000  3.923077  2.823529  4.700000  4.500000  5.500000  5.571429  5.300000  4.727273 
dram[2]:  2.450000  3.777778  2.437500  2.750000  3.166667  3.363636  3.166667  2.692308  2.750000  3.500000  3.222222  3.769231  6.666667  5.875000  7.400000  4.777778 
dram[3]:  2.941176  2.437500  3.090909  2.846154  2.500000  2.800000  2.916667  2.812500  3.125000  3.058824  5.111111  4.636364  5.222222  5.875000  5.714286  4.416667 
dram[4]:  2.687500  2.785714  3.083333  3.000000  2.727273  3.200000  2.562500  2.875000  3.571429  3.461539  3.600000  5.000000  4.000000  7.000000  5.222222  4.888889 
dram[5]:  2.866667  2.625000  2.315789  5.714286  2.785714  4.428571  3.250000  3.222222  3.916667  3.166667  3.050000  4.083333  6.142857  3.450000  4.454545  4.166667 
dram[6]:  2.588235  3.444444  2.846154  2.900000  2.714286  2.583333  2.636364  2.923077  3.277778  3.176471  4.272727  3.250000  3.928571  4.900000  4.900000  4.090909 
dram[7]:  3.545455  3.076923  3.714286  3.200000  2.500000  2.818182  2.785714  2.733333  3.500000  4.400000  4.214286  3.600000  3.923077  7.800000  4.250000  4.666667 
dram[8]:  3.857143  3.666667  3.900000  3.900000  2.916667  3.111111  3.000000  2.846154  5.111111  4.100000  3.642857  3.666667  4.333333  4.363636  5.200000  5.125000 
dram[9]:  3.222222  3.125000  2.714286  2.846154  2.157895  3.500000  2.615385  5.166667  3.538461  3.636364  3.714286  4.800000  5.875000  4.900000  4.636364  4.166667 
dram[10]:  4.125000  2.800000  2.529412  3.625000  2.928571  2.625000  2.611111  2.523809  3.375000  3.111111  4.600000  4.333333  5.000000  5.000000  4.250000  8.200000 
average row locality = 7596/2157 = 3.521558
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:        10         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1089
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      16107     37903     26456     29053     29000     29224     25758     32516     45534     48284     52154     61659     63250     63170     28295     22618
dram[1]:      25061     27976     14880     18077     26866     24904     31789     32202     43175     57971     71186     73572     56234     64899     20275     16305
dram[2]:      18302     26971     22514     15915     26908     33799     26326     28962     38317     39074     54690     71109     69547     67115     26577     26774
dram[3]:      13866     24880     19610     19580     26112     30583     18503     18454     49045     41718     64723     58478     59731     56240     27558     31314
dram[4]:      20311     24804     17647     21491     38581     39178     24536     13609     44632     45248     65393     62693     50817     55810     21938     28634
dram[5]:      13828     23825     23964     20257     29443     22973     26628     41447     54020     34338     56343     68083     62089     56239     24885     29719
dram[6]:      21707     12456     19094     26795     36526     33821     36989     31670     39599     36839     59798     69625     53832     58710     20916     25913
dram[7]:      11072     14102     20410     18723     25547     34969     21371     25096     44381     45024     55346     56871     46403     56989     27214     35491
dram[8]:      15438     23565     24594     16376     38058     42814     26979     36043     41938     51616     61292     51011     51408     47168     21953     31881
dram[9]:      10898     19870     26055     17329     32028     25945     23420     28251     43719     52884     60675     70840     54394     49368     21635     28361
dram[10]:      11595     13082     21488     25523     22985     26419     28509     24865     49483     36589     62471     64374     49116     54230     21473     22573
maximum mf latency per bank:
dram[0]:     162849    210823    213424    238231    218637    207832    208216    229057    201898    124508    184975    130067    226452    145707    229056     70512
dram[1]:     229055    199928     62082     39788    130066     52326    171745    223846     89756    174352    156117    218636     62574     62564    114617     52150
dram[2]:     130067    238081    182379    203006    236364    229057    154349    165377     80669    130066    186152    223844    132672    210836     72924    221238
dram[3]:     114617    219170    132563    213615    129420    195180     26356    145986    200275     94012    129655     85977    120754     62567    132671    229057
dram[4]:     189501    146917    137881    205607    199610    204835    185117    109453    226705     73104    238450    201037    211341     62532     81496    223860
dram[5]:     229069    236873    235486    207338    234572     28920     78219    234266    218638     36761    226325    229057    101485    175954    231663    171748
dram[6]:     231645     36721    139888    158723    206591    134693    137564    203007    156117    140488     54934    229057    229054    227866     33197    130067
dram[7]:      33403    169025     74427    130111    143090    130067    126328    156117     36751     78961    223847    218637    140487     62563    221241    231902
dram[8]:      80796    226465    233988     78491    163932    148302    205091    199283    174349    174352    204410    169139    171748     62532    148302    174352
dram[9]:      28717    124922    161323    135336    158723     38966     54279    208342     70531     91174    166536    234267    200064    114858    135278    190707
dram[10]:      36159    187892    156117    161324     44119    104255    230160    174352    197148     82215     57527    202533    234071    119453    156979     47657
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5153620 n_nop=5150717 n_act=207 n_pre=191 n_req=708 n_rd=2396 n_write=109 bw_util=0.0009721
n_activity=15030 dram_eff=0.3333
bk0: 136a 5152917i bk1: 112a 5153066i bk2: 116a 5153072i bk3: 116a 5153082i bk4: 132a 5152981i bk5: 144a 5152765i bk6: 156a 5152856i bk7: 108a 5153094i bk8: 172a 5152970i bk9: 172a 5152693i bk10: 200a 5152777i bk11: 188a 5152754i bk12: 168a 5152995i bk13: 156a 5152954i bk14: 168a 5153019i bk15: 152a 5153036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000534188
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5153620 n_nop=5150852 n_act=183 n_pre=167 n_req=675 n_rd=2324 n_write=94 bw_util=0.0009384
n_activity=13914 dram_eff=0.3476
bk0: 136a 5153021i bk1: 124a 5152977i bk2: 116a 5153087i bk3: 112a 5153144i bk4: 116a 5153112i bk5: 132a 5152971i bk6: 124a 5153000i bk7: 128a 5152866i bk8: 168a 5152926i bk9: 180a 5152727i bk10: 176a 5153024i bk11: 172a 5152900i bk12: 152a 5153110i bk13: 148a 5153036i bk14: 172a 5153001i bk15: 168a 5152877i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000440273
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5153620 n_nop=5150708 n_act=204 n_pre=188 n_req=699 n_rd=2428 n_write=92 bw_util=0.000978
n_activity=15158 dram_eff=0.3325
bk0: 156a 5152781i bk1: 124a 5153104i bk2: 132a 5152927i bk3: 144a 5152837i bk4: 124a 5153060i bk5: 128a 5153025i bk6: 128a 5153044i bk7: 124a 5153005i bk8: 188a 5152747i bk9: 192a 5152687i bk10: 200a 5152759i bk11: 176a 5152797i bk12: 148a 5153165i bk13: 164a 5152931i bk14: 140a 5153234i bk15: 160a 5153001i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000393316
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5153620 n_nop=5150697 n_act=207 n_pre=191 n_req=713 n_rd=2416 n_write=109 bw_util=0.0009799
n_activity=15202 dram_eff=0.3322
bk0: 152a 5152868i bk1: 128a 5152896i bk2: 128a 5153109i bk3: 120a 5153003i bk4: 148a 5152877i bk5: 132a 5152890i bk6: 128a 5153072i bk7: 140a 5152828i bk8: 172a 5152849i bk9: 176a 5152689i bk10: 164a 5153045i bk11: 180a 5152835i bk12: 164a 5153044i bk13: 160a 5152902i bk14: 148a 5153180i bk15: 176a 5152846i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000433288
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5153620 n_nop=5150820 n_act=194 n_pre=178 n_req=682 n_rd=2328 n_write=100 bw_util=0.0009423
n_activity=14325 dram_eff=0.339
bk0: 128a 5152931i bk1: 136a 5152966i bk2: 132a 5153039i bk3: 104a 5153095i bk4: 104a 5153152i bk5: 120a 5153101i bk6: 132a 5152932i bk7: 140a 5152837i bk8: 168a 5152925i bk9: 164a 5152857i bk10: 184a 5152856i bk11: 180a 5152858i bk12: 172a 5152909i bk13: 148a 5152987i bk14: 160a 5153065i bk15: 156a 5152964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000471901
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5153620 n_nop=5150673 n_act=207 n_pre=191 n_req=719 n_rd=2440 n_write=109 bw_util=0.0009892
n_activity=15410 dram_eff=0.3308
bk0: 140a 5152945i bk1: 136a 5152870i bk2: 140a 5152845i bk3: 128a 5153099i bk4: 124a 5153002i bk5: 104a 5153180i bk6: 96a 5153241i bk7: 108a 5153144i bk8: 164a 5152997i bk9: 188a 5152670i bk10: 212a 5152700i bk11: 180a 5152822i bk12: 156a 5153121i bk13: 216a 5152482i bk14: 172a 5152994i bk15: 176a 5152822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000481021
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5153620 n_nop=5150746 n_act=206 n_pre=190 n_req=687 n_rd=2388 n_write=90 bw_util=0.0009617
n_activity=15177 dram_eff=0.3265
bk0: 144a 5152904i bk1: 112a 5153131i bk2: 128a 5153034i bk3: 108a 5153100i bk4: 128a 5153019i bk5: 112a 5153060i bk6: 112a 5153151i bk7: 128a 5152968i bk8: 192a 5152761i bk9: 180a 5152700i bk10: 172a 5153010i bk11: 188a 5152738i bk12: 188a 5152851i bk13: 164a 5152850i bk14: 168a 5153028i bk15: 164a 5152911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000442019
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5153620 n_nop=5150840 n_act=189 n_pre=173 n_req=675 n_rd=2324 n_write=94 bw_util=0.0009384
n_activity=14124 dram_eff=0.3424
bk0: 136a 5153062i bk1: 136a 5152961i bk2: 92a 5153276i bk3: 104a 5153104i bk4: 144a 5152878i bk5: 108a 5153074i bk6: 132a 5153003i bk7: 136a 5152878i bk8: 148a 5153026i bk9: 148a 5152932i bk10: 204a 5152857i bk11: 192a 5152726i bk12: 172a 5152918i bk13: 144a 5153045i bk14: 172a 5152960i bk15: 156a 5152942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000489365
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5153620 n_nop=5150909 n_act=171 n_pre=155 n_req=660 n_rd=2300 n_write=85 bw_util=0.0009256
n_activity=13557 dram_eff=0.3518
bk0: 100a 5153259i bk1: 124a 5153134i bk2: 128a 5153096i bk3: 140a 5153039i bk4: 116a 5153087i bk5: 96a 5153149i bk6: 124a 5153084i bk7: 124a 5152966i bk8: 164a 5153079i bk9: 152a 5152972i bk10: 188a 5152925i bk11: 188a 5152734i bk12: 172a 5152937i bk13: 164a 5152809i bk14: 172a 5152980i bk15: 148a 5152980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000457542
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5153620 n_nop=5150920 n_act=181 n_pre=165 n_req=653 n_rd=2268 n_write=86 bw_util=0.0009135
n_activity=13628 dram_eff=0.3455
bk0: 104a 5153169i bk1: 96a 5153197i bk2: 132a 5153008i bk3: 128a 5152972i bk4: 136a 5152873i bk5: 120a 5153074i bk6: 112a 5153054i bk7: 108a 5153172i bk8: 164a 5152969i bk9: 148a 5152936i bk10: 184a 5152900i bk11: 176a 5152891i bk12: 160a 5153069i bk13: 164a 5152878i bk14: 168a 5152990i bk15: 168a 5152846i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000470931
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents
MSHR: tag=0xc0950d00, atomic=0 1 entries : 0x7fe450915320 :  mf: uid=1061417, sid00:w13, part=10, addr=0xc0950d20, load , size=32, unknown  status = IN_PARTITION_DRAM (4348265), 

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5153620 n_nop=5150682 n_act=209 n_pre=193 n_req=725 n_rd=2415 n_write=121 bw_util=0.0009842
n_activity=15220 dram_eff=0.3332
bk0: 116a 5153208i bk1: 132a 5152941i bk2: 148a 5152898i bk3: 104a 5153138i bk4: 128a 5153011i bk5: 132a 5152902i bk6: 140a 5152869i bk7: 160a 5152609i bk8: 188a 5152808i bk9: 192a 5152657i bk10: 164a 5153017i bk11: 176a 5152807i bk12: 163a 5152993i bk13: 156a 5152933i bk14: 172a 5152952i bk15: 144a 5153082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000559413

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3090, Miss = 312, Miss_rate = 0.101, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[1]: Access = 3052, Miss = 287, Miss_rate = 0.094, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[2]: Access = 3024, Miss = 290, Miss_rate = 0.096, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[3]: Access = 3040, Miss = 291, Miss_rate = 0.096, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[4]: Access = 3040, Miss = 304, Miss_rate = 0.100, Pending_hits = 559, Reservation_fails = 0
L2_cache_bank[5]: Access = 3058, Miss = 303, Miss_rate = 0.099, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[6]: Access = 3044, Miss = 301, Miss_rate = 0.099, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[7]: Access = 3104, Miss = 303, Miss_rate = 0.098, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[8]: Access = 3109, Miss = 295, Miss_rate = 0.095, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[9]: Access = 3007, Miss = 287, Miss_rate = 0.095, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[10]: Access = 3164, Miss = 301, Miss_rate = 0.095, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[11]: Access = 3093, Miss = 309, Miss_rate = 0.100, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[12]: Access = 3101, Miss = 308, Miss_rate = 0.099, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[13]: Access = 3048, Miss = 289, Miss_rate = 0.095, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[14]: Access = 3072, Miss = 300, Miss_rate = 0.098, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3030, Miss = 281, Miss_rate = 0.093, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 3196, Miss = 291, Miss_rate = 0.091, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[17]: Access = 2957, Miss = 284, Miss_rate = 0.096, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[18]: Access = 2977, Miss = 290, Miss_rate = 0.097, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[19]: Access = 2961, Miss = 277, Miss_rate = 0.094, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[20]: Access = 3069, Miss = 305, Miss_rate = 0.099, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[21]: Access = 3010, Miss = 299, Miss_rate = 0.099, Pending_hits = 557, Reservation_fails = 0
L2_total_cache_accesses = 67246
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0968
L2_total_cache_pending_hits = 12351
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46083
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12224
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2239
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63722
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=131725
icnt_total_pkts_simt_to_mem=70574
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.99768
	minimum = 6
	maximum = 31
Network latency average = 6.99439
	minimum = 6
	maximum = 29
Slowest packet = 120726
Flit latency average = 6.54409
	minimum = 6
	maximum = 28
Slowest flit = 181385
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000227573
	minimum = 0.000122908 (at node 7)
	maximum = 0.000291309 (at node 38)
Accepted packet rate average = 0.000227573
	minimum = 0.000122908 (at node 7)
	maximum = 0.000291309 (at node 38)
Injected flit rate average = 0.000341661
	minimum = 0.000127677 (at node 7)
	maximum = 0.000556569 (at node 38)
Accepted flit rate average= 0.000341661
	minimum = 0.000241046 (at node 7)
	maximum = 0.000477322 (at node 13)
Injected packet length average = 1.50132
Accepted packet length average = 1.50132
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.66028 (7 samples)
	minimum = 6 (7 samples)
	maximum = 49.4286 (7 samples)
Network latency average = 8.48539 (7 samples)
	minimum = 6 (7 samples)
	maximum = 43.1429 (7 samples)
Flit latency average = 8.45239 (7 samples)
	minimum = 6 (7 samples)
	maximum = 42.2857 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0144945 (7 samples)
	minimum = 0.0123245 (7 samples)
	maximum = 0.0202986 (7 samples)
Accepted packet rate average = 0.0144945 (7 samples)
	minimum = 0.0123245 (7 samples)
	maximum = 0.0202986 (7 samples)
Injected flit rate average = 0.0217453 (7 samples)
	minimum = 0.0128069 (7 samples)
	maximum = 0.0361037 (7 samples)
Accepted flit rate average = 0.0217453 (7 samples)
	minimum = 0.016425 (7 samples)
	maximum = 0.0287046 (7 samples)
Injected packet size average = 1.50024 (7 samples)
Accepted packet size average = 1.50024 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 35 min, 30 sec (2130 sec)
gpgpu_simulation_rate = 15612 (inst/sec)
gpgpu_simulation_rate = 2041 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 4012
gpu_sim_insn = 4456084
gpu_ipc =    1110.6890
gpu_tot_sim_cycle = 4574428
gpu_tot_sim_insn = 37710115
gpu_tot_ipc =       8.2437
gpu_tot_issued_cta = 4088
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1202
partiton_reqs_in_parallel = 88264
partiton_reqs_in_parallel_total    = 61060208
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.3675
partiton_reqs_in_parallel_util = 88264
partiton_reqs_in_parallel_util_total    = 61060208
gpu_sim_cycle_parition_util = 4012
gpu_tot_sim_cycle_parition_util    = 2775464
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 11731
partiton_replys_in_parallel_total    = 67246
L2_BW  =     277.1463 GB/Sec
L2_BW_total  =       1.6364 GB/Sec
gpu_total_sim_rate=17605

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 709131
	L1I_total_cache_misses = 4781
	L1I_total_cache_miss_rate = 0.0067
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 392448
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 390656
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 704350
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4781
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 392448
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 709131
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1296, 1010, 1009, 1025, 1009, 995, 994, 995, 995, 1010, 1010, 1010, 995, 1114, 1010, 1010, 786, 771, 771, 801, 771, 786, 801, 771, 786, 786, 786, 771, 1024, 771, 771, 771, 746, 761, 761, 746, 761, 761, 761, 746, 761, 969, 746, 932, 746, 746, 776, 746, 846, 675, 660, 660, 660, 675, 660, 660, 675, 660, 660, 675, 675, 660, 690, 660, 
gpgpu_n_tot_thrd_icount = 41197216
gpgpu_n_tot_w_icount = 1287413
gpgpu_n_stall_shd_mem = 7070
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 71893
gpgpu_n_mem_write_global = 6888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2098103
gpgpu_n_store_insn = 7050
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12558336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2070
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:177419	W0_Idle:107959977	W0_Scoreboard:44563608	W1:44259	W2:642	W3:0	W4:48	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1242464
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 575144 {8:71893,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 275520 {40:6888,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2876648 {40:71880,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55104 {8:6888,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 41 
maxdqlatency = 0 
maxmflatency = 238450 
averagemflatency = 3631 
max_icnt2mem_latency = 238209 
max_icnt2sh_latency = 4574427 
mrq_lat_table:5998 	128 	400 	999 	51 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62049 	4872 	0 	0 	1298 	2072 	2830 	3155 	2197 	143 	193 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	43771 	949 	320 	311 	21677 	49 	12 	0 	0 	1298 	2072 	2831 	3155 	2196 	143 	193 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	59605 	11012 	1293 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	326 	2658 	3861 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1525 	140 	9 	3 	29 	58 	86 	146 	172 	98 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    368371    333597    590485    368648    301688    383596    486199    320320    431490    582215    360378    505699    415292    453805    360664    559381 
dram[1]:    446927    430035    428620    252251    334958    616236    311831    455953    321363    527843   1189826    482254    650087    699751    504058    547099 
dram[2]:    223375    556338    335328    566499    368285    325123    374592    348351    364249    437189    308814    350513    520529    596701    630959    635922 
dram[3]:    326213    293449    347945    412371    426623    381201    439998    296608    389193    384094    567505    560988    449080    513165    619774    501889 
dram[4]:    520907    340385    381468    457774    286930    342550    281540    344175    434618    422243    244673    516467    404702    331954    645773    563345 
dram[5]:    474582    279278    338186    857660    389021    819291    640808    341723    703384    397755    241198    334503    627838    376981    390091    464224 
dram[6]:    337771    712147    335011    448962    414258    323613    573648    427986    358984    344596    277255    324196    364475    486390    704904    330662 
dram[7]:    613659    256097    194171    637270    265535    568223    481982    443920    350580    628287    268327    332418    519606    842678    714805    509835 
dram[8]:    496215    341790    383115    391300    387499    324220    307782    394532    507566    781695    561752    313449    311577    618054    329542    455370 
dram[9]:    813432    349311    654456    283071    265538    754825    400165    477595    621101    521895    316050    459401    509217    466391    616117    464020 
dram[10]:    572872    255160    397344    420613    281669    265614    573730    349821    434290    338676    313683    353597    423869    608759    293372    550166 
average row accesses per activate:
dram[0]:  2.687500  2.583333  2.916667  3.777778  2.733333  2.578947  2.937500  3.000000  4.250000  2.944444  3.812500  3.714286  4.363636  4.666667  4.272727  7.333333 
dram[1]:  3.076923  2.642857  3.363636  3.875000  3.181818  2.846154  3.333333  2.600000  3.923077  2.823529  4.700000  4.500000  5.500000  5.571429  5.300000  4.727273 
dram[2]:  2.450000  3.777778  2.437500  2.750000  3.166667  3.363636  3.166667  2.692308  2.750000  3.500000  3.222222  3.769231  6.666667  5.875000  7.400000  4.777778 
dram[3]:  2.941176  2.437500  3.090909  2.846154  2.500000  2.800000  2.916667  2.812500  3.125000  3.058824  5.111111  4.636364  5.222222  5.875000  5.714286  4.416667 
dram[4]:  2.687500  2.785714  3.083333  3.000000  2.727273  3.200000  2.562500  2.875000  3.571429  3.461539  3.600000  5.000000  4.000000  7.000000  5.222222  4.888889 
dram[5]:  2.866667  2.625000  2.315789  5.714286  2.785714  4.428571  3.250000  3.222222  3.916667  3.166667  3.050000  4.083333  6.142857  3.450000  4.454545  4.166667 
dram[6]:  2.588235  3.444444  2.846154  2.900000  2.714286  2.583333  2.636364  2.923077  3.277778  3.176471  4.272727  3.250000  3.928571  4.900000  4.900000  4.090909 
dram[7]:  3.545455  3.076923  3.714286  3.200000  2.500000  2.818182  2.785714  2.733333  3.500000  4.400000  4.214286  3.600000  3.923077  7.800000  4.250000  4.666667 
dram[8]:  3.857143  3.666667  3.900000  3.900000  2.916667  3.111111  3.000000  2.846154  5.111111  4.100000  3.642857  3.666667  4.333333  4.363636  5.200000  5.125000 
dram[9]:  3.222222  3.125000  2.714286  2.846154  2.157895  3.500000  2.615385  5.166667  3.538461  3.636364  3.714286  4.800000  5.875000  4.900000  4.636364  4.166667 
dram[10]:  4.125000  2.800000  2.529412  3.625000  2.928571  2.625000  2.611111  2.523809  3.375000  3.111111  4.600000  4.333333  5.000000  5.000000  4.250000  8.200000 
average row locality = 7596/2157 = 3.521558
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:        10         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1089
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      16152     37974     26518     29119     29256     29402     26019     32896     45787     48542     52358     61901     63496     63468     28517     22882
dram[1]:      25154     28017     14926     18148     27109     25217     32078     32491     43415     58229     71463     73861     56530     65203     20501     16515
dram[2]:      18347     27070     22557     15978     27133     34033     26637     29291     38543     39293     54922     71356     69844     67349     26866     27044
dram[3]:      13903     24927     19698     19606     26327     30790     18852     18729     49304     41950     64966     58723     59958     56476     27836     31529
dram[4]:      20348     24878     17729     21542     38893     39476     24800     13856     44871     45528     65608     62951     51019     56052     22185     28872
dram[5]:      13884     23860     24007     20311     29673     23260     27033     41849     54296     34546     56541     68319     62338     56402     25126     29936
dram[6]:      21766     12527     19174     26859     36800     34136     37349     31968     39808     37081     60077     69884     54022     58924     21186     26181
dram[7]:      11147     14171     20469     18779     25743     35279     21692     25393     44679     45291     55569     57104     46629     57262     27449     35776
dram[8]:      15567     23701     24637     16431     38315     43122     27320     36365     42265     51927     61536     51220     54064     47380     22156     32139
dram[9]:      11000     19931     26127     17402     32265     26218     23754     28613     43993     53170     60906     71101     54651     49610     21819     28527
dram[10]:      11664     13140     21556     25618     23223     26634     28750     25117     49735     36817     62720     64571     49336     54485     21661     22817
maximum mf latency per bank:
dram[0]:     162849    210823    213424    238231    218637    207832    208216    229057    201898    124508    184975    130067    226452    145707    229056     70512
dram[1]:     229055    199928     62082     39788    130066     52326    171745    223846     89756    174352    156117    218636     62574     62564    114617     52150
dram[2]:     130067    238081    182379    203006    236364    229057    154349    165377     80669    130066    186152    223844    132672    210836     72924    221238
dram[3]:     114617    219170    132563    213615    129420    195180     26356    145986    200275     94012    129655     85977    120754     62567    132671    229057
dram[4]:     189501    146917    137881    205607    199610    204835    185117    109453    226705     73104    238450    201037    211341     62532     81496    223860
dram[5]:     229069    236873    235486    207338    234572     28920     78219    234266    218638     36761    226325    229057    101485    175954    231663    171748
dram[6]:     231645     36721    139888    158723    206591    134693    137564    203007    156117    140488     54934    229057    229054    227866     33197    130067
dram[7]:      33403    169025     74427    130111    143090    130067    126328    156117     36751     78961    223847    218637    140487     62563    221241    231902
dram[8]:      80796    226465    233988     78491    163932    148302    205091    199283    174349    174352    204410    169139    171748     62532    148302    174352
dram[9]:      28717    124922    161323    135336    158723     38966     54279    208342     70531     91174    166536    234267    200064    114858    135278    190707
dram[10]:      36159    187892    156117    161324     44119    104255    230160    174352    197148     82215     57527    202533    234071    119453    156979     47657
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5161068 n_nop=5158165 n_act=207 n_pre=191 n_req=708 n_rd=2396 n_write=109 bw_util=0.0009707
n_activity=15030 dram_eff=0.3333
bk0: 136a 5160365i bk1: 112a 5160514i bk2: 116a 5160520i bk3: 116a 5160530i bk4: 132a 5160429i bk5: 144a 5160213i bk6: 156a 5160304i bk7: 108a 5160542i bk8: 172a 5160418i bk9: 172a 5160141i bk10: 200a 5160225i bk11: 188a 5160202i bk12: 168a 5160443i bk13: 156a 5160402i bk14: 168a 5160467i bk15: 152a 5160484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000533417
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5161068 n_nop=5158300 n_act=183 n_pre=167 n_req=675 n_rd=2324 n_write=94 bw_util=0.000937
n_activity=13914 dram_eff=0.3476
bk0: 136a 5160469i bk1: 124a 5160425i bk2: 116a 5160535i bk3: 112a 5160592i bk4: 116a 5160560i bk5: 132a 5160419i bk6: 124a 5160448i bk7: 128a 5160314i bk8: 168a 5160374i bk9: 180a 5160175i bk10: 176a 5160472i bk11: 172a 5160348i bk12: 152a 5160558i bk13: 148a 5160484i bk14: 172a 5160449i bk15: 168a 5160325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000439638
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5161068 n_nop=5158156 n_act=204 n_pre=188 n_req=699 n_rd=2428 n_write=92 bw_util=0.0009765
n_activity=15158 dram_eff=0.3325
bk0: 156a 5160229i bk1: 124a 5160552i bk2: 132a 5160375i bk3: 144a 5160285i bk4: 124a 5160508i bk5: 128a 5160473i bk6: 128a 5160492i bk7: 124a 5160453i bk8: 188a 5160195i bk9: 192a 5160135i bk10: 200a 5160207i bk11: 176a 5160245i bk12: 148a 5160613i bk13: 164a 5160379i bk14: 140a 5160682i bk15: 160a 5160449i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000392748
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5161068 n_nop=5158145 n_act=207 n_pre=191 n_req=713 n_rd=2416 n_write=109 bw_util=0.0009785
n_activity=15202 dram_eff=0.3322
bk0: 152a 5160316i bk1: 128a 5160344i bk2: 128a 5160557i bk3: 120a 5160451i bk4: 148a 5160325i bk5: 132a 5160338i bk6: 128a 5160520i bk7: 140a 5160276i bk8: 172a 5160297i bk9: 176a 5160137i bk10: 164a 5160493i bk11: 180a 5160283i bk12: 164a 5160492i bk13: 160a 5160350i bk14: 148a 5160628i bk15: 176a 5160294i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000432662
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5161068 n_nop=5158268 n_act=194 n_pre=178 n_req=682 n_rd=2328 n_write=100 bw_util=0.0009409
n_activity=14325 dram_eff=0.339
bk0: 128a 5160379i bk1: 136a 5160414i bk2: 132a 5160487i bk3: 104a 5160543i bk4: 104a 5160600i bk5: 120a 5160549i bk6: 132a 5160380i bk7: 140a 5160285i bk8: 168a 5160373i bk9: 164a 5160305i bk10: 184a 5160304i bk11: 180a 5160306i bk12: 172a 5160357i bk13: 148a 5160435i bk14: 160a 5160513i bk15: 156a 5160412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00047122
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5161068 n_nop=5158121 n_act=207 n_pre=191 n_req=719 n_rd=2440 n_write=109 bw_util=0.0009878
n_activity=15410 dram_eff=0.3308
bk0: 140a 5160393i bk1: 136a 5160318i bk2: 140a 5160293i bk3: 128a 5160547i bk4: 124a 5160450i bk5: 104a 5160628i bk6: 96a 5160689i bk7: 108a 5160592i bk8: 164a 5160445i bk9: 188a 5160118i bk10: 212a 5160148i bk11: 180a 5160270i bk12: 156a 5160569i bk13: 216a 5159930i bk14: 172a 5160442i bk15: 176a 5160270i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000480327
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5161068 n_nop=5158194 n_act=206 n_pre=190 n_req=687 n_rd=2388 n_write=90 bw_util=0.0009603
n_activity=15177 dram_eff=0.3265
bk0: 144a 5160352i bk1: 112a 5160579i bk2: 128a 5160482i bk3: 108a 5160548i bk4: 128a 5160467i bk5: 112a 5160508i bk6: 112a 5160599i bk7: 128a 5160416i bk8: 192a 5160209i bk9: 180a 5160148i bk10: 172a 5160458i bk11: 188a 5160186i bk12: 188a 5160299i bk13: 164a 5160298i bk14: 168a 5160476i bk15: 164a 5160359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000441382
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5161068 n_nop=5158288 n_act=189 n_pre=173 n_req=675 n_rd=2324 n_write=94 bw_util=0.000937
n_activity=14124 dram_eff=0.3424
bk0: 136a 5160510i bk1: 136a 5160409i bk2: 92a 5160724i bk3: 104a 5160552i bk4: 144a 5160326i bk5: 108a 5160522i bk6: 132a 5160451i bk7: 136a 5160326i bk8: 148a 5160474i bk9: 148a 5160380i bk10: 204a 5160305i bk11: 192a 5160174i bk12: 172a 5160366i bk13: 144a 5160493i bk14: 172a 5160408i bk15: 156a 5160390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000488659
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5161068 n_nop=5158357 n_act=171 n_pre=155 n_req=660 n_rd=2300 n_write=85 bw_util=0.0009242
n_activity=13557 dram_eff=0.3518
bk0: 100a 5160707i bk1: 124a 5160582i bk2: 128a 5160544i bk3: 140a 5160487i bk4: 116a 5160535i bk5: 96a 5160597i bk6: 124a 5160532i bk7: 124a 5160414i bk8: 164a 5160527i bk9: 152a 5160420i bk10: 188a 5160373i bk11: 188a 5160182i bk12: 172a 5160385i bk13: 164a 5160257i bk14: 172a 5160428i bk15: 148a 5160428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000456882
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5161068 n_nop=5158368 n_act=181 n_pre=165 n_req=653 n_rd=2268 n_write=86 bw_util=0.0009122
n_activity=13628 dram_eff=0.3455
bk0: 104a 5160617i bk1: 96a 5160645i bk2: 132a 5160456i bk3: 128a 5160420i bk4: 136a 5160321i bk5: 120a 5160522i bk6: 112a 5160502i bk7: 108a 5160620i bk8: 164a 5160417i bk9: 148a 5160384i bk10: 184a 5160348i bk11: 176a 5160339i bk12: 160a 5160517i bk13: 164a 5160326i bk14: 168a 5160438i bk15: 168a 5160294i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000470252
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5161068 n_nop=5158129 n_act=209 n_pre=193 n_req=725 n_rd=2416 n_write=121 bw_util=0.0009831
n_activity=15237 dram_eff=0.333
bk0: 116a 5160656i bk1: 132a 5160389i bk2: 148a 5160346i bk3: 104a 5160586i bk4: 128a 5160459i bk5: 132a 5160350i bk6: 140a 5160317i bk7: 160a 5160057i bk8: 188a 5160256i bk9: 192a 5160105i bk10: 164a 5160465i bk11: 176a 5160255i bk12: 164a 5160439i bk13: 156a 5160381i bk14: 172a 5160400i bk15: 144a 5160530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000558605

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3578, Miss = 312, Miss_rate = 0.087, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[1]: Access = 3559, Miss = 287, Miss_rate = 0.081, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[2]: Access = 3524, Miss = 290, Miss_rate = 0.082, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[3]: Access = 3548, Miss = 291, Miss_rate = 0.082, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[4]: Access = 3540, Miss = 304, Miss_rate = 0.086, Pending_hits = 559, Reservation_fails = 0
L2_cache_bank[5]: Access = 3566, Miss = 303, Miss_rate = 0.085, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[6]: Access = 3539, Miss = 301, Miss_rate = 0.085, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[7]: Access = 3590, Miss = 303, Miss_rate = 0.084, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[8]: Access = 3590, Miss = 295, Miss_rate = 0.082, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[9]: Access = 3498, Miss = 287, Miss_rate = 0.082, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[10]: Access = 3653, Miss = 301, Miss_rate = 0.082, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[11]: Access = 3573, Miss = 309, Miss_rate = 0.086, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[12]: Access = 3600, Miss = 308, Miss_rate = 0.086, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[13]: Access = 3538, Miss = 289, Miss_rate = 0.082, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[14]: Access = 3571, Miss = 300, Miss_rate = 0.084, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3518, Miss = 281, Miss_rate = 0.080, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 4586, Miss = 291, Miss_rate = 0.063, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[17]: Access = 3440, Miss = 284, Miss_rate = 0.083, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[18]: Access = 3466, Miss = 290, Miss_rate = 0.084, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[19]: Access = 3437, Miss = 277, Miss_rate = 0.081, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[20]: Access = 3560, Miss = 305, Miss_rate = 0.086, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[21]: Access = 3503, Miss = 299, Miss_rate = 0.085, Pending_hits = 557, Reservation_fails = 0
L2_total_cache_accesses = 78977
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0824
L2_total_cache_pending_hits = 12351
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54254
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12224
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5799
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 71893
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6888
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=151627
icnt_total_pkts_simt_to_mem=85865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.5309
	minimum = 6
	maximum = 282
Network latency average = 10.0721
	minimum = 6
	maximum = 211
Slowest packet = 137205
Flit latency average = 9.90816
	minimum = 6
	maximum = 211
Slowest flit = 206194
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0584941
	minimum = 0.0463725 (at node 17)
	maximum = 0.173273 (at node 44)
Accepted packet rate average = 0.0584941
	minimum = 0.0463725 (at node 17)
	maximum = 0.173273 (at node 44)
Injected flit rate average = 0.0877412
	minimum = 0.0608327 (at node 17)
	maximum = 0.219521 (at node 44)
Accepted flit rate average= 0.0877412
	minimum = 0.0727998 (at node 47)
	maximum = 0.300299 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.01911 (8 samples)
	minimum = 6 (8 samples)
	maximum = 78.5 (8 samples)
Network latency average = 8.68372 (8 samples)
	minimum = 6 (8 samples)
	maximum = 64.125 (8 samples)
Flit latency average = 8.63436 (8 samples)
	minimum = 6 (8 samples)
	maximum = 63.375 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0199945 (8 samples)
	minimum = 0.0165805 (8 samples)
	maximum = 0.0394205 (8 samples)
Accepted packet rate average = 0.0199945 (8 samples)
	minimum = 0.0165805 (8 samples)
	maximum = 0.0394205 (8 samples)
Injected flit rate average = 0.0299948 (8 samples)
	minimum = 0.0188102 (8 samples)
	maximum = 0.0590309 (8 samples)
Accepted flit rate average = 0.0299948 (8 samples)
	minimum = 0.0234719 (8 samples)
	maximum = 0.0626539 (8 samples)
Injected packet size average = 1.50015 (8 samples)
Accepted packet size average = 1.50015 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 35 min, 42 sec (2142 sec)
gpgpu_simulation_rate = 17605 (inst/sec)
gpgpu_simulation_rate = 2135 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 2494668
gpu_sim_insn = 5111858
gpu_ipc =       2.0491
gpu_tot_sim_cycle = 7296318
gpu_tot_sim_insn = 42821973
gpu_tot_ipc =       5.8690
gpu_tot_issued_cta = 4599
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1202
partiton_reqs_in_parallel = 54882696
partiton_reqs_in_parallel_total    = 61148472
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      15.9027
partiton_reqs_in_parallel_util = 54882696
partiton_reqs_in_parallel_util_total    = 61148472
gpu_sim_cycle_parition_util = 2494668
gpu_tot_sim_cycle_parition_util    = 2779476
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 48888
partiton_replys_in_parallel_total    = 78977
L2_BW  =       1.8575 GB/Sec
L2_BW_total  =       1.6611 GB/Sec
gpu_total_sim_rate=10303

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 874044
	L1I_total_cache_misses = 4781
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 449680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 447888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 869263
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4781
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 449680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 874044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1608, 1125, 1373, 1140, 1124, 1110, 1109, 1110, 1110, 1322, 1125, 1125, 1110, 1519, 1125, 1322, 1057, 886, 1198, 916, 886, 901, 916, 1057, 1046, 1518, 901, 886, 1139, 1031, 1135, 1057, 838, 1023, 1102, 838, 1050, 853, 853, 838, 853, 1061, 838, 1024, 983, 838, 1065, 838, 938, 767, 752, 752, 752, 938, 752, 752, 1057, 1012, 752, 767, 767, 845, 782, 752, 
gpgpu_n_tot_thrd_icount = 51067424
gpgpu_n_tot_w_icount = 1595857
gpgpu_n_stall_shd_mem = 7861
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109457
gpgpu_n_mem_write_global = 18212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2389360
gpgpu_n_store_insn = 18412
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14389760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2861
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 114
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:202586	W0_Idle:153671586	W0_Scoreboard:138031896	W1:184376	W2:5479	W3:0	W4:54	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1405948
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 875656 {8:109457,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 728480 {40:18212,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4400648 {40:109138,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 145696 {8:18212,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 41 
maxdqlatency = 0 
maxmflatency = 492161 
averagemflatency = 4033 
max_icnt2mem_latency = 491909 
max_icnt2sh_latency = 7296280 
mrq_lat_table:12939 	135 	407 	3788 	77 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	106099 	8649 	0 	0 	1306 	2088 	2862 	3217 	2310 	322 	433 	411 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	85676 	1023 	320 	311 	27524 	49 	12 	0 	0 	1306 	2088 	2863 	3217 	2309 	322 	433 	411 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	96977 	11203 	1294 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	326 	2658 	15185 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4859 	167 	12 	7 	33 	90 	150 	278 	369 	234 	153 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    368371    395084    590485    413002    341728    383596    486199    348063    431490    582215    360378    505699    550399    453805    421772    559381 
dram[1]:    446927    430035    479722    252251    343810    616236    385137    455953    325812    542696   1189826    482254    650087    699751    504058    547099 
dram[2]:    419842    556338    335328    566499    368285    370608    374592    348351    382860    437189    356638    350513    520529    596701    630959    635922 
dram[3]:    432851    293449    347945    458879    426623    398228    439998    366931    389193    427217    567505    560988    449080    513165    619774    501889 
dram[4]:    520907    604939    381468    457774    286930    342550    484528    408426    434618    422243    347335    516467    501805    348056    645773    563345 
dram[5]:    474582    279278    384850    857660    389021    819291    640808    341723    703384    397755    369528    334503    627838    435723    390091    464224 
dram[6]:    381203    712147    428947    559166    414258    518708    573648    427986    358984    344596    291931    324196    364475    486390    704904    330662 
dram[7]:    613659    389965    351552    637270    283441    602964    481982    443920    702507    628287    268327    332418    519606    842678    714805    509835 
dram[8]:    496215    537474    383115    391300    387499    324220    307782    394532    507566    781695    561752    380540    415503    618054    469959    455370 
dram[9]:    813432    349311    654456    355873    446489    754825    400165    477595    621101    521895    441913    459401    509217    466391    616117    486766 
dram[10]:    572872    602121    460613    420613    334636    276815    573730    349821    434290    338676    337697    382507    423869    608759    559706    550166 
average row accesses per activate:
dram[0]:  1.980392  2.175000  1.941176  2.733333  2.302325  1.980392  2.272727  2.090909  2.304348  2.090909  2.530612  2.565217  2.605263  2.585366  2.875000  2.882353 
dram[1]:  2.315789  1.956522  2.444444  2.071429  2.195122  2.097561  2.475000  2.133333  2.422222  2.208333  2.690476  2.967742  2.852941  2.742857  3.000000  3.096774 
dram[2]:  1.943396  2.484848  2.000000  1.860000  2.219512  2.200000  2.039216  1.914894  2.212766  2.413043  2.568182  2.333333  2.578947  2.611111  2.580645  2.794118 
dram[3]:  1.872727  2.000000  1.926829  2.000000  1.942308  2.212766  2.162791  2.230769  2.511628  2.084746  2.444444  2.439024  2.631579  2.604651  2.634146  2.694444 
dram[4]:  2.000000  2.470588  1.960000  2.023809  2.025641  2.000000  2.088889  2.166667  2.365854  2.155555  2.333333  2.522727  2.750000  3.031250  2.452381  2.787879 
dram[5]:  2.358974  2.217391  2.000000  3.178571  1.924528  2.395349  1.962264  2.075000  2.274510  2.214286  2.458333  2.525000  3.064516  2.675000  2.437500  2.717949 
dram[6]:  2.190476  2.093023  2.104167  2.081081  2.088889  2.019231  2.090909  2.111111  2.254902  2.283019  2.282609  2.115385  2.627907  2.848485  2.878049  2.722222 
dram[7]:  2.264706  2.204545  2.000000  2.166667  1.951613  2.342857  2.205128  2.130435  2.342105  2.441860  2.446809  2.413043  2.666667  3.125000  2.488372  2.410256 
dram[8]:  2.000000  2.238095  2.119048  2.484848  1.977273  1.960784  2.081633  1.938776  2.500000  2.188679  2.634146  2.769231  2.823529  2.631579  3.000000  2.942857 
dram[9]:  2.046512  2.111111  2.000000  2.133333  2.239130  2.232558  2.333333  2.606061  2.187500  2.272727  2.463415  2.916667  3.066667  2.710526  2.717949  2.763158 
dram[10]:  2.588235  2.090909  2.078947  2.000000  2.302325  2.122449  2.176471  2.081633  2.355556  2.203704  2.512195  2.545455  2.823529  2.848485  2.571429  2.852941 
average row locality = 17366/7460 = 2.327882
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        24        22        24        23        22        21        27        26        28        25        28        20        27        24        32        28 
dram[2]:        27        20        21        20        24        24        29        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        19        28        20        28        22        25        28        33        29 
dram[6]:        23        22        29        16        25        29        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        19        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        25        27        29        30 
dram[9]:        22        24        24        24        30        27        23        23        23        24        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        23        27 
total reads: 4455
bank skew: 34/15 = 2.27
chip skew: 435/371 = 1.17
average mf latency per bank:
dram[0]:      16694     17022     24339     22178     24289     19713     26958     21626     33414     31740     34599     36528     41620     35075     18840     31543
dram[1]:      17996     24794     20193     21908     36101     24311     17417     29415     25544     38928     37199     42459     42063     37696     15492     19573
dram[2]:      18027     12144     24940     26552     22476     38923     25959     29944     32084     33453     40114     45133     40065     56205     38680     26017
dram[3]:      20039     21577     29910     30111     20199     23471     20683     15248     33064     38368     35001     54920     45605     42299     19020     38108
dram[4]:      25253     23984     23431     24783     24853     26731     26941      7035     39478     36248     44322     49893     47586     34905     39386     28698
dram[5]:      18249     19496     27322     20070     33398      7530     22590     23864     40548     35495     36303     41161     42946     47326     26826     22474
dram[6]:      24599     20496     11420     29759     21835     25493     22810     20864     33430     26287     47230     47213     33825     36262     34562     16991
dram[7]:      18198     12605     25924     28488     35497     30564     18182     23850     27011     29630     46323     43600     31059     29163     28878     35462
dram[8]:      18599     24972     36646     21395     30305     24989     19087     29200     30201     35560     44750     28902     35158     40614     22920     22073
dram[9]:      13045     23902     29433     29709     19270     16356     11362     21310     30666     38151     47344     40252     40192     41343     32001     29671
dram[10]:       5697     21736     31666     27486     27537     25920     18829     24980     43650     35958     38032     38207     34819     33565     26853     24388
maximum mf latency per bank:
dram[0]:     268128    210823    374937    492150    356714    330364    382751    455691    395788    440054    361924    442665    359301    380147    229056    453087
dram[1]:     364516    437468    453081    343675    400999    382752    359304    455693    395778    398382    387974    343243    380146    479150    236677    421827
dram[2]:     440063    238081    434846    424432    325156    419221    419217    416616    374933    434851    458297    414004    437456    429652    492160    455689
dram[3]:     346282    286144    408810    364517    296375    364516    421810    244680    458291    398380    257491    442664    346263    492161    403114    364514
dram[4]:     286145    471321    421826    387957    330650    427050    463505    109453    434847    359304    356697    421825    484356    421840    458297    354086
dram[5]:     423793    442667    387952    384977    403576     28920    455703    348556    476532    395776    369728    424444    364214    424427    421826    468713
dram[6]:     372330    466109    213249    406207    346295    335859    361908    421821    455691    398378    455689    429653    427045    227866    489569    390569
dram[7]:     372346    354097    393183    398380    486966    356702    484345    361895    361911    442654    437448    427036    398382    262719    348886    393185
dram[8]:     249879    440061    387961    476530    393173    424417    338466    411420    267923    395777    397950    174346    270542    419221    421820    205459
dram[9]:     304357    442668    432247    489549    182161    458298    114733    351502    442668    442667    453087    273146    333000    400983    492159    385354
dram[10]:      78306    380146    390554    489550    382396    424440    314670    429642    458278    419222    348883    377148    398383    387955    393185    442665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9793300 n_nop=9786753 n_act=696 n_pre=680 n_req=1619 n_rd=4736 n_write=435 bw_util=0.001056
n_activity=42123 dram_eff=0.2455
bk0: 296a 9791333i bk1: 252a 9791653i bk2: 288a 9791352i bk3: 244a 9791878i bk4: 280a 9791556i bk5: 288a 9791316i bk6: 288a 9791477i bk7: 268a 9791522i bk8: 320a 9791439i bk9: 332a 9791033i bk10: 360a 9791187i bk11: 352a 9791156i bk12: 292a 9791629i bk13: 312a 9791377i bk14: 276a 9791843i bk15: 288a 9791629i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000778389
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9793300 n_nop=9787107 n_act=630 n_pre=614 n_req=1538 n_rd=4548 n_write=401 bw_util=0.001011
n_activity=38842 dram_eff=0.2548
bk0: 256a 9791734i bk1: 272a 9791500i bk2: 256a 9791773i bk3: 256a 9791608i bk4: 272a 9791642i bk5: 260a 9791596i bk6: 288a 9791553i bk7: 280a 9791395i bk8: 324a 9791393i bk9: 324a 9791225i bk10: 340a 9791443i bk11: 288a 9791716i bk12: 280a 9791784i bk13: 288a 9791631i bk14: 292a 9791700i bk15: 272a 9791750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000692412
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9793300 n_nop=9786893 n_act=682 n_pre=666 n_req=1543 n_rd=4688 n_write=371 bw_util=0.001033
n_activity=41291 dram_eff=0.245
bk0: 304a 9791285i bk1: 248a 9791866i bk2: 268a 9791589i bk3: 292a 9791343i bk4: 268a 9791633i bk5: 300a 9791418i bk6: 300a 9791297i bk7: 272a 9791444i bk8: 324a 9791395i bk9: 336a 9791215i bk10: 344a 9791392i bk11: 308a 9791417i bk12: 292a 9791643i bk13: 284a 9791582i bk14: 256a 9791962i bk15: 292a 9791695i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000656878
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9793300 n_nop=9786747 n_act=705 n_pre=689 n_req=1589 n_rd=4760 n_write=399 bw_util=0.001054
n_activity=42265 dram_eff=0.2441
bk0: 304a 9791242i bk1: 244a 9791680i bk2: 256a 9791740i bk3: 264a 9791635i bk4: 300a 9791339i bk5: 308a 9791334i bk6: 276a 9791582i bk7: 252a 9791648i bk8: 316a 9791450i bk9: 372a 9790825i bk10: 328a 9791381i bk11: 316a 9791408i bk12: 300a 9791631i bk13: 320a 9791251i bk14: 308a 9791537i bk15: 296a 9791613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00069231
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9793300 n_nop=9786967 n_act=673 n_pre=657 n_req=1538 n_rd=4620 n_write=383 bw_util=0.001022
n_activity=40602 dram_eff=0.2464
bk0: 288a 9791459i bk1: 256a 9791830i bk2: 300a 9791385i bk3: 272a 9791617i bk4: 236a 9791799i bk5: 292a 9791446i bk6: 272a 9791510i bk7: 288a 9791325i bk8: 292a 9791600i bk9: 300a 9791368i bk10: 368a 9791166i bk11: 340a 9791232i bk12: 260a 9791834i bk13: 280a 9791622i bk14: 304a 9791545i bk15: 272a 9791706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000693025
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9793300 n_nop=9786698 n_act=690 n_pre=674 n_req=1626 n_rd=4816 n_write=422 bw_util=0.00107
n_activity=42224 dram_eff=0.2481
bk0: 268a 9791671i bk1: 296a 9791363i bk2: 292a 9791416i bk3: 264a 9791917i bk4: 304a 9791314i bk5: 276a 9791466i bk6: 300a 9791261i bk7: 256a 9791649i bk8: 352a 9791195i bk9: 292a 9791480i bk10: 360a 9791265i bk11: 316a 9791432i bk12: 280a 9791812i bk13: 316a 9791352i bk14: 336a 9791279i bk15: 308a 9791429i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000747041
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9793300 n_nop=9786583 n_act=720 n_pre=704 n_req=1639 n_rd=4872 n_write=421 bw_util=0.001081
n_activity=43075 dram_eff=0.2458
bk0: 276a 9791592i bk1: 272a 9791595i bk2: 288a 9791410i bk3: 244a 9791735i bk4: 276a 9791543i bk5: 304a 9791217i bk6: 276a 9791567i bk7: 332a 9791079i bk8: 340a 9791215i bk9: 356a 9790983i bk10: 332a 9791392i bk11: 344a 9791109i bk12: 328a 9791368i bk13: 276a 9791607i bk14: 340a 9791438i bk15: 288a 9791594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000750309
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9793300 n_nop=9786923 n_act=669 n_pre=653 n_req=1557 n_rd=4664 n_write=391 bw_util=0.001032
n_activity=40626 dram_eff=0.2489
bk0: 232a 9791903i bk1: 284a 9791470i bk2: 244a 9791769i bk3: 268a 9791583i bk4: 352a 9790939i bk5: 252a 9791769i bk6: 264a 9791732i bk7: 284a 9791382i bk8: 276a 9791727i bk9: 316a 9791372i bk10: 356a 9791310i bk11: 340a 9791231i bk12: 300a 9791575i bk13: 288a 9791619i bk14: 312a 9791504i bk15: 296a 9791503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000733358
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9793300 n_nop=9786884 n_act=672 n_pre=656 n_req=1578 n_rd=4680 n_write=408 bw_util=0.001039
n_activity=40892 dram_eff=0.2489
bk0: 292a 9791447i bk1: 284a 9791552i bk2: 268a 9791634i bk3: 248a 9791836i bk4: 268a 9791626i bk5: 284a 9791294i bk6: 296a 9791398i bk7: 288a 9791341i bk8: 304a 9791588i bk9: 348a 9791046i bk10: 324a 9791484i bk11: 316a 9791414i bk12: 284a 9791753i bk13: 292a 9791462i bk14: 292a 9791721i bk15: 292a 9791561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000733563
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9793300 n_nop=9787003 n_act=652 n_pre=636 n_req=1559 n_rd=4600 n_write=409 bw_util=0.001023
n_activity=40168 dram_eff=0.2494
bk0: 264a 9791608i bk1: 284a 9791447i bk2: 280a 9791468i bk3: 288a 9791419i bk4: 292a 9791432i bk5: 276a 9791511i bk6: 244a 9791804i bk7: 252a 9791796i bk8: 328a 9791359i bk9: 304a 9791385i bk10: 312a 9791571i bk11: 312a 9791528i bk12: 272a 9791889i bk13: 296a 9791494i bk14: 300a 9791595i bk15: 296a 9791502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000753474
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9793300 n_nop=9786897 n_act=672 n_pre=656 n_req=1580 n_rd=4660 n_write=415 bw_util=0.001036
n_activity=40897 dram_eff=0.2482
bk0: 248a 9791858i bk1: 276a 9791556i bk2: 252a 9791813i bk3: 268a 9791548i bk4: 280a 9791582i bk5: 288a 9791337i bk6: 328a 9791279i bk7: 288a 9791239i bk8: 328a 9791402i bk9: 356a 9791011i bk10: 312a 9791516i bk11: 336a 9791240i bk12: 280a 9791729i bk13: 272a 9791662i bk14: 268a 9791801i bk15: 280a 9791668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000766749

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5846, Miss = 600, Miss_rate = 0.103, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[1]: Access = 5673, Miss = 584, Miss_rate = 0.103, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[2]: Access = 5765, Miss = 577, Miss_rate = 0.100, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[3]: Access = 5544, Miss = 560, Miss_rate = 0.101, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[4]: Access = 5883, Miss = 589, Miss_rate = 0.100, Pending_hits = 559, Reservation_fails = 0
L2_cache_bank[5]: Access = 5849, Miss = 583, Miss_rate = 0.100, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[6]: Access = 5696, Miss = 597, Miss_rate = 0.105, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[7]: Access = 5939, Miss = 593, Miss_rate = 0.100, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[8]: Access = 5845, Miss = 580, Miss_rate = 0.099, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[9]: Access = 5747, Miss = 575, Miss_rate = 0.100, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[10]: Access = 5990, Miss = 623, Miss_rate = 0.104, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[11]: Access = 5749, Miss = 581, Miss_rate = 0.101, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[12]: Access = 5978, Miss = 614, Miss_rate = 0.103, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[13]: Access = 5799, Miss = 604, Miss_rate = 0.104, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[14]: Access = 5720, Miss = 584, Miss_rate = 0.102, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 5671, Miss = 582, Miss_rate = 0.103, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 6874, Miss = 582, Miss_rate = 0.085, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[17]: Access = 5655, Miss = 588, Miss_rate = 0.104, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[18]: Access = 5582, Miss = 573, Miss_rate = 0.103, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[19]: Access = 5517, Miss = 577, Miss_rate = 0.105, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[20]: Access = 5761, Miss = 574, Miss_rate = 0.100, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[21]: Access = 5782, Miss = 591, Miss_rate = 0.102, Pending_hits = 558, Reservation_fails = 0
L2_total_cache_accesses = 127865
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.1010
L2_total_cache_pending_hits = 12353
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88778
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12225
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13757
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109457
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18212
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=238749
icnt_total_pkts_simt_to_mem=146077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.83795
	minimum = 6
	maximum = 30
Network latency average = 6.83702
	minimum = 6
	maximum = 28
Slowest packet = 159053
Flit latency average = 6.32911
	minimum = 6
	maximum = 27
Slowest flit = 238911
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00039194
	minimum = 0.00023911 (at node 9)
	maximum = 0.000476617 (at node 40)
Accepted packet rate average = 0.00039194
	minimum = 0.00023911 (at node 9)
	maximum = 0.000476617 (at node 40)
Injected flit rate average = 0.000590596
	minimum = 0.000289618 (at node 9)
	maximum = 0.000860035 (at node 35)
Accepted flit rate average= 0.000590596
	minimum = 0.000434928 (at node 9)
	maximum = 0.000847408 (at node 15)
Injected packet length average = 1.50685
Accepted packet length average = 1.50685
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.77676 (9 samples)
	minimum = 6 (9 samples)
	maximum = 73.1111 (9 samples)
Network latency average = 8.47853 (9 samples)
	minimum = 6 (9 samples)
	maximum = 60.1111 (9 samples)
Flit latency average = 8.37822 (9 samples)
	minimum = 6 (9 samples)
	maximum = 59.3333 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0178164 (9 samples)
	minimum = 0.0147647 (9 samples)
	maximum = 0.0350934 (9 samples)
Accepted packet rate average = 0.0178164 (9 samples)
	minimum = 0.0147647 (9 samples)
	maximum = 0.0350934 (9 samples)
Injected flit rate average = 0.0267276 (9 samples)
	minimum = 0.0167523 (9 samples)
	maximum = 0.0525675 (9 samples)
Accepted flit rate average = 0.0267276 (9 samples)
	minimum = 0.0209122 (9 samples)
	maximum = 0.0557865 (9 samples)
Injected packet size average = 1.50017 (9 samples)
Accepted packet size average = 1.50017 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 9 min, 16 sec (4156 sec)
gpgpu_simulation_rate = 10303 (inst/sec)
gpgpu_simulation_rate = 1755 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 7753
gpu_sim_insn = 4498644
gpu_ipc =     580.2456
gpu_tot_sim_cycle = 7526221
gpu_tot_sim_insn = 47320617
gpu_tot_ipc =       6.2874
gpu_tot_issued_cta = 5110
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1202
partiton_reqs_in_parallel = 170566
partiton_reqs_in_parallel_total    = 116031168
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      15.4396
partiton_reqs_in_parallel_util = 170566
partiton_reqs_in_parallel_util_total    = 116031168
gpu_sim_cycle_parition_util = 7753
gpu_tot_sim_cycle_parition_util    = 5274144
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 23703
partiton_replys_in_parallel_total    = 127865
L2_BW  =     289.7801 GB/Sec
L2_BW_total  =       1.9088 GB/Sec
gpu_total_sim_rate=11309

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 975204
	L1I_total_cache_misses = 4781
	L1I_total_cache_miss_rate = 0.0049
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 490560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 488768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 970423
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4781
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 490560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 975204
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1713, 1260, 1523, 1305, 1244, 1275, 1274, 1245, 1275, 1472, 1275, 1260, 1230, 1669, 1260, 1457, 1186, 1000, 1297, 1060, 985, 1000, 1030, 1186, 1130, 1632, 1015, 985, 1238, 1160, 1264, 1171, 937, 1137, 1186, 952, 1179, 982, 967, 952, 952, 1190, 952, 1123, 1112, 967, 1179, 952, 1037, 911, 881, 851, 866, 1067, 851, 881, 1156, 1141, 866, 881, 896, 959, 896, 851, 
gpgpu_n_tot_thrd_icount = 57142656
gpgpu_n_tot_w_icount = 1785708
gpgpu_n_stall_shd_mem = 125884
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 117628
gpgpu_n_mem_write_global = 33744
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2650804
gpgpu_n_store_insn = 39148
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15697920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 119450
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1548
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:390605	W0_Idle:153707256	W0_Scoreboard:138078433	W1:215187	W2:15236	W3:1881	W4:324	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1553080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 941024 {8:117628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1349760 {40:33744,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4727488 {40:117309,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 269952 {8:33744,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 41 
maxdqlatency = 0 
maxmflatency = 492161 
averagemflatency = 3438 
max_icnt2mem_latency = 491909 
max_icnt2sh_latency = 7526220 
mrq_lat_table:12939 	135 	407 	3788 	77 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	127810 	10322 	213 	106 	1306 	2088 	2862 	3217 	2310 	322 	433 	411 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	89766 	1910 	1907 	5576 	37341 	1703 	169 	186 	60 	1306 	2088 	2863 	3217 	2309 	322 	433 	411 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	104124 	12218 	1303 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	326 	2658 	30717 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4874 	168 	12 	7 	33 	90 	150 	278 	369 	234 	153 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    368371    395084    590485    413002    341728    383596    486199    348063    431490    582215    360378    505699    550399    453805    421772    559381 
dram[1]:    446927    430035    479722    252251    343810    616236    385137    455953    325812    542696   1189826    482254    650087    699751    504058    547099 
dram[2]:    419842    556338    335328    566499    368285    370608    374592    348351    382860    437189    356638    350513    520529    596701    630959    635922 
dram[3]:    432851    293449    347945    458879    426623    398228    439998    366931    389193    427217    567505    560988    449080    513165    619774    501889 
dram[4]:    520907    604939    381468    457774    286930    342550    484528    408426    434618    422243    347335    516467    501805    348056    645773    563345 
dram[5]:    474582    279278    384850    857660    389021    819291    640808    341723    703384    397755    369528    334503    627838    435723    390091    464224 
dram[6]:    381203    712147    428947    559166    414258    518708    573648    427986    358984    344596    291931    324196    364475    486390    704904    330662 
dram[7]:    613659    389965    351552    637270    283441    602964    481982    443920    702507    628287    268327    332418    519606    842678    714805    509835 
dram[8]:    496215    537474    383115    391300    387499    324220    307782    394532    507566    781695    561752    380540    415503    618054    469959    455370 
dram[9]:    813432    349311    654456    355873    446489    754825    400165    477595    621101    521895    441913    459401    509217    466391    616117    486766 
dram[10]:    572872    602121    460613    420613    334636    276815    573730    349821    434290    338676    337697    382507    423869    608759    559706    550166 
average row accesses per activate:
dram[0]:  1.980392  2.175000  1.941176  2.733333  2.302325  1.980392  2.272727  2.090909  2.304348  2.090909  2.530612  2.565217  2.605263  2.585366  2.875000  2.882353 
dram[1]:  2.315789  1.956522  2.444444  2.071429  2.195122  2.097561  2.475000  2.133333  2.422222  2.208333  2.690476  2.967742  2.852941  2.742857  3.000000  3.096774 
dram[2]:  1.943396  2.484848  2.000000  1.860000  2.219512  2.200000  2.039216  1.914894  2.212766  2.413043  2.568182  2.333333  2.578947  2.611111  2.580645  2.794118 
dram[3]:  1.872727  2.000000  1.926829  2.000000  1.942308  2.212766  2.162791  2.230769  2.511628  2.084746  2.444444  2.439024  2.631579  2.604651  2.634146  2.694444 
dram[4]:  2.000000  2.470588  1.960000  2.023809  2.025641  2.000000  2.088889  2.166667  2.365854  2.155555  2.333333  2.522727  2.750000  3.031250  2.452381  2.787879 
dram[5]:  2.358974  2.217391  2.000000  3.178571  1.924528  2.395349  1.962264  2.075000  2.274510  2.214286  2.458333  2.525000  3.064516  2.675000  2.437500  2.717949 
dram[6]:  2.190476  2.093023  2.104167  2.081081  2.088889  2.019231  2.090909  2.111111  2.254902  2.283019  2.282609  2.115385  2.627907  2.848485  2.878049  2.722222 
dram[7]:  2.264706  2.204545  2.000000  2.166667  1.951613  2.342857  2.205128  2.130435  2.342105  2.441860  2.446809  2.413043  2.666667  3.125000  2.488372  2.410256 
dram[8]:  2.000000  2.238095  2.119048  2.484848  1.977273  1.960784  2.081633  1.938776  2.500000  2.188679  2.634146  2.769231  2.823529  2.631579  3.000000  2.942857 
dram[9]:  2.046512  2.111111  2.000000  2.133333  2.239130  2.232558  2.333333  2.606061  2.187500  2.272727  2.463415  2.916667  3.066667  2.710526  2.717949  2.763158 
dram[10]:  2.588235  2.090909  2.078947  2.000000  2.302325  2.122449  2.176471  2.081633  2.355556  2.203704  2.512195  2.545455  2.823529  2.848485  2.571429  2.852941 
average row locality = 17366/7460 = 2.327882
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        24        22        24        23        22        21        27        26        28        25        28        20        27        24        32        28 
dram[2]:        27        20        21        20        24        24        29        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        19        28        20        28        22        25        28        33        29 
dram[6]:        23        22        29        16        25        29        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        19        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        25        27        29        30 
dram[9]:        22        24        24        24        30        27        23        23        23        24        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        23        27 
total reads: 4455
bank skew: 34/15 = 2.27
chip skew: 435/371 = 1.17
average mf latency per bank:
dram[0]:      16829     17209     24466     22365     24482     19919     27180     21859     33679     31976     34860     36798     41856     35282     19073     31785
dram[1]:      18138     24941     20342     22067     36300     24502     17647     29637     25792     39228     37481     42848     42296     37938     15705     19793
dram[2]:      18140     12266     25054     26675     22675     39130     26166     30195     32372     33710     40380     45431     40290     56439     38972     26255
dram[3]:      20145     21721     30069     30288     20369     23642     20931     15480     33334     38654     35255     55243     45836     42506     19217     38355
dram[4]:      25382     24100     23569     24963     25103     26940     27153      7251     39798     36571     44607     50200     47846     35123     39596     28934
dram[5]:      18379     19625     27458     20240     33598      7710     22792     24130     40779     35819     36557     41496     43214     47520     26986     22685
dram[6]:      24730     20638     11527     29904     22032     25668     23057     21072     33723     26550     47495     47464     34030     36500     34745     17236
dram[7]:      18351     12739     26081     28613     35656     30791     18438     24071     27393     29940     46593     43883     31298     29400     29115     35717
dram[8]:      18755     25092     36812     21572     30536     25191     19326     29455     30548     35849     45145     29233     44081     40901     23190     22296
dram[9]:      13163     24062     29578     29827     19458     16564     11657     21602     30970     38476     47689     40557     40461     41582     32215     29891
dram[10]:       5875     21915     31863     27683     27743     26123     19025     25194     43925     36242     38330     38485     35040     33819     27122     24620
maximum mf latency per bank:
dram[0]:     268128    210823    374937    492150    356714    330364    382751    455691    395788    440054    361924    442665    359301    380147    229056    453087
dram[1]:     364516    437468    453081    343675    400999    382752    359304    455693    395778    398382    387974    343243    380146    479150    236677    421827
dram[2]:     440063    238081    434846    424432    325156    419221    419217    416616    374933    434851    458297    414004    437456    429652    492160    455689
dram[3]:     346282    286144    408810    364517    296375    364516    421810    244680    458291    398380    257491    442664    346263    492161    403114    364514
dram[4]:     286145    471321    421826    387957    330650    427050    463505    109453    434847    359304    356697    421825    484356    421840    458297    354086
dram[5]:     423793    442667    387952    384977    403576     28920    455703    348556    476532    395776    369728    424444    364214    424427    421826    468713
dram[6]:     372330    466109    213249    406207    346295    335859    361908    421821    455691    398378    455689    429653    427045    227866    489569    390569
dram[7]:     372346    354097    393183    398380    486966    356702    484345    361895    361911    442654    437448    427036    398382    262719    348886    393185
dram[8]:     249879    440061    387961    476530    393173    424417    338466    411420    267923    395777    397950    174346    270542    419221    421820    205459
dram[9]:     304357    442668    432247    489549    182161    458298    114733    351502    442668    442667    453087    273146    333000    400983    492159    385354
dram[10]:      78306    380146    390554    489550    382396    424440    314670    429642    458278    419222    348883    377148    398383    387955    393185    442665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9807695 n_nop=9801148 n_act=696 n_pre=680 n_req=1619 n_rd=4736 n_write=435 bw_util=0.001054
n_activity=42123 dram_eff=0.2455
bk0: 296a 9805728i bk1: 252a 9806048i bk2: 288a 9805747i bk3: 244a 9806273i bk4: 280a 9805951i bk5: 288a 9805711i bk6: 288a 9805872i bk7: 268a 9805917i bk8: 320a 9805834i bk9: 332a 9805428i bk10: 360a 9805582i bk11: 352a 9805551i bk12: 292a 9806024i bk13: 312a 9805772i bk14: 276a 9806238i bk15: 288a 9806024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000777247
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9807695 n_nop=9801502 n_act=630 n_pre=614 n_req=1538 n_rd=4548 n_write=401 bw_util=0.001009
n_activity=38842 dram_eff=0.2548
bk0: 256a 9806129i bk1: 272a 9805895i bk2: 256a 9806168i bk3: 256a 9806003i bk4: 272a 9806037i bk5: 260a 9805991i bk6: 288a 9805948i bk7: 280a 9805790i bk8: 324a 9805788i bk9: 324a 9805620i bk10: 340a 9805838i bk11: 288a 9806111i bk12: 280a 9806179i bk13: 288a 9806026i bk14: 292a 9806095i bk15: 272a 9806145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000691396
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9807695 n_nop=9801288 n_act=682 n_pre=666 n_req=1543 n_rd=4688 n_write=371 bw_util=0.001032
n_activity=41291 dram_eff=0.245
bk0: 304a 9805680i bk1: 248a 9806261i bk2: 268a 9805984i bk3: 292a 9805738i bk4: 268a 9806028i bk5: 300a 9805813i bk6: 300a 9805692i bk7: 272a 9805839i bk8: 324a 9805790i bk9: 336a 9805610i bk10: 344a 9805787i bk11: 308a 9805812i bk12: 292a 9806038i bk13: 284a 9805977i bk14: 256a 9806357i bk15: 292a 9806090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000655914
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9807695 n_nop=9801142 n_act=705 n_pre=689 n_req=1589 n_rd=4760 n_write=399 bw_util=0.001052
n_activity=42265 dram_eff=0.2441
bk0: 304a 9805637i bk1: 244a 9806075i bk2: 256a 9806135i bk3: 264a 9806030i bk4: 300a 9805734i bk5: 308a 9805729i bk6: 276a 9805977i bk7: 252a 9806043i bk8: 316a 9805845i bk9: 372a 9805220i bk10: 328a 9805776i bk11: 316a 9805803i bk12: 300a 9806026i bk13: 320a 9805646i bk14: 308a 9805932i bk15: 296a 9806008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000691294
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9807695 n_nop=9801362 n_act=673 n_pre=657 n_req=1538 n_rd=4620 n_write=383 bw_util=0.00102
n_activity=40602 dram_eff=0.2464
bk0: 288a 9805854i bk1: 256a 9806225i bk2: 300a 9805780i bk3: 272a 9806012i bk4: 236a 9806194i bk5: 292a 9805841i bk6: 272a 9805905i bk7: 288a 9805720i bk8: 292a 9805995i bk9: 300a 9805763i bk10: 368a 9805561i bk11: 340a 9805627i bk12: 260a 9806229i bk13: 280a 9806017i bk14: 304a 9805940i bk15: 272a 9806101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000692008
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9807695 n_nop=9801093 n_act=690 n_pre=674 n_req=1626 n_rd=4816 n_write=422 bw_util=0.001068
n_activity=42224 dram_eff=0.2481
bk0: 268a 9806066i bk1: 296a 9805758i bk2: 292a 9805811i bk3: 264a 9806312i bk4: 304a 9805709i bk5: 276a 9805861i bk6: 300a 9805656i bk7: 256a 9806044i bk8: 352a 9805590i bk9: 292a 9805875i bk10: 360a 9805660i bk11: 316a 9805827i bk12: 280a 9806207i bk13: 316a 9805747i bk14: 336a 9805674i bk15: 308a 9805824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000745945
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9807695 n_nop=9800978 n_act=720 n_pre=704 n_req=1639 n_rd=4872 n_write=421 bw_util=0.001079
n_activity=43075 dram_eff=0.2458
bk0: 276a 9805987i bk1: 272a 9805990i bk2: 288a 9805805i bk3: 244a 9806130i bk4: 276a 9805938i bk5: 304a 9805612i bk6: 276a 9805962i bk7: 332a 9805474i bk8: 340a 9805610i bk9: 356a 9805378i bk10: 332a 9805787i bk11: 344a 9805504i bk12: 328a 9805763i bk13: 276a 9806002i bk14: 340a 9805833i bk15: 288a 9805989i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000749208
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9807695 n_nop=9801318 n_act=669 n_pre=653 n_req=1557 n_rd=4664 n_write=391 bw_util=0.001031
n_activity=40626 dram_eff=0.2489
bk0: 232a 9806298i bk1: 284a 9805865i bk2: 244a 9806164i bk3: 268a 9805978i bk4: 352a 9805334i bk5: 252a 9806164i bk6: 264a 9806127i bk7: 284a 9805777i bk8: 276a 9806122i bk9: 316a 9805767i bk10: 356a 9805705i bk11: 340a 9805626i bk12: 300a 9805970i bk13: 288a 9806014i bk14: 312a 9805899i bk15: 296a 9805898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000732282
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9807695 n_nop=9801279 n_act=672 n_pre=656 n_req=1578 n_rd=4680 n_write=408 bw_util=0.001038
n_activity=40892 dram_eff=0.2489
bk0: 292a 9805842i bk1: 284a 9805947i bk2: 268a 9806029i bk3: 248a 9806231i bk4: 268a 9806021i bk5: 284a 9805689i bk6: 296a 9805793i bk7: 288a 9805736i bk8: 304a 9805983i bk9: 348a 9805441i bk10: 324a 9805879i bk11: 316a 9805809i bk12: 284a 9806148i bk13: 292a 9805857i bk14: 292a 9806116i bk15: 292a 9805956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000732486
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9807695 n_nop=9801398 n_act=652 n_pre=636 n_req=1559 n_rd=4600 n_write=409 bw_util=0.001021
n_activity=40168 dram_eff=0.2494
bk0: 264a 9806003i bk1: 284a 9805842i bk2: 280a 9805863i bk3: 288a 9805814i bk4: 292a 9805827i bk5: 276a 9805906i bk6: 244a 9806199i bk7: 252a 9806191i bk8: 328a 9805754i bk9: 304a 9805780i bk10: 312a 9805966i bk11: 312a 9805923i bk12: 272a 9806284i bk13: 296a 9805889i bk14: 300a 9805990i bk15: 296a 9805897i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000752368
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9807695 n_nop=9801292 n_act=672 n_pre=656 n_req=1580 n_rd=4660 n_write=415 bw_util=0.001035
n_activity=40897 dram_eff=0.2482
bk0: 248a 9806253i bk1: 276a 9805951i bk2: 252a 9806208i bk3: 268a 9805943i bk4: 280a 9805977i bk5: 288a 9805732i bk6: 328a 9805674i bk7: 288a 9805634i bk8: 328a 9805797i bk9: 356a 9805406i bk10: 312a 9805911i bk11: 336a 9805635i bk12: 280a 9806124i bk13: 272a 9806057i bk14: 268a 9806196i bk15: 280a 9806063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000765623

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6746, Miss = 600, Miss_rate = 0.089, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[1]: Access = 6582, Miss = 584, Miss_rate = 0.089, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[2]: Access = 6669, Miss = 577, Miss_rate = 0.087, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[3]: Access = 6461, Miss = 560, Miss_rate = 0.087, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[4]: Access = 6773, Miss = 589, Miss_rate = 0.087, Pending_hits = 559, Reservation_fails = 0
L2_cache_bank[5]: Access = 6745, Miss = 583, Miss_rate = 0.086, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[6]: Access = 6578, Miss = 597, Miss_rate = 0.091, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[7]: Access = 6858, Miss = 593, Miss_rate = 0.086, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[8]: Access = 6733, Miss = 580, Miss_rate = 0.086, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[9]: Access = 6644, Miss = 575, Miss_rate = 0.087, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[10]: Access = 6886, Miss = 623, Miss_rate = 0.090, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[11]: Access = 6654, Miss = 581, Miss_rate = 0.087, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[12]: Access = 6861, Miss = 614, Miss_rate = 0.089, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[13]: Access = 6689, Miss = 604, Miss_rate = 0.090, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[14]: Access = 6618, Miss = 584, Miss_rate = 0.088, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 6563, Miss = 582, Miss_rate = 0.089, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 11663, Miss = 582, Miss_rate = 0.050, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[17]: Access = 6549, Miss = 588, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[18]: Access = 6485, Miss = 573, Miss_rate = 0.088, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[19]: Access = 6429, Miss = 577, Miss_rate = 0.090, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[20]: Access = 6664, Miss = 574, Miss_rate = 0.086, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[21]: Access = 6718, Miss = 591, Miss_rate = 0.088, Pending_hits = 558, Reservation_fails = 0
L2_total_cache_accesses = 151568
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.0852
L2_total_cache_pending_hits = 12353
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 96949
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12225
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29289
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 117628
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33744
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=270623
icnt_total_pkts_simt_to_mem=185312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.6747
	minimum = 6
	maximum = 587
Network latency average = 36.2749
	minimum = 6
	maximum = 383
Slowest packet = 258486
Flit latency average = 41.0731
	minimum = 6
	maximum = 383
Slowest flit = 429292
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0611493
	minimum = 0.0443728 (at node 17)
	maximum = 0.308868 (at node 44)
Accepted packet rate average = 0.0611493
	minimum = 0.0443728 (at node 17)
	maximum = 0.308868 (at node 44)
Injected flit rate average = 0.091724
	minimum = 0.0742986 (at node 17)
	maximum = 0.332796 (at node 44)
Accepted flit rate average= 0.091724
	minimum = 0.0588197 (at node 17)
	maximum = 0.593808 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.3665 (10 samples)
	minimum = 6 (10 samples)
	maximum = 124.5 (10 samples)
Network latency average = 11.2582 (10 samples)
	minimum = 6 (10 samples)
	maximum = 92.4 (10 samples)
Flit latency average = 11.6477 (10 samples)
	minimum = 6 (10 samples)
	maximum = 91.7 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0221497 (10 samples)
	minimum = 0.0177256 (10 samples)
	maximum = 0.0624709 (10 samples)
Accepted packet rate average = 0.0221497 (10 samples)
	minimum = 0.0177256 (10 samples)
	maximum = 0.0624709 (10 samples)
Injected flit rate average = 0.0332273 (10 samples)
	minimum = 0.022507 (10 samples)
	maximum = 0.0805903 (10 samples)
Accepted flit rate average = 0.0332273 (10 samples)
	minimum = 0.0247029 (10 samples)
	maximum = 0.109589 (10 samples)
Injected packet size average = 1.50012 (10 samples)
Accepted packet size average = 1.50012 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 9 min, 44 sec (4184 sec)
gpgpu_simulation_rate = 11309 (inst/sec)
gpgpu_simulation_rate = 1798 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 1241272
gpu_sim_insn = 5750033
gpu_ipc =       4.6324
gpu_tot_sim_cycle = 8994715
gpu_tot_sim_insn = 53070650
gpu_tot_ipc =       5.9002
gpu_tot_issued_cta = 5621
max_total_param_size = 0
gpu_stall_dramfull = 84
gpu_stall_icnt2sh    = 5996
partiton_reqs_in_parallel = 27307900
partiton_reqs_in_parallel_total    = 116201734
partiton_level_parallism =      21.9999
partiton_level_parallism_total  =      15.9549
partiton_reqs_in_parallel_util = 27307900
partiton_reqs_in_parallel_util_total    = 116201734
gpu_sim_cycle_parition_util = 1241272
gpu_tot_sim_cycle_parition_util    = 5281897
partiton_level_parallism_util =      21.9999
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 218704
partiton_replys_in_parallel_total    = 151568
L2_BW  =      16.7003 GB/Sec
L2_BW_total  =       3.9018 GB/Sec
gpu_total_sim_rate=10030

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1401869
	L1I_total_cache_misses = 4781
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 547792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 546000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1397088
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4781
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 547792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1401869
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2340, 1689, 2031, 1996, 1779, 1794, 1835, 1898, 1929, 2276, 1758, 1731, 1988, 2321, 2126, 1966, 1773, 1561, 1883, 2335, 1587, 1854, 1643, 1666, 1602, 2074, 1795, 1571, 1747, 1678, 1864, 1794, 1682, 1229, 1538, 1947, 1271, 1467, 1348, 1265, 1252, 2041, 1345, 1686, 1453, 1518, 1505, 1436, 1363, 1095, 1144, 1443, 1210, 1393, 1114, 1170, 2084, 1824, 1738, 1170, 988, 1473, 1170, 943, 
gpgpu_n_tot_thrd_icount = 83218880
gpgpu_n_tot_w_icount = 2600590
gpgpu_n_stall_shd_mem = 156329
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 275821
gpgpu_n_mem_write_global = 94255
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3075588
gpgpu_n_store_insn = 100960
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17529344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 149875
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1568
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:422319	W0_Idle:174684789	W0_Scoreboard:185540389	W1:720464	W2:137593	W3:23073	W4:2896	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1716564
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2206568 {8:275821,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3770200 {40:94255,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11798888 {40:265690,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 754040 {8:94255,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 335 
maxdqlatency = 0 
maxmflatency = 492161 
averagemflatency = 1976 
max_icnt2mem_latency = 491909 
max_icnt2sh_latency = 8994677 
mrq_lat_table:26295 	375 	794 	7177 	1321 	521 	207 	57 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	336091 	19146 	234 	106 	1347 	2177 	2969 	3325 	2533 	705 	996 	475 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	284293 	14280 	3607 	5650 	45772 	1726 	169 	186 	60 	1347 	2177 	2970 	3325 	2532 	705 	996 	475 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	241632 	30308 	3862 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	326 	2658 	68673 	22555 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6898 	170 	19 	21 	66 	163 	256 	388 	433 	251 	159 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    368371    395084    590485    413002    341728    383596    486199    348063    431490    582215    360378    505699    550399    453805    421772    559381 
dram[1]:    446927    430035    479722    252251    343810    616236    385137    455953    325812    542696   1189826    482254    650087    699751    504058    547099 
dram[2]:    419842    556338    335328    566499    368285    370608    374592    348351    382860    437189    356638    350513    520529    596701    630959    635922 
dram[3]:    432851    293449    347945    458879    426623    398228    439998    366931    389193    427217    567505    560988    449080    513165    619774    501889 
dram[4]:    520907    604939    381468    457774    286930    342550    484528    408426    434618    422243    347335    516467    501805    348056    645773    563345 
dram[5]:    474582    279278    384850    857660    389021    819291    640808    341723    703384    397755    369528    334503    627838    435723    390091    464224 
dram[6]:    381203    712147    428947    559166    414258    518708    573648    427986    358984    344596    294458    324196    364475    486390    704904    330662 
dram[7]:    613659    389965    351552    637270    283441    602964    481982    443920    702507    628287    268327    332418    519606    842678    714805    509835 
dram[8]:    496215    537474    383115    391300    387499    324220    307782    394532    507566    781695    561752    380540    415503    618054    469959    455370 
dram[9]:    813432    349311    654456    355873    446489    754825    400165    477595    621101    521895    441913    459401    509217    466391    616117    486766 
dram[10]:    572872    602121    460613    420613    334636    276815    573730    349821    434290    338676    337697    382507    423869    608759    559706    550166 
average row accesses per activate:
dram[0]:  1.864078  2.019802  1.816514  2.397590  2.258427  2.000000  2.103093  2.142857  2.112245  1.990826  2.087379  2.017391  2.231579  2.138614  2.258427  2.469880 
dram[1]:  1.925234  2.055556  2.010753  1.911765  2.487500  2.163265  2.181818  2.134021  2.085714  2.064220  2.158416  2.482759  2.265060  2.260870  2.518072  2.241758 
dram[2]:  1.945946  2.277778  2.000000  1.937500  2.217391  2.138614  1.990741  2.070707  2.000000  2.060345  2.132653  2.152381  2.238636  2.158416  2.263736  2.380952 
dram[3]:  1.826772  2.078652  1.945946  1.887851  2.037383  2.146067  2.120000  1.970297  2.166667  2.009091  2.168224  2.163461  2.369048  2.357143  2.430380  2.536585 
dram[4]:  1.932039  2.192308  1.969072  2.063830  2.075269  1.971963  2.000000  2.096774  1.969697  2.159575  2.000000  2.221053  2.260417  2.244444  2.252632  2.357895 
dram[5]:  2.202247  2.163043  2.061224  2.666667  2.150000  2.136842  1.979381  2.161290  1.991304  2.125000  2.247423  2.076923  2.404494  2.312500  2.380952  2.511364 
dram[6]:  2.045871  2.008850  2.069307  2.107843  2.010526  1.989362  2.111111  2.078431  2.081818  2.008547  2.155963  2.055046  2.348837  2.239583  2.333333  2.329670 
dram[7]:  1.948980  2.106383  1.938776  2.168421  1.962617  2.118812  2.217391  2.200000  2.084906  2.123810  2.185567  2.107143  2.180851  2.316327  2.290323  2.469136 
dram[8]:  1.931373  2.136842  2.037383  2.183908  2.115385  1.933962  2.079208  1.917431  2.093458  1.956897  2.112149  2.202128  2.178218  2.218750  2.322581  2.455696 
dram[9]:  1.910000  1.960396  2.084211  2.011364  2.106796  2.171717  2.471264  2.252747  1.990291  2.028571  2.135922  2.288889  2.505618  2.192308  2.311828  2.368421 
dram[10]:  2.157303  1.948454  1.958763  2.030928  2.115789  2.076923  1.980769  2.190000  2.027523  2.115385  2.122449  2.140000  2.267442  2.183673  2.185567  2.369048 
average row locality = 36750/17228 = 2.133155
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       143       151       146       149       150       153       149       155       153       155       157       168       157       158       146       153 
dram[1]:       154       166       141       147       149       160       140       154       159       163       159       158       138       153       156       148 
dram[2]:       163       155       140       159       152       165       159       157       149       173       156       167       144       160       156       152 
dram[3]:       175       139       165       150       167       142       161       142       168       165       171       162       148       145       141       157 
dram[4]:       150       129       146       150       142       159       156       145       142       149       151       154       161       149       159       168 
dram[5]:       149       153       150       158       162       151       143       153       169       160       161       154       155       166       150       168 
dram[6]:       171       169       158       161       138       138       171       163       166       168       171       164       151       158       150       158 
dram[7]:       143       148       141       156       160       159       153       157       163       166       158       170       152       167       158       148 
dram[8]:       150       155       166       144       167       155       156       157       168       165       162       151       160       156       158       142 
dram[9]:       147       149       148       132       161       163       160       153       146       156       161       153       163       166       161       162 
dram[10]:       146       144       142       150       148       139       156       163       163       161       152       157       145       156       156       147 
total reads: 27277
bank skew: 175/129 = 1.36
chip skew: 2555/2410 = 1.06
number of total write accesses:
dram[0]:        49        53        52        50        51        57        55        55        54        62        58        64        55        58        55        52 
dram[1]:        52        56        46        48        50        52        52        53        60        62        59        58        50        55        53        56 
dram[2]:        53        50        44        58        52        51        56        48        57        66        53        59        53        58        50        48 
dram[3]:        57        46        51        52        51        49        51        57        66        56        61        63        51        53        51        51 
dram[4]:        49        42        45        44        51        52        54        50        53        54        53        57        56        53        55        56 
dram[5]:        47        46        52        50        53        52        49        48        60        61        57        62        59        56        50        53 
dram[6]:        52        58        51        54        53        49        57        49        63        67        64        60        51        57        53        54 
dram[7]:        48        50        49        50        50        55        51        52        58        57        54        66        53        60        55        52 
dram[8]:        47        48        52        46        53        50        54        52        56        62        64        56        60        57        58        52 
dram[9]:        44        49        50        45        56        52        55        52        59        57        59        53        60        62        54        63 
dram[10]:        46        45        48        47        53        50        50        56        58        59        56        57        50        58        56        52 
total reads: 9473
bank skew: 67/42 = 1.60
chip skew: 892/824 = 1.08
average mf latency per bank:
dram[0]:      15273     16775     17328     14049     14557     16865     18230     13314     23773     20268     21712     23471     24582     24620     15263     21094
dram[1]:      17614     14350     17688     15937     19188     16276     14664     25534     17767     21029     27291     24605     26577     22430     10512     14769
dram[2]:      15592      9761     18242     19373     14639     25026     21178     22817     21753     21457     25783     25179     22283     27862     20997     14816
dram[3]:      18317     15016     20028     15123     15367     18650     17822     11868     22267     25845     21465     29055     26165     28062     16294     23610
dram[4]:      18772     22770     17105     15426     16168     17443     18954     11905     28464     20054     31602     32157     26881     20818     23499     18109
dram[5]:      16376     13673     21238     11698     20933      7850     15856     14952     24920     20146     22802     23834     24319     29556     20777     16673
dram[6]:      20270     14374     11400     17252     12279     19717     15222     15903     23038     18400     24951     26640     24387     21514     25743     16402
dram[7]:      13700     11404     16331     18918     26705     15723     12276     16787     16298     20836     31351     24769     23061     20522     20801     20405
dram[8]:      16287     19277     21974     13345     17060     19176     14859     17001     19459     23650     26291     20501     23943     24873     18241     16411
dram[9]:      18478     18039     19973     24321     15872     11220      6646     18317     22285     23778     25893     25034     23205     24581     22742     20811
dram[10]:      11297     18900     23247     22362     15978     19094     22968     21181     24678     25028     26381     25975     21909     19584     17068     16714
maximum mf latency per bank:
dram[0]:     283742    270718    374937    492150    356714    330364    382751    455691    395788    440054    361924    442665    359301    380147    239097    453087
dram[1]:     364516    437468    453081    343675    400999    382752    359304    455693    395778    398382    387974    343243    380146    479150    236677    421827
dram[2]:     440063    238081    434846    424432    325156    419221    419217    416616    374933    434851    458297    414004    437456    429652    492160    455689
dram[3]:     346282    286144    408810    364517    296375    364516    421810    244680    458291    398380    257491    442664    346263    492161    403114    364514
dram[4]:     286145    471321    421826    387957    330650    427050    463505    231311    434847    359304    356697    421825    484356    421840    458297    354086
dram[5]:     423793    442667    387952    384977    403576    270717    455703    348556    476532    395776    369728    424444    364214    424427    421826    468713
dram[6]:     372330    466109    213249    406207    346295    335859    361908    421821    455691    398378    455689    429653    427045    259904    489569    390569
dram[7]:     372346    354097    393183    398380    486966    356702    484345    361895    361911    442654    437448    427036    398382    262719    348886    393185
dram[8]:     249879    440061    387961    476530    393173    424417    338466    411420    275930    395777    397950    184477    273320    419221    421820    205459
dram[9]:     304357    442668    432247    489549    270714    458298    114733    351502    442668    442667    453087    273146    333000    400983    492159    385354
dram[10]:     281149    380146    390554    489550    382396    424440    314670    429642    458278    419222    348883    377148    398383    387955    393185    442665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12112554 n_nop=12098460 n_act=1579 n_pre=1563 n_req=3323 n_rd=9772 n_write=1180 bw_util=0.001808
n_activity=74663 dram_eff=0.2934
bk0: 572a 12108072i bk1: 604a 12107520i bk2: 584a 12107437i bk3: 596a 12108004i bk4: 600a 12108082i bk5: 612a 12107625i bk6: 596a 12108143i bk7: 620a 12107659i bk8: 612a 12107816i bk9: 620a 12107176i bk10: 628a 12107751i bk11: 672a 12106912i bk12: 628a 12107421i bk13: 632a 12107691i bk14: 584a 12108269i bk15: 612a 12108099i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00204383
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12112554 n_nop=12098580 n_act=1524 n_pre=1508 n_req=3307 n_rd=9780 n_write=1162 bw_util=0.001807
n_activity=73112 dram_eff=0.2993
bk0: 616a 12107485i bk1: 664a 12107219i bk2: 564a 12107873i bk3: 588a 12107332i bk4: 596a 12108295i bk5: 640a 12107456i bk6: 560a 12108595i bk7: 616a 12107545i bk8: 636a 12107203i bk9: 652a 12106818i bk10: 636a 12107372i bk11: 632a 12107524i bk12: 552a 12108305i bk13: 612a 12107601i bk14: 624a 12108146i bk15: 592a 12107751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00209559
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12112554 n_nop=12098228 n_act=1591 n_pre=1575 n_req=3363 n_rd=10028 n_write=1132 bw_util=0.001843
n_activity=76642 dram_eff=0.2912
bk0: 652a 12107489i bk1: 620a 12107795i bk2: 560a 12108437i bk3: 636a 12106936i bk4: 608a 12108051i bk5: 660a 12107827i bk6: 636a 12107644i bk7: 628a 12107621i bk8: 596a 12107622i bk9: 692a 12106376i bk10: 624a 12107591i bk11: 668a 12107082i bk12: 576a 12108264i bk13: 640a 12107163i bk14: 624a 12108064i bk15: 608a 12108092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00203136
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12112554 n_nop=12098252 n_act=1589 n_pre=1573 n_req=3364 n_rd=9992 n_write=1148 bw_util=0.001839
n_activity=76654 dram_eff=0.2907
bk0: 700a 12107022i bk1: 556a 12108216i bk2: 660a 12107282i bk3: 600a 12107379i bk4: 668a 12107358i bk5: 568a 12108316i bk6: 644a 12107788i bk7: 568a 12107529i bk8: 672a 12107132i bk9: 660a 12106739i bk10: 684a 12107139i bk11: 648a 12107220i bk12: 592a 12108072i bk13: 580a 12108135i bk14: 564a 12108678i bk15: 628a 12108288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00214216
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12112554 n_nop=12098836 n_act=1536 n_pre=1520 n_req=3234 n_rd=9640 n_write=1022 bw_util=0.00176
n_activity=73615 dram_eff=0.2897
bk0: 600a 12108142i bk1: 516a 12108895i bk2: 584a 12108327i bk3: 600a 12107975i bk4: 568a 12108331i bk5: 636a 12107559i bk6: 624a 12107881i bk7: 580a 12108142i bk8: 568a 12107985i bk9: 596a 12107847i bk10: 604a 12108058i bk11: 616a 12107722i bk12: 644a 12107625i bk13: 596a 12108236i bk14: 636a 12107985i bk15: 672a 12107597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00169807
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12112554 n_nop=12098402 n_act=1519 n_pre=1503 n_req=3357 n_rd=10008 n_write=1122 bw_util=0.001838
n_activity=74039 dram_eff=0.3007
bk0: 596a 12108105i bk1: 612a 12107940i bk2: 600a 12107831i bk3: 632a 12107752i bk4: 648a 12107325i bk5: 604a 12107402i bk6: 572a 12108017i bk7: 612a 12107498i bk8: 676a 12106835i bk9: 640a 12107226i bk10: 644a 12108006i bk11: 616a 12106886i bk12: 620a 12107425i bk13: 664a 12107196i bk14: 600a 12107804i bk15: 672a 12107346i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00250666
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12112554 n_nop=12097882 n_act=1629 n_pre=1613 n_req=3447 n_rd=10220 n_write=1210 bw_util=0.001887
n_activity=77409 dram_eff=0.2953
bk0: 684a 12107450i bk1: 676a 12106500i bk2: 632a 12107293i bk3: 644a 12106637i bk4: 552a 12107823i bk5: 552a 12107817i bk6: 684a 12106393i bk7: 652a 12107536i bk8: 664a 12106804i bk9: 672a 12106082i bk10: 684a 12106807i bk11: 656a 12106788i bk12: 604a 12108287i bk13: 632a 12107342i bk14: 600a 12107936i bk15: 632a 12107809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00300424
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12112554 n_nop=12098309 n_act=1566 n_pre=1550 n_req=3359 n_rd=9996 n_write=1133 bw_util=0.001838
n_activity=74887 dram_eff=0.2972
bk0: 572a 12107980i bk1: 592a 12107711i bk2: 564a 12107842i bk3: 624a 12107421i bk4: 640a 12107454i bk5: 636a 12106977i bk6: 612a 12107940i bk7: 628a 12107652i bk8: 652a 12107278i bk9: 664a 12107120i bk10: 632a 12107688i bk11: 680a 12106591i bk12: 608a 12107829i bk13: 668a 12107121i bk14: 632a 12107664i bk15: 592a 12107993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00242575
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12112554 n_nop=12098180 n_act=1604 n_pre=1588 n_req=3379 n_rd=10048 n_write=1134 bw_util=0.001846
n_activity=76564 dram_eff=0.2921
bk0: 600a 12107717i bk1: 620a 12107746i bk2: 664a 12107004i bk3: 576a 12107718i bk4: 668a 12107157i bk5: 620a 12107602i bk6: 624a 12107587i bk7: 628a 12107621i bk8: 672a 12107283i bk9: 660a 12107080i bk10: 648a 12106792i bk11: 604a 12107381i bk12: 640a 12106953i bk13: 624a 12107207i bk14: 632a 12107770i bk15: 568a 12108320i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00225138
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12112554 n_nop=12098417 n_act=1546 n_pre=1530 n_req=3351 n_rd=9924 n_write=1137 bw_util=0.001826
n_activity=74182 dram_eff=0.2982
bk0: 588a 12107782i bk1: 596a 12107802i bk2: 592a 12108091i bk3: 528a 12108269i bk4: 644a 12107355i bk5: 652a 12107573i bk6: 640a 12107860i bk7: 612a 12107978i bk8: 584a 12107817i bk9: 624a 12107180i bk10: 644a 12107143i bk11: 612a 12107633i bk12: 652a 12107457i bk13: 664a 12107007i bk14: 644a 12107827i bk15: 648a 12107490i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0020582
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12112554 n_nop=12098703 n_act=1546 n_pre=1530 n_req=3266 n_rd=9700 n_write=1075 bw_util=0.001779
n_activity=74645 dram_eff=0.2887
bk0: 584a 12108551i bk1: 576a 12108271i bk2: 568a 12108168i bk3: 600a 12107878i bk4: 592a 12108187i bk5: 556a 12108468i bk6: 624a 12108199i bk7: 652a 12107794i bk8: 652a 12107551i bk9: 644a 12107595i bk10: 608a 12108080i bk11: 628a 12107693i bk12: 580a 12108308i bk13: 624a 12107565i bk14: 624a 12108063i bk15: 588a 12108069i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00154559

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16317, Miss = 1201, Miss_rate = 0.074, Pending_hits = 619, Reservation_fails = 0
L2_cache_bank[1]: Access = 16506, Miss = 1242, Miss_rate = 0.075, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[2]: Access = 16389, Miss = 1196, Miss_rate = 0.073, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[3]: Access = 16534, Miss = 1249, Miss_rate = 0.076, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[4]: Access = 16391, Miss = 1219, Miss_rate = 0.074, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[5]: Access = 16844, Miss = 1288, Miss_rate = 0.076, Pending_hits = 586, Reservation_fails = 0
L2_cache_bank[6]: Access = 17014, Miss = 1296, Miss_rate = 0.076, Pending_hits = 595, Reservation_fails = 0
L2_cache_bank[7]: Access = 16424, Miss = 1202, Miss_rate = 0.073, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[8]: Access = 16401, Miss = 1207, Miss_rate = 0.074, Pending_hits = 602, Reservation_fails = 0
L2_cache_bank[9]: Access = 16510, Miss = 1203, Miss_rate = 0.073, Pending_hits = 598, Reservation_fails = 0
L2_cache_bank[10]: Access = 16697, Miss = 1239, Miss_rate = 0.074, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[11]: Access = 16975, Miss = 1263, Miss_rate = 0.074, Pending_hits = 591, Reservation_fails = 0
L2_cache_bank[12]: Access = 16863, Miss = 1276, Miss_rate = 0.076, Pending_hits = 612, Reservation_fails = 0
L2_cache_bank[13]: Access = 16931, Miss = 1279, Miss_rate = 0.076, Pending_hits = 595, Reservation_fails = 0
L2_cache_bank[14]: Access = 16578, Miss = 1228, Miss_rate = 0.074, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[15]: Access = 16670, Miss = 1271, Miss_rate = 0.076, Pending_hits = 576, Reservation_fails = 1
L2_cache_bank[16]: Access = 22051, Miss = 1287, Miss_rate = 0.058, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[17]: Access = 16380, Miss = 1225, Miss_rate = 0.075, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[18]: Access = 16627, Miss = 1247, Miss_rate = 0.075, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[19]: Access = 16195, Miss = 1234, Miss_rate = 0.076, Pending_hits = 571, Reservation_fails = 0
L2_cache_bank[20]: Access = 16350, Miss = 1208, Miss_rate = 0.074, Pending_hits = 572, Reservation_fails = 0
L2_cache_bank[21]: Access = 16625, Miss = 1217, Miss_rate = 0.073, Pending_hits = 583, Reservation_fails = 0
L2_total_cache_accesses = 370272
L2_total_cache_misses = 27277
L2_total_cache_miss_rate = 0.0737
L2_total_cache_pending_hits = 12894
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 244259
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18865
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85776
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 74
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8405
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 275821
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94255
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=670760
icnt_total_pkts_simt_to_mem=464527
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.81988
	minimum = 6
	maximum = 99
Network latency average = 8.56286
	minimum = 6
	maximum = 99
Slowest packet = 618390
Flit latency average = 8.0555
	minimum = 6
	maximum = 99
Slowest flit = 945986
Fragmentation average = 1.82896e-05
	minimum = 0
	maximum = 7
Injected packet rate average = 0.00352387
	minimum = 0.00268676 (at node 23)
	maximum = 0.00420376 (at node 34)
Accepted packet rate average = 0.00352387
	minimum = 0.00268676 (at node 23)
	maximum = 0.00420376 (at node 34)
Injected flit rate average = 0.00547304
	minimum = 0.00342472 (at node 23)
	maximum = 0.00782343 (at node 34)
Accepted flit rate average= 0.00547304
	minimum = 0.0048978 (at node 6)
	maximum = 0.00633866 (at node 5)
Injected packet length average = 1.55313
Accepted packet length average = 1.55313
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.8623 (11 samples)
	minimum = 6 (11 samples)
	maximum = 122.182 (11 samples)
Network latency average = 11.0131 (11 samples)
	minimum = 6 (11 samples)
	maximum = 93 (11 samples)
Flit latency average = 11.3211 (11 samples)
	minimum = 6 (11 samples)
	maximum = 92.3636 (11 samples)
Fragmentation average = 1.66269e-06 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.636364 (11 samples)
Injected packet rate average = 0.0204565 (11 samples)
	minimum = 0.0163584 (11 samples)
	maximum = 0.0571739 (11 samples)
Accepted packet rate average = 0.0204565 (11 samples)
	minimum = 0.0163584 (11 samples)
	maximum = 0.0571739 (11 samples)
Injected flit rate average = 0.0307042 (11 samples)
	minimum = 0.0207722 (11 samples)
	maximum = 0.0739751 (11 samples)
Accepted flit rate average = 0.0307042 (11 samples)
	minimum = 0.0229025 (11 samples)
	maximum = 0.100202 (11 samples)
Injected packet size average = 1.50095 (11 samples)
Accepted packet size average = 1.50095 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 28 min, 11 sec (5291 sec)
gpgpu_simulation_rate = 10030 (inst/sec)
gpgpu_simulation_rate = 1700 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 14657
gpu_sim_insn = 4715414
gpu_ipc =     321.7175
gpu_tot_sim_cycle = 9231522
gpu_tot_sim_insn = 57786064
gpu_tot_ipc =       6.2596
gpu_tot_issued_cta = 6132
max_total_param_size = 0
gpu_stall_dramfull = 222
gpu_stall_icnt2sh    = 6173
partiton_reqs_in_parallel = 322316
partiton_reqs_in_parallel_total    = 143509634
partiton_level_parallism =      21.9906
partiton_level_parallism_total  =      15.5805
partiton_reqs_in_parallel_util = 322316
partiton_reqs_in_parallel_util_total    = 143509634
gpu_sim_cycle_parition_util = 14657
gpu_tot_sim_cycle_parition_util    = 6523169
partiton_level_parallism_util =      21.9906
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 39739
partiton_replys_in_parallel_total    = 370272
L2_BW  =     256.9845 GB/Sec
L2_BW_total  =       4.2098 GB/Sec
gpu_total_sim_rate=10833

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1523074
	L1I_total_cache_misses = 4781
	L1I_total_cache_miss_rate = 0.0031
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 588672
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 586880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1518293
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4781
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 588672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1523074
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2520, 1869, 2196, 2176, 1959, 1974, 2015, 2078, 2109, 2441, 1938, 1911, 2168, 2501, 2291, 2146, 1917, 1690, 2027, 2464, 1716, 1998, 1787, 1810, 1746, 2218, 1924, 1715, 1891, 1822, 1993, 1938, 1826, 1373, 1682, 2091, 1415, 1611, 1492, 1409, 1396, 2170, 1489, 1830, 1597, 1662, 1649, 1580, 1507, 1239, 1288, 1587, 1354, 1537, 1258, 1314, 2228, 1953, 1882, 1314, 1132, 1617, 1314, 1087, 
gpgpu_n_tot_thrd_icount = 90705280
gpgpu_n_tot_w_icount = 2834540
gpgpu_n_stall_shd_mem = 450873
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 283992
gpgpu_n_mem_write_global = 125823
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3337032
gpgpu_n_store_insn = 208404
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18837504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 444085
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1902
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:915912	W0_Idle:174757175	W0_Scoreboard:185600047	W1:730221	W2:156150	W3:44314	W4:19336	W5:11264	W6:5808	W7:2431	W8:1034	W9:209	W10:44	W11:33	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1863696
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2271936 {8:283992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5032920 {40:125823,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12125728 {40:273861,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1006584 {8:125823,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 335 
maxdqlatency = 0 
maxmflatency = 492161 
averagemflatency = 1805 
max_icnt2mem_latency = 491909 
max_icnt2sh_latency = 9231521 
mrq_lat_table:26956 	387 	848 	7398 	1426 	664 	352 	88 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	371090 	23804 	304 	118 	1347 	2177 	2969 	3325 	2533 	705 	996 	475 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	288079 	15722 	4918 	13421 	66893 	5762 	398 	221 	68 	1347 	2177 	2970 	3325 	2532 	705 	996 	475 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	249158 	30935 	3880 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	326 	2658 	68673 	54123 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6927 	171 	19 	21 	66 	163 	256 	388 	433 	251 	159 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        26        16        16        22        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        30        16        23        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        18        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        21        16        16        16        16        20        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        18        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        95        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    368371    395084    590485    413002    341728    383596    486199    348063    431490    582215    360378    505699    550399    453805    421772    559381 
dram[1]:    446927    430035    479722    252251    343810    616236    385137    455953    325812    542696   1189826    482254    650087    699751    504058    547099 
dram[2]:    419842    556338    335328    566499    368285    370608    374592    348351    382860    437189    356638    350513    520529    596701    630959    635922 
dram[3]:    432851    293449    347945    458879    426623    398228    439998    366931    389193    427217    567505    560988    449080    513165    619774    501889 
dram[4]:    520907    604939    381468    457774    286930    342550    484528    408426    434618    422243    347335    516467    501805    348056    645773    563345 
dram[5]:    474582    279278    384850    857660    389021    819291    640808    341723    703384    397755    369528    334503    627838    435723    390091    464224 
dram[6]:    381203    712147    428947    559166    414258    518708    573648    427986    358984    344596    294458    324196    364475    486390    704904    330662 
dram[7]:    613659    389965    351552    637270    283441    602964    481982    443920    702507    628287    268327    332418    519606    842678    714805    509835 
dram[8]:    496215    537474    383115    391300    387499    324220    307782    394532    507566    781695    561752    380540    415503    618054    469959    455370 
dram[9]:    813432    349311    654456    355873    446489    754825    400165    477595    621101    521895    441913    459401    509217    466391    616117    486766 
dram[10]:    572872    602121    460613    420613    334636    276815    573730    349821    434290    338676    337697    382507    423869    608759    559706    550166 
average row accesses per activate:
dram[0]:  1.864078  2.039604  1.809091  2.397590  2.258427  2.000000  2.103093  2.142857  2.234694  2.109091  2.192308  2.224138  2.291667  2.230769  2.266667  2.476191 
dram[1]:  1.925234  2.055556  2.000000  1.911765  2.487500  2.163265  2.181818  2.122449  2.311321  2.266055  2.333333  2.685393  2.273809  2.315789  2.523809  2.268817 
dram[2]:  1.945946  2.263736  1.989247  1.937500  2.217391  2.138614  1.990741  2.070707  2.194175  2.264957  2.303030  2.409524  2.363636  2.284314  2.258065  2.380952 
dram[3]:  1.826772  2.078652  1.945946  1.887851  2.037383  2.146067  2.120000  1.970297  2.405406  2.099099  2.378378  2.380952  2.476191  2.413793  2.437500  2.536585 
dram[4]:  1.932039  2.192308  1.969072  2.063830  2.075269  1.971963  2.000000  2.085106  2.128713  2.284210  2.095238  2.437500  2.360825  2.340659  2.250000  2.395833 
dram[5]:  2.202247  2.163043  2.061224  2.645570  2.150000  2.125000  1.969388  2.148936  2.172414  2.238095  2.474227  2.365385  2.577778  2.432990  2.388235  2.545455 
dram[6]:  2.054545  2.017544  2.069307  2.107843  2.010526  1.978947  2.111111  2.078431  2.241071  2.161017  2.403670  2.270270  2.379310  2.422680  2.329545  2.369565 
dram[7]:  1.948980  2.094737  1.938776  2.168421  1.962617  2.107843  2.217391  2.187500  2.185185  2.231482  2.329897  2.324561  2.263158  2.479592  2.287234  2.463415 
dram[8]:  1.931373  2.145833  2.037383  2.183908  2.114286  1.933962  2.079208  1.917431  2.222222  2.067227  2.306306  2.347368  3.223301  2.319588  2.361702  2.455696 
dram[9]:  1.910000  1.951456  2.072917  2.011364  2.096154  2.171717  2.471264  2.252747  2.194175  2.179245  2.278846  2.344086  2.622222  2.266667  2.319149  2.375000 
dram[10]:  2.131868  1.938776  1.958763  2.030928  2.092783  2.076923  1.980769  2.190000  2.190909  2.288461  2.267327  2.297030  2.333333  2.252525  2.193877  2.376471 
average row locality = 38122/17359 = 2.196094
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       143       152       146       149       150       153       149       155       157       160       162       177       160       163       147       154 
dram[1]:       154       166       141       147       149       160       140       154       168       171       166       166       139       157       157       150 
dram[2]:       163       155       140       159       152       165       159       157       156       182       163       176       148       165       157       152 
dram[3]:       175       139       165       150       167       142       161       142       178       169       182       171       151       149       142       157 
dram[4]:       150       129       146       150       142       159       156       145       148       154       156       162       165       153       160       170 
dram[5]:       149       153       150       158       162       151       143       153       177       165       168       165       161       171       151       169 
dram[6]:       172       170       158       161       138       138       171       163       173       175       181       174       153       165       151       160 
dram[7]:       143       148       141       156       160       159       153       157       168       172       163       180       156       173       159       149 
dram[8]:       150       156       166       144       167       155       156       157       174       171       172       157       167       161       160       142 
dram[9]:       147       150       148       132       161       163       160       153       153       162       167       158       168       170       162       163 
dram[10]:       146       144       142       150       148       139       156       163       170       167       159       164       148       159       157       148 
total reads: 27714
bank skew: 182/129 = 1.41
chip skew: 2603/2445 = 1.06
number of total write accesses:
dram[0]:        49        54        53        50        51        57        55        55        62        72        66        81        60        69        57        54 
dram[1]:        52        56        47        48        50        52        52        54        77        76        72        73        52        63        55        61 
dram[2]:        53        51        45        58        52        51        56        48        70        83        65        77        60        68        53        48 
dram[3]:        57        46        51        52        51        49        51        57        89        64        82        79        57        61        53        51 
dram[4]:        49        42        45        44        51        52        54        51        67        63        64        72        64        60        56        60 
dram[5]:        47        46        52        51        53        53        50        49        75        70        72        81        71        65        52        55 
dram[6]:        54        60        51        54        53        50        57        49        78        80        81        78        54        70        54        58 
dram[7]:        48        51        49        50        50        56        51        53        68        69        63        85        59        70        56        53 
dram[8]:        47        50        52        46        55        50        54        52        66        75        84        66       165        64        62        52 
dram[9]:        44        51        51        45        57        52        55        52        73        69        70        60        68        68        56        65 
dram[10]:        48        46        48        47        55        50        50        56        71        71        70        68        55        64        58        54 
total reads: 10408
bank skew: 165/42 = 3.93
chip skew: 1040/894 = 1.16
average mf latency per bank:
dram[0]:      15415     16742     17367     14171     14715     17016     18403     13478     22679     19154     20686     21296     23855     23085     15210     20964
dram[1]:      17738     14463     17730     16066     19351     16425     14849     25584     16067     19344     25196     22441     26352     21379     10531     14450
dram[2]:      15707      9835     18270     19483     14797     25181     21348     22994     20027     19525     23841     22682     21291     26240     20770     14995
dram[3]:      18420     15152     20136     15242     15520     18819     17986     12051     19691     24709     19044     26339     25209     26634     16228     23779
dram[4]:      18891     22914     17226     15556     16339     17598     19123     12022     26030     18968     29515     29200     25631     19917     23453     17797
dram[5]:      16509     13811     21355     11759     21078      7968     15958     15054     22831     19135     20915     21127     22594     27960     20652     16614
dram[6]:      20119     14308     11513     17376     12445     19784     15376     16073     21199     17148     22565     23878     23976     19851     25671     16126
dram[7]:      13841     11489     16458     19035     26860     15796     12466     16883     15465     19473     29637     22256     22176     19337     20787     20387
dram[8]:      16458     19135     22127     13507     17075     19351     15075     17208     18393     22038     23445     19280     21489     23742     17944     16616
dram[9]:      18618     17906     20021     24486     15956     11382      6825     18511     20435     22142     24246     23877     22095     23709     22600     20697
dram[10]:      11317     18937     23384     22484     15996     19278     23154     21341     22832     23340     24172     24162     21226     18956     16996     16638
maximum mf latency per bank:
dram[0]:     283742    270718    374937    492150    356714    330364    382751    455691    395788    440054    361924    442665    359301    380147    239097    453087
dram[1]:     364516    437468    453081    343675    400999    382752    359304    455693    395778    398382    387974    343243    380146    479150    236677    421827
dram[2]:     440063    238081    434846    424432    325156    419221    419217    416616    374933    434851    458297    414004    437456    429652    492160    455689
dram[3]:     346282    286144    408810    364517    296375    364516    421810    244680    458291    398380    257491    442664    346263    492161    403114    364514
dram[4]:     286145    471321    421826    387957    330650    427050    463505    231311    434847    359304    356697    421825    484356    421840    458297    354086
dram[5]:     423793    442667    387952    384977    403576    270717    455703    348556    476532    395776    369728    424444    364214    424427    421826    468713
dram[6]:     372330    466109    213249    406207    346295    335859    361908    421821    455691    398378    455689    429653    427045    259904    489569    390569
dram[7]:     372346    354097    393183    398380    486966    356702    484345    361895    361911    442654    437448    427036    398382    262719    348886    393185
dram[8]:     249879    440061    387961    476530    393173    424417    338466    411420    275930    395777    397950    184477    273320    419221    421820    205459
dram[9]:     304357    442668    432247    489549    270714    458298    114733    351502    442668    442667    453087    273146    333000    400983    492159    385354
dram[10]:     281149    380146    390554    489550    382396    424440    314670    429642    458278    419222    348883    377148    398383    387955    393185    442665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12139769 n_nop=12125448 n_act=1589 n_pre=1573 n_req=3422 n_rd=9908 n_write=1251 bw_util=0.001838
n_activity=76020 dram_eff=0.2936
bk0: 572a 12135284i bk1: 608a 12134715i bk2: 584a 12134618i bk3: 596a 12135217i bk4: 600a 12135298i bk5: 612a 12134842i bk6: 596a 12135360i bk7: 620a 12134877i bk8: 628a 12134877i bk9: 640a 12134180i bk10: 648a 12134833i bk11: 708a 12133858i bk12: 640a 12134525i bk13: 652a 12134717i bk14: 588a 12135429i bk15: 616a 12135263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00219625
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12139769 n_nop=12125513 n_act=1537 n_pre=1521 n_req=3425 n_rd=9940 n_write=1258 bw_util=0.001845
n_activity=74745 dram_eff=0.2996
bk0: 616a 12134698i bk1: 664a 12134433i bk2: 564a 12135054i bk3: 588a 12134545i bk4: 596a 12135510i bk5: 640a 12134672i bk6: 560a 12135812i bk7: 616a 12134733i bk8: 672a 12134025i bk9: 684a 12133709i bk10: 664a 12134371i bk11: 664a 12134447i bk12: 556a 12135480i bk13: 628a 12134654i bk14: 628a 12135319i bk15: 600a 12134831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00261241
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12139769 n_nop=12125170 n_act=1598 n_pre=1582 n_req=3487 n_rd=10196 n_write=1223 bw_util=0.001881
n_activity=78147 dram_eff=0.2922
bk0: 652a 12134703i bk1: 620a 12134981i bk2: 560a 12135616i bk3: 636a 12134149i bk4: 608a 12135265i bk5: 660a 12135041i bk6: 636a 12134858i bk7: 628a 12134836i bk8: 624a 12134548i bk9: 728a 12133227i bk10: 652a 12134599i bk11: 704a 12134061i bk12: 592a 12135388i bk13: 660a 12134241i bk14: 628a 12135214i bk15: 608a 12135305i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.00248506
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12139769 n_nop=12125171 n_act=1602 n_pre=1586 n_req=3490 n_rd=10160 n_write=1250 bw_util=0.00188
n_activity=78425 dram_eff=0.291
bk0: 700a 12134232i bk1: 556a 12135426i bk2: 660a 12134494i bk3: 600a 12134595i bk4: 668a 12134576i bk5: 568a 12135534i bk6: 644a 12135006i bk7: 568a 12134749i bk8: 712a 12133876i bk9: 676a 12133764i bk10: 728a 12133995i bk11: 684a 12134185i bk12: 604a 12135209i bk13: 596a 12135159i bk14: 568a 12135849i bk15: 628a 12135498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.00266677
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12139769 n_nop=12125805 n_act=1548 n_pre=1532 n_req=3339 n_rd=9780 n_write=1104 bw_util=0.001793
n_activity=75006 dram_eff=0.2902
bk0: 600a 12135355i bk1: 516a 12136109i bk2: 584a 12135541i bk3: 600a 12135189i bk4: 568a 12135547i bk5: 636a 12134775i bk6: 624a 12135099i bk7: 580a 12135332i bk8: 592a 12134886i bk9: 616a 12134839i bk10: 624a 12135027i bk11: 648a 12134700i bk12: 660a 12134710i bk13: 612a 12135335i bk14: 640a 12135160i bk15: 680a 12134718i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00199559
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12139769 n_nop=12125321 n_act=1528 n_pre=1512 n_req=3488 n_rd=10184 n_write=1224 bw_util=0.001879
n_activity=75580 dram_eff=0.3019
bk0: 596a 12135320i bk1: 612a 12135155i bk2: 600a 12135047i bk3: 632a 12134937i bk4: 648a 12134543i bk5: 604a 12134594i bk6: 572a 12135207i bk7: 612a 12134680i bk8: 708a 12133716i bk9: 660a 12134179i bk10: 672a 12134986i bk11: 660a 12133790i bk12: 644a 12134446i bk13: 684a 12134260i bk14: 604a 12134965i bk15: 676a 12134528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.00288992
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12139769 n_nop=12124780 n_act=1641 n_pre=1625 n_req=3584 n_rd=10412 n_write=1311 bw_util=0.001931
n_activity=79158 dram_eff=0.2962
bk0: 688a 12134599i bk1: 680a 12133654i bk2: 632a 12134506i bk3: 644a 12133852i bk4: 552a 12135040i bk5: 552a 12134996i bk6: 684a 12133609i bk7: 652a 12134753i bk8: 692a 12133657i bk9: 700a 12132991i bk10: 724a 12133734i bk11: 696a 12133681i bk12: 612a 12135433i bk13: 660a 12134327i bk14: 604a 12135110i bk15: 640a 12134955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00351844
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12139769 n_nop=12125257 n_act=1579 n_pre=1563 n_req=3468 n_rd=10148 n_write=1222 bw_util=0.001873
n_activity=76356 dram_eff=0.2978
bk0: 572a 12135193i bk1: 592a 12134898i bk2: 564a 12135054i bk3: 624a 12134636i bk4: 640a 12134670i bk5: 636a 12134161i bk6: 612a 12135156i bk7: 628a 12134842i bk8: 672a 12134241i bk9: 688a 12134021i bk10: 652a 12134799i bk11: 720a 12133482i bk12: 624a 12134937i bk13: 692a 12134176i bk14: 636a 12134840i bk15: 596a 12135156i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.00270862
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12139769 n_nop=12125002 n_act=1619 n_pre=1603 n_req=3595 n_rd=10220 n_write=1325 bw_util=0.001902
n_activity=78525 dram_eff=0.294
bk0: 600a 12134930i bk1: 624a 12134911i bk2: 664a 12134219i bk3: 576a 12134934i bk4: 668a 12134332i bk5: 620a 12134816i bk6: 624a 12134802i bk7: 628a 12134839i bk8: 696a 12134061i bk9: 684a 12133788i bk10: 688a 12133730i bk11: 628a 12134420i bk12: 668a 12133709i bk13: 644a 12134276i bk14: 640a 12134925i bk15: 568a 12135530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00287954
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12139769 n_nop=12125384 n_act=1559 n_pre=1543 n_req=3453 n_rd=10068 n_write=1215 bw_util=0.001859
n_activity=75479 dram_eff=0.299
bk0: 588a 12134995i bk1: 600a 12134942i bk2: 592a 12135269i bk3: 528a 12135481i bk4: 644a 12134535i bk5: 652a 12134786i bk6: 640a 12135076i bk7: 612a 12135195i bk8: 612a 12134745i bk9: 648a 12134096i bk10: 668a 12134180i bk11: 632a 12134668i bk12: 672a 12134524i bk13: 680a 12134101i bk14: 648a 12134990i bk15: 652a 12134651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.00244288
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12139769 n_nop=12125662 n_act=1560 n_pre=1544 n_req=3371 n_rd=9840 n_write=1163 bw_util=0.001813
n_activity=76000 dram_eff=0.2896
bk0: 584a 12135709i bk1: 576a 12135435i bk2: 568a 12135376i bk3: 600a 12135089i bk4: 592a 12135336i bk5: 556a 12135682i bk6: 624a 12135414i bk7: 652a 12135013i bk8: 680a 12134440i bk9: 668a 12134562i bk10: 636a 12134988i bk11: 656a 12134716i bk12: 592a 12135425i bk13: 636a 12134683i bk14: 628a 12135240i bk15: 592a 12135247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00181396

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17761, Miss = 1214, Miss_rate = 0.068, Pending_hits = 629, Reservation_fails = 0
L2_cache_bank[1]: Access = 17956, Miss = 1263, Miss_rate = 0.070, Pending_hits = 602, Reservation_fails = 0
L2_cache_bank[2]: Access = 17835, Miss = 1214, Miss_rate = 0.068, Pending_hits = 592, Reservation_fails = 0
L2_cache_bank[3]: Access = 17995, Miss = 1271, Miss_rate = 0.071, Pending_hits = 600, Reservation_fails = 1
L2_cache_bank[4]: Access = 17836, Miss = 1238, Miss_rate = 0.069, Pending_hits = 597, Reservation_fails = 0
L2_cache_bank[5]: Access = 18302, Miss = 1311, Miss_rate = 0.072, Pending_hits = 608, Reservation_fails = 2
L2_cache_bank[6]: Access = 18466, Miss = 1321, Miss_rate = 0.072, Pending_hits = 617, Reservation_fails = 4
L2_cache_bank[7]: Access = 17880, Miss = 1219, Miss_rate = 0.068, Pending_hits = 594, Reservation_fails = 0
L2_cache_bank[8]: Access = 17847, Miss = 1223, Miss_rate = 0.069, Pending_hits = 617, Reservation_fails = 2
L2_cache_bank[9]: Access = 17963, Miss = 1222, Miss_rate = 0.068, Pending_hits = 614, Reservation_fails = 0
L2_cache_bank[10]: Access = 18144, Miss = 1261, Miss_rate = 0.069, Pending_hits = 599, Reservation_fails = 1
L2_cache_bank[11]: Access = 18430, Miss = 1285, Miss_rate = 0.070, Pending_hits = 607, Reservation_fails = 1
L2_cache_bank[12]: Access = 18308, Miss = 1297, Miss_rate = 0.071, Pending_hits = 628, Reservation_fails = 0
L2_cache_bank[13]: Access = 18389, Miss = 1306, Miss_rate = 0.071, Pending_hits = 616, Reservation_fails = 2
L2_cache_bank[14]: Access = 18022, Miss = 1243, Miss_rate = 0.069, Pending_hits = 589, Reservation_fails = 0
L2_cache_bank[15]: Access = 18115, Miss = 1294, Miss_rate = 0.071, Pending_hits = 593, Reservation_fails = 3
L2_cache_bank[16]: Access = 31380, Miss = 1312, Miss_rate = 0.042, Pending_hits = 696, Reservation_fails = 0
L2_cache_bank[17]: Access = 17821, Miss = 1243, Miss_rate = 0.070, Pending_hits = 582, Reservation_fails = 1
L2_cache_bank[18]: Access = 18062, Miss = 1266, Miss_rate = 0.070, Pending_hits = 595, Reservation_fails = 0
L2_cache_bank[19]: Access = 17630, Miss = 1251, Miss_rate = 0.071, Pending_hits = 581, Reservation_fails = 0
L2_cache_bank[20]: Access = 17795, Miss = 1226, Miss_rate = 0.069, Pending_hits = 587, Reservation_fails = 2
L2_cache_bank[21]: Access = 18074, Miss = 1234, Miss_rate = 0.068, Pending_hits = 597, Reservation_fails = 1
L2_total_cache_accesses = 410011
L2_total_cache_misses = 27714
L2_total_cache_miss_rate = 0.0676
L2_total_cache_pending_hits = 13340
L2_total_cache_reservation_fails = 20
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 252430
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18865
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116461
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 520
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8842
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 283992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 125823
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=718670
icnt_total_pkts_simt_to_mem=535834
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 80.8358
	minimum = 6
	maximum = 836
Network latency average = 43.5718
	minimum = 6
	maximum = 588
Slowest packet = 743506
Flit latency average = 52.0726
	minimum = 6
	maximum = 587
Slowest flit = 1141131
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.054229
	minimum = 0.0423035 (at node 22)
	maximum = 0.318266 (at node 44)
Accepted packet rate average = 0.054229
	minimum = 0.0423035 (at node 22)
	maximum = 0.318266 (at node 44)
Injected flit rate average = 0.0813435
	minimum = 0.0615106 (at node 46)
	maximum = 0.330922 (at node 44)
Accepted flit rate average= 0.0813435
	minimum = 0.0510371 (at node 22)
	maximum = 0.623874 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.4434 (12 samples)
	minimum = 6 (12 samples)
	maximum = 181.667 (12 samples)
Network latency average = 13.7264 (12 samples)
	minimum = 6 (12 samples)
	maximum = 134.25 (12 samples)
Flit latency average = 14.7171 (12 samples)
	minimum = 6 (12 samples)
	maximum = 133.583 (12 samples)
Fragmentation average = 1.52413e-06 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.583333 (12 samples)
Injected packet rate average = 0.0232708 (12 samples)
	minimum = 0.0185205 (12 samples)
	maximum = 0.0789315 (12 samples)
Accepted packet rate average = 0.0232708 (12 samples)
	minimum = 0.0185205 (12 samples)
	maximum = 0.0789315 (12 samples)
Injected flit rate average = 0.0349241 (12 samples)
	minimum = 0.0241671 (12 samples)
	maximum = 0.0953874 (12 samples)
Accepted flit rate average = 0.0349241 (12 samples)
	minimum = 0.025247 (12 samples)
	maximum = 0.143842 (12 samples)
Injected packet size average = 1.50077 (12 samples)
Accepted packet size average = 1.50077 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 28 min, 54 sec (5334 sec)
gpgpu_simulation_rate = 10833 (inst/sec)
gpgpu_simulation_rate = 1730 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 125803
gpu_sim_insn = 8878634
gpu_ipc =      70.5757
gpu_tot_sim_cycle = 9584547
gpu_tot_sim_insn = 66664698
gpu_tot_ipc =       6.9554
gpu_tot_issued_cta = 6643
max_total_param_size = 0
gpu_stall_dramfull = 541889
gpu_stall_icnt2sh    = 1925970
partiton_reqs_in_parallel = 2225999
partiton_reqs_in_parallel_total    = 143831950
partiton_level_parallism =      17.6943
partiton_level_parallism_total  =      15.2389
partiton_reqs_in_parallel_util = 2225999
partiton_reqs_in_parallel_util_total    = 143831950
gpu_sim_cycle_parition_util = 125640
gpu_tot_sim_cycle_parition_util    = 6537826
partiton_level_parallism_util =      17.7173
partiton_level_parallism_util_total  =      21.9192
partiton_replys_in_parallel = 863039
partiton_replys_in_parallel_total    = 410011
L2_BW  =     650.2412 GB/Sec
L2_BW_total  =      12.5895 GB/Sec
gpu_total_sim_rate=11466

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2428815
	L1I_total_cache_misses = 4781
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 645904
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 644112
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2424034
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4781
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 645904
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2428815
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3660, 3175, 3496, 3537, 3192, 3101, 3477, 3167, 3234, 3709, 3111, 2712, 3385, 3248, 3390, 3347, 3008, 2970, 3083, 3772, 3019, 3254, 2914, 2729, 3006, 3375, 3097, 3042, 2957, 3086, 3014, 3171, 2846, 2362, 2681, 3055, 2309, 2557, 2608, 2418, 2562, 3190, 2476, 2869, 2637, 2645, 2642, 2620, 2619, 1959, 2088, 2396, 2305, 2518, 2149, 2450, 3195, 2893, 2967, 2414, 2105, 2215, 2315, 2139, 
gpgpu_n_tot_thrd_icount = 146538752
gpgpu_n_tot_w_icount = 4579336
gpgpu_n_stall_shd_mem = 3157864
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 873325
gpgpu_n_mem_write_global = 399529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4402136
gpgpu_n_store_insn = 501133
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20668928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3141697
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 11281
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4649094	W0_Idle:174815713	W0_Scoreboard:187220816	W1:1194393	W2:561744	W3:361284	W4:219292	W5:124758	W6:57488	W7:22291	W8:8621	W9:1678	W10:348	W11:259	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2027180
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6986600 {8:873325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15982664 {40:399508,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45942184 {40:734240,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3196232 {8:399529,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1279 
maxdqlatency = 0 
maxmflatency = 492161 
averagemflatency = 752 
max_icnt2mem_latency = 491909 
max_icnt2sh_latency = 9584509 
mrq_lat_table:70432 	1830 	1991 	13953 	7104 	2206 	1569 	2111 	2873 	1154 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1041067 	199467 	9719 	5229 	2747 	2864 	3565 	3515 	2533 	705 	996 	475 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	315570 	38154 	399463 	225525 	144734 	119104 	7858 	3296 	2345 	2457 	2753 	3621 	3460 	2532 	705 	996 	475 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	339709 	189921 	325674 	17842 	207 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	326 	2658 	68673 	327829 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7127 	217 	25 	21 	66 	163 	256 	388 	433 	251 	159 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        26        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        26        23        20        22        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        21        26        19        28        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        30        16        23        25        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        18        16        16        23        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        23        16        23        31        18        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        21        20        28        20        16        20        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        18        16        17        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        95        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        22        18        17        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        20        19        16        18        16        16        16        16 
maximum service time to same row:
dram[0]:    368371    395084    590485    413002    341728    383596    486199    348063    431490    582215    360378    505699    550399    453805    421772    559381 
dram[1]:    446927    430035    479722    252251    343810    616236    385137    455953    325812    542696   1189826    482254    650087    699751    504058    547099 
dram[2]:    419842    556338    335328    566499    368285    370608    374592    348351    382860    437189    356638    350513    520529    596701    630959    635922 
dram[3]:    432851    293449    347945    458879    426623    398228    439998    366931    389193    427217    567505    560988    449080    513165    619774    501889 
dram[4]:    520907    604939    381468    457774    286930    342550    484528    408426    434618    422243    347335    516467    501805    348056    645773    563345 
dram[5]:    474582    279278    384850    857660    389021    819291    640808    341723    703384    397755    369528    334503    627838    435723    390091    464224 
dram[6]:    381203    712147    428947    559166    414258    518708    573648    427986    358984    344596    294458    324196    364475    486390    704904    330662 
dram[7]:    613659    389965    351552    637270    283441    602964    481982    443920    702507    628287    268327    332418    519606    842678    714805    509835 
dram[8]:    496215    537474    383115    391300    387499    324220    307782    394532    507566    781695    561752    380540    415503    618054    469959    455370 
dram[9]:    813432    349311    654456    355873    446489    754825    400165    477595    621101    521895    441913    459401    509217    466391    616117    486766 
dram[10]:    572872    602121    460613    420613    334636    276815    573730    349821    434290    338676    337697    382507    423869    608759    559706    550166 
average row accesses per activate:
dram[0]:  1.712991  1.814925  1.836066  1.897527  2.150198  1.917933  1.953642  1.935691  1.967972  1.894895  1.976510  1.904605  1.963636  1.929134  1.813370  1.890805 
dram[1]:  1.759104  1.837423  1.796774  1.772727  2.127907  1.881356  2.007194  2.102190  2.154109  2.003448  1.985560  2.045139  1.772727  1.906250  1.891892  1.925501 
dram[2]:  1.717877  1.897010  1.885305  1.924342  1.937716  1.919255  1.932624  2.053191  1.990196  2.010239  1.956364  1.957055  1.898507  1.956012  1.873065  1.904348 
dram[3]:  1.791789  1.818815  1.823899  1.822526  1.975385  2.000000  2.020833  1.954693  2.151079  1.985507  2.017065  2.013158  1.972810  1.936232  1.943953  1.834225 
dram[4]:  1.747922  1.770186  1.861953  1.827815  1.966330  1.894389  2.104839  2.000000  2.003534  2.018382  1.943333  1.959459  1.953353  1.912913  1.866469  1.836257 
dram[5]:  1.879747  1.794304  1.770492  1.985765  2.059211  2.000000  2.110701  2.079861  2.049505  1.886667  2.051282  1.983819  1.991045  1.897436  1.875380  1.882979 
dram[6]:  1.934985  1.801653  1.833846  1.902778  1.928826  1.929530  1.929012  1.996753  2.111498  1.936709  2.051370  2.065292  1.884146  2.017341  1.883853  1.915205 
dram[7]:  1.733974  1.811728  1.839744  1.956835  1.970684  1.943038  2.074733  2.101124  2.003472  1.980456  1.959866  2.056667  1.881503  2.003058  1.923295  1.958730 
dram[8]:  1.682216  1.859425  1.752907  1.914894  2.071429  1.902685  2.040892  1.965300  1.924092  1.913621  1.996743  1.975177  2.291925  1.898810  1.953560  1.951662 
dram[9]:  1.797583  1.829268  1.844765  1.802239  2.016778  1.976589  2.109155  2.059649  2.038760  1.993197  1.979933  1.834983  1.936937  1.890173  1.891061  1.987539 
dram[10]:  1.804348  1.785498  1.795222  1.912281  1.970909  1.902685  1.975439  2.000000  1.993485  2.040956  1.986441  1.914894  1.964052  1.911585  1.928783  1.859788 
average row locality = 105241/54520 = 1.930319
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       416       427       413       414       403       455       429       436       398       441       415       408       456       491       442       455 
dram[1]:       447       442       415       412       410       411       405       422       435       405       395       417       411       431       446       456 
dram[2]:       443       416       398       438       419       447       414       429       415       422       398       448       436       470       432       454 
dram[3]:       447       395       438       405       460       420       425       431       423       392       426       427       452       456       450       467 
dram[4]:       450       414       410       422       421       429       392       419       400       397       418       416       454       438       448       448 
dram[5]:       433       420       413       421       449       403       419       434       436       402       399       419       454       460       433       483 
dram[6]:       459       472       437       415       399       414       453       456       425       427       432       431       441       472       456       455 
dram[7]:       398       424       431       409       440       453       423       422       416       432       415       430       458       450       471       430 
dram[8]:       423       436       443       417       426       411       404       449       421       410       426       396       453       448       449       442 
dram[9]:       434       434       392       371       435       437       438       432       376       413       424       402       451       450       469       439 
dram[10]:       427       432       399       426       412       408       422       444       416       432       415       383       418       440       443       472 
total reads: 75492
bank skew: 491/371 = 1.32
chip skew: 7044/6760 = 1.04
number of total write accesses:
dram[0]:       151       181       147       123       141       176       161       166       155       190       174       171       192       244       209       203 
dram[1]:       181       157       142       134       139       144       153       154       194       176       155       172       174       179       184       216 
dram[2]:       172       155       128       147       141       171       131       150       194       167       140       190       200       197       173       203 
dram[3]:       164       127       142       129       182       156       157       173       175       156       165       185       201       212       209       219 
dram[4]:       181       156       143       130       163       145       130       167       167       152       165       164       216       199       181       180 
dram[5]:       161       147       127       137       177       135       153       165       185       164       161       194       213       206       184       225 
dram[6]:       166       182       159       133       143       161       172       159       181       185       167       170       177       226       209       200 
dram[7]:       143       163       143       135       165       161       160       139       161       176       171       187       193       205       206       187 
dram[8]:       154       146       160       123       154       156       145       174       162       166       187       161       285       190       182       204 
dram[9]:       161       166       119       112       166       154       161       155       150       173       168       154       194       204       208       199 
dram[10]:       154       159       127       119       130       159       141       162       196       166       171       157       183       187       207       231 
total reads: 29749
bank skew: 285/112 = 2.54
chip skew: 2790/2639 = 1.06
average mf latency per bank:
dram[0]:       7341      7593      8266      7562      7992      7860      8806      6956     11331      9164     10285     11701     10016      8913      6453      8395
dram[1]:       7710      7346      8050      7770      9344      8548      7533     11482      8343     10355     13245     11328     10572      9551      5330      6199
dram[2]:       7466      5544      8503      9204      7748     10890     10800     10496      9600     10984     12451     11018      8654     10851      8988      6275
dram[3]:       8871      7593      9521      7927      7350      8635      8886      6240     10913     12690     10758     12926      9810     10082      6541      8827
dram[4]:       7903      9145      8178      7724      7878      8897     10325      6359     12248      9824     13508     14157     10483      8458      9815      8296
dram[5]:       7513      6960     10135      6506      9525      5452      7850      7261     11418     10149     11320     10624      9541     11567      8625      6818
dram[6]:       9229      7029      6110      9087      6797      8873      7796      7922     10902      9289     12022     12413      9813      8372      9605      7122
dram[7]:       6934      5951      7584      9369     11561      7779      6603      8733      8513      9850     13603     11627      9098      8846      8257      8416
dram[8]:       7599      8923      9881      6874      8785      9208      8130      7974      9802     11672     11845      9926     11116     10156      7958      6513
dram[9]:       8023      8085     10126     11373      8017      6350      4659      8785     11191     10867     11906     11621      9872     10258      8900      9036
dram[10]:       5930      8173     10726     10423      8342      8643     10826      9941     10999     11511     11606     12576      8967      8510      7242      6396
maximum mf latency per bank:
dram[0]:     283742    270718    374937    492150    356714    330364    382751    455691    395788    440054    361924    442665    359301    380147    239097    453087
dram[1]:     364516    437468    453081    343675    400999    382752    359304    455693    395778    398382    387974    343243    380146    479150    236677    421827
dram[2]:     440063    238081    434846    424432    325156    419221    419217    416616    374933    434851    458297    414004    437456    429652    492160    455689
dram[3]:     346282    286144    408810    364517    296375    364516    421810    244680    458291    398380    257491    442664    346263    492161    403114    364514
dram[4]:     286145    471321    421826    387957    330650    427050    463505    231311    434847    359304    356697    421825    484356    421840    458297    354086
dram[5]:     423793    442667    387952    384977    403576    270717    455703    348556    476532    395776    369728    424444    364214    424427    421826    468713
dram[6]:     372330    466109    213249    406207    346295    335859    361908    421821    455691    398378    455689    429653    427045    259904    489569    390569
dram[7]:     372346    354097    393183    398380    486966    356702    484345    361895    361911    442654    437448    427036    398382    262719    348886    393185
dram[8]:     249879    440061    387961    476530    393173    424417    338466    411420    275930    395777    397950    184477    273320    419221    421820    205459
dram[9]:     304357    442668    432247    489549    270714    458298    114733    351502    442668    442667    453087    273146    333000    400983    492159    385354
dram[10]:     281149    380146    390554    489550    382396    424440    314670    429642    458278    419222    348883    377148    398383    387955    393185    442665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12373365 n_nop=12329389 n_act=5084 n_pre=5068 n_req=9683 n_rd=27596 n_write=6228 bw_util=0.005467
n_activity=191919 dram_eff=0.3525
bk0: 1664a 12355491i bk1: 1708a 12353645i bk2: 1652a 12355392i bk3: 1656a 12356152i bk4: 1612a 12354903i bk5: 1820a 12353055i bk6: 1716a 12355129i bk7: 1744a 12354629i bk8: 1592a 12355099i bk9: 1764a 12353239i bk10: 1660a 12355139i bk11: 1632a 12353690i bk12: 1824a 12351438i bk13: 1964a 12349981i bk14: 1768a 12352274i bk15: 1820a 12351423i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0384336
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12373365 n_nop=12330632 n_act=4885 n_pre=4869 n_req=9414 n_rd=27040 n_write=5939 bw_util=0.005331
n_activity=186018 dram_eff=0.3546
bk0: 1788a 12351433i bk1: 1768a 12352823i bk2: 1660a 12354589i bk3: 1648a 12354350i bk4: 1640a 12355963i bk5: 1644a 12353783i bk6: 1620a 12355419i bk7: 1688a 12354541i bk8: 1740a 12353544i bk9: 1620a 12354545i bk10: 1580a 12357675i bk11: 1668a 12355632i bk12: 1644a 12354568i bk13: 1724a 12354106i bk14: 1784a 12353597i bk15: 1824a 12351820i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0343996
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12373365 n_nop=12330092 n_act=4961 n_pre=4945 n_req=9538 n_rd=27516 n_write=5851 bw_util=0.005393
n_activity=189021 dram_eff=0.3531
bk0: 1772a 12351875i bk1: 1664a 12354160i bk2: 1592a 12355753i bk3: 1752a 12353291i bk4: 1676a 12355120i bk5: 1788a 12352485i bk6: 1656a 12354814i bk7: 1716a 12353643i bk8: 1660a 12353826i bk9: 1688a 12352811i bk10: 1592a 12356226i bk11: 1792a 12352499i bk12: 1744a 12352982i bk13: 1880a 12351022i bk14: 1728a 12352932i bk15: 1816a 12350964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0384373
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12373365 n_nop=12329641 n_act=4989 n_pre=4973 n_req=9666 n_rd=27656 n_write=6106 bw_util=0.005457
n_activity=191183 dram_eff=0.3532
bk0: 1788a 12353207i bk1: 1580a 12354933i bk2: 1752a 12353047i bk3: 1620a 12354791i bk4: 1840a 12352607i bk5: 1680a 12354213i bk6: 1700a 12355076i bk7: 1724a 12352737i bk8: 1692a 12354254i bk9: 1568a 12356205i bk10: 1704a 12355319i bk11: 1708a 12354583i bk12: 1808a 12351681i bk13: 1824a 12351399i bk14: 1800a 12352644i bk15: 1868a 12349840i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0386168
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12373365 n_nop=12330585 n_act=4929 n_pre=4913 n_req=9415 n_rd=27104 n_write=5834 bw_util=0.005324
n_activity=188143 dram_eff=0.3501
bk0: 1800a 12352231i bk1: 1656a 12353974i bk2: 1640a 12355166i bk3: 1688a 12355451i bk4: 1684a 12353767i bk5: 1716a 12353818i bk6: 1568a 12356314i bk7: 1676a 12353864i bk8: 1600a 12355068i bk9: 1588a 12355605i bk10: 1672a 12355444i bk11: 1664a 12354371i bk12: 1816a 12352067i bk13: 1752a 12352008i bk14: 1792a 12352778i bk15: 1792a 12351682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0383841
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12373365 n_nop=12329938 n_act=4926 n_pre=4910 n_req=9612 n_rd=27512 n_write=6079 bw_util=0.00543
n_activity=189177 dram_eff=0.3551
bk0: 1732a 12354470i bk1: 1680a 12353904i bk2: 1652a 12356503i bk3: 1684a 12354348i bk4: 1796a 12352685i bk5: 1612a 12354203i bk6: 1676a 12354654i bk7: 1736a 12353212i bk8: 1744a 12353187i bk9: 1608a 12355249i bk10: 1596a 12355858i bk11: 1676a 12352574i bk12: 1816a 12352352i bk13: 1840a 12350694i bk14: 1732a 12352288i bk15: 1932a 12350054i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0379097
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12373365 n_nop=12328844 n_act=5065 n_pre=5049 n_req=9834 n_rd=28176 n_write=6231 bw_util=0.005561
n_activity=193865 dram_eff=0.355
bk0: 1836a 12353834i bk1: 1888a 12351908i bk2: 1748a 12352337i bk3: 1660a 12354802i bk4: 1596a 12355432i bk5: 1656a 12353857i bk6: 1812a 12351288i bk7: 1824a 12352334i bk8: 1700a 12353206i bk9: 1708a 12352389i bk10: 1728a 12353909i bk11: 1724a 12354160i bk12: 1764a 12353466i bk13: 1888a 12350501i bk14: 1824a 12350760i bk15: 1820a 12350863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0397948
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12373365 n_nop=12329907 n_act=4931 n_pre=4915 n_req=9597 n_rd=27608 n_write=6004 bw_util=0.005433
n_activity=189652 dram_eff=0.3545
bk0: 1592a 12355398i bk1: 1696a 12354594i bk2: 1724a 12354008i bk3: 1636a 12354108i bk4: 1760a 12352921i bk5: 1812a 12351843i bk6: 1692a 12354578i bk7: 1688a 12354120i bk8: 1664a 12354821i bk9: 1728a 12354242i bk10: 1660a 12352946i bk11: 1720a 12353784i bk12: 1832a 12352548i bk13: 1800a 12351463i bk14: 1884a 12350304i bk15: 1720a 12352370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0392937
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12373365 n_nop=12330074 n_act=4951 n_pre=4935 n_req=9603 n_rd=27416 n_write=5989 bw_util=0.0054
n_activity=190574 dram_eff=0.3506
bk0: 1692a 12354395i bk1: 1744a 12354439i bk2: 1772a 12352204i bk3: 1668a 12356703i bk4: 1704a 12354051i bk5: 1644a 12353425i bk6: 1616a 12355417i bk7: 1796a 12353169i bk8: 1684a 12353668i bk9: 1640a 12354540i bk10: 1704a 12353062i bk11: 1584a 12354215i bk12: 1812a 12352049i bk13: 1792a 12352142i bk14: 1796a 12353137i bk15: 1768a 12352209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0370266
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12373365 n_nop=12330575 n_act=4882 n_pre=4866 n_req=9441 n_rd=27188 n_write=5854 bw_util=0.005341
n_activity=186710 dram_eff=0.3539
bk0: 1736a 12354304i bk1: 1736a 12353432i bk2: 1568a 12358178i bk3: 1484a 12358054i bk4: 1740a 12353493i bk5: 1748a 12353875i bk6: 1752a 12354149i bk7: 1728a 12354428i bk8: 1504a 12356864i bk9: 1652a 12354260i bk10: 1696a 12353689i bk11: 1608a 12354033i bk12: 1804a 12352093i bk13: 1800a 12351379i bk14: 1876a 12352528i bk15: 1756a 12352000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0365424
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12373365 n_nop=12330566 n_act=4918 n_pre=4902 n_req=9438 n_rd=27156 n_write=5823 bw_util=0.005331
n_activity=188479 dram_eff=0.3499
bk0: 1708a 12355503i bk1: 1728a 12354421i bk2: 1596a 12355754i bk3: 1704a 12356291i bk4: 1648a 12355742i bk5: 1632a 12354909i bk6: 1688a 12355683i bk7: 1776a 12353416i bk8: 1664a 12353366i bk9: 1728a 12354571i bk10: 1660a 12355334i bk11: 1532a 12357626i bk12: 1672a 12353552i bk13: 1760a 12352881i bk14: 1772a 12352264i bk15: 1888a 12350785i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0365651

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56962, Miss = 3372, Miss_rate = 0.059, Pending_hits = 718, Reservation_fails = 1
L2_cache_bank[1]: Access = 57563, Miss = 3527, Miss_rate = 0.061, Pending_hits = 686, Reservation_fails = 1
L2_cache_bank[2]: Access = 56961, Miss = 3364, Miss_rate = 0.059, Pending_hits = 669, Reservation_fails = 0
L2_cache_bank[3]: Access = 57114, Miss = 3396, Miss_rate = 0.059, Pending_hits = 681, Reservation_fails = 1
L2_cache_bank[4]: Access = 56785, Miss = 3355, Miss_rate = 0.059, Pending_hits = 674, Reservation_fails = 1
L2_cache_bank[5]: Access = 57687, Miss = 3524, Miss_rate = 0.061, Pending_hits = 694, Reservation_fails = 6
L2_cache_bank[6]: Access = 57935, Miss = 3521, Miss_rate = 0.061, Pending_hits = 699, Reservation_fails = 4
L2_cache_bank[7]: Access = 57130, Miss = 3393, Miss_rate = 0.059, Pending_hits = 673, Reservation_fails = 1
L2_cache_bank[8]: Access = 57418, Miss = 3393, Miss_rate = 0.059, Pending_hits = 707, Reservation_fails = 2
L2_cache_bank[9]: Access = 57604, Miss = 3383, Miss_rate = 0.059, Pending_hits = 692, Reservation_fails = 2
L2_cache_bank[10]: Access = 57578, Miss = 3436, Miss_rate = 0.060, Pending_hits = 674, Reservation_fails = 3
L2_cache_bank[11]: Access = 57727, Miss = 3442, Miss_rate = 0.060, Pending_hits = 685, Reservation_fails = 3
L2_cache_bank[12]: Access = 57590, Miss = 3502, Miss_rate = 0.061, Pending_hits = 707, Reservation_fails = 2
L2_cache_bank[13]: Access = 58054, Miss = 3542, Miss_rate = 0.061, Pending_hits = 690, Reservation_fails = 2
L2_cache_bank[14]: Access = 57323, Miss = 3452, Miss_rate = 0.060, Pending_hits = 681, Reservation_fails = 2
L2_cache_bank[15]: Access = 57214, Miss = 3450, Miss_rate = 0.060, Pending_hits = 671, Reservation_fails = 7
L2_cache_bank[16]: Access = 70240, Miss = 3445, Miss_rate = 0.049, Pending_hits = 780, Reservation_fails = 1
L2_cache_bank[17]: Access = 56879, Miss = 3409, Miss_rate = 0.060, Pending_hits = 657, Reservation_fails = 5
L2_cache_bank[18]: Access = 56869, Miss = 3419, Miss_rate = 0.060, Pending_hits = 675, Reservation_fails = 1
L2_cache_bank[19]: Access = 56598, Miss = 3378, Miss_rate = 0.060, Pending_hits = 656, Reservation_fails = 1
L2_cache_bank[20]: Access = 56661, Miss = 3352, Miss_rate = 0.059, Pending_hits = 666, Reservation_fails = 3
L2_cache_bank[21]: Access = 57158, Miss = 3437, Miss_rate = 0.060, Pending_hits = 668, Reservation_fails = 3
L2_total_cache_accesses = 1273050
L2_total_cache_misses = 75492
L2_total_cache_miss_rate = 0.0593
L2_total_cache_pending_hits = 15103
L2_total_cache_reservation_fails = 52
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 800549
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14247
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58529
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 381840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 733
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16956
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 51
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 873325
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 399529
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2491140
icnt_total_pkts_simt_to_mem=1672626
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.9336
	minimum = 6
	maximum = 1258
Network latency average = 35.6925
	minimum = 6
	maximum = 952
Slowest packet = 835097
Flit latency average = 30.2075
	minimum = 6
	maximum = 952
Slowest flit = 1286337
Fragmentation average = 0.0599822
	minimum = 0
	maximum = 425
Injected packet rate average = 0.137206
	minimum = 0.115598 (at node 4)
	maximum = 0.157649 (at node 41)
Accepted packet rate average = 0.137206
	minimum = 0.115598 (at node 4)
	maximum = 0.157649 (at node 41)
Injected flit rate average = 0.231257
	minimum = 0.152529 (at node 4)
	maximum = 0.327153 (at node 37)
Accepted flit rate average= 0.231257
	minimum = 0.203049 (at node 46)
	maximum = 0.262603 (at node 13)
Injected packet length average = 1.68548
Accepted packet length average = 1.68548
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.9427 (13 samples)
	minimum = 6 (13 samples)
	maximum = 264.462 (13 samples)
Network latency average = 15.4161 (13 samples)
	minimum = 6 (13 samples)
	maximum = 197.154 (13 samples)
Flit latency average = 15.9087 (13 samples)
	minimum = 6 (13 samples)
	maximum = 196.538 (13 samples)
Fragmentation average = 0.00461542 (13 samples)
	minimum = 0 (13 samples)
	maximum = 33.2308 (13 samples)
Injected packet rate average = 0.0320351 (13 samples)
	minimum = 0.025988 (13 samples)
	maximum = 0.0849867 (13 samples)
Accepted packet rate average = 0.0320351 (13 samples)
	minimum = 0.025988 (13 samples)
	maximum = 0.0849867 (13 samples)
Injected flit rate average = 0.0500267 (13 samples)
	minimum = 0.0340411 (13 samples)
	maximum = 0.113216 (13 samples)
Accepted flit rate average = 0.0500267 (13 samples)
	minimum = 0.0389241 (13 samples)
	maximum = 0.152977 (13 samples)
Injected packet size average = 1.56162 (13 samples)
Accepted packet size average = 1.56162 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 36 min, 54 sec (5814 sec)
gpgpu_simulation_rate = 11466 (inst/sec)
gpgpu_simulation_rate = 1648 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 15195
gpu_sim_insn = 5472444
gpu_ipc =     360.1477
gpu_tot_sim_cycle = 9821892
gpu_tot_sim_insn = 72137142
gpu_tot_ipc =       7.3445
gpu_tot_issued_cta = 7154
max_total_param_size = 0
gpu_stall_dramfull = 542023
gpu_stall_icnt2sh    = 1926160
partiton_reqs_in_parallel = 334156
partiton_reqs_in_parallel_total    = 146057949
partiton_level_parallism =      21.9912
partiton_level_parallism_total  =      14.9047
partiton_reqs_in_parallel_util = 334156
partiton_reqs_in_parallel_util_total    = 146057949
gpu_sim_cycle_parition_util = 15195
gpu_tot_sim_cycle_parition_util    = 6663466
partiton_level_parallism_util =      21.9912
partiton_level_parallism_util_total  =      21.9194
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 1273050
L2_BW  =     254.8470 GB/Sec
L2_BW_total  =      12.6796 GB/Sec
gpu_total_sim_rate=12301

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2551415
	L1I_total_cache_misses = 4781
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 686784
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 684992
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2546634
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4781
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 686784
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2551415
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3840, 3355, 3676, 3717, 3372, 3281, 3657, 3347, 3414, 3889, 3291, 2892, 3565, 3428, 3570, 3527, 3188, 3150, 3263, 3952, 3199, 3434, 3094, 2909, 3186, 3555, 3277, 3222, 3137, 3266, 3194, 3351, 3026, 2542, 2861, 3235, 2489, 2737, 2788, 2598, 2742, 3370, 2656, 3049, 2817, 2825, 2822, 2800, 2799, 2139, 2268, 2576, 2485, 2698, 2329, 2630, 3375, 3073, 3147, 2594, 2285, 2395, 2495, 2319, 
gpgpu_n_tot_thrd_icount = 154123360
gpgpu_n_tot_w_icount = 4816355
gpgpu_n_stall_shd_mem = 3466054
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 881496
gpgpu_n_mem_write_global = 432213
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4663580
gpgpu_n_store_insn = 911389
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 21977088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3449663
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 11505
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5165192	W0_Idle:174894268	W0_Scoreboard:187279773	W1:1194393	W2:561755	W3:361284	W4:219353	W5:124978	W6:58203	W7:24007	W8:12163	W9:7068	W10:9247	W11:11094	W12:13211	W13:13244	W14:11165	W15:8140	W16:5720	W17:3630	W18:1991	W19:891	W20:308	W21:110	W22:66	W23:22	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2174312
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7051968 {8:881496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17290024 {40:432192,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46269024 {40:742411,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3457704 {8:432213,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1279 
maxdqlatency = 0 
maxmflatency = 492161 
averagemflatency = 735 
max_icnt2mem_latency = 491909 
max_icnt2sh_latency = 9821891 
mrq_lat_table:73657 	1893 	2214 	14676 	7388 	2311 	1769 	2343 	2875 	1154 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1075272 	206046 	9768 	5251 	2747 	2864 	3565 	3515 	2533 	705 	996 	475 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	319221 	39548 	400814 	233527 	166867 	123175 	8066 	3321 	2365 	2457 	2753 	3621 	3460 	2532 	705 	996 	475 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	347058 	190729 	325688 	17842 	207 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	326 	2658 	68673 	360513 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7157 	218 	25 	21 	66 	163 	256 	388 	433 	251 	159 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        29        30        31        26        16        16        18        16 
dram[1]:        16        24        16        16        16        16        17        16        29        23        44        22        42        16        29        32 
dram[2]:        16        16        16        16        16        16        16        16        30        30        44        28        16        16        44        16 
dram[3]:        16        16        16        16        17        16        16        16        30        24        39        25        16        18        16        16 
dram[4]:        34        26        16        16        16        16        16        16        30        16        16        35        44        16        16        16 
dram[5]:        32        16        16        16        16        16        16        16        23        16        23        44        18        16        32        16 
dram[6]:        18        16        16        16        16        16        17        16        30        20        28        20        16        20        16        16 
dram[7]:        16        16        16        16        16        15        16        16        30        16        19        18        16        17        34        16 
dram[8]:        16        16        16        16        15        15        17        16        30        30        44        16        95        16        16        16 
dram[9]:        20        16        16        16        15        15        16        16        35        27        17        44        17        16        26        33 
dram[10]:        17        16        16        16        17        16        16        16        33        32        16        18        16        16        16        16 
maximum service time to same row:
dram[0]:    368371    395084    590485    413002    341728    383596    486199    348063    431490    582215    360378    505699    550399    453805    421772    559381 
dram[1]:    446927    430035    479722    252251    343810    616236    385137    455953    325812    542696   1189826    482254    650087    699751    504058    547099 
dram[2]:    419842    556338    335328    566499    368285    370608    374592    348351    382860    437189    356638    350513    520529    596701    630959    635922 
dram[3]:    432851    293449    347945    458879    426623    398228    439998    366931    389193    427217    567505    560988    449080    513165    619774    501889 
dram[4]:    520907    604939    381468    457774    286930    342550    484528    408426    434618    422243    347335    516467    501805    348056    645773    563345 
dram[5]:    474582    279278    384850    857660    389021    819291    640808    341723    703384    397755    369528    334503    627838    435723    390091    464224 
dram[6]:    381203    712147    428947    559166    414258    518708    573648    427986    358984    344596    294458    324196    364475    486390    704904    330662 
dram[7]:    613659    389965    351552    637270    283441    602964    481982    443920    702507    628287    268327    332418    519606    842678    714805    509835 
dram[8]:    496215    537474    383115    391300    387499    324220    307782    394532    507566    781695    561752    380540    415503    618054    469959    455370 
dram[9]:    813432    349311    654456    355873    446489    754825    400165    477595    621101    521895    441913    459401    509217    466391    616117    486766 
dram[10]:    572872    602121    460613    420613    334636    276815    573730    349821    434290    338676    337697    382507    423869    608759    559706    550166 
average row accesses per activate:
dram[0]:  1.834337  1.911765  1.895425  1.940559  2.154150  1.917933  1.944262  1.935691  2.060071  1.973214  2.102990  2.036066  2.096677  2.044503  1.912088  2.014327 
dram[1]:  1.877095  1.966565  1.853968  1.839744  2.127907  1.878378  2.007194  2.102190  2.241497  2.099656  2.132617  2.175258  1.894895  2.031153  2.008876  2.045455 
dram[2]:  1.818941  2.013115  1.911348  1.963934  1.937716  1.922360  1.932624  2.053191  2.077922  2.101695  2.104693  2.088685  2.011834  2.090643  2.000000  2.026011 
dram[3]:  1.921053  1.951557  1.880878  1.904762  1.972393  2.000000  2.017301  1.951613  2.250896  2.075269  2.144781  2.143322  2.095808  2.045977  2.067647  1.938992 
dram[4]:  1.856749  1.883077  1.915825  1.869707  1.973154  1.894389  2.104839  2.000000  2.094406  2.120879  2.086379  2.080000  2.072464  2.053892  2.000000  1.950437 
dram[5]:  1.984424  1.927215  1.816993  2.049296  2.062500  2.000000  2.110701  2.079861  2.141447  1.980066  2.184783  2.118971  2.107143  2.005650  2.000000  2.000000 
dram[6]:  2.049080  1.901639  1.847095  1.944828  1.925532  1.926421  1.929012  1.996753  2.204152  2.025237  2.189831  2.202055  2.021277  2.135447  2.000000  2.040816 
dram[7]:  1.850318  1.911315  1.867508  1.982270  1.964401  1.943038  2.074733  2.097015  2.092783  2.071429  2.055556  2.189369  1.994236  2.128049  2.028169  2.075949 
dram[8]:  1.813411  1.974522  1.785507  1.930070  2.071429  1.902685  2.040892  1.962264  2.013072  2.003300  2.129450  2.127208  2.651235  2.032641  2.089506  2.071856 
dram[9]:  1.905605  1.966667  1.895683  1.840149  2.016778  1.979933  2.109155  2.055944  2.166023  2.087542  2.098684  1.970492  2.041177  2.014409  1.994490  2.098765 
dram[10]:  1.910769  1.877976  1.795222  1.937716  1.967391  1.899666  1.975439  1.996711  2.090615  2.142373  2.121622  2.056140  2.080906  2.045593  2.050296  1.978892 
average row locality = 110298/54834 = 2.011489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       431       441       419       419       403       455       429       436       408       451       431       424       472       507       458       471 
dram[1]:       462       457       422       420       410       411       405       422       445       415       411       433       427       447       462       472 
dram[2]:       456       431       402       442       419       447       414       429       425       432       414       464       452       486       448       470 
dram[3]:       463       409       444       413       460       420       425       431       433       402       442       443       468       472       466       483 
dram[4]:       465       428       415       428       422       429       392       419       410       407       434       432       470       454       464       464 
dram[5]:       448       435       418       427       449       403       419       434       446       412       415       435       470       476       449       499 
dram[6]:       475       487       440       420       399       414       453       456       435       437       448       447       457       488       472       471 
dram[7]:       413       438       436       413       440       453       423       422       426       442       431       446       474       466       487       446 
dram[8]:       439       450       448       420       426       411       404       449       431       420       442       412       470       464       465       458 
dram[9]:       450       450       397       375       435       437       438       432       387       424       440       418       467       466       485       455 
dram[10]:       441       446       399       430       412       408       422       444       427       443       431       399       434       456       459       488 
total reads: 77208
bank skew: 507/375 = 1.35
chip skew: 7199/6921 = 1.04
number of total write accesses:
dram[0]:       178       209       161       136       142       176       164       166       175       212       202       197       222       274       238       232 
dram[1]:       210       190       162       154       139       145       153       154       214       196       184       200       204       205       217       248 
dram[2]:       197       183       137       157       141       172       131       150       215       188       169       219       228       229       202       231 
dram[3]:       194       155       156       147       183       156       158       174       195       177       195       215       232       240       237       248 
dram[4]:       209       184       154       146       166       145       130       167       189       172       194       192       245       232       212       205 
dram[5]:       189       174       138       155       178       135       153       165       205       184       188       224       238       234       215       255 
dram[6]:       193       209       164       144       144       162       172       159       202       205       198       196       208       253       236       229 
dram[7]:       168       187       156       146       167       161       160       140       183       196       198       213       218       232       233       210 
dram[8]:       183       170       168       132       154       156       145       175       185       187       216       190       389       221       212       234 
dram[9]:       196       199       130       120       166       155       161       156       174       196       198       183       227       233       239       225 
dram[10]:       180       185       127       130       131       160       141       163       219       189       197       187       209       217       234       262 
total reads: 33090
bank skew: 389/120 = 3.24
chip skew: 3117/2931 = 1.06
average mf latency per bank:
dram[0]:       6882      7147      8025      7363      8040      7913      8823      7016     10832      8794      9650     10991      9411      8440      6094      7917
dram[1]:       7247      6847      7724      7436      9407      8594      7596     11546      8037      9926     12328     10620      9866      8999      5006      5843
dram[2]:       7075      5203      8347      9035      7807     10925     10868     10559      9212     10514     11577     10365      8155     10180      8430      5939
dram[3]:       8297      7082      9252      7610      7390      8692      8933      6292     10470     12097     10059     12099      9209      9516      6189      8338
dram[4]:       7443      8564      7998      7477      7880      8954     10397      6423     11676      9400     12621     13238      9881      7913      9192      7846
dram[5]:       7051      6527      9896      6290      9565      5516      7913      7322     10968      9720     10597      9958      9047     10907      8075      6455
dram[6]:       8679      6649      6073      8878      6844      8914      7855      7983     10449      8932     11228     11684      9180      7942      9079      6725
dram[7]:       6507      5637      7398      9168     11579      7833      6671      8786      8151      9464     12759     10968      8623      8364      7824      7978
dram[8]:       7107      8429      9726      6776      8852      9274      8212      8030      9375     11171     11129      9282     11805      9528      7490      6145
dram[9]:       7438      7525      9869     11153      8075      6398      4725      8840     10588     10358     11130     10836      9238      9658      8380      8536
dram[10]:       5597      7700     10778     10192      8394      8688     10896      9988     10501     10970     10912     11674      8443      7988      6850      6047
maximum mf latency per bank:
dram[0]:     283742    270718    374937    492150    356714    330364    382751    455691    395788    440054    361924    442665    359301    380147    239097    453087
dram[1]:     364516    437468    453081    343675    400999    382752    359304    455693    395778    398382    387974    343243    380146    479150    236677    421827
dram[2]:     440063    238081    434846    424432    325156    419221    419217    416616    374933    434851    458297    414004    437456    429652    492160    455689
dram[3]:     346282    286144    408810    364517    296375    364516    421810    244680    458291    398380    257491    442664    346263    492161    403114    364514
dram[4]:     286145    471321    421826    387957    330650    427050    463505    231311    434847    359304    356697    421825    484356    421840    458297    354086
dram[5]:     423793    442667    387952    384977    403576    270717    455703    348556    476532    395776    369728    424444    364214    424427    421826    468713
dram[6]:     372330    466109    213249    406207    346295    335859    361908    421821    455691    398378    455689    429653    427045    259904    489569    390569
dram[7]:     372346    354097    393183    398380    486966    356702    484345    361895    361911    442654    437448    427036    398382    262719    348886    393185
dram[8]:     249879    440061    387961    476530    393173    424417    338466    411420    275930    395777    397950    184477    273320    419221    421820    205459
dram[9]:     304357    442668    432247    489549    270714    458298    114733    351502    442668    442667    453087    273146    333000    400983    492159    385354
dram[10]:     281149    380146    390554    489550    382396    424440    314670    429642    458278    419222    348883    377148    398383    387955    393185    442665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12401579 n_nop=12356553 n_act=5114 n_pre=5098 n_req=10139 n_rd=28220 n_write=6594 bw_util=0.005614
n_activity=197527 dram_eff=0.3525
bk0: 1724a 12383268i bk1: 1764a 12381282i bk2: 1676a 12383394i bk3: 1676a 12384130i bk4: 1612a 12383102i bk5: 1820a 12381267i bk6: 1716a 12383241i bk7: 1744a 12382844i bk8: 1632a 12382828i bk9: 1804a 12380899i bk10: 1724a 12382772i bk11: 1696a 12381415i bk12: 1888a 12379134i bk13: 2028a 12377727i bk14: 1832a 12379969i bk15: 1884a 12379134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0392232
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12401579 n_nop=12357735 n_act=4919 n_pre=4903 n_req=9896 n_rd=27684 n_write=6338 bw_util=0.005487
n_activity=191875 dram_eff=0.3546
bk0: 1848a 12379227i bk1: 1828a 12380508i bk2: 1688a 12382402i bk3: 1680a 12382116i bk4: 1640a 12384165i bk5: 1644a 12381938i bk6: 1620a 12383626i bk7: 1688a 12382751i bk8: 1780a 12381278i bk9: 1660a 12382266i bk10: 1644a 12385254i bk11: 1732a 12383200i bk12: 1708a 12382248i bk13: 1788a 12381865i bk14: 1848a 12381232i bk15: 1888a 12379465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0354544
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12401579 n_nop=12357311 n_act=4984 n_pre=4968 n_req=9980 n_rd=28124 n_write=6192 bw_util=0.005534
n_activity=194353 dram_eff=0.3531
bk0: 1824a 12379678i bk1: 1724a 12381810i bk2: 1608a 12383745i bk3: 1768a 12381346i bk4: 1676a 12383328i bk5: 1788a 12380688i bk6: 1656a 12383026i bk7: 1716a 12381859i bk8: 1700a 12381546i bk9: 1728a 12380490i bk10: 1656a 12383884i bk11: 1856a 12380174i bk12: 1808a 12380757i bk13: 1944a 12378761i bk14: 1792a 12380615i bk15: 1880a 12378699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0393568
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12401579 n_nop=12356781 n_act=5018 n_pre=5002 n_req=10136 n_rd=28296 n_write=6482 bw_util=0.005609
n_activity=196927 dram_eff=0.3532
bk0: 1852a 12380954i bk1: 1636a 12382667i bk2: 1776a 12381064i bk3: 1652a 12382762i bk4: 1840a 12380768i bk5: 1680a 12382426i bk6: 1700a 12383249i bk7: 1724a 12380899i bk8: 1732a 12382007i bk9: 1608a 12383914i bk10: 1768a 12382929i bk11: 1772a 12382218i bk12: 1872a 12379340i bk13: 1888a 12379091i bk14: 1864a 12380372i bk15: 1932a 12377556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0395707
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12401579 n_nop=12357767 n_act=4954 n_pre=4938 n_req=9875 n_rd=27732 n_write=6188 bw_util=0.00547
n_activity=193613 dram_eff=0.3504
bk0: 1860a 12380013i bk1: 1712a 12381790i bk2: 1660a 12383227i bk3: 1712a 12383325i bk4: 1688a 12381911i bk5: 1716a 12382027i bk6: 1568a 12384525i bk7: 1676a 12382077i bk8: 1640a 12382769i bk9: 1628a 12383337i bk10: 1736a 12383183i bk11: 1728a 12381931i bk12: 1880a 12379798i bk13: 1816a 12379744i bk14: 1856a 12380498i bk15: 1856a 12379385i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.039254
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12401579 n_nop=12357129 n_act=4950 n_pre=4934 n_req=10065 n_rd=28140 n_write=6426 bw_util=0.005574
n_activity=194803 dram_eff=0.3549
bk0: 1792a 12382251i bk1: 1740a 12381728i bk2: 1672a 12384559i bk3: 1708a 12382251i bk4: 1796a 12380885i bk5: 1612a 12382412i bk6: 1676a 12382868i bk7: 1736a 12381427i bk8: 1784a 12380972i bk9: 1648a 12383020i bk10: 1660a 12383455i bk11: 1740a 12380183i bk12: 1880a 12380110i bk13: 1904a 12378407i bk14: 1796a 12379939i bk15: 1996a 12377748i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0388226
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12401579 n_nop=12356078 n_act=5088 n_pre=5072 n_req=10273 n_rd=28796 n_write=6545 bw_util=0.005699
n_activity=199172 dram_eff=0.3549
bk0: 1900a 12381529i bk1: 1948a 12379624i bk2: 1760a 12380414i bk3: 1680a 12382822i bk4: 1596a 12383606i bk5: 1656a 12382033i bk6: 1812a 12379500i bk7: 1824a 12380549i bk8: 1740a 12380968i bk9: 1748a 12380164i bk10: 1792a 12381574i bk11: 1788a 12381837i bk12: 1828a 12381100i bk13: 1952a 12378228i bk14: 1888a 12378583i bk15: 1884a 12378560i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0406385
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12401579 n_nop=12357099 n_act=4966 n_pre=4950 n_req=10024 n_rd=28224 n_write=6340 bw_util=0.005574
n_activity=195215 dram_eff=0.3541
bk0: 1652a 12383232i bk1: 1752a 12382380i bk2: 1744a 12381928i bk3: 1652a 12382057i bk4: 1760a 12381042i bk5: 1812a 12380048i bk6: 1692a 12382789i bk7: 1688a 12382299i bk8: 1704a 12382506i bk9: 1768a 12381993i bk10: 1724a 12380567i bk11: 1784a 12381488i bk12: 1896a 12380354i bk13: 1864a 12379208i bk14: 1948a 12378091i bk15: 1784a 12380206i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0401867
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12401579 n_nop=12357217 n_act=4973 n_pre=4957 n_req=10126 n_rd=28036 n_write=6396 bw_util=0.005553
n_activity=196348 dram_eff=0.3507
bk0: 1756a 12382262i bk1: 1800a 12382227i bk2: 1792a 12380301i bk3: 1680a 12384704i bk4: 1704a 12382256i bk5: 1644a 12381632i bk6: 1616a 12383629i bk7: 1796a 12381349i bk8: 1724a 12381201i bk9: 1680a 12382133i bk10: 1768a 12380870i bk11: 1648a 12381960i bk12: 1880a 12379732i bk13: 1856a 12379923i bk14: 1860a 12381001i bk15: 1832a 12379916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0383777
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12401579 n_nop=12357684 n_act=4922 n_pre=4906 n_req=9914 n_rd=27824 n_write=6243 bw_util=0.005494
n_activity=192575 dram_eff=0.3538
bk0: 1800a 12381747i bk1: 1800a 12381081i bk2: 1588a 12386175i bk3: 1500a 12386110i bk4: 1740a 12381697i bk5: 1748a 12382081i bk6: 1752a 12382367i bk7: 1728a 12382619i bk8: 1548a 12384546i bk9: 1696a 12381815i bk10: 1760a 12381264i bk11: 1672a 12381588i bk12: 1868a 12379635i bk13: 1864a 12379136i bk14: 1940a 12380123i bk15: 1820a 12379647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0377721
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12401579 n_nop=12357792 n_act=4947 n_pre=4931 n_req=9870 n_rd=27756 n_write=6153 bw_util=0.005468
n_activity=193747 dram_eff=0.35
bk0: 1764a 12383225i bk1: 1784a 12382102i bk2: 1596a 12383962i bk3: 1720a 12384279i bk4: 1648a 12383916i bk5: 1632a 12383084i bk6: 1688a 12383896i bk7: 1776a 12381593i bk8: 1708a 12381079i bk9: 1772a 12382259i bk10: 1724a 12383078i bk11: 1596a 12385182i bk12: 1736a 12381328i bk13: 1824a 12380626i bk14: 1836a 12380041i bk15: 1952a 12378485i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0375289

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58450, Miss = 3451, Miss_rate = 0.059, Pending_hits = 779, Reservation_fails = 7
L2_cache_bank[1]: Access = 59051, Miss = 3604, Miss_rate = 0.061, Pending_hits = 747, Reservation_fails = 4
L2_cache_bank[2]: Access = 58449, Miss = 3444, Miss_rate = 0.059, Pending_hits = 738, Reservation_fails = 5
L2_cache_bank[3]: Access = 58602, Miss = 3477, Miss_rate = 0.059, Pending_hits = 746, Reservation_fails = 4
L2_cache_bank[4]: Access = 58273, Miss = 3430, Miss_rate = 0.059, Pending_hits = 733, Reservation_fails = 3
L2_cache_bank[5]: Access = 59175, Miss = 3601, Miss_rate = 0.061, Pending_hits = 756, Reservation_fails = 8
L2_cache_bank[6]: Access = 59423, Miss = 3601, Miss_rate = 0.061, Pending_hits = 764, Reservation_fails = 8
L2_cache_bank[7]: Access = 58618, Miss = 3473, Miss_rate = 0.059, Pending_hits = 736, Reservation_fails = 10
L2_cache_bank[8]: Access = 58906, Miss = 3472, Miss_rate = 0.059, Pending_hits = 774, Reservation_fails = 4
L2_cache_bank[9]: Access = 59092, Miss = 3461, Miss_rate = 0.059, Pending_hits = 754, Reservation_fails = 6
L2_cache_bank[10]: Access = 59066, Miss = 3514, Miss_rate = 0.059, Pending_hits = 731, Reservation_fails = 4
L2_cache_bank[11]: Access = 59215, Miss = 3521, Miss_rate = 0.059, Pending_hits = 750, Reservation_fails = 6
L2_cache_bank[12]: Access = 59078, Miss = 3579, Miss_rate = 0.061, Pending_hits = 768, Reservation_fails = 6
L2_cache_bank[13]: Access = 59542, Miss = 3620, Miss_rate = 0.061, Pending_hits = 748, Reservation_fails = 3
L2_cache_bank[14]: Access = 58810, Miss = 3530, Miss_rate = 0.060, Pending_hits = 731, Reservation_fails = 4
L2_cache_bank[15]: Access = 58698, Miss = 3526, Miss_rate = 0.060, Pending_hits = 719, Reservation_fails = 10
L2_cache_bank[16]: Access = 79893, Miss = 3525, Miss_rate = 0.044, Pending_hits = 917, Reservation_fails = 4
L2_cache_bank[17]: Access = 58355, Miss = 3484, Miss_rate = 0.060, Pending_hits = 720, Reservation_fails = 7
L2_cache_bank[18]: Access = 58348, Miss = 3499, Miss_rate = 0.060, Pending_hits = 742, Reservation_fails = 8
L2_cache_bank[19]: Access = 58074, Miss = 3457, Miss_rate = 0.060, Pending_hits = 719, Reservation_fails = 2
L2_cache_bank[20]: Access = 58145, Miss = 3425, Miss_rate = 0.059, Pending_hits = 718, Reservation_fails = 3
L2_cache_bank[21]: Access = 58642, Miss = 3514, Miss_rate = 0.060, Pending_hits = 732, Reservation_fails = 10
L2_total_cache_accesses = 1313905
L2_total_cache_misses = 77208
L2_total_cache_miss_rate = 0.0588
L2_total_cache_pending_hits = 16522
L2_total_cache_reservation_fails = 126
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 808720
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14247
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58529
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 411389
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2152
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18672
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 125
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 881496
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 432213
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2540166
icnt_total_pkts_simt_to_mem=1746165
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.7022
	minimum = 6
	maximum = 828
Network latency average = 44.0064
	minimum = 6
	maximum = 579
Slowest packet = 2549106
Flit latency average = 52.7248
	minimum = 6
	maximum = 578
Slowest flit = 4169467
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0537778
	minimum = 0.0421219 (at node 7)
	maximum = 0.317658 (at node 44)
Accepted packet rate average = 0.0537778
	minimum = 0.0421219 (at node 7)
	maximum = 0.317658 (at node 44)
Injected flit rate average = 0.0806667
	minimum = 0.0606818 (at node 45)
	maximum = 0.329867 (at node 44)
Accepted flit rate average= 0.0806667
	minimum = 0.0505463 (at node 7)
	maximum = 0.623108 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.1398 (14 samples)
	minimum = 6 (14 samples)
	maximum = 304.714 (14 samples)
Network latency average = 17.4582 (14 samples)
	minimum = 6 (14 samples)
	maximum = 224.429 (14 samples)
Flit latency average = 18.5384 (14 samples)
	minimum = 6 (14 samples)
	maximum = 223.786 (14 samples)
Fragmentation average = 0.00428575 (14 samples)
	minimum = 0 (14 samples)
	maximum = 30.8571 (14 samples)
Injected packet rate average = 0.0335881 (14 samples)
	minimum = 0.0271404 (14 samples)
	maximum = 0.101606 (14 samples)
Accepted packet rate average = 0.0335881 (14 samples)
	minimum = 0.0271404 (14 samples)
	maximum = 0.101606 (14 samples)
Injected flit rate average = 0.0522152 (14 samples)
	minimum = 0.035944 (14 samples)
	maximum = 0.128691 (14 samples)
Accepted flit rate average = 0.0522152 (14 samples)
	minimum = 0.0397543 (14 samples)
	maximum = 0.186558 (14 samples)
Injected packet size average = 1.55457 (14 samples)
Accepted packet size average = 1.55457 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 37 min, 44 sec (5864 sec)
gpgpu_simulation_rate = 12301 (inst/sec)
gpgpu_simulation_rate = 1674 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 303312
gpu_sim_insn = 17757560
gpu_ipc =      58.5455
gpu_tot_sim_cycle = 10352426
gpu_tot_sim_insn = 89894702
gpu_tot_ipc =       8.6834
gpu_tot_issued_cta = 7665
max_total_param_size = 0
gpu_stall_dramfull = 2332443
gpu_stall_icnt2sh    = 7447203
partiton_reqs_in_parallel = 4882444
partiton_reqs_in_parallel_total    = 146392105
partiton_level_parallism =      16.0971
partiton_level_parallism_total  =      14.6125
partiton_reqs_in_parallel_util = 4882444
partiton_reqs_in_parallel_util_total    = 146392105
gpu_sim_cycle_parition_util = 302951
gpu_tot_sim_cycle_parition_util    = 6678661
partiton_level_parallism_util =      16.1163
partiton_level_parallism_util_total  =      21.6676
partiton_replys_in_parallel = 1970440
partiton_replys_in_parallel_total    = 1313905
L2_BW  =     615.7560 GB/Sec
L2_BW_total  =      30.0706 GB/Sec
gpu_total_sim_rate=11846

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3624972
	L1I_total_cache_misses = 4781
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 744016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 742224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3620191
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4781
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 744016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3624972
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5300, 4657, 4947, 5249, 4824, 4616, 5069, 4825, 4755, 5277, 4736, 4299, 5101, 4784, 5068, 4860, 4590, 4544, 4714, 5325, 4561, 4991, 4569, 4316, 4570, 5001, 4567, 4562, 4391, 4647, 4575, 4671, 4128, 3758, 3996, 4447, 3645, 3794, 3788, 3726, 3864, 4466, 3745, 4179, 3901, 3889, 4062, 3927, 4030, 3254, 3386, 3710, 3671, 3882, 3407, 3685, 4486, 4081, 4194, 3695, 3272, 3299, 3526, 3488, 
gpgpu_n_tot_thrd_icount = 220107936
gpgpu_n_tot_w_icount = 6878373
gpgpu_n_stall_shd_mem = 11063746
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2246519
gpgpu_n_mem_write_global = 1037630
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7327570
gpgpu_n_store_insn = 1611429
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23808512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11023025
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 35835
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16522977	W0_Idle:175036404	W0_Scoreboard:190683144	W1:1436475	W2:730017	W3:514168	W4:369114	W5:266777	W6:185257	W7:134898	W8:110132	W9:99973	W10:108427	W11:112779	W12:118319	W13:110590	W14:87958	W15:63275	W16:42390	W17:26514	W18:13906	W19:6135	W20:2140	W21:755	W22:440	W23:138	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2337796
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17972152 {8:2246519,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41513712 {40:1037516,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136691096 {40:1683569,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8301040 {8:1037630,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1365 
maxdqlatency = 0 
maxmflatency = 492161 
averagemflatency = 556 
max_icnt2mem_latency = 491909 
max_icnt2sh_latency = 10352387 
mrq_lat_table:153644 	3430 	3628 	25903 	16308 	4027 	3112 	4715 	5654 	2161 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2469138 	746052 	16526 	10708 	6597 	7408 	11313 	7990 	6269 	705 	996 	475 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	337327 	83977 	1240518 	755233 	348540 	438801 	28185 	5765 	5733 	5548 	7363 	11171 	7813 	6193 	705 	996 	475 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	506827 	586764 	1079763 	72200 	993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	326 	2658 	68673 	965930 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7230 	649 	85 	60 	70 	163 	256 	388 	433 	251 	159 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        42        33        20        16        16        16        16        16        29        30        31        42        46        46        18        45 
dram[1]:        44        24        16        22        16        16        17        16        29        30        44        22        42        42        29        32 
dram[2]:        38        35        16        16        16        16        16        16        30        30        44        45        33        48        44        44 
dram[3]:        46        40        20        26        17        16        16        16        30        24        39        33        34        25        44        35 
dram[4]:        34        26        17        18        16        16        16        16        30        30        45        35        44        49        47        41 
dram[5]:        32        43        16        18        16        16        16        16        30        30        28        44        41        32        32        46 
dram[6]:        24        30        16        16        16        16        17        16        30        30        30        42        47        43        43        45 
dram[7]:        37        36        16        16        16        16        16        16        30        30        19        42        41        43        34        39 
dram[8]:        46        38        16        16        15        15        17        16        30        30        44        45        95        47        46        37 
dram[9]:        20        48        16        16        15        16        16        16        35        27        23        44        17        45        26        33 
dram[10]:        22        16        16        16        17        16        16        16        33        32        42        35        32        46        43        47 
maximum service time to same row:
dram[0]:    368371    395084    590485    413002    341728    383596    486199    348063    431490    582215    360378    505699    550399    453805    421772    559381 
dram[1]:    446927    430035    479722    252251    343810    616236    385137    455953    325812    542696   1189826    482254    650087    699751    504058    547099 
dram[2]:    419842    556338    335328    566499    368285    370608    374592    348351    382860    437189    356638    350513    520529    596701    630959    635922 
dram[3]:    432851    293449    347945    458879    426623    398228    439998    366931    389193    427217    567505    560988    449080    513165    619774    501889 
dram[4]:    520907    604939    381468    457774    286930    342550    484528    408426    434618    422243    347335    516467    501805    348056    645773    563345 
dram[5]:    474582    279278    384850    857660    389021    819291    640808    341723    703384    397755    369528    334503    627838    435723    390091    464224 
dram[6]:    381203    712147    428947    559166    414258    518708    573648    427986    358984    344596    294458    324196    364475    486390    704904    330662 
dram[7]:    613659    389965    351552    637270    283441    602964    481982    443920    702507    628287    268327    332418    519606    842678    714805    509835 
dram[8]:    496215    537474    383115    391300    387499    324220    307782    394532    507566    781695    561752    380540    415503    618054    469959    455370 
dram[9]:    813432    349311    654456    355873    446489    754825    400165    477595    621101    521895    441913    459401    509217    466391    616117    486766 
dram[10]:    572872    602121    460613    420613    334636    276815    573730    349821    434290    338676    337697    382507    423869    608759    559706    550166 
average row accesses per activate:
dram[0]:  1.694848  1.756983  1.669643  1.708459  1.829457  1.760753  1.744620  1.710667  1.775385  1.748603  1.784073  1.785494  1.766414  1.767333  1.696682  1.746667 
dram[1]:  1.676662  1.729396  1.655977  1.695976  1.819697  1.725575  1.742075  1.784682  1.865948  1.746334  1.858075  1.812689  1.684879  1.734513  1.784516  1.744656 
dram[2]:  1.681347  1.729946  1.698198  1.701016  1.759644  1.758815  1.739910  1.765537  1.779221  1.789713  1.786834  1.813683  1.759690  1.802729  1.699257  1.750294 
dram[3]:  1.667098  1.707627  1.701854  1.691630  1.779202  1.784457  1.743814  1.725244  1.811966  1.811350  1.829694  1.802941  1.769697  1.739905  1.740606  1.715137 
dram[4]:  1.663804  1.675378  1.732331  1.721650  1.767933  1.687853  1.785047  1.789244  1.825633  1.812500  1.779087  1.786629  1.808354  1.784595  1.690998  1.690909 
dram[5]:  1.724832  1.678478  1.693009  1.812793  1.774929  1.746706  1.807299  1.793948  1.811127  1.768293  1.841122  1.798825  1.787955  1.750623  1.768041  1.754739 
dram[6]:  1.722365  1.665413  1.678521  1.754545  1.762048  1.739766  1.739946  1.805746  1.856481  1.784457  1.866165  1.851632  1.742347  1.785366  1.739130  1.710588 
dram[7]:  1.668547  1.727786  1.700000  1.693732  1.732673  1.737589  1.780250  1.800298  1.794030  1.774194  1.795129  1.861538  1.740971  1.811921  1.735084  1.739623 
dram[8]:  1.690934  1.726761  1.650553  1.720896  1.813433  1.709902  1.795588  1.769231  1.760234  1.755255  1.790698  1.751118  2.016624  1.762376  1.727273  1.773300 
dram[9]:  1.739011  1.742282  1.683486  1.665590  1.732272  1.759420  1.768258  1.777299  1.800314  1.786550  1.809309  1.781591  1.773537  1.760248  1.739394  1.745783 
dram[10]:  1.709366  1.670635  1.654655  1.725460  1.755043  1.727794  1.739766  1.790323  1.796512  1.871318  1.812030  1.767372  1.769231  1.743329  1.764031  1.747002 
average row locality = 222636/126903 = 1.754379
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       909       899       841       860       864       932       883       907       831       874       835       833       975      1016       962       987 
dram[1]:       919       915       845       852       878       875       874       894       868       848       823       859       920       950       961       991 
dram[2]:       926       910       848       879       875       904       867       908       855       853       837       887       938       995       954      1001 
dram[3]:       930       879       891       858       910       886       879       888       881       840       888       868       986       989       976       979 
dram[4]:       949       882       858       875       898       879       849       885       849       841       859       873       988       945       962       967 
dram[5]:       916       912       849       864       896       869       896       903       872       823       841       861       969       974       950      1008 
dram[6]:       951       948       880       868       853       862       931       941       856       857       883       886       951       993       993       986 
dram[7]:       863       892       909       872       897       904       908       885       855       862       876       860       971       953       998       952 
dram[8]:       892       903       882       870       885       879       877       918       864       842       869       832       970       973       980       963 
dram[9]:       907       919       830       795       876       889       908       899       815       858       863       826       962       973       983       979 
dram[10]:       896       913       842       863       884       872       884       900       858       867       855       828       928       952       947       987 
total reads: 158460
bank skew: 1016/795 = 1.28
chip skew: 14639/14272 = 1.03
number of total write accesses:
dram[0]:       374       359       281       271       316       378       333       376       323       378       330       324       424       488       470       454 
dram[1]:       367       344       291       286       323       326       335       341       343       343       316       341       406       422       422       478 
dram[2]:       372       384       283       293       311       343       297       342       378       330       303       359       424       458       419       485 
dram[3]:       357       330       302       294       339       331       319       349       391       341       369       358       474       476       460       460 
dram[4]:       407       336       294       294       359       316       297       346       376       348       349       383       484       422       428       428 
dram[5]:       369       367       265       298       350       324       342       342       365       337       341       364       456       430       422       473 
dram[6]:       389       381       300       290       317       328       367       379       347       360       358       362       415       471       487       468 
dram[7]:       320       333       332       317       328       321       372       323       347       348       377       350       427       415       456       431 
dram[8]:       339       323       313       283       330       347       344       370       340       327       363       343       607       451       445       445 
dram[9]:       359       379       271       236       321       325       351       338       330       364       342       316       432       444       452       470 
dram[10]:       345       350       260       262       334       334       306       321       378       340       350       342       406       420       436       470 
total reads: 64176
bank skew: 607/236 = 2.57
chip skew: 6019/5654 = 1.06
average mf latency per bank:
dram[0]:       7284      7798      8312      7692      7831      7711      8800      7680      9639      8495      9532     10375      7815      7317      5819      6812
dram[1]:       7729      7601      7966      7847      8517      8246      7932      9622      8495      9191     11000      9756      7893      7384      5465      5776
dram[2]:       7611      6536      7875      8371      8070      9444      9572      9150      8645      9540     10298      9624      7180      8027      7203      5562
dram[3]:       8275      7544      8491      7554      7795      8255      8907      7597      8984     10113      9362     10723      7361      7629      6059      7017
dram[4]:       7483      8429      7970      7627      7870      8503      9627      7700      9831      8885     10852     10775      7837      7104      7535      6642
dram[5]:       7491      7175      9177      7125      8914      6799      8309      8267      9936      9460      9843      9677      7483      8636      6877      5940
dram[6]:       8032      7420      7177      8445      7661      8615      8240      7995      9826      8936     10016     10095      7516      6908      6957      6058
dram[7]:       7491      7171      7327      8193      9976      8233      7333      8683      8503      9070     10556     10201      7269      7460      6791      7021
dram[8]:       7844      8512      8817      7302      8561      8680      8110      8204      9100     10268     10188      9163      9165      7644      6652      6181
dram[9]:       7825      7616      8683      9668      8213      7270      6657      8785      9496      9423     10188     10067      7585      7917      7223      6903
dram[10]:       6833      8036      9153      9098      7929      8310      9866      9523      9552     10005      9978     10265      7410      7183      6365      5889
maximum mf latency per bank:
dram[0]:     283742    270718    374937    492150    356714    330364    382751    455691    395788    440054    361924    442665    359301    380147    239097    453087
dram[1]:     364516    437468    453081    343675    400999    382752    359304    455693    395778    398382    387974    343243    380146    479150    236677    421827
dram[2]:     440063    238081    434846    424432    325156    419221    419217    416616    374933    434851    458297    414004    437456    429652    492160    455689
dram[3]:     346282    286144    408810    364517    296375    364516    421810    244680    458291    398380    257491    442664    346263    492161    403114    364514
dram[4]:     286145    471321    421826    387957    330650    427050    463505    231311    434847    359304    356697    421825    484356    421840    458297    354086
dram[5]:     423793    442667    387952    384977    403576    270717    455703    348556    476532    395776    369728    424444    364214    424427    421826    468713
dram[6]:     372330    466109    213249    406207    346295    335859    361908    421821    455691    398378    455689    429653    427045    259904    489569    390569
dram[7]:     372346    354097    393183    398380    486966    356702    484345    361895    361911    442654    437448    427036    398382    262719    348886    393185
dram[8]:     249879    440061    387961    476530    393173    424417    338466    411420    275930    395777    397950    184477    273320    419221    421820    205459
dram[9]:     304357    442668    432247    489549    270714    458298    114733    351502    442668    442667    453087    273146    333000    400983    492159    385354
dram[10]:     281149    380146    390554    489550    382396    424440    314670    429642    458278    419222    348883    377148    398383    387955    393185    442665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12964784 n_nop=12869958 n_act=11623 n_pre=11607 n_req=20287 n_rd=57632 n_write=13964 bw_util=0.01104
n_activity=417491 dram_eff=0.343
bk0: 3636a 12924042i bk1: 3596a 12923251i bk2: 3364a 12927723i bk3: 3440a 12926249i bk4: 3456a 12924096i bk5: 3728a 12920685i bk6: 3532a 12924977i bk7: 3628a 12922418i bk8: 3324a 12926329i bk9: 3496a 12922268i bk10: 3340a 12927477i bk11: 3332a 12925200i bk12: 3900a 12918657i bk13: 4064a 12916070i bk14: 3848a 12917311i bk15: 3948a 12916475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0693714
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12964784 n_nop=12871393 n_act=11395 n_pre=11379 n_req=19956 n_rd=57088 n_write=13529 bw_util=0.01089
n_activity=410264 dram_eff=0.3443
bk0: 3676a 12920656i bk1: 3660a 12923230i bk2: 3380a 12925758i bk3: 3408a 12924681i bk4: 3512a 12924567i bk5: 3500a 12922371i bk6: 3496a 12923359i bk7: 3576a 12923018i bk8: 3472a 12924762i bk9: 3392a 12924037i bk10: 3292a 12929593i bk11: 3436a 12925925i bk12: 3680a 12922378i bk13: 3800a 12920751i bk14: 3844a 12920419i bk15: 3964a 12916935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0688335
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12964784 n_nop=12870267 n_act=11551 n_pre=11535 n_req=20218 n_rd=57748 n_write=13683 bw_util=0.01102
n_activity=413931 dram_eff=0.3451
bk0: 3704a 12921545i bk1: 3640a 12921444i bk2: 3392a 12925901i bk3: 3516a 12923489i bk4: 3500a 12924355i bk5: 3616a 12921430i bk6: 3468a 12923768i bk7: 3632a 12920912i bk8: 3420a 12923045i bk9: 3412a 12923247i bk10: 3348a 12926524i bk11: 3548a 12924503i bk12: 3752a 12919923i bk13: 3980a 12918364i bk14: 3816a 12919821i bk15: 4004a 12914854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0710961
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12964784 n_nop=12869177 n_act=11702 n_pre=11686 n_req=20478 n_rd=58112 n_write=14107 bw_util=0.01114
n_activity=420731 dram_eff=0.3433
bk0: 3720a 12921917i bk1: 3516a 12925050i bk2: 3564a 12923094i bk3: 3432a 12924382i bk4: 3640a 12921805i bk5: 3544a 12924041i bk6: 3516a 12925324i bk7: 3552a 12921560i bk8: 3524a 12921187i bk9: 3360a 12924714i bk10: 3552a 12924964i bk11: 3472a 12924470i bk12: 3944a 12916865i bk13: 3956a 12916804i bk14: 3904a 12917769i bk15: 3916a 12916207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0707329
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12964784 n_nop=12870293 n_act=11571 n_pre=11555 n_req=20226 n_rd=57436 n_write=13929 bw_util=0.01101
n_activity=414170 dram_eff=0.3446
bk0: 3796a 12919416i bk1: 3528a 12922673i bk2: 3432a 12925748i bk3: 3500a 12924500i bk4: 3592a 12921472i bk5: 3516a 12921351i bk6: 3396a 12924812i bk7: 3540a 12922149i bk8: 3396a 12924151i bk9: 3364a 12923754i bk10: 3436a 12924818i bk11: 3492a 12922640i bk12: 3952a 12918129i bk13: 3780a 12918186i bk14: 3848a 12917979i bk15: 3868a 12917039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0776051
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12964784 n_nop=12870413 n_act=11451 n_pre=11435 n_req=20248 n_rd=57612 n_write=13873 bw_util=0.01103
n_activity=416384 dram_eff=0.3434
bk0: 3664a 12922654i bk1: 3648a 12921215i bk2: 3396a 12926386i bk3: 3456a 12924941i bk4: 3584a 12920893i bk5: 3476a 12921272i bk6: 3584a 12921912i bk7: 3612a 12922344i bk8: 3488a 12923138i bk9: 3292a 12926148i bk10: 3364a 12925136i bk11: 3444a 12923398i bk12: 3876a 12918352i bk13: 3896a 12917268i bk14: 3800a 12918468i bk15: 4032a 12915638i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0759808
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12964784 n_nop=12868439 n_act=11738 n_pre=11722 n_req=20658 n_rd=58556 n_write=14329 bw_util=0.01124
n_activity=422622 dram_eff=0.3449
bk0: 3804a 12919929i bk1: 3792a 12919144i bk2: 3520a 12922479i bk3: 3472a 12925190i bk4: 3412a 12923760i bk5: 3448a 12923134i bk6: 3724a 12918873i bk7: 3764a 12919286i bk8: 3424a 12923052i bk9: 3428a 12923346i bk10: 3532a 12923138i bk11: 3544a 12923133i bk12: 3804a 12919992i bk13: 3972a 12916576i bk14: 3972a 12916010i bk15: 3944a 12914745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0747517
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12964784 n_nop=12870064 n_act=11543 n_pre=11527 n_req=20254 n_rd=57828 n_write=13822 bw_util=0.01105
n_activity=414521 dram_eff=0.3457
bk0: 3452a 12925831i bk1: 3568a 12923828i bk2: 3636a 12923509i bk3: 3488a 12922487i bk4: 3588a 12921567i bk5: 3616a 12921058i bk6: 3632a 12921887i bk7: 3540a 12922585i bk8: 3420a 12924646i bk9: 3448a 12925495i bk10: 3504a 12923222i bk11: 3440a 12926202i bk12: 3884a 12918535i bk13: 3812a 12920078i bk14: 3992a 12916578i bk15: 3808a 12919299i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0693162
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12964784 n_nop=12870125 n_act=11545 n_pre=11529 n_req=20369 n_rd=57596 n_write=13989 bw_util=0.01104
n_activity=419753 dram_eff=0.3411
bk0: 3568a 12923170i bk1: 3612a 12923423i bk2: 3528a 12921630i bk3: 3480a 12926717i bk4: 3540a 12922826i bk5: 3516a 12920970i bk6: 3508a 12923066i bk7: 3672a 12920974i bk8: 3456a 12922317i bk9: 3368a 12925228i bk10: 3476a 12923068i bk11: 3328a 12924794i bk12: 3880a 12918372i bk13: 3892a 12917503i bk14: 3920a 12917745i bk15: 3852a 12918377i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0709088
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12964784 n_nop=12871266 n_act=11408 n_pre=11392 n_req=20012 n_rd=57128 n_write=13590 bw_util=0.01091
n_activity=413295 dram_eff=0.3422
bk0: 3628a 12923649i bk1: 3676a 12922355i bk2: 3320a 12930865i bk3: 3180a 12931442i bk4: 3504a 12923545i bk5: 3556a 12923404i bk6: 3632a 12921524i bk7: 3596a 12922587i bk8: 3260a 12927365i bk9: 3432a 12923583i bk10: 3452a 12924229i bk11: 3304a 12926125i bk12: 3848a 12919049i bk13: 3892a 12917922i bk14: 3932a 12918911i bk15: 3916a 12916207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0666429
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12964784 n_nop=12871583 n_act=11377 n_pre=11361 n_req=19930 n_rd=57104 n_write=13359 bw_util=0.01087
n_activity=412086 dram_eff=0.342
bk0: 3584a 12925163i bk1: 3652a 12924172i bk2: 3368a 12926465i bk3: 3452a 12926729i bk4: 3536a 12923575i bk5: 3488a 12924319i bk6: 3536a 12924684i bk7: 3600a 12923034i bk8: 3432a 12923980i bk9: 3468a 12924543i bk10: 3420a 12925527i bk11: 3312a 12927987i bk12: 3712a 12920397i bk13: 3808a 12919226i bk14: 3788a 12919102i bk15: 3948a 12916888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0706028

========= L2 cache stats =========
L2_cache_bank[0]: Access = 147498, Miss = 7100, Miss_rate = 0.048, Pending_hits = 886, Reservation_fails = 8
L2_cache_bank[1]: Access = 148856, Miss = 7308, Miss_rate = 0.049, Pending_hits = 863, Reservation_fails = 9
L2_cache_bank[2]: Access = 147823, Miss = 7088, Miss_rate = 0.048, Pending_hits = 862, Reservation_fails = 8
L2_cache_bank[3]: Access = 148284, Miss = 7184, Miss_rate = 0.048, Pending_hits = 871, Reservation_fails = 6
L2_cache_bank[4]: Access = 147672, Miss = 7100, Miss_rate = 0.048, Pending_hits = 863, Reservation_fails = 6
L2_cache_bank[5]: Access = 148430, Miss = 7337, Miss_rate = 0.049, Pending_hits = 879, Reservation_fails = 8
L2_cache_bank[6]: Access = 149351, Miss = 7341, Miss_rate = 0.049, Pending_hits = 918, Reservation_fails = 11
L2_cache_bank[7]: Access = 148038, Miss = 7187, Miss_rate = 0.049, Pending_hits = 867, Reservation_fails = 10
L2_cache_bank[8]: Access = 148602, Miss = 7212, Miss_rate = 0.049, Pending_hits = 893, Reservation_fails = 8
L2_cache_bank[9]: Access = 148850, Miss = 7147, Miss_rate = 0.048, Pending_hits = 891, Reservation_fails = 11
L2_cache_bank[10]: Access = 148576, Miss = 7189, Miss_rate = 0.048, Pending_hits = 837, Reservation_fails = 11
L2_cache_bank[11]: Access = 148852, Miss = 7214, Miss_rate = 0.048, Pending_hits = 883, Reservation_fails = 9
L2_cache_bank[12]: Access = 148563, Miss = 7298, Miss_rate = 0.049, Pending_hits = 891, Reservation_fails = 11
L2_cache_bank[13]: Access = 149723, Miss = 7341, Miss_rate = 0.049, Pending_hits = 872, Reservation_fails = 4
L2_cache_bank[14]: Access = 148753, Miss = 7277, Miss_rate = 0.049, Pending_hits = 856, Reservation_fails = 9
L2_cache_bank[15]: Access = 148540, Miss = 7180, Miss_rate = 0.048, Pending_hits = 842, Reservation_fails = 12
L2_cache_bank[16]: Access = 169949, Miss = 7219, Miss_rate = 0.042, Pending_hits = 1029, Reservation_fails = 4
L2_cache_bank[17]: Access = 148545, Miss = 7180, Miss_rate = 0.048, Pending_hits = 841, Reservation_fails = 10
L2_cache_bank[18]: Access = 147151, Miss = 7144, Miss_rate = 0.049, Pending_hits = 849, Reservation_fails = 8
L2_cache_bank[19]: Access = 147135, Miss = 7138, Miss_rate = 0.049, Pending_hits = 838, Reservation_fails = 2
L2_cache_bank[20]: Access = 147085, Miss = 7094, Miss_rate = 0.048, Pending_hits = 832, Reservation_fails = 6
L2_cache_bank[21]: Access = 148069, Miss = 7182, Miss_rate = 0.049, Pending_hits = 869, Reservation_fails = 16
L2_total_cache_accesses = 3284345
L2_total_cache_misses = 158460
L2_total_cache_miss_rate = 0.0482
L2_total_cache_pending_hits = 19232
L2_total_cache_reservation_fails = 187
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2103806
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16705
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 126008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1002781
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2404
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32445
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 186
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2246519
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1037630
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=6995040
icnt_total_pkts_simt_to_mem=4322241
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 72.501
	minimum = 6
	maximum = 1216
Network latency average = 39.482
	minimum = 6
	maximum = 988
Slowest packet = 2637373
Flit latency average = 31.7963
	minimum = 6
	maximum = 988
Slowest flit = 4301118
Fragmentation average = 0.0793432
	minimum = 0
	maximum = 931
Injected packet rate average = 0.129929
	minimum = 0.112136 (at node 14)
	maximum = 0.148676 (at node 45)
Accepted packet rate average = 0.129929
	minimum = 0.112136 (at node 14)
	maximum = 0.148676 (at node 45)
Injected flit rate average = 0.231807
	minimum = 0.146549 (at node 14)
	maximum = 0.337439 (at node 45)
Accepted flit rate average= 0.231807
	minimum = 0.191002 (at node 46)
	maximum = 0.272529 (at node 4)
Injected packet length average = 1.78411
Accepted packet length average = 1.78411
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.1639 (15 samples)
	minimum = 6 (15 samples)
	maximum = 365.467 (15 samples)
Network latency average = 18.9265 (15 samples)
	minimum = 6 (15 samples)
	maximum = 275.333 (15 samples)
Flit latency average = 19.4223 (15 samples)
	minimum = 6 (15 samples)
	maximum = 274.733 (15 samples)
Fragmentation average = 0.00928958 (15 samples)
	minimum = 0 (15 samples)
	maximum = 90.8667 (15 samples)
Injected packet rate average = 0.0400108 (15 samples)
	minimum = 0.0328068 (15 samples)
	maximum = 0.104744 (15 samples)
Accepted packet rate average = 0.0400108 (15 samples)
	minimum = 0.0328068 (15 samples)
	maximum = 0.104744 (15 samples)
Injected flit rate average = 0.064188 (15 samples)
	minimum = 0.0433177 (15 samples)
	maximum = 0.142607 (15 samples)
Accepted flit rate average = 0.064188 (15 samples)
	minimum = 0.0498375 (15 samples)
	maximum = 0.192289 (15 samples)
Injected packet size average = 1.60427 (15 samples)
Accepted packet size average = 1.60427 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 6 min, 28 sec (7588 sec)
gpgpu_simulation_rate = 11846 (inst/sec)
gpgpu_simulation_rate = 1364 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 15162
gpu_sim_insn = 5617924
gpu_ipc =     370.5266
gpu_tot_sim_cycle = 10589738
gpu_tot_sim_insn = 95512626
gpu_tot_ipc =       9.0194
gpu_tot_issued_cta = 8176
max_total_param_size = 0
gpu_stall_dramfull = 2332575
gpu_stall_icnt2sh    = 7447408
partiton_reqs_in_parallel = 333432
partiton_reqs_in_parallel_total    = 151274549
partiton_level_parallism =      21.9913
partiton_level_parallism_total  =      14.3165
partiton_reqs_in_parallel_util = 333432
partiton_reqs_in_parallel_util_total    = 151274549
gpu_sim_cycle_parition_util = 15162
gpu_tot_sim_cycle_parition_util    = 6981612
partiton_level_parallism_util =      21.9913
partiton_level_parallism_util_total  =      21.6683
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 3284345
L2_BW  =     255.4017 GB/Sec
L2_BW_total  =      29.7624 GB/Sec
gpu_total_sim_rate=12452

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3747572
	L1I_total_cache_misses = 4781
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 784896
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 783104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3742791
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4781
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 784896
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3747572
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5480, 4837, 5127, 5429, 5004, 4796, 5249, 5005, 4935, 5457, 4916, 4479, 5281, 4964, 5248, 5040, 4770, 4724, 4894, 5505, 4741, 5171, 4749, 4496, 4750, 5181, 4747, 4742, 4571, 4827, 4755, 4851, 4308, 3938, 4176, 4627, 3825, 3974, 3968, 3906, 4044, 4646, 3925, 4359, 4081, 4069, 4242, 4107, 4210, 3434, 3566, 3890, 3851, 4062, 3587, 3865, 4666, 4261, 4374, 3875, 3452, 3479, 3706, 3668, 
gpgpu_n_tot_thrd_icount = 227692544
gpgpu_n_tot_w_icount = 7115392
gpgpu_n_stall_shd_mem = 11370535
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2254690
gpgpu_n_mem_write_global = 1070314
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7589014
gpgpu_n_store_insn = 2079877
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25116672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11329709
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 35940
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17037123	W0_Idle:175112074	W0_Scoreboard:190744354	W1:1436475	W2:730028	W3:514168	W4:369131	W5:266799	W6:185411	W7:135371	W8:111067	W9:102151	W10:112541	W11:119214	W12:127130	W13:122041	W14:100322	W15:76024	W16:52763	W17:34467	W18:19230	W19:9512	W20:4131	W21:1514	W22:671	W23:237	W24:44	W25:22	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2484928
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18037520 {8:2254690,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 42821072 {40:1070200,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 137017936 {40:1691740,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8562512 {8:1070314,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1365 
maxdqlatency = 0 
maxmflatency = 492161 
averagemflatency = 551 
max_icnt2mem_latency = 491909 
max_icnt2sh_latency = 10589737 
mrq_lat_table:157089 	3488 	3858 	26674 	16627 	4172 	3306 	4905 	5661 	2161 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2503284 	752731 	16540 	10724 	6597 	7408 	11313 	7990 	6269 	705 	996 	475 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	340759 	85401 	1242007 	763343 	370770 	442753 	28383 	5774 	5744 	5548 	7363 	11171 	7813 	6193 	705 	996 	475 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	514049 	587698 	1079778 	72200 	993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	326 	2658 	68673 	998614 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7260 	650 	85 	60 	70 	163 	256 	388 	433 	251 	159 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        42        33        20        26        16        16        16        16        30        30        41        44        46        46        18        45 
dram[1]:        44        24        28        22        16        16        17        16        29        30        44        39        42        42        29        32 
dram[2]:        38        35        16        16        16        16        16        16        30        30        44        45        33        48        44        44 
dram[3]:        46        40        20        26        17        16        16        16        30        30        39        33        34        25        44        35 
dram[4]:        34        26        17        18        16        16        16        16        30        30        45        35        44        49        47        41 
dram[5]:        32        43        31        18        16        16        16        16        30        30        47        44        41        32        32        46 
dram[6]:        35        30        16        16        16        16        17        16        30        30        30        42        47        43        43        45 
dram[7]:        37        36        24        19        16        16        16        16        31        30        19        42        41        43        34        39 
dram[8]:        46        38        16        16        15        15        17        16        32        30        44        45        95        47        46        37 
dram[9]:        20        48        16        16        15        16        16        16        35        27        26        44        17        45        42        42 
dram[10]:        22        16        25        16        17        16        16        16        34        34        42        35        32        46        43        47 
maximum service time to same row:
dram[0]:    368371    395084    590485    413002    341728    383596    486199    348063    431490    582215    360378    505699    550399    453805    421772    559381 
dram[1]:    446927    430035    479722    252251    343810    616236    385137    455953    325812    542696   1189826    482254    650087    699751    504058    547099 
dram[2]:    419842    556338    335328    566499    368285    370608    374592    348351    382860    437189    356638    350513    520529    596701    630959    635922 
dram[3]:    432851    293449    347945    458879    426623    398228    439998    366931    389193    427217    567505    560988    449080    513165    619774    501889 
dram[4]:    520907    604939    381468    457774    286930    342550    484528    408426    434618    422243    347335    516467    501805    348056    645773    563345 
dram[5]:    474582    279278    384850    857660    389021    819291    640808    341723    703384    397755    369528    334503    627838    435723    390091    464224 
dram[6]:    381203    712147    428947    559166    414258    518708    573648    427986    358984    344596    294458    324196    364475    486390    704904    330662 
dram[7]:    613659    389965    351552    637270    283441    602964    481982    443920    702507    628287    268327    332418    519606    842678    714805    509835 
dram[8]:    496215    537474    383115    391300    387499    324220    307782    394532    507566    781695    561752    380540    415503    618054    469959    455370 
dram[9]:    813432    349311    654456    355873    446489    754825    400165    477595    621101    521895    441913    459401    509217    466391    616117    486766 
dram[10]:    572872    602121    460613    420613    334636    276815    573730    349821    434290    338676    337697    382507    423869    608759    559706    550166 
average row accesses per activate:
dram[0]:  1.753298  1.820084  1.708767  1.742470  1.829457  1.760753  1.744620  1.710667  1.817485  1.788006  1.842748  1.849231  1.820126  1.818501  1.745562  1.800242 
dram[1]:  1.729870  1.790123  1.696662  1.744048  1.819697  1.725575  1.742075  1.784682  1.912173  1.787701  1.926710  1.878378  1.738579  1.789141  1.828205  1.791716 
dram[2]:  1.739974  1.789052  1.736921  1.736232  1.759644  1.758815  1.738806  1.766949  1.818966  1.831071  1.847114  1.869186  1.812903  1.853779  1.745387  1.799296 
dram[3]:  1.716129  1.765867  1.737892  1.718659  1.779202  1.784457  1.742733  1.723227  1.849645  1.851908  1.889535  1.867841  1.820823  1.791222  1.788647  1.758294 
dram[4]:  1.715159  1.732143  1.780451  1.752941  1.766854  1.687853  1.783826  1.786957  1.866270  1.855403  1.841410  1.843750  1.851897  1.838752  1.740606  1.742131 
dram[5]:  1.782086  1.733945  1.739788  1.855140  1.774929  1.746706  1.807299  1.793948  1.851095  1.807576  1.909938  1.861111  1.844612  1.803238  1.824968  1.807101 
dram[6]:  1.773368  1.718398  1.719943  1.794251  1.762048  1.739766  1.739946  1.804645  1.898462  1.816860  1.924925  1.906667  1.796178  1.836784  1.788732  1.757932 
dram[7]:  1.723315  1.781690  1.731241  1.718130  1.731638  1.737589  1.779167  1.798220  1.836310  1.812865  1.852647  1.924731  1.791045  1.863757  1.778835  1.791980 
dram[8]:  1.744186  1.787623  1.682692  1.760060  1.813711  1.709902  1.794420  1.768176  1.801749  1.797601  1.850508  1.810089  2.166667  1.815822  1.780872  1.825157 
dram[9]:  1.799726  1.802949  1.716463  1.692926  1.732272  1.760870  1.768258  1.778736  1.846635  1.832117  1.864179  1.844479  1.827192  1.811414  1.787952  1.793765 
dram[10]:  1.767857  1.725231  1.688060  1.756508  1.755043  1.726753  1.740146  1.790323  1.844702  1.921053  1.878378  1.824060  1.826490  1.798223  1.817834  1.792610 
average row locality = 227995/127184 = 1.792639
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       925       915       850       868       864       932       883       907       841       884       851       849       991      1032       978      1003 
dram[1]:       935       931       856       863       878       875       874       894       878       858       839       875       936       966       977      1007 
dram[2]:       942       926       858       887       875       904       867       908       865       863       853       903       954      1011       970      1017 
dram[3]:       946       895       900       866       910       886       879       888       891       850       904       884      1002      1005       992       995 
dram[4]:       965       898       868       882       898       879       849       885       859       851       875       889      1004       961       978       983 
dram[5]:       932       928       861       873       896       869       896       903       882       833       857       877       985       990       966      1024 
dram[6]:       967       964       891       878       853       862       931       941       866       867       899       902       967      1009      1009      1002 
dram[7]:       879       908       920       879       897       904       908       885       865       872       892       876       987       969      1014       968 
dram[8]:       908       919       892       880       885       879       877       918       874       852       885       848       987       989       996       979 
dram[9]:       923       935       838       802       876       889       908       899       826       869       879       842       978       989       999       995 
dram[10]:       912       929       851       870       884       872       884       900       869       878       871       844       944       968       963      1003 
total reads: 160295
bank skew: 1032/802 = 1.29
chip skew: 14808/14442 = 1.03
number of total write accesses:
dram[0]:       404       390       300       289       316       378       333       376       344       398       356       353       456       521       497       484 
dram[1]:       397       374       313       309       323       326       335       341       363       363       344       376       434       451       449       507 
dram[2]:       403       414       304       311       311       343       298       343       401       351       331       383       451       485       449       516 
dram[3]:       384       357       320       313       339       331       320       351       413       363       396       388       502       505       489       489 
dram[4]:       438       363       316       310       360       316       298       348       397       368       379       409       509       453       458       456 
dram[5]:       401       395       289       318       350       324       342       342       386       360       373       396       487       458       452       503 
dram[6]:       418       409       325       308       317       328       367       380       368       383       383       385       443       499       515       494 
dram[7]:       348       357       349       334       329       321       373       327       369       368       403       377       453       440       482       462 
dram[8]:       367       352       333       301       332       347       345       371       362       347       390       372       716       480       475       472 
dram[9]:       389       410       288       251       321       326       351       339       354       386       370       344       460       471       485       501 
dram[10]:       375       377       280       277       334       335       308       321       402       363       380       369       435       449       464       501 
total reads: 67700
bank skew: 716/251 = 2.85
chip skew: 6362/5970 = 1.07
average mf latency per bank:
dram[0]:       7054      7539      8133      7543      7859      7736      8830      7709      9427      8333      9243     10030      7583      7113      5677      6627
dram[1]:       7484      7357      7764      7642      8545      8273      7963      9652      8328      9004     10633      9400      7670      7178      5329      5632
dram[2]:       7368      6333      7687      8211      8097      9471      9596      9173      8457      9336      9957      9364      6990      7824      6998      5417
dram[3]:       8029      7308      8325      7404      7821      8282      8930      7614      8800      9886      9091     10376      7173      7428      5903      6831
dram[4]:       7252      8164      7776      7501      7890      8532      9651      7717      9627      8706     10494     10466      7651      6897      7322      6466
dram[5]:       7244      6960      8913      6975      8940      6826      8338      8297      9731      9239      9500      9352      7272      8402      6682      5787
dram[6]:       7792      7204      6986      8269      7689      8643      8268      8016      9619      8739      9735      9829      7311      6735      6784      5917
dram[7]:       7247      6968      7187      8054      9997      8260      7357      8686      8324      8891     10256      9894      7087      7272      6630      6820
dram[8]:       7600      8237      8628      7154      8579      8710      8141      8232      8913     10060      9894      8874      9621      7442      6477      6029
dram[9]:       7574      7374      8514      9493      8242      7293      6689      8811      9260      9218      9872      9738      7383      7713      7012      6712
dram[10]:       6613      7794      8944      8947      7959      8332      9883      9554      9330      9771      9651      9942      7198      6983      6195      5731
maximum mf latency per bank:
dram[0]:     283742    270718    374937    492150    356714    330364    382751    455691    395788    440054    361924    442665    359301    380147    239097    453087
dram[1]:     364516    437468    453081    343675    400999    382752    359304    455693    395778    398382    387974    343243    380146    479150    236677    421827
dram[2]:     440063    238081    434846    424432    325156    419221    419217    416616    374933    434851    458297    414004    437456    429652    492160    455689
dram[3]:     346282    286144    408810    364517    296375    364516    421810    244680    458291    398380    257491    442664    346263    492161    403114    364514
dram[4]:     286145    471321    421826    387957    330650    427050    463505    231311    434847    359304    356697    421825    484356    421840    458297    354086
dram[5]:     423793    442667    387952    384977    403576    270717    455703    348556    476532    395776    369728    424444    364214    424427    421826    468713
dram[6]:     372330    466109    213249    406207    346295    335859    361908    421821    455691    398378    455689    429653    427045    259904    489569    390569
dram[7]:     372346    354097    393183    398380    486966    356702    484345    361895    361911    442654    437448    427036    398382    262719    348886    393185
dram[8]:     249879    440061    387961    476530    393173    424417    338466    411420    275930    395777    397950    184477    273320    419221    421820    205459
dram[9]:     304357    442668    432247    489549    270714    458298    114733    351502    442668    442667    453087    273146    333000    400983    492159    385354
dram[10]:     281149    380146    390554    489550    382396    424440    314670    429642    458278    419222    348883    377148    398383    387955    393185    442665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12992936 n_nop=12897061 n_act=11643 n_pre=11627 n_req=20768 n_rd=58292 n_write=14313 bw_util=0.01118
n_activity=423335 dram_eff=0.343
bk0: 3700a 12951790i bk1: 3660a 12950952i bk2: 3400a 12955585i bk3: 3472a 12954101i bk4: 3456a 12952246i bk5: 3728a 12948836i bk6: 3532a 12953129i bk7: 3628a 12950572i bk8: 3364a 12954022i bk9: 3536a 12949969i bk10: 3404a 12955091i bk11: 3396a 12952745i bk12: 3964a 12946266i bk13: 4128a 12943676i bk14: 3912a 12944967i bk15: 4012a 12944157i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0701373
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12992936 n_nop=12898469 n_act=11419 n_pre=11403 n_req=20447 n_rd=57768 n_write=13877 bw_util=0.01103
n_activity=416348 dram_eff=0.3442
bk0: 3740a 12948307i bk1: 3724a 12950944i bk2: 3424a 12953558i bk3: 3452a 12952489i bk4: 3512a 12952714i bk5: 3500a 12950520i bk6: 3496a 12951509i bk7: 3576a 12951168i bk8: 3512a 12952511i bk9: 3432a 12951755i bk10: 3356a 12957227i bk11: 3500a 12953466i bk12: 3744a 12950026i bk13: 3864a 12948419i bk14: 3908a 12948034i bk15: 4028a 12944537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0695803
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12992936 n_nop=12897342 n_act=11577 n_pre=11561 n_req=20697 n_rd=58412 n_write=14044 bw_util=0.01115
n_activity=419753 dram_eff=0.3452
bk0: 3768a 12949163i bk1: 3704a 12949096i bk2: 3432a 12953704i bk3: 3548a 12951363i bk4: 3500a 12952505i bk5: 3616a 12949582i bk6: 3468a 12951890i bk7: 3632a 12949059i bk8: 3460a 12950712i bk9: 3452a 12950877i bk10: 3412a 12954120i bk11: 3612a 12952185i bk12: 3816a 12947664i bk13: 4044a 12946064i bk14: 3880a 12947408i bk15: 4068a 12942468i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0717967
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12992936 n_nop=12896246 n_act=11733 n_pre=11717 n_req=20953 n_rd=58772 n_write=14468 bw_util=0.01127
n_activity=426618 dram_eff=0.3434
bk0: 3784a 12949576i bk1: 3580a 12952775i bk2: 3600a 12950950i bk3: 3464a 12952140i bk4: 3640a 12949951i bk5: 3544a 12952191i bk6: 3516a 12953446i bk7: 3552a 12949648i bk8: 3564a 12948821i bk9: 3400a 12952347i bk10: 3616a 12952603i bk11: 3536a 12952073i bk12: 4008a 12944627i bk13: 4020a 12944512i bk14: 3968a 12945463i bk15: 3980a 12943745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0715333
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12992936 n_nop=12897373 n_act=11596 n_pre=11580 n_req=20702 n_rd=58096 n_write=14291 bw_util=0.01114
n_activity=419863 dram_eff=0.3448
bk0: 3860a 12947007i bk1: 3592a 12950313i bk2: 3472a 12953612i bk3: 3528a 12952383i bk4: 3592a 12949596i bk5: 3516a 12949501i bk6: 3396a 12952907i bk7: 3540a 12950233i bk8: 3436a 12951829i bk9: 3404a 12951453i bk10: 3500a 12952344i bk11: 3556a 12950264i bk12: 4016a 12945843i bk13: 3844a 12945808i bk14: 3912a 12945592i bk15: 3932a 12944674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0783012
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12992936 n_nop=12897467 n_act=11474 n_pre=11458 n_req=20748 n_rd=58288 n_write=14249 bw_util=0.01117
n_activity=422246 dram_eff=0.3436
bk0: 3728a 12950233i bk1: 3712a 12948912i bk2: 3444a 12954081i bk3: 3492a 12952763i bk4: 3584a 12949042i bk5: 3476a 12949423i bk6: 3584a 12950064i bk7: 3612a 12950499i bk8: 3528a 12950824i bk9: 3332a 12953758i bk10: 3428a 12952668i bk11: 3508a 12950965i bk12: 3940a 12946018i bk13: 3960a 12944928i bk14: 3864a 12946098i bk15: 4096a 12943270i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0767205
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12992936 n_nop=12895525 n_act=11762 n_pre=11746 n_req=21130 n_rd=59232 n_write=14671 bw_util=0.01138
n_activity=428048 dram_eff=0.3453
bk0: 3868a 12947500i bk1: 3856a 12946745i bk2: 3564a 12950158i bk3: 3512a 12952976i bk4: 3412a 12951905i bk5: 3448a 12951283i bk6: 3724a 12947024i bk7: 3764a 12947408i bk8: 3464a 12950770i bk9: 3468a 12950862i bk10: 3596a 12950716i bk11: 3608a 12950728i bk12: 3868a 12947625i bk13: 4036a 12944250i bk14: 4036a 12943654i bk15: 4008a 12942431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0754254
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12992936 n_nop=12897137 n_act=11573 n_pre=11557 n_req=20715 n_rd=58492 n_write=14177 bw_util=0.01119
n_activity=420147 dram_eff=0.3459
bk0: 3516a 12953486i bk1: 3632a 12951532i bk2: 3680a 12951356i bk3: 3516a 12950300i bk4: 3588a 12949684i bk5: 3616a 12949210i bk6: 3632a 12950014i bk7: 3540a 12950627i bk8: 3460a 12952294i bk9: 3488a 12953160i bk10: 3568a 12950835i bk11: 3504a 12953806i bk12: 3948a 12946251i bk13: 3876a 12947782i bk14: 4056a 12944285i bk15: 3872a 12946931i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0699952
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12992936 n_nop=12897115 n_act=11571 n_pre=11555 n_req=20930 n_rd=58272 n_write=14423 bw_util=0.01119
n_activity=426083 dram_eff=0.3412
bk0: 3632a 12950951i bk1: 3676a 12951110i bk2: 3568a 12949477i bk3: 3520a 12954558i bk4: 3540a 12950936i bk5: 3516a 12949118i bk6: 3508a 12951185i bk7: 3672a 12949090i bk8: 3496a 12949788i bk9: 3408a 12952758i bk10: 3540a 12950881i bk11: 3392a 12952445i bk12: 3948a 12945908i bk13: 3956a 12945234i bk14: 3984a 12945574i bk15: 3916a 12946078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0722513
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12992936 n_nop=12898341 n_act=11436 n_pre=11420 n_req=20493 n_rd=57788 n_write=13951 bw_util=0.01104
n_activity=419169 dram_eff=0.3423
bk0: 3692a 12951345i bk1: 3740a 12950031i bk2: 3352a 12958682i bk3: 3208a 12959317i bk4: 3504a 12951691i bk5: 3556a 12951548i bk6: 3632a 12949677i bk7: 3596a 12950735i bk8: 3304a 12954984i bk9: 3476a 12951215i bk10: 3516a 12951815i bk11: 3368a 12953739i bk12: 3912a 12946730i bk13: 3956a 12945617i bk14: 3996a 12946491i bk15: 3980a 12943750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.067596
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12992936 n_nop=12898653 n_act=11401 n_pre=11385 n_req=20412 n_rd=57768 n_write=13729 bw_util=0.01101
n_activity=417774 dram_eff=0.3423
bk0: 3648a 12952759i bk1: 3716a 12951835i bk2: 3404a 12954247i bk3: 3480a 12954654i bk4: 3536a 12951720i bk5: 3488a 12952433i bk6: 3536a 12952793i bk7: 3600a 12951181i bk8: 3476a 12951632i bk9: 3512a 12952130i bk10: 3484a 12953089i bk11: 3376a 12955549i bk12: 3776a 12948058i bk13: 3872a 12946859i bk14: 3852a 12946749i bk15: 4012a 12944441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0714539

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148986, Miss = 7183, Miss_rate = 0.048, Pending_hits = 952, Reservation_fails = 10
L2_cache_bank[1]: Access = 150344, Miss = 7390, Miss_rate = 0.049, Pending_hits = 937, Reservation_fails = 10
L2_cache_bank[2]: Access = 149311, Miss = 7173, Miss_rate = 0.048, Pending_hits = 928, Reservation_fails = 13
L2_cache_bank[3]: Access = 149772, Miss = 7269, Miss_rate = 0.049, Pending_hits = 947, Reservation_fails = 8
L2_cache_bank[4]: Access = 149160, Miss = 7184, Miss_rate = 0.048, Pending_hits = 929, Reservation_fails = 7
L2_cache_bank[5]: Access = 149918, Miss = 7419, Miss_rate = 0.049, Pending_hits = 944, Reservation_fails = 10
L2_cache_bank[6]: Access = 150839, Miss = 7424, Miss_rate = 0.049, Pending_hits = 980, Reservation_fails = 11
L2_cache_bank[7]: Access = 149526, Miss = 7269, Miss_rate = 0.049, Pending_hits = 933, Reservation_fails = 12
L2_cache_bank[8]: Access = 150090, Miss = 7296, Miss_rate = 0.049, Pending_hits = 959, Reservation_fails = 10
L2_cache_bank[9]: Access = 150338, Miss = 7228, Miss_rate = 0.048, Pending_hits = 954, Reservation_fails = 13
L2_cache_bank[10]: Access = 150064, Miss = 7275, Miss_rate = 0.048, Pending_hits = 913, Reservation_fails = 13
L2_cache_bank[11]: Access = 150340, Miss = 7297, Miss_rate = 0.049, Pending_hits = 954, Reservation_fails = 10
L2_cache_bank[12]: Access = 150051, Miss = 7383, Miss_rate = 0.049, Pending_hits = 956, Reservation_fails = 11
L2_cache_bank[13]: Access = 151211, Miss = 7425, Miss_rate = 0.049, Pending_hits = 928, Reservation_fails = 5
L2_cache_bank[14]: Access = 150240, Miss = 7362, Miss_rate = 0.049, Pending_hits = 909, Reservation_fails = 10
L2_cache_bank[15]: Access = 150024, Miss = 7261, Miss_rate = 0.048, Pending_hits = 898, Reservation_fails = 15
L2_cache_bank[16]: Access = 179602, Miss = 7304, Miss_rate = 0.041, Pending_hits = 1173, Reservation_fails = 5
L2_cache_bank[17]: Access = 150021, Miss = 7264, Miss_rate = 0.048, Pending_hits = 906, Reservation_fails = 11
L2_cache_bank[18]: Access = 148630, Miss = 7227, Miss_rate = 0.049, Pending_hits = 918, Reservation_fails = 10
L2_cache_bank[19]: Access = 148611, Miss = 7220, Miss_rate = 0.049, Pending_hits = 905, Reservation_fails = 3
L2_cache_bank[20]: Access = 148569, Miss = 7178, Miss_rate = 0.048, Pending_hits = 901, Reservation_fails = 12
L2_cache_bank[21]: Access = 149553, Miss = 7264, Miss_rate = 0.049, Pending_hits = 932, Reservation_fails = 17
L2_total_cache_accesses = 3325200
L2_total_cache_misses = 160295
L2_total_cache_miss_rate = 0.0482
L2_total_cache_pending_hits = 20756
L2_total_cache_reservation_fails = 226
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2111977
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16705
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 126008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1032106
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3928
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 225
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2254690
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1070314
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=7044066
icnt_total_pkts_simt_to_mem=4395780
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.4504
	minimum = 6
	maximum = 823
Network latency average = 43.8802
	minimum = 6
	maximum = 575
Slowest packet = 6571695
Flit latency average = 52.5574
	minimum = 6
	maximum = 574
Slowest flit = 11323017
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0538949
	minimum = 0.0448519 (at node 2)
	maximum = 0.31835 (at node 44)
Accepted packet rate average = 0.0538949
	minimum = 0.0448519 (at node 2)
	maximum = 0.31835 (at node 44)
Injected flit rate average = 0.0808423
	minimum = 0.0608139 (at node 45)
	maximum = 0.330585 (at node 44)
Accepted flit rate average= 0.0808423
	minimum = 0.0538223 (at node 2)
	maximum = 0.624464 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.3693 (16 samples)
	minimum = 6 (16 samples)
	maximum = 394.062 (16 samples)
Network latency average = 20.4861 (16 samples)
	minimum = 6 (16 samples)
	maximum = 294.062 (16 samples)
Flit latency average = 21.4932 (16 samples)
	minimum = 6 (16 samples)
	maximum = 293.438 (16 samples)
Fragmentation average = 0.00870898 (16 samples)
	minimum = 0 (16 samples)
	maximum = 85.1875 (16 samples)
Injected packet rate average = 0.0408786 (16 samples)
	minimum = 0.0335596 (16 samples)
	maximum = 0.118094 (16 samples)
Accepted packet rate average = 0.0408786 (16 samples)
	minimum = 0.0335596 (16 samples)
	maximum = 0.118094 (16 samples)
Injected flit rate average = 0.0652289 (16 samples)
	minimum = 0.0444112 (16 samples)
	maximum = 0.154356 (16 samples)
Accepted flit rate average = 0.0652289 (16 samples)
	minimum = 0.0500865 (16 samples)
	maximum = 0.2193 (16 samples)
Injected packet size average = 1.59567 (16 samples)
Accepted packet size average = 1.59567 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 7 min, 50 sec (7670 sec)
gpgpu_simulation_rate = 12452 (inst/sec)
gpgpu_simulation_rate = 1380 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 188513
gpu_sim_insn = 15785486
gpu_ipc =      83.7369
gpu_tot_sim_cycle = 11005473
gpu_tot_sim_insn = 111298112
gpu_tot_ipc =      10.1130
gpu_tot_issued_cta = 8687
max_total_param_size = 0
gpu_stall_dramfull = 3868138
gpu_stall_icnt2sh    = 11472296
partiton_reqs_in_parallel = 2611723
partiton_reqs_in_parallel_total    = 151607981
partiton_level_parallism =      13.8543
partiton_level_parallism_total  =      14.0130
partiton_reqs_in_parallel_util = 2611723
partiton_reqs_in_parallel_util_total    = 151607981
gpu_sim_cycle_parition_util = 182715
gpu_tot_sim_cycle_parition_util    = 6996774
partiton_level_parallism_util =      14.2940
partiton_level_parallism_util_total  =      21.4806
partiton_replys_in_parallel = 1198721
partiton_replys_in_parallel_total    = 3325200
L2_BW  =     602.7148 GB/Sec
L2_BW_total  =      38.9620 GB/Sec
gpu_total_sim_rate=12280

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4593533
	L1I_total_cache_misses = 4781
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 842128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 840336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4588752
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4781
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 842128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4593533
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6398, 5952, 6177, 6501, 6024, 5831, 6384, 6004, 6027, 6651, 5977, 5487, 6362, 5950, 6330, 6102, 5758, 5685, 5965, 6588, 5827, 6176, 5835, 5433, 5881, 6200, 5856, 5823, 5686, 5911, 5711, 5861, 5191, 4775, 5006, 5438, 4711, 4818, 4901, 4801, 4876, 5492, 4783, 5279, 4925, 5006, 5084, 4914, 5030, 4362, 4403, 4736, 4637, 4847, 4473, 4777, 5555, 5083, 5164, 4762, 4271, 4418, 4481, 4481, 
gpgpu_n_tot_thrd_icount = 276623712
gpgpu_n_tot_w_icount = 8644491
gpgpu_n_stall_shd_mem = 16048980
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3379928
gpgpu_n_mem_write_global = 1143797
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9513072
gpgpu_n_store_insn = 2262305
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26948096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 15983011
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 61083
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23705872	W0_Idle:175198711	W0_Scoreboard:193046809	W1:1745557	W2:848221	W3:574685	W4:412540	W5:306322	W6:222520	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2648412
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27039424 {8:3379928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760488 {40:1143682,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 200902336 {40:2590974,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9150376 {8:1143797,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1365 
maxdqlatency = 0 
maxmflatency = 492161 
averagemflatency = 528 
max_icnt2mem_latency = 491909 
max_icnt2sh_latency = 11005104 
mrq_lat_table:233975 	5143 	5587 	36922 	27589 	7263 	4902 	7141 	8231 	3138 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3105968 	1306033 	30192 	17156 	12829 	14077 	16266 	12555 	6501 	705 	996 	475 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	356271 	91765 	1627524 	1132129 	497452 	640544 	97742 	8632 	10362 	11127 	13690 	15956 	12131 	6418 	705 	996 	475 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	617137 	914898 	1726406 	119093 	2408 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	326 	2658 	68673 	1072097 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7281 	940 	127 	85 	70 	163 	256 	388 	433 	251 	159 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        47        28        26        16        16        16        16        30        30        41        44        46        46        43        46 
dram[1]:        44        46        28        34        16        16        17        16        31        30        44        39        44        45        29        41 
dram[2]:        47        46        29        26        16        16        16        16        30        30        44        45        43        48        44        44 
dram[3]:        46        43        27        26        17        16        16        16        30        30        43        46        44        45        44        35 
dram[4]:        34        43        33        23        16        16        16        16        30        30        45        42        44        49        47        44 
dram[5]:        32        44        31        29        16        16        16        16        30        30        47        44        47        44        46        46 
dram[6]:        35        44        32        28        16        16        17        16        30        30        41        42        47        44        44        45 
dram[7]:        37        40        24        19        16        16        16        16        31        30        42        43        42        43        34        41 
dram[8]:        46        45        27        28        15        15        17        16        32        30        44        45        95        47        46        43 
dram[9]:        46        48        23        20        16        16        16        16        35        33        26        44        44        45        42        42 
dram[10]:        45        43        25        22        17        16        16        16        34        34        46        35        45        46        44        47 
maximum service time to same row:
dram[0]:    368371    395084    590485    413002    341728    383596    486199    348063    431490    582215    360378    505699    550399    453805    421772    559381 
dram[1]:    446927    430035    479722    252251    343810    616236    385137    455953    325812    542696   1189826    482254    650087    699751    504058    547099 
dram[2]:    419842    556338    335328    566499    368285    370608    374592    348351    382860    437189    356638    350513    520529    596701    630959    635922 
dram[3]:    432851    293449    347945    458879    426623    398228    439998    366931    389193    427217    567505    560988    449080    513165    619774    501889 
dram[4]:    520907    604939    381468    457774    286930    342550    484528    408426    434618    422243    347335    516467    501805    348056    645773    563345 
dram[5]:    474582    279278    384850    857660    389021    819291    640808    341723    703384    397755    369528    334503    627838    435723    390091    464224 
dram[6]:    381203    712147    428947    559166    414258    518708    573648    427986    358984    344596    294458    324196    364475    486390    704904    330662 
dram[7]:    613659    389965    351552    637270    283441    602964    481982    443920    702507    628287    268327    332418    519606    842678    714805    509835 
dram[8]:    496215    537474    383115    391300    387499    324220    307782    394532    507566    781695    561752    380540    415503    618054    469959    455370 
dram[9]:    813432    349311    654456    355873    446489    754825    400165    477595    621101    521895    441913    459401    509217    466391    616117    486766 
dram[10]:    572872    602121    460613    420613    334636    276815    573730    349821    434290    338676    337697    382507    423869    608759    559706    550166 
average row accesses per activate:
dram[0]:  1.672160  1.716351  1.626654  1.638647  1.752885  1.667835  1.667274  1.665206  1.694340  1.671341  1.696143  1.681693  1.710443  1.708619  1.651813  1.710834 
dram[1]:  1.629353  1.670406  1.650854  1.641706  1.708015  1.657399  1.656703  1.688172  1.753609  1.686869  1.742095  1.678100  1.665319  1.712408  1.703674  1.691781 
dram[2]:  1.662045  1.669520  1.639156  1.651032  1.689815  1.672956  1.681091  1.696078  1.703209  1.673488  1.691163  1.705722  1.694079  1.724570  1.655789  1.687640 
dram[3]:  1.634664  1.670852  1.641998  1.622831  1.691413  1.680734  1.677390  1.665477  1.724545  1.734213  1.719610  1.706463  1.725984  1.715403  1.700627  1.689736 
dram[4]:  1.641556  1.627416  1.663826  1.648199  1.678603  1.635294  1.685393  1.680832  1.742438  1.727449  1.680568  1.718750  1.714614  1.687204  1.634072  1.645503 
dram[5]:  1.688696  1.654792  1.657390  1.729597  1.688359  1.679666  1.710000  1.687892  1.724638  1.694678  1.712835  1.690519  1.694357  1.700000  1.720706  1.721109 
dram[6]:  1.660891  1.618421  1.642468  1.681256  1.705374  1.685047  1.686632  1.725371  1.738007  1.689250  1.772187  1.743144  1.720874  1.702177  1.699552  1.670446 
dram[7]:  1.629018  1.651832  1.663375  1.666048  1.654773  1.660909  1.712477  1.698718  1.738722  1.685739  1.707826  1.742701  1.701215  1.725441  1.678984  1.676425 
dram[8]:  1.621071  1.672072  1.628885  1.679389  1.696123  1.655362  1.719039  1.704762  1.670270  1.698984  1.716578  1.687161  1.917136  1.720968  1.678214  1.722882 
dram[9]:  1.686067  1.680833  1.635560  1.639511  1.650268  1.688479  1.708408  1.696558  1.706215  1.696997  1.715993  1.712547  1.718699  1.676609  1.694444  1.698216 
dram[10]:  1.663503  1.648672  1.621313  1.666667  1.681943  1.666978  1.683636  1.713886  1.721119  1.765550  1.698828  1.716912  1.704132  1.673742  1.709422  1.695820 
average row locality = 339979/201386 = 1.688196
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1385      1374      1298      1300      1334      1382      1340      1367      1283      1338      1286      1297      1502      1530      1482      1508 
dram[1]:      1415      1405      1301      1304      1327      1346      1335      1361      1313      1303      1267      1339      1432      1457      1483      1518 
dram[2]:      1395      1389      1288      1325      1345      1365      1326      1380      1319      1303      1306      1342      1438      1518      1477      1529 
dram[3]:      1406      1360      1335      1320      1374      1343      1346      1351      1322      1307      1359      1334      1496      1495      1493      1491 
dram[4]:      1424      1357      1308      1333      1377      1336      1321      1347      1321      1280      1333      1341      1522      1467      1486      1495 
dram[5]:      1396      1398      1306      1315      1347      1326      1363      1370      1339      1284      1305      1319      1478      1494      1477      1532 
dram[6]:      1441      1420      1347      1327      1304      1319      1392      1413      1327      1322      1356      1355      1476      1507      1527      1509 
dram[7]:      1362      1381      1369      1328      1362      1354      1365      1360      1313      1341      1354      1339      1474      1449      1510      1491 
dram[8]:      1383      1372      1333      1326      1363      1325      1346      1399      1322      1314      1348      1307      1486      1478      1505      1491 
dram[9]:      1386      1390      1272      1242      1346      1350      1383      1362      1279      1312      1322      1298      1468      1484      1510      1494 
dram[10]:      1392      1396      1297      1313      1344      1318      1361      1365      1329      1317      1327      1302      1439      1476      1480      1501 
total reads: 242633
bank skew: 1532/1242 = 1.23
chip skew: 22342/21898 = 1.02
number of total write accesses:
dram[0]:       543       526       423       396       489       521       489       533       513       569       517       531       660       710       705       687 
dram[1]:       550       531       439       428       463       502       494       523       509       534       496       569       628       627       650       705 
dram[2]:       523       561       420       435       480       497       461       523       592       496       512       536       622       686       654       724 
dram[3]:       518       503       440       457       517       489       479       516       575       533       579       567       696       699       677       682 
dram[4]:       559       495       449       452       545       471       479       512       580       501       561       584       719       669       653       682 
dram[5]:       546       553       421       444       495       483       518       512       565       531       550       571       684       665       667       702 
dram[6]:       572       548       463       440       473       484       551       566       557       548       581       552       651       682       747       701 
dram[7]:       513       512       484       468       493       473       529       495       537       574       610       571       627       606       671       685 
dram[8]:       525       484       449       434       518       481       514       570       532       526       578       559       897       656       675       685 
dram[9]:       526       548       393       368       499       482       527       511       533       553       545       531       646       652       686       695 
dram[10]:       536       528       407       407       491       469       491       474       578       528       557       566       623       653       679       690 
total reads: 97346
bank skew: 897/368 = 2.44
chip skew: 9116/8648 = 1.05
average mf latency per bank:
dram[0]:       6674      7028      7628      7193      6994      7128      7792      7072      8167      7398      8009      8353      6053      5896      4738      5465
dram[1]:       6930      6838      7349      7231      7666      7301      7227      8281      7610      7879      8916      7895      6094      5874      4561      4767
dram[2]:       7104      6298      7264      7616      7256      8296      8302      7937      7475      8304      8329      8240      5804      6269      5614      4640
dram[3]:       7447      6884      7643      6882      7086      7482      7868      6993      7913      8452      7822      8650      5924      6094      4992      5620
dram[4]:       6900      7497      7193      7028      7026      7569      8123      7092      8211      7925      8691      8708      6176      5602      5947      5245
dram[5]:       6803      6620      8070      6824      7943      6466      7447      7397      8328      7977      8060      8014      5993      6667      5405      4928
dram[6]:       7175      6797      6698      7584      6997      7597      7407      7146      8145      7636      8126      8281      5887      5625      5455      4897
dram[7]:       6726      6631      6808      7485      8494      7511      6802      7584      7342      7590      8407      8227      5914      6030      5520      5477
dram[8]:       6984      7591      7847      6749      7425      7850      7251      7235      7810      8446      8256      7609      7809      6150      5309      4990
dram[9]:       7104      7033      7817      8401      7276      6802      6253      7654      7929      8122      8320      8105      6016      6341      5753      5574
dram[10]:       6297      7126      7970      8065      7154      7577      8221      8214      8013      8474      8091      8171      5850      5678      5131      4887
maximum mf latency per bank:
dram[0]:     283742    270718    374937    492150    356714    330364    382751    455691    395788    440054    361924    442665    359301    380147    239097    453087
dram[1]:     364516    437468    453081    343675    400999    382752    359304    455693    395778    398382    387974    343243    380146    479150    236677    421827
dram[2]:     440063    238081    434846    424432    325156    419221    419217    416616    374933    434851    458297    414004    437456    429652    492160    455689
dram[3]:     346282    286144    408810    364517    296375    364516    421810    244680    458291    398380    257491    442664    346263    492161    403114    364514
dram[4]:     286145    471321    421826    387957    330650    427050    463505    231311    434847    359304    356697    421825    484356    421840    458297    354086
dram[5]:     423793    442667    387952    384977    403576    270717    455703    348556    476532    395776    369728    424444    364214    424427    421826    468713
dram[6]:     372330    466109    213249    406207    346295    335859    361908    421821    455691    398378    455689    429653    427045    259904    489569    390569
dram[7]:     372346    354097    393183    398380    486966    356702    484345    361895    361911    442654    437448    427036    398382    262719    348886    393185
dram[8]:     249879    440061    387961    476530    393173    424417    338466    411420    275930    395777    397950    184477    273320    419221    421820    205459
dram[9]:     304357    442668    432247    489549    270714    458298    114733    351502    442668    442667    453087    273146    333000    400983    492159    385354
dram[10]:     281149    380146    390554    489550    382396    424440    314670    429642    458278    419222    348883    377148    398383    387955    393185    442665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13342976 n_nop=13196725 n_act=18306 n_pre=18290 n_req=30818 n_rd=88024 n_write=21631 bw_util=0.01644
n_activity=614296 dram_eff=0.357
bk0: 5540a 13277791i bk1: 5496a 13278127i bk2: 5192a 13284166i bk3: 5200a 13284536i bk4: 5336a 13279075i bk5: 5528a 13276302i bk6: 5360a 13280543i bk7: 5468a 13277755i bk8: 5132a 13280932i bk9: 5352a 13276781i bk10: 5144a 13284258i bk11: 5188a 13278398i bk12: 6008a 13270167i bk13: 6120a 13268241i bk14: 5928a 13268448i bk15: 6032a 13268739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0990473
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13342976 n_nop=13197764 n_act=18154 n_pre=18138 n_req=30554 n_rd=87624 n_write=21296 bw_util=0.01633
n_activity=608469 dram_eff=0.358
bk0: 5660a 13275412i bk1: 5620a 13276586i bk2: 5204a 13281432i bk3: 5216a 13280903i bk4: 5308a 13280008i bk5: 5384a 13275878i bk6: 5340a 13278327i bk7: 5444a 13276475i bk8: 5252a 13280902i bk9: 5212a 13277513i bk10: 5068a 13284531i bk11: 5356a 13278826i bk12: 5728a 13275219i bk13: 5828a 13273965i bk14: 5932a 13272963i bk15: 6072a 13269209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0989907
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13342976 n_nop=13196860 n_act=18297 n_pre=18281 n_req=30767 n_rd=88180 n_write=21358 bw_util=0.01642
n_activity=611950 dram_eff=0.358
bk0: 5580a 13277307i bk1: 5556a 13277417i bk2: 5152a 13284090i bk3: 5300a 13280724i bk4: 5380a 13279253i bk5: 5460a 13276013i bk6: 5304a 13278474i bk7: 5520a 13274698i bk8: 5276a 13278298i bk9: 5212a 13279677i bk10: 5224a 13279186i bk11: 5368a 13280635i bk12: 5752a 13273104i bk13: 6072a 13269628i bk14: 5908a 13271834i bk15: 6116a 13265156i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0987301
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13342976 n_nop=13195784 n_act=18398 n_pre=18382 n_req=31059 n_rd=88528 n_write=21884 bw_util=0.01655
n_activity=619489 dram_eff=0.3565
bk0: 5624a 13276597i bk1: 5440a 13280575i bk2: 5340a 13279723i bk3: 5280a 13280093i bk4: 5496a 13276889i bk5: 5372a 13278690i bk6: 5384a 13279715i bk7: 5404a 13275912i bk8: 5288a 13275803i bk9: 5228a 13279703i bk10: 5436a 13278209i bk11: 5336a 13278309i bk12: 5984a 13270531i bk13: 5980a 13269412i bk14: 5972a 13271139i bk15: 5964a 13268458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.102474
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13342976 n_nop=13195947 n_act=18483 n_pre=18467 n_req=30959 n_rd=88192 n_write=21887 bw_util=0.0165
n_activity=612861 dram_eff=0.3592
bk0: 5696a 13274829i bk1: 5428a 13278042i bk2: 5232a 13281929i bk3: 5332a 13279861i bk4: 5508a 13274848i bk5: 5344a 13275709i bk6: 5284a 13279045i bk7: 5388a 13275521i bk8: 5284a 13277786i bk9: 5120a 13279443i bk10: 5332a 13277357i bk11: 5364a 13276420i bk12: 6088a 13269160i bk13: 5868a 13269181i bk14: 5944a 13269107i bk15: 5980a 13266690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110893
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13342976 n_nop=13196473 n_act=18237 n_pre=18221 n_req=30956 n_rd=88196 n_write=21849 bw_util=0.01649
n_activity=615507 dram_eff=0.3576
bk0: 5584a 13275765i bk1: 5592a 13273858i bk2: 5224a 13281054i bk3: 5260a 13281001i bk4: 5388a 13275854i bk5: 5304a 13276376i bk6: 5452a 13276639i bk7: 5480a 13277280i bk8: 5356a 13278909i bk9: 5136a 13279750i bk10: 5220a 13278180i bk11: 5276a 13276879i bk12: 5912a 13269752i bk13: 5976a 13268410i bk14: 5908a 13268524i bk15: 6128a 13266306i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.112939
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13342976 n_nop=13194175 n_act=18553 n_pre=18537 n_req=31458 n_rd=89368 n_write=22343 bw_util=0.01674
n_activity=620463 dram_eff=0.3601
bk0: 5764a 13273447i bk1: 5680a 13273420i bk2: 5388a 13277168i bk3: 5308a 13281169i bk4: 5216a 13279294i bk5: 5276a 13276829i bk6: 5568a 13273077i bk7: 5652a 13272177i bk8: 5308a 13275138i bk9: 5288a 13276787i bk10: 5424a 13276400i bk11: 5420a 13277293i bk12: 5904a 13271337i bk13: 6028a 13268081i bk14: 6108a 13266753i bk15: 6036a 13265686i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.112299
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13342976 n_nop=13195882 n_act=18377 n_pre=18361 n_req=31000 n_rd=88608 n_write=21748 bw_util=0.01654
n_activity=615700 dram_eff=0.3585
bk0: 5448a 13279369i bk1: 5524a 13277745i bk2: 5476a 13280048i bk3: 5312a 13279853i bk4: 5448a 13276454i bk5: 5416a 13276022i bk6: 5460a 13277970i bk7: 5440a 13276732i bk8: 5252a 13279221i bk9: 5364a 13277870i bk10: 5416a 13275493i bk11: 5356a 13280873i bk12: 5896a 13271935i bk13: 5796a 13273622i bk14: 6040a 13268958i bk15: 5964a 13268866i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.103904
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13342976 n_nop=13196019 n_act=18332 n_pre=18316 n_req=31181 n_rd=88392 n_write=21917 bw_util=0.01653
n_activity=619819 dram_eff=0.3559
bk0: 5532a 13277056i bk1: 5488a 13280183i bk2: 5332a 13278813i bk3: 5304a 13284004i bk4: 5452a 13275956i bk5: 5300a 13277507i bk6: 5384a 13278546i bk7: 5596a 13274499i bk8: 5288a 13276289i bk9: 5256a 13279192i bk10: 5392a 13276496i bk11: 5228a 13277617i bk12: 5944a 13269871i bk13: 5912a 13271207i bk14: 6020a 13268662i bk15: 5964a 13269740i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.103039
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13342976 n_nop=13197869 n_act=18118 n_pre=18102 n_req=30593 n_rd=87592 n_write=21295 bw_util=0.01632
n_activity=611323 dram_eff=0.3562
bk0: 5544a 13280005i bk1: 5560a 13278051i bk2: 5088a 13289706i bk3: 4968a 13289334i bk4: 5384a 13278594i bk5: 5400a 13278358i bk6: 5532a 13276303i bk7: 5448a 13276916i bk8: 5116a 13282426i bk9: 5248a 13279015i bk10: 5288a 13280014i bk11: 5192a 13279758i bk12: 5872a 13272948i bk13: 5936a 13270245i bk14: 6040a 13270581i bk15: 5976a 13268501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0969601
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13342976 n_nop=13197640 n_act=18132 n_pre=18116 n_req=30634 n_rd=87828 n_write=21260 bw_util=0.01635
n_activity=608863 dram_eff=0.3583
bk0: 5568a 13278840i bk1: 5584a 13277437i bk2: 5188a 13283242i bk3: 5252a 13284691i bk4: 5376a 13277797i bk5: 5272a 13279806i bk6: 5444a 13278569i bk7: 5460a 13278214i bk8: 5316a 13277723i bk9: 5268a 13279140i bk10: 5308a 13278716i bk11: 5208a 13281128i bk12: 5756a 13273345i bk13: 5904a 13270067i bk14: 5920a 13269826i bk15: 6004a 13269299i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.101072

========= L2 cache stats =========
L2_cache_bank[0]: Access = 203494, Miss = 10910, Miss_rate = 0.054, Pending_hits = 1011, Reservation_fails = 11
L2_cache_bank[1]: Access = 204825, Miss = 11096, Miss_rate = 0.054, Pending_hits = 994, Reservation_fails = 11
L2_cache_bank[2]: Access = 203921, Miss = 10873, Miss_rate = 0.053, Pending_hits = 1013, Reservation_fails = 13
L2_cache_bank[3]: Access = 204543, Miss = 11033, Miss_rate = 0.054, Pending_hits = 1021, Reservation_fails = 10
L2_cache_bank[4]: Access = 203926, Miss = 10894, Miss_rate = 0.053, Pending_hits = 996, Reservation_fails = 9
L2_cache_bank[5]: Access = 205028, Miss = 11151, Miss_rate = 0.054, Pending_hits = 1011, Reservation_fails = 12
L2_cache_bank[6]: Access = 205141, Miss = 11131, Miss_rate = 0.054, Pending_hits = 1046, Reservation_fails = 11
L2_cache_bank[7]: Access = 204015, Miss = 11001, Miss_rate = 0.054, Pending_hits = 994, Reservation_fails = 12
L2_cache_bank[8]: Access = 204756, Miss = 11092, Miss_rate = 0.054, Pending_hits = 1031, Reservation_fails = 12
L2_cache_bank[9]: Access = 204618, Miss = 10956, Miss_rate = 0.054, Pending_hits = 1018, Reservation_fails = 15
L2_cache_bank[10]: Access = 204736, Miss = 11011, Miss_rate = 0.054, Pending_hits = 989, Reservation_fails = 15
L2_cache_bank[11]: Access = 204819, Miss = 11038, Miss_rate = 0.054, Pending_hits = 1026, Reservation_fails = 13
L2_cache_bank[12]: Access = 204923, Miss = 11170, Miss_rate = 0.055, Pending_hits = 1035, Reservation_fails = 16
L2_cache_bank[13]: Access = 205297, Miss = 11172, Miss_rate = 0.054, Pending_hits = 997, Reservation_fails = 5
L2_cache_bank[14]: Access = 204654, Miss = 11109, Miss_rate = 0.054, Pending_hits = 985, Reservation_fails = 11
L2_cache_bank[15]: Access = 205078, Miss = 11043, Miss_rate = 0.054, Pending_hits = 961, Reservation_fails = 16
L2_cache_bank[16]: Access = 233916, Miss = 11086, Miss_rate = 0.047, Pending_hits = 1241, Reservation_fails = 7
L2_cache_bank[17]: Access = 204248, Miss = 11012, Miss_rate = 0.054, Pending_hits = 976, Reservation_fails = 11
L2_cache_bank[18]: Access = 203028, Miss = 10966, Miss_rate = 0.054, Pending_hits = 1001, Reservation_fails = 12
L2_cache_bank[19]: Access = 202820, Miss = 10932, Miss_rate = 0.054, Pending_hits = 978, Reservation_fails = 3
L2_cache_bank[20]: Access = 202456, Miss = 10969, Miss_rate = 0.054, Pending_hits = 969, Reservation_fails = 14
L2_cache_bank[21]: Access = 203679, Miss = 10988, Miss_rate = 0.054, Pending_hits = 995, Reservation_fails = 20
L2_total_cache_accesses = 4523921
L2_total_cache_misses = 242633
L2_total_cache_miss_rate = 0.0536
L2_total_cache_pending_hits = 22288
L2_total_cache_reservation_fails = 259
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3165448
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18165
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 196315
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1093486
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 46311
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 258
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3379928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1143797
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=9957865
icnt_total_pkts_simt_to_mem=5667987
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 86.2586
	minimum = 6
	maximum = 1185
Network latency average = 45.5592
	minimum = 6
	maximum = 1119
Slowest packet = 6659711
Flit latency average = 33.8297
	minimum = 6
	maximum = 1119
Slowest flit = 11463797
Fragmentation average = 0.0266292
	minimum = 0
	maximum = 528
Injected packet rate average = 0.127177
	minimum = 0.109985 (at node 26)
	maximum = 0.146171 (at node 33)
Accepted packet rate average = 0.127177
	minimum = 0.109985 (at node 26)
	maximum = 0.146171 (at node 33)
Injected flit rate average = 0.222055
	minimum = 0.116457 (at node 26)
	maximum = 0.355646 (at node 33)
Accepted flit rate average= 0.222055
	minimum = 0.151211 (at node 48)
	maximum = 0.29087 (at node 4)
Injected packet length average = 1.74603
Accepted packet length average = 1.74603
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.4804 (17 samples)
	minimum = 6 (17 samples)
	maximum = 440.588 (17 samples)
Network latency average = 21.961 (17 samples)
	minimum = 6 (17 samples)
	maximum = 342.588 (17 samples)
Flit latency average = 22.2189 (17 samples)
	minimum = 6 (17 samples)
	maximum = 342 (17 samples)
Fragmentation average = 0.00976311 (17 samples)
	minimum = 0 (17 samples)
	maximum = 111.235 (17 samples)
Injected packet rate average = 0.045955 (17 samples)
	minimum = 0.0380552 (17 samples)
	maximum = 0.119746 (17 samples)
Accepted packet rate average = 0.045955 (17 samples)
	minimum = 0.0380552 (17 samples)
	maximum = 0.119746 (17 samples)
Injected flit rate average = 0.074454 (17 samples)
	minimum = 0.0486492 (17 samples)
	maximum = 0.166196 (17 samples)
Accepted flit rate average = 0.074454 (17 samples)
	minimum = 0.056035 (17 samples)
	maximum = 0.22351 (17 samples)
Injected packet size average = 1.62015 (17 samples)
Accepted packet size average = 1.62015 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 31 min, 3 sec (9063 sec)
gpgpu_simulation_rate = 12280 (inst/sec)
gpgpu_simulation_rate = 1214 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 10317
gpu_sim_insn = 4532584
gpu_ipc =     439.3316
gpu_tot_sim_cycle = 11237940
gpu_tot_sim_insn = 115830696
gpu_tot_ipc =      10.3071
gpu_tot_issued_cta = 9198
max_total_param_size = 0
gpu_stall_dramfull = 3868281
gpu_stall_icnt2sh    = 11472511
partiton_reqs_in_parallel = 226831
partiton_reqs_in_parallel_total    = 154219704
partiton_level_parallism =      21.9861
partiton_level_parallism_total  =      13.7433
partiton_reqs_in_parallel_util = 226831
partiton_reqs_in_parallel_util_total    = 154219704
gpu_sim_cycle_parition_util = 10317
gpu_tot_sim_cycle_parition_util    = 7179489
partiton_level_parallism_util =      21.9861
partiton_level_parallism_util_total  =      21.4813
partiton_replys_in_parallel = 29483
partiton_replys_in_parallel_total    = 4523921
L2_BW  =     270.8652 GB/Sec
L2_BW_total  =      38.4047 GB/Sec
gpu_total_sim_rate=12688

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4701918
	L1I_total_cache_misses = 4781
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 883008
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 881216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4697137
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4781
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 883008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4701918
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6563, 6117, 6342, 6651, 6174, 5951, 6549, 6139, 6192, 6831, 6127, 5652, 6527, 6115, 6495, 6282, 5857, 5829, 6094, 6717, 5971, 6275, 5979, 5562, 5980, 6314, 5955, 5937, 5800, 6055, 5840, 5990, 5320, 4889, 5135, 5567, 4825, 4947, 5045, 4930, 4990, 5621, 4912, 5408, 5054, 5135, 5213, 5028, 5129, 4491, 4532, 4850, 4751, 4961, 4587, 4906, 5699, 5212, 5308, 4861, 4415, 4547, 4595, 4595, 
gpgpu_n_tot_thrd_icount = 283207584
gpgpu_n_tot_w_icount = 8850237
gpgpu_n_stall_shd_mem = 16232397
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3388099
gpgpu_n_mem_write_global = 1165109
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9774516
gpgpu_n_store_insn = 2296617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28256256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16166428
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 61083
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24013074	W0_Idle:175242360	W0_Scoreboard:193097261	W1:1778480	W2:866041	W3:580680	W4:414130	W5:306564	W6:222564	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2795544
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27104792 {8:3388099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46612968 {40:1164994,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 201229176 {40:2599145,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9320872 {8:1165109,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1365 
maxdqlatency = 0 
maxmflatency = 492161 
averagemflatency = 526 
max_icnt2mem_latency = 491909 
max_icnt2sh_latency = 11237939 
mrq_lat_table:237043 	5224 	5800 	37519 	27881 	7389 	5079 	7224 	8231 	3138 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3130444 	1311031 	30201 	17156 	12829 	14077 	16266 	12555 	6501 	705 	996 	475 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	360259 	92897 	1629003 	1138190 	511536 	643133 	97892 	8632 	10362 	11127 	13690 	15956 	12131 	6418 	705 	996 	475 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	624337 	915839 	1726436 	119093 	2408 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	326 	2658 	68673 	1093409 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7300 	941 	127 	85 	70 	163 	256 	388 	433 	251 	159 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        47        28        26        16        16        16        16        30        30        41        44        46        46        43        46 
dram[1]:        44        46        28        34        16        16        17        16        31        30        44        39        44        45        29        41 
dram[2]:        47        46        29        26        16        16        16        16        30        30        44        45        43        48        44        44 
dram[3]:        46        43        27        26        17        16        16        16        30        30        43        46        44        45        44        39 
dram[4]:        34        43        33        23        16        16        16        16        30        30        45        42        44        49        47        44 
dram[5]:        32        44        31        29        16        16        16        16        30        30        47        44        47        44        46        46 
dram[6]:        35        44        32        28        16        16        17        16        30        30        41        42        47        44        44        45 
dram[7]:        37        40        24        19        16        16        16        16        31        30        42        43        42        43        34        41 
dram[8]:        46        45        27        28        15        15        17        16        32        30        44        45        95        47        46        43 
dram[9]:        46        48        23        20        16        16        16        16        35        33        26        44        44        45        42        42 
dram[10]:        45        43        25        22        17        16        16        16        34        34        46        41        45        46        44        47 
maximum service time to same row:
dram[0]:    368371    395084    590485    413002    341728    383596    486199    348063    431490    582215    360378    505699    550399    453805    421772    559381 
dram[1]:    446927    430035    479722    252251    343810    616236    385137    455953    325812    542696   1189826    482254    650087    699751    504058    547099 
dram[2]:    419842    556338    335328    566499    368285    370608    374592    348351    382860    437189    356638    350513    520529    596701    630959    635922 
dram[3]:    432851    293449    347945    458879    426623    398228    439998    366931    389193    427217    567505    560988    449080    513165    619774    501889 
dram[4]:    520907    604939    381468    457774    286930    342550    484528    408426    434618    422243    347335    516467    501805    348056    645773    563345 
dram[5]:    474582    279278    384850    857660    389021    819291    640808    341723    703384    397755    369528    334503    627838    435723    390091    464224 
dram[6]:    381203    712147    428947    559166    414258    518708    573648    427986    358984    344596    294458    324196    364475    486390    704904    330662 
dram[7]:    613659    389965    351552    637270    283441    602964    481982    443920    702507    628287    268327    332418    519606    842678    714805    509835 
dram[8]:    496215    537474    383115    391300    387499    324220    307782    394532    507566    781695    561752    380540    415503    618054    469959    455370 
dram[9]:    813432    349311    654456    355873    446489    754825    400165    477595    621101    521895    441913    459401    509217    466391    616117    486766 
dram[10]:    572872    602121    460613    420613    334636    276815    573730    349821    434290    338676    337697    382507    423869    608759    559706    550166 
average row accesses per activate:
dram[0]:  1.703030  1.745487  1.634055  1.648023  1.753122  1.667250  1.666667  1.664623  1.715898  1.689354  1.731203  1.711009  1.742902  1.734601  1.677736  1.730650 
dram[1]:  1.661972  1.701377  1.656900  1.646503  1.706667  1.656530  1.655827  1.689624  1.776923  1.707228  1.778325  1.710018  1.691129  1.737531  1.729730  1.719605 
dram[2]:  1.690846  1.699402  1.647172  1.657919  1.690102  1.673543  1.681051  1.696970  1.721631  1.695450  1.722635  1.737557  1.723317  1.747656  1.675676  1.716529 
dram[3]:  1.664686  1.701880  1.650647  1.633212  1.690179  1.680734  1.677686  1.664298  1.745009  1.753991  1.753764  1.735663  1.754317  1.742389  1.729264  1.719720 
dram[4]:  1.671629  1.657618  1.674551  1.657749  1.677419  1.635379  1.684112  1.680180  1.764652  1.746860  1.710875  1.745552  1.741221  1.715300  1.662853  1.675227 
dram[5]:  1.722850  1.686125  1.667306  1.741650  1.689276  1.679333  1.708711  1.688451  1.743451  1.717209  1.747232  1.723708  1.722656  1.726845  1.746400  1.751152 
dram[6]:  1.685292  1.646672  1.650090  1.681861  1.704023  1.684407  1.687771  1.727589  1.759412  1.709910  1.805479  1.773140  1.747777  1.730233  1.725915  1.695717 
dram[7]:  1.662326  1.683522  1.669643  1.670992  1.654497  1.659710  1.709910  1.697441  1.759588  1.704028  1.737847  1.771818  1.731235  1.755034  1.703846  1.701997 
dram[8]:  1.650847  1.705671  1.635701  1.687916  1.697024  1.655078  1.719557  1.704762  1.686380  1.722581  1.750668  1.715827  2.013644  1.751813  1.706923  1.751779 
dram[9]:  1.716799  1.710822  1.644750  1.645390  1.651786  1.687787  1.708036  1.696833  1.728210  1.721416  1.747253  1.749533  1.748377  1.708138  1.721109  1.727202 
dram[10]:  1.693103  1.678632  1.631529  1.674396  1.681319  1.666356  1.684211  1.713222  1.746847  1.787619  1.731115  1.752294  1.734104  1.700157  1.739130  1.721793 
average row locality = 344616/201846 = 1.707321
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1400      1389      1304      1305      1334      1383      1341      1368      1294      1351      1301      1313      1520      1546      1496      1525 
dram[1]:      1431      1421      1305      1307      1328      1348      1336      1365      1323      1316      1287      1355      1448      1477      1501      1535 
dram[2]:      1410      1405      1292      1328      1347      1367      1330      1380      1332      1314      1324      1360      1455      1533      1494      1548 
dram[3]:      1422      1376      1339      1325      1375      1343      1348      1354      1332      1321      1376      1351      1516      1512      1511      1510 
dram[4]:      1440      1373      1313      1338      1378      1338      1322      1350      1331      1291      1352      1357      1538      1485      1503      1511 
dram[5]:      1412      1414      1310      1320      1348      1328      1364      1373      1350      1295      1320      1339      1498      1512      1494      1551 
dram[6]:      1456      1435      1351      1328      1305      1319      1395      1417      1340      1334      1374      1375      1491      1527      1543      1527 
dram[7]:      1378      1397      1374      1330      1364      1355      1366      1361      1325      1353      1372      1356      1493      1465      1526      1508 
dram[8]:      1399      1388      1338      1330      1363      1327      1348      1399      1332      1327      1364      1324      1504      1494      1521      1508 
dram[9]:      1402      1406      1276      1246      1350      1353      1384      1363      1292      1326      1339      1318      1486      1503      1527      1512 
dram[10]:      1408      1412      1302      1317      1345      1318      1364      1366      1342      1330      1344      1319      1455      1495      1497      1518 
total reads: 244552
bank skew: 1551/1246 = 1.24
chip skew: 22517/22083 = 1.02
number of total write accesses:
dram[0]:       567       545       433       404       491       521       489       533       530       585       541       552       690       735       727       711 
dram[1]:       575       556       448       435       464       504       497       524       525       550       518       591       649       648       675       728 
dram[2]:       548       585       426       441       480       499       462       524       610       512       533       560       644       704       676       747 
dram[3]:       539       525       447       465       518       489       479       520       591       547       604       586       719       720       699       705 
dram[4]:       581       520       457       459       546       474       480       515       596       517       583       605       743       690       677       707 
dram[5]:       571       579       429       453       495       484       519       513       580       551       574       595       707       688       689       729 
dram[6]:       595       569       474       443       474       485       551       568       576       564       603       579       671       705       768       730 
dram[7]:       537       534       496       473       494       474       532       496       556       593       630       593       652       627       689       708 
dram[8]:       549       507       458       444       519       482       516       570       550       542       602       584      1005       680       698       708 
dram[9]:       550       570       400       378       500       485       529       512       552       571       569       554       668       680       707       723 
dram[10]:       556       552       416       416       491       470       492       474       597       547       581       591       645       671       703       710 
total reads: 100064
bank skew: 1005/378 = 2.66
chip skew: 9414/8887 = 1.06
average mf latency per bank:
dram[0]:       6551      6914      7566      7148      7000      7137      7802      7082      8063      7305      7859      8207      5936      5804      4674      5379
dram[1]:       6799      6707      7304      7198      7671      7297      7226      8274      7522      7777      8728      7760      6000      5775      4485      4696
dram[2]:       6968      6179      7231      7587      7260      8291      8294      7947      7373      8200      8173      8079      5711      6189      5526      4568
dram[3]:       7316      6755      7606      6842      7091      7494      7875      6982      7824      8344      7674      8507      5825      6004      4915      5526
dram[4]:       6779      7344      7149      6990      7031      7561      8130      7084      8118      7825      8526      8561      6082      5515      5851      5162
dram[5]:       6672      6491      8025      6778      7952      6468      7453      7395      8234      7863      7915      7851      5889      6555      5324      4842
dram[6]:       7052      6685      6652      7575      7004      7607      7410      7138      8027      7541      7981      8101      5806      5532      5381      4810
dram[7]:       6596      6512      6754      7465      8493      7515      6802      7591      7242      7489      8268      8083      5807      5938      5449      5393
dram[8]:       6852      7446      7795      6706      7436      7852      7253      7251      7716      8336      8112      7465      7910      6054      5231      4915
dram[9]:       6969      6907      7776      8340      7270      6794      6260      7661      7812      8006      8163      7940      5919      6220      5668      5473
dram[10]:       6191      6991      7915      8015      7164      7587      8218      8226      7900      8350      7938      8011      5759      5594      5049      4819
maximum mf latency per bank:
dram[0]:     283742    270718    374937    492150    356714    330364    382751    455691    395788    440054    361924    442665    359301    380147    239097    453087
dram[1]:     364516    437468    453081    343675    400999    382752    359304    455693    395778    398382    387974    343243    380146    479150    236677    421827
dram[2]:     440063    238081    434846    424432    325156    419221    419217    416616    374933    434851    458297    414004    437456    429652    492160    455689
dram[3]:     346282    286144    408810    364517    296375    364516    421810    244680    458291    398380    257491    442664    346263    492161    403114    364514
dram[4]:     286145    471321    421826    387957    330650    427050    463505    231311    434847    359304    356697    421825    484356    421840    458297    354086
dram[5]:     423793    442667    387952    384977    403576    270717    455703    348556    476532    395776    369728    424444    364214    424427    421826    468713
dram[6]:     372330    466109    213249    406207    346295    335859    361908    421821    455691    398378    455689    429653    427045    259904    489569    390569
dram[7]:     372346    354097    393183    398380    486966    356702    484345    361895    361911    442654    437448    427036    398382    262719    348886    393185
dram[8]:     249879    440061    387961    476530    393173    424417    338466    411420    275930    395777    397950    184477    273320    419221    421820    205459
dram[9]:     304357    442668    432247    489549    270714    458298    114733    351502    442668    442667    453087    273146    333000    400983    492159    385354
dram[10]:     281149    380146    390554    489550    382396    424440    314670    429642    458278    419222    348883    377148    398383    387955    393185    442665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13362132 n_nop=13214832 n_act=18350 n_pre=18334 n_req=31224 n_rd=88680 n_write=21936 bw_util=0.01656
n_activity=619891 dram_eff=0.3569
bk0: 5600a 13296501i bk1: 5556a 13296821i bk2: 5216a 13303028i bk3: 5220a 13303465i bk4: 5336a 13298181i bk5: 5532a 13295422i bk6: 5364a 13299671i bk7: 5472a 13296885i bk8: 5176a 13299638i bk9: 5404a 13295432i bk10: 5204a 13302947i bk11: 5252a 13297040i bk12: 6080a 13288648i bk13: 6184a 13286785i bk14: 5984a 13287304i bk15: 6100a 13287287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.099492
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13362132 n_nop=13215810 n_act=18201 n_pre=18185 n_req=30970 n_rd=88332 n_write=21604 bw_util=0.01645
n_activity=614077 dram_eff=0.3581
bk0: 5724a 13294130i bk1: 5684a 13295214i bk2: 5220a 13300334i bk3: 5228a 13299877i bk4: 5312a 13299088i bk5: 5392a 13294921i bk6: 5344a 13297375i bk7: 5460a 13295516i bk8: 5292a 13299688i bk9: 5264a 13296195i bk10: 5148a 13303177i bk11: 5420a 13297404i bk12: 5792a 13293916i bk13: 5908a 13292572i bk14: 6004a 13291547i bk15: 6140a 13287850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0993263
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13362132 n_nop=13214949 n_act=18341 n_pre=18325 n_req=31170 n_rd=88876 n_write=21641 bw_util=0.01654
n_activity=617634 dram_eff=0.3579
bk0: 5640a 13295935i bk1: 5620a 13296100i bk2: 5168a 13303130i bk3: 5312a 13299775i bk4: 5388a 13298367i bk5: 5468a 13295092i bk6: 5320a 13297525i bk7: 5520a 13293847i bk8: 5328a 13296875i bk9: 5256a 13298404i bk10: 5296a 13297905i bk11: 5440a 13299184i bk12: 5820a 13291786i bk13: 6132a 13288378i bk14: 5976a 13290427i bk15: 6192a 13283831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.099282
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13362132 n_nop=13213896 n_act=18431 n_pre=18415 n_req=31464 n_rd=89244 n_write=22146 bw_util=0.01667
n_activity=624913 dram_eff=0.3565
bk0: 5688a 13295311i bk1: 5504a 13299251i bk2: 5356a 13298766i bk3: 5300a 13299067i bk4: 5500a 13295986i bk5: 5372a 13297847i bk6: 5392a 13298837i bk7: 5416a 13294873i bk8: 5328a 13294547i bk9: 5284a 13298406i bk10: 5504a 13296785i bk11: 5404a 13296881i bk12: 6064a 13289137i bk13: 6048a 13288109i bk14: 6044a 13289786i bk15: 6040a 13287129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.102886
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13362132 n_nop=13214041 n_act=18522 n_pre=18506 n_req=31370 n_rd=88880 n_write=22183 bw_util=0.01662
n_activity=618437 dram_eff=0.3592
bk0: 5760a 13293499i bk1: 5492a 13296669i bk2: 5252a 13300946i bk3: 5352a 13298889i bk4: 5512a 13293925i bk5: 5352a 13294749i bk6: 5288a 13298135i bk7: 5400a 13294508i bk8: 5324a 13296558i bk9: 5164a 13298126i bk10: 5408a 13295929i bk11: 5428a 13294993i bk12: 6152a 13287866i bk13: 5940a 13287822i bk14: 6012a 13287821i bk15: 6044a 13285386i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.111186
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13362132 n_nop=13214533 n_act=18277 n_pre=18261 n_req=31384 n_rd=88912 n_write=22149 bw_util=0.01662
n_activity=621114 dram_eff=0.3576
bk0: 5648a 13294437i bk1: 5656a 13292487i bk2: 5240a 13300056i bk3: 5280a 13299969i bk4: 5392a 13295005i bk5: 5312a 13295468i bk6: 5456a 13295723i bk7: 5492a 13296344i bk8: 5400a 13297574i bk9: 5180a 13298400i bk10: 5280a 13296895i bk11: 5356a 13295418i bk12: 5992a 13288389i bk13: 6048a 13287036i bk14: 5976a 13287182i bk15: 6204a 13284860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.113385
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13362132 n_nop=13212217 n_act=18603 n_pre=18587 n_req=31872 n_rd=90068 n_write=22657 bw_util=0.01687
n_activity=626142 dram_eff=0.3601
bk0: 5824a 13292111i bk1: 5740a 13292167i bk2: 5404a 13296062i bk3: 5312a 13300238i bk4: 5220a 13298379i bk5: 5276a 13295951i bk6: 5580a 13292182i bk7: 5668a 13291195i bk8: 5360a 13293752i bk9: 5336a 13295515i bk10: 5496a 13295042i bk11: 5500a 13295654i bk12: 5964a 13290049i bk13: 6108a 13286659i bk14: 6172a 13285446i bk15: 6108a 13284050i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.112708
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13362132 n_nop=13213960 n_act=18423 n_pre=18407 n_req=31407 n_rd=89292 n_write=22050 bw_util=0.01667
n_activity=621262 dram_eff=0.3584
bk0: 5512a 13298032i bk1: 5588a 13296413i bk2: 5496a 13298921i bk3: 5320a 13298894i bk4: 5456a 13295533i bk5: 5420a 13295118i bk6: 5464a 13296968i bk7: 5444a 13295810i bk8: 5300a 13297842i bk9: 5412a 13296478i bk10: 5488a 13294102i bk11: 5424a 13299447i bk12: 5972a 13290601i bk13: 5860a 13292405i bk14: 6104a 13287721i bk15: 6032a 13287499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.104473
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13362132 n_nop=13214041 n_act=18369 n_pre=18353 n_req=31680 n_rd=89064 n_write=22305 bw_util=0.01667
n_activity=625773 dram_eff=0.3559
bk0: 5596a 13295778i bk1: 5552a 13298988i bk2: 5352a 13297751i bk3: 5320a 13302918i bk4: 5452a 13295101i bk5: 5308a 13296571i bk6: 5392a 13297610i bk7: 5596a 13293654i bk8: 5328a 13294773i bk9: 5308a 13297785i bk10: 5456a 13295281i bk11: 5296a 13296234i bk12: 6016a 13288410i bk13: 5976a 13289869i bk14: 6084a 13287386i bk15: 6032a 13288386i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.103482
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13362132 n_nop=13215872 n_act=18165 n_pre=18149 n_req=31031 n_rd=88332 n_write=21614 bw_util=0.01646
n_activity=617203 dram_eff=0.3563
bk0: 5608a 13298732i bk1: 5624a 13296786i bk2: 5104a 13308731i bk3: 4984a 13308206i bk4: 5400a 13297645i bk5: 5412a 13297335i bk6: 5536a 13295371i bk7: 5452a 13296027i bk8: 5168a 13301014i bk9: 5304a 13297689i bk10: 5356a 13298595i bk11: 5272a 13298345i bk12: 5944a 13291616i bk13: 6012a 13288774i bk14: 6108a 13289235i bk15: 6048a 13286953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0975
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13362132 n_nop=13215765 n_act=18165 n_pre=18149 n_req=31044 n_rd=88528 n_write=21525 bw_util=0.01647
n_activity=614084 dram_eff=0.3584
bk0: 5632a 13297553i bk1: 5648a 13296066i bk2: 5208a 13302157i bk3: 5268a 13303562i bk4: 5380a 13296916i bk5: 5272a 13298933i bk6: 5456a 13297633i bk7: 5464a 13297339i bk8: 5368a 13296378i bk9: 5320a 13297695i bk10: 5376a 13297322i bk11: 5276a 13299783i bk12: 5820a 13292091i bk13: 5980a 13288804i bk14: 5988a 13288532i bk15: 6072a 13288022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.101774

========= L2 cache stats =========
L2_cache_bank[0]: Access = 204589, Miss = 10990, Miss_rate = 0.054, Pending_hits = 1061, Reservation_fails = 12
L2_cache_bank[1]: Access = 205937, Miss = 11180, Miss_rate = 0.054, Pending_hits = 1031, Reservation_fails = 12
L2_cache_bank[2]: Access = 205029, Miss = 10959, Miss_rate = 0.053, Pending_hits = 1056, Reservation_fails = 14
L2_cache_bank[3]: Access = 205636, Miss = 11124, Miss_rate = 0.054, Pending_hits = 1064, Reservation_fails = 12
L2_cache_bank[4]: Access = 205010, Miss = 10984, Miss_rate = 0.054, Pending_hits = 1039, Reservation_fails = 17
L2_cache_bank[5]: Access = 206107, Miss = 11235, Miss_rate = 0.055, Pending_hits = 1053, Reservation_fails = 13
L2_cache_bank[6]: Access = 206240, Miss = 11219, Miss_rate = 0.054, Pending_hits = 1091, Reservation_fails = 13
L2_cache_bank[7]: Access = 205089, Miss = 11092, Miss_rate = 0.054, Pending_hits = 1028, Reservation_fails = 12
L2_cache_bank[8]: Access = 205876, Miss = 11177, Miss_rate = 0.054, Pending_hits = 1073, Reservation_fails = 12
L2_cache_bank[9]: Access = 205691, Miss = 11043, Miss_rate = 0.054, Pending_hits = 1059, Reservation_fails = 15
L2_cache_bank[10]: Access = 205863, Miss = 11096, Miss_rate = 0.054, Pending_hits = 1038, Reservation_fails = 15
L2_cache_bank[11]: Access = 205901, Miss = 11132, Miss_rate = 0.054, Pending_hits = 1084, Reservation_fails = 16
L2_cache_bank[12]: Access = 206031, Miss = 11255, Miss_rate = 0.055, Pending_hits = 1077, Reservation_fails = 16
L2_cache_bank[13]: Access = 206398, Miss = 11262, Miss_rate = 0.055, Pending_hits = 1047, Reservation_fails = 6
L2_cache_bank[14]: Access = 205748, Miss = 11198, Miss_rate = 0.054, Pending_hits = 1024, Reservation_fails = 11
L2_cache_bank[15]: Access = 206195, Miss = 11125, Miss_rate = 0.054, Pending_hits = 999, Reservation_fails = 17
L2_cache_bank[16]: Access = 240327, Miss = 11169, Miss_rate = 0.046, Pending_hits = 1362, Reservation_fails = 7
L2_cache_bank[17]: Access = 205364, Miss = 11097, Miss_rate = 0.054, Pending_hits = 1021, Reservation_fails = 13
L2_cache_bank[18]: Access = 204106, Miss = 11056, Miss_rate = 0.054, Pending_hits = 1054, Reservation_fails = 16
L2_cache_bank[19]: Access = 203935, Miss = 11027, Miss_rate = 0.054, Pending_hits = 1040, Reservation_fails = 5
L2_cache_bank[20]: Access = 203542, Miss = 11057, Miss_rate = 0.054, Pending_hits = 1016, Reservation_fails = 20
L2_cache_bank[21]: Access = 204790, Miss = 11075, Miss_rate = 0.054, Pending_hits = 1035, Reservation_fails = 21
L2_total_cache_accesses = 4553404
L2_total_cache_misses = 244552
L2_total_cache_miss_rate = 0.0537
L2_total_cache_pending_hits = 23352
L2_total_cache_reservation_fails = 295
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3173146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18420
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 196533
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1112288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4809
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48012
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 294
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3388099
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1165109
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=9995519
icnt_total_pkts_simt_to_mem=5718782
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.7034
	minimum = 6
	maximum = 760
Network latency average = 40.2932
	minimum = 6
	maximum = 589
Slowest packet = 9050565
Flit latency average = 46.9094
	minimum = 6
	maximum = 588
Slowest flit = 15632202
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.057157
	minimum = 0.042844 (at node 9)
	maximum = 0.310716 (at node 44)
Accepted packet rate average = 0.057157
	minimum = 0.042844 (at node 9)
	maximum = 0.310716 (at node 44)
Injected flit rate average = 0.0857355
	minimum = 0.0700334 (at node 37)
	maximum = 0.328697 (at node 44)
Accepted flit rate average= 0.0857355
	minimum = 0.0544758 (at node 9)
	maximum = 0.603451 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.5483 (18 samples)
	minimum = 6 (18 samples)
	maximum = 458.333 (18 samples)
Network latency average = 22.9794 (18 samples)
	minimum = 6 (18 samples)
	maximum = 356.278 (18 samples)
Flit latency average = 23.5906 (18 samples)
	minimum = 6 (18 samples)
	maximum = 355.667 (18 samples)
Fragmentation average = 0.00922072 (18 samples)
	minimum = 0 (18 samples)
	maximum = 105.056 (18 samples)
Injected packet rate average = 0.0465773 (18 samples)
	minimum = 0.0383213 (18 samples)
	maximum = 0.130355 (18 samples)
Accepted packet rate average = 0.0465773 (18 samples)
	minimum = 0.0383213 (18 samples)
	maximum = 0.130355 (18 samples)
Injected flit rate average = 0.0750807 (18 samples)
	minimum = 0.0498372 (18 samples)
	maximum = 0.175224 (18 samples)
Accepted flit rate average = 0.0750807 (18 samples)
	minimum = 0.0559484 (18 samples)
	maximum = 0.244618 (18 samples)
Injected packet size average = 1.61196 (18 samples)
Accepted packet size average = 1.61196 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 32 min, 9 sec (9129 sec)
gpgpu_simulation_rate = 12688 (inst/sec)
gpgpu_simulation_rate = 1231 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 19980
gpu_sim_insn = 5569050
gpu_ipc =     278.7312
gpu_tot_sim_cycle = 11485142
gpu_tot_sim_insn = 121399746
gpu_tot_ipc =      10.5702
gpu_tot_issued_cta = 9709
max_total_param_size = 0
gpu_stall_dramfull = 3868685
gpu_stall_icnt2sh    = 11487568
partiton_reqs_in_parallel = 439156
partiton_reqs_in_parallel_total    = 154446535
partiton_level_parallism =      21.9798
partiton_level_parallism_total  =      13.4857
partiton_reqs_in_parallel_util = 439156
partiton_reqs_in_parallel_util_total    = 154446535
gpu_sim_cycle_parition_util = 19980
gpu_tot_sim_cycle_parition_util    = 7189806
partiton_level_parallism_util =      21.9798
partiton_level_parallism_util_total  =      21.4827
partiton_replys_in_parallel = 95938
partiton_replys_in_parallel_total    = 4553404
L2_BW  =     455.1245 GB/Sec
L2_BW_total  =      38.3699 GB/Sec
gpu_total_sim_rate=13185

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5028619
	L1I_total_cache_misses = 4781
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 940240
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 938448
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5023838
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4781
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 940240
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5028619
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6910, 6209, 6744, 7058, 6651, 6327, 6841, 6621, 6594, 7108, 6434, 5828, 6934, 6377, 6872, 6674, 6379, 6265, 6416, 6963, 6118, 6721, 6401, 5878, 6212, 6591, 6362, 6399, 6337, 6547, 6202, 6367, 5635, 5129, 5435, 5922, 5295, 5247, 5460, 5200, 5390, 5866, 5112, 5578, 5669, 5704, 5468, 5428, 5221, 4753, 4994, 5142, 4943, 5397, 4934, 5182, 6081, 5474, 5655, 5122, 4677, 4808, 4972, 5031, 
gpgpu_n_tot_thrd_icount = 301776256
gpgpu_n_tot_w_icount = 9430508
gpgpu_n_stall_shd_mem = 16255765
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3478683
gpgpu_n_mem_write_global = 1170463
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10124173
gpgpu_n_store_insn = 2305221
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30087680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16189796
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 61083
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24038997	W0_Idle:175254758	W0_Scoreboard:193644089	W1:2041774	W2:976277	W3:614292	W4:422397	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2959028
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27829464 {8:3478683,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827128 {40:1170348,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205172664 {40:2685497,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363704 {8:1170463,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1365 
maxdqlatency = 0 
maxmflatency = 492161 
averagemflatency = 519 
max_icnt2mem_latency = 491909 
max_icnt2sh_latency = 11482781 
mrq_lat_table:246950 	5659 	6387 	38409 	29448 	8766 	6321 	8140 	8890 	3247 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3212621 	1323668 	31313 	17168 	12829 	14077 	16266 	12555 	6501 	705 	996 	475 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	444435 	94417 	1629307 	1138503 	521131 	643159 	97892 	8632 	10362 	11127 	13690 	15956 	12131 	6418 	705 	996 	475 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	686848 	936568 	1733690 	119183 	2408 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	326 	2658 	68673 	1098763 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7338 	943 	127 	85 	70 	163 	256 	388 	433 	251 	159 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        47        28        26        16        16        16        16        30        30        41        44        46        46        43        46 
dram[1]:        44        46        28        34        16        16        17        16        31        30        44        39        44        45        29        41 
dram[2]:        47        46        29        26        16        16        16        16        30        30        44        45        43        48        44        44 
dram[3]:        46        43        27        26        17        16        16        16        30        30        43        46        44        45        44        39 
dram[4]:        38        43        33        23        16        16        16        16        30        30        45        42        44        49        47        44 
dram[5]:        41        44        31        29        16        16        16        16        30        30        47        44        47        44        46        46 
dram[6]:        35        44        32        28        16        16        17        16        30        30        41        42        47        44        44        45 
dram[7]:        39        40        24        19        16        16        16        16        31        30        42        43        42        43        34        41 
dram[8]:        46        45        27        28        15        15        17        16        32        30        44        45        95        47        46        43 
dram[9]:        46        48        23        20        16        16        16        16        35        33        26        44        44        45        42        42 
dram[10]:        45        43        25        22        17        16        16        16        34        34        46        41        45        46        44        47 
maximum service time to same row:
dram[0]:    368371    395084    590485    413002    341728    383596    486199    348063    431490    582215    360378    505699    550399    453805    421772    559381 
dram[1]:    446927    430035    479722    252251    343810    616236    385137    455953    325812    542696   1189826    482254    650087    699751    504058    547099 
dram[2]:    419842    556338    335328    566499    368285    370608    374592    348351    382860    437189    356638    350513    520529    596701    630959    635922 
dram[3]:    432851    293449    347945    458879    426623    398228    439998    366931    389193    427217    567505    560988    449080    513165    619774    501889 
dram[4]:    520907    604939    381468    457774    286930    342550    484528    408426    434618    422243    347335    516467    501805    348056    645773    563345 
dram[5]:    474582    279278    384850    857660    389021    819291    640808    341723    703384    397755    369528    334503    627838    435723    390091    464224 
dram[6]:    381203    712147    428947    559166    414258    518708    573648    427986    358984    344596    294458    324196    364475    486390    704904    330662 
dram[7]:    613659    389965    351552    637270    283441    602964    481982    443920    702507    628287    268327    332418    519606    842678    714805    509835 
dram[8]:    496215    537474    383115    391300    387499    324220    307782    394532    507566    781695    561752    380540    415503    618054    469959    455370 
dram[9]:    813432    349311    654456    355873    446489    754825    400165    477595    621101    521895    441913    459401    509217    466391    616117    486766 
dram[10]:    572872    602121    460613    420613    334636    276815    573730    349821    434290    338676    337697    382507    423869    608759    559706    550166 
average row accesses per activate:
dram[0]:  1.717949  1.763889  1.648917  1.682495  1.773897  1.682500  1.680349  1.671940  1.724261  1.691213  1.727029  1.729422  1.763498  1.737226  1.689278  1.739066 
dram[1]:  1.699115  1.722361  1.680581  1.669104  1.723982  1.677253  1.676215  1.699319  1.791168  1.711286  1.791198  1.723440  1.715847  1.752569  1.733945  1.733724 
dram[2]:  1.718802  1.729752  1.669429  1.675383  1.706714  1.689775  1.695729  1.708796  1.732310  1.698667  1.727353  1.751730  1.740219  1.759970  1.698742  1.730435 
dram[3]:  1.686227  1.719344  1.677046  1.649826  1.696840  1.690559  1.688539  1.670339  1.750215  1.764440  1.768116  1.730539  1.769697  1.744169  1.746616  1.729306 
dram[4]:  1.687253  1.672297  1.690498  1.678761  1.695470  1.659722  1.693662  1.684211  1.756499  1.748854  1.713328  1.747243  1.746171  1.727135  1.673007  1.679012 
dram[5]:  1.735000  1.702459  1.678341  1.758588  1.708151  1.694200  1.716753  1.691652  1.753022  1.726457  1.768078  1.728437  1.730999  1.741522  1.754789  1.765185 
dram[6]:  1.701104  1.666405  1.674439  1.707384  1.724201  1.694296  1.699005  1.742739  1.770035  1.722459  1.807229  1.780467  1.749808  1.742537  1.734577  1.709210 
dram[7]:  1.677768  1.705387  1.675886  1.700620  1.673259  1.675886  1.713178  1.711188  1.767111  1.711314  1.744380  1.762436  1.746094  1.757895  1.710156  1.720948 
dram[8]:  1.670752  1.715146  1.651943  1.713761  1.718150  1.679929  1.730465  1.713932  1.700000  1.735632  1.749786  1.721269  2.019425  1.762712  1.715138  1.769172 
dram[9]:  1.741554  1.722176  1.662605  1.681060  1.665247  1.704745  1.719015  1.704918  1.739751  1.728608  1.740709  1.752899  1.768446  1.728979  1.744792  1.739746 
dram[10]:  1.702658  1.704918  1.665441  1.684015  1.703802  1.685484  1.705017  1.715179  1.766524  1.792727  1.742685  1.743902  1.752960  1.714503  1.753217  1.739130 
average row locality = 362305/210572 = 1.720575
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1498      1479      1383      1395      1421      1479      1423      1459      1373      1417      1379      1395      1613      1632      1580      1617 
dram[1]:      1530      1504      1397      1383      1420      1432      1419      1453      1400      1389      1373      1436      1534      1558      1581      1630 
dram[2]:      1508      1502      1380      1406      1432      1435      1425      1463      1405      1379      1391      1446      1563      1622      1599      1627 
dram[3]:      1520      1458      1430      1416      1453      1431      1432      1433      1425      1396      1455      1419      1603      1586      1607      1602 
dram[4]:      1540      1451      1398      1427      1460      1424      1424      1421      1407      1373      1437      1432      1631      1578      1592      1595 
dram[5]:      1500      1486      1383      1387      1438      1421      1452      1455      1431      1361      1411      1416      1595      1606      1583      1641 
dram[6]:      1549      1543      1453      1419      1397      1402      1482      1516      1430      1425      1464      1461      1576      1614      1629      1613 
dram[7]:      1463      1484      1436      1431      1441      1446      1437      1456      1412      1437      1452      1434      1573      1535      1606      1599 
dram[8]:      1486      1478      1408      1414      1443      1406      1441      1484      1417      1402      1428      1405      1581      1587      1591      1609 
dram[9]:      1500      1483      1362      1328      1438      1438      1478      1449      1380      1410      1422      1397      1569      1603      1622      1597 
dram[10]:      1484      1516      1392      1391      1424      1398      1460      1434      1435      1406      1428      1387      1555      1575      1593      1598 
total reads: 259534
bank skew: 1641/1328 = 1.24
chip skew: 23973/23439 = 1.02
number of total write accesses:
dram[0]:       579       553       444       412       509       540       501       549       553       604       557       580       706       748       736       729 
dram[1]:       582       568       455       443       485       522       512       542       547       567       540       608       664       659       687       740 
dram[2]:       558       591       433       452       500       515       481       538       627       532       554       579       661       717       696       761 
dram[3]:       549       533       455       478       534       503       498       538       614       559       619       604       733       732       716       717 
dram[4]:       591       529       470       470       561       488       500       531       620       535       607       628       763       707       695       717 
dram[5]:       582       591       438       456       511       507       536       531       599       564       594       608       728       705       707       742 
dram[6]:       608       580       486       454       491       499       567       584       602       592       636       599       697       721       789       744 
dram[7]:       552       542       503       489       505       493       552       517       576       620       643       621       662       636       701       726 
dram[8]:       559       515       462       454       526       494       530       595       572       561       614       602      1018       701       709       721 
dram[9]:       562       575       412       385       517       502       547       527       572       590       592       568       684       700       723       736 
dram[10]:       566       564       420       421       503       483       511       487       623       566       597       615       666       683       723       722 
total reads: 102771
bank skew: 1018/385 = 2.64
chip skew: 9649/9121 = 1.06
average mf latency per bank:
dram[0]:       6262      6636      7248      6824      6673      6782      7466      6753      7687      7046      7526      7800      5688      5593      4516      5158
dram[1]:       6514      6451      6978      6924      7268      6961      6909      7882      7187      7468      8289      7434      5757      5568      4332      4516
dram[2]:       6662      5930      6912      7277      6915      7979      7854      7605      7091      7881      7847      7713      5430      5952      5262      4417
dram[3]:       6989      6501      7266      6525      6802      7148      7503      6681      7433      8021      7374      8189      5602      5806      4708      5309
dram[4]:       6484      7074      6835      6682      6740      7217      7668      6808      7762      7466      8122      8200      5825      5281      5607      4982
dram[5]:       6410      6276      7717      6570      7568      6130      7110      7070      7879      7585      7525      7545      5624      6271      5107      4663
dram[6]:       6756      6366      6323      7220      6652      7271      7085      6793      7621      7149      7567      7733      5551      5319      5173      4636
dram[7]:       6320      6265      6561      7070      8153      7141      6532      7196      6907      7138      7947      7715      5601      5749      5259      5171
dram[8]:       6582      7135      7541      6426      7157      7525      6911      6913      7353      7985      7854      7144      7661      5785      5074      4708
dram[9]:       6654      6680      7408      7969      6928      6486      5964      7316      7434      7644      7783      7616      5688      5932      5433      5274
dram[10]:       5983      6660      7566      7719      6873      7259      7791      7925      7503      7997      7594      7685      5481      5394      4829      4658
maximum mf latency per bank:
dram[0]:     283742    270718    374937    492150    356714    330364    382751    455691    395788    440054    361924    442665    359301    380147    239097    453087
dram[1]:     364516    437468    453081    343675    400999    382752    359304    455693    395778    398382    387974    343243    380146    479150    236677    421827
dram[2]:     440063    238081    434846    424432    325156    419221    419217    416616    374933    434851    458297    414004    437456    429652    492160    455689
dram[3]:     346282    286144    408810    364517    296375    364516    421810    244680    458291    398380    257491    442664    346263    492161    403114    364514
dram[4]:     286145    471321    421826    387957    330650    427050    463505    231311    434847    359304    356697    421825    484356    421840    458297    354086
dram[5]:     423793    442667    387952    384977    403576    270717    455703    348556    476532    395776    369728    424444    364214    424427    421826    468713
dram[6]:     372330    466109    213249    406207    346295    335859    361908    421821    455691    398378    455689    429653    427045    259904    489569    390569
dram[7]:     372346    354097    393183    398380    486966    356702    484345    361895    361911    442654    437448    427036    398382    262719    348886    393185
dram[8]:     249879    440061    387961    476530    393173    424417    338466    411420    275930    395777    397950    184477    273320    419221    421820    205459
dram[9]:     304357    442668    432247    489549    270714    458298    114733    351502    442668    442667    453087    273146    333000    400983    492159    385354
dram[10]:     281149    380146    390554    489550    382396    424440    314670    429642    458278    419222    348883    377148    398383    387955    393185    442665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13399231 n_nop=13243839 n_act=19158 n_pre=19142 n_req=32843 n_rd=94172 n_write=22920 bw_util=0.01748
n_activity=640372 dram_eff=0.3657
bk0: 5992a 13327817i bk1: 5916a 13328672i bk2: 5532a 13335536i bk3: 5580a 13334482i bk4: 5684a 13329147i bk5: 5916a 13325688i bk6: 5692a 13331516i bk7: 5836a 13328316i bk8: 5492a 13331920i bk9: 5668a 13327637i bk10: 5516a 13335471i bk11: 5580a 13328334i bk12: 6452a 13320369i bk13: 6528a 13318684i bk14: 6320a 13319415i bk15: 6468a 13318755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.109947
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13399231 n_nop=13245065 n_act=18943 n_pre=18927 n_req=32560 n_rd=93756 n_write=22540 bw_util=0.01736
n_activity=634175 dram_eff=0.3668
bk0: 6120a 13326484i bk1: 6016a 13327454i bk2: 5588a 13332122i bk3: 5532a 13332663i bk4: 5680a 13330371i bk5: 5728a 13326374i bk6: 5676a 13328532i bk7: 5812a 13326746i bk8: 5600a 13332140i bk9: 5556a 13327964i bk10: 5492a 13334801i bk11: 5744a 13328619i bk12: 6136a 13325691i bk13: 6232a 13324437i bk14: 6324a 13324307i bk15: 6520a 13320010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.107795
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13399231 n_nop=13244089 n_act=19106 n_pre=19090 n_req=32778 n_rd=94332 n_write=22614 bw_util=0.01746
n_activity=638217 dram_eff=0.3665
bk0: 6032a 13328659i bk1: 6008a 13328377i bk2: 5520a 13336290i bk3: 5624a 13331729i bk4: 5728a 13330009i bk5: 5740a 13327669i bk6: 5700a 13328425i bk7: 5852a 13327437i bk8: 5620a 13329204i bk9: 5516a 13330715i bk10: 5564a 13329806i bk11: 5784a 13331472i bk12: 6252a 13322709i bk13: 6488a 13319104i bk14: 6396a 13321417i bk15: 6508a 13316047i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.108275
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13399231 n_nop=13243061 n_act=19230 n_pre=19214 n_req=33048 n_rd=94664 n_write=23062 bw_util=0.01757
n_activity=645624 dram_eff=0.3647
bk0: 6080a 13327591i bk1: 5832a 13332315i bk2: 5720a 13330938i bk3: 5664a 13330676i bk4: 5812a 13328720i bk5: 5724a 13330057i bk6: 5728a 13330749i bk7: 5732a 13326987i bk8: 5700a 13325143i bk9: 5584a 13331606i bk10: 5820a 13329114i bk11: 5676a 13328409i bk12: 6412a 13321523i bk13: 6344a 13321055i bk14: 6428a 13321447i bk15: 6408a 13319980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.109135
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13399231 n_nop=13242904 n_act=19376 n_pre=19360 n_req=33002 n_rd=94360 n_write=23231 bw_util=0.01755
n_activity=639222 dram_eff=0.3679
bk0: 6160a 13325165i bk1: 5804a 13329251i bk2: 5592a 13333758i bk3: 5708a 13330600i bk4: 5840a 13325915i bk5: 5696a 13326167i bk6: 5696a 13329000i bk7: 5684a 13327006i bk8: 5628a 13327680i bk9: 5492a 13330070i bk10: 5748a 13326276i bk11: 5728a 13326019i bk12: 6524a 13318869i bk13: 6312a 13318978i bk14: 6368a 13319251i bk15: 6380a 13317874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.118771
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13399231 n_nop=13243730 n_act=19066 n_pre=19050 n_req=32965 n_rd=94264 n_write=23121 bw_util=0.01752
n_activity=641210 dram_eff=0.3661
bk0: 6000a 13327605i bk1: 5944a 13325201i bk2: 5532a 13333375i bk3: 5548a 13334069i bk4: 5752a 13327198i bk5: 5684a 13325925i bk6: 5808a 13326796i bk7: 5820a 13328251i bk8: 5724a 13329369i bk9: 5444a 13330821i bk10: 5644a 13329393i bk11: 5664a 13328281i bk12: 6380a 13319320i bk13: 6424a 13318811i bk14: 6332a 13318534i bk15: 6564a 13317520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.120462
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13399231 n_nop=13240572 n_act=19475 n_pre=19459 n_req=33622 n_rd=95892 n_write=23833 bw_util=0.01787
n_activity=647982 dram_eff=0.3695
bk0: 6196a 13322578i bk1: 6172a 13323205i bk2: 5812a 13326713i bk3: 5676a 13331610i bk4: 5588a 13330390i bk5: 5608a 13327406i bk6: 5928a 13322876i bk7: 6064a 13321880i bk8: 5720a 13325564i bk9: 5700a 13325376i bk10: 5856a 13323892i bk11: 5844a 13327419i bk12: 6304a 13321220i bk13: 6456a 13318153i bk14: 6516a 13315920i bk15: 6452a 13315917i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.123666
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13399231 n_nop=13243177 n_act=19218 n_pre=19202 n_req=32980 n_rd=94568 n_write=23066 bw_util=0.01756
n_activity=641614 dram_eff=0.3667
bk0: 5852a 13330957i bk1: 5936a 13328549i bk2: 5744a 13332628i bk3: 5724a 13330081i bk4: 5764a 13329124i bk5: 5784a 13326312i bk6: 5748a 13329078i bk7: 5824a 13327217i bk8: 5648a 13329073i bk9: 5748a 13328179i bk10: 5808a 13326849i bk11: 5736a 13331106i bk12: 6292a 13324389i bk13: 6140a 13326339i bk14: 6424a 13320911i bk15: 6396a 13319761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.109713
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13399231 n_nop=13243518 n_act=19114 n_pre=19098 n_req=33213 n_rd=94320 n_write=23181 bw_util=0.01754
n_activity=645364 dram_eff=0.3641
bk0: 5944a 13328672i bk1: 5912a 13331795i bk2: 5632a 13331826i bk3: 5656a 13335612i bk4: 5772a 13328503i bk5: 5624a 13329706i bk6: 5764a 13329673i bk7: 5936a 13324605i bk8: 5668a 13326616i bk9: 5608a 13330309i bk10: 5712a 13327539i bk11: 5620a 13327987i bk12: 6324a 13320305i bk13: 6348a 13321202i bk14: 6364a 13320118i bk15: 6436a 13320464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110905
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13399231 n_nop=13244832 n_act=18962 n_pre=18946 n_req=32668 n_rd=93904 n_write=22587 bw_util=0.01739
n_activity=638020 dram_eff=0.3652
bk0: 6000a 13330347i bk1: 5932a 13329939i bk2: 5448a 13340382i bk3: 5312a 13341145i bk4: 5752a 13329419i bk5: 5752a 13328537i bk6: 5912a 13326975i bk7: 5796a 13327502i bk8: 5520a 13333098i bk9: 5640a 13328861i bk10: 5688a 13329845i bk11: 5588a 13330812i bk12: 6276a 13323237i bk13: 6412a 13319874i bk14: 6488a 13320447i bk15: 6388a 13319018i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.107922
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13399231 n_nop=13245019 n_act=18925 n_pre=18909 n_req=32626 n_rd=93904 n_write=22474 bw_util=0.01737
n_activity=634743 dram_eff=0.3667
bk0: 5936a 13330773i bk1: 6064a 13327287i bk2: 5568a 13335007i bk3: 5564a 13336254i bk4: 5696a 13329551i bk5: 5592a 13331806i bk6: 5840a 13328318i bk7: 5736a 13330026i bk8: 5740a 13326725i bk9: 5624a 13329493i bk10: 5712a 13329179i bk11: 5548a 13330839i bk12: 6220a 13323356i bk13: 6300a 13321297i bk14: 6372a 13320897i bk15: 6392a 13320328i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.111017

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208936, Miss = 11670, Miss_rate = 0.056, Pending_hits = 1072, Reservation_fails = 12
L2_cache_bank[1]: Access = 210322, Miss = 11873, Miss_rate = 0.056, Pending_hits = 1048, Reservation_fails = 12
L2_cache_bank[2]: Access = 209466, Miss = 11654, Miss_rate = 0.056, Pending_hits = 1065, Reservation_fails = 14
L2_cache_bank[3]: Access = 209934, Miss = 11785, Miss_rate = 0.056, Pending_hits = 1072, Reservation_fails = 12
L2_cache_bank[4]: Access = 209540, Miss = 11703, Miss_rate = 0.056, Pending_hits = 1051, Reservation_fails = 17
L2_cache_bank[5]: Access = 210392, Miss = 11880, Miss_rate = 0.056, Pending_hits = 1066, Reservation_fails = 13
L2_cache_bank[6]: Access = 210689, Miss = 11925, Miss_rate = 0.057, Pending_hits = 1100, Reservation_fails = 13
L2_cache_bank[7]: Access = 209302, Miss = 11741, Miss_rate = 0.056, Pending_hits = 1036, Reservation_fails = 12
L2_cache_bank[8]: Access = 210327, Miss = 11889, Miss_rate = 0.057, Pending_hits = 1083, Reservation_fails = 12
L2_cache_bank[9]: Access = 209957, Miss = 11701, Miss_rate = 0.056, Pending_hits = 1069, Reservation_fails = 15
L2_cache_bank[10]: Access = 210261, Miss = 11793, Miss_rate = 0.056, Pending_hits = 1046, Reservation_fails = 15
L2_cache_bank[11]: Access = 210055, Miss = 11773, Miss_rate = 0.056, Pending_hits = 1086, Reservation_fails = 16
L2_cache_bank[12]: Access = 210465, Miss = 11980, Miss_rate = 0.057, Pending_hits = 1095, Reservation_fails = 16
L2_cache_bank[13]: Access = 210869, Miss = 11993, Miss_rate = 0.057, Pending_hits = 1053, Reservation_fails = 6
L2_cache_bank[14]: Access = 209940, Miss = 11820, Miss_rate = 0.056, Pending_hits = 1028, Reservation_fails = 11
L2_cache_bank[15]: Access = 210618, Miss = 11822, Miss_rate = 0.056, Pending_hits = 1014, Reservation_fails = 17
L2_cache_bank[16]: Access = 244634, Miss = 11795, Miss_rate = 0.048, Pending_hits = 1363, Reservation_fails = 7
L2_cache_bank[17]: Access = 209736, Miss = 11785, Miss_rate = 0.056, Pending_hits = 1029, Reservation_fails = 13
L2_cache_bank[18]: Access = 208560, Miss = 11771, Miss_rate = 0.056, Pending_hits = 1076, Reservation_fails = 16
L2_cache_bank[19]: Access = 208272, Miss = 11705, Miss_rate = 0.056, Pending_hits = 1043, Reservation_fails = 5
L2_cache_bank[20]: Access = 208064, Miss = 11771, Miss_rate = 0.057, Pending_hits = 1025, Reservation_fails = 20
L2_cache_bank[21]: Access = 209003, Miss = 11705, Miss_rate = 0.056, Pending_hits = 1036, Reservation_fails = 21
L2_total_cache_accesses = 4649342
L2_total_cache_misses = 259534
L2_total_cache_miss_rate = 0.0558
L2_total_cache_pending_hits = 23556
L2_total_cache_reservation_fails = 295
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3248547
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18624
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 211512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1117639
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4809
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48015
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 294
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3478683
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170463
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=10192045
icnt_total_pkts_simt_to_mem=5820074
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.3412
	minimum = 6
	maximum = 182
Network latency average = 9.47701
	minimum = 6
	maximum = 182
Slowest packet = 9215074
Flit latency average = 9.43383
	minimum = 6
	maximum = 182
Slowest flit = 15882430
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0960388
	minimum = 0.0769308 (at node 0)
	maximum = 0.113369 (at node 32)
Accepted packet rate average = 0.0960388
	minimum = 0.0769308 (at node 0)
	maximum = 0.113369 (at node 32)
Injected flit rate average = 0.149066
	minimum = 0.0810851 (at node 0)
	maximum = 0.232219 (at node 32)
Accepted flit rate average= 0.149066
	minimum = 0.109915 (at node 39)
	maximum = 0.193904 (at node 3)
Injected packet length average = 1.55214
Accepted packet length average = 1.55214
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.0638 (19 samples)
	minimum = 6 (19 samples)
	maximum = 443.789 (19 samples)
Network latency average = 22.2688 (19 samples)
	minimum = 6 (19 samples)
	maximum = 347.105 (19 samples)
Flit latency average = 22.8455 (19 samples)
	minimum = 6 (19 samples)
	maximum = 346.526 (19 samples)
Fragmentation average = 0.00873542 (19 samples)
	minimum = 0 (19 samples)
	maximum = 99.5263 (19 samples)
Injected packet rate average = 0.0491805 (19 samples)
	minimum = 0.0403533 (19 samples)
	maximum = 0.129461 (19 samples)
Accepted packet rate average = 0.0491805 (19 samples)
	minimum = 0.0403533 (19 samples)
	maximum = 0.129461 (19 samples)
Injected flit rate average = 0.0789746 (19 samples)
	minimum = 0.0514818 (19 samples)
	maximum = 0.178224 (19 samples)
Accepted flit rate average = 0.0789746 (19 samples)
	minimum = 0.0587887 (19 samples)
	maximum = 0.241949 (19 samples)
Injected packet size average = 1.60581 (19 samples)
Accepted packet size average = 1.60581 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 33 min, 27 sec (9207 sec)
gpgpu_simulation_rate = 13185 (inst/sec)
gpgpu_simulation_rate = 1247 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 3245
gpu_sim_insn = 4446854
gpu_ipc =    1370.3710
gpu_tot_sim_cycle = 11710537
gpu_tot_sim_insn = 125846600
gpu_tot_ipc =      10.7464
gpu_tot_issued_cta = 10220
max_total_param_size = 0
gpu_stall_dramfull = 3868685
gpu_stall_icnt2sh    = 11487744
partiton_reqs_in_parallel = 71390
partiton_reqs_in_parallel_total    = 154885691
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.2323
partiton_reqs_in_parallel_util = 71390
partiton_reqs_in_parallel_util_total    = 154885691
gpu_sim_cycle_parition_util = 3245
gpu_tot_sim_cycle_parition_util    = 7209786
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4829
partiton_replys_in_parallel = 8191
partiton_replys_in_parallel_total    = 4649342
L2_BW  =     239.2529 GB/Sec
L2_BW_total  =      37.6976 GB/Sec
gpu_total_sim_rate=13640

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5110389
	L1I_total_cache_misses = 4781
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 981120
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 979328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5105608
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4781
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 981120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5110389
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7015, 6314, 6849, 7163, 6756, 6432, 6946, 6726, 6699, 7213, 6539, 5933, 7039, 6482, 6977, 6779, 6484, 6370, 6521, 7068, 6223, 6826, 6506, 5983, 6317, 6696, 6467, 6504, 6442, 6652, 6307, 6472, 5719, 5213, 5519, 6006, 5379, 5331, 5544, 5284, 5474, 5950, 5196, 5662, 5753, 5788, 5552, 5512, 5305, 4837, 5078, 5226, 5027, 5481, 5018, 5266, 6165, 5558, 5739, 5206, 4761, 4892, 5056, 5115, 
gpgpu_n_tot_thrd_icount = 306486432
gpgpu_n_tot_w_icount = 9577701
gpgpu_n_stall_shd_mem = 16255765
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3486854
gpgpu_n_mem_write_global = 1170483
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10385617
gpgpu_n_store_insn = 2305241
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31395840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16189796
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 61083
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24055212	W0_Idle:175256098	W0_Scoreboard:193677062	W1:2041829	W2:976277	W3:614292	W4:422403	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3106160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27894832 {8:3486854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827928 {40:1170368,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205499504 {40:2693668,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363864 {8:1170483,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1365 
maxdqlatency = 0 
maxmflatency = 492161 
averagemflatency = 518 
max_icnt2mem_latency = 491909 
max_icnt2sh_latency = 11710536 
mrq_lat_table:247589 	5720 	6411 	38430 	29482 	8778 	6321 	8140 	8890 	3247 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3220441 	1324039 	31313 	17168 	12829 	14077 	16266 	12555 	6501 	705 	996 	475 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	452491 	94552 	1629307 	1138503 	521131 	643159 	97892 	8632 	10362 	11127 	13690 	15956 	12131 	6418 	705 	996 	475 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	693401 	938003 	1733873 	119183 	2408 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	326 	2658 	68673 	1098783 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7345 	943 	127 	85 	70 	163 	256 	388 	433 	251 	159 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        47        28        26        16        16        16        16        30        30        41        44        46        46        43        46 
dram[1]:        44        46        28        34        16        16        17        16        31        30        44        39        44        45        29        41 
dram[2]:        47        46        29        26        16        16        16        16        30        30        44        45        43        48        44        44 
dram[3]:        46        43        27        26        17        16        16        16        30        30        43        46        44        45        44        39 
dram[4]:        38        43        33        23        16        16        16        16        30        30        45        42        44        49        47        44 
dram[5]:        41        44        31        29        16        16        16        16        30        30        47        44        47        44        46        46 
dram[6]:        35        44        32        28        16        16        17        16        30        30        41        42        47        44        44        45 
dram[7]:        39        40        24        19        16        16        16        16        31        30        42        43        42        43        34        41 
dram[8]:        46        45        27        28        15        15        17        16        32        30        44        45        95        47        46        43 
dram[9]:        46        48        23        20        16        16        16        16        35        33        26        44        44        45        42        42 
dram[10]:        45        43        25        22        17        16        16        16        34        34        46        41        45        46        44        47 
maximum service time to same row:
dram[0]:    368371    395084    590485    413002    341728    383596    486199    348063    431490    582215    360378    505699    550399    453805    421772    559381 
dram[1]:    446927    430035    479722    252251    343810    616236    385137    455953    325812    542696   1189826    482254    650087    699751    504058    547099 
dram[2]:    419842    556338    335328    566499    368285    370608    374592    348351    382860    437189    356638    350513    520529    596701    630959    635922 
dram[3]:    432851    293449    347945    458879    426623    398228    439998    366931    389193    427217    567505    560988    449080    513165    619774    501889 
dram[4]:    520907    604939    381468    457774    286930    342550    484528    408426    434618    422243    347335    516467    501805    348056    645773    563345 
dram[5]:    474582    279278    384850    857660    389021    819291    640808    341723    703384    397755    369528    334503    627838    435723    390091    464224 
dram[6]:    381203    712147    428947    559166    414258    518708    573648    427986    358984    344596    294458    324196    364475    486390    704904    330662 
dram[7]:    613659    389965    351552    637270    283441    602964    481982    443920    702507    628287    268327    332418    519606    842678    714805    509835 
dram[8]:    496215    537474    383115    391300    387499    324220    307782    394532    507566    781695    561752    380540    415503    618054    469959    455370 
dram[9]:    813432    349311    654456    355873    446489    754825    400165    477595    621101    521895    441913    459401    509217    466391    616117    486766 
dram[10]:    572872    602121    460613    420613    334636    276815    573730    349821    434290    338676    337697    382507    423869    608759    559706    550166 
average row accesses per activate:
dram[0]:  1.717949  1.763889  1.648917  1.682495  1.777778  1.686667  1.681501  1.676103  1.725893  1.691729  1.728406  1.729730  1.766894  1.742524  1.690962  1.743704 
dram[1]:  1.699115  1.722361  1.680581  1.669104  1.728507  1.678970  1.678231  1.703578  1.792661  1.712413  1.790698  1.721243  1.721529  1.753554  1.737768  1.737573 
dram[2]:  1.718802  1.729752  1.669429  1.675383  1.714033  1.692374  1.700444  1.711604  1.731521  1.700000  1.729370  1.752809  1.750000  1.762406  1.702663  1.734975 
dram[3]:  1.686227  1.719344  1.677046  1.649826  1.698548  1.693182  1.692308  1.672881  1.751282  1.764865  1.770869  1.729522  1.772142  1.746616  1.751315  1.731744 
dram[4]:  1.687253  1.672297  1.690498  1.678761  1.698240  1.663194  1.697449  1.685345  1.759516  1.749772  1.712855  1.749365  1.749454  1.731118  1.676901  1.680697 
dram[5]:  1.735000  1.702459  1.678341  1.758588  1.714286  1.701230  1.721071  1.694468  1.754522  1.725806  1.767340  1.727816  1.739389  1.747931  1.759571  1.769630 
dram[6]:  1.701104  1.666405  1.674439  1.707384  1.728102  1.697861  1.703980  1.745439  1.776327  1.724490  1.813414  1.778830  1.757506  1.746458  1.739598  1.711594 
dram[7]:  1.677768  1.705387  1.675886  1.700620  1.675838  1.678756  1.716624  1.718127  1.767936  1.715711  1.743760  1.766067  1.748634  1.762136  1.713333  1.728550 
dram[8]:  1.670752  1.715146  1.651943  1.713761  1.721640  1.681095  1.732456  1.719110  1.702472  1.735450  1.749144  1.721129  2.021705  1.764434  1.719612  1.775417 
dram[9]:  1.741554  1.722176  1.662605  1.681060  1.668654  1.708260  1.721798  1.705172  1.742883  1.728682  1.744387  1.753119  1.771765  1.735184  1.747212  1.739940 
dram[10]:  1.702658  1.704918  1.665441  1.684015  1.709107  1.685765  1.708730  1.716325  1.767980  1.795104  1.742074  1.743701  1.753339  1.714719  1.756430  1.740075 
average row locality = 363096/210768 = 1.722728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1498      1479      1383      1395      1427      1484      1426      1464      1379      1420      1383      1402      1619      1638      1583      1622 
dram[1]:      1530      1504      1397      1383      1425      1434      1423      1458      1406      1392      1382      1440      1540      1560      1585      1635 
dram[2]:      1508      1502      1380      1406      1442      1438      1432      1468      1409      1386      1395      1449      1573      1626      1606      1632 
dram[3]:      1520      1458      1430      1416      1455      1434      1438      1436      1433      1399      1460      1422      1607      1589      1613      1605 
dram[4]:      1540      1451      1398      1427      1465      1428      1430      1424      1413      1379      1443      1437      1638      1583      1598      1598 
dram[5]:      1500      1486      1383      1387      1445      1429      1457      1460      1437      1362      1417      1417      1603      1614      1588      1646 
dram[6]:      1549      1543      1453      1419      1403      1406      1488      1521      1438      1434      1473      1466      1584      1619      1635      1618 
dram[7]:      1463      1484      1436      1431      1444      1451      1441      1464      1418      1443      1453      1440      1576      1540      1610      1607 
dram[8]:      1486      1478      1408      1414      1447      1409      1445      1492      1424      1406      1429      1409      1586      1591      1595      1617 
dram[9]:      1500      1483      1362      1328      1442      1442      1483      1451      1386      1415      1428      1399      1574      1610      1627      1599 
dram[10]:      1484      1516      1392      1391      1430      1400      1466      1437      1441      1413      1434      1391      1561      1577      1598      1601 
total reads: 260193
bank skew: 1646/1328 = 1.24
chip skew: 24049/23494 = 1.02
number of total write accesses:
dram[0]:       579       553       444       412       509       540       501       549       554       605       558       582       708       751       737       732 
dram[1]:       582       568       455       443       485       522       512       542       548       567       543       610       667       660       688       742 
dram[2]:       558       591       433       452       500       515       481       538       629       535       554       579       667       718       696       764 
dram[3]:       549       533       455       478       534       503       498       538       616       560       619       605       734       734       718       719 
dram[4]:       591       529       470       470       561       488       500       531       621       537       609       629       764       709       696       718 
dram[5]:       582       591       438       456       511       507       536       531       600       564       596       608       733       709       710       743 
dram[6]:       608       580       486       454       491       499       567       584       603       594       636       601       699       723       790       744 
dram[7]:       552       542       503       489       505       493       552       517       578       621       643       621       664       638       703       730 
dram[8]:       559       515       462       454       526       494       530       595       573       562       614       603      1022       701       711       723 
dram[9]:       562       575       412       385       517       502       547       527       573       592       592       568       685       703       723       736 
dram[10]:       566       564       420       421       503       483       511       487       624       567       599       616       671       683       724       722 
total reads: 102903
bank skew: 1022/385 = 2.65
chip skew: 9659/9134 = 1.06
average mf latency per bank:
dram[0]:       6262      6636      7248      6824      6657      6769      7460      6741      7665      7037      7512      7770      5673      5576      4512      5145
dram[1]:       6514      6451      6978      6924      7253      6958      6900      7867      7167      7461      8243      7417      5738      5564      4326      4507
dram[2]:       6662      5930      6912      7277      6885      7971      7831      7591      7075      7846      7836      7706      5397      5944      5251      4407
dram[3]:       6989      6501      7266      6525      6799      7141      7485      6676      7402      8009      7362      8177      5594      5798      4696      5302
dram[4]:       6484      7074      6835      6682      6728      7206      7650      6803      7741      7440      8095      8181      5811      5269      5595      4977
dram[5]:       6410      6276      7717      6570      7545      6109      7097      7057      7857      7586      7501      7546      5597      6243      5093      4656
dram[6]:       6756      6366      6323      7220      6636      7260      7070      6782      7593      7116      7540      7712      5532      5308      5162      4630
dram[7]:       6321      6265      6561      7070      8144      7127      6524      7172      6884      7119      7948      7698      5592      5735      5250      5150
dram[8]:       6582      7135      7541      6426      7146      7517      6902      6892      7329      7970      7854      7131      7638      5780      5065      4693
dram[9]:       6654      6680      7408      7969      6918      6477      5955      7313      7412      7622      7765      7613      5678      5911      5425      5273
dram[10]:       5983      6660      7566      7719      6857      7256      7773      7918      7483      7970      7570      7671      5459      5393      4821      4656
maximum mf latency per bank:
dram[0]:     283742    270718    374937    492150    356714    330364    382751    455691    395788    440054    361924    442665    359301    380147    239097    453087
dram[1]:     364516    437468    453081    343675    400999    382752    359304    455693    395778    398382    387974    343243    380146    479150    236677    421827
dram[2]:     440063    238081    434846    424432    325156    419221    419217    416616    374933    434851    458297    414004    437456    429652    492160    455689
dram[3]:     346282    286144    408810    364517    296375    364516    421810    244680    458291    398380    257491    442664    346263    492161    403114    364514
dram[4]:     286145    471321    421826    387957    330650    427050    463505    231311    434847    359304    356697    421825    484356    421840    458297    354086
dram[5]:     423793    442667    387952    384977    403576    270717    455703    348556    476532    395776    369728    424444    364214    424427    421826    468713
dram[6]:     372330    466109    213249    406207    346295    335859    361908    421821    455691    398378    455689    429653    427045    259904    489569    390569
dram[7]:     372346    354097    393183    398380    486966    356702    484345    361895    361911    442654    437448    427036    398382    262719    348886    393185
dram[8]:     249879    440061    387961    476530    393173    424417    338466    411420    275930    395777    397950    184477    273320    419221    421820    205459
dram[9]:     304357    442668    432247    489549    270714    458298    114733    351502    442668    442667    453087    273146    333000    400983    492159    385354
dram[10]:     281149    380146    390554    489550    382396    424440    314670    429642    458278    419222    348883    377148    398383    387955    393185    442665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13405255 n_nop=13249533 n_act=19177 n_pre=19161 n_req=32916 n_rd=94408 n_write=22976 bw_util=0.01751
n_activity=641723 dram_eff=0.3658
bk0: 5992a 13333838i bk1: 5916a 13334694i bk2: 5532a 13341558i bk3: 5580a 13340504i bk4: 5708a 13335101i bk5: 5936a 13331639i bk6: 5704a 13337495i bk7: 5856a 13334306i bk8: 5516a 13337826i bk9: 5680a 13333574i bk10: 5532a 13341417i bk11: 5608a 13334172i bk12: 6476a 13326244i bk13: 6552a 13324561i bk14: 6332a 13325358i bk15: 6488a 13324657i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.109917
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13405255 n_nop=13250777 n_act=18963 n_pre=18947 n_req=32628 n_rd=93976 n_write=22592 bw_util=0.01739
n_activity=635558 dram_eff=0.3668
bk0: 6120a 13332506i bk1: 6016a 13333476i bk2: 5588a 13338144i bk3: 5532a 13338685i bk4: 5700a 13336329i bk5: 5736a 13332382i bk6: 5692a 13334504i bk7: 5832a 13332730i bk8: 5624a 13338050i bk9: 5568a 13333947i bk10: 5528a 13340570i bk11: 5760a 13334452i bk12: 6160a 13331597i bk13: 6240a 13330417i bk14: 6340a 13330266i bk15: 6540a 13325948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.107757
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13405255 n_nop=13249739 n_act=19125 n_pre=19109 n_req=32862 n_rd=94608 n_write=22674 bw_util=0.0175
n_activity=639813 dram_eff=0.3666
bk0: 6032a 13334681i bk1: 6008a 13334399i bk2: 5520a 13342313i bk3: 5624a 13337753i bk4: 5768a 13335886i bk5: 5752a 13333629i bk6: 5728a 13334373i bk7: 5872a 13333398i bk8: 5636a 13335094i bk9: 5544a 13336528i bk10: 5580a 13335772i bk11: 5796a 13337450i bk12: 6292a 13328523i bk13: 6504a 13325034i bk14: 6424a 13327366i bk15: 6528a 13321955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.108277
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13405255 n_nop=13248813 n_act=19246 n_pre=19230 n_req=33108 n_rd=94860 n_write=23106 bw_util=0.0176
n_activity=646802 dram_eff=0.3648
bk0: 6080a 13333611i bk1: 5832a 13338337i bk2: 5720a 13336961i bk3: 5664a 13336700i bk4: 5820a 13334731i bk5: 5736a 13336045i bk6: 5752a 13336687i bk7: 5744a 13332989i bk8: 5732a 13330969i bk9: 5596a 13337537i bk10: 5840a 13335080i bk11: 5688a 13334327i bk12: 6428a 13327481i bk13: 6356a 13326969i bk14: 6452a 13327372i bk15: 6420a 13325925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.109098
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13405255 n_nop=13248594 n_act=19397 n_pre=19381 n_req=33075 n_rd=94608 n_write=23275 bw_util=0.01759
n_activity=640691 dram_eff=0.368
bk0: 6160a 13331186i bk1: 5804a 13335273i bk2: 5592a 13339781i bk3: 5708a 13336624i bk4: 5860a 13331877i bk5: 5712a 13332130i bk6: 5720a 13334957i bk7: 5696a 13332982i bk8: 5652a 13333610i bk9: 5516a 13335930i bk10: 5772a 13332089i bk11: 5748a 13331942i bk12: 6552a 13324762i bk13: 6332a 13324867i bk14: 6392a 13325180i bk15: 6392a 13323845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.118731
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13405255 n_nop=13249400 n_act=19081 n_pre=19065 n_req=33046 n_rd=94524 n_write=23185 bw_util=0.01756
n_activity=642596 dram_eff=0.3664
bk0: 6000a 13333626i bk1: 5944a 13331222i bk2: 5532a 13339396i bk3: 5548a 13340092i bk4: 5780a 13333170i bk5: 5716a 13331849i bk6: 5828a 13332784i bk7: 5840a 13334200i bk8: 5748a 13335261i bk9: 5448a 13336816i bk10: 5668a 13335215i bk11: 5668a 13334273i bk12: 6412a 13325110i bk13: 6456a 13324581i bk14: 6352a 13324434i bk15: 6584a 13323464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.12044
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13405255 n_nop=13246220 n_act=19491 n_pre=19475 n_req=33708 n_rd=96196 n_write=23873 bw_util=0.01791
n_activity=649474 dram_eff=0.3697
bk0: 6196a 13328598i bk1: 6172a 13329228i bk2: 5812a 13332738i bk3: 5676a 13337636i bk4: 5612a 13336346i bk5: 5624a 13333382i bk6: 5952a 13328863i bk7: 6084a 13327824i bk8: 5752a 13331504i bk9: 5736a 13331182i bk10: 5892a 13329822i bk11: 5864a 13333238i bk12: 6336a 13327112i bk13: 6476a 13324041i bk14: 6540a 13321874i bk15: 6472a 13321874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.123627
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13405255 n_nop=13248889 n_act=19230 n_pre=19214 n_req=33052 n_rd=94804 n_write=23118 bw_util=0.01759
n_activity=642758 dram_eff=0.3669
bk0: 5852a 13336978i bk1: 5936a 13334572i bk2: 5744a 13338652i bk3: 5724a 13336106i bk4: 5776a 13335127i bk5: 5804a 13332273i bk6: 5764a 13335065i bk7: 5856a 13333186i bk8: 5672a 13334954i bk9: 5772a 13334126i bk10: 5812a 13332838i bk11: 5760a 13337051i bk12: 6304a 13330314i bk13: 6160a 13332248i bk14: 6440a 13326806i bk15: 6428a 13325608i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.109675
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13405255 n_nop=13249241 n_act=19132 n_pre=19116 n_req=33280 n_rd=94544 n_write=23222 bw_util=0.01757
n_activity=646745 dram_eff=0.3642
bk0: 5944a 13334694i bk1: 5912a 13337817i bk2: 5632a 13337850i bk3: 5656a 13341638i bk4: 5788a 13334499i bk5: 5636a 13335673i bk6: 5780a 13335646i bk7: 5968a 13330539i bk8: 5696a 13332515i bk9: 5624a 13336210i bk10: 5716a 13333527i bk11: 5636a 13333899i bk12: 6344a 13326129i bk13: 6364a 13327167i bk14: 6380a 13326057i bk15: 6468a 13326335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110872
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13405255 n_nop=13250588 n_act=18976 n_pre=18960 n_req=32728 n_rd=94116 n_write=22615 bw_util=0.01742
n_activity=639125 dram_eff=0.3653
bk0: 6000a 13336368i bk1: 5932a 13335963i bk2: 5448a 13346407i bk3: 5312a 13347171i bk4: 5768a 13335415i bk5: 5768a 13334528i bk6: 5932a 13332942i bk7: 5804a 13333489i bk8: 5544a 13339025i bk9: 5660a 13334727i bk10: 5712a 13335796i bk11: 5596a 13336795i bk12: 6296a 13329183i bk13: 6440a 13325780i bk14: 6508a 13326408i bk15: 6396a 13325000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.107879
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13405255 n_nop=13250723 n_act=18951 n_pre=18935 n_req=32693 n_rd=94128 n_write=22518 bw_util=0.0174
n_activity=636160 dram_eff=0.3667
bk0: 5936a 13336796i bk1: 6064a 13333313i bk2: 5568a 13341034i bk3: 5564a 13342281i bk4: 5720a 13335536i bk5: 5600a 13337771i bk6: 5864a 13334278i bk7: 5748a 13335994i bk8: 5764a 13332606i bk9: 5652a 13335370i bk10: 5736a 13334994i bk11: 5564a 13336747i bk12: 6244a 13329074i bk13: 6308a 13327274i bk14: 6392a 13326855i bk15: 6404a 13326300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.111004

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209308, Miss = 11698, Miss_rate = 0.056, Pending_hits = 1139, Reservation_fails = 12
L2_cache_bank[1]: Access = 210694, Miss = 11904, Miss_rate = 0.056, Pending_hits = 1120, Reservation_fails = 12
L2_cache_bank[2]: Access = 209838, Miss = 11688, Miss_rate = 0.056, Pending_hits = 1153, Reservation_fails = 14
L2_cache_bank[3]: Access = 210306, Miss = 11806, Miss_rate = 0.056, Pending_hits = 1127, Reservation_fails = 12
L2_cache_bank[4]: Access = 209912, Miss = 11745, Miss_rate = 0.056, Pending_hits = 1158, Reservation_fails = 17
L2_cache_bank[5]: Access = 210764, Miss = 11907, Miss_rate = 0.056, Pending_hits = 1132, Reservation_fails = 13
L2_cache_bank[6]: Access = 211062, Miss = 11956, Miss_rate = 0.057, Pending_hits = 1181, Reservation_fails = 13
L2_cache_bank[7]: Access = 209674, Miss = 11759, Miss_rate = 0.056, Pending_hits = 1076, Reservation_fails = 12
L2_cache_bank[8]: Access = 210700, Miss = 11925, Miss_rate = 0.057, Pending_hits = 1170, Reservation_fails = 12
L2_cache_bank[9]: Access = 210329, Miss = 11727, Miss_rate = 0.056, Pending_hits = 1134, Reservation_fails = 15
L2_cache_bank[10]: Access = 210637, Miss = 11830, Miss_rate = 0.056, Pending_hits = 1137, Reservation_fails = 15
L2_cache_bank[11]: Access = 210428, Miss = 11801, Miss_rate = 0.056, Pending_hits = 1154, Reservation_fails = 16
L2_cache_bank[12]: Access = 210840, Miss = 12023, Miss_rate = 0.057, Pending_hits = 1207, Reservation_fails = 16
L2_cache_bank[13]: Access = 211242, Miss = 12026, Miss_rate = 0.057, Pending_hits = 1139, Reservation_fails = 6
L2_cache_bank[14]: Access = 210315, Miss = 11841, Miss_rate = 0.056, Pending_hits = 1080, Reservation_fails = 11
L2_cache_bank[15]: Access = 210991, Miss = 11860, Miss_rate = 0.056, Pending_hits = 1114, Reservation_fails = 17
L2_cache_bank[16]: Access = 245010, Miss = 11820, Miss_rate = 0.048, Pending_hits = 1423, Reservation_fails = 7
L2_cache_bank[17]: Access = 210104, Miss = 11816, Miss_rate = 0.056, Pending_hits = 1102, Reservation_fails = 13
L2_cache_bank[18]: Access = 208928, Miss = 11802, Miss_rate = 0.056, Pending_hits = 1159, Reservation_fails = 16
L2_cache_bank[19]: Access = 208640, Miss = 11727, Miss_rate = 0.056, Pending_hits = 1098, Reservation_fails = 5
L2_cache_bank[20]: Access = 208436, Miss = 11806, Miss_rate = 0.057, Pending_hits = 1116, Reservation_fails = 20
L2_cache_bank[21]: Access = 209375, Miss = 11726, Miss_rate = 0.056, Pending_hits = 1088, Reservation_fails = 21
L2_total_cache_accesses = 4657533
L2_total_cache_misses = 260193
L2_total_cache_miss_rate = 0.0559
L2_total_cache_pending_hits = 25207
L2_total_cache_reservation_fails = 295
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3254409
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212170
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1117658
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4809
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 294
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3486854
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170483
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=10208407
icnt_total_pkts_simt_to_mem=5828285
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.81828
	minimum = 6
	maximum = 49
Network latency average = 8.50488
	minimum = 6
	maximum = 42
Slowest packet = 9300245
Flit latency average = 8.44187
	minimum = 6
	maximum = 41
Slowest flit = 16027286
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0504994
	minimum = 0.0443896 (at node 0)
	maximum = 0.0579531 (at node 38)
Accepted packet rate average = 0.0504994
	minimum = 0.0443896 (at node 0)
	maximum = 0.0579531 (at node 38)
Injected flit rate average = 0.0757491
	minimum = 0.0443896 (at node 0)
	maximum = 0.11529 (at node 38)
Accepted flit rate average= 0.0757491
	minimum = 0.0567201 (at node 45)
	maximum = 0.094328 (at node 3)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.6515 (20 samples)
	minimum = 6 (20 samples)
	maximum = 424.05 (20 samples)
Network latency average = 21.5806 (20 samples)
	minimum = 6 (20 samples)
	maximum = 331.85 (20 samples)
Flit latency average = 22.1253 (20 samples)
	minimum = 6 (20 samples)
	maximum = 331.25 (20 samples)
Fragmentation average = 0.00829865 (20 samples)
	minimum = 0 (20 samples)
	maximum = 94.55 (20 samples)
Injected packet rate average = 0.0492465 (20 samples)
	minimum = 0.0405552 (20 samples)
	maximum = 0.125886 (20 samples)
Accepted packet rate average = 0.0492465 (20 samples)
	minimum = 0.0405552 (20 samples)
	maximum = 0.125886 (20 samples)
Injected flit rate average = 0.0788134 (20 samples)
	minimum = 0.0511272 (20 samples)
	maximum = 0.175077 (20 samples)
Accepted flit rate average = 0.0788134 (20 samples)
	minimum = 0.0586853 (20 samples)
	maximum = 0.234568 (20 samples)
Injected packet size average = 1.60039 (20 samples)
Accepted packet size average = 1.60039 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 33 min, 46 sec (9226 sec)
gpgpu_simulation_rate = 13640 (inst/sec)
gpgpu_simulation_rate = 1269 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 5047
gpu_sim_insn = 4970317
gpu_ipc =     984.8062
gpu_tot_sim_cycle = 11942806
gpu_tot_sim_insn = 130816917
gpu_tot_ipc =      10.9536
gpu_tot_issued_cta = 10731
max_total_param_size = 0
gpu_stall_dramfull = 3868685
gpu_stall_icnt2sh    = 11487776
partiton_reqs_in_parallel = 111034
partiton_reqs_in_parallel_total    = 154957081
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.9842
partiton_reqs_in_parallel_util = 111034
partiton_reqs_in_parallel_util_total    = 154957081
gpu_sim_cycle_parition_util = 5047
gpu_tot_sim_cycle_parition_util    = 7213031
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4833
partiton_replys_in_parallel = 8212
partiton_replys_in_parallel_total    = 4657533
L2_BW  =     154.2235 GB/Sec
L2_BW_total  =      37.0297 GB/Sec
gpu_total_sim_rate=14150

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5200454
	L1I_total_cache_misses = 4781
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1038352
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1036560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5195673
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4781
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1038352
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5200454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7130, 6429, 6964, 7278, 6871, 6547, 7061, 6841, 6814, 7328, 6654, 6048, 7154, 6597, 7092, 6894, 6599, 6485, 6636, 7183, 6338, 6941, 6621, 6098, 6432, 6811, 6582, 6619, 6557, 6767, 6422, 6587, 5834, 5328, 5634, 6121, 5494, 5446, 5659, 5399, 5589, 6065, 5311, 5770, 5861, 5896, 5660, 5620, 5397, 4929, 5170, 5318, 5119, 5573, 5110, 5358, 6257, 5650, 5831, 5298, 4853, 4984, 5148, 5207, 
gpgpu_n_tot_thrd_icount = 311726560
gpgpu_n_tot_w_icount = 9741455
gpgpu_n_stall_shd_mem = 16255765
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3495061
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10647097
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33227264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16189796
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 61083
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24076414	W0_Idle:175263593	W0_Scoreboard:193705370	W1:2042093	W2:976277	W3:614292	W4:422409	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3269644
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27960488 {8:3495061,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205827784 {40:2701875,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1365 
maxdqlatency = 0 
maxmflatency = 492161 
averagemflatency = 518 
max_icnt2mem_latency = 491909 
max_icnt2sh_latency = 11941161 
mrq_lat_table:247736 	5737 	6412 	38446 	29486 	8778 	6321 	8140 	8890 	3247 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3228530 	1324162 	31313 	17168 	12829 	14077 	16266 	12555 	6501 	705 	996 	475 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	460630 	94591 	1629307 	1138503 	521165 	643159 	97892 	8632 	10362 	11127 	13690 	15956 	12131 	6418 	705 	996 	475 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	701273 	938326 	1733885 	119183 	2408 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	326 	2658 	68673 	1098788 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7356 	943 	127 	85 	70 	163 	256 	388 	433 	251 	159 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        47        28        26        16        16        16        16        30        30        41        44        46        46        43        46 
dram[1]:        44        46        28        34        16        16        17        16        31        30        44        39        44        45        29        41 
dram[2]:        47        46        29        26        16        16        16        16        30        30        44        45        43        48        44        44 
dram[3]:        46        43        27        26        17        16        16        16        30        30        43        46        44        45        44        39 
dram[4]:        38        43        33        23        16        16        16        16        30        30        45        42        44        49        47        44 
dram[5]:        41        44        31        29        16        16        16        16        30        30        47        44        47        44        46        46 
dram[6]:        35        44        32        28        16        16        17        16        30        30        41        42        47        44        44        45 
dram[7]:        39        40        24        19        16        16        16        16        31        30        42        43        42        43        34        41 
dram[8]:        46        45        27        28        15        15        17        16        32        30        44        45        95        47        46        43 
dram[9]:        46        48        23        20        16        16        16        16        35        33        26        44        44        45        42        42 
dram[10]:        45        43        25        22        17        16        16        16        34        34        46        41        45        46        44        47 
maximum service time to same row:
dram[0]:    368371    395084    590485    413002    341728    383596    486199    348063    431490    582215    360378    505699    550399    453805    421772    559381 
dram[1]:    446927    430035    479722    252251    343810    616236    385137    455953    325812    542696   1189826    482254    650087    699751    504058    547099 
dram[2]:    419842    556338    335328    566499    368285    370608    374592    348351    382860    437189    356638    350513    520529    596701    630959    635922 
dram[3]:    432851    293449    347945    458879    426623    398228    439998    366931    389193    427217    567505    560988    449080    513165    619774    501889 
dram[4]:    520907    604939    381468    457774    286930    342550    484528    408426    434618    422243    347335    516467    501805    348056    645773    563345 
dram[5]:    474582    279278    384850    857660    389021    819291    640808    341723    703384    397755    369528    334503    627838    435723    390091    464224 
dram[6]:    381203    712147    428947    559166    414258    518708    573648    427986    358984    344596    294458    324196    364475    486390    704904    330662 
dram[7]:    613659    389965    351552    637270    283441    602964    481982    443920    702507    628287    268327    332418    519606    842678    714805    509835 
dram[8]:    496215    537474    383115    391300    387499    324220    307782    394532    507566    781695    561752    380540    415503    618054    469959    455370 
dram[9]:    813432    349311    654456    355873    446489    754825    400165    477595    621101    521895    441913    459401    509217    466391    616117    486766 
dram[10]:    572872    602121    460613    420613    334636    276815    573730    349821    434290    338676    337697    382507    423869    608759    559706    550166 
average row accesses per activate:
dram[0]:  1.717949  1.763889  1.648917  1.682495  1.777778  1.686667  1.681501  1.676103  1.727921  1.693400  1.731968  1.731707  1.767654  1.741982  1.690962  1.743704 
dram[1]:  1.699115  1.722361  1.680581  1.669104  1.728507  1.678970  1.678231  1.703578  1.795600  1.713537  1.796468  1.722315  1.721529  1.753554  1.737768  1.737573 
dram[2]:  1.718802  1.729752  1.669429  1.675383  1.714033  1.692374  1.699822  1.711604  1.732824  1.702918  1.729610  1.753022  1.749415  1.761833  1.702663  1.734975 
dram[3]:  1.686227  1.719344  1.677046  1.649826  1.698548  1.693182  1.691703  1.672881  1.754910  1.765766  1.772766  1.728900  1.772142  1.746616  1.750751  1.731744 
dram[4]:  1.687253  1.672297  1.690498  1.678761  1.698240  1.663194  1.697449  1.685345  1.760588  1.753425  1.715596  1.752115  1.748908  1.731118  1.676901  1.680697 
dram[5]:  1.735000  1.702459  1.678341  1.758588  1.714286  1.700615  1.721071  1.694468  1.756454  1.725806  1.770175  1.727195  1.739389  1.747368  1.759571  1.769630 
dram[6]:  1.701104  1.666405  1.674439  1.707384  1.728102  1.697861  1.703980  1.745439  1.781549  1.728122  1.817010  1.781599  1.756923  1.746458  1.739598  1.711079 
dram[7]:  1.677768  1.705387  1.675886  1.700620  1.675838  1.678756  1.716624  1.718127  1.771479  1.720698  1.743142  1.768836  1.748634  1.762136  1.713333  1.728550 
dram[8]:  1.670752  1.715146  1.651943  1.713761  1.721640  1.681095  1.732456  1.719110  1.704429  1.736564  1.748503  1.723077  2.021705  1.764434  1.719612  1.775417 
dram[9]:  1.741554  1.722176  1.662605  1.681060  1.668654  1.708260  1.721798  1.705172  1.744889  1.732127  1.747196  1.753339  1.771765  1.735184  1.747212  1.739940 
dram[10]:  1.702075  1.704918  1.665441  1.684015  1.709107  1.685765  1.708730  1.716325  1.770744  1.797285  1.744007  1.743924  1.754317  1.714719  1.756430  1.740075 
average row locality = 363281/210818 = 1.723197
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1498      1479      1383      1395      1427      1484      1426      1464      1383      1422      1387      1406      1620      1639      1583      1622 
dram[1]:      1530      1504      1397      1383      1425      1434      1423      1458      1411      1395      1390      1443      1540      1560      1585      1635 
dram[2]:      1508      1502      1380      1406      1442      1438      1433      1468      1414      1391      1397      1451      1574      1627      1606      1632 
dram[3]:      1520      1458      1430      1416      1455      1434      1439      1436      1439      1400      1464      1423      1607      1589      1614      1605 
dram[4]:      1540      1451      1398      1427      1465      1428      1430      1424      1416      1383      1448      1442      1639      1583      1598      1598 
dram[5]:      1500      1486      1383      1387      1445      1430      1457      1460      1441      1362      1422      1418      1603      1615      1588      1646 
dram[6]:      1549      1543      1453      1419      1403      1406      1488      1521      1444      1440      1479      1471      1585      1619      1635      1619 
dram[7]:      1463      1484      1436      1431      1444      1451      1441      1464      1422      1449      1454      1445      1576      1540      1610      1607 
dram[8]:      1486      1478      1408      1414      1447      1409      1445      1492      1428      1409      1430      1413      1586      1591      1595      1617 
dram[9]:      1500      1483      1362      1328      1442      1442      1483      1451      1390      1419      1433      1401      1574      1610      1627      1599 
dram[10]:      1485      1516      1392      1391      1430      1400      1466      1437      1446      1419      1438      1393      1564      1577      1598      1601 
total reads: 260378
bank skew: 1646/1328 = 1.24
chip skew: 24074/23513 = 1.02
number of total write accesses:
dram[0]:       579       553       444       412       509       540       501       549       554       605       558       582       708       751       737       732 
dram[1]:       582       568       455       443       485       522       512       542       548       567       543       610       667       660       688       742 
dram[2]:       558       591       433       452       500       515       481       538       629       535       554       579       667       718       696       764 
dram[3]:       549       533       455       478       534       503       498       538       616       560       619       605       734       734       718       719 
dram[4]:       591       529       470       470       561       488       500       531       621       537       609       629       764       709       696       718 
dram[5]:       582       591       438       456       511       507       536       531       600       564       596       608       733       709       710       743 
dram[6]:       608       580       486       454       491       499       567       584       603       594       636       601       699       723       790       744 
dram[7]:       552       542       503       489       505       493       552       517       578       621       643       621       664       638       703       730 
dram[8]:       559       515       462       454       526       494       530       595       573       562       614       603      1022       701       711       723 
dram[9]:       562       575       412       385       517       502       547       527       573       592       592       568       685       703       723       736 
dram[10]:       566       564       420       421       503       483       511       487       624       567       599       616       671       683       724       722 
total reads: 102903
bank skew: 1022/385 = 2.65
chip skew: 9659/9134 = 1.06
average mf latency per bank:
dram[0]:       6266      6640      7253      6829      6657      6770      7460      6741      7653      7033      7501      7759      5674      5577      4516      5148
dram[1]:       6518      6456      6983      6929      7254      6958      6900      7867      7152      7453      8215      7410      5742      5568      4330      4510
dram[2]:       6666      5934      6916      7282      6886      7972      7827      7591      7061      7829      7832      7703      5399      5945      5255      4410
dram[3]:       6993      6505      7270      6529      6800      7142      7482      6676      7384      8008      7352      8178      5598      5801      4698      5305
dram[4]:       6487      7078      6839      6686      6729      7207      7650      6803      7732      7427      8080      8166      5812      5273      5599      4981
dram[5]:       6414      6280      7722      6574      7546      6107      7097      7057      7845      7589      7487      7547      5601      6244      5097      4659
dram[6]:       6760      6370      6327      7224      6636      7261      7070      6782      7574      7099      7523      7698      5533      5312      5166      4632
dram[7]:       6325      6269      6565      7074      8145      7127      6524      7172      6874      7101      7948      7684      5596      5739      5253      5153
dram[8]:       6586      7139      7545      6430      7147      7517      6902      6892      7317      7961      7855      7121      7642      5783      5069      4696
dram[9]:       6658      6684      7412      7974      6919      6477      5955      7313      7401      7610      7751      7610      5681      5915      5429      5276
dram[10]:       5984      6664      7571      7723      6857      7256      7773      7918      7468      7950      7559      7668      5456      5397      4825      4660
maximum mf latency per bank:
dram[0]:     283742    270718    374937    492150    356714    330364    382751    455691    395788    440054    361924    442665    359301    380147    239097    453087
dram[1]:     364516    437468    453081    343675    400999    382752    359304    455693    395778    398382    387974    343243    380146    479150    236677    421827
dram[2]:     440063    238081    434846    424432    325156    419221    419217    416616    374933    434851    458297    414004    437456    429652    492160    455689
dram[3]:     346282    286144    408810    364517    296375    364516    421810    244680    458291    398380    257491    442664    346263    492161    403114    364514
dram[4]:     286145    471321    421826    387957    330650    427050    463505    231311    434847    359304    356697    421825    484356    421840    458297    354086
dram[5]:     423793    442667    387952    384977    403576    270717    455703    348556    476532    395776    369728    424444    364214    424427    421826    468713
dram[6]:     372330    466109    213249    406207    346295    335859    361908    421821    455691    398378    455689    429653    427045    259904    489569    390569
dram[7]:     372346    354097    393183    398380    486966    356702    484345    361895    361911    442654    437448    427036    398382    262719    348886    393185
dram[8]:     249879    440061    387961    476530    393173    424417    338466    411420    275930    395777    397950    184477    273320    419221    421820    205459
dram[9]:     304357    442668    432247    489549    270714    458298    114733    351502    442668    442667    453087    273146    333000    400983    492159    385354
dram[10]:     281149    380146    390554    489550    382396    424440    314670    429642    458278    419222    348883    377148    398383    387955    393185    442665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13414625 n_nop=13258833 n_act=19180 n_pre=19164 n_req=32932 n_rd=94472 n_write=22976 bw_util=0.01751
n_activity=642028 dram_eff=0.3659
bk0: 5992a 13343207i bk1: 5916a 13344063i bk2: 5532a 13350927i bk3: 5580a 13349873i bk4: 5708a 13344470i bk5: 5936a 13341009i bk6: 5704a 13346866i bk7: 5856a 13343679i bk8: 5532a 13347143i bk9: 5688a 13342929i bk10: 5548a 13350757i bk11: 5624a 13343480i bk12: 6480a 13335607i bk13: 6556a 13333900i bk14: 6332a 13334727i bk15: 6488a 13334026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.109842
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13414625 n_nop=13260063 n_act=18967 n_pre=18951 n_req=32647 n_rd=94052 n_write=22592 bw_util=0.01739
n_activity=635923 dram_eff=0.3668
bk0: 6120a 13341876i bk1: 6016a 13342846i bk2: 5588a 13347514i bk3: 5532a 13348055i bk4: 5700a 13345700i bk5: 5736a 13341753i bk6: 5692a 13343876i bk7: 5832a 13342102i bk8: 5644a 13347359i bk9: 5580a 13343269i bk10: 5560a 13349857i bk11: 5772a 13343775i bk12: 6160a 13340964i bk13: 6240a 13339785i bk14: 6340a 13339635i bk15: 6540a 13335317i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.107685
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13414625 n_nop=13259025 n_act=19133 n_pre=19117 n_req=32879 n_rd=94676 n_write=22674 bw_util=0.0175
n_activity=640224 dram_eff=0.3666
bk0: 6032a 13344050i bk1: 6008a 13343768i bk2: 5520a 13351683i bk3: 5624a 13347124i bk4: 5768a 13345259i bk5: 5752a 13343002i bk6: 5732a 13343714i bk7: 5872a 13342769i bk8: 5656a 13344379i bk9: 5564a 13345830i bk10: 5588a 13345101i bk11: 5804a 13346780i bk12: 6296a 13337859i bk13: 6508a 13334370i bk14: 6424a 13336734i bk15: 6528a 13331324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.108209
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13414625 n_nop=13258117 n_act=19251 n_pre=19235 n_req=33122 n_rd=94916 n_write=23106 bw_util=0.0176
n_activity=647179 dram_eff=0.3647
bk0: 6080a 13342980i bk1: 5832a 13347707i bk2: 5720a 13346331i bk3: 5664a 13346070i bk4: 5820a 13344102i bk5: 5736a 13345416i bk6: 5756a 13346028i bk7: 5744a 13342360i bk8: 5756a 13340271i bk9: 5600a 13346901i bk10: 5856a 13344398i bk11: 5692a 13343664i bk12: 6428a 13336848i bk13: 6356a 13336337i bk14: 6456a 13336709i bk15: 6420a 13335293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.109025
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13414625 n_nop=13257884 n_act=19401 n_pre=19385 n_req=33093 n_rd=94680 n_write=23275 bw_util=0.01759
n_activity=641095 dram_eff=0.368
bk0: 6160a 13340555i bk1: 5804a 13344642i bk2: 5592a 13349151i bk3: 5708a 13345994i bk4: 5860a 13341248i bk5: 5712a 13341501i bk6: 5720a 13344329i bk7: 5696a 13342355i bk8: 5664a 13342937i bk9: 5532a 13345272i bk10: 5792a 13341400i bk11: 5768a 13341252i bk12: 6556a 13334098i bk13: 6332a 13334234i bk14: 6392a 13334547i bk15: 6392a 13333213i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.118648
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13414625 n_nop=13258712 n_act=19086 n_pre=19070 n_req=33058 n_rd=94572 n_write=23185 bw_util=0.01756
n_activity=642931 dram_eff=0.3663
bk0: 6000a 13342996i bk1: 5944a 13340592i bk2: 5532a 13348766i bk3: 5548a 13349462i bk4: 5780a 13342541i bk5: 5720a 13341188i bk6: 5828a 13342154i bk7: 5840a 13343570i bk8: 5764a 13344578i bk9: 5448a 13346186i bk10: 5688a 13344525i bk11: 5672a 13343610i bk12: 6412a 13334478i bk13: 6460a 13333918i bk14: 6352a 13333804i bk15: 6584a 13332834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.120357
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13414625 n_nop=13255480 n_act=19496 n_pre=19480 n_req=33733 n_rd=96296 n_write=23873 bw_util=0.01792
n_activity=649962 dram_eff=0.3698
bk0: 6196a 13337965i bk1: 6172a 13338595i bk2: 5812a 13342106i bk3: 5676a 13347006i bk4: 5612a 13345716i bk5: 5624a 13342754i bk6: 5952a 13338235i bk7: 6084a 13337196i bk8: 5776a 13340832i bk9: 5760a 13340483i bk10: 5916a 13339124i bk11: 5884a 13342547i bk12: 6340a 13336449i bk13: 6476a 13333409i bk14: 6540a 13331243i bk15: 6476a 13331211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.123548
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13414625 n_nop=13258191 n_act=19232 n_pre=19216 n_req=33068 n_rd=94868 n_write=23118 bw_util=0.01759
n_activity=643057 dram_eff=0.367
bk0: 5852a 13346347i bk1: 5936a 13343942i bk2: 5744a 13348022i bk3: 5724a 13345476i bk4: 5776a 13344497i bk5: 5804a 13341644i bk6: 5764a 13344436i bk7: 5856a 13342557i bk8: 5688a 13344296i bk9: 5796a 13343447i bk10: 5816a 13342177i bk11: 5780a 13346361i bk12: 6304a 13339682i bk13: 6160a 13341617i bk14: 6440a 13336175i bk15: 6428a 13334977i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.109599
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13414625 n_nop=13258555 n_act=19136 n_pre=19120 n_req=33292 n_rd=94592 n_write=23222 bw_util=0.01757
n_activity=647014 dram_eff=0.3642
bk0: 5944a 13344064i bk1: 5912a 13347187i bk2: 5632a 13347221i bk3: 5656a 13351009i bk4: 5788a 13343870i bk5: 5636a 13345044i bk6: 5780a 13345018i bk7: 5968a 13339911i bk8: 5712a 13341833i bk9: 5636a 13345533i bk10: 5720a 13342864i bk11: 5652a 13343214i bk12: 6344a 13335497i bk13: 6364a 13336535i bk14: 6380a 13335425i bk15: 6468a 13335703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110796
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13414625 n_nop=13259892 n_act=18979 n_pre=18963 n_req=32743 n_rd=94176 n_write=22615 bw_util=0.01741
n_activity=639401 dram_eff=0.3653
bk0: 6000a 13345738i bk1: 5932a 13345333i bk2: 5448a 13355777i bk3: 5312a 13356541i bk4: 5768a 13344786i bk5: 5768a 13343899i bk6: 5932a 13342313i bk7: 5804a 13342862i bk8: 5560a 13348343i bk9: 5676a 13344050i bk10: 5732a 13345106i bk11: 5604a 13346122i bk12: 6296a 13338550i bk13: 6440a 13335147i bk14: 6508a 13335777i bk15: 6396a 13334370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.107807
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13414625 n_nop=13259995 n_act=18958 n_pre=18942 n_req=32714 n_rd=94212 n_write=22518 bw_util=0.0174
n_activity=636664 dram_eff=0.3667
bk0: 5940a 13346133i bk1: 6064a 13342681i bk2: 5568a 13350402i bk3: 5564a 13351651i bk4: 5720a 13344907i bk5: 5600a 13347142i bk6: 5864a 13343649i bk7: 5748a 13345367i bk8: 5784a 13341917i bk9: 5676a 13344640i bk10: 5752a 13344310i bk11: 5572a 13346078i bk12: 6256a 13338398i bk13: 6308a 13336642i bk14: 6392a 13336223i bk15: 6404a 13335668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110934

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209683, Miss = 11707, Miss_rate = 0.056, Pending_hits = 1151, Reservation_fails = 12
L2_cache_bank[1]: Access = 211067, Miss = 11911, Miss_rate = 0.056, Pending_hits = 1131, Reservation_fails = 12
L2_cache_bank[2]: Access = 210211, Miss = 11701, Miss_rate = 0.056, Pending_hits = 1171, Reservation_fails = 14
L2_cache_bank[3]: Access = 210680, Miss = 11812, Miss_rate = 0.056, Pending_hits = 1134, Reservation_fails = 12
L2_cache_bank[4]: Access = 210288, Miss = 11754, Miss_rate = 0.056, Pending_hits = 1168, Reservation_fails = 17
L2_cache_bank[5]: Access = 211136, Miss = 11915, Miss_rate = 0.056, Pending_hits = 1145, Reservation_fails = 13
L2_cache_bank[6]: Access = 211440, Miss = 11968, Miss_rate = 0.057, Pending_hits = 1196, Reservation_fails = 13
L2_cache_bank[7]: Access = 210047, Miss = 11761, Miss_rate = 0.056, Pending_hits = 1078, Reservation_fails = 12
L2_cache_bank[8]: Access = 211072, Miss = 11934, Miss_rate = 0.057, Pending_hits = 1182, Reservation_fails = 12
L2_cache_bank[9]: Access = 210701, Miss = 11736, Miss_rate = 0.056, Pending_hits = 1143, Reservation_fails = 15
L2_cache_bank[10]: Access = 211012, Miss = 11839, Miss_rate = 0.056, Pending_hits = 1149, Reservation_fails = 15
L2_cache_bank[11]: Access = 210803, Miss = 11804, Miss_rate = 0.056, Pending_hits = 1156, Reservation_fails = 16
L2_cache_bank[12]: Access = 211213, Miss = 12036, Miss_rate = 0.057, Pending_hits = 1224, Reservation_fails = 16
L2_cache_bank[13]: Access = 211616, Miss = 12038, Miss_rate = 0.057, Pending_hits = 1155, Reservation_fails = 6
L2_cache_bank[14]: Access = 210687, Miss = 11846, Miss_rate = 0.056, Pending_hits = 1089, Reservation_fails = 11
L2_cache_bank[15]: Access = 211362, Miss = 11871, Miss_rate = 0.056, Pending_hits = 1127, Reservation_fails = 17
L2_cache_bank[16]: Access = 245379, Miss = 11825, Miss_rate = 0.048, Pending_hits = 1430, Reservation_fails = 7
L2_cache_bank[17]: Access = 210474, Miss = 11823, Miss_rate = 0.056, Pending_hits = 1111, Reservation_fails = 13
L2_cache_bank[18]: Access = 209302, Miss = 11811, Miss_rate = 0.056, Pending_hits = 1171, Reservation_fails = 16
L2_cache_bank[19]: Access = 209012, Miss = 11733, Miss_rate = 0.056, Pending_hits = 1110, Reservation_fails = 5
L2_cache_bank[20]: Access = 208811, Miss = 11819, Miss_rate = 0.057, Pending_hits = 1131, Reservation_fails = 20
L2_cache_bank[21]: Access = 209749, Miss = 11734, Miss_rate = 0.056, Pending_hits = 1099, Reservation_fails = 21
L2_total_cache_accesses = 4665745
L2_total_cache_misses = 260378
L2_total_cache_miss_rate = 0.0558
L2_total_cache_pending_hits = 25451
L2_total_cache_reservation_fails = 295
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3262187
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20519
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212355
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1117663
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4809
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 294
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3495061
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=10224826
icnt_total_pkts_simt_to_mem=5836502
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.34358
	minimum = 6
	maximum = 36
Network latency average = 7.29146
	minimum = 6
	maximum = 27
Slowest packet = 9315160
Flit latency average = 6.93254
	minimum = 6
	maximum = 26
Slowest flit = 16059900
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0325486
	minimum = 0.0285375 (at node 2)
	maximum = 0.0374554 (at node 34)
Accepted packet rate average = 0.0325486
	minimum = 0.0285375 (at node 2)
	maximum = 0.0374554 (at node 34)
Injected flit rate average = 0.0488228
	minimum = 0.0285375 (at node 2)
	maximum = 0.0748117 (at node 34)
Accepted flit rate average= 0.0488228
	minimum = 0.0365636 (at node 44)
	maximum = 0.0602457 (at node 1)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.3035 (21 samples)
	minimum = 6 (21 samples)
	maximum = 405.571 (21 samples)
Network latency average = 20.9002 (21 samples)
	minimum = 6 (21 samples)
	maximum = 317.333 (21 samples)
Flit latency average = 21.4018 (21 samples)
	minimum = 6 (21 samples)
	maximum = 316.714 (21 samples)
Fragmentation average = 0.00790347 (21 samples)
	minimum = 0 (21 samples)
	maximum = 90.0476 (21 samples)
Injected packet rate average = 0.0484513 (21 samples)
	minimum = 0.0399829 (21 samples)
	maximum = 0.121675 (21 samples)
Accepted packet rate average = 0.0484513 (21 samples)
	minimum = 0.0399829 (21 samples)
	maximum = 0.121675 (21 samples)
Injected flit rate average = 0.0773852 (21 samples)
	minimum = 0.0500515 (21 samples)
	maximum = 0.170303 (21 samples)
Accepted flit rate average = 0.0773852 (21 samples)
	minimum = 0.0576319 (21 samples)
	maximum = 0.226267 (21 samples)
Injected packet size average = 1.59717 (21 samples)
Accepted packet size average = 1.59717 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 34 min, 5 sec (9245 sec)
gpgpu_simulation_rate = 14150 (inst/sec)
gpgpu_simulation_rate = 1291 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 22 
gpu_sim_cycle = 3178
gpu_sim_insn = 4446804
gpu_ipc =    1399.2461
gpu_tot_sim_cycle = 12168134
gpu_tot_sim_insn = 135263721
gpu_tot_ipc =      11.1162
gpu_tot_issued_cta = 11242
max_total_param_size = 0
gpu_stall_dramfull = 3868685
gpu_stall_icnt2sh    = 11487796
partiton_reqs_in_parallel = 69916
partiton_reqs_in_parallel_total    = 155068115
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.7495
partiton_reqs_in_parallel_util = 69916
partiton_reqs_in_parallel_util_total    = 155068115
gpu_sim_cycle_parition_util = 3178
gpu_tot_sim_cycle_parition_util    = 7218078
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4835
partiton_replys_in_parallel = 8171
partiton_replys_in_parallel_total    = 4665745
L2_BW  =     243.7005 GB/Sec
L2_BW_total  =      36.4076 GB/Sec
gpu_total_sim_rate=14601

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5282199
	L1I_total_cache_misses = 4781
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1079232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1077440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5277418
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4781
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1079232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5282199
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7235, 6534, 7069, 7383, 6976, 6652, 7166, 6946, 6919, 7433, 6759, 6153, 7259, 6702, 7197, 6999, 6704, 6590, 6741, 7288, 6443, 7046, 6726, 6203, 6537, 6916, 6687, 6724, 6662, 6872, 6527, 6692, 5918, 5412, 5718, 6205, 5578, 5530, 5743, 5483, 5673, 6149, 5395, 5854, 5945, 5980, 5744, 5704, 5481, 5013, 5254, 5402, 5203, 5657, 5194, 5442, 6341, 5734, 5915, 5382, 4937, 5068, 5232, 5291, 
gpgpu_n_tot_thrd_icount = 316434976
gpgpu_n_tot_w_icount = 9888593
gpgpu_n_stall_shd_mem = 16255765
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3503232
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10908541
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34535424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16189796
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 61083
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24092768	W0_Idle:175265980	W0_Scoreboard:193735006	W1:2042093	W2:976277	W3:614292	W4:422415	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3416776
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28025856 {8:3503232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 206154624 {40:2710046,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1365 
maxdqlatency = 0 
maxmflatency = 492161 
averagemflatency = 517 
max_icnt2mem_latency = 491909 
max_icnt2sh_latency = 11941161 
mrq_lat_table:247736 	5737 	6412 	38446 	29486 	8778 	6321 	8140 	8890 	3247 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3236701 	1324162 	31313 	17168 	12829 	14077 	16266 	12555 	6501 	705 	996 	475 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	468553 	94839 	1629307 	1138503 	521165 	643159 	97892 	8632 	10362 	11127 	13690 	15956 	12131 	6418 	705 	996 	475 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	708134 	939569 	1733952 	119183 	2408 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	326 	2658 	68673 	1098788 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7363 	943 	127 	85 	70 	163 	256 	388 	433 	251 	159 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        47        28        26        16        16        16        16        30        30        41        44        46        46        43        46 
dram[1]:        44        46        28        34        16        16        17        16        31        30        44        39        44        45        29        41 
dram[2]:        47        46        29        26        16        16        16        16        30        30        44        45        43        48        44        44 
dram[3]:        46        43        27        26        17        16        16        16        30        30        43        46        44        45        44        39 
dram[4]:        38        43        33        23        16        16        16        16        30        30        45        42        44        49        47        44 
dram[5]:        41        44        31        29        16        16        16        16        30        30        47        44        47        44        46        46 
dram[6]:        35        44        32        28        16        16        17        16        30        30        41        42        47        44        44        45 
dram[7]:        39        40        24        19        16        16        16        16        31        30        42        43        42        43        34        41 
dram[8]:        46        45        27        28        15        15        17        16        32        30        44        45        95        47        46        43 
dram[9]:        46        48        23        20        16        16        16        16        35        33        26        44        44        45        42        42 
dram[10]:        45        43        25        22        17        16        16        16        34        34        46        41        45        46        44        47 
maximum service time to same row:
dram[0]:    368371    395084    590485    413002    341728    383596    486199    348063    431490    582215    360378    505699    550399    453805    421772    559381 
dram[1]:    446927    430035    479722    252251    343810    616236    385137    455953    325812    542696   1189826    482254    650087    699751    504058    547099 
dram[2]:    419842    556338    335328    566499    368285    370608    374592    348351    382860    437189    356638    350513    520529    596701    630959    635922 
dram[3]:    432851    293449    347945    458879    426623    398228    439998    366931    389193    427217    567505    560988    449080    513165    619774    501889 
dram[4]:    520907    604939    381468    457774    286930    342550    484528    408426    434618    422243    347335    516467    501805    348056    645773    563345 
dram[5]:    474582    279278    384850    857660    389021    819291    640808    341723    703384    397755    369528    334503    627838    435723    390091    464224 
dram[6]:    381203    712147    428947    559166    414258    518708    573648    427986    358984    344596    294458    324196    364475    486390    704904    330662 
dram[7]:    613659    389965    351552    637270    283441    602964    481982    443920    702507    628287    268327    332418    519606    842678    714805    509835 
dram[8]:    496215    537474    383115    391300    387499    324220    307782    394532    507566    781695    561752    380540    415503    618054    469959    455370 
dram[9]:    813432    349311    654456    355873    446489    754825    400165    477595    621101    521895    441913    459401    509217    466391    616117    486766 
dram[10]:    572872    602121    460613    420613    334636    276815    573730    349821    434290    338676    337697    382507    423869    608759    559706    550166 
average row accesses per activate:
dram[0]:  1.717949  1.763889  1.648917  1.682495  1.777778  1.686667  1.681501  1.676103  1.727921  1.693400  1.731968  1.731707  1.767654  1.741982  1.690962  1.743704 
dram[1]:  1.699115  1.722361  1.680581  1.669104  1.728507  1.678970  1.678231  1.703578  1.795600  1.713537  1.796468  1.722315  1.721529  1.753554  1.737768  1.737573 
dram[2]:  1.718802  1.729752  1.669429  1.675383  1.714033  1.692374  1.699822  1.711604  1.732824  1.702918  1.729610  1.753022  1.749415  1.761833  1.702663  1.734975 
dram[3]:  1.686227  1.719344  1.677046  1.649826  1.698548  1.693182  1.691703  1.672881  1.754910  1.765766  1.772766  1.728900  1.772142  1.746616  1.750751  1.731744 
dram[4]:  1.687253  1.672297  1.690498  1.678761  1.698240  1.663194  1.697449  1.685345  1.760588  1.753425  1.715596  1.752115  1.748908  1.731118  1.676901  1.680697 
dram[5]:  1.735000  1.702459  1.678341  1.758588  1.714286  1.700615  1.721071  1.694468  1.756454  1.725806  1.770175  1.727195  1.739389  1.747368  1.759571  1.769630 
dram[6]:  1.701104  1.666405  1.674439  1.707384  1.728102  1.697861  1.703980  1.745439  1.781549  1.728122  1.817010  1.781599  1.756923  1.746458  1.739598  1.711079 
dram[7]:  1.677768  1.705387  1.675886  1.700620  1.675838  1.678756  1.716624  1.718127  1.771479  1.720698  1.743142  1.768836  1.748634  1.762136  1.713333  1.728550 
dram[8]:  1.670752  1.715146  1.651943  1.713761  1.721640  1.681095  1.732456  1.719110  1.704429  1.736564  1.748503  1.723077  2.021705  1.764434  1.719612  1.775417 
dram[9]:  1.741554  1.722176  1.662605  1.681060  1.668654  1.708260  1.721798  1.705172  1.744889  1.732127  1.747196  1.753339  1.771765  1.735184  1.747212  1.739940 
dram[10]:  1.702075  1.704918  1.665441  1.684015  1.709107  1.685765  1.708730  1.716325  1.770744  1.797285  1.744007  1.743924  1.754317  1.714719  1.756430  1.740075 
average row locality = 363281/210818 = 1.723197
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1498      1479      1383      1395      1427      1484      1426      1464      1383      1422      1387      1406      1620      1639      1583      1622 
dram[1]:      1530      1504      1397      1383      1425      1434      1423      1458      1411      1395      1390      1443      1540      1560      1585      1635 
dram[2]:      1508      1502      1380      1406      1442      1438      1433      1468      1414      1391      1397      1451      1574      1627      1606      1632 
dram[3]:      1520      1458      1430      1416      1455      1434      1439      1436      1439      1400      1464      1423      1607      1589      1614      1605 
dram[4]:      1540      1451      1398      1427      1465      1428      1430      1424      1416      1383      1448      1442      1639      1583      1598      1598 
dram[5]:      1500      1486      1383      1387      1445      1430      1457      1460      1441      1362      1422      1418      1603      1615      1588      1646 
dram[6]:      1549      1543      1453      1419      1403      1406      1488      1521      1444      1440      1479      1471      1585      1619      1635      1619 
dram[7]:      1463      1484      1436      1431      1444      1451      1441      1464      1422      1449      1454      1445      1576      1540      1610      1607 
dram[8]:      1486      1478      1408      1414      1447      1409      1445      1492      1428      1409      1430      1413      1586      1591      1595      1617 
dram[9]:      1500      1483      1362      1328      1442      1442      1483      1451      1390      1419      1433      1401      1574      1610      1627      1599 
dram[10]:      1485      1516      1392      1391      1430      1400      1466      1437      1446      1419      1438      1393      1564      1577      1598      1601 
total reads: 260378
bank skew: 1646/1328 = 1.24
chip skew: 24074/23513 = 1.02
number of total write accesses:
dram[0]:       579       553       444       412       509       540       501       549       554       605       558       582       708       751       737       732 
dram[1]:       582       568       455       443       485       522       512       542       548       567       543       610       667       660       688       742 
dram[2]:       558       591       433       452       500       515       481       538       629       535       554       579       667       718       696       764 
dram[3]:       549       533       455       478       534       503       498       538       616       560       619       605       734       734       718       719 
dram[4]:       591       529       470       470       561       488       500       531       621       537       609       629       764       709       696       718 
dram[5]:       582       591       438       456       511       507       536       531       600       564       596       608       733       709       710       743 
dram[6]:       608       580       486       454       491       499       567       584       603       594       636       601       699       723       790       744 
dram[7]:       552       542       503       489       505       493       552       517       578       621       643       621       664       638       703       730 
dram[8]:       559       515       462       454       526       494       530       595       573       562       614       603      1022       701       711       723 
dram[9]:       562       575       412       385       517       502       547       527       573       592       592       568       685       703       723       736 
dram[10]:       566       564       420       421       503       483       511       487       624       567       599       616       671       683       724       722 
total reads: 102903
bank skew: 1022/385 = 2.65
chip skew: 9659/9134 = 1.06
average mf latency per bank:
dram[0]:       6266      6640      7253      6829      6661      6773      7464      6746      7657      7037      7505      7763      5678      5581      4519      5152
dram[1]:       6518      6456      6983      6929      7258      6962      6904      7871      7156      7457      8219      7414      5746      5572      4334      4514
dram[2]:       6666      5934      6916      7282      6890      7975      7832      7595      7065      7833      7837      7707      5402      5948      5259      4414
dram[3]:       6993      6505      7270      6529      6803      7146      7486      6680      7388      8012      7356      8182      5601      5805      4702      5309
dram[4]:       6487      7078      6839      6686      6732      7211      7654      6807      7737      7432      8084      8170      5815      5276      5602      4984
dram[5]:       6414      6280      7722      6574      7550      6111      7101      7061      7849      7593      7492      7551      5604      6248      5101      4663
dram[6]:       6760      6370      6327      7224      6640      7265      7074      6786      7578      7103      7527      7702      5537      5315      5169      4636
dram[7]:       6325      6269      6565      7074      8149      7131      6528      7176      6878      7106      7952      7688      5600      5743      5257      5157
dram[8]:       6586      7139      7545      6430      7151      7521      6907      6896      7322      7965      7859      7126      7645      5787      5072      4700
dram[9]:       6658      6684      7412      7974      6922      6481      5959      7317      7405      7614      7755      7614      5685      5919      5432      5280
dram[10]:       5984      6664      7571      7723      6861      7260      7777      7922      7472      7954      7563      7672      5460      5400      4828      4663
maximum mf latency per bank:
dram[0]:     283742    270718    374937    492150    356714    330364    382751    455691    395788    440054    361924    442665    359301    380147    239097    453087
dram[1]:     364516    437468    453081    343675    400999    382752    359304    455693    395778    398382    387974    343243    380146    479150    236677    421827
dram[2]:     440063    238081    434846    424432    325156    419221    419217    416616    374933    434851    458297    414004    437456    429652    492160    455689
dram[3]:     346282    286144    408810    364517    296375    364516    421810    244680    458291    398380    257491    442664    346263    492161    403114    364514
dram[4]:     286145    471321    421826    387957    330650    427050    463505    231311    434847    359304    356697    421825    484356    421840    458297    354086
dram[5]:     423793    442667    387952    384977    403576    270717    455703    348556    476532    395776    369728    424444    364214    424427    421826    468713
dram[6]:     372330    466109    213249    406207    346295    335859    361908    421821    455691    398378    455689    429653    427045    259904    489569    390569
dram[7]:     372346    354097    393183    398380    486966    356702    484345    361895    361911    442654    437448    427036    398382    262719    348886    393185
dram[8]:     249879    440061    387961    476530    393173    424417    338466    411420    275930    395777    397950    184477    273320    419221    421820    205459
dram[9]:     304357    442668    432247    489549    270714    458298    114733    351502    442668    442667    453087    273146    333000    400983    492159    385354
dram[10]:     281149    380146    390554    489550    382396    424440    314670    429642    458278    419222    348883    377148    398383    387955    393185    442665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13420525 n_nop=13264733 n_act=19180 n_pre=19164 n_req=32932 n_rd=94472 n_write=22976 bw_util=0.0175
n_activity=642028 dram_eff=0.3659
bk0: 5992a 13349107i bk1: 5916a 13349963i bk2: 5532a 13356827i bk3: 5580a 13355773i bk4: 5708a 13350370i bk5: 5936a 13346909i bk6: 5704a 13352766i bk7: 5856a 13349579i bk8: 5532a 13353043i bk9: 5688a 13348829i bk10: 5548a 13356657i bk11: 5624a 13349380i bk12: 6480a 13341507i bk13: 6556a 13339800i bk14: 6332a 13340627i bk15: 6488a 13339926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.109794
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13420525 n_nop=13265963 n_act=18967 n_pre=18951 n_req=32647 n_rd=94052 n_write=22592 bw_util=0.01738
n_activity=635923 dram_eff=0.3668
bk0: 6120a 13347776i bk1: 6016a 13348746i bk2: 5588a 13353414i bk3: 5532a 13353955i bk4: 5700a 13351600i bk5: 5736a 13347653i bk6: 5692a 13349776i bk7: 5832a 13348002i bk8: 5644a 13353259i bk9: 5580a 13349169i bk10: 5560a 13355757i bk11: 5772a 13349675i bk12: 6160a 13346864i bk13: 6240a 13345685i bk14: 6340a 13345535i bk15: 6540a 13341217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.107638
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13420525 n_nop=13264925 n_act=19133 n_pre=19117 n_req=32879 n_rd=94676 n_write=22674 bw_util=0.01749
n_activity=640224 dram_eff=0.3666
bk0: 6032a 13349950i bk1: 6008a 13349668i bk2: 5520a 13357583i bk3: 5624a 13353024i bk4: 5768a 13351159i bk5: 5752a 13348902i bk6: 5732a 13349614i bk7: 5872a 13348669i bk8: 5656a 13350279i bk9: 5564a 13351730i bk10: 5588a 13351001i bk11: 5804a 13352680i bk12: 6296a 13343759i bk13: 6508a 13340270i bk14: 6424a 13342634i bk15: 6528a 13337224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.108162
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13420525 n_nop=13264017 n_act=19251 n_pre=19235 n_req=33122 n_rd=94916 n_write=23106 bw_util=0.01759
n_activity=647179 dram_eff=0.3647
bk0: 6080a 13348880i bk1: 5832a 13353607i bk2: 5720a 13352231i bk3: 5664a 13351970i bk4: 5820a 13350002i bk5: 5736a 13351316i bk6: 5756a 13351928i bk7: 5744a 13348260i bk8: 5756a 13346171i bk9: 5600a 13352801i bk10: 5856a 13350298i bk11: 5692a 13349564i bk12: 6428a 13342748i bk13: 6356a 13342237i bk14: 6456a 13342609i bk15: 6420a 13341193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.108977
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13420525 n_nop=13263784 n_act=19401 n_pre=19385 n_req=33093 n_rd=94680 n_write=23275 bw_util=0.01758
n_activity=641095 dram_eff=0.368
bk0: 6160a 13346455i bk1: 5804a 13350542i bk2: 5592a 13355051i bk3: 5708a 13351894i bk4: 5860a 13347148i bk5: 5712a 13347401i bk6: 5720a 13350229i bk7: 5696a 13348255i bk8: 5664a 13348837i bk9: 5532a 13351172i bk10: 5792a 13347300i bk11: 5768a 13347152i bk12: 6556a 13339998i bk13: 6332a 13340134i bk14: 6392a 13340447i bk15: 6392a 13339113i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.118596
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13420525 n_nop=13264612 n_act=19086 n_pre=19070 n_req=33058 n_rd=94572 n_write=23185 bw_util=0.01755
n_activity=642931 dram_eff=0.3663
bk0: 6000a 13348896i bk1: 5944a 13346492i bk2: 5532a 13354666i bk3: 5548a 13355362i bk4: 5780a 13348441i bk5: 5720a 13347088i bk6: 5828a 13348054i bk7: 5840a 13349470i bk8: 5764a 13350478i bk9: 5448a 13352086i bk10: 5688a 13350425i bk11: 5672a 13349510i bk12: 6412a 13340378i bk13: 6460a 13339818i bk14: 6352a 13339704i bk15: 6584a 13338734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.120304
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13420525 n_nop=13261380 n_act=19496 n_pre=19480 n_req=33733 n_rd=96296 n_write=23873 bw_util=0.01791
n_activity=649962 dram_eff=0.3698
bk0: 6196a 13343865i bk1: 6172a 13344495i bk2: 5812a 13348006i bk3: 5676a 13352906i bk4: 5612a 13351616i bk5: 5624a 13348654i bk6: 5952a 13344135i bk7: 6084a 13343096i bk8: 5776a 13346732i bk9: 5760a 13346383i bk10: 5916a 13345024i bk11: 5884a 13348447i bk12: 6340a 13342349i bk13: 6476a 13339309i bk14: 6540a 13337143i bk15: 6476a 13337111i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.123493
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13420525 n_nop=13264091 n_act=19232 n_pre=19216 n_req=33068 n_rd=94868 n_write=23118 bw_util=0.01758
n_activity=643057 dram_eff=0.367
bk0: 5852a 13352247i bk1: 5936a 13349842i bk2: 5744a 13353922i bk3: 5724a 13351376i bk4: 5776a 13350397i bk5: 5804a 13347544i bk6: 5764a 13350336i bk7: 5856a 13348457i bk8: 5688a 13350196i bk9: 5796a 13349347i bk10: 5816a 13348077i bk11: 5780a 13352261i bk12: 6304a 13345582i bk13: 6160a 13347517i bk14: 6440a 13342075i bk15: 6428a 13340877i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.109551
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13420525 n_nop=13264455 n_act=19136 n_pre=19120 n_req=33292 n_rd=94592 n_write=23222 bw_util=0.01756
n_activity=647014 dram_eff=0.3642
bk0: 5944a 13349964i bk1: 5912a 13353087i bk2: 5632a 13353121i bk3: 5656a 13356909i bk4: 5788a 13349770i bk5: 5636a 13350944i bk6: 5780a 13350918i bk7: 5968a 13345811i bk8: 5712a 13347733i bk9: 5636a 13351433i bk10: 5720a 13348764i bk11: 5652a 13349114i bk12: 6344a 13341397i bk13: 6364a 13342435i bk14: 6380a 13341325i bk15: 6468a 13341603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110748
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13420525 n_nop=13265792 n_act=18979 n_pre=18963 n_req=32743 n_rd=94176 n_write=22615 bw_util=0.0174
n_activity=639401 dram_eff=0.3653
bk0: 6000a 13351638i bk1: 5932a 13351233i bk2: 5448a 13361677i bk3: 5312a 13362441i bk4: 5768a 13350686i bk5: 5768a 13349799i bk6: 5932a 13348213i bk7: 5804a 13348762i bk8: 5560a 13354243i bk9: 5676a 13349950i bk10: 5732a 13351006i bk11: 5604a 13352022i bk12: 6296a 13344450i bk13: 6440a 13341047i bk14: 6508a 13341677i bk15: 6396a 13340270i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.107759
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13420525 n_nop=13265895 n_act=18958 n_pre=18942 n_req=32714 n_rd=94212 n_write=22518 bw_util=0.0174
n_activity=636664 dram_eff=0.3667
bk0: 5940a 13352033i bk1: 6064a 13348581i bk2: 5568a 13356302i bk3: 5564a 13357551i bk4: 5720a 13350807i bk5: 5600a 13353042i bk6: 5864a 13349549i bk7: 5748a 13351267i bk8: 5784a 13347817i bk9: 5676a 13350540i bk10: 5752a 13350210i bk11: 5572a 13351978i bk12: 6256a 13344298i bk13: 6308a 13342542i bk14: 6392a 13342123i bk15: 6404a 13341568i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110885

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210055, Miss = 11707, Miss_rate = 0.056, Pending_hits = 1151, Reservation_fails = 12
L2_cache_bank[1]: Access = 211439, Miss = 11911, Miss_rate = 0.056, Pending_hits = 1131, Reservation_fails = 12
L2_cache_bank[2]: Access = 210583, Miss = 11701, Miss_rate = 0.056, Pending_hits = 1171, Reservation_fails = 14
L2_cache_bank[3]: Access = 211052, Miss = 11812, Miss_rate = 0.056, Pending_hits = 1134, Reservation_fails = 12
L2_cache_bank[4]: Access = 210660, Miss = 11754, Miss_rate = 0.056, Pending_hits = 1168, Reservation_fails = 17
L2_cache_bank[5]: Access = 211508, Miss = 11915, Miss_rate = 0.056, Pending_hits = 1145, Reservation_fails = 13
L2_cache_bank[6]: Access = 211812, Miss = 11968, Miss_rate = 0.057, Pending_hits = 1196, Reservation_fails = 13
L2_cache_bank[7]: Access = 210419, Miss = 11761, Miss_rate = 0.056, Pending_hits = 1078, Reservation_fails = 12
L2_cache_bank[8]: Access = 211444, Miss = 11934, Miss_rate = 0.056, Pending_hits = 1182, Reservation_fails = 12
L2_cache_bank[9]: Access = 211073, Miss = 11736, Miss_rate = 0.056, Pending_hits = 1143, Reservation_fails = 15
L2_cache_bank[10]: Access = 211384, Miss = 11839, Miss_rate = 0.056, Pending_hits = 1149, Reservation_fails = 15
L2_cache_bank[11]: Access = 211175, Miss = 11804, Miss_rate = 0.056, Pending_hits = 1156, Reservation_fails = 16
L2_cache_bank[12]: Access = 211585, Miss = 12036, Miss_rate = 0.057, Pending_hits = 1224, Reservation_fails = 16
L2_cache_bank[13]: Access = 211988, Miss = 12038, Miss_rate = 0.057, Pending_hits = 1155, Reservation_fails = 6
L2_cache_bank[14]: Access = 211059, Miss = 11846, Miss_rate = 0.056, Pending_hits = 1089, Reservation_fails = 11
L2_cache_bank[15]: Access = 211734, Miss = 11871, Miss_rate = 0.056, Pending_hits = 1127, Reservation_fails = 17
L2_cache_bank[16]: Access = 245750, Miss = 11825, Miss_rate = 0.048, Pending_hits = 1430, Reservation_fails = 7
L2_cache_bank[17]: Access = 210842, Miss = 11823, Miss_rate = 0.056, Pending_hits = 1111, Reservation_fails = 13
L2_cache_bank[18]: Access = 209670, Miss = 11811, Miss_rate = 0.056, Pending_hits = 1171, Reservation_fails = 16
L2_cache_bank[19]: Access = 209380, Miss = 11733, Miss_rate = 0.056, Pending_hits = 1110, Reservation_fails = 5
L2_cache_bank[20]: Access = 209183, Miss = 11819, Miss_rate = 0.057, Pending_hits = 1131, Reservation_fails = 20
L2_cache_bank[21]: Access = 210121, Miss = 11734, Miss_rate = 0.056, Pending_hits = 1099, Reservation_fails = 21
L2_total_cache_accesses = 4673916
L2_total_cache_misses = 260378
L2_total_cache_miss_rate = 0.0557
L2_total_cache_pending_hits = 25451
L2_total_cache_reservation_fails = 295
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3270358
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20519
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212355
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1117663
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4809
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 294
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3503232
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=10241168
icnt_total_pkts_simt_to_mem=5844673
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.65867
	minimum = 6
	maximum = 44
Network latency average = 8.56419
	minimum = 6
	maximum = 39
Slowest packet = 9338221
Flit latency average = 8.4064
	minimum = 6
	maximum = 38
Slowest flit = 16077134
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0514385
	minimum = 0.0453258 (at node 0)
	maximum = 0.0585458 (at node 28)
Accepted packet rate average = 0.0514385
	minimum = 0.0453258 (at node 0)
	maximum = 0.0585458 (at node 28)
Injected flit rate average = 0.0771577
	minimum = 0.0453258 (at node 0)
	maximum = 0.117092 (at node 28)
Accepted flit rate average= 0.0771577
	minimum = 0.0579163 (at node 45)
	maximum = 0.0956878 (at node 4)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.1378 (22 samples)
	minimum = 6 (22 samples)
	maximum = 389.136 (22 samples)
Network latency average = 20.3394 (22 samples)
	minimum = 6 (22 samples)
	maximum = 304.682 (22 samples)
Flit latency average = 20.8111 (22 samples)
	minimum = 6 (22 samples)
	maximum = 304.045 (22 samples)
Fragmentation average = 0.00754422 (22 samples)
	minimum = 0 (22 samples)
	maximum = 85.9545 (22 samples)
Injected packet rate average = 0.0485871 (22 samples)
	minimum = 0.0402257 (22 samples)
	maximum = 0.118805 (22 samples)
Accepted packet rate average = 0.0485871 (22 samples)
	minimum = 0.0402257 (22 samples)
	maximum = 0.118805 (22 samples)
Injected flit rate average = 0.0773749 (22 samples)
	minimum = 0.0498367 (22 samples)
	maximum = 0.167884 (22 samples)
Accepted flit rate average = 0.0773749 (22 samples)
	minimum = 0.0576448 (22 samples)
	maximum = 0.220331 (22 samples)
Injected packet size average = 1.5925 (22 samples)
Accepted packet size average = 1.5925 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 34 min, 24 sec (9264 sec)
gpgpu_simulation_rate = 14601 (inst/sec)
gpgpu_simulation_rate = 1313 (cycle/sec)
Kernel Executed 11 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 162455 Tlb_hit: 157572 Tlb_miss: 4883 Tlb_hit_rate: 0.969942
Shader1: Tlb_access: 163677 Tlb_hit: 158658 Tlb_miss: 5019 Tlb_hit_rate: 0.969336
Shader2: Tlb_access: 164874 Tlb_hit: 159936 Tlb_miss: 4938 Tlb_hit_rate: 0.970050
Shader3: Tlb_access: 166941 Tlb_hit: 161902 Tlb_miss: 5039 Tlb_hit_rate: 0.969816
Shader4: Tlb_access: 169197 Tlb_hit: 164249 Tlb_miss: 4948 Tlb_hit_rate: 0.970756
Shader5: Tlb_access: 168834 Tlb_hit: 163657 Tlb_miss: 5177 Tlb_hit_rate: 0.969337
Shader6: Tlb_access: 163663 Tlb_hit: 158322 Tlb_miss: 5341 Tlb_hit_rate: 0.967366
Shader7: Tlb_access: 165591 Tlb_hit: 160691 Tlb_miss: 4900 Tlb_hit_rate: 0.970409
Shader8: Tlb_access: 163724 Tlb_hit: 158903 Tlb_miss: 4821 Tlb_hit_rate: 0.970554
Shader9: Tlb_access: 164765 Tlb_hit: 159201 Tlb_miss: 5564 Tlb_hit_rate: 0.966231
Shader10: Tlb_access: 166723 Tlb_hit: 161575 Tlb_miss: 5148 Tlb_hit_rate: 0.969122
Shader11: Tlb_access: 165392 Tlb_hit: 160515 Tlb_miss: 4877 Tlb_hit_rate: 0.970512
Shader12: Tlb_access: 164295 Tlb_hit: 159599 Tlb_miss: 4696 Tlb_hit_rate: 0.971417
Shader13: Tlb_access: 168633 Tlb_hit: 163521 Tlb_miss: 5112 Tlb_hit_rate: 0.969686
Shader14: Tlb_access: 162348 Tlb_hit: 157580 Tlb_miss: 4768 Tlb_hit_rate: 0.970631
Shader15: Tlb_access: 168614 Tlb_hit: 163554 Tlb_miss: 5060 Tlb_hit_rate: 0.969991
Shader16: Tlb_access: 167855 Tlb_hit: 162820 Tlb_miss: 5035 Tlb_hit_rate: 0.970004
Shader17: Tlb_access: 162941 Tlb_hit: 158059 Tlb_miss: 4882 Tlb_hit_rate: 0.970038
Shader18: Tlb_access: 163152 Tlb_hit: 157592 Tlb_miss: 5560 Tlb_hit_rate: 0.965921
Shader19: Tlb_access: 163671 Tlb_hit: 158813 Tlb_miss: 4858 Tlb_hit_rate: 0.970318
Shader20: Tlb_access: 167070 Tlb_hit: 162237 Tlb_miss: 4833 Tlb_hit_rate: 0.971072
Shader21: Tlb_access: 167970 Tlb_hit: 163123 Tlb_miss: 4847 Tlb_hit_rate: 0.971144
Shader22: Tlb_access: 164368 Tlb_hit: 159466 Tlb_miss: 4902 Tlb_hit_rate: 0.970177
Shader23: Tlb_access: 162508 Tlb_hit: 157179 Tlb_miss: 5329 Tlb_hit_rate: 0.967208
Shader24: Tlb_access: 168128 Tlb_hit: 163087 Tlb_miss: 5041 Tlb_hit_rate: 0.970017
Shader25: Tlb_access: 167166 Tlb_hit: 162250 Tlb_miss: 4916 Tlb_hit_rate: 0.970592
Shader26: Tlb_access: 165167 Tlb_hit: 160288 Tlb_miss: 4879 Tlb_hit_rate: 0.970460
Shader27: Tlb_access: 169449 Tlb_hit: 164317 Tlb_miss: 5132 Tlb_hit_rate: 0.969714
Tlb_tot_access: 4639171 Tlb_tot_hit: 4498666, Tlb_tot_miss: 140505, Tlb_tot_hit_rate: 0.969713
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 890 Tlb_invalidate: 447 Tlb_evict: 0 Tlb_page_evict: 447
Shader1: Tlb_validate: 903 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader2: Tlb_validate: 897 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader3: Tlb_validate: 904 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader4: Tlb_validate: 916 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader5: Tlb_validate: 923 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader6: Tlb_validate: 905 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader7: Tlb_validate: 887 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader8: Tlb_validate: 905 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader9: Tlb_validate: 905 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader10: Tlb_validate: 903 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader11: Tlb_validate: 905 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader12: Tlb_validate: 890 Tlb_invalidate: 447 Tlb_evict: 0 Tlb_page_evict: 447
Shader13: Tlb_validate: 917 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader14: Tlb_validate: 888 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader15: Tlb_validate: 917 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader16: Tlb_validate: 916 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader17: Tlb_validate: 889 Tlb_invalidate: 447 Tlb_evict: 0 Tlb_page_evict: 447
Shader18: Tlb_validate: 907 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader19: Tlb_validate: 883 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader20: Tlb_validate: 891 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader21: Tlb_validate: 913 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader22: Tlb_validate: 885 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader23: Tlb_validate: 894 Tlb_invalidate: 447 Tlb_evict: 0 Tlb_page_evict: 447
Shader24: Tlb_validate: 900 Tlb_invalidate: 447 Tlb_evict: 0 Tlb_page_evict: 447
Shader25: Tlb_validate: 901 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader26: Tlb_validate: 901 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader27: Tlb_validate: 910 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Tlb_tot_valiate: 25245 Tlb_invalidate: 12539, Tlb_tot_evict: 0, Tlb_tot_evict page: 12539
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:4883 Page_hit: 4400 Page_miss: 483 Page_hit_rate: 0.901085
Shader1: Page_table_access:5019 Page_hit: 4542 Page_miss: 477 Page_hit_rate: 0.904961
Shader2: Page_table_access:4938 Page_hit: 4430 Page_miss: 508 Page_hit_rate: 0.897124
Shader3: Page_table_access:5039 Page_hit: 4540 Page_miss: 499 Page_hit_rate: 0.900972
Shader4: Page_table_access:4948 Page_hit: 4452 Page_miss: 496 Page_hit_rate: 0.899758
Shader5: Page_table_access:5177 Page_hit: 4678 Page_miss: 499 Page_hit_rate: 0.903612
Shader6: Page_table_access:5341 Page_hit: 4766 Page_miss: 575 Page_hit_rate: 0.892342
Shader7: Page_table_access:4900 Page_hit: 4336 Page_miss: 564 Page_hit_rate: 0.884898
Shader8: Page_table_access:4821 Page_hit: 4257 Page_miss: 564 Page_hit_rate: 0.883012
Shader9: Page_table_access:5564 Page_hit: 5053 Page_miss: 511 Page_hit_rate: 0.908160
Shader10: Page_table_access:5148 Page_hit: 4667 Page_miss: 481 Page_hit_rate: 0.906566
Shader11: Page_table_access:4877 Page_hit: 4373 Page_miss: 504 Page_hit_rate: 0.896658
Shader12: Page_table_access:4696 Page_hit: 4163 Page_miss: 533 Page_hit_rate: 0.886499
Shader13: Page_table_access:5112 Page_hit: 4594 Page_miss: 518 Page_hit_rate: 0.898670
Shader14: Page_table_access:4768 Page_hit: 4253 Page_miss: 515 Page_hit_rate: 0.891988
Shader15: Page_table_access:5060 Page_hit: 4515 Page_miss: 545 Page_hit_rate: 0.892292
Shader16: Page_table_access:5035 Page_hit: 4515 Page_miss: 520 Page_hit_rate: 0.896723
Shader17: Page_table_access:4882 Page_hit: 4338 Page_miss: 544 Page_hit_rate: 0.888570
Shader18: Page_table_access:5560 Page_hit: 5031 Page_miss: 529 Page_hit_rate: 0.904856
Shader19: Page_table_access:4858 Page_hit: 4329 Page_miss: 529 Page_hit_rate: 0.891107
Shader20: Page_table_access:4833 Page_hit: 4290 Page_miss: 543 Page_hit_rate: 0.887647
Shader21: Page_table_access:4847 Page_hit: 4272 Page_miss: 575 Page_hit_rate: 0.881370
Shader22: Page_table_access:4902 Page_hit: 4377 Page_miss: 525 Page_hit_rate: 0.892901
Shader23: Page_table_access:5329 Page_hit: 4796 Page_miss: 533 Page_hit_rate: 0.899981
Shader24: Page_table_access:5041 Page_hit: 4494 Page_miss: 547 Page_hit_rate: 0.891490
Shader25: Page_table_access:4916 Page_hit: 4389 Page_miss: 527 Page_hit_rate: 0.892799
Shader26: Page_table_access:4879 Page_hit: 4367 Page_miss: 512 Page_hit_rate: 0.895060
Shader27: Page_table_access:5132 Page_hit: 4628 Page_miss: 504 Page_hit_rate: 0.901793
Page_table_tot_access: 140505 Page_tot_hit: 125845, Page_tot_miss 14660, Page_tot_hit_rate: 0.895662 Page_tot_fault: 1725 Page_tot_pending: 12935
Total_memory_access_page_fault: 1725, Average_latency: 5340763.500000
========================================Page thrashing statistics==============================
Page_validate: 2497 Page_evict_dirty: 0 Page_evict_not_dirty: 0
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 0
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.131696
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   508297 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(191.499664)
F:   225609----T:   228214 	 St: c0203000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   228214----T:   230819 	 St: c0227000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   230819----T:   233424 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   233424----T:   236029 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   236029----T:   238634 	 St: c020a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238634----T:   241239 	 St: c0229000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   241239----T:   243844 	 St: c0204000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   243844----T:   246449 	 St: c0233000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   246449----T:   249054 	 St: c0207000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249054----T:   251659 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   251659----T:   254264 	 St: c0201000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   254264----T:   256869 	 St: c023f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   256869----T:   259474 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   259474----T:   262079 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   262079----T:   264684 	 St: c022c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   264684----T:   267289 	 St: c0208000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   267289----T:   269894 	 St: c0209000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   269894----T:   272499 	 St: c020d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   272499----T:   275104 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275104----T:   277709 	 St: c023a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   277709----T:   280314 	 St: c020c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   280314----T:   282919 	 St: c022b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   282919----T:   285524 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   285524----T:   288129 	 St: c01f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   288129----T:   290734 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   290734----T:   293339 	 St: c03bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   293339----T:   295944 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   295944----T:   298549 	 St: c02a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   298549----T:   301154 	 St: c08c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   301154----T:   303759 	 St: c0906000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   303759----T:   306364 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   306364----T:   308969 	 St: c027c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   308969----T:   311574 	 St: c028c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   311574----T:   314179 	 St: c0282000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   314179----T:   316784 	 St: c08f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   316784----T:   319389 	 St: c0914000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   319389----T:   321994 	 St: c024c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   321994----T:   324599 	 St: c0278000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   324599----T:   327204 	 St: c028d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   327204----T:   329809 	 St: c029b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   329809----T:   332414 	 St: c08f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   332414----T:   335019 	 St: c09a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   335019----T:   337624 	 St: c024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   337624----T:   340229 	 St: c0267000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   340229----T:   342834 	 St: c02b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   343085----T:   345690 	 St: c020e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   345690----T:   348295 	 St: c0236000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   348295----T:   350900 	 St: c020f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   350900----T:   353505 	 St: c021a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   353505----T:   356110 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   356110----T:   358715 	 St: c022e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   358715----T:   361320 	 St: c0212000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   361320----T:   363925 	 St: c0223000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   363925----T:   366530 	 St: c0213000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   366530----T:   369135 	 St: c0214000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   369135----T:   371740 	 St: c021f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   371740----T:   374345 	 St: c0215000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   374345----T:   376950 	 St: c0216000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   376950----T:   379555 	 St: c0217000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   379555----T:   382160 	 St: c0226000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   382160----T:   384765 	 St: c0218000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   384765----T:   387370 	 St: c0232000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   387370----T:   389975 	 St: c0999000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   389975----T:   392580 	 St: c08cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   392580----T:   395185 	 St: c0276000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   395185----T:   397790 	 St: c0277000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   397790----T:   400395 	 St: c0219000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   400395----T:   403000 	 St: c0231000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   403000----T:   405605 	 St: c021b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   405605----T:   408210 	 St: c08c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   408210----T:   410815 	 St: c0963000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   410815----T:   413420 	 St: c0242000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   413420----T:   416025 	 St: c025a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   416025----T:   418630 	 St: c028e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   418630----T:   421235 	 St: c02a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   421235----T:   423840 	 St: c08fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   423840----T:   426445 	 St: c091d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   426445----T:   429050 	 St: c024e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   429050----T:   431655 	 St: c0245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   431655----T:   434260 	 St: c029e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   434260----T:   436865 	 St: c0297000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   436865----T:   439470 	 St: c0939000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   439470----T:   442075 	 St: c0918000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   442075----T:   444680 	 St: c025e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   444680----T:   447285 	 St: c0269000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   447577----T:   450182 	 St: c021c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   450182----T:   452787 	 St: c021e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   452787----T:   455392 	 St: c021d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   455392----T:   457997 	 St: c021e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   457997----T:   460602 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   460602----T:   463207 	 St: c0221000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   463207----T:   465812 	 St: c0222000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   465812----T:   468417 	 St: c0224000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   468417----T:   471022 	 St: c0225000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   471022----T:   473627 	 St: c0234000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   473627----T:   476232 	 St: c0228000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   476524----T:   479129 	 St: c022a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   479129----T:   481734 	 St: c022d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   481734----T:   484339 	 St: c022f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   484339----T:   486944 	 St: c0230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   486944----T:   489549 	 St: c0235000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   489770----T:   492375 	 St: c0238000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   492375----T:   494980 	 St: c0239000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   494980----T:   497585 	 St: c023d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   497585----T:   500190 	 St: c0237000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   500190----T:   502795 	 St: c023c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   502795----T:   505400 	 St: c023b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   505400----T:   508005 	 St: c023e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   730447----T:   862879 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(89.420662)
F:   731188----T:   733793 	 St: c0249000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   733793----T:   736398 	 St: c027e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   736398----T:   739003 	 St: c0247000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   739003----T:   741608 	 St: c0261000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   741608----T:   744213 	 St: c0243000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   744213----T:   746818 	 St: c0241000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   746818----T:   749423 	 St: c024a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   749423----T:   752028 	 St: c0246000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   752028----T:   754633 	 St: c024b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   754633----T:   757238 	 St: c0248000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   757238----T:   759843 	 St: c0244000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   760130----T:   762735 	 St: c024f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   762735----T:   765340 	 St: c0252000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   765340----T:   767945 	 St: c0257000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   767945----T:   770550 	 St: c0250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   770550----T:   773155 	 St: c026a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   773155----T:   775760 	 St: c0251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   775760----T:   778365 	 St: c025c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   778365----T:   780970 	 St: c0253000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   780970----T:   783575 	 St: c026b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   783575----T:   786180 	 St: c0254000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   786180----T:   788785 	 St: c0256000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   788785----T:   791390 	 St: c0255000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   791390----T:   793995 	 St: c0258000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   793995----T:   796600 	 St: c0259000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   796887----T:   799492 	 St: c025d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   799492----T:   802097 	 St: c0260000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   802097----T:   804702 	 St: c026c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   804702----T:   807307 	 St: c025b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   807307----T:   809912 	 St: c0270000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   809912----T:   812517 	 St: c025f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   812517----T:   815122 	 St: c027b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   815122----T:   817727 	 St: c0262000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   817727----T:   820332 	 St: c0263000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   820332----T:   822937 	 St: c0272000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   822937----T:   825542 	 St: c0265000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   825542----T:   828147 	 St: c026f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   828147----T:   830752 	 St: c0264000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   830752----T:   833357 	 St: c0266000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   833644----T:   836249 	 St: c0268000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   836249----T:   838854 	 St: c026d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   838854----T:   841459 	 St: c026e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   841459----T:   844064 	 St: c0271000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   844064----T:   846669 	 St: c0273000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   846669----T:   849274 	 St: c0274000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   849563----T:   852168 	 St: c0275000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   852168----T:   854773 	 St: c0279000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   854773----T:   857378 	 St: c027a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   857378----T:   859983 	 St: c027d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   859983----T:   862588 	 St: c027f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   862879----T:   865414 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   865415----T:   867950 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1090101----T:  1371430 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(189.958817)
F:  1090735----T:  1093340 	 St: c0012000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1093340----T:  1095945 	 St: c013a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1095945----T:  1098550 	 St: c006d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1098550----T:  1101155 	 St: c01fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1101155----T:  1103760 	 St: c0064000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1103760----T:  1106365 	 St: c0129000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1106365----T:  1108970 	 St: c0077000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1108970----T:  1111575 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1111575----T:  1114180 	 St: c02b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1114180----T:  1116785 	 St: c02a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1116785----T:  1119390 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1119390----T:  1121995 	 St: c02c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1121995----T:  1124600 	 St: c0407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1124600----T:  1127205 	 St: c03fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1127205----T:  1129810 	 St: c03ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1129810----T:  1132415 	 St: c043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1132415----T:  1135020 	 St: c0426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1135020----T:  1137625 	 St: c0454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1137625----T:  1140230 	 St: c0997000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1140230----T:  1142835 	 St: c0935000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1142835----T:  1145440 	 St: c08f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1145440----T:  1148045 	 St: c0998000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1148045----T:  1150650 	 St: c02b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1150650----T:  1153255 	 St: c02be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1153255----T:  1155860 	 St: c0285000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1155860----T:  1158465 	 St: c02a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1158465----T:  1161070 	 St: c0288000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1161070----T:  1163675 	 St: c0289000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1163675----T:  1166280 	 St: c08c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1166280----T:  1168885 	 St: c09b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1168885----T:  1171490 	 St: c0287000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1171490----T:  1174095 	 St: c029c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1174095----T:  1176700 	 St: c02b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1176700----T:  1179305 	 St: c02bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1179305----T:  1181910 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1181910----T:  1184515 	 St: c0968000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1184515----T:  1187120 	 St: c0295000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1187120----T:  1189725 	 St: c0299000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1189725----T:  1192330 	 St: c08d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1192330----T:  1194935 	 St: c08cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1194935----T:  1197540 	 St: c08e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1197540----T:  1200145 	 St: c0955000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1200145----T:  1202750 	 St: c08dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1202750----T:  1205355 	 St: c0971000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1205355----T:  1207960 	 St: c02a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1207960----T:  1210565 	 St: c02ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1210565----T:  1213170 	 St: c098e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1213170----T:  1215775 	 St: c09b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1215775----T:  1218380 	 St: c0281000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1218380----T:  1220985 	 St: c0917000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1220985----T:  1223590 	 St: c08c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1223590----T:  1226195 	 St: c02bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1226195----T:  1228800 	 St: c02af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1228800----T:  1231405 	 St: c0925000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1231405----T:  1234010 	 St: c09b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1234010----T:  1236615 	 St: c0927000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1236615----T:  1239220 	 St: c02ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1239220----T:  1241825 	 St: c02a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1241825----T:  1244430 	 St: c02ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1244430----T:  1247035 	 St: c0941000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1247035----T:  1249640 	 St: c08fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1249640----T:  1252245 	 St: c094d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1252245----T:  1254850 	 St: c09a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1254850----T:  1257455 	 St: c08c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1257455----T:  1260060 	 St: c098a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1260060----T:  1262665 	 St: c09b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1262665----T:  1265270 	 St: c08cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1265270----T:  1267875 	 St: c029d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1267875----T:  1270480 	 St: c028b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1270480----T:  1273085 	 St: c0978000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1273085----T:  1275690 	 St: c0990000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1275690----T:  1278295 	 St: c0979000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1278295----T:  1280900 	 St: c0908000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1280900----T:  1283505 	 St: c0291000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1283505----T:  1286110 	 St: c02ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1286110----T:  1288715 	 St: c02a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1288715----T:  1291320 	 St: c096c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1291320----T:  1293925 	 St: c097d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1293925----T:  1296530 	 St: c02b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1296530----T:  1299135 	 St: c029f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1299135----T:  1301740 	 St: c0974000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1301740----T:  1304345 	 St: c08e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1304345----T:  1306950 	 St: c0980000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1306950----T:  1309555 	 St: c08de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1310453----T:  1313058 	 St: c00f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1313058----T:  1315663 	 St: c00a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1315663----T:  1318268 	 St: c0599000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1318268----T:  1320873 	 St: c05dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1320873----T:  1323478 	 St: c029a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1324006----T:  1326611 	 St: c0929000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1326611----T:  1329216 	 St: c0924000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1329216----T:  1331821 	 St: c01b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1331821----T:  1334426 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1334426----T:  1337031 	 St: c08df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1337031----T:  1339636 	 St: c08d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1339636----T:  1342241 	 St: c08e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1342241----T:  1344846 	 St: c0933000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1344846----T:  1347451 	 St: c0951000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1347451----T:  1350056 	 St: c091a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1350056----T:  1352661 	 St: c0995000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1352661----T:  1355266 	 St: c0985000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1355266----T:  1357871 	 St: c07dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1357871----T:  1360476 	 St: c081e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1360476----T:  1363081 	 St: c02bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1363614----T:  1366219 	 St: c09bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1366219----T:  1368824 	 St: c08d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1368824----T:  1371429 	 St: c0923000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1593580----T:  1596984 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(2.298447)
F:  1596984----T:  1599519 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1599520----T:  1602055 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1824206----T:  2532521 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(478.268066)
F:  1824748----T:  1827353 	 St: c000c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1827353----T:  1829958 	 St: c013b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1829958----T:  1832563 	 St: c000d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1832563----T:  1835168 	 St: c0170000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1835168----T:  1837773 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1837773----T:  1840378 	 St: c002a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1840378----T:  1842983 	 St: c0024000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1842983----T:  1845588 	 St: c0041000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1845588----T:  1848193 	 St: c0011000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1848193----T:  1850798 	 St: c002c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1850798----T:  1853403 	 St: c009e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1853403----T:  1856008 	 St: c003a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1856008----T:  1858613 	 St: c0109000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1858613----T:  1861218 	 St: c0044000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1861218----T:  1863823 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1863823----T:  1866428 	 St: c003e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1866428----T:  1869033 	 St: c00aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1869033----T:  1871638 	 St: c0072000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1871638----T:  1874243 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1874243----T:  1876848 	 St: c02e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1876848----T:  1879453 	 St: c046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1879453----T:  1882058 	 St: c02e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1882058----T:  1884663 	 St: c04b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1884663----T:  1887268 	 St: c02cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1887268----T:  1889873 	 St: c02db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1889873----T:  1892478 	 St: c0341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1892478----T:  1895083 	 St: c03d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1895083----T:  1897688 	 St: c0383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1897688----T:  1900293 	 St: c036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1900293----T:  1902898 	 St: c0344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1902898----T:  1905503 	 St: c02fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1905503----T:  1908108 	 St: c0371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1908108----T:  1910713 	 St: c02f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1910713----T:  1913318 	 St: c038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1913318----T:  1915923 	 St: c048d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1915923----T:  1918528 	 St: c037d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1918528----T:  1921133 	 St: c03a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1921133----T:  1923738 	 St: c0419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1923738----T:  1926343 	 St: c0410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1926343----T:  1928948 	 St: c02b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1928948----T:  1931553 	 St: c09ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1931553----T:  1934158 	 St: c0907000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1934158----T:  1936763 	 St: c0931000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1936763----T:  1939368 	 St: c095a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1939368----T:  1941973 	 St: c091c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1941973----T:  1944578 	 St: c02a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1944578----T:  1947183 	 St: c08ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1947183----T:  1949788 	 St: c092f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1949788----T:  1952393 	 St: c08e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1952393----T:  1954998 	 St: c0934000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1954998----T:  1957603 	 St: c08d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1957603----T:  1960208 	 St: c0293000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1960208----T:  1962813 	 St: c02ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1962813----T:  1965418 	 St: c08dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1965418----T:  1968023 	 St: c095b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1968023----T:  1970628 	 St: c08ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1970628----T:  1973233 	 St: c093d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1973233----T:  1975838 	 St: c094c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1975838----T:  1978443 	 St: c09b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1978443----T:  1981048 	 St: c08e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1981048----T:  1983653 	 St: c0953000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1983653----T:  1986258 	 St: c09a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1986258----T:  1988863 	 St: c02b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1988863----T:  1991468 	 St: c028f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1991468----T:  1994073 	 St: c0292000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1994073----T:  1996678 	 St: c098f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1996678----T:  1999283 	 St: c0937000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1999283----T:  2001888 	 St: c09b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2001888----T:  2004493 	 St: c0981000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2004493----T:  2007098 	 St: c08e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2007098----T:  2009703 	 St: c0986000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2009703----T:  2012308 	 St: c08e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2012308----T:  2014913 	 St: c0964000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2014913----T:  2017518 	 St: c02bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2017518----T:  2020123 	 St: c095c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2020123----T:  2022728 	 St: c08d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2022728----T:  2025333 	 St: c09be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2025333----T:  2027938 	 St: c0975000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2027938----T:  2030543 	 St: c090e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2030543----T:  2033148 	 St: c095d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2033148----T:  2035753 	 St: c09a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2035753----T:  2038358 	 St: c098c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2038358----T:  2040963 	 St: c0958000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2040963----T:  2043568 	 St: c0944000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2043568----T:  2046173 	 St: c0991000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2046173----T:  2048778 	 St: c08f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2048778----T:  2051383 	 St: c08fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2051383----T:  2053988 	 St: c08f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2053988----T:  2056593 	 St: c0930000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2056593----T:  2059198 	 St: c090d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2059198----T:  2061803 	 St: c0909000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2061803----T:  2064408 	 St: c08fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2064408----T:  2067013 	 St: c0905000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2067013----T:  2069618 	 St: c08f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2069618----T:  2072223 	 St: c09bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2072223----T:  2074828 	 St: c097c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2074828----T:  2077433 	 St: c09ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2077433----T:  2080038 	 St: c091f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2080038----T:  2082643 	 St: c09b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2083301----T:  2085906 	 St: c008c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2085906----T:  2088511 	 St: c00cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2088511----T:  2091116 	 St: c01fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2091116----T:  2093721 	 St: c00cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2093721----T:  2096326 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2096326----T:  2098931 	 St: c00ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2098931----T:  2101536 	 St: c006c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2101536----T:  2104141 	 St: c00d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2104141----T:  2106746 	 St: c0105000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2106746----T:  2109351 	 St: c00eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2109351----T:  2111956 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2111956----T:  2114561 	 St: c0425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2114561----T:  2117166 	 St: c0346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2117166----T:  2119771 	 St: c0466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2119771----T:  2122376 	 St: c02e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2122376----T:  2124981 	 St: c0523000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2124981----T:  2127586 	 St: c04eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2127586----T:  2130191 	 St: c052f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2130191----T:  2132796 	 St: c066a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2132796----T:  2135401 	 St: c04cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2135401----T:  2138006 	 St: c05da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2138006----T:  2140611 	 St: c0539000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2140611----T:  2143216 	 St: c0515000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2143216----T:  2145821 	 St: c0584000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2145821----T:  2148426 	 St: c0562000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2148426----T:  2151031 	 St: c08ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2151031----T:  2153636 	 St: c097e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2153636----T:  2156241 	 St: c0928000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2156241----T:  2158846 	 St: c0290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2158846----T:  2161451 	 St: c0284000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2161451----T:  2164056 	 St: c028a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2164056----T:  2166661 	 St: c0904000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2166661----T:  2169266 	 St: c08c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2169266----T:  2171871 	 St: c0294000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2171871----T:  2174476 	 St: c0900000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2174476----T:  2177081 	 St: c0993000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2177081----T:  2179686 	 St: c0926000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2179686----T:  2182291 	 St: c08d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2182291----T:  2184896 	 St: c0954000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2184896----T:  2187501 	 St: c08d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2187501----T:  2190106 	 St: c0973000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2190106----T:  2192711 	 St: c093f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2192711----T:  2195316 	 St: c096f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2195316----T:  2197921 	 St: c02aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2197921----T:  2200526 	 St: c02a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2200526----T:  2203131 	 St: c0901000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2203131----T:  2205736 	 St: c02b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2205736----T:  2208341 	 St: c090a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2208341----T:  2210946 	 St: c095e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2210946----T:  2213551 	 St: c08eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2213551----T:  2216156 	 St: c090f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2216156----T:  2218761 	 St: c08e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2218761----T:  2221366 	 St: c08ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2221366----T:  2223971 	 St: c09bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2223971----T:  2226576 	 St: c0966000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2226576----T:  2229181 	 St: c0970000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2229181----T:  2231786 	 St: c0942000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2231786----T:  2234391 	 St: c0911000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2234391----T:  2236996 	 St: c0283000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2236996----T:  2239601 	 St: c096b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2239601----T:  2242206 	 St: c08c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2242206----T:  2244811 	 St: c0988000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2244811----T:  2247416 	 St: c096d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2247416----T:  2250021 	 St: c0994000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2250021----T:  2252626 	 St: c094b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2252626----T:  2255231 	 St: c0972000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2255231----T:  2257836 	 St: c094f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2257836----T:  2260441 	 St: c094a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2260441----T:  2263046 	 St: c0286000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2263564----T:  2266169 	 St: c0103000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2266169----T:  2268774 	 St: c0054000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2268774----T:  2271379 	 St: c08d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2271379----T:  2273984 	 St: c011a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2273984----T:  2276589 	 St: c009a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2276589----T:  2279194 	 St: c0123000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2279194----T:  2281799 	 St: c000a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2281799----T:  2284404 	 St: c0162000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2284404----T:  2287009 	 St: c00bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2287009----T:  2289614 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2289614----T:  2292219 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2292219----T:  2294824 	 St: c0158000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2294824----T:  2297429 	 St: c010e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2297429----T:  2300034 	 St: c0943000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2300034----T:  2302639 	 St: c09ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2302639----T:  2305244 	 St: c05cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2305244----T:  2307849 	 St: c0504000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2307849----T:  2310454 	 St: c060f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2310454----T:  2313059 	 St: c056c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2313059----T:  2315664 	 St: c062c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2315664----T:  2318269 	 St: c051b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2318269----T:  2320874 	 St: c06e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2320874----T:  2323479 	 St: c08b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2323479----T:  2326084 	 St: c06fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2326084----T:  2328689 	 St: c084e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2328689----T:  2331294 	 St: c06c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2331294----T:  2333899 	 St: c080c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2333899----T:  2336504 	 St: c08cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2336504----T:  2339109 	 St: c08d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2339109----T:  2341714 	 St: c0948000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2341714----T:  2344319 	 St: c095f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2344319----T:  2346924 	 St: c02a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2346924----T:  2349529 	 St: c08ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2349529----T:  2352134 	 St: c0296000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2352134----T:  2354739 	 St: c08e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2354739----T:  2357344 	 St: c0984000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2357344----T:  2359949 	 St: c0960000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2359949----T:  2362554 	 St: c08f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2362554----T:  2365159 	 St: c0962000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2365159----T:  2367764 	 St: c0961000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2367764----T:  2370369 	 St: c098d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2370369----T:  2372974 	 St: c02b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2372974----T:  2375579 	 St: c0949000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2375579----T:  2378184 	 St: c09ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2378184----T:  2380789 	 St: c0919000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2380789----T:  2383394 	 St: c02b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2383394----T:  2385999 	 St: c08da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2385999----T:  2388604 	 St: c099a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2388604----T:  2391209 	 St: c0936000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2391209----T:  2393814 	 St: c09a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2393814----T:  2396419 	 St: c099c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2396419----T:  2399024 	 St: c099e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2399708----T:  2402313 	 St: c0181000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2402313----T:  2404918 	 St: c0032000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2404918----T:  2407523 	 St: c0172000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2407523----T:  2410128 	 St: c001c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2410128----T:  2412733 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2412733----T:  2415338 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2415338----T:  2417943 	 St: c01ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2417943----T:  2420548 	 St: c004a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2420548----T:  2423153 	 St: c019d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2423153----T:  2425758 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2425758----T:  2428363 	 St: c01b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2428363----T:  2430968 	 St: c0030000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2430968----T:  2433573 	 St: c01ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2433573----T:  2436178 	 St: c00f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2436178----T:  2438783 	 St: c01ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2438783----T:  2441388 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2441388----T:  2443993 	 St: c0713000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2443993----T:  2446598 	 St: c06e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2446598----T:  2449203 	 St: c0746000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2449203----T:  2451808 	 St: c0745000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2451808----T:  2454413 	 St: c0719000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2454413----T:  2457018 	 St: c082c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2457018----T:  2459623 	 St: c0802000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2459623----T:  2462228 	 St: c08bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2462228----T:  2464833 	 St: c07c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2464833----T:  2467438 	 St: c0772000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2467438----T:  2470043 	 St: c0799000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2470043----T:  2472648 	 St: c06c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2472648----T:  2475253 	 St: c07d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2475253----T:  2477858 	 St: c07c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2477858----T:  2480463 	 St: c07cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2480463----T:  2483068 	 St: c08b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2483068----T:  2485673 	 St: c0887000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2485673----T:  2488278 	 St: c08ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2488278----T:  2490883 	 St: c0952000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2490883----T:  2493488 	 St: c0902000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2493488----T:  2496093 	 St: c0976000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2496093----T:  2498698 	 St: c0992000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2498698----T:  2501303 	 St: c097a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2501303----T:  2503908 	 St: c09a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2503908----T:  2506513 	 St: c0946000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2506513----T:  2509118 	 St: c09b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2509118----T:  2511723 	 St: c0983000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2511723----T:  2514328 	 St: c0298000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2514328----T:  2516933 	 St: c0910000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2516933----T:  2519538 	 St: c0920000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2520585----T:  2523190 	 St: c08ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2524194----T:  2526799 	 St: c0903000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2527075----T:  2529680 	 St: c090c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2529680----T:  2532285 	 St: c08db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2754671----T:  2758230 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(2.403106)
F:  2758230----T:  2760765 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2760766----T:  2763301 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2985452----T:  4348266 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(920.198486)
F:  2986010----T:  2988615 	 St: c0019000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2988615----T:  2991220 	 St: c01b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2991220----T:  2993825 	 St: c0014000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2993825----T:  2996430 	 St: c0099000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2996430----T:  2999035 	 St: c0029000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2999035----T:  3001640 	 St: c0050000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3001640----T:  3004245 	 St: c0031000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3004245----T:  3006850 	 St: c01a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3006850----T:  3009455 	 St: c0028000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3009455----T:  3012060 	 St: c00e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3012060----T:  3014665 	 St: c001e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3014665----T:  3017270 	 St: c002b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3017270----T:  3019875 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3019875----T:  3022480 	 St: c001a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3022480----T:  3025085 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3025085----T:  3027690 	 St: c0037000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3027690----T:  3030295 	 St: c0034000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3030295----T:  3032900 	 St: c0035000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3032900----T:  3035505 	 St: c01f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3035505----T:  3038110 	 St: c002e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3038110----T:  3040715 	 St: c005e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3040715----T:  3043320 	 St: c004e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3043320----T:  3045925 	 St: c01a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3045925----T:  3048530 	 St: c0038000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3048530----T:  3051135 	 St: c0039000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3051135----T:  3053740 	 St: c0110000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3053740----T:  3056345 	 St: c005a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3056345----T:  3058950 	 St: c01a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3058950----T:  3061555 	 St: c005c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3061555----T:  3064160 	 St: c003c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3064160----T:  3066765 	 St: c0022000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3066765----T:  3069370 	 St: c0194000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3069370----T:  3071975 	 St: c004b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3071975----T:  3074580 	 St: c0001000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3074580----T:  3077185 	 St: c0045000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3077185----T:  3079790 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3079790----T:  3082395 	 St: c004f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3082395----T:  3085000 	 St: c01b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3085000----T:  3087605 	 St: c0043000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3087605----T:  3090210 	 St: c003f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3090210----T:  3092815 	 St: c0144000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3092815----T:  3095420 	 St: c0056000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3095420----T:  3098025 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3098025----T:  3100630 	 St: c0069000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3100630----T:  3103235 	 St: c00fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3103235----T:  3105840 	 St: c004d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3105840----T:  3108445 	 St: c0149000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3108445----T:  3111050 	 St: c0074000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3111050----T:  3113655 	 St: c0169000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3113655----T:  3116260 	 St: c007e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3116260----T:  3118865 	 St: c00e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3118865----T:  3121470 	 St: c007d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3121470----T:  3124075 	 St: c0023000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3124075----T:  3126680 	 St: c006a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3126680----T:  3129285 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3129285----T:  3131890 	 St: c02c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3131890----T:  3134495 	 St: c03da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3134495----T:  3137100 	 St: c02df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3137100----T:  3139705 	 St: c049a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3139705----T:  3142310 	 St: c007f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3142310----T:  3144915 	 St: c0321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3144915----T:  3147520 	 St: c042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3147520----T:  3150125 	 St: c0352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3150125----T:  3152730 	 St: c043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3152730----T:  3155335 	 St: c0073000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3155335----T:  3157940 	 St: c014c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3157940----T:  3160545 	 St: c0356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3160545----T:  3163150 	 St: c03a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3163150----T:  3165755 	 St: c0411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3165755----T:  3168360 	 St: c03ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3168360----T:  3170965 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3170965----T:  3173570 	 St: c0427000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3173570----T:  3176175 	 St: c0473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3176175----T:  3178780 	 St: c0428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3178780----T:  3181385 	 St: c0408000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3181385----T:  3183990 	 St: c0416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3183990----T:  3186595 	 St: c0444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3186595----T:  3189200 	 St: c030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3189200----T:  3191805 	 St: c0413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3191805----T:  3194410 	 St: c08f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3194410----T:  3197015 	 St: c02fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3197015----T:  3199620 	 St: c0354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3199620----T:  3202225 	 St: c033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3202225----T:  3204830 	 St: c033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3204830----T:  3207435 	 St: c02f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3207435----T:  3210040 	 St: c03b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3210040----T:  3212645 	 St: c0459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3212645----T:  3215250 	 St: c0355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3215250----T:  3217855 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3217855----T:  3220460 	 St: c0339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3220460----T:  3223065 	 St: c02f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3223065----T:  3225670 	 St: c031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3225670----T:  3228275 	 St: c0417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3228275----T:  3230880 	 St: c0342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3230880----T:  3233485 	 St: c0304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3233485----T:  3236090 	 St: c0343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3236090----T:  3238695 	 St: c03ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3238695----T:  3241300 	 St: c030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3241300----T:  3243905 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3243905----T:  3246510 	 St: c0368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3246510----T:  3249115 	 St: c037c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3249115----T:  3251720 	 St: c0361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3251720----T:  3254325 	 St: c04a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3254325----T:  3256930 	 St: c034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3256930----T:  3259535 	 St: c04a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3259535----T:  3262140 	 St: c03dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3262140----T:  3264745 	 St: c03dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3264745----T:  3267350 	 St: c03ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3267350----T:  3269955 	 St: c02c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3269955----T:  3272560 	 St: c036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3272560----T:  3275165 	 St: c04b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3275165----T:  3277770 	 St: c036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3277770----T:  3280375 	 St: c03cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3280375----T:  3282980 	 St: c04a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3282980----T:  3285585 	 St: c03d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3285585----T:  3288190 	 St: c031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3288190----T:  3290795 	 St: c0374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3290795----T:  3293400 	 St: c0375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3293400----T:  3296005 	 St: c0420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3296005----T:  3298610 	 St: c0328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3298610----T:  3301215 	 St: c046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3301215----T:  3303820 	 St: c08fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3303820----T:  3306425 	 St: c0392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3306425----T:  3309030 	 St: c0372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3309030----T:  3311635 	 St: c09ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3311635----T:  3314240 	 St: c038a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3314240----T:  3316845 	 St: c0345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3316845----T:  3319450 	 St: c037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3319450----T:  3322055 	 St: c04ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3322055----T:  3324660 	 St: c03c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3324660----T:  3327265 	 St: c0314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3327265----T:  3329870 	 St: c03fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3329870----T:  3332475 	 St: c0498000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3332475----T:  3335080 	 St: c03aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3335080----T:  3337685 	 St: c03f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3337685----T:  3340290 	 St: c041c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3340290----T:  3342895 	 St: c03a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3342895----T:  3345500 	 St: c043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3345500----T:  3348105 	 St: c0394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3348105----T:  3350710 	 St: c0439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3350710----T:  3353315 	 St: c043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3353315----T:  3355920 	 St: c098b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3355920----T:  3358525 	 St: c09af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3358525----T:  3361130 	 St: c0401000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3361130----T:  3363735 	 St: c0499000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3363735----T:  3366340 	 St: c096e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3366340----T:  3368945 	 St: c08c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3368945----T:  3371550 	 St: c0947000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3371550----T:  3374155 	 St: c096a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3374155----T:  3376760 	 St: c08c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3376760----T:  3379365 	 St: c043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3379365----T:  3381970 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3381970----T:  3384575 	 St: c091b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3384575----T:  3387180 	 St: c097f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3387180----T:  3389785 	 St: c041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3389785----T:  3392390 	 St: c03ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3392390----T:  3394995 	 St: c099d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3394995----T:  3397600 	 St: c0922000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3397600----T:  3400205 	 St: c09b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3400205----T:  3402810 	 St: c0940000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3402810----T:  3405415 	 St: c0996000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3405415----T:  3408020 	 St: c099f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3408020----T:  3410625 	 St: c0965000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3410625----T:  3413230 	 St: c0913000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3413230----T:  3415835 	 St: c093c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3415835----T:  3418440 	 St: c09a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3418440----T:  3421045 	 St: c092d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3421045----T:  3423650 	 St: c091e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3423650----T:  3426255 	 St: c0921000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3426255----T:  3428860 	 St: c08ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3428860----T:  3431465 	 St: c097b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3431465----T:  3434070 	 St: c08e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3434070----T:  3436675 	 St: c092c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3436675----T:  3439280 	 St: c0969000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3439280----T:  3441885 	 St: c094e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3441885----T:  3444490 	 St: c08ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3444490----T:  3447095 	 St: c03af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3447095----T:  3449700 	 St: c0340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3449700----T:  3452305 	 St: c0967000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3452305----T:  3454910 	 St: c093e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3454910----T:  3457515 	 St: c0956000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3457515----T:  3460120 	 St: c09a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3460120----T:  3462725 	 St: c0977000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3462725----T:  3465330 	 St: c0945000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3465330----T:  3467935 	 St: c092b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3467935----T:  3470540 	 St: c0950000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3470540----T:  3473145 	 St: c0982000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3473145----T:  3475750 	 St: c08c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3475750----T:  3478355 	 St: c08ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3478355----T:  3480960 	 St: c0989000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3480960----T:  3483565 	 St: c0915000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3483565----T:  3486170 	 St: c099b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3486170----T:  3488775 	 St: c0932000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3488775----T:  3491380 	 St: c09b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3491380----T:  3493985 	 St: c092e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3493985----T:  3496590 	 St: c09a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3497124----T:  3499729 	 St: c008f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3499729----T:  3502334 	 St: c0066000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3502334----T:  3504939 	 St: c0095000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3504939----T:  3507544 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3507544----T:  3510149 	 St: c0082000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3510149----T:  3512754 	 St: c0061000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3512754----T:  3515359 	 St: c0086000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3515359----T:  3517964 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3517964----T:  3520569 	 St: c008b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3520569----T:  3523174 	 St: c0063000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3523174----T:  3525779 	 St: c009c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3525779----T:  3528384 	 St: c01af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3528384----T:  3530989 	 St: c0088000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3530989----T:  3533594 	 St: c0062000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3533594----T:  3536199 	 St: c009f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3536199----T:  3538804 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3538804----T:  3541409 	 St: c0098000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3541409----T:  3544014 	 St: c0183000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3544014----T:  3546619 	 St: c0081000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3546619----T:  3549224 	 St: c00b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3549224----T:  3551829 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3551829----T:  3554434 	 St: c00a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3554434----T:  3557039 	 St: c012f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3557039----T:  3559644 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3559644----T:  3562249 	 St: c0093000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3562249----T:  3564854 	 St: c01ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3564854----T:  3567459 	 St: c00a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3567459----T:  3570064 	 St: c00a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3570064----T:  3572669 	 St: c0127000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3572669----T:  3575274 	 St: c00b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3575274----T:  3577879 	 St: c0116000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3577879----T:  3580484 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3580484----T:  3583089 	 St: c0193000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3583089----T:  3585694 	 St: c00ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3585694----T:  3588299 	 St: c01ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3588299----T:  3590904 	 St: c00c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3590904----T:  3593509 	 St: c0007000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3593509----T:  3596114 	 St: c00cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3596114----T:  3598719 	 St: c011f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3598719----T:  3601324 	 St: c00de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3601324----T:  3603929 	 St: c00b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3603929----T:  3606534 	 St: c00ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3606534----T:  3609139 	 St: c016d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3609139----T:  3611744 	 St: c00d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3611744----T:  3614349 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3614349----T:  3616954 	 St: c00e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3616954----T:  3619559 	 St: c00e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3619559----T:  3622164 	 St: c012d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3622164----T:  3624769 	 St: c00e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3624769----T:  3627374 	 St: c018d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3627374----T:  3629979 	 St: c049b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3629979----T:  3632584 	 St: c04cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3632584----T:  3635189 	 St: c056a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3635189----T:  3637794 	 St: c0549000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3637794----T:  3640399 	 St: c046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3640399----T:  3643004 	 St: c0481000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3643004----T:  3645609 	 St: c0476000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3645609----T:  3648214 	 St: c0449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3648214----T:  3650819 	 St: c0323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3650819----T:  3653424 	 St: c0464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3653424----T:  3656029 	 St: c0497000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3656029----T:  3658634 	 St: c045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3658634----T:  3661239 	 St: c0387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3661239----T:  3663844 	 St: c08d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3663844----T:  3666449 	 St: c049f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3666449----T:  3669054 	 St: c02e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3669054----T:  3671659 	 St: c048b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3671659----T:  3674264 	 St: c0446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3674264----T:  3676869 	 St: c0327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3676869----T:  3679474 	 St: c0441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3679474----T:  3682079 	 St: c0398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3682079----T:  3684684 	 St: c04bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3684684----T:  3687289 	 St: c04ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3687289----T:  3689894 	 St: c044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3689894----T:  3692499 	 St: c0456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3692499----T:  3695104 	 St: c047b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3695104----T:  3697709 	 St: c03d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3697709----T:  3700314 	 St: c04a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3700314----T:  3702919 	 St: c04ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3702919----T:  3705524 	 St: c04da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3705524----T:  3708129 	 St: c0605000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3708129----T:  3710734 	 St: c04d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3710734----T:  3713339 	 St: c04f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3713339----T:  3715944 	 St: c04ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3715944----T:  3718549 	 St: c05c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3718549----T:  3721154 	 St: c0503000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3721154----T:  3723759 	 St: c0598000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3723759----T:  3726364 	 St: c0525000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3726364----T:  3728969 	 St: c06a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3728969----T:  3731574 	 St: c055d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3731574----T:  3734179 	 St: c05ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3734179----T:  3736784 	 St: c058d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3736784----T:  3739389 	 St: c06b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3739389----T:  3741994 	 St: c0536000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3741994----T:  3744599 	 St: c0565000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3744599----T:  3747204 	 St: c0537000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3747204----T:  3749809 	 St: c0577000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3749809----T:  3752414 	 St: c05c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3752414----T:  3755019 	 St: c0579000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3755019----T:  3757624 	 St: c0591000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3757624----T:  3760229 	 St: c04ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3760229----T:  3762834 	 St: c0665000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3762834----T:  3765439 	 St: c0912000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3765439----T:  3768044 	 St: c0916000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3768044----T:  3770649 	 St: c0959000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3770649----T:  3773254 	 St: c090b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3773254----T:  3775859 	 St: c09aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3775859----T:  3778464 	 St: c0957000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3778464----T:  3781069 	 St: c093b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3781069----T:  3783674 	 St: c08f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3783674----T:  3786279 	 St: c0938000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3786279----T:  3788884 	 St: c0987000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3789447----T:  3792052 	 St: c00fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3792052----T:  3794657 	 St: c0107000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3794657----T:  3797262 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3797262----T:  3799867 	 St: c0117000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3799867----T:  3802472 	 St: c00cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3802472----T:  3805077 	 St: c0102000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3805077----T:  3807682 	 St: c0106000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3807682----T:  3810287 	 St: c00fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3810287----T:  3812892 	 St: c0134000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3812892----T:  3815497 	 St: c0135000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3815497----T:  3818102 	 St: c007a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3818102----T:  3820707 	 St: c0112000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3820707----T:  3823312 	 St: c00a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3823312----T:  3825917 	 St: c0118000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3825917----T:  3828522 	 St: c0141000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3828522----T:  3831127 	 St: c0142000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3831127----T:  3833732 	 St: c0163000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3833732----T:  3836337 	 St: c00ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3836337----T:  3838942 	 St: c0125000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3838942----T:  3841547 	 St: c011e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3841547----T:  3844152 	 St: c00b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3844152----T:  3846757 	 St: c013f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3846757----T:  3849362 	 St: c00c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3849362----T:  3851967 	 St: c015b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3851967----T:  3854572 	 St: c0137000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3854572----T:  3857177 	 St: c0126000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3857177----T:  3859782 	 St: c012a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3859782----T:  3862387 	 St: c0140000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3862387----T:  3864992 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3864992----T:  3867597 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3867597----T:  3870202 	 St: c0147000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3870202----T:  3872807 	 St: c0138000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3872807----T:  3875412 	 St: c0157000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3875412----T:  3878017 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3878017----T:  3880622 	 St: c0165000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3880622----T:  3883227 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3883227----T:  3885832 	 St: c016a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3885832----T:  3888437 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3888437----T:  3891042 	 St: c0167000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3891042----T:  3893647 	 St: c05dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3893647----T:  3896252 	 St: c052e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3896252----T:  3898857 	 St: c05f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3898857----T:  3901462 	 St: c05c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3901462----T:  3904067 	 St: c0611000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3904067----T:  3906672 	 St: c04e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3906672----T:  3909277 	 St: c068e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3909277----T:  3911882 	 St: c059a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3911882----T:  3914487 	 St: c0674000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3914487----T:  3917092 	 St: c060c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3917092----T:  3919697 	 St: c06a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3919697----T:  3922302 	 St: c0597000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3922302----T:  3924907 	 St: c0712000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3924907----T:  3927512 	 St: c082a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3927512----T:  3930117 	 St: c070a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3930117----T:  3932722 	 St: c06d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3932722----T:  3935327 	 St: c06fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3935327----T:  3937932 	 St: c08ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3937932----T:  3940537 	 St: c05b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3940537----T:  3943142 	 St: c0592000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3943142----T:  3945747 	 St: c05d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3945747----T:  3948352 	 St: c0593000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3948352----T:  3950957 	 St: c0607000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3950957----T:  3953562 	 St: c0559000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3953562----T:  3956167 	 St: c0608000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3956167----T:  3958772 	 St: c05c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3958772----T:  3961377 	 St: c0639000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3961377----T:  3963982 	 St: c05d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3963982----T:  3966587 	 St: c054b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3966587----T:  3969192 	 St: c05bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3969192----T:  3971797 	 St: c04c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3971797----T:  3974402 	 St: c065d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3974402----T:  3977007 	 St: c05e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3977007----T:  3979612 	 St: c0661000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3979612----T:  3982217 	 St: c0616000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3982217----T:  3984822 	 St: c05f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3984822----T:  3987427 	 St: c055a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3987427----T:  3990032 	 St: c0609000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3990032----T:  3992637 	 St: c0694000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3992637----T:  3995242 	 St: c0685000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3995242----T:  3997847 	 St: c04d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3997847----T:  4000452 	 St: c0687000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4000452----T:  4003057 	 St: c0691000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4003057----T:  4005662 	 St: c06ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4005662----T:  4008267 	 St: c07be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4008267----T:  4010872 	 St: c0632000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4010872----T:  4013477 	 St: c06a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4013477----T:  4016082 	 St: c061c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4016082----T:  4018687 	 St: c0699000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4018687----T:  4021292 	 St: c067e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4021292----T:  4023897 	 St: c068d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4023897----T:  4026502 	 St: c06d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4026502----T:  4029107 	 St: c0705000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4029107----T:  4031712 	 St: c0635000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4031712----T:  4034317 	 St: c0663000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4034317----T:  4036922 	 St: c0681000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4036922----T:  4039527 	 St: c0651000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4039527----T:  4042132 	 St: c08f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4042132----T:  4044737 	 St: c0696000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4044737----T:  4047342 	 St: c04c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4047342----T:  4049947 	 St: c06c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4049947----T:  4052552 	 St: c08bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4052552----T:  4055157 	 St: c06f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4055157----T:  4057762 	 St: c0789000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4057762----T:  4060367 	 St: c06ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4060367----T:  4062972 	 St: c06f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4062972----T:  4065577 	 St: c093a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4065577----T:  4068182 	 St: c092a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4068794----T:  4071399 	 St: c0179000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4071399----T:  4074004 	 St: c01a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4074004----T:  4076609 	 St: c002f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4076609----T:  4079214 	 St: c0191000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4079214----T:  4081819 	 St: c017b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4081819----T:  4084424 	 St: c0115000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4084424----T:  4087029 	 St: c0182000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4087029----T:  4089634 	 St: c018c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4089634----T:  4092239 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4092239----T:  4094844 	 St: c0199000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4094844----T:  4097449 	 St: c0173000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4097449----T:  4100054 	 St: c007c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4100054----T:  4102659 	 St: c019f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4102659----T:  4105264 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4105264----T:  4107869 	 St: c01a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4107869----T:  4110474 	 St: c01aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4110474----T:  4113079 	 St: c019e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4113079----T:  4115684 	 St: c01b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4115684----T:  4118289 	 St: c01b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4118289----T:  4120894 	 St: c00fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4120894----T:  4123499 	 St: c01b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4123499----T:  4126104 	 St: c01a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4126104----T:  4128709 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4128709----T:  4131314 	 St: c01cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4131314----T:  4133919 	 St: c0071000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4133919----T:  4136524 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4136524----T:  4139129 	 St: c01d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4139129----T:  4141734 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4141734----T:  4144339 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4144339----T:  4146944 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4146944----T:  4149549 	 St: c0049000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4149549----T:  4152154 	 St: c01f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4152154----T:  4154759 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4154759----T:  4157364 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4157364----T:  4159969 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4159969----T:  4162574 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4162574----T:  4165179 	 St: c0718000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4165179----T:  4167784 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4167784----T:  4170389 	 St: c0075000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4170389----T:  4172994 	 St: c07a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4172994----T:  4175599 	 St: c0767000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4175599----T:  4178204 	 St: c0768000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4178204----T:  4180809 	 St: c070f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4180809----T:  4183414 	 St: c07d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4183414----T:  4186019 	 St: c0836000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4186019----T:  4188624 	 St: c0822000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4188624----T:  4191229 	 St: c07aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4191229----T:  4193834 	 St: c0831000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4193834----T:  4196439 	 St: c073e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4196439----T:  4199044 	 St: c0898000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4199044----T:  4201649 	 St: c0724000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4201649----T:  4204254 	 St: c072d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4204254----T:  4206859 	 St: c07a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4206859----T:  4209464 	 St: c0841000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4209464----T:  4212069 	 St: c0775000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4212069----T:  4214674 	 St: c08ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4214674----T:  4217279 	 St: c0732000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4217279----T:  4219884 	 St: c0721000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4219884----T:  4222489 	 St: c0749000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4222489----T:  4225094 	 St: c08bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4225094----T:  4227699 	 St: c078e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4227699----T:  4230304 	 St: c08be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4230304----T:  4232909 	 St: c071a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4232909----T:  4235514 	 St: c0783000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4235514----T:  4238119 	 St: c079f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4238119----T:  4240724 	 St: c085b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4240724----T:  4243329 	 St: c07ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4243329----T:  4245934 	 St: c0827000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4245934----T:  4248539 	 St: c07bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4248539----T:  4251144 	 St: c087f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4251144----T:  4253749 	 St: c07c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4253749----T:  4256354 	 St: c07eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4256354----T:  4258959 	 St: c07e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4258959----T:  4261564 	 St: c074c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4261564----T:  4264169 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4264169----T:  4266774 	 St: c083e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4266774----T:  4269379 	 St: c07a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4269379----T:  4271984 	 St: c070e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4271984----T:  4274589 	 St: c0858000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4274589----T:  4277194 	 St: c07f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4277194----T:  4279799 	 St: c0830000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4279799----T:  4282404 	 St: c087d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4282404----T:  4285009 	 St: c0853000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4285009----T:  4287614 	 St: c08b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4287614----T:  4290219 	 St: c0849000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4290219----T:  4292824 	 St: c083c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4292824----T:  4295429 	 St: c0826000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4295429----T:  4298034 	 St: c084c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4298034----T:  4300639 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4300639----T:  4303244 	 St: c082d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4303244----T:  4305849 	 St: c08a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4305849----T:  4308454 	 St: c081b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4308454----T:  4311059 	 St: c0837000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4311059----T:  4313664 	 St: c0864000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4313664----T:  4316269 	 St: c088f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4316269----T:  4318874 	 St: c06fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4318874----T:  4321479 	 St: c0865000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4321479----T:  4324084 	 St: c06c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4324084----T:  4326689 	 St: c0876000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4327091----T:  4329696 	 St: c01f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4329696----T:  4332301 	 St: c01fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4332301----T:  4334906 	 St: c00ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4334906----T:  4337511 	 St: c08a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4337511----T:  4340116 	 St: c08a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4340116----T:  4342721 	 St: c06d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4342721----T:  4345326 	 St: c08b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4345326----T:  4347931 	 St: c07ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4570416----T:  4574428 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(2.708980)
F:  4574428----T:  4576963 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4576964----T:  4579499 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4801650----T:  7296318 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(1684.448364)
F:  4802190----T:  4804795 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4804795----T:  4807400 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4807400----T:  4810005 	 St: c000f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4810005----T:  4812610 	 St: c0002000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4812610----T:  4815215 	 St: c014d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4815215----T:  4817820 	 St: c0018000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4817820----T:  4820425 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4820425----T:  4823030 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4823030----T:  4825635 	 St: c0006000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4825635----T:  4828240 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4828240----T:  4830845 	 St: c018b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4830845----T:  4833450 	 St: c0004000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4833450----T:  4836055 	 St: c000e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4836055----T:  4838660 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4838660----T:  4841265 	 St: c001f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4841265----T:  4843870 	 St: c0016000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4843870----T:  4846475 	 St: c005b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4846475----T:  4849080 	 St: c0048000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4849080----T:  4851685 	 St: c0051000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4851685----T:  4854290 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4854290----T:  4856895 	 St: c018e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4856895----T:  4859500 	 St: c0027000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4859500----T:  4862105 	 St: c0026000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4862105----T:  4864710 	 St: c0052000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4864710----T:  4867315 	 St: c010a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4867315----T:  4869920 	 St: c0036000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4869920----T:  4872525 	 St: c0161000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4872525----T:  4875130 	 St: c001d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4875130----T:  4877735 	 St: c0042000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4877735----T:  4880340 	 St: c0047000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4880340----T:  4882945 	 St: c0053000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4882945----T:  4885550 	 St: c01a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4885550----T:  4888155 	 St: c0059000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4888155----T:  4890760 	 St: c010d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4890760----T:  4893365 	 St: c0060000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4893365----T:  4895970 	 St: c00be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4895970----T:  4898575 	 St: c002d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4898575----T:  4901180 	 St: c019b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4901180----T:  4903785 	 St: c0021000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4903785----T:  4906390 	 St: c00bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4906390----T:  4908995 	 St: c0058000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4908995----T:  4911600 	 St: c003b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4911600----T:  4914205 	 St: c0057000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4914205----T:  4916810 	 St: c00d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4916810----T:  4919415 	 St: c006b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4919415----T:  4922020 	 St: c003d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4922020----T:  4924625 	 St: c0046000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4924625----T:  4927230 	 St: c00d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4927230----T:  4929835 	 St: c006f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4929835----T:  4932440 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4932440----T:  4935045 	 St: c005f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4935045----T:  4937650 	 St: c0067000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4937650----T:  4940255 	 St: c0068000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4940255----T:  4942860 	 St: c01f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4942860----T:  4945465 	 St: c006e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4945465----T:  4948070 	 St: c017d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4948070----T:  4950675 	 St: c005d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4950675----T:  4953280 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4953280----T:  4955885 	 St: c030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4955885----T:  4958490 	 St: c02d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4958490----T:  4961095 	 St: c02f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4961095----T:  4963700 	 St: c034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4963700----T:  4966305 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4966305----T:  4968910 	 St: c02c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4968910----T:  4971515 	 St: c02ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4971515----T:  4974120 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4974120----T:  4976725 	 St: c02d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4976725----T:  4979330 	 St: c046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4979330----T:  4981935 	 St: c030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4981935----T:  4984540 	 St: c02d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4984540----T:  4987145 	 St: c0486000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4987145----T:  4989750 	 St: c02c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4989750----T:  4992355 	 St: c0379000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4992355----T:  4994960 	 St: c02d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4994960----T:  4997565 	 St: c0423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4997565----T:  5000170 	 St: c02e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5000170----T:  5002775 	 St: c0489000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5002775----T:  5005380 	 St: c02e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5005380----T:  5007985 	 St: c044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5007985----T:  5010590 	 St: c02da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5010590----T:  5013195 	 St: c0365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5013195----T:  5015800 	 St: c0430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5015800----T:  5018405 	 St: c02e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5018405----T:  5021010 	 St: c0357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5021010----T:  5023615 	 St: c02e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5023615----T:  5026220 	 St: c039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5026220----T:  5028825 	 St: c02e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5028825----T:  5031430 	 St: c03cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5031430----T:  5034035 	 St: c032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5034035----T:  5036640 	 St: c039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5036640----T:  5039245 	 St: c0349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5039245----T:  5041850 	 St: c034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5041850----T:  5044455 	 St: c039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5044455----T:  5047060 	 St: c02eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5047060----T:  5049665 	 St: c03b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5049665----T:  5052270 	 St: c03e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5052270----T:  5054875 	 St: c033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5054875----T:  5057480 	 St: c03db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5057480----T:  5060085 	 St: c0369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5060085----T:  5062690 	 St: c03c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5062690----T:  5065295 	 St: c038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5065295----T:  5067900 	 St: c03c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5067900----T:  5070505 	 St: c032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5070505----T:  5073110 	 St: c03cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5073110----T:  5075715 	 St: c036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5075715----T:  5078320 	 St: c034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5078320----T:  5080925 	 St: c03bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5080925----T:  5083530 	 St: c03a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5083530----T:  5086135 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5086135----T:  5088740 	 St: c038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5088740----T:  5091345 	 St: c0382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5091345----T:  5093950 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5093950----T:  5096555 	 St: c0322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5096555----T:  5099160 	 St: c0364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5099160----T:  5101765 	 St: c0370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5101765----T:  5104370 	 St: c034c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5104370----T:  5106975 	 St: c0390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5106975----T:  5109580 	 St: c0492000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5109580----T:  5112185 	 St: c032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5112185----T:  5114790 	 St: c0377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5114790----T:  5117395 	 St: c03ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5117395----T:  5120000 	 St: c0458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5120000----T:  5122605 	 St: c0316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5122605----T:  5125210 	 St: c040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5125210----T:  5127815 	 St: c033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5127815----T:  5130420 	 St: c03a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5130420----T:  5133025 	 St: c0421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5133025----T:  5135630 	 St: c0376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5135630----T:  5138235 	 St: c0395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5138235----T:  5140840 	 St: c03a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5140840----T:  5143445 	 St: c0315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5143445----T:  5146050 	 St: c038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5146050----T:  5148655 	 St: c0391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5148655----T:  5151260 	 St: c032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5151260----T:  5153865 	 St: c042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5153865----T:  5156470 	 St: c037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5156470----T:  5159075 	 St: c03f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5159075----T:  5161680 	 St: c0359000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5161680----T:  5164285 	 St: c049d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5164285----T:  5166890 	 St: c037b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5166890----T:  5169495 	 St: c0384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5169495----T:  5172100 	 St: c047c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5172100----T:  5174705 	 St: c03ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5174705----T:  5177310 	 St: c03b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5177310----T:  5179915 	 St: c03c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5179915----T:  5182520 	 St: c03ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5182520----T:  5185125 	 St: c0400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5185125----T:  5187730 	 St: c03f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5187730----T:  5190335 	 St: c02d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5190335----T:  5192940 	 St: c0409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5192940----T:  5195545 	 St: c04af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5195545----T:  5198150 	 St: c03be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5198150----T:  5200755 	 St: c03bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5200755----T:  5203360 	 St: c03e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5203360----T:  5205965 	 St: c03d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5205965----T:  5208570 	 St: c0487000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5208570----T:  5211175 	 St: c02c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5211175----T:  5213780 	 St: c0309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5213780----T:  5216385 	 St: c046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5216385----T:  5218990 	 St: c0307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5218990----T:  5221595 	 St: c0306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5221595----T:  5224200 	 St: c0305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5224200----T:  5226805 	 St: c02cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5226805----T:  5229410 	 St: c02ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5229410----T:  5232015 	 St: c0348000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5232015----T:  5234620 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5234620----T:  5237225 	 St: c02cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5237225----T:  5239830 	 St: c0313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5239830----T:  5242435 	 St: c02ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5242435----T:  5245040 	 St: c02ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5245040----T:  5247645 	 St: c04ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5247645----T:  5250250 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5250250----T:  5252855 	 St: c04ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5252855----T:  5255460 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5255460----T:  5258065 	 St: c0326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5258065----T:  5260670 	 St: c0301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5260670----T:  5263275 	 St: c031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5263275----T:  5265880 	 St: c040c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5265880----T:  5268485 	 St: c031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5268485----T:  5271090 	 St: c03fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5271090----T:  5273695 	 St: c0303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5273695----T:  5276300 	 St: c03d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5276300----T:  5278905 	 St: c02de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5278905----T:  5281510 	 St: c0399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5281510----T:  5284115 	 St: c039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5284115----T:  5286720 	 St: c03b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5286720----T:  5289325 	 St: c04bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5289325----T:  5291930 	 St: c03b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5291930----T:  5294535 	 St: c03b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5294535----T:  5297140 	 St: c0381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5297140----T:  5299745 	 St: c0337000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5299745----T:  5302350 	 St: c0318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5302350----T:  5304955 	 St: c0332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5304955----T:  5307560 	 St: c03b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5307560----T:  5310165 	 St: c03c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5310165----T:  5312770 	 St: c031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5312770----T:  5315375 	 St: c0389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5315375----T:  5317980 	 St: c0388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5317980----T:  5320585 	 St: c03e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5320585----T:  5323190 	 St: c02ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5323190----T:  5325795 	 St: c0325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5325795----T:  5328400 	 St: c03ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5328400----T:  5331005 	 St: c03c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5331005----T:  5333610 	 St: c03cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5333610----T:  5336215 	 St: c0404000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5336215----T:  5338820 	 St: c0402000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5338820----T:  5341425 	 St: c0403000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5341425----T:  5344030 	 St: c03fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5344030----T:  5346635 	 St: c0393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5346635----T:  5349240 	 St: c040f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5349240----T:  5351845 	 St: c03de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5351845----T:  5354450 	 St: c03df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5354450----T:  5357055 	 St: c03f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5357055----T:  5359660 	 St: c036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5359660----T:  5362265 	 St: c03f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5362265----T:  5364870 	 St: c037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5364870----T:  5367475 	 St: c03f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5367475----T:  5370080 	 St: c040e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5370080----T:  5372685 	 St: c03d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5372685----T:  5375290 	 St: c04b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5375290----T:  5377895 	 St: c02f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5377895----T:  5380500 	 St: c04b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5381033----T:  5383638 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5383638----T:  5386243 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5386243----T:  5388848 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5388848----T:  5391453 	 St: c0079000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5391453----T:  5394058 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5394058----T:  5396663 	 St: c0091000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5396663----T:  5399268 	 St: c009b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5399268----T:  5401873 	 St: c008e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5401873----T:  5404478 	 St: c00db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5404478----T:  5407083 	 St: c008d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5407083----T:  5409688 	 St: c0104000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5409688----T:  5412293 	 St: c0094000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5412293----T:  5414898 	 St: c0096000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5414898----T:  5417503 	 St: c0122000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5417503----T:  5420108 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5420108----T:  5422713 	 St: c00a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5422713----T:  5425318 	 St: c00a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5425318----T:  5427923 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5427923----T:  5430528 	 St: c0087000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5430528----T:  5433133 	 St: c0076000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5433133----T:  5435738 	 St: c00b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5435738----T:  5438343 	 St: c009d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5438343----T:  5440948 	 St: c00a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5440948----T:  5443553 	 St: c00c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5443553----T:  5446158 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5446158----T:  5448763 	 St: c00b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5448763----T:  5451368 	 St: c00af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5451368----T:  5453973 	 St: c00c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5453973----T:  5456578 	 St: c0092000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5456578----T:  5459183 	 St: c00df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5459183----T:  5461788 	 St: c015d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5461788----T:  5464393 	 St: c00ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5464393----T:  5466998 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5466998----T:  5469603 	 St: c00d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5469603----T:  5472208 	 St: c00d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5472208----T:  5474813 	 St: c00bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5474813----T:  5477418 	 St: c00c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5477418----T:  5480023 	 St: c0156000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5480023----T:  5482628 	 St: c00d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5482628----T:  5485233 	 St: c00da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5485233----T:  5487838 	 St: c00d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5487838----T:  5490443 	 St: c00c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5490443----T:  5493048 	 St: c019c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5493048----T:  5495653 	 St: c00dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5495653----T:  5498258 	 St: c00b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5498258----T:  5500863 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5500863----T:  5503468 	 St: c00b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5503468----T:  5506073 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5506073----T:  5508678 	 St: c00c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5508678----T:  5511283 	 St: c00ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5511283----T:  5513888 	 St: c00bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5513888----T:  5516493 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5516493----T:  5519098 	 St: c00c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5519098----T:  5521703 	 St: c00d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5521703----T:  5524308 	 St: c00c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5524308----T:  5526913 	 St: c00dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5526913----T:  5529518 	 St: c042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5529518----T:  5532123 	 St: c03ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5532123----T:  5534728 	 St: c041f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5534728----T:  5537333 	 St: c041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5537333----T:  5539938 	 St: c0438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5539938----T:  5542543 	 St: c0470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5542543----T:  5545148 	 St: c0431000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5545148----T:  5547753 	 St: c0429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5547753----T:  5550358 	 St: c0437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5550358----T:  5552963 	 St: c0418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5552963----T:  5555568 	 St: c0482000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5555568----T:  5558173 	 St: c041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5558173----T:  5560778 	 St: c04bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5560778----T:  5563383 	 St: c0462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5563383----T:  5565988 	 St: c0445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5565988----T:  5568593 	 St: c02c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5568593----T:  5571198 	 St: c0452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5571198----T:  5573803 	 St: c044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5573803----T:  5576408 	 St: c0440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5576408----T:  5579013 	 St: c0436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5579013----T:  5581618 	 St: c0435000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5581618----T:  5584223 	 St: c0463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5584223----T:  5586828 	 St: c049c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5586828----T:  5589433 	 St: c048f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5589433----T:  5592038 	 St: c0477000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5592038----T:  5594643 	 St: c049e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5594643----T:  5597248 	 St: c047a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5597248----T:  5599853 	 St: c0490000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5599853----T:  5602458 	 St: c0414000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5602458----T:  5605063 	 St: c0465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5605063----T:  5607668 	 St: c035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5607668----T:  5610273 	 St: c04cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5610273----T:  5612878 	 St: c05f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5612878----T:  5615483 	 St: c0496000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5615483----T:  5618088 	 St: c048c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5618088----T:  5620693 	 St: c04ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5620693----T:  5623298 	 St: c05e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5623298----T:  5625903 	 St: c0491000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5625903----T:  5628508 	 St: c0543000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5628508----T:  5631113 	 St: c058e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5631113----T:  5633718 	 St: c04b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5633718----T:  5636323 	 St: c0545000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5636323----T:  5638928 	 St: c061b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5638928----T:  5641533 	 St: c04fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5641533----T:  5644138 	 St: c0535000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5644138----T:  5646743 	 St: c04f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5646743----T:  5649348 	 St: c0531000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5649348----T:  5651953 	 St: c0544000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5651953----T:  5654558 	 St: c0676000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5654558----T:  5657163 	 St: c0500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5657163----T:  5659768 	 St: c050d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5659768----T:  5662373 	 St: c04fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5662373----T:  5664978 	 St: c04e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5664978----T:  5667583 	 St: c0538000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5667583----T:  5670188 	 St: c052b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5670188----T:  5672793 	 St: c04c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5672793----T:  5675398 	 St: c04dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5675398----T:  5678003 	 St: c055c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5678003----T:  5680608 	 St: c04ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5680608----T:  5683213 	 St: c0528000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5683213----T:  5685818 	 St: c04e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5685818----T:  5688423 	 St: c0526000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5688423----T:  5691028 	 St: c068f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5691028----T:  5693633 	 St: c0527000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5693633----T:  5696238 	 St: c04f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5696238----T:  5698843 	 St: c052a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5698843----T:  5701448 	 St: c0640000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5701448----T:  5704053 	 St: c0524000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5704053----T:  5706658 	 St: c05b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5706658----T:  5709263 	 St: c0566000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5709263----T:  5711868 	 St: c059c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5711868----T:  5714473 	 St: c0451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5714473----T:  5717078 	 St: c0422000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5717078----T:  5719683 	 St: c0450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5719683----T:  5722288 	 St: c035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5722288----T:  5724893 	 St: c045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5724893----T:  5727498 	 St: c0397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5727498----T:  5730103 	 St: c0460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5730103----T:  5732708 	 St: c03d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5732708----T:  5735313 	 St: c042d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5735313----T:  5737918 	 St: c042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5737918----T:  5740523 	 St: c0432000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5740523----T:  5743128 	 St: c032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5743128----T:  5745733 	 St: c0434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5745733----T:  5748338 	 St: c040a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5748338----T:  5750943 	 St: c0474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5750943----T:  5753548 	 St: c0493000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5753548----T:  5756153 	 St: c0553000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5756153----T:  5758758 	 St: c053c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5758758----T:  5761363 	 St: c0554000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5761363----T:  5763968 	 St: c0533000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5763968----T:  5766573 	 St: c0469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5766573----T:  5769178 	 St: c047d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5769178----T:  5771783 	 St: c047e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5771783----T:  5774388 	 St: c047f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5774388----T:  5776993 	 St: c0484000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5776993----T:  5779598 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5779598----T:  5782203 	 St: c0483000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5782203----T:  5784808 	 St: c04e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5784808----T:  5787413 	 St: c04f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5787413----T:  5790018 	 St: c04b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5790018----T:  5792623 	 St: c0505000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5792623----T:  5795228 	 St: c053b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5795228----T:  5797833 	 St: c0506000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5797833----T:  5800438 	 St: c04e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5800438----T:  5803043 	 St: c04e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5803043----T:  5805648 	 St: c05ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5805648----T:  5808253 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5808253----T:  5810858 	 St: c058a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5810858----T:  5813463 	 St: c050b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5813463----T:  5816068 	 St: c050c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5816068----T:  5818673 	 St: c057c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5818673----T:  5821278 	 St: c0479000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5821278----T:  5823883 	 St: c055f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5823883----T:  5826488 	 St: c069b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5826488----T:  5829093 	 St: c04c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5829093----T:  5831698 	 St: c0675000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5831698----T:  5834303 	 St: c0547000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5834303----T:  5836908 	 St: c069e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5836908----T:  5839513 	 St: c0532000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5839513----T:  5842118 	 St: c05fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5842118----T:  5844723 	 St: c04f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5844723----T:  5847328 	 St: c0512000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5847328----T:  5849933 	 St: c04f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5849933----T:  5852538 	 St: c0576000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5852538----T:  5855143 	 St: c0510000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5855143----T:  5857748 	 St: c0517000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5857748----T:  5860353 	 St: c0511000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5860353----T:  5862958 	 St: c054a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5862958----T:  5865563 	 St: c0594000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5865563----T:  5868168 	 St: c0551000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5868168----T:  5870773 	 St: c0550000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5870773----T:  5873378 	 St: c053a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5873378----T:  5875983 	 St: c04e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5875983----T:  5878588 	 St: c0558000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5878588----T:  5881193 	 St: c0655000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5881193----T:  5883798 	 St: c04d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5883798----T:  5886403 	 St: c0588000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5886403----T:  5889008 	 St: c04d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5889008----T:  5891613 	 St: c0557000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5891613----T:  5894218 	 St: c050e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5894218----T:  5896823 	 St: c0575000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5896823----T:  5899428 	 St: c04c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5899428----T:  5902033 	 St: c04d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5902033----T:  5904638 	 St: c04fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5904638----T:  5907243 	 St: c0540000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5907243----T:  5909848 	 St: c0513000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5909848----T:  5912453 	 St: c05f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5912453----T:  5915058 	 St: c053e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5915058----T:  5917663 	 St: c0692000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5917663----T:  5920268 	 St: c0518000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5920268----T:  5922873 	 St: c059b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5922873----T:  5925478 	 St: c0555000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5925478----T:  5928083 	 St: c0621000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5928619----T:  5931224 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5931224----T:  5933829 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5933829----T:  5936434 	 St: c00ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5936434----T:  5939039 	 St: c00f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5939039----T:  5941644 	 St: c01fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5941644----T:  5944249 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5944249----T:  5946854 	 St: c00f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5946854----T:  5949459 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5949459----T:  5952064 	 St: c00f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5952064----T:  5954669 	 St: c00e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5954669----T:  5957274 	 St: c00ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5957274----T:  5959879 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5959879----T:  5962484 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5962484----T:  5965089 	 St: c00ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5965089----T:  5967694 	 St: c00f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5967694----T:  5970299 	 St: c00f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5970299----T:  5972904 	 St: c010b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5972904----T:  5975509 	 St: c018a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5975509----T:  5978114 	 St: c010c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5978114----T:  5980719 	 St: c0114000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5980719----T:  5983324 	 St: c0119000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5983324----T:  5985929 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5985929----T:  5988534 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5988534----T:  5991139 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5991139----T:  5993744 	 St: c0133000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5993744----T:  5996349 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5996349----T:  5998954 	 St: c011c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5998954----T:  6001559 	 St: c0055000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6001559----T:  6004164 	 St: c0132000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6004164----T:  6006769 	 St: c0124000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6006769----T:  6009374 	 St: c012b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6009374----T:  6011979 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6011979----T:  6014584 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6014584----T:  6017189 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6017189----T:  6019794 	 St: c0108000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6019794----T:  6022399 	 St: c0101000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6022399----T:  6025004 	 St: c0121000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6025004----T:  6027609 	 St: c0131000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6027609----T:  6030214 	 St: c0139000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6030214----T:  6032819 	 St: c0143000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6032819----T:  6035424 	 St: c013d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6035424----T:  6038029 	 St: c014f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6038029----T:  6040634 	 St: c00e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6040634----T:  6043239 	 St: c0145000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6043239----T:  6045844 	 St: c0152000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6045844----T:  6048449 	 St: c017f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6048449----T:  6051054 	 St: c014a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6051054----T:  6053659 	 St: c0148000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6053659----T:  6056264 	 St: c0151000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6056264----T:  6058869 	 St: c012e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6058869----T:  6061474 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6061474----T:  6064079 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6064079----T:  6066684 	 St: c013e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6066684----T:  6069289 	 St: c0136000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6069289----T:  6071894 	 St: c01b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6071894----T:  6074499 	 St: c012c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6074499----T:  6077104 	 St: c013c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6077104----T:  6079709 	 St: c014b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6079709----T:  6082314 	 St: c014e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6082314----T:  6084919 	 St: c05b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6084919----T:  6087524 	 St: c05a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6087524----T:  6090129 	 St: c058b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6090129----T:  6092734 	 St: c0668000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6092734----T:  6095339 	 St: c05a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6095339----T:  6097944 	 St: c060b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6097944----T:  6100549 	 St: c0574000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6100549----T:  6103154 	 St: c0688000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6103154----T:  6105759 	 St: c0578000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6105759----T:  6108364 	 St: c06bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6108364----T:  6110969 	 St: c05b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6110969----T:  6113574 	 St: c05ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6113574----T:  6116179 	 St: c05b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6116179----T:  6118784 	 St: c0582000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6118784----T:  6121389 	 St: c05f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6121389----T:  6123994 	 St: c05c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6123994----T:  6126599 	 St: c0509000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6126599----T:  6129204 	 St: c05ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6129204----T:  6131809 	 St: c05be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6131809----T:  6134414 	 St: c05d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6134414----T:  6137019 	 St: c05d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6137019----T:  6139624 	 St: c0603000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6139624----T:  6142229 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6142229----T:  6144834 	 St: c0508000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6144834----T:  6147439 	 St: c05df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6147439----T:  6150044 	 St: c0556000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6150044----T:  6152649 	 St: c05e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6152649----T:  6155254 	 St: c04ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6155254----T:  6157859 	 St: c05e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6157859----T:  6160464 	 St: c05a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6160464----T:  6163069 	 St: c05d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6163069----T:  6165674 	 St: c060a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6165674----T:  6168279 	 St: c05e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6168279----T:  6170884 	 St: c063f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6170884----T:  6173489 	 St: c068b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6173489----T:  6176094 	 St: c0602000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6176094----T:  6178699 	 St: c051c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6178699----T:  6181304 	 St: c062f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6181304----T:  6183909 	 St: c054f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6183909----T:  6186514 	 St: c0630000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6186514----T:  6189119 	 St: c066e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6189119----T:  6191724 	 St: c0636000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6191724----T:  6194329 	 St: c052d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6194329----T:  6196934 	 St: c0650000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6196934----T:  6199539 	 St: c0638000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6199539----T:  6202144 	 St: c065e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6202144----T:  6204749 	 St: c064a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6204749----T:  6207354 	 St: c0646000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6207354----T:  6209959 	 St: c064e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6209959----T:  6212564 	 St: c0641000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6212564----T:  6215169 	 St: c04ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6215169----T:  6217774 	 St: c065f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6217774----T:  6220379 	 St: c0569000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6220379----T:  6222984 	 St: c066f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6222984----T:  6225589 	 St: c064d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6225589----T:  6228194 	 St: c069c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6228194----T:  6230799 	 St: c05cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6230799----T:  6233404 	 St: c05de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6233404----T:  6236009 	 St: c0686000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6236009----T:  6238614 	 St: c04ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6238614----T:  6241219 	 St: c0689000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6241219----T:  6243824 	 St: c0670000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6243824----T:  6246429 	 St: c0564000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6246429----T:  6249034 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6249034----T:  6251639 	 St: c0662000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6251639----T:  6254244 	 St: c062a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6254244----T:  6256849 	 St: c0682000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6256849----T:  6259454 	 St: c05ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6259454----T:  6262059 	 St: c0697000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6262059----T:  6264664 	 St: c067a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6264664----T:  6267269 	 St: c0667000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6267269----T:  6269874 	 St: c053f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6269874----T:  6272479 	 St: c0683000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6272479----T:  6275084 	 St: c066b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6275084----T:  6277689 	 St: c04c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6277689----T:  6280294 	 St: c057d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6280294----T:  6282899 	 St: c0585000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6282899----T:  6285504 	 St: c059e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6285504----T:  6288109 	 St: c05aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6288109----T:  6290714 	 St: c05a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6290714----T:  6293319 	 St: c05eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6293319----T:  6295924 	 St: c05b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6295924----T:  6298529 	 St: c064c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6298529----T:  6301134 	 St: c05ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6301134----T:  6303739 	 St: c0596000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6303739----T:  6306344 	 St: c0647000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6306344----T:  6308949 	 St: c056e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6308949----T:  6311554 	 St: c04db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6311554----T:  6314159 	 St: c05bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6314159----T:  6316764 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6316764----T:  6319369 	 St: c06b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6319369----T:  6321974 	 St: c0570000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6321974----T:  6324579 	 St: c0521000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6324579----T:  6327184 	 St: c057f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6327184----T:  6329789 	 St: c056b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6329789----T:  6332394 	 St: c05a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6332394----T:  6334999 	 St: c05e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6334999----T:  6337604 	 St: c05fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6337604----T:  6340209 	 St: c060e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6340209----T:  6342814 	 St: c060d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6342814----T:  6345419 	 St: c05c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6345419----T:  6348024 	 St: c04de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6348024----T:  6350629 	 St: c065a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6350629----T:  6353234 	 St: c065c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6353234----T:  6355839 	 St: c0622000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6355839----T:  6358444 	 St: c0617000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6358444----T:  6361049 	 St: c04d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6361049----T:  6363654 	 St: c0615000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6363654----T:  6366259 	 St: c0637000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6366259----T:  6368864 	 St: c0659000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6368864----T:  6371469 	 St: c0657000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6371469----T:  6374074 	 St: c062e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6374074----T:  6376679 	 St: c05a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6376679----T:  6379284 	 St: c0642000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6379284----T:  6381889 	 St: c05fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6381889----T:  6384494 	 St: c0619000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6384494----T:  6387099 	 St: c0652000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6387099----T:  6389704 	 St: c05d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6389704----T:  6392309 	 St: c0634000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6392309----T:  6394914 	 St: c05c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6394914----T:  6397519 	 St: c05c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6397519----T:  6400124 	 St: c0625000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6400124----T:  6402729 	 St: c0626000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6402729----T:  6405334 	 St: c0656000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6405334----T:  6407939 	 St: c066c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6407939----T:  6410544 	 St: c0628000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6410544----T:  6413149 	 St: c068a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6413149----T:  6415754 	 St: c0678000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6415754----T:  6418359 	 St: c05e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6418359----T:  6420964 	 St: c0679000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6420964----T:  6423569 	 St: c0643000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6423569----T:  6426174 	 St: c06ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6426174----T:  6428779 	 St: c06af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6428779----T:  6431384 	 St: c0690000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6431384----T:  6433989 	 St: c06b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6433989----T:  6436594 	 St: c05fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6436594----T:  6439199 	 St: c06b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6439199----T:  6441804 	 St: c069f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6441804----T:  6444409 	 St: c068c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6444409----T:  6447014 	 St: c069a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6447014----T:  6449619 	 St: c064b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6449619----T:  6452224 	 St: c0654000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6452224----T:  6454829 	 St: c06b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6454829----T:  6457434 	 St: c06b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6457434----T:  6460039 	 St: c06a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6460039----T:  6462644 	 St: c06b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6462644----T:  6465249 	 St: c067d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6465249----T:  6467854 	 St: c061e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6467854----T:  6470459 	 St: c0664000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6470459----T:  6473064 	 St: c0677000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6473064----T:  6475669 	 St: c06a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6475669----T:  6478274 	 St: c06ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6478274----T:  6480879 	 St: c0601000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6481402----T:  6484007 	 St: c0185000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6484007----T:  6486612 	 St: c015a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6486612----T:  6489217 	 St: c0153000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6489217----T:  6491822 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6491822----T:  6494427 	 St: c016c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6494427----T:  6497032 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6497032----T:  6499637 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6499637----T:  6502242 	 St: c0154000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6502242----T:  6504847 	 St: c016e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6504847----T:  6507452 	 St: c015e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6507452----T:  6510057 	 St: c0177000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6510057----T:  6512662 	 St: c017c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6512662----T:  6515267 	 St: c017a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6515267----T:  6517872 	 St: c016b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6517872----T:  6520477 	 St: c0186000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6520477----T:  6523082 	 St: c0197000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6523082----T:  6525687 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6525687----T:  6528292 	 St: c0175000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6528292----T:  6530897 	 St: c0174000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6530897----T:  6533502 	 St: c015f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6533502----T:  6536107 	 St: c019a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6536107----T:  6538712 	 St: c0198000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6538712----T:  6541317 	 St: c0178000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6541317----T:  6543922 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6543922----T:  6546527 	 St: c0196000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6546527----T:  6549132 	 St: c0192000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6549132----T:  6551737 	 St: c0184000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6551737----T:  6554342 	 St: c0189000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6554342----T:  6556947 	 St: c01ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6556947----T:  6559552 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6559552----T:  6562157 	 St: c0188000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6562157----T:  6564762 	 St: c01b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6564762----T:  6567367 	 St: c01ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6567367----T:  6569972 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6569972----T:  6572577 	 St: c0190000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6572577----T:  6575182 	 St: c018f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6575182----T:  6577787 	 St: c01a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6577787----T:  6580392 	 St: c0065000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6580392----T:  6582997 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6582997----T:  6585602 	 St: c01bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6585602----T:  6588207 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6588207----T:  6590812 	 St: c06e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6590812----T:  6593417 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6593417----T:  6596022 	 St: c06e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6596022----T:  6598627 	 St: c0784000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6598627----T:  6601232 	 St: c06c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6601232----T:  6603837 	 St: c07e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6603837----T:  6606442 	 St: c06e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6606442----T:  6609047 	 St: c0893000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6609047----T:  6611652 	 St: c06e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6611652----T:  6614257 	 St: c088c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6614257----T:  6616862 	 St: c0708000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6616862----T:  6619467 	 St: c083a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6619467----T:  6622072 	 St: c06da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6622072----T:  6624677 	 St: c07e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6624677----T:  6627282 	 St: c06d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6627282----T:  6629887 	 St: c0823000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6629887----T:  6632492 	 St: c0731000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6632492----T:  6635097 	 St: c07af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6635097----T:  6637702 	 St: c06e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6637702----T:  6640307 	 St: c074a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6640307----T:  6642912 	 St: c06f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6642912----T:  6645517 	 St: c072b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6645517----T:  6648122 	 St: c085d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6648122----T:  6650727 	 St: c0755000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6650727----T:  6653332 	 St: c06ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6653332----T:  6655937 	 St: c078f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6655937----T:  6658542 	 St: c073f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6658542----T:  6661147 	 St: c08a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6661147----T:  6663752 	 St: c0757000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6663752----T:  6666357 	 St: c0787000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6666357----T:  6668962 	 St: c06d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6668962----T:  6671567 	 St: c0813000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6671567----T:  6674172 	 St: c072c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6674172----T:  6676777 	 St: c0779000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6676777----T:  6679382 	 St: c0847000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6679382----T:  6681987 	 St: c06ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6681987----T:  6684592 	 St: c0828000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6684592----T:  6687197 	 St: c07a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6687197----T:  6689802 	 St: c07a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6689802----T:  6692407 	 St: c0733000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6692407----T:  6695012 	 St: c07dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6695012----T:  6697617 	 St: c071b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6697617----T:  6700222 	 St: c072e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6700222----T:  6702827 	 St: c0742000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6702827----T:  6705432 	 St: c079d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6705432----T:  6708037 	 St: c0791000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6708037----T:  6710642 	 St: c0727000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6710642----T:  6713247 	 St: c076b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6713247----T:  6715852 	 St: c07c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6715852----T:  6718457 	 St: c0741000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6718457----T:  6721062 	 St: c0790000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6721062----T:  6723667 	 St: c0795000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6723667----T:  6726272 	 St: c06c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6726272----T:  6728877 	 St: c079b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6728877----T:  6731482 	 St: c0763000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6731482----T:  6734087 	 St: c0798000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6734087----T:  6736692 	 St: c0774000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6736692----T:  6739297 	 St: c086a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6739297----T:  6741902 	 St: c0769000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6741902----T:  6744507 	 St: c079c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6744507----T:  6747112 	 St: c0897000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6747112----T:  6749717 	 St: c07da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6749717----T:  6752322 	 St: c078d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6752322----T:  6754927 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6754927----T:  6757532 	 St: c0793000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6757532----T:  6760137 	 St: c0792000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6760137----T:  6762742 	 St: c0762000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6762742----T:  6765347 	 St: c07db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6765347----T:  6767952 	 St: c0764000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6767952----T:  6770557 	 St: c07e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6770557----T:  6773162 	 St: c0748000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6773162----T:  6775767 	 St: c0786000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6775767----T:  6778372 	 St: c07b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6778372----T:  6780977 	 St: c089d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6780977----T:  6783582 	 St: c07b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6783582----T:  6786187 	 St: c088d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6786187----T:  6788792 	 St: c0715000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6788792----T:  6791397 	 St: c084d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6791397----T:  6794002 	 St: c07f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6794002----T:  6796607 	 St: c07f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6796607----T:  6799212 	 St: c076a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6799212----T:  6801817 	 St: c079a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6801817----T:  6804422 	 St: c07d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6804422----T:  6807027 	 St: c07c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6807027----T:  6809632 	 St: c0759000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6809632----T:  6812237 	 St: c076d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6812237----T:  6814842 	 St: c07b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6814842----T:  6817447 	 St: c06f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6817447----T:  6820052 	 St: c077c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6820052----T:  6822657 	 St: c07de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6822657----T:  6825262 	 St: c0765000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6825262----T:  6827867 	 St: c075d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6827867----T:  6830472 	 St: c07ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6830472----T:  6833077 	 St: c071c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6833077----T:  6835682 	 St: c077d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6835682----T:  6838287 	 St: c0891000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6838287----T:  6840892 	 St: c07fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6840892----T:  6843497 	 St: c082e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6843497----T:  6846102 	 St: c07d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6846102----T:  6848707 	 St: c071d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6848707----T:  6851312 	 St: c0766000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6851312----T:  6853917 	 St: c0777000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6853917----T:  6856522 	 St: c07bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6856522----T:  6859127 	 St: c07e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6859127----T:  6861732 	 St: c0720000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6861732----T:  6864337 	 St: c07fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6864337----T:  6866942 	 St: c0722000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6866942----T:  6869547 	 St: c07b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6869547----T:  6872152 	 St: c07e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6872152----T:  6874757 	 St: c06f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6874757----T:  6877362 	 St: c074f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6877362----T:  6879967 	 St: c06ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6879967----T:  6882572 	 St: c0839000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6882572----T:  6885177 	 St: c06ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6885177----T:  6887782 	 St: c05f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6887782----T:  6890387 	 St: c06bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6890387----T:  6892992 	 St: c0572000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6892992----T:  6895597 	 St: c06bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6895597----T:  6898202 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6898202----T:  6900807 	 St: c0756000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6900807----T:  6903412 	 St: c0704000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6903412----T:  6906017 	 St: c06d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6906017----T:  6908622 	 St: c0875000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6908622----T:  6911227 	 St: c06d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6911227----T:  6913832 	 St: c081c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6913832----T:  6916437 	 St: c06ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6916437----T:  6919042 	 St: c085c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6919042----T:  6921647 	 St: c06ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6921647----T:  6924252 	 St: c0843000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6924252----T:  6926857 	 St: c06be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6926857----T:  6929462 	 St: c070b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6929462----T:  6932067 	 St: c06dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6932067----T:  6934672 	 St: c06dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6934672----T:  6937277 	 St: c0725000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6937277----T:  6939882 	 St: c0726000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6939882----T:  6942487 	 St: c0734000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6942487----T:  6945092 	 St: c0737000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6945092----T:  6947697 	 St: c081a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6947697----T:  6950302 	 St: c0736000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6950302----T:  6952907 	 St: c06cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6952907----T:  6955512 	 St: c0730000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6955512----T:  6958117 	 St: c072f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6958117----T:  6960722 	 St: c0701000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6960722----T:  6963327 	 St: c089e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6963327----T:  6965932 	 St: c0702000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6965932----T:  6968537 	 St: c06fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6968537----T:  6971142 	 St: c0703000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6971142----T:  6973747 	 St: c0753000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6973747----T:  6976352 	 St: c0788000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6976352----T:  6978957 	 St: c06f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6978957----T:  6981562 	 St: c06f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6981562----T:  6984167 	 St: c07b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6984167----T:  6986772 	 St: c071f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6986772----T:  6989377 	 St: c0747000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6989377----T:  6991982 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6991982----T:  6994587 	 St: c078a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6994587----T:  6997192 	 St: c0729000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6997192----T:  6999797 	 St: c072a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6999797----T:  7002402 	 St: c08a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7002402----T:  7005007 	 St: c0778000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7005007----T:  7007612 	 St: c0842000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7007612----T:  7010217 	 St: c074d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7010217----T:  7012822 	 St: c0889000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7012822----T:  7015427 	 St: c07c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7015427----T:  7018032 	 St: c0738000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7018032----T:  7020637 	 St: c07c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7020637----T:  7023242 	 St: c0801000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7023242----T:  7025847 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7025847----T:  7028452 	 St: c07fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7028452----T:  7031057 	 St: c0895000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7031057----T:  7033662 	 St: c075a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7033662----T:  7036267 	 St: c079e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7036267----T:  7038872 	 St: c075b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7038872----T:  7041477 	 St: c07d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7041477----T:  7044082 	 St: c077f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7044082----T:  7046687 	 St: c07ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7046687----T:  7049292 	 St: c086b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7049292----T:  7051897 	 St: c07f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7051897----T:  7054502 	 St: c08af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7054502----T:  7057107 	 St: c0771000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7057107----T:  7059712 	 St: c077e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7059712----T:  7062317 	 St: c076e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7062317----T:  7064922 	 St: c07d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7064922----T:  7067527 	 St: c07bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7067527----T:  7070132 	 St: c07bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7070132----T:  7072737 	 St: c07f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7072737----T:  7075342 	 St: c07f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7075342----T:  7077947 	 St: c07f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7077947----T:  7080552 	 St: c087e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7080552----T:  7083157 	 St: c09bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7083556----T:  7086161 	 St: c01c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7086161----T:  7088766 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7088766----T:  7091371 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7091371----T:  7093976 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7093976----T:  7096581 	 St: c01f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7096581----T:  7099186 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7099186----T:  7101791 	 St: c01f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7101791----T:  7104396 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7104396----T:  7107001 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7107001----T:  7109606 	 St: c01df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7109606----T:  7112211 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7112211----T:  7114816 	 St: c0857000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7114816----T:  7117421 	 St: c07f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7117421----T:  7120026 	 St: c0821000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7120026----T:  7122631 	 St: c0835000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7122631----T:  7125236 	 St: c077b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7125236----T:  7127841 	 St: c082f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7127841----T:  7130446 	 St: c086f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7130446----T:  7133051 	 St: c0817000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7133051----T:  7135656 	 St: c085a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7135656----T:  7138261 	 St: c0852000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7138261----T:  7140866 	 St: c0844000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7140866----T:  7143471 	 St: c082b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7143471----T:  7146076 	 St: c080d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7146076----T:  7148681 	 St: c083d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7148681----T:  7151286 	 St: c080e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7151286----T:  7153891 	 St: c089f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7153891----T:  7156496 	 St: c07ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7156496----T:  7159101 	 St: c0872000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7159101----T:  7161706 	 St: c0884000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7161706----T:  7164311 	 St: c0890000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7164311----T:  7166916 	 St: c088a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7166916----T:  7169521 	 St: c0899000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7169521----T:  7172126 	 St: c08b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7172126----T:  7174731 	 St: c08a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7174731----T:  7177336 	 St: c0838000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7177336----T:  7179941 	 St: c0873000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7179941----T:  7182546 	 St: c0882000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7182546----T:  7185151 	 St: c071e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7185151----T:  7187756 	 St: c0881000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7187756----T:  7190361 	 St: c0812000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7190361----T:  7192966 	 St: c08a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7192966----T:  7195571 	 St: c089a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7195571----T:  7198176 	 St: c0877000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7198176----T:  7200781 	 St: c0866000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7200781----T:  7203386 	 St: c08a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7203386----T:  7205991 	 St: c07b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7205991----T:  7208596 	 St: c0892000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7208596----T:  7211201 	 St: c07c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7211201----T:  7213806 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7213806----T:  7216411 	 St: c0752000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7216411----T:  7219016 	 St: c0886000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7219016----T:  7221621 	 St: c0896000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7221621----T:  7224226 	 St: c08ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7224226----T:  7226831 	 St: c0868000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7226831----T:  7229436 	 St: c0888000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7229436----T:  7232041 	 St: c088e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7232041----T:  7234646 	 St: c0870000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7234646----T:  7237251 	 St: c0863000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7237251----T:  7239856 	 St: c0850000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7239856----T:  7242461 	 St: c08b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7242461----T:  7245066 	 St: c08b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7245066----T:  7247671 	 St: c08b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7247671----T:  7250276 	 St: c0859000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7250276----T:  7252881 	 St: c06eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7252881----T:  7255486 	 St: c0818000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7255486----T:  7258091 	 St: c0819000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7258091----T:  7260696 	 St: c0824000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7260696----T:  7263301 	 St: c0846000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7263301----T:  7265906 	 St: c0815000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7265906----T:  7268511 	 St: c0845000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7268511----T:  7271116 	 St: c0807000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7271116----T:  7273721 	 St: c07f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7273721----T:  7276326 	 St: c089c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7276326----T:  7278931 	 St: c086d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7278931----T:  7281536 	 St: c086e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7281536----T:  7284141 	 St: c0894000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7284141----T:  7286746 	 St: c0878000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7286746----T:  7289351 	 St: c085f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7289351----T:  7291956 	 St: c087c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7518468----T:  7526221 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(5.234976)
F:  7526221----T:  7528756 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7528757----T:  7531292 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  7753443----T:  8994715 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(838.130981)
F:  7753958----T:  7756563 	 St: c001b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7756563----T:  7759168 	 St: c0025000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7759168----T:  7761773 	 St: c0033000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7761773----T:  7764378 	 St: c004c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7764378----T:  7766983 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7766983----T:  7769588 	 St: c02c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7769588----T:  7772193 	 St: c02f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7772193----T:  7774798 	 St: c02ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7774798----T:  7777403 	 St: c02fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7777403----T:  7780008 	 St: c0442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7780008----T:  7782613 	 St: c02f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7782613----T:  7785218 	 St: c0308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7785218----T:  7787823 	 St: c030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7787823----T:  7790428 	 St: c02f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7790428----T:  7793033 	 St: c0302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7793033----T:  7795638 	 St: c0433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7795638----T:  7798243 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7798243----T:  7800848 	 St: c02dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7800848----T:  7803453 	 St: c02fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7803453----T:  7806058 	 St: c02d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7806058----T:  7808663 	 St: c03d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7808663----T:  7811268 	 St: c02c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7811268----T:  7813873 	 St: c0334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7813873----T:  7816478 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7816478----T:  7819083 	 St: c02dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7819083----T:  7821688 	 St: c0336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7821688----T:  7824293 	 St: c0311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7824293----T:  7826898 	 St: c048a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7826898----T:  7829503 	 St: c02d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7829503----T:  7832108 	 St: c02fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7832108----T:  7834713 	 St: c02d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7834713----T:  7837318 	 St: c030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7837318----T:  7839923 	 St: c0329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7839923----T:  7842528 	 St: c0351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7842528----T:  7845133 	 St: c02d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7845133----T:  7847738 	 St: c0317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7847738----T:  7850343 	 St: c0320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7850343----T:  7852948 	 St: c033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7852948----T:  7855553 	 St: c0455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7855553----T:  7858158 	 St: c0347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7858158----T:  7860763 	 St: c040d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7860763----T:  7863368 	 St: c0338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7863368----T:  7865973 	 St: c0324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7865973----T:  7868578 	 St: c0353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7868578----T:  7871183 	 St: c031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7871183----T:  7873788 	 St: c0333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7873788----T:  7876393 	 St: c04a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7876393----T:  7878998 	 St: c033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7878998----T:  7881603 	 St: c035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7881603----T:  7884208 	 St: c0319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7884208----T:  7886813 	 St: c035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7886813----T:  7889418 	 St: c032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7889418----T:  7892023 	 St: c035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7892023----T:  7894628 	 St: c04a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7894628----T:  7897233 	 St: c0367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7897233----T:  7899838 	 St: c0358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7899838----T:  7902443 	 St: c0366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7902443----T:  7905048 	 St: c0386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7905048----T:  7907653 	 St: c03bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7907653----T:  7910258 	 St: c0335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7910258----T:  7912863 	 St: c046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7912863----T:  7915468 	 St: c034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7915468----T:  7918073 	 St: c0378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7918073----T:  7920678 	 St: c036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7920678----T:  7923283 	 St: c0396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7923283----T:  7925888 	 St: c0362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7925888----T:  7928493 	 St: c0373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7928493----T:  7931098 	 St: c03b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7931098----T:  7933703 	 St: c048e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7933703----T:  7936308 	 St: c039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7936308----T:  7938913 	 St: c0385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7938913----T:  7941518 	 St: c0363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7941518----T:  7944123 	 St: c039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7944123----T:  7946728 	 St: c038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7946728----T:  7949333 	 St: c03a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7949333----T:  7951938 	 St: c0495000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7951938----T:  7954543 	 St: c03e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7954543----T:  7957148 	 St: c03ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7957148----T:  7959753 	 St: c03f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7959753----T:  7962358 	 St: c03e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7962358----T:  7964963 	 St: c03eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7964963----T:  7967568 	 St: c045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7967568----T:  7970173 	 St: c03e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7970173----T:  7972778 	 St: c03c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7972778----T:  7975383 	 St: c03e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7975383----T:  7977988 	 St: c03b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7977988----T:  7980593 	 St: c03ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7980593----T:  7983198 	 St: c03b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7983198----T:  7985803 	 St: c03c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7985803----T:  7988408 	 St: c0405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7988408----T:  7991013 	 St: c03a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7991013----T:  7993618 	 St: c03e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7993618----T:  7996223 	 St: c04a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7996223----T:  7998828 	 St: c03c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7998828----T:  8001433 	 St: c03d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8001433----T:  8004038 	 St: c03ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8004038----T:  8006643 	 St: c03f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8006643----T:  8009248 	 St: c0406000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8009248----T:  8011853 	 St: c03c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8011853----T:  8014458 	 St: c03e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8014458----T:  8017063 	 St: c03f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8017063----T:  8019668 	 St: c044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8019668----T:  8022273 	 St: c03d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8022273----T:  8024878 	 St: c03f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8024878----T:  8027483 	 St: c0312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8027483----T:  8030088 	 St: c0331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8030088----T:  8032693 	 St: c03a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8032693----T:  8035298 	 St: c03a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8035837----T:  8038442 	 St: c0083000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8038442----T:  8041047 	 St: c0089000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8041047----T:  8043652 	 St: c00b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8043652----T:  8046257 	 St: c00ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8046257----T:  8048862 	 St: c00d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8048862----T:  8051467 	 St: c00c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8051467----T:  8054072 	 St: c042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8054072----T:  8056677 	 St: c044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8056677----T:  8059282 	 St: c045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8059282----T:  8061887 	 St: c041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8061887----T:  8064492 	 St: c0415000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8064492----T:  8067097 	 St: c0424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8067097----T:  8069702 	 St: c0453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8069702----T:  8072307 	 St: c0412000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8072307----T:  8074912 	 St: c0447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8074912----T:  8077517 	 St: c0448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8077517----T:  8080122 	 St: c0457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8080122----T:  8082727 	 St: c0443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8082727----T:  8085332 	 St: c043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8085332----T:  8087937 	 St: c0488000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8087937----T:  8090542 	 St: c0461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8090542----T:  8093147 	 St: c04b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8093147----T:  8095752 	 St: c0468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8095752----T:  8098357 	 St: c0485000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8098357----T:  8100962 	 St: c04a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8100962----T:  8103567 	 St: c04d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8103567----T:  8106172 	 St: c057b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8106172----T:  8108777 	 St: c0478000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8108777----T:  8111382 	 St: c04b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8111382----T:  8113987 	 St: c04a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8113987----T:  8116592 	 St: c0475000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8116592----T:  8119197 	 St: c0494000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8119197----T:  8121802 	 St: c0472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8121802----T:  8124407 	 St: c0471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8124407----T:  8127012 	 St: c0552000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8127012----T:  8129617 	 St: c0648000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8129617----T:  8132222 	 St: c04b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8132222----T:  8134827 	 St: c0467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8134827----T:  8137432 	 St: c04a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8137432----T:  8140037 	 St: c04e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8140037----T:  8142642 	 St: c0671000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8142642----T:  8145247 	 St: c04f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8145247----T:  8147852 	 St: c062b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8147852----T:  8150457 	 St: c04aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8150457----T:  8153062 	 St: c04bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8153062----T:  8155667 	 St: c0507000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8155667----T:  8158272 	 St: c0501000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8158272----T:  8160877 	 St: c04fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8160877----T:  8163482 	 St: c04b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8163482----T:  8166087 	 St: c04dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8166087----T:  8168692 	 St: c04c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8168692----T:  8171297 	 St: c04cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8171297----T:  8173902 	 St: c04d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8173902----T:  8176507 	 St: c050a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8176507----T:  8179112 	 St: c0693000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8179112----T:  8181717 	 St: c04c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8181717----T:  8184322 	 St: c04f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8184322----T:  8186927 	 St: c0502000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8186927----T:  8189532 	 St: c0684000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8189532----T:  8192137 	 St: c04e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8192137----T:  8194742 	 St: c04c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8194742----T:  8197347 	 St: c04ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8197347----T:  8199952 	 St: c04be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8199952----T:  8202557 	 St: c04f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8202557----T:  8205162 	 St: c04c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8205162----T:  8207767 	 St: c04d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8207767----T:  8210372 	 St: c0522000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8210372----T:  8212977 	 St: c0516000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8212977----T:  8215582 	 St: c04df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8215582----T:  8218187 	 St: c0542000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8218187----T:  8220792 	 St: c0514000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8220792----T:  8223397 	 St: c0519000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8223397----T:  8226002 	 St: c053d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8226002----T:  8228607 	 St: c055b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8228607----T:  8231212 	 St: c0548000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8231212----T:  8233817 	 St: c05a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8233817----T:  8236422 	 St: c0529000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8236422----T:  8239027 	 St: c05d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8239027----T:  8241632 	 St: c0546000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8241632----T:  8244237 	 St: c051a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8244237----T:  8246842 	 St: c0534000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8246842----T:  8249447 	 St: c04e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8249447----T:  8252052 	 St: c050f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8252052----T:  8254657 	 St: c0520000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8254657----T:  8257262 	 St: c04fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8257262----T:  8259867 	 St: c0541000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8259867----T:  8262472 	 St: c0530000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8262472----T:  8265077 	 St: c054c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8265077----T:  8267682 	 St: c0624000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8267682----T:  8270287 	 St: c051f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8270287----T:  8272892 	 St: c044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8272892----T:  8275497 	 St: c045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8275497----T:  8278102 	 St: c045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8278102----T:  8280707 	 St: c052c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8280707----T:  8283312 	 St: c056d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8283312----T:  8285917 	 St: c054e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8285917----T:  8288522 	 St: c054d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8288522----T:  8291127 	 St: c051d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8291127----T:  8293732 	 St: c0606000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8293732----T:  8296337 	 St: c051e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8296878----T:  8299483 	 St: c00ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8299483----T:  8302088 	 St: c00f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8302088----T:  8304693 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8304693----T:  8307298 	 St: c011b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8307298----T:  8309903 	 St: c0113000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8309903----T:  8312508 	 St: c0128000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8312508----T:  8315113 	 St: c0146000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8315113----T:  8317718 	 St: c0573000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8317718----T:  8320323 	 St: c05a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8320323----T:  8322928 	 St: c057a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8322928----T:  8325533 	 St: c06a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8325533----T:  8328138 	 St: c0568000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8328138----T:  8330743 	 St: c0560000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8330743----T:  8333348 	 St: c0567000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8333348----T:  8335953 	 St: c056f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8335953----T:  8338558 	 St: c0589000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8338558----T:  8341163 	 St: c057e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8341163----T:  8343768 	 St: c0581000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8343768----T:  8346373 	 St: c055e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8346373----T:  8348978 	 St: c0595000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8348978----T:  8351583 	 St: c0627000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8351583----T:  8354188 	 St: c059f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8354188----T:  8356793 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8356793----T:  8359398 	 St: c058c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8359398----T:  8362003 	 St: c059d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8362003----T:  8364608 	 St: c05a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8364608----T:  8367213 	 St: c05ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8367213----T:  8369818 	 St: c0587000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8369818----T:  8372423 	 St: c0561000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8372423----T:  8375028 	 St: c05d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8375028----T:  8377633 	 St: c05b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8377633----T:  8380238 	 St: c0586000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8380238----T:  8382843 	 St: c05ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8382843----T:  8385448 	 St: c05a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8385448----T:  8388053 	 St: c05ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8388053----T:  8390658 	 St: c05af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8390658----T:  8393263 	 St: c05cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8393263----T:  8395868 	 St: c0660000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8395868----T:  8398473 	 St: c05d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8398473----T:  8401078 	 St: c05c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8401078----T:  8403683 	 St: c05f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8403683----T:  8406288 	 St: c04f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8406288----T:  8408893 	 St: c05f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8408893----T:  8411498 	 St: c05bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8411498----T:  8414103 	 St: c05ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8414103----T:  8416708 	 St: c05ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8416708----T:  8419313 	 St: c05ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8419313----T:  8421918 	 St: c05e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8421918----T:  8424523 	 St: c05f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8424523----T:  8427128 	 St: c05db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8427128----T:  8429733 	 St: c05b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8429733----T:  8432338 	 St: c05ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8432338----T:  8434943 	 St: c05bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8434943----T:  8437548 	 St: c0644000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8437548----T:  8440153 	 St: c0653000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8440153----T:  8442758 	 St: c05cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8442758----T:  8445363 	 St: c05e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8445363----T:  8447968 	 St: c0618000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8447968----T:  8450573 	 St: c05f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8450573----T:  8453178 	 St: c0631000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8453178----T:  8455783 	 St: c0613000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8455783----T:  8458388 	 St: c061f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8458388----T:  8460993 	 St: c062d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8460993----T:  8463598 	 St: c0645000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8463598----T:  8466203 	 St: c05e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8466203----T:  8468808 	 St: c0604000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8468808----T:  8471413 	 St: c0649000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8471413----T:  8474018 	 St: c063c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8474018----T:  8476623 	 St: c0623000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8476623----T:  8479228 	 St: c061a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8479228----T:  8481833 	 St: c0629000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8481833----T:  8484438 	 St: c061d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8484438----T:  8487043 	 St: c05b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8487043----T:  8489648 	 St: c063e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8489648----T:  8492253 	 St: c064f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8492253----T:  8494858 	 St: c0610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8494858----T:  8497463 	 St: c0698000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8497463----T:  8500068 	 St: c063d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8500068----T:  8502673 	 St: c067b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8502673----T:  8505278 	 St: c0666000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8505278----T:  8507883 	 St: c065b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8507883----T:  8510488 	 St: c067c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8510488----T:  8513093 	 St: c0672000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8513093----T:  8515698 	 St: c066d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8515698----T:  8518303 	 St: c06a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8518303----T:  8520908 	 St: c0669000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8520908----T:  8523513 	 St: c06a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8523513----T:  8526118 	 St: c067f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8526118----T:  8528723 	 St: c0658000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8528723----T:  8531328 	 St: c06a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8531328----T:  8533933 	 St: c0673000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8533933----T:  8536538 	 St: c069d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8536538----T:  8539143 	 St: c058f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8539143----T:  8541748 	 St: c0590000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8541748----T:  8544353 	 St: c0563000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8544353----T:  8546958 	 St: c0612000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8546958----T:  8549563 	 St: c0614000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8549563----T:  8552168 	 St: c05fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8552168----T:  8554773 	 St: c063a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8554773----T:  8557378 	 St: c063b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8557378----T:  8559983 	 St: c0571000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8559983----T:  8562588 	 St: c0695000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8563124----T:  8565729 	 St: c0159000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8565729----T:  8568334 	 St: c017e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8568334----T:  8570939 	 St: c0195000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8570939----T:  8573544 	 St: c01b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8573544----T:  8576149 	 St: c01a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8576149----T:  8578754 	 St: c01a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8578754----T:  8581359 	 St: c06e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8581359----T:  8583964 	 St: c084a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8583964----T:  8586569 	 St: c06f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8586569----T:  8589174 	 St: c0735000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8589174----T:  8591779 	 St: c06e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8591779----T:  8594384 	 St: c06c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8594384----T:  8596989 	 St: c06d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8596989----T:  8599594 	 St: c06c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8599594----T:  8602199 	 St: c0885000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8602199----T:  8604804 	 St: c06a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8604804----T:  8607409 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8607409----T:  8610014 	 St: c06f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8610014----T:  8612619 	 St: c06df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8612619----T:  8615224 	 St: c06bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8615224----T:  8617829 	 St: c06c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8617829----T:  8620434 	 St: c06ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8620434----T:  8623039 	 St: c06d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8623039----T:  8625644 	 St: c06cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8625644----T:  8628249 	 St: c06aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8628249----T:  8630854 	 St: c06de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8630854----T:  8633459 	 St: c06cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8633459----T:  8636064 	 St: c06fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8636064----T:  8638669 	 St: c06b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8638669----T:  8641274 	 St: c0711000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8641274----T:  8643879 	 St: c0716000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8643879----T:  8646484 	 St: c07e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8646484----T:  8649089 	 St: c0706000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8649089----T:  8651694 	 St: c0707000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8651694----T:  8654299 	 St: c073d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8654299----T:  8656904 	 St: c0710000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8656904----T:  8659509 	 St: c06db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8659509----T:  8662114 	 St: c0744000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8662114----T:  8664719 	 St: c0717000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8664719----T:  8667324 	 St: c0723000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8667324----T:  8669929 	 St: c0728000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8669929----T:  8672534 	 St: c0709000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8672534----T:  8675139 	 St: c0739000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8675139----T:  8677744 	 St: c070c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8677744----T:  8680349 	 St: c06ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8680349----T:  8682954 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8682954----T:  8685559 	 St: c06b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8685559----T:  8688164 	 St: c070d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8688164----T:  8690769 	 St: c0861000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8690769----T:  8693374 	 St: c074e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8693374----T:  8695979 	 St: c0743000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8695979----T:  8698584 	 St: c0782000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8698584----T:  8701189 	 St: c0811000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8701189----T:  8703794 	 St: c0770000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8703794----T:  8706399 	 St: c0797000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8706399----T:  8709004 	 St: c074b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8709004----T:  8711609 	 St: c077a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8711609----T:  8714214 	 St: c07a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8714214----T:  8716819 	 St: c0750000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8716819----T:  8719424 	 St: c06b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8719424----T:  8722029 	 St: c078c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8722029----T:  8724634 	 St: c0714000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8724634----T:  8727239 	 St: c07d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8727239----T:  8729844 	 St: c076f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8729844----T:  8732449 	 St: c08bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8732449----T:  8735054 	 St: c075c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8735054----T:  8737659 	 St: c076c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8737659----T:  8740264 	 St: c075e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8740264----T:  8742869 	 St: c0761000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8742869----T:  8745474 	 St: c07a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8745474----T:  8748079 	 St: c0758000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8748079----T:  8750684 	 St: c0754000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8750684----T:  8753289 	 St: c0776000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8753289----T:  8755894 	 St: c0785000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8755894----T:  8758499 	 St: c0794000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8758499----T:  8761104 	 St: c086c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8761104----T:  8763709 	 St: c0796000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8763709----T:  8766314 	 St: c07a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8766314----T:  8768919 	 St: c07a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8768919----T:  8771524 	 St: c07b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8771524----T:  8774129 	 St: c07ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8774129----T:  8776734 	 St: c0773000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8776734----T:  8779339 	 St: c07ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8779339----T:  8781944 	 St: c07cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8781944----T:  8784549 	 St: c073a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8784549----T:  8787154 	 St: c07d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8787154----T:  8789759 	 St: c07a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8789759----T:  8792364 	 St: c0751000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8792364----T:  8794969 	 St: c07cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8794969----T:  8797574 	 St: c07cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8797574----T:  8800179 	 St: c07ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8800179----T:  8802784 	 St: c0740000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8802784----T:  8805389 	 St: c07e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8805389----T:  8807994 	 St: c07c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8807994----T:  8810599 	 St: c07ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8810599----T:  8813204 	 St: c07df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8813204----T:  8815809 	 St: c07d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8815809----T:  8818414 	 St: c0874000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8818414----T:  8821019 	 St: c07c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8821019----T:  8823624 	 St: c07ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8823624----T:  8826229 	 St: c07ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8826229----T:  8828834 	 St: c08b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8828834----T:  8831439 	 St: c07ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8831439----T:  8834044 	 St: c075f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8834044----T:  8836649 	 St: c07e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8836649----T:  8839254 	 St: c06cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8839254----T:  8841859 	 St: c073c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8841859----T:  8844464 	 St: c073b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8844464----T:  8847069 	 St: c0780000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8847069----T:  8849674 	 St: c0869000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8849674----T:  8852279 	 St: c0781000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8852279----T:  8854884 	 St: c07e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8854884----T:  8857489 	 St: c07b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8857489----T:  8860094 	 St: c07b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8860094----T:  8862699 	 St: c07b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8863159----T:  8865764 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8865764----T:  8868369 	 St: c01de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8868369----T:  8870974 	 St: c01f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8870974----T:  8873579 	 St: c01fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8873579----T:  8876184 	 St: c0816000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8876184----T:  8878789 	 St: c081f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8878789----T:  8881394 	 St: c0834000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8881394----T:  8883999 	 St: c0829000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8883999----T:  8886604 	 St: c081d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8886604----T:  8889209 	 St: c083b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8889209----T:  8891814 	 St: c0809000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8891814----T:  8894419 	 St: c0832000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8894419----T:  8897024 	 St: c0851000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8897024----T:  8899629 	 St: c0833000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8899629----T:  8902234 	 St: c07ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8902234----T:  8904839 	 St: c083f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8904839----T:  8907444 	 St: c0806000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8907444----T:  8910049 	 St: c080a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8910049----T:  8912654 	 St: c080b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8912654----T:  8915259 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8915259----T:  8917864 	 St: c07fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8917864----T:  8920469 	 St: c088b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8920469----T:  8923074 	 St: c07fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8923074----T:  8925679 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8925679----T:  8928284 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8928284----T:  8930889 	 St: c089b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8930889----T:  8933494 	 St: c0879000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8933494----T:  8936099 	 St: c0871000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8936099----T:  8938704 	 St: c0825000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8938704----T:  8941309 	 St: c087b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8941309----T:  8943914 	 St: c0814000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8943914----T:  8946519 	 St: c0854000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8946519----T:  8949124 	 St: c0848000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8949124----T:  8951729 	 St: c087a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8951729----T:  8954334 	 St: c080f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8954334----T:  8956939 	 St: c0862000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8956939----T:  8959544 	 St: c0860000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8959544----T:  8962149 	 St: c085e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8962149----T:  8964754 	 St: c0856000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8964754----T:  8967359 	 St: c084b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8967359----T:  8969964 	 St: c084f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8969964----T:  8972569 	 St: c08a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8972569----T:  8975174 	 St: c08aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8975174----T:  8977779 	 St: c08a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8977779----T:  8980384 	 St: c08b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8980384----T:  8982989 	 St: c0803000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8982989----T:  8985594 	 St: c0804000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8985594----T:  8988199 	 St: c0805000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9216865----T:  9231522 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(9.896691)
F:  9231522----T:  9234057 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  9234058----T:  9236593 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  9458744----T:  9584547 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(84.944633)
F:  9461321----T:  9463926 	 St: c03fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9505592----T:  9508197 	 St: c0583000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9510013----T:  9512618 	 St: c05b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9512618----T:  9515223 	 St: c05d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9520920----T:  9523525 	 St: c0633000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9524820----T:  9527425 	 St: c0680000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9532077----T:  9534682 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9544123----T:  9546728 	 St: c0760000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9548794----T:  9551399 	 St: c078b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9555728----T:  9558333 	 St: c07f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9563254----T:  9565859 	 St: c0855000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9567747----T:  9570352 	 St: c0883000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9806697----T:  9821892 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(10.259959)
F:  9821892----T:  9824427 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  9824428----T:  9826963 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 10049114----T: 10352426 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(204.802155)
F: 10574576----T: 10589738 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(10.237678)
F: 10589738----T: 10592273 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 10592274----T: 10594809 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 10816960----T: 11005473 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(127.287643)
F: 11227623----T: 11237940 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(6.966239)
F: 11237940----T: 11240475 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 11240476----T: 11243011 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 11465162----T: 11485142 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(13.490885)
F: 11707292----T: 11710537 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(2.191087)
F: 11710537----T: 11713072 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 11713073----T: 11715608 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 11937759----T: 11942806 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(3.407833)
F: 12164956----T: 12168134 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(2.145847)
F: 12168134----T: 12170669 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 12170670----T: 12173275 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12170670----T: 12178910 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 12181515----T: 12184120 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12181515----T: 12189755 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 12192360----T: 12194965 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12192360----T: 12208055 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 12210660----T: 12213265 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12210660----T: 12241383 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 12243988----T: 12246593 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12243988----T: 12304824 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 12307429----T: 12310034 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12307429----T: 12398390 	 St: 0 Sz: 782336 	 Sm: 0 	 T: device_sync(61.418636)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 7227578(cycle), 4880.201172(us)
Tot_kernel_exec_time_and_fault_time: 122190203(cycle), 82505.195312(us)
Tot_memcpy_h2d_time: 6532570(cycle), 4410.918457(us)
Tot_memcpy_d2h_time: 27885(cycle), 18.828495(us)
Tot_memcpy_time: 6560455(cycle), 4429.746582(us)
Tot_devicesync_time: 230325(cycle), 155.519913(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 258210(cycle), 174.348419(us)
GPGPU-Sim: *** exit detected ***
