
CafeteraItaliana.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e174  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006d8  0800e284  0800e284  0001e284  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e95c  0800e95c  000200ac  2**0
                  CONTENTS
  4 .ARM          00000000  0800e95c  0800e95c  000200ac  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800e95c  0800e95c  000200ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e95c  0800e95c  0001e95c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e960  0800e960  0001e960  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ac  20000000  0800e964  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002f98  200000ac  0800ea10  000200ac  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003044  0800ea10  00023044  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022144  00000000  00000000  000200d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005605  00000000  00000000  00042219  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001f70  00000000  00000000  00047820  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001d80  00000000  00000000  00049790  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e7b3  00000000  00000000  0004b510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026987  00000000  00000000  00069cc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c8cf  00000000  00000000  0009064a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0012cf19  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008968  00000000  00000000  0012cf6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200000ac 	.word	0x200000ac
 800012c:	00000000 	.word	0x00000000
 8000130:	0800e26c 	.word	0x0800e26c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000b0 	.word	0x200000b0
 800014c:	0800e26c 	.word	0x0800e26c

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_frsub>:
 8000174:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000178:	e002      	b.n	8000180 <__addsf3>
 800017a:	bf00      	nop

0800017c <__aeabi_fsub>:
 800017c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000180 <__addsf3>:
 8000180:	0042      	lsls	r2, r0, #1
 8000182:	bf1f      	itttt	ne
 8000184:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000188:	ea92 0f03 	teqne	r2, r3
 800018c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000190:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000194:	d06a      	beq.n	800026c <__addsf3+0xec>
 8000196:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800019a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800019e:	bfc1      	itttt	gt
 80001a0:	18d2      	addgt	r2, r2, r3
 80001a2:	4041      	eorgt	r1, r0
 80001a4:	4048      	eorgt	r0, r1
 80001a6:	4041      	eorgt	r1, r0
 80001a8:	bfb8      	it	lt
 80001aa:	425b      	neglt	r3, r3
 80001ac:	2b19      	cmp	r3, #25
 80001ae:	bf88      	it	hi
 80001b0:	4770      	bxhi	lr
 80001b2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80001b6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001ba:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80001be:	bf18      	it	ne
 80001c0:	4240      	negne	r0, r0
 80001c2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001ca:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001ce:	bf18      	it	ne
 80001d0:	4249      	negne	r1, r1
 80001d2:	ea92 0f03 	teq	r2, r3
 80001d6:	d03f      	beq.n	8000258 <__addsf3+0xd8>
 80001d8:	f1a2 0201 	sub.w	r2, r2, #1
 80001dc:	fa41 fc03 	asr.w	ip, r1, r3
 80001e0:	eb10 000c 	adds.w	r0, r0, ip
 80001e4:	f1c3 0320 	rsb	r3, r3, #32
 80001e8:	fa01 f103 	lsl.w	r1, r1, r3
 80001ec:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001f0:	d502      	bpl.n	80001f8 <__addsf3+0x78>
 80001f2:	4249      	negs	r1, r1
 80001f4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001f8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001fc:	d313      	bcc.n	8000226 <__addsf3+0xa6>
 80001fe:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000202:	d306      	bcc.n	8000212 <__addsf3+0x92>
 8000204:	0840      	lsrs	r0, r0, #1
 8000206:	ea4f 0131 	mov.w	r1, r1, rrx
 800020a:	f102 0201 	add.w	r2, r2, #1
 800020e:	2afe      	cmp	r2, #254	; 0xfe
 8000210:	d251      	bcs.n	80002b6 <__addsf3+0x136>
 8000212:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000216:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800021a:	bf08      	it	eq
 800021c:	f020 0001 	biceq.w	r0, r0, #1
 8000220:	ea40 0003 	orr.w	r0, r0, r3
 8000224:	4770      	bx	lr
 8000226:	0049      	lsls	r1, r1, #1
 8000228:	eb40 0000 	adc.w	r0, r0, r0
 800022c:	3a01      	subs	r2, #1
 800022e:	bf28      	it	cs
 8000230:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000234:	d2ed      	bcs.n	8000212 <__addsf3+0x92>
 8000236:	fab0 fc80 	clz	ip, r0
 800023a:	f1ac 0c08 	sub.w	ip, ip, #8
 800023e:	ebb2 020c 	subs.w	r2, r2, ip
 8000242:	fa00 f00c 	lsl.w	r0, r0, ip
 8000246:	bfaa      	itet	ge
 8000248:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 800024c:	4252      	neglt	r2, r2
 800024e:	4318      	orrge	r0, r3
 8000250:	bfbc      	itt	lt
 8000252:	40d0      	lsrlt	r0, r2
 8000254:	4318      	orrlt	r0, r3
 8000256:	4770      	bx	lr
 8000258:	f092 0f00 	teq	r2, #0
 800025c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000260:	bf06      	itte	eq
 8000262:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000266:	3201      	addeq	r2, #1
 8000268:	3b01      	subne	r3, #1
 800026a:	e7b5      	b.n	80001d8 <__addsf3+0x58>
 800026c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000270:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000274:	bf18      	it	ne
 8000276:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800027a:	d021      	beq.n	80002c0 <__addsf3+0x140>
 800027c:	ea92 0f03 	teq	r2, r3
 8000280:	d004      	beq.n	800028c <__addsf3+0x10c>
 8000282:	f092 0f00 	teq	r2, #0
 8000286:	bf08      	it	eq
 8000288:	4608      	moveq	r0, r1
 800028a:	4770      	bx	lr
 800028c:	ea90 0f01 	teq	r0, r1
 8000290:	bf1c      	itt	ne
 8000292:	2000      	movne	r0, #0
 8000294:	4770      	bxne	lr
 8000296:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800029a:	d104      	bne.n	80002a6 <__addsf3+0x126>
 800029c:	0040      	lsls	r0, r0, #1
 800029e:	bf28      	it	cs
 80002a0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80002a4:	4770      	bx	lr
 80002a6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80002aa:	bf3c      	itt	cc
 80002ac:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80002b0:	4770      	bxcc	lr
 80002b2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80002b6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80002ba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002be:	4770      	bx	lr
 80002c0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002c4:	bf16      	itet	ne
 80002c6:	4608      	movne	r0, r1
 80002c8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002cc:	4601      	movne	r1, r0
 80002ce:	0242      	lsls	r2, r0, #9
 80002d0:	bf06      	itte	eq
 80002d2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002d6:	ea90 0f01 	teqeq	r0, r1
 80002da:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002de:	4770      	bx	lr

080002e0 <__aeabi_ui2f>:
 80002e0:	f04f 0300 	mov.w	r3, #0
 80002e4:	e004      	b.n	80002f0 <__aeabi_i2f+0x8>
 80002e6:	bf00      	nop

080002e8 <__aeabi_i2f>:
 80002e8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002ec:	bf48      	it	mi
 80002ee:	4240      	negmi	r0, r0
 80002f0:	ea5f 0c00 	movs.w	ip, r0
 80002f4:	bf08      	it	eq
 80002f6:	4770      	bxeq	lr
 80002f8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002fc:	4601      	mov	r1, r0
 80002fe:	f04f 0000 	mov.w	r0, #0
 8000302:	e01c      	b.n	800033e <__aeabi_l2f+0x2a>

08000304 <__aeabi_ul2f>:
 8000304:	ea50 0201 	orrs.w	r2, r0, r1
 8000308:	bf08      	it	eq
 800030a:	4770      	bxeq	lr
 800030c:	f04f 0300 	mov.w	r3, #0
 8000310:	e00a      	b.n	8000328 <__aeabi_l2f+0x14>
 8000312:	bf00      	nop

08000314 <__aeabi_l2f>:
 8000314:	ea50 0201 	orrs.w	r2, r0, r1
 8000318:	bf08      	it	eq
 800031a:	4770      	bxeq	lr
 800031c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000320:	d502      	bpl.n	8000328 <__aeabi_l2f+0x14>
 8000322:	4240      	negs	r0, r0
 8000324:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000328:	ea5f 0c01 	movs.w	ip, r1
 800032c:	bf02      	ittt	eq
 800032e:	4684      	moveq	ip, r0
 8000330:	4601      	moveq	r1, r0
 8000332:	2000      	moveq	r0, #0
 8000334:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000338:	bf08      	it	eq
 800033a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800033e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000342:	fabc f28c 	clz	r2, ip
 8000346:	3a08      	subs	r2, #8
 8000348:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 800034c:	db10      	blt.n	8000370 <__aeabi_l2f+0x5c>
 800034e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000352:	4463      	add	r3, ip
 8000354:	fa00 fc02 	lsl.w	ip, r0, r2
 8000358:	f1c2 0220 	rsb	r2, r2, #32
 800035c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000360:	fa20 f202 	lsr.w	r2, r0, r2
 8000364:	eb43 0002 	adc.w	r0, r3, r2
 8000368:	bf08      	it	eq
 800036a:	f020 0001 	biceq.w	r0, r0, #1
 800036e:	4770      	bx	lr
 8000370:	f102 0220 	add.w	r2, r2, #32
 8000374:	fa01 fc02 	lsl.w	ip, r1, r2
 8000378:	f1c2 0220 	rsb	r2, r2, #32
 800037c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000380:	fa21 f202 	lsr.w	r2, r1, r2
 8000384:	eb43 0002 	adc.w	r0, r3, r2
 8000388:	bf08      	it	eq
 800038a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800038e:	4770      	bx	lr

08000390 <__aeabi_fmul>:
 8000390:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000394:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000398:	bf1e      	ittt	ne
 800039a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800039e:	ea92 0f0c 	teqne	r2, ip
 80003a2:	ea93 0f0c 	teqne	r3, ip
 80003a6:	d06f      	beq.n	8000488 <__aeabi_fmul+0xf8>
 80003a8:	441a      	add	r2, r3
 80003aa:	ea80 0c01 	eor.w	ip, r0, r1
 80003ae:	0240      	lsls	r0, r0, #9
 80003b0:	bf18      	it	ne
 80003b2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80003b6:	d01e      	beq.n	80003f6 <__aeabi_fmul+0x66>
 80003b8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80003bc:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003c0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003c4:	fba0 3101 	umull	r3, r1, r0, r1
 80003c8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003cc:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003d0:	bf3e      	ittt	cc
 80003d2:	0049      	lslcc	r1, r1, #1
 80003d4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003d8:	005b      	lslcc	r3, r3, #1
 80003da:	ea40 0001 	orr.w	r0, r0, r1
 80003de:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003e2:	2afd      	cmp	r2, #253	; 0xfd
 80003e4:	d81d      	bhi.n	8000422 <__aeabi_fmul+0x92>
 80003e6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003ea:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003ee:	bf08      	it	eq
 80003f0:	f020 0001 	biceq.w	r0, r0, #1
 80003f4:	4770      	bx	lr
 80003f6:	f090 0f00 	teq	r0, #0
 80003fa:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003fe:	bf08      	it	eq
 8000400:	0249      	lsleq	r1, r1, #9
 8000402:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000406:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800040a:	3a7f      	subs	r2, #127	; 0x7f
 800040c:	bfc2      	ittt	gt
 800040e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000412:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000416:	4770      	bxgt	lr
 8000418:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800041c:	f04f 0300 	mov.w	r3, #0
 8000420:	3a01      	subs	r2, #1
 8000422:	dc5d      	bgt.n	80004e0 <__aeabi_fmul+0x150>
 8000424:	f112 0f19 	cmn.w	r2, #25
 8000428:	bfdc      	itt	le
 800042a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800042e:	4770      	bxle	lr
 8000430:	f1c2 0200 	rsb	r2, r2, #0
 8000434:	0041      	lsls	r1, r0, #1
 8000436:	fa21 f102 	lsr.w	r1, r1, r2
 800043a:	f1c2 0220 	rsb	r2, r2, #32
 800043e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000442:	ea5f 0031 	movs.w	r0, r1, rrx
 8000446:	f140 0000 	adc.w	r0, r0, #0
 800044a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800044e:	bf08      	it	eq
 8000450:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000454:	4770      	bx	lr
 8000456:	f092 0f00 	teq	r2, #0
 800045a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800045e:	bf02      	ittt	eq
 8000460:	0040      	lsleq	r0, r0, #1
 8000462:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000466:	3a01      	subeq	r2, #1
 8000468:	d0f9      	beq.n	800045e <__aeabi_fmul+0xce>
 800046a:	ea40 000c 	orr.w	r0, r0, ip
 800046e:	f093 0f00 	teq	r3, #0
 8000472:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000476:	bf02      	ittt	eq
 8000478:	0049      	lsleq	r1, r1, #1
 800047a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800047e:	3b01      	subeq	r3, #1
 8000480:	d0f9      	beq.n	8000476 <__aeabi_fmul+0xe6>
 8000482:	ea41 010c 	orr.w	r1, r1, ip
 8000486:	e78f      	b.n	80003a8 <__aeabi_fmul+0x18>
 8000488:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800048c:	ea92 0f0c 	teq	r2, ip
 8000490:	bf18      	it	ne
 8000492:	ea93 0f0c 	teqne	r3, ip
 8000496:	d00a      	beq.n	80004ae <__aeabi_fmul+0x11e>
 8000498:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800049c:	bf18      	it	ne
 800049e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80004a2:	d1d8      	bne.n	8000456 <__aeabi_fmul+0xc6>
 80004a4:	ea80 0001 	eor.w	r0, r0, r1
 80004a8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004ac:	4770      	bx	lr
 80004ae:	f090 0f00 	teq	r0, #0
 80004b2:	bf17      	itett	ne
 80004b4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80004b8:	4608      	moveq	r0, r1
 80004ba:	f091 0f00 	teqne	r1, #0
 80004be:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80004c2:	d014      	beq.n	80004ee <__aeabi_fmul+0x15e>
 80004c4:	ea92 0f0c 	teq	r2, ip
 80004c8:	d101      	bne.n	80004ce <__aeabi_fmul+0x13e>
 80004ca:	0242      	lsls	r2, r0, #9
 80004cc:	d10f      	bne.n	80004ee <__aeabi_fmul+0x15e>
 80004ce:	ea93 0f0c 	teq	r3, ip
 80004d2:	d103      	bne.n	80004dc <__aeabi_fmul+0x14c>
 80004d4:	024b      	lsls	r3, r1, #9
 80004d6:	bf18      	it	ne
 80004d8:	4608      	movne	r0, r1
 80004da:	d108      	bne.n	80004ee <__aeabi_fmul+0x15e>
 80004dc:	ea80 0001 	eor.w	r0, r0, r1
 80004e0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004e4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004e8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004ec:	4770      	bx	lr
 80004ee:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004f2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004f6:	4770      	bx	lr

080004f8 <__aeabi_fdiv>:
 80004f8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004fc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000500:	bf1e      	ittt	ne
 8000502:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000506:	ea92 0f0c 	teqne	r2, ip
 800050a:	ea93 0f0c 	teqne	r3, ip
 800050e:	d069      	beq.n	80005e4 <__aeabi_fdiv+0xec>
 8000510:	eba2 0203 	sub.w	r2, r2, r3
 8000514:	ea80 0c01 	eor.w	ip, r0, r1
 8000518:	0249      	lsls	r1, r1, #9
 800051a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800051e:	d037      	beq.n	8000590 <__aeabi_fdiv+0x98>
 8000520:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000524:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000528:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 800052c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000530:	428b      	cmp	r3, r1
 8000532:	bf38      	it	cc
 8000534:	005b      	lslcc	r3, r3, #1
 8000536:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 800053a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800053e:	428b      	cmp	r3, r1
 8000540:	bf24      	itt	cs
 8000542:	1a5b      	subcs	r3, r3, r1
 8000544:	ea40 000c 	orrcs.w	r0, r0, ip
 8000548:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 800054c:	bf24      	itt	cs
 800054e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000552:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000556:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800055a:	bf24      	itt	cs
 800055c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000560:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000564:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000568:	bf24      	itt	cs
 800056a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800056e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000572:	011b      	lsls	r3, r3, #4
 8000574:	bf18      	it	ne
 8000576:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800057a:	d1e0      	bne.n	800053e <__aeabi_fdiv+0x46>
 800057c:	2afd      	cmp	r2, #253	; 0xfd
 800057e:	f63f af50 	bhi.w	8000422 <__aeabi_fmul+0x92>
 8000582:	428b      	cmp	r3, r1
 8000584:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000588:	bf08      	it	eq
 800058a:	f020 0001 	biceq.w	r0, r0, #1
 800058e:	4770      	bx	lr
 8000590:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000594:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000598:	327f      	adds	r2, #127	; 0x7f
 800059a:	bfc2      	ittt	gt
 800059c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80005a0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80005a4:	4770      	bxgt	lr
 80005a6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80005aa:	f04f 0300 	mov.w	r3, #0
 80005ae:	3a01      	subs	r2, #1
 80005b0:	e737      	b.n	8000422 <__aeabi_fmul+0x92>
 80005b2:	f092 0f00 	teq	r2, #0
 80005b6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80005ba:	bf02      	ittt	eq
 80005bc:	0040      	lsleq	r0, r0, #1
 80005be:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80005c2:	3a01      	subeq	r2, #1
 80005c4:	d0f9      	beq.n	80005ba <__aeabi_fdiv+0xc2>
 80005c6:	ea40 000c 	orr.w	r0, r0, ip
 80005ca:	f093 0f00 	teq	r3, #0
 80005ce:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005d2:	bf02      	ittt	eq
 80005d4:	0049      	lsleq	r1, r1, #1
 80005d6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005da:	3b01      	subeq	r3, #1
 80005dc:	d0f9      	beq.n	80005d2 <__aeabi_fdiv+0xda>
 80005de:	ea41 010c 	orr.w	r1, r1, ip
 80005e2:	e795      	b.n	8000510 <__aeabi_fdiv+0x18>
 80005e4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005e8:	ea92 0f0c 	teq	r2, ip
 80005ec:	d108      	bne.n	8000600 <__aeabi_fdiv+0x108>
 80005ee:	0242      	lsls	r2, r0, #9
 80005f0:	f47f af7d 	bne.w	80004ee <__aeabi_fmul+0x15e>
 80005f4:	ea93 0f0c 	teq	r3, ip
 80005f8:	f47f af70 	bne.w	80004dc <__aeabi_fmul+0x14c>
 80005fc:	4608      	mov	r0, r1
 80005fe:	e776      	b.n	80004ee <__aeabi_fmul+0x15e>
 8000600:	ea93 0f0c 	teq	r3, ip
 8000604:	d104      	bne.n	8000610 <__aeabi_fdiv+0x118>
 8000606:	024b      	lsls	r3, r1, #9
 8000608:	f43f af4c 	beq.w	80004a4 <__aeabi_fmul+0x114>
 800060c:	4608      	mov	r0, r1
 800060e:	e76e      	b.n	80004ee <__aeabi_fmul+0x15e>
 8000610:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000614:	bf18      	it	ne
 8000616:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800061a:	d1ca      	bne.n	80005b2 <__aeabi_fdiv+0xba>
 800061c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000620:	f47f af5c 	bne.w	80004dc <__aeabi_fmul+0x14c>
 8000624:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000628:	f47f af3c 	bne.w	80004a4 <__aeabi_fmul+0x114>
 800062c:	e75f      	b.n	80004ee <__aeabi_fmul+0x15e>
 800062e:	bf00      	nop

08000630 <__gesf2>:
 8000630:	f04f 3cff 	mov.w	ip, #4294967295
 8000634:	e006      	b.n	8000644 <__cmpsf2+0x4>
 8000636:	bf00      	nop

08000638 <__lesf2>:
 8000638:	f04f 0c01 	mov.w	ip, #1
 800063c:	e002      	b.n	8000644 <__cmpsf2+0x4>
 800063e:	bf00      	nop

08000640 <__cmpsf2>:
 8000640:	f04f 0c01 	mov.w	ip, #1
 8000644:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000648:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800064c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000650:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000654:	bf18      	it	ne
 8000656:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800065a:	d011      	beq.n	8000680 <__cmpsf2+0x40>
 800065c:	b001      	add	sp, #4
 800065e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000662:	bf18      	it	ne
 8000664:	ea90 0f01 	teqne	r0, r1
 8000668:	bf58      	it	pl
 800066a:	ebb2 0003 	subspl.w	r0, r2, r3
 800066e:	bf88      	it	hi
 8000670:	17c8      	asrhi	r0, r1, #31
 8000672:	bf38      	it	cc
 8000674:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000678:	bf18      	it	ne
 800067a:	f040 0001 	orrne.w	r0, r0, #1
 800067e:	4770      	bx	lr
 8000680:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000684:	d102      	bne.n	800068c <__cmpsf2+0x4c>
 8000686:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800068a:	d105      	bne.n	8000698 <__cmpsf2+0x58>
 800068c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000690:	d1e4      	bne.n	800065c <__cmpsf2+0x1c>
 8000692:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000696:	d0e1      	beq.n	800065c <__cmpsf2+0x1c>
 8000698:	f85d 0b04 	ldr.w	r0, [sp], #4
 800069c:	4770      	bx	lr
 800069e:	bf00      	nop

080006a0 <__aeabi_cfrcmple>:
 80006a0:	4684      	mov	ip, r0
 80006a2:	4608      	mov	r0, r1
 80006a4:	4661      	mov	r1, ip
 80006a6:	e7ff      	b.n	80006a8 <__aeabi_cfcmpeq>

080006a8 <__aeabi_cfcmpeq>:
 80006a8:	b50f      	push	{r0, r1, r2, r3, lr}
 80006aa:	f7ff ffc9 	bl	8000640 <__cmpsf2>
 80006ae:	2800      	cmp	r0, #0
 80006b0:	bf48      	it	mi
 80006b2:	f110 0f00 	cmnmi.w	r0, #0
 80006b6:	bd0f      	pop	{r0, r1, r2, r3, pc}

080006b8 <__aeabi_fcmpeq>:
 80006b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006bc:	f7ff fff4 	bl	80006a8 <__aeabi_cfcmpeq>
 80006c0:	bf0c      	ite	eq
 80006c2:	2001      	moveq	r0, #1
 80006c4:	2000      	movne	r0, #0
 80006c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ca:	bf00      	nop

080006cc <__aeabi_fcmplt>:
 80006cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d0:	f7ff ffea 	bl	80006a8 <__aeabi_cfcmpeq>
 80006d4:	bf34      	ite	cc
 80006d6:	2001      	movcc	r0, #1
 80006d8:	2000      	movcs	r0, #0
 80006da:	f85d fb08 	ldr.w	pc, [sp], #8
 80006de:	bf00      	nop

080006e0 <__aeabi_fcmple>:
 80006e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e4:	f7ff ffe0 	bl	80006a8 <__aeabi_cfcmpeq>
 80006e8:	bf94      	ite	ls
 80006ea:	2001      	movls	r0, #1
 80006ec:	2000      	movhi	r0, #0
 80006ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f2:	bf00      	nop

080006f4 <__aeabi_fcmpge>:
 80006f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006f8:	f7ff ffd2 	bl	80006a0 <__aeabi_cfrcmple>
 80006fc:	bf94      	ite	ls
 80006fe:	2001      	movls	r0, #1
 8000700:	2000      	movhi	r0, #0
 8000702:	f85d fb08 	ldr.w	pc, [sp], #8
 8000706:	bf00      	nop

08000708 <__aeabi_fcmpgt>:
 8000708:	f84d ed08 	str.w	lr, [sp, #-8]!
 800070c:	f7ff ffc8 	bl	80006a0 <__aeabi_cfrcmple>
 8000710:	bf34      	ite	cc
 8000712:	2001      	movcc	r0, #1
 8000714:	2000      	movcs	r0, #0
 8000716:	f85d fb08 	ldr.w	pc, [sp], #8
 800071a:	bf00      	nop

0800071c <Mount_SD>:
}



FRESULT Mount_SD (const TCHAR* path)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b082      	sub	sp, #8
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
	//fresult =
	return(f_mount(&fs, path, 1));
 8000724:	2201      	movs	r2, #1
 8000726:	6879      	ldr	r1, [r7, #4]
 8000728:	4803      	ldr	r0, [pc, #12]	; (8000738 <Mount_SD+0x1c>)
 800072a:	f009 fa59 	bl	8009be0 <f_mount>
 800072e:	4603      	mov	r3, r0
		HD44780_Clear();
		HD44780_SetCursor(0, 0);
		HD44780_PrintStr("NO SD");
	}
	else HD44780_PrintStr("Iniciando");*/
}
 8000730:	4618      	mov	r0, r3
 8000732:	3708      	adds	r7, #8
 8000734:	46bd      	mov	sp, r7
 8000736:	bd80      	pop	{r7, pc}
 8000738:	200000c8 	.word	0x200000c8

0800073c <Unmount_SD>:

void Unmount_SD (const TCHAR* path)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
	fresult = f_mount(NULL, path, 1);
 8000744:	2201      	movs	r2, #1
 8000746:	6879      	ldr	r1, [r7, #4]
 8000748:	2000      	movs	r0, #0
 800074a:	f009 fa49 	bl	8009be0 <f_mount>
 800074e:	4603      	mov	r3, r0
 8000750:	461a      	mov	r2, r3
 8000752:	4b03      	ldr	r3, [pc, #12]	; (8000760 <Unmount_SD+0x24>)
 8000754:	701a      	strb	r2, [r3, #0]
	/*if (fresult == FR_OK) Send_Uart ("SD CARD UNMOUNTED successfully...\n\n\n");
	else Send_Uart("ERROR!!! in UNMOUNTING SD CARD\n\n\n");*/
}
 8000756:	bf00      	nop
 8000758:	3708      	adds	r7, #8
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	20000540 	.word	0x20000540

08000764 <Write_File>:




FRESULT Write_File (char *name, char *data, uint32_t size)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b084      	sub	sp, #16
 8000768:	af00      	add	r7, sp, #0
 800076a:	60f8      	str	r0, [r7, #12]
 800076c:	60b9      	str	r1, [r7, #8]
 800076e:	607a      	str	r2, [r7, #4]

	/**** check whether the file exists or not ****/
	fresult = f_stat (name, &fno);
 8000770:	491a      	ldr	r1, [pc, #104]	; (80007dc <Write_File+0x78>)
 8000772:	68f8      	ldr	r0, [r7, #12]
 8000774:	f00a f9c6 	bl	800ab04 <f_stat>
 8000778:	4603      	mov	r3, r0
 800077a:	461a      	mov	r2, r3
 800077c:	4b18      	ldr	r3, [pc, #96]	; (80007e0 <Write_File+0x7c>)
 800077e:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK)
 8000780:	4b17      	ldr	r3, [pc, #92]	; (80007e0 <Write_File+0x7c>)
 8000782:	781b      	ldrb	r3, [r3, #0]
 8000784:	2b00      	cmp	r3, #0
 8000786:	d002      	beq.n	800078e <Write_File+0x2a>
		sprintf (buf, "Error en SD");
		HD44780_Clear();
		HD44780_SetCursor(0, 0);
		HD44780_PrintStr(buf);
	    vPortFree(buf);*/
	    return fresult;
 8000788:	4b15      	ldr	r3, [pc, #84]	; (80007e0 <Write_File+0x7c>)
 800078a:	781b      	ldrb	r3, [r3, #0]
 800078c:	e022      	b.n	80007d4 <Write_File+0x70>
	}

	else
	{
	    /* Create a file with read write access and open it */
	    fresult = f_open(&fil, name, FA_OPEN_EXISTING | FA_WRITE);
 800078e:	2202      	movs	r2, #2
 8000790:	68f9      	ldr	r1, [r7, #12]
 8000792:	4814      	ldr	r0, [pc, #80]	; (80007e4 <Write_File+0x80>)
 8000794:	f009 fa8c 	bl	8009cb0 <f_open>
 8000798:	4603      	mov	r3, r0
 800079a:	461a      	mov	r2, r3
 800079c:	4b10      	ldr	r3, [pc, #64]	; (80007e0 <Write_File+0x7c>)
 800079e:	701a      	strb	r2, [r3, #0]
	    if (fresult != FR_OK)
 80007a0:	4b0f      	ldr	r3, [pc, #60]	; (80007e0 <Write_File+0x7c>)
 80007a2:	781b      	ldrb	r3, [r3, #0]
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d002      	beq.n	80007ae <Write_File+0x4a>
			sprintf (buf, "Error en SD");
			HD44780_Clear();
			HD44780_SetCursor(0, 0);
			HD44780_PrintStr(buf);
	        vPortFree(buf);*/
	        return fresult;
 80007a8:	4b0d      	ldr	r3, [pc, #52]	; (80007e0 <Write_File+0x7c>)
 80007aa:	781b      	ldrb	r3, [r3, #0]
 80007ac:	e012      	b.n	80007d4 <Write_File+0x70>

	    else
	    {
	    	//data = pvPortMalloc(size);
	    	//size_t len = strlen(data);
	    	fresult = f_write(&fil, data, size, &bw);
 80007ae:	4b0e      	ldr	r3, [pc, #56]	; (80007e8 <Write_File+0x84>)
 80007b0:	687a      	ldr	r2, [r7, #4]
 80007b2:	68b9      	ldr	r1, [r7, #8]
 80007b4:	480b      	ldr	r0, [pc, #44]	; (80007e4 <Write_File+0x80>)
 80007b6:	f009 feb5 	bl	800a524 <f_write>
 80007ba:	4603      	mov	r3, r0
 80007bc:	461a      	mov	r2, r3
 80007be:	4b08      	ldr	r3, [pc, #32]	; (80007e0 <Write_File+0x7c>)
 80007c0:	701a      	strb	r2, [r3, #0]
	    		HD44780_PrintStr(buf);
	    		vPortFree(buf);*/
	    	}

	    	/* Close file */
	    	fresult = f_close(&fil);
 80007c2:	4808      	ldr	r0, [pc, #32]	; (80007e4 <Write_File+0x80>)
 80007c4:	f00a f96e 	bl	800aaa4 <f_close>
 80007c8:	4603      	mov	r3, r0
 80007ca:	461a      	mov	r2, r3
 80007cc:	4b04      	ldr	r3, [pc, #16]	; (80007e0 <Write_File+0x7c>)
 80007ce:	701a      	strb	r2, [r3, #0]
	    		sprintf (buf, "File *%s* is WRITTEN and CLOSED successfully\n", name);
	    		Send_Uart(buf);
	    		vPortFree(buf);
	    	}*/
	    }
	    return fresult;
 80007d0:	4b03      	ldr	r3, [pc, #12]	; (80007e0 <Write_File+0x7c>)
 80007d2:	781b      	ldrb	r3, [r3, #0]
	}
}
 80007d4:	4618      	mov	r0, r3
 80007d6:	3710      	adds	r7, #16
 80007d8:	46bd      	mov	sp, r7
 80007da:	bd80      	pop	{r7, pc}
 80007dc:	20000528 	.word	0x20000528
 80007e0:	20000540 	.word	0x20000540
 80007e4:	200002fc 	.word	0x200002fc
 80007e8:	20000548 	.word	0x20000548

080007ec <Read_File>:

FRESULT Read_File (char *name,char *lectura)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b086      	sub	sp, #24
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
 80007f4:	6039      	str	r1, [r7, #0]
	/**** check whether the file exists or not ****/
	fresult = f_stat (name, &fno);
 80007f6:	493e      	ldr	r1, [pc, #248]	; (80008f0 <Read_File+0x104>)
 80007f8:	6878      	ldr	r0, [r7, #4]
 80007fa:	f00a f983 	bl	800ab04 <f_stat>
 80007fe:	4603      	mov	r3, r0
 8000800:	461a      	mov	r2, r3
 8000802:	4b3c      	ldr	r3, [pc, #240]	; (80008f4 <Read_File+0x108>)
 8000804:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK)
 8000806:	4b3b      	ldr	r3, [pc, #236]	; (80008f4 <Read_File+0x108>)
 8000808:	781b      	ldrb	r3, [r3, #0]
 800080a:	2b00      	cmp	r3, #0
 800080c:	d016      	beq.n	800083c <Read_File+0x50>
	{
		char *buf = pvPortMalloc(100*sizeof(char));
 800080e:	2064      	movs	r0, #100	; 0x64
 8000810:	f00c fdb4 	bl	800d37c <pvPortMalloc>
 8000814:	60f8      	str	r0, [r7, #12]
		sprintf (buf, "Error en SD");
 8000816:	4938      	ldr	r1, [pc, #224]	; (80008f8 <Read_File+0x10c>)
 8000818:	68f8      	ldr	r0, [r7, #12]
 800081a:	f00d f8db 	bl	800d9d4 <siprintf>
		HD44780_Clear();
 800081e:	f001 fae1 	bl	8001de4 <HD44780_Clear>
		HD44780_SetCursor(0, 0);
 8000822:	2100      	movs	r1, #0
 8000824:	2000      	movs	r0, #0
 8000826:	f001 faf3 	bl	8001e10 <HD44780_SetCursor>
		HD44780_PrintStr(buf);
 800082a:	68f8      	ldr	r0, [r7, #12]
 800082c:	f001 fbb9 	bl	8001fa2 <HD44780_PrintStr>
		vPortFree(buf);
 8000830:	68f8      	ldr	r0, [r7, #12]
 8000832:	f00c fe67 	bl	800d504 <vPortFree>
	    return fresult;
 8000836:	4b2f      	ldr	r3, [pc, #188]	; (80008f4 <Read_File+0x108>)
 8000838:	781b      	ldrb	r3, [r3, #0]
 800083a:	e055      	b.n	80008e8 <Read_File+0xfc>
	}

	else
	{
		/* Open file to read */
		fresult = f_open(&fil, name, FA_READ);
 800083c:	2201      	movs	r2, #1
 800083e:	6879      	ldr	r1, [r7, #4]
 8000840:	482e      	ldr	r0, [pc, #184]	; (80008fc <Read_File+0x110>)
 8000842:	f009 fa35 	bl	8009cb0 <f_open>
 8000846:	4603      	mov	r3, r0
 8000848:	461a      	mov	r2, r3
 800084a:	4b2a      	ldr	r3, [pc, #168]	; (80008f4 <Read_File+0x108>)
 800084c:	701a      	strb	r2, [r3, #0]

		if (fresult != FR_OK)
 800084e:	4b29      	ldr	r3, [pc, #164]	; (80008f4 <Read_File+0x108>)
 8000850:	781b      	ldrb	r3, [r3, #0]
 8000852:	2b00      	cmp	r3, #0
 8000854:	d016      	beq.n	8000884 <Read_File+0x98>
		{
			char *buf = pvPortMalloc(100*sizeof(char));
 8000856:	2064      	movs	r0, #100	; 0x64
 8000858:	f00c fd90 	bl	800d37c <pvPortMalloc>
 800085c:	6138      	str	r0, [r7, #16]
			sprintf (buf, "Error en SD");
 800085e:	4926      	ldr	r1, [pc, #152]	; (80008f8 <Read_File+0x10c>)
 8000860:	6938      	ldr	r0, [r7, #16]
 8000862:	f00d f8b7 	bl	800d9d4 <siprintf>
			HD44780_Clear();
 8000866:	f001 fabd 	bl	8001de4 <HD44780_Clear>
			HD44780_SetCursor(0, 0);
 800086a:	2100      	movs	r1, #0
 800086c:	2000      	movs	r0, #0
 800086e:	f001 facf 	bl	8001e10 <HD44780_SetCursor>
			HD44780_PrintStr(buf);
 8000872:	6938      	ldr	r0, [r7, #16]
 8000874:	f001 fb95 	bl	8001fa2 <HD44780_PrintStr>
		    vPortFree(buf);
 8000878:	6938      	ldr	r0, [r7, #16]
 800087a:	f00c fe43 	bl	800d504 <vPortFree>
		    return fresult;
 800087e:	4b1d      	ldr	r3, [pc, #116]	; (80008f4 <Read_File+0x108>)
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	e031      	b.n	80008e8 <Read_File+0xfc>

		/* Read data from the file
		* see the function details for the arguments */

		//char *buffer = pvPortMalloc(sizeof(f_size(&fil)));
		fresult = f_read (&fil, lectura, strlen(lectura), &br);
 8000884:	6838      	ldr	r0, [r7, #0]
 8000886:	f7ff fc6d 	bl	8000164 <strlen>
 800088a:	4602      	mov	r2, r0
 800088c:	4b1c      	ldr	r3, [pc, #112]	; (8000900 <Read_File+0x114>)
 800088e:	6839      	ldr	r1, [r7, #0]
 8000890:	481a      	ldr	r0, [pc, #104]	; (80008fc <Read_File+0x110>)
 8000892:	f009 fc92 	bl	800a1ba <f_read>
 8000896:	4603      	mov	r3, r0
 8000898:	461a      	mov	r2, r3
 800089a:	4b16      	ldr	r3, [pc, #88]	; (80008f4 <Read_File+0x108>)
 800089c:	701a      	strb	r2, [r3, #0]
		if (fresult != FR_OK)
 800089e:	4b15      	ldr	r3, [pc, #84]	; (80008f4 <Read_File+0x108>)
 80008a0:	781b      	ldrb	r3, [r3, #0]
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d017      	beq.n	80008d6 <Read_File+0xea>
		{
			char *buf = pvPortMalloc(100*sizeof(char));
 80008a6:	2064      	movs	r0, #100	; 0x64
 80008a8:	f00c fd68 	bl	800d37c <pvPortMalloc>
 80008ac:	6178      	str	r0, [r7, #20]
			vPortFree(buf);
 80008ae:	6978      	ldr	r0, [r7, #20]
 80008b0:	f00c fe28 	bl	800d504 <vPortFree>
			sprintf (buf, "Error en SD");
 80008b4:	4910      	ldr	r1, [pc, #64]	; (80008f8 <Read_File+0x10c>)
 80008b6:	6978      	ldr	r0, [r7, #20]
 80008b8:	f00d f88c 	bl	800d9d4 <siprintf>
			HD44780_Clear();
 80008bc:	f001 fa92 	bl	8001de4 <HD44780_Clear>
			HD44780_SetCursor(0, 0);
 80008c0:	2100      	movs	r1, #0
 80008c2:	2000      	movs	r0, #0
 80008c4:	f001 faa4 	bl	8001e10 <HD44780_SetCursor>
			HD44780_PrintStr(buf);
 80008c8:	6978      	ldr	r0, [r7, #20]
 80008ca:	f001 fb6a 	bl	8001fa2 <HD44780_PrintStr>
		  	vPortFree(buf);
 80008ce:	6978      	ldr	r0, [r7, #20]
 80008d0:	f00c fe18 	bl	800d504 <vPortFree>
 80008d4:	e006      	b.n	80008e4 <Read_File+0xf8>
			}

			vPortFree(buffer);*/

			/* Close file */
			fresult = f_close(&fil);
 80008d6:	4809      	ldr	r0, [pc, #36]	; (80008fc <Read_File+0x110>)
 80008d8:	f00a f8e4 	bl	800aaa4 <f_close>
 80008dc:	4603      	mov	r3, r0
 80008de:	461a      	mov	r2, r3
 80008e0:	4b04      	ldr	r3, [pc, #16]	; (80008f4 <Read_File+0x108>)
 80008e2:	701a      	strb	r2, [r3, #0]
				sprintf (buf, "File *%s* CLOSED successfully\n", name);
				Send_Uart(buf);
				vPortFree(buf);
			}*/
		}
	    return fresult;
 80008e4:	4b03      	ldr	r3, [pc, #12]	; (80008f4 <Read_File+0x108>)
 80008e6:	781b      	ldrb	r3, [r3, #0]
	}
}
 80008e8:	4618      	mov	r0, r3
 80008ea:	3718      	adds	r7, #24
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	20000528 	.word	0x20000528
 80008f4:	20000540 	.word	0x20000540
 80008f8:	0800e2b8 	.word	0x0800e2b8
 80008fc:	200002fc 	.word	0x200002fc
 8000900:	20000544 	.word	0x20000544

08000904 <USART_ReceiveData>:


char *crcOK;

uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8000904:	b480      	push	{r7}
 8000906:	b083      	sub	sp, #12
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	685b      	ldr	r3, [r3, #4]
 8000910:	b29b      	uxth	r3, r3
 8000912:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000916:	b29b      	uxth	r3, r3
}
 8000918:	4618      	mov	r0, r3
 800091a:	370c      	adds	r7, #12
 800091c:	46bd      	mov	sp, r7
 800091e:	bc80      	pop	{r7}
 8000920:	4770      	bx	lr

08000922 <USART_SendData>:

void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8000922:	b480      	push	{r7}
 8000924:	b083      	sub	sp, #12
 8000926:	af00      	add	r7, sp, #0
 8000928:	6078      	str	r0, [r7, #4]
 800092a:	460b      	mov	r3, r1
 800092c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data));

  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 800092e:	887b      	ldrh	r3, [r7, #2]
 8000930:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	605a      	str	r2, [r3, #4]
}
 8000938:	bf00      	nop
 800093a:	370c      	adds	r7, #12
 800093c:	46bd      	mov	sp, r7
 800093e:	bc80      	pop	{r7}
 8000940:	4770      	bx	lr
	...

08000944 <usart_setup>:


uint8_t getUsartIndex(void);

void usart_setup(uint32_t baud) {
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]

	ow_uart.Instance = OW_USART;
 800094c:	4b15      	ldr	r3, [pc, #84]	; (80009a4 <usart_setup+0x60>)
 800094e:	4a16      	ldr	r2, [pc, #88]	; (80009a8 <usart_setup+0x64>)
 8000950:	601a      	str	r2, [r3, #0]
	ow_uart.Init.BaudRate = baud;
 8000952:	4a14      	ldr	r2, [pc, #80]	; (80009a4 <usart_setup+0x60>)
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	6053      	str	r3, [r2, #4]
	ow_uart.Init.WordLength = UART_WORDLENGTH_8B;
 8000958:	4b12      	ldr	r3, [pc, #72]	; (80009a4 <usart_setup+0x60>)
 800095a:	2200      	movs	r2, #0
 800095c:	609a      	str	r2, [r3, #8]
	ow_uart.Init.StopBits = UART_STOPBITS_1;
 800095e:	4b11      	ldr	r3, [pc, #68]	; (80009a4 <usart_setup+0x60>)
 8000960:	2200      	movs	r2, #0
 8000962:	60da      	str	r2, [r3, #12]
	ow_uart.Init.Parity = UART_PARITY_NONE;
 8000964:	4b0f      	ldr	r3, [pc, #60]	; (80009a4 <usart_setup+0x60>)
 8000966:	2200      	movs	r2, #0
 8000968:	611a      	str	r2, [r3, #16]
	ow_uart.Init.Mode = UART_MODE_TX_RX;
 800096a:	4b0e      	ldr	r3, [pc, #56]	; (80009a4 <usart_setup+0x60>)
 800096c:	220c      	movs	r2, #12
 800096e:	615a      	str	r2, [r3, #20]
	ow_uart.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000970:	4b0c      	ldr	r3, [pc, #48]	; (80009a4 <usart_setup+0x60>)
 8000972:	2200      	movs	r2, #0
 8000974:	619a      	str	r2, [r3, #24]
	ow_uart.Init.OverSampling = UART_OVERSAMPLING_16;
 8000976:	4b0b      	ldr	r3, [pc, #44]	; (80009a4 <usart_setup+0x60>)
 8000978:	2200      	movs	r2, #0
 800097a:	61da      	str	r2, [r3, #28]
	if (HAL_HalfDuplex_Init(&ow_uart) != HAL_OK)
 800097c:	4809      	ldr	r0, [pc, #36]	; (80009a4 <usart_setup+0x60>)
 800097e:	f006 fd83 	bl	8007488 <HAL_HalfDuplex_Init>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d000      	beq.n	800098a <usart_setup+0x46>
	{
		//	    Error_Handler();
		__asm__("NOP");
 8000988:	bf00      	nop
	}

	__HAL_UART_ENABLE_IT(&ow_uart, UART_IT_RXNE);
 800098a:	4b06      	ldr	r3, [pc, #24]	; (80009a4 <usart_setup+0x60>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	68da      	ldr	r2, [r3, #12]
 8000990:	4b04      	ldr	r3, [pc, #16]	; (80009a4 <usart_setup+0x60>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	f042 0220 	orr.w	r2, r2, #32
 8000998:	60da      	str	r2, [r3, #12]
}
 800099a:	bf00      	nop
 800099c:	3708      	adds	r7, #8
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	200009c4 	.word	0x200009c4
 80009a8:	40013800 	.word	0x40013800

080009ac <owInit>:

void owInit(OneWire *ow) {
 80009ac:	b480      	push	{r7}
 80009ae:	b087      	sub	sp, #28
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
  int i=0, k = 0;
 80009b4:	2300      	movs	r3, #0
 80009b6:	617b      	str	r3, [r7, #20]
 80009b8:	2300      	movs	r3, #0
 80009ba:	613b      	str	r3, [r7, #16]
  for (; i < MAXDEVICES_ON_THE_BUS; i++) {
 80009bc:	e015      	b.n	80009ea <owInit+0x3e>
   uint8_t *r = (uint8_t *)&ow->ids[i];      
 80009be:	697b      	ldr	r3, [r7, #20]
 80009c0:	00db      	lsls	r3, r3, #3
 80009c2:	687a      	ldr	r2, [r7, #4]
 80009c4:	4413      	add	r3, r2
 80009c6:	60fb      	str	r3, [r7, #12]
    k=0;
 80009c8:	2300      	movs	r3, #0
 80009ca:	613b      	str	r3, [r7, #16]
    for (; k < 8; k++)
 80009cc:	e007      	b.n	80009de <owInit+0x32>
    r[k] = 0;
 80009ce:	693b      	ldr	r3, [r7, #16]
 80009d0:	68fa      	ldr	r2, [r7, #12]
 80009d2:	4413      	add	r3, r2
 80009d4:	2200      	movs	r2, #0
 80009d6:	701a      	strb	r2, [r3, #0]
    for (; k < 8; k++)
 80009d8:	693b      	ldr	r3, [r7, #16]
 80009da:	3301      	adds	r3, #1
 80009dc:	613b      	str	r3, [r7, #16]
 80009de:	693b      	ldr	r3, [r7, #16]
 80009e0:	2b07      	cmp	r3, #7
 80009e2:	ddf4      	ble.n	80009ce <owInit+0x22>
  for (; i < MAXDEVICES_ON_THE_BUS; i++) {
 80009e4:	697b      	ldr	r3, [r7, #20]
 80009e6:	3301      	adds	r3, #1
 80009e8:	617b      	str	r3, [r7, #20]
 80009ea:	697b      	ldr	r3, [r7, #20]
 80009ec:	2b01      	cmp	r3, #1
 80009ee:	dde6      	ble.n	80009be <owInit+0x12>
  }
  k=0;
 80009f0:	2300      	movs	r3, #0
 80009f2:	613b      	str	r3, [r7, #16]
  for (; k < 8; k++)
 80009f4:	e008      	b.n	8000a08 <owInit+0x5c>
    ow->lastROM[k] = 0x00;
 80009f6:	687a      	ldr	r2, [r7, #4]
 80009f8:	693b      	ldr	r3, [r7, #16]
 80009fa:	4413      	add	r3, r2
 80009fc:	3314      	adds	r3, #20
 80009fe:	2200      	movs	r2, #0
 8000a00:	701a      	strb	r2, [r3, #0]
  for (; k < 8; k++)
 8000a02:	693b      	ldr	r3, [r7, #16]
 8000a04:	3301      	adds	r3, #1
 8000a06:	613b      	str	r3, [r7, #16]
 8000a08:	693b      	ldr	r3, [r7, #16]
 8000a0a:	2b07      	cmp	r3, #7
 8000a0c:	ddf3      	ble.n	80009f6 <owInit+0x4a>
  ow->lastDiscrepancy = 64;
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	2240      	movs	r2, #64	; 0x40
 8000a12:	611a      	str	r2, [r3, #16]

}
 8000a14:	bf00      	nop
 8000a16:	371c      	adds	r7, #28
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bc80      	pop	{r7}
 8000a1c:	4770      	bx	lr
	...

08000a20 <owReadHandler>:

void owReadHandler() { //обработчик прерыания USART
 8000a20:	b590      	push	{r4, r7, lr}
 8000a22:	b083      	sub	sp, #12
 8000a24:	af00      	add	r7, sp, #0
  uint8_t index = getUsartIndex();
 8000a26:	f000 f850 	bl	8000aca <getUsartIndex>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	71fb      	strb	r3, [r7, #7]
  /* Проверяем, что мы вызвали прерывание из-за RXNE. */
  if (((OW_USART->CR1 & USART_CR1_RXNEIE) != 0) &&
 8000a2e:	4b18      	ldr	r3, [pc, #96]	; (8000a90 <owReadHandler+0x70>)
 8000a30:	68db      	ldr	r3, [r3, #12]
 8000a32:	f003 0320 	and.w	r3, r3, #32
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d025      	beq.n	8000a86 <owReadHandler+0x66>
      ((OW_USART->SR & UART_FLAG_RXNE) != (uint16_t)RESET)) {
 8000a3a:	4b15      	ldr	r3, [pc, #84]	; (8000a90 <owReadHandler+0x70>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	f003 0320 	and.w	r3, r3, #32
  if (((OW_USART->CR1 & USART_CR1_RXNEIE) != 0) &&
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d01f      	beq.n	8000a86 <owReadHandler+0x66>

    /* Получаем данные из периферии и сбрасываем флаг*/
		while ((OW_USART->SR & UART_FLAG_RXNE) == (uint16_t)RESET){;}
 8000a46:	bf00      	nop
 8000a48:	4b11      	ldr	r3, [pc, #68]	; (8000a90 <owReadHandler+0x70>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	f003 0320 	and.w	r3, r3, #32
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d0f9      	beq.n	8000a48 <owReadHandler+0x28>
    rc_buffer[index] = USART_ReceiveData(OW_USART);              
 8000a54:	79fc      	ldrb	r4, [r7, #7]
 8000a56:	480e      	ldr	r0, [pc, #56]	; (8000a90 <owReadHandler+0x70>)
 8000a58:	f7ff ff54 	bl	8000904 <USART_ReceiveData>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	461a      	mov	r2, r3
 8000a60:	4b0c      	ldr	r3, [pc, #48]	; (8000a94 <owReadHandler+0x74>)
 8000a62:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
    recvFlag &= ~(1 << index);//сбрасываем флаг ответ получен после 
 8000a66:	79fb      	ldrb	r3, [r7, #7]
 8000a68:	2201      	movs	r2, #1
 8000a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a6e:	b25b      	sxtb	r3, r3
 8000a70:	43db      	mvns	r3, r3
 8000a72:	b25a      	sxtb	r2, r3
 8000a74:	4b08      	ldr	r3, [pc, #32]	; (8000a98 <owReadHandler+0x78>)
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	b2db      	uxtb	r3, r3
 8000a7a:	b25b      	sxtb	r3, r3
 8000a7c:	4013      	ands	r3, r2
 8000a7e:	b25b      	sxtb	r3, r3
 8000a80:	b2da      	uxtb	r2, r3
 8000a82:	4b05      	ldr	r3, [pc, #20]	; (8000a98 <owReadHandler+0x78>)
 8000a84:	701a      	strb	r2, [r3, #0]
  }
}
 8000a86:	bf00      	nop
 8000a88:	370c      	adds	r7, #12
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd90      	pop	{r4, r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	40013800 	.word	0x40013800
 8000a94:	20000550 	.word	0x20000550
 8000a98:	2000054c 	.word	0x2000054c

08000a9c <owResetCmd>:
 *
 * @param N usart -- выбранный для реализации 1wire usart
 * @return Возвращает 1 если на шине кто-то есть и 0 в противном случае
 */

  uint16_t owResetCmd() {
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b082      	sub	sp, #8
 8000aa0:	af00      	add	r7, sp, #0
	uint16_t owPresence;
	
	usart_setup(9600);
 8000aa2:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 8000aa6:	f7ff ff4d 	bl	8000944 <usart_setup>

  owSend(0xF0); // Send RESET отправляем импуль сброса
 8000aaa:	20f0      	movs	r0, #240	; 0xf0
 8000aac:	f000 f814 	bl	8000ad8 <owSend>
  owPresence = owEchoRead(); // Ждём PRESENCE на шине и вовзращаем, что есть
 8000ab0:	f000 f850 	bl	8000b54 <owEchoRead>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	80fb      	strh	r3, [r7, #6]

	usart_setup(115200);// перенастраиваем скорость UART
 8000ab8:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8000abc:	f7ff ff42 	bl	8000944 <usart_setup>
  return owPresence;
 8000ac0:	88fb      	ldrh	r3, [r7, #6]
}
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	3708      	adds	r7, #8
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}

08000aca <getUsartIndex>:

uint8_t getUsartIndex() {// смотрит по номеру UART c каким будет идти работа
 8000aca:	b480      	push	{r7}
 8000acc:	af00      	add	r7, sp, #0
//	uint8_t result;
//	if(OW_USART==USART1)result = 0;
//	else if (OW_USART==USART2)result = 1;
//	else if (OW_USART==USART3)result = 2;
	return 0;
 8000ace:	2300      	movs	r3, #0
}
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bc80      	pop	{r7}
 8000ad6:	4770      	bx	lr

08000ad8 <owSend>:

void owSend(uint16_t data) {
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b082      	sub	sp, #8
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	4603      	mov	r3, r0
 8000ae0:	80fb      	strh	r3, [r7, #6]
  recvFlag |= (1 << getUsartIndex());//устанавливаем флаг если попадем в обработчик прерывания там он сбросится
 8000ae2:	f7ff fff2 	bl	8000aca <getUsartIndex>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	461a      	mov	r2, r3
 8000aea:	2301      	movs	r3, #1
 8000aec:	4093      	lsls	r3, r2
 8000aee:	b25a      	sxtb	r2, r3
 8000af0:	4b0d      	ldr	r3, [pc, #52]	; (8000b28 <owSend+0x50>)
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	b2db      	uxtb	r3, r3
 8000af6:	b25b      	sxtb	r3, r3
 8000af8:	4313      	orrs	r3, r2
 8000afa:	b25b      	sxtb	r3, r3
 8000afc:	b2da      	uxtb	r2, r3
 8000afe:	4b0a      	ldr	r3, [pc, #40]	; (8000b28 <owSend+0x50>)
 8000b00:	701a      	strb	r2, [r3, #0]
  USART_SendData(OW_USART, data);//отправляем данные
 8000b02:	88fb      	ldrh	r3, [r7, #6]
 8000b04:	4619      	mov	r1, r3
 8000b06:	4809      	ldr	r0, [pc, #36]	; (8000b2c <owSend+0x54>)
 8000b08:	f7ff ff0b 	bl	8000922 <USART_SendData>
	while(__HAL_UART_GET_FLAG(&ow_uart, UART_FLAG_TC) == RESET);//ждем пока передача закончится
 8000b0c:	bf00      	nop
 8000b0e:	4b08      	ldr	r3, [pc, #32]	; (8000b30 <owSend+0x58>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b18:	2b40      	cmp	r3, #64	; 0x40
 8000b1a:	d1f8      	bne.n	8000b0e <owSend+0x36>
}
 8000b1c:	bf00      	nop
 8000b1e:	bf00      	nop
 8000b20:	3708      	adds	r7, #8
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	2000054c 	.word	0x2000054c
 8000b2c:	40013800 	.word	0x40013800
 8000b30:	200009c4 	.word	0x200009c4

08000b34 <owReadSlot>:

uint8_t owReadSlot(uint16_t data) {//читаем у нас пришла единица или ноль в ответ
 8000b34:	b480      	push	{r7}
 8000b36:	b083      	sub	sp, #12
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	80fb      	strh	r3, [r7, #6]
  return (data == OW_READ) ? 1 : 0; //если пришло 0xFF, то бит = 1, что то другое бит = 0
 8000b3e:	88fb      	ldrh	r3, [r7, #6]
 8000b40:	2bff      	cmp	r3, #255	; 0xff
 8000b42:	bf0c      	ite	eq
 8000b44:	2301      	moveq	r3, #1
 8000b46:	2300      	movne	r3, #0
 8000b48:	b2db      	uxtb	r3, r3
}
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	370c      	adds	r7, #12
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bc80      	pop	{r7}
 8000b52:	4770      	bx	lr

08000b54 <owEchoRead>:

uint16_t owEchoRead() {//
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b082      	sub	sp, #8
 8000b58:	af00      	add	r7, sp, #0
  uint8_t i = getUsartIndex();//получаем номер USART
 8000b5a:	f7ff ffb6 	bl	8000aca <getUsartIndex>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	717b      	strb	r3, [r7, #5]
  uint16_t pause = 1000;
 8000b62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b66:	80fb      	strh	r3, [r7, #6]
  while (recvFlag & (1 << i) && pause--);// ждем пока кто-то не ответит но не больше паузы
 8000b68:	bf00      	nop
 8000b6a:	4b0c      	ldr	r3, [pc, #48]	; (8000b9c <owEchoRead+0x48>)
 8000b6c:	781b      	ldrb	r3, [r3, #0]
 8000b6e:	b2db      	uxtb	r3, r3
 8000b70:	461a      	mov	r2, r3
 8000b72:	797b      	ldrb	r3, [r7, #5]
 8000b74:	fa42 f303 	asr.w	r3, r2, r3
 8000b78:	f003 0301 	and.w	r3, r3, #1
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d004      	beq.n	8000b8a <owEchoRead+0x36>
 8000b80:	88fb      	ldrh	r3, [r7, #6]
 8000b82:	1e5a      	subs	r2, r3, #1
 8000b84:	80fa      	strh	r2, [r7, #6]
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d1ef      	bne.n	8000b6a <owEchoRead+0x16>
  return rc_buffer[i];//в зависимости от используемого номера UART 
 8000b8a:	797b      	ldrb	r3, [r7, #5]
 8000b8c:	4a04      	ldr	r2, [pc, #16]	; (8000ba0 <owEchoRead+0x4c>)
 8000b8e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b92:	b29b      	uxth	r3, r3
}
 8000b94:	4618      	mov	r0, r3
 8000b96:	3708      	adds	r7, #8
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}
 8000b9c:	2000054c 	.word	0x2000054c
 8000ba0:	20000550 	.word	0x20000550

08000ba4 <byteToBits>:

uint8_t *byteToBits(uint8_t ow_byte, uint8_t *bits) {//разлагаем 1 байт на 8 байт ,кодируем так скасказать в посылку для 1wire
 8000ba4:	b480      	push	{r7}
 8000ba6:	b085      	sub	sp, #20
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	4603      	mov	r3, r0
 8000bac:	6039      	str	r1, [r7, #0]
 8000bae:	71fb      	strb	r3, [r7, #7]
  uint8_t i;
  for (i = 0; i < 8; i++) {
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	73fb      	strb	r3, [r7, #15]
 8000bb4:	e014      	b.n	8000be0 <byteToBits+0x3c>
    if (ow_byte & 0x01) {//если текущий бит в байте ==1 то
 8000bb6:	79fb      	ldrb	r3, [r7, #7]
 8000bb8:	f003 0301 	and.w	r3, r3, #1
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d003      	beq.n	8000bc8 <byteToBits+0x24>
      *bits = WIRE_1; //заменяем на число которое при передаче по USART для 1wire будет единцией t.e 0xFF
 8000bc0:	683b      	ldr	r3, [r7, #0]
 8000bc2:	22ff      	movs	r2, #255	; 0xff
 8000bc4:	701a      	strb	r2, [r3, #0]
 8000bc6:	e002      	b.n	8000bce <byteToBits+0x2a>
    } else {
      *bits = WIRE_0;// тоже самое только для 0
 8000bc8:	683b      	ldr	r3, [r7, #0]
 8000bca:	2200      	movs	r2, #0
 8000bcc:	701a      	strb	r2, [r3, #0]
    }
    bits++;
 8000bce:	683b      	ldr	r3, [r7, #0]
 8000bd0:	3301      	adds	r3, #1
 8000bd2:	603b      	str	r3, [r7, #0]
    ow_byte = ow_byte >> 1; //сдвигаем обработанный бит
 8000bd4:	79fb      	ldrb	r3, [r7, #7]
 8000bd6:	085b      	lsrs	r3, r3, #1
 8000bd8:	71fb      	strb	r3, [r7, #7]
  for (i = 0; i < 8; i++) {
 8000bda:	7bfb      	ldrb	r3, [r7, #15]
 8000bdc:	3301      	adds	r3, #1
 8000bde:	73fb      	strb	r3, [r7, #15]
 8000be0:	7bfb      	ldrb	r3, [r7, #15]
 8000be2:	2b07      	cmp	r3, #7
 8000be4:	d9e7      	bls.n	8000bb6 <byteToBits+0x12>
  }
  return bits; //возвращае массив для передачи 
 8000be6:	683b      	ldr	r3, [r7, #0]
}
 8000be8:	4618      	mov	r0, r3
 8000bea:	3714      	adds	r7, #20
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bc80      	pop	{r7}
 8000bf0:	4770      	bx	lr

08000bf2 <owSendByte>:
/**
 * Метод пересылает последовательно 8 байт по одному на каждый бит в data
 * @param usart -- выбранный для эмуляции 1wire UART
 * @param d -- данные
 */
void owSendByte(uint8_t d) {
 8000bf2:	b580      	push	{r7, lr}
 8000bf4:	b086      	sub	sp, #24
 8000bf6:	af00      	add	r7, sp, #0
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	71fb      	strb	r3, [r7, #7]
  uint8_t data[8];
	int i;
  byteToBits(d, data);//преобразовываем байт в биты "массив байт для  передачи UART и эмуляции 1WIRE"
 8000bfc:	f107 020c 	add.w	r2, r7, #12
 8000c00:	79fb      	ldrb	r3, [r7, #7]
 8000c02:	4611      	mov	r1, r2
 8000c04:	4618      	mov	r0, r3
 8000c06:	f7ff ffcd 	bl	8000ba4 <byteToBits>
  for (i = 0; i < 8; ++i) {
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	617b      	str	r3, [r7, #20]
 8000c0e:	e00b      	b.n	8000c28 <owSendByte+0x36>
    owSend(data[i]);
 8000c10:	f107 020c 	add.w	r2, r7, #12
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	4413      	add	r3, r2
 8000c18:	781b      	ldrb	r3, [r3, #0]
 8000c1a:	b29b      	uxth	r3, r3
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	f7ff ff5b 	bl	8000ad8 <owSend>
  for (i = 0; i < 8; ++i) {
 8000c22:	697b      	ldr	r3, [r7, #20]
 8000c24:	3301      	adds	r3, #1
 8000c26:	617b      	str	r3, [r7, #20]
 8000c28:	697b      	ldr	r3, [r7, #20]
 8000c2a:	2b07      	cmp	r3, #7
 8000c2c:	ddf0      	ble.n	8000c10 <owSendByte+0x1e>
  }
}
 8000c2e:	bf00      	nop
 8000c30:	bf00      	nop
 8000c32:	3718      	adds	r7, #24
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}

08000c38 <owCRC>:
  }
  return target_byte; //возвращаем полученный байт
}

/* Подсчет CRC8 массива mas длиной Len */
uint8_t owCRC(uint8_t *mas, uint8_t Len) {
 8000c38:	b480      	push	{r7}
 8000c3a:	b085      	sub	sp, #20
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
 8000c40:	460b      	mov	r3, r1
 8000c42:	70fb      	strb	r3, [r7, #3]
  uint8_t i, dat, crc, fb, st_byt;
  st_byt = 0;
 8000c44:	2300      	movs	r3, #0
 8000c46:	733b      	strb	r3, [r7, #12]
  crc = 0;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	737b      	strb	r3, [r7, #13]
  do {
    dat = mas[st_byt];
 8000c4c:	7b3b      	ldrb	r3, [r7, #12]
 8000c4e:	687a      	ldr	r2, [r7, #4]
 8000c50:	4413      	add	r3, r2
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	73bb      	strb	r3, [r7, #14]
    for (i = 0; i < 8; i++) {  // счетчик битов в байте
 8000c56:	2300      	movs	r3, #0
 8000c58:	73fb      	strb	r3, [r7, #15]
 8000c5a:	e018      	b.n	8000c8e <owCRC+0x56>
      fb = crc ^ dat;
 8000c5c:	7b7a      	ldrb	r2, [r7, #13]
 8000c5e:	7bbb      	ldrb	r3, [r7, #14]
 8000c60:	4053      	eors	r3, r2
 8000c62:	72fb      	strb	r3, [r7, #11]
      fb &= 1;
 8000c64:	7afb      	ldrb	r3, [r7, #11]
 8000c66:	f003 0301 	and.w	r3, r3, #1
 8000c6a:	72fb      	strb	r3, [r7, #11]
      crc >>= 1;
 8000c6c:	7b7b      	ldrb	r3, [r7, #13]
 8000c6e:	085b      	lsrs	r3, r3, #1
 8000c70:	737b      	strb	r3, [r7, #13]
      dat >>= 1;
 8000c72:	7bbb      	ldrb	r3, [r7, #14]
 8000c74:	085b      	lsrs	r3, r3, #1
 8000c76:	73bb      	strb	r3, [r7, #14]
      if (fb == 1) crc ^= 0x8c; // полином
 8000c78:	7afb      	ldrb	r3, [r7, #11]
 8000c7a:	2b01      	cmp	r3, #1
 8000c7c:	d104      	bne.n	8000c88 <owCRC+0x50>
 8000c7e:	7b7b      	ldrb	r3, [r7, #13]
 8000c80:	f083 0373 	eor.w	r3, r3, #115	; 0x73
 8000c84:	43db      	mvns	r3, r3
 8000c86:	737b      	strb	r3, [r7, #13]
    for (i = 0; i < 8; i++) {  // счетчик битов в байте
 8000c88:	7bfb      	ldrb	r3, [r7, #15]
 8000c8a:	3301      	adds	r3, #1
 8000c8c:	73fb      	strb	r3, [r7, #15]
 8000c8e:	7bfb      	ldrb	r3, [r7, #15]
 8000c90:	2b07      	cmp	r3, #7
 8000c92:	d9e3      	bls.n	8000c5c <owCRC+0x24>
    }
    st_byt++;
 8000c94:	7b3b      	ldrb	r3, [r7, #12]
 8000c96:	3301      	adds	r3, #1
 8000c98:	733b      	strb	r3, [r7, #12]
  } while (st_byt < Len); // счетчик байтов в массиве
 8000c9a:	7b3a      	ldrb	r2, [r7, #12]
 8000c9c:	78fb      	ldrb	r3, [r7, #3]
 8000c9e:	429a      	cmp	r2, r3
 8000ca0:	d3d4      	bcc.n	8000c4c <owCRC+0x14>
  return crc;
 8000ca2:	7b7b      	ldrb	r3, [r7, #13]
}
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	3714      	adds	r7, #20
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bc80      	pop	{r7}
 8000cac:	4770      	bx	lr

08000cae <owCRC8>:

uint8_t owCRC8(RomCode *rom){
 8000cae:	b580      	push	{r7, lr}
 8000cb0:	b082      	sub	sp, #8
 8000cb2:	af00      	add	r7, sp, #0
 8000cb4:	6078      	str	r0, [r7, #4]
  return owCRC((uint8_t*)rom, 7);                        
 8000cb6:	2107      	movs	r1, #7
 8000cb8:	6878      	ldr	r0, [r7, #4]
 8000cba:	f7ff ffbd 	bl	8000c38 <owCRC>
 8000cbe:	4603      	mov	r3, r0
}
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	3708      	adds	r7, #8
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}

08000cc8 <hasNextRom>:
 * return 0 if hasn't
 * return -1 if error reading happened
 *
 * переделать на функции обратного вызова для реакции на ошибки
 */
int hasNextRom(OneWire *ow, uint8_t *ROM) {//
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b088      	sub	sp, #32
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
 8000cd0:	6039      	str	r1, [r7, #0]
	uint8_t ui32BitNumber = 0;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	77fb      	strb	r3, [r7, #31]
  int zeroFork = -1;
 8000cd6:	f04f 33ff 	mov.w	r3, #4294967295
 8000cda:	61bb      	str	r3, [r7, #24]
	uint8_t i = 0;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	75fb      	strb	r3, [r7, #23]
  if (owResetCmd() == ONEWIRE_NOBODY) { //есть ли кто на шине
 8000ce0:	f7ff fedc 	bl	8000a9c <owResetCmd>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2bf0      	cmp	r3, #240	; 0xf0
 8000ce8:	d101      	bne.n	8000cee <hasNextRom+0x26>
    return 0;
 8000cea:	2300      	movs	r3, #0
 8000cec:	e097      	b.n	8000e1e <hasNextRom+0x156>
  }
  owSendByte(ONEWIRE_SEARCH);//
 8000cee:	20f0      	movs	r0, #240	; 0xf0
 8000cf0:	f7ff ff7f 	bl	8000bf2 <owSendByte>
  do {
		uint8_t answerBit =0;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	757b      	strb	r3, [r7, #21]
    int byteNum = ui32BitNumber / 8;
 8000cf8:	7ffb      	ldrb	r3, [r7, #31]
 8000cfa:	08db      	lsrs	r3, r3, #3
 8000cfc:	b2db      	uxtb	r3, r3
 8000cfe:	613b      	str	r3, [r7, #16]
    uint8_t *current = (ROM) + byteNum;
 8000d00:	693b      	ldr	r3, [r7, #16]
 8000d02:	683a      	ldr	r2, [r7, #0]
 8000d04:	4413      	add	r3, r2
 8000d06:	60fb      	str	r3, [r7, #12]
    uint8_t cB, cmp_cB, searchDirection = 0;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	75bb      	strb	r3, [r7, #22]
    owSend(OW_READ); // чтение прямого бита
 8000d0c:	20ff      	movs	r0, #255	; 0xff
 8000d0e:	f7ff fee3 	bl	8000ad8 <owSend>
    cB = owReadSlot(owEchoRead());//ответ от датчика
 8000d12:	f7ff ff1f 	bl	8000b54 <owEchoRead>
 8000d16:	4603      	mov	r3, r0
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f7ff ff0b 	bl	8000b34 <owReadSlot>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	72fb      	strb	r3, [r7, #11]
    owSend(OW_READ); // чтение инверсного бита
 8000d22:	20ff      	movs	r0, #255	; 0xff
 8000d24:	f7ff fed8 	bl	8000ad8 <owSend>
    cmp_cB = owReadSlot(owEchoRead());//ответ от датчика
 8000d28:	f7ff ff14 	bl	8000b54 <owEchoRead>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f7ff ff00 	bl	8000b34 <owReadSlot>
 8000d34:	4603      	mov	r3, r0
 8000d36:	72bb      	strb	r3, [r7, #10]
    if (cB == cmp_cB && cB == 1)//сравниваем два ответа
 8000d38:	7afa      	ldrb	r2, [r7, #11]
 8000d3a:	7abb      	ldrb	r3, [r7, #10]
 8000d3c:	429a      	cmp	r2, r3
 8000d3e:	d105      	bne.n	8000d4c <hasNextRom+0x84>
 8000d40:	7afb      	ldrb	r3, [r7, #11]
 8000d42:	2b01      	cmp	r3, #1
 8000d44:	d102      	bne.n	8000d4c <hasNextRom+0x84>
      return -1;//ошибка никто не ответил 
 8000d46:	f04f 33ff 	mov.w	r3, #4294967295
 8000d4a:	e068      	b.n	8000e1e <hasNextRom+0x156>
    if (cB != cmp_cB) { //нормальная ситуация пришло либо 10 либо 01
 8000d4c:	7afa      	ldrb	r2, [r7, #11]
 8000d4e:	7abb      	ldrb	r3, [r7, #10]
 8000d50:	429a      	cmp	r2, r3
 8000d52:	d002      	beq.n	8000d5a <hasNextRom+0x92>
      searchDirection = cB;//выбираем в каком направлении будем двигатся дальше
 8000d54:	7afb      	ldrb	r3, [r7, #11]
 8000d56:	75bb      	strb	r3, [r7, #22]
 8000d58:	e023      	b.n	8000da2 <hasNextRom+0xda>
			} else {//колизия пришло 00 т.е текущий бит у ROM-ов разный
				if (ui32BitNumber == ow->lastDiscrepancy)//если текущая позиция колизии равна прошлой
 8000d5a:	7ffa      	ldrb	r2, [r7, #31]
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	691b      	ldr	r3, [r3, #16]
 8000d60:	429a      	cmp	r2, r3
 8000d62:	d102      	bne.n	8000d6a <hasNextRom+0xa2>
        searchDirection = 1;//выбираем в каком направлении будем двигатся дальше
 8000d64:	2301      	movs	r3, #1
 8000d66:	75bb      	strb	r3, [r7, #22]
 8000d68:	e01b      	b.n	8000da2 <hasNextRom+0xda>
      else {
        if (ui32BitNumber > ow->lastDiscrepancy) {//если мы зашили дальше
 8000d6a:	7ffa      	ldrb	r2, [r7, #31]
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	691b      	ldr	r3, [r3, #16]
 8000d70:	429a      	cmp	r2, r3
 8000d72:	dd02      	ble.n	8000d7a <hasNextRom+0xb2>
          searchDirection = 0;//выбираем в каком направлении будем двигатся дальше 
 8000d74:	2300      	movs	r3, #0
 8000d76:	75bb      	strb	r3, [r7, #22]
 8000d78:	e00e      	b.n	8000d98 <hasNextRom+0xd0>
        } else {
          searchDirection = (uint8_t) ((ow->lastROM[byteNum] >> ui32BitNumber % 8) & 0x01);
 8000d7a:	687a      	ldr	r2, [r7, #4]
 8000d7c:	693b      	ldr	r3, [r7, #16]
 8000d7e:	4413      	add	r3, r2
 8000d80:	3314      	adds	r3, #20
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	461a      	mov	r2, r3
 8000d86:	7ffb      	ldrb	r3, [r7, #31]
 8000d88:	f003 0307 	and.w	r3, r3, #7
 8000d8c:	fa42 f303 	asr.w	r3, r2, r3
 8000d90:	b2db      	uxtb	r3, r3
 8000d92:	f003 0301 	and.w	r3, r3, #1
 8000d96:	75bb      	strb	r3, [r7, #22]
        }
        if (searchDirection == 0)
 8000d98:	7dbb      	ldrb	r3, [r7, #22]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d101      	bne.n	8000da2 <hasNextRom+0xda>
          zeroFork = ui32BitNumber;//запоминаем развилку
 8000d9e:	7ffb      	ldrb	r3, [r7, #31]
 8000da0:	61bb      	str	r3, [r7, #24]
      }
    }
    // сохраняем бит
    if (searchDirection)
 8000da2:	7dbb      	ldrb	r3, [r7, #22]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d00e      	beq.n	8000dc6 <hasNextRom+0xfe>
      *(current) |= 1 << ui32BitNumber % 8;//выставляем бит в текущем байте байте
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	b25a      	sxtb	r2, r3
 8000dae:	7ffb      	ldrb	r3, [r7, #31]
 8000db0:	f003 0307 	and.w	r3, r3, #7
 8000db4:	2101      	movs	r1, #1
 8000db6:	fa01 f303 	lsl.w	r3, r1, r3
 8000dba:	b25b      	sxtb	r3, r3
 8000dbc:	4313      	orrs	r3, r2
 8000dbe:	b25b      	sxtb	r3, r3
 8000dc0:	b2da      	uxtb	r2, r3
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	701a      	strb	r2, [r3, #0]
    answerBit = (uint8_t) ((searchDirection == 0) ? WIRE_0 : WIRE_1);// решаем кого отключить
 8000dc6:	7dbb      	ldrb	r3, [r7, #22]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d101      	bne.n	8000dd0 <hasNextRom+0x108>
 8000dcc:	2300      	movs	r3, #0
 8000dce:	e000      	b.n	8000dd2 <hasNextRom+0x10a>
 8000dd0:	23ff      	movs	r3, #255	; 0xff
 8000dd2:	757b      	strb	r3, [r7, #21]
    owSend(answerBit);//вырубаем "мешающие" устройсва
 8000dd4:	7d7b      	ldrb	r3, [r7, #21]
 8000dd6:	b29b      	uxth	r3, r3
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f7ff fe7d 	bl	8000ad8 <owSend>
    ui32BitNumber++;//ищем следующий бит
 8000dde:	7ffb      	ldrb	r3, [r7, #31]
 8000de0:	3301      	adds	r3, #1
 8000de2:	77fb      	strb	r3, [r7, #31]
		} while (ui32BitNumber < 64);//пока не найден весь ROM все биты
 8000de4:	7ffb      	ldrb	r3, [r7, #31]
 8000de6:	2b3f      	cmp	r3, #63	; 0x3f
 8000de8:	d984      	bls.n	8000cf4 <hasNextRom+0x2c>
  ow->lastDiscrepancy = zeroFork;//запоминаем развилку
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	69ba      	ldr	r2, [r7, #24]
 8000dee:	611a      	str	r2, [r3, #16]
  for (; i < 7; i++)
 8000df0:	e00b      	b.n	8000e0a <hasNextRom+0x142>
    ow->lastROM[i] = ROM[i];//запоминаем последний ROM
 8000df2:	7dfb      	ldrb	r3, [r7, #23]
 8000df4:	683a      	ldr	r2, [r7, #0]
 8000df6:	441a      	add	r2, r3
 8000df8:	7dfb      	ldrb	r3, [r7, #23]
 8000dfa:	7811      	ldrb	r1, [r2, #0]
 8000dfc:	687a      	ldr	r2, [r7, #4]
 8000dfe:	4413      	add	r3, r2
 8000e00:	460a      	mov	r2, r1
 8000e02:	751a      	strb	r2, [r3, #20]
  for (; i < 7; i++)
 8000e04:	7dfb      	ldrb	r3, [r7, #23]
 8000e06:	3301      	adds	r3, #1
 8000e08:	75fb      	strb	r3, [r7, #23]
 8000e0a:	7dfb      	ldrb	r3, [r7, #23]
 8000e0c:	2b06      	cmp	r3, #6
 8000e0e:	d9f0      	bls.n	8000df2 <hasNextRom+0x12a>
  return ow->lastDiscrepancy > 0;
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	691b      	ldr	r3, [r3, #16]
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	bfcc      	ite	gt
 8000e18:	2301      	movgt	r3, #1
 8000e1a:	2300      	movle	r3, #0
 8000e1c:	b2db      	uxtb	r3, r3
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	3720      	adds	r7, #32
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}

08000e26 <owSearchCmd>:

// Возвращает количество устройств на шине или код ошибки, если значение меньше 0
int owSearchCmd(OneWire *ow) {
 8000e26:	b580      	push	{r7, lr}
 8000e28:	b084      	sub	sp, #16
 8000e2a:	af00      	add	r7, sp, #0
 8000e2c:	6078      	str	r0, [r7, #4]
  int device = 0, nextROM;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	60fb      	str	r3, [r7, #12]
  owInit(ow);
 8000e32:	6878      	ldr	r0, [r7, #4]
 8000e34:	f7ff fdba 	bl	80009ac <owInit>
  do {
    nextROM = hasNextRom(ow, (uint8_t*)(&ow->ids[device])); //передаем указатель на структуру куда положить след.ROM
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	00db      	lsls	r3, r3, #3
 8000e3c:	687a      	ldr	r2, [r7, #4]
 8000e3e:	4413      	add	r3, r2
 8000e40:	4619      	mov	r1, r3
 8000e42:	6878      	ldr	r0, [r7, #4]
 8000e44:	f7ff ff40 	bl	8000cc8 <hasNextRom>
 8000e48:	60b8      	str	r0, [r7, #8]
    if (nextROM<0)
 8000e4a:	68bb      	ldr	r3, [r7, #8]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	da02      	bge.n	8000e56 <owSearchCmd+0x30>
      return -1;
 8000e50:	f04f 33ff 	mov.w	r3, #4294967295
 8000e54:	e009      	b.n	8000e6a <owSearchCmd+0x44>
    device++;
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	3301      	adds	r3, #1
 8000e5a:	60fb      	str	r3, [r7, #12]
		} while (nextROM && device < MAXDEVICES_ON_THE_BUS);//ищем пока кто-то есть и этих кто-то не больше дефайна
 8000e5c:	68bb      	ldr	r3, [r7, #8]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d002      	beq.n	8000e68 <owSearchCmd+0x42>
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	2b01      	cmp	r3, #1
 8000e66:	dde7      	ble.n	8000e38 <owSearchCmd+0x12>
		return device;//возвращаем порядковый номер датчика (устройства) на шине
 8000e68:	68fb      	ldr	r3, [r7, #12]
}
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	3710      	adds	r7, #16
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}

08000e72 <owMatchRomCmd>:
void owSkipRomCmd(OneWire *ow) {//отправляет команду пропуска ROM после этого следующая команда будет
  owResetCmd();                 //для всех устройств на шине
  owSendByte(ONEWIRE_SKIP_ROM);
}

void owMatchRomCmd(RomCode *rom) {//позволяет мастеру обращаться к конкретному  ведомому устройству
 8000e72:	b580      	push	{r7, lr}
 8000e74:	b084      	sub	sp, #16
 8000e76:	af00      	add	r7, sp, #0
 8000e78:	6078      	str	r0, [r7, #4]
	int i = 0;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	60fb      	str	r3, [r7, #12]
  owResetCmd();
 8000e7e:	f7ff fe0d 	bl	8000a9c <owResetCmd>
  owSendByte(ONEWIRE_MATCH_ROM);//обращаемся к конкретному устройсву
 8000e82:	2055      	movs	r0, #85	; 0x55
 8000e84:	f7ff feb5 	bl	8000bf2 <owSendByte>
  for (; i < 8; i++)
 8000e88:	e009      	b.n	8000e9e <owMatchRomCmd+0x2c>
	owSendByte(*(((uint8_t *) rom) + i));//"перебираемся по структуре как по массиву" первой звездочкой получаем i тый байт из структуры
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	687a      	ldr	r2, [r7, #4]
 8000e8e:	4413      	add	r3, r2
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	4618      	mov	r0, r3
 8000e94:	f7ff fead 	bl	8000bf2 <owSendByte>
  for (; i < 8; i++)
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	3301      	adds	r3, #1
 8000e9c:	60fb      	str	r3, [r7, #12]
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	2b07      	cmp	r3, #7
 8000ea2:	ddf2      	ble.n	8000e8a <owMatchRomCmd+0x18>
}
 8000ea4:	bf00      	nop
 8000ea6:	bf00      	nop
 8000ea8:	3710      	adds	r7, #16
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}

08000eae <owConvertTemperatureCmd>:

void owConvertTemperatureCmd(OneWire *ow, RomCode *rom) {
 8000eae:	b580      	push	{r7, lr}
 8000eb0:	b082      	sub	sp, #8
 8000eb2:	af00      	add	r7, sp, #0
 8000eb4:	6078      	str	r0, [r7, #4]
 8000eb6:	6039      	str	r1, [r7, #0]
  owMatchRomCmd(rom);//позволяет мастеру обращаться к конкретному  ведомому устройству
 8000eb8:	6838      	ldr	r0, [r7, #0]
 8000eba:	f7ff ffda 	bl	8000e72 <owMatchRomCmd>
  owSendByte(ONEWIRE_CONVERT_TEMPERATURE);//говорим датчику пора бы преобразовать температуру
 8000ebe:	2044      	movs	r0, #68	; 0x44
 8000ec0:	f7ff fe97 	bl	8000bf2 <owSendByte>
}
 8000ec4:	bf00      	nop
 8000ec6:	3708      	adds	r7, #8
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}

08000ecc <owReadScratchpadCmd>:
 * @param ow -- OneWire pointer
 * @param rom -- selected device on the bus
 * @param data -- buffer for data
 * @return data
 */
uint8_t *owReadScratchpadCmd(OneWire *ow, RomCode *rom, uint8_t *data) {//читаем память датчика
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b086      	sub	sp, #24
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	60f8      	str	r0, [r7, #12]
 8000ed4:	60b9      	str	r1, [r7, #8]
 8000ed6:	607a      	str	r2, [r7, #4]
  uint16_t b = 0, p;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	82fb      	strh	r3, [r7, #22]
  switch (rom->family) {
 8000edc:	68bb      	ldr	r3, [r7, #8]
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	2b10      	cmp	r3, #16
 8000ee2:	d001      	beq.n	8000ee8 <owReadScratchpadCmd+0x1c>
 8000ee4:	2b28      	cmp	r3, #40	; 0x28
 8000ee6:	d109      	bne.n	8000efc <owReadScratchpadCmd+0x30>
    case DS18B20:
    case DS18S20:
      p = 72;  //9*8 =72 == равняется 9 байт данных
 8000ee8:	2348      	movs	r3, #72	; 0x48
 8000eea:	82bb      	strh	r3, [r7, #20]
      break;
 8000eec:	bf00      	nop
    default:
      return data;

  }
  owMatchRomCmd(rom);
 8000eee:	68b8      	ldr	r0, [r7, #8]
 8000ef0:	f7ff ffbf 	bl	8000e72 <owMatchRomCmd>
  owSendByte(ONEWIRE_READ_SCRATCHPAD);//отправляем команду на чтение памяти
 8000ef4:	20be      	movs	r0, #190	; 0xbe
 8000ef6:	f7ff fe7c 	bl	8000bf2 <owSendByte>
  while (b < p) {// пока мы не обработали 9 байт 
 8000efa:	e048      	b.n	8000f8e <owReadScratchpadCmd+0xc2>
      return data;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	e04b      	b.n	8000f98 <owReadScratchpadCmd+0xcc>
    uint8_t pos = (uint8_t) ((p - 8) / 8 - (b / 8)); //позиция обрабатываемого байта
 8000f00:	8abb      	ldrh	r3, [r7, #20]
 8000f02:	3b08      	subs	r3, #8
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	da00      	bge.n	8000f0a <owReadScratchpadCmd+0x3e>
 8000f08:	3307      	adds	r3, #7
 8000f0a:	10db      	asrs	r3, r3, #3
 8000f0c:	b2da      	uxtb	r2, r3
 8000f0e:	8afb      	ldrh	r3, [r7, #22]
 8000f10:	08db      	lsrs	r3, r3, #3
 8000f12:	b29b      	uxth	r3, r3
 8000f14:	b2db      	uxtb	r3, r3
 8000f16:	1ad3      	subs	r3, r2, r3
 8000f18:	74fb      	strb	r3, [r7, #19]
    uint8_t bt; 
		owSend(OW_READ);
 8000f1a:	20ff      	movs	r0, #255	; 0xff
 8000f1c:	f7ff fddc 	bl	8000ad8 <owSend>
    bt = owReadSlot(owEchoRead());//читаем данные 
 8000f20:	f7ff fe18 	bl	8000b54 <owEchoRead>
 8000f24:	4603      	mov	r3, r0
 8000f26:	4618      	mov	r0, r3
 8000f28:	f7ff fe04 	bl	8000b34 <owReadSlot>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	74bb      	strb	r3, [r7, #18]
    if (bt == 1)
 8000f30:	7cbb      	ldrb	r3, [r7, #18]
 8000f32:	2b01      	cmp	r3, #1
 8000f34:	d113      	bne.n	8000f5e <owReadScratchpadCmd+0x92>
      data[pos] |= 1 << b % 8;//выставляем бит в нужной позиции
 8000f36:	7cfb      	ldrb	r3, [r7, #19]
 8000f38:	687a      	ldr	r2, [r7, #4]
 8000f3a:	4413      	add	r3, r2
 8000f3c:	781b      	ldrb	r3, [r3, #0]
 8000f3e:	b25a      	sxtb	r2, r3
 8000f40:	8afb      	ldrh	r3, [r7, #22]
 8000f42:	f003 0307 	and.w	r3, r3, #7
 8000f46:	2101      	movs	r1, #1
 8000f48:	fa01 f303 	lsl.w	r3, r1, r3
 8000f4c:	b25b      	sxtb	r3, r3
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	b259      	sxtb	r1, r3
 8000f52:	7cfb      	ldrb	r3, [r7, #19]
 8000f54:	687a      	ldr	r2, [r7, #4]
 8000f56:	4413      	add	r3, r2
 8000f58:	b2ca      	uxtb	r2, r1
 8000f5a:	701a      	strb	r2, [r3, #0]
 8000f5c:	e014      	b.n	8000f88 <owReadScratchpadCmd+0xbc>
    else
      data[pos] &= ~(1 << b % 8);//сбрасываем бит в нужной позиции
 8000f5e:	7cfb      	ldrb	r3, [r7, #19]
 8000f60:	687a      	ldr	r2, [r7, #4]
 8000f62:	4413      	add	r3, r2
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	b25a      	sxtb	r2, r3
 8000f68:	8afb      	ldrh	r3, [r7, #22]
 8000f6a:	f003 0307 	and.w	r3, r3, #7
 8000f6e:	2101      	movs	r1, #1
 8000f70:	fa01 f303 	lsl.w	r3, r1, r3
 8000f74:	b25b      	sxtb	r3, r3
 8000f76:	43db      	mvns	r3, r3
 8000f78:	b25b      	sxtb	r3, r3
 8000f7a:	4013      	ands	r3, r2
 8000f7c:	b259      	sxtb	r1, r3
 8000f7e:	7cfb      	ldrb	r3, [r7, #19]
 8000f80:	687a      	ldr	r2, [r7, #4]
 8000f82:	4413      	add	r3, r2
 8000f84:	b2ca      	uxtb	r2, r1
 8000f86:	701a      	strb	r2, [r3, #0]
    b++;//следующий бит
 8000f88:	8afb      	ldrh	r3, [r7, #22]
 8000f8a:	3301      	adds	r3, #1
 8000f8c:	82fb      	strh	r3, [r7, #22]
  while (b < p) {// пока мы не обработали 9 байт 
 8000f8e:	8afa      	ldrh	r2, [r7, #22]
 8000f90:	8abb      	ldrh	r3, [r7, #20]
 8000f92:	429a      	cmp	r2, r3
 8000f94:	d3b4      	bcc.n	8000f00 <owReadScratchpadCmd+0x34>
  }
  return data;
 8000f96:	687b      	ldr	r3, [r7, #4]
}
 8000f98:	4618      	mov	r0, r3
 8000f9a:	3718      	adds	r7, #24
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}

08000fa0 <readTemperature>:
 * @param ow -- OneWire bus pointer
 * @param rom -- selected device
 * @param reSense -- do you want resense temp for next time?
 * @return struct with data
 */
Temperature readTemperature(OneWire *ow, RomCode *rom, uint8_t reSense) {
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b08c      	sub	sp, #48	; 0x30
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	60f8      	str	r0, [r7, #12]
 8000fa8:	60b9      	str	r1, [r7, #8]
 8000faa:	4613      	mov	r3, r2
 8000fac:	71fb      	strb	r3, [r7, #7]
	Scratchpad_DS18B20 *sp;
	Scratchpad_DS18S20 *spP;
  Temperature t;
	uint8_t pad[9];
  t.inCelsus = 0x00;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	f887 3020 	strb.w	r3, [r7, #32]
  t.frac = 0x00;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  sp = (Scratchpad_DS18B20 *) &pad; 
 8000fba:	f107 0314 	add.w	r3, r7, #20
 8000fbe:	62fb      	str	r3, [r7, #44]	; 0x2c
  spP = (Scratchpad_DS18S20 *) &pad;
 8000fc0:	f107 0314 	add.w	r3, r7, #20
 8000fc4:	62bb      	str	r3, [r7, #40]	; 0x28
  switch (rom->family) {
 8000fc6:	68bb      	ldr	r3, [r7, #8]
 8000fc8:	781b      	ldrb	r3, [r3, #0]
 8000fca:	2b10      	cmp	r3, #16
 8000fcc:	d022      	beq.n	8001014 <readTemperature+0x74>
 8000fce:	2b28      	cmp	r3, #40	; 0x28
 8000fd0:	d13a      	bne.n	8001048 <readTemperature+0xa8>
    case DS18B20:
      owReadScratchpadCmd(ow, rom, pad);//читаем память  для DS18B20
 8000fd2:	f107 0314 	add.w	r3, r7, #20
 8000fd6:	461a      	mov	r2, r3
 8000fd8:	68b9      	ldr	r1, [r7, #8]
 8000fda:	68f8      	ldr	r0, [r7, #12]
 8000fdc:	f7ff ff76 	bl	8000ecc <owReadScratchpadCmd>
      t.inCelsus = (int8_t) (sp->temp_msb << 4) | (sp->temp_lsb >> 4);//целая часть
 8000fe0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fe2:	79db      	ldrb	r3, [r3, #7]
 8000fe4:	011b      	lsls	r3, r3, #4
 8000fe6:	b25a      	sxtb	r2, r3
 8000fe8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fea:	7a1b      	ldrb	r3, [r3, #8]
 8000fec:	091b      	lsrs	r3, r3, #4
 8000fee:	b2db      	uxtb	r3, r3
 8000ff0:	b25b      	sxtb	r3, r3
 8000ff2:	4313      	orrs	r3, r2
 8000ff4:	b25b      	sxtb	r3, r3
 8000ff6:	f887 3020 	strb.w	r3, [r7, #32]
      t.frac = (uint8_t) ((((sp->temp_lsb & 0x0F)) * 10) >> 4);//дробная
 8000ffa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ffc:	7a1b      	ldrb	r3, [r3, #8]
 8000ffe:	f003 020f 	and.w	r2, r3, #15
 8001002:	4613      	mov	r3, r2
 8001004:	009b      	lsls	r3, r3, #2
 8001006:	4413      	add	r3, r2
 8001008:	005b      	lsls	r3, r3, #1
 800100a:	111b      	asrs	r3, r3, #4
 800100c:	b2db      	uxtb	r3, r3
 800100e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
      break;
 8001012:	e01c      	b.n	800104e <readTemperature+0xae>
    case DS18S20:
      owReadScratchpadCmd(ow, rom, pad);//читаем память  для DS18S20
 8001014:	f107 0314 	add.w	r3, r7, #20
 8001018:	461a      	mov	r2, r3
 800101a:	68b9      	ldr	r1, [r7, #8]
 800101c:	68f8      	ldr	r0, [r7, #12]
 800101e:	f7ff ff55 	bl	8000ecc <owReadScratchpadCmd>
      t.inCelsus = spP->temp_lsb >> 1;
 8001022:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001024:	7a1b      	ldrb	r3, [r3, #8]
 8001026:	085b      	lsrs	r3, r3, #1
 8001028:	b2db      	uxtb	r3, r3
 800102a:	b25b      	sxtb	r3, r3
 800102c:	f887 3020 	strb.w	r3, [r7, #32]
      t.frac = (uint8_t) 5 * (spP->temp_lsb & 0x01);
 8001030:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001032:	7a1b      	ldrb	r3, [r3, #8]
 8001034:	f003 0301 	and.w	r3, r3, #1
 8001038:	b2db      	uxtb	r3, r3
 800103a:	461a      	mov	r2, r3
 800103c:	0092      	lsls	r2, r2, #2
 800103e:	4413      	add	r3, r2
 8001040:	b2db      	uxtb	r3, r3
 8001042:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
      break;
 8001046:	e002      	b.n	800104e <readTemperature+0xae>
    default:
      return t;
 8001048:	8c3b      	ldrh	r3, [r7, #32]
 800104a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800104c:	e008      	b.n	8001060 <readTemperature+0xc0>
  }
  if (reSense) {
 800104e:	79fb      	ldrb	r3, [r7, #7]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d003      	beq.n	800105c <readTemperature+0xbc>
    owConvertTemperatureCmd(ow, rom);//можно сразу после как забрали данные отдаем датчику команду на преобразования температуры
 8001054:	68b9      	ldr	r1, [r7, #8]
 8001056:	68f8      	ldr	r0, [r7, #12]
 8001058:	f7ff ff29 	bl	8000eae <owConvertTemperatureCmd>
  }
  return t;
 800105c:	8c3b      	ldrh	r3, [r7, #32]
 800105e:	84bb      	strh	r3, [r7, #36]	; 0x24
}
 8001060:	2300      	movs	r3, #0
 8001062:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001066:	f362 0307 	bfi	r3, r2, #0, #8
 800106a:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 800106e:	f362 230f 	bfi	r3, r2, #8, #8
 8001072:	4618      	mov	r0, r3
 8001074:	3730      	adds	r7, #48	; 0x30
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
	...

0800107c <get_ROMid>:
  owMatchRomCmd(rom);
  owSendByte(ONEWIRE_RECALL_E2);
}


int get_ROMid (void){
 800107c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800107e:	b089      	sub	sp, #36	; 0x24
 8001080:	af06      	add	r7, sp, #24
	if (owResetCmd() != ONEWIRE_NOBODY) {    // is anybody on the bus?
 8001082:	f7ff fd0b 	bl	8000a9c <owResetCmd>
 8001086:	4603      	mov	r3, r0
 8001088:	2bf0      	cmp	r3, #240	; 0xf0
 800108a:	d079      	beq.n	8001180 <get_ROMid+0x104>
		devices = owSearchCmd(&ow);        // получить ROMid в�?ех у�?трой�?т на шине или вернуть код ошибки
 800108c:	484e      	ldr	r0, [pc, #312]	; (80011c8 <get_ROMid+0x14c>)
 800108e:	f7ff feca 	bl	8000e26 <owSearchCmd>
 8001092:	4603      	mov	r3, r0
 8001094:	b2da      	uxtb	r2, r3
 8001096:	4b4d      	ldr	r3, [pc, #308]	; (80011cc <get_ROMid+0x150>)
 8001098:	701a      	strb	r2, [r3, #0]
		if (devices <= 0) {
 800109a:	4b4c      	ldr	r3, [pc, #304]	; (80011cc <get_ROMid+0x150>)
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d113      	bne.n	80010ca <get_ROMid+0x4e>
			while (1){
				pDelay = 1000000;
 80010a2:	4b4b      	ldr	r3, [pc, #300]	; (80011d0 <get_ROMid+0x154>)
 80010a4:	4a4b      	ldr	r2, [pc, #300]	; (80011d4 <get_ROMid+0x158>)
 80010a6:	601a      	str	r2, [r3, #0]
				for (i = 0; i < pDelay * 1; i++)    /* Wait a bit. */
 80010a8:	4b4b      	ldr	r3, [pc, #300]	; (80011d8 <get_ROMid+0x15c>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	601a      	str	r2, [r3, #0]
 80010ae:	e005      	b.n	80010bc <get_ROMid+0x40>
					__asm__("nop");
 80010b0:	bf00      	nop
				for (i = 0; i < pDelay * 1; i++)    /* Wait a bit. */
 80010b2:	4b49      	ldr	r3, [pc, #292]	; (80011d8 <get_ROMid+0x15c>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	3301      	adds	r3, #1
 80010b8:	4a47      	ldr	r2, [pc, #284]	; (80011d8 <get_ROMid+0x15c>)
 80010ba:	6013      	str	r3, [r2, #0]
 80010bc:	4b46      	ldr	r3, [pc, #280]	; (80011d8 <get_ROMid+0x15c>)
 80010be:	681a      	ldr	r2, [r3, #0]
 80010c0:	4b43      	ldr	r3, [pc, #268]	; (80011d0 <get_ROMid+0x154>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	429a      	cmp	r2, r3
 80010c6:	d3f3      	bcc.n	80010b0 <get_ROMid+0x34>
				pDelay = 1000000;
 80010c8:	e7eb      	b.n	80010a2 <get_ROMid+0x26>
			}

		}
		i = 0;
 80010ca:	4b43      	ldr	r3, [pc, #268]	; (80011d8 <get_ROMid+0x15c>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	601a      	str	r2, [r3, #0]
		for (; i < devices; i++) {//выводим в кон�?оль в�?е найденные ROM
 80010d0:	e04f      	b.n	8001172 <get_ROMid+0xf6>
			RomCode *r = &ow.ids[i];
 80010d2:	4b41      	ldr	r3, [pc, #260]	; (80011d8 <get_ROMid+0x15c>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	00db      	lsls	r3, r3, #3
 80010d8:	4a3b      	ldr	r2, [pc, #236]	; (80011c8 <get_ROMid+0x14c>)
 80010da:	4413      	add	r3, r2
 80010dc:	607b      	str	r3, [r7, #4]
			uint8_t crc = owCRC8(r);
 80010de:	6878      	ldr	r0, [r7, #4]
 80010e0:	f7ff fde5 	bl	8000cae <owCRC8>
 80010e4:	4603      	mov	r3, r0
 80010e6:	70fb      	strb	r3, [r7, #3]
			crcOK = (crc == r->crc)?"CRC OK":"CRC ERROR!";
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	79db      	ldrb	r3, [r3, #7]
 80010ec:	78fa      	ldrb	r2, [r7, #3]
 80010ee:	429a      	cmp	r2, r3
 80010f0:	d101      	bne.n	80010f6 <get_ROMid+0x7a>
 80010f2:	4b3a      	ldr	r3, [pc, #232]	; (80011dc <get_ROMid+0x160>)
 80010f4:	e000      	b.n	80010f8 <get_ROMid+0x7c>
 80010f6:	4b3a      	ldr	r3, [pc, #232]	; (80011e0 <get_ROMid+0x164>)
 80010f8:	4a3a      	ldr	r2, [pc, #232]	; (80011e4 <get_ROMid+0x168>)
 80010fa:	6013      	str	r3, [r2, #0]
			devInfo.device = i;
 80010fc:	4b36      	ldr	r3, [pc, #216]	; (80011d8 <get_ROMid+0x15c>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	461a      	mov	r2, r3
 8001102:	4b39      	ldr	r3, [pc, #228]	; (80011e8 <get_ROMid+0x16c>)
 8001104:	601a      	str	r2, [r3, #0]

			sprintf(devInfo.info, "SN: %02X/%02X%02X%02X%02X%02X%02X/%02X", r->family, r->code[5], r->code[4], r->code[3],
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	461e      	mov	r6, r3
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	799b      	ldrb	r3, [r3, #6]
 8001110:	469c      	mov	ip, r3
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	795b      	ldrb	r3, [r3, #5]
 8001116:	461a      	mov	r2, r3
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	791b      	ldrb	r3, [r3, #4]
 800111c:	4619      	mov	r1, r3
					r->code[2], r->code[1], r->code[0], r->crc);
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	78db      	ldrb	r3, [r3, #3]
			sprintf(devInfo.info, "SN: %02X/%02X%02X%02X%02X%02X%02X/%02X", r->family, r->code[5], r->code[4], r->code[3],
 8001122:	4618      	mov	r0, r3
					r->code[2], r->code[1], r->code[0], r->crc);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	789b      	ldrb	r3, [r3, #2]
			sprintf(devInfo.info, "SN: %02X/%02X%02X%02X%02X%02X%02X/%02X", r->family, r->code[5], r->code[4], r->code[3],
 8001128:	461c      	mov	r4, r3
					r->code[2], r->code[1], r->code[0], r->crc);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	785b      	ldrb	r3, [r3, #1]
			sprintf(devInfo.info, "SN: %02X/%02X%02X%02X%02X%02X%02X/%02X", r->family, r->code[5], r->code[4], r->code[3],
 800112e:	461d      	mov	r5, r3
					r->code[2], r->code[1], r->code[0], r->crc);
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	79db      	ldrb	r3, [r3, #7]
			sprintf(devInfo.info, "SN: %02X/%02X%02X%02X%02X%02X%02X/%02X", r->family, r->code[5], r->code[4], r->code[3],
 8001134:	9305      	str	r3, [sp, #20]
 8001136:	9504      	str	r5, [sp, #16]
 8001138:	9403      	str	r4, [sp, #12]
 800113a:	9002      	str	r0, [sp, #8]
 800113c:	9101      	str	r1, [sp, #4]
 800113e:	9200      	str	r2, [sp, #0]
 8001140:	4663      	mov	r3, ip
 8001142:	4632      	mov	r2, r6
 8001144:	4929      	ldr	r1, [pc, #164]	; (80011ec <get_ROMid+0x170>)
 8001146:	482a      	ldr	r0, [pc, #168]	; (80011f0 <get_ROMid+0x174>)
 8001148:	f00c fc44 	bl	800d9d4 <siprintf>

			if (crc != r->crc) {
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	79db      	ldrb	r3, [r3, #7]
 8001150:	78fa      	ldrb	r2, [r7, #3]
 8001152:	429a      	cmp	r2, r3
 8001154:	d008      	beq.n	8001168 <get_ROMid+0xec>
				devInfo.device = i;
 8001156:	4b20      	ldr	r3, [pc, #128]	; (80011d8 <get_ROMid+0x15c>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	461a      	mov	r2, r3
 800115c:	4b22      	ldr	r3, [pc, #136]	; (80011e8 <get_ROMid+0x16c>)
 800115e:	601a      	str	r2, [r3, #0]
				sprintf (devInfo.info,"\n can't read cause CNC error");
 8001160:	4924      	ldr	r1, [pc, #144]	; (80011f4 <get_ROMid+0x178>)
 8001162:	4823      	ldr	r0, [pc, #140]	; (80011f0 <get_ROMid+0x174>)
 8001164:	f00c fc36 	bl	800d9d4 <siprintf>
		for (; i < devices; i++) {//выводим в кон�?оль в�?е найденные ROM
 8001168:	4b1b      	ldr	r3, [pc, #108]	; (80011d8 <get_ROMid+0x15c>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	3301      	adds	r3, #1
 800116e:	4a1a      	ldr	r2, [pc, #104]	; (80011d8 <get_ROMid+0x15c>)
 8001170:	6013      	str	r3, [r2, #0]
 8001172:	4b16      	ldr	r3, [pc, #88]	; (80011cc <get_ROMid+0x150>)
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	461a      	mov	r2, r3
 8001178:	4b17      	ldr	r3, [pc, #92]	; (80011d8 <get_ROMid+0x15c>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	429a      	cmp	r2, r3
 800117e:	d8a8      	bhi.n	80010d2 <get_ROMid+0x56>
			}
		}

	}
	pDelay = 1000000;
 8001180:	4b13      	ldr	r3, [pc, #76]	; (80011d0 <get_ROMid+0x154>)
 8001182:	4a14      	ldr	r2, [pc, #80]	; (80011d4 <get_ROMid+0x158>)
 8001184:	601a      	str	r2, [r3, #0]
	for (i = 0; i < pDelay * 1; i++)
 8001186:	4b14      	ldr	r3, [pc, #80]	; (80011d8 <get_ROMid+0x15c>)
 8001188:	2200      	movs	r2, #0
 800118a:	601a      	str	r2, [r3, #0]
 800118c:	e005      	b.n	800119a <get_ROMid+0x11e>
		__asm__("nop");
 800118e:	bf00      	nop
	for (i = 0; i < pDelay * 1; i++)
 8001190:	4b11      	ldr	r3, [pc, #68]	; (80011d8 <get_ROMid+0x15c>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	3301      	adds	r3, #1
 8001196:	4a10      	ldr	r2, [pc, #64]	; (80011d8 <get_ROMid+0x15c>)
 8001198:	6013      	str	r3, [r2, #0]
 800119a:	4b0f      	ldr	r3, [pc, #60]	; (80011d8 <get_ROMid+0x15c>)
 800119c:	681a      	ldr	r2, [r3, #0]
 800119e:	4b0c      	ldr	r3, [pc, #48]	; (80011d0 <get_ROMid+0x154>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	429a      	cmp	r2, r3
 80011a4:	d3f3      	bcc.n	800118e <get_ROMid+0x112>

	if (strcmp(crcOK,"CRC OK") == 0) return 0;
 80011a6:	4b0f      	ldr	r3, [pc, #60]	; (80011e4 <get_ROMid+0x168>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	490c      	ldr	r1, [pc, #48]	; (80011dc <get_ROMid+0x160>)
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7fe ffcf 	bl	8000150 <strcmp>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d101      	bne.n	80011bc <get_ROMid+0x140>
 80011b8:	2300      	movs	r3, #0
 80011ba:	e001      	b.n	80011c0 <get_ROMid+0x144>
	else return -1;
 80011bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011c0:	4618      	mov	r0, r3
 80011c2:	370c      	adds	r7, #12
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011c8:	2000058c 	.word	0x2000058c
 80011cc:	20000588 	.word	0x20000588
 80011d0:	20000000 	.word	0x20000000
 80011d4:	000f4240 	.word	0x000f4240
 80011d8:	200005a8 	.word	0x200005a8
 80011dc:	0800e498 	.word	0x0800e498
 80011e0:	0800e4a0 	.word	0x0800e4a0
 80011e4:	200005b0 	.word	0x200005b0
 80011e8:	20000564 	.word	0x20000564
 80011ec:	0800e4ac 	.word	0x0800e4ac
 80011f0:	20000568 	.word	0x20000568
 80011f4:	0800e4d4 	.word	0x0800e4d4

080011f8 <get_Temperature>:

void get_Temperature (void)
{
 80011f8:	b598      	push	{r3, r4, r7, lr}
 80011fa:	af00      	add	r7, sp, #0
	i=0;
 80011fc:	4b3a      	ldr	r3, [pc, #232]	; (80012e8 <get_Temperature+0xf0>)
 80011fe:	2200      	movs	r2, #0
 8001200:	601a      	str	r2, [r3, #0]
	for (; i < devices; i++) {
 8001202:	e067      	b.n	80012d4 <get_Temperature+0xdc>
		switch ((ow.ids[i]).family) {//че у нас за датчик
 8001204:	4b38      	ldr	r3, [pc, #224]	; (80012e8 <get_Temperature+0xf0>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4a38      	ldr	r2, [pc, #224]	; (80012ec <get_Temperature+0xf4>)
 800120a:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 800120e:	2b28      	cmp	r3, #40	; 0x28
 8001210:	d006      	beq.n	8001220 <get_Temperature+0x28>
 8001212:	2b28      	cmp	r3, #40	; 0x28
 8001214:	dc56      	bgt.n	80012c4 <get_Temperature+0xcc>
 8001216:	2b00      	cmp	r3, #0
 8001218:	d056      	beq.n	80012c8 <get_Temperature+0xd0>
 800121a:	2b10      	cmp	r3, #16
 800121c:	d029      	beq.n	8001272 <get_Temperature+0x7a>
			break;
		case 0x00:
			break;
		default:
			// error handler
			break;
 800121e:	e051      	b.n	80012c4 <get_Temperature+0xcc>
			t = readTemperature(&ow, &ow.ids[i], 1);
 8001220:	4b31      	ldr	r3, [pc, #196]	; (80012e8 <get_Temperature+0xf0>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	00db      	lsls	r3, r3, #3
 8001226:	4a31      	ldr	r2, [pc, #196]	; (80012ec <get_Temperature+0xf4>)
 8001228:	4413      	add	r3, r2
 800122a:	2201      	movs	r2, #1
 800122c:	4619      	mov	r1, r3
 800122e:	482f      	ldr	r0, [pc, #188]	; (80012ec <get_Temperature+0xf4>)
 8001230:	f7ff feb6 	bl	8000fa0 <readTemperature>
 8001234:	4603      	mov	r3, r0
 8001236:	4a2e      	ldr	r2, [pc, #184]	; (80012f0 <get_Temperature+0xf8>)
 8001238:	8013      	strh	r3, [r2, #0]
			Temp[i] = (float)(t.inCelsus*10+t.frac)/10.0;
 800123a:	4b2d      	ldr	r3, [pc, #180]	; (80012f0 <get_Temperature+0xf8>)
 800123c:	f993 3000 	ldrsb.w	r3, [r3]
 8001240:	461a      	mov	r2, r3
 8001242:	4613      	mov	r3, r2
 8001244:	009b      	lsls	r3, r3, #2
 8001246:	4413      	add	r3, r2
 8001248:	005b      	lsls	r3, r3, #1
 800124a:	461a      	mov	r2, r3
 800124c:	4b28      	ldr	r3, [pc, #160]	; (80012f0 <get_Temperature+0xf8>)
 800124e:	785b      	ldrb	r3, [r3, #1]
 8001250:	4413      	add	r3, r2
 8001252:	4618      	mov	r0, r3
 8001254:	f7ff f848 	bl	80002e8 <__aeabi_i2f>
 8001258:	4603      	mov	r3, r0
 800125a:	4a23      	ldr	r2, [pc, #140]	; (80012e8 <get_Temperature+0xf0>)
 800125c:	6814      	ldr	r4, [r2, #0]
 800125e:	4925      	ldr	r1, [pc, #148]	; (80012f4 <get_Temperature+0xfc>)
 8001260:	4618      	mov	r0, r3
 8001262:	f7ff f949 	bl	80004f8 <__aeabi_fdiv>
 8001266:	4603      	mov	r3, r0
 8001268:	461a      	mov	r2, r3
 800126a:	4b23      	ldr	r3, [pc, #140]	; (80012f8 <get_Temperature+0x100>)
 800126c:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
			break;
 8001270:	e02b      	b.n	80012ca <get_Temperature+0xd2>
			t = readTemperature(&ow, &ow.ids[i], 1);
 8001272:	4b1d      	ldr	r3, [pc, #116]	; (80012e8 <get_Temperature+0xf0>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	00db      	lsls	r3, r3, #3
 8001278:	4a1c      	ldr	r2, [pc, #112]	; (80012ec <get_Temperature+0xf4>)
 800127a:	4413      	add	r3, r2
 800127c:	2201      	movs	r2, #1
 800127e:	4619      	mov	r1, r3
 8001280:	481a      	ldr	r0, [pc, #104]	; (80012ec <get_Temperature+0xf4>)
 8001282:	f7ff fe8d 	bl	8000fa0 <readTemperature>
 8001286:	4603      	mov	r3, r0
 8001288:	4a19      	ldr	r2, [pc, #100]	; (80012f0 <get_Temperature+0xf8>)
 800128a:	8013      	strh	r3, [r2, #0]
			Temp[i] = (float)(t.inCelsus*10+t.frac)/10.0;
 800128c:	4b18      	ldr	r3, [pc, #96]	; (80012f0 <get_Temperature+0xf8>)
 800128e:	f993 3000 	ldrsb.w	r3, [r3]
 8001292:	461a      	mov	r2, r3
 8001294:	4613      	mov	r3, r2
 8001296:	009b      	lsls	r3, r3, #2
 8001298:	4413      	add	r3, r2
 800129a:	005b      	lsls	r3, r3, #1
 800129c:	461a      	mov	r2, r3
 800129e:	4b14      	ldr	r3, [pc, #80]	; (80012f0 <get_Temperature+0xf8>)
 80012a0:	785b      	ldrb	r3, [r3, #1]
 80012a2:	4413      	add	r3, r2
 80012a4:	4618      	mov	r0, r3
 80012a6:	f7ff f81f 	bl	80002e8 <__aeabi_i2f>
 80012aa:	4603      	mov	r3, r0
 80012ac:	4a0e      	ldr	r2, [pc, #56]	; (80012e8 <get_Temperature+0xf0>)
 80012ae:	6814      	ldr	r4, [r2, #0]
 80012b0:	4910      	ldr	r1, [pc, #64]	; (80012f4 <get_Temperature+0xfc>)
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff f920 	bl	80004f8 <__aeabi_fdiv>
 80012b8:	4603      	mov	r3, r0
 80012ba:	461a      	mov	r2, r3
 80012bc:	4b0e      	ldr	r3, [pc, #56]	; (80012f8 <get_Temperature+0x100>)
 80012be:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
			break;
 80012c2:	e002      	b.n	80012ca <get_Temperature+0xd2>
			break;
 80012c4:	bf00      	nop
 80012c6:	e000      	b.n	80012ca <get_Temperature+0xd2>
			break;
 80012c8:	bf00      	nop
	for (; i < devices; i++) {
 80012ca:	4b07      	ldr	r3, [pc, #28]	; (80012e8 <get_Temperature+0xf0>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	3301      	adds	r3, #1
 80012d0:	4a05      	ldr	r2, [pc, #20]	; (80012e8 <get_Temperature+0xf0>)
 80012d2:	6013      	str	r3, [r2, #0]
 80012d4:	4b09      	ldr	r3, [pc, #36]	; (80012fc <get_Temperature+0x104>)
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	461a      	mov	r2, r3
 80012da:	4b03      	ldr	r3, [pc, #12]	; (80012e8 <get_Temperature+0xf0>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	429a      	cmp	r2, r3
 80012e0:	d890      	bhi.n	8001204 <get_Temperature+0xc>
		}
	}
//	pDelay = 4000000;
//	for (i = 0; i < pDelay * 1; i++){}   /* Wait a bit. */
}
 80012e2:	bf00      	nop
 80012e4:	bf00      	nop
 80012e6:	bd98      	pop	{r3, r4, r7, pc}
 80012e8:	200005a8 	.word	0x200005a8
 80012ec:	2000058c 	.word	0x2000058c
 80012f0:	200005ac 	.word	0x200005ac
 80012f4:	41200000 	.word	0x41200000
 80012f8:	2000055c 	.word	0x2000055c
 80012fc:	20000588 	.word	0x20000588

08001300 <SELECT>:
static uint8_t PowerFlag = 0;                           /* Power condition Flag */


/* SPI Chip Select */
static void SELECT(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8001304:	2200      	movs	r2, #0
 8001306:	2101      	movs	r1, #1
 8001308:	4802      	ldr	r0, [pc, #8]	; (8001314 <SELECT+0x14>)
 800130a:	f003 f920 	bl	800454e <HAL_GPIO_WritePin>
}
 800130e:	bf00      	nop
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	40010c00 	.word	0x40010c00

08001318 <DESELECT>:

/* SPI Chip Deselect */
static void DESELECT(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 800131c:	2201      	movs	r2, #1
 800131e:	2101      	movs	r1, #1
 8001320:	4802      	ldr	r0, [pc, #8]	; (800132c <DESELECT+0x14>)
 8001322:	f003 f914 	bl	800454e <HAL_GPIO_WritePin>
}
 8001326:	bf00      	nop
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	40010c00 	.word	0x40010c00

08001330 <SPI_TxByte>:

/* SPI Transmit*/
static void SPI_TxByte(BYTE data)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0
 8001336:	4603      	mov	r3, r0
 8001338:	71fb      	strb	r3, [r7, #7]
  while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 800133a:	bf00      	nop
 800133c:	4808      	ldr	r0, [pc, #32]	; (8001360 <SPI_TxByte+0x30>)
 800133e:	f005 fbf5 	bl	8006b2c <HAL_SPI_GetState>
 8001342:	4603      	mov	r3, r0
 8001344:	2b01      	cmp	r3, #1
 8001346:	d1f9      	bne.n	800133c <SPI_TxByte+0xc>
  HAL_SPI_Transmit(&hspi1, &data, 1, SPI_TIMEOUT);
 8001348:	1df9      	adds	r1, r7, #7
 800134a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800134e:	2201      	movs	r2, #1
 8001350:	4803      	ldr	r0, [pc, #12]	; (8001360 <SPI_TxByte+0x30>)
 8001352:	f005 f90d 	bl	8006570 <HAL_SPI_Transmit>
}
 8001356:	bf00      	nop
 8001358:	3708      	adds	r7, #8
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	200008dc 	.word	0x200008dc

08001364 <SPI_RxByte>:

/* SPI Data send / receive return type function */
static uint8_t SPI_RxByte(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b084      	sub	sp, #16
 8001368:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 800136a:	23ff      	movs	r3, #255	; 0xff
 800136c:	71fb      	strb	r3, [r7, #7]
  data = 0;
 800136e:	2300      	movs	r3, #0
 8001370:	71bb      	strb	r3, [r7, #6]
  
  while ((HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY));
 8001372:	bf00      	nop
 8001374:	4809      	ldr	r0, [pc, #36]	; (800139c <SPI_RxByte+0x38>)
 8001376:	f005 fbd9 	bl	8006b2c <HAL_SPI_GetState>
 800137a:	4603      	mov	r3, r0
 800137c:	2b01      	cmp	r3, #1
 800137e:	d1f9      	bne.n	8001374 <SPI_RxByte+0x10>
  HAL_SPI_TransmitReceive(&hspi1, &dummy, &data, 1, SPI_TIMEOUT);
 8001380:	1dba      	adds	r2, r7, #6
 8001382:	1df9      	adds	r1, r7, #7
 8001384:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001388:	9300      	str	r3, [sp, #0]
 800138a:	2301      	movs	r3, #1
 800138c:	4803      	ldr	r0, [pc, #12]	; (800139c <SPI_RxByte+0x38>)
 800138e:	f005 fa2b 	bl	80067e8 <HAL_SPI_TransmitReceive>
  
  return data;
 8001392:	79bb      	ldrb	r3, [r7, #6]
}
 8001394:	4618      	mov	r0, r3
 8001396:	3708      	adds	r7, #8
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	200008dc 	.word	0x200008dc

080013a0 <SPI_RxBytePtr>:

/* SPI Data send / receive pointer type function*/
static void SPI_RxBytePtr(uint8_t *buff) 
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 80013a8:	f7ff ffdc 	bl	8001364 <SPI_RxByte>
 80013ac:	4603      	mov	r3, r0
 80013ae:	461a      	mov	r2, r3
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	701a      	strb	r2, [r3, #0]
}
 80013b4:	bf00      	nop
 80013b6:	3708      	adds	r7, #8
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}

080013bc <SD_ReadyWait>:

/* SD CARD Ready wait */
static uint8_t SD_ReadyWait(void) 
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0
  uint8_t res;
  
  /* 500ms Counter preparation*/
  Timer2 = 50;
 80013c2:	4b0b      	ldr	r3, [pc, #44]	; (80013f0 <SD_ReadyWait+0x34>)
 80013c4:	2232      	movs	r2, #50	; 0x32
 80013c6:	701a      	strb	r2, [r3, #0]

  SPI_RxByte();
 80013c8:	f7ff ffcc 	bl	8001364 <SPI_RxByte>
  
  do
  {
    /* 0xFF SPI communication until a value is received */
    res = SPI_RxByte();
 80013cc:	f7ff ffca 	bl	8001364 <SPI_RxByte>
 80013d0:	4603      	mov	r3, r0
 80013d2:	71fb      	strb	r3, [r7, #7]
  } while ((res != 0xFF) && Timer2);
 80013d4:	79fb      	ldrb	r3, [r7, #7]
 80013d6:	2bff      	cmp	r3, #255	; 0xff
 80013d8:	d004      	beq.n	80013e4 <SD_ReadyWait+0x28>
 80013da:	4b05      	ldr	r3, [pc, #20]	; (80013f0 <SD_ReadyWait+0x34>)
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	b2db      	uxtb	r3, r3
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d1f3      	bne.n	80013cc <SD_ReadyWait+0x10>
  
  return res;
 80013e4:	79fb      	ldrb	r3, [r7, #7]
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	3708      	adds	r7, #8
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	20000a6a 	.word	0x20000a6a

080013f4 <SD_PowerOn>:

/*Power on*/
static void SD_PowerOn(void) 
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b086      	sub	sp, #24
 80013f8:	af00      	add	r7, sp, #0
  uint8_t cmd_arg[6];
  uint32_t Count = 0x1FFF;
 80013fa:	f641 73ff 	movw	r3, #8191	; 0x1fff
 80013fe:	617b      	str	r3, [r7, #20]
  

  DESELECT();
 8001400:	f7ff ff8a 	bl	8001318 <DESELECT>
  
  for(int i = 0; i < 10; i++)
 8001404:	2300      	movs	r3, #0
 8001406:	613b      	str	r3, [r7, #16]
 8001408:	e005      	b.n	8001416 <SD_PowerOn+0x22>
  {
    SPI_TxByte(0xFF);
 800140a:	20ff      	movs	r0, #255	; 0xff
 800140c:	f7ff ff90 	bl	8001330 <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 8001410:	693b      	ldr	r3, [r7, #16]
 8001412:	3301      	adds	r3, #1
 8001414:	613b      	str	r3, [r7, #16]
 8001416:	693b      	ldr	r3, [r7, #16]
 8001418:	2b09      	cmp	r3, #9
 800141a:	ddf6      	ble.n	800140a <SD_PowerOn+0x16>
  }
  
  /* SPI Chips Select */
  SELECT();
 800141c:	f7ff ff70 	bl	8001300 <SELECT>
  
  /*  GO_IDLE_STATE State transitions*/
  cmd_arg[0] = (CMD0 | 0x40);
 8001420:	2340      	movs	r3, #64	; 0x40
 8001422:	713b      	strb	r3, [r7, #4]
  cmd_arg[1] = 0;
 8001424:	2300      	movs	r3, #0
 8001426:	717b      	strb	r3, [r7, #5]
  cmd_arg[2] = 0;
 8001428:	2300      	movs	r3, #0
 800142a:	71bb      	strb	r3, [r7, #6]
  cmd_arg[3] = 0;
 800142c:	2300      	movs	r3, #0
 800142e:	71fb      	strb	r3, [r7, #7]
  cmd_arg[4] = 0;
 8001430:	2300      	movs	r3, #0
 8001432:	723b      	strb	r3, [r7, #8]
  cmd_arg[5] = 0x95;
 8001434:	2395      	movs	r3, #149	; 0x95
 8001436:	727b      	strb	r3, [r7, #9]
  
  /* Command transmission*/
  for (int i = 0; i < 6; i++)
 8001438:	2300      	movs	r3, #0
 800143a:	60fb      	str	r3, [r7, #12]
 800143c:	e009      	b.n	8001452 <SD_PowerOn+0x5e>
  {
    SPI_TxByte(cmd_arg[i]);
 800143e:	1d3a      	adds	r2, r7, #4
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	4413      	add	r3, r2
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	4618      	mov	r0, r3
 8001448:	f7ff ff72 	bl	8001330 <SPI_TxByte>
  for (int i = 0; i < 6; i++)
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	3301      	adds	r3, #1
 8001450:	60fb      	str	r3, [r7, #12]
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	2b05      	cmp	r3, #5
 8001456:	ddf2      	ble.n	800143e <SD_PowerOn+0x4a>
  }
  
  /* Answer waiting*/
  while ((SPI_RxByte() != 0x01) && Count)
 8001458:	e002      	b.n	8001460 <SD_PowerOn+0x6c>
  {
    Count--;
 800145a:	697b      	ldr	r3, [r7, #20]
 800145c:	3b01      	subs	r3, #1
 800145e:	617b      	str	r3, [r7, #20]
  while ((SPI_RxByte() != 0x01) && Count)
 8001460:	f7ff ff80 	bl	8001364 <SPI_RxByte>
 8001464:	4603      	mov	r3, r0
 8001466:	2b01      	cmp	r3, #1
 8001468:	d002      	beq.n	8001470 <SD_PowerOn+0x7c>
 800146a:	697b      	ldr	r3, [r7, #20]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d1f4      	bne.n	800145a <SD_PowerOn+0x66>
  }
  
  DESELECT();
 8001470:	f7ff ff52 	bl	8001318 <DESELECT>
  SPI_TxByte(0XFF);
 8001474:	20ff      	movs	r0, #255	; 0xff
 8001476:	f7ff ff5b 	bl	8001330 <SPI_TxByte>
  
  PowerFlag = 1;
 800147a:	4b03      	ldr	r3, [pc, #12]	; (8001488 <SD_PowerOn+0x94>)
 800147c:	2201      	movs	r2, #1
 800147e:	701a      	strb	r2, [r3, #0]
}
 8001480:	bf00      	nop
 8001482:	3718      	adds	r7, #24
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	200005b5 	.word	0x200005b5

0800148c <SD_PowerOff>:

/* 전원 끄기 */
static void SD_PowerOff(void) 
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 8001490:	4b03      	ldr	r3, [pc, #12]	; (80014a0 <SD_PowerOff+0x14>)
 8001492:	2200      	movs	r2, #0
 8001494:	701a      	strb	r2, [r3, #0]
}
 8001496:	bf00      	nop
 8001498:	46bd      	mov	sp, r7
 800149a:	bc80      	pop	{r7}
 800149c:	4770      	bx	lr
 800149e:	bf00      	nop
 80014a0:	200005b5 	.word	0x200005b5

080014a4 <SD_CheckPower>:

/* 전원 상태 확인 */
static uint8_t SD_CheckPower(void) 
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  /*  0=off, 1=on */
  return PowerFlag;
 80014a8:	4b02      	ldr	r3, [pc, #8]	; (80014b4 <SD_CheckPower+0x10>)
 80014aa:	781b      	ldrb	r3, [r3, #0]
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bc80      	pop	{r7}
 80014b2:	4770      	bx	lr
 80014b4:	200005b5 	.word	0x200005b5

080014b8 <SD_RxDataBlock>:

/* 데이터 패킷 수신 */
static bool SD_RxDataBlock(BYTE *buff, UINT btr) 
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b084      	sub	sp, #16
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
 80014c0:	6039      	str	r1, [r7, #0]
  uint8_t token;
  
  /* 100ms 타이머 */
  Timer1 = 10;
 80014c2:	4b17      	ldr	r3, [pc, #92]	; (8001520 <SD_RxDataBlock+0x68>)
 80014c4:	220a      	movs	r2, #10
 80014c6:	701a      	strb	r2, [r3, #0]

  /* 응답 대기 */		
  do 
  {    
    token = SPI_RxByte();
 80014c8:	f7ff ff4c 	bl	8001364 <SPI_RxByte>
 80014cc:	4603      	mov	r3, r0
 80014ce:	73fb      	strb	r3, [r7, #15]
  } while((token == 0xFF) && Timer1);
 80014d0:	7bfb      	ldrb	r3, [r7, #15]
 80014d2:	2bff      	cmp	r3, #255	; 0xff
 80014d4:	d104      	bne.n	80014e0 <SD_RxDataBlock+0x28>
 80014d6:	4b12      	ldr	r3, [pc, #72]	; (8001520 <SD_RxDataBlock+0x68>)
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	b2db      	uxtb	r3, r3
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d1f3      	bne.n	80014c8 <SD_RxDataBlock+0x10>
  
  /* 0xFE 이외 Token 수신 시 에러 처리 */
  if(token != 0xFE)
 80014e0:	7bfb      	ldrb	r3, [r7, #15]
 80014e2:	2bfe      	cmp	r3, #254	; 0xfe
 80014e4:	d001      	beq.n	80014ea <SD_RxDataBlock+0x32>
    return FALSE;
 80014e6:	2300      	movs	r3, #0
 80014e8:	e016      	b.n	8001518 <SD_RxDataBlock+0x60>
  
  /* 버퍼에 데이터 수신 */
  do 
  {     
    SPI_RxBytePtr(buff++);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	1c5a      	adds	r2, r3, #1
 80014ee:	607a      	str	r2, [r7, #4]
 80014f0:	4618      	mov	r0, r3
 80014f2:	f7ff ff55 	bl	80013a0 <SPI_RxBytePtr>
    SPI_RxBytePtr(buff++);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	1c5a      	adds	r2, r3, #1
 80014fa:	607a      	str	r2, [r7, #4]
 80014fc:	4618      	mov	r0, r3
 80014fe:	f7ff ff4f 	bl	80013a0 <SPI_RxBytePtr>
  } while(btr -= 2);
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	3b02      	subs	r3, #2
 8001506:	603b      	str	r3, [r7, #0]
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d1ed      	bne.n	80014ea <SD_RxDataBlock+0x32>
  
  SPI_RxByte(); /* CRC 무시 */
 800150e:	f7ff ff29 	bl	8001364 <SPI_RxByte>
  SPI_RxByte();
 8001512:	f7ff ff27 	bl	8001364 <SPI_RxByte>
  
  return TRUE;
 8001516:	2301      	movs	r3, #1
}
 8001518:	4618      	mov	r0, r3
 800151a:	3710      	adds	r7, #16
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	20000a69 	.word	0x20000a69

08001524 <SD_TxDataBlock>:

/* 데이터 전송 패킷 */
#if _READONLY == 0
static bool SD_TxDataBlock(const BYTE *buff, BYTE token)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b084      	sub	sp, #16
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
 800152c:	460b      	mov	r3, r1
 800152e:	70fb      	strb	r3, [r7, #3]
  uint8_t resp, wc;
  uint8_t i = 0;
 8001530:	2300      	movs	r3, #0
 8001532:	737b      	strb	r3, [r7, #13]
    
  /* SD카드 준비 대기 */
  if (SD_ReadyWait() != 0xFF)
 8001534:	f7ff ff42 	bl	80013bc <SD_ReadyWait>
 8001538:	4603      	mov	r3, r0
 800153a:	2bff      	cmp	r3, #255	; 0xff
 800153c:	d001      	beq.n	8001542 <SD_TxDataBlock+0x1e>
    return FALSE;
 800153e:	2300      	movs	r3, #0
 8001540:	e040      	b.n	80015c4 <SD_TxDataBlock+0xa0>
  
  /* 토큰 전송 */
  SPI_TxByte(token);      
 8001542:	78fb      	ldrb	r3, [r7, #3]
 8001544:	4618      	mov	r0, r3
 8001546:	f7ff fef3 	bl	8001330 <SPI_TxByte>
  
  /* 데이터 토큰인 경우 */
  if (token != 0xFD) 
 800154a:	78fb      	ldrb	r3, [r7, #3]
 800154c:	2bfd      	cmp	r3, #253	; 0xfd
 800154e:	d031      	beq.n	80015b4 <SD_TxDataBlock+0x90>
  { 
    wc = 0;
 8001550:	2300      	movs	r3, #0
 8001552:	73bb      	strb	r3, [r7, #14]
    
    /* 512 바이트 데이터 전송 */
    do 
    { 
      SPI_TxByte(*buff++);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	1c5a      	adds	r2, r3, #1
 8001558:	607a      	str	r2, [r7, #4]
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff fee7 	bl	8001330 <SPI_TxByte>
      SPI_TxByte(*buff++);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	1c5a      	adds	r2, r3, #1
 8001566:	607a      	str	r2, [r7, #4]
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	4618      	mov	r0, r3
 800156c:	f7ff fee0 	bl	8001330 <SPI_TxByte>
    } while (--wc);
 8001570:	7bbb      	ldrb	r3, [r7, #14]
 8001572:	3b01      	subs	r3, #1
 8001574:	73bb      	strb	r3, [r7, #14]
 8001576:	7bbb      	ldrb	r3, [r7, #14]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d1eb      	bne.n	8001554 <SD_TxDataBlock+0x30>
    
    SPI_RxByte();       /* CRC 무시 */
 800157c:	f7ff fef2 	bl	8001364 <SPI_RxByte>
    SPI_RxByte();
 8001580:	f7ff fef0 	bl	8001364 <SPI_RxByte>
    
    /* 데이트 응답 수신 */        
    while (i <= 64) 
 8001584:	e00b      	b.n	800159e <SD_TxDataBlock+0x7a>
    {			
      resp = SPI_RxByte();
 8001586:	f7ff feed 	bl	8001364 <SPI_RxByte>
 800158a:	4603      	mov	r3, r0
 800158c:	73fb      	strb	r3, [r7, #15]
      
      /* 에러 응답 처리 */
      if ((resp & 0x1F) == 0x05) 
 800158e:	7bfb      	ldrb	r3, [r7, #15]
 8001590:	f003 031f 	and.w	r3, r3, #31
 8001594:	2b05      	cmp	r3, #5
 8001596:	d006      	beq.n	80015a6 <SD_TxDataBlock+0x82>
        break;
      
      i++;
 8001598:	7b7b      	ldrb	r3, [r7, #13]
 800159a:	3301      	adds	r3, #1
 800159c:	737b      	strb	r3, [r7, #13]
    while (i <= 64) 
 800159e:	7b7b      	ldrb	r3, [r7, #13]
 80015a0:	2b40      	cmp	r3, #64	; 0x40
 80015a2:	d9f0      	bls.n	8001586 <SD_TxDataBlock+0x62>
 80015a4:	e000      	b.n	80015a8 <SD_TxDataBlock+0x84>
        break;
 80015a6:	bf00      	nop
    }
    
    /* SPI 수신 버퍼 Clear */
    while (SPI_RxByte() == 0);
 80015a8:	bf00      	nop
 80015aa:	f7ff fedb 	bl	8001364 <SPI_RxByte>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d0fa      	beq.n	80015aa <SD_TxDataBlock+0x86>
  }
  
  if ((resp & 0x1F) == 0x05)
 80015b4:	7bfb      	ldrb	r3, [r7, #15]
 80015b6:	f003 031f 	and.w	r3, r3, #31
 80015ba:	2b05      	cmp	r3, #5
 80015bc:	d101      	bne.n	80015c2 <SD_TxDataBlock+0x9e>
    return TRUE;
 80015be:	2301      	movs	r3, #1
 80015c0:	e000      	b.n	80015c4 <SD_TxDataBlock+0xa0>
  else
    return FALSE;
 80015c2:	2300      	movs	r3, #0
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3710      	adds	r7, #16
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}

080015cc <SD_SendCmd>:
#endif /* _READONLY */

/* CMD 패킷 전송 */
static BYTE SD_SendCmd(BYTE cmd, DWORD arg) 
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b084      	sub	sp, #16
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	4603      	mov	r3, r0
 80015d4:	6039      	str	r1, [r7, #0]
 80015d6:	71fb      	strb	r3, [r7, #7]
  uint8_t crc, res;
  
  /* SD카드 대기 */
  if (SD_ReadyWait() != 0xFF)
 80015d8:	f7ff fef0 	bl	80013bc <SD_ReadyWait>
 80015dc:	4603      	mov	r3, r0
 80015de:	2bff      	cmp	r3, #255	; 0xff
 80015e0:	d001      	beq.n	80015e6 <SD_SendCmd+0x1a>
    return 0xFF;
 80015e2:	23ff      	movs	r3, #255	; 0xff
 80015e4:	e040      	b.n	8001668 <SD_SendCmd+0x9c>
  
  /* 명령 패킷 전송 */
  SPI_TxByte(cmd); 			/* Command */
 80015e6:	79fb      	ldrb	r3, [r7, #7]
 80015e8:	4618      	mov	r0, r3
 80015ea:	f7ff fea1 	bl	8001330 <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 24)); 	/* Argument[31..24] */
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	0e1b      	lsrs	r3, r3, #24
 80015f2:	b2db      	uxtb	r3, r3
 80015f4:	4618      	mov	r0, r3
 80015f6:	f7ff fe9b 	bl	8001330 <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 16)); 	/* Argument[23..16] */
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	0c1b      	lsrs	r3, r3, #16
 80015fe:	b2db      	uxtb	r3, r3
 8001600:	4618      	mov	r0, r3
 8001602:	f7ff fe95 	bl	8001330 <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 8)); 	/* Argument[15..8] */
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	0a1b      	lsrs	r3, r3, #8
 800160a:	b2db      	uxtb	r3, r3
 800160c:	4618      	mov	r0, r3
 800160e:	f7ff fe8f 	bl	8001330 <SPI_TxByte>
  SPI_TxByte((BYTE) arg); 		/* Argument[7..0] */
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	b2db      	uxtb	r3, r3
 8001616:	4618      	mov	r0, r3
 8001618:	f7ff fe8a 	bl	8001330 <SPI_TxByte>
  
  /* 명령별 CRC 준비 */
  crc = 0;  
 800161c:	2300      	movs	r3, #0
 800161e:	73fb      	strb	r3, [r7, #15]
  if (cmd == CMD0)
 8001620:	79fb      	ldrb	r3, [r7, #7]
 8001622:	2b40      	cmp	r3, #64	; 0x40
 8001624:	d101      	bne.n	800162a <SD_SendCmd+0x5e>
    crc = 0x95; /* CRC for CMD0(0) */
 8001626:	2395      	movs	r3, #149	; 0x95
 8001628:	73fb      	strb	r3, [r7, #15]
  
  if (cmd == CMD8)
 800162a:	79fb      	ldrb	r3, [r7, #7]
 800162c:	2b48      	cmp	r3, #72	; 0x48
 800162e:	d101      	bne.n	8001634 <SD_SendCmd+0x68>
    crc = 0x87; /* CRC for CMD8(0x1AA) */
 8001630:	2387      	movs	r3, #135	; 0x87
 8001632:	73fb      	strb	r3, [r7, #15]
  
  /* CRC 전송 */
  SPI_TxByte(crc);
 8001634:	7bfb      	ldrb	r3, [r7, #15]
 8001636:	4618      	mov	r0, r3
 8001638:	f7ff fe7a 	bl	8001330 <SPI_TxByte>
  
  /* CMD12 Stop Reading 명령인 경우에는 응답 바이트 하나를 버린다 */
  if (cmd == CMD12)
 800163c:	79fb      	ldrb	r3, [r7, #7]
 800163e:	2b4c      	cmp	r3, #76	; 0x4c
 8001640:	d101      	bne.n	8001646 <SD_SendCmd+0x7a>
    SPI_RxByte();
 8001642:	f7ff fe8f 	bl	8001364 <SPI_RxByte>
  
  /* 10회 내에 정상 데이터를 수신한다. */
  uint8_t n = 10; 
 8001646:	230a      	movs	r3, #10
 8001648:	73bb      	strb	r3, [r7, #14]
  do
  {
    res = SPI_RxByte();
 800164a:	f7ff fe8b 	bl	8001364 <SPI_RxByte>
 800164e:	4603      	mov	r3, r0
 8001650:	737b      	strb	r3, [r7, #13]
  } while ((res & 0x80) && --n);
 8001652:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001656:	2b00      	cmp	r3, #0
 8001658:	da05      	bge.n	8001666 <SD_SendCmd+0x9a>
 800165a:	7bbb      	ldrb	r3, [r7, #14]
 800165c:	3b01      	subs	r3, #1
 800165e:	73bb      	strb	r3, [r7, #14]
 8001660:	7bbb      	ldrb	r3, [r7, #14]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d1f1      	bne.n	800164a <SD_SendCmd+0x7e>
  
  return res;
 8001666:	7b7b      	ldrb	r3, [r7, #13]
}
 8001668:	4618      	mov	r0, r3
 800166a:	3710      	adds	r7, #16
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}

08001670 <SD_disk_initialize>:
  user_diskio.c 파일에서 사용된다.
-----------------------------------------------------------------------*/

/* SD카드 초기화 */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 8001670:	b590      	push	{r4, r7, lr}
 8001672:	b085      	sub	sp, #20
 8001674:	af00      	add	r7, sp, #0
 8001676:	4603      	mov	r3, r0
 8001678:	71fb      	strb	r3, [r7, #7]
  uint8_t n, type, ocr[4];
  
  /* 한종류의 드라이브만 지원 */
  if(drv)
 800167a:	79fb      	ldrb	r3, [r7, #7]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d001      	beq.n	8001684 <SD_disk_initialize+0x14>
    return STA_NOINIT;  
 8001680:	2301      	movs	r3, #1
 8001682:	e0d5      	b.n	8001830 <SD_disk_initialize+0x1c0>
  
  /* SD카드 미삽입 */
  if(Stat & STA_NODISK)
 8001684:	4b6c      	ldr	r3, [pc, #432]	; (8001838 <SD_disk_initialize+0x1c8>)
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	b2db      	uxtb	r3, r3
 800168a:	f003 0302 	and.w	r3, r3, #2
 800168e:	2b00      	cmp	r3, #0
 8001690:	d003      	beq.n	800169a <SD_disk_initialize+0x2a>
    return Stat;        
 8001692:	4b69      	ldr	r3, [pc, #420]	; (8001838 <SD_disk_initialize+0x1c8>)
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	b2db      	uxtb	r3, r3
 8001698:	e0ca      	b.n	8001830 <SD_disk_initialize+0x1c0>
  
  /* SD카드 Power On */
  SD_PowerOn();         
 800169a:	f7ff feab 	bl	80013f4 <SD_PowerOn>
  
  /* SPI 통신을 위해 Chip Select */
  SELECT();             
 800169e:	f7ff fe2f 	bl	8001300 <SELECT>
  
  /* SD카드 타입변수 초기화 */
  type = 0;
 80016a2:	2300      	movs	r3, #0
 80016a4:	73bb      	strb	r3, [r7, #14]
  
  /* Idle 상태 진입 */
  if (SD_SendCmd(CMD0, 0) == 1) 
 80016a6:	2100      	movs	r1, #0
 80016a8:	2040      	movs	r0, #64	; 0x40
 80016aa:	f7ff ff8f 	bl	80015cc <SD_SendCmd>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b01      	cmp	r3, #1
 80016b2:	f040 80a5 	bne.w	8001800 <SD_disk_initialize+0x190>
  { 
    /* 타이머 1초 설정 */
    Timer1 = 100;
 80016b6:	4b61      	ldr	r3, [pc, #388]	; (800183c <SD_disk_initialize+0x1cc>)
 80016b8:	2264      	movs	r2, #100	; 0x64
 80016ba:	701a      	strb	r2, [r3, #0]
    
    /* SD 인터페이스 동작 조건 확인 */
    if (SD_SendCmd(CMD8, 0x1AA) == 1) 
 80016bc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80016c0:	2048      	movs	r0, #72	; 0x48
 80016c2:	f7ff ff83 	bl	80015cc <SD_SendCmd>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b01      	cmp	r3, #1
 80016ca:	d158      	bne.n	800177e <SD_disk_initialize+0x10e>
    { 
      /* SDC Ver2+ */
      for (n = 0; n < 4; n++)
 80016cc:	2300      	movs	r3, #0
 80016ce:	73fb      	strb	r3, [r7, #15]
 80016d0:	e00c      	b.n	80016ec <SD_disk_initialize+0x7c>
      {
        ocr[n] = SPI_RxByte();
 80016d2:	7bfc      	ldrb	r4, [r7, #15]
 80016d4:	f7ff fe46 	bl	8001364 <SPI_RxByte>
 80016d8:	4603      	mov	r3, r0
 80016da:	461a      	mov	r2, r3
 80016dc:	f104 0310 	add.w	r3, r4, #16
 80016e0:	443b      	add	r3, r7
 80016e2:	f803 2c08 	strb.w	r2, [r3, #-8]
      for (n = 0; n < 4; n++)
 80016e6:	7bfb      	ldrb	r3, [r7, #15]
 80016e8:	3301      	adds	r3, #1
 80016ea:	73fb      	strb	r3, [r7, #15]
 80016ec:	7bfb      	ldrb	r3, [r7, #15]
 80016ee:	2b03      	cmp	r3, #3
 80016f0:	d9ef      	bls.n	80016d2 <SD_disk_initialize+0x62>
      }
      
      if (ocr[2] == 0x01 && ocr[3] == 0xAA) 
 80016f2:	7abb      	ldrb	r3, [r7, #10]
 80016f4:	2b01      	cmp	r3, #1
 80016f6:	f040 8083 	bne.w	8001800 <SD_disk_initialize+0x190>
 80016fa:	7afb      	ldrb	r3, [r7, #11]
 80016fc:	2baa      	cmp	r3, #170	; 0xaa
 80016fe:	d17f      	bne.n	8001800 <SD_disk_initialize+0x190>
      { 
        /* 2.7-3.6V 전압범위 동작 */
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0)
 8001700:	2100      	movs	r1, #0
 8001702:	2077      	movs	r0, #119	; 0x77
 8001704:	f7ff ff62 	bl	80015cc <SD_SendCmd>
 8001708:	4603      	mov	r3, r0
 800170a:	2b01      	cmp	r3, #1
 800170c:	d807      	bhi.n	800171e <SD_disk_initialize+0xae>
 800170e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001712:	2069      	movs	r0, #105	; 0x69
 8001714:	f7ff ff5a 	bl	80015cc <SD_SendCmd>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d005      	beq.n	800172a <SD_disk_initialize+0xba>
            break; /* ACMD41 with HCS bit */
        } while (Timer1);
 800171e:	4b47      	ldr	r3, [pc, #284]	; (800183c <SD_disk_initialize+0x1cc>)
 8001720:	781b      	ldrb	r3, [r3, #0]
 8001722:	b2db      	uxtb	r3, r3
 8001724:	2b00      	cmp	r3, #0
 8001726:	d1eb      	bne.n	8001700 <SD_disk_initialize+0x90>
 8001728:	e000      	b.n	800172c <SD_disk_initialize+0xbc>
            break; /* ACMD41 with HCS bit */
 800172a:	bf00      	nop
        
        if (Timer1 && SD_SendCmd(CMD58, 0) == 0) 
 800172c:	4b43      	ldr	r3, [pc, #268]	; (800183c <SD_disk_initialize+0x1cc>)
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	b2db      	uxtb	r3, r3
 8001732:	2b00      	cmp	r3, #0
 8001734:	d064      	beq.n	8001800 <SD_disk_initialize+0x190>
 8001736:	2100      	movs	r1, #0
 8001738:	207a      	movs	r0, #122	; 0x7a
 800173a:	f7ff ff47 	bl	80015cc <SD_SendCmd>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d15d      	bne.n	8001800 <SD_disk_initialize+0x190>
        { 
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 8001744:	2300      	movs	r3, #0
 8001746:	73fb      	strb	r3, [r7, #15]
 8001748:	e00c      	b.n	8001764 <SD_disk_initialize+0xf4>
          {
            ocr[n] = SPI_RxByte();
 800174a:	7bfc      	ldrb	r4, [r7, #15]
 800174c:	f7ff fe0a 	bl	8001364 <SPI_RxByte>
 8001750:	4603      	mov	r3, r0
 8001752:	461a      	mov	r2, r3
 8001754:	f104 0310 	add.w	r3, r4, #16
 8001758:	443b      	add	r3, r7
 800175a:	f803 2c08 	strb.w	r2, [r3, #-8]
          for (n = 0; n < 4; n++)
 800175e:	7bfb      	ldrb	r3, [r7, #15]
 8001760:	3301      	adds	r3, #1
 8001762:	73fb      	strb	r3, [r7, #15]
 8001764:	7bfb      	ldrb	r3, [r7, #15]
 8001766:	2b03      	cmp	r3, #3
 8001768:	d9ef      	bls.n	800174a <SD_disk_initialize+0xda>
          }
          
          type = (ocr[0] & 0x40) ? 6 : 2;
 800176a:	7a3b      	ldrb	r3, [r7, #8]
 800176c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001770:	2b00      	cmp	r3, #0
 8001772:	d001      	beq.n	8001778 <SD_disk_initialize+0x108>
 8001774:	2306      	movs	r3, #6
 8001776:	e000      	b.n	800177a <SD_disk_initialize+0x10a>
 8001778:	2302      	movs	r3, #2
 800177a:	73bb      	strb	r3, [r7, #14]
 800177c:	e040      	b.n	8001800 <SD_disk_initialize+0x190>
      }
    } 
    else 
    { 
      /* SDC Ver1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? 2 : 1; /* SDC : MMC */
 800177e:	2100      	movs	r1, #0
 8001780:	2077      	movs	r0, #119	; 0x77
 8001782:	f7ff ff23 	bl	80015cc <SD_SendCmd>
 8001786:	4603      	mov	r3, r0
 8001788:	2b01      	cmp	r3, #1
 800178a:	d808      	bhi.n	800179e <SD_disk_initialize+0x12e>
 800178c:	2100      	movs	r1, #0
 800178e:	2069      	movs	r0, #105	; 0x69
 8001790:	f7ff ff1c 	bl	80015cc <SD_SendCmd>
 8001794:	4603      	mov	r3, r0
 8001796:	2b01      	cmp	r3, #1
 8001798:	d801      	bhi.n	800179e <SD_disk_initialize+0x12e>
 800179a:	2302      	movs	r3, #2
 800179c:	e000      	b.n	80017a0 <SD_disk_initialize+0x130>
 800179e:	2301      	movs	r3, #1
 80017a0:	73bb      	strb	r3, [r7, #14]
      
      do {
        if (type == 2) 
 80017a2:	7bbb      	ldrb	r3, [r7, #14]
 80017a4:	2b02      	cmp	r3, #2
 80017a6:	d10e      	bne.n	80017c6 <SD_disk_initialize+0x156>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0)
 80017a8:	2100      	movs	r1, #0
 80017aa:	2077      	movs	r0, #119	; 0x77
 80017ac:	f7ff ff0e 	bl	80015cc <SD_SendCmd>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b01      	cmp	r3, #1
 80017b4:	d80e      	bhi.n	80017d4 <SD_disk_initialize+0x164>
 80017b6:	2100      	movs	r1, #0
 80017b8:	2069      	movs	r0, #105	; 0x69
 80017ba:	f7ff ff07 	bl	80015cc <SD_SendCmd>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d107      	bne.n	80017d4 <SD_disk_initialize+0x164>
            break; /* ACMD41 */
 80017c4:	e00d      	b.n	80017e2 <SD_disk_initialize+0x172>
        } 
        else 
        {
          if (SD_SendCmd(CMD1, 0) == 0)
 80017c6:	2100      	movs	r1, #0
 80017c8:	2041      	movs	r0, #65	; 0x41
 80017ca:	f7ff feff 	bl	80015cc <SD_SendCmd>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d005      	beq.n	80017e0 <SD_disk_initialize+0x170>
            break; /* CMD1 */
        }
      } while (Timer1);
 80017d4:	4b19      	ldr	r3, [pc, #100]	; (800183c <SD_disk_initialize+0x1cc>)
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	b2db      	uxtb	r3, r3
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d1e1      	bne.n	80017a2 <SD_disk_initialize+0x132>
 80017de:	e000      	b.n	80017e2 <SD_disk_initialize+0x172>
            break; /* CMD1 */
 80017e0:	bf00      	nop
      
      if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) 
 80017e2:	4b16      	ldr	r3, [pc, #88]	; (800183c <SD_disk_initialize+0x1cc>)
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	b2db      	uxtb	r3, r3
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d007      	beq.n	80017fc <SD_disk_initialize+0x18c>
 80017ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017f0:	2050      	movs	r0, #80	; 0x50
 80017f2:	f7ff feeb 	bl	80015cc <SD_SendCmd>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d001      	beq.n	8001800 <SD_disk_initialize+0x190>
      {
        /* 블럭 길이 선택 */
        type = 0;
 80017fc:	2300      	movs	r3, #0
 80017fe:	73bb      	strb	r3, [r7, #14]
      }
    }
  }
  
  CardType = type;
 8001800:	4a0f      	ldr	r2, [pc, #60]	; (8001840 <SD_disk_initialize+0x1d0>)
 8001802:	7bbb      	ldrb	r3, [r7, #14]
 8001804:	7013      	strb	r3, [r2, #0]
  
  DESELECT();
 8001806:	f7ff fd87 	bl	8001318 <DESELECT>
  
  SPI_RxByte(); /* Idle 상태 전환 (Release DO) */
 800180a:	f7ff fdab 	bl	8001364 <SPI_RxByte>
  
  if (type) 
 800180e:	7bbb      	ldrb	r3, [r7, #14]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d008      	beq.n	8001826 <SD_disk_initialize+0x1b6>
  {
    /* Clear STA_NOINIT */
    Stat &= ~STA_NOINIT; 
 8001814:	4b08      	ldr	r3, [pc, #32]	; (8001838 <SD_disk_initialize+0x1c8>)
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	b2db      	uxtb	r3, r3
 800181a:	f023 0301 	bic.w	r3, r3, #1
 800181e:	b2da      	uxtb	r2, r3
 8001820:	4b05      	ldr	r3, [pc, #20]	; (8001838 <SD_disk_initialize+0x1c8>)
 8001822:	701a      	strb	r2, [r3, #0]
 8001824:	e001      	b.n	800182a <SD_disk_initialize+0x1ba>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 8001826:	f7ff fe31 	bl	800148c <SD_PowerOff>
  }
  
  return Stat;
 800182a:	4b03      	ldr	r3, [pc, #12]	; (8001838 <SD_disk_initialize+0x1c8>)
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	b2db      	uxtb	r3, r3
}
 8001830:	4618      	mov	r0, r3
 8001832:	3714      	adds	r7, #20
 8001834:	46bd      	mov	sp, r7
 8001836:	bd90      	pop	{r4, r7, pc}
 8001838:	20000004 	.word	0x20000004
 800183c:	20000a69 	.word	0x20000a69
 8001840:	200005b4 	.word	0x200005b4

08001844 <SD_disk_status>:

/* 디스크 상태 확인 */
DSTATUS SD_disk_status(BYTE drv) 
{
 8001844:	b480      	push	{r7}
 8001846:	b083      	sub	sp, #12
 8001848:	af00      	add	r7, sp, #0
 800184a:	4603      	mov	r3, r0
 800184c:	71fb      	strb	r3, [r7, #7]
  if (drv)
 800184e:	79fb      	ldrb	r3, [r7, #7]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d001      	beq.n	8001858 <SD_disk_status+0x14>
    return STA_NOINIT; 
 8001854:	2301      	movs	r3, #1
 8001856:	e002      	b.n	800185e <SD_disk_status+0x1a>
  
  return Stat;
 8001858:	4b03      	ldr	r3, [pc, #12]	; (8001868 <SD_disk_status+0x24>)
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	b2db      	uxtb	r3, r3
}
 800185e:	4618      	mov	r0, r3
 8001860:	370c      	adds	r7, #12
 8001862:	46bd      	mov	sp, r7
 8001864:	bc80      	pop	{r7}
 8001866:	4770      	bx	lr
 8001868:	20000004 	.word	0x20000004

0800186c <SD_disk_read>:

/* 섹터 읽기 */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b084      	sub	sp, #16
 8001870:	af00      	add	r7, sp, #0
 8001872:	60b9      	str	r1, [r7, #8]
 8001874:	607a      	str	r2, [r7, #4]
 8001876:	603b      	str	r3, [r7, #0]
 8001878:	4603      	mov	r3, r0
 800187a:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 800187c:	7bfb      	ldrb	r3, [r7, #15]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d102      	bne.n	8001888 <SD_disk_read+0x1c>
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d101      	bne.n	800188c <SD_disk_read+0x20>
    return RES_PARERR;
 8001888:	2304      	movs	r3, #4
 800188a:	e051      	b.n	8001930 <SD_disk_read+0xc4>
  
  if (Stat & STA_NOINIT)
 800188c:	4b2a      	ldr	r3, [pc, #168]	; (8001938 <SD_disk_read+0xcc>)
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	b2db      	uxtb	r3, r3
 8001892:	f003 0301 	and.w	r3, r3, #1
 8001896:	2b00      	cmp	r3, #0
 8001898:	d001      	beq.n	800189e <SD_disk_read+0x32>
    return RES_NOTRDY;
 800189a:	2303      	movs	r3, #3
 800189c:	e048      	b.n	8001930 <SD_disk_read+0xc4>
  
  if (!(CardType & 4))
 800189e:	4b27      	ldr	r3, [pc, #156]	; (800193c <SD_disk_read+0xd0>)
 80018a0:	781b      	ldrb	r3, [r3, #0]
 80018a2:	f003 0304 	and.w	r3, r3, #4
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d102      	bne.n	80018b0 <SD_disk_read+0x44>
    sector *= 512;      /* 지정 sector를 Byte addressing 단위로 변경 */
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	025b      	lsls	r3, r3, #9
 80018ae:	607b      	str	r3, [r7, #4]
  
  SELECT();
 80018b0:	f7ff fd26 	bl	8001300 <SELECT>
  
  if (count == 1) 
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	2b01      	cmp	r3, #1
 80018b8:	d111      	bne.n	80018de <SD_disk_read+0x72>
  { 
    /* 싱글 블록 읽기 */
    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512))
 80018ba:	6879      	ldr	r1, [r7, #4]
 80018bc:	2051      	movs	r0, #81	; 0x51
 80018be:	f7ff fe85 	bl	80015cc <SD_SendCmd>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d129      	bne.n	800191c <SD_disk_read+0xb0>
 80018c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80018cc:	68b8      	ldr	r0, [r7, #8]
 80018ce:	f7ff fdf3 	bl	80014b8 <SD_RxDataBlock>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d021      	beq.n	800191c <SD_disk_read+0xb0>
      count = 0;
 80018d8:	2300      	movs	r3, #0
 80018da:	603b      	str	r3, [r7, #0]
 80018dc:	e01e      	b.n	800191c <SD_disk_read+0xb0>
  } 
  else 
  { 
    /* 다중 블록 읽기 */
    if (SD_SendCmd(CMD18, sector) == 0) 
 80018de:	6879      	ldr	r1, [r7, #4]
 80018e0:	2052      	movs	r0, #82	; 0x52
 80018e2:	f7ff fe73 	bl	80015cc <SD_SendCmd>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d117      	bne.n	800191c <SD_disk_read+0xb0>
    {       
      do {
        if (!SD_RxDataBlock(buff, 512))
 80018ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 80018f0:	68b8      	ldr	r0, [r7, #8]
 80018f2:	f7ff fde1 	bl	80014b8 <SD_RxDataBlock>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d00a      	beq.n	8001912 <SD_disk_read+0xa6>
          break;
        
        buff += 512;
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001902:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	3b01      	subs	r3, #1
 8001908:	603b      	str	r3, [r7, #0]
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	2b00      	cmp	r3, #0
 800190e:	d1ed      	bne.n	80018ec <SD_disk_read+0x80>
 8001910:	e000      	b.n	8001914 <SD_disk_read+0xa8>
          break;
 8001912:	bf00      	nop
      
      /* STOP_TRANSMISSION, 모든 블럭을 다 읽은 후, 전송 중지 요청 */
      SD_SendCmd(CMD12, 0); 
 8001914:	2100      	movs	r1, #0
 8001916:	204c      	movs	r0, #76	; 0x4c
 8001918:	f7ff fe58 	bl	80015cc <SD_SendCmd>
    }
  }
  
  DESELECT();
 800191c:	f7ff fcfc 	bl	8001318 <DESELECT>
  SPI_RxByte(); /* Idle 상태(Release DO) */
 8001920:	f7ff fd20 	bl	8001364 <SPI_RxByte>
  
  return count ? RES_ERROR : RES_OK;
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	2b00      	cmp	r3, #0
 8001928:	bf14      	ite	ne
 800192a:	2301      	movne	r3, #1
 800192c:	2300      	moveq	r3, #0
 800192e:	b2db      	uxtb	r3, r3
}
 8001930:	4618      	mov	r0, r3
 8001932:	3710      	adds	r7, #16
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}
 8001938:	20000004 	.word	0x20000004
 800193c:	200005b4 	.word	0x200005b4

08001940 <SD_disk_write>:

/* 섹터 쓰기 */
#if _READONLY == 0
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b084      	sub	sp, #16
 8001944:	af00      	add	r7, sp, #0
 8001946:	60b9      	str	r1, [r7, #8]
 8001948:	607a      	str	r2, [r7, #4]
 800194a:	603b      	str	r3, [r7, #0]
 800194c:	4603      	mov	r3, r0
 800194e:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 8001950:	7bfb      	ldrb	r3, [r7, #15]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d102      	bne.n	800195c <SD_disk_write+0x1c>
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d101      	bne.n	8001960 <SD_disk_write+0x20>
    return RES_PARERR;
 800195c:	2304      	movs	r3, #4
 800195e:	e06b      	b.n	8001a38 <SD_disk_write+0xf8>
  
  if (Stat & STA_NOINIT)
 8001960:	4b37      	ldr	r3, [pc, #220]	; (8001a40 <SD_disk_write+0x100>)
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	b2db      	uxtb	r3, r3
 8001966:	f003 0301 	and.w	r3, r3, #1
 800196a:	2b00      	cmp	r3, #0
 800196c:	d001      	beq.n	8001972 <SD_disk_write+0x32>
    return RES_NOTRDY;
 800196e:	2303      	movs	r3, #3
 8001970:	e062      	b.n	8001a38 <SD_disk_write+0xf8>
  
  if (Stat & STA_PROTECT)
 8001972:	4b33      	ldr	r3, [pc, #204]	; (8001a40 <SD_disk_write+0x100>)
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	b2db      	uxtb	r3, r3
 8001978:	f003 0304 	and.w	r3, r3, #4
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <SD_disk_write+0x44>
    return RES_WRPRT;
 8001980:	2302      	movs	r3, #2
 8001982:	e059      	b.n	8001a38 <SD_disk_write+0xf8>
  
  if (!(CardType & 4))
 8001984:	4b2f      	ldr	r3, [pc, #188]	; (8001a44 <SD_disk_write+0x104>)
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	f003 0304 	and.w	r3, r3, #4
 800198c:	2b00      	cmp	r3, #0
 800198e:	d102      	bne.n	8001996 <SD_disk_write+0x56>
    sector *= 512; /* 지정 sector를 Byte addressing 단위로 변경 */
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	025b      	lsls	r3, r3, #9
 8001994:	607b      	str	r3, [r7, #4]
  
  SELECT();
 8001996:	f7ff fcb3 	bl	8001300 <SELECT>
  
  if (count == 1) 
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	2b01      	cmp	r3, #1
 800199e:	d110      	bne.n	80019c2 <SD_disk_write+0x82>
  { 
    /* 싱글 블록 쓰기 */
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 80019a0:	6879      	ldr	r1, [r7, #4]
 80019a2:	2058      	movs	r0, #88	; 0x58
 80019a4:	f7ff fe12 	bl	80015cc <SD_SendCmd>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d13a      	bne.n	8001a24 <SD_disk_write+0xe4>
 80019ae:	21fe      	movs	r1, #254	; 0xfe
 80019b0:	68b8      	ldr	r0, [r7, #8]
 80019b2:	f7ff fdb7 	bl	8001524 <SD_TxDataBlock>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d033      	beq.n	8001a24 <SD_disk_write+0xe4>
      count = 0;
 80019bc:	2300      	movs	r3, #0
 80019be:	603b      	str	r3, [r7, #0]
 80019c0:	e030      	b.n	8001a24 <SD_disk_write+0xe4>
  } 
  else 
  { 
    /* 다중 블록 쓰기 */
    if (CardType & 2) 
 80019c2:	4b20      	ldr	r3, [pc, #128]	; (8001a44 <SD_disk_write+0x104>)
 80019c4:	781b      	ldrb	r3, [r3, #0]
 80019c6:	f003 0302 	and.w	r3, r3, #2
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d007      	beq.n	80019de <SD_disk_write+0x9e>
    {
      SD_SendCmd(CMD55, 0);
 80019ce:	2100      	movs	r1, #0
 80019d0:	2077      	movs	r0, #119	; 0x77
 80019d2:	f7ff fdfb 	bl	80015cc <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 80019d6:	6839      	ldr	r1, [r7, #0]
 80019d8:	2057      	movs	r0, #87	; 0x57
 80019da:	f7ff fdf7 	bl	80015cc <SD_SendCmd>
    }
    
    if (SD_SendCmd(CMD25, sector) == 0) 
 80019de:	6879      	ldr	r1, [r7, #4]
 80019e0:	2059      	movs	r0, #89	; 0x59
 80019e2:	f7ff fdf3 	bl	80015cc <SD_SendCmd>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d11b      	bne.n	8001a24 <SD_disk_write+0xe4>
    {       
      do {
        if(!SD_TxDataBlock(buff, 0xFC))
 80019ec:	21fc      	movs	r1, #252	; 0xfc
 80019ee:	68b8      	ldr	r0, [r7, #8]
 80019f0:	f7ff fd98 	bl	8001524 <SD_TxDataBlock>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d00a      	beq.n	8001a10 <SD_disk_write+0xd0>
          break;
        
        buff += 512;
 80019fa:	68bb      	ldr	r3, [r7, #8]
 80019fc:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001a00:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	3b01      	subs	r3, #1
 8001a06:	603b      	str	r3, [r7, #0]
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d1ee      	bne.n	80019ec <SD_disk_write+0xac>
 8001a0e:	e000      	b.n	8001a12 <SD_disk_write+0xd2>
          break;
 8001a10:	bf00      	nop
      
      if(!SD_TxDataBlock(0, 0xFD))
 8001a12:	21fd      	movs	r1, #253	; 0xfd
 8001a14:	2000      	movs	r0, #0
 8001a16:	f7ff fd85 	bl	8001524 <SD_TxDataBlock>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d101      	bne.n	8001a24 <SD_disk_write+0xe4>
      {        
        count = 1;
 8001a20:	2301      	movs	r3, #1
 8001a22:	603b      	str	r3, [r7, #0]
      }
    }
  }
  
  DESELECT();
 8001a24:	f7ff fc78 	bl	8001318 <DESELECT>
  SPI_RxByte();
 8001a28:	f7ff fc9c 	bl	8001364 <SPI_RxByte>
  
  return count ? RES_ERROR : RES_OK;
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	bf14      	ite	ne
 8001a32:	2301      	movne	r3, #1
 8001a34:	2300      	moveq	r3, #0
 8001a36:	b2db      	uxtb	r3, r3
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	3710      	adds	r7, #16
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	20000004 	.word	0x20000004
 8001a44:	200005b4 	.word	0x200005b4

08001a48 <SD_disk_ioctl>:
#endif /* _READONLY */

/* 기타 함수 */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 8001a48:	b590      	push	{r4, r7, lr}
 8001a4a:	b08b      	sub	sp, #44	; 0x2c
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	4603      	mov	r3, r0
 8001a50:	603a      	str	r2, [r7, #0]
 8001a52:	71fb      	strb	r3, [r7, #7]
 8001a54:	460b      	mov	r3, r1
 8001a56:	71bb      	strb	r3, [r7, #6]
  DRESULT res;
  BYTE n, csd[16], *ptr = buff;
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	623b      	str	r3, [r7, #32]
  WORD csize;
  
  if (drv)
 8001a5c:	79fb      	ldrb	r3, [r7, #7]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d001      	beq.n	8001a66 <SD_disk_ioctl+0x1e>
    return RES_PARERR;
 8001a62:	2304      	movs	r3, #4
 8001a64:	e11b      	b.n	8001c9e <SD_disk_ioctl+0x256>
  
  res = RES_ERROR;
 8001a66:	2301      	movs	r3, #1
 8001a68:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  
  if (ctrl == CTRL_POWER) 
 8001a6c:	79bb      	ldrb	r3, [r7, #6]
 8001a6e:	2b05      	cmp	r3, #5
 8001a70:	d129      	bne.n	8001ac6 <SD_disk_ioctl+0x7e>
  {
    switch (*ptr) 
 8001a72:	6a3b      	ldr	r3, [r7, #32]
 8001a74:	781b      	ldrb	r3, [r3, #0]
 8001a76:	2b02      	cmp	r3, #2
 8001a78:	d017      	beq.n	8001aaa <SD_disk_ioctl+0x62>
 8001a7a:	2b02      	cmp	r3, #2
 8001a7c:	dc1f      	bgt.n	8001abe <SD_disk_ioctl+0x76>
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d002      	beq.n	8001a88 <SD_disk_ioctl+0x40>
 8001a82:	2b01      	cmp	r3, #1
 8001a84:	d00b      	beq.n	8001a9e <SD_disk_ioctl+0x56>
 8001a86:	e01a      	b.n	8001abe <SD_disk_ioctl+0x76>
    {
    case 0:
      if (SD_CheckPower())
 8001a88:	f7ff fd0c 	bl	80014a4 <SD_CheckPower>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d001      	beq.n	8001a96 <SD_disk_ioctl+0x4e>
        SD_PowerOff();          /* Power Off */
 8001a92:	f7ff fcfb 	bl	800148c <SD_PowerOff>
      res = RES_OK;
 8001a96:	2300      	movs	r3, #0
 8001a98:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8001a9c:	e0fd      	b.n	8001c9a <SD_disk_ioctl+0x252>
    case 1:
      SD_PowerOn();             /* Power On */
 8001a9e:	f7ff fca9 	bl	80013f4 <SD_PowerOn>
      res = RES_OK;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8001aa8:	e0f7      	b.n	8001c9a <SD_disk_ioctl+0x252>
    case 2:
      *(ptr + 1) = (BYTE) SD_CheckPower();
 8001aaa:	6a3b      	ldr	r3, [r7, #32]
 8001aac:	1c5c      	adds	r4, r3, #1
 8001aae:	f7ff fcf9 	bl	80014a4 <SD_CheckPower>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	7023      	strb	r3, [r4, #0]
      res = RES_OK;             /* Power Check */
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8001abc:	e0ed      	b.n	8001c9a <SD_disk_ioctl+0x252>
    default:
      res = RES_PARERR;
 8001abe:	2304      	movs	r3, #4
 8001ac0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001ac4:	e0e9      	b.n	8001c9a <SD_disk_ioctl+0x252>
    }
  } 
  else 
  {
    if (Stat & STA_NOINIT)
 8001ac6:	4b78      	ldr	r3, [pc, #480]	; (8001ca8 <SD_disk_ioctl+0x260>)
 8001ac8:	781b      	ldrb	r3, [r3, #0]
 8001aca:	b2db      	uxtb	r3, r3
 8001acc:	f003 0301 	and.w	r3, r3, #1
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d001      	beq.n	8001ad8 <SD_disk_ioctl+0x90>
      return RES_NOTRDY;
 8001ad4:	2303      	movs	r3, #3
 8001ad6:	e0e2      	b.n	8001c9e <SD_disk_ioctl+0x256>
    
    SELECT();
 8001ad8:	f7ff fc12 	bl	8001300 <SELECT>
    
    switch (ctrl) 
 8001adc:	79bb      	ldrb	r3, [r7, #6]
 8001ade:	2b0d      	cmp	r3, #13
 8001ae0:	f200 80cc 	bhi.w	8001c7c <SD_disk_ioctl+0x234>
 8001ae4:	a201      	add	r2, pc, #4	; (adr r2, 8001aec <SD_disk_ioctl+0xa4>)
 8001ae6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001aea:	bf00      	nop
 8001aec:	08001be7 	.word	0x08001be7
 8001af0:	08001b25 	.word	0x08001b25
 8001af4:	08001bd7 	.word	0x08001bd7
 8001af8:	08001c7d 	.word	0x08001c7d
 8001afc:	08001c7d 	.word	0x08001c7d
 8001b00:	08001c7d 	.word	0x08001c7d
 8001b04:	08001c7d 	.word	0x08001c7d
 8001b08:	08001c7d 	.word	0x08001c7d
 8001b0c:	08001c7d 	.word	0x08001c7d
 8001b10:	08001c7d 	.word	0x08001c7d
 8001b14:	08001c7d 	.word	0x08001c7d
 8001b18:	08001bf9 	.word	0x08001bf9
 8001b1c:	08001c1d 	.word	0x08001c1d
 8001b20:	08001c41 	.word	0x08001c41
    {
    case GET_SECTOR_COUNT: 
      /* SD카드 내 Sector의 개수 (DWORD) */
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16)) 
 8001b24:	2100      	movs	r1, #0
 8001b26:	2049      	movs	r0, #73	; 0x49
 8001b28:	f7ff fd50 	bl	80015cc <SD_SendCmd>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	f040 80a8 	bne.w	8001c84 <SD_disk_ioctl+0x23c>
 8001b34:	f107 030c 	add.w	r3, r7, #12
 8001b38:	2110      	movs	r1, #16
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f7ff fcbc 	bl	80014b8 <SD_RxDataBlock>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	f000 809e 	beq.w	8001c84 <SD_disk_ioctl+0x23c>
      {
        if ((csd[0] >> 6) == 1) 
 8001b48:	7b3b      	ldrb	r3, [r7, #12]
 8001b4a:	099b      	lsrs	r3, r3, #6
 8001b4c:	b2db      	uxtb	r3, r3
 8001b4e:	2b01      	cmp	r3, #1
 8001b50:	d10e      	bne.n	8001b70 <SD_disk_ioctl+0x128>
        { 
          /* SDC ver 2.00 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8001b52:	7d7b      	ldrb	r3, [r7, #21]
 8001b54:	b29a      	uxth	r2, r3
 8001b56:	7d3b      	ldrb	r3, [r7, #20]
 8001b58:	b29b      	uxth	r3, r3
 8001b5a:	021b      	lsls	r3, r3, #8
 8001b5c:	b29b      	uxth	r3, r3
 8001b5e:	4413      	add	r3, r2
 8001b60:	b29b      	uxth	r3, r3
 8001b62:	3301      	adds	r3, #1
 8001b64:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << 10;
 8001b66:	8bfb      	ldrh	r3, [r7, #30]
 8001b68:	029a      	lsls	r2, r3, #10
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	601a      	str	r2, [r3, #0]
 8001b6e:	e02e      	b.n	8001bce <SD_disk_ioctl+0x186>
        } 
        else 
        { 
          /* MMC or SDC ver 1.XX */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8001b70:	7c7b      	ldrb	r3, [r7, #17]
 8001b72:	f003 030f 	and.w	r3, r3, #15
 8001b76:	b2da      	uxtb	r2, r3
 8001b78:	7dbb      	ldrb	r3, [r7, #22]
 8001b7a:	09db      	lsrs	r3, r3, #7
 8001b7c:	b2db      	uxtb	r3, r3
 8001b7e:	4413      	add	r3, r2
 8001b80:	b2da      	uxtb	r2, r3
 8001b82:	7d7b      	ldrb	r3, [r7, #21]
 8001b84:	005b      	lsls	r3, r3, #1
 8001b86:	b2db      	uxtb	r3, r3
 8001b88:	f003 0306 	and.w	r3, r3, #6
 8001b8c:	b2db      	uxtb	r3, r3
 8001b8e:	4413      	add	r3, r2
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	3302      	adds	r3, #2
 8001b94:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8001b98:	7d3b      	ldrb	r3, [r7, #20]
 8001b9a:	099b      	lsrs	r3, r3, #6
 8001b9c:	b2db      	uxtb	r3, r3
 8001b9e:	b29a      	uxth	r2, r3
 8001ba0:	7cfb      	ldrb	r3, [r7, #19]
 8001ba2:	b29b      	uxth	r3, r3
 8001ba4:	009b      	lsls	r3, r3, #2
 8001ba6:	b29b      	uxth	r3, r3
 8001ba8:	4413      	add	r3, r2
 8001baa:	b29a      	uxth	r2, r3
 8001bac:	7cbb      	ldrb	r3, [r7, #18]
 8001bae:	029b      	lsls	r3, r3, #10
 8001bb0:	b29b      	uxth	r3, r3
 8001bb2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001bb6:	b29b      	uxth	r3, r3
 8001bb8:	4413      	add	r3, r2
 8001bba:	b29b      	uxth	r3, r3
 8001bbc:	3301      	adds	r3, #1
 8001bbe:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 8001bc0:	8bfa      	ldrh	r2, [r7, #30]
 8001bc2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001bc6:	3b09      	subs	r3, #9
 8001bc8:	409a      	lsls	r2, r3
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	601a      	str	r2, [r3, #0]
        }
        
        res = RES_OK;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      }
      break;
 8001bd4:	e056      	b.n	8001c84 <SD_disk_ioctl+0x23c>
      
    case GET_SECTOR_SIZE: 
      /* 섹터의 단위 크기 (WORD) */
      *(WORD*) buff = 512;
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001bdc:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 8001bde:	2300      	movs	r3, #0
 8001be0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8001be4:	e055      	b.n	8001c92 <SD_disk_ioctl+0x24a>
      
    case CTRL_SYNC: 
      /* 쓰기 동기화 */
      if (SD_ReadyWait() == 0xFF)
 8001be6:	f7ff fbe9 	bl	80013bc <SD_ReadyWait>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2bff      	cmp	r3, #255	; 0xff
 8001bee:	d14b      	bne.n	8001c88 <SD_disk_ioctl+0x240>
        res = RES_OK;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8001bf6:	e047      	b.n	8001c88 <SD_disk_ioctl+0x240>
      
    case MMC_GET_CSD: 
      /* CSD 정보 수신 (16 bytes) */
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16))
 8001bf8:	2100      	movs	r1, #0
 8001bfa:	2049      	movs	r0, #73	; 0x49
 8001bfc:	f7ff fce6 	bl	80015cc <SD_SendCmd>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d142      	bne.n	8001c8c <SD_disk_ioctl+0x244>
 8001c06:	2110      	movs	r1, #16
 8001c08:	6a38      	ldr	r0, [r7, #32]
 8001c0a:	f7ff fc55 	bl	80014b8 <SD_RxDataBlock>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d03b      	beq.n	8001c8c <SD_disk_ioctl+0x244>
        res = RES_OK;
 8001c14:	2300      	movs	r3, #0
 8001c16:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8001c1a:	e037      	b.n	8001c8c <SD_disk_ioctl+0x244>
      
    case MMC_GET_CID: 
      /* CID 정보 수신 (16 bytes) */
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16))
 8001c1c:	2100      	movs	r1, #0
 8001c1e:	204a      	movs	r0, #74	; 0x4a
 8001c20:	f7ff fcd4 	bl	80015cc <SD_SendCmd>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d132      	bne.n	8001c90 <SD_disk_ioctl+0x248>
 8001c2a:	2110      	movs	r1, #16
 8001c2c:	6a38      	ldr	r0, [r7, #32]
 8001c2e:	f7ff fc43 	bl	80014b8 <SD_RxDataBlock>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d02b      	beq.n	8001c90 <SD_disk_ioctl+0x248>
        res = RES_OK;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8001c3e:	e027      	b.n	8001c90 <SD_disk_ioctl+0x248>
      
    case MMC_GET_OCR: 
      /* OCR 정보 수신 (4 bytes) */
      if (SD_SendCmd(CMD58, 0) == 0) 
 8001c40:	2100      	movs	r1, #0
 8001c42:	207a      	movs	r0, #122	; 0x7a
 8001c44:	f7ff fcc2 	bl	80015cc <SD_SendCmd>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d116      	bne.n	8001c7c <SD_disk_ioctl+0x234>
      {         
        for (n = 0; n < 4; n++)
 8001c4e:	2300      	movs	r3, #0
 8001c50:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001c54:	e00b      	b.n	8001c6e <SD_disk_ioctl+0x226>
        {
          *ptr++ = SPI_RxByte();
 8001c56:	6a3c      	ldr	r4, [r7, #32]
 8001c58:	1c63      	adds	r3, r4, #1
 8001c5a:	623b      	str	r3, [r7, #32]
 8001c5c:	f7ff fb82 	bl	8001364 <SPI_RxByte>
 8001c60:	4603      	mov	r3, r0
 8001c62:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 8001c64:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001c68:	3301      	adds	r3, #1
 8001c6a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001c6e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001c72:	2b03      	cmp	r3, #3
 8001c74:	d9ef      	bls.n	8001c56 <SD_disk_ioctl+0x20e>
        }
        
        res = RES_OK;
 8001c76:	2300      	movs	r3, #0
 8001c78:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      }     
      
    default:
      res = RES_PARERR;
 8001c7c:	2304      	movs	r3, #4
 8001c7e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001c82:	e006      	b.n	8001c92 <SD_disk_ioctl+0x24a>
      break;
 8001c84:	bf00      	nop
 8001c86:	e004      	b.n	8001c92 <SD_disk_ioctl+0x24a>
      break;
 8001c88:	bf00      	nop
 8001c8a:	e002      	b.n	8001c92 <SD_disk_ioctl+0x24a>
      break;
 8001c8c:	bf00      	nop
 8001c8e:	e000      	b.n	8001c92 <SD_disk_ioctl+0x24a>
      break;
 8001c90:	bf00      	nop
    }
    
    DESELECT();
 8001c92:	f7ff fb41 	bl	8001318 <DESELECT>
    SPI_RxByte();
 8001c96:	f7ff fb65 	bl	8001364 <SPI_RxByte>
  }
  
  return res;
 8001c9a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	372c      	adds	r7, #44	; 0x2c
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd90      	pop	{r4, r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	20000004 	.word	0x20000004

08001cac <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001cac:	b480      	push	{r7}
 8001cae:	b085      	sub	sp, #20
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	60f8      	str	r0, [r7, #12]
 8001cb4:	60b9      	str	r1, [r7, #8]
 8001cb6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	4a06      	ldr	r2, [pc, #24]	; (8001cd4 <vApplicationGetIdleTaskMemory+0x28>)
 8001cbc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001cbe:	68bb      	ldr	r3, [r7, #8]
 8001cc0:	4a05      	ldr	r2, [pc, #20]	; (8001cd8 <vApplicationGetIdleTaskMemory+0x2c>)
 8001cc2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2280      	movs	r2, #128	; 0x80
 8001cc8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001cca:	bf00      	nop
 8001ccc:	3714      	adds	r7, #20
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bc80      	pop	{r7}
 8001cd2:	4770      	bx	lr
 8001cd4:	200005b8 	.word	0x200005b8
 8001cd8:	2000066c 	.word	0x2000066c

08001cdc <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b082      	sub	sp, #8
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 8001ce6:	4a38      	ldr	r2, [pc, #224]	; (8001dc8 <HD44780_Init+0xec>)
 8001ce8:	79fb      	ldrb	r3, [r7, #7]
 8001cea:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 8001cec:	4b37      	ldr	r3, [pc, #220]	; (8001dcc <HD44780_Init+0xf0>)
 8001cee:	2208      	movs	r2, #8
 8001cf0:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8001cf2:	4b37      	ldr	r3, [pc, #220]	; (8001dd0 <HD44780_Init+0xf4>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 8001cf8:	4b33      	ldr	r3, [pc, #204]	; (8001dc8 <HD44780_Init+0xec>)
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	2b01      	cmp	r3, #1
 8001cfe:	d907      	bls.n	8001d10 <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 8001d00:	4b33      	ldr	r3, [pc, #204]	; (8001dd0 <HD44780_Init+0xf4>)
 8001d02:	781b      	ldrb	r3, [r3, #0]
 8001d04:	f043 0308 	orr.w	r3, r3, #8
 8001d08:	b2da      	uxtb	r2, r3
 8001d0a:	4b31      	ldr	r3, [pc, #196]	; (8001dd0 <HD44780_Init+0xf4>)
 8001d0c:	701a      	strb	r2, [r3, #0]
 8001d0e:	e006      	b.n	8001d1e <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 8001d10:	4b2f      	ldr	r3, [pc, #188]	; (8001dd0 <HD44780_Init+0xf4>)
 8001d12:	781b      	ldrb	r3, [r3, #0]
 8001d14:	f043 0304 	orr.w	r3, r3, #4
 8001d18:	b2da      	uxtb	r2, r3
 8001d1a:	4b2d      	ldr	r3, [pc, #180]	; (8001dd0 <HD44780_Init+0xf4>)
 8001d1c:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 8001d1e:	f000 fa07 	bl	8002130 <DelayInit>
  HAL_Delay(50);
 8001d22:	2032      	movs	r0, #50	; 0x32
 8001d24:	f002 f8aa 	bl	8003e7c <HAL_Delay>

  ExpanderWrite(dpBacklight);
 8001d28:	4b28      	ldr	r3, [pc, #160]	; (8001dcc <HD44780_Init+0xf0>)
 8001d2a:	781b      	ldrb	r3, [r3, #0]
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f000 f9c5 	bl	80020bc <ExpanderWrite>
  HAL_Delay(1000);
 8001d32:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001d36:	f002 f8a1 	bl	8003e7c <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 8001d3a:	2030      	movs	r0, #48	; 0x30
 8001d3c:	f000 f9ad 	bl	800209a <Write4Bits>
  DelayUS(4500);
 8001d40:	f241 1094 	movw	r0, #4500	; 0x1194
 8001d44:	f000 fa1c 	bl	8002180 <DelayUS>

  Write4Bits(0x03 << 4);
 8001d48:	2030      	movs	r0, #48	; 0x30
 8001d4a:	f000 f9a6 	bl	800209a <Write4Bits>
  DelayUS(4500);
 8001d4e:	f241 1094 	movw	r0, #4500	; 0x1194
 8001d52:	f000 fa15 	bl	8002180 <DelayUS>

  Write4Bits(0x03 << 4);
 8001d56:	2030      	movs	r0, #48	; 0x30
 8001d58:	f000 f99f 	bl	800209a <Write4Bits>
  DelayUS(4500);
 8001d5c:	f241 1094 	movw	r0, #4500	; 0x1194
 8001d60:	f000 fa0e 	bl	8002180 <DelayUS>

  Write4Bits(0x02 << 4);
 8001d64:	2020      	movs	r0, #32
 8001d66:	f000 f998 	bl	800209a <Write4Bits>
  DelayUS(100);
 8001d6a:	2064      	movs	r0, #100	; 0x64
 8001d6c:	f000 fa08 	bl	8002180 <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 8001d70:	4b17      	ldr	r3, [pc, #92]	; (8001dd0 <HD44780_Init+0xf4>)
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	f043 0320 	orr.w	r3, r3, #32
 8001d78:	b2db      	uxtb	r3, r3
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f000 f950 	bl	8002020 <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8001d80:	4b14      	ldr	r3, [pc, #80]	; (8001dd4 <HD44780_Init+0xf8>)
 8001d82:	2204      	movs	r2, #4
 8001d84:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 8001d86:	f000 f875 	bl	8001e74 <HD44780_Display>
  HD44780_Clear();
 8001d8a:	f000 f82b 	bl	8001de4 <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8001d8e:	4b12      	ldr	r3, [pc, #72]	; (8001dd8 <HD44780_Init+0xfc>)
 8001d90:	2202      	movs	r2, #2
 8001d92:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 8001d94:	4b10      	ldr	r3, [pc, #64]	; (8001dd8 <HD44780_Init+0xfc>)
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	f043 0304 	orr.w	r3, r3, #4
 8001d9c:	b2db      	uxtb	r3, r3
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f000 f93e 	bl	8002020 <SendCommand>
  DelayUS(4500);
 8001da4:	f241 1094 	movw	r0, #4500	; 0x1194
 8001da8:	f000 f9ea 	bl	8002180 <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 8001dac:	490b      	ldr	r1, [pc, #44]	; (8001ddc <HD44780_Init+0x100>)
 8001dae:	2000      	movs	r0, #0
 8001db0:	f000 f8ce 	bl	8001f50 <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 8001db4:	490a      	ldr	r1, [pc, #40]	; (8001de0 <HD44780_Init+0x104>)
 8001db6:	2001      	movs	r0, #1
 8001db8:	f000 f8ca 	bl	8001f50 <HD44780_CreateSpecialChar>

  HD44780_Home();
 8001dbc:	f000 f81d 	bl	8001dfa <HD44780_Home>
}
 8001dc0:	bf00      	nop
 8001dc2:	3708      	adds	r7, #8
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	2000086f 	.word	0x2000086f
 8001dcc:	20000870 	.word	0x20000870
 8001dd0:	2000086c 	.word	0x2000086c
 8001dd4:	2000086d 	.word	0x2000086d
 8001dd8:	2000086e 	.word	0x2000086e
 8001ddc:	20000008 	.word	0x20000008
 8001de0:	20000010 	.word	0x20000010

08001de4 <HD44780_Clear>:

void HD44780_Clear()
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 8001de8:	2001      	movs	r0, #1
 8001dea:	f000 f919 	bl	8002020 <SendCommand>
  DelayUS(2000);
 8001dee:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001df2:	f000 f9c5 	bl	8002180 <DelayUS>
}
 8001df6:	bf00      	nop
 8001df8:	bd80      	pop	{r7, pc}

08001dfa <HD44780_Home>:

void HD44780_Home()
{
 8001dfa:	b580      	push	{r7, lr}
 8001dfc:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 8001dfe:	2002      	movs	r0, #2
 8001e00:	f000 f90e 	bl	8002020 <SendCommand>
  DelayUS(2000);
 8001e04:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001e08:	f000 f9ba 	bl	8002180 <DelayUS>
}
 8001e0c:	bf00      	nop
 8001e0e:	bd80      	pop	{r7, pc}

08001e10 <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 8001e10:	b590      	push	{r4, r7, lr}
 8001e12:	b087      	sub	sp, #28
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	4603      	mov	r3, r0
 8001e18:	460a      	mov	r2, r1
 8001e1a:	71fb      	strb	r3, [r7, #7]
 8001e1c:	4613      	mov	r3, r2
 8001e1e:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 8001e20:	4b12      	ldr	r3, [pc, #72]	; (8001e6c <HD44780_SetCursor+0x5c>)
 8001e22:	f107 0408 	add.w	r4, r7, #8
 8001e26:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001e28:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 8001e2c:	4b10      	ldr	r3, [pc, #64]	; (8001e70 <HD44780_SetCursor+0x60>)
 8001e2e:	781b      	ldrb	r3, [r3, #0]
 8001e30:	79ba      	ldrb	r2, [r7, #6]
 8001e32:	429a      	cmp	r2, r3
 8001e34:	d303      	bcc.n	8001e3e <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 8001e36:	4b0e      	ldr	r3, [pc, #56]	; (8001e70 <HD44780_SetCursor+0x60>)
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	3b01      	subs	r3, #1
 8001e3c:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 8001e3e:	79bb      	ldrb	r3, [r7, #6]
 8001e40:	009b      	lsls	r3, r3, #2
 8001e42:	3318      	adds	r3, #24
 8001e44:	443b      	add	r3, r7
 8001e46:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8001e4a:	b2da      	uxtb	r2, r3
 8001e4c:	79fb      	ldrb	r3, [r7, #7]
 8001e4e:	4413      	add	r3, r2
 8001e50:	b2db      	uxtb	r3, r3
 8001e52:	b25b      	sxtb	r3, r3
 8001e54:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001e58:	b25b      	sxtb	r3, r3
 8001e5a:	b2db      	uxtb	r3, r3
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f000 f8df 	bl	8002020 <SendCommand>
}
 8001e62:	bf00      	nop
 8001e64:	371c      	adds	r7, #28
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd90      	pop	{r4, r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	0800e4f4 	.word	0x0800e4f4
 8001e70:	2000086f 	.word	0x2000086f

08001e74 <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 8001e78:	4b08      	ldr	r3, [pc, #32]	; (8001e9c <HD44780_Display+0x28>)
 8001e7a:	781b      	ldrb	r3, [r3, #0]
 8001e7c:	f043 0304 	orr.w	r3, r3, #4
 8001e80:	b2da      	uxtb	r2, r3
 8001e82:	4b06      	ldr	r3, [pc, #24]	; (8001e9c <HD44780_Display+0x28>)
 8001e84:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8001e86:	4b05      	ldr	r3, [pc, #20]	; (8001e9c <HD44780_Display+0x28>)
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	f043 0308 	orr.w	r3, r3, #8
 8001e8e:	b2db      	uxtb	r3, r3
 8001e90:	4618      	mov	r0, r3
 8001e92:	f000 f8c5 	bl	8002020 <SendCommand>
}
 8001e96:	bf00      	nop
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	2000086d 	.word	0x2000086d

08001ea0 <HD44780_NoCursor>:

void HD44780_NoCursor()
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	af00      	add	r7, sp, #0
  dpControl &= ~LCD_CURSORON;
 8001ea4:	4b08      	ldr	r3, [pc, #32]	; (8001ec8 <HD44780_NoCursor+0x28>)
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	f023 0302 	bic.w	r3, r3, #2
 8001eac:	b2da      	uxtb	r2, r3
 8001eae:	4b06      	ldr	r3, [pc, #24]	; (8001ec8 <HD44780_NoCursor+0x28>)
 8001eb0:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8001eb2:	4b05      	ldr	r3, [pc, #20]	; (8001ec8 <HD44780_NoCursor+0x28>)
 8001eb4:	781b      	ldrb	r3, [r3, #0]
 8001eb6:	f043 0308 	orr.w	r3, r3, #8
 8001eba:	b2db      	uxtb	r3, r3
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f000 f8af 	bl	8002020 <SendCommand>
}
 8001ec2:	bf00      	nop
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	2000086d 	.word	0x2000086d

08001ecc <HD44780_Cursor>:

void HD44780_Cursor()
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	af00      	add	r7, sp, #0
  dpControl |= LCD_CURSORON;
 8001ed0:	4b08      	ldr	r3, [pc, #32]	; (8001ef4 <HD44780_Cursor+0x28>)
 8001ed2:	781b      	ldrb	r3, [r3, #0]
 8001ed4:	f043 0302 	orr.w	r3, r3, #2
 8001ed8:	b2da      	uxtb	r2, r3
 8001eda:	4b06      	ldr	r3, [pc, #24]	; (8001ef4 <HD44780_Cursor+0x28>)
 8001edc:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8001ede:	4b05      	ldr	r3, [pc, #20]	; (8001ef4 <HD44780_Cursor+0x28>)
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	f043 0308 	orr.w	r3, r3, #8
 8001ee6:	b2db      	uxtb	r3, r3
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f000 f899 	bl	8002020 <SendCommand>
}
 8001eee:	bf00      	nop
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	2000086d 	.word	0x2000086d

08001ef8 <HD44780_NoBlink>:

void HD44780_NoBlink()
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	af00      	add	r7, sp, #0
  dpControl &= ~LCD_BLINKON;
 8001efc:	4b08      	ldr	r3, [pc, #32]	; (8001f20 <HD44780_NoBlink+0x28>)
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	f023 0301 	bic.w	r3, r3, #1
 8001f04:	b2da      	uxtb	r2, r3
 8001f06:	4b06      	ldr	r3, [pc, #24]	; (8001f20 <HD44780_NoBlink+0x28>)
 8001f08:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8001f0a:	4b05      	ldr	r3, [pc, #20]	; (8001f20 <HD44780_NoBlink+0x28>)
 8001f0c:	781b      	ldrb	r3, [r3, #0]
 8001f0e:	f043 0308 	orr.w	r3, r3, #8
 8001f12:	b2db      	uxtb	r3, r3
 8001f14:	4618      	mov	r0, r3
 8001f16:	f000 f883 	bl	8002020 <SendCommand>
}
 8001f1a:	bf00      	nop
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	2000086d 	.word	0x2000086d

08001f24 <HD44780_Blink>:

void HD44780_Blink()
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	af00      	add	r7, sp, #0
  dpControl |= LCD_BLINKON;
 8001f28:	4b08      	ldr	r3, [pc, #32]	; (8001f4c <HD44780_Blink+0x28>)
 8001f2a:	781b      	ldrb	r3, [r3, #0]
 8001f2c:	f043 0301 	orr.w	r3, r3, #1
 8001f30:	b2da      	uxtb	r2, r3
 8001f32:	4b06      	ldr	r3, [pc, #24]	; (8001f4c <HD44780_Blink+0x28>)
 8001f34:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8001f36:	4b05      	ldr	r3, [pc, #20]	; (8001f4c <HD44780_Blink+0x28>)
 8001f38:	781b      	ldrb	r3, [r3, #0]
 8001f3a:	f043 0308 	orr.w	r3, r3, #8
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	4618      	mov	r0, r3
 8001f42:	f000 f86d 	bl	8002020 <SendCommand>
}
 8001f46:	bf00      	nop
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	2000086d 	.word	0x2000086d

08001f50 <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b084      	sub	sp, #16
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	4603      	mov	r3, r0
 8001f58:	6039      	str	r1, [r7, #0]
 8001f5a:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 8001f5c:	79fb      	ldrb	r3, [r7, #7]
 8001f5e:	f003 0307 	and.w	r3, r3, #7
 8001f62:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 8001f64:	79fb      	ldrb	r3, [r7, #7]
 8001f66:	00db      	lsls	r3, r3, #3
 8001f68:	b25b      	sxtb	r3, r3
 8001f6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f6e:	b25b      	sxtb	r3, r3
 8001f70:	b2db      	uxtb	r3, r3
 8001f72:	4618      	mov	r0, r3
 8001f74:	f000 f854 	bl	8002020 <SendCommand>
  for (int i=0; i<8; i++)
 8001f78:	2300      	movs	r3, #0
 8001f7a:	60fb      	str	r3, [r7, #12]
 8001f7c:	e009      	b.n	8001f92 <HD44780_CreateSpecialChar+0x42>
  {
    SendChar(charmap[i]);
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	683a      	ldr	r2, [r7, #0]
 8001f82:	4413      	add	r3, r2
 8001f84:	781b      	ldrb	r3, [r3, #0]
 8001f86:	4618      	mov	r0, r3
 8001f88:	f000 f858 	bl	800203c <SendChar>
  for (int i=0; i<8; i++)
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	3301      	adds	r3, #1
 8001f90:	60fb      	str	r3, [r7, #12]
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	2b07      	cmp	r3, #7
 8001f96:	ddf2      	ble.n	8001f7e <HD44780_CreateSpecialChar+0x2e>
  }
}
 8001f98:	bf00      	nop
 8001f9a:	bf00      	nop
 8001f9c:	3710      	adds	r7, #16
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}

08001fa2 <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 8001fa2:	b580      	push	{r7, lr}
 8001fa4:	b082      	sub	sp, #8
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 8001faa:	e006      	b.n	8001fba <HD44780_PrintStr+0x18>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	1c5a      	adds	r2, r3, #1
 8001fb0:	607a      	str	r2, [r7, #4]
 8001fb2:	781b      	ldrb	r3, [r3, #0]
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f000 f841 	bl	800203c <SendChar>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	781b      	ldrb	r3, [r3, #0]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d1f4      	bne.n	8001fac <HD44780_PrintStr+0xa>
}
 8001fc2:	bf00      	nop
 8001fc4:	bf00      	nop
 8001fc6:	3708      	adds	r7, #8
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}

08001fcc <HD44780_SetBacklight>:

void HD44780_SetBacklight(uint8_t new_val)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b082      	sub	sp, #8
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	71fb      	strb	r3, [r7, #7]
  if(new_val) HD44780_Backlight();
 8001fd6:	79fb      	ldrb	r3, [r7, #7]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d002      	beq.n	8001fe2 <HD44780_SetBacklight+0x16>
 8001fdc:	f000 f814 	bl	8002008 <HD44780_Backlight>
  else HD44780_NoBacklight();
}
 8001fe0:	e001      	b.n	8001fe6 <HD44780_SetBacklight+0x1a>
  else HD44780_NoBacklight();
 8001fe2:	f000 f805 	bl	8001ff0 <HD44780_NoBacklight>
}
 8001fe6:	bf00      	nop
 8001fe8:	3708      	adds	r7, #8
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
	...

08001ff0 <HD44780_NoBacklight>:

void HD44780_NoBacklight(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0
  dpBacklight=LCD_NOBACKLIGHT;
 8001ff4:	4b03      	ldr	r3, [pc, #12]	; (8002004 <HD44780_NoBacklight+0x14>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	701a      	strb	r2, [r3, #0]
  ExpanderWrite(0);
 8001ffa:	2000      	movs	r0, #0
 8001ffc:	f000 f85e 	bl	80020bc <ExpanderWrite>
}
 8002000:	bf00      	nop
 8002002:	bd80      	pop	{r7, pc}
 8002004:	20000870 	.word	0x20000870

08002008 <HD44780_Backlight>:

void HD44780_Backlight(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	af00      	add	r7, sp, #0
  dpBacklight=LCD_BACKLIGHT;
 800200c:	4b03      	ldr	r3, [pc, #12]	; (800201c <HD44780_Backlight+0x14>)
 800200e:	2208      	movs	r2, #8
 8002010:	701a      	strb	r2, [r3, #0]
  ExpanderWrite(0);
 8002012:	2000      	movs	r0, #0
 8002014:	f000 f852 	bl	80020bc <ExpanderWrite>
}
 8002018:	bf00      	nop
 800201a:	bd80      	pop	{r7, pc}
 800201c:	20000870 	.word	0x20000870

08002020 <SendCommand>:

static void SendCommand(uint8_t cmd)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b082      	sub	sp, #8
 8002024:	af00      	add	r7, sp, #0
 8002026:	4603      	mov	r3, r0
 8002028:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 800202a:	79fb      	ldrb	r3, [r7, #7]
 800202c:	2100      	movs	r1, #0
 800202e:	4618      	mov	r0, r3
 8002030:	f000 f812 	bl	8002058 <Send>
}
 8002034:	bf00      	nop
 8002036:	3708      	adds	r7, #8
 8002038:	46bd      	mov	sp, r7
 800203a:	bd80      	pop	{r7, pc}

0800203c <SendChar>:

static void SendChar(uint8_t ch)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af00      	add	r7, sp, #0
 8002042:	4603      	mov	r3, r0
 8002044:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 8002046:	79fb      	ldrb	r3, [r7, #7]
 8002048:	2101      	movs	r1, #1
 800204a:	4618      	mov	r0, r3
 800204c:	f000 f804 	bl	8002058 <Send>
}
 8002050:	bf00      	nop
 8002052:	3708      	adds	r7, #8
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}

08002058 <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b084      	sub	sp, #16
 800205c:	af00      	add	r7, sp, #0
 800205e:	4603      	mov	r3, r0
 8002060:	460a      	mov	r2, r1
 8002062:	71fb      	strb	r3, [r7, #7]
 8002064:	4613      	mov	r3, r2
 8002066:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 8002068:	79fb      	ldrb	r3, [r7, #7]
 800206a:	f023 030f 	bic.w	r3, r3, #15
 800206e:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 8002070:	79fb      	ldrb	r3, [r7, #7]
 8002072:	011b      	lsls	r3, r3, #4
 8002074:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 8002076:	7bfa      	ldrb	r2, [r7, #15]
 8002078:	79bb      	ldrb	r3, [r7, #6]
 800207a:	4313      	orrs	r3, r2
 800207c:	b2db      	uxtb	r3, r3
 800207e:	4618      	mov	r0, r3
 8002080:	f000 f80b 	bl	800209a <Write4Bits>
  Write4Bits((lownib)|mode);
 8002084:	7bba      	ldrb	r2, [r7, #14]
 8002086:	79bb      	ldrb	r3, [r7, #6]
 8002088:	4313      	orrs	r3, r2
 800208a:	b2db      	uxtb	r3, r3
 800208c:	4618      	mov	r0, r3
 800208e:	f000 f804 	bl	800209a <Write4Bits>
}
 8002092:	bf00      	nop
 8002094:	3710      	adds	r7, #16
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}

0800209a <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 800209a:	b580      	push	{r7, lr}
 800209c:	b082      	sub	sp, #8
 800209e:	af00      	add	r7, sp, #0
 80020a0:	4603      	mov	r3, r0
 80020a2:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 80020a4:	79fb      	ldrb	r3, [r7, #7]
 80020a6:	4618      	mov	r0, r3
 80020a8:	f000 f808 	bl	80020bc <ExpanderWrite>
  PulseEnable(value);
 80020ac:	79fb      	ldrb	r3, [r7, #7]
 80020ae:	4618      	mov	r0, r3
 80020b0:	f000 f820 	bl	80020f4 <PulseEnable>
}
 80020b4:	bf00      	nop
 80020b6:	3708      	adds	r7, #8
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}

080020bc <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b086      	sub	sp, #24
 80020c0:	af02      	add	r7, sp, #8
 80020c2:	4603      	mov	r3, r0
 80020c4:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 80020c6:	4b09      	ldr	r3, [pc, #36]	; (80020ec <ExpanderWrite+0x30>)
 80020c8:	781a      	ldrb	r2, [r3, #0]
 80020ca:	79fb      	ldrb	r3, [r7, #7]
 80020cc:	4313      	orrs	r3, r2
 80020ce:	b2db      	uxtb	r3, r3
 80020d0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 80020d2:	f107 020f 	add.w	r2, r7, #15
 80020d6:	230a      	movs	r3, #10
 80020d8:	9300      	str	r3, [sp, #0]
 80020da:	2301      	movs	r3, #1
 80020dc:	217e      	movs	r1, #126	; 0x7e
 80020de:	4804      	ldr	r0, [pc, #16]	; (80020f0 <ExpanderWrite+0x34>)
 80020e0:	f002 fb92 	bl	8004808 <HAL_I2C_Master_Transmit>
}
 80020e4:	bf00      	nop
 80020e6:	3710      	adds	r7, #16
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	20000870 	.word	0x20000870
 80020f0:	20000874 	.word	0x20000874

080020f4 <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	4603      	mov	r3, r0
 80020fc:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 80020fe:	79fb      	ldrb	r3, [r7, #7]
 8002100:	f043 0304 	orr.w	r3, r3, #4
 8002104:	b2db      	uxtb	r3, r3
 8002106:	4618      	mov	r0, r3
 8002108:	f7ff ffd8 	bl	80020bc <ExpanderWrite>
  DelayUS(20);
 800210c:	2014      	movs	r0, #20
 800210e:	f000 f837 	bl	8002180 <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 8002112:	79fb      	ldrb	r3, [r7, #7]
 8002114:	f023 0304 	bic.w	r3, r3, #4
 8002118:	b2db      	uxtb	r3, r3
 800211a:	4618      	mov	r0, r3
 800211c:	f7ff ffce 	bl	80020bc <ExpanderWrite>
  DelayUS(20);
 8002120:	2014      	movs	r0, #20
 8002122:	f000 f82d 	bl	8002180 <DelayUS>
}
 8002126:	bf00      	nop
 8002128:	3708      	adds	r7, #8
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
	...

08002130 <DelayInit>:

static void DelayInit(void)
{
 8002130:	b480      	push	{r7}
 8002132:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8002134:	4b10      	ldr	r3, [pc, #64]	; (8002178 <DelayInit+0x48>)
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	4a0f      	ldr	r2, [pc, #60]	; (8002178 <DelayInit+0x48>)
 800213a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800213e:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8002140:	4b0d      	ldr	r3, [pc, #52]	; (8002178 <DelayInit+0x48>)
 8002142:	68db      	ldr	r3, [r3, #12]
 8002144:	4a0c      	ldr	r2, [pc, #48]	; (8002178 <DelayInit+0x48>)
 8002146:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800214a:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 800214c:	4b0b      	ldr	r3, [pc, #44]	; (800217c <DelayInit+0x4c>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a0a      	ldr	r2, [pc, #40]	; (800217c <DelayInit+0x4c>)
 8002152:	f023 0301 	bic.w	r3, r3, #1
 8002156:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8002158:	4b08      	ldr	r3, [pc, #32]	; (800217c <DelayInit+0x4c>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a07      	ldr	r2, [pc, #28]	; (800217c <DelayInit+0x4c>)
 800215e:	f043 0301 	orr.w	r3, r3, #1
 8002162:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 8002164:	4b05      	ldr	r3, [pc, #20]	; (800217c <DelayInit+0x4c>)
 8002166:	2200      	movs	r2, #0
 8002168:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 800216a:	bf00      	nop
  __ASM volatile ("NOP");
 800216c:	bf00      	nop
  __ASM volatile ("NOP");
 800216e:	bf00      	nop
}
 8002170:	bf00      	nop
 8002172:	46bd      	mov	sp, r7
 8002174:	bc80      	pop	{r7}
 8002176:	4770      	bx	lr
 8002178:	e000edf0 	.word	0xe000edf0
 800217c:	e0001000 	.word	0xe0001000

08002180 <DelayUS>:

static void DelayUS(uint32_t us) {
 8002180:	b480      	push	{r7}
 8002182:	b087      	sub	sp, #28
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 8002188:	4b0d      	ldr	r3, [pc, #52]	; (80021c0 <DelayUS+0x40>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a0d      	ldr	r2, [pc, #52]	; (80021c4 <DelayUS+0x44>)
 800218e:	fba2 2303 	umull	r2, r3, r2, r3
 8002192:	0c9a      	lsrs	r2, r3, #18
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	fb02 f303 	mul.w	r3, r2, r3
 800219a:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 800219c:	4b0a      	ldr	r3, [pc, #40]	; (80021c8 <DelayUS+0x48>)
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 80021a2:	4b09      	ldr	r3, [pc, #36]	; (80021c8 <DelayUS+0x48>)
 80021a4:	685a      	ldr	r2, [r3, #4]
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	697a      	ldr	r2, [r7, #20]
 80021b0:	429a      	cmp	r2, r3
 80021b2:	d8f6      	bhi.n	80021a2 <DelayUS+0x22>
}
 80021b4:	bf00      	nop
 80021b6:	bf00      	nop
 80021b8:	371c      	adds	r7, #28
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bc80      	pop	{r7}
 80021be:	4770      	bx	lr
 80021c0:	20000018 	.word	0x20000018
 80021c4:	431bde83 	.word	0x431bde83
 80021c8:	e0001000 	.word	0xe0001000

080021cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80021cc:	b5b0      	push	{r4, r5, r7, lr}
 80021ce:	b08a      	sub	sp, #40	; 0x28
 80021d0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80021d2:	f001 fe21 	bl	8003e18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80021d6:	f000 f8bd 	bl	8002354 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80021da:	f000 fa8f 	bl	80026fc <MX_GPIO_Init>
  MX_I2C1_Init();
 80021de:	f000 f917 	bl	8002410 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80021e2:	f000 fa61 	bl	80026a8 <MX_USART1_UART_Init>
  MX_RTC_Init();
 80021e6:	f000 f941 	bl	800246c <MX_RTC_Init>
  MX_SPI1_Init();
 80021ea:	f000 f989 	bl	8002500 <MX_SPI1_Init>
  MX_FATFS_Init();
 80021ee:	f005 fd4f 	bl	8007c90 <MX_FATFS_Init>
  MX_TIM1_Init();
 80021f2:	f000 f9bb 	bl	800256c <MX_TIM1_Init>
  MX_TIM3_Init();
 80021f6:	f000 fa09 	bl	800260c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  InitAll();
 80021fa:	f001 faa7 	bl	800374c <InitAll>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80021fe:	4b3b      	ldr	r3, [pc, #236]	; (80022ec <main+0x120>)
 8002200:	1d3c      	adds	r4, r7, #4
 8002202:	461d      	mov	r5, r3
 8002204:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002206:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002208:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800220c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002210:	1d3b      	adds	r3, r7, #4
 8002212:	2100      	movs	r1, #0
 8002214:	4618      	mov	r0, r3
 8002216:	f008 fdb1 	bl	800ad7c <osThreadCreate>
 800221a:	4603      	mov	r3, r0
 800221c:	4a34      	ldr	r2, [pc, #208]	; (80022f0 <main+0x124>)
 800221e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */


  xTaskCreate(MdE_Principal, "MdE", configMINIMAL_STACK_SIZE, NULL, 1, NULL);
 8002220:	2300      	movs	r3, #0
 8002222:	9301      	str	r3, [sp, #4]
 8002224:	2301      	movs	r3, #1
 8002226:	9300      	str	r3, [sp, #0]
 8002228:	2300      	movs	r3, #0
 800222a:	2280      	movs	r2, #128	; 0x80
 800222c:	4931      	ldr	r1, [pc, #196]	; (80022f4 <main+0x128>)
 800222e:	4832      	ldr	r0, [pc, #200]	; (80022f8 <main+0x12c>)
 8002230:	f009 fda0 	bl	800bd74 <xTaskCreate>
  xTaskCreate(DriverTeclado, "Driver Teclado", configMINIMAL_STACK_SIZE, NULL, 1, NULL);
 8002234:	2300      	movs	r3, #0
 8002236:	9301      	str	r3, [sp, #4]
 8002238:	2301      	movs	r3, #1
 800223a:	9300      	str	r3, [sp, #0]
 800223c:	2300      	movs	r3, #0
 800223e:	2280      	movs	r2, #128	; 0x80
 8002240:	492e      	ldr	r1, [pc, #184]	; (80022fc <main+0x130>)
 8002242:	482f      	ldr	r0, [pc, #188]	; (8002300 <main+0x134>)
 8002244:	f009 fd96 	bl	800bd74 <xTaskCreate>
  xTaskCreate(Tarea_BOTON_ON, "Boton ON", configMINIMAL_STACK_SIZE, NULL, 1, NULL);
 8002248:	2300      	movs	r3, #0
 800224a:	9301      	str	r3, [sp, #4]
 800224c:	2301      	movs	r3, #1
 800224e:	9300      	str	r3, [sp, #0]
 8002250:	2300      	movs	r3, #0
 8002252:	2280      	movs	r2, #128	; 0x80
 8002254:	492b      	ldr	r1, [pc, #172]	; (8002304 <main+0x138>)
 8002256:	482c      	ldr	r0, [pc, #176]	; (8002308 <main+0x13c>)
 8002258:	f009 fd8c 	bl	800bd74 <xTaskCreate>
  xTaskCreate(Tarea_Lectura, "Lectura Temperatura", configMINIMAL_STACK_SIZE, NULL, 2, Handler_Lectura);
 800225c:	4b2b      	ldr	r3, [pc, #172]	; (800230c <main+0x140>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	9301      	str	r3, [sp, #4]
 8002262:	2302      	movs	r3, #2
 8002264:	9300      	str	r3, [sp, #0]
 8002266:	2300      	movs	r3, #0
 8002268:	2280      	movs	r2, #128	; 0x80
 800226a:	4929      	ldr	r1, [pc, #164]	; (8002310 <main+0x144>)
 800226c:	4829      	ldr	r0, [pc, #164]	; (8002314 <main+0x148>)
 800226e:	f009 fd81 	bl	800bd74 <xTaskCreate>
  xTaskCreate(Tarea_Timer, "Tarea Timer",configMINIMAL_STACK_SIZE,NULL, 2, Handler_Timer);
 8002272:	4b29      	ldr	r3, [pc, #164]	; (8002318 <main+0x14c>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	9301      	str	r3, [sp, #4]
 8002278:	2302      	movs	r3, #2
 800227a:	9300      	str	r3, [sp, #0]
 800227c:	2300      	movs	r3, #0
 800227e:	2280      	movs	r2, #128	; 0x80
 8002280:	4926      	ldr	r1, [pc, #152]	; (800231c <main+0x150>)
 8002282:	4827      	ldr	r0, [pc, #156]	; (8002320 <main+0x154>)
 8002284:	f009 fd76 	bl	800bd74 <xTaskCreate>
  xTaskCreate(Tarea_Timer2, "Tarea Timer 2",configMINIMAL_STACK_SIZE,NULL, 2, Handler_Timer2);
 8002288:	4b26      	ldr	r3, [pc, #152]	; (8002324 <main+0x158>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	9301      	str	r3, [sp, #4]
 800228e:	2302      	movs	r3, #2
 8002290:	9300      	str	r3, [sp, #0]
 8002292:	2300      	movs	r3, #0
 8002294:	2280      	movs	r2, #128	; 0x80
 8002296:	4924      	ldr	r1, [pc, #144]	; (8002328 <main+0x15c>)
 8002298:	4824      	ldr	r0, [pc, #144]	; (800232c <main+0x160>)
 800229a:	f009 fd6b 	bl	800bd74 <xTaskCreate>
  xTaskCreate(Error_Sensores, "Error Sensores", configMINIMAL_STACK_SIZE, NULL, 3, Handler_Sensores);
 800229e:	4b24      	ldr	r3, [pc, #144]	; (8002330 <main+0x164>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	9301      	str	r3, [sp, #4]
 80022a4:	2303      	movs	r3, #3
 80022a6:	9300      	str	r3, [sp, #0]
 80022a8:	2300      	movs	r3, #0
 80022aa:	2280      	movs	r2, #128	; 0x80
 80022ac:	4921      	ldr	r1, [pc, #132]	; (8002334 <main+0x168>)
 80022ae:	4822      	ldr	r0, [pc, #136]	; (8002338 <main+0x16c>)
 80022b0:	f009 fd60 	bl	800bd74 <xTaskCreate>
  xTaskCreate(Error_Anafe, "Error Anafe", configMINIMAL_STACK_SIZE, NULL, 4, Handler_Anafe);
 80022b4:	4b21      	ldr	r3, [pc, #132]	; (800233c <main+0x170>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	9301      	str	r3, [sp, #4]
 80022ba:	2304      	movs	r3, #4
 80022bc:	9300      	str	r3, [sp, #0]
 80022be:	2300      	movs	r3, #0
 80022c0:	2280      	movs	r2, #128	; 0x80
 80022c2:	491f      	ldr	r1, [pc, #124]	; (8002340 <main+0x174>)
 80022c4:	481f      	ldr	r0, [pc, #124]	; (8002344 <main+0x178>)
 80022c6:	f009 fd55 	bl	800bd74 <xTaskCreate>
  xTaskCreate(Tarea_SD,"Tarea SD",configMINIMAL_STACK_SIZE,NULL,4,NULL);
 80022ca:	2300      	movs	r3, #0
 80022cc:	9301      	str	r3, [sp, #4]
 80022ce:	2304      	movs	r3, #4
 80022d0:	9300      	str	r3, [sp, #0]
 80022d2:	2300      	movs	r3, #0
 80022d4:	2280      	movs	r2, #128	; 0x80
 80022d6:	491c      	ldr	r1, [pc, #112]	; (8002348 <main+0x17c>)
 80022d8:	481c      	ldr	r0, [pc, #112]	; (800234c <main+0x180>)
 80022da:	f009 fd4b 	bl	800bd74 <xTaskCreate>

  HAL_TIM_Base_Start_IT(&htim1);
 80022de:	481c      	ldr	r0, [pc, #112]	; (8002350 <main+0x184>)
 80022e0:	f004 fd28 	bl	8006d34 <HAL_TIM_Base_Start_IT>
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80022e4:	f008 fd43 	bl	800ad6e <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80022e8:	e7fe      	b.n	80022e8 <main+0x11c>
 80022ea:	bf00      	nop
 80022ec:	0800e588 	.word	0x0800e588
 80022f0:	20000a08 	.word	0x20000a08
 80022f4:	0800e510 	.word	0x0800e510
 80022f8:	08003041 	.word	0x08003041
 80022fc:	0800e514 	.word	0x0800e514
 8002300:	08003aa9 	.word	0x08003aa9
 8002304:	0800e524 	.word	0x0800e524
 8002308:	0800301d 	.word	0x0800301d
 800230c:	20000a0c 	.word	0x20000a0c
 8002310:	0800e530 	.word	0x0800e530
 8002314:	08002d39 	.word	0x08002d39
 8002318:	20000a18 	.word	0x20000a18
 800231c:	0800e544 	.word	0x0800e544
 8002320:	08002ef9 	.word	0x08002ef9
 8002324:	20000a1c 	.word	0x20000a1c
 8002328:	0800e550 	.word	0x0800e550
 800232c:	08002f6d 	.word	0x08002f6d
 8002330:	20000a10 	.word	0x20000a10
 8002334:	0800e560 	.word	0x0800e560
 8002338:	08002d89 	.word	0x08002d89
 800233c:	20000a14 	.word	0x20000a14
 8002340:	0800e570 	.word	0x0800e570
 8002344:	08002e35 	.word	0x08002e35
 8002348:	0800e57c 	.word	0x0800e57c
 800234c:	08003725 	.word	0x08003725
 8002350:	20000934 	.word	0x20000934

08002354 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b094      	sub	sp, #80	; 0x50
 8002358:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800235a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800235e:	2228      	movs	r2, #40	; 0x28
 8002360:	2100      	movs	r1, #0
 8002362:	4618      	mov	r0, r3
 8002364:	f00b fa20 	bl	800d7a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002368:	f107 0314 	add.w	r3, r7, #20
 800236c:	2200      	movs	r2, #0
 800236e:	601a      	str	r2, [r3, #0]
 8002370:	605a      	str	r2, [r3, #4]
 8002372:	609a      	str	r2, [r3, #8]
 8002374:	60da      	str	r2, [r3, #12]
 8002376:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002378:	1d3b      	adds	r3, r7, #4
 800237a:	2200      	movs	r2, #0
 800237c:	601a      	str	r2, [r3, #0]
 800237e:	605a      	str	r2, [r3, #4]
 8002380:	609a      	str	r2, [r3, #8]
 8002382:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8002384:	2309      	movs	r3, #9
 8002386:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002388:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800238c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800238e:	2300      	movs	r3, #0
 8002390:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002392:	2301      	movs	r3, #1
 8002394:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002396:	2301      	movs	r3, #1
 8002398:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800239a:	2302      	movs	r3, #2
 800239c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800239e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80023a2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80023a4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80023a8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80023ae:	4618      	mov	r0, r3
 80023b0:	f002 fd3c 	bl	8004e2c <HAL_RCC_OscConfig>
 80023b4:	4603      	mov	r3, r0
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d001      	beq.n	80023be <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80023ba:	f000 fa3f 	bl	800283c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023be:	230f      	movs	r3, #15
 80023c0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023c2:	2302      	movs	r3, #2
 80023c4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023c6:	2300      	movs	r3, #0
 80023c8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80023ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80023ce:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80023d0:	2300      	movs	r3, #0
 80023d2:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80023d4:	f107 0314 	add.w	r3, r7, #20
 80023d8:	2102      	movs	r1, #2
 80023da:	4618      	mov	r0, r3
 80023dc:	f002 ffa8 	bl	8005330 <HAL_RCC_ClockConfig>
 80023e0:	4603      	mov	r3, r0
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d001      	beq.n	80023ea <SystemClock_Config+0x96>
  {
    Error_Handler();
 80023e6:	f000 fa29 	bl	800283c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80023ea:	2301      	movs	r3, #1
 80023ec:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80023ee:	f44f 7300 	mov.w	r3, #512	; 0x200
 80023f2:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80023f4:	1d3b      	adds	r3, r7, #4
 80023f6:	4618      	mov	r0, r3
 80023f8:	f003 f962 	bl	80056c0 <HAL_RCCEx_PeriphCLKConfig>
 80023fc:	4603      	mov	r3, r0
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d001      	beq.n	8002406 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8002402:	f000 fa1b 	bl	800283c <Error_Handler>
  }
}
 8002406:	bf00      	nop
 8002408:	3750      	adds	r7, #80	; 0x50
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
	...

08002410 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002414:	4b12      	ldr	r3, [pc, #72]	; (8002460 <MX_I2C1_Init+0x50>)
 8002416:	4a13      	ldr	r2, [pc, #76]	; (8002464 <MX_I2C1_Init+0x54>)
 8002418:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800241a:	4b11      	ldr	r3, [pc, #68]	; (8002460 <MX_I2C1_Init+0x50>)
 800241c:	4a12      	ldr	r2, [pc, #72]	; (8002468 <MX_I2C1_Init+0x58>)
 800241e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002420:	4b0f      	ldr	r3, [pc, #60]	; (8002460 <MX_I2C1_Init+0x50>)
 8002422:	2200      	movs	r2, #0
 8002424:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002426:	4b0e      	ldr	r3, [pc, #56]	; (8002460 <MX_I2C1_Init+0x50>)
 8002428:	2200      	movs	r2, #0
 800242a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800242c:	4b0c      	ldr	r3, [pc, #48]	; (8002460 <MX_I2C1_Init+0x50>)
 800242e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002432:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002434:	4b0a      	ldr	r3, [pc, #40]	; (8002460 <MX_I2C1_Init+0x50>)
 8002436:	2200      	movs	r2, #0
 8002438:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800243a:	4b09      	ldr	r3, [pc, #36]	; (8002460 <MX_I2C1_Init+0x50>)
 800243c:	2200      	movs	r2, #0
 800243e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002440:	4b07      	ldr	r3, [pc, #28]	; (8002460 <MX_I2C1_Init+0x50>)
 8002442:	2200      	movs	r2, #0
 8002444:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002446:	4b06      	ldr	r3, [pc, #24]	; (8002460 <MX_I2C1_Init+0x50>)
 8002448:	2200      	movs	r2, #0
 800244a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800244c:	4804      	ldr	r0, [pc, #16]	; (8002460 <MX_I2C1_Init+0x50>)
 800244e:	f002 f897 	bl	8004580 <HAL_I2C_Init>
 8002452:	4603      	mov	r3, r0
 8002454:	2b00      	cmp	r3, #0
 8002456:	d001      	beq.n	800245c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002458:	f000 f9f0 	bl	800283c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800245c:	bf00      	nop
 800245e:	bd80      	pop	{r7, pc}
 8002460:	20000874 	.word	0x20000874
 8002464:	40005400 	.word	0x40005400
 8002468:	000186a0 	.word	0x000186a0

0800246c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b082      	sub	sp, #8
 8002470:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002472:	1d3b      	adds	r3, r7, #4
 8002474:	2100      	movs	r1, #0
 8002476:	460a      	mov	r2, r1
 8002478:	801a      	strh	r2, [r3, #0]
 800247a:	460a      	mov	r2, r1
 800247c:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 800247e:	2300      	movs	r3, #0
 8002480:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002482:	4b1d      	ldr	r3, [pc, #116]	; (80024f8 <MX_RTC_Init+0x8c>)
 8002484:	4a1d      	ldr	r2, [pc, #116]	; (80024fc <MX_RTC_Init+0x90>)
 8002486:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8002488:	4b1b      	ldr	r3, [pc, #108]	; (80024f8 <MX_RTC_Init+0x8c>)
 800248a:	f04f 32ff 	mov.w	r2, #4294967295
 800248e:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_NONE;
 8002490:	4b19      	ldr	r3, [pc, #100]	; (80024f8 <MX_RTC_Init+0x8c>)
 8002492:	2200      	movs	r2, #0
 8002494:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002496:	4818      	ldr	r0, [pc, #96]	; (80024f8 <MX_RTC_Init+0x8c>)
 8002498:	f003 fa88 	bl	80059ac <HAL_RTC_Init>
 800249c:	4603      	mov	r3, r0
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d001      	beq.n	80024a6 <MX_RTC_Init+0x3a>
  {
    Error_Handler();
 80024a2:	f000 f9cb 	bl	800283c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 19;
 80024a6:	2313      	movs	r3, #19
 80024a8:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0;
 80024aa:	2300      	movs	r3, #0
 80024ac:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 80024ae:	2300      	movs	r3, #0
 80024b0:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80024b2:	1d3b      	adds	r3, r7, #4
 80024b4:	2200      	movs	r2, #0
 80024b6:	4619      	mov	r1, r3
 80024b8:	480f      	ldr	r0, [pc, #60]	; (80024f8 <MX_RTC_Init+0x8c>)
 80024ba:	f003 fb0d 	bl	8005ad8 <HAL_RTC_SetTime>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d001      	beq.n	80024c8 <MX_RTC_Init+0x5c>
  {
    Error_Handler();
 80024c4:	f000 f9ba 	bl	800283c <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_SATURDAY;
 80024c8:	2306      	movs	r3, #6
 80024ca:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_DECEMBER;
 80024cc:	2312      	movs	r3, #18
 80024ce:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 17;
 80024d0:	2311      	movs	r3, #17
 80024d2:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 22;
 80024d4:	2316      	movs	r3, #22
 80024d6:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BIN) != HAL_OK)
 80024d8:	463b      	mov	r3, r7
 80024da:	2200      	movs	r2, #0
 80024dc:	4619      	mov	r1, r3
 80024de:	4806      	ldr	r0, [pc, #24]	; (80024f8 <MX_RTC_Init+0x8c>)
 80024e0:	f003 fc6a 	bl	8005db8 <HAL_RTC_SetDate>
 80024e4:	4603      	mov	r3, r0
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d001      	beq.n	80024ee <MX_RTC_Init+0x82>
  {
    Error_Handler();
 80024ea:	f000 f9a7 	bl	800283c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80024ee:	bf00      	nop
 80024f0:	3708      	adds	r7, #8
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	200008c8 	.word	0x200008c8
 80024fc:	40002800 	.word	0x40002800

08002500 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002504:	4b17      	ldr	r3, [pc, #92]	; (8002564 <MX_SPI1_Init+0x64>)
 8002506:	4a18      	ldr	r2, [pc, #96]	; (8002568 <MX_SPI1_Init+0x68>)
 8002508:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800250a:	4b16      	ldr	r3, [pc, #88]	; (8002564 <MX_SPI1_Init+0x64>)
 800250c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002510:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002512:	4b14      	ldr	r3, [pc, #80]	; (8002564 <MX_SPI1_Init+0x64>)
 8002514:	2200      	movs	r2, #0
 8002516:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002518:	4b12      	ldr	r3, [pc, #72]	; (8002564 <MX_SPI1_Init+0x64>)
 800251a:	2200      	movs	r2, #0
 800251c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800251e:	4b11      	ldr	r3, [pc, #68]	; (8002564 <MX_SPI1_Init+0x64>)
 8002520:	2200      	movs	r2, #0
 8002522:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002524:	4b0f      	ldr	r3, [pc, #60]	; (8002564 <MX_SPI1_Init+0x64>)
 8002526:	2200      	movs	r2, #0
 8002528:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800252a:	4b0e      	ldr	r3, [pc, #56]	; (8002564 <MX_SPI1_Init+0x64>)
 800252c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002530:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002532:	4b0c      	ldr	r3, [pc, #48]	; (8002564 <MX_SPI1_Init+0x64>)
 8002534:	2228      	movs	r2, #40	; 0x28
 8002536:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002538:	4b0a      	ldr	r3, [pc, #40]	; (8002564 <MX_SPI1_Init+0x64>)
 800253a:	2200      	movs	r2, #0
 800253c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800253e:	4b09      	ldr	r3, [pc, #36]	; (8002564 <MX_SPI1_Init+0x64>)
 8002540:	2200      	movs	r2, #0
 8002542:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002544:	4b07      	ldr	r3, [pc, #28]	; (8002564 <MX_SPI1_Init+0x64>)
 8002546:	2200      	movs	r2, #0
 8002548:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800254a:	4b06      	ldr	r3, [pc, #24]	; (8002564 <MX_SPI1_Init+0x64>)
 800254c:	220a      	movs	r2, #10
 800254e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002550:	4804      	ldr	r0, [pc, #16]	; (8002564 <MX_SPI1_Init+0x64>)
 8002552:	f003 ff89 	bl	8006468 <HAL_SPI_Init>
 8002556:	4603      	mov	r3, r0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d001      	beq.n	8002560 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800255c:	f000 f96e 	bl	800283c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002560:	bf00      	nop
 8002562:	bd80      	pop	{r7, pc}
 8002564:	200008dc 	.word	0x200008dc
 8002568:	40013000 	.word	0x40013000

0800256c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b086      	sub	sp, #24
 8002570:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002572:	f107 0308 	add.w	r3, r7, #8
 8002576:	2200      	movs	r2, #0
 8002578:	601a      	str	r2, [r3, #0]
 800257a:	605a      	str	r2, [r3, #4]
 800257c:	609a      	str	r2, [r3, #8]
 800257e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002580:	463b      	mov	r3, r7
 8002582:	2200      	movs	r2, #0
 8002584:	601a      	str	r2, [r3, #0]
 8002586:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002588:	4b1e      	ldr	r3, [pc, #120]	; (8002604 <MX_TIM1_Init+0x98>)
 800258a:	4a1f      	ldr	r2, [pc, #124]	; (8002608 <MX_TIM1_Init+0x9c>)
 800258c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800258e:	4b1d      	ldr	r3, [pc, #116]	; (8002604 <MX_TIM1_Init+0x98>)
 8002590:	2200      	movs	r2, #0
 8002592:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002594:	4b1b      	ldr	r3, [pc, #108]	; (8002604 <MX_TIM1_Init+0x98>)
 8002596:	2200      	movs	r2, #0
 8002598:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800259a:	4b1a      	ldr	r3, [pc, #104]	; (8002604 <MX_TIM1_Init+0x98>)
 800259c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80025a0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025a2:	4b18      	ldr	r3, [pc, #96]	; (8002604 <MX_TIM1_Init+0x98>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80025a8:	4b16      	ldr	r3, [pc, #88]	; (8002604 <MX_TIM1_Init+0x98>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025ae:	4b15      	ldr	r3, [pc, #84]	; (8002604 <MX_TIM1_Init+0x98>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80025b4:	4813      	ldr	r0, [pc, #76]	; (8002604 <MX_TIM1_Init+0x98>)
 80025b6:	f004 fb6d 	bl	8006c94 <HAL_TIM_Base_Init>
 80025ba:	4603      	mov	r3, r0
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d001      	beq.n	80025c4 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80025c0:	f000 f93c 	bl	800283c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025c8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80025ca:	f107 0308 	add.w	r3, r7, #8
 80025ce:	4619      	mov	r1, r3
 80025d0:	480c      	ldr	r0, [pc, #48]	; (8002604 <MX_TIM1_Init+0x98>)
 80025d2:	f004 fd09 	bl	8006fe8 <HAL_TIM_ConfigClockSource>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d001      	beq.n	80025e0 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80025dc:	f000 f92e 	bl	800283c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025e0:	2300      	movs	r3, #0
 80025e2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025e4:	2300      	movs	r3, #0
 80025e6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80025e8:	463b      	mov	r3, r7
 80025ea:	4619      	mov	r1, r3
 80025ec:	4805      	ldr	r0, [pc, #20]	; (8002604 <MX_TIM1_Init+0x98>)
 80025ee:	f004 fedb 	bl	80073a8 <HAL_TIMEx_MasterConfigSynchronization>
 80025f2:	4603      	mov	r3, r0
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d001      	beq.n	80025fc <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80025f8:	f000 f920 	bl	800283c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80025fc:	bf00      	nop
 80025fe:	3718      	adds	r7, #24
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}
 8002604:	20000934 	.word	0x20000934
 8002608:	40012c00 	.word	0x40012c00

0800260c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b086      	sub	sp, #24
 8002610:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002612:	f107 0308 	add.w	r3, r7, #8
 8002616:	2200      	movs	r2, #0
 8002618:	601a      	str	r2, [r3, #0]
 800261a:	605a      	str	r2, [r3, #4]
 800261c:	609a      	str	r2, [r3, #8]
 800261e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002620:	463b      	mov	r3, r7
 8002622:	2200      	movs	r2, #0
 8002624:	601a      	str	r2, [r3, #0]
 8002626:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002628:	4b1d      	ldr	r3, [pc, #116]	; (80026a0 <MX_TIM3_Init+0x94>)
 800262a:	4a1e      	ldr	r2, [pc, #120]	; (80026a4 <MX_TIM3_Init+0x98>)
 800262c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800262e:	4b1c      	ldr	r3, [pc, #112]	; (80026a0 <MX_TIM3_Init+0x94>)
 8002630:	2200      	movs	r2, #0
 8002632:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002634:	4b1a      	ldr	r3, [pc, #104]	; (80026a0 <MX_TIM3_Init+0x94>)
 8002636:	2200      	movs	r2, #0
 8002638:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800263a:	4b19      	ldr	r3, [pc, #100]	; (80026a0 <MX_TIM3_Init+0x94>)
 800263c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002640:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002642:	4b17      	ldr	r3, [pc, #92]	; (80026a0 <MX_TIM3_Init+0x94>)
 8002644:	2200      	movs	r2, #0
 8002646:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002648:	4b15      	ldr	r3, [pc, #84]	; (80026a0 <MX_TIM3_Init+0x94>)
 800264a:	2200      	movs	r2, #0
 800264c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800264e:	4814      	ldr	r0, [pc, #80]	; (80026a0 <MX_TIM3_Init+0x94>)
 8002650:	f004 fb20 	bl	8006c94 <HAL_TIM_Base_Init>
 8002654:	4603      	mov	r3, r0
 8002656:	2b00      	cmp	r3, #0
 8002658:	d001      	beq.n	800265e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800265a:	f000 f8ef 	bl	800283c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800265e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002662:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002664:	f107 0308 	add.w	r3, r7, #8
 8002668:	4619      	mov	r1, r3
 800266a:	480d      	ldr	r0, [pc, #52]	; (80026a0 <MX_TIM3_Init+0x94>)
 800266c:	f004 fcbc 	bl	8006fe8 <HAL_TIM_ConfigClockSource>
 8002670:	4603      	mov	r3, r0
 8002672:	2b00      	cmp	r3, #0
 8002674:	d001      	beq.n	800267a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8002676:	f000 f8e1 	bl	800283c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800267a:	2300      	movs	r3, #0
 800267c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800267e:	2300      	movs	r3, #0
 8002680:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002682:	463b      	mov	r3, r7
 8002684:	4619      	mov	r1, r3
 8002686:	4806      	ldr	r0, [pc, #24]	; (80026a0 <MX_TIM3_Init+0x94>)
 8002688:	f004 fe8e 	bl	80073a8 <HAL_TIMEx_MasterConfigSynchronization>
 800268c:	4603      	mov	r3, r0
 800268e:	2b00      	cmp	r3, #0
 8002690:	d001      	beq.n	8002696 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8002692:	f000 f8d3 	bl	800283c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002696:	bf00      	nop
 8002698:	3718      	adds	r7, #24
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	2000097c 	.word	0x2000097c
 80026a4:	40000400 	.word	0x40000400

080026a8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80026ac:	4b11      	ldr	r3, [pc, #68]	; (80026f4 <MX_USART1_UART_Init+0x4c>)
 80026ae:	4a12      	ldr	r2, [pc, #72]	; (80026f8 <MX_USART1_UART_Init+0x50>)
 80026b0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80026b2:	4b10      	ldr	r3, [pc, #64]	; (80026f4 <MX_USART1_UART_Init+0x4c>)
 80026b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80026b8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80026ba:	4b0e      	ldr	r3, [pc, #56]	; (80026f4 <MX_USART1_UART_Init+0x4c>)
 80026bc:	2200      	movs	r2, #0
 80026be:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80026c0:	4b0c      	ldr	r3, [pc, #48]	; (80026f4 <MX_USART1_UART_Init+0x4c>)
 80026c2:	2200      	movs	r2, #0
 80026c4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80026c6:	4b0b      	ldr	r3, [pc, #44]	; (80026f4 <MX_USART1_UART_Init+0x4c>)
 80026c8:	2200      	movs	r2, #0
 80026ca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80026cc:	4b09      	ldr	r3, [pc, #36]	; (80026f4 <MX_USART1_UART_Init+0x4c>)
 80026ce:	220c      	movs	r2, #12
 80026d0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026d2:	4b08      	ldr	r3, [pc, #32]	; (80026f4 <MX_USART1_UART_Init+0x4c>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80026d8:	4b06      	ldr	r3, [pc, #24]	; (80026f4 <MX_USART1_UART_Init+0x4c>)
 80026da:	2200      	movs	r2, #0
 80026dc:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 80026de:	4805      	ldr	r0, [pc, #20]	; (80026f4 <MX_USART1_UART_Init+0x4c>)
 80026e0:	f004 fed2 	bl	8007488 <HAL_HalfDuplex_Init>
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d001      	beq.n	80026ee <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80026ea:	f000 f8a7 	bl	800283c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80026ee:	bf00      	nop
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	bf00      	nop
 80026f4:	200009c4 	.word	0x200009c4
 80026f8:	40013800 	.word	0x40013800

080026fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b088      	sub	sp, #32
 8002700:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002702:	f107 0310 	add.w	r3, r7, #16
 8002706:	2200      	movs	r2, #0
 8002708:	601a      	str	r2, [r3, #0]
 800270a:	605a      	str	r2, [r3, #4]
 800270c:	609a      	str	r2, [r3, #8]
 800270e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002710:	4b3a      	ldr	r3, [pc, #232]	; (80027fc <MX_GPIO_Init+0x100>)
 8002712:	699b      	ldr	r3, [r3, #24]
 8002714:	4a39      	ldr	r2, [pc, #228]	; (80027fc <MX_GPIO_Init+0x100>)
 8002716:	f043 0310 	orr.w	r3, r3, #16
 800271a:	6193      	str	r3, [r2, #24]
 800271c:	4b37      	ldr	r3, [pc, #220]	; (80027fc <MX_GPIO_Init+0x100>)
 800271e:	699b      	ldr	r3, [r3, #24]
 8002720:	f003 0310 	and.w	r3, r3, #16
 8002724:	60fb      	str	r3, [r7, #12]
 8002726:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002728:	4b34      	ldr	r3, [pc, #208]	; (80027fc <MX_GPIO_Init+0x100>)
 800272a:	699b      	ldr	r3, [r3, #24]
 800272c:	4a33      	ldr	r2, [pc, #204]	; (80027fc <MX_GPIO_Init+0x100>)
 800272e:	f043 0320 	orr.w	r3, r3, #32
 8002732:	6193      	str	r3, [r2, #24]
 8002734:	4b31      	ldr	r3, [pc, #196]	; (80027fc <MX_GPIO_Init+0x100>)
 8002736:	699b      	ldr	r3, [r3, #24]
 8002738:	f003 0320 	and.w	r3, r3, #32
 800273c:	60bb      	str	r3, [r7, #8]
 800273e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002740:	4b2e      	ldr	r3, [pc, #184]	; (80027fc <MX_GPIO_Init+0x100>)
 8002742:	699b      	ldr	r3, [r3, #24]
 8002744:	4a2d      	ldr	r2, [pc, #180]	; (80027fc <MX_GPIO_Init+0x100>)
 8002746:	f043 0304 	orr.w	r3, r3, #4
 800274a:	6193      	str	r3, [r2, #24]
 800274c:	4b2b      	ldr	r3, [pc, #172]	; (80027fc <MX_GPIO_Init+0x100>)
 800274e:	699b      	ldr	r3, [r3, #24]
 8002750:	f003 0304 	and.w	r3, r3, #4
 8002754:	607b      	str	r3, [r7, #4]
 8002756:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002758:	4b28      	ldr	r3, [pc, #160]	; (80027fc <MX_GPIO_Init+0x100>)
 800275a:	699b      	ldr	r3, [r3, #24]
 800275c:	4a27      	ldr	r2, [pc, #156]	; (80027fc <MX_GPIO_Init+0x100>)
 800275e:	f043 0308 	orr.w	r3, r3, #8
 8002762:	6193      	str	r3, [r2, #24]
 8002764:	4b25      	ldr	r3, [pc, #148]	; (80027fc <MX_GPIO_Init+0x100>)
 8002766:	699b      	ldr	r3, [r3, #24]
 8002768:	f003 0308 	and.w	r3, r3, #8
 800276c:	603b      	str	r3, [r7, #0]
 800276e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8002770:	2200      	movs	r2, #0
 8002772:	2110      	movs	r1, #16
 8002774:	4822      	ldr	r0, [pc, #136]	; (8002800 <MX_GPIO_Init+0x104>)
 8002776:	f001 feea 	bl	800454e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BUZZER_Pin|LED_VERDE_Pin|LED_AMARILLO_Pin|LED_ROJO_Pin
 800277a:	2200      	movs	r2, #0
 800277c:	f44f 4174 	mov.w	r1, #62464	; 0xf400
 8002780:	4820      	ldr	r0, [pc, #128]	; (8002804 <MX_GPIO_Init+0x108>)
 8002782:	f001 fee4 	bl	800454e <HAL_GPIO_WritePin>
                          |RELAY_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002786:	2310      	movs	r3, #16
 8002788:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800278a:	2301      	movs	r3, #1
 800278c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800278e:	2300      	movs	r3, #0
 8002790:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002792:	2302      	movs	r3, #2
 8002794:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002796:	f107 0310 	add.w	r3, r7, #16
 800279a:	4619      	mov	r1, r3
 800279c:	4818      	ldr	r0, [pc, #96]	; (8002800 <MX_GPIO_Init+0x104>)
 800279e:	f001 fd3b 	bl	8004218 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUZZER_Pin LED_VERDE_Pin LED_AMARILLO_Pin LED_ROJO_Pin
                           RELAY_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin|LED_VERDE_Pin|LED_AMARILLO_Pin|LED_ROJO_Pin
 80027a2:	f44f 4374 	mov.w	r3, #62464	; 0xf400
 80027a6:	613b      	str	r3, [r7, #16]
                          |RELAY_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027a8:	2301      	movs	r3, #1
 80027aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ac:	2300      	movs	r3, #0
 80027ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027b0:	2302      	movs	r3, #2
 80027b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027b4:	f107 0310 	add.w	r3, r7, #16
 80027b8:	4619      	mov	r1, r3
 80027ba:	4812      	ldr	r0, [pc, #72]	; (8002804 <MX_GPIO_Init+0x108>)
 80027bc:	f001 fd2c 	bl	8004218 <HAL_GPIO_Init>

  /*Configure GPIO pins : BOTON_ON_Pin BOTON3_Pin */
  GPIO_InitStruct.Pin = BOTON_ON_Pin|BOTON3_Pin;
 80027c0:	f44f 4304 	mov.w	r3, #33792	; 0x8400
 80027c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027c6:	2300      	movs	r3, #0
 80027c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80027ca:	2301      	movs	r3, #1
 80027cc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027ce:	f107 0310 	add.w	r3, r7, #16
 80027d2:	4619      	mov	r1, r3
 80027d4:	480a      	ldr	r0, [pc, #40]	; (8002800 <MX_GPIO_Init+0x104>)
 80027d6:	f001 fd1f 	bl	8004218 <HAL_GPIO_Init>

  /*Configure GPIO pins : BOTON2_Pin BOTON1_Pin */
  GPIO_InitStruct.Pin = BOTON2_Pin|BOTON1_Pin;
 80027da:	2318      	movs	r3, #24
 80027dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027de:	2300      	movs	r3, #0
 80027e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80027e2:	2301      	movs	r3, #1
 80027e4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027e6:	f107 0310 	add.w	r3, r7, #16
 80027ea:	4619      	mov	r1, r3
 80027ec:	4805      	ldr	r0, [pc, #20]	; (8002804 <MX_GPIO_Init+0x108>)
 80027ee:	f001 fd13 	bl	8004218 <HAL_GPIO_Init>

}
 80027f2:	bf00      	nop
 80027f4:	3720      	adds	r7, #32
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	40021000 	.word	0x40021000
 8002800:	40010800 	.word	0x40010800
 8002804:	40010c00 	.word	0x40010c00

08002808 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b082      	sub	sp, #8
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002810:	2001      	movs	r0, #1
 8002812:	f008 faff 	bl	800ae14 <osDelay>
 8002816:	e7fb      	b.n	8002810 <StartDefaultTask+0x8>

08002818 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b082      	sub	sp, #8
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a04      	ldr	r2, [pc, #16]	; (8002838 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d101      	bne.n	800282e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800282a:	f001 fb0b 	bl	8003e44 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800282e:	bf00      	nop
 8002830:	3708      	adds	r7, #8
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	40000800 	.word	0x40000800

0800283c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800283c:	b480      	push	{r7}
 800283e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002840:	b672      	cpsid	i
}
 8002842:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002844:	e7fe      	b.n	8002844 <Error_Handler+0x8>
	...

08002848 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b084      	sub	sp, #16
 800284c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800284e:	4b18      	ldr	r3, [pc, #96]	; (80028b0 <HAL_MspInit+0x68>)
 8002850:	699b      	ldr	r3, [r3, #24]
 8002852:	4a17      	ldr	r2, [pc, #92]	; (80028b0 <HAL_MspInit+0x68>)
 8002854:	f043 0301 	orr.w	r3, r3, #1
 8002858:	6193      	str	r3, [r2, #24]
 800285a:	4b15      	ldr	r3, [pc, #84]	; (80028b0 <HAL_MspInit+0x68>)
 800285c:	699b      	ldr	r3, [r3, #24]
 800285e:	f003 0301 	and.w	r3, r3, #1
 8002862:	60bb      	str	r3, [r7, #8]
 8002864:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002866:	4b12      	ldr	r3, [pc, #72]	; (80028b0 <HAL_MspInit+0x68>)
 8002868:	69db      	ldr	r3, [r3, #28]
 800286a:	4a11      	ldr	r2, [pc, #68]	; (80028b0 <HAL_MspInit+0x68>)
 800286c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002870:	61d3      	str	r3, [r2, #28]
 8002872:	4b0f      	ldr	r3, [pc, #60]	; (80028b0 <HAL_MspInit+0x68>)
 8002874:	69db      	ldr	r3, [r3, #28]
 8002876:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800287a:	607b      	str	r3, [r7, #4]
 800287c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800287e:	2200      	movs	r2, #0
 8002880:	210f      	movs	r1, #15
 8002882:	f06f 0001 	mvn.w	r0, #1
 8002886:	f001 fbe8 	bl	800405a <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800288a:	4b0a      	ldr	r3, [pc, #40]	; (80028b4 <HAL_MspInit+0x6c>)
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	60fb      	str	r3, [r7, #12]
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002896:	60fb      	str	r3, [r7, #12]
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800289e:	60fb      	str	r3, [r7, #12]
 80028a0:	4a04      	ldr	r2, [pc, #16]	; (80028b4 <HAL_MspInit+0x6c>)
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80028a6:	bf00      	nop
 80028a8:	3710      	adds	r7, #16
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop
 80028b0:	40021000 	.word	0x40021000
 80028b4:	40010000 	.word	0x40010000

080028b8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b088      	sub	sp, #32
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028c0:	f107 0310 	add.w	r3, r7, #16
 80028c4:	2200      	movs	r2, #0
 80028c6:	601a      	str	r2, [r3, #0]
 80028c8:	605a      	str	r2, [r3, #4]
 80028ca:	609a      	str	r2, [r3, #8]
 80028cc:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a15      	ldr	r2, [pc, #84]	; (8002928 <HAL_I2C_MspInit+0x70>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d123      	bne.n	8002920 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028d8:	4b14      	ldr	r3, [pc, #80]	; (800292c <HAL_I2C_MspInit+0x74>)
 80028da:	699b      	ldr	r3, [r3, #24]
 80028dc:	4a13      	ldr	r2, [pc, #76]	; (800292c <HAL_I2C_MspInit+0x74>)
 80028de:	f043 0308 	orr.w	r3, r3, #8
 80028e2:	6193      	str	r3, [r2, #24]
 80028e4:	4b11      	ldr	r3, [pc, #68]	; (800292c <HAL_I2C_MspInit+0x74>)
 80028e6:	699b      	ldr	r3, [r3, #24]
 80028e8:	f003 0308 	and.w	r3, r3, #8
 80028ec:	60fb      	str	r3, [r7, #12]
 80028ee:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80028f0:	23c0      	movs	r3, #192	; 0xc0
 80028f2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80028f4:	2312      	movs	r3, #18
 80028f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028f8:	2303      	movs	r3, #3
 80028fa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028fc:	f107 0310 	add.w	r3, r7, #16
 8002900:	4619      	mov	r1, r3
 8002902:	480b      	ldr	r0, [pc, #44]	; (8002930 <HAL_I2C_MspInit+0x78>)
 8002904:	f001 fc88 	bl	8004218 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002908:	4b08      	ldr	r3, [pc, #32]	; (800292c <HAL_I2C_MspInit+0x74>)
 800290a:	69db      	ldr	r3, [r3, #28]
 800290c:	4a07      	ldr	r2, [pc, #28]	; (800292c <HAL_I2C_MspInit+0x74>)
 800290e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002912:	61d3      	str	r3, [r2, #28]
 8002914:	4b05      	ldr	r3, [pc, #20]	; (800292c <HAL_I2C_MspInit+0x74>)
 8002916:	69db      	ldr	r3, [r3, #28]
 8002918:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800291c:	60bb      	str	r3, [r7, #8]
 800291e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002920:	bf00      	nop
 8002922:	3720      	adds	r7, #32
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}
 8002928:	40005400 	.word	0x40005400
 800292c:	40021000 	.word	0x40021000
 8002930:	40010c00 	.word	0x40010c00

08002934 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b084      	sub	sp, #16
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a0b      	ldr	r2, [pc, #44]	; (8002970 <HAL_RTC_MspInit+0x3c>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d110      	bne.n	8002968 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8002946:	f002 fa65 	bl	8004e14 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 800294a:	4b0a      	ldr	r3, [pc, #40]	; (8002974 <HAL_RTC_MspInit+0x40>)
 800294c:	69db      	ldr	r3, [r3, #28]
 800294e:	4a09      	ldr	r2, [pc, #36]	; (8002974 <HAL_RTC_MspInit+0x40>)
 8002950:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002954:	61d3      	str	r3, [r2, #28]
 8002956:	4b07      	ldr	r3, [pc, #28]	; (8002974 <HAL_RTC_MspInit+0x40>)
 8002958:	69db      	ldr	r3, [r3, #28]
 800295a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800295e:	60fb      	str	r3, [r7, #12]
 8002960:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002962:	4b05      	ldr	r3, [pc, #20]	; (8002978 <HAL_RTC_MspInit+0x44>)
 8002964:	2201      	movs	r2, #1
 8002966:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002968:	bf00      	nop
 800296a:	3710      	adds	r7, #16
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}
 8002970:	40002800 	.word	0x40002800
 8002974:	40021000 	.word	0x40021000
 8002978:	4242043c 	.word	0x4242043c

0800297c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b088      	sub	sp, #32
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002984:	f107 0310 	add.w	r3, r7, #16
 8002988:	2200      	movs	r2, #0
 800298a:	601a      	str	r2, [r3, #0]
 800298c:	605a      	str	r2, [r3, #4]
 800298e:	609a      	str	r2, [r3, #8]
 8002990:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a1b      	ldr	r2, [pc, #108]	; (8002a04 <HAL_SPI_MspInit+0x88>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d12f      	bne.n	80029fc <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800299c:	4b1a      	ldr	r3, [pc, #104]	; (8002a08 <HAL_SPI_MspInit+0x8c>)
 800299e:	699b      	ldr	r3, [r3, #24]
 80029a0:	4a19      	ldr	r2, [pc, #100]	; (8002a08 <HAL_SPI_MspInit+0x8c>)
 80029a2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80029a6:	6193      	str	r3, [r2, #24]
 80029a8:	4b17      	ldr	r3, [pc, #92]	; (8002a08 <HAL_SPI_MspInit+0x8c>)
 80029aa:	699b      	ldr	r3, [r3, #24]
 80029ac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029b0:	60fb      	str	r3, [r7, #12]
 80029b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029b4:	4b14      	ldr	r3, [pc, #80]	; (8002a08 <HAL_SPI_MspInit+0x8c>)
 80029b6:	699b      	ldr	r3, [r3, #24]
 80029b8:	4a13      	ldr	r2, [pc, #76]	; (8002a08 <HAL_SPI_MspInit+0x8c>)
 80029ba:	f043 0304 	orr.w	r3, r3, #4
 80029be:	6193      	str	r3, [r2, #24]
 80029c0:	4b11      	ldr	r3, [pc, #68]	; (8002a08 <HAL_SPI_MspInit+0x8c>)
 80029c2:	699b      	ldr	r3, [r3, #24]
 80029c4:	f003 0304 	and.w	r3, r3, #4
 80029c8:	60bb      	str	r3, [r7, #8]
 80029ca:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80029cc:	23a0      	movs	r3, #160	; 0xa0
 80029ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029d0:	2302      	movs	r3, #2
 80029d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80029d4:	2303      	movs	r3, #3
 80029d6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029d8:	f107 0310 	add.w	r3, r7, #16
 80029dc:	4619      	mov	r1, r3
 80029de:	480b      	ldr	r0, [pc, #44]	; (8002a0c <HAL_SPI_MspInit+0x90>)
 80029e0:	f001 fc1a 	bl	8004218 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80029e4:	2340      	movs	r3, #64	; 0x40
 80029e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029e8:	2300      	movs	r3, #0
 80029ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ec:	2300      	movs	r3, #0
 80029ee:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029f0:	f107 0310 	add.w	r3, r7, #16
 80029f4:	4619      	mov	r1, r3
 80029f6:	4805      	ldr	r0, [pc, #20]	; (8002a0c <HAL_SPI_MspInit+0x90>)
 80029f8:	f001 fc0e 	bl	8004218 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80029fc:	bf00      	nop
 80029fe:	3720      	adds	r7, #32
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	40013000 	.word	0x40013000
 8002a08:	40021000 	.word	0x40021000
 8002a0c:	40010800 	.word	0x40010800

08002a10 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b085      	sub	sp, #20
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a12      	ldr	r2, [pc, #72]	; (8002a68 <HAL_TIM_Base_MspInit+0x58>)
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d10c      	bne.n	8002a3c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002a22:	4b12      	ldr	r3, [pc, #72]	; (8002a6c <HAL_TIM_Base_MspInit+0x5c>)
 8002a24:	699b      	ldr	r3, [r3, #24]
 8002a26:	4a11      	ldr	r2, [pc, #68]	; (8002a6c <HAL_TIM_Base_MspInit+0x5c>)
 8002a28:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002a2c:	6193      	str	r3, [r2, #24]
 8002a2e:	4b0f      	ldr	r3, [pc, #60]	; (8002a6c <HAL_TIM_Base_MspInit+0x5c>)
 8002a30:	699b      	ldr	r3, [r3, #24]
 8002a32:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002a36:	60fb      	str	r3, [r7, #12]
 8002a38:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002a3a:	e010      	b.n	8002a5e <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM3)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a0b      	ldr	r2, [pc, #44]	; (8002a70 <HAL_TIM_Base_MspInit+0x60>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d10b      	bne.n	8002a5e <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002a46:	4b09      	ldr	r3, [pc, #36]	; (8002a6c <HAL_TIM_Base_MspInit+0x5c>)
 8002a48:	69db      	ldr	r3, [r3, #28]
 8002a4a:	4a08      	ldr	r2, [pc, #32]	; (8002a6c <HAL_TIM_Base_MspInit+0x5c>)
 8002a4c:	f043 0302 	orr.w	r3, r3, #2
 8002a50:	61d3      	str	r3, [r2, #28]
 8002a52:	4b06      	ldr	r3, [pc, #24]	; (8002a6c <HAL_TIM_Base_MspInit+0x5c>)
 8002a54:	69db      	ldr	r3, [r3, #28]
 8002a56:	f003 0302 	and.w	r3, r3, #2
 8002a5a:	60bb      	str	r3, [r7, #8]
 8002a5c:	68bb      	ldr	r3, [r7, #8]
}
 8002a5e:	bf00      	nop
 8002a60:	3714      	adds	r7, #20
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bc80      	pop	{r7}
 8002a66:	4770      	bx	lr
 8002a68:	40012c00 	.word	0x40012c00
 8002a6c:	40021000 	.word	0x40021000
 8002a70:	40000400 	.word	0x40000400

08002a74 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b088      	sub	sp, #32
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a7c:	f107 0310 	add.w	r3, r7, #16
 8002a80:	2200      	movs	r2, #0
 8002a82:	601a      	str	r2, [r3, #0]
 8002a84:	605a      	str	r2, [r3, #4]
 8002a86:	609a      	str	r2, [r3, #8]
 8002a88:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a1a      	ldr	r2, [pc, #104]	; (8002af8 <HAL_UART_MspInit+0x84>)
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d12c      	bne.n	8002aee <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002a94:	4b19      	ldr	r3, [pc, #100]	; (8002afc <HAL_UART_MspInit+0x88>)
 8002a96:	699b      	ldr	r3, [r3, #24]
 8002a98:	4a18      	ldr	r2, [pc, #96]	; (8002afc <HAL_UART_MspInit+0x88>)
 8002a9a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a9e:	6193      	str	r3, [r2, #24]
 8002aa0:	4b16      	ldr	r3, [pc, #88]	; (8002afc <HAL_UART_MspInit+0x88>)
 8002aa2:	699b      	ldr	r3, [r3, #24]
 8002aa4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002aa8:	60fb      	str	r3, [r7, #12]
 8002aaa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aac:	4b13      	ldr	r3, [pc, #76]	; (8002afc <HAL_UART_MspInit+0x88>)
 8002aae:	699b      	ldr	r3, [r3, #24]
 8002ab0:	4a12      	ldr	r2, [pc, #72]	; (8002afc <HAL_UART_MspInit+0x88>)
 8002ab2:	f043 0304 	orr.w	r3, r3, #4
 8002ab6:	6193      	str	r3, [r2, #24]
 8002ab8:	4b10      	ldr	r3, [pc, #64]	; (8002afc <HAL_UART_MspInit+0x88>)
 8002aba:	699b      	ldr	r3, [r3, #24]
 8002abc:	f003 0304 	and.w	r3, r3, #4
 8002ac0:	60bb      	str	r3, [r7, #8]
 8002ac2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002ac4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002ac8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002aca:	2312      	movs	r3, #18
 8002acc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ace:	2303      	movs	r3, #3
 8002ad0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ad2:	f107 0310 	add.w	r3, r7, #16
 8002ad6:	4619      	mov	r1, r3
 8002ad8:	4809      	ldr	r0, [pc, #36]	; (8002b00 <HAL_UART_MspInit+0x8c>)
 8002ada:	f001 fb9d 	bl	8004218 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002ade:	2200      	movs	r2, #0
 8002ae0:	2105      	movs	r1, #5
 8002ae2:	2025      	movs	r0, #37	; 0x25
 8002ae4:	f001 fab9 	bl	800405a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002ae8:	2025      	movs	r0, #37	; 0x25
 8002aea:	f001 fad2 	bl	8004092 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002aee:	bf00      	nop
 8002af0:	3720      	adds	r7, #32
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop
 8002af8:	40013800 	.word	0x40013800
 8002afc:	40021000 	.word	0x40021000
 8002b00:	40010800 	.word	0x40010800

08002b04 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b08e      	sub	sp, #56	; 0x38
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002b10:	2300      	movs	r3, #0
 8002b12:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8002b14:	2300      	movs	r3, #0
 8002b16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8002b1a:	4b34      	ldr	r3, [pc, #208]	; (8002bec <HAL_InitTick+0xe8>)
 8002b1c:	69db      	ldr	r3, [r3, #28]
 8002b1e:	4a33      	ldr	r2, [pc, #204]	; (8002bec <HAL_InitTick+0xe8>)
 8002b20:	f043 0304 	orr.w	r3, r3, #4
 8002b24:	61d3      	str	r3, [r2, #28]
 8002b26:	4b31      	ldr	r3, [pc, #196]	; (8002bec <HAL_InitTick+0xe8>)
 8002b28:	69db      	ldr	r3, [r3, #28]
 8002b2a:	f003 0304 	and.w	r3, r3, #4
 8002b2e:	60fb      	str	r3, [r7, #12]
 8002b30:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002b32:	f107 0210 	add.w	r2, r7, #16
 8002b36:	f107 0314 	add.w	r3, r7, #20
 8002b3a:	4611      	mov	r1, r2
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f002 fd71 	bl	8005624 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002b42:	6a3b      	ldr	r3, [r7, #32]
 8002b44:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002b46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d103      	bne.n	8002b54 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002b4c:	f002 fd42 	bl	80055d4 <HAL_RCC_GetPCLK1Freq>
 8002b50:	6378      	str	r0, [r7, #52]	; 0x34
 8002b52:	e004      	b.n	8002b5e <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002b54:	f002 fd3e 	bl	80055d4 <HAL_RCC_GetPCLK1Freq>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	005b      	lsls	r3, r3, #1
 8002b5c:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002b5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b60:	4a23      	ldr	r2, [pc, #140]	; (8002bf0 <HAL_InitTick+0xec>)
 8002b62:	fba2 2303 	umull	r2, r3, r2, r3
 8002b66:	0c9b      	lsrs	r3, r3, #18
 8002b68:	3b01      	subs	r3, #1
 8002b6a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8002b6c:	4b21      	ldr	r3, [pc, #132]	; (8002bf4 <HAL_InitTick+0xf0>)
 8002b6e:	4a22      	ldr	r2, [pc, #136]	; (8002bf8 <HAL_InitTick+0xf4>)
 8002b70:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8002b72:	4b20      	ldr	r3, [pc, #128]	; (8002bf4 <HAL_InitTick+0xf0>)
 8002b74:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002b78:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8002b7a:	4a1e      	ldr	r2, [pc, #120]	; (8002bf4 <HAL_InitTick+0xf0>)
 8002b7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b7e:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8002b80:	4b1c      	ldr	r3, [pc, #112]	; (8002bf4 <HAL_InitTick+0xf0>)
 8002b82:	2200      	movs	r2, #0
 8002b84:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b86:	4b1b      	ldr	r3, [pc, #108]	; (8002bf4 <HAL_InitTick+0xf0>)
 8002b88:	2200      	movs	r2, #0
 8002b8a:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b8c:	4b19      	ldr	r3, [pc, #100]	; (8002bf4 <HAL_InitTick+0xf0>)
 8002b8e:	2200      	movs	r2, #0
 8002b90:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8002b92:	4818      	ldr	r0, [pc, #96]	; (8002bf4 <HAL_InitTick+0xf0>)
 8002b94:	f004 f87e 	bl	8006c94 <HAL_TIM_Base_Init>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8002b9e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d11b      	bne.n	8002bde <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8002ba6:	4813      	ldr	r0, [pc, #76]	; (8002bf4 <HAL_InitTick+0xf0>)
 8002ba8:	f004 f8c4 	bl	8006d34 <HAL_TIM_Base_Start_IT>
 8002bac:	4603      	mov	r3, r0
 8002bae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8002bb2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d111      	bne.n	8002bde <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002bba:	201e      	movs	r0, #30
 8002bbc:	f001 fa69 	bl	8004092 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2b0f      	cmp	r3, #15
 8002bc4:	d808      	bhi.n	8002bd8 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	6879      	ldr	r1, [r7, #4]
 8002bca:	201e      	movs	r0, #30
 8002bcc:	f001 fa45 	bl	800405a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002bd0:	4a0a      	ldr	r2, [pc, #40]	; (8002bfc <HAL_InitTick+0xf8>)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6013      	str	r3, [r2, #0]
 8002bd6:	e002      	b.n	8002bde <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002bde:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	3738      	adds	r7, #56	; 0x38
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	40021000 	.word	0x40021000
 8002bf0:	431bde83 	.word	0x431bde83
 8002bf4:	20000a20 	.word	0x20000a20
 8002bf8:	40000800 	.word	0x40000800
 8002bfc:	20000028 	.word	0x20000028

08002c00 <SDTimer_Handler>:
/* USER CODE BEGIN 0 */
volatile uint8_t FatFsCnt = 0;
volatile uint8_t Timer1, Timer2;

void SDTimer_Handler(void)
{
 8002c00:	b480      	push	{r7}
 8002c02:	af00      	add	r7, sp, #0
  if(Timer1 > 0)
 8002c04:	4b0d      	ldr	r3, [pc, #52]	; (8002c3c <SDTimer_Handler+0x3c>)
 8002c06:	781b      	ldrb	r3, [r3, #0]
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d006      	beq.n	8002c1c <SDTimer_Handler+0x1c>
    Timer1--;
 8002c0e:	4b0b      	ldr	r3, [pc, #44]	; (8002c3c <SDTimer_Handler+0x3c>)
 8002c10:	781b      	ldrb	r3, [r3, #0]
 8002c12:	b2db      	uxtb	r3, r3
 8002c14:	3b01      	subs	r3, #1
 8002c16:	b2da      	uxtb	r2, r3
 8002c18:	4b08      	ldr	r3, [pc, #32]	; (8002c3c <SDTimer_Handler+0x3c>)
 8002c1a:	701a      	strb	r2, [r3, #0]

  if(Timer2 > 0)
 8002c1c:	4b08      	ldr	r3, [pc, #32]	; (8002c40 <SDTimer_Handler+0x40>)
 8002c1e:	781b      	ldrb	r3, [r3, #0]
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d006      	beq.n	8002c34 <SDTimer_Handler+0x34>
    Timer2--;
 8002c26:	4b06      	ldr	r3, [pc, #24]	; (8002c40 <SDTimer_Handler+0x40>)
 8002c28:	781b      	ldrb	r3, [r3, #0]
 8002c2a:	b2db      	uxtb	r3, r3
 8002c2c:	3b01      	subs	r3, #1
 8002c2e:	b2da      	uxtb	r2, r3
 8002c30:	4b03      	ldr	r3, [pc, #12]	; (8002c40 <SDTimer_Handler+0x40>)
 8002c32:	701a      	strb	r2, [r3, #0]
}
 8002c34:	bf00      	nop
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bc80      	pop	{r7}
 8002c3a:	4770      	bx	lr
 8002c3c:	20000a69 	.word	0x20000a69
 8002c40:	20000a6a 	.word	0x20000a6a

08002c44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c44:	b480      	push	{r7}
 8002c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002c48:	e7fe      	b.n	8002c48 <NMI_Handler+0x4>

08002c4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c4a:	b480      	push	{r7}
 8002c4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c4e:	e7fe      	b.n	8002c4e <HardFault_Handler+0x4>

08002c50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c50:	b480      	push	{r7}
 8002c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c54:	e7fe      	b.n	8002c54 <MemManage_Handler+0x4>

08002c56 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c56:	b480      	push	{r7}
 8002c58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c5a:	e7fe      	b.n	8002c5a <BusFault_Handler+0x4>

08002c5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c60:	e7fe      	b.n	8002c60 <UsageFault_Handler+0x4>

08002c62 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c62:	b480      	push	{r7}
 8002c64:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c66:	bf00      	nop
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bc80      	pop	{r7}
 8002c6c:	4770      	bx	lr
	...

08002c70 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002c74:	480a      	ldr	r0, [pc, #40]	; (8002ca0 <TIM4_IRQHandler+0x30>)
 8002c76:	f004 f8af 	bl	8006dd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */
  FatFsCnt++;
 8002c7a:	4b0a      	ldr	r3, [pc, #40]	; (8002ca4 <TIM4_IRQHandler+0x34>)
 8002c7c:	781b      	ldrb	r3, [r3, #0]
 8002c7e:	b2db      	uxtb	r3, r3
 8002c80:	3301      	adds	r3, #1
 8002c82:	b2da      	uxtb	r2, r3
 8002c84:	4b07      	ldr	r3, [pc, #28]	; (8002ca4 <TIM4_IRQHandler+0x34>)
 8002c86:	701a      	strb	r2, [r3, #0]
  if(FatFsCnt >= 10)
 8002c88:	4b06      	ldr	r3, [pc, #24]	; (8002ca4 <TIM4_IRQHandler+0x34>)
 8002c8a:	781b      	ldrb	r3, [r3, #0]
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	2b09      	cmp	r3, #9
 8002c90:	d904      	bls.n	8002c9c <TIM4_IRQHandler+0x2c>
  {
    FatFsCnt = 0;
 8002c92:	4b04      	ldr	r3, [pc, #16]	; (8002ca4 <TIM4_IRQHandler+0x34>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	701a      	strb	r2, [r3, #0]
    SDTimer_Handler();
 8002c98:	f7ff ffb2 	bl	8002c00 <SDTimer_Handler>
  }
  /* USER CODE END TIM4_IRQn 1 */
}
 8002c9c:	bf00      	nop
 8002c9e:	bd80      	pop	{r7, pc}
 8002ca0:	20000a20 	.word	0x20000a20
 8002ca4:	20000a68 	.word	0x20000a68

08002ca8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  owReadHandler();
 8002cac:	f7fd feb8 	bl	8000a20 <owReadHandler>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002cb0:	4802      	ldr	r0, [pc, #8]	; (8002cbc <USART1_IRQHandler+0x14>)
 8002cb2:	f004 fc3f 	bl	8007534 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002cb6:	bf00      	nop
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	bf00      	nop
 8002cbc:	200009c4 	.word	0x200009c4

08002cc0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b086      	sub	sp, #24
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002cc8:	4a14      	ldr	r2, [pc, #80]	; (8002d1c <_sbrk+0x5c>)
 8002cca:	4b15      	ldr	r3, [pc, #84]	; (8002d20 <_sbrk+0x60>)
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002cd0:	697b      	ldr	r3, [r7, #20]
 8002cd2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002cd4:	4b13      	ldr	r3, [pc, #76]	; (8002d24 <_sbrk+0x64>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d102      	bne.n	8002ce2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002cdc:	4b11      	ldr	r3, [pc, #68]	; (8002d24 <_sbrk+0x64>)
 8002cde:	4a12      	ldr	r2, [pc, #72]	; (8002d28 <_sbrk+0x68>)
 8002ce0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ce2:	4b10      	ldr	r3, [pc, #64]	; (8002d24 <_sbrk+0x64>)
 8002ce4:	681a      	ldr	r2, [r3, #0]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	4413      	add	r3, r2
 8002cea:	693a      	ldr	r2, [r7, #16]
 8002cec:	429a      	cmp	r2, r3
 8002cee:	d207      	bcs.n	8002d00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002cf0:	f00a fd20 	bl	800d734 <__errno>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	220c      	movs	r2, #12
 8002cf8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002cfa:	f04f 33ff 	mov.w	r3, #4294967295
 8002cfe:	e009      	b.n	8002d14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d00:	4b08      	ldr	r3, [pc, #32]	; (8002d24 <_sbrk+0x64>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d06:	4b07      	ldr	r3, [pc, #28]	; (8002d24 <_sbrk+0x64>)
 8002d08:	681a      	ldr	r2, [r3, #0]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	4413      	add	r3, r2
 8002d0e:	4a05      	ldr	r2, [pc, #20]	; (8002d24 <_sbrk+0x64>)
 8002d10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d12:	68fb      	ldr	r3, [r7, #12]
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	3718      	adds	r7, #24
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	20005000 	.word	0x20005000
 8002d20:	00000400 	.word	0x00000400
 8002d24:	20000a6c 	.word	0x20000a6c
 8002d28:	20003048 	.word	0x20003048

08002d2c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d30:	bf00      	nop
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bc80      	pop	{r7}
 8002d36:	4770      	bx	lr

08002d38 <Tarea_Lectura>:
float temperatura;

//************************************************************************************************************

void Tarea_Lectura( void *p )
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b084      	sub	sp, #16
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
	TickType_t xLastWakeTime;

	while(1) {

		xLastWakeTime = xTaskGetTickCount();
 8002d40:	f009 fbd2 	bl	800c4e8 <xTaskGetTickCount>
 8002d44:	4603      	mov	r3, r0
 8002d46:	60fb      	str	r3, [r7, #12]

		get_Temperature();
 8002d48:	f7fe fa56 	bl	80011f8 <get_Temperature>

		temperatura = ( Temp[0] + Temp[1] ) / 2;
 8002d4c:	4b0c      	ldr	r3, [pc, #48]	; (8002d80 <Tarea_Lectura+0x48>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a0b      	ldr	r2, [pc, #44]	; (8002d80 <Tarea_Lectura+0x48>)
 8002d52:	6852      	ldr	r2, [r2, #4]
 8002d54:	4611      	mov	r1, r2
 8002d56:	4618      	mov	r0, r3
 8002d58:	f7fd fa12 	bl	8000180 <__addsf3>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002d62:	4618      	mov	r0, r3
 8002d64:	f7fd fbc8 	bl	80004f8 <__aeabi_fdiv>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	461a      	mov	r2, r3
 8002d6c:	4b05      	ldr	r3, [pc, #20]	; (8002d84 <Tarea_Lectura+0x4c>)
 8002d6e:	601a      	str	r2, [r3, #0]

		vTaskDelayUntil(&xLastWakeTime,ONE_SEC);
 8002d70:	f107 030c 	add.w	r3, r7, #12
 8002d74:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f009 f941 	bl	800c000 <vTaskDelayUntil>
		xLastWakeTime = xTaskGetTickCount();
 8002d7e:	e7df      	b.n	8002d40 <Tarea_Lectura+0x8>
 8002d80:	2000055c 	.word	0x2000055c
 8002d84:	20000a94 	.word	0x20000a94

08002d88 <Error_Sensores>:
}

//************************************************************************************************************

void Error_Sensores( void *p )
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b084      	sub	sp, #16
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
	float dif=0;
 8002d90:	f04f 0300 	mov.w	r3, #0
 8002d94:	60fb      	str	r3, [r7, #12]

	while(1) {

		dif = Temp[1] - Temp[0];
 8002d96:	4b21      	ldr	r3, [pc, #132]	; (8002e1c <Error_Sensores+0x94>)
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	4a20      	ldr	r2, [pc, #128]	; (8002e1c <Error_Sensores+0x94>)
 8002d9c:	6812      	ldr	r2, [r2, #0]
 8002d9e:	4611      	mov	r1, r2
 8002da0:	4618      	mov	r0, r3
 8002da2:	f7fd f9eb 	bl	800017c <__aeabi_fsub>
 8002da6:	4603      	mov	r3, r0
 8002da8:	60fb      	str	r3, [r7, #12]

		// Chequeamos que los sensores funcionen bien
		if((dif>MAX_DIF_P) || (dif<MAX_DIF_N))
 8002daa:	491d      	ldr	r1, [pc, #116]	; (8002e20 <Error_Sensores+0x98>)
 8002dac:	68f8      	ldr	r0, [r7, #12]
 8002dae:	f7fd fcab 	bl	8000708 <__aeabi_fcmpgt>
 8002db2:	4603      	mov	r3, r0
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d106      	bne.n	8002dc6 <Error_Sensores+0x3e>
 8002db8:	491a      	ldr	r1, [pc, #104]	; (8002e24 <Error_Sensores+0x9c>)
 8002dba:	68f8      	ldr	r0, [r7, #12]
 8002dbc:	f7fd fc86 	bl	80006cc <__aeabi_fcmplt>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d025      	beq.n	8002e12 <Error_Sensores+0x8a>
		{
			SetLED(OFF, VERDE);
 8002dc6:	2101      	movs	r1, #1
 8002dc8:	2000      	movs	r0, #0
 8002dca:	f000 ff0b 	bl	8003be4 <SetLED>
			SetLED(ON, ROJO);
 8002dce:	2103      	movs	r1, #3
 8002dd0:	2001      	movs	r0, #1
 8002dd2:	f000 ff07 	bl	8003be4 <SetLED>

		    // En base a si la dif es positiva o negativa sabemos cual sensor fallo
		    // Cuando el sensor no lee bien indica 85 grados, usamos eso para determinar cual fallo
		    if(dif>MAX_DIF_P)
 8002dd6:	4912      	ldr	r1, [pc, #72]	; (8002e20 <Error_Sensores+0x98>)
 8002dd8:	68f8      	ldr	r0, [r7, #12]
 8002dda:	f7fd fc95 	bl	8000708 <__aeabi_fcmpgt>
 8002dde:	4603      	mov	r3, r0
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d006      	beq.n	8002df2 <Error_Sensores+0x6a>
		    {
		    	componentes[2] = 0; // Fallo el sensor 2
 8002de4:	4b10      	ldr	r3, [pc, #64]	; (8002e28 <Error_Sensores+0xa0>)
 8002de6:	2200      	movs	r2, #0
 8002de8:	709a      	strb	r2, [r3, #2]
		    	estado_comp = ERROR_SENSOR_2;
 8002dea:	4b10      	ldr	r3, [pc, #64]	; (8002e2c <Error_Sensores+0xa4>)
 8002dec:	2205      	movs	r2, #5
 8002dee:	701a      	strb	r2, [r3, #0]
 8002df0:	e00c      	b.n	8002e0c <Error_Sensores+0x84>

		    	// CARGAR EN LA SD EL ERROR
		    	//escribir_SD();
		    }
		    else if(dif<MAX_DIF_N){
 8002df2:	490c      	ldr	r1, [pc, #48]	; (8002e24 <Error_Sensores+0x9c>)
 8002df4:	68f8      	ldr	r0, [r7, #12]
 8002df6:	f7fd fc69 	bl	80006cc <__aeabi_fcmplt>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d005      	beq.n	8002e0c <Error_Sensores+0x84>
		    	componentes[1] = 0; // Fallo el sensor 1
 8002e00:	4b09      	ldr	r3, [pc, #36]	; (8002e28 <Error_Sensores+0xa0>)
 8002e02:	2200      	movs	r2, #0
 8002e04:	705a      	strb	r2, [r3, #1]
		    	estado_comp = ERROR_SENSOR_1;
 8002e06:	4b09      	ldr	r3, [pc, #36]	; (8002e2c <Error_Sensores+0xa4>)
 8002e08:	2204      	movs	r2, #4
 8002e0a:	701a      	strb	r2, [r3, #0]

		    	// CARGAR EN LA SD EL ERROR
		    	//escribir_SD();
		    }

		    f_error = 1;
 8002e0c:	4b08      	ldr	r3, [pc, #32]	; (8002e30 <Error_Sensores+0xa8>)
 8002e0e:	2201      	movs	r2, #1
 8002e10:	701a      	strb	r2, [r3, #0]
		}

		vTaskDelay(ONE_SEC); // Tiene que ser 1s
 8002e12:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002e16:	f009 f971 	bl	800c0fc <vTaskDelay>
		dif = Temp[1] - Temp[0];
 8002e1a:	e7bc      	b.n	8002d96 <Error_Sensores+0xe>
 8002e1c:	2000055c 	.word	0x2000055c
 8002e20:	40a00000 	.word	0x40a00000
 8002e24:	c0a00000 	.word	0xc0a00000
 8002e28:	20000a9c 	.word	0x20000a9c
 8002e2c:	20000a90 	.word	0x20000a90
 8002e30:	20000a8f 	.word	0x20000a8f

08002e34 <Error_Anafe>:
}

//************************************************************************************************************

void Error_Anafe(void *p)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b086      	sub	sp, #24
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
	float dif_s0=0, dif_s1=0, auxTemp[2] = {0, 0};
 8002e3c:	f04f 0300 	mov.w	r3, #0
 8002e40:	617b      	str	r3, [r7, #20]
 8002e42:	f04f 0300 	mov.w	r3, #0
 8002e46:	613b      	str	r3, [r7, #16]
 8002e48:	f04f 0300 	mov.w	r3, #0
 8002e4c:	60bb      	str	r3, [r7, #8]
 8002e4e:	f04f 0300 	mov.w	r3, #0
 8002e52:	60fb      	str	r3, [r7, #12]

	while(1)
	{
		if(f_preparacion && (tiempoRestante<=7))
 8002e54:	4b22      	ldr	r3, [pc, #136]	; (8002ee0 <Error_Anafe+0xac>)
 8002e56:	781b      	ldrb	r3, [r3, #0]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d03c      	beq.n	8002ed6 <Error_Anafe+0xa2>
 8002e5c:	4b21      	ldr	r3, [pc, #132]	; (8002ee4 <Error_Anafe+0xb0>)
 8002e5e:	781b      	ldrb	r3, [r3, #0]
 8002e60:	2b07      	cmp	r3, #7
 8002e62:	d838      	bhi.n	8002ed6 <Error_Anafe+0xa2>
		{
			dif_s0 = Temp[0]-auxTemp[0];
 8002e64:	4b20      	ldr	r3, [pc, #128]	; (8002ee8 <Error_Anafe+0xb4>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	68ba      	ldr	r2, [r7, #8]
 8002e6a:	4611      	mov	r1, r2
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f7fd f985 	bl	800017c <__aeabi_fsub>
 8002e72:	4603      	mov	r3, r0
 8002e74:	617b      	str	r3, [r7, #20]
			dif_s1 = Temp[1]-auxTemp[1];
 8002e76:	4b1c      	ldr	r3, [pc, #112]	; (8002ee8 <Error_Anafe+0xb4>)
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	68fa      	ldr	r2, [r7, #12]
 8002e7c:	4611      	mov	r1, r2
 8002e7e:	4618      	mov	r0, r3
 8002e80:	f7fd f97c 	bl	800017c <__aeabi_fsub>
 8002e84:	4603      	mov	r3, r0
 8002e86:	613b      	str	r3, [r7, #16]

			auxTemp[0] = Temp[0];
 8002e88:	4b17      	ldr	r3, [pc, #92]	; (8002ee8 <Error_Anafe+0xb4>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	60bb      	str	r3, [r7, #8]
			auxTemp[1] = Temp[1];
 8002e8e:	4b16      	ldr	r3, [pc, #88]	; (8002ee8 <Error_Anafe+0xb4>)
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	60fb      	str	r3, [r7, #12]
			// Chequeamos que el anafe funcione bien
			if( (dif_s0<MIN_DIF_CALENTAMIENTO) || (dif_s1<MIN_DIF_CALENTAMIENTO) )
 8002e94:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002e98:	6978      	ldr	r0, [r7, #20]
 8002e9a:	f7fd fc17 	bl	80006cc <__aeabi_fcmplt>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d107      	bne.n	8002eb4 <Error_Anafe+0x80>
 8002ea4:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002ea8:	6938      	ldr	r0, [r7, #16]
 8002eaa:	f7fd fc0f 	bl	80006cc <__aeabi_fcmplt>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d010      	beq.n	8002ed6 <Error_Anafe+0xa2>
			{
				SetLED(OFF, VERDE);
 8002eb4:	2101      	movs	r1, #1
 8002eb6:	2000      	movs	r0, #0
 8002eb8:	f000 fe94 	bl	8003be4 <SetLED>
				SetLED(ON, ROJO);
 8002ebc:	2103      	movs	r1, #3
 8002ebe:	2001      	movs	r0, #1
 8002ec0:	f000 fe90 	bl	8003be4 <SetLED>

				componentes[0] = 0; // Fallo el anafe
 8002ec4:	4b09      	ldr	r3, [pc, #36]	; (8002eec <Error_Anafe+0xb8>)
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	701a      	strb	r2, [r3, #0]
				estado_comp = ERROR_ANAFE;
 8002eca:	4b09      	ldr	r3, [pc, #36]	; (8002ef0 <Error_Anafe+0xbc>)
 8002ecc:	2203      	movs	r2, #3
 8002ece:	701a      	strb	r2, [r3, #0]

				// CARGAR EN LA SD EL ERROR
				//escribir_SD();
				f_error = 1;
 8002ed0:	4b08      	ldr	r3, [pc, #32]	; (8002ef4 <Error_Anafe+0xc0>)
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	701a      	strb	r2, [r3, #0]
			}


		}
		vTaskDelay(15*ONE_SEC); // Que mida cada 5 secs
 8002ed6:	f643 2098 	movw	r0, #15000	; 0x3a98
 8002eda:	f009 f90f 	bl	800c0fc <vTaskDelay>
		if(f_preparacion && (tiempoRestante<=7))
 8002ede:	e7b9      	b.n	8002e54 <Error_Anafe+0x20>
 8002ee0:	20000a72 	.word	0x20000a72
 8002ee4:	2000001c 	.word	0x2000001c
 8002ee8:	2000055c 	.word	0x2000055c
 8002eec:	20000a9c 	.word	0x20000a9c
 8002ef0:	20000a90 	.word	0x20000a90
 8002ef4:	20000a8f 	.word	0x20000a8f

08002ef8 <Tarea_Timer>:
}

//************************************************************************************************************

void Tarea_Timer(void *p)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b084      	sub	sp, #16
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
	TickType_t xLastWakeTime3;

	xLastWakeTime3 = xTaskGetTickCount();
 8002f00:	f009 faf2 	bl	800c4e8 <xTaskGetTickCount>
 8002f04:	4603      	mov	r3, r0
 8002f06:	60fb      	str	r3, [r7, #12]

	while(1)
	{
		vTaskDelayUntil(&xLastWakeTime3,1000);
 8002f08:	f107 030c 	add.w	r3, r7, #12
 8002f0c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002f10:	4618      	mov	r0, r3
 8002f12:	f009 f875 	bl	800c000 <vTaskDelayUntil>

		HAL_RTC_GetTime(&hrtc, &horaActual, RTC_FORMAT_BIN);
 8002f16:	2200      	movs	r2, #0
 8002f18:	490e      	ldr	r1, [pc, #56]	; (8002f54 <Tarea_Timer+0x5c>)
 8002f1a:	480f      	ldr	r0, [pc, #60]	; (8002f58 <Tarea_Timer+0x60>)
 8002f1c:	f002 fe74 	bl	8005c08 <HAL_RTC_GetTime>

		if(faseFinal)
 8002f20:	4b0e      	ldr	r3, [pc, #56]	; (8002f5c <Tarea_Timer+0x64>)
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d0ef      	beq.n	8002f08 <Tarea_Timer+0x10>
		{
			if((horaActual.Seconds >= horaInicio.Seconds) && (horaActual.Minutes == horaInicio.Minutes+tiempoHervor))
 8002f28:	4b0a      	ldr	r3, [pc, #40]	; (8002f54 <Tarea_Timer+0x5c>)
 8002f2a:	789a      	ldrb	r2, [r3, #2]
 8002f2c:	4b0c      	ldr	r3, [pc, #48]	; (8002f60 <Tarea_Timer+0x68>)
 8002f2e:	789b      	ldrb	r3, [r3, #2]
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d3e9      	bcc.n	8002f08 <Tarea_Timer+0x10>
 8002f34:	4b07      	ldr	r3, [pc, #28]	; (8002f54 <Tarea_Timer+0x5c>)
 8002f36:	785b      	ldrb	r3, [r3, #1]
 8002f38:	461a      	mov	r2, r3
 8002f3a:	4b09      	ldr	r3, [pc, #36]	; (8002f60 <Tarea_Timer+0x68>)
 8002f3c:	785b      	ldrb	r3, [r3, #1]
 8002f3e:	4619      	mov	r1, r3
 8002f40:	4b08      	ldr	r3, [pc, #32]	; (8002f64 <Tarea_Timer+0x6c>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	440b      	add	r3, r1
 8002f46:	429a      	cmp	r2, r3
 8002f48:	d1de      	bne.n	8002f08 <Tarea_Timer+0x10>
			{
				// Termino
				timerRealTerminado = 1;
 8002f4a:	4b07      	ldr	r3, [pc, #28]	; (8002f68 <Tarea_Timer+0x70>)
 8002f4c:	2201      	movs	r2, #1
 8002f4e:	701a      	strb	r2, [r3, #0]
		vTaskDelayUntil(&xLastWakeTime3,1000);
 8002f50:	e7da      	b.n	8002f08 <Tarea_Timer+0x10>
 8002f52:	bf00      	nop
 8002f54:	20000a80 	.word	0x20000a80
 8002f58:	200008c8 	.word	0x200008c8
 8002f5c:	20000a71 	.word	0x20000a71
 8002f60:	20000a88 	.word	0x20000a88
 8002f64:	20000020 	.word	0x20000020
 8002f68:	20000a91 	.word	0x20000a91

08002f6c <Tarea_Timer2>:
}

//************************************************************************************************************

void Tarea_Timer2(void *p)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b084      	sub	sp, #16
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
	TickType_t xLastWakeTime2;

	xLastWakeTime2 = xTaskGetTickCount();
 8002f74:	f009 fab8 	bl	800c4e8 <xTaskGetTickCount>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	60fb      	str	r3, [r7, #12]

	while(1)
	{
		vTaskDelayUntil(&xLastWakeTime2,1000);
 8002f7c:	f107 030c 	add.w	r3, r7, #12
 8002f80:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002f84:	4618      	mov	r0, r3
 8002f86:	f009 f83b 	bl	800c000 <vTaskDelayUntil>

		HAL_RTC_GetTime(&hrtc, &horaActual, RTC_FORMAT_BIN);
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	491c      	ldr	r1, [pc, #112]	; (8003000 <Tarea_Timer2+0x94>)
 8002f8e:	481d      	ldr	r0, [pc, #116]	; (8003004 <Tarea_Timer2+0x98>)
 8002f90:	f002 fe3a 	bl	8005c08 <HAL_RTC_GetTime>

		if(f_preparacion)
 8002f94:	4b1c      	ldr	r3, [pc, #112]	; (8003008 <Tarea_Timer2+0x9c>)
 8002f96:	781b      	ldrb	r3, [r3, #0]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d0ef      	beq.n	8002f7c <Tarea_Timer2+0x10>
		{
			if((horaActual.Seconds >= horaFicticia.Seconds) && (horaActual.Minutes == horaFicticia.Minutes+1))
 8002f9c:	4b18      	ldr	r3, [pc, #96]	; (8003000 <Tarea_Timer2+0x94>)
 8002f9e:	789a      	ldrb	r2, [r3, #2]
 8002fa0:	4b1a      	ldr	r3, [pc, #104]	; (800300c <Tarea_Timer2+0xa0>)
 8002fa2:	789b      	ldrb	r3, [r3, #2]
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	d3e9      	bcc.n	8002f7c <Tarea_Timer2+0x10>
 8002fa8:	4b15      	ldr	r3, [pc, #84]	; (8003000 <Tarea_Timer2+0x94>)
 8002faa:	785b      	ldrb	r3, [r3, #1]
 8002fac:	461a      	mov	r2, r3
 8002fae:	4b17      	ldr	r3, [pc, #92]	; (800300c <Tarea_Timer2+0xa0>)
 8002fb0:	785b      	ldrb	r3, [r3, #1]
 8002fb2:	3301      	adds	r3, #1
 8002fb4:	429a      	cmp	r2, r3
 8002fb6:	d1e1      	bne.n	8002f7c <Tarea_Timer2+0x10>
			{
				HAL_RTC_GetTime(&hrtc, &horaFicticia, RTC_FORMAT_BIN);
 8002fb8:	2200      	movs	r2, #0
 8002fba:	4914      	ldr	r1, [pc, #80]	; (800300c <Tarea_Timer2+0xa0>)
 8002fbc:	4811      	ldr	r0, [pc, #68]	; (8003004 <Tarea_Timer2+0x98>)
 8002fbe:	f002 fe23 	bl	8005c08 <HAL_RTC_GetTime>

				tiempoRestante --;
 8002fc2:	4b13      	ldr	r3, [pc, #76]	; (8003010 <Tarea_Timer2+0xa4>)
 8002fc4:	781b      	ldrb	r3, [r3, #0]
 8002fc6:	3b01      	subs	r3, #1
 8002fc8:	b2da      	uxtb	r2, r3
 8002fca:	4b11      	ldr	r3, [pc, #68]	; (8003010 <Tarea_Timer2+0xa4>)
 8002fcc:	701a      	strb	r2, [r3, #0]

				if(tiempoRestante == 2) SetRelay(OFF);
 8002fce:	4b10      	ldr	r3, [pc, #64]	; (8003010 <Tarea_Timer2+0xa4>)
 8002fd0:	781b      	ldrb	r3, [r3, #0]
 8002fd2:	2b02      	cmp	r3, #2
 8002fd4:	d102      	bne.n	8002fdc <Tarea_Timer2+0x70>
 8002fd6:	2000      	movs	r0, #0
 8002fd8:	f000 fdc8 	bl	8003b6c <SetRelay>
				if(tiempoRestante == 0) tiempoRestante = 1;
 8002fdc:	4b0c      	ldr	r3, [pc, #48]	; (8003010 <Tarea_Timer2+0xa4>)
 8002fde:	781b      	ldrb	r3, [r3, #0]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d102      	bne.n	8002fea <Tarea_Timer2+0x7e>
 8002fe4:	4b0a      	ldr	r3, [pc, #40]	; (8003010 <Tarea_Timer2+0xa4>)
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	701a      	strb	r2, [r3, #0]
				sprintf(restanteStr, "%d", tiempoRestante);
 8002fea:	4b09      	ldr	r3, [pc, #36]	; (8003010 <Tarea_Timer2+0xa4>)
 8002fec:	781b      	ldrb	r3, [r3, #0]
 8002fee:	461a      	mov	r2, r3
 8002ff0:	4908      	ldr	r1, [pc, #32]	; (8003014 <Tarea_Timer2+0xa8>)
 8002ff2:	4809      	ldr	r0, [pc, #36]	; (8003018 <Tarea_Timer2+0xac>)
 8002ff4:	f00a fcee 	bl	800d9d4 <siprintf>
				print_Display(DIS_PREPARACION);
 8002ff8:	2003      	movs	r0, #3
 8002ffa:	f000 fa0b 	bl	8003414 <print_Display>
		vTaskDelayUntil(&xLastWakeTime2,1000);
 8002ffe:	e7bd      	b.n	8002f7c <Tarea_Timer2+0x10>
 8003000:	20000a80 	.word	0x20000a80
 8003004:	200008c8 	.word	0x200008c8
 8003008:	20000a72 	.word	0x20000a72
 800300c:	20000a8c 	.word	0x20000a8c
 8003010:	2000001c 	.word	0x2000001c
 8003014:	0800e5a4 	.word	0x0800e5a4
 8003018:	20000a7c 	.word	0x20000a7c

0800301c <Tarea_BOTON_ON>:
}

//************************************************************************************************************

void Tarea_BOTON_ON(void *p)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b082      	sub	sp, #8
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
	while(1)
	{
		if(bufferTeclado == BOTON_ON) {
 8003024:	4b05      	ldr	r3, [pc, #20]	; (800303c <Tarea_BOTON_ON+0x20>)
 8003026:	781b      	ldrb	r3, [r3, #0]
 8003028:	2b04      	cmp	r3, #4
 800302a:	d103      	bne.n	8003034 <Tarea_BOTON_ON+0x18>
			HD44780_Clear();
 800302c:	f7fe feda 	bl	8001de4 <HD44780_Clear>
			HAL_NVIC_SystemReset();
 8003030:	f001 f83d 	bl	80040ae <HAL_NVIC_SystemReset>
		}

		vTaskDelay(100);
 8003034:	2064      	movs	r0, #100	; 0x64
 8003036:	f009 f861 	bl	800c0fc <vTaskDelay>
		if(bufferTeclado == BOTON_ON) {
 800303a:	e7f3      	b.n	8003024 <Tarea_BOTON_ON+0x8>
 800303c:	20000a92 	.word	0x20000a92

08003040 <MdE_Principal>:
}

//************************************************************************************************************

void MdE_Principal(void *p)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b082      	sub	sp, #8
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
	static uint8_t estado_MdE = PRENDIENDO;

	while(1)
	{
		HAL_RTC_GetTime(&hrtc, &horaActual, RTC_FORMAT_BIN);
 8003048:	2200      	movs	r2, #0
 800304a:	49aa      	ldr	r1, [pc, #680]	; (80032f4 <MdE_Principal+0x2b4>)
 800304c:	48aa      	ldr	r0, [pc, #680]	; (80032f8 <MdE_Principal+0x2b8>)
 800304e:	f002 fddb 	bl	8005c08 <HAL_RTC_GetTime>

		switch(estado_MdE)
 8003052:	4baa      	ldr	r3, [pc, #680]	; (80032fc <MdE_Principal+0x2bc>)
 8003054:	781b      	ldrb	r3, [r3, #0]
 8003056:	2b06      	cmp	r3, #6
 8003058:	f200 81b6 	bhi.w	80033c8 <MdE_Principal+0x388>
 800305c:	a201      	add	r2, pc, #4	; (adr r2, 8003064 <MdE_Principal+0x24>)
 800305e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003062:	bf00      	nop
 8003064:	08003081 	.word	0x08003081
 8003068:	080030e3 	.word	0x080030e3
 800306c:	0800312f 	.word	0x0800312f
 8003070:	080031e5 	.word	0x080031e5
 8003074:	0800331d 	.word	0x0800331d
 8003078:	080033ab 	.word	0x080033ab
 800307c:	080033d1 	.word	0x080033d1
		{
			case PRENDIENDO:

				if(estado_comp == TODO_OK)
 8003080:	4b9f      	ldr	r3, [pc, #636]	; (8003300 <MdE_Principal+0x2c0>)
 8003082:	781b      	ldrb	r3, [r3, #0]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d114      	bne.n	80030b2 <MdE_Principal+0x72>
				{
					if(cafe_programado)
 8003088:	4b9e      	ldr	r3, [pc, #632]	; (8003304 <MdE_Principal+0x2c4>)
 800308a:	781b      	ldrb	r3, [r3, #0]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d006      	beq.n	800309e <MdE_Principal+0x5e>
					{
						estado_MdE = PROGRAMADO;
 8003090:	4b9a      	ldr	r3, [pc, #616]	; (80032fc <MdE_Principal+0x2bc>)
 8003092:	2201      	movs	r2, #1
 8003094:	701a      	strb	r2, [r3, #0]
						print_Display(DIS_PROGRAMADO);
 8003096:	2000      	movs	r0, #0
 8003098:	f000 f9bc 	bl	8003414 <print_Display>
				else if(estado_comp >1) // Identificar error
				{
					estado_MdE = E_ERROR;
					print_Display(estado_comp + 4); // La organizacion de la enumeracion
				}
				break;
 800309c:	e19a      	b.n	80033d4 <MdE_Principal+0x394>
						estado_MdE = MENU_PPAL;
 800309e:	4b97      	ldr	r3, [pc, #604]	; (80032fc <MdE_Principal+0x2bc>)
 80030a0:	2202      	movs	r2, #2
 80030a2:	701a      	strb	r2, [r3, #0]
						print_Display(DIS_MENU_PPAL);
 80030a4:	2001      	movs	r0, #1
 80030a6:	f000 f9b5 	bl	8003414 <print_Display>
						cursor = 0;
 80030aa:	4b97      	ldr	r3, [pc, #604]	; (8003308 <MdE_Principal+0x2c8>)
 80030ac:	2200      	movs	r2, #0
 80030ae:	701a      	strb	r2, [r3, #0]
				break;
 80030b0:	e190      	b.n	80033d4 <MdE_Principal+0x394>
				else if(estado_comp == FALTA_SD)
 80030b2:	4b93      	ldr	r3, [pc, #588]	; (8003300 <MdE_Principal+0x2c0>)
 80030b4:	781b      	ldrb	r3, [r3, #0]
 80030b6:	2b01      	cmp	r3, #1
 80030b8:	d103      	bne.n	80030c2 <MdE_Principal+0x82>
					print_Display(DIS_FALTA_SD);
 80030ba:	2005      	movs	r0, #5
 80030bc:	f000 f9aa 	bl	8003414 <print_Display>
				break;
 80030c0:	e188      	b.n	80033d4 <MdE_Principal+0x394>
				else if(estado_comp >1) // Identificar error
 80030c2:	4b8f      	ldr	r3, [pc, #572]	; (8003300 <MdE_Principal+0x2c0>)
 80030c4:	781b      	ldrb	r3, [r3, #0]
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	f240 8184 	bls.w	80033d4 <MdE_Principal+0x394>
					estado_MdE = E_ERROR;
 80030cc:	4b8b      	ldr	r3, [pc, #556]	; (80032fc <MdE_Principal+0x2bc>)
 80030ce:	2206      	movs	r2, #6
 80030d0:	701a      	strb	r2, [r3, #0]
					print_Display(estado_comp + 4); // La organizacion de la enumeracion
 80030d2:	4b8b      	ldr	r3, [pc, #556]	; (8003300 <MdE_Principal+0x2c0>)
 80030d4:	781b      	ldrb	r3, [r3, #0]
 80030d6:	3304      	adds	r3, #4
 80030d8:	b2db      	uxtb	r3, r3
 80030da:	4618      	mov	r0, r3
 80030dc:	f000 f99a 	bl	8003414 <print_Display>
				break;
 80030e0:	e178      	b.n	80033d4 <MdE_Principal+0x394>

			case PROGRAMADO: // Esperando a que sea la hora. Si se presiona el boton se cancela y se vuelve al menu ppal.

				if( getKey() == BOTON_OK )
 80030e2:	f000 fc99 	bl	8003a18 <getKey>
 80030e6:	4603      	mov	r3, r0
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d109      	bne.n	8003100 <MdE_Principal+0xc0>
				{
					// Escribir en SD que no hay ninguno programado
					estado_MdE = MENU_PPAL;
 80030ec:	4b83      	ldr	r3, [pc, #524]	; (80032fc <MdE_Principal+0x2bc>)
 80030ee:	2202      	movs	r2, #2
 80030f0:	701a      	strb	r2, [r3, #0]
					print_Display(DIS_MENU_PPAL);
 80030f2:	2001      	movs	r0, #1
 80030f4:	f000 f98e 	bl	8003414 <print_Display>
					cursor = 0;
 80030f8:	4b83      	ldr	r3, [pc, #524]	; (8003308 <MdE_Principal+0x2c8>)
 80030fa:	2200      	movs	r2, #0
 80030fc:	701a      	strb	r2, [r3, #0]
					IniciarPreparacion();

					estado_MdE = PREPARACION;
					print_Display(DIS_PREPARACION);
				}
				break;
 80030fe:	e16b      	b.n	80033d8 <MdE_Principal+0x398>
				else if( (horaActual.Hours == horaProgramada.Hours) && (horaActual.Minutes == horaProgramada.Minutes) )
 8003100:	4b7c      	ldr	r3, [pc, #496]	; (80032f4 <MdE_Principal+0x2b4>)
 8003102:	781a      	ldrb	r2, [r3, #0]
 8003104:	4b81      	ldr	r3, [pc, #516]	; (800330c <MdE_Principal+0x2cc>)
 8003106:	781b      	ldrb	r3, [r3, #0]
 8003108:	429a      	cmp	r2, r3
 800310a:	f040 8165 	bne.w	80033d8 <MdE_Principal+0x398>
 800310e:	4b79      	ldr	r3, [pc, #484]	; (80032f4 <MdE_Principal+0x2b4>)
 8003110:	785a      	ldrb	r2, [r3, #1]
 8003112:	4b7e      	ldr	r3, [pc, #504]	; (800330c <MdE_Principal+0x2cc>)
 8003114:	785b      	ldrb	r3, [r3, #1]
 8003116:	429a      	cmp	r2, r3
 8003118:	f040 815e 	bne.w	80033d8 <MdE_Principal+0x398>
					IniciarPreparacion();
 800311c:	f000 fd94 	bl	8003c48 <IniciarPreparacion>
					estado_MdE = PREPARACION;
 8003120:	4b76      	ldr	r3, [pc, #472]	; (80032fc <MdE_Principal+0x2bc>)
 8003122:	2204      	movs	r2, #4
 8003124:	701a      	strb	r2, [r3, #0]
					print_Display(DIS_PREPARACION);
 8003126:	2003      	movs	r0, #3
 8003128:	f000 f974 	bl	8003414 <print_Display>
				break;
 800312c:	e154      	b.n	80033d8 <MdE_Principal+0x398>

			case MENU_PPAL:
				switch(getKey())
 800312e:	f000 fc73 	bl	8003a18 <getKey>
 8003132:	4603      	mov	r3, r0
 8003134:	2b01      	cmp	r3, #1
 8003136:	d01a      	beq.n	800316e <MdE_Principal+0x12e>
 8003138:	2b02      	cmp	r3, #2
 800313a:	f040 814f 	bne.w	80033dc <MdE_Principal+0x39c>
				{
					case BOTON_SEL:
						if(cursor == 0) // Preparar ahora
 800313e:	4b72      	ldr	r3, [pc, #456]	; (8003308 <MdE_Principal+0x2c8>)
 8003140:	781b      	ldrb	r3, [r3, #0]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d107      	bne.n	8003156 <MdE_Principal+0x116>
						{
							cursor = 1;
 8003146:	4b70      	ldr	r3, [pc, #448]	; (8003308 <MdE_Principal+0x2c8>)
 8003148:	2201      	movs	r2, #1
 800314a:	701a      	strb	r2, [r3, #0]
							HD44780_SetCursor(0, 1);
 800314c:	2101      	movs	r1, #1
 800314e:	2000      	movs	r0, #0
 8003150:	f7fe fe5e 	bl	8001e10 <HD44780_SetCursor>
						else if (cursor == 1)	// Programar Cafe
						{
							cursor = 0;
							HD44780_SetCursor(0, 0);
						}
						break;
 8003154:	e042      	b.n	80031dc <MdE_Principal+0x19c>
						else if (cursor == 1)	// Programar Cafe
 8003156:	4b6c      	ldr	r3, [pc, #432]	; (8003308 <MdE_Principal+0x2c8>)
 8003158:	781b      	ldrb	r3, [r3, #0]
 800315a:	2b01      	cmp	r3, #1
 800315c:	d13e      	bne.n	80031dc <MdE_Principal+0x19c>
							cursor = 0;
 800315e:	4b6a      	ldr	r3, [pc, #424]	; (8003308 <MdE_Principal+0x2c8>)
 8003160:	2200      	movs	r2, #0
 8003162:	701a      	strb	r2, [r3, #0]
							HD44780_SetCursor(0, 0);
 8003164:	2100      	movs	r1, #0
 8003166:	2000      	movs	r0, #0
 8003168:	f7fe fe52 	bl	8001e10 <HD44780_SetCursor>
						break;
 800316c:	e036      	b.n	80031dc <MdE_Principal+0x19c>

					case BOTON_OK:
						if(cursor == 0) // Preparar ahora
 800316e:	4b66      	ldr	r3, [pc, #408]	; (8003308 <MdE_Principal+0x2c8>)
 8003170:	781b      	ldrb	r3, [r3, #0]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d107      	bne.n	8003186 <MdE_Principal+0x146>
						{
							IniciarPreparacion();
 8003176:	f000 fd67 	bl	8003c48 <IniciarPreparacion>

							estado_MdE = PREPARACION;
 800317a:	4b60      	ldr	r3, [pc, #384]	; (80032fc <MdE_Principal+0x2bc>)
 800317c:	2204      	movs	r2, #4
 800317e:	701a      	strb	r2, [r3, #0]
							print_Display(DIS_PREPARACION);
 8003180:	2003      	movs	r0, #3
 8003182:	f000 f947 	bl	8003414 <print_Display>
						}
						if(cursor == 1) // Programar cafe
 8003186:	4b60      	ldr	r3, [pc, #384]	; (8003308 <MdE_Principal+0x2c8>)
 8003188:	781b      	ldrb	r3, [r3, #0]
 800318a:	2b01      	cmp	r3, #1
 800318c:	d128      	bne.n	80031e0 <MdE_Principal+0x1a0>
						{
							cursor = 0;
 800318e:	4b5e      	ldr	r3, [pc, #376]	; (8003308 <MdE_Principal+0x2c8>)
 8003190:	2200      	movs	r2, #0
 8003192:	701a      	strb	r2, [r3, #0]

							HAL_RTC_GetTime(&hrtc, &horaActual, RTC_FORMAT_BIN);
 8003194:	2200      	movs	r2, #0
 8003196:	4957      	ldr	r1, [pc, #348]	; (80032f4 <MdE_Principal+0x2b4>)
 8003198:	4857      	ldr	r0, [pc, #348]	; (80032f8 <MdE_Principal+0x2b8>)
 800319a:	f002 fd35 	bl	8005c08 <HAL_RTC_GetTime>
							horaProgramada.Hours = horaActual.Hours;
 800319e:	4b55      	ldr	r3, [pc, #340]	; (80032f4 <MdE_Principal+0x2b4>)
 80031a0:	781a      	ldrb	r2, [r3, #0]
 80031a2:	4b5a      	ldr	r3, [pc, #360]	; (800330c <MdE_Principal+0x2cc>)
 80031a4:	701a      	strb	r2, [r3, #0]
							horaProgramada.Minutes = 0;
 80031a6:	4b59      	ldr	r3, [pc, #356]	; (800330c <MdE_Principal+0x2cc>)
 80031a8:	2200      	movs	r2, #0
 80031aa:	705a      	strb	r2, [r3, #1]
							horaProgramada.Seconds = 0;
 80031ac:	4b57      	ldr	r3, [pc, #348]	; (800330c <MdE_Principal+0x2cc>)
 80031ae:	2200      	movs	r2, #0
 80031b0:	709a      	strb	r2, [r3, #2]
							sprintf(horaStr, "%d", horaProgramada.Hours);
 80031b2:	4b56      	ldr	r3, [pc, #344]	; (800330c <MdE_Principal+0x2cc>)
 80031b4:	781b      	ldrb	r3, [r3, #0]
 80031b6:	461a      	mov	r2, r3
 80031b8:	4955      	ldr	r1, [pc, #340]	; (8003310 <MdE_Principal+0x2d0>)
 80031ba:	4856      	ldr	r0, [pc, #344]	; (8003314 <MdE_Principal+0x2d4>)
 80031bc:	f00a fc0a 	bl	800d9d4 <siprintf>
							sprintf(minutoStr, "%d", horaProgramada.Minutes);
 80031c0:	4b52      	ldr	r3, [pc, #328]	; (800330c <MdE_Principal+0x2cc>)
 80031c2:	785b      	ldrb	r3, [r3, #1]
 80031c4:	461a      	mov	r2, r3
 80031c6:	4952      	ldr	r1, [pc, #328]	; (8003310 <MdE_Principal+0x2d0>)
 80031c8:	4853      	ldr	r0, [pc, #332]	; (8003318 <MdE_Principal+0x2d8>)
 80031ca:	f00a fc03 	bl	800d9d4 <siprintf>

							estado_MdE = PROGRAMAR_HORA;
 80031ce:	4b4b      	ldr	r3, [pc, #300]	; (80032fc <MdE_Principal+0x2bc>)
 80031d0:	2203      	movs	r2, #3
 80031d2:	701a      	strb	r2, [r3, #0]
							print_Display(DIS_PROGRAMAR_HORA);
 80031d4:	2002      	movs	r0, #2
 80031d6:	f000 f91d 	bl	8003414 <print_Display>
						}

						break;
 80031da:	e001      	b.n	80031e0 <MdE_Principal+0x1a0>
						break;
 80031dc:	bf00      	nop
 80031de:	e0fd      	b.n	80033dc <MdE_Principal+0x39c>
						break;
 80031e0:	bf00      	nop
				}
				break;
 80031e2:	e0fb      	b.n	80033dc <MdE_Principal+0x39c>

			case PROGRAMAR_HORA:
				switch(getKey())
 80031e4:	f000 fc18 	bl	8003a18 <getKey>
 80031e8:	4603      	mov	r3, r0
 80031ea:	2b03      	cmp	r3, #3
 80031ec:	d072      	beq.n	80032d4 <MdE_Principal+0x294>
 80031ee:	2b03      	cmp	r3, #3
 80031f0:	dc7a      	bgt.n	80032e8 <MdE_Principal+0x2a8>
 80031f2:	2b01      	cmp	r3, #1
 80031f4:	d025      	beq.n	8003242 <MdE_Principal+0x202>
 80031f6:	2b02      	cmp	r3, #2
 80031f8:	d176      	bne.n	80032e8 <MdE_Principal+0x2a8>
				{
					case BOTON_SEL:
						if(cursor == 0) // Hora
 80031fa:	4b43      	ldr	r3, [pc, #268]	; (8003308 <MdE_Principal+0x2c8>)
 80031fc:	781b      	ldrb	r3, [r3, #0]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d107      	bne.n	8003212 <MdE_Principal+0x1d2>
						{
							cursor = 1;
 8003202:	4b41      	ldr	r3, [pc, #260]	; (8003308 <MdE_Principal+0x2c8>)
 8003204:	2201      	movs	r2, #1
 8003206:	701a      	strb	r2, [r3, #0]
							HD44780_SetCursor(9, 1);
 8003208:	2101      	movs	r1, #1
 800320a:	2009      	movs	r0, #9
 800320c:	f7fe fe00 	bl	8001e10 <HD44780_SetCursor>
						else if (cursor == 2)		// OK
						{
							cursor = 0;
							HD44780_SetCursor(2, 1);
						}
						break;
 8003210:	e06c      	b.n	80032ec <MdE_Principal+0x2ac>
						else if (cursor == 1)	// Minuto
 8003212:	4b3d      	ldr	r3, [pc, #244]	; (8003308 <MdE_Principal+0x2c8>)
 8003214:	781b      	ldrb	r3, [r3, #0]
 8003216:	2b01      	cmp	r3, #1
 8003218:	d107      	bne.n	800322a <MdE_Principal+0x1ea>
							cursor = 2;
 800321a:	4b3b      	ldr	r3, [pc, #236]	; (8003308 <MdE_Principal+0x2c8>)
 800321c:	2202      	movs	r2, #2
 800321e:	701a      	strb	r2, [r3, #0]
							HD44780_SetCursor(13,1);
 8003220:	2101      	movs	r1, #1
 8003222:	200d      	movs	r0, #13
 8003224:	f7fe fdf4 	bl	8001e10 <HD44780_SetCursor>
						break;
 8003228:	e060      	b.n	80032ec <MdE_Principal+0x2ac>
						else if (cursor == 2)		// OK
 800322a:	4b37      	ldr	r3, [pc, #220]	; (8003308 <MdE_Principal+0x2c8>)
 800322c:	781b      	ldrb	r3, [r3, #0]
 800322e:	2b02      	cmp	r3, #2
 8003230:	d15c      	bne.n	80032ec <MdE_Principal+0x2ac>
							cursor = 0;
 8003232:	4b35      	ldr	r3, [pc, #212]	; (8003308 <MdE_Principal+0x2c8>)
 8003234:	2200      	movs	r2, #0
 8003236:	701a      	strb	r2, [r3, #0]
							HD44780_SetCursor(2, 1);
 8003238:	2101      	movs	r1, #1
 800323a:	2002      	movs	r0, #2
 800323c:	f7fe fde8 	bl	8001e10 <HD44780_SetCursor>
						break;
 8003240:	e054      	b.n	80032ec <MdE_Principal+0x2ac>

					case BOTON_OK:
						if(cursor == 0)
 8003242:	4b31      	ldr	r3, [pc, #196]	; (8003308 <MdE_Principal+0x2c8>)
 8003244:	781b      	ldrb	r3, [r3, #0]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d11a      	bne.n	8003280 <MdE_Principal+0x240>
						{
							// Aumento la hora
							horaProgramada.Hours += 1;
 800324a:	4b30      	ldr	r3, [pc, #192]	; (800330c <MdE_Principal+0x2cc>)
 800324c:	781b      	ldrb	r3, [r3, #0]
 800324e:	3301      	adds	r3, #1
 8003250:	b2da      	uxtb	r2, r3
 8003252:	4b2e      	ldr	r3, [pc, #184]	; (800330c <MdE_Principal+0x2cc>)
 8003254:	701a      	strb	r2, [r3, #0]
							if(horaProgramada.Hours >23) horaProgramada.Hours = 0;
 8003256:	4b2d      	ldr	r3, [pc, #180]	; (800330c <MdE_Principal+0x2cc>)
 8003258:	781b      	ldrb	r3, [r3, #0]
 800325a:	2b17      	cmp	r3, #23
 800325c:	d902      	bls.n	8003264 <MdE_Principal+0x224>
 800325e:	4b2b      	ldr	r3, [pc, #172]	; (800330c <MdE_Principal+0x2cc>)
 8003260:	2200      	movs	r2, #0
 8003262:	701a      	strb	r2, [r3, #0]
							sprintf(horaStr, "%d", horaProgramada.Hours);
 8003264:	4b29      	ldr	r3, [pc, #164]	; (800330c <MdE_Principal+0x2cc>)
 8003266:	781b      	ldrb	r3, [r3, #0]
 8003268:	461a      	mov	r2, r3
 800326a:	4929      	ldr	r1, [pc, #164]	; (8003310 <MdE_Principal+0x2d0>)
 800326c:	4829      	ldr	r0, [pc, #164]	; (8003314 <MdE_Principal+0x2d4>)
 800326e:	f00a fbb1 	bl	800d9d4 <siprintf>

							print_Display(DIS_PROGRAMAR_HORA);
 8003272:	2002      	movs	r0, #2
 8003274:	f000 f8ce 	bl	8003414 <print_Display>
							HD44780_SetCursor(2, 1);
 8003278:	2101      	movs	r1, #1
 800327a:	2002      	movs	r0, #2
 800327c:	f7fe fdc8 	bl	8001e10 <HD44780_SetCursor>
						}
						if(cursor == 1)
 8003280:	4b21      	ldr	r3, [pc, #132]	; (8003308 <MdE_Principal+0x2c8>)
 8003282:	781b      	ldrb	r3, [r3, #0]
 8003284:	2b01      	cmp	r3, #1
 8003286:	d11a      	bne.n	80032be <MdE_Principal+0x27e>
						{
							// Aumento los minutos
							horaProgramada.Minutes += 10;
 8003288:	4b20      	ldr	r3, [pc, #128]	; (800330c <MdE_Principal+0x2cc>)
 800328a:	785b      	ldrb	r3, [r3, #1]
 800328c:	330a      	adds	r3, #10
 800328e:	b2da      	uxtb	r2, r3
 8003290:	4b1e      	ldr	r3, [pc, #120]	; (800330c <MdE_Principal+0x2cc>)
 8003292:	705a      	strb	r2, [r3, #1]
							if(horaProgramada.Minutes >50) horaProgramada.Minutes = 0;
 8003294:	4b1d      	ldr	r3, [pc, #116]	; (800330c <MdE_Principal+0x2cc>)
 8003296:	785b      	ldrb	r3, [r3, #1]
 8003298:	2b32      	cmp	r3, #50	; 0x32
 800329a:	d902      	bls.n	80032a2 <MdE_Principal+0x262>
 800329c:	4b1b      	ldr	r3, [pc, #108]	; (800330c <MdE_Principal+0x2cc>)
 800329e:	2200      	movs	r2, #0
 80032a0:	705a      	strb	r2, [r3, #1]
							sprintf(minutoStr, "%d", horaProgramada.Minutes);
 80032a2:	4b1a      	ldr	r3, [pc, #104]	; (800330c <MdE_Principal+0x2cc>)
 80032a4:	785b      	ldrb	r3, [r3, #1]
 80032a6:	461a      	mov	r2, r3
 80032a8:	4919      	ldr	r1, [pc, #100]	; (8003310 <MdE_Principal+0x2d0>)
 80032aa:	481b      	ldr	r0, [pc, #108]	; (8003318 <MdE_Principal+0x2d8>)
 80032ac:	f00a fb92 	bl	800d9d4 <siprintf>

							print_Display(DIS_PROGRAMAR_HORA);
 80032b0:	2002      	movs	r0, #2
 80032b2:	f000 f8af 	bl	8003414 <print_Display>
							HD44780_SetCursor(9, 1);
 80032b6:	2101      	movs	r1, #1
 80032b8:	2009      	movs	r0, #9
 80032ba:	f7fe fda9 	bl	8001e10 <HD44780_SetCursor>
						}
						if(cursor == 2)
 80032be:	4b12      	ldr	r3, [pc, #72]	; (8003308 <MdE_Principal+0x2c8>)
 80032c0:	781b      	ldrb	r3, [r3, #0]
 80032c2:	2b02      	cmp	r3, #2
 80032c4:	d114      	bne.n	80032f0 <MdE_Principal+0x2b0>
						{
							estado_MdE = PROGRAMADO;
 80032c6:	4b0d      	ldr	r3, [pc, #52]	; (80032fc <MdE_Principal+0x2bc>)
 80032c8:	2201      	movs	r2, #1
 80032ca:	701a      	strb	r2, [r3, #0]
							print_Display(DIS_PROGRAMADO);
 80032cc:	2000      	movs	r0, #0
 80032ce:	f000 f8a1 	bl	8003414 <print_Display>
						}
						break;
 80032d2:	e00d      	b.n	80032f0 <MdE_Principal+0x2b0>

					case BOTON_CANCEL:
						estado_MdE = MENU_PPAL;
 80032d4:	4b09      	ldr	r3, [pc, #36]	; (80032fc <MdE_Principal+0x2bc>)
 80032d6:	2202      	movs	r2, #2
 80032d8:	701a      	strb	r2, [r3, #0]
						print_Display(DIS_MENU_PPAL);
 80032da:	2001      	movs	r0, #1
 80032dc:	f000 f89a 	bl	8003414 <print_Display>
						cursor = 0;
 80032e0:	4b09      	ldr	r3, [pc, #36]	; (8003308 <MdE_Principal+0x2c8>)
 80032e2:	2200      	movs	r2, #0
 80032e4:	701a      	strb	r2, [r3, #0]
						break;
 80032e6:	e004      	b.n	80032f2 <MdE_Principal+0x2b2>

					default:
						break;
 80032e8:	bf00      	nop
 80032ea:	e07c      	b.n	80033e6 <MdE_Principal+0x3a6>
						break;
 80032ec:	bf00      	nop
 80032ee:	e07a      	b.n	80033e6 <MdE_Principal+0x3a6>
						break;
 80032f0:	bf00      	nop
					}
				break;
 80032f2:	e078      	b.n	80033e6 <MdE_Principal+0x3a6>
 80032f4:	20000a80 	.word	0x20000a80
 80032f8:	200008c8 	.word	0x200008c8
 80032fc:	20000a98 	.word	0x20000a98
 8003300:	20000a90 	.word	0x20000a90
 8003304:	20000aa0 	.word	0x20000aa0
 8003308:	20000a70 	.word	0x20000a70
 800330c:	20000a84 	.word	0x20000a84
 8003310:	0800e5a4 	.word	0x0800e5a4
 8003314:	20000a74 	.word	0x20000a74
 8003318:	20000a78 	.word	0x20000a78

			case PREPARACION:

				if(f_error)
 800331c:	4b34      	ldr	r3, [pc, #208]	; (80033f0 <MdE_Principal+0x3b0>)
 800331e:	781b      	ldrb	r3, [r3, #0]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d00f      	beq.n	8003344 <MdE_Principal+0x304>
				{
					FinalizarPreparacion();
 8003324:	f000 fcec 	bl	8003d00 <FinalizarPreparacion>
					estado_MdE = E_ERROR;
 8003328:	4b32      	ldr	r3, [pc, #200]	; (80033f4 <MdE_Principal+0x3b4>)
 800332a:	2206      	movs	r2, #6
 800332c:	701a      	strb	r2, [r3, #0]
					print_Display(estado_comp + 4);
 800332e:	4b32      	ldr	r3, [pc, #200]	; (80033f8 <MdE_Principal+0x3b8>)
 8003330:	781b      	ldrb	r3, [r3, #0]
 8003332:	3304      	adds	r3, #4
 8003334:	b2db      	uxtb	r3, r3
 8003336:	4618      	mov	r0, r3
 8003338:	f000 f86c 	bl	8003414 <print_Display>
					escribirSD = 1;
 800333c:	4b2f      	ldr	r3, [pc, #188]	; (80033fc <MdE_Principal+0x3bc>)
 800333e:	2201      	movs	r2, #1
 8003340:	701a      	strb	r2, [r3, #0]

						estado_MdE = LISTO;
						print_Display(LISTO);
					}
				}
				break;
 8003342:	e04d      	b.n	80033e0 <MdE_Principal+0x3a0>
				else if(getKey() == BOTON_OK) // Cancelan el cafe
 8003344:	f000 fb68 	bl	8003a18 <getKey>
 8003348:	4603      	mov	r3, r0
 800334a:	2b01      	cmp	r3, #1
 800334c:	d10b      	bne.n	8003366 <MdE_Principal+0x326>
					FinalizarPreparacion();
 800334e:	f000 fcd7 	bl	8003d00 <FinalizarPreparacion>
					estado_MdE = MENU_PPAL;
 8003352:	4b28      	ldr	r3, [pc, #160]	; (80033f4 <MdE_Principal+0x3b4>)
 8003354:	2202      	movs	r2, #2
 8003356:	701a      	strb	r2, [r3, #0]
					print_Display(DIS_MENU_PPAL);
 8003358:	2001      	movs	r0, #1
 800335a:	f000 f85b 	bl	8003414 <print_Display>
					cursor = 0;
 800335e:	4b28      	ldr	r3, [pc, #160]	; (8003400 <MdE_Principal+0x3c0>)
 8003360:	2200      	movs	r2, #0
 8003362:	701a      	strb	r2, [r3, #0]
				break;
 8003364:	e03c      	b.n	80033e0 <MdE_Principal+0x3a0>
				else if( (temperatura >= 100) && (!faseFinal) )
 8003366:	4b27      	ldr	r3, [pc, #156]	; (8003404 <MdE_Principal+0x3c4>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4927      	ldr	r1, [pc, #156]	; (8003408 <MdE_Principal+0x3c8>)
 800336c:	4618      	mov	r0, r3
 800336e:	f7fd f9c1 	bl	80006f4 <__aeabi_fcmpge>
 8003372:	4603      	mov	r3, r0
 8003374:	2b00      	cmp	r3, #0
 8003376:	d007      	beq.n	8003388 <MdE_Principal+0x348>
 8003378:	4b24      	ldr	r3, [pc, #144]	; (800340c <MdE_Principal+0x3cc>)
 800337a:	781b      	ldrb	r3, [r3, #0]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d103      	bne.n	8003388 <MdE_Principal+0x348>
					faseFinal = 1;
 8003380:	4b22      	ldr	r3, [pc, #136]	; (800340c <MdE_Principal+0x3cc>)
 8003382:	2201      	movs	r2, #1
 8003384:	701a      	strb	r2, [r3, #0]
				break;
 8003386:	e02b      	b.n	80033e0 <MdE_Principal+0x3a0>
				else if(faseFinal)
 8003388:	4b20      	ldr	r3, [pc, #128]	; (800340c <MdE_Principal+0x3cc>)
 800338a:	781b      	ldrb	r3, [r3, #0]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d027      	beq.n	80033e0 <MdE_Principal+0x3a0>
					if(timerRealTerminado)
 8003390:	4b1f      	ldr	r3, [pc, #124]	; (8003410 <MdE_Principal+0x3d0>)
 8003392:	781b      	ldrb	r3, [r3, #0]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d023      	beq.n	80033e0 <MdE_Principal+0x3a0>
						FinalizarPreparacion();
 8003398:	f000 fcb2 	bl	8003d00 <FinalizarPreparacion>
						estado_MdE = LISTO;
 800339c:	4b15      	ldr	r3, [pc, #84]	; (80033f4 <MdE_Principal+0x3b4>)
 800339e:	2205      	movs	r2, #5
 80033a0:	701a      	strb	r2, [r3, #0]
						print_Display(LISTO);
 80033a2:	2005      	movs	r0, #5
 80033a4:	f000 f836 	bl	8003414 <print_Display>
				break;
 80033a8:	e01a      	b.n	80033e0 <MdE_Principal+0x3a0>
			case LISTO:
				if(getKey() == BOTON_OK)
 80033aa:	f000 fb35 	bl	8003a18 <getKey>
 80033ae:	4603      	mov	r3, r0
 80033b0:	2b01      	cmp	r3, #1
 80033b2:	d117      	bne.n	80033e4 <MdE_Principal+0x3a4>
				{
					estado_MdE = MENU_PPAL;
 80033b4:	4b0f      	ldr	r3, [pc, #60]	; (80033f4 <MdE_Principal+0x3b4>)
 80033b6:	2202      	movs	r2, #2
 80033b8:	701a      	strb	r2, [r3, #0]
					print_Display(DIS_MENU_PPAL);
 80033ba:	2001      	movs	r0, #1
 80033bc:	f000 f82a 	bl	8003414 <print_Display>
					cursor = 0;
 80033c0:	4b0f      	ldr	r3, [pc, #60]	; (8003400 <MdE_Principal+0x3c0>)
 80033c2:	2200      	movs	r2, #0
 80033c4:	701a      	strb	r2, [r3, #0]
				}
				break;
 80033c6:	e00d      	b.n	80033e4 <MdE_Principal+0x3a4>

			case E_ERROR:
				// Necesita que lo arregle el tecnico, no va a salir de aca
				break;
			default:
				estado_MdE = PRENDIENDO;
 80033c8:	4b0a      	ldr	r3, [pc, #40]	; (80033f4 <MdE_Principal+0x3b4>)
 80033ca:	2200      	movs	r2, #0
 80033cc:	701a      	strb	r2, [r3, #0]
				break;
 80033ce:	e00a      	b.n	80033e6 <MdE_Principal+0x3a6>
				break;
 80033d0:	bf00      	nop
 80033d2:	e008      	b.n	80033e6 <MdE_Principal+0x3a6>
				break;
 80033d4:	bf00      	nop
 80033d6:	e006      	b.n	80033e6 <MdE_Principal+0x3a6>
				break;
 80033d8:	bf00      	nop
 80033da:	e004      	b.n	80033e6 <MdE_Principal+0x3a6>
				break;
 80033dc:	bf00      	nop
 80033de:	e002      	b.n	80033e6 <MdE_Principal+0x3a6>
				break;
 80033e0:	bf00      	nop
 80033e2:	e000      	b.n	80033e6 <MdE_Principal+0x3a6>
				break;
 80033e4:	bf00      	nop

		}

		vTaskDelay(500);
 80033e6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80033ea:	f008 fe87 	bl	800c0fc <vTaskDelay>
		HAL_RTC_GetTime(&hrtc, &horaActual, RTC_FORMAT_BIN);
 80033ee:	e62b      	b.n	8003048 <MdE_Principal+0x8>
 80033f0:	20000a8f 	.word	0x20000a8f
 80033f4:	20000a98 	.word	0x20000a98
 80033f8:	20000a90 	.word	0x20000a90
 80033fc:	20000a73 	.word	0x20000a73
 8003400:	20000a70 	.word	0x20000a70
 8003404:	20000a94 	.word	0x20000a94
 8003408:	42c80000 	.word	0x42c80000
 800340c:	20000a71 	.word	0x20000a71
 8003410:	20000a91 	.word	0x20000a91

08003414 <print_Display>:
}

//************************************************************************************************************

void print_Display(uint8_t estado)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b082      	sub	sp, #8
 8003418:	af00      	add	r7, sp, #0
 800341a:	4603      	mov	r3, r0
 800341c:	71fb      	strb	r3, [r7, #7]
	switch (estado)
 800341e:	79fb      	ldrb	r3, [r7, #7]
 8003420:	2b0a      	cmp	r3, #10
 8003422:	f200 814c 	bhi.w	80036be <print_Display+0x2aa>
 8003426:	a201      	add	r2, pc, #4	; (adr r2, 800342c <print_Display+0x18>)
 8003428:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800342c:	08003459 	.word	0x08003459
 8003430:	080034b5 	.word	0x080034b5
 8003434:	080034e7 	.word	0x080034e7
 8003438:	08003543 	.word	0x08003543
 800343c:	08003591 	.word	0x08003591
 8003440:	080035c3 	.word	0x080035c3
 8003444:	080035ed 	.word	0x080035ed
 8003448:	08003617 	.word	0x08003617
 800344c:	08003641 	.word	0x08003641
 8003450:	0800366b 	.word	0x0800366b
 8003454:	08003695 	.word	0x08003695
	{
		case DIS_PROGRAMADO:
			HD44780_Clear();
 8003458:	f7fe fcc4 	bl	8001de4 <HD44780_Clear>
			HD44780_SetCursor(0,0);
 800345c:	2100      	movs	r1, #0
 800345e:	2000      	movs	r0, #0
 8003460:	f7fe fcd6 	bl	8001e10 <HD44780_SetCursor>
			HD44780_PrintStr("Cafe para ");
 8003464:	4898      	ldr	r0, [pc, #608]	; (80036c8 <print_Display+0x2b4>)
 8003466:	f7fe fd9c 	bl	8001fa2 <HD44780_PrintStr>
			HD44780_SetCursor(10,0);
 800346a:	2100      	movs	r1, #0
 800346c:	200a      	movs	r0, #10
 800346e:	f7fe fccf 	bl	8001e10 <HD44780_SetCursor>
			HD44780_PrintStr(horaStr);
 8003472:	4896      	ldr	r0, [pc, #600]	; (80036cc <print_Display+0x2b8>)
 8003474:	f7fe fd95 	bl	8001fa2 <HD44780_PrintStr>
			HD44780_SetCursor(12,0);
 8003478:	2100      	movs	r1, #0
 800347a:	200c      	movs	r0, #12
 800347c:	f7fe fcc8 	bl	8001e10 <HD44780_SetCursor>
			HD44780_PrintStr(":");
 8003480:	4893      	ldr	r0, [pc, #588]	; (80036d0 <print_Display+0x2bc>)
 8003482:	f7fe fd8e 	bl	8001fa2 <HD44780_PrintStr>
			HD44780_SetCursor(14,0);
 8003486:	2100      	movs	r1, #0
 8003488:	200e      	movs	r0, #14
 800348a:	f7fe fcc1 	bl	8001e10 <HD44780_SetCursor>
			HD44780_PrintStr(minutoStr);
 800348e:	4891      	ldr	r0, [pc, #580]	; (80036d4 <print_Display+0x2c0>)
 8003490:	f7fe fd87 	bl	8001fa2 <HD44780_PrintStr>
			HD44780_SetCursor(2,1);
 8003494:	2101      	movs	r1, #1
 8003496:	2002      	movs	r0, #2
 8003498:	f7fe fcba 	bl	8001e10 <HD44780_SetCursor>
			HD44780_PrintStr("Cancelar");
 800349c:	488e      	ldr	r0, [pc, #568]	; (80036d8 <print_Display+0x2c4>)
 800349e:	f7fe fd80 	bl	8001fa2 <HD44780_PrintStr>
			HD44780_SetCursor(0,1);
 80034a2:	2101      	movs	r1, #1
 80034a4:	2000      	movs	r0, #0
 80034a6:	f7fe fcb3 	bl	8001e10 <HD44780_SetCursor>
			HD44780_Cursor();
 80034aa:	f7fe fd0f 	bl	8001ecc <HD44780_Cursor>
			HD44780_Blink();
 80034ae:	f7fe fd39 	bl	8001f24 <HD44780_Blink>
			break;
 80034b2:	e104      	b.n	80036be <print_Display+0x2aa>
		case DIS_MENU_PPAL:
			HD44780_Clear();
 80034b4:	f7fe fc96 	bl	8001de4 <HD44780_Clear>
			HD44780_SetCursor(2,0);
 80034b8:	2100      	movs	r1, #0
 80034ba:	2002      	movs	r0, #2
 80034bc:	f7fe fca8 	bl	8001e10 <HD44780_SetCursor>
			HD44780_PrintStr("Cafe Rapido");
 80034c0:	4886      	ldr	r0, [pc, #536]	; (80036dc <print_Display+0x2c8>)
 80034c2:	f7fe fd6e 	bl	8001fa2 <HD44780_PrintStr>
			HD44780_SetCursor(2,1);
 80034c6:	2101      	movs	r1, #1
 80034c8:	2002      	movs	r0, #2
 80034ca:	f7fe fca1 	bl	8001e10 <HD44780_SetCursor>
			HD44780_PrintStr("Programar Cafe");
 80034ce:	4884      	ldr	r0, [pc, #528]	; (80036e0 <print_Display+0x2cc>)
 80034d0:	f7fe fd67 	bl	8001fa2 <HD44780_PrintStr>
			HD44780_SetCursor(0,0);
 80034d4:	2100      	movs	r1, #0
 80034d6:	2000      	movs	r0, #0
 80034d8:	f7fe fc9a 	bl	8001e10 <HD44780_SetCursor>
			HD44780_Cursor();
 80034dc:	f7fe fcf6 	bl	8001ecc <HD44780_Cursor>
			HD44780_Blink();
 80034e0:	f7fe fd20 	bl	8001f24 <HD44780_Blink>
			break;
 80034e4:	e0eb      	b.n	80036be <print_Display+0x2aa>

		case DIS_PROGRAMAR_HORA:
			HD44780_Clear();
 80034e6:	f7fe fc7d 	bl	8001de4 <HD44780_Clear>
			HD44780_SetCursor(0,0);
 80034ea:	2100      	movs	r1, #0
 80034ec:	2000      	movs	r0, #0
 80034ee:	f7fe fc8f 	bl	8001e10 <HD44780_SetCursor>
			HD44780_PrintStr("Programar para:");
 80034f2:	487c      	ldr	r0, [pc, #496]	; (80036e4 <print_Display+0x2d0>)
 80034f4:	f7fe fd55 	bl	8001fa2 <HD44780_PrintStr>
			HD44780_SetCursor(0,1);
 80034f8:	2101      	movs	r1, #1
 80034fa:	2000      	movs	r0, #0
 80034fc:	f7fe fc88 	bl	8001e10 <HD44780_SetCursor>
			HD44780_PrintStr(horaStr);
 8003500:	4872      	ldr	r0, [pc, #456]	; (80036cc <print_Display+0x2b8>)
 8003502:	f7fe fd4e 	bl	8001fa2 <HD44780_PrintStr>
			HD44780_SetCursor(2,1);
 8003506:	2101      	movs	r1, #1
 8003508:	2002      	movs	r0, #2
 800350a:	f7fe fc81 	bl	8001e10 <HD44780_SetCursor>
			HD44780_PrintStr(" : ");
 800350e:	4876      	ldr	r0, [pc, #472]	; (80036e8 <print_Display+0x2d4>)
 8003510:	f7fe fd47 	bl	8001fa2 <HD44780_PrintStr>
			HD44780_SetCursor(7,1);
 8003514:	2101      	movs	r1, #1
 8003516:	2007      	movs	r0, #7
 8003518:	f7fe fc7a 	bl	8001e10 <HD44780_SetCursor>
			HD44780_PrintStr(minutoStr);
 800351c:	486d      	ldr	r0, [pc, #436]	; (80036d4 <print_Display+0x2c0>)
 800351e:	f7fe fd40 	bl	8001fa2 <HD44780_PrintStr>
			HD44780_SetCursor(13,1);
 8003522:	2101      	movs	r1, #1
 8003524:	200d      	movs	r0, #13
 8003526:	f7fe fc73 	bl	8001e10 <HD44780_SetCursor>
			HD44780_PrintStr(" OK");
 800352a:	4870      	ldr	r0, [pc, #448]	; (80036ec <print_Display+0x2d8>)
 800352c:	f7fe fd39 	bl	8001fa2 <HD44780_PrintStr>
			HD44780_SetCursor(2,1);
 8003530:	2101      	movs	r1, #1
 8003532:	2002      	movs	r0, #2
 8003534:	f7fe fc6c 	bl	8001e10 <HD44780_SetCursor>
			HD44780_Cursor();
 8003538:	f7fe fcc8 	bl	8001ecc <HD44780_Cursor>
			HD44780_Blink();
 800353c:	f7fe fcf2 	bl	8001f24 <HD44780_Blink>
			break;
 8003540:	e0bd      	b.n	80036be <print_Display+0x2aa>

		case DIS_PREPARACION:
			HD44780_Clear();
 8003542:	f7fe fc4f 	bl	8001de4 <HD44780_Clear>
			HD44780_SetCursor(0,0);
 8003546:	2100      	movs	r1, #0
 8003548:	2000      	movs	r0, #0
 800354a:	f7fe fc61 	bl	8001e10 <HD44780_SetCursor>
			HD44780_PrintStr("Restante: ");
 800354e:	4868      	ldr	r0, [pc, #416]	; (80036f0 <print_Display+0x2dc>)
 8003550:	f7fe fd27 	bl	8001fa2 <HD44780_PrintStr>
			HD44780_SetCursor(10,0);
 8003554:	2100      	movs	r1, #0
 8003556:	200a      	movs	r0, #10
 8003558:	f7fe fc5a 	bl	8001e10 <HD44780_SetCursor>
			HD44780_PrintStr(restanteStr);
 800355c:	4865      	ldr	r0, [pc, #404]	; (80036f4 <print_Display+0x2e0>)
 800355e:	f7fe fd20 	bl	8001fa2 <HD44780_PrintStr>
			HD44780_SetCursor(13,0);
 8003562:	2100      	movs	r1, #0
 8003564:	200d      	movs	r0, #13
 8003566:	f7fe fc53 	bl	8001e10 <HD44780_SetCursor>
			HD44780_PrintStr("Min");
 800356a:	4863      	ldr	r0, [pc, #396]	; (80036f8 <print_Display+0x2e4>)
 800356c:	f7fe fd19 	bl	8001fa2 <HD44780_PrintStr>
			HD44780_SetCursor(2,1);
 8003570:	2101      	movs	r1, #1
 8003572:	2002      	movs	r0, #2
 8003574:	f7fe fc4c 	bl	8001e10 <HD44780_SetCursor>
			HD44780_PrintStr("Cancelar");
 8003578:	4857      	ldr	r0, [pc, #348]	; (80036d8 <print_Display+0x2c4>)
 800357a:	f7fe fd12 	bl	8001fa2 <HD44780_PrintStr>
			HD44780_SetCursor(0,1);
 800357e:	2101      	movs	r1, #1
 8003580:	2000      	movs	r0, #0
 8003582:	f7fe fc45 	bl	8001e10 <HD44780_SetCursor>
			HD44780_Cursor();
 8003586:	f7fe fca1 	bl	8001ecc <HD44780_Cursor>
			HD44780_Blink();
 800358a:	f7fe fccb 	bl	8001f24 <HD44780_Blink>
			break;
 800358e:	e096      	b.n	80036be <print_Display+0x2aa>

		case DIS_LISTO:
			HD44780_Clear();
 8003590:	f7fe fc28 	bl	8001de4 <HD44780_Clear>
			HD44780_SetCursor(0,0);
 8003594:	2100      	movs	r1, #0
 8003596:	2000      	movs	r0, #0
 8003598:	f7fe fc3a 	bl	8001e10 <HD44780_SetCursor>
			HD44780_PrintStr("Cafe Listo!");
 800359c:	4857      	ldr	r0, [pc, #348]	; (80036fc <print_Display+0x2e8>)
 800359e:	f7fe fd00 	bl	8001fa2 <HD44780_PrintStr>
			HD44780_SetCursor(2,1);
 80035a2:	2101      	movs	r1, #1
 80035a4:	2002      	movs	r0, #2
 80035a6:	f7fe fc33 	bl	8001e10 <HD44780_SetCursor>
			HD44780_PrintStr("Volver");
 80035aa:	4855      	ldr	r0, [pc, #340]	; (8003700 <print_Display+0x2ec>)
 80035ac:	f7fe fcf9 	bl	8001fa2 <HD44780_PrintStr>
			HD44780_SetCursor(0,1);
 80035b0:	2101      	movs	r1, #1
 80035b2:	2000      	movs	r0, #0
 80035b4:	f7fe fc2c 	bl	8001e10 <HD44780_SetCursor>
			HD44780_Cursor();
 80035b8:	f7fe fc88 	bl	8001ecc <HD44780_Cursor>
			HD44780_Blink();
 80035bc:	f7fe fcb2 	bl	8001f24 <HD44780_Blink>
			break;
 80035c0:	e07d      	b.n	80036be <print_Display+0x2aa>

		case DIS_FALTA_SD:
			HD44780_Clear();
 80035c2:	f7fe fc0f 	bl	8001de4 <HD44780_Clear>
			HD44780_SetCursor(0,0);
 80035c6:	2100      	movs	r1, #0
 80035c8:	2000      	movs	r0, #0
 80035ca:	f7fe fc21 	bl	8001e10 <HD44780_SetCursor>
			HD44780_PrintStr("Inserte una");
 80035ce:	484d      	ldr	r0, [pc, #308]	; (8003704 <print_Display+0x2f0>)
 80035d0:	f7fe fce7 	bl	8001fa2 <HD44780_PrintStr>
			HD44780_SetCursor(0,1);
 80035d4:	2101      	movs	r1, #1
 80035d6:	2000      	movs	r0, #0
 80035d8:	f7fe fc1a 	bl	8001e10 <HD44780_SetCursor>
			HD44780_PrintStr("SD valida");
 80035dc:	484a      	ldr	r0, [pc, #296]	; (8003708 <print_Display+0x2f4>)
 80035de:	f7fe fce0 	bl	8001fa2 <HD44780_PrintStr>
			HD44780_NoCursor();
 80035e2:	f7fe fc5d 	bl	8001ea0 <HD44780_NoCursor>
			HD44780_NoBlink();
 80035e6:	f7fe fc87 	bl	8001ef8 <HD44780_NoBlink>
			break;
 80035ea:	e068      	b.n	80036be <print_Display+0x2aa>

		case DIS_ERROR_SD:
			HD44780_Clear();
 80035ec:	f7fe fbfa 	bl	8001de4 <HD44780_Clear>
			HD44780_SetCursor(0,0);
 80035f0:	2100      	movs	r1, #0
 80035f2:	2000      	movs	r0, #0
 80035f4:	f7fe fc0c 	bl	8001e10 <HD44780_SetCursor>
			HD44780_PrintStr("Error en SD");
 80035f8:	4844      	ldr	r0, [pc, #272]	; (800370c <print_Display+0x2f8>)
 80035fa:	f7fe fcd2 	bl	8001fa2 <HD44780_PrintStr>
			HD44780_SetCursor(0,1);
 80035fe:	2101      	movs	r1, #1
 8003600:	2000      	movs	r0, #0
 8003602:	f7fe fc05 	bl	8001e10 <HD44780_SetCursor>
			HD44780_PrintStr("Consulte Manual");
 8003606:	4842      	ldr	r0, [pc, #264]	; (8003710 <print_Display+0x2fc>)
 8003608:	f7fe fccb 	bl	8001fa2 <HD44780_PrintStr>
			HD44780_NoCursor();
 800360c:	f7fe fc48 	bl	8001ea0 <HD44780_NoCursor>
			HD44780_NoBlink();
 8003610:	f7fe fc72 	bl	8001ef8 <HD44780_NoBlink>
			break;
 8003614:	e053      	b.n	80036be <print_Display+0x2aa>

		case DIS_ERROR_ANAFE:
			HD44780_Clear();
 8003616:	f7fe fbe5 	bl	8001de4 <HD44780_Clear>
			HD44780_SetCursor(0,0);
 800361a:	2100      	movs	r1, #0
 800361c:	2000      	movs	r0, #0
 800361e:	f7fe fbf7 	bl	8001e10 <HD44780_SetCursor>
			HD44780_PrintStr("Error en Anafe");
 8003622:	483c      	ldr	r0, [pc, #240]	; (8003714 <print_Display+0x300>)
 8003624:	f7fe fcbd 	bl	8001fa2 <HD44780_PrintStr>
			HD44780_SetCursor(0,1);
 8003628:	2101      	movs	r1, #1
 800362a:	2000      	movs	r0, #0
 800362c:	f7fe fbf0 	bl	8001e10 <HD44780_SetCursor>
			HD44780_PrintStr("Consulte Manual");
 8003630:	4837      	ldr	r0, [pc, #220]	; (8003710 <print_Display+0x2fc>)
 8003632:	f7fe fcb6 	bl	8001fa2 <HD44780_PrintStr>
			HD44780_NoCursor();
 8003636:	f7fe fc33 	bl	8001ea0 <HD44780_NoCursor>
			HD44780_NoBlink();
 800363a:	f7fe fc5d 	bl	8001ef8 <HD44780_NoBlink>
			break;
 800363e:	e03e      	b.n	80036be <print_Display+0x2aa>

		case DIS_ERROR_SENSOR_1:
			HD44780_Clear();
 8003640:	f7fe fbd0 	bl	8001de4 <HD44780_Clear>
			HD44780_SetCursor(0,0);
 8003644:	2100      	movs	r1, #0
 8003646:	2000      	movs	r0, #0
 8003648:	f7fe fbe2 	bl	8001e10 <HD44780_SetCursor>
			HD44780_PrintStr("Error Sensor 1");
 800364c:	4832      	ldr	r0, [pc, #200]	; (8003718 <print_Display+0x304>)
 800364e:	f7fe fca8 	bl	8001fa2 <HD44780_PrintStr>
			HD44780_SetCursor(0,1);
 8003652:	2101      	movs	r1, #1
 8003654:	2000      	movs	r0, #0
 8003656:	f7fe fbdb 	bl	8001e10 <HD44780_SetCursor>
			HD44780_PrintStr("Consulte Manual");
 800365a:	482d      	ldr	r0, [pc, #180]	; (8003710 <print_Display+0x2fc>)
 800365c:	f7fe fca1 	bl	8001fa2 <HD44780_PrintStr>
			HD44780_NoCursor();
 8003660:	f7fe fc1e 	bl	8001ea0 <HD44780_NoCursor>
			HD44780_NoBlink();
 8003664:	f7fe fc48 	bl	8001ef8 <HD44780_NoBlink>
			break;
 8003668:	e029      	b.n	80036be <print_Display+0x2aa>

		case DIS_ERROR_SENSOR_2:
			HD44780_Clear();
 800366a:	f7fe fbbb 	bl	8001de4 <HD44780_Clear>
			HD44780_SetCursor(0,0);
 800366e:	2100      	movs	r1, #0
 8003670:	2000      	movs	r0, #0
 8003672:	f7fe fbcd 	bl	8001e10 <HD44780_SetCursor>
			HD44780_PrintStr("Error Sensor 2");
 8003676:	4829      	ldr	r0, [pc, #164]	; (800371c <print_Display+0x308>)
 8003678:	f7fe fc93 	bl	8001fa2 <HD44780_PrintStr>
			HD44780_SetCursor(0,1);
 800367c:	2101      	movs	r1, #1
 800367e:	2000      	movs	r0, #0
 8003680:	f7fe fbc6 	bl	8001e10 <HD44780_SetCursor>
			HD44780_PrintStr("Consulte Manual");
 8003684:	4822      	ldr	r0, [pc, #136]	; (8003710 <print_Display+0x2fc>)
 8003686:	f7fe fc8c 	bl	8001fa2 <HD44780_PrintStr>
			HD44780_NoCursor();
 800368a:	f7fe fc09 	bl	8001ea0 <HD44780_NoCursor>
			HD44780_NoBlink();
 800368e:	f7fe fc33 	bl	8001ef8 <HD44780_NoBlink>
			break;
 8003692:	e014      	b.n	80036be <print_Display+0x2aa>

		case DIS_MULTIPLES_ERRORES:
			HD44780_Clear();
 8003694:	f7fe fba6 	bl	8001de4 <HD44780_Clear>
			HD44780_SetCursor(0,0);
 8003698:	2100      	movs	r1, #0
 800369a:	2000      	movs	r0, #0
 800369c:	f7fe fbb8 	bl	8001e10 <HD44780_SetCursor>
			HD44780_PrintStr("Multi Errores");
 80036a0:	481f      	ldr	r0, [pc, #124]	; (8003720 <print_Display+0x30c>)
 80036a2:	f7fe fc7e 	bl	8001fa2 <HD44780_PrintStr>
			HD44780_SetCursor(0,1);
 80036a6:	2101      	movs	r1, #1
 80036a8:	2000      	movs	r0, #0
 80036aa:	f7fe fbb1 	bl	8001e10 <HD44780_SetCursor>
			HD44780_PrintStr("Consulte Manual");
 80036ae:	4818      	ldr	r0, [pc, #96]	; (8003710 <print_Display+0x2fc>)
 80036b0:	f7fe fc77 	bl	8001fa2 <HD44780_PrintStr>
			HD44780_NoCursor();
 80036b4:	f7fe fbf4 	bl	8001ea0 <HD44780_NoCursor>
			HD44780_NoBlink();
 80036b8:	f7fe fc1e 	bl	8001ef8 <HD44780_NoBlink>
			break;
 80036bc:	bf00      	nop
	}
}
 80036be:	bf00      	nop
 80036c0:	3708      	adds	r7, #8
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}
 80036c6:	bf00      	nop
 80036c8:	0800e5a8 	.word	0x0800e5a8
 80036cc:	20000a74 	.word	0x20000a74
 80036d0:	0800e5b4 	.word	0x0800e5b4
 80036d4:	20000a78 	.word	0x20000a78
 80036d8:	0800e5b8 	.word	0x0800e5b8
 80036dc:	0800e5c4 	.word	0x0800e5c4
 80036e0:	0800e5d0 	.word	0x0800e5d0
 80036e4:	0800e5e0 	.word	0x0800e5e0
 80036e8:	0800e5f0 	.word	0x0800e5f0
 80036ec:	0800e5f4 	.word	0x0800e5f4
 80036f0:	0800e5f8 	.word	0x0800e5f8
 80036f4:	20000a7c 	.word	0x20000a7c
 80036f8:	0800e604 	.word	0x0800e604
 80036fc:	0800e608 	.word	0x0800e608
 8003700:	0800e614 	.word	0x0800e614
 8003704:	0800e61c 	.word	0x0800e61c
 8003708:	0800e628 	.word	0x0800e628
 800370c:	0800e634 	.word	0x0800e634
 8003710:	0800e640 	.word	0x0800e640
 8003714:	0800e650 	.word	0x0800e650
 8003718:	0800e660 	.word	0x0800e660
 800371c:	0800e670 	.word	0x0800e670
 8003720:	0800e680 	.word	0x0800e680

08003724 <Tarea_SD>:

//************************************************************************************************************

void Tarea_SD( void *p )
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b082      	sub	sp, #8
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
	while(1)
	{
		if(escribirSD)
 800372c:	4b06      	ldr	r3, [pc, #24]	; (8003748 <Tarea_SD+0x24>)
 800372e:	781b      	ldrb	r3, [r3, #0]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d004      	beq.n	800373e <Tarea_SD+0x1a>
		{
			escribir_SD();
 8003734:	f000 f94c 	bl	80039d0 <escribir_SD>
			escribirSD = 0;
 8003738:	4b03      	ldr	r3, [pc, #12]	; (8003748 <Tarea_SD+0x24>)
 800373a:	2200      	movs	r2, #0
 800373c:	701a      	strb	r2, [r3, #0]
		}
		vTaskDelay(1000);
 800373e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003742:	f008 fcdb 	bl	800c0fc <vTaskDelay>
		if(escribirSD)
 8003746:	e7f1      	b.n	800372c <Tarea_SD+0x8>
 8003748:	20000a73 	.word	0x20000a73

0800374c <InitAll>:
char componentes[4];
uint8_t cafe_programado;

//************************************************************************************************************

void InitAll(void) {
 800374c:	b580      	push	{r7, lr}
 800374e:	af00      	add	r7, sp, #0

	SetBuzzer(ON);
 8003750:	2001      	movs	r0, #1
 8003752:	f000 fa29 	bl	8003ba8 <SetBuzzer>

	HAL_GPIO_WritePin(GREEN_PORT, GREEN_PIN, ON); // Sistema Prendido y funcionando
 8003756:	2201      	movs	r2, #1
 8003758:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800375c:	4806      	ldr	r0, [pc, #24]	; (8003778 <InitAll+0x2c>)
 800375e:	f000 fef6 	bl	800454e <HAL_GPIO_WritePin>

	get_ROMid();
 8003762:	f7fd fc8b 	bl	800107c <get_ROMid>

	InitLCD();
 8003766:	f000 f809 	bl	800377c <InitLCD>

	LecturaSD();
 800376a:	f000 f82b 	bl	80037c4 <LecturaSD>

	SetBuzzer(OFF);
 800376e:	2000      	movs	r0, #0
 8003770:	f000 fa1a 	bl	8003ba8 <SetBuzzer>
}
 8003774:	bf00      	nop
 8003776:	bd80      	pop	{r7, pc}
 8003778:	40010c00 	.word	0x40010c00

0800377c <InitLCD>:

//************************************************************************************************************

void InitLCD()
{
 800377c:	b580      	push	{r7, lr}
 800377e:	af00      	add	r7, sp, #0
	HD44780_Init(2);
 8003780:	2002      	movs	r0, #2
 8003782:	f7fe faab 	bl	8001cdc <HD44780_Init>
	HD44780_NoCursor();
 8003786:	f7fe fb8b 	bl	8001ea0 <HD44780_NoCursor>
	HD44780_SetBacklight(100);
 800378a:	2064      	movs	r0, #100	; 0x64
 800378c:	f7fe fc1e 	bl	8001fcc <HD44780_SetBacklight>
	HD44780_Clear();
 8003790:	f7fe fb28 	bl	8001de4 <HD44780_Clear>
	HD44780_SetCursor(0,0);
 8003794:	2100      	movs	r1, #0
 8003796:	2000      	movs	r0, #0
 8003798:	f7fe fb3a 	bl	8001e10 <HD44780_SetCursor>
	HD44780_PrintStr("Iniciando");
 800379c:	4807      	ldr	r0, [pc, #28]	; (80037bc <InitLCD+0x40>)
 800379e:	f7fe fc00 	bl	8001fa2 <HD44780_PrintStr>
	HD44780_SetCursor(0,1);
 80037a2:	2101      	movs	r1, #1
 80037a4:	2000      	movs	r0, #0
 80037a6:	f7fe fb33 	bl	8001e10 <HD44780_SetCursor>
	HD44780_PrintStr("Aguarde...");
 80037aa:	4805      	ldr	r0, [pc, #20]	; (80037c0 <InitLCD+0x44>)
 80037ac:	f7fe fbf9 	bl	8001fa2 <HD44780_PrintStr>

	HAL_Delay(500);
 80037b0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80037b4:	f000 fb62 	bl	8003e7c <HAL_Delay>
}
 80037b8:	bf00      	nop
 80037ba:	bd80      	pop	{r7, pc}
 80037bc:	0800e690 	.word	0x0800e690
 80037c0:	0800e69c 	.word	0x0800e69c

080037c4 <LecturaSD>:

//************************************************************************************************************

void LecturaSD()
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b086      	sub	sp, #24
 80037c8:	af00      	add	r7, sp, #0
	char estado_anafe,estado_sensor1,estado_sensor2,programado,stop,hora_prog[5],hora[2],minutos[2];

	// Leo la SD y actualizo el vector componentes y la variable estado_comp y cafe_programado
	FRESULT resultado = Mount_SD("");
 80037ca:	4876      	ldr	r0, [pc, #472]	; (80039a4 <LecturaSD+0x1e0>)
 80037cc:	f7fc ffa6 	bl	800071c <Mount_SD>
 80037d0:	4603      	mov	r3, r0
 80037d2:	75fb      	strb	r3, [r7, #23]
	if(resultado == FR_OK)
 80037d4:	7dfb      	ldrb	r3, [r7, #23]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	f040 80c1 	bne.w	800395e <LecturaSD+0x19a>
	{
		if(Read_File("est.txt", componentes) == FR_OK)
 80037dc:	4972      	ldr	r1, [pc, #456]	; (80039a8 <LecturaSD+0x1e4>)
 80037de:	4873      	ldr	r0, [pc, #460]	; (80039ac <LecturaSD+0x1e8>)
 80037e0:	f7fd f804 	bl	80007ec <Read_File>
 80037e4:	4603      	mov	r3, r0
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	f040 80ab 	bne.w	8003942 <LecturaSD+0x17e>
		{
			//Chequeo que este todo en orden
			estado_anafe = componentes[0];
 80037ec:	4b6e      	ldr	r3, [pc, #440]	; (80039a8 <LecturaSD+0x1e4>)
 80037ee:	781b      	ldrb	r3, [r3, #0]
 80037f0:	75bb      	strb	r3, [r7, #22]
			estado_sensor1 = componentes[1];
 80037f2:	4b6d      	ldr	r3, [pc, #436]	; (80039a8 <LecturaSD+0x1e4>)
 80037f4:	785b      	ldrb	r3, [r3, #1]
 80037f6:	757b      	strb	r3, [r7, #21]
			estado_sensor2 = componentes[2];
 80037f8:	4b6b      	ldr	r3, [pc, #428]	; (80039a8 <LecturaSD+0x1e4>)
 80037fa:	789b      	ldrb	r3, [r3, #2]
 80037fc:	753b      	strb	r3, [r7, #20]
			programado = componentes[3];
 80037fe:	4b6a      	ldr	r3, [pc, #424]	; (80039a8 <LecturaSD+0x1e4>)
 8003800:	78db      	ldrb	r3, [r3, #3]
 8003802:	74fb      	strb	r3, [r7, #19]

			if((estado_anafe == '0' && estado_sensor1 == '0') || (estado_anafe == '0' && estado_sensor2 == '0') || (estado_sensor2 == '0' && estado_sensor1 == '0'))
 8003804:	7dbb      	ldrb	r3, [r7, #22]
 8003806:	2b30      	cmp	r3, #48	; 0x30
 8003808:	d102      	bne.n	8003810 <LecturaSD+0x4c>
 800380a:	7d7b      	ldrb	r3, [r7, #21]
 800380c:	2b30      	cmp	r3, #48	; 0x30
 800380e:	d00b      	beq.n	8003828 <LecturaSD+0x64>
 8003810:	7dbb      	ldrb	r3, [r7, #22]
 8003812:	2b30      	cmp	r3, #48	; 0x30
 8003814:	d102      	bne.n	800381c <LecturaSD+0x58>
 8003816:	7d3b      	ldrb	r3, [r7, #20]
 8003818:	2b30      	cmp	r3, #48	; 0x30
 800381a:	d005      	beq.n	8003828 <LecturaSD+0x64>
 800381c:	7d3b      	ldrb	r3, [r7, #20]
 800381e:	2b30      	cmp	r3, #48	; 0x30
 8003820:	d118      	bne.n	8003854 <LecturaSD+0x90>
 8003822:	7d7b      	ldrb	r3, [r7, #21]
 8003824:	2b30      	cmp	r3, #48	; 0x30
 8003826:	d115      	bne.n	8003854 <LecturaSD+0x90>
			{
				f_error = 1;
 8003828:	4b61      	ldr	r3, [pc, #388]	; (80039b0 <LecturaSD+0x1ec>)
 800382a:	2201      	movs	r2, #1
 800382c:	701a      	strb	r2, [r3, #0]
				estado_comp = MULTIPLES_ERRORES;
 800382e:	4b61      	ldr	r3, [pc, #388]	; (80039b4 <LecturaSD+0x1f0>)
 8003830:	2206      	movs	r2, #6
 8003832:	701a      	strb	r2, [r3, #0]
				print_Display(estado_comp + 4);
 8003834:	4b5f      	ldr	r3, [pc, #380]	; (80039b4 <LecturaSD+0x1f0>)
 8003836:	781b      	ldrb	r3, [r3, #0]
 8003838:	3304      	adds	r3, #4
 800383a:	b2db      	uxtb	r3, r3
 800383c:	4618      	mov	r0, r3
 800383e:	f7ff fde9 	bl	8003414 <print_Display>
				SetLED(OFF, VERDE);
 8003842:	2101      	movs	r1, #1
 8003844:	2000      	movs	r0, #0
 8003846:	f000 f9cd 	bl	8003be4 <SetLED>
				SetLED(ON, ROJO);
 800384a:	2103      	movs	r1, #3
 800384c:	2001      	movs	r0, #1
 800384e:	f000 f9c9 	bl	8003be4 <SetLED>
 8003852:	e047      	b.n	80038e4 <LecturaSD+0x120>
			} else
			{
				if(estado_anafe == '0')
 8003854:	7dbb      	ldrb	r3, [r7, #22]
 8003856:	2b30      	cmp	r3, #48	; 0x30
 8003858:	d114      	bne.n	8003884 <LecturaSD+0xc0>
				{
					f_error = 1;
 800385a:	4b55      	ldr	r3, [pc, #340]	; (80039b0 <LecturaSD+0x1ec>)
 800385c:	2201      	movs	r2, #1
 800385e:	701a      	strb	r2, [r3, #0]
					estado_comp = ERROR_ANAFE;
 8003860:	4b54      	ldr	r3, [pc, #336]	; (80039b4 <LecturaSD+0x1f0>)
 8003862:	2203      	movs	r2, #3
 8003864:	701a      	strb	r2, [r3, #0]
					print_Display(estado_comp + 4);
 8003866:	4b53      	ldr	r3, [pc, #332]	; (80039b4 <LecturaSD+0x1f0>)
 8003868:	781b      	ldrb	r3, [r3, #0]
 800386a:	3304      	adds	r3, #4
 800386c:	b2db      	uxtb	r3, r3
 800386e:	4618      	mov	r0, r3
 8003870:	f7ff fdd0 	bl	8003414 <print_Display>
					SetLED(OFF, VERDE);
 8003874:	2101      	movs	r1, #1
 8003876:	2000      	movs	r0, #0
 8003878:	f000 f9b4 	bl	8003be4 <SetLED>
					SetLED(ON, ROJO);
 800387c:	2103      	movs	r1, #3
 800387e:	2001      	movs	r0, #1
 8003880:	f000 f9b0 	bl	8003be4 <SetLED>
				}
				if(estado_sensor1 == '0')
 8003884:	7d7b      	ldrb	r3, [r7, #21]
 8003886:	2b30      	cmp	r3, #48	; 0x30
 8003888:	d114      	bne.n	80038b4 <LecturaSD+0xf0>
				{
					f_error = 1;
 800388a:	4b49      	ldr	r3, [pc, #292]	; (80039b0 <LecturaSD+0x1ec>)
 800388c:	2201      	movs	r2, #1
 800388e:	701a      	strb	r2, [r3, #0]
					estado_comp = ERROR_SENSOR_1;
 8003890:	4b48      	ldr	r3, [pc, #288]	; (80039b4 <LecturaSD+0x1f0>)
 8003892:	2204      	movs	r2, #4
 8003894:	701a      	strb	r2, [r3, #0]
					print_Display(estado_comp + 4);
 8003896:	4b47      	ldr	r3, [pc, #284]	; (80039b4 <LecturaSD+0x1f0>)
 8003898:	781b      	ldrb	r3, [r3, #0]
 800389a:	3304      	adds	r3, #4
 800389c:	b2db      	uxtb	r3, r3
 800389e:	4618      	mov	r0, r3
 80038a0:	f7ff fdb8 	bl	8003414 <print_Display>
					SetLED(OFF, VERDE);
 80038a4:	2101      	movs	r1, #1
 80038a6:	2000      	movs	r0, #0
 80038a8:	f000 f99c 	bl	8003be4 <SetLED>
					SetLED(ON, ROJO);
 80038ac:	2103      	movs	r1, #3
 80038ae:	2001      	movs	r0, #1
 80038b0:	f000 f998 	bl	8003be4 <SetLED>
				}
				if(estado_sensor2 == '0')
 80038b4:	7d3b      	ldrb	r3, [r7, #20]
 80038b6:	2b30      	cmp	r3, #48	; 0x30
 80038b8:	d114      	bne.n	80038e4 <LecturaSD+0x120>
				{
					f_error = 1;
 80038ba:	4b3d      	ldr	r3, [pc, #244]	; (80039b0 <LecturaSD+0x1ec>)
 80038bc:	2201      	movs	r2, #1
 80038be:	701a      	strb	r2, [r3, #0]
					estado_comp = ERROR_SENSOR_2;
 80038c0:	4b3c      	ldr	r3, [pc, #240]	; (80039b4 <LecturaSD+0x1f0>)
 80038c2:	2205      	movs	r2, #5
 80038c4:	701a      	strb	r2, [r3, #0]
					print_Display(estado_comp + 4);
 80038c6:	4b3b      	ldr	r3, [pc, #236]	; (80039b4 <LecturaSD+0x1f0>)
 80038c8:	781b      	ldrb	r3, [r3, #0]
 80038ca:	3304      	adds	r3, #4
 80038cc:	b2db      	uxtb	r3, r3
 80038ce:	4618      	mov	r0, r3
 80038d0:	f7ff fda0 	bl	8003414 <print_Display>
					SetLED(OFF, VERDE);
 80038d4:	2101      	movs	r1, #1
 80038d6:	2000      	movs	r0, #0
 80038d8:	f000 f984 	bl	8003be4 <SetLED>
					SetLED(ON, ROJO);
 80038dc:	2103      	movs	r1, #3
 80038de:	2001      	movs	r0, #1
 80038e0:	f000 f980 	bl	8003be4 <SetLED>
				}
			}

			if(programado == '1')
 80038e4:	7cfb      	ldrb	r3, [r7, #19]
 80038e6:	2b31      	cmp	r3, #49	; 0x31
 80038e8:	d127      	bne.n	800393a <LecturaSD+0x176>
			{
				cafe_programado = 1;
 80038ea:	4b33      	ldr	r3, [pc, #204]	; (80039b8 <LecturaSD+0x1f4>)
 80038ec:	2201      	movs	r2, #1
 80038ee:	701a      	strb	r2, [r3, #0]
				FRESULT resultado = Read_File("prog.txt", hora_prog);
 80038f0:	f107 030c 	add.w	r3, r7, #12
 80038f4:	4619      	mov	r1, r3
 80038f6:	4831      	ldr	r0, [pc, #196]	; (80039bc <LecturaSD+0x1f8>)
 80038f8:	f7fc ff78 	bl	80007ec <Read_File>
 80038fc:	4603      	mov	r3, r0
 80038fe:	74bb      	strb	r3, [r7, #18]
				if(resultado == FR_OK)
 8003900:	7cbb      	ldrb	r3, [r7, #18]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d138      	bne.n	8003978 <LecturaSD+0x1b4>
				{
					hora[0] = hora_prog[0];
 8003906:	7b3b      	ldrb	r3, [r7, #12]
 8003908:	723b      	strb	r3, [r7, #8]
					hora[1] = hora_prog[1];
 800390a:	7b7b      	ldrb	r3, [r7, #13]
 800390c:	727b      	strb	r3, [r7, #9]
					minutos[0] = hora_prog[3];
 800390e:	7bfb      	ldrb	r3, [r7, #15]
 8003910:	713b      	strb	r3, [r7, #4]
					minutos[1] = hora_prog[4];
 8003912:	7c3b      	ldrb	r3, [r7, #16]
 8003914:	717b      	strb	r3, [r7, #5]

					horaProgramada.Hours = atoi(hora);
 8003916:	f107 0308 	add.w	r3, r7, #8
 800391a:	4618      	mov	r0, r3
 800391c:	f009 ff06 	bl	800d72c <atoi>
 8003920:	4603      	mov	r3, r0
 8003922:	b2da      	uxtb	r2, r3
 8003924:	4b26      	ldr	r3, [pc, #152]	; (80039c0 <LecturaSD+0x1fc>)
 8003926:	701a      	strb	r2, [r3, #0]
					horaProgramada.Minutes = atoi(minutos);
 8003928:	1d3b      	adds	r3, r7, #4
 800392a:	4618      	mov	r0, r3
 800392c:	f009 fefe 	bl	800d72c <atoi>
 8003930:	4603      	mov	r3, r0
 8003932:	b2da      	uxtb	r2, r3
 8003934:	4b22      	ldr	r3, [pc, #136]	; (80039c0 <LecturaSD+0x1fc>)
 8003936:	705a      	strb	r2, [r3, #1]
 8003938:	e01e      	b.n	8003978 <LecturaSD+0x1b4>

					UNUSED(stop);
				}

			} else cafe_programado = 0;
 800393a:	4b1f      	ldr	r3, [pc, #124]	; (80039b8 <LecturaSD+0x1f4>)
 800393c:	2200      	movs	r2, #0
 800393e:	701a      	strb	r2, [r3, #0]
 8003940:	e01a      	b.n	8003978 <LecturaSD+0x1b4>
		} else
		{
			f_error = 1;
 8003942:	4b1b      	ldr	r3, [pc, #108]	; (80039b0 <LecturaSD+0x1ec>)
 8003944:	2201      	movs	r2, #1
 8003946:	701a      	strb	r2, [r3, #0]
			estado_comp = ERROR_SD;
 8003948:	4b1a      	ldr	r3, [pc, #104]	; (80039b4 <LecturaSD+0x1f0>)
 800394a:	2202      	movs	r2, #2
 800394c:	701a      	strb	r2, [r3, #0]
			print_Display(estado_comp + 4);
 800394e:	4b19      	ldr	r3, [pc, #100]	; (80039b4 <LecturaSD+0x1f0>)
 8003950:	781b      	ldrb	r3, [r3, #0]
 8003952:	3304      	adds	r3, #4
 8003954:	b2db      	uxtb	r3, r3
 8003956:	4618      	mov	r0, r3
 8003958:	f7ff fd5c 	bl	8003414 <print_Display>
 800395c:	e00c      	b.n	8003978 <LecturaSD+0x1b4>
		}
	} else
	{
		f_error = 1;
 800395e:	4b14      	ldr	r3, [pc, #80]	; (80039b0 <LecturaSD+0x1ec>)
 8003960:	2201      	movs	r2, #1
 8003962:	701a      	strb	r2, [r3, #0]
		estado_comp = FALTA_SD;
 8003964:	4b13      	ldr	r3, [pc, #76]	; (80039b4 <LecturaSD+0x1f0>)
 8003966:	2201      	movs	r2, #1
 8003968:	701a      	strb	r2, [r3, #0]
		print_Display(estado_comp + 4);
 800396a:	4b12      	ldr	r3, [pc, #72]	; (80039b4 <LecturaSD+0x1f0>)
 800396c:	781b      	ldrb	r3, [r3, #0]
 800396e:	3304      	adds	r3, #4
 8003970:	b2db      	uxtb	r3, r3
 8003972:	4618      	mov	r0, r3
 8003974:	f7ff fd4e 	bl	8003414 <print_Display>
	}

	horaProgramada.Seconds = 0;
 8003978:	4b11      	ldr	r3, [pc, #68]	; (80039c0 <LecturaSD+0x1fc>)
 800397a:	2200      	movs	r2, #0
 800397c:	709a      	strb	r2, [r3, #2]
	sprintf(horaStr, "%d", horaProgramada.Hours);
 800397e:	4b10      	ldr	r3, [pc, #64]	; (80039c0 <LecturaSD+0x1fc>)
 8003980:	781b      	ldrb	r3, [r3, #0]
 8003982:	461a      	mov	r2, r3
 8003984:	490f      	ldr	r1, [pc, #60]	; (80039c4 <LecturaSD+0x200>)
 8003986:	4810      	ldr	r0, [pc, #64]	; (80039c8 <LecturaSD+0x204>)
 8003988:	f00a f824 	bl	800d9d4 <siprintf>
	sprintf(minutoStr, "%d", horaProgramada.Minutes);
 800398c:	4b0c      	ldr	r3, [pc, #48]	; (80039c0 <LecturaSD+0x1fc>)
 800398e:	785b      	ldrb	r3, [r3, #1]
 8003990:	461a      	mov	r2, r3
 8003992:	490c      	ldr	r1, [pc, #48]	; (80039c4 <LecturaSD+0x200>)
 8003994:	480d      	ldr	r0, [pc, #52]	; (80039cc <LecturaSD+0x208>)
 8003996:	f00a f81d 	bl	800d9d4 <siprintf>
}
 800399a:	bf00      	nop
 800399c:	3718      	adds	r7, #24
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	0800e6a8 	.word	0x0800e6a8
 80039a8:	20000a9c 	.word	0x20000a9c
 80039ac:	0800e6ac 	.word	0x0800e6ac
 80039b0:	20000a8f 	.word	0x20000a8f
 80039b4:	20000a90 	.word	0x20000a90
 80039b8:	20000aa0 	.word	0x20000aa0
 80039bc:	0800e6b4 	.word	0x0800e6b4
 80039c0:	20000a84 	.word	0x20000a84
 80039c4:	0800e6c0 	.word	0x0800e6c0
 80039c8:	20000a74 	.word	0x20000a74
 80039cc:	20000a78 	.word	0x20000a78

080039d0 <escribir_SD>:

//************************************************************************************************************

void escribir_SD()
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	af00      	add	r7, sp, #0
	if(Mount_SD("") == FR_OK)
 80039d4:	480c      	ldr	r0, [pc, #48]	; (8003a08 <escribir_SD+0x38>)
 80039d6:	f7fc fea1 	bl	800071c <Mount_SD>
 80039da:	4603      	mov	r3, r0
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d10e      	bne.n	80039fe <escribir_SD+0x2e>
	{
		if(Write_File("est.txt", componentes, 4) != FR_OK)
 80039e0:	2204      	movs	r2, #4
 80039e2:	490a      	ldr	r1, [pc, #40]	; (8003a0c <escribir_SD+0x3c>)
 80039e4:	480a      	ldr	r0, [pc, #40]	; (8003a10 <escribir_SD+0x40>)
 80039e6:	f7fc febd 	bl	8000764 <Write_File>
 80039ea:	4603      	mov	r3, r0
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d002      	beq.n	80039f6 <escribir_SD+0x26>
		{
			estado_comp = ERROR_SD;
 80039f0:	4b08      	ldr	r3, [pc, #32]	; (8003a14 <escribir_SD+0x44>)
 80039f2:	2202      	movs	r2, #2
 80039f4:	701a      	strb	r2, [r3, #0]
		}
		Unmount_SD("");
 80039f6:	4804      	ldr	r0, [pc, #16]	; (8003a08 <escribir_SD+0x38>)
 80039f8:	f7fc fea0 	bl	800073c <Unmount_SD>
	} else
	{
		estado_comp = FALTA_SD;
	}
}
 80039fc:	e002      	b.n	8003a04 <escribir_SD+0x34>
		estado_comp = FALTA_SD;
 80039fe:	4b05      	ldr	r3, [pc, #20]	; (8003a14 <escribir_SD+0x44>)
 8003a00:	2201      	movs	r2, #1
 8003a02:	701a      	strb	r2, [r3, #0]
}
 8003a04:	bf00      	nop
 8003a06:	bd80      	pop	{r7, pc}
 8003a08:	0800e6a8 	.word	0x0800e6a8
 8003a0c:	20000a9c 	.word	0x20000a9c
 8003a10:	0800e6ac 	.word	0x0800e6ac
 8003a14:	20000a90 	.word	0x20000a90

08003a18 <getKey>:

// ************************ Teclado ************************************************************

char getKey(void)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b083      	sub	sp, #12
 8003a1c:	af00      	add	r7, sp, #0
	uint8_t aux = NO_KEY;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	71fb      	strb	r3, [r7, #7]

	if (bufferTeclado != NO_KEY)
 8003a22:	4b08      	ldr	r3, [pc, #32]	; (8003a44 <getKey+0x2c>)
 8003a24:	781b      	ldrb	r3, [r3, #0]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d005      	beq.n	8003a36 <getKey+0x1e>
	{
		aux = bufferTeclado;
 8003a2a:	4b06      	ldr	r3, [pc, #24]	; (8003a44 <getKey+0x2c>)
 8003a2c:	781b      	ldrb	r3, [r3, #0]
 8003a2e:	71fb      	strb	r3, [r7, #7]
		bufferTeclado = NO_KEY;
 8003a30:	4b04      	ldr	r3, [pc, #16]	; (8003a44 <getKey+0x2c>)
 8003a32:	2200      	movs	r2, #0
 8003a34:	701a      	strb	r2, [r3, #0]
	}
	return aux;
 8003a36:	79fb      	ldrb	r3, [r7, #7]
}
 8003a38:	4618      	mov	r0, r3
 8003a3a:	370c      	adds	r7, #12
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	bc80      	pop	{r7}
 8003a40:	4770      	bx	lr
 8003a42:	bf00      	nop
 8003a44:	20000a92 	.word	0x20000a92

08003a48 <BarridoTeclado>:

char BarridoTeclado(void)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	af00      	add	r7, sp, #0
	if(!HAL_GPIO_ReadPin(BOTON_OK_GPIO_Port,BOTON_OK_Pin)) 				return BOTON_OK;
 8003a4c:	2110      	movs	r1, #16
 8003a4e:	4814      	ldr	r0, [pc, #80]	; (8003aa0 <BarridoTeclado+0x58>)
 8003a50:	f000 fd66 	bl	8004520 <HAL_GPIO_ReadPin>
 8003a54:	4603      	mov	r3, r0
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d101      	bne.n	8003a5e <BarridoTeclado+0x16>
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e01d      	b.n	8003a9a <BarridoTeclado+0x52>
	else if(!HAL_GPIO_ReadPin(BOTON_SEL_GPIO_Port,BOTON_SEL_Pin))		return BOTON_SEL;
 8003a5e:	2108      	movs	r1, #8
 8003a60:	480f      	ldr	r0, [pc, #60]	; (8003aa0 <BarridoTeclado+0x58>)
 8003a62:	f000 fd5d 	bl	8004520 <HAL_GPIO_ReadPin>
 8003a66:	4603      	mov	r3, r0
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d101      	bne.n	8003a70 <BarridoTeclado+0x28>
 8003a6c:	2302      	movs	r3, #2
 8003a6e:	e014      	b.n	8003a9a <BarridoTeclado+0x52>
	else if(!HAL_GPIO_ReadPin(BOTON_CANCEL_GPIO_Port,BOTON_CANCEL_Pin))	return BOTON_CANCEL;
 8003a70:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003a74:	480b      	ldr	r0, [pc, #44]	; (8003aa4 <BarridoTeclado+0x5c>)
 8003a76:	f000 fd53 	bl	8004520 <HAL_GPIO_ReadPin>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d101      	bne.n	8003a84 <BarridoTeclado+0x3c>
 8003a80:	2303      	movs	r3, #3
 8003a82:	e00a      	b.n	8003a9a <BarridoTeclado+0x52>
	else if(!HAL_GPIO_ReadPin(BOTON_ON_GPIO_Port,BOTON_ON_Pin))			return BOTON_ON;
 8003a84:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003a88:	4806      	ldr	r0, [pc, #24]	; (8003aa4 <BarridoTeclado+0x5c>)
 8003a8a:	f000 fd49 	bl	8004520 <HAL_GPIO_ReadPin>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d101      	bne.n	8003a98 <BarridoTeclado+0x50>
 8003a94:	2304      	movs	r3, #4
 8003a96:	e000      	b.n	8003a9a <BarridoTeclado+0x52>
	else																return NO_KEY;
 8003a98:	2300      	movs	r3, #0
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	bd80      	pop	{r7, pc}
 8003a9e:	bf00      	nop
 8003aa0:	40010c00 	.word	0x40010c00
 8003aa4:	40010800 	.word	0x40010800

08003aa8 <DriverTeclado>:

void DriverTeclado(void *p)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b082      	sub	sp, #8
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
	static uint8_t estado = ESPERANDO_TECLA;
	static uint8_t contTeclaEstable = 0;

	while(1)
	{
		codigoActual = BarridoTeclado();
 8003ab0:	f7ff ffca 	bl	8003a48 <BarridoTeclado>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	461a      	mov	r2, r3
 8003ab8:	4b27      	ldr	r3, [pc, #156]	; (8003b58 <DriverTeclado+0xb0>)
 8003aba:	701a      	strb	r2, [r3, #0]

		switch (estado)
 8003abc:	4b27      	ldr	r3, [pc, #156]	; (8003b5c <DriverTeclado+0xb4>)
 8003abe:	781b      	ldrb	r3, [r3, #0]
 8003ac0:	2b03      	cmp	r3, #3
 8003ac2:	d031      	beq.n	8003b28 <DriverTeclado+0x80>
 8003ac4:	2b03      	cmp	r3, #3
 8003ac6:	dc39      	bgt.n	8003b3c <DriverTeclado+0x94>
 8003ac8:	2b01      	cmp	r3, #1
 8003aca:	d002      	beq.n	8003ad2 <DriverTeclado+0x2a>
 8003acc:	2b02      	cmp	r3, #2
 8003ace:	d00f      	beq.n	8003af0 <DriverTeclado+0x48>
 8003ad0:	e034      	b.n	8003b3c <DriverTeclado+0x94>
		{
			case ESPERANDO_TECLA:
					if (codigoActual != NO_KEY)
 8003ad2:	4b21      	ldr	r3, [pc, #132]	; (8003b58 <DriverTeclado+0xb0>)
 8003ad4:	781b      	ldrb	r3, [r3, #0]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d034      	beq.n	8003b44 <DriverTeclado+0x9c>
					{
						codigoAnterior = codigoActual;
 8003ada:	4b1f      	ldr	r3, [pc, #124]	; (8003b58 <DriverTeclado+0xb0>)
 8003adc:	781a      	ldrb	r2, [r3, #0]
 8003ade:	4b20      	ldr	r3, [pc, #128]	; (8003b60 <DriverTeclado+0xb8>)
 8003ae0:	701a      	strb	r2, [r3, #0]
						contTeclaEstable = 0;
 8003ae2:	4b20      	ldr	r3, [pc, #128]	; (8003b64 <DriverTeclado+0xbc>)
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	701a      	strb	r2, [r3, #0]
						estado = VALIDAR_TECLA;
 8003ae8:	4b1c      	ldr	r3, [pc, #112]	; (8003b5c <DriverTeclado+0xb4>)
 8003aea:	2202      	movs	r2, #2
 8003aec:	701a      	strb	r2, [r3, #0]
					}
					break;
 8003aee:	e029      	b.n	8003b44 <DriverTeclado+0x9c>
			case VALIDAR_TECLA:
					if (codigoActual != codigoAnterior)
 8003af0:	4b19      	ldr	r3, [pc, #100]	; (8003b58 <DriverTeclado+0xb0>)
 8003af2:	781a      	ldrb	r2, [r3, #0]
 8003af4:	4b1a      	ldr	r3, [pc, #104]	; (8003b60 <DriverTeclado+0xb8>)
 8003af6:	781b      	ldrb	r3, [r3, #0]
 8003af8:	429a      	cmp	r2, r3
 8003afa:	d003      	beq.n	8003b04 <DriverTeclado+0x5c>
					{
						estado = ESPERANDO_TECLA;
 8003afc:	4b17      	ldr	r3, [pc, #92]	; (8003b5c <DriverTeclado+0xb4>)
 8003afe:	2201      	movs	r2, #1
 8003b00:	701a      	strb	r2, [r3, #0]
						{
							bufferTeclado = codigoActual;
							estado = TECLA_PRESIONADA;
						}
					}
					break;
 8003b02:	e021      	b.n	8003b48 <DriverTeclado+0xa0>
						contTeclaEstable++;
 8003b04:	4b17      	ldr	r3, [pc, #92]	; (8003b64 <DriverTeclado+0xbc>)
 8003b06:	781b      	ldrb	r3, [r3, #0]
 8003b08:	3301      	adds	r3, #1
 8003b0a:	b2da      	uxtb	r2, r3
 8003b0c:	4b15      	ldr	r3, [pc, #84]	; (8003b64 <DriverTeclado+0xbc>)
 8003b0e:	701a      	strb	r2, [r3, #0]
						if (contTeclaEstable == CANT_PARA_VALIDAR)
 8003b10:	4b14      	ldr	r3, [pc, #80]	; (8003b64 <DriverTeclado+0xbc>)
 8003b12:	781b      	ldrb	r3, [r3, #0]
 8003b14:	2b0a      	cmp	r3, #10
 8003b16:	d117      	bne.n	8003b48 <DriverTeclado+0xa0>
							bufferTeclado = codigoActual;
 8003b18:	4b0f      	ldr	r3, [pc, #60]	; (8003b58 <DriverTeclado+0xb0>)
 8003b1a:	781a      	ldrb	r2, [r3, #0]
 8003b1c:	4b12      	ldr	r3, [pc, #72]	; (8003b68 <DriverTeclado+0xc0>)
 8003b1e:	701a      	strb	r2, [r3, #0]
							estado = TECLA_PRESIONADA;
 8003b20:	4b0e      	ldr	r3, [pc, #56]	; (8003b5c <DriverTeclado+0xb4>)
 8003b22:	2203      	movs	r2, #3
 8003b24:	701a      	strb	r2, [r3, #0]
					break;
 8003b26:	e00f      	b.n	8003b48 <DriverTeclado+0xa0>
			case TECLA_PRESIONADA:
					if (codigoActual != codigoAnterior)
 8003b28:	4b0b      	ldr	r3, [pc, #44]	; (8003b58 <DriverTeclado+0xb0>)
 8003b2a:	781a      	ldrb	r2, [r3, #0]
 8003b2c:	4b0c      	ldr	r3, [pc, #48]	; (8003b60 <DriverTeclado+0xb8>)
 8003b2e:	781b      	ldrb	r3, [r3, #0]
 8003b30:	429a      	cmp	r2, r3
 8003b32:	d00b      	beq.n	8003b4c <DriverTeclado+0xa4>
					{
						estado = ESPERANDO_TECLA;
 8003b34:	4b09      	ldr	r3, [pc, #36]	; (8003b5c <DriverTeclado+0xb4>)
 8003b36:	2201      	movs	r2, #1
 8003b38:	701a      	strb	r2, [r3, #0]
					}
					break;
 8003b3a:	e007      	b.n	8003b4c <DriverTeclado+0xa4>
			default:
					estado = ESPERANDO_TECLA;
 8003b3c:	4b07      	ldr	r3, [pc, #28]	; (8003b5c <DriverTeclado+0xb4>)
 8003b3e:	2201      	movs	r2, #1
 8003b40:	701a      	strb	r2, [r3, #0]
					break;
 8003b42:	e004      	b.n	8003b4e <DriverTeclado+0xa6>
					break;
 8003b44:	bf00      	nop
 8003b46:	e002      	b.n	8003b4e <DriverTeclado+0xa6>
					break;
 8003b48:	bf00      	nop
 8003b4a:	e000      	b.n	8003b4e <DriverTeclado+0xa6>
					break;
 8003b4c:	bf00      	nop
		}
		vTaskDelay(10);
 8003b4e:	200a      	movs	r0, #10
 8003b50:	f008 fad4 	bl	800c0fc <vTaskDelay>
		codigoActual = BarridoTeclado();
 8003b54:	e7ac      	b.n	8003ab0 <DriverTeclado+0x8>
 8003b56:	bf00      	nop
 8003b58:	20000aa1 	.word	0x20000aa1
 8003b5c:	20000024 	.word	0x20000024
 8003b60:	20000aa2 	.word	0x20000aa2
 8003b64:	20000aa3 	.word	0x20000aa3
 8003b68:	20000a92 	.word	0x20000a92

08003b6c <SetRelay>:
}

//********************* RELE *******************************

void SetRelay(char estado)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b082      	sub	sp, #8
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	4603      	mov	r3, r0
 8003b74:	71fb      	strb	r3, [r7, #7]
	if(estado == ON) HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, ON);
 8003b76:	79fb      	ldrb	r3, [r7, #7]
 8003b78:	2b01      	cmp	r3, #1
 8003b7a:	d105      	bne.n	8003b88 <SetRelay+0x1c>
 8003b7c:	2201      	movs	r2, #1
 8003b7e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003b82:	4808      	ldr	r0, [pc, #32]	; (8003ba4 <SetRelay+0x38>)
 8003b84:	f000 fce3 	bl	800454e <HAL_GPIO_WritePin>
	if(estado == OFF) HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, OFF);
 8003b88:	79fb      	ldrb	r3, [r7, #7]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d105      	bne.n	8003b9a <SetRelay+0x2e>
 8003b8e:	2200      	movs	r2, #0
 8003b90:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003b94:	4803      	ldr	r0, [pc, #12]	; (8003ba4 <SetRelay+0x38>)
 8003b96:	f000 fcda 	bl	800454e <HAL_GPIO_WritePin>
}
 8003b9a:	bf00      	nop
 8003b9c:	3708      	adds	r7, #8
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}
 8003ba2:	bf00      	nop
 8003ba4:	40010c00 	.word	0x40010c00

08003ba8 <SetBuzzer>:

//************************************************************************************************************

void SetBuzzer(char estado)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b082      	sub	sp, #8
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	4603      	mov	r3, r0
 8003bb0:	71fb      	strb	r3, [r7, #7]
	if(estado == ON) HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, ON);
 8003bb2:	79fb      	ldrb	r3, [r7, #7]
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	d105      	bne.n	8003bc4 <SetBuzzer+0x1c>
 8003bb8:	2201      	movs	r2, #1
 8003bba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003bbe:	4808      	ldr	r0, [pc, #32]	; (8003be0 <SetBuzzer+0x38>)
 8003bc0:	f000 fcc5 	bl	800454e <HAL_GPIO_WritePin>
	if(estado == OFF) HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, OFF);
 8003bc4:	79fb      	ldrb	r3, [r7, #7]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d105      	bne.n	8003bd6 <SetBuzzer+0x2e>
 8003bca:	2200      	movs	r2, #0
 8003bcc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003bd0:	4803      	ldr	r0, [pc, #12]	; (8003be0 <SetBuzzer+0x38>)
 8003bd2:	f000 fcbc 	bl	800454e <HAL_GPIO_WritePin>
}
 8003bd6:	bf00      	nop
 8003bd8:	3708      	adds	r7, #8
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bd80      	pop	{r7, pc}
 8003bde:	bf00      	nop
 8003be0:	40010c00 	.word	0x40010c00

08003be4 <SetLED>:

//************************************************************************************************************

void SetLED(char estado, char led)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b084      	sub	sp, #16
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	4603      	mov	r3, r0
 8003bec:	460a      	mov	r2, r1
 8003bee:	71fb      	strb	r3, [r7, #7]
 8003bf0:	4613      	mov	r3, r2
 8003bf2:	71bb      	strb	r3, [r7, #6]
	uint16_t pin;

	if(led == VERDE) 	pin = LED_VERDE_Pin;
 8003bf4:	79bb      	ldrb	r3, [r7, #6]
 8003bf6:	2b01      	cmp	r3, #1
 8003bf8:	d102      	bne.n	8003c00 <SetLED+0x1c>
 8003bfa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003bfe:	81fb      	strh	r3, [r7, #14]
	if(led == AMARILLO) pin = LED_AMARILLO_Pin;
 8003c00:	79bb      	ldrb	r3, [r7, #6]
 8003c02:	2b02      	cmp	r3, #2
 8003c04:	d102      	bne.n	8003c0c <SetLED+0x28>
 8003c06:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003c0a:	81fb      	strh	r3, [r7, #14]
	if(led == ROJO) 	pin = LED_ROJO_Pin;
 8003c0c:	79bb      	ldrb	r3, [r7, #6]
 8003c0e:	2b03      	cmp	r3, #3
 8003c10:	d102      	bne.n	8003c18 <SetLED+0x34>
 8003c12:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003c16:	81fb      	strh	r3, [r7, #14]

	if(estado == ON) HAL_GPIO_WritePin(GPIOB, pin, ON);
 8003c18:	79fb      	ldrb	r3, [r7, #7]
 8003c1a:	2b01      	cmp	r3, #1
 8003c1c:	d105      	bne.n	8003c2a <SetLED+0x46>
 8003c1e:	89fb      	ldrh	r3, [r7, #14]
 8003c20:	2201      	movs	r2, #1
 8003c22:	4619      	mov	r1, r3
 8003c24:	4807      	ldr	r0, [pc, #28]	; (8003c44 <SetLED+0x60>)
 8003c26:	f000 fc92 	bl	800454e <HAL_GPIO_WritePin>
	if(estado == OFF) HAL_GPIO_WritePin(GPIOB, pin, OFF);
 8003c2a:	79fb      	ldrb	r3, [r7, #7]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d105      	bne.n	8003c3c <SetLED+0x58>
 8003c30:	89fb      	ldrh	r3, [r7, #14]
 8003c32:	2200      	movs	r2, #0
 8003c34:	4619      	mov	r1, r3
 8003c36:	4803      	ldr	r0, [pc, #12]	; (8003c44 <SetLED+0x60>)
 8003c38:	f000 fc89 	bl	800454e <HAL_GPIO_WritePin>
}
 8003c3c:	bf00      	nop
 8003c3e:	3710      	adds	r7, #16
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd80      	pop	{r7, pc}
 8003c44:	40010c00 	.word	0x40010c00

08003c48 <IniciarPreparacion>:

//************************************************************************************************************

void IniciarPreparacion(void)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	af00      	add	r7, sp, #0
	SetRelay(ON);
 8003c4c:	2001      	movs	r0, #1
 8003c4e:	f7ff ff8d 	bl	8003b6c <SetRelay>
	SetLED(ON, AMARILLO);
 8003c52:	2102      	movs	r1, #2
 8003c54:	2001      	movs	r0, #1
 8003c56:	f7ff ffc5 	bl	8003be4 <SetLED>

	f_preparacion = 1;
 8003c5a:	4b1d      	ldr	r3, [pc, #116]	; (8003cd0 <IniciarPreparacion+0x88>)
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	701a      	strb	r2, [r3, #0]

	tiempoRestante=7;
 8003c60:	4b1c      	ldr	r3, [pc, #112]	; (8003cd4 <IniciarPreparacion+0x8c>)
 8003c62:	2207      	movs	r2, #7
 8003c64:	701a      	strb	r2, [r3, #0]
	sprintf(restanteStr, "%d", tiempoRestante);
 8003c66:	4b1b      	ldr	r3, [pc, #108]	; (8003cd4 <IniciarPreparacion+0x8c>)
 8003c68:	781b      	ldrb	r3, [r3, #0]
 8003c6a:	461a      	mov	r2, r3
 8003c6c:	491a      	ldr	r1, [pc, #104]	; (8003cd8 <IniciarPreparacion+0x90>)
 8003c6e:	481b      	ldr	r0, [pc, #108]	; (8003cdc <IniciarPreparacion+0x94>)
 8003c70:	f009 feb0 	bl	800d9d4 <siprintf>
	print_Display(DIS_PREPARACION);
 8003c74:	2003      	movs	r0, #3
 8003c76:	f7ff fbcd 	bl	8003414 <print_Display>

	HAL_RTC_GetTime(&hrtc, &horaInicio, RTC_FORMAT_BIN);
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	4918      	ldr	r1, [pc, #96]	; (8003ce0 <IniciarPreparacion+0x98>)
 8003c7e:	4819      	ldr	r0, [pc, #100]	; (8003ce4 <IniciarPreparacion+0x9c>)
 8003c80:	f001 ffc2 	bl	8005c08 <HAL_RTC_GetTime>
	HAL_RTC_GetTime(&hrtc, &horaFicticia, RTC_FORMAT_BIN);
 8003c84:	2200      	movs	r2, #0
 8003c86:	4918      	ldr	r1, [pc, #96]	; (8003ce8 <IniciarPreparacion+0xa0>)
 8003c88:	4816      	ldr	r0, [pc, #88]	; (8003ce4 <IniciarPreparacion+0x9c>)
 8003c8a:	f001 ffbd 	bl	8005c08 <HAL_RTC_GetTime>

	vTaskPrioritySet(Handler_Lectura, 1);
 8003c8e:	4b17      	ldr	r3, [pc, #92]	; (8003cec <IniciarPreparacion+0xa4>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	2101      	movs	r1, #1
 8003c94:	4618      	mov	r0, r3
 8003c96:	f008 fa65 	bl	800c164 <vTaskPrioritySet>
	vTaskPrioritySet(Handler_Sensores, 1);	// Activar tareas medicion de errores
 8003c9a:	4b15      	ldr	r3, [pc, #84]	; (8003cf0 <IniciarPreparacion+0xa8>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	2101      	movs	r1, #1
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	f008 fa5f 	bl	800c164 <vTaskPrioritySet>
	vTaskPrioritySet(Handler_Anafe, 1);		// ||
 8003ca6:	4b13      	ldr	r3, [pc, #76]	; (8003cf4 <IniciarPreparacion+0xac>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	2101      	movs	r1, #1
 8003cac:	4618      	mov	r0, r3
 8003cae:	f008 fa59 	bl	800c164 <vTaskPrioritySet>
	vTaskPrioritySet(Handler_Timer, 1);
 8003cb2:	4b11      	ldr	r3, [pc, #68]	; (8003cf8 <IniciarPreparacion+0xb0>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	2101      	movs	r1, #1
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f008 fa53 	bl	800c164 <vTaskPrioritySet>
	vTaskPrioritySet(Handler_Timer2, 1);	// Activo el timer ficticio
 8003cbe:	4b0f      	ldr	r3, [pc, #60]	; (8003cfc <IniciarPreparacion+0xb4>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	2101      	movs	r1, #1
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	f008 fa4d 	bl	800c164 <vTaskPrioritySet>
}
 8003cca:	bf00      	nop
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	bf00      	nop
 8003cd0:	20000a72 	.word	0x20000a72
 8003cd4:	2000001c 	.word	0x2000001c
 8003cd8:	0800e6c0 	.word	0x0800e6c0
 8003cdc:	20000a7c 	.word	0x20000a7c
 8003ce0:	20000a88 	.word	0x20000a88
 8003ce4:	200008c8 	.word	0x200008c8
 8003ce8:	20000a8c 	.word	0x20000a8c
 8003cec:	20000a0c 	.word	0x20000a0c
 8003cf0:	20000a10 	.word	0x20000a10
 8003cf4:	20000a14 	.word	0x20000a14
 8003cf8:	20000a18 	.word	0x20000a18
 8003cfc:	20000a1c 	.word	0x20000a1c

08003d00 <FinalizarPreparacion>:

//************************************************************************************************************

void FinalizarPreparacion(void)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	af00      	add	r7, sp, #0
	faseFinal = 0;
 8003d04:	4b2a      	ldr	r3, [pc, #168]	; (8003db0 <FinalizarPreparacion+0xb0>)
 8003d06:	2200      	movs	r2, #0
 8003d08:	701a      	strb	r2, [r3, #0]
	f_preparacion = 0;
 8003d0a:	4b2a      	ldr	r3, [pc, #168]	; (8003db4 <FinalizarPreparacion+0xb4>)
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	701a      	strb	r2, [r3, #0]

	SetRelay(OFF);
 8003d10:	2000      	movs	r0, #0
 8003d12:	f7ff ff2b 	bl	8003b6c <SetRelay>
	SetLED(OFF, AMARILLO);
 8003d16:	2102      	movs	r1, #2
 8003d18:	2000      	movs	r0, #0
 8003d1a:	f7ff ff63 	bl	8003be4 <SetLED>

	vTaskPrioritySet(Handler_Lectura, 2);
 8003d1e:	4b26      	ldr	r3, [pc, #152]	; (8003db8 <FinalizarPreparacion+0xb8>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	2102      	movs	r1, #2
 8003d24:	4618      	mov	r0, r3
 8003d26:	f008 fa1d 	bl	800c164 <vTaskPrioritySet>
	vTaskPrioritySet(Handler_Sensores, 3);	// Desactiva tareas medicion de errores
 8003d2a:	4b24      	ldr	r3, [pc, #144]	; (8003dbc <FinalizarPreparacion+0xbc>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	2103      	movs	r1, #3
 8003d30:	4618      	mov	r0, r3
 8003d32:	f008 fa17 	bl	800c164 <vTaskPrioritySet>
	vTaskPrioritySet(Handler_Anafe, 4);		// ||
 8003d36:	4b22      	ldr	r3, [pc, #136]	; (8003dc0 <FinalizarPreparacion+0xc0>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	2104      	movs	r1, #4
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	f008 fa11 	bl	800c164 <vTaskPrioritySet>
	vTaskPrioritySet(Handler_Timer, 2);		// Desactiva tarea timer
 8003d42:	4b20      	ldr	r3, [pc, #128]	; (8003dc4 <FinalizarPreparacion+0xc4>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	2102      	movs	r1, #2
 8003d48:	4618      	mov	r0, r3
 8003d4a:	f008 fa0b 	bl	800c164 <vTaskPrioritySet>
	vTaskPrioritySet(Handler_Timer2, 2); 	// Desactivo el timer ficticio
 8003d4e:	4b1e      	ldr	r3, [pc, #120]	; (8003dc8 <FinalizarPreparacion+0xc8>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	2102      	movs	r1, #2
 8003d54:	4618      	mov	r0, r3
 8003d56:	f008 fa05 	bl	800c164 <vTaskPrioritySet>

	// Aviso sonoro
	SetBuzzer(ON);
 8003d5a:	2001      	movs	r0, #1
 8003d5c:	f7ff ff24 	bl	8003ba8 <SetBuzzer>
	HAL_Delay(500);
 8003d60:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003d64:	f000 f88a 	bl	8003e7c <HAL_Delay>
	SetBuzzer(OFF);
 8003d68:	2000      	movs	r0, #0
 8003d6a:	f7ff ff1d 	bl	8003ba8 <SetBuzzer>
	HAL_Delay(500);
 8003d6e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003d72:	f000 f883 	bl	8003e7c <HAL_Delay>

	SetBuzzer(ON);
 8003d76:	2001      	movs	r0, #1
 8003d78:	f7ff ff16 	bl	8003ba8 <SetBuzzer>
	HAL_Delay(500);
 8003d7c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003d80:	f000 f87c 	bl	8003e7c <HAL_Delay>
	SetBuzzer(OFF);
 8003d84:	2000      	movs	r0, #0
 8003d86:	f7ff ff0f 	bl	8003ba8 <SetBuzzer>
	HAL_Delay(500);
 8003d8a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003d8e:	f000 f875 	bl	8003e7c <HAL_Delay>

	SetBuzzer(ON);
 8003d92:	2001      	movs	r0, #1
 8003d94:	f7ff ff08 	bl	8003ba8 <SetBuzzer>
	HAL_Delay(500);
 8003d98:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003d9c:	f000 f86e 	bl	8003e7c <HAL_Delay>
	SetBuzzer(OFF);
 8003da0:	2000      	movs	r0, #0
 8003da2:	f7ff ff01 	bl	8003ba8 <SetBuzzer>

	f_preparacion = 0;
 8003da6:	4b03      	ldr	r3, [pc, #12]	; (8003db4 <FinalizarPreparacion+0xb4>)
 8003da8:	2200      	movs	r2, #0
 8003daa:	701a      	strb	r2, [r3, #0]
}
 8003dac:	bf00      	nop
 8003dae:	bd80      	pop	{r7, pc}
 8003db0:	20000a71 	.word	0x20000a71
 8003db4:	20000a72 	.word	0x20000a72
 8003db8:	20000a0c 	.word	0x20000a0c
 8003dbc:	20000a10 	.word	0x20000a10
 8003dc0:	20000a14 	.word	0x20000a14
 8003dc4:	20000a18 	.word	0x20000a18
 8003dc8:	20000a1c 	.word	0x20000a1c

08003dcc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003dcc:	480c      	ldr	r0, [pc, #48]	; (8003e00 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003dce:	490d      	ldr	r1, [pc, #52]	; (8003e04 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003dd0:	4a0d      	ldr	r2, [pc, #52]	; (8003e08 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003dd2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003dd4:	e002      	b.n	8003ddc <LoopCopyDataInit>

08003dd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003dd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003dd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003dda:	3304      	adds	r3, #4

08003ddc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ddc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003dde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003de0:	d3f9      	bcc.n	8003dd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003de2:	4a0a      	ldr	r2, [pc, #40]	; (8003e0c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003de4:	4c0a      	ldr	r4, [pc, #40]	; (8003e10 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003de6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003de8:	e001      	b.n	8003dee <LoopFillZerobss>

08003dea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003dea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003dec:	3204      	adds	r2, #4

08003dee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003dee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003df0:	d3fb      	bcc.n	8003dea <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003df2:	f7fe ff9b 	bl	8002d2c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003df6:	f009 fca3 	bl	800d740 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003dfa:	f7fe f9e7 	bl	80021cc <main>
  bx lr
 8003dfe:	4770      	bx	lr
  ldr r0, =_sdata
 8003e00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003e04:	200000ac 	.word	0x200000ac
  ldr r2, =_sidata
 8003e08:	0800e964 	.word	0x0800e964
  ldr r2, =_sbss
 8003e0c:	200000ac 	.word	0x200000ac
  ldr r4, =_ebss
 8003e10:	20003044 	.word	0x20003044

08003e14 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003e14:	e7fe      	b.n	8003e14 <ADC1_2_IRQHandler>
	...

08003e18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003e1c:	4b08      	ldr	r3, [pc, #32]	; (8003e40 <HAL_Init+0x28>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a07      	ldr	r2, [pc, #28]	; (8003e40 <HAL_Init+0x28>)
 8003e22:	f043 0310 	orr.w	r3, r3, #16
 8003e26:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003e28:	2003      	movs	r0, #3
 8003e2a:	f000 f90b 	bl	8004044 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003e2e:	200f      	movs	r0, #15
 8003e30:	f7fe fe68 	bl	8002b04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003e34:	f7fe fd08 	bl	8002848 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003e38:	2300      	movs	r3, #0
}
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	bd80      	pop	{r7, pc}
 8003e3e:	bf00      	nop
 8003e40:	40022000 	.word	0x40022000

08003e44 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003e44:	b480      	push	{r7}
 8003e46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003e48:	4b05      	ldr	r3, [pc, #20]	; (8003e60 <HAL_IncTick+0x1c>)
 8003e4a:	781b      	ldrb	r3, [r3, #0]
 8003e4c:	461a      	mov	r2, r3
 8003e4e:	4b05      	ldr	r3, [pc, #20]	; (8003e64 <HAL_IncTick+0x20>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4413      	add	r3, r2
 8003e54:	4a03      	ldr	r2, [pc, #12]	; (8003e64 <HAL_IncTick+0x20>)
 8003e56:	6013      	str	r3, [r2, #0]
}
 8003e58:	bf00      	nop
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bc80      	pop	{r7}
 8003e5e:	4770      	bx	lr
 8003e60:	2000002c 	.word	0x2000002c
 8003e64:	20000aa4 	.word	0x20000aa4

08003e68 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	af00      	add	r7, sp, #0
  return uwTick;
 8003e6c:	4b02      	ldr	r3, [pc, #8]	; (8003e78 <HAL_GetTick+0x10>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bc80      	pop	{r7}
 8003e76:	4770      	bx	lr
 8003e78:	20000aa4 	.word	0x20000aa4

08003e7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b084      	sub	sp, #16
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003e84:	f7ff fff0 	bl	8003e68 <HAL_GetTick>
 8003e88:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e94:	d005      	beq.n	8003ea2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003e96:	4b0a      	ldr	r3, [pc, #40]	; (8003ec0 <HAL_Delay+0x44>)
 8003e98:	781b      	ldrb	r3, [r3, #0]
 8003e9a:	461a      	mov	r2, r3
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	4413      	add	r3, r2
 8003ea0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003ea2:	bf00      	nop
 8003ea4:	f7ff ffe0 	bl	8003e68 <HAL_GetTick>
 8003ea8:	4602      	mov	r2, r0
 8003eaa:	68bb      	ldr	r3, [r7, #8]
 8003eac:	1ad3      	subs	r3, r2, r3
 8003eae:	68fa      	ldr	r2, [r7, #12]
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	d8f7      	bhi.n	8003ea4 <HAL_Delay+0x28>
  {
  }
}
 8003eb4:	bf00      	nop
 8003eb6:	bf00      	nop
 8003eb8:	3710      	adds	r7, #16
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}
 8003ebe:	bf00      	nop
 8003ec0:	2000002c 	.word	0x2000002c

08003ec4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b085      	sub	sp, #20
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	f003 0307 	and.w	r3, r3, #7
 8003ed2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ed4:	4b0c      	ldr	r3, [pc, #48]	; (8003f08 <__NVIC_SetPriorityGrouping+0x44>)
 8003ed6:	68db      	ldr	r3, [r3, #12]
 8003ed8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003eda:	68ba      	ldr	r2, [r7, #8]
 8003edc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ee8:	68bb      	ldr	r3, [r7, #8]
 8003eea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003eec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003ef0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ef4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ef6:	4a04      	ldr	r2, [pc, #16]	; (8003f08 <__NVIC_SetPriorityGrouping+0x44>)
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	60d3      	str	r3, [r2, #12]
}
 8003efc:	bf00      	nop
 8003efe:	3714      	adds	r7, #20
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bc80      	pop	{r7}
 8003f04:	4770      	bx	lr
 8003f06:	bf00      	nop
 8003f08:	e000ed00 	.word	0xe000ed00

08003f0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f10:	4b04      	ldr	r3, [pc, #16]	; (8003f24 <__NVIC_GetPriorityGrouping+0x18>)
 8003f12:	68db      	ldr	r3, [r3, #12]
 8003f14:	0a1b      	lsrs	r3, r3, #8
 8003f16:	f003 0307 	and.w	r3, r3, #7
}
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bc80      	pop	{r7}
 8003f20:	4770      	bx	lr
 8003f22:	bf00      	nop
 8003f24:	e000ed00 	.word	0xe000ed00

08003f28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	b083      	sub	sp, #12
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	4603      	mov	r3, r0
 8003f30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	db0b      	blt.n	8003f52 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f3a:	79fb      	ldrb	r3, [r7, #7]
 8003f3c:	f003 021f 	and.w	r2, r3, #31
 8003f40:	4906      	ldr	r1, [pc, #24]	; (8003f5c <__NVIC_EnableIRQ+0x34>)
 8003f42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f46:	095b      	lsrs	r3, r3, #5
 8003f48:	2001      	movs	r0, #1
 8003f4a:	fa00 f202 	lsl.w	r2, r0, r2
 8003f4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003f52:	bf00      	nop
 8003f54:	370c      	adds	r7, #12
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bc80      	pop	{r7}
 8003f5a:	4770      	bx	lr
 8003f5c:	e000e100 	.word	0xe000e100

08003f60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f60:	b480      	push	{r7}
 8003f62:	b083      	sub	sp, #12
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	4603      	mov	r3, r0
 8003f68:	6039      	str	r1, [r7, #0]
 8003f6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	db0a      	blt.n	8003f8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	b2da      	uxtb	r2, r3
 8003f78:	490c      	ldr	r1, [pc, #48]	; (8003fac <__NVIC_SetPriority+0x4c>)
 8003f7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f7e:	0112      	lsls	r2, r2, #4
 8003f80:	b2d2      	uxtb	r2, r2
 8003f82:	440b      	add	r3, r1
 8003f84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003f88:	e00a      	b.n	8003fa0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	b2da      	uxtb	r2, r3
 8003f8e:	4908      	ldr	r1, [pc, #32]	; (8003fb0 <__NVIC_SetPriority+0x50>)
 8003f90:	79fb      	ldrb	r3, [r7, #7]
 8003f92:	f003 030f 	and.w	r3, r3, #15
 8003f96:	3b04      	subs	r3, #4
 8003f98:	0112      	lsls	r2, r2, #4
 8003f9a:	b2d2      	uxtb	r2, r2
 8003f9c:	440b      	add	r3, r1
 8003f9e:	761a      	strb	r2, [r3, #24]
}
 8003fa0:	bf00      	nop
 8003fa2:	370c      	adds	r7, #12
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bc80      	pop	{r7}
 8003fa8:	4770      	bx	lr
 8003faa:	bf00      	nop
 8003fac:	e000e100 	.word	0xe000e100
 8003fb0:	e000ed00 	.word	0xe000ed00

08003fb4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b089      	sub	sp, #36	; 0x24
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	60f8      	str	r0, [r7, #12]
 8003fbc:	60b9      	str	r1, [r7, #8]
 8003fbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	f003 0307 	and.w	r3, r3, #7
 8003fc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003fc8:	69fb      	ldr	r3, [r7, #28]
 8003fca:	f1c3 0307 	rsb	r3, r3, #7
 8003fce:	2b04      	cmp	r3, #4
 8003fd0:	bf28      	it	cs
 8003fd2:	2304      	movcs	r3, #4
 8003fd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003fd6:	69fb      	ldr	r3, [r7, #28]
 8003fd8:	3304      	adds	r3, #4
 8003fda:	2b06      	cmp	r3, #6
 8003fdc:	d902      	bls.n	8003fe4 <NVIC_EncodePriority+0x30>
 8003fde:	69fb      	ldr	r3, [r7, #28]
 8003fe0:	3b03      	subs	r3, #3
 8003fe2:	e000      	b.n	8003fe6 <NVIC_EncodePriority+0x32>
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fe8:	f04f 32ff 	mov.w	r2, #4294967295
 8003fec:	69bb      	ldr	r3, [r7, #24]
 8003fee:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff2:	43da      	mvns	r2, r3
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	401a      	ands	r2, r3
 8003ff8:	697b      	ldr	r3, [r7, #20]
 8003ffa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ffc:	f04f 31ff 	mov.w	r1, #4294967295
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	fa01 f303 	lsl.w	r3, r1, r3
 8004006:	43d9      	mvns	r1, r3
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800400c:	4313      	orrs	r3, r2
         );
}
 800400e:	4618      	mov	r0, r3
 8004010:	3724      	adds	r7, #36	; 0x24
 8004012:	46bd      	mov	sp, r7
 8004014:	bc80      	pop	{r7}
 8004016:	4770      	bx	lr

08004018 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8004018:	b480      	push	{r7}
 800401a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800401c:	f3bf 8f4f 	dsb	sy
}
 8004020:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8004022:	4b06      	ldr	r3, [pc, #24]	; (800403c <__NVIC_SystemReset+0x24>)
 8004024:	68db      	ldr	r3, [r3, #12]
 8004026:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800402a:	4904      	ldr	r1, [pc, #16]	; (800403c <__NVIC_SystemReset+0x24>)
 800402c:	4b04      	ldr	r3, [pc, #16]	; (8004040 <__NVIC_SystemReset+0x28>)
 800402e:	4313      	orrs	r3, r2
 8004030:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8004032:	f3bf 8f4f 	dsb	sy
}
 8004036:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8004038:	bf00      	nop
 800403a:	e7fd      	b.n	8004038 <__NVIC_SystemReset+0x20>
 800403c:	e000ed00 	.word	0xe000ed00
 8004040:	05fa0004 	.word	0x05fa0004

08004044 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b082      	sub	sp, #8
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800404c:	6878      	ldr	r0, [r7, #4]
 800404e:	f7ff ff39 	bl	8003ec4 <__NVIC_SetPriorityGrouping>
}
 8004052:	bf00      	nop
 8004054:	3708      	adds	r7, #8
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}

0800405a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800405a:	b580      	push	{r7, lr}
 800405c:	b086      	sub	sp, #24
 800405e:	af00      	add	r7, sp, #0
 8004060:	4603      	mov	r3, r0
 8004062:	60b9      	str	r1, [r7, #8]
 8004064:	607a      	str	r2, [r7, #4]
 8004066:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004068:	2300      	movs	r3, #0
 800406a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800406c:	f7ff ff4e 	bl	8003f0c <__NVIC_GetPriorityGrouping>
 8004070:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004072:	687a      	ldr	r2, [r7, #4]
 8004074:	68b9      	ldr	r1, [r7, #8]
 8004076:	6978      	ldr	r0, [r7, #20]
 8004078:	f7ff ff9c 	bl	8003fb4 <NVIC_EncodePriority>
 800407c:	4602      	mov	r2, r0
 800407e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004082:	4611      	mov	r1, r2
 8004084:	4618      	mov	r0, r3
 8004086:	f7ff ff6b 	bl	8003f60 <__NVIC_SetPriority>
}
 800408a:	bf00      	nop
 800408c:	3718      	adds	r7, #24
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}

08004092 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004092:	b580      	push	{r7, lr}
 8004094:	b082      	sub	sp, #8
 8004096:	af00      	add	r7, sp, #0
 8004098:	4603      	mov	r3, r0
 800409a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800409c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040a0:	4618      	mov	r0, r3
 80040a2:	f7ff ff41 	bl	8003f28 <__NVIC_EnableIRQ>
}
 80040a6:	bf00      	nop
 80040a8:	3708      	adds	r7, #8
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}

080040ae <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 80040ae:	b580      	push	{r7, lr}
 80040b0:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 80040b2:	f7ff ffb1 	bl	8004018 <__NVIC_SystemReset>

080040b6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80040b6:	b480      	push	{r7}
 80040b8:	b085      	sub	sp, #20
 80040ba:	af00      	add	r7, sp, #0
 80040bc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040be:	2300      	movs	r3, #0
 80040c0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80040c8:	2b02      	cmp	r3, #2
 80040ca:	d008      	beq.n	80040de <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2204      	movs	r2, #4
 80040d0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2200      	movs	r2, #0
 80040d6:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	e020      	b.n	8004120 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f022 020e 	bic.w	r2, r2, #14
 80040ec:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f022 0201 	bic.w	r2, r2, #1
 80040fc:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004106:	2101      	movs	r1, #1
 8004108:	fa01 f202 	lsl.w	r2, r1, r2
 800410c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2201      	movs	r2, #1
 8004112:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2200      	movs	r2, #0
 800411a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800411e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004120:	4618      	mov	r0, r3
 8004122:	3714      	adds	r7, #20
 8004124:	46bd      	mov	sp, r7
 8004126:	bc80      	pop	{r7}
 8004128:	4770      	bx	lr
	...

0800412c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800412c:	b580      	push	{r7, lr}
 800412e:	b084      	sub	sp, #16
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004134:	2300      	movs	r3, #0
 8004136:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800413e:	2b02      	cmp	r3, #2
 8004140:	d005      	beq.n	800414e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2204      	movs	r2, #4
 8004146:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	73fb      	strb	r3, [r7, #15]
 800414c:	e051      	b.n	80041f2 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f022 020e 	bic.w	r2, r2, #14
 800415c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f022 0201 	bic.w	r2, r2, #1
 800416c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4a22      	ldr	r2, [pc, #136]	; (80041fc <HAL_DMA_Abort_IT+0xd0>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d029      	beq.n	80041cc <HAL_DMA_Abort_IT+0xa0>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a20      	ldr	r2, [pc, #128]	; (8004200 <HAL_DMA_Abort_IT+0xd4>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d022      	beq.n	80041c8 <HAL_DMA_Abort_IT+0x9c>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4a1f      	ldr	r2, [pc, #124]	; (8004204 <HAL_DMA_Abort_IT+0xd8>)
 8004188:	4293      	cmp	r3, r2
 800418a:	d01a      	beq.n	80041c2 <HAL_DMA_Abort_IT+0x96>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a1d      	ldr	r2, [pc, #116]	; (8004208 <HAL_DMA_Abort_IT+0xdc>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d012      	beq.n	80041bc <HAL_DMA_Abort_IT+0x90>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4a1c      	ldr	r2, [pc, #112]	; (800420c <HAL_DMA_Abort_IT+0xe0>)
 800419c:	4293      	cmp	r3, r2
 800419e:	d00a      	beq.n	80041b6 <HAL_DMA_Abort_IT+0x8a>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4a1a      	ldr	r2, [pc, #104]	; (8004210 <HAL_DMA_Abort_IT+0xe4>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d102      	bne.n	80041b0 <HAL_DMA_Abort_IT+0x84>
 80041aa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80041ae:	e00e      	b.n	80041ce <HAL_DMA_Abort_IT+0xa2>
 80041b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80041b4:	e00b      	b.n	80041ce <HAL_DMA_Abort_IT+0xa2>
 80041b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80041ba:	e008      	b.n	80041ce <HAL_DMA_Abort_IT+0xa2>
 80041bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80041c0:	e005      	b.n	80041ce <HAL_DMA_Abort_IT+0xa2>
 80041c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041c6:	e002      	b.n	80041ce <HAL_DMA_Abort_IT+0xa2>
 80041c8:	2310      	movs	r3, #16
 80041ca:	e000      	b.n	80041ce <HAL_DMA_Abort_IT+0xa2>
 80041cc:	2301      	movs	r3, #1
 80041ce:	4a11      	ldr	r2, [pc, #68]	; (8004214 <HAL_DMA_Abort_IT+0xe8>)
 80041d0:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2201      	movs	r2, #1
 80041d6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2200      	movs	r2, #0
 80041de:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d003      	beq.n	80041f2 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	4798      	blx	r3
    } 
  }
  return status;
 80041f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80041f4:	4618      	mov	r0, r3
 80041f6:	3710      	adds	r7, #16
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bd80      	pop	{r7, pc}
 80041fc:	40020008 	.word	0x40020008
 8004200:	4002001c 	.word	0x4002001c
 8004204:	40020030 	.word	0x40020030
 8004208:	40020044 	.word	0x40020044
 800420c:	40020058 	.word	0x40020058
 8004210:	4002006c 	.word	0x4002006c
 8004214:	40020000 	.word	0x40020000

08004218 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004218:	b480      	push	{r7}
 800421a:	b08b      	sub	sp, #44	; 0x2c
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
 8004220:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004222:	2300      	movs	r3, #0
 8004224:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004226:	2300      	movs	r3, #0
 8004228:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800422a:	e169      	b.n	8004500 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800422c:	2201      	movs	r2, #1
 800422e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004230:	fa02 f303 	lsl.w	r3, r2, r3
 8004234:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	69fa      	ldr	r2, [r7, #28]
 800423c:	4013      	ands	r3, r2
 800423e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004240:	69ba      	ldr	r2, [r7, #24]
 8004242:	69fb      	ldr	r3, [r7, #28]
 8004244:	429a      	cmp	r2, r3
 8004246:	f040 8158 	bne.w	80044fa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	4a9a      	ldr	r2, [pc, #616]	; (80044b8 <HAL_GPIO_Init+0x2a0>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d05e      	beq.n	8004312 <HAL_GPIO_Init+0xfa>
 8004254:	4a98      	ldr	r2, [pc, #608]	; (80044b8 <HAL_GPIO_Init+0x2a0>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d875      	bhi.n	8004346 <HAL_GPIO_Init+0x12e>
 800425a:	4a98      	ldr	r2, [pc, #608]	; (80044bc <HAL_GPIO_Init+0x2a4>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d058      	beq.n	8004312 <HAL_GPIO_Init+0xfa>
 8004260:	4a96      	ldr	r2, [pc, #600]	; (80044bc <HAL_GPIO_Init+0x2a4>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d86f      	bhi.n	8004346 <HAL_GPIO_Init+0x12e>
 8004266:	4a96      	ldr	r2, [pc, #600]	; (80044c0 <HAL_GPIO_Init+0x2a8>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d052      	beq.n	8004312 <HAL_GPIO_Init+0xfa>
 800426c:	4a94      	ldr	r2, [pc, #592]	; (80044c0 <HAL_GPIO_Init+0x2a8>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d869      	bhi.n	8004346 <HAL_GPIO_Init+0x12e>
 8004272:	4a94      	ldr	r2, [pc, #592]	; (80044c4 <HAL_GPIO_Init+0x2ac>)
 8004274:	4293      	cmp	r3, r2
 8004276:	d04c      	beq.n	8004312 <HAL_GPIO_Init+0xfa>
 8004278:	4a92      	ldr	r2, [pc, #584]	; (80044c4 <HAL_GPIO_Init+0x2ac>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d863      	bhi.n	8004346 <HAL_GPIO_Init+0x12e>
 800427e:	4a92      	ldr	r2, [pc, #584]	; (80044c8 <HAL_GPIO_Init+0x2b0>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d046      	beq.n	8004312 <HAL_GPIO_Init+0xfa>
 8004284:	4a90      	ldr	r2, [pc, #576]	; (80044c8 <HAL_GPIO_Init+0x2b0>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d85d      	bhi.n	8004346 <HAL_GPIO_Init+0x12e>
 800428a:	2b12      	cmp	r3, #18
 800428c:	d82a      	bhi.n	80042e4 <HAL_GPIO_Init+0xcc>
 800428e:	2b12      	cmp	r3, #18
 8004290:	d859      	bhi.n	8004346 <HAL_GPIO_Init+0x12e>
 8004292:	a201      	add	r2, pc, #4	; (adr r2, 8004298 <HAL_GPIO_Init+0x80>)
 8004294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004298:	08004313 	.word	0x08004313
 800429c:	080042ed 	.word	0x080042ed
 80042a0:	080042ff 	.word	0x080042ff
 80042a4:	08004341 	.word	0x08004341
 80042a8:	08004347 	.word	0x08004347
 80042ac:	08004347 	.word	0x08004347
 80042b0:	08004347 	.word	0x08004347
 80042b4:	08004347 	.word	0x08004347
 80042b8:	08004347 	.word	0x08004347
 80042bc:	08004347 	.word	0x08004347
 80042c0:	08004347 	.word	0x08004347
 80042c4:	08004347 	.word	0x08004347
 80042c8:	08004347 	.word	0x08004347
 80042cc:	08004347 	.word	0x08004347
 80042d0:	08004347 	.word	0x08004347
 80042d4:	08004347 	.word	0x08004347
 80042d8:	08004347 	.word	0x08004347
 80042dc:	080042f5 	.word	0x080042f5
 80042e0:	08004309 	.word	0x08004309
 80042e4:	4a79      	ldr	r2, [pc, #484]	; (80044cc <HAL_GPIO_Init+0x2b4>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d013      	beq.n	8004312 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80042ea:	e02c      	b.n	8004346 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	68db      	ldr	r3, [r3, #12]
 80042f0:	623b      	str	r3, [r7, #32]
          break;
 80042f2:	e029      	b.n	8004348 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	68db      	ldr	r3, [r3, #12]
 80042f8:	3304      	adds	r3, #4
 80042fa:	623b      	str	r3, [r7, #32]
          break;
 80042fc:	e024      	b.n	8004348 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	68db      	ldr	r3, [r3, #12]
 8004302:	3308      	adds	r3, #8
 8004304:	623b      	str	r3, [r7, #32]
          break;
 8004306:	e01f      	b.n	8004348 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	68db      	ldr	r3, [r3, #12]
 800430c:	330c      	adds	r3, #12
 800430e:	623b      	str	r3, [r7, #32]
          break;
 8004310:	e01a      	b.n	8004348 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d102      	bne.n	8004320 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800431a:	2304      	movs	r3, #4
 800431c:	623b      	str	r3, [r7, #32]
          break;
 800431e:	e013      	b.n	8004348 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	2b01      	cmp	r3, #1
 8004326:	d105      	bne.n	8004334 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004328:	2308      	movs	r3, #8
 800432a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	69fa      	ldr	r2, [r7, #28]
 8004330:	611a      	str	r2, [r3, #16]
          break;
 8004332:	e009      	b.n	8004348 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004334:	2308      	movs	r3, #8
 8004336:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	69fa      	ldr	r2, [r7, #28]
 800433c:	615a      	str	r2, [r3, #20]
          break;
 800433e:	e003      	b.n	8004348 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004340:	2300      	movs	r3, #0
 8004342:	623b      	str	r3, [r7, #32]
          break;
 8004344:	e000      	b.n	8004348 <HAL_GPIO_Init+0x130>
          break;
 8004346:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004348:	69bb      	ldr	r3, [r7, #24]
 800434a:	2bff      	cmp	r3, #255	; 0xff
 800434c:	d801      	bhi.n	8004352 <HAL_GPIO_Init+0x13a>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	e001      	b.n	8004356 <HAL_GPIO_Init+0x13e>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	3304      	adds	r3, #4
 8004356:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004358:	69bb      	ldr	r3, [r7, #24]
 800435a:	2bff      	cmp	r3, #255	; 0xff
 800435c:	d802      	bhi.n	8004364 <HAL_GPIO_Init+0x14c>
 800435e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004360:	009b      	lsls	r3, r3, #2
 8004362:	e002      	b.n	800436a <HAL_GPIO_Init+0x152>
 8004364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004366:	3b08      	subs	r3, #8
 8004368:	009b      	lsls	r3, r3, #2
 800436a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	210f      	movs	r1, #15
 8004372:	693b      	ldr	r3, [r7, #16]
 8004374:	fa01 f303 	lsl.w	r3, r1, r3
 8004378:	43db      	mvns	r3, r3
 800437a:	401a      	ands	r2, r3
 800437c:	6a39      	ldr	r1, [r7, #32]
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	fa01 f303 	lsl.w	r3, r1, r3
 8004384:	431a      	orrs	r2, r3
 8004386:	697b      	ldr	r3, [r7, #20]
 8004388:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004392:	2b00      	cmp	r3, #0
 8004394:	f000 80b1 	beq.w	80044fa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004398:	4b4d      	ldr	r3, [pc, #308]	; (80044d0 <HAL_GPIO_Init+0x2b8>)
 800439a:	699b      	ldr	r3, [r3, #24]
 800439c:	4a4c      	ldr	r2, [pc, #304]	; (80044d0 <HAL_GPIO_Init+0x2b8>)
 800439e:	f043 0301 	orr.w	r3, r3, #1
 80043a2:	6193      	str	r3, [r2, #24]
 80043a4:	4b4a      	ldr	r3, [pc, #296]	; (80044d0 <HAL_GPIO_Init+0x2b8>)
 80043a6:	699b      	ldr	r3, [r3, #24]
 80043a8:	f003 0301 	and.w	r3, r3, #1
 80043ac:	60bb      	str	r3, [r7, #8]
 80043ae:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80043b0:	4a48      	ldr	r2, [pc, #288]	; (80044d4 <HAL_GPIO_Init+0x2bc>)
 80043b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043b4:	089b      	lsrs	r3, r3, #2
 80043b6:	3302      	adds	r3, #2
 80043b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043bc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80043be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043c0:	f003 0303 	and.w	r3, r3, #3
 80043c4:	009b      	lsls	r3, r3, #2
 80043c6:	220f      	movs	r2, #15
 80043c8:	fa02 f303 	lsl.w	r3, r2, r3
 80043cc:	43db      	mvns	r3, r3
 80043ce:	68fa      	ldr	r2, [r7, #12]
 80043d0:	4013      	ands	r3, r2
 80043d2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	4a40      	ldr	r2, [pc, #256]	; (80044d8 <HAL_GPIO_Init+0x2c0>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d013      	beq.n	8004404 <HAL_GPIO_Init+0x1ec>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	4a3f      	ldr	r2, [pc, #252]	; (80044dc <HAL_GPIO_Init+0x2c4>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d00d      	beq.n	8004400 <HAL_GPIO_Init+0x1e8>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	4a3e      	ldr	r2, [pc, #248]	; (80044e0 <HAL_GPIO_Init+0x2c8>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d007      	beq.n	80043fc <HAL_GPIO_Init+0x1e4>
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	4a3d      	ldr	r2, [pc, #244]	; (80044e4 <HAL_GPIO_Init+0x2cc>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d101      	bne.n	80043f8 <HAL_GPIO_Init+0x1e0>
 80043f4:	2303      	movs	r3, #3
 80043f6:	e006      	b.n	8004406 <HAL_GPIO_Init+0x1ee>
 80043f8:	2304      	movs	r3, #4
 80043fa:	e004      	b.n	8004406 <HAL_GPIO_Init+0x1ee>
 80043fc:	2302      	movs	r3, #2
 80043fe:	e002      	b.n	8004406 <HAL_GPIO_Init+0x1ee>
 8004400:	2301      	movs	r3, #1
 8004402:	e000      	b.n	8004406 <HAL_GPIO_Init+0x1ee>
 8004404:	2300      	movs	r3, #0
 8004406:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004408:	f002 0203 	and.w	r2, r2, #3
 800440c:	0092      	lsls	r2, r2, #2
 800440e:	4093      	lsls	r3, r2
 8004410:	68fa      	ldr	r2, [r7, #12]
 8004412:	4313      	orrs	r3, r2
 8004414:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004416:	492f      	ldr	r1, [pc, #188]	; (80044d4 <HAL_GPIO_Init+0x2bc>)
 8004418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800441a:	089b      	lsrs	r3, r3, #2
 800441c:	3302      	adds	r3, #2
 800441e:	68fa      	ldr	r2, [r7, #12]
 8004420:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800442c:	2b00      	cmp	r3, #0
 800442e:	d006      	beq.n	800443e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004430:	4b2d      	ldr	r3, [pc, #180]	; (80044e8 <HAL_GPIO_Init+0x2d0>)
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	492c      	ldr	r1, [pc, #176]	; (80044e8 <HAL_GPIO_Init+0x2d0>)
 8004436:	69bb      	ldr	r3, [r7, #24]
 8004438:	4313      	orrs	r3, r2
 800443a:	600b      	str	r3, [r1, #0]
 800443c:	e006      	b.n	800444c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800443e:	4b2a      	ldr	r3, [pc, #168]	; (80044e8 <HAL_GPIO_Init+0x2d0>)
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	69bb      	ldr	r3, [r7, #24]
 8004444:	43db      	mvns	r3, r3
 8004446:	4928      	ldr	r1, [pc, #160]	; (80044e8 <HAL_GPIO_Init+0x2d0>)
 8004448:	4013      	ands	r3, r2
 800444a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004454:	2b00      	cmp	r3, #0
 8004456:	d006      	beq.n	8004466 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004458:	4b23      	ldr	r3, [pc, #140]	; (80044e8 <HAL_GPIO_Init+0x2d0>)
 800445a:	685a      	ldr	r2, [r3, #4]
 800445c:	4922      	ldr	r1, [pc, #136]	; (80044e8 <HAL_GPIO_Init+0x2d0>)
 800445e:	69bb      	ldr	r3, [r7, #24]
 8004460:	4313      	orrs	r3, r2
 8004462:	604b      	str	r3, [r1, #4]
 8004464:	e006      	b.n	8004474 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004466:	4b20      	ldr	r3, [pc, #128]	; (80044e8 <HAL_GPIO_Init+0x2d0>)
 8004468:	685a      	ldr	r2, [r3, #4]
 800446a:	69bb      	ldr	r3, [r7, #24]
 800446c:	43db      	mvns	r3, r3
 800446e:	491e      	ldr	r1, [pc, #120]	; (80044e8 <HAL_GPIO_Init+0x2d0>)
 8004470:	4013      	ands	r3, r2
 8004472:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800447c:	2b00      	cmp	r3, #0
 800447e:	d006      	beq.n	800448e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004480:	4b19      	ldr	r3, [pc, #100]	; (80044e8 <HAL_GPIO_Init+0x2d0>)
 8004482:	689a      	ldr	r2, [r3, #8]
 8004484:	4918      	ldr	r1, [pc, #96]	; (80044e8 <HAL_GPIO_Init+0x2d0>)
 8004486:	69bb      	ldr	r3, [r7, #24]
 8004488:	4313      	orrs	r3, r2
 800448a:	608b      	str	r3, [r1, #8]
 800448c:	e006      	b.n	800449c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800448e:	4b16      	ldr	r3, [pc, #88]	; (80044e8 <HAL_GPIO_Init+0x2d0>)
 8004490:	689a      	ldr	r2, [r3, #8]
 8004492:	69bb      	ldr	r3, [r7, #24]
 8004494:	43db      	mvns	r3, r3
 8004496:	4914      	ldr	r1, [pc, #80]	; (80044e8 <HAL_GPIO_Init+0x2d0>)
 8004498:	4013      	ands	r3, r2
 800449a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d021      	beq.n	80044ec <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80044a8:	4b0f      	ldr	r3, [pc, #60]	; (80044e8 <HAL_GPIO_Init+0x2d0>)
 80044aa:	68da      	ldr	r2, [r3, #12]
 80044ac:	490e      	ldr	r1, [pc, #56]	; (80044e8 <HAL_GPIO_Init+0x2d0>)
 80044ae:	69bb      	ldr	r3, [r7, #24]
 80044b0:	4313      	orrs	r3, r2
 80044b2:	60cb      	str	r3, [r1, #12]
 80044b4:	e021      	b.n	80044fa <HAL_GPIO_Init+0x2e2>
 80044b6:	bf00      	nop
 80044b8:	10320000 	.word	0x10320000
 80044bc:	10310000 	.word	0x10310000
 80044c0:	10220000 	.word	0x10220000
 80044c4:	10210000 	.word	0x10210000
 80044c8:	10120000 	.word	0x10120000
 80044cc:	10110000 	.word	0x10110000
 80044d0:	40021000 	.word	0x40021000
 80044d4:	40010000 	.word	0x40010000
 80044d8:	40010800 	.word	0x40010800
 80044dc:	40010c00 	.word	0x40010c00
 80044e0:	40011000 	.word	0x40011000
 80044e4:	40011400 	.word	0x40011400
 80044e8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80044ec:	4b0b      	ldr	r3, [pc, #44]	; (800451c <HAL_GPIO_Init+0x304>)
 80044ee:	68da      	ldr	r2, [r3, #12]
 80044f0:	69bb      	ldr	r3, [r7, #24]
 80044f2:	43db      	mvns	r3, r3
 80044f4:	4909      	ldr	r1, [pc, #36]	; (800451c <HAL_GPIO_Init+0x304>)
 80044f6:	4013      	ands	r3, r2
 80044f8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80044fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044fc:	3301      	adds	r3, #1
 80044fe:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004506:	fa22 f303 	lsr.w	r3, r2, r3
 800450a:	2b00      	cmp	r3, #0
 800450c:	f47f ae8e 	bne.w	800422c <HAL_GPIO_Init+0x14>
  }
}
 8004510:	bf00      	nop
 8004512:	bf00      	nop
 8004514:	372c      	adds	r7, #44	; 0x2c
 8004516:	46bd      	mov	sp, r7
 8004518:	bc80      	pop	{r7}
 800451a:	4770      	bx	lr
 800451c:	40010400 	.word	0x40010400

08004520 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004520:	b480      	push	{r7}
 8004522:	b085      	sub	sp, #20
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
 8004528:	460b      	mov	r3, r1
 800452a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	689a      	ldr	r2, [r3, #8]
 8004530:	887b      	ldrh	r3, [r7, #2]
 8004532:	4013      	ands	r3, r2
 8004534:	2b00      	cmp	r3, #0
 8004536:	d002      	beq.n	800453e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004538:	2301      	movs	r3, #1
 800453a:	73fb      	strb	r3, [r7, #15]
 800453c:	e001      	b.n	8004542 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800453e:	2300      	movs	r3, #0
 8004540:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004542:	7bfb      	ldrb	r3, [r7, #15]
}
 8004544:	4618      	mov	r0, r3
 8004546:	3714      	adds	r7, #20
 8004548:	46bd      	mov	sp, r7
 800454a:	bc80      	pop	{r7}
 800454c:	4770      	bx	lr

0800454e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800454e:	b480      	push	{r7}
 8004550:	b083      	sub	sp, #12
 8004552:	af00      	add	r7, sp, #0
 8004554:	6078      	str	r0, [r7, #4]
 8004556:	460b      	mov	r3, r1
 8004558:	807b      	strh	r3, [r7, #2]
 800455a:	4613      	mov	r3, r2
 800455c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800455e:	787b      	ldrb	r3, [r7, #1]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d003      	beq.n	800456c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004564:	887a      	ldrh	r2, [r7, #2]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800456a:	e003      	b.n	8004574 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800456c:	887b      	ldrh	r3, [r7, #2]
 800456e:	041a      	lsls	r2, r3, #16
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	611a      	str	r2, [r3, #16]
}
 8004574:	bf00      	nop
 8004576:	370c      	adds	r7, #12
 8004578:	46bd      	mov	sp, r7
 800457a:	bc80      	pop	{r7}
 800457c:	4770      	bx	lr
	...

08004580 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b084      	sub	sp, #16
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d101      	bne.n	8004592 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800458e:	2301      	movs	r3, #1
 8004590:	e12b      	b.n	80047ea <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004598:	b2db      	uxtb	r3, r3
 800459a:	2b00      	cmp	r3, #0
 800459c:	d106      	bne.n	80045ac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2200      	movs	r2, #0
 80045a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80045a6:	6878      	ldr	r0, [r7, #4]
 80045a8:	f7fe f986 	bl	80028b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2224      	movs	r2, #36	; 0x24
 80045b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	681a      	ldr	r2, [r3, #0]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f022 0201 	bic.w	r2, r2, #1
 80045c2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	681a      	ldr	r2, [r3, #0]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80045d2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	681a      	ldr	r2, [r3, #0]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80045e2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80045e4:	f000 fff6 	bl	80055d4 <HAL_RCC_GetPCLK1Freq>
 80045e8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	4a81      	ldr	r2, [pc, #516]	; (80047f4 <HAL_I2C_Init+0x274>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d807      	bhi.n	8004604 <HAL_I2C_Init+0x84>
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	4a80      	ldr	r2, [pc, #512]	; (80047f8 <HAL_I2C_Init+0x278>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	bf94      	ite	ls
 80045fc:	2301      	movls	r3, #1
 80045fe:	2300      	movhi	r3, #0
 8004600:	b2db      	uxtb	r3, r3
 8004602:	e006      	b.n	8004612 <HAL_I2C_Init+0x92>
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	4a7d      	ldr	r2, [pc, #500]	; (80047fc <HAL_I2C_Init+0x27c>)
 8004608:	4293      	cmp	r3, r2
 800460a:	bf94      	ite	ls
 800460c:	2301      	movls	r3, #1
 800460e:	2300      	movhi	r3, #0
 8004610:	b2db      	uxtb	r3, r3
 8004612:	2b00      	cmp	r3, #0
 8004614:	d001      	beq.n	800461a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004616:	2301      	movs	r3, #1
 8004618:	e0e7      	b.n	80047ea <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	4a78      	ldr	r2, [pc, #480]	; (8004800 <HAL_I2C_Init+0x280>)
 800461e:	fba2 2303 	umull	r2, r3, r2, r3
 8004622:	0c9b      	lsrs	r3, r3, #18
 8004624:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	68ba      	ldr	r2, [r7, #8]
 8004636:	430a      	orrs	r2, r1
 8004638:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	6a1b      	ldr	r3, [r3, #32]
 8004640:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	4a6a      	ldr	r2, [pc, #424]	; (80047f4 <HAL_I2C_Init+0x274>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d802      	bhi.n	8004654 <HAL_I2C_Init+0xd4>
 800464e:	68bb      	ldr	r3, [r7, #8]
 8004650:	3301      	adds	r3, #1
 8004652:	e009      	b.n	8004668 <HAL_I2C_Init+0xe8>
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800465a:	fb02 f303 	mul.w	r3, r2, r3
 800465e:	4a69      	ldr	r2, [pc, #420]	; (8004804 <HAL_I2C_Init+0x284>)
 8004660:	fba2 2303 	umull	r2, r3, r2, r3
 8004664:	099b      	lsrs	r3, r3, #6
 8004666:	3301      	adds	r3, #1
 8004668:	687a      	ldr	r2, [r7, #4]
 800466a:	6812      	ldr	r2, [r2, #0]
 800466c:	430b      	orrs	r3, r1
 800466e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	69db      	ldr	r3, [r3, #28]
 8004676:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800467a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	495c      	ldr	r1, [pc, #368]	; (80047f4 <HAL_I2C_Init+0x274>)
 8004684:	428b      	cmp	r3, r1
 8004686:	d819      	bhi.n	80046bc <HAL_I2C_Init+0x13c>
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	1e59      	subs	r1, r3, #1
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	005b      	lsls	r3, r3, #1
 8004692:	fbb1 f3f3 	udiv	r3, r1, r3
 8004696:	1c59      	adds	r1, r3, #1
 8004698:	f640 73fc 	movw	r3, #4092	; 0xffc
 800469c:	400b      	ands	r3, r1
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d00a      	beq.n	80046b8 <HAL_I2C_Init+0x138>
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	1e59      	subs	r1, r3, #1
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	005b      	lsls	r3, r3, #1
 80046ac:	fbb1 f3f3 	udiv	r3, r1, r3
 80046b0:	3301      	adds	r3, #1
 80046b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046b6:	e051      	b.n	800475c <HAL_I2C_Init+0x1dc>
 80046b8:	2304      	movs	r3, #4
 80046ba:	e04f      	b.n	800475c <HAL_I2C_Init+0x1dc>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	689b      	ldr	r3, [r3, #8]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d111      	bne.n	80046e8 <HAL_I2C_Init+0x168>
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	1e58      	subs	r0, r3, #1
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6859      	ldr	r1, [r3, #4]
 80046cc:	460b      	mov	r3, r1
 80046ce:	005b      	lsls	r3, r3, #1
 80046d0:	440b      	add	r3, r1
 80046d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80046d6:	3301      	adds	r3, #1
 80046d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046dc:	2b00      	cmp	r3, #0
 80046de:	bf0c      	ite	eq
 80046e0:	2301      	moveq	r3, #1
 80046e2:	2300      	movne	r3, #0
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	e012      	b.n	800470e <HAL_I2C_Init+0x18e>
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	1e58      	subs	r0, r3, #1
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6859      	ldr	r1, [r3, #4]
 80046f0:	460b      	mov	r3, r1
 80046f2:	009b      	lsls	r3, r3, #2
 80046f4:	440b      	add	r3, r1
 80046f6:	0099      	lsls	r1, r3, #2
 80046f8:	440b      	add	r3, r1
 80046fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80046fe:	3301      	adds	r3, #1
 8004700:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004704:	2b00      	cmp	r3, #0
 8004706:	bf0c      	ite	eq
 8004708:	2301      	moveq	r3, #1
 800470a:	2300      	movne	r3, #0
 800470c:	b2db      	uxtb	r3, r3
 800470e:	2b00      	cmp	r3, #0
 8004710:	d001      	beq.n	8004716 <HAL_I2C_Init+0x196>
 8004712:	2301      	movs	r3, #1
 8004714:	e022      	b.n	800475c <HAL_I2C_Init+0x1dc>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	689b      	ldr	r3, [r3, #8]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d10e      	bne.n	800473c <HAL_I2C_Init+0x1bc>
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	1e58      	subs	r0, r3, #1
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6859      	ldr	r1, [r3, #4]
 8004726:	460b      	mov	r3, r1
 8004728:	005b      	lsls	r3, r3, #1
 800472a:	440b      	add	r3, r1
 800472c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004730:	3301      	adds	r3, #1
 8004732:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004736:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800473a:	e00f      	b.n	800475c <HAL_I2C_Init+0x1dc>
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	1e58      	subs	r0, r3, #1
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6859      	ldr	r1, [r3, #4]
 8004744:	460b      	mov	r3, r1
 8004746:	009b      	lsls	r3, r3, #2
 8004748:	440b      	add	r3, r1
 800474a:	0099      	lsls	r1, r3, #2
 800474c:	440b      	add	r3, r1
 800474e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004752:	3301      	adds	r3, #1
 8004754:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004758:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800475c:	6879      	ldr	r1, [r7, #4]
 800475e:	6809      	ldr	r1, [r1, #0]
 8004760:	4313      	orrs	r3, r2
 8004762:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	69da      	ldr	r2, [r3, #28]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6a1b      	ldr	r3, [r3, #32]
 8004776:	431a      	orrs	r2, r3
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	430a      	orrs	r2, r1
 800477e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800478a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800478e:	687a      	ldr	r2, [r7, #4]
 8004790:	6911      	ldr	r1, [r2, #16]
 8004792:	687a      	ldr	r2, [r7, #4]
 8004794:	68d2      	ldr	r2, [r2, #12]
 8004796:	4311      	orrs	r1, r2
 8004798:	687a      	ldr	r2, [r7, #4]
 800479a:	6812      	ldr	r2, [r2, #0]
 800479c:	430b      	orrs	r3, r1
 800479e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	68db      	ldr	r3, [r3, #12]
 80047a6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	695a      	ldr	r2, [r3, #20]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	699b      	ldr	r3, [r3, #24]
 80047b2:	431a      	orrs	r2, r3
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	430a      	orrs	r2, r1
 80047ba:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f042 0201 	orr.w	r2, r2, #1
 80047ca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2200      	movs	r2, #0
 80047d0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2220      	movs	r2, #32
 80047d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2200      	movs	r2, #0
 80047de:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2200      	movs	r2, #0
 80047e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80047e8:	2300      	movs	r3, #0
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	3710      	adds	r7, #16
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}
 80047f2:	bf00      	nop
 80047f4:	000186a0 	.word	0x000186a0
 80047f8:	001e847f 	.word	0x001e847f
 80047fc:	003d08ff 	.word	0x003d08ff
 8004800:	431bde83 	.word	0x431bde83
 8004804:	10624dd3 	.word	0x10624dd3

08004808 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b088      	sub	sp, #32
 800480c:	af02      	add	r7, sp, #8
 800480e:	60f8      	str	r0, [r7, #12]
 8004810:	607a      	str	r2, [r7, #4]
 8004812:	461a      	mov	r2, r3
 8004814:	460b      	mov	r3, r1
 8004816:	817b      	strh	r3, [r7, #10]
 8004818:	4613      	mov	r3, r2
 800481a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800481c:	f7ff fb24 	bl	8003e68 <HAL_GetTick>
 8004820:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004828:	b2db      	uxtb	r3, r3
 800482a:	2b20      	cmp	r3, #32
 800482c:	f040 80e0 	bne.w	80049f0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	9300      	str	r3, [sp, #0]
 8004834:	2319      	movs	r3, #25
 8004836:	2201      	movs	r2, #1
 8004838:	4970      	ldr	r1, [pc, #448]	; (80049fc <HAL_I2C_Master_Transmit+0x1f4>)
 800483a:	68f8      	ldr	r0, [r7, #12]
 800483c:	f000 f964 	bl	8004b08 <I2C_WaitOnFlagUntilTimeout>
 8004840:	4603      	mov	r3, r0
 8004842:	2b00      	cmp	r3, #0
 8004844:	d001      	beq.n	800484a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004846:	2302      	movs	r3, #2
 8004848:	e0d3      	b.n	80049f2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004850:	2b01      	cmp	r3, #1
 8004852:	d101      	bne.n	8004858 <HAL_I2C_Master_Transmit+0x50>
 8004854:	2302      	movs	r3, #2
 8004856:	e0cc      	b.n	80049f2 <HAL_I2C_Master_Transmit+0x1ea>
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	2201      	movs	r2, #1
 800485c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f003 0301 	and.w	r3, r3, #1
 800486a:	2b01      	cmp	r3, #1
 800486c:	d007      	beq.n	800487e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f042 0201 	orr.w	r2, r2, #1
 800487c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	681a      	ldr	r2, [r3, #0]
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800488c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	2221      	movs	r2, #33	; 0x21
 8004892:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	2210      	movs	r2, #16
 800489a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	2200      	movs	r2, #0
 80048a2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	687a      	ldr	r2, [r7, #4]
 80048a8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	893a      	ldrh	r2, [r7, #8]
 80048ae:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048b4:	b29a      	uxth	r2, r3
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	4a50      	ldr	r2, [pc, #320]	; (8004a00 <HAL_I2C_Master_Transmit+0x1f8>)
 80048be:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80048c0:	8979      	ldrh	r1, [r7, #10]
 80048c2:	697b      	ldr	r3, [r7, #20]
 80048c4:	6a3a      	ldr	r2, [r7, #32]
 80048c6:	68f8      	ldr	r0, [r7, #12]
 80048c8:	f000 f89c 	bl	8004a04 <I2C_MasterRequestWrite>
 80048cc:	4603      	mov	r3, r0
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d001      	beq.n	80048d6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80048d2:	2301      	movs	r3, #1
 80048d4:	e08d      	b.n	80049f2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048d6:	2300      	movs	r3, #0
 80048d8:	613b      	str	r3, [r7, #16]
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	695b      	ldr	r3, [r3, #20]
 80048e0:	613b      	str	r3, [r7, #16]
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	699b      	ldr	r3, [r3, #24]
 80048e8:	613b      	str	r3, [r7, #16]
 80048ea:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80048ec:	e066      	b.n	80049bc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80048ee:	697a      	ldr	r2, [r7, #20]
 80048f0:	6a39      	ldr	r1, [r7, #32]
 80048f2:	68f8      	ldr	r0, [r7, #12]
 80048f4:	f000 f9de 	bl	8004cb4 <I2C_WaitOnTXEFlagUntilTimeout>
 80048f8:	4603      	mov	r3, r0
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d00d      	beq.n	800491a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004902:	2b04      	cmp	r3, #4
 8004904:	d107      	bne.n	8004916 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	681a      	ldr	r2, [r3, #0]
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004914:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004916:	2301      	movs	r3, #1
 8004918:	e06b      	b.n	80049f2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800491e:	781a      	ldrb	r2, [r3, #0]
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800492a:	1c5a      	adds	r2, r3, #1
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004934:	b29b      	uxth	r3, r3
 8004936:	3b01      	subs	r3, #1
 8004938:	b29a      	uxth	r2, r3
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004942:	3b01      	subs	r3, #1
 8004944:	b29a      	uxth	r2, r3
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	695b      	ldr	r3, [r3, #20]
 8004950:	f003 0304 	and.w	r3, r3, #4
 8004954:	2b04      	cmp	r3, #4
 8004956:	d11b      	bne.n	8004990 <HAL_I2C_Master_Transmit+0x188>
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800495c:	2b00      	cmp	r3, #0
 800495e:	d017      	beq.n	8004990 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004964:	781a      	ldrb	r2, [r3, #0]
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004970:	1c5a      	adds	r2, r3, #1
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800497a:	b29b      	uxth	r3, r3
 800497c:	3b01      	subs	r3, #1
 800497e:	b29a      	uxth	r2, r3
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004988:	3b01      	subs	r3, #1
 800498a:	b29a      	uxth	r2, r3
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004990:	697a      	ldr	r2, [r7, #20]
 8004992:	6a39      	ldr	r1, [r7, #32]
 8004994:	68f8      	ldr	r0, [r7, #12]
 8004996:	f000 f9ce 	bl	8004d36 <I2C_WaitOnBTFFlagUntilTimeout>
 800499a:	4603      	mov	r3, r0
 800499c:	2b00      	cmp	r3, #0
 800499e:	d00d      	beq.n	80049bc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049a4:	2b04      	cmp	r3, #4
 80049a6:	d107      	bne.n	80049b8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	681a      	ldr	r2, [r3, #0]
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049b6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80049b8:	2301      	movs	r3, #1
 80049ba:	e01a      	b.n	80049f2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d194      	bne.n	80048ee <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2220      	movs	r2, #32
 80049d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	2200      	movs	r2, #0
 80049e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	2200      	movs	r2, #0
 80049e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80049ec:	2300      	movs	r3, #0
 80049ee:	e000      	b.n	80049f2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80049f0:	2302      	movs	r3, #2
  }
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3718      	adds	r7, #24
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}
 80049fa:	bf00      	nop
 80049fc:	00100002 	.word	0x00100002
 8004a00:	ffff0000 	.word	0xffff0000

08004a04 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b088      	sub	sp, #32
 8004a08:	af02      	add	r7, sp, #8
 8004a0a:	60f8      	str	r0, [r7, #12]
 8004a0c:	607a      	str	r2, [r7, #4]
 8004a0e:	603b      	str	r3, [r7, #0]
 8004a10:	460b      	mov	r3, r1
 8004a12:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a18:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	2b08      	cmp	r3, #8
 8004a1e:	d006      	beq.n	8004a2e <I2C_MasterRequestWrite+0x2a>
 8004a20:	697b      	ldr	r3, [r7, #20]
 8004a22:	2b01      	cmp	r3, #1
 8004a24:	d003      	beq.n	8004a2e <I2C_MasterRequestWrite+0x2a>
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004a2c:	d108      	bne.n	8004a40 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	681a      	ldr	r2, [r3, #0]
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a3c:	601a      	str	r2, [r3, #0]
 8004a3e:	e00b      	b.n	8004a58 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a44:	2b12      	cmp	r3, #18
 8004a46:	d107      	bne.n	8004a58 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	681a      	ldr	r2, [r3, #0]
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a56:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	9300      	str	r3, [sp, #0]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004a64:	68f8      	ldr	r0, [r7, #12]
 8004a66:	f000 f84f 	bl	8004b08 <I2C_WaitOnFlagUntilTimeout>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d00d      	beq.n	8004a8c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a7a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a7e:	d103      	bne.n	8004a88 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004a86:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004a88:	2303      	movs	r3, #3
 8004a8a:	e035      	b.n	8004af8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	691b      	ldr	r3, [r3, #16]
 8004a90:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004a94:	d108      	bne.n	8004aa8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004a96:	897b      	ldrh	r3, [r7, #10]
 8004a98:	b2db      	uxtb	r3, r3
 8004a9a:	461a      	mov	r2, r3
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004aa4:	611a      	str	r2, [r3, #16]
 8004aa6:	e01b      	b.n	8004ae0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004aa8:	897b      	ldrh	r3, [r7, #10]
 8004aaa:	11db      	asrs	r3, r3, #7
 8004aac:	b2db      	uxtb	r3, r3
 8004aae:	f003 0306 	and.w	r3, r3, #6
 8004ab2:	b2db      	uxtb	r3, r3
 8004ab4:	f063 030f 	orn	r3, r3, #15
 8004ab8:	b2da      	uxtb	r2, r3
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	687a      	ldr	r2, [r7, #4]
 8004ac4:	490e      	ldr	r1, [pc, #56]	; (8004b00 <I2C_MasterRequestWrite+0xfc>)
 8004ac6:	68f8      	ldr	r0, [r7, #12]
 8004ac8:	f000 f875 	bl	8004bb6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004acc:	4603      	mov	r3, r0
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d001      	beq.n	8004ad6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	e010      	b.n	8004af8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004ad6:	897b      	ldrh	r3, [r7, #10]
 8004ad8:	b2da      	uxtb	r2, r3
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	687a      	ldr	r2, [r7, #4]
 8004ae4:	4907      	ldr	r1, [pc, #28]	; (8004b04 <I2C_MasterRequestWrite+0x100>)
 8004ae6:	68f8      	ldr	r0, [r7, #12]
 8004ae8:	f000 f865 	bl	8004bb6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004aec:	4603      	mov	r3, r0
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d001      	beq.n	8004af6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	e000      	b.n	8004af8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004af6:	2300      	movs	r3, #0
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	3718      	adds	r7, #24
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bd80      	pop	{r7, pc}
 8004b00:	00010008 	.word	0x00010008
 8004b04:	00010002 	.word	0x00010002

08004b08 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b084      	sub	sp, #16
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	60f8      	str	r0, [r7, #12]
 8004b10:	60b9      	str	r1, [r7, #8]
 8004b12:	603b      	str	r3, [r7, #0]
 8004b14:	4613      	mov	r3, r2
 8004b16:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004b18:	e025      	b.n	8004b66 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b20:	d021      	beq.n	8004b66 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b22:	f7ff f9a1 	bl	8003e68 <HAL_GetTick>
 8004b26:	4602      	mov	r2, r0
 8004b28:	69bb      	ldr	r3, [r7, #24]
 8004b2a:	1ad3      	subs	r3, r2, r3
 8004b2c:	683a      	ldr	r2, [r7, #0]
 8004b2e:	429a      	cmp	r2, r3
 8004b30:	d302      	bcc.n	8004b38 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d116      	bne.n	8004b66 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2220      	movs	r2, #32
 8004b42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b52:	f043 0220 	orr.w	r2, r3, #32
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004b62:	2301      	movs	r3, #1
 8004b64:	e023      	b.n	8004bae <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004b66:	68bb      	ldr	r3, [r7, #8]
 8004b68:	0c1b      	lsrs	r3, r3, #16
 8004b6a:	b2db      	uxtb	r3, r3
 8004b6c:	2b01      	cmp	r3, #1
 8004b6e:	d10d      	bne.n	8004b8c <I2C_WaitOnFlagUntilTimeout+0x84>
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	695b      	ldr	r3, [r3, #20]
 8004b76:	43da      	mvns	r2, r3
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	4013      	ands	r3, r2
 8004b7c:	b29b      	uxth	r3, r3
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	bf0c      	ite	eq
 8004b82:	2301      	moveq	r3, #1
 8004b84:	2300      	movne	r3, #0
 8004b86:	b2db      	uxtb	r3, r3
 8004b88:	461a      	mov	r2, r3
 8004b8a:	e00c      	b.n	8004ba6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	699b      	ldr	r3, [r3, #24]
 8004b92:	43da      	mvns	r2, r3
 8004b94:	68bb      	ldr	r3, [r7, #8]
 8004b96:	4013      	ands	r3, r2
 8004b98:	b29b      	uxth	r3, r3
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	bf0c      	ite	eq
 8004b9e:	2301      	moveq	r3, #1
 8004ba0:	2300      	movne	r3, #0
 8004ba2:	b2db      	uxtb	r3, r3
 8004ba4:	461a      	mov	r2, r3
 8004ba6:	79fb      	ldrb	r3, [r7, #7]
 8004ba8:	429a      	cmp	r2, r3
 8004baa:	d0b6      	beq.n	8004b1a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004bac:	2300      	movs	r3, #0
}
 8004bae:	4618      	mov	r0, r3
 8004bb0:	3710      	adds	r7, #16
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}

08004bb6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004bb6:	b580      	push	{r7, lr}
 8004bb8:	b084      	sub	sp, #16
 8004bba:	af00      	add	r7, sp, #0
 8004bbc:	60f8      	str	r0, [r7, #12]
 8004bbe:	60b9      	str	r1, [r7, #8]
 8004bc0:	607a      	str	r2, [r7, #4]
 8004bc2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004bc4:	e051      	b.n	8004c6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	695b      	ldr	r3, [r3, #20]
 8004bcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bd0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004bd4:	d123      	bne.n	8004c1e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	681a      	ldr	r2, [r3, #0]
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004be4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004bee:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	2220      	movs	r2, #32
 8004bfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	2200      	movs	r2, #0
 8004c02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c0a:	f043 0204 	orr.w	r2, r3, #4
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	2200      	movs	r2, #0
 8004c16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	e046      	b.n	8004cac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c24:	d021      	beq.n	8004c6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c26:	f7ff f91f 	bl	8003e68 <HAL_GetTick>
 8004c2a:	4602      	mov	r2, r0
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	1ad3      	subs	r3, r2, r3
 8004c30:	687a      	ldr	r2, [r7, #4]
 8004c32:	429a      	cmp	r2, r3
 8004c34:	d302      	bcc.n	8004c3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d116      	bne.n	8004c6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2220      	movs	r2, #32
 8004c46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c56:	f043 0220 	orr.w	r2, r3, #32
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2200      	movs	r2, #0
 8004c62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004c66:	2301      	movs	r3, #1
 8004c68:	e020      	b.n	8004cac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004c6a:	68bb      	ldr	r3, [r7, #8]
 8004c6c:	0c1b      	lsrs	r3, r3, #16
 8004c6e:	b2db      	uxtb	r3, r3
 8004c70:	2b01      	cmp	r3, #1
 8004c72:	d10c      	bne.n	8004c8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	695b      	ldr	r3, [r3, #20]
 8004c7a:	43da      	mvns	r2, r3
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	4013      	ands	r3, r2
 8004c80:	b29b      	uxth	r3, r3
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	bf14      	ite	ne
 8004c86:	2301      	movne	r3, #1
 8004c88:	2300      	moveq	r3, #0
 8004c8a:	b2db      	uxtb	r3, r3
 8004c8c:	e00b      	b.n	8004ca6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	699b      	ldr	r3, [r3, #24]
 8004c94:	43da      	mvns	r2, r3
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	4013      	ands	r3, r2
 8004c9a:	b29b      	uxth	r3, r3
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	bf14      	ite	ne
 8004ca0:	2301      	movne	r3, #1
 8004ca2:	2300      	moveq	r3, #0
 8004ca4:	b2db      	uxtb	r3, r3
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d18d      	bne.n	8004bc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004caa:	2300      	movs	r3, #0
}
 8004cac:	4618      	mov	r0, r3
 8004cae:	3710      	adds	r7, #16
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bd80      	pop	{r7, pc}

08004cb4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b084      	sub	sp, #16
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	60f8      	str	r0, [r7, #12]
 8004cbc:	60b9      	str	r1, [r7, #8]
 8004cbe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004cc0:	e02d      	b.n	8004d1e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004cc2:	68f8      	ldr	r0, [r7, #12]
 8004cc4:	f000 f878 	bl	8004db8 <I2C_IsAcknowledgeFailed>
 8004cc8:	4603      	mov	r3, r0
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d001      	beq.n	8004cd2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	e02d      	b.n	8004d2e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cd2:	68bb      	ldr	r3, [r7, #8]
 8004cd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cd8:	d021      	beq.n	8004d1e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cda:	f7ff f8c5 	bl	8003e68 <HAL_GetTick>
 8004cde:	4602      	mov	r2, r0
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	1ad3      	subs	r3, r2, r3
 8004ce4:	68ba      	ldr	r2, [r7, #8]
 8004ce6:	429a      	cmp	r2, r3
 8004ce8:	d302      	bcc.n	8004cf0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d116      	bne.n	8004d1e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2220      	movs	r2, #32
 8004cfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2200      	movs	r2, #0
 8004d02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d0a:	f043 0220 	orr.w	r2, r3, #32
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	2200      	movs	r2, #0
 8004d16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e007      	b.n	8004d2e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	695b      	ldr	r3, [r3, #20]
 8004d24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d28:	2b80      	cmp	r3, #128	; 0x80
 8004d2a:	d1ca      	bne.n	8004cc2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004d2c:	2300      	movs	r3, #0
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	3710      	adds	r7, #16
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}

08004d36 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d36:	b580      	push	{r7, lr}
 8004d38:	b084      	sub	sp, #16
 8004d3a:	af00      	add	r7, sp, #0
 8004d3c:	60f8      	str	r0, [r7, #12]
 8004d3e:	60b9      	str	r1, [r7, #8]
 8004d40:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004d42:	e02d      	b.n	8004da0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004d44:	68f8      	ldr	r0, [r7, #12]
 8004d46:	f000 f837 	bl	8004db8 <I2C_IsAcknowledgeFailed>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d001      	beq.n	8004d54 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004d50:	2301      	movs	r3, #1
 8004d52:	e02d      	b.n	8004db0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d54:	68bb      	ldr	r3, [r7, #8]
 8004d56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d5a:	d021      	beq.n	8004da0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d5c:	f7ff f884 	bl	8003e68 <HAL_GetTick>
 8004d60:	4602      	mov	r2, r0
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	1ad3      	subs	r3, r2, r3
 8004d66:	68ba      	ldr	r2, [r7, #8]
 8004d68:	429a      	cmp	r2, r3
 8004d6a:	d302      	bcc.n	8004d72 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d116      	bne.n	8004da0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	2200      	movs	r2, #0
 8004d76:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	2220      	movs	r2, #32
 8004d7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2200      	movs	r2, #0
 8004d84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d8c:	f043 0220 	orr.w	r2, r3, #32
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	2200      	movs	r2, #0
 8004d98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	e007      	b.n	8004db0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	695b      	ldr	r3, [r3, #20]
 8004da6:	f003 0304 	and.w	r3, r3, #4
 8004daa:	2b04      	cmp	r3, #4
 8004dac:	d1ca      	bne.n	8004d44 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004dae:	2300      	movs	r3, #0
}
 8004db0:	4618      	mov	r0, r3
 8004db2:	3710      	adds	r7, #16
 8004db4:	46bd      	mov	sp, r7
 8004db6:	bd80      	pop	{r7, pc}

08004db8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b083      	sub	sp, #12
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	695b      	ldr	r3, [r3, #20]
 8004dc6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004dca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004dce:	d11b      	bne.n	8004e08 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004dd8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2220      	movs	r2, #32
 8004de4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2200      	movs	r2, #0
 8004dec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004df4:	f043 0204 	orr.w	r2, r3, #4
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004e04:	2301      	movs	r3, #1
 8004e06:	e000      	b.n	8004e0a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004e08:	2300      	movs	r3, #0
}
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	370c      	adds	r7, #12
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	bc80      	pop	{r7}
 8004e12:	4770      	bx	lr

08004e14 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004e14:	b480      	push	{r7}
 8004e16:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8004e18:	4b03      	ldr	r3, [pc, #12]	; (8004e28 <HAL_PWR_EnableBkUpAccess+0x14>)
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	601a      	str	r2, [r3, #0]
}
 8004e1e:	bf00      	nop
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bc80      	pop	{r7}
 8004e24:	4770      	bx	lr
 8004e26:	bf00      	nop
 8004e28:	420e0020 	.word	0x420e0020

08004e2c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b086      	sub	sp, #24
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d101      	bne.n	8004e3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	e272      	b.n	8005324 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f003 0301 	and.w	r3, r3, #1
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	f000 8087 	beq.w	8004f5a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004e4c:	4b92      	ldr	r3, [pc, #584]	; (8005098 <HAL_RCC_OscConfig+0x26c>)
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	f003 030c 	and.w	r3, r3, #12
 8004e54:	2b04      	cmp	r3, #4
 8004e56:	d00c      	beq.n	8004e72 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004e58:	4b8f      	ldr	r3, [pc, #572]	; (8005098 <HAL_RCC_OscConfig+0x26c>)
 8004e5a:	685b      	ldr	r3, [r3, #4]
 8004e5c:	f003 030c 	and.w	r3, r3, #12
 8004e60:	2b08      	cmp	r3, #8
 8004e62:	d112      	bne.n	8004e8a <HAL_RCC_OscConfig+0x5e>
 8004e64:	4b8c      	ldr	r3, [pc, #560]	; (8005098 <HAL_RCC_OscConfig+0x26c>)
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e70:	d10b      	bne.n	8004e8a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e72:	4b89      	ldr	r3, [pc, #548]	; (8005098 <HAL_RCC_OscConfig+0x26c>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d06c      	beq.n	8004f58 <HAL_RCC_OscConfig+0x12c>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	685b      	ldr	r3, [r3, #4]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d168      	bne.n	8004f58 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004e86:	2301      	movs	r3, #1
 8004e88:	e24c      	b.n	8005324 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e92:	d106      	bne.n	8004ea2 <HAL_RCC_OscConfig+0x76>
 8004e94:	4b80      	ldr	r3, [pc, #512]	; (8005098 <HAL_RCC_OscConfig+0x26c>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a7f      	ldr	r2, [pc, #508]	; (8005098 <HAL_RCC_OscConfig+0x26c>)
 8004e9a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e9e:	6013      	str	r3, [r2, #0]
 8004ea0:	e02e      	b.n	8004f00 <HAL_RCC_OscConfig+0xd4>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	685b      	ldr	r3, [r3, #4]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d10c      	bne.n	8004ec4 <HAL_RCC_OscConfig+0x98>
 8004eaa:	4b7b      	ldr	r3, [pc, #492]	; (8005098 <HAL_RCC_OscConfig+0x26c>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	4a7a      	ldr	r2, [pc, #488]	; (8005098 <HAL_RCC_OscConfig+0x26c>)
 8004eb0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004eb4:	6013      	str	r3, [r2, #0]
 8004eb6:	4b78      	ldr	r3, [pc, #480]	; (8005098 <HAL_RCC_OscConfig+0x26c>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4a77      	ldr	r2, [pc, #476]	; (8005098 <HAL_RCC_OscConfig+0x26c>)
 8004ebc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004ec0:	6013      	str	r3, [r2, #0]
 8004ec2:	e01d      	b.n	8004f00 <HAL_RCC_OscConfig+0xd4>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004ecc:	d10c      	bne.n	8004ee8 <HAL_RCC_OscConfig+0xbc>
 8004ece:	4b72      	ldr	r3, [pc, #456]	; (8005098 <HAL_RCC_OscConfig+0x26c>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4a71      	ldr	r2, [pc, #452]	; (8005098 <HAL_RCC_OscConfig+0x26c>)
 8004ed4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004ed8:	6013      	str	r3, [r2, #0]
 8004eda:	4b6f      	ldr	r3, [pc, #444]	; (8005098 <HAL_RCC_OscConfig+0x26c>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	4a6e      	ldr	r2, [pc, #440]	; (8005098 <HAL_RCC_OscConfig+0x26c>)
 8004ee0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ee4:	6013      	str	r3, [r2, #0]
 8004ee6:	e00b      	b.n	8004f00 <HAL_RCC_OscConfig+0xd4>
 8004ee8:	4b6b      	ldr	r3, [pc, #428]	; (8005098 <HAL_RCC_OscConfig+0x26c>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a6a      	ldr	r2, [pc, #424]	; (8005098 <HAL_RCC_OscConfig+0x26c>)
 8004eee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ef2:	6013      	str	r3, [r2, #0]
 8004ef4:	4b68      	ldr	r3, [pc, #416]	; (8005098 <HAL_RCC_OscConfig+0x26c>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a67      	ldr	r2, [pc, #412]	; (8005098 <HAL_RCC_OscConfig+0x26c>)
 8004efa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004efe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d013      	beq.n	8004f30 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f08:	f7fe ffae 	bl	8003e68 <HAL_GetTick>
 8004f0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f0e:	e008      	b.n	8004f22 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f10:	f7fe ffaa 	bl	8003e68 <HAL_GetTick>
 8004f14:	4602      	mov	r2, r0
 8004f16:	693b      	ldr	r3, [r7, #16]
 8004f18:	1ad3      	subs	r3, r2, r3
 8004f1a:	2b64      	cmp	r3, #100	; 0x64
 8004f1c:	d901      	bls.n	8004f22 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004f1e:	2303      	movs	r3, #3
 8004f20:	e200      	b.n	8005324 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f22:	4b5d      	ldr	r3, [pc, #372]	; (8005098 <HAL_RCC_OscConfig+0x26c>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d0f0      	beq.n	8004f10 <HAL_RCC_OscConfig+0xe4>
 8004f2e:	e014      	b.n	8004f5a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f30:	f7fe ff9a 	bl	8003e68 <HAL_GetTick>
 8004f34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f36:	e008      	b.n	8004f4a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f38:	f7fe ff96 	bl	8003e68 <HAL_GetTick>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	1ad3      	subs	r3, r2, r3
 8004f42:	2b64      	cmp	r3, #100	; 0x64
 8004f44:	d901      	bls.n	8004f4a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004f46:	2303      	movs	r3, #3
 8004f48:	e1ec      	b.n	8005324 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f4a:	4b53      	ldr	r3, [pc, #332]	; (8005098 <HAL_RCC_OscConfig+0x26c>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d1f0      	bne.n	8004f38 <HAL_RCC_OscConfig+0x10c>
 8004f56:	e000      	b.n	8004f5a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f003 0302 	and.w	r3, r3, #2
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d063      	beq.n	800502e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004f66:	4b4c      	ldr	r3, [pc, #304]	; (8005098 <HAL_RCC_OscConfig+0x26c>)
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	f003 030c 	and.w	r3, r3, #12
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d00b      	beq.n	8004f8a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004f72:	4b49      	ldr	r3, [pc, #292]	; (8005098 <HAL_RCC_OscConfig+0x26c>)
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	f003 030c 	and.w	r3, r3, #12
 8004f7a:	2b08      	cmp	r3, #8
 8004f7c:	d11c      	bne.n	8004fb8 <HAL_RCC_OscConfig+0x18c>
 8004f7e:	4b46      	ldr	r3, [pc, #280]	; (8005098 <HAL_RCC_OscConfig+0x26c>)
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d116      	bne.n	8004fb8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f8a:	4b43      	ldr	r3, [pc, #268]	; (8005098 <HAL_RCC_OscConfig+0x26c>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f003 0302 	and.w	r3, r3, #2
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d005      	beq.n	8004fa2 <HAL_RCC_OscConfig+0x176>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	691b      	ldr	r3, [r3, #16]
 8004f9a:	2b01      	cmp	r3, #1
 8004f9c:	d001      	beq.n	8004fa2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	e1c0      	b.n	8005324 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fa2:	4b3d      	ldr	r3, [pc, #244]	; (8005098 <HAL_RCC_OscConfig+0x26c>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	695b      	ldr	r3, [r3, #20]
 8004fae:	00db      	lsls	r3, r3, #3
 8004fb0:	4939      	ldr	r1, [pc, #228]	; (8005098 <HAL_RCC_OscConfig+0x26c>)
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004fb6:	e03a      	b.n	800502e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	691b      	ldr	r3, [r3, #16]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d020      	beq.n	8005002 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004fc0:	4b36      	ldr	r3, [pc, #216]	; (800509c <HAL_RCC_OscConfig+0x270>)
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fc6:	f7fe ff4f 	bl	8003e68 <HAL_GetTick>
 8004fca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fcc:	e008      	b.n	8004fe0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004fce:	f7fe ff4b 	bl	8003e68 <HAL_GetTick>
 8004fd2:	4602      	mov	r2, r0
 8004fd4:	693b      	ldr	r3, [r7, #16]
 8004fd6:	1ad3      	subs	r3, r2, r3
 8004fd8:	2b02      	cmp	r3, #2
 8004fda:	d901      	bls.n	8004fe0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004fdc:	2303      	movs	r3, #3
 8004fde:	e1a1      	b.n	8005324 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fe0:	4b2d      	ldr	r3, [pc, #180]	; (8005098 <HAL_RCC_OscConfig+0x26c>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f003 0302 	and.w	r3, r3, #2
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d0f0      	beq.n	8004fce <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fec:	4b2a      	ldr	r3, [pc, #168]	; (8005098 <HAL_RCC_OscConfig+0x26c>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	695b      	ldr	r3, [r3, #20]
 8004ff8:	00db      	lsls	r3, r3, #3
 8004ffa:	4927      	ldr	r1, [pc, #156]	; (8005098 <HAL_RCC_OscConfig+0x26c>)
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	600b      	str	r3, [r1, #0]
 8005000:	e015      	b.n	800502e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005002:	4b26      	ldr	r3, [pc, #152]	; (800509c <HAL_RCC_OscConfig+0x270>)
 8005004:	2200      	movs	r2, #0
 8005006:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005008:	f7fe ff2e 	bl	8003e68 <HAL_GetTick>
 800500c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800500e:	e008      	b.n	8005022 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005010:	f7fe ff2a 	bl	8003e68 <HAL_GetTick>
 8005014:	4602      	mov	r2, r0
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	1ad3      	subs	r3, r2, r3
 800501a:	2b02      	cmp	r3, #2
 800501c:	d901      	bls.n	8005022 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800501e:	2303      	movs	r3, #3
 8005020:	e180      	b.n	8005324 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005022:	4b1d      	ldr	r3, [pc, #116]	; (8005098 <HAL_RCC_OscConfig+0x26c>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f003 0302 	and.w	r3, r3, #2
 800502a:	2b00      	cmp	r3, #0
 800502c:	d1f0      	bne.n	8005010 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f003 0308 	and.w	r3, r3, #8
 8005036:	2b00      	cmp	r3, #0
 8005038:	d03a      	beq.n	80050b0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	699b      	ldr	r3, [r3, #24]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d019      	beq.n	8005076 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005042:	4b17      	ldr	r3, [pc, #92]	; (80050a0 <HAL_RCC_OscConfig+0x274>)
 8005044:	2201      	movs	r2, #1
 8005046:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005048:	f7fe ff0e 	bl	8003e68 <HAL_GetTick>
 800504c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800504e:	e008      	b.n	8005062 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005050:	f7fe ff0a 	bl	8003e68 <HAL_GetTick>
 8005054:	4602      	mov	r2, r0
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	1ad3      	subs	r3, r2, r3
 800505a:	2b02      	cmp	r3, #2
 800505c:	d901      	bls.n	8005062 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800505e:	2303      	movs	r3, #3
 8005060:	e160      	b.n	8005324 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005062:	4b0d      	ldr	r3, [pc, #52]	; (8005098 <HAL_RCC_OscConfig+0x26c>)
 8005064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005066:	f003 0302 	and.w	r3, r3, #2
 800506a:	2b00      	cmp	r3, #0
 800506c:	d0f0      	beq.n	8005050 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800506e:	2001      	movs	r0, #1
 8005070:	f000 fb08 	bl	8005684 <RCC_Delay>
 8005074:	e01c      	b.n	80050b0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005076:	4b0a      	ldr	r3, [pc, #40]	; (80050a0 <HAL_RCC_OscConfig+0x274>)
 8005078:	2200      	movs	r2, #0
 800507a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800507c:	f7fe fef4 	bl	8003e68 <HAL_GetTick>
 8005080:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005082:	e00f      	b.n	80050a4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005084:	f7fe fef0 	bl	8003e68 <HAL_GetTick>
 8005088:	4602      	mov	r2, r0
 800508a:	693b      	ldr	r3, [r7, #16]
 800508c:	1ad3      	subs	r3, r2, r3
 800508e:	2b02      	cmp	r3, #2
 8005090:	d908      	bls.n	80050a4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005092:	2303      	movs	r3, #3
 8005094:	e146      	b.n	8005324 <HAL_RCC_OscConfig+0x4f8>
 8005096:	bf00      	nop
 8005098:	40021000 	.word	0x40021000
 800509c:	42420000 	.word	0x42420000
 80050a0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80050a4:	4b92      	ldr	r3, [pc, #584]	; (80052f0 <HAL_RCC_OscConfig+0x4c4>)
 80050a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050a8:	f003 0302 	and.w	r3, r3, #2
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d1e9      	bne.n	8005084 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f003 0304 	and.w	r3, r3, #4
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	f000 80a6 	beq.w	800520a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80050be:	2300      	movs	r3, #0
 80050c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80050c2:	4b8b      	ldr	r3, [pc, #556]	; (80052f0 <HAL_RCC_OscConfig+0x4c4>)
 80050c4:	69db      	ldr	r3, [r3, #28]
 80050c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d10d      	bne.n	80050ea <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80050ce:	4b88      	ldr	r3, [pc, #544]	; (80052f0 <HAL_RCC_OscConfig+0x4c4>)
 80050d0:	69db      	ldr	r3, [r3, #28]
 80050d2:	4a87      	ldr	r2, [pc, #540]	; (80052f0 <HAL_RCC_OscConfig+0x4c4>)
 80050d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80050d8:	61d3      	str	r3, [r2, #28]
 80050da:	4b85      	ldr	r3, [pc, #532]	; (80052f0 <HAL_RCC_OscConfig+0x4c4>)
 80050dc:	69db      	ldr	r3, [r3, #28]
 80050de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050e2:	60bb      	str	r3, [r7, #8]
 80050e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80050e6:	2301      	movs	r3, #1
 80050e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050ea:	4b82      	ldr	r3, [pc, #520]	; (80052f4 <HAL_RCC_OscConfig+0x4c8>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d118      	bne.n	8005128 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80050f6:	4b7f      	ldr	r3, [pc, #508]	; (80052f4 <HAL_RCC_OscConfig+0x4c8>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4a7e      	ldr	r2, [pc, #504]	; (80052f4 <HAL_RCC_OscConfig+0x4c8>)
 80050fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005100:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005102:	f7fe feb1 	bl	8003e68 <HAL_GetTick>
 8005106:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005108:	e008      	b.n	800511c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800510a:	f7fe fead 	bl	8003e68 <HAL_GetTick>
 800510e:	4602      	mov	r2, r0
 8005110:	693b      	ldr	r3, [r7, #16]
 8005112:	1ad3      	subs	r3, r2, r3
 8005114:	2b64      	cmp	r3, #100	; 0x64
 8005116:	d901      	bls.n	800511c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005118:	2303      	movs	r3, #3
 800511a:	e103      	b.n	8005324 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800511c:	4b75      	ldr	r3, [pc, #468]	; (80052f4 <HAL_RCC_OscConfig+0x4c8>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005124:	2b00      	cmp	r3, #0
 8005126:	d0f0      	beq.n	800510a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	68db      	ldr	r3, [r3, #12]
 800512c:	2b01      	cmp	r3, #1
 800512e:	d106      	bne.n	800513e <HAL_RCC_OscConfig+0x312>
 8005130:	4b6f      	ldr	r3, [pc, #444]	; (80052f0 <HAL_RCC_OscConfig+0x4c4>)
 8005132:	6a1b      	ldr	r3, [r3, #32]
 8005134:	4a6e      	ldr	r2, [pc, #440]	; (80052f0 <HAL_RCC_OscConfig+0x4c4>)
 8005136:	f043 0301 	orr.w	r3, r3, #1
 800513a:	6213      	str	r3, [r2, #32]
 800513c:	e02d      	b.n	800519a <HAL_RCC_OscConfig+0x36e>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	68db      	ldr	r3, [r3, #12]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d10c      	bne.n	8005160 <HAL_RCC_OscConfig+0x334>
 8005146:	4b6a      	ldr	r3, [pc, #424]	; (80052f0 <HAL_RCC_OscConfig+0x4c4>)
 8005148:	6a1b      	ldr	r3, [r3, #32]
 800514a:	4a69      	ldr	r2, [pc, #420]	; (80052f0 <HAL_RCC_OscConfig+0x4c4>)
 800514c:	f023 0301 	bic.w	r3, r3, #1
 8005150:	6213      	str	r3, [r2, #32]
 8005152:	4b67      	ldr	r3, [pc, #412]	; (80052f0 <HAL_RCC_OscConfig+0x4c4>)
 8005154:	6a1b      	ldr	r3, [r3, #32]
 8005156:	4a66      	ldr	r2, [pc, #408]	; (80052f0 <HAL_RCC_OscConfig+0x4c4>)
 8005158:	f023 0304 	bic.w	r3, r3, #4
 800515c:	6213      	str	r3, [r2, #32]
 800515e:	e01c      	b.n	800519a <HAL_RCC_OscConfig+0x36e>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	68db      	ldr	r3, [r3, #12]
 8005164:	2b05      	cmp	r3, #5
 8005166:	d10c      	bne.n	8005182 <HAL_RCC_OscConfig+0x356>
 8005168:	4b61      	ldr	r3, [pc, #388]	; (80052f0 <HAL_RCC_OscConfig+0x4c4>)
 800516a:	6a1b      	ldr	r3, [r3, #32]
 800516c:	4a60      	ldr	r2, [pc, #384]	; (80052f0 <HAL_RCC_OscConfig+0x4c4>)
 800516e:	f043 0304 	orr.w	r3, r3, #4
 8005172:	6213      	str	r3, [r2, #32]
 8005174:	4b5e      	ldr	r3, [pc, #376]	; (80052f0 <HAL_RCC_OscConfig+0x4c4>)
 8005176:	6a1b      	ldr	r3, [r3, #32]
 8005178:	4a5d      	ldr	r2, [pc, #372]	; (80052f0 <HAL_RCC_OscConfig+0x4c4>)
 800517a:	f043 0301 	orr.w	r3, r3, #1
 800517e:	6213      	str	r3, [r2, #32]
 8005180:	e00b      	b.n	800519a <HAL_RCC_OscConfig+0x36e>
 8005182:	4b5b      	ldr	r3, [pc, #364]	; (80052f0 <HAL_RCC_OscConfig+0x4c4>)
 8005184:	6a1b      	ldr	r3, [r3, #32]
 8005186:	4a5a      	ldr	r2, [pc, #360]	; (80052f0 <HAL_RCC_OscConfig+0x4c4>)
 8005188:	f023 0301 	bic.w	r3, r3, #1
 800518c:	6213      	str	r3, [r2, #32]
 800518e:	4b58      	ldr	r3, [pc, #352]	; (80052f0 <HAL_RCC_OscConfig+0x4c4>)
 8005190:	6a1b      	ldr	r3, [r3, #32]
 8005192:	4a57      	ldr	r2, [pc, #348]	; (80052f0 <HAL_RCC_OscConfig+0x4c4>)
 8005194:	f023 0304 	bic.w	r3, r3, #4
 8005198:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	68db      	ldr	r3, [r3, #12]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d015      	beq.n	80051ce <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051a2:	f7fe fe61 	bl	8003e68 <HAL_GetTick>
 80051a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051a8:	e00a      	b.n	80051c0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051aa:	f7fe fe5d 	bl	8003e68 <HAL_GetTick>
 80051ae:	4602      	mov	r2, r0
 80051b0:	693b      	ldr	r3, [r7, #16]
 80051b2:	1ad3      	subs	r3, r2, r3
 80051b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d901      	bls.n	80051c0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80051bc:	2303      	movs	r3, #3
 80051be:	e0b1      	b.n	8005324 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051c0:	4b4b      	ldr	r3, [pc, #300]	; (80052f0 <HAL_RCC_OscConfig+0x4c4>)
 80051c2:	6a1b      	ldr	r3, [r3, #32]
 80051c4:	f003 0302 	and.w	r3, r3, #2
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d0ee      	beq.n	80051aa <HAL_RCC_OscConfig+0x37e>
 80051cc:	e014      	b.n	80051f8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051ce:	f7fe fe4b 	bl	8003e68 <HAL_GetTick>
 80051d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80051d4:	e00a      	b.n	80051ec <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051d6:	f7fe fe47 	bl	8003e68 <HAL_GetTick>
 80051da:	4602      	mov	r2, r0
 80051dc:	693b      	ldr	r3, [r7, #16]
 80051de:	1ad3      	subs	r3, r2, r3
 80051e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d901      	bls.n	80051ec <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80051e8:	2303      	movs	r3, #3
 80051ea:	e09b      	b.n	8005324 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80051ec:	4b40      	ldr	r3, [pc, #256]	; (80052f0 <HAL_RCC_OscConfig+0x4c4>)
 80051ee:	6a1b      	ldr	r3, [r3, #32]
 80051f0:	f003 0302 	and.w	r3, r3, #2
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d1ee      	bne.n	80051d6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80051f8:	7dfb      	ldrb	r3, [r7, #23]
 80051fa:	2b01      	cmp	r3, #1
 80051fc:	d105      	bne.n	800520a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80051fe:	4b3c      	ldr	r3, [pc, #240]	; (80052f0 <HAL_RCC_OscConfig+0x4c4>)
 8005200:	69db      	ldr	r3, [r3, #28]
 8005202:	4a3b      	ldr	r2, [pc, #236]	; (80052f0 <HAL_RCC_OscConfig+0x4c4>)
 8005204:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005208:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	69db      	ldr	r3, [r3, #28]
 800520e:	2b00      	cmp	r3, #0
 8005210:	f000 8087 	beq.w	8005322 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005214:	4b36      	ldr	r3, [pc, #216]	; (80052f0 <HAL_RCC_OscConfig+0x4c4>)
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	f003 030c 	and.w	r3, r3, #12
 800521c:	2b08      	cmp	r3, #8
 800521e:	d061      	beq.n	80052e4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	69db      	ldr	r3, [r3, #28]
 8005224:	2b02      	cmp	r3, #2
 8005226:	d146      	bne.n	80052b6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005228:	4b33      	ldr	r3, [pc, #204]	; (80052f8 <HAL_RCC_OscConfig+0x4cc>)
 800522a:	2200      	movs	r2, #0
 800522c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800522e:	f7fe fe1b 	bl	8003e68 <HAL_GetTick>
 8005232:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005234:	e008      	b.n	8005248 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005236:	f7fe fe17 	bl	8003e68 <HAL_GetTick>
 800523a:	4602      	mov	r2, r0
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	1ad3      	subs	r3, r2, r3
 8005240:	2b02      	cmp	r3, #2
 8005242:	d901      	bls.n	8005248 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005244:	2303      	movs	r3, #3
 8005246:	e06d      	b.n	8005324 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005248:	4b29      	ldr	r3, [pc, #164]	; (80052f0 <HAL_RCC_OscConfig+0x4c4>)
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005250:	2b00      	cmp	r3, #0
 8005252:	d1f0      	bne.n	8005236 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6a1b      	ldr	r3, [r3, #32]
 8005258:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800525c:	d108      	bne.n	8005270 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800525e:	4b24      	ldr	r3, [pc, #144]	; (80052f0 <HAL_RCC_OscConfig+0x4c4>)
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	689b      	ldr	r3, [r3, #8]
 800526a:	4921      	ldr	r1, [pc, #132]	; (80052f0 <HAL_RCC_OscConfig+0x4c4>)
 800526c:	4313      	orrs	r3, r2
 800526e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005270:	4b1f      	ldr	r3, [pc, #124]	; (80052f0 <HAL_RCC_OscConfig+0x4c4>)
 8005272:	685b      	ldr	r3, [r3, #4]
 8005274:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6a19      	ldr	r1, [r3, #32]
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005280:	430b      	orrs	r3, r1
 8005282:	491b      	ldr	r1, [pc, #108]	; (80052f0 <HAL_RCC_OscConfig+0x4c4>)
 8005284:	4313      	orrs	r3, r2
 8005286:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005288:	4b1b      	ldr	r3, [pc, #108]	; (80052f8 <HAL_RCC_OscConfig+0x4cc>)
 800528a:	2201      	movs	r2, #1
 800528c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800528e:	f7fe fdeb 	bl	8003e68 <HAL_GetTick>
 8005292:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005294:	e008      	b.n	80052a8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005296:	f7fe fde7 	bl	8003e68 <HAL_GetTick>
 800529a:	4602      	mov	r2, r0
 800529c:	693b      	ldr	r3, [r7, #16]
 800529e:	1ad3      	subs	r3, r2, r3
 80052a0:	2b02      	cmp	r3, #2
 80052a2:	d901      	bls.n	80052a8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80052a4:	2303      	movs	r3, #3
 80052a6:	e03d      	b.n	8005324 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80052a8:	4b11      	ldr	r3, [pc, #68]	; (80052f0 <HAL_RCC_OscConfig+0x4c4>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d0f0      	beq.n	8005296 <HAL_RCC_OscConfig+0x46a>
 80052b4:	e035      	b.n	8005322 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80052b6:	4b10      	ldr	r3, [pc, #64]	; (80052f8 <HAL_RCC_OscConfig+0x4cc>)
 80052b8:	2200      	movs	r2, #0
 80052ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052bc:	f7fe fdd4 	bl	8003e68 <HAL_GetTick>
 80052c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80052c2:	e008      	b.n	80052d6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052c4:	f7fe fdd0 	bl	8003e68 <HAL_GetTick>
 80052c8:	4602      	mov	r2, r0
 80052ca:	693b      	ldr	r3, [r7, #16]
 80052cc:	1ad3      	subs	r3, r2, r3
 80052ce:	2b02      	cmp	r3, #2
 80052d0:	d901      	bls.n	80052d6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80052d2:	2303      	movs	r3, #3
 80052d4:	e026      	b.n	8005324 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80052d6:	4b06      	ldr	r3, [pc, #24]	; (80052f0 <HAL_RCC_OscConfig+0x4c4>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d1f0      	bne.n	80052c4 <HAL_RCC_OscConfig+0x498>
 80052e2:	e01e      	b.n	8005322 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	69db      	ldr	r3, [r3, #28]
 80052e8:	2b01      	cmp	r3, #1
 80052ea:	d107      	bne.n	80052fc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80052ec:	2301      	movs	r3, #1
 80052ee:	e019      	b.n	8005324 <HAL_RCC_OscConfig+0x4f8>
 80052f0:	40021000 	.word	0x40021000
 80052f4:	40007000 	.word	0x40007000
 80052f8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80052fc:	4b0b      	ldr	r3, [pc, #44]	; (800532c <HAL_RCC_OscConfig+0x500>)
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6a1b      	ldr	r3, [r3, #32]
 800530c:	429a      	cmp	r2, r3
 800530e:	d106      	bne.n	800531e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800531a:	429a      	cmp	r2, r3
 800531c:	d001      	beq.n	8005322 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800531e:	2301      	movs	r3, #1
 8005320:	e000      	b.n	8005324 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005322:	2300      	movs	r3, #0
}
 8005324:	4618      	mov	r0, r3
 8005326:	3718      	adds	r7, #24
 8005328:	46bd      	mov	sp, r7
 800532a:	bd80      	pop	{r7, pc}
 800532c:	40021000 	.word	0x40021000

08005330 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b084      	sub	sp, #16
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
 8005338:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d101      	bne.n	8005344 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005340:	2301      	movs	r3, #1
 8005342:	e0d0      	b.n	80054e6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005344:	4b6a      	ldr	r3, [pc, #424]	; (80054f0 <HAL_RCC_ClockConfig+0x1c0>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f003 0307 	and.w	r3, r3, #7
 800534c:	683a      	ldr	r2, [r7, #0]
 800534e:	429a      	cmp	r2, r3
 8005350:	d910      	bls.n	8005374 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005352:	4b67      	ldr	r3, [pc, #412]	; (80054f0 <HAL_RCC_ClockConfig+0x1c0>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f023 0207 	bic.w	r2, r3, #7
 800535a:	4965      	ldr	r1, [pc, #404]	; (80054f0 <HAL_RCC_ClockConfig+0x1c0>)
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	4313      	orrs	r3, r2
 8005360:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005362:	4b63      	ldr	r3, [pc, #396]	; (80054f0 <HAL_RCC_ClockConfig+0x1c0>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f003 0307 	and.w	r3, r3, #7
 800536a:	683a      	ldr	r2, [r7, #0]
 800536c:	429a      	cmp	r2, r3
 800536e:	d001      	beq.n	8005374 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005370:	2301      	movs	r3, #1
 8005372:	e0b8      	b.n	80054e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f003 0302 	and.w	r3, r3, #2
 800537c:	2b00      	cmp	r3, #0
 800537e:	d020      	beq.n	80053c2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f003 0304 	and.w	r3, r3, #4
 8005388:	2b00      	cmp	r3, #0
 800538a:	d005      	beq.n	8005398 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800538c:	4b59      	ldr	r3, [pc, #356]	; (80054f4 <HAL_RCC_ClockConfig+0x1c4>)
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	4a58      	ldr	r2, [pc, #352]	; (80054f4 <HAL_RCC_ClockConfig+0x1c4>)
 8005392:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005396:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f003 0308 	and.w	r3, r3, #8
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d005      	beq.n	80053b0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80053a4:	4b53      	ldr	r3, [pc, #332]	; (80054f4 <HAL_RCC_ClockConfig+0x1c4>)
 80053a6:	685b      	ldr	r3, [r3, #4]
 80053a8:	4a52      	ldr	r2, [pc, #328]	; (80054f4 <HAL_RCC_ClockConfig+0x1c4>)
 80053aa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80053ae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80053b0:	4b50      	ldr	r3, [pc, #320]	; (80054f4 <HAL_RCC_ClockConfig+0x1c4>)
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	689b      	ldr	r3, [r3, #8]
 80053bc:	494d      	ldr	r1, [pc, #308]	; (80054f4 <HAL_RCC_ClockConfig+0x1c4>)
 80053be:	4313      	orrs	r3, r2
 80053c0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f003 0301 	and.w	r3, r3, #1
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d040      	beq.n	8005450 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	685b      	ldr	r3, [r3, #4]
 80053d2:	2b01      	cmp	r3, #1
 80053d4:	d107      	bne.n	80053e6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053d6:	4b47      	ldr	r3, [pc, #284]	; (80054f4 <HAL_RCC_ClockConfig+0x1c4>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d115      	bne.n	800540e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053e2:	2301      	movs	r3, #1
 80053e4:	e07f      	b.n	80054e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	685b      	ldr	r3, [r3, #4]
 80053ea:	2b02      	cmp	r3, #2
 80053ec:	d107      	bne.n	80053fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053ee:	4b41      	ldr	r3, [pc, #260]	; (80054f4 <HAL_RCC_ClockConfig+0x1c4>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d109      	bne.n	800540e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053fa:	2301      	movs	r3, #1
 80053fc:	e073      	b.n	80054e6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053fe:	4b3d      	ldr	r3, [pc, #244]	; (80054f4 <HAL_RCC_ClockConfig+0x1c4>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f003 0302 	and.w	r3, r3, #2
 8005406:	2b00      	cmp	r3, #0
 8005408:	d101      	bne.n	800540e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	e06b      	b.n	80054e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800540e:	4b39      	ldr	r3, [pc, #228]	; (80054f4 <HAL_RCC_ClockConfig+0x1c4>)
 8005410:	685b      	ldr	r3, [r3, #4]
 8005412:	f023 0203 	bic.w	r2, r3, #3
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	4936      	ldr	r1, [pc, #216]	; (80054f4 <HAL_RCC_ClockConfig+0x1c4>)
 800541c:	4313      	orrs	r3, r2
 800541e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005420:	f7fe fd22 	bl	8003e68 <HAL_GetTick>
 8005424:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005426:	e00a      	b.n	800543e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005428:	f7fe fd1e 	bl	8003e68 <HAL_GetTick>
 800542c:	4602      	mov	r2, r0
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	1ad3      	subs	r3, r2, r3
 8005432:	f241 3288 	movw	r2, #5000	; 0x1388
 8005436:	4293      	cmp	r3, r2
 8005438:	d901      	bls.n	800543e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800543a:	2303      	movs	r3, #3
 800543c:	e053      	b.n	80054e6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800543e:	4b2d      	ldr	r3, [pc, #180]	; (80054f4 <HAL_RCC_ClockConfig+0x1c4>)
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	f003 020c 	and.w	r2, r3, #12
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	009b      	lsls	r3, r3, #2
 800544c:	429a      	cmp	r2, r3
 800544e:	d1eb      	bne.n	8005428 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005450:	4b27      	ldr	r3, [pc, #156]	; (80054f0 <HAL_RCC_ClockConfig+0x1c0>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f003 0307 	and.w	r3, r3, #7
 8005458:	683a      	ldr	r2, [r7, #0]
 800545a:	429a      	cmp	r2, r3
 800545c:	d210      	bcs.n	8005480 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800545e:	4b24      	ldr	r3, [pc, #144]	; (80054f0 <HAL_RCC_ClockConfig+0x1c0>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f023 0207 	bic.w	r2, r3, #7
 8005466:	4922      	ldr	r1, [pc, #136]	; (80054f0 <HAL_RCC_ClockConfig+0x1c0>)
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	4313      	orrs	r3, r2
 800546c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800546e:	4b20      	ldr	r3, [pc, #128]	; (80054f0 <HAL_RCC_ClockConfig+0x1c0>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f003 0307 	and.w	r3, r3, #7
 8005476:	683a      	ldr	r2, [r7, #0]
 8005478:	429a      	cmp	r2, r3
 800547a:	d001      	beq.n	8005480 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800547c:	2301      	movs	r3, #1
 800547e:	e032      	b.n	80054e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f003 0304 	and.w	r3, r3, #4
 8005488:	2b00      	cmp	r3, #0
 800548a:	d008      	beq.n	800549e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800548c:	4b19      	ldr	r3, [pc, #100]	; (80054f4 <HAL_RCC_ClockConfig+0x1c4>)
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	68db      	ldr	r3, [r3, #12]
 8005498:	4916      	ldr	r1, [pc, #88]	; (80054f4 <HAL_RCC_ClockConfig+0x1c4>)
 800549a:	4313      	orrs	r3, r2
 800549c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f003 0308 	and.w	r3, r3, #8
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d009      	beq.n	80054be <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80054aa:	4b12      	ldr	r3, [pc, #72]	; (80054f4 <HAL_RCC_ClockConfig+0x1c4>)
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	691b      	ldr	r3, [r3, #16]
 80054b6:	00db      	lsls	r3, r3, #3
 80054b8:	490e      	ldr	r1, [pc, #56]	; (80054f4 <HAL_RCC_ClockConfig+0x1c4>)
 80054ba:	4313      	orrs	r3, r2
 80054bc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80054be:	f000 f821 	bl	8005504 <HAL_RCC_GetSysClockFreq>
 80054c2:	4602      	mov	r2, r0
 80054c4:	4b0b      	ldr	r3, [pc, #44]	; (80054f4 <HAL_RCC_ClockConfig+0x1c4>)
 80054c6:	685b      	ldr	r3, [r3, #4]
 80054c8:	091b      	lsrs	r3, r3, #4
 80054ca:	f003 030f 	and.w	r3, r3, #15
 80054ce:	490a      	ldr	r1, [pc, #40]	; (80054f8 <HAL_RCC_ClockConfig+0x1c8>)
 80054d0:	5ccb      	ldrb	r3, [r1, r3]
 80054d2:	fa22 f303 	lsr.w	r3, r2, r3
 80054d6:	4a09      	ldr	r2, [pc, #36]	; (80054fc <HAL_RCC_ClockConfig+0x1cc>)
 80054d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80054da:	4b09      	ldr	r3, [pc, #36]	; (8005500 <HAL_RCC_ClockConfig+0x1d0>)
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4618      	mov	r0, r3
 80054e0:	f7fd fb10 	bl	8002b04 <HAL_InitTick>

  return HAL_OK;
 80054e4:	2300      	movs	r3, #0
}
 80054e6:	4618      	mov	r0, r3
 80054e8:	3710      	adds	r7, #16
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}
 80054ee:	bf00      	nop
 80054f0:	40022000 	.word	0x40022000
 80054f4:	40021000 	.word	0x40021000
 80054f8:	0800e730 	.word	0x0800e730
 80054fc:	20000018 	.word	0x20000018
 8005500:	20000028 	.word	0x20000028

08005504 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005504:	b490      	push	{r4, r7}
 8005506:	b08a      	sub	sp, #40	; 0x28
 8005508:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800550a:	4b29      	ldr	r3, [pc, #164]	; (80055b0 <HAL_RCC_GetSysClockFreq+0xac>)
 800550c:	1d3c      	adds	r4, r7, #4
 800550e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005510:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005514:	f240 2301 	movw	r3, #513	; 0x201
 8005518:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800551a:	2300      	movs	r3, #0
 800551c:	61fb      	str	r3, [r7, #28]
 800551e:	2300      	movs	r3, #0
 8005520:	61bb      	str	r3, [r7, #24]
 8005522:	2300      	movs	r3, #0
 8005524:	627b      	str	r3, [r7, #36]	; 0x24
 8005526:	2300      	movs	r3, #0
 8005528:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800552a:	2300      	movs	r3, #0
 800552c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800552e:	4b21      	ldr	r3, [pc, #132]	; (80055b4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8005530:	685b      	ldr	r3, [r3, #4]
 8005532:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005534:	69fb      	ldr	r3, [r7, #28]
 8005536:	f003 030c 	and.w	r3, r3, #12
 800553a:	2b04      	cmp	r3, #4
 800553c:	d002      	beq.n	8005544 <HAL_RCC_GetSysClockFreq+0x40>
 800553e:	2b08      	cmp	r3, #8
 8005540:	d003      	beq.n	800554a <HAL_RCC_GetSysClockFreq+0x46>
 8005542:	e02b      	b.n	800559c <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005544:	4b1c      	ldr	r3, [pc, #112]	; (80055b8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8005546:	623b      	str	r3, [r7, #32]
      break;
 8005548:	e02b      	b.n	80055a2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800554a:	69fb      	ldr	r3, [r7, #28]
 800554c:	0c9b      	lsrs	r3, r3, #18
 800554e:	f003 030f 	and.w	r3, r3, #15
 8005552:	3328      	adds	r3, #40	; 0x28
 8005554:	443b      	add	r3, r7
 8005556:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800555a:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800555c:	69fb      	ldr	r3, [r7, #28]
 800555e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005562:	2b00      	cmp	r3, #0
 8005564:	d012      	beq.n	800558c <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005566:	4b13      	ldr	r3, [pc, #76]	; (80055b4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8005568:	685b      	ldr	r3, [r3, #4]
 800556a:	0c5b      	lsrs	r3, r3, #17
 800556c:	f003 0301 	and.w	r3, r3, #1
 8005570:	3328      	adds	r3, #40	; 0x28
 8005572:	443b      	add	r3, r7
 8005574:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005578:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800557a:	697b      	ldr	r3, [r7, #20]
 800557c:	4a0e      	ldr	r2, [pc, #56]	; (80055b8 <HAL_RCC_GetSysClockFreq+0xb4>)
 800557e:	fb03 f202 	mul.w	r2, r3, r2
 8005582:	69bb      	ldr	r3, [r7, #24]
 8005584:	fbb2 f3f3 	udiv	r3, r2, r3
 8005588:	627b      	str	r3, [r7, #36]	; 0x24
 800558a:	e004      	b.n	8005596 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800558c:	697b      	ldr	r3, [r7, #20]
 800558e:	4a0b      	ldr	r2, [pc, #44]	; (80055bc <HAL_RCC_GetSysClockFreq+0xb8>)
 8005590:	fb02 f303 	mul.w	r3, r2, r3
 8005594:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8005596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005598:	623b      	str	r3, [r7, #32]
      break;
 800559a:	e002      	b.n	80055a2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800559c:	4b06      	ldr	r3, [pc, #24]	; (80055b8 <HAL_RCC_GetSysClockFreq+0xb4>)
 800559e:	623b      	str	r3, [r7, #32]
      break;
 80055a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80055a2:	6a3b      	ldr	r3, [r7, #32]
}
 80055a4:	4618      	mov	r0, r3
 80055a6:	3728      	adds	r7, #40	; 0x28
 80055a8:	46bd      	mov	sp, r7
 80055aa:	bc90      	pop	{r4, r7}
 80055ac:	4770      	bx	lr
 80055ae:	bf00      	nop
 80055b0:	0800e6c4 	.word	0x0800e6c4
 80055b4:	40021000 	.word	0x40021000
 80055b8:	007a1200 	.word	0x007a1200
 80055bc:	003d0900 	.word	0x003d0900

080055c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80055c0:	b480      	push	{r7}
 80055c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80055c4:	4b02      	ldr	r3, [pc, #8]	; (80055d0 <HAL_RCC_GetHCLKFreq+0x10>)
 80055c6:	681b      	ldr	r3, [r3, #0]
}
 80055c8:	4618      	mov	r0, r3
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bc80      	pop	{r7}
 80055ce:	4770      	bx	lr
 80055d0:	20000018 	.word	0x20000018

080055d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80055d8:	f7ff fff2 	bl	80055c0 <HAL_RCC_GetHCLKFreq>
 80055dc:	4602      	mov	r2, r0
 80055de:	4b05      	ldr	r3, [pc, #20]	; (80055f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80055e0:	685b      	ldr	r3, [r3, #4]
 80055e2:	0a1b      	lsrs	r3, r3, #8
 80055e4:	f003 0307 	and.w	r3, r3, #7
 80055e8:	4903      	ldr	r1, [pc, #12]	; (80055f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80055ea:	5ccb      	ldrb	r3, [r1, r3]
 80055ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80055f0:	4618      	mov	r0, r3
 80055f2:	bd80      	pop	{r7, pc}
 80055f4:	40021000 	.word	0x40021000
 80055f8:	0800e740 	.word	0x0800e740

080055fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005600:	f7ff ffde 	bl	80055c0 <HAL_RCC_GetHCLKFreq>
 8005604:	4602      	mov	r2, r0
 8005606:	4b05      	ldr	r3, [pc, #20]	; (800561c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	0adb      	lsrs	r3, r3, #11
 800560c:	f003 0307 	and.w	r3, r3, #7
 8005610:	4903      	ldr	r1, [pc, #12]	; (8005620 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005612:	5ccb      	ldrb	r3, [r1, r3]
 8005614:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005618:	4618      	mov	r0, r3
 800561a:	bd80      	pop	{r7, pc}
 800561c:	40021000 	.word	0x40021000
 8005620:	0800e740 	.word	0x0800e740

08005624 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005624:	b480      	push	{r7}
 8005626:	b083      	sub	sp, #12
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
 800562c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	220f      	movs	r2, #15
 8005632:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005634:	4b11      	ldr	r3, [pc, #68]	; (800567c <HAL_RCC_GetClockConfig+0x58>)
 8005636:	685b      	ldr	r3, [r3, #4]
 8005638:	f003 0203 	and.w	r2, r3, #3
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005640:	4b0e      	ldr	r3, [pc, #56]	; (800567c <HAL_RCC_GetClockConfig+0x58>)
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800564c:	4b0b      	ldr	r3, [pc, #44]	; (800567c <HAL_RCC_GetClockConfig+0x58>)
 800564e:	685b      	ldr	r3, [r3, #4]
 8005650:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8005658:	4b08      	ldr	r3, [pc, #32]	; (800567c <HAL_RCC_GetClockConfig+0x58>)
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	08db      	lsrs	r3, r3, #3
 800565e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005666:	4b06      	ldr	r3, [pc, #24]	; (8005680 <HAL_RCC_GetClockConfig+0x5c>)
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f003 0207 	and.w	r2, r3, #7
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8005672:	bf00      	nop
 8005674:	370c      	adds	r7, #12
 8005676:	46bd      	mov	sp, r7
 8005678:	bc80      	pop	{r7}
 800567a:	4770      	bx	lr
 800567c:	40021000 	.word	0x40021000
 8005680:	40022000 	.word	0x40022000

08005684 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005684:	b480      	push	{r7}
 8005686:	b085      	sub	sp, #20
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800568c:	4b0a      	ldr	r3, [pc, #40]	; (80056b8 <RCC_Delay+0x34>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a0a      	ldr	r2, [pc, #40]	; (80056bc <RCC_Delay+0x38>)
 8005692:	fba2 2303 	umull	r2, r3, r2, r3
 8005696:	0a5b      	lsrs	r3, r3, #9
 8005698:	687a      	ldr	r2, [r7, #4]
 800569a:	fb02 f303 	mul.w	r3, r2, r3
 800569e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80056a0:	bf00      	nop
  }
  while (Delay --);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	1e5a      	subs	r2, r3, #1
 80056a6:	60fa      	str	r2, [r7, #12]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d1f9      	bne.n	80056a0 <RCC_Delay+0x1c>
}
 80056ac:	bf00      	nop
 80056ae:	bf00      	nop
 80056b0:	3714      	adds	r7, #20
 80056b2:	46bd      	mov	sp, r7
 80056b4:	bc80      	pop	{r7}
 80056b6:	4770      	bx	lr
 80056b8:	20000018 	.word	0x20000018
 80056bc:	10624dd3 	.word	0x10624dd3

080056c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b086      	sub	sp, #24
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80056c8:	2300      	movs	r3, #0
 80056ca:	613b      	str	r3, [r7, #16]
 80056cc:	2300      	movs	r3, #0
 80056ce:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f003 0301 	and.w	r3, r3, #1
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d07d      	beq.n	80057d8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80056dc:	2300      	movs	r3, #0
 80056de:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80056e0:	4b4f      	ldr	r3, [pc, #316]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056e2:	69db      	ldr	r3, [r3, #28]
 80056e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d10d      	bne.n	8005708 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80056ec:	4b4c      	ldr	r3, [pc, #304]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056ee:	69db      	ldr	r3, [r3, #28]
 80056f0:	4a4b      	ldr	r2, [pc, #300]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056f6:	61d3      	str	r3, [r2, #28]
 80056f8:	4b49      	ldr	r3, [pc, #292]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056fa:	69db      	ldr	r3, [r3, #28]
 80056fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005700:	60bb      	str	r3, [r7, #8]
 8005702:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005704:	2301      	movs	r3, #1
 8005706:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005708:	4b46      	ldr	r3, [pc, #280]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005710:	2b00      	cmp	r3, #0
 8005712:	d118      	bne.n	8005746 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005714:	4b43      	ldr	r3, [pc, #268]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	4a42      	ldr	r2, [pc, #264]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800571a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800571e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005720:	f7fe fba2 	bl	8003e68 <HAL_GetTick>
 8005724:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005726:	e008      	b.n	800573a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005728:	f7fe fb9e 	bl	8003e68 <HAL_GetTick>
 800572c:	4602      	mov	r2, r0
 800572e:	693b      	ldr	r3, [r7, #16]
 8005730:	1ad3      	subs	r3, r2, r3
 8005732:	2b64      	cmp	r3, #100	; 0x64
 8005734:	d901      	bls.n	800573a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005736:	2303      	movs	r3, #3
 8005738:	e06d      	b.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800573a:	4b3a      	ldr	r3, [pc, #232]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005742:	2b00      	cmp	r3, #0
 8005744:	d0f0      	beq.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005746:	4b36      	ldr	r3, [pc, #216]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005748:	6a1b      	ldr	r3, [r3, #32]
 800574a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800574e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d02e      	beq.n	80057b4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800575e:	68fa      	ldr	r2, [r7, #12]
 8005760:	429a      	cmp	r2, r3
 8005762:	d027      	beq.n	80057b4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005764:	4b2e      	ldr	r3, [pc, #184]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005766:	6a1b      	ldr	r3, [r3, #32]
 8005768:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800576c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800576e:	4b2e      	ldr	r3, [pc, #184]	; (8005828 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005770:	2201      	movs	r2, #1
 8005772:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005774:	4b2c      	ldr	r3, [pc, #176]	; (8005828 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005776:	2200      	movs	r2, #0
 8005778:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800577a:	4a29      	ldr	r2, [pc, #164]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	f003 0301 	and.w	r3, r3, #1
 8005786:	2b00      	cmp	r3, #0
 8005788:	d014      	beq.n	80057b4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800578a:	f7fe fb6d 	bl	8003e68 <HAL_GetTick>
 800578e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005790:	e00a      	b.n	80057a8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005792:	f7fe fb69 	bl	8003e68 <HAL_GetTick>
 8005796:	4602      	mov	r2, r0
 8005798:	693b      	ldr	r3, [r7, #16]
 800579a:	1ad3      	subs	r3, r2, r3
 800579c:	f241 3288 	movw	r2, #5000	; 0x1388
 80057a0:	4293      	cmp	r3, r2
 80057a2:	d901      	bls.n	80057a8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80057a4:	2303      	movs	r3, #3
 80057a6:	e036      	b.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057a8:	4b1d      	ldr	r3, [pc, #116]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80057aa:	6a1b      	ldr	r3, [r3, #32]
 80057ac:	f003 0302 	and.w	r3, r3, #2
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d0ee      	beq.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80057b4:	4b1a      	ldr	r3, [pc, #104]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80057b6:	6a1b      	ldr	r3, [r3, #32]
 80057b8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	4917      	ldr	r1, [pc, #92]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80057c2:	4313      	orrs	r3, r2
 80057c4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80057c6:	7dfb      	ldrb	r3, [r7, #23]
 80057c8:	2b01      	cmp	r3, #1
 80057ca:	d105      	bne.n	80057d8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057cc:	4b14      	ldr	r3, [pc, #80]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80057ce:	69db      	ldr	r3, [r3, #28]
 80057d0:	4a13      	ldr	r2, [pc, #76]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80057d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80057d6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f003 0302 	and.w	r3, r3, #2
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d008      	beq.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80057e4:	4b0e      	ldr	r3, [pc, #56]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80057e6:	685b      	ldr	r3, [r3, #4]
 80057e8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	689b      	ldr	r3, [r3, #8]
 80057f0:	490b      	ldr	r1, [pc, #44]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80057f2:	4313      	orrs	r3, r2
 80057f4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f003 0310 	and.w	r3, r3, #16
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d008      	beq.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005802:	4b07      	ldr	r3, [pc, #28]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	68db      	ldr	r3, [r3, #12]
 800580e:	4904      	ldr	r1, [pc, #16]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005810:	4313      	orrs	r3, r2
 8005812:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005814:	2300      	movs	r3, #0
}
 8005816:	4618      	mov	r0, r3
 8005818:	3718      	adds	r7, #24
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}
 800581e:	bf00      	nop
 8005820:	40021000 	.word	0x40021000
 8005824:	40007000 	.word	0x40007000
 8005828:	42420440 	.word	0x42420440

0800582c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800582c:	b590      	push	{r4, r7, lr}
 800582e:	b08d      	sub	sp, #52	; 0x34
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005834:	4b58      	ldr	r3, [pc, #352]	; (8005998 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8005836:	f107 040c 	add.w	r4, r7, #12
 800583a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800583c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005840:	f240 2301 	movw	r3, #513	; 0x201
 8005844:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8005846:	2300      	movs	r3, #0
 8005848:	627b      	str	r3, [r7, #36]	; 0x24
 800584a:	2300      	movs	r3, #0
 800584c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800584e:	2300      	movs	r3, #0
 8005850:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8005852:	2300      	movs	r3, #0
 8005854:	61fb      	str	r3, [r7, #28]
 8005856:	2300      	movs	r3, #0
 8005858:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2b10      	cmp	r3, #16
 800585e:	d00a      	beq.n	8005876 <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2b10      	cmp	r3, #16
 8005864:	f200 808e 	bhi.w	8005984 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2b01      	cmp	r3, #1
 800586c:	d049      	beq.n	8005902 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2b02      	cmp	r3, #2
 8005872:	d079      	beq.n	8005968 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8005874:	e086      	b.n	8005984 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 8005876:	4b49      	ldr	r3, [pc, #292]	; (800599c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005878:	685b      	ldr	r3, [r3, #4]
 800587a:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800587c:	4b47      	ldr	r3, [pc, #284]	; (800599c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005884:	2b00      	cmp	r3, #0
 8005886:	d07f      	beq.n	8005988 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005888:	69fb      	ldr	r3, [r7, #28]
 800588a:	0c9b      	lsrs	r3, r3, #18
 800588c:	f003 030f 	and.w	r3, r3, #15
 8005890:	3330      	adds	r3, #48	; 0x30
 8005892:	443b      	add	r3, r7
 8005894:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005898:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800589a:	69fb      	ldr	r3, [r7, #28]
 800589c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d017      	beq.n	80058d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80058a4:	4b3d      	ldr	r3, [pc, #244]	; (800599c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	0c5b      	lsrs	r3, r3, #17
 80058aa:	f003 0301 	and.w	r3, r3, #1
 80058ae:	3330      	adds	r3, #48	; 0x30
 80058b0:	443b      	add	r3, r7
 80058b2:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80058b6:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80058b8:	69fb      	ldr	r3, [r7, #28]
 80058ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d00d      	beq.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80058c2:	4a37      	ldr	r2, [pc, #220]	; (80059a0 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 80058c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058c6:	fbb2 f2f3 	udiv	r2, r2, r3
 80058ca:	6a3b      	ldr	r3, [r7, #32]
 80058cc:	fb02 f303 	mul.w	r3, r2, r3
 80058d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80058d2:	e004      	b.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80058d4:	6a3b      	ldr	r3, [r7, #32]
 80058d6:	4a33      	ldr	r2, [pc, #204]	; (80059a4 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80058d8:	fb02 f303 	mul.w	r3, r2, r3
 80058dc:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80058de:	4b2f      	ldr	r3, [pc, #188]	; (800599c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80058e0:	685b      	ldr	r3, [r3, #4]
 80058e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80058e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80058ea:	d102      	bne.n	80058f2 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 80058ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058ee:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80058f0:	e04a      	b.n	8005988 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 80058f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058f4:	005b      	lsls	r3, r3, #1
 80058f6:	4a2c      	ldr	r2, [pc, #176]	; (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 80058f8:	fba2 2303 	umull	r2, r3, r2, r3
 80058fc:	085b      	lsrs	r3, r3, #1
 80058fe:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005900:	e042      	b.n	8005988 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 8005902:	4b26      	ldr	r3, [pc, #152]	; (800599c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005904:	6a1b      	ldr	r3, [r3, #32]
 8005906:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8005908:	69fb      	ldr	r3, [r7, #28]
 800590a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800590e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005912:	d108      	bne.n	8005926 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 8005914:	69fb      	ldr	r3, [r7, #28]
 8005916:	f003 0302 	and.w	r3, r3, #2
 800591a:	2b00      	cmp	r3, #0
 800591c:	d003      	beq.n	8005926 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 800591e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005922:	62bb      	str	r3, [r7, #40]	; 0x28
 8005924:	e01f      	b.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005926:	69fb      	ldr	r3, [r7, #28]
 8005928:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800592c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005930:	d109      	bne.n	8005946 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 8005932:	4b1a      	ldr	r3, [pc, #104]	; (800599c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005936:	f003 0302 	and.w	r3, r3, #2
 800593a:	2b00      	cmp	r3, #0
 800593c:	d003      	beq.n	8005946 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 800593e:	f649 4340 	movw	r3, #40000	; 0x9c40
 8005942:	62bb      	str	r3, [r7, #40]	; 0x28
 8005944:	e00f      	b.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005946:	69fb      	ldr	r3, [r7, #28]
 8005948:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800594c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005950:	d11c      	bne.n	800598c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8005952:	4b12      	ldr	r3, [pc, #72]	; (800599c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800595a:	2b00      	cmp	r3, #0
 800595c:	d016      	beq.n	800598c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 800595e:	f24f 4324 	movw	r3, #62500	; 0xf424
 8005962:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005964:	e012      	b.n	800598c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8005966:	e011      	b.n	800598c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005968:	f7ff fe48 	bl	80055fc <HAL_RCC_GetPCLK2Freq>
 800596c:	4602      	mov	r2, r0
 800596e:	4b0b      	ldr	r3, [pc, #44]	; (800599c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005970:	685b      	ldr	r3, [r3, #4]
 8005972:	0b9b      	lsrs	r3, r3, #14
 8005974:	f003 0303 	and.w	r3, r3, #3
 8005978:	3301      	adds	r3, #1
 800597a:	005b      	lsls	r3, r3, #1
 800597c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005980:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005982:	e004      	b.n	800598e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8005984:	bf00      	nop
 8005986:	e002      	b.n	800598e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8005988:	bf00      	nop
 800598a:	e000      	b.n	800598e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 800598c:	bf00      	nop
    }
  }
  return (frequency);
 800598e:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8005990:	4618      	mov	r0, r3
 8005992:	3734      	adds	r7, #52	; 0x34
 8005994:	46bd      	mov	sp, r7
 8005996:	bd90      	pop	{r4, r7, pc}
 8005998:	0800e6d4 	.word	0x0800e6d4
 800599c:	40021000 	.word	0x40021000
 80059a0:	007a1200 	.word	0x007a1200
 80059a4:	003d0900 	.word	0x003d0900
 80059a8:	aaaaaaab 	.word	0xaaaaaaab

080059ac <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b084      	sub	sp, #16
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 80059b4:	2300      	movs	r3, #0
 80059b6:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d101      	bne.n	80059c2 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80059be:	2301      	movs	r3, #1
 80059c0:	e084      	b.n	8005acc <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	7c5b      	ldrb	r3, [r3, #17]
 80059c6:	b2db      	uxtb	r3, r3
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d105      	bne.n	80059d8 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2200      	movs	r2, #0
 80059d0:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80059d2:	6878      	ldr	r0, [r7, #4]
 80059d4:	f7fc ffae 	bl	8002934 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2202      	movs	r2, #2
 80059dc:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80059de:	6878      	ldr	r0, [r7, #4]
 80059e0:	f000 faa0 	bl	8005f24 <HAL_RTC_WaitForSynchro>
 80059e4:	4603      	mov	r3, r0
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d004      	beq.n	80059f4 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2204      	movs	r2, #4
 80059ee:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 80059f0:	2301      	movs	r3, #1
 80059f2:	e06b      	b.n	8005acc <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80059f4:	6878      	ldr	r0, [r7, #4]
 80059f6:	f000 fb59 	bl	80060ac <RTC_EnterInitMode>
 80059fa:	4603      	mov	r3, r0
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d004      	beq.n	8005a0a <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2204      	movs	r2, #4
 8005a04:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8005a06:	2301      	movs	r3, #1
 8005a08:	e060      	b.n	8005acc <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	685a      	ldr	r2, [r3, #4]
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f022 0207 	bic.w	r2, r2, #7
 8005a18:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d005      	beq.n	8005a2e <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8005a22:	4b2c      	ldr	r3, [pc, #176]	; (8005ad4 <HAL_RTC_Init+0x128>)
 8005a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a26:	4a2b      	ldr	r2, [pc, #172]	; (8005ad4 <HAL_RTC_Init+0x128>)
 8005a28:	f023 0301 	bic.w	r3, r3, #1
 8005a2c:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8005a2e:	4b29      	ldr	r3, [pc, #164]	; (8005ad4 <HAL_RTC_Init+0x128>)
 8005a30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a32:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	689b      	ldr	r3, [r3, #8]
 8005a3a:	4926      	ldr	r1, [pc, #152]	; (8005ad4 <HAL_RTC_Init+0x128>)
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	685b      	ldr	r3, [r3, #4]
 8005a44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a48:	d003      	beq.n	8005a52 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	60fb      	str	r3, [r7, #12]
 8005a50:	e00e      	b.n	8005a70 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8005a52:	2001      	movs	r0, #1
 8005a54:	f7ff feea 	bl	800582c <HAL_RCCEx_GetPeriphCLKFreq>
 8005a58:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d104      	bne.n	8005a6a <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2204      	movs	r2, #4
 8005a64:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8005a66:	2301      	movs	r3, #1
 8005a68:	e030      	b.n	8005acc <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	3b01      	subs	r3, #1
 8005a6e:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	689b      	ldr	r3, [r3, #8]
 8005a76:	f023 010f 	bic.w	r1, r3, #15
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	0c1a      	lsrs	r2, r3, #16
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	430a      	orrs	r2, r1
 8005a84:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	68db      	ldr	r3, [r3, #12]
 8005a8c:	0c1b      	lsrs	r3, r3, #16
 8005a8e:	041b      	lsls	r3, r3, #16
 8005a90:	68fa      	ldr	r2, [r7, #12]
 8005a92:	b291      	uxth	r1, r2
 8005a94:	687a      	ldr	r2, [r7, #4]
 8005a96:	6812      	ldr	r2, [r2, #0]
 8005a98:	430b      	orrs	r3, r1
 8005a9a:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8005a9c:	6878      	ldr	r0, [r7, #4]
 8005a9e:	f000 fb2d 	bl	80060fc <RTC_ExitInitMode>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d004      	beq.n	8005ab2 <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2204      	movs	r2, #4
 8005aac:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8005aae:	2301      	movs	r3, #1
 8005ab0:	e00c      	b.n	8005acc <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2201      	movs	r2, #1
 8005abc:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2201      	movs	r2, #1
 8005ac2:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2201      	movs	r2, #1
 8005ac8:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8005aca:	2300      	movs	r3, #0
  }
}
 8005acc:	4618      	mov	r0, r3
 8005ace:	3710      	adds	r7, #16
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	bd80      	pop	{r7, pc}
 8005ad4:	40006c00 	.word	0x40006c00

08005ad8 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005ad8:	b590      	push	{r4, r7, lr}
 8005ada:	b087      	sub	sp, #28
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	60f8      	str	r0, [r7, #12]
 8005ae0:	60b9      	str	r1, [r7, #8]
 8005ae2:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	617b      	str	r3, [r7, #20]
 8005ae8:	2300      	movs	r3, #0
 8005aea:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d002      	beq.n	8005af8 <HAL_RTC_SetTime+0x20>
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d101      	bne.n	8005afc <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8005af8:	2301      	movs	r3, #1
 8005afa:	e080      	b.n	8005bfe <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	7c1b      	ldrb	r3, [r3, #16]
 8005b00:	2b01      	cmp	r3, #1
 8005b02:	d101      	bne.n	8005b08 <HAL_RTC_SetTime+0x30>
 8005b04:	2302      	movs	r3, #2
 8005b06:	e07a      	b.n	8005bfe <HAL_RTC_SetTime+0x126>
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	2201      	movs	r2, #1
 8005b0c:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	2202      	movs	r2, #2
 8005b12:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d113      	bne.n	8005b42 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	781b      	ldrb	r3, [r3, #0]
 8005b1e:	461a      	mov	r2, r3
 8005b20:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8005b24:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	785b      	ldrb	r3, [r3, #1]
 8005b2c:	4619      	mov	r1, r3
 8005b2e:	460b      	mov	r3, r1
 8005b30:	011b      	lsls	r3, r3, #4
 8005b32:	1a5b      	subs	r3, r3, r1
 8005b34:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8005b36:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8005b38:	68ba      	ldr	r2, [r7, #8]
 8005b3a:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8005b3c:	4413      	add	r3, r2
 8005b3e:	617b      	str	r3, [r7, #20]
 8005b40:	e01e      	b.n	8005b80 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8005b42:	68bb      	ldr	r3, [r7, #8]
 8005b44:	781b      	ldrb	r3, [r3, #0]
 8005b46:	4618      	mov	r0, r3
 8005b48:	f000 fb1d 	bl	8006186 <RTC_Bcd2ToByte>
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	461a      	mov	r2, r3
 8005b50:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8005b54:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	785b      	ldrb	r3, [r3, #1]
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	f000 fb12 	bl	8006186 <RTC_Bcd2ToByte>
 8005b62:	4603      	mov	r3, r0
 8005b64:	461a      	mov	r2, r3
 8005b66:	4613      	mov	r3, r2
 8005b68:	011b      	lsls	r3, r3, #4
 8005b6a:	1a9b      	subs	r3, r3, r2
 8005b6c:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8005b6e:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8005b70:	68bb      	ldr	r3, [r7, #8]
 8005b72:	789b      	ldrb	r3, [r3, #2]
 8005b74:	4618      	mov	r0, r3
 8005b76:	f000 fb06 	bl	8006186 <RTC_Bcd2ToByte>
 8005b7a:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8005b7c:	4423      	add	r3, r4
 8005b7e:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8005b80:	6979      	ldr	r1, [r7, #20]
 8005b82:	68f8      	ldr	r0, [r7, #12]
 8005b84:	f000 fa2b 	bl	8005fde <RTC_WriteTimeCounter>
 8005b88:	4603      	mov	r3, r0
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d007      	beq.n	8005b9e <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	2204      	movs	r2, #4
 8005b92:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	2200      	movs	r2, #0
 8005b98:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	e02f      	b.n	8005bfe <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	685a      	ldr	r2, [r3, #4]
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f022 0205 	bic.w	r2, r2, #5
 8005bac:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8005bae:	68f8      	ldr	r0, [r7, #12]
 8005bb0:	f000 fa3c 	bl	800602c <RTC_ReadAlarmCounter>
 8005bb4:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bbc:	d018      	beq.n	8005bf0 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8005bbe:	693a      	ldr	r2, [r7, #16]
 8005bc0:	697b      	ldr	r3, [r7, #20]
 8005bc2:	429a      	cmp	r2, r3
 8005bc4:	d214      	bcs.n	8005bf0 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8005bc6:	693b      	ldr	r3, [r7, #16]
 8005bc8:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8005bcc:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8005bd0:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005bd2:	6939      	ldr	r1, [r7, #16]
 8005bd4:	68f8      	ldr	r0, [r7, #12]
 8005bd6:	f000 fa42 	bl	800605e <RTC_WriteAlarmCounter>
 8005bda:	4603      	mov	r3, r0
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d007      	beq.n	8005bf0 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	2204      	movs	r2, #4
 8005be4:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	2200      	movs	r2, #0
 8005bea:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8005bec:	2301      	movs	r3, #1
 8005bee:	e006      	b.n	8005bfe <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	2201      	movs	r2, #1
 8005bf4:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8005bfc:	2300      	movs	r3, #0
  }
}
 8005bfe:	4618      	mov	r0, r3
 8005c00:	371c      	adds	r7, #28
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bd90      	pop	{r4, r7, pc}
	...

08005c08 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b088      	sub	sp, #32
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	60f8      	str	r0, [r7, #12]
 8005c10:	60b9      	str	r1, [r7, #8]
 8005c12:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8005c14:	2300      	movs	r3, #0
 8005c16:	61bb      	str	r3, [r7, #24]
 8005c18:	2300      	movs	r3, #0
 8005c1a:	61fb      	str	r3, [r7, #28]
 8005c1c:	2300      	movs	r3, #0
 8005c1e:	617b      	str	r3, [r7, #20]
 8005c20:	2300      	movs	r3, #0
 8005c22:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d002      	beq.n	8005c30 <HAL_RTC_GetTime+0x28>
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d101      	bne.n	8005c34 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8005c30:	2301      	movs	r3, #1
 8005c32:	e0b5      	b.n	8005da0 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	685b      	ldr	r3, [r3, #4]
 8005c3a:	f003 0304 	and.w	r3, r3, #4
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d001      	beq.n	8005c46 <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8005c42:	2301      	movs	r3, #1
 8005c44:	e0ac      	b.n	8005da0 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8005c46:	68f8      	ldr	r0, [r7, #12]
 8005c48:	f000 f999 	bl	8005f7e <RTC_ReadTimeCounter>
 8005c4c:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8005c4e:	69bb      	ldr	r3, [r7, #24]
 8005c50:	4a55      	ldr	r2, [pc, #340]	; (8005da8 <HAL_RTC_GetTime+0x1a0>)
 8005c52:	fba2 2303 	umull	r2, r3, r2, r3
 8005c56:	0adb      	lsrs	r3, r3, #11
 8005c58:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8005c5a:	69ba      	ldr	r2, [r7, #24]
 8005c5c:	4b52      	ldr	r3, [pc, #328]	; (8005da8 <HAL_RTC_GetTime+0x1a0>)
 8005c5e:	fba3 1302 	umull	r1, r3, r3, r2
 8005c62:	0adb      	lsrs	r3, r3, #11
 8005c64:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8005c68:	fb01 f303 	mul.w	r3, r1, r3
 8005c6c:	1ad3      	subs	r3, r2, r3
 8005c6e:	4a4f      	ldr	r2, [pc, #316]	; (8005dac <HAL_RTC_GetTime+0x1a4>)
 8005c70:	fba2 2303 	umull	r2, r3, r2, r3
 8005c74:	095b      	lsrs	r3, r3, #5
 8005c76:	b2da      	uxtb	r2, r3
 8005c78:	68bb      	ldr	r3, [r7, #8]
 8005c7a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8005c7c:	69bb      	ldr	r3, [r7, #24]
 8005c7e:	4a4a      	ldr	r2, [pc, #296]	; (8005da8 <HAL_RTC_GetTime+0x1a0>)
 8005c80:	fba2 1203 	umull	r1, r2, r2, r3
 8005c84:	0ad2      	lsrs	r2, r2, #11
 8005c86:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8005c8a:	fb01 f202 	mul.w	r2, r1, r2
 8005c8e:	1a9a      	subs	r2, r3, r2
 8005c90:	4b46      	ldr	r3, [pc, #280]	; (8005dac <HAL_RTC_GetTime+0x1a4>)
 8005c92:	fba3 1302 	umull	r1, r3, r3, r2
 8005c96:	0959      	lsrs	r1, r3, #5
 8005c98:	460b      	mov	r3, r1
 8005c9a:	011b      	lsls	r3, r3, #4
 8005c9c:	1a5b      	subs	r3, r3, r1
 8005c9e:	009b      	lsls	r3, r3, #2
 8005ca0:	1ad1      	subs	r1, r2, r3
 8005ca2:	b2ca      	uxtb	r2, r1
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8005ca8:	693b      	ldr	r3, [r7, #16]
 8005caa:	2b17      	cmp	r3, #23
 8005cac:	d955      	bls.n	8005d5a <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8005cae:	693b      	ldr	r3, [r7, #16]
 8005cb0:	4a3f      	ldr	r2, [pc, #252]	; (8005db0 <HAL_RTC_GetTime+0x1a8>)
 8005cb2:	fba2 2303 	umull	r2, r3, r2, r3
 8005cb6:	091b      	lsrs	r3, r3, #4
 8005cb8:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8005cba:	6939      	ldr	r1, [r7, #16]
 8005cbc:	4b3c      	ldr	r3, [pc, #240]	; (8005db0 <HAL_RTC_GetTime+0x1a8>)
 8005cbe:	fba3 2301 	umull	r2, r3, r3, r1
 8005cc2:	091a      	lsrs	r2, r3, #4
 8005cc4:	4613      	mov	r3, r2
 8005cc6:	005b      	lsls	r3, r3, #1
 8005cc8:	4413      	add	r3, r2
 8005cca:	00db      	lsls	r3, r3, #3
 8005ccc:	1aca      	subs	r2, r1, r3
 8005cce:	b2d2      	uxtb	r2, r2
 8005cd0:	68bb      	ldr	r3, [r7, #8]
 8005cd2:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8005cd4:	68f8      	ldr	r0, [r7, #12]
 8005cd6:	f000 f9a9 	bl	800602c <RTC_ReadAlarmCounter>
 8005cda:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8005cdc:	69fb      	ldr	r3, [r7, #28]
 8005cde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ce2:	d008      	beq.n	8005cf6 <HAL_RTC_GetTime+0xee>
 8005ce4:	69fa      	ldr	r2, [r7, #28]
 8005ce6:	69bb      	ldr	r3, [r7, #24]
 8005ce8:	429a      	cmp	r2, r3
 8005cea:	d904      	bls.n	8005cf6 <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8005cec:	69fa      	ldr	r2, [r7, #28]
 8005cee:	69bb      	ldr	r3, [r7, #24]
 8005cf0:	1ad3      	subs	r3, r2, r3
 8005cf2:	61fb      	str	r3, [r7, #28]
 8005cf4:	e002      	b.n	8005cfc <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8005cf6:	f04f 33ff 	mov.w	r3, #4294967295
 8005cfa:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8005cfc:	697b      	ldr	r3, [r7, #20]
 8005cfe:	4a2d      	ldr	r2, [pc, #180]	; (8005db4 <HAL_RTC_GetTime+0x1ac>)
 8005d00:	fb02 f303 	mul.w	r3, r2, r3
 8005d04:	69ba      	ldr	r2, [r7, #24]
 8005d06:	1ad3      	subs	r3, r2, r3
 8005d08:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8005d0a:	69b9      	ldr	r1, [r7, #24]
 8005d0c:	68f8      	ldr	r0, [r7, #12]
 8005d0e:	f000 f966 	bl	8005fde <RTC_WriteTimeCounter>
 8005d12:	4603      	mov	r3, r0
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d001      	beq.n	8005d1c <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8005d18:	2301      	movs	r3, #1
 8005d1a:	e041      	b.n	8005da0 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8005d1c:	69fb      	ldr	r3, [r7, #28]
 8005d1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d22:	d00c      	beq.n	8005d3e <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8005d24:	69fa      	ldr	r2, [r7, #28]
 8005d26:	69bb      	ldr	r3, [r7, #24]
 8005d28:	4413      	add	r3, r2
 8005d2a:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005d2c:	69f9      	ldr	r1, [r7, #28]
 8005d2e:	68f8      	ldr	r0, [r7, #12]
 8005d30:	f000 f995 	bl	800605e <RTC_WriteAlarmCounter>
 8005d34:	4603      	mov	r3, r0
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d00a      	beq.n	8005d50 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	e030      	b.n	8005da0 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005d3e:	69f9      	ldr	r1, [r7, #28]
 8005d40:	68f8      	ldr	r0, [r7, #12]
 8005d42:	f000 f98c 	bl	800605e <RTC_WriteAlarmCounter>
 8005d46:	4603      	mov	r3, r0
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d001      	beq.n	8005d50 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8005d4c:	2301      	movs	r3, #1
 8005d4e:	e027      	b.n	8005da0 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8005d50:	6979      	ldr	r1, [r7, #20]
 8005d52:	68f8      	ldr	r0, [r7, #12]
 8005d54:	f000 fa34 	bl	80061c0 <RTC_DateUpdate>
 8005d58:	e003      	b.n	8005d62 <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	b2da      	uxtb	r2, r3
 8005d5e:	68bb      	ldr	r3, [r7, #8]
 8005d60:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d01a      	beq.n	8005d9e <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8005d68:	68bb      	ldr	r3, [r7, #8]
 8005d6a:	781b      	ldrb	r3, [r3, #0]
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	f000 f9ed 	bl	800614c <RTC_ByteToBcd2>
 8005d72:	4603      	mov	r3, r0
 8005d74:	461a      	mov	r2, r3
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8005d7a:	68bb      	ldr	r3, [r7, #8]
 8005d7c:	785b      	ldrb	r3, [r3, #1]
 8005d7e:	4618      	mov	r0, r3
 8005d80:	f000 f9e4 	bl	800614c <RTC_ByteToBcd2>
 8005d84:	4603      	mov	r3, r0
 8005d86:	461a      	mov	r2, r3
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	789b      	ldrb	r3, [r3, #2]
 8005d90:	4618      	mov	r0, r3
 8005d92:	f000 f9db 	bl	800614c <RTC_ByteToBcd2>
 8005d96:	4603      	mov	r3, r0
 8005d98:	461a      	mov	r2, r3
 8005d9a:	68bb      	ldr	r3, [r7, #8]
 8005d9c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005d9e:	2300      	movs	r3, #0
}
 8005da0:	4618      	mov	r0, r3
 8005da2:	3720      	adds	r7, #32
 8005da4:	46bd      	mov	sp, r7
 8005da6:	bd80      	pop	{r7, pc}
 8005da8:	91a2b3c5 	.word	0x91a2b3c5
 8005dac:	88888889 	.word	0x88888889
 8005db0:	aaaaaaab 	.word	0xaaaaaaab
 8005db4:	00015180 	.word	0x00015180

08005db8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b088      	sub	sp, #32
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	60f8      	str	r0, [r7, #12]
 8005dc0:	60b9      	str	r1, [r7, #8]
 8005dc2:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	61fb      	str	r3, [r7, #28]
 8005dc8:	2300      	movs	r3, #0
 8005dca:	61bb      	str	r3, [r7, #24]
 8005dcc:	2300      	movs	r3, #0
 8005dce:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d002      	beq.n	8005ddc <HAL_RTC_SetDate+0x24>
 8005dd6:	68bb      	ldr	r3, [r7, #8]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d101      	bne.n	8005de0 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8005ddc:	2301      	movs	r3, #1
 8005dde:	e097      	b.n	8005f10 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	7c1b      	ldrb	r3, [r3, #16]
 8005de4:	2b01      	cmp	r3, #1
 8005de6:	d101      	bne.n	8005dec <HAL_RTC_SetDate+0x34>
 8005de8:	2302      	movs	r3, #2
 8005dea:	e091      	b.n	8005f10 <HAL_RTC_SetDate+0x158>
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	2201      	movs	r2, #1
 8005df0:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2202      	movs	r2, #2
 8005df6:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d10c      	bne.n	8005e18 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8005dfe:	68bb      	ldr	r3, [r7, #8]
 8005e00:	78da      	ldrb	r2, [r3, #3]
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8005e06:	68bb      	ldr	r3, [r7, #8]
 8005e08:	785a      	ldrb	r2, [r3, #1]
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8005e0e:	68bb      	ldr	r3, [r7, #8]
 8005e10:	789a      	ldrb	r2, [r3, #2]
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	739a      	strb	r2, [r3, #14]
 8005e16:	e01a      	b.n	8005e4e <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	78db      	ldrb	r3, [r3, #3]
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	f000 f9b2 	bl	8006186 <RTC_Bcd2ToByte>
 8005e22:	4603      	mov	r3, r0
 8005e24:	461a      	mov	r2, r3
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8005e2a:	68bb      	ldr	r3, [r7, #8]
 8005e2c:	785b      	ldrb	r3, [r3, #1]
 8005e2e:	4618      	mov	r0, r3
 8005e30:	f000 f9a9 	bl	8006186 <RTC_Bcd2ToByte>
 8005e34:	4603      	mov	r3, r0
 8005e36:	461a      	mov	r2, r3
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8005e3c:	68bb      	ldr	r3, [r7, #8]
 8005e3e:	789b      	ldrb	r3, [r3, #2]
 8005e40:	4618      	mov	r0, r3
 8005e42:	f000 f9a0 	bl	8006186 <RTC_Bcd2ToByte>
 8005e46:	4603      	mov	r3, r0
 8005e48:	461a      	mov	r2, r3
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	7bdb      	ldrb	r3, [r3, #15]
 8005e52:	4618      	mov	r0, r3
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	7b59      	ldrb	r1, [r3, #13]
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	7b9b      	ldrb	r3, [r3, #14]
 8005e5c:	461a      	mov	r2, r3
 8005e5e:	f000 fa8b 	bl	8006378 <RTC_WeekDayNum>
 8005e62:	4603      	mov	r3, r0
 8005e64:	461a      	mov	r2, r3
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	7b1a      	ldrb	r2, [r3, #12]
 8005e6e:	68bb      	ldr	r3, [r7, #8]
 8005e70:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8005e72:	68f8      	ldr	r0, [r7, #12]
 8005e74:	f000 f883 	bl	8005f7e <RTC_ReadTimeCounter>
 8005e78:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8005e7a:	69fb      	ldr	r3, [r7, #28]
 8005e7c:	4a26      	ldr	r2, [pc, #152]	; (8005f18 <HAL_RTC_SetDate+0x160>)
 8005e7e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e82:	0adb      	lsrs	r3, r3, #11
 8005e84:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8005e86:	697b      	ldr	r3, [r7, #20]
 8005e88:	2b18      	cmp	r3, #24
 8005e8a:	d93a      	bls.n	8005f02 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	4a23      	ldr	r2, [pc, #140]	; (8005f1c <HAL_RTC_SetDate+0x164>)
 8005e90:	fba2 2303 	umull	r2, r3, r2, r3
 8005e94:	091b      	lsrs	r3, r3, #4
 8005e96:	4a22      	ldr	r2, [pc, #136]	; (8005f20 <HAL_RTC_SetDate+0x168>)
 8005e98:	fb02 f303 	mul.w	r3, r2, r3
 8005e9c:	69fa      	ldr	r2, [r7, #28]
 8005e9e:	1ad3      	subs	r3, r2, r3
 8005ea0:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8005ea2:	69f9      	ldr	r1, [r7, #28]
 8005ea4:	68f8      	ldr	r0, [r7, #12]
 8005ea6:	f000 f89a 	bl	8005fde <RTC_WriteTimeCounter>
 8005eaa:	4603      	mov	r3, r0
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d007      	beq.n	8005ec0 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	2204      	movs	r2, #4
 8005eb4:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	2200      	movs	r2, #0
 8005eba:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	e027      	b.n	8005f10 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8005ec0:	68f8      	ldr	r0, [r7, #12]
 8005ec2:	f000 f8b3 	bl	800602c <RTC_ReadAlarmCounter>
 8005ec6:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8005ec8:	69bb      	ldr	r3, [r7, #24]
 8005eca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ece:	d018      	beq.n	8005f02 <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8005ed0:	69ba      	ldr	r2, [r7, #24]
 8005ed2:	69fb      	ldr	r3, [r7, #28]
 8005ed4:	429a      	cmp	r2, r3
 8005ed6:	d214      	bcs.n	8005f02 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8005ed8:	69bb      	ldr	r3, [r7, #24]
 8005eda:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8005ede:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8005ee2:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005ee4:	69b9      	ldr	r1, [r7, #24]
 8005ee6:	68f8      	ldr	r0, [r7, #12]
 8005ee8:	f000 f8b9 	bl	800605e <RTC_WriteAlarmCounter>
 8005eec:	4603      	mov	r3, r0
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d007      	beq.n	8005f02 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	2204      	movs	r2, #4
 8005ef6:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	2200      	movs	r2, #0
 8005efc:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8005efe:	2301      	movs	r3, #1
 8005f00:	e006      	b.n	8005f10 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	2201      	movs	r2, #1
 8005f06:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8005f0e:	2300      	movs	r3, #0
}
 8005f10:	4618      	mov	r0, r3
 8005f12:	3720      	adds	r7, #32
 8005f14:	46bd      	mov	sp, r7
 8005f16:	bd80      	pop	{r7, pc}
 8005f18:	91a2b3c5 	.word	0x91a2b3c5
 8005f1c:	aaaaaaab 	.word	0xaaaaaaab
 8005f20:	00015180 	.word	0x00015180

08005f24 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	b084      	sub	sp, #16
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d101      	bne.n	8005f3a <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8005f36:	2301      	movs	r3, #1
 8005f38:	e01d      	b.n	8005f76 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	685a      	ldr	r2, [r3, #4]
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f022 0208 	bic.w	r2, r2, #8
 8005f48:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8005f4a:	f7fd ff8d 	bl	8003e68 <HAL_GetTick>
 8005f4e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8005f50:	e009      	b.n	8005f66 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005f52:	f7fd ff89 	bl	8003e68 <HAL_GetTick>
 8005f56:	4602      	mov	r2, r0
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	1ad3      	subs	r3, r2, r3
 8005f5c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005f60:	d901      	bls.n	8005f66 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8005f62:	2303      	movs	r3, #3
 8005f64:	e007      	b.n	8005f76 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	685b      	ldr	r3, [r3, #4]
 8005f6c:	f003 0308 	and.w	r3, r3, #8
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d0ee      	beq.n	8005f52 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8005f74:	2300      	movs	r3, #0
}
 8005f76:	4618      	mov	r0, r3
 8005f78:	3710      	adds	r7, #16
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bd80      	pop	{r7, pc}

08005f7e <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8005f7e:	b480      	push	{r7}
 8005f80:	b087      	sub	sp, #28
 8005f82:	af00      	add	r7, sp, #0
 8005f84:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8005f86:	2300      	movs	r3, #0
 8005f88:	827b      	strh	r3, [r7, #18]
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	823b      	strh	r3, [r7, #16]
 8005f8e:	2300      	movs	r3, #0
 8005f90:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8005f92:	2300      	movs	r3, #0
 8005f94:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	699b      	ldr	r3, [r3, #24]
 8005f9c:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	69db      	ldr	r3, [r3, #28]
 8005fa4:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	699b      	ldr	r3, [r3, #24]
 8005fac:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8005fae:	8a7a      	ldrh	r2, [r7, #18]
 8005fb0:	8a3b      	ldrh	r3, [r7, #16]
 8005fb2:	429a      	cmp	r2, r3
 8005fb4:	d008      	beq.n	8005fc8 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8005fb6:	8a3b      	ldrh	r3, [r7, #16]
 8005fb8:	041a      	lsls	r2, r3, #16
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	69db      	ldr	r3, [r3, #28]
 8005fc0:	b29b      	uxth	r3, r3
 8005fc2:	4313      	orrs	r3, r2
 8005fc4:	617b      	str	r3, [r7, #20]
 8005fc6:	e004      	b.n	8005fd2 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8005fc8:	8a7b      	ldrh	r3, [r7, #18]
 8005fca:	041a      	lsls	r2, r3, #16
 8005fcc:	89fb      	ldrh	r3, [r7, #14]
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8005fd2:	697b      	ldr	r3, [r7, #20]
}
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	371c      	adds	r7, #28
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	bc80      	pop	{r7}
 8005fdc:	4770      	bx	lr

08005fde <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8005fde:	b580      	push	{r7, lr}
 8005fe0:	b084      	sub	sp, #16
 8005fe2:	af00      	add	r7, sp, #0
 8005fe4:	6078      	str	r0, [r7, #4]
 8005fe6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005fe8:	2300      	movs	r3, #0
 8005fea:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005fec:	6878      	ldr	r0, [r7, #4]
 8005fee:	f000 f85d 	bl	80060ac <RTC_EnterInitMode>
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d002      	beq.n	8005ffe <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	73fb      	strb	r3, [r7, #15]
 8005ffc:	e011      	b.n	8006022 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	683a      	ldr	r2, [r7, #0]
 8006004:	0c12      	lsrs	r2, r2, #16
 8006006:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	683a      	ldr	r2, [r7, #0]
 800600e:	b292      	uxth	r2, r2
 8006010:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f000 f872 	bl	80060fc <RTC_ExitInitMode>
 8006018:	4603      	mov	r3, r0
 800601a:	2b00      	cmp	r3, #0
 800601c:	d001      	beq.n	8006022 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 800601e:	2301      	movs	r3, #1
 8006020:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006022:	7bfb      	ldrb	r3, [r7, #15]
}
 8006024:	4618      	mov	r0, r3
 8006026:	3710      	adds	r7, #16
 8006028:	46bd      	mov	sp, r7
 800602a:	bd80      	pop	{r7, pc}

0800602c <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 800602c:	b480      	push	{r7}
 800602e:	b085      	sub	sp, #20
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8006034:	2300      	movs	r3, #0
 8006036:	81fb      	strh	r3, [r7, #14]
 8006038:	2300      	movs	r3, #0
 800603a:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	6a1b      	ldr	r3, [r3, #32]
 8006042:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800604a:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 800604c:	89fb      	ldrh	r3, [r7, #14]
 800604e:	041a      	lsls	r2, r3, #16
 8006050:	89bb      	ldrh	r3, [r7, #12]
 8006052:	4313      	orrs	r3, r2
}
 8006054:	4618      	mov	r0, r3
 8006056:	3714      	adds	r7, #20
 8006058:	46bd      	mov	sp, r7
 800605a:	bc80      	pop	{r7}
 800605c:	4770      	bx	lr

0800605e <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 800605e:	b580      	push	{r7, lr}
 8006060:	b084      	sub	sp, #16
 8006062:	af00      	add	r7, sp, #0
 8006064:	6078      	str	r0, [r7, #4]
 8006066:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006068:	2300      	movs	r3, #0
 800606a:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800606c:	6878      	ldr	r0, [r7, #4]
 800606e:	f000 f81d 	bl	80060ac <RTC_EnterInitMode>
 8006072:	4603      	mov	r3, r0
 8006074:	2b00      	cmp	r3, #0
 8006076:	d002      	beq.n	800607e <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8006078:	2301      	movs	r3, #1
 800607a:	73fb      	strb	r3, [r7, #15]
 800607c:	e011      	b.n	80060a2 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	683a      	ldr	r2, [r7, #0]
 8006084:	0c12      	lsrs	r2, r2, #16
 8006086:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	683a      	ldr	r2, [r7, #0]
 800608e:	b292      	uxth	r2, r2
 8006090:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8006092:	6878      	ldr	r0, [r7, #4]
 8006094:	f000 f832 	bl	80060fc <RTC_ExitInitMode>
 8006098:	4603      	mov	r3, r0
 800609a:	2b00      	cmp	r3, #0
 800609c:	d001      	beq.n	80060a2 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 800609e:	2301      	movs	r3, #1
 80060a0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80060a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80060a4:	4618      	mov	r0, r3
 80060a6:	3710      	adds	r7, #16
 80060a8:	46bd      	mov	sp, r7
 80060aa:	bd80      	pop	{r7, pc}

080060ac <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b084      	sub	sp, #16
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80060b4:	2300      	movs	r3, #0
 80060b6:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 80060b8:	f7fd fed6 	bl	8003e68 <HAL_GetTick>
 80060bc:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80060be:	e009      	b.n	80060d4 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80060c0:	f7fd fed2 	bl	8003e68 <HAL_GetTick>
 80060c4:	4602      	mov	r2, r0
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	1ad3      	subs	r3, r2, r3
 80060ca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80060ce:	d901      	bls.n	80060d4 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 80060d0:	2303      	movs	r3, #3
 80060d2:	e00f      	b.n	80060f4 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	685b      	ldr	r3, [r3, #4]
 80060da:	f003 0320 	and.w	r3, r3, #32
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d0ee      	beq.n	80060c0 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	685a      	ldr	r2, [r3, #4]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f042 0210 	orr.w	r2, r2, #16
 80060f0:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 80060f2:	2300      	movs	r3, #0
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	3710      	adds	r7, #16
 80060f8:	46bd      	mov	sp, r7
 80060fa:	bd80      	pop	{r7, pc}

080060fc <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b084      	sub	sp, #16
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006104:	2300      	movs	r3, #0
 8006106:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	685a      	ldr	r2, [r3, #4]
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f022 0210 	bic.w	r2, r2, #16
 8006116:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8006118:	f7fd fea6 	bl	8003e68 <HAL_GetTick>
 800611c:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800611e:	e009      	b.n	8006134 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8006120:	f7fd fea2 	bl	8003e68 <HAL_GetTick>
 8006124:	4602      	mov	r2, r0
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	1ad3      	subs	r3, r2, r3
 800612a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800612e:	d901      	bls.n	8006134 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8006130:	2303      	movs	r3, #3
 8006132:	e007      	b.n	8006144 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	685b      	ldr	r3, [r3, #4]
 800613a:	f003 0320 	and.w	r3, r3, #32
 800613e:	2b00      	cmp	r3, #0
 8006140:	d0ee      	beq.n	8006120 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8006142:	2300      	movs	r3, #0
}
 8006144:	4618      	mov	r0, r3
 8006146:	3710      	adds	r7, #16
 8006148:	46bd      	mov	sp, r7
 800614a:	bd80      	pop	{r7, pc}

0800614c <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800614c:	b480      	push	{r7}
 800614e:	b085      	sub	sp, #20
 8006150:	af00      	add	r7, sp, #0
 8006152:	4603      	mov	r3, r0
 8006154:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8006156:	2300      	movs	r3, #0
 8006158:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 800615a:	e005      	b.n	8006168 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	3301      	adds	r3, #1
 8006160:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8006162:	79fb      	ldrb	r3, [r7, #7]
 8006164:	3b0a      	subs	r3, #10
 8006166:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8006168:	79fb      	ldrb	r3, [r7, #7]
 800616a:	2b09      	cmp	r3, #9
 800616c:	d8f6      	bhi.n	800615c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	b2db      	uxtb	r3, r3
 8006172:	011b      	lsls	r3, r3, #4
 8006174:	b2da      	uxtb	r2, r3
 8006176:	79fb      	ldrb	r3, [r7, #7]
 8006178:	4313      	orrs	r3, r2
 800617a:	b2db      	uxtb	r3, r3
}
 800617c:	4618      	mov	r0, r3
 800617e:	3714      	adds	r7, #20
 8006180:	46bd      	mov	sp, r7
 8006182:	bc80      	pop	{r7}
 8006184:	4770      	bx	lr

08006186 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8006186:	b480      	push	{r7}
 8006188:	b085      	sub	sp, #20
 800618a:	af00      	add	r7, sp, #0
 800618c:	4603      	mov	r3, r0
 800618e:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8006190:	2300      	movs	r3, #0
 8006192:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8006194:	79fb      	ldrb	r3, [r7, #7]
 8006196:	091b      	lsrs	r3, r3, #4
 8006198:	b2db      	uxtb	r3, r3
 800619a:	461a      	mov	r2, r3
 800619c:	4613      	mov	r3, r2
 800619e:	009b      	lsls	r3, r3, #2
 80061a0:	4413      	add	r3, r2
 80061a2:	005b      	lsls	r3, r3, #1
 80061a4:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 80061a6:	79fb      	ldrb	r3, [r7, #7]
 80061a8:	f003 030f 	and.w	r3, r3, #15
 80061ac:	b2da      	uxtb	r2, r3
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	b2db      	uxtb	r3, r3
 80061b2:	4413      	add	r3, r2
 80061b4:	b2db      	uxtb	r3, r3
}
 80061b6:	4618      	mov	r0, r3
 80061b8:	3714      	adds	r7, #20
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bc80      	pop	{r7}
 80061be:	4770      	bx	lr

080061c0 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b086      	sub	sp, #24
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
 80061c8:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 80061ca:	2300      	movs	r3, #0
 80061cc:	617b      	str	r3, [r7, #20]
 80061ce:	2300      	movs	r3, #0
 80061d0:	613b      	str	r3, [r7, #16]
 80061d2:	2300      	movs	r3, #0
 80061d4:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 80061d6:	2300      	movs	r3, #0
 80061d8:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	7bdb      	ldrb	r3, [r3, #15]
 80061de:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	7b5b      	ldrb	r3, [r3, #13]
 80061e4:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	7b9b      	ldrb	r3, [r3, #14]
 80061ea:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 80061ec:	2300      	movs	r3, #0
 80061ee:	60bb      	str	r3, [r7, #8]
 80061f0:	e06f      	b.n	80062d2 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 80061f2:	693b      	ldr	r3, [r7, #16]
 80061f4:	2b01      	cmp	r3, #1
 80061f6:	d011      	beq.n	800621c <RTC_DateUpdate+0x5c>
 80061f8:	693b      	ldr	r3, [r7, #16]
 80061fa:	2b03      	cmp	r3, #3
 80061fc:	d00e      	beq.n	800621c <RTC_DateUpdate+0x5c>
 80061fe:	693b      	ldr	r3, [r7, #16]
 8006200:	2b05      	cmp	r3, #5
 8006202:	d00b      	beq.n	800621c <RTC_DateUpdate+0x5c>
 8006204:	693b      	ldr	r3, [r7, #16]
 8006206:	2b07      	cmp	r3, #7
 8006208:	d008      	beq.n	800621c <RTC_DateUpdate+0x5c>
 800620a:	693b      	ldr	r3, [r7, #16]
 800620c:	2b08      	cmp	r3, #8
 800620e:	d005      	beq.n	800621c <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8006210:	693b      	ldr	r3, [r7, #16]
 8006212:	2b0a      	cmp	r3, #10
 8006214:	d002      	beq.n	800621c <RTC_DateUpdate+0x5c>
 8006216:	693b      	ldr	r3, [r7, #16]
 8006218:	2b0c      	cmp	r3, #12
 800621a:	d117      	bne.n	800624c <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2b1e      	cmp	r3, #30
 8006220:	d803      	bhi.n	800622a <RTC_DateUpdate+0x6a>
      {
        day++;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	3301      	adds	r3, #1
 8006226:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8006228:	e050      	b.n	80062cc <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 800622a:	693b      	ldr	r3, [r7, #16]
 800622c:	2b0c      	cmp	r3, #12
 800622e:	d005      	beq.n	800623c <RTC_DateUpdate+0x7c>
        {
          month++;
 8006230:	693b      	ldr	r3, [r7, #16]
 8006232:	3301      	adds	r3, #1
 8006234:	613b      	str	r3, [r7, #16]
          day = 1U;
 8006236:	2301      	movs	r3, #1
 8006238:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 800623a:	e047      	b.n	80062cc <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 800623c:	2301      	movs	r3, #1
 800623e:	613b      	str	r3, [r7, #16]
          day = 1U;
 8006240:	2301      	movs	r3, #1
 8006242:	60fb      	str	r3, [r7, #12]
          year++;
 8006244:	697b      	ldr	r3, [r7, #20]
 8006246:	3301      	adds	r3, #1
 8006248:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 800624a:	e03f      	b.n	80062cc <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 800624c:	693b      	ldr	r3, [r7, #16]
 800624e:	2b04      	cmp	r3, #4
 8006250:	d008      	beq.n	8006264 <RTC_DateUpdate+0xa4>
 8006252:	693b      	ldr	r3, [r7, #16]
 8006254:	2b06      	cmp	r3, #6
 8006256:	d005      	beq.n	8006264 <RTC_DateUpdate+0xa4>
 8006258:	693b      	ldr	r3, [r7, #16]
 800625a:	2b09      	cmp	r3, #9
 800625c:	d002      	beq.n	8006264 <RTC_DateUpdate+0xa4>
 800625e:	693b      	ldr	r3, [r7, #16]
 8006260:	2b0b      	cmp	r3, #11
 8006262:	d10c      	bne.n	800627e <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	2b1d      	cmp	r3, #29
 8006268:	d803      	bhi.n	8006272 <RTC_DateUpdate+0xb2>
      {
        day++;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	3301      	adds	r3, #1
 800626e:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8006270:	e02c      	b.n	80062cc <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	3301      	adds	r3, #1
 8006276:	613b      	str	r3, [r7, #16]
        day = 1U;
 8006278:	2301      	movs	r3, #1
 800627a:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 800627c:	e026      	b.n	80062cc <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 800627e:	693b      	ldr	r3, [r7, #16]
 8006280:	2b02      	cmp	r3, #2
 8006282:	d123      	bne.n	80062cc <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	2b1b      	cmp	r3, #27
 8006288:	d803      	bhi.n	8006292 <RTC_DateUpdate+0xd2>
      {
        day++;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	3301      	adds	r3, #1
 800628e:	60fb      	str	r3, [r7, #12]
 8006290:	e01c      	b.n	80062cc <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	2b1c      	cmp	r3, #28
 8006296:	d111      	bne.n	80062bc <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 8006298:	697b      	ldr	r3, [r7, #20]
 800629a:	b29b      	uxth	r3, r3
 800629c:	4618      	mov	r0, r3
 800629e:	f000 f839 	bl	8006314 <RTC_IsLeapYear>
 80062a2:	4603      	mov	r3, r0
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d003      	beq.n	80062b0 <RTC_DateUpdate+0xf0>
        {
          day++;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	3301      	adds	r3, #1
 80062ac:	60fb      	str	r3, [r7, #12]
 80062ae:	e00d      	b.n	80062cc <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 80062b0:	693b      	ldr	r3, [r7, #16]
 80062b2:	3301      	adds	r3, #1
 80062b4:	613b      	str	r3, [r7, #16]
          day = 1U;
 80062b6:	2301      	movs	r3, #1
 80062b8:	60fb      	str	r3, [r7, #12]
 80062ba:	e007      	b.n	80062cc <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	2b1d      	cmp	r3, #29
 80062c0:	d104      	bne.n	80062cc <RTC_DateUpdate+0x10c>
      {
        month++;
 80062c2:	693b      	ldr	r3, [r7, #16]
 80062c4:	3301      	adds	r3, #1
 80062c6:	613b      	str	r3, [r7, #16]
        day = 1U;
 80062c8:	2301      	movs	r3, #1
 80062ca:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 80062cc:	68bb      	ldr	r3, [r7, #8]
 80062ce:	3301      	adds	r3, #1
 80062d0:	60bb      	str	r3, [r7, #8]
 80062d2:	68ba      	ldr	r2, [r7, #8]
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	429a      	cmp	r2, r3
 80062d8:	d38b      	bcc.n	80061f2 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 80062da:	697b      	ldr	r3, [r7, #20]
 80062dc:	b2da      	uxtb	r2, r3
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 80062e2:	693b      	ldr	r3, [r7, #16]
 80062e4:	b2da      	uxtb	r2, r3
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	b2da      	uxtb	r2, r3
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 80062f2:	693b      	ldr	r3, [r7, #16]
 80062f4:	b2db      	uxtb	r3, r3
 80062f6:	68fa      	ldr	r2, [r7, #12]
 80062f8:	b2d2      	uxtb	r2, r2
 80062fa:	4619      	mov	r1, r3
 80062fc:	6978      	ldr	r0, [r7, #20]
 80062fe:	f000 f83b 	bl	8006378 <RTC_WeekDayNum>
 8006302:	4603      	mov	r3, r0
 8006304:	461a      	mov	r2, r3
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	731a      	strb	r2, [r3, #12]
}
 800630a:	bf00      	nop
 800630c:	3718      	adds	r7, #24
 800630e:	46bd      	mov	sp, r7
 8006310:	bd80      	pop	{r7, pc}
	...

08006314 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8006314:	b480      	push	{r7}
 8006316:	b083      	sub	sp, #12
 8006318:	af00      	add	r7, sp, #0
 800631a:	4603      	mov	r3, r0
 800631c:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 800631e:	88fb      	ldrh	r3, [r7, #6]
 8006320:	f003 0303 	and.w	r3, r3, #3
 8006324:	b29b      	uxth	r3, r3
 8006326:	2b00      	cmp	r3, #0
 8006328:	d001      	beq.n	800632e <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 800632a:	2300      	movs	r3, #0
 800632c:	e01d      	b.n	800636a <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 800632e:	88fb      	ldrh	r3, [r7, #6]
 8006330:	4a10      	ldr	r2, [pc, #64]	; (8006374 <RTC_IsLeapYear+0x60>)
 8006332:	fba2 1203 	umull	r1, r2, r2, r3
 8006336:	0952      	lsrs	r2, r2, #5
 8006338:	2164      	movs	r1, #100	; 0x64
 800633a:	fb01 f202 	mul.w	r2, r1, r2
 800633e:	1a9b      	subs	r3, r3, r2
 8006340:	b29b      	uxth	r3, r3
 8006342:	2b00      	cmp	r3, #0
 8006344:	d001      	beq.n	800634a <RTC_IsLeapYear+0x36>
  {
    return 1U;
 8006346:	2301      	movs	r3, #1
 8006348:	e00f      	b.n	800636a <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 800634a:	88fb      	ldrh	r3, [r7, #6]
 800634c:	4a09      	ldr	r2, [pc, #36]	; (8006374 <RTC_IsLeapYear+0x60>)
 800634e:	fba2 1203 	umull	r1, r2, r2, r3
 8006352:	09d2      	lsrs	r2, r2, #7
 8006354:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8006358:	fb01 f202 	mul.w	r2, r1, r2
 800635c:	1a9b      	subs	r3, r3, r2
 800635e:	b29b      	uxth	r3, r3
 8006360:	2b00      	cmp	r3, #0
 8006362:	d101      	bne.n	8006368 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8006364:	2301      	movs	r3, #1
 8006366:	e000      	b.n	800636a <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 8006368:	2300      	movs	r3, #0
  }
}
 800636a:	4618      	mov	r0, r3
 800636c:	370c      	adds	r7, #12
 800636e:	46bd      	mov	sp, r7
 8006370:	bc80      	pop	{r7}
 8006372:	4770      	bx	lr
 8006374:	51eb851f 	.word	0x51eb851f

08006378 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8006378:	b480      	push	{r7}
 800637a:	b085      	sub	sp, #20
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
 8006380:	460b      	mov	r3, r1
 8006382:	70fb      	strb	r3, [r7, #3]
 8006384:	4613      	mov	r3, r2
 8006386:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8006388:	2300      	movs	r3, #0
 800638a:	60bb      	str	r3, [r7, #8]
 800638c:	2300      	movs	r3, #0
 800638e:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8006396:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8006398:	78fb      	ldrb	r3, [r7, #3]
 800639a:	2b02      	cmp	r3, #2
 800639c:	d82d      	bhi.n	80063fa <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 800639e:	78fa      	ldrb	r2, [r7, #3]
 80063a0:	4613      	mov	r3, r2
 80063a2:	005b      	lsls	r3, r3, #1
 80063a4:	4413      	add	r3, r2
 80063a6:	00db      	lsls	r3, r3, #3
 80063a8:	1a9b      	subs	r3, r3, r2
 80063aa:	4a2c      	ldr	r2, [pc, #176]	; (800645c <RTC_WeekDayNum+0xe4>)
 80063ac:	fba2 2303 	umull	r2, r3, r2, r3
 80063b0:	085a      	lsrs	r2, r3, #1
 80063b2:	78bb      	ldrb	r3, [r7, #2]
 80063b4:	441a      	add	r2, r3
 80063b6:	68bb      	ldr	r3, [r7, #8]
 80063b8:	441a      	add	r2, r3
 80063ba:	68bb      	ldr	r3, [r7, #8]
 80063bc:	3b01      	subs	r3, #1
 80063be:	089b      	lsrs	r3, r3, #2
 80063c0:	441a      	add	r2, r3
 80063c2:	68bb      	ldr	r3, [r7, #8]
 80063c4:	3b01      	subs	r3, #1
 80063c6:	4926      	ldr	r1, [pc, #152]	; (8006460 <RTC_WeekDayNum+0xe8>)
 80063c8:	fba1 1303 	umull	r1, r3, r1, r3
 80063cc:	095b      	lsrs	r3, r3, #5
 80063ce:	1ad2      	subs	r2, r2, r3
 80063d0:	68bb      	ldr	r3, [r7, #8]
 80063d2:	3b01      	subs	r3, #1
 80063d4:	4922      	ldr	r1, [pc, #136]	; (8006460 <RTC_WeekDayNum+0xe8>)
 80063d6:	fba1 1303 	umull	r1, r3, r1, r3
 80063da:	09db      	lsrs	r3, r3, #7
 80063dc:	4413      	add	r3, r2
 80063de:	1d1a      	adds	r2, r3, #4
 80063e0:	4b20      	ldr	r3, [pc, #128]	; (8006464 <RTC_WeekDayNum+0xec>)
 80063e2:	fba3 1302 	umull	r1, r3, r3, r2
 80063e6:	1ad1      	subs	r1, r2, r3
 80063e8:	0849      	lsrs	r1, r1, #1
 80063ea:	440b      	add	r3, r1
 80063ec:	0899      	lsrs	r1, r3, #2
 80063ee:	460b      	mov	r3, r1
 80063f0:	00db      	lsls	r3, r3, #3
 80063f2:	1a5b      	subs	r3, r3, r1
 80063f4:	1ad3      	subs	r3, r2, r3
 80063f6:	60fb      	str	r3, [r7, #12]
 80063f8:	e029      	b.n	800644e <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 80063fa:	78fa      	ldrb	r2, [r7, #3]
 80063fc:	4613      	mov	r3, r2
 80063fe:	005b      	lsls	r3, r3, #1
 8006400:	4413      	add	r3, r2
 8006402:	00db      	lsls	r3, r3, #3
 8006404:	1a9b      	subs	r3, r3, r2
 8006406:	4a15      	ldr	r2, [pc, #84]	; (800645c <RTC_WeekDayNum+0xe4>)
 8006408:	fba2 2303 	umull	r2, r3, r2, r3
 800640c:	085a      	lsrs	r2, r3, #1
 800640e:	78bb      	ldrb	r3, [r7, #2]
 8006410:	441a      	add	r2, r3
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	441a      	add	r2, r3
 8006416:	68bb      	ldr	r3, [r7, #8]
 8006418:	089b      	lsrs	r3, r3, #2
 800641a:	441a      	add	r2, r3
 800641c:	68bb      	ldr	r3, [r7, #8]
 800641e:	4910      	ldr	r1, [pc, #64]	; (8006460 <RTC_WeekDayNum+0xe8>)
 8006420:	fba1 1303 	umull	r1, r3, r1, r3
 8006424:	095b      	lsrs	r3, r3, #5
 8006426:	1ad2      	subs	r2, r2, r3
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	490d      	ldr	r1, [pc, #52]	; (8006460 <RTC_WeekDayNum+0xe8>)
 800642c:	fba1 1303 	umull	r1, r3, r1, r3
 8006430:	09db      	lsrs	r3, r3, #7
 8006432:	4413      	add	r3, r2
 8006434:	1c9a      	adds	r2, r3, #2
 8006436:	4b0b      	ldr	r3, [pc, #44]	; (8006464 <RTC_WeekDayNum+0xec>)
 8006438:	fba3 1302 	umull	r1, r3, r3, r2
 800643c:	1ad1      	subs	r1, r2, r3
 800643e:	0849      	lsrs	r1, r1, #1
 8006440:	440b      	add	r3, r1
 8006442:	0899      	lsrs	r1, r3, #2
 8006444:	460b      	mov	r3, r1
 8006446:	00db      	lsls	r3, r3, #3
 8006448:	1a5b      	subs	r3, r3, r1
 800644a:	1ad3      	subs	r3, r2, r3
 800644c:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	b2db      	uxtb	r3, r3
}
 8006452:	4618      	mov	r0, r3
 8006454:	3714      	adds	r7, #20
 8006456:	46bd      	mov	sp, r7
 8006458:	bc80      	pop	{r7}
 800645a:	4770      	bx	lr
 800645c:	38e38e39 	.word	0x38e38e39
 8006460:	51eb851f 	.word	0x51eb851f
 8006464:	24924925 	.word	0x24924925

08006468 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b082      	sub	sp, #8
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d101      	bne.n	800647a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006476:	2301      	movs	r3, #1
 8006478:	e076      	b.n	8006568 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800647e:	2b00      	cmp	r3, #0
 8006480:	d108      	bne.n	8006494 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	685b      	ldr	r3, [r3, #4]
 8006486:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800648a:	d009      	beq.n	80064a0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2200      	movs	r2, #0
 8006490:	61da      	str	r2, [r3, #28]
 8006492:	e005      	b.n	80064a0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2200      	movs	r2, #0
 8006498:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2200      	movs	r2, #0
 800649e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2200      	movs	r2, #0
 80064a4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80064ac:	b2db      	uxtb	r3, r3
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d106      	bne.n	80064c0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2200      	movs	r2, #0
 80064b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80064ba:	6878      	ldr	r0, [r7, #4]
 80064bc:	f7fc fa5e 	bl	800297c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2202      	movs	r2, #2
 80064c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	681a      	ldr	r2, [r3, #0]
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064d6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	685b      	ldr	r3, [r3, #4]
 80064dc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	689b      	ldr	r3, [r3, #8]
 80064e4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80064e8:	431a      	orrs	r2, r3
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	68db      	ldr	r3, [r3, #12]
 80064ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80064f2:	431a      	orrs	r2, r3
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	691b      	ldr	r3, [r3, #16]
 80064f8:	f003 0302 	and.w	r3, r3, #2
 80064fc:	431a      	orrs	r2, r3
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	695b      	ldr	r3, [r3, #20]
 8006502:	f003 0301 	and.w	r3, r3, #1
 8006506:	431a      	orrs	r2, r3
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	699b      	ldr	r3, [r3, #24]
 800650c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006510:	431a      	orrs	r2, r3
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	69db      	ldr	r3, [r3, #28]
 8006516:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800651a:	431a      	orrs	r2, r3
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6a1b      	ldr	r3, [r3, #32]
 8006520:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006524:	ea42 0103 	orr.w	r1, r2, r3
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800652c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	430a      	orrs	r2, r1
 8006536:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	699b      	ldr	r3, [r3, #24]
 800653c:	0c1a      	lsrs	r2, r3, #16
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f002 0204 	and.w	r2, r2, #4
 8006546:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	69da      	ldr	r2, [r3, #28]
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006556:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2200      	movs	r2, #0
 800655c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2201      	movs	r2, #1
 8006562:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006566:	2300      	movs	r3, #0
}
 8006568:	4618      	mov	r0, r3
 800656a:	3708      	adds	r7, #8
 800656c:	46bd      	mov	sp, r7
 800656e:	bd80      	pop	{r7, pc}

08006570 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006570:	b580      	push	{r7, lr}
 8006572:	b088      	sub	sp, #32
 8006574:	af00      	add	r7, sp, #0
 8006576:	60f8      	str	r0, [r7, #12]
 8006578:	60b9      	str	r1, [r7, #8]
 800657a:	603b      	str	r3, [r7, #0]
 800657c:	4613      	mov	r3, r2
 800657e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006580:	2300      	movs	r3, #0
 8006582:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800658a:	2b01      	cmp	r3, #1
 800658c:	d101      	bne.n	8006592 <HAL_SPI_Transmit+0x22>
 800658e:	2302      	movs	r3, #2
 8006590:	e126      	b.n	80067e0 <HAL_SPI_Transmit+0x270>
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	2201      	movs	r2, #1
 8006596:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800659a:	f7fd fc65 	bl	8003e68 <HAL_GetTick>
 800659e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80065a0:	88fb      	ldrh	r3, [r7, #6]
 80065a2:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80065aa:	b2db      	uxtb	r3, r3
 80065ac:	2b01      	cmp	r3, #1
 80065ae:	d002      	beq.n	80065b6 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80065b0:	2302      	movs	r3, #2
 80065b2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80065b4:	e10b      	b.n	80067ce <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d002      	beq.n	80065c2 <HAL_SPI_Transmit+0x52>
 80065bc:	88fb      	ldrh	r3, [r7, #6]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d102      	bne.n	80065c8 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80065c2:	2301      	movs	r3, #1
 80065c4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80065c6:	e102      	b.n	80067ce <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	2203      	movs	r2, #3
 80065cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	2200      	movs	r2, #0
 80065d4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	68ba      	ldr	r2, [r7, #8]
 80065da:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	88fa      	ldrh	r2, [r7, #6]
 80065e0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	88fa      	ldrh	r2, [r7, #6]
 80065e6:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	2200      	movs	r2, #0
 80065ec:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	2200      	movs	r2, #0
 80065f2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	2200      	movs	r2, #0
 80065f8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	2200      	movs	r2, #0
 80065fe:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	2200      	movs	r2, #0
 8006604:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	689b      	ldr	r3, [r3, #8]
 800660a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800660e:	d10f      	bne.n	8006630 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	681a      	ldr	r2, [r3, #0]
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800661e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	681a      	ldr	r2, [r3, #0]
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800662e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800663a:	2b40      	cmp	r3, #64	; 0x40
 800663c:	d007      	beq.n	800664e <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	681a      	ldr	r2, [r3, #0]
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800664c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	68db      	ldr	r3, [r3, #12]
 8006652:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006656:	d14b      	bne.n	80066f0 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	685b      	ldr	r3, [r3, #4]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d002      	beq.n	8006666 <HAL_SPI_Transmit+0xf6>
 8006660:	8afb      	ldrh	r3, [r7, #22]
 8006662:	2b01      	cmp	r3, #1
 8006664:	d13e      	bne.n	80066e4 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800666a:	881a      	ldrh	r2, [r3, #0]
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006676:	1c9a      	adds	r2, r3, #2
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006680:	b29b      	uxth	r3, r3
 8006682:	3b01      	subs	r3, #1
 8006684:	b29a      	uxth	r2, r3
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800668a:	e02b      	b.n	80066e4 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	689b      	ldr	r3, [r3, #8]
 8006692:	f003 0302 	and.w	r3, r3, #2
 8006696:	2b02      	cmp	r3, #2
 8006698:	d112      	bne.n	80066c0 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800669e:	881a      	ldrh	r2, [r3, #0]
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066aa:	1c9a      	adds	r2, r3, #2
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80066b4:	b29b      	uxth	r3, r3
 80066b6:	3b01      	subs	r3, #1
 80066b8:	b29a      	uxth	r2, r3
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	86da      	strh	r2, [r3, #54]	; 0x36
 80066be:	e011      	b.n	80066e4 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80066c0:	f7fd fbd2 	bl	8003e68 <HAL_GetTick>
 80066c4:	4602      	mov	r2, r0
 80066c6:	69bb      	ldr	r3, [r7, #24]
 80066c8:	1ad3      	subs	r3, r2, r3
 80066ca:	683a      	ldr	r2, [r7, #0]
 80066cc:	429a      	cmp	r2, r3
 80066ce:	d803      	bhi.n	80066d8 <HAL_SPI_Transmit+0x168>
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066d6:	d102      	bne.n	80066de <HAL_SPI_Transmit+0x16e>
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d102      	bne.n	80066e4 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80066de:	2303      	movs	r3, #3
 80066e0:	77fb      	strb	r3, [r7, #31]
          goto error;
 80066e2:	e074      	b.n	80067ce <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80066e8:	b29b      	uxth	r3, r3
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d1ce      	bne.n	800668c <HAL_SPI_Transmit+0x11c>
 80066ee:	e04c      	b.n	800678a <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	685b      	ldr	r3, [r3, #4]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d002      	beq.n	80066fe <HAL_SPI_Transmit+0x18e>
 80066f8:	8afb      	ldrh	r3, [r7, #22]
 80066fa:	2b01      	cmp	r3, #1
 80066fc:	d140      	bne.n	8006780 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	330c      	adds	r3, #12
 8006708:	7812      	ldrb	r2, [r2, #0]
 800670a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006710:	1c5a      	adds	r2, r3, #1
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800671a:	b29b      	uxth	r3, r3
 800671c:	3b01      	subs	r3, #1
 800671e:	b29a      	uxth	r2, r3
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006724:	e02c      	b.n	8006780 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	689b      	ldr	r3, [r3, #8]
 800672c:	f003 0302 	and.w	r3, r3, #2
 8006730:	2b02      	cmp	r3, #2
 8006732:	d113      	bne.n	800675c <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	330c      	adds	r3, #12
 800673e:	7812      	ldrb	r2, [r2, #0]
 8006740:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006746:	1c5a      	adds	r2, r3, #1
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006750:	b29b      	uxth	r3, r3
 8006752:	3b01      	subs	r3, #1
 8006754:	b29a      	uxth	r2, r3
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	86da      	strh	r2, [r3, #54]	; 0x36
 800675a:	e011      	b.n	8006780 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800675c:	f7fd fb84 	bl	8003e68 <HAL_GetTick>
 8006760:	4602      	mov	r2, r0
 8006762:	69bb      	ldr	r3, [r7, #24]
 8006764:	1ad3      	subs	r3, r2, r3
 8006766:	683a      	ldr	r2, [r7, #0]
 8006768:	429a      	cmp	r2, r3
 800676a:	d803      	bhi.n	8006774 <HAL_SPI_Transmit+0x204>
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006772:	d102      	bne.n	800677a <HAL_SPI_Transmit+0x20a>
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d102      	bne.n	8006780 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800677a:	2303      	movs	r3, #3
 800677c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800677e:	e026      	b.n	80067ce <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006784:	b29b      	uxth	r3, r3
 8006786:	2b00      	cmp	r3, #0
 8006788:	d1cd      	bne.n	8006726 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800678a:	69ba      	ldr	r2, [r7, #24]
 800678c:	6839      	ldr	r1, [r7, #0]
 800678e:	68f8      	ldr	r0, [r7, #12]
 8006790:	f000 fa62 	bl	8006c58 <SPI_EndRxTxTransaction>
 8006794:	4603      	mov	r3, r0
 8006796:	2b00      	cmp	r3, #0
 8006798:	d002      	beq.n	80067a0 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	2220      	movs	r2, #32
 800679e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	689b      	ldr	r3, [r3, #8]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d10a      	bne.n	80067be <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80067a8:	2300      	movs	r3, #0
 80067aa:	613b      	str	r3, [r7, #16]
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	68db      	ldr	r3, [r3, #12]
 80067b2:	613b      	str	r3, [r7, #16]
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	689b      	ldr	r3, [r3, #8]
 80067ba:	613b      	str	r3, [r7, #16]
 80067bc:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d002      	beq.n	80067cc <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80067c6:	2301      	movs	r3, #1
 80067c8:	77fb      	strb	r3, [r7, #31]
 80067ca:	e000      	b.n	80067ce <HAL_SPI_Transmit+0x25e>
  }

error:
 80067cc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	2201      	movs	r2, #1
 80067d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	2200      	movs	r2, #0
 80067da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80067de:	7ffb      	ldrb	r3, [r7, #31]
}
 80067e0:	4618      	mov	r0, r3
 80067e2:	3720      	adds	r7, #32
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bd80      	pop	{r7, pc}

080067e8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b08c      	sub	sp, #48	; 0x30
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	60f8      	str	r0, [r7, #12]
 80067f0:	60b9      	str	r1, [r7, #8]
 80067f2:	607a      	str	r2, [r7, #4]
 80067f4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80067f6:	2301      	movs	r3, #1
 80067f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80067fa:	2300      	movs	r3, #0
 80067fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006806:	2b01      	cmp	r3, #1
 8006808:	d101      	bne.n	800680e <HAL_SPI_TransmitReceive+0x26>
 800680a:	2302      	movs	r3, #2
 800680c:	e18a      	b.n	8006b24 <HAL_SPI_TransmitReceive+0x33c>
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2201      	movs	r2, #1
 8006812:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006816:	f7fd fb27 	bl	8003e68 <HAL_GetTick>
 800681a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006822:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	685b      	ldr	r3, [r3, #4]
 800682a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800682c:	887b      	ldrh	r3, [r7, #2]
 800682e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006830:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006834:	2b01      	cmp	r3, #1
 8006836:	d00f      	beq.n	8006858 <HAL_SPI_TransmitReceive+0x70>
 8006838:	69fb      	ldr	r3, [r7, #28]
 800683a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800683e:	d107      	bne.n	8006850 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	689b      	ldr	r3, [r3, #8]
 8006844:	2b00      	cmp	r3, #0
 8006846:	d103      	bne.n	8006850 <HAL_SPI_TransmitReceive+0x68>
 8006848:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800684c:	2b04      	cmp	r3, #4
 800684e:	d003      	beq.n	8006858 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006850:	2302      	movs	r3, #2
 8006852:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006856:	e15b      	b.n	8006b10 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006858:	68bb      	ldr	r3, [r7, #8]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d005      	beq.n	800686a <HAL_SPI_TransmitReceive+0x82>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2b00      	cmp	r3, #0
 8006862:	d002      	beq.n	800686a <HAL_SPI_TransmitReceive+0x82>
 8006864:	887b      	ldrh	r3, [r7, #2]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d103      	bne.n	8006872 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800686a:	2301      	movs	r3, #1
 800686c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006870:	e14e      	b.n	8006b10 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006878:	b2db      	uxtb	r3, r3
 800687a:	2b04      	cmp	r3, #4
 800687c:	d003      	beq.n	8006886 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	2205      	movs	r2, #5
 8006882:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	2200      	movs	r2, #0
 800688a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	687a      	ldr	r2, [r7, #4]
 8006890:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	887a      	ldrh	r2, [r7, #2]
 8006896:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	887a      	ldrh	r2, [r7, #2]
 800689c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	68ba      	ldr	r2, [r7, #8]
 80068a2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	887a      	ldrh	r2, [r7, #2]
 80068a8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	887a      	ldrh	r2, [r7, #2]
 80068ae:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	2200      	movs	r2, #0
 80068b4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	2200      	movs	r2, #0
 80068ba:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068c6:	2b40      	cmp	r3, #64	; 0x40
 80068c8:	d007      	beq.n	80068da <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	681a      	ldr	r2, [r3, #0]
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80068d8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	68db      	ldr	r3, [r3, #12]
 80068de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80068e2:	d178      	bne.n	80069d6 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	685b      	ldr	r3, [r3, #4]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d002      	beq.n	80068f2 <HAL_SPI_TransmitReceive+0x10a>
 80068ec:	8b7b      	ldrh	r3, [r7, #26]
 80068ee:	2b01      	cmp	r3, #1
 80068f0:	d166      	bne.n	80069c0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068f6:	881a      	ldrh	r2, [r3, #0]
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006902:	1c9a      	adds	r2, r3, #2
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800690c:	b29b      	uxth	r3, r3
 800690e:	3b01      	subs	r3, #1
 8006910:	b29a      	uxth	r2, r3
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006916:	e053      	b.n	80069c0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	689b      	ldr	r3, [r3, #8]
 800691e:	f003 0302 	and.w	r3, r3, #2
 8006922:	2b02      	cmp	r3, #2
 8006924:	d11b      	bne.n	800695e <HAL_SPI_TransmitReceive+0x176>
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800692a:	b29b      	uxth	r3, r3
 800692c:	2b00      	cmp	r3, #0
 800692e:	d016      	beq.n	800695e <HAL_SPI_TransmitReceive+0x176>
 8006930:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006932:	2b01      	cmp	r3, #1
 8006934:	d113      	bne.n	800695e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800693a:	881a      	ldrh	r2, [r3, #0]
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006946:	1c9a      	adds	r2, r3, #2
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006950:	b29b      	uxth	r3, r3
 8006952:	3b01      	subs	r3, #1
 8006954:	b29a      	uxth	r2, r3
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800695a:	2300      	movs	r3, #0
 800695c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	689b      	ldr	r3, [r3, #8]
 8006964:	f003 0301 	and.w	r3, r3, #1
 8006968:	2b01      	cmp	r3, #1
 800696a:	d119      	bne.n	80069a0 <HAL_SPI_TransmitReceive+0x1b8>
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006970:	b29b      	uxth	r3, r3
 8006972:	2b00      	cmp	r3, #0
 8006974:	d014      	beq.n	80069a0 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	68da      	ldr	r2, [r3, #12]
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006980:	b292      	uxth	r2, r2
 8006982:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006988:	1c9a      	adds	r2, r3, #2
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006992:	b29b      	uxth	r3, r3
 8006994:	3b01      	subs	r3, #1
 8006996:	b29a      	uxth	r2, r3
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800699c:	2301      	movs	r3, #1
 800699e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80069a0:	f7fd fa62 	bl	8003e68 <HAL_GetTick>
 80069a4:	4602      	mov	r2, r0
 80069a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069a8:	1ad3      	subs	r3, r2, r3
 80069aa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80069ac:	429a      	cmp	r2, r3
 80069ae:	d807      	bhi.n	80069c0 <HAL_SPI_TransmitReceive+0x1d8>
 80069b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069b6:	d003      	beq.n	80069c0 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80069b8:	2303      	movs	r3, #3
 80069ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80069be:	e0a7      	b.n	8006b10 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80069c4:	b29b      	uxth	r3, r3
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d1a6      	bne.n	8006918 <HAL_SPI_TransmitReceive+0x130>
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80069ce:	b29b      	uxth	r3, r3
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d1a1      	bne.n	8006918 <HAL_SPI_TransmitReceive+0x130>
 80069d4:	e07c      	b.n	8006ad0 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	685b      	ldr	r3, [r3, #4]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d002      	beq.n	80069e4 <HAL_SPI_TransmitReceive+0x1fc>
 80069de:	8b7b      	ldrh	r3, [r7, #26]
 80069e0:	2b01      	cmp	r3, #1
 80069e2:	d16b      	bne.n	8006abc <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	330c      	adds	r3, #12
 80069ee:	7812      	ldrb	r2, [r2, #0]
 80069f0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069f6:	1c5a      	adds	r2, r3, #1
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a00:	b29b      	uxth	r3, r3
 8006a02:	3b01      	subs	r3, #1
 8006a04:	b29a      	uxth	r2, r3
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a0a:	e057      	b.n	8006abc <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	689b      	ldr	r3, [r3, #8]
 8006a12:	f003 0302 	and.w	r3, r3, #2
 8006a16:	2b02      	cmp	r3, #2
 8006a18:	d11c      	bne.n	8006a54 <HAL_SPI_TransmitReceive+0x26c>
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a1e:	b29b      	uxth	r3, r3
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d017      	beq.n	8006a54 <HAL_SPI_TransmitReceive+0x26c>
 8006a24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a26:	2b01      	cmp	r3, #1
 8006a28:	d114      	bne.n	8006a54 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	330c      	adds	r3, #12
 8006a34:	7812      	ldrb	r2, [r2, #0]
 8006a36:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a3c:	1c5a      	adds	r2, r3, #1
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a46:	b29b      	uxth	r3, r3
 8006a48:	3b01      	subs	r3, #1
 8006a4a:	b29a      	uxth	r2, r3
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006a50:	2300      	movs	r3, #0
 8006a52:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	689b      	ldr	r3, [r3, #8]
 8006a5a:	f003 0301 	and.w	r3, r3, #1
 8006a5e:	2b01      	cmp	r3, #1
 8006a60:	d119      	bne.n	8006a96 <HAL_SPI_TransmitReceive+0x2ae>
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a66:	b29b      	uxth	r3, r3
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d014      	beq.n	8006a96 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	68da      	ldr	r2, [r3, #12]
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a76:	b2d2      	uxtb	r2, r2
 8006a78:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a7e:	1c5a      	adds	r2, r3, #1
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a88:	b29b      	uxth	r3, r3
 8006a8a:	3b01      	subs	r3, #1
 8006a8c:	b29a      	uxth	r2, r3
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006a92:	2301      	movs	r3, #1
 8006a94:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006a96:	f7fd f9e7 	bl	8003e68 <HAL_GetTick>
 8006a9a:	4602      	mov	r2, r0
 8006a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a9e:	1ad3      	subs	r3, r2, r3
 8006aa0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006aa2:	429a      	cmp	r2, r3
 8006aa4:	d803      	bhi.n	8006aae <HAL_SPI_TransmitReceive+0x2c6>
 8006aa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006aa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006aac:	d102      	bne.n	8006ab4 <HAL_SPI_TransmitReceive+0x2cc>
 8006aae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d103      	bne.n	8006abc <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006ab4:	2303      	movs	r3, #3
 8006ab6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006aba:	e029      	b.n	8006b10 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ac0:	b29b      	uxth	r3, r3
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d1a2      	bne.n	8006a0c <HAL_SPI_TransmitReceive+0x224>
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006aca:	b29b      	uxth	r3, r3
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d19d      	bne.n	8006a0c <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006ad0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ad2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006ad4:	68f8      	ldr	r0, [r7, #12]
 8006ad6:	f000 f8bf 	bl	8006c58 <SPI_EndRxTxTransaction>
 8006ada:	4603      	mov	r3, r0
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d006      	beq.n	8006aee <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006ae0:	2301      	movs	r3, #1
 8006ae2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	2220      	movs	r2, #32
 8006aea:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006aec:	e010      	b.n	8006b10 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	689b      	ldr	r3, [r3, #8]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d10b      	bne.n	8006b0e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006af6:	2300      	movs	r3, #0
 8006af8:	617b      	str	r3, [r7, #20]
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	68db      	ldr	r3, [r3, #12]
 8006b00:	617b      	str	r3, [r7, #20]
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	689b      	ldr	r3, [r3, #8]
 8006b08:	617b      	str	r3, [r7, #20]
 8006b0a:	697b      	ldr	r3, [r7, #20]
 8006b0c:	e000      	b.n	8006b10 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006b0e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	2201      	movs	r2, #1
 8006b14:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006b20:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006b24:	4618      	mov	r0, r3
 8006b26:	3730      	adds	r7, #48	; 0x30
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	bd80      	pop	{r7, pc}

08006b2c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8006b2c:	b480      	push	{r7}
 8006b2e:	b083      	sub	sp, #12
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006b3a:	b2db      	uxtb	r3, r3
}
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	370c      	adds	r7, #12
 8006b40:	46bd      	mov	sp, r7
 8006b42:	bc80      	pop	{r7}
 8006b44:	4770      	bx	lr
	...

08006b48 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b088      	sub	sp, #32
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	60f8      	str	r0, [r7, #12]
 8006b50:	60b9      	str	r1, [r7, #8]
 8006b52:	603b      	str	r3, [r7, #0]
 8006b54:	4613      	mov	r3, r2
 8006b56:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006b58:	f7fd f986 	bl	8003e68 <HAL_GetTick>
 8006b5c:	4602      	mov	r2, r0
 8006b5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b60:	1a9b      	subs	r3, r3, r2
 8006b62:	683a      	ldr	r2, [r7, #0]
 8006b64:	4413      	add	r3, r2
 8006b66:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006b68:	f7fd f97e 	bl	8003e68 <HAL_GetTick>
 8006b6c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006b6e:	4b39      	ldr	r3, [pc, #228]	; (8006c54 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	015b      	lsls	r3, r3, #5
 8006b74:	0d1b      	lsrs	r3, r3, #20
 8006b76:	69fa      	ldr	r2, [r7, #28]
 8006b78:	fb02 f303 	mul.w	r3, r2, r3
 8006b7c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006b7e:	e054      	b.n	8006c2a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b86:	d050      	beq.n	8006c2a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006b88:	f7fd f96e 	bl	8003e68 <HAL_GetTick>
 8006b8c:	4602      	mov	r2, r0
 8006b8e:	69bb      	ldr	r3, [r7, #24]
 8006b90:	1ad3      	subs	r3, r2, r3
 8006b92:	69fa      	ldr	r2, [r7, #28]
 8006b94:	429a      	cmp	r2, r3
 8006b96:	d902      	bls.n	8006b9e <SPI_WaitFlagStateUntilTimeout+0x56>
 8006b98:	69fb      	ldr	r3, [r7, #28]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d13d      	bne.n	8006c1a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	685a      	ldr	r2, [r3, #4]
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006bac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	685b      	ldr	r3, [r3, #4]
 8006bb2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006bb6:	d111      	bne.n	8006bdc <SPI_WaitFlagStateUntilTimeout+0x94>
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	689b      	ldr	r3, [r3, #8]
 8006bbc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006bc0:	d004      	beq.n	8006bcc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	689b      	ldr	r3, [r3, #8]
 8006bc6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006bca:	d107      	bne.n	8006bdc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	681a      	ldr	r2, [r3, #0]
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006bda:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006be0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006be4:	d10f      	bne.n	8006c06 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	681a      	ldr	r2, [r3, #0]
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006bf4:	601a      	str	r2, [r3, #0]
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	681a      	ldr	r2, [r3, #0]
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006c04:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	2201      	movs	r2, #1
 8006c0a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	2200      	movs	r2, #0
 8006c12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006c16:	2303      	movs	r3, #3
 8006c18:	e017      	b.n	8006c4a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006c1a:	697b      	ldr	r3, [r7, #20]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d101      	bne.n	8006c24 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006c20:	2300      	movs	r3, #0
 8006c22:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	3b01      	subs	r3, #1
 8006c28:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	689a      	ldr	r2, [r3, #8]
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	4013      	ands	r3, r2
 8006c34:	68ba      	ldr	r2, [r7, #8]
 8006c36:	429a      	cmp	r2, r3
 8006c38:	bf0c      	ite	eq
 8006c3a:	2301      	moveq	r3, #1
 8006c3c:	2300      	movne	r3, #0
 8006c3e:	b2db      	uxtb	r3, r3
 8006c40:	461a      	mov	r2, r3
 8006c42:	79fb      	ldrb	r3, [r7, #7]
 8006c44:	429a      	cmp	r2, r3
 8006c46:	d19b      	bne.n	8006b80 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006c48:	2300      	movs	r3, #0
}
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	3720      	adds	r7, #32
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	bd80      	pop	{r7, pc}
 8006c52:	bf00      	nop
 8006c54:	20000018 	.word	0x20000018

08006c58 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b086      	sub	sp, #24
 8006c5c:	af02      	add	r7, sp, #8
 8006c5e:	60f8      	str	r0, [r7, #12]
 8006c60:	60b9      	str	r1, [r7, #8]
 8006c62:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	9300      	str	r3, [sp, #0]
 8006c68:	68bb      	ldr	r3, [r7, #8]
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	2180      	movs	r1, #128	; 0x80
 8006c6e:	68f8      	ldr	r0, [r7, #12]
 8006c70:	f7ff ff6a 	bl	8006b48 <SPI_WaitFlagStateUntilTimeout>
 8006c74:	4603      	mov	r3, r0
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d007      	beq.n	8006c8a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c7e:	f043 0220 	orr.w	r2, r3, #32
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8006c86:	2303      	movs	r3, #3
 8006c88:	e000      	b.n	8006c8c <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8006c8a:	2300      	movs	r3, #0
}
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	3710      	adds	r7, #16
 8006c90:	46bd      	mov	sp, r7
 8006c92:	bd80      	pop	{r7, pc}

08006c94 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b082      	sub	sp, #8
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d101      	bne.n	8006ca6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	e041      	b.n	8006d2a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006cac:	b2db      	uxtb	r3, r3
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d106      	bne.n	8006cc0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006cba:	6878      	ldr	r0, [r7, #4]
 8006cbc:	f7fb fea8 	bl	8002a10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2202      	movs	r2, #2
 8006cc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681a      	ldr	r2, [r3, #0]
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	3304      	adds	r3, #4
 8006cd0:	4619      	mov	r1, r3
 8006cd2:	4610      	mov	r0, r2
 8006cd4:	f000 fa70 	bl	80071b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2201      	movs	r2, #1
 8006cdc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2201      	movs	r2, #1
 8006ce4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2201      	movs	r2, #1
 8006cec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2201      	movs	r2, #1
 8006cf4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2201      	movs	r2, #1
 8006cfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2201      	movs	r2, #1
 8006d04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2201      	movs	r2, #1
 8006d0c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	2201      	movs	r2, #1
 8006d14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2201      	movs	r2, #1
 8006d1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2201      	movs	r2, #1
 8006d24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006d28:	2300      	movs	r3, #0
}
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	3708      	adds	r7, #8
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	bd80      	pop	{r7, pc}
	...

08006d34 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006d34:	b480      	push	{r7}
 8006d36:	b085      	sub	sp, #20
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d42:	b2db      	uxtb	r3, r3
 8006d44:	2b01      	cmp	r3, #1
 8006d46:	d001      	beq.n	8006d4c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006d48:	2301      	movs	r3, #1
 8006d4a:	e03a      	b.n	8006dc2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2202      	movs	r2, #2
 8006d50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	68da      	ldr	r2, [r3, #12]
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	f042 0201 	orr.w	r2, r2, #1
 8006d62:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	4a18      	ldr	r2, [pc, #96]	; (8006dcc <HAL_TIM_Base_Start_IT+0x98>)
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d00e      	beq.n	8006d8c <HAL_TIM_Base_Start_IT+0x58>
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d76:	d009      	beq.n	8006d8c <HAL_TIM_Base_Start_IT+0x58>
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	4a14      	ldr	r2, [pc, #80]	; (8006dd0 <HAL_TIM_Base_Start_IT+0x9c>)
 8006d7e:	4293      	cmp	r3, r2
 8006d80:	d004      	beq.n	8006d8c <HAL_TIM_Base_Start_IT+0x58>
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	4a13      	ldr	r2, [pc, #76]	; (8006dd4 <HAL_TIM_Base_Start_IT+0xa0>)
 8006d88:	4293      	cmp	r3, r2
 8006d8a:	d111      	bne.n	8006db0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	689b      	ldr	r3, [r3, #8]
 8006d92:	f003 0307 	and.w	r3, r3, #7
 8006d96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	2b06      	cmp	r3, #6
 8006d9c:	d010      	beq.n	8006dc0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	681a      	ldr	r2, [r3, #0]
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f042 0201 	orr.w	r2, r2, #1
 8006dac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006dae:	e007      	b.n	8006dc0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	681a      	ldr	r2, [r3, #0]
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f042 0201 	orr.w	r2, r2, #1
 8006dbe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006dc0:	2300      	movs	r3, #0
}
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	3714      	adds	r7, #20
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	bc80      	pop	{r7}
 8006dca:	4770      	bx	lr
 8006dcc:	40012c00 	.word	0x40012c00
 8006dd0:	40000400 	.word	0x40000400
 8006dd4:	40000800 	.word	0x40000800

08006dd8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006dd8:	b580      	push	{r7, lr}
 8006dda:	b082      	sub	sp, #8
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	691b      	ldr	r3, [r3, #16]
 8006de6:	f003 0302 	and.w	r3, r3, #2
 8006dea:	2b02      	cmp	r3, #2
 8006dec:	d122      	bne.n	8006e34 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	68db      	ldr	r3, [r3, #12]
 8006df4:	f003 0302 	and.w	r3, r3, #2
 8006df8:	2b02      	cmp	r3, #2
 8006dfa:	d11b      	bne.n	8006e34 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f06f 0202 	mvn.w	r2, #2
 8006e04:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2201      	movs	r2, #1
 8006e0a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	699b      	ldr	r3, [r3, #24]
 8006e12:	f003 0303 	and.w	r3, r3, #3
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d003      	beq.n	8006e22 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006e1a:	6878      	ldr	r0, [r7, #4]
 8006e1c:	f000 f9b1 	bl	8007182 <HAL_TIM_IC_CaptureCallback>
 8006e20:	e005      	b.n	8006e2e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e22:	6878      	ldr	r0, [r7, #4]
 8006e24:	f000 f9a4 	bl	8007170 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e28:	6878      	ldr	r0, [r7, #4]
 8006e2a:	f000 f9b3 	bl	8007194 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2200      	movs	r2, #0
 8006e32:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	691b      	ldr	r3, [r3, #16]
 8006e3a:	f003 0304 	and.w	r3, r3, #4
 8006e3e:	2b04      	cmp	r3, #4
 8006e40:	d122      	bne.n	8006e88 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	68db      	ldr	r3, [r3, #12]
 8006e48:	f003 0304 	and.w	r3, r3, #4
 8006e4c:	2b04      	cmp	r3, #4
 8006e4e:	d11b      	bne.n	8006e88 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f06f 0204 	mvn.w	r2, #4
 8006e58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2202      	movs	r2, #2
 8006e5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	699b      	ldr	r3, [r3, #24]
 8006e66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d003      	beq.n	8006e76 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e6e:	6878      	ldr	r0, [r7, #4]
 8006e70:	f000 f987 	bl	8007182 <HAL_TIM_IC_CaptureCallback>
 8006e74:	e005      	b.n	8006e82 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e76:	6878      	ldr	r0, [r7, #4]
 8006e78:	f000 f97a 	bl	8007170 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e7c:	6878      	ldr	r0, [r7, #4]
 8006e7e:	f000 f989 	bl	8007194 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	2200      	movs	r2, #0
 8006e86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	691b      	ldr	r3, [r3, #16]
 8006e8e:	f003 0308 	and.w	r3, r3, #8
 8006e92:	2b08      	cmp	r3, #8
 8006e94:	d122      	bne.n	8006edc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	68db      	ldr	r3, [r3, #12]
 8006e9c:	f003 0308 	and.w	r3, r3, #8
 8006ea0:	2b08      	cmp	r3, #8
 8006ea2:	d11b      	bne.n	8006edc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f06f 0208 	mvn.w	r2, #8
 8006eac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	2204      	movs	r2, #4
 8006eb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	69db      	ldr	r3, [r3, #28]
 8006eba:	f003 0303 	and.w	r3, r3, #3
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d003      	beq.n	8006eca <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ec2:	6878      	ldr	r0, [r7, #4]
 8006ec4:	f000 f95d 	bl	8007182 <HAL_TIM_IC_CaptureCallback>
 8006ec8:	e005      	b.n	8006ed6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006eca:	6878      	ldr	r0, [r7, #4]
 8006ecc:	f000 f950 	bl	8007170 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ed0:	6878      	ldr	r0, [r7, #4]
 8006ed2:	f000 f95f 	bl	8007194 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2200      	movs	r2, #0
 8006eda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	691b      	ldr	r3, [r3, #16]
 8006ee2:	f003 0310 	and.w	r3, r3, #16
 8006ee6:	2b10      	cmp	r3, #16
 8006ee8:	d122      	bne.n	8006f30 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	68db      	ldr	r3, [r3, #12]
 8006ef0:	f003 0310 	and.w	r3, r3, #16
 8006ef4:	2b10      	cmp	r3, #16
 8006ef6:	d11b      	bne.n	8006f30 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f06f 0210 	mvn.w	r2, #16
 8006f00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	2208      	movs	r2, #8
 8006f06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	69db      	ldr	r3, [r3, #28]
 8006f0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d003      	beq.n	8006f1e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f16:	6878      	ldr	r0, [r7, #4]
 8006f18:	f000 f933 	bl	8007182 <HAL_TIM_IC_CaptureCallback>
 8006f1c:	e005      	b.n	8006f2a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f1e:	6878      	ldr	r0, [r7, #4]
 8006f20:	f000 f926 	bl	8007170 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f24:	6878      	ldr	r0, [r7, #4]
 8006f26:	f000 f935 	bl	8007194 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	691b      	ldr	r3, [r3, #16]
 8006f36:	f003 0301 	and.w	r3, r3, #1
 8006f3a:	2b01      	cmp	r3, #1
 8006f3c:	d10e      	bne.n	8006f5c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	68db      	ldr	r3, [r3, #12]
 8006f44:	f003 0301 	and.w	r3, r3, #1
 8006f48:	2b01      	cmp	r3, #1
 8006f4a:	d107      	bne.n	8006f5c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f06f 0201 	mvn.w	r2, #1
 8006f54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006f56:	6878      	ldr	r0, [r7, #4]
 8006f58:	f7fb fc5e 	bl	8002818 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	691b      	ldr	r3, [r3, #16]
 8006f62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f66:	2b80      	cmp	r3, #128	; 0x80
 8006f68:	d10e      	bne.n	8006f88 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	68db      	ldr	r3, [r3, #12]
 8006f70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f74:	2b80      	cmp	r3, #128	; 0x80
 8006f76:	d107      	bne.n	8006f88 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006f80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006f82:	6878      	ldr	r0, [r7, #4]
 8006f84:	f000 fa77 	bl	8007476 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	691b      	ldr	r3, [r3, #16]
 8006f8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f92:	2b40      	cmp	r3, #64	; 0x40
 8006f94:	d10e      	bne.n	8006fb4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	68db      	ldr	r3, [r3, #12]
 8006f9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fa0:	2b40      	cmp	r3, #64	; 0x40
 8006fa2:	d107      	bne.n	8006fb4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006fac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006fae:	6878      	ldr	r0, [r7, #4]
 8006fb0:	f000 f8f9 	bl	80071a6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	691b      	ldr	r3, [r3, #16]
 8006fba:	f003 0320 	and.w	r3, r3, #32
 8006fbe:	2b20      	cmp	r3, #32
 8006fc0:	d10e      	bne.n	8006fe0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	68db      	ldr	r3, [r3, #12]
 8006fc8:	f003 0320 	and.w	r3, r3, #32
 8006fcc:	2b20      	cmp	r3, #32
 8006fce:	d107      	bne.n	8006fe0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f06f 0220 	mvn.w	r2, #32
 8006fd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006fda:	6878      	ldr	r0, [r7, #4]
 8006fdc:	f000 fa42 	bl	8007464 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006fe0:	bf00      	nop
 8006fe2:	3708      	adds	r7, #8
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	bd80      	pop	{r7, pc}

08006fe8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b084      	sub	sp, #16
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
 8006ff0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ff8:	2b01      	cmp	r3, #1
 8006ffa:	d101      	bne.n	8007000 <HAL_TIM_ConfigClockSource+0x18>
 8006ffc:	2302      	movs	r3, #2
 8006ffe:	e0b3      	b.n	8007168 <HAL_TIM_ConfigClockSource+0x180>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2201      	movs	r2, #1
 8007004:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2202      	movs	r2, #2
 800700c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	689b      	ldr	r3, [r3, #8]
 8007016:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800701e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007026:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	68fa      	ldr	r2, [r7, #12]
 800702e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007038:	d03e      	beq.n	80070b8 <HAL_TIM_ConfigClockSource+0xd0>
 800703a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800703e:	f200 8087 	bhi.w	8007150 <HAL_TIM_ConfigClockSource+0x168>
 8007042:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007046:	f000 8085 	beq.w	8007154 <HAL_TIM_ConfigClockSource+0x16c>
 800704a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800704e:	d87f      	bhi.n	8007150 <HAL_TIM_ConfigClockSource+0x168>
 8007050:	2b70      	cmp	r3, #112	; 0x70
 8007052:	d01a      	beq.n	800708a <HAL_TIM_ConfigClockSource+0xa2>
 8007054:	2b70      	cmp	r3, #112	; 0x70
 8007056:	d87b      	bhi.n	8007150 <HAL_TIM_ConfigClockSource+0x168>
 8007058:	2b60      	cmp	r3, #96	; 0x60
 800705a:	d050      	beq.n	80070fe <HAL_TIM_ConfigClockSource+0x116>
 800705c:	2b60      	cmp	r3, #96	; 0x60
 800705e:	d877      	bhi.n	8007150 <HAL_TIM_ConfigClockSource+0x168>
 8007060:	2b50      	cmp	r3, #80	; 0x50
 8007062:	d03c      	beq.n	80070de <HAL_TIM_ConfigClockSource+0xf6>
 8007064:	2b50      	cmp	r3, #80	; 0x50
 8007066:	d873      	bhi.n	8007150 <HAL_TIM_ConfigClockSource+0x168>
 8007068:	2b40      	cmp	r3, #64	; 0x40
 800706a:	d058      	beq.n	800711e <HAL_TIM_ConfigClockSource+0x136>
 800706c:	2b40      	cmp	r3, #64	; 0x40
 800706e:	d86f      	bhi.n	8007150 <HAL_TIM_ConfigClockSource+0x168>
 8007070:	2b30      	cmp	r3, #48	; 0x30
 8007072:	d064      	beq.n	800713e <HAL_TIM_ConfigClockSource+0x156>
 8007074:	2b30      	cmp	r3, #48	; 0x30
 8007076:	d86b      	bhi.n	8007150 <HAL_TIM_ConfigClockSource+0x168>
 8007078:	2b20      	cmp	r3, #32
 800707a:	d060      	beq.n	800713e <HAL_TIM_ConfigClockSource+0x156>
 800707c:	2b20      	cmp	r3, #32
 800707e:	d867      	bhi.n	8007150 <HAL_TIM_ConfigClockSource+0x168>
 8007080:	2b00      	cmp	r3, #0
 8007082:	d05c      	beq.n	800713e <HAL_TIM_ConfigClockSource+0x156>
 8007084:	2b10      	cmp	r3, #16
 8007086:	d05a      	beq.n	800713e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8007088:	e062      	b.n	8007150 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6818      	ldr	r0, [r3, #0]
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	6899      	ldr	r1, [r3, #8]
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	685a      	ldr	r2, [r3, #4]
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	68db      	ldr	r3, [r3, #12]
 800709a:	f000 f966 	bl	800736a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	689b      	ldr	r3, [r3, #8]
 80070a4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80070ac:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	68fa      	ldr	r2, [r7, #12]
 80070b4:	609a      	str	r2, [r3, #8]
      break;
 80070b6:	e04e      	b.n	8007156 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	6818      	ldr	r0, [r3, #0]
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	6899      	ldr	r1, [r3, #8]
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	685a      	ldr	r2, [r3, #4]
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	68db      	ldr	r3, [r3, #12]
 80070c8:	f000 f94f 	bl	800736a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	689a      	ldr	r2, [r3, #8]
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80070da:	609a      	str	r2, [r3, #8]
      break;
 80070dc:	e03b      	b.n	8007156 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6818      	ldr	r0, [r3, #0]
 80070e2:	683b      	ldr	r3, [r7, #0]
 80070e4:	6859      	ldr	r1, [r3, #4]
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	68db      	ldr	r3, [r3, #12]
 80070ea:	461a      	mov	r2, r3
 80070ec:	f000 f8c6 	bl	800727c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	2150      	movs	r1, #80	; 0x50
 80070f6:	4618      	mov	r0, r3
 80070f8:	f000 f91d 	bl	8007336 <TIM_ITRx_SetConfig>
      break;
 80070fc:	e02b      	b.n	8007156 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6818      	ldr	r0, [r3, #0]
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	6859      	ldr	r1, [r3, #4]
 8007106:	683b      	ldr	r3, [r7, #0]
 8007108:	68db      	ldr	r3, [r3, #12]
 800710a:	461a      	mov	r2, r3
 800710c:	f000 f8e4 	bl	80072d8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	2160      	movs	r1, #96	; 0x60
 8007116:	4618      	mov	r0, r3
 8007118:	f000 f90d 	bl	8007336 <TIM_ITRx_SetConfig>
      break;
 800711c:	e01b      	b.n	8007156 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6818      	ldr	r0, [r3, #0]
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	6859      	ldr	r1, [r3, #4]
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	68db      	ldr	r3, [r3, #12]
 800712a:	461a      	mov	r2, r3
 800712c:	f000 f8a6 	bl	800727c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	2140      	movs	r1, #64	; 0x40
 8007136:	4618      	mov	r0, r3
 8007138:	f000 f8fd 	bl	8007336 <TIM_ITRx_SetConfig>
      break;
 800713c:	e00b      	b.n	8007156 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681a      	ldr	r2, [r3, #0]
 8007142:	683b      	ldr	r3, [r7, #0]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	4619      	mov	r1, r3
 8007148:	4610      	mov	r0, r2
 800714a:	f000 f8f4 	bl	8007336 <TIM_ITRx_SetConfig>
        break;
 800714e:	e002      	b.n	8007156 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007150:	bf00      	nop
 8007152:	e000      	b.n	8007156 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007154:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2201      	movs	r2, #1
 800715a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	2200      	movs	r2, #0
 8007162:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007166:	2300      	movs	r3, #0
}
 8007168:	4618      	mov	r0, r3
 800716a:	3710      	adds	r7, #16
 800716c:	46bd      	mov	sp, r7
 800716e:	bd80      	pop	{r7, pc}

08007170 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007170:	b480      	push	{r7}
 8007172:	b083      	sub	sp, #12
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007178:	bf00      	nop
 800717a:	370c      	adds	r7, #12
 800717c:	46bd      	mov	sp, r7
 800717e:	bc80      	pop	{r7}
 8007180:	4770      	bx	lr

08007182 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007182:	b480      	push	{r7}
 8007184:	b083      	sub	sp, #12
 8007186:	af00      	add	r7, sp, #0
 8007188:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800718a:	bf00      	nop
 800718c:	370c      	adds	r7, #12
 800718e:	46bd      	mov	sp, r7
 8007190:	bc80      	pop	{r7}
 8007192:	4770      	bx	lr

08007194 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007194:	b480      	push	{r7}
 8007196:	b083      	sub	sp, #12
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800719c:	bf00      	nop
 800719e:	370c      	adds	r7, #12
 80071a0:	46bd      	mov	sp, r7
 80071a2:	bc80      	pop	{r7}
 80071a4:	4770      	bx	lr

080071a6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80071a6:	b480      	push	{r7}
 80071a8:	b083      	sub	sp, #12
 80071aa:	af00      	add	r7, sp, #0
 80071ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80071ae:	bf00      	nop
 80071b0:	370c      	adds	r7, #12
 80071b2:	46bd      	mov	sp, r7
 80071b4:	bc80      	pop	{r7}
 80071b6:	4770      	bx	lr

080071b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80071b8:	b480      	push	{r7}
 80071ba:	b085      	sub	sp, #20
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
 80071c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	4a29      	ldr	r2, [pc, #164]	; (8007270 <TIM_Base_SetConfig+0xb8>)
 80071cc:	4293      	cmp	r3, r2
 80071ce:	d00b      	beq.n	80071e8 <TIM_Base_SetConfig+0x30>
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071d6:	d007      	beq.n	80071e8 <TIM_Base_SetConfig+0x30>
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	4a26      	ldr	r2, [pc, #152]	; (8007274 <TIM_Base_SetConfig+0xbc>)
 80071dc:	4293      	cmp	r3, r2
 80071de:	d003      	beq.n	80071e8 <TIM_Base_SetConfig+0x30>
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	4a25      	ldr	r2, [pc, #148]	; (8007278 <TIM_Base_SetConfig+0xc0>)
 80071e4:	4293      	cmp	r3, r2
 80071e6:	d108      	bne.n	80071fa <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	685b      	ldr	r3, [r3, #4]
 80071f4:	68fa      	ldr	r2, [r7, #12]
 80071f6:	4313      	orrs	r3, r2
 80071f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	4a1c      	ldr	r2, [pc, #112]	; (8007270 <TIM_Base_SetConfig+0xb8>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d00b      	beq.n	800721a <TIM_Base_SetConfig+0x62>
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007208:	d007      	beq.n	800721a <TIM_Base_SetConfig+0x62>
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	4a19      	ldr	r2, [pc, #100]	; (8007274 <TIM_Base_SetConfig+0xbc>)
 800720e:	4293      	cmp	r3, r2
 8007210:	d003      	beq.n	800721a <TIM_Base_SetConfig+0x62>
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	4a18      	ldr	r2, [pc, #96]	; (8007278 <TIM_Base_SetConfig+0xc0>)
 8007216:	4293      	cmp	r3, r2
 8007218:	d108      	bne.n	800722c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007220:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007222:	683b      	ldr	r3, [r7, #0]
 8007224:	68db      	ldr	r3, [r3, #12]
 8007226:	68fa      	ldr	r2, [r7, #12]
 8007228:	4313      	orrs	r3, r2
 800722a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	695b      	ldr	r3, [r3, #20]
 8007236:	4313      	orrs	r3, r2
 8007238:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	68fa      	ldr	r2, [r7, #12]
 800723e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	689a      	ldr	r2, [r3, #8]
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	681a      	ldr	r2, [r3, #0]
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	4a07      	ldr	r2, [pc, #28]	; (8007270 <TIM_Base_SetConfig+0xb8>)
 8007254:	4293      	cmp	r3, r2
 8007256:	d103      	bne.n	8007260 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	691a      	ldr	r2, [r3, #16]
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	2201      	movs	r2, #1
 8007264:	615a      	str	r2, [r3, #20]
}
 8007266:	bf00      	nop
 8007268:	3714      	adds	r7, #20
 800726a:	46bd      	mov	sp, r7
 800726c:	bc80      	pop	{r7}
 800726e:	4770      	bx	lr
 8007270:	40012c00 	.word	0x40012c00
 8007274:	40000400 	.word	0x40000400
 8007278:	40000800 	.word	0x40000800

0800727c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800727c:	b480      	push	{r7}
 800727e:	b087      	sub	sp, #28
 8007280:	af00      	add	r7, sp, #0
 8007282:	60f8      	str	r0, [r7, #12]
 8007284:	60b9      	str	r1, [r7, #8]
 8007286:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	6a1b      	ldr	r3, [r3, #32]
 800728c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	6a1b      	ldr	r3, [r3, #32]
 8007292:	f023 0201 	bic.w	r2, r3, #1
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	699b      	ldr	r3, [r3, #24]
 800729e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80072a0:	693b      	ldr	r3, [r7, #16]
 80072a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80072a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	011b      	lsls	r3, r3, #4
 80072ac:	693a      	ldr	r2, [r7, #16]
 80072ae:	4313      	orrs	r3, r2
 80072b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80072b2:	697b      	ldr	r3, [r7, #20]
 80072b4:	f023 030a 	bic.w	r3, r3, #10
 80072b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80072ba:	697a      	ldr	r2, [r7, #20]
 80072bc:	68bb      	ldr	r3, [r7, #8]
 80072be:	4313      	orrs	r3, r2
 80072c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	693a      	ldr	r2, [r7, #16]
 80072c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	697a      	ldr	r2, [r7, #20]
 80072cc:	621a      	str	r2, [r3, #32]
}
 80072ce:	bf00      	nop
 80072d0:	371c      	adds	r7, #28
 80072d2:	46bd      	mov	sp, r7
 80072d4:	bc80      	pop	{r7}
 80072d6:	4770      	bx	lr

080072d8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80072d8:	b480      	push	{r7}
 80072da:	b087      	sub	sp, #28
 80072dc:	af00      	add	r7, sp, #0
 80072de:	60f8      	str	r0, [r7, #12]
 80072e0:	60b9      	str	r1, [r7, #8]
 80072e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	6a1b      	ldr	r3, [r3, #32]
 80072e8:	f023 0210 	bic.w	r2, r3, #16
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	699b      	ldr	r3, [r3, #24]
 80072f4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	6a1b      	ldr	r3, [r3, #32]
 80072fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80072fc:	697b      	ldr	r3, [r7, #20]
 80072fe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007302:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	031b      	lsls	r3, r3, #12
 8007308:	697a      	ldr	r2, [r7, #20]
 800730a:	4313      	orrs	r3, r2
 800730c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800730e:	693b      	ldr	r3, [r7, #16]
 8007310:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007314:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007316:	68bb      	ldr	r3, [r7, #8]
 8007318:	011b      	lsls	r3, r3, #4
 800731a:	693a      	ldr	r2, [r7, #16]
 800731c:	4313      	orrs	r3, r2
 800731e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	697a      	ldr	r2, [r7, #20]
 8007324:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	693a      	ldr	r2, [r7, #16]
 800732a:	621a      	str	r2, [r3, #32]
}
 800732c:	bf00      	nop
 800732e:	371c      	adds	r7, #28
 8007330:	46bd      	mov	sp, r7
 8007332:	bc80      	pop	{r7}
 8007334:	4770      	bx	lr

08007336 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007336:	b480      	push	{r7}
 8007338:	b085      	sub	sp, #20
 800733a:	af00      	add	r7, sp, #0
 800733c:	6078      	str	r0, [r7, #4]
 800733e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	689b      	ldr	r3, [r3, #8]
 8007344:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800734c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800734e:	683a      	ldr	r2, [r7, #0]
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	4313      	orrs	r3, r2
 8007354:	f043 0307 	orr.w	r3, r3, #7
 8007358:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	68fa      	ldr	r2, [r7, #12]
 800735e:	609a      	str	r2, [r3, #8]
}
 8007360:	bf00      	nop
 8007362:	3714      	adds	r7, #20
 8007364:	46bd      	mov	sp, r7
 8007366:	bc80      	pop	{r7}
 8007368:	4770      	bx	lr

0800736a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800736a:	b480      	push	{r7}
 800736c:	b087      	sub	sp, #28
 800736e:	af00      	add	r7, sp, #0
 8007370:	60f8      	str	r0, [r7, #12]
 8007372:	60b9      	str	r1, [r7, #8]
 8007374:	607a      	str	r2, [r7, #4]
 8007376:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	689b      	ldr	r3, [r3, #8]
 800737c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800737e:	697b      	ldr	r3, [r7, #20]
 8007380:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007384:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	021a      	lsls	r2, r3, #8
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	431a      	orrs	r2, r3
 800738e:	68bb      	ldr	r3, [r7, #8]
 8007390:	4313      	orrs	r3, r2
 8007392:	697a      	ldr	r2, [r7, #20]
 8007394:	4313      	orrs	r3, r2
 8007396:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	697a      	ldr	r2, [r7, #20]
 800739c:	609a      	str	r2, [r3, #8]
}
 800739e:	bf00      	nop
 80073a0:	371c      	adds	r7, #28
 80073a2:	46bd      	mov	sp, r7
 80073a4:	bc80      	pop	{r7}
 80073a6:	4770      	bx	lr

080073a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80073a8:	b480      	push	{r7}
 80073aa:	b085      	sub	sp, #20
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
 80073b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073b8:	2b01      	cmp	r3, #1
 80073ba:	d101      	bne.n	80073c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80073bc:	2302      	movs	r3, #2
 80073be:	e046      	b.n	800744e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2201      	movs	r2, #1
 80073c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2202      	movs	r2, #2
 80073cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	685b      	ldr	r3, [r3, #4]
 80073d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	689b      	ldr	r3, [r3, #8]
 80073de:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	68fa      	ldr	r2, [r7, #12]
 80073ee:	4313      	orrs	r3, r2
 80073f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	68fa      	ldr	r2, [r7, #12]
 80073f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	4a16      	ldr	r2, [pc, #88]	; (8007458 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8007400:	4293      	cmp	r3, r2
 8007402:	d00e      	beq.n	8007422 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800740c:	d009      	beq.n	8007422 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	4a12      	ldr	r2, [pc, #72]	; (800745c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8007414:	4293      	cmp	r3, r2
 8007416:	d004      	beq.n	8007422 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	4a10      	ldr	r2, [pc, #64]	; (8007460 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d10c      	bne.n	800743c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007422:	68bb      	ldr	r3, [r7, #8]
 8007424:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007428:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800742a:	683b      	ldr	r3, [r7, #0]
 800742c:	685b      	ldr	r3, [r3, #4]
 800742e:	68ba      	ldr	r2, [r7, #8]
 8007430:	4313      	orrs	r3, r2
 8007432:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	68ba      	ldr	r2, [r7, #8]
 800743a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2201      	movs	r2, #1
 8007440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2200      	movs	r2, #0
 8007448:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800744c:	2300      	movs	r3, #0
}
 800744e:	4618      	mov	r0, r3
 8007450:	3714      	adds	r7, #20
 8007452:	46bd      	mov	sp, r7
 8007454:	bc80      	pop	{r7}
 8007456:	4770      	bx	lr
 8007458:	40012c00 	.word	0x40012c00
 800745c:	40000400 	.word	0x40000400
 8007460:	40000800 	.word	0x40000800

08007464 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007464:	b480      	push	{r7}
 8007466:	b083      	sub	sp, #12
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800746c:	bf00      	nop
 800746e:	370c      	adds	r7, #12
 8007470:	46bd      	mov	sp, r7
 8007472:	bc80      	pop	{r7}
 8007474:	4770      	bx	lr

08007476 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007476:	b480      	push	{r7}
 8007478:	b083      	sub	sp, #12
 800747a:	af00      	add	r7, sp, #0
 800747c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800747e:	bf00      	nop
 8007480:	370c      	adds	r7, #12
 8007482:	46bd      	mov	sp, r7
 8007484:	bc80      	pop	{r7}
 8007486:	4770      	bx	lr

08007488 <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8007488:	b580      	push	{r7, lr}
 800748a:	b082      	sub	sp, #8
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2b00      	cmp	r3, #0
 8007494:	d101      	bne.n	800749a <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8007496:	2301      	movs	r3, #1
 8007498:	e047      	b.n	800752a <HAL_HalfDuplex_Init+0xa2>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074a0:	b2db      	uxtb	r3, r3
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d106      	bne.n	80074b4 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2200      	movs	r2, #0
 80074aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80074ae:	6878      	ldr	r0, [r7, #4]
 80074b0:	f7fb fae0 	bl	8002a74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2224      	movs	r2, #36	; 0x24
 80074b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	68da      	ldr	r2, [r3, #12]
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80074ca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80074cc:	6878      	ldr	r0, [r7, #4]
 80074ce:	f000 fb51 	bl	8007b74 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	691a      	ldr	r2, [r3, #16]
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80074e0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	695a      	ldr	r2, [r3, #20]
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 80074f0:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	695a      	ldr	r2, [r3, #20]
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f042 0208 	orr.w	r2, r2, #8
 8007500:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	68da      	ldr	r2, [r3, #12]
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007510:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2200      	movs	r2, #0
 8007516:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2220      	movs	r2, #32
 800751c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2220      	movs	r2, #32
 8007524:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007528:	2300      	movs	r3, #0
}
 800752a:	4618      	mov	r0, r3
 800752c:	3708      	adds	r7, #8
 800752e:	46bd      	mov	sp, r7
 8007530:	bd80      	pop	{r7, pc}
	...

08007534 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007534:	b580      	push	{r7, lr}
 8007536:	b08a      	sub	sp, #40	; 0x28
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	68db      	ldr	r3, [r3, #12]
 800754a:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	695b      	ldr	r3, [r3, #20]
 8007552:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8007554:	2300      	movs	r3, #0
 8007556:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8007558:	2300      	movs	r3, #0
 800755a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800755c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800755e:	f003 030f 	and.w	r3, r3, #15
 8007562:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8007564:	69bb      	ldr	r3, [r7, #24]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d10d      	bne.n	8007586 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800756a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800756c:	f003 0320 	and.w	r3, r3, #32
 8007570:	2b00      	cmp	r3, #0
 8007572:	d008      	beq.n	8007586 <HAL_UART_IRQHandler+0x52>
 8007574:	6a3b      	ldr	r3, [r7, #32]
 8007576:	f003 0320 	and.w	r3, r3, #32
 800757a:	2b00      	cmp	r3, #0
 800757c:	d003      	beq.n	8007586 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800757e:	6878      	ldr	r0, [r7, #4]
 8007580:	f000 fa4f 	bl	8007a22 <UART_Receive_IT>
      return;
 8007584:	e17b      	b.n	800787e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007586:	69bb      	ldr	r3, [r7, #24]
 8007588:	2b00      	cmp	r3, #0
 800758a:	f000 80b1 	beq.w	80076f0 <HAL_UART_IRQHandler+0x1bc>
 800758e:	69fb      	ldr	r3, [r7, #28]
 8007590:	f003 0301 	and.w	r3, r3, #1
 8007594:	2b00      	cmp	r3, #0
 8007596:	d105      	bne.n	80075a4 <HAL_UART_IRQHandler+0x70>
 8007598:	6a3b      	ldr	r3, [r7, #32]
 800759a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800759e:	2b00      	cmp	r3, #0
 80075a0:	f000 80a6 	beq.w	80076f0 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80075a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075a6:	f003 0301 	and.w	r3, r3, #1
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d00a      	beq.n	80075c4 <HAL_UART_IRQHandler+0x90>
 80075ae:	6a3b      	ldr	r3, [r7, #32]
 80075b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d005      	beq.n	80075c4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075bc:	f043 0201 	orr.w	r2, r3, #1
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80075c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075c6:	f003 0304 	and.w	r3, r3, #4
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d00a      	beq.n	80075e4 <HAL_UART_IRQHandler+0xb0>
 80075ce:	69fb      	ldr	r3, [r7, #28]
 80075d0:	f003 0301 	and.w	r3, r3, #1
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d005      	beq.n	80075e4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075dc:	f043 0202 	orr.w	r2, r3, #2
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80075e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075e6:	f003 0302 	and.w	r3, r3, #2
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d00a      	beq.n	8007604 <HAL_UART_IRQHandler+0xd0>
 80075ee:	69fb      	ldr	r3, [r7, #28]
 80075f0:	f003 0301 	and.w	r3, r3, #1
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d005      	beq.n	8007604 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075fc:	f043 0204 	orr.w	r2, r3, #4
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8007604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007606:	f003 0308 	and.w	r3, r3, #8
 800760a:	2b00      	cmp	r3, #0
 800760c:	d00f      	beq.n	800762e <HAL_UART_IRQHandler+0xfa>
 800760e:	6a3b      	ldr	r3, [r7, #32]
 8007610:	f003 0320 	and.w	r3, r3, #32
 8007614:	2b00      	cmp	r3, #0
 8007616:	d104      	bne.n	8007622 <HAL_UART_IRQHandler+0xee>
 8007618:	69fb      	ldr	r3, [r7, #28]
 800761a:	f003 0301 	and.w	r3, r3, #1
 800761e:	2b00      	cmp	r3, #0
 8007620:	d005      	beq.n	800762e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007626:	f043 0208 	orr.w	r2, r3, #8
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007632:	2b00      	cmp	r3, #0
 8007634:	f000 811e 	beq.w	8007874 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800763a:	f003 0320 	and.w	r3, r3, #32
 800763e:	2b00      	cmp	r3, #0
 8007640:	d007      	beq.n	8007652 <HAL_UART_IRQHandler+0x11e>
 8007642:	6a3b      	ldr	r3, [r7, #32]
 8007644:	f003 0320 	and.w	r3, r3, #32
 8007648:	2b00      	cmp	r3, #0
 800764a:	d002      	beq.n	8007652 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 800764c:	6878      	ldr	r0, [r7, #4]
 800764e:	f000 f9e8 	bl	8007a22 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	695b      	ldr	r3, [r3, #20]
 8007658:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800765c:	2b00      	cmp	r3, #0
 800765e:	bf14      	ite	ne
 8007660:	2301      	movne	r3, #1
 8007662:	2300      	moveq	r3, #0
 8007664:	b2db      	uxtb	r3, r3
 8007666:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800766c:	f003 0308 	and.w	r3, r3, #8
 8007670:	2b00      	cmp	r3, #0
 8007672:	d102      	bne.n	800767a <HAL_UART_IRQHandler+0x146>
 8007674:	697b      	ldr	r3, [r7, #20]
 8007676:	2b00      	cmp	r3, #0
 8007678:	d031      	beq.n	80076de <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800767a:	6878      	ldr	r0, [r7, #4]
 800767c:	f000 f92a 	bl	80078d4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	695b      	ldr	r3, [r3, #20]
 8007686:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800768a:	2b00      	cmp	r3, #0
 800768c:	d023      	beq.n	80076d6 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	695a      	ldr	r2, [r3, #20]
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800769c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d013      	beq.n	80076ce <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076aa:	4a76      	ldr	r2, [pc, #472]	; (8007884 <HAL_UART_IRQHandler+0x350>)
 80076ac:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076b2:	4618      	mov	r0, r3
 80076b4:	f7fc fd3a 	bl	800412c <HAL_DMA_Abort_IT>
 80076b8:	4603      	mov	r3, r0
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d016      	beq.n	80076ec <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076c4:	687a      	ldr	r2, [r7, #4]
 80076c6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80076c8:	4610      	mov	r0, r2
 80076ca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076cc:	e00e      	b.n	80076ec <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80076ce:	6878      	ldr	r0, [r7, #4]
 80076d0:	f000 f8ec 	bl	80078ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076d4:	e00a      	b.n	80076ec <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80076d6:	6878      	ldr	r0, [r7, #4]
 80076d8:	f000 f8e8 	bl	80078ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076dc:	e006      	b.n	80076ec <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80076de:	6878      	ldr	r0, [r7, #4]
 80076e0:	f000 f8e4 	bl	80078ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2200      	movs	r2, #0
 80076e8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80076ea:	e0c3      	b.n	8007874 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076ec:	bf00      	nop
    return;
 80076ee:	e0c1      	b.n	8007874 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076f4:	2b01      	cmp	r3, #1
 80076f6:	f040 80a1 	bne.w	800783c <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80076fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076fc:	f003 0310 	and.w	r3, r3, #16
 8007700:	2b00      	cmp	r3, #0
 8007702:	f000 809b 	beq.w	800783c <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8007706:	6a3b      	ldr	r3, [r7, #32]
 8007708:	f003 0310 	and.w	r3, r3, #16
 800770c:	2b00      	cmp	r3, #0
 800770e:	f000 8095 	beq.w	800783c <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007712:	2300      	movs	r3, #0
 8007714:	60fb      	str	r3, [r7, #12]
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	60fb      	str	r3, [r7, #12]
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	685b      	ldr	r3, [r3, #4]
 8007724:	60fb      	str	r3, [r7, #12]
 8007726:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	695b      	ldr	r3, [r3, #20]
 800772e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007732:	2b00      	cmp	r3, #0
 8007734:	d04e      	beq.n	80077d4 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	685b      	ldr	r3, [r3, #4]
 800773e:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8007740:	8a3b      	ldrh	r3, [r7, #16]
 8007742:	2b00      	cmp	r3, #0
 8007744:	f000 8098 	beq.w	8007878 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800774c:	8a3a      	ldrh	r2, [r7, #16]
 800774e:	429a      	cmp	r2, r3
 8007750:	f080 8092 	bcs.w	8007878 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	8a3a      	ldrh	r2, [r7, #16]
 8007758:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800775e:	699b      	ldr	r3, [r3, #24]
 8007760:	2b20      	cmp	r3, #32
 8007762:	d02b      	beq.n	80077bc <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	68da      	ldr	r2, [r3, #12]
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007772:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	695a      	ldr	r2, [r3, #20]
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f022 0201 	bic.w	r2, r2, #1
 8007782:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	695a      	ldr	r2, [r3, #20]
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007792:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2220      	movs	r2, #32
 8007798:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	2200      	movs	r2, #0
 80077a0:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	68da      	ldr	r2, [r3, #12]
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	f022 0210 	bic.w	r2, r2, #16
 80077b0:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077b6:	4618      	mov	r0, r3
 80077b8:	f7fc fc7d 	bl	80040b6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80077c4:	b29b      	uxth	r3, r3
 80077c6:	1ad3      	subs	r3, r2, r3
 80077c8:	b29b      	uxth	r3, r3
 80077ca:	4619      	mov	r1, r3
 80077cc:	6878      	ldr	r0, [r7, #4]
 80077ce:	f000 f876 	bl	80078be <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80077d2:	e051      	b.n	8007878 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80077dc:	b29b      	uxth	r3, r3
 80077de:	1ad3      	subs	r3, r2, r3
 80077e0:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80077e6:	b29b      	uxth	r3, r3
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d047      	beq.n	800787c <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 80077ec:	8a7b      	ldrh	r3, [r7, #18]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d044      	beq.n	800787c <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	68da      	ldr	r2, [r3, #12]
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007800:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	695a      	ldr	r2, [r3, #20]
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f022 0201 	bic.w	r2, r2, #1
 8007810:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	2220      	movs	r2, #32
 8007816:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	2200      	movs	r2, #0
 800781e:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	68da      	ldr	r2, [r3, #12]
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	f022 0210 	bic.w	r2, r2, #16
 800782e:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007830:	8a7b      	ldrh	r3, [r7, #18]
 8007832:	4619      	mov	r1, r3
 8007834:	6878      	ldr	r0, [r7, #4]
 8007836:	f000 f842 	bl	80078be <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800783a:	e01f      	b.n	800787c <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800783c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800783e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007842:	2b00      	cmp	r3, #0
 8007844:	d008      	beq.n	8007858 <HAL_UART_IRQHandler+0x324>
 8007846:	6a3b      	ldr	r3, [r7, #32]
 8007848:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800784c:	2b00      	cmp	r3, #0
 800784e:	d003      	beq.n	8007858 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8007850:	6878      	ldr	r0, [r7, #4]
 8007852:	f000 f87f 	bl	8007954 <UART_Transmit_IT>
    return;
 8007856:	e012      	b.n	800787e <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800785a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800785e:	2b00      	cmp	r3, #0
 8007860:	d00d      	beq.n	800787e <HAL_UART_IRQHandler+0x34a>
 8007862:	6a3b      	ldr	r3, [r7, #32]
 8007864:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007868:	2b00      	cmp	r3, #0
 800786a:	d008      	beq.n	800787e <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 800786c:	6878      	ldr	r0, [r7, #4]
 800786e:	f000 f8c0 	bl	80079f2 <UART_EndTransmit_IT>
    return;
 8007872:	e004      	b.n	800787e <HAL_UART_IRQHandler+0x34a>
    return;
 8007874:	bf00      	nop
 8007876:	e002      	b.n	800787e <HAL_UART_IRQHandler+0x34a>
      return;
 8007878:	bf00      	nop
 800787a:	e000      	b.n	800787e <HAL_UART_IRQHandler+0x34a>
      return;
 800787c:	bf00      	nop
  }
}
 800787e:	3728      	adds	r7, #40	; 0x28
 8007880:	46bd      	mov	sp, r7
 8007882:	bd80      	pop	{r7, pc}
 8007884:	0800792d 	.word	0x0800792d

08007888 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007888:	b480      	push	{r7}
 800788a:	b083      	sub	sp, #12
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007890:	bf00      	nop
 8007892:	370c      	adds	r7, #12
 8007894:	46bd      	mov	sp, r7
 8007896:	bc80      	pop	{r7}
 8007898:	4770      	bx	lr

0800789a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800789a:	b480      	push	{r7}
 800789c:	b083      	sub	sp, #12
 800789e:	af00      	add	r7, sp, #0
 80078a0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80078a2:	bf00      	nop
 80078a4:	370c      	adds	r7, #12
 80078a6:	46bd      	mov	sp, r7
 80078a8:	bc80      	pop	{r7}
 80078aa:	4770      	bx	lr

080078ac <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80078ac:	b480      	push	{r7}
 80078ae:	b083      	sub	sp, #12
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80078b4:	bf00      	nop
 80078b6:	370c      	adds	r7, #12
 80078b8:	46bd      	mov	sp, r7
 80078ba:	bc80      	pop	{r7}
 80078bc:	4770      	bx	lr

080078be <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80078be:	b480      	push	{r7}
 80078c0:	b083      	sub	sp, #12
 80078c2:	af00      	add	r7, sp, #0
 80078c4:	6078      	str	r0, [r7, #4]
 80078c6:	460b      	mov	r3, r1
 80078c8:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80078ca:	bf00      	nop
 80078cc:	370c      	adds	r7, #12
 80078ce:	46bd      	mov	sp, r7
 80078d0:	bc80      	pop	{r7}
 80078d2:	4770      	bx	lr

080078d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80078d4:	b480      	push	{r7}
 80078d6:	b083      	sub	sp, #12
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	68da      	ldr	r2, [r3, #12]
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80078ea:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	695a      	ldr	r2, [r3, #20]
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f022 0201 	bic.w	r2, r2, #1
 80078fa:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007900:	2b01      	cmp	r3, #1
 8007902:	d107      	bne.n	8007914 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	68da      	ldr	r2, [r3, #12]
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	f022 0210 	bic.w	r2, r2, #16
 8007912:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2220      	movs	r2, #32
 8007918:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2200      	movs	r2, #0
 8007920:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007922:	bf00      	nop
 8007924:	370c      	adds	r7, #12
 8007926:	46bd      	mov	sp, r7
 8007928:	bc80      	pop	{r7}
 800792a:	4770      	bx	lr

0800792c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800792c:	b580      	push	{r7, lr}
 800792e:	b084      	sub	sp, #16
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007938:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	2200      	movs	r2, #0
 800793e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	2200      	movs	r2, #0
 8007944:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007946:	68f8      	ldr	r0, [r7, #12]
 8007948:	f7ff ffb0 	bl	80078ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800794c:	bf00      	nop
 800794e:	3710      	adds	r7, #16
 8007950:	46bd      	mov	sp, r7
 8007952:	bd80      	pop	{r7, pc}

08007954 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007954:	b480      	push	{r7}
 8007956:	b085      	sub	sp, #20
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007962:	b2db      	uxtb	r3, r3
 8007964:	2b21      	cmp	r3, #33	; 0x21
 8007966:	d13e      	bne.n	80079e6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	689b      	ldr	r3, [r3, #8]
 800796c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007970:	d114      	bne.n	800799c <UART_Transmit_IT+0x48>
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	691b      	ldr	r3, [r3, #16]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d110      	bne.n	800799c <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6a1b      	ldr	r3, [r3, #32]
 800797e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	881b      	ldrh	r3, [r3, #0]
 8007984:	461a      	mov	r2, r3
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800798e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	6a1b      	ldr	r3, [r3, #32]
 8007994:	1c9a      	adds	r2, r3, #2
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	621a      	str	r2, [r3, #32]
 800799a:	e008      	b.n	80079ae <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	6a1b      	ldr	r3, [r3, #32]
 80079a0:	1c59      	adds	r1, r3, #1
 80079a2:	687a      	ldr	r2, [r7, #4]
 80079a4:	6211      	str	r1, [r2, #32]
 80079a6:	781a      	ldrb	r2, [r3, #0]
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80079b2:	b29b      	uxth	r3, r3
 80079b4:	3b01      	subs	r3, #1
 80079b6:	b29b      	uxth	r3, r3
 80079b8:	687a      	ldr	r2, [r7, #4]
 80079ba:	4619      	mov	r1, r3
 80079bc:	84d1      	strh	r1, [r2, #38]	; 0x26
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d10f      	bne.n	80079e2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	68da      	ldr	r2, [r3, #12]
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80079d0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	68da      	ldr	r2, [r3, #12]
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80079e0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80079e2:	2300      	movs	r3, #0
 80079e4:	e000      	b.n	80079e8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80079e6:	2302      	movs	r3, #2
  }
}
 80079e8:	4618      	mov	r0, r3
 80079ea:	3714      	adds	r7, #20
 80079ec:	46bd      	mov	sp, r7
 80079ee:	bc80      	pop	{r7}
 80079f0:	4770      	bx	lr

080079f2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80079f2:	b580      	push	{r7, lr}
 80079f4:	b082      	sub	sp, #8
 80079f6:	af00      	add	r7, sp, #0
 80079f8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	68da      	ldr	r2, [r3, #12]
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007a08:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	2220      	movs	r2, #32
 8007a0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007a12:	6878      	ldr	r0, [r7, #4]
 8007a14:	f7ff ff38 	bl	8007888 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007a18:	2300      	movs	r3, #0
}
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	3708      	adds	r7, #8
 8007a1e:	46bd      	mov	sp, r7
 8007a20:	bd80      	pop	{r7, pc}

08007a22 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007a22:	b580      	push	{r7, lr}
 8007a24:	b086      	sub	sp, #24
 8007a26:	af00      	add	r7, sp, #0
 8007a28:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007a30:	b2db      	uxtb	r3, r3
 8007a32:	2b22      	cmp	r3, #34	; 0x22
 8007a34:	f040 8099 	bne.w	8007b6a <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	689b      	ldr	r3, [r3, #8]
 8007a3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a40:	d117      	bne.n	8007a72 <UART_Receive_IT+0x50>
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	691b      	ldr	r3, [r3, #16]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d113      	bne.n	8007a72 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a52:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	685b      	ldr	r3, [r3, #4]
 8007a5a:	b29b      	uxth	r3, r3
 8007a5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a60:	b29a      	uxth	r2, r3
 8007a62:	693b      	ldr	r3, [r7, #16]
 8007a64:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a6a:	1c9a      	adds	r2, r3, #2
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	629a      	str	r2, [r3, #40]	; 0x28
 8007a70:	e026      	b.n	8007ac0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a76:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8007a78:	2300      	movs	r3, #0
 8007a7a:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	689b      	ldr	r3, [r3, #8]
 8007a80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a84:	d007      	beq.n	8007a96 <UART_Receive_IT+0x74>
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	689b      	ldr	r3, [r3, #8]
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d10a      	bne.n	8007aa4 <UART_Receive_IT+0x82>
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	691b      	ldr	r3, [r3, #16]
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d106      	bne.n	8007aa4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	685b      	ldr	r3, [r3, #4]
 8007a9c:	b2da      	uxtb	r2, r3
 8007a9e:	697b      	ldr	r3, [r7, #20]
 8007aa0:	701a      	strb	r2, [r3, #0]
 8007aa2:	e008      	b.n	8007ab6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	685b      	ldr	r3, [r3, #4]
 8007aaa:	b2db      	uxtb	r3, r3
 8007aac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ab0:	b2da      	uxtb	r2, r3
 8007ab2:	697b      	ldr	r3, [r7, #20]
 8007ab4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007aba:	1c5a      	adds	r2, r3, #1
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007ac4:	b29b      	uxth	r3, r3
 8007ac6:	3b01      	subs	r3, #1
 8007ac8:	b29b      	uxth	r3, r3
 8007aca:	687a      	ldr	r2, [r7, #4]
 8007acc:	4619      	mov	r1, r3
 8007ace:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d148      	bne.n	8007b66 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	68da      	ldr	r2, [r3, #12]
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f022 0220 	bic.w	r2, r2, #32
 8007ae2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	68da      	ldr	r2, [r3, #12]
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007af2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	695a      	ldr	r2, [r3, #20]
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	f022 0201 	bic.w	r2, r2, #1
 8007b02:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2220      	movs	r2, #32
 8007b08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b10:	2b01      	cmp	r3, #1
 8007b12:	d123      	bne.n	8007b5c <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2200      	movs	r2, #0
 8007b18:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	68da      	ldr	r2, [r3, #12]
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	f022 0210 	bic.w	r2, r2, #16
 8007b28:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f003 0310 	and.w	r3, r3, #16
 8007b34:	2b10      	cmp	r3, #16
 8007b36:	d10a      	bne.n	8007b4e <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007b38:	2300      	movs	r3, #0
 8007b3a:	60fb      	str	r3, [r7, #12]
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	60fb      	str	r3, [r7, #12]
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	685b      	ldr	r3, [r3, #4]
 8007b4a:	60fb      	str	r3, [r7, #12]
 8007b4c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007b52:	4619      	mov	r1, r3
 8007b54:	6878      	ldr	r0, [r7, #4]
 8007b56:	f7ff feb2 	bl	80078be <HAL_UARTEx_RxEventCallback>
 8007b5a:	e002      	b.n	8007b62 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8007b5c:	6878      	ldr	r0, [r7, #4]
 8007b5e:	f7ff fe9c 	bl	800789a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007b62:	2300      	movs	r3, #0
 8007b64:	e002      	b.n	8007b6c <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8007b66:	2300      	movs	r3, #0
 8007b68:	e000      	b.n	8007b6c <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8007b6a:	2302      	movs	r3, #2
  }
}
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	3718      	adds	r7, #24
 8007b70:	46bd      	mov	sp, r7
 8007b72:	bd80      	pop	{r7, pc}

08007b74 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b74:	b580      	push	{r7, lr}
 8007b76:	b084      	sub	sp, #16
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	691b      	ldr	r3, [r3, #16]
 8007b82:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	68da      	ldr	r2, [r3, #12]
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	430a      	orrs	r2, r1
 8007b90:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	689a      	ldr	r2, [r3, #8]
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	691b      	ldr	r3, [r3, #16]
 8007b9a:	431a      	orrs	r2, r3
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	695b      	ldr	r3, [r3, #20]
 8007ba0:	4313      	orrs	r3, r2
 8007ba2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	68db      	ldr	r3, [r3, #12]
 8007baa:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8007bae:	f023 030c 	bic.w	r3, r3, #12
 8007bb2:	687a      	ldr	r2, [r7, #4]
 8007bb4:	6812      	ldr	r2, [r2, #0]
 8007bb6:	68b9      	ldr	r1, [r7, #8]
 8007bb8:	430b      	orrs	r3, r1
 8007bba:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	695b      	ldr	r3, [r3, #20]
 8007bc2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	699a      	ldr	r2, [r3, #24]
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	430a      	orrs	r2, r1
 8007bd0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	4a2c      	ldr	r2, [pc, #176]	; (8007c88 <UART_SetConfig+0x114>)
 8007bd8:	4293      	cmp	r3, r2
 8007bda:	d103      	bne.n	8007be4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007bdc:	f7fd fd0e 	bl	80055fc <HAL_RCC_GetPCLK2Freq>
 8007be0:	60f8      	str	r0, [r7, #12]
 8007be2:	e002      	b.n	8007bea <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007be4:	f7fd fcf6 	bl	80055d4 <HAL_RCC_GetPCLK1Freq>
 8007be8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007bea:	68fa      	ldr	r2, [r7, #12]
 8007bec:	4613      	mov	r3, r2
 8007bee:	009b      	lsls	r3, r3, #2
 8007bf0:	4413      	add	r3, r2
 8007bf2:	009a      	lsls	r2, r3, #2
 8007bf4:	441a      	add	r2, r3
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	685b      	ldr	r3, [r3, #4]
 8007bfa:	009b      	lsls	r3, r3, #2
 8007bfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c00:	4a22      	ldr	r2, [pc, #136]	; (8007c8c <UART_SetConfig+0x118>)
 8007c02:	fba2 2303 	umull	r2, r3, r2, r3
 8007c06:	095b      	lsrs	r3, r3, #5
 8007c08:	0119      	lsls	r1, r3, #4
 8007c0a:	68fa      	ldr	r2, [r7, #12]
 8007c0c:	4613      	mov	r3, r2
 8007c0e:	009b      	lsls	r3, r3, #2
 8007c10:	4413      	add	r3, r2
 8007c12:	009a      	lsls	r2, r3, #2
 8007c14:	441a      	add	r2, r3
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	685b      	ldr	r3, [r3, #4]
 8007c1a:	009b      	lsls	r3, r3, #2
 8007c1c:	fbb2 f2f3 	udiv	r2, r2, r3
 8007c20:	4b1a      	ldr	r3, [pc, #104]	; (8007c8c <UART_SetConfig+0x118>)
 8007c22:	fba3 0302 	umull	r0, r3, r3, r2
 8007c26:	095b      	lsrs	r3, r3, #5
 8007c28:	2064      	movs	r0, #100	; 0x64
 8007c2a:	fb00 f303 	mul.w	r3, r0, r3
 8007c2e:	1ad3      	subs	r3, r2, r3
 8007c30:	011b      	lsls	r3, r3, #4
 8007c32:	3332      	adds	r3, #50	; 0x32
 8007c34:	4a15      	ldr	r2, [pc, #84]	; (8007c8c <UART_SetConfig+0x118>)
 8007c36:	fba2 2303 	umull	r2, r3, r2, r3
 8007c3a:	095b      	lsrs	r3, r3, #5
 8007c3c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007c40:	4419      	add	r1, r3
 8007c42:	68fa      	ldr	r2, [r7, #12]
 8007c44:	4613      	mov	r3, r2
 8007c46:	009b      	lsls	r3, r3, #2
 8007c48:	4413      	add	r3, r2
 8007c4a:	009a      	lsls	r2, r3, #2
 8007c4c:	441a      	add	r2, r3
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	685b      	ldr	r3, [r3, #4]
 8007c52:	009b      	lsls	r3, r3, #2
 8007c54:	fbb2 f2f3 	udiv	r2, r2, r3
 8007c58:	4b0c      	ldr	r3, [pc, #48]	; (8007c8c <UART_SetConfig+0x118>)
 8007c5a:	fba3 0302 	umull	r0, r3, r3, r2
 8007c5e:	095b      	lsrs	r3, r3, #5
 8007c60:	2064      	movs	r0, #100	; 0x64
 8007c62:	fb00 f303 	mul.w	r3, r0, r3
 8007c66:	1ad3      	subs	r3, r2, r3
 8007c68:	011b      	lsls	r3, r3, #4
 8007c6a:	3332      	adds	r3, #50	; 0x32
 8007c6c:	4a07      	ldr	r2, [pc, #28]	; (8007c8c <UART_SetConfig+0x118>)
 8007c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8007c72:	095b      	lsrs	r3, r3, #5
 8007c74:	f003 020f 	and.w	r2, r3, #15
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	440a      	add	r2, r1
 8007c7e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8007c80:	bf00      	nop
 8007c82:	3710      	adds	r7, #16
 8007c84:	46bd      	mov	sp, r7
 8007c86:	bd80      	pop	{r7, pc}
 8007c88:	40013800 	.word	0x40013800
 8007c8c:	51eb851f 	.word	0x51eb851f

08007c90 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8007c94:	4904      	ldr	r1, [pc, #16]	; (8007ca8 <MX_FATFS_Init+0x18>)
 8007c96:	4805      	ldr	r0, [pc, #20]	; (8007cac <MX_FATFS_Init+0x1c>)
 8007c98:	f002 ffe6 	bl	800ac68 <FATFS_LinkDriver>
 8007c9c:	4603      	mov	r3, r0
 8007c9e:	461a      	mov	r2, r3
 8007ca0:	4b03      	ldr	r3, [pc, #12]	; (8007cb0 <MX_FATFS_Init+0x20>)
 8007ca2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8007ca4:	bf00      	nop
 8007ca6:	bd80      	pop	{r7, pc}
 8007ca8:	20000aac 	.word	0x20000aac
 8007cac:	20000030 	.word	0x20000030
 8007cb0:	20000aa8 	.word	0x20000aa8

08007cb4 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8007cb8:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8007cba:	4618      	mov	r0, r3
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	bc80      	pop	{r7}
 8007cc0:	4770      	bx	lr

08007cc2 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8007cc2:	b580      	push	{r7, lr}
 8007cc4:	b082      	sub	sp, #8
 8007cc6:	af00      	add	r7, sp, #0
 8007cc8:	4603      	mov	r3, r0
 8007cca:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
  return SD_disk_initialize (pdrv);
 8007ccc:	79fb      	ldrb	r3, [r7, #7]
 8007cce:	4618      	mov	r0, r3
 8007cd0:	f7f9 fcce 	bl	8001670 <SD_disk_initialize>
 8007cd4:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	3708      	adds	r7, #8
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	bd80      	pop	{r7, pc}

08007cde <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8007cde:	b580      	push	{r7, lr}
 8007ce0:	b082      	sub	sp, #8
 8007ce2:	af00      	add	r7, sp, #0
 8007ce4:	4603      	mov	r3, r0
 8007ce6:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
     return SD_disk_status(pdrv);
 8007ce8:	79fb      	ldrb	r3, [r7, #7]
 8007cea:	4618      	mov	r0, r3
 8007cec:	f7f9 fdaa 	bl	8001844 <SD_disk_status>
 8007cf0:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	3708      	adds	r7, #8
 8007cf6:	46bd      	mov	sp, r7
 8007cf8:	bd80      	pop	{r7, pc}

08007cfa <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8007cfa:	b580      	push	{r7, lr}
 8007cfc:	b084      	sub	sp, #16
 8007cfe:	af00      	add	r7, sp, #0
 8007d00:	60b9      	str	r1, [r7, #8]
 8007d02:	607a      	str	r2, [r7, #4]
 8007d04:	603b      	str	r3, [r7, #0]
 8007d06:	4603      	mov	r3, r0
 8007d08:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return SD_disk_read (pdrv, buff, sector, count);
 8007d0a:	7bf8      	ldrb	r0, [r7, #15]
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	687a      	ldr	r2, [r7, #4]
 8007d10:	68b9      	ldr	r1, [r7, #8]
 8007d12:	f7f9 fdab 	bl	800186c <SD_disk_read>
 8007d16:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8007d18:	4618      	mov	r0, r3
 8007d1a:	3710      	adds	r7, #16
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	bd80      	pop	{r7, pc}

08007d20 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8007d20:	b580      	push	{r7, lr}
 8007d22:	b084      	sub	sp, #16
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	60b9      	str	r1, [r7, #8]
 8007d28:	607a      	str	r2, [r7, #4]
 8007d2a:	603b      	str	r3, [r7, #0]
 8007d2c:	4603      	mov	r3, r0
 8007d2e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return SD_disk_write (pdrv, buff, sector, count);
 8007d30:	7bf8      	ldrb	r0, [r7, #15]
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	687a      	ldr	r2, [r7, #4]
 8007d36:	68b9      	ldr	r1, [r7, #8]
 8007d38:	f7f9 fe02 	bl	8001940 <SD_disk_write>
 8007d3c:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8007d3e:	4618      	mov	r0, r3
 8007d40:	3710      	adds	r7, #16
 8007d42:	46bd      	mov	sp, r7
 8007d44:	bd80      	pop	{r7, pc}

08007d46 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8007d46:	b580      	push	{r7, lr}
 8007d48:	b082      	sub	sp, #8
 8007d4a:	af00      	add	r7, sp, #0
 8007d4c:	4603      	mov	r3, r0
 8007d4e:	603a      	str	r2, [r7, #0]
 8007d50:	71fb      	strb	r3, [r7, #7]
 8007d52:	460b      	mov	r3, r1
 8007d54:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return SD_disk_ioctl (pdrv, cmd, buff);
 8007d56:	79b9      	ldrb	r1, [r7, #6]
 8007d58:	79fb      	ldrb	r3, [r7, #7]
 8007d5a:	683a      	ldr	r2, [r7, #0]
 8007d5c:	4618      	mov	r0, r3
 8007d5e:	f7f9 fe73 	bl	8001a48 <SD_disk_ioctl>
 8007d62:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8007d64:	4618      	mov	r0, r3
 8007d66:	3708      	adds	r7, #8
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	bd80      	pop	{r7, pc}

08007d6c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 8007d6c:	b580      	push	{r7, lr}
 8007d6e:	b084      	sub	sp, #16
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	4603      	mov	r3, r0
 8007d74:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8007d76:	79fb      	ldrb	r3, [r7, #7]
 8007d78:	4a08      	ldr	r2, [pc, #32]	; (8007d9c <disk_status+0x30>)
 8007d7a:	009b      	lsls	r3, r3, #2
 8007d7c:	4413      	add	r3, r2
 8007d7e:	685b      	ldr	r3, [r3, #4]
 8007d80:	685b      	ldr	r3, [r3, #4]
 8007d82:	79fa      	ldrb	r2, [r7, #7]
 8007d84:	4905      	ldr	r1, [pc, #20]	; (8007d9c <disk_status+0x30>)
 8007d86:	440a      	add	r2, r1
 8007d88:	7a12      	ldrb	r2, [r2, #8]
 8007d8a:	4610      	mov	r0, r2
 8007d8c:	4798      	blx	r3
 8007d8e:	4603      	mov	r3, r0
 8007d90:	73fb      	strb	r3, [r7, #15]
  return stat;
 8007d92:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d94:	4618      	mov	r0, r3
 8007d96:	3710      	adds	r7, #16
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	bd80      	pop	{r7, pc}
 8007d9c:	20000ad0 	.word	0x20000ad0

08007da0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	b084      	sub	sp, #16
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	4603      	mov	r3, r0
 8007da8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8007daa:	2300      	movs	r3, #0
 8007dac:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 8007dae:	79fb      	ldrb	r3, [r7, #7]
 8007db0:	4a0d      	ldr	r2, [pc, #52]	; (8007de8 <disk_initialize+0x48>)
 8007db2:	5cd3      	ldrb	r3, [r2, r3]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d111      	bne.n	8007ddc <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 8007db8:	79fb      	ldrb	r3, [r7, #7]
 8007dba:	4a0b      	ldr	r2, [pc, #44]	; (8007de8 <disk_initialize+0x48>)
 8007dbc:	2101      	movs	r1, #1
 8007dbe:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8007dc0:	79fb      	ldrb	r3, [r7, #7]
 8007dc2:	4a09      	ldr	r2, [pc, #36]	; (8007de8 <disk_initialize+0x48>)
 8007dc4:	009b      	lsls	r3, r3, #2
 8007dc6:	4413      	add	r3, r2
 8007dc8:	685b      	ldr	r3, [r3, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	79fa      	ldrb	r2, [r7, #7]
 8007dce:	4906      	ldr	r1, [pc, #24]	; (8007de8 <disk_initialize+0x48>)
 8007dd0:	440a      	add	r2, r1
 8007dd2:	7a12      	ldrb	r2, [r2, #8]
 8007dd4:	4610      	mov	r0, r2
 8007dd6:	4798      	blx	r3
 8007dd8:	4603      	mov	r3, r0
 8007dda:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8007ddc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dde:	4618      	mov	r0, r3
 8007de0:	3710      	adds	r7, #16
 8007de2:	46bd      	mov	sp, r7
 8007de4:	bd80      	pop	{r7, pc}
 8007de6:	bf00      	nop
 8007de8:	20000ad0 	.word	0x20000ad0

08007dec <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8007dec:	b590      	push	{r4, r7, lr}
 8007dee:	b087      	sub	sp, #28
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	60b9      	str	r1, [r7, #8]
 8007df4:	607a      	str	r2, [r7, #4]
 8007df6:	603b      	str	r3, [r7, #0]
 8007df8:	4603      	mov	r3, r0
 8007dfa:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8007dfc:	7bfb      	ldrb	r3, [r7, #15]
 8007dfe:	4a0a      	ldr	r2, [pc, #40]	; (8007e28 <disk_read+0x3c>)
 8007e00:	009b      	lsls	r3, r3, #2
 8007e02:	4413      	add	r3, r2
 8007e04:	685b      	ldr	r3, [r3, #4]
 8007e06:	689c      	ldr	r4, [r3, #8]
 8007e08:	7bfb      	ldrb	r3, [r7, #15]
 8007e0a:	4a07      	ldr	r2, [pc, #28]	; (8007e28 <disk_read+0x3c>)
 8007e0c:	4413      	add	r3, r2
 8007e0e:	7a18      	ldrb	r0, [r3, #8]
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	687a      	ldr	r2, [r7, #4]
 8007e14:	68b9      	ldr	r1, [r7, #8]
 8007e16:	47a0      	blx	r4
 8007e18:	4603      	mov	r3, r0
 8007e1a:	75fb      	strb	r3, [r7, #23]
  return res;
 8007e1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e1e:	4618      	mov	r0, r3
 8007e20:	371c      	adds	r7, #28
 8007e22:	46bd      	mov	sp, r7
 8007e24:	bd90      	pop	{r4, r7, pc}
 8007e26:	bf00      	nop
 8007e28:	20000ad0 	.word	0x20000ad0

08007e2c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8007e2c:	b590      	push	{r4, r7, lr}
 8007e2e:	b087      	sub	sp, #28
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	60b9      	str	r1, [r7, #8]
 8007e34:	607a      	str	r2, [r7, #4]
 8007e36:	603b      	str	r3, [r7, #0]
 8007e38:	4603      	mov	r3, r0
 8007e3a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8007e3c:	7bfb      	ldrb	r3, [r7, #15]
 8007e3e:	4a0a      	ldr	r2, [pc, #40]	; (8007e68 <disk_write+0x3c>)
 8007e40:	009b      	lsls	r3, r3, #2
 8007e42:	4413      	add	r3, r2
 8007e44:	685b      	ldr	r3, [r3, #4]
 8007e46:	68dc      	ldr	r4, [r3, #12]
 8007e48:	7bfb      	ldrb	r3, [r7, #15]
 8007e4a:	4a07      	ldr	r2, [pc, #28]	; (8007e68 <disk_write+0x3c>)
 8007e4c:	4413      	add	r3, r2
 8007e4e:	7a18      	ldrb	r0, [r3, #8]
 8007e50:	683b      	ldr	r3, [r7, #0]
 8007e52:	687a      	ldr	r2, [r7, #4]
 8007e54:	68b9      	ldr	r1, [r7, #8]
 8007e56:	47a0      	blx	r4
 8007e58:	4603      	mov	r3, r0
 8007e5a:	75fb      	strb	r3, [r7, #23]
  return res;
 8007e5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e5e:	4618      	mov	r0, r3
 8007e60:	371c      	adds	r7, #28
 8007e62:	46bd      	mov	sp, r7
 8007e64:	bd90      	pop	{r4, r7, pc}
 8007e66:	bf00      	nop
 8007e68:	20000ad0 	.word	0x20000ad0

08007e6c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b084      	sub	sp, #16
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	4603      	mov	r3, r0
 8007e74:	603a      	str	r2, [r7, #0]
 8007e76:	71fb      	strb	r3, [r7, #7]
 8007e78:	460b      	mov	r3, r1
 8007e7a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8007e7c:	79fb      	ldrb	r3, [r7, #7]
 8007e7e:	4a09      	ldr	r2, [pc, #36]	; (8007ea4 <disk_ioctl+0x38>)
 8007e80:	009b      	lsls	r3, r3, #2
 8007e82:	4413      	add	r3, r2
 8007e84:	685b      	ldr	r3, [r3, #4]
 8007e86:	691b      	ldr	r3, [r3, #16]
 8007e88:	79fa      	ldrb	r2, [r7, #7]
 8007e8a:	4906      	ldr	r1, [pc, #24]	; (8007ea4 <disk_ioctl+0x38>)
 8007e8c:	440a      	add	r2, r1
 8007e8e:	7a10      	ldrb	r0, [r2, #8]
 8007e90:	79b9      	ldrb	r1, [r7, #6]
 8007e92:	683a      	ldr	r2, [r7, #0]
 8007e94:	4798      	blx	r3
 8007e96:	4603      	mov	r3, r0
 8007e98:	73fb      	strb	r3, [r7, #15]
  return res;
 8007e9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	3710      	adds	r7, #16
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	bd80      	pop	{r7, pc}
 8007ea4:	20000ad0 	.word	0x20000ad0

08007ea8 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8007ea8:	b480      	push	{r7}
 8007eaa:	b087      	sub	sp, #28
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	60f8      	str	r0, [r7, #12]
 8007eb0:	60b9      	str	r1, [r7, #8]
 8007eb2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8007eb8:	68bb      	ldr	r3, [r7, #8]
 8007eba:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 8007ebc:	e007      	b.n	8007ece <mem_cpy+0x26>
		*d++ = *s++;
 8007ebe:	693a      	ldr	r2, [r7, #16]
 8007ec0:	1c53      	adds	r3, r2, #1
 8007ec2:	613b      	str	r3, [r7, #16]
 8007ec4:	697b      	ldr	r3, [r7, #20]
 8007ec6:	1c59      	adds	r1, r3, #1
 8007ec8:	6179      	str	r1, [r7, #20]
 8007eca:	7812      	ldrb	r2, [r2, #0]
 8007ecc:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	1e5a      	subs	r2, r3, #1
 8007ed2:	607a      	str	r2, [r7, #4]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d1f2      	bne.n	8007ebe <mem_cpy+0x16>
}
 8007ed8:	bf00      	nop
 8007eda:	bf00      	nop
 8007edc:	371c      	adds	r7, #28
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	bc80      	pop	{r7}
 8007ee2:	4770      	bx	lr

08007ee4 <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 8007ee4:	b480      	push	{r7}
 8007ee6:	b087      	sub	sp, #28
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	60f8      	str	r0, [r7, #12]
 8007eec:	60b9      	str	r1, [r7, #8]
 8007eee:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	617b      	str	r3, [r7, #20]

	while (cnt--)
 8007ef4:	e005      	b.n	8007f02 <mem_set+0x1e>
		*d++ = (BYTE)val;
 8007ef6:	697b      	ldr	r3, [r7, #20]
 8007ef8:	1c5a      	adds	r2, r3, #1
 8007efa:	617a      	str	r2, [r7, #20]
 8007efc:	68ba      	ldr	r2, [r7, #8]
 8007efe:	b2d2      	uxtb	r2, r2
 8007f00:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	1e5a      	subs	r2, r3, #1
 8007f06:	607a      	str	r2, [r7, #4]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d1f4      	bne.n	8007ef6 <mem_set+0x12>
}
 8007f0c:	bf00      	nop
 8007f0e:	bf00      	nop
 8007f10:	371c      	adds	r7, #28
 8007f12:	46bd      	mov	sp, r7
 8007f14:	bc80      	pop	{r7}
 8007f16:	4770      	bx	lr

08007f18 <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 8007f18:	b480      	push	{r7}
 8007f1a:	b089      	sub	sp, #36	; 0x24
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	60f8      	str	r0, [r7, #12]
 8007f20:	60b9      	str	r1, [r7, #8]
 8007f22:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	61fb      	str	r3, [r7, #28]
 8007f28:	68bb      	ldr	r3, [r7, #8]
 8007f2a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8007f2c:	2300      	movs	r3, #0
 8007f2e:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 8007f30:	bf00      	nop
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	1e5a      	subs	r2, r3, #1
 8007f36:	607a      	str	r2, [r7, #4]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d00d      	beq.n	8007f58 <mem_cmp+0x40>
 8007f3c:	69fb      	ldr	r3, [r7, #28]
 8007f3e:	1c5a      	adds	r2, r3, #1
 8007f40:	61fa      	str	r2, [r7, #28]
 8007f42:	781b      	ldrb	r3, [r3, #0]
 8007f44:	4619      	mov	r1, r3
 8007f46:	69bb      	ldr	r3, [r7, #24]
 8007f48:	1c5a      	adds	r2, r3, #1
 8007f4a:	61ba      	str	r2, [r7, #24]
 8007f4c:	781b      	ldrb	r3, [r3, #0]
 8007f4e:	1acb      	subs	r3, r1, r3
 8007f50:	617b      	str	r3, [r7, #20]
 8007f52:	697b      	ldr	r3, [r7, #20]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d0ec      	beq.n	8007f32 <mem_cmp+0x1a>
	return r;
 8007f58:	697b      	ldr	r3, [r7, #20]
}
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	3724      	adds	r7, #36	; 0x24
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	bc80      	pop	{r7}
 8007f62:	4770      	bx	lr

08007f64 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 8007f64:	b480      	push	{r7}
 8007f66:	b083      	sub	sp, #12
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
 8007f6c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8007f6e:	e002      	b.n	8007f76 <chk_chr+0x12>
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	3301      	adds	r3, #1
 8007f74:	607b      	str	r3, [r7, #4]
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	781b      	ldrb	r3, [r3, #0]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d005      	beq.n	8007f8a <chk_chr+0x26>
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	781b      	ldrb	r3, [r3, #0]
 8007f82:	461a      	mov	r2, r3
 8007f84:	683b      	ldr	r3, [r7, #0]
 8007f86:	4293      	cmp	r3, r2
 8007f88:	d1f2      	bne.n	8007f70 <chk_chr+0xc>
	return *str;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	781b      	ldrb	r3, [r3, #0]
}
 8007f8e:	4618      	mov	r0, r3
 8007f90:	370c      	adds	r7, #12
 8007f92:	46bd      	mov	sp, r7
 8007f94:	bc80      	pop	{r7}
 8007f96:	4770      	bx	lr

08007f98 <lock_fs>:
#if _FS_REENTRANT
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 8007f98:	b580      	push	{r7, lr}
 8007f9a:	b082      	sub	sp, #8
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	6078      	str	r0, [r7, #4]
	return ff_req_grant(fs->sobj);
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	f002 fe99 	bl	800acde <ff_req_grant>
 8007fac:	4603      	mov	r3, r0
}
 8007fae:	4618      	mov	r0, r3
 8007fb0:	3708      	adds	r7, #8
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	bd80      	pop	{r7, pc}

08007fb6 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 8007fb6:	b580      	push	{r7, lr}
 8007fb8:	b082      	sub	sp, #8
 8007fba:	af00      	add	r7, sp, #0
 8007fbc:	6078      	str	r0, [r7, #4]
 8007fbe:	460b      	mov	r3, r1
 8007fc0:	70fb      	strb	r3, [r7, #3]
	if (fs &&
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d011      	beq.n	8007fec <unlock_fs+0x36>
 8007fc8:	78fb      	ldrb	r3, [r7, #3]
 8007fca:	2b0c      	cmp	r3, #12
 8007fcc:	d00e      	beq.n	8007fec <unlock_fs+0x36>
		res != FR_NOT_ENABLED &&
 8007fce:	78fb      	ldrb	r3, [r7, #3]
 8007fd0:	2b0b      	cmp	r3, #11
 8007fd2:	d00b      	beq.n	8007fec <unlock_fs+0x36>
		res != FR_INVALID_DRIVE &&
 8007fd4:	78fb      	ldrb	r3, [r7, #3]
 8007fd6:	2b09      	cmp	r3, #9
 8007fd8:	d008      	beq.n	8007fec <unlock_fs+0x36>
		res != FR_INVALID_OBJECT &&
 8007fda:	78fb      	ldrb	r3, [r7, #3]
 8007fdc:	2b0f      	cmp	r3, #15
 8007fde:	d005      	beq.n	8007fec <unlock_fs+0x36>
		res != FR_TIMEOUT) {
		ff_rel_grant(fs->sobj);
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	f002 fe8e 	bl	800ad08 <ff_rel_grant>
	}
}
 8007fec:	bf00      	nop
 8007fee:	3708      	adds	r7, #8
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	bd80      	pop	{r7, pc}

08007ff4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007ff4:	b480      	push	{r7}
 8007ff6:	b085      	sub	sp, #20
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
 8007ffc:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007ffe:	2300      	movs	r3, #0
 8008000:	60bb      	str	r3, [r7, #8]
 8008002:	68bb      	ldr	r3, [r7, #8]
 8008004:	60fb      	str	r3, [r7, #12]
 8008006:	e038      	b.n	800807a <chk_lock+0x86>
		if (Files[i].fs) {	/* Existing entry */
 8008008:	492f      	ldr	r1, [pc, #188]	; (80080c8 <chk_lock+0xd4>)
 800800a:	68fa      	ldr	r2, [r7, #12]
 800800c:	4613      	mov	r3, r2
 800800e:	005b      	lsls	r3, r3, #1
 8008010:	4413      	add	r3, r2
 8008012:	009b      	lsls	r3, r3, #2
 8008014:	440b      	add	r3, r1
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d029      	beq.n	8008070 <chk_lock+0x7c>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 800801c:	492a      	ldr	r1, [pc, #168]	; (80080c8 <chk_lock+0xd4>)
 800801e:	68fa      	ldr	r2, [r7, #12]
 8008020:	4613      	mov	r3, r2
 8008022:	005b      	lsls	r3, r3, #1
 8008024:	4413      	add	r3, r2
 8008026:	009b      	lsls	r3, r3, #2
 8008028:	440b      	add	r3, r1
 800802a:	681a      	ldr	r2, [r3, #0]
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008032:	429a      	cmp	r2, r3
 8008034:	d11e      	bne.n	8008074 <chk_lock+0x80>
				Files[i].clu == dp->sclust &&
 8008036:	4924      	ldr	r1, [pc, #144]	; (80080c8 <chk_lock+0xd4>)
 8008038:	68fa      	ldr	r2, [r7, #12]
 800803a:	4613      	mov	r3, r2
 800803c:	005b      	lsls	r3, r3, #1
 800803e:	4413      	add	r3, r2
 8008040:	009b      	lsls	r3, r3, #2
 8008042:	440b      	add	r3, r1
 8008044:	3304      	adds	r3, #4
 8008046:	681a      	ldr	r2, [r3, #0]
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 800804e:	429a      	cmp	r2, r3
 8008050:	d110      	bne.n	8008074 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 8008052:	491d      	ldr	r1, [pc, #116]	; (80080c8 <chk_lock+0xd4>)
 8008054:	68fa      	ldr	r2, [r7, #12]
 8008056:	4613      	mov	r3, r2
 8008058:	005b      	lsls	r3, r3, #1
 800805a:	4413      	add	r3, r2
 800805c:	009b      	lsls	r3, r3, #2
 800805e:	440b      	add	r3, r1
 8008060:	3308      	adds	r3, #8
 8008062:	881a      	ldrh	r2, [r3, #0]
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
				Files[i].clu == dp->sclust &&
 800806a:	429a      	cmp	r2, r3
 800806c:	d102      	bne.n	8008074 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 800806e:	e007      	b.n	8008080 <chk_lock+0x8c>
		} else {			/* Blank entry */
			be = 1;
 8008070:	2301      	movs	r3, #1
 8008072:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	3301      	adds	r3, #1
 8008078:	60fb      	str	r3, [r7, #12]
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	2b01      	cmp	r3, #1
 800807e:	d9c3      	bls.n	8008008 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	2b02      	cmp	r3, #2
 8008084:	d109      	bne.n	800809a <chk_lock+0xa6>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8008086:	68bb      	ldr	r3, [r7, #8]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d102      	bne.n	8008092 <chk_lock+0x9e>
 800808c:	683b      	ldr	r3, [r7, #0]
 800808e:	2b02      	cmp	r3, #2
 8008090:	d101      	bne.n	8008096 <chk_lock+0xa2>
 8008092:	2300      	movs	r3, #0
 8008094:	e013      	b.n	80080be <chk_lock+0xca>
 8008096:	2312      	movs	r3, #18
 8008098:	e011      	b.n	80080be <chk_lock+0xca>

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800809a:	683b      	ldr	r3, [r7, #0]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d10b      	bne.n	80080b8 <chk_lock+0xc4>
 80080a0:	4909      	ldr	r1, [pc, #36]	; (80080c8 <chk_lock+0xd4>)
 80080a2:	68fa      	ldr	r2, [r7, #12]
 80080a4:	4613      	mov	r3, r2
 80080a6:	005b      	lsls	r3, r3, #1
 80080a8:	4413      	add	r3, r2
 80080aa:	009b      	lsls	r3, r3, #2
 80080ac:	440b      	add	r3, r1
 80080ae:	330a      	adds	r3, #10
 80080b0:	881b      	ldrh	r3, [r3, #0]
 80080b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80080b6:	d101      	bne.n	80080bc <chk_lock+0xc8>
 80080b8:	2310      	movs	r3, #16
 80080ba:	e000      	b.n	80080be <chk_lock+0xca>
 80080bc:	2300      	movs	r3, #0
}
 80080be:	4618      	mov	r0, r3
 80080c0:	3714      	adds	r7, #20
 80080c2:	46bd      	mov	sp, r7
 80080c4:	bc80      	pop	{r7}
 80080c6:	4770      	bx	lr
 80080c8:	20000ab8 	.word	0x20000ab8

080080cc <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80080cc:	b480      	push	{r7}
 80080ce:	b083      	sub	sp, #12
 80080d0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80080d2:	2300      	movs	r3, #0
 80080d4:	607b      	str	r3, [r7, #4]
 80080d6:	e002      	b.n	80080de <enq_lock+0x12>
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	3301      	adds	r3, #1
 80080dc:	607b      	str	r3, [r7, #4]
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2b01      	cmp	r3, #1
 80080e2:	d809      	bhi.n	80080f8 <enq_lock+0x2c>
 80080e4:	490a      	ldr	r1, [pc, #40]	; (8008110 <enq_lock+0x44>)
 80080e6:	687a      	ldr	r2, [r7, #4]
 80080e8:	4613      	mov	r3, r2
 80080ea:	005b      	lsls	r3, r3, #1
 80080ec:	4413      	add	r3, r2
 80080ee:	009b      	lsls	r3, r3, #2
 80080f0:	440b      	add	r3, r1
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d1ef      	bne.n	80080d8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	2b02      	cmp	r3, #2
 80080fc:	bf14      	ite	ne
 80080fe:	2301      	movne	r3, #1
 8008100:	2300      	moveq	r3, #0
 8008102:	b2db      	uxtb	r3, r3
}
 8008104:	4618      	mov	r0, r3
 8008106:	370c      	adds	r7, #12
 8008108:	46bd      	mov	sp, r7
 800810a:	bc80      	pop	{r7}
 800810c:	4770      	bx	lr
 800810e:	bf00      	nop
 8008110:	20000ab8 	.word	0x20000ab8

08008114 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008114:	b480      	push	{r7}
 8008116:	b085      	sub	sp, #20
 8008118:	af00      	add	r7, sp, #0
 800811a:	6078      	str	r0, [r7, #4]
 800811c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800811e:	2300      	movs	r3, #0
 8008120:	60fb      	str	r3, [r7, #12]
 8008122:	e02b      	b.n	800817c <inc_lock+0x68>
		if (Files[i].fs == dp->fs &&
 8008124:	4955      	ldr	r1, [pc, #340]	; (800827c <inc_lock+0x168>)
 8008126:	68fa      	ldr	r2, [r7, #12]
 8008128:	4613      	mov	r3, r2
 800812a:	005b      	lsls	r3, r3, #1
 800812c:	4413      	add	r3, r2
 800812e:	009b      	lsls	r3, r3, #2
 8008130:	440b      	add	r3, r1
 8008132:	681a      	ldr	r2, [r3, #0]
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800813a:	429a      	cmp	r2, r3
 800813c:	d11b      	bne.n	8008176 <inc_lock+0x62>
			Files[i].clu == dp->sclust &&
 800813e:	494f      	ldr	r1, [pc, #316]	; (800827c <inc_lock+0x168>)
 8008140:	68fa      	ldr	r2, [r7, #12]
 8008142:	4613      	mov	r3, r2
 8008144:	005b      	lsls	r3, r3, #1
 8008146:	4413      	add	r3, r2
 8008148:	009b      	lsls	r3, r3, #2
 800814a:	440b      	add	r3, r1
 800814c:	3304      	adds	r3, #4
 800814e:	681a      	ldr	r2, [r3, #0]
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
		if (Files[i].fs == dp->fs &&
 8008156:	429a      	cmp	r2, r3
 8008158:	d10d      	bne.n	8008176 <inc_lock+0x62>
			Files[i].idx == dp->index) break;
 800815a:	4948      	ldr	r1, [pc, #288]	; (800827c <inc_lock+0x168>)
 800815c:	68fa      	ldr	r2, [r7, #12]
 800815e:	4613      	mov	r3, r2
 8008160:	005b      	lsls	r3, r3, #1
 8008162:	4413      	add	r3, r2
 8008164:	009b      	lsls	r3, r3, #2
 8008166:	440b      	add	r3, r1
 8008168:	3308      	adds	r3, #8
 800816a:	881a      	ldrh	r2, [r3, #0]
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
			Files[i].clu == dp->sclust &&
 8008172:	429a      	cmp	r2, r3
 8008174:	d006      	beq.n	8008184 <inc_lock+0x70>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	3301      	adds	r3, #1
 800817a:	60fb      	str	r3, [r7, #12]
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	2b01      	cmp	r3, #1
 8008180:	d9d0      	bls.n	8008124 <inc_lock+0x10>
 8008182:	e000      	b.n	8008186 <inc_lock+0x72>
			Files[i].idx == dp->index) break;
 8008184:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	2b02      	cmp	r3, #2
 800818a:	d145      	bne.n	8008218 <inc_lock+0x104>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800818c:	2300      	movs	r3, #0
 800818e:	60fb      	str	r3, [r7, #12]
 8008190:	e002      	b.n	8008198 <inc_lock+0x84>
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	3301      	adds	r3, #1
 8008196:	60fb      	str	r3, [r7, #12]
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	2b01      	cmp	r3, #1
 800819c:	d809      	bhi.n	80081b2 <inc_lock+0x9e>
 800819e:	4937      	ldr	r1, [pc, #220]	; (800827c <inc_lock+0x168>)
 80081a0:	68fa      	ldr	r2, [r7, #12]
 80081a2:	4613      	mov	r3, r2
 80081a4:	005b      	lsls	r3, r3, #1
 80081a6:	4413      	add	r3, r2
 80081a8:	009b      	lsls	r3, r3, #2
 80081aa:	440b      	add	r3, r1
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d1ef      	bne.n	8008192 <inc_lock+0x7e>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	2b02      	cmp	r3, #2
 80081b6:	d101      	bne.n	80081bc <inc_lock+0xa8>
 80081b8:	2300      	movs	r3, #0
 80081ba:	e05a      	b.n	8008272 <inc_lock+0x15e>
		Files[i].fs = dp->fs;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200
 80081c2:	482e      	ldr	r0, [pc, #184]	; (800827c <inc_lock+0x168>)
 80081c4:	68fa      	ldr	r2, [r7, #12]
 80081c6:	4613      	mov	r3, r2
 80081c8:	005b      	lsls	r3, r3, #1
 80081ca:	4413      	add	r3, r2
 80081cc:	009b      	lsls	r3, r3, #2
 80081ce:	4403      	add	r3, r0
 80081d0:	6019      	str	r1, [r3, #0]
		Files[i].clu = dp->sclust;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	f8d3 1208 	ldr.w	r1, [r3, #520]	; 0x208
 80081d8:	4828      	ldr	r0, [pc, #160]	; (800827c <inc_lock+0x168>)
 80081da:	68fa      	ldr	r2, [r7, #12]
 80081dc:	4613      	mov	r3, r2
 80081de:	005b      	lsls	r3, r3, #1
 80081e0:	4413      	add	r3, r2
 80081e2:	009b      	lsls	r3, r3, #2
 80081e4:	4403      	add	r3, r0
 80081e6:	3304      	adds	r3, #4
 80081e8:	6019      	str	r1, [r3, #0]
		Files[i].idx = dp->index;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	f8b3 0206 	ldrh.w	r0, [r3, #518]	; 0x206
 80081f0:	4922      	ldr	r1, [pc, #136]	; (800827c <inc_lock+0x168>)
 80081f2:	68fa      	ldr	r2, [r7, #12]
 80081f4:	4613      	mov	r3, r2
 80081f6:	005b      	lsls	r3, r3, #1
 80081f8:	4413      	add	r3, r2
 80081fa:	009b      	lsls	r3, r3, #2
 80081fc:	440b      	add	r3, r1
 80081fe:	3308      	adds	r3, #8
 8008200:	4602      	mov	r2, r0
 8008202:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = 0;
 8008204:	491d      	ldr	r1, [pc, #116]	; (800827c <inc_lock+0x168>)
 8008206:	68fa      	ldr	r2, [r7, #12]
 8008208:	4613      	mov	r3, r2
 800820a:	005b      	lsls	r3, r3, #1
 800820c:	4413      	add	r3, r2
 800820e:	009b      	lsls	r3, r3, #2
 8008210:	440b      	add	r3, r1
 8008212:	330a      	adds	r3, #10
 8008214:	2200      	movs	r2, #0
 8008216:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	2b00      	cmp	r3, #0
 800821c:	d00c      	beq.n	8008238 <inc_lock+0x124>
 800821e:	4917      	ldr	r1, [pc, #92]	; (800827c <inc_lock+0x168>)
 8008220:	68fa      	ldr	r2, [r7, #12]
 8008222:	4613      	mov	r3, r2
 8008224:	005b      	lsls	r3, r3, #1
 8008226:	4413      	add	r3, r2
 8008228:	009b      	lsls	r3, r3, #2
 800822a:	440b      	add	r3, r1
 800822c:	330a      	adds	r3, #10
 800822e:	881b      	ldrh	r3, [r3, #0]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d001      	beq.n	8008238 <inc_lock+0x124>
 8008234:	2300      	movs	r3, #0
 8008236:	e01c      	b.n	8008272 <inc_lock+0x15e>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8008238:	683b      	ldr	r3, [r7, #0]
 800823a:	2b00      	cmp	r3, #0
 800823c:	d10b      	bne.n	8008256 <inc_lock+0x142>
 800823e:	490f      	ldr	r1, [pc, #60]	; (800827c <inc_lock+0x168>)
 8008240:	68fa      	ldr	r2, [r7, #12]
 8008242:	4613      	mov	r3, r2
 8008244:	005b      	lsls	r3, r3, #1
 8008246:	4413      	add	r3, r2
 8008248:	009b      	lsls	r3, r3, #2
 800824a:	440b      	add	r3, r1
 800824c:	330a      	adds	r3, #10
 800824e:	881b      	ldrh	r3, [r3, #0]
 8008250:	3301      	adds	r3, #1
 8008252:	b299      	uxth	r1, r3
 8008254:	e001      	b.n	800825a <inc_lock+0x146>
 8008256:	f44f 7180 	mov.w	r1, #256	; 0x100
 800825a:	4808      	ldr	r0, [pc, #32]	; (800827c <inc_lock+0x168>)
 800825c:	68fa      	ldr	r2, [r7, #12]
 800825e:	4613      	mov	r3, r2
 8008260:	005b      	lsls	r3, r3, #1
 8008262:	4413      	add	r3, r2
 8008264:	009b      	lsls	r3, r3, #2
 8008266:	4403      	add	r3, r0
 8008268:	330a      	adds	r3, #10
 800826a:	460a      	mov	r2, r1
 800826c:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	3301      	adds	r3, #1
}
 8008272:	4618      	mov	r0, r3
 8008274:	3714      	adds	r7, #20
 8008276:	46bd      	mov	sp, r7
 8008278:	bc80      	pop	{r7}
 800827a:	4770      	bx	lr
 800827c:	20000ab8 	.word	0x20000ab8

08008280 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8008280:	b480      	push	{r7}
 8008282:	b085      	sub	sp, #20
 8008284:	af00      	add	r7, sp, #0
 8008286:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	3b01      	subs	r3, #1
 800828c:	607b      	str	r3, [r7, #4]
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2b01      	cmp	r3, #1
 8008292:	d82e      	bhi.n	80082f2 <dec_lock+0x72>
		n = Files[i].ctr;
 8008294:	491b      	ldr	r1, [pc, #108]	; (8008304 <dec_lock+0x84>)
 8008296:	687a      	ldr	r2, [r7, #4]
 8008298:	4613      	mov	r3, r2
 800829a:	005b      	lsls	r3, r3, #1
 800829c:	4413      	add	r3, r2
 800829e:	009b      	lsls	r3, r3, #2
 80082a0:	440b      	add	r3, r1
 80082a2:	330a      	adds	r3, #10
 80082a4:	881b      	ldrh	r3, [r3, #0]
 80082a6:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80082a8:	89fb      	ldrh	r3, [r7, #14]
 80082aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80082ae:	d101      	bne.n	80082b4 <dec_lock+0x34>
 80082b0:	2300      	movs	r3, #0
 80082b2:	81fb      	strh	r3, [r7, #14]
		if (n) n--;					/* Decrement read mode open count */
 80082b4:	89fb      	ldrh	r3, [r7, #14]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d002      	beq.n	80082c0 <dec_lock+0x40>
 80082ba:	89fb      	ldrh	r3, [r7, #14]
 80082bc:	3b01      	subs	r3, #1
 80082be:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80082c0:	4910      	ldr	r1, [pc, #64]	; (8008304 <dec_lock+0x84>)
 80082c2:	687a      	ldr	r2, [r7, #4]
 80082c4:	4613      	mov	r3, r2
 80082c6:	005b      	lsls	r3, r3, #1
 80082c8:	4413      	add	r3, r2
 80082ca:	009b      	lsls	r3, r3, #2
 80082cc:	440b      	add	r3, r1
 80082ce:	330a      	adds	r3, #10
 80082d0:	89fa      	ldrh	r2, [r7, #14]
 80082d2:	801a      	strh	r2, [r3, #0]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80082d4:	89fb      	ldrh	r3, [r7, #14]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d108      	bne.n	80082ec <dec_lock+0x6c>
 80082da:	490a      	ldr	r1, [pc, #40]	; (8008304 <dec_lock+0x84>)
 80082dc:	687a      	ldr	r2, [r7, #4]
 80082de:	4613      	mov	r3, r2
 80082e0:	005b      	lsls	r3, r3, #1
 80082e2:	4413      	add	r3, r2
 80082e4:	009b      	lsls	r3, r3, #2
 80082e6:	440b      	add	r3, r1
 80082e8:	2200      	movs	r2, #0
 80082ea:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80082ec:	2300      	movs	r3, #0
 80082ee:	737b      	strb	r3, [r7, #13]
 80082f0:	e001      	b.n	80082f6 <dec_lock+0x76>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80082f2:	2302      	movs	r3, #2
 80082f4:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80082f6:	7b7b      	ldrb	r3, [r7, #13]
}
 80082f8:	4618      	mov	r0, r3
 80082fa:	3714      	adds	r7, #20
 80082fc:	46bd      	mov	sp, r7
 80082fe:	bc80      	pop	{r7}
 8008300:	4770      	bx	lr
 8008302:	bf00      	nop
 8008304:	20000ab8 	.word	0x20000ab8

08008308 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8008308:	b480      	push	{r7}
 800830a:	b085      	sub	sp, #20
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8008310:	2300      	movs	r3, #0
 8008312:	60fb      	str	r3, [r7, #12]
 8008314:	e016      	b.n	8008344 <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8008316:	4910      	ldr	r1, [pc, #64]	; (8008358 <clear_lock+0x50>)
 8008318:	68fa      	ldr	r2, [r7, #12]
 800831a:	4613      	mov	r3, r2
 800831c:	005b      	lsls	r3, r3, #1
 800831e:	4413      	add	r3, r2
 8008320:	009b      	lsls	r3, r3, #2
 8008322:	440b      	add	r3, r1
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	687a      	ldr	r2, [r7, #4]
 8008328:	429a      	cmp	r2, r3
 800832a:	d108      	bne.n	800833e <clear_lock+0x36>
 800832c:	490a      	ldr	r1, [pc, #40]	; (8008358 <clear_lock+0x50>)
 800832e:	68fa      	ldr	r2, [r7, #12]
 8008330:	4613      	mov	r3, r2
 8008332:	005b      	lsls	r3, r3, #1
 8008334:	4413      	add	r3, r2
 8008336:	009b      	lsls	r3, r3, #2
 8008338:	440b      	add	r3, r1
 800833a:	2200      	movs	r2, #0
 800833c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	3301      	adds	r3, #1
 8008342:	60fb      	str	r3, [r7, #12]
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	2b01      	cmp	r3, #1
 8008348:	d9e5      	bls.n	8008316 <clear_lock+0xe>
	}
}
 800834a:	bf00      	nop
 800834c:	bf00      	nop
 800834e:	3714      	adds	r7, #20
 8008350:	46bd      	mov	sp, r7
 8008352:	bc80      	pop	{r7}
 8008354:	4770      	bx	lr
 8008356:	bf00      	nop
 8008358:	20000ab8 	.word	0x20000ab8

0800835c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 800835c:	b580      	push	{r7, lr}
 800835e:	b086      	sub	sp, #24
 8008360:	af00      	add	r7, sp, #0
 8008362:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8008364:	2300      	movs	r3, #0
 8008366:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 800836e:	2b00      	cmp	r3, #0
 8008370:	d038      	beq.n	80083e4 <sync_window+0x88>
		wsect = fs->winsect;	/* Current sector number */
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	f8d3 3230 	ldr.w	r3, [r3, #560]	; 0x230
 8008378:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8008380:	6879      	ldr	r1, [r7, #4]
 8008382:	2301      	movs	r3, #1
 8008384:	697a      	ldr	r2, [r7, #20]
 8008386:	f7ff fd51 	bl	8007e2c <disk_write>
 800838a:	4603      	mov	r3, r0
 800838c:	2b00      	cmp	r3, #0
 800838e:	d002      	beq.n	8008396 <sync_window+0x3a>
			res = FR_DISK_ERR;
 8008390:	2301      	movs	r3, #1
 8008392:	73fb      	strb	r3, [r7, #15]
 8008394:	e026      	b.n	80083e4 <sync_window+0x88>
		} else {
			fs->wflag = 0;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	2200      	movs	r2, #0
 800839a:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80083a4:	697a      	ldr	r2, [r7, #20]
 80083a6:	1ad2      	subs	r2, r2, r3
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 80083ae:	429a      	cmp	r2, r3
 80083b0:	d218      	bcs.n	80083e4 <sync_window+0x88>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 80083b8:	613b      	str	r3, [r7, #16]
 80083ba:	e010      	b.n	80083de <sync_window+0x82>
					wsect += fs->fsize;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 80083c2:	697a      	ldr	r2, [r7, #20]
 80083c4:	4413      	add	r3, r2
 80083c6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 80083ce:	6879      	ldr	r1, [r7, #4]
 80083d0:	2301      	movs	r3, #1
 80083d2:	697a      	ldr	r2, [r7, #20]
 80083d4:	f7ff fd2a 	bl	8007e2c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80083d8:	693b      	ldr	r3, [r7, #16]
 80083da:	3b01      	subs	r3, #1
 80083dc:	613b      	str	r3, [r7, #16]
 80083de:	693b      	ldr	r3, [r7, #16]
 80083e0:	2b01      	cmp	r3, #1
 80083e2:	d8eb      	bhi.n	80083bc <sync_window+0x60>
				}
			}
		}
	}
	return res;
 80083e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80083e6:	4618      	mov	r0, r3
 80083e8:	3718      	adds	r7, #24
 80083ea:	46bd      	mov	sp, r7
 80083ec:	bd80      	pop	{r7, pc}

080083ee <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 80083ee:	b580      	push	{r7, lr}
 80083f0:	b084      	sub	sp, #16
 80083f2:	af00      	add	r7, sp, #0
 80083f4:	6078      	str	r0, [r7, #4]
 80083f6:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80083f8:	2300      	movs	r3, #0
 80083fa:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	f8d3 3230 	ldr.w	r3, [r3, #560]	; 0x230
 8008402:	683a      	ldr	r2, [r7, #0]
 8008404:	429a      	cmp	r2, r3
 8008406:	d01b      	beq.n	8008440 <move_window+0x52>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8008408:	6878      	ldr	r0, [r7, #4]
 800840a:	f7ff ffa7 	bl	800835c <sync_window>
 800840e:	4603      	mov	r3, r0
 8008410:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8008412:	7bfb      	ldrb	r3, [r7, #15]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d113      	bne.n	8008440 <move_window+0x52>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800841e:	6879      	ldr	r1, [r7, #4]
 8008420:	2301      	movs	r3, #1
 8008422:	683a      	ldr	r2, [r7, #0]
 8008424:	f7ff fce2 	bl	8007dec <disk_read>
 8008428:	4603      	mov	r3, r0
 800842a:	2b00      	cmp	r3, #0
 800842c:	d004      	beq.n	8008438 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800842e:	f04f 33ff 	mov.w	r3, #4294967295
 8008432:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8008434:	2301      	movs	r3, #1
 8008436:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	683a      	ldr	r2, [r7, #0]
 800843c:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
		}
	}
	return res;
 8008440:	7bfb      	ldrb	r3, [r7, #15]
}
 8008442:	4618      	mov	r0, r3
 8008444:	3710      	adds	r7, #16
 8008446:	46bd      	mov	sp, r7
 8008448:	bd80      	pop	{r7, pc}

0800844a <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 800844a:	b580      	push	{r7, lr}
 800844c:	b084      	sub	sp, #16
 800844e:	af00      	add	r7, sp, #0
 8008450:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8008452:	6878      	ldr	r0, [r7, #4]
 8008454:	f7ff ff82 	bl	800835c <sync_window>
 8008458:	4603      	mov	r3, r0
 800845a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800845c:	7bfb      	ldrb	r3, [r7, #15]
 800845e:	2b00      	cmp	r3, #0
 8008460:	f040 809b 	bne.w	800859a <sync_fs+0x150>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800846a:	2b03      	cmp	r3, #3
 800846c:	f040 8088 	bne.w	8008580 <sync_fs+0x136>
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 8008476:	2b01      	cmp	r3, #1
 8008478:	f040 8082 	bne.w	8008580 <sync_fs+0x136>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008482:	2100      	movs	r1, #0
 8008484:	4618      	mov	r0, r3
 8008486:	f7ff fd2d 	bl	8007ee4 <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	2255      	movs	r2, #85	; 0x55
 800848e:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	22aa      	movs	r2, #170	; 0xaa
 8008496:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	2252      	movs	r2, #82	; 0x52
 800849e:	701a      	strb	r2, [r3, #0]
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2252      	movs	r2, #82	; 0x52
 80084a4:	705a      	strb	r2, [r3, #1]
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	2261      	movs	r2, #97	; 0x61
 80084aa:	709a      	strb	r2, [r3, #2]
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2241      	movs	r2, #65	; 0x41
 80084b0:	70da      	strb	r2, [r3, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	2272      	movs	r2, #114	; 0x72
 80084b6:	f883 21e4 	strb.w	r2, [r3, #484]	; 0x1e4
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	2272      	movs	r2, #114	; 0x72
 80084be:	f883 21e5 	strb.w	r2, [r3, #485]	; 0x1e5
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2241      	movs	r2, #65	; 0x41
 80084c6:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	2261      	movs	r2, #97	; 0x61
 80084ce:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80084d8:	b2da      	uxtb	r2, r3
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80084e6:	b29b      	uxth	r3, r3
 80084e8:	0a1b      	lsrs	r3, r3, #8
 80084ea:	b29b      	uxth	r3, r3
 80084ec:	b2da      	uxtb	r2, r3
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80084fa:	0c1b      	lsrs	r3, r3, #16
 80084fc:	b2da      	uxtb	r2, r3
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800850a:	0e1b      	lsrs	r3, r3, #24
 800850c:	b2da      	uxtb	r2, r3
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800851a:	b2da      	uxtb	r2, r3
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	f883 21ec 	strb.w	r2, [r3, #492]	; 0x1ec
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8008528:	b29b      	uxth	r3, r3
 800852a:	0a1b      	lsrs	r3, r3, #8
 800852c:	b29b      	uxth	r3, r3
 800852e:	b2da      	uxtb	r2, r3
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	f883 21ed 	strb.w	r2, [r3, #493]	; 0x1ed
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800853c:	0c1b      	lsrs	r3, r3, #16
 800853e:	b2da      	uxtb	r2, r3
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	f883 21ee 	strb.w	r2, [r3, #494]	; 0x1ee
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800854c:	0e1b      	lsrs	r3, r3, #24
 800854e:	b2da      	uxtb	r2, r3
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	f883 21ef 	strb.w	r2, [r3, #495]	; 0x1ef
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800855c:	1c5a      	adds	r2, r3, #1
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800856a:	6879      	ldr	r1, [r7, #4]
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	f8d3 2230 	ldr.w	r2, [r3, #560]	; 0x230
 8008572:	2301      	movs	r3, #1
 8008574:	f7ff fc5a 	bl	8007e2c <disk_write>
			fs->fsi_flag = 0;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	2200      	movs	r2, #0
 800857c:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8008586:	2200      	movs	r2, #0
 8008588:	2100      	movs	r1, #0
 800858a:	4618      	mov	r0, r3
 800858c:	f7ff fc6e 	bl	8007e6c <disk_ioctl>
 8008590:	4603      	mov	r3, r0
 8008592:	2b00      	cmp	r3, #0
 8008594:	d001      	beq.n	800859a <sync_fs+0x150>
			res = FR_DISK_ERR;
 8008596:	2301      	movs	r3, #1
 8008598:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800859a:	7bfb      	ldrb	r3, [r7, #15]
}
 800859c:	4618      	mov	r0, r3
 800859e:	3710      	adds	r7, #16
 80085a0:	46bd      	mov	sp, r7
 80085a2:	bd80      	pop	{r7, pc}

080085a4 <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80085a4:	b480      	push	{r7}
 80085a6:	b083      	sub	sp, #12
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]
 80085ac:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80085ae:	683b      	ldr	r3, [r7, #0]
 80085b0:	3b02      	subs	r3, #2
 80085b2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80085ba:	3b02      	subs	r3, #2
 80085bc:	683a      	ldr	r2, [r7, #0]
 80085be:	429a      	cmp	r2, r3
 80085c0:	d301      	bcc.n	80085c6 <clust2sect+0x22>
 80085c2:	2300      	movs	r3, #0
 80085c4:	e00a      	b.n	80085dc <clust2sect+0x38>
	return clst * fs->csize + fs->database;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 80085cc:	461a      	mov	r2, r3
 80085ce:	683b      	ldr	r3, [r7, #0]
 80085d0:	fb03 f202 	mul.w	r2, r3, r2
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 80085da:	4413      	add	r3, r2
}
 80085dc:	4618      	mov	r0, r3
 80085de:	370c      	adds	r7, #12
 80085e0:	46bd      	mov	sp, r7
 80085e2:	bc80      	pop	{r7}
 80085e4:	4770      	bx	lr

080085e6 <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 80085e6:	b580      	push	{r7, lr}
 80085e8:	b086      	sub	sp, #24
 80085ea:	af00      	add	r7, sp, #0
 80085ec:	6078      	str	r0, [r7, #4]
 80085ee:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 80085f0:	683b      	ldr	r3, [r7, #0]
 80085f2:	2b01      	cmp	r3, #1
 80085f4:	d905      	bls.n	8008602 <get_fat+0x1c>
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80085fc:	683a      	ldr	r2, [r7, #0]
 80085fe:	429a      	cmp	r2, r3
 8008600:	d302      	bcc.n	8008608 <get_fat+0x22>
		val = 1;	/* Internal error */
 8008602:	2301      	movs	r3, #1
 8008604:	617b      	str	r3, [r7, #20]
 8008606:	e0a3      	b.n	8008750 <get_fat+0x16a>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8008608:	f04f 33ff 	mov.w	r3, #4294967295
 800860c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8008614:	2b03      	cmp	r3, #3
 8008616:	d068      	beq.n	80086ea <get_fat+0x104>
 8008618:	2b03      	cmp	r3, #3
 800861a:	f300 808f 	bgt.w	800873c <get_fat+0x156>
 800861e:	2b01      	cmp	r3, #1
 8008620:	d002      	beq.n	8008628 <get_fat+0x42>
 8008622:	2b02      	cmp	r3, #2
 8008624:	d040      	beq.n	80086a8 <get_fat+0xc2>
 8008626:	e089      	b.n	800873c <get_fat+0x156>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	60fb      	str	r3, [r7, #12]
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	085b      	lsrs	r3, r3, #1
 8008630:	68fa      	ldr	r2, [r7, #12]
 8008632:	4413      	add	r3, r2
 8008634:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	f8d3 2224 	ldr.w	r2, [r3, #548]	; 0x224
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	0a5b      	lsrs	r3, r3, #9
 8008640:	4413      	add	r3, r2
 8008642:	4619      	mov	r1, r3
 8008644:	6878      	ldr	r0, [r7, #4]
 8008646:	f7ff fed2 	bl	80083ee <move_window>
 800864a:	4603      	mov	r3, r0
 800864c:	2b00      	cmp	r3, #0
 800864e:	d178      	bne.n	8008742 <get_fat+0x15c>
			wc = fs->win.d8[bc++ % SS(fs)];
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	1c5a      	adds	r2, r3, #1
 8008654:	60fa      	str	r2, [r7, #12]
 8008656:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800865a:	687a      	ldr	r2, [r7, #4]
 800865c:	5cd3      	ldrb	r3, [r2, r3]
 800865e:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	f8d3 2224 	ldr.w	r2, [r3, #548]	; 0x224
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	0a5b      	lsrs	r3, r3, #9
 800866a:	4413      	add	r3, r2
 800866c:	4619      	mov	r1, r3
 800866e:	6878      	ldr	r0, [r7, #4]
 8008670:	f7ff febd 	bl	80083ee <move_window>
 8008674:	4603      	mov	r3, r0
 8008676:	2b00      	cmp	r3, #0
 8008678:	d165      	bne.n	8008746 <get_fat+0x160>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008680:	687a      	ldr	r2, [r7, #4]
 8008682:	5cd3      	ldrb	r3, [r2, r3]
 8008684:	021b      	lsls	r3, r3, #8
 8008686:	461a      	mov	r2, r3
 8008688:	68bb      	ldr	r3, [r7, #8]
 800868a:	4313      	orrs	r3, r2
 800868c:	60bb      	str	r3, [r7, #8]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 800868e:	683b      	ldr	r3, [r7, #0]
 8008690:	f003 0301 	and.w	r3, r3, #1
 8008694:	2b00      	cmp	r3, #0
 8008696:	d002      	beq.n	800869e <get_fat+0xb8>
 8008698:	68bb      	ldr	r3, [r7, #8]
 800869a:	091b      	lsrs	r3, r3, #4
 800869c:	e002      	b.n	80086a4 <get_fat+0xbe>
 800869e:	68bb      	ldr	r3, [r7, #8]
 80086a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80086a4:	617b      	str	r3, [r7, #20]
			break;
 80086a6:	e053      	b.n	8008750 <get_fat+0x16a>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	f8d3 2224 	ldr.w	r2, [r3, #548]	; 0x224
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	0a1b      	lsrs	r3, r3, #8
 80086b2:	4413      	add	r3, r2
 80086b4:	4619      	mov	r1, r3
 80086b6:	6878      	ldr	r0, [r7, #4]
 80086b8:	f7ff fe99 	bl	80083ee <move_window>
 80086bc:	4603      	mov	r3, r0
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d143      	bne.n	800874a <get_fat+0x164>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 80086c2:	683b      	ldr	r3, [r7, #0]
 80086c4:	005b      	lsls	r3, r3, #1
 80086c6:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80086ca:	687a      	ldr	r2, [r7, #4]
 80086cc:	4413      	add	r3, r2
 80086ce:	613b      	str	r3, [r7, #16]
			val = LD_WORD(p);
 80086d0:	693b      	ldr	r3, [r7, #16]
 80086d2:	3301      	adds	r3, #1
 80086d4:	781b      	ldrb	r3, [r3, #0]
 80086d6:	021b      	lsls	r3, r3, #8
 80086d8:	b21a      	sxth	r2, r3
 80086da:	693b      	ldr	r3, [r7, #16]
 80086dc:	781b      	ldrb	r3, [r3, #0]
 80086de:	b21b      	sxth	r3, r3
 80086e0:	4313      	orrs	r3, r2
 80086e2:	b21b      	sxth	r3, r3
 80086e4:	b29b      	uxth	r3, r3
 80086e6:	617b      	str	r3, [r7, #20]
			break;
 80086e8:	e032      	b.n	8008750 <get_fat+0x16a>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	f8d3 2224 	ldr.w	r2, [r3, #548]	; 0x224
 80086f0:	683b      	ldr	r3, [r7, #0]
 80086f2:	09db      	lsrs	r3, r3, #7
 80086f4:	4413      	add	r3, r2
 80086f6:	4619      	mov	r1, r3
 80086f8:	6878      	ldr	r0, [r7, #4]
 80086fa:	f7ff fe78 	bl	80083ee <move_window>
 80086fe:	4603      	mov	r3, r0
 8008700:	2b00      	cmp	r3, #0
 8008702:	d124      	bne.n	800874e <get_fat+0x168>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8008704:	683b      	ldr	r3, [r7, #0]
 8008706:	009b      	lsls	r3, r3, #2
 8008708:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800870c:	687a      	ldr	r2, [r7, #4]
 800870e:	4413      	add	r3, r2
 8008710:	613b      	str	r3, [r7, #16]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 8008712:	693b      	ldr	r3, [r7, #16]
 8008714:	3303      	adds	r3, #3
 8008716:	781b      	ldrb	r3, [r3, #0]
 8008718:	061a      	lsls	r2, r3, #24
 800871a:	693b      	ldr	r3, [r7, #16]
 800871c:	3302      	adds	r3, #2
 800871e:	781b      	ldrb	r3, [r3, #0]
 8008720:	041b      	lsls	r3, r3, #16
 8008722:	4313      	orrs	r3, r2
 8008724:	693a      	ldr	r2, [r7, #16]
 8008726:	3201      	adds	r2, #1
 8008728:	7812      	ldrb	r2, [r2, #0]
 800872a:	0212      	lsls	r2, r2, #8
 800872c:	4313      	orrs	r3, r2
 800872e:	693a      	ldr	r2, [r7, #16]
 8008730:	7812      	ldrb	r2, [r2, #0]
 8008732:	4313      	orrs	r3, r2
 8008734:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008738:	617b      	str	r3, [r7, #20]
			break;
 800873a:	e009      	b.n	8008750 <get_fat+0x16a>

		default:
			val = 1;	/* Internal error */
 800873c:	2301      	movs	r3, #1
 800873e:	617b      	str	r3, [r7, #20]
 8008740:	e006      	b.n	8008750 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008742:	bf00      	nop
 8008744:	e004      	b.n	8008750 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008746:	bf00      	nop
 8008748:	e002      	b.n	8008750 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800874a:	bf00      	nop
 800874c:	e000      	b.n	8008750 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800874e:	bf00      	nop
		}
	}

	return val;
 8008750:	697b      	ldr	r3, [r7, #20]
}
 8008752:	4618      	mov	r0, r3
 8008754:	3718      	adds	r7, #24
 8008756:	46bd      	mov	sp, r7
 8008758:	bd80      	pop	{r7, pc}

0800875a <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 800875a:	b580      	push	{r7, lr}
 800875c:	b088      	sub	sp, #32
 800875e:	af00      	add	r7, sp, #0
 8008760:	60f8      	str	r0, [r7, #12]
 8008762:	60b9      	str	r1, [r7, #8]
 8008764:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8008766:	68bb      	ldr	r3, [r7, #8]
 8008768:	2b01      	cmp	r3, #1
 800876a:	d905      	bls.n	8008778 <put_fat+0x1e>
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8008772:	68ba      	ldr	r2, [r7, #8]
 8008774:	429a      	cmp	r2, r3
 8008776:	d302      	bcc.n	800877e <put_fat+0x24>
		res = FR_INT_ERR;
 8008778:	2302      	movs	r3, #2
 800877a:	77fb      	strb	r3, [r7, #31]
 800877c:	e0f6      	b.n	800896c <put_fat+0x212>

	} else {
		switch (fs->fs_type) {
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8008784:	2b03      	cmp	r3, #3
 8008786:	f000 809e 	beq.w	80088c6 <put_fat+0x16c>
 800878a:	2b03      	cmp	r3, #3
 800878c:	f300 80e4 	bgt.w	8008958 <put_fat+0x1fe>
 8008790:	2b01      	cmp	r3, #1
 8008792:	d002      	beq.n	800879a <put_fat+0x40>
 8008794:	2b02      	cmp	r3, #2
 8008796:	d06f      	beq.n	8008878 <put_fat+0x11e>
 8008798:	e0de      	b.n	8008958 <put_fat+0x1fe>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800879a:	68bb      	ldr	r3, [r7, #8]
 800879c:	617b      	str	r3, [r7, #20]
 800879e:	697b      	ldr	r3, [r7, #20]
 80087a0:	085b      	lsrs	r3, r3, #1
 80087a2:	697a      	ldr	r2, [r7, #20]
 80087a4:	4413      	add	r3, r2
 80087a6:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	f8d3 2224 	ldr.w	r2, [r3, #548]	; 0x224
 80087ae:	697b      	ldr	r3, [r7, #20]
 80087b0:	0a5b      	lsrs	r3, r3, #9
 80087b2:	4413      	add	r3, r2
 80087b4:	4619      	mov	r1, r3
 80087b6:	68f8      	ldr	r0, [r7, #12]
 80087b8:	f7ff fe19 	bl	80083ee <move_window>
 80087bc:	4603      	mov	r3, r0
 80087be:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80087c0:	7ffb      	ldrb	r3, [r7, #31]
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	f040 80cb 	bne.w	800895e <put_fat+0x204>
			p = &fs->win.d8[bc++ % SS(fs)];
 80087c8:	697b      	ldr	r3, [r7, #20]
 80087ca:	1c5a      	adds	r2, r3, #1
 80087cc:	617a      	str	r2, [r7, #20]
 80087ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087d2:	68fa      	ldr	r2, [r7, #12]
 80087d4:	4413      	add	r3, r2
 80087d6:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80087d8:	68bb      	ldr	r3, [r7, #8]
 80087da:	f003 0301 	and.w	r3, r3, #1
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d00d      	beq.n	80087fe <put_fat+0xa4>
 80087e2:	69bb      	ldr	r3, [r7, #24]
 80087e4:	781b      	ldrb	r3, [r3, #0]
 80087e6:	b25b      	sxtb	r3, r3
 80087e8:	f003 030f 	and.w	r3, r3, #15
 80087ec:	b25a      	sxtb	r2, r3
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	b2db      	uxtb	r3, r3
 80087f2:	011b      	lsls	r3, r3, #4
 80087f4:	b25b      	sxtb	r3, r3
 80087f6:	4313      	orrs	r3, r2
 80087f8:	b25b      	sxtb	r3, r3
 80087fa:	b2db      	uxtb	r3, r3
 80087fc:	e001      	b.n	8008802 <put_fat+0xa8>
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	b2db      	uxtb	r3, r3
 8008802:	69ba      	ldr	r2, [r7, #24]
 8008804:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	2201      	movs	r2, #1
 800880a:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	f8d3 2224 	ldr.w	r2, [r3, #548]	; 0x224
 8008814:	697b      	ldr	r3, [r7, #20]
 8008816:	0a5b      	lsrs	r3, r3, #9
 8008818:	4413      	add	r3, r2
 800881a:	4619      	mov	r1, r3
 800881c:	68f8      	ldr	r0, [r7, #12]
 800881e:	f7ff fde6 	bl	80083ee <move_window>
 8008822:	4603      	mov	r3, r0
 8008824:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008826:	7ffb      	ldrb	r3, [r7, #31]
 8008828:	2b00      	cmp	r3, #0
 800882a:	f040 809a 	bne.w	8008962 <put_fat+0x208>
			p = &fs->win.d8[bc % SS(fs)];
 800882e:	697b      	ldr	r3, [r7, #20]
 8008830:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008834:	68fa      	ldr	r2, [r7, #12]
 8008836:	4413      	add	r3, r2
 8008838:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800883a:	68bb      	ldr	r3, [r7, #8]
 800883c:	f003 0301 	and.w	r3, r3, #1
 8008840:	2b00      	cmp	r3, #0
 8008842:	d003      	beq.n	800884c <put_fat+0xf2>
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	091b      	lsrs	r3, r3, #4
 8008848:	b2db      	uxtb	r3, r3
 800884a:	e00e      	b.n	800886a <put_fat+0x110>
 800884c:	69bb      	ldr	r3, [r7, #24]
 800884e:	781b      	ldrb	r3, [r3, #0]
 8008850:	b25b      	sxtb	r3, r3
 8008852:	f023 030f 	bic.w	r3, r3, #15
 8008856:	b25a      	sxtb	r2, r3
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	0a1b      	lsrs	r3, r3, #8
 800885c:	b25b      	sxtb	r3, r3
 800885e:	f003 030f 	and.w	r3, r3, #15
 8008862:	b25b      	sxtb	r3, r3
 8008864:	4313      	orrs	r3, r2
 8008866:	b25b      	sxtb	r3, r3
 8008868:	b2db      	uxtb	r3, r3
 800886a:	69ba      	ldr	r2, [r7, #24]
 800886c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	2201      	movs	r2, #1
 8008872:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 8008876:	e079      	b.n	800896c <put_fat+0x212>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	f8d3 2224 	ldr.w	r2, [r3, #548]	; 0x224
 800887e:	68bb      	ldr	r3, [r7, #8]
 8008880:	0a1b      	lsrs	r3, r3, #8
 8008882:	4413      	add	r3, r2
 8008884:	4619      	mov	r1, r3
 8008886:	68f8      	ldr	r0, [r7, #12]
 8008888:	f7ff fdb1 	bl	80083ee <move_window>
 800888c:	4603      	mov	r3, r0
 800888e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008890:	7ffb      	ldrb	r3, [r7, #31]
 8008892:	2b00      	cmp	r3, #0
 8008894:	d167      	bne.n	8008966 <put_fat+0x20c>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8008896:	68bb      	ldr	r3, [r7, #8]
 8008898:	005b      	lsls	r3, r3, #1
 800889a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800889e:	68fa      	ldr	r2, [r7, #12]
 80088a0:	4413      	add	r3, r2
 80088a2:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	b2da      	uxtb	r2, r3
 80088a8:	69bb      	ldr	r3, [r7, #24]
 80088aa:	701a      	strb	r2, [r3, #0]
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	b29b      	uxth	r3, r3
 80088b0:	0a1b      	lsrs	r3, r3, #8
 80088b2:	b29a      	uxth	r2, r3
 80088b4:	69bb      	ldr	r3, [r7, #24]
 80088b6:	3301      	adds	r3, #1
 80088b8:	b2d2      	uxtb	r2, r2
 80088ba:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	2201      	movs	r2, #1
 80088c0:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 80088c4:	e052      	b.n	800896c <put_fat+0x212>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	f8d3 2224 	ldr.w	r2, [r3, #548]	; 0x224
 80088cc:	68bb      	ldr	r3, [r7, #8]
 80088ce:	09db      	lsrs	r3, r3, #7
 80088d0:	4413      	add	r3, r2
 80088d2:	4619      	mov	r1, r3
 80088d4:	68f8      	ldr	r0, [r7, #12]
 80088d6:	f7ff fd8a 	bl	80083ee <move_window>
 80088da:	4603      	mov	r3, r0
 80088dc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80088de:	7ffb      	ldrb	r3, [r7, #31]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d142      	bne.n	800896a <put_fat+0x210>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 80088e4:	68bb      	ldr	r3, [r7, #8]
 80088e6:	009b      	lsls	r3, r3, #2
 80088e8:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80088ec:	68fa      	ldr	r2, [r7, #12]
 80088ee:	4413      	add	r3, r2
 80088f0:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 80088f2:	69bb      	ldr	r3, [r7, #24]
 80088f4:	3303      	adds	r3, #3
 80088f6:	781b      	ldrb	r3, [r3, #0]
 80088f8:	061a      	lsls	r2, r3, #24
 80088fa:	69bb      	ldr	r3, [r7, #24]
 80088fc:	3302      	adds	r3, #2
 80088fe:	781b      	ldrb	r3, [r3, #0]
 8008900:	041b      	lsls	r3, r3, #16
 8008902:	4313      	orrs	r3, r2
 8008904:	69ba      	ldr	r2, [r7, #24]
 8008906:	3201      	adds	r2, #1
 8008908:	7812      	ldrb	r2, [r2, #0]
 800890a:	0212      	lsls	r2, r2, #8
 800890c:	4313      	orrs	r3, r2
 800890e:	69ba      	ldr	r2, [r7, #24]
 8008910:	7812      	ldrb	r2, [r2, #0]
 8008912:	4313      	orrs	r3, r2
 8008914:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008918:	687a      	ldr	r2, [r7, #4]
 800891a:	4313      	orrs	r3, r2
 800891c:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	b2da      	uxtb	r2, r3
 8008922:	69bb      	ldr	r3, [r7, #24]
 8008924:	701a      	strb	r2, [r3, #0]
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	b29b      	uxth	r3, r3
 800892a:	0a1b      	lsrs	r3, r3, #8
 800892c:	b29a      	uxth	r2, r3
 800892e:	69bb      	ldr	r3, [r7, #24]
 8008930:	3301      	adds	r3, #1
 8008932:	b2d2      	uxtb	r2, r2
 8008934:	701a      	strb	r2, [r3, #0]
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	0c1a      	lsrs	r2, r3, #16
 800893a:	69bb      	ldr	r3, [r7, #24]
 800893c:	3302      	adds	r3, #2
 800893e:	b2d2      	uxtb	r2, r2
 8008940:	701a      	strb	r2, [r3, #0]
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	0e1a      	lsrs	r2, r3, #24
 8008946:	69bb      	ldr	r3, [r7, #24]
 8008948:	3303      	adds	r3, #3
 800894a:	b2d2      	uxtb	r2, r2
 800894c:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	2201      	movs	r2, #1
 8008952:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 8008956:	e009      	b.n	800896c <put_fat+0x212>

		default :
			res = FR_INT_ERR;
 8008958:	2302      	movs	r3, #2
 800895a:	77fb      	strb	r3, [r7, #31]
 800895c:	e006      	b.n	800896c <put_fat+0x212>
			if (res != FR_OK) break;
 800895e:	bf00      	nop
 8008960:	e004      	b.n	800896c <put_fat+0x212>
			if (res != FR_OK) break;
 8008962:	bf00      	nop
 8008964:	e002      	b.n	800896c <put_fat+0x212>
			if (res != FR_OK) break;
 8008966:	bf00      	nop
 8008968:	e000      	b.n	800896c <put_fat+0x212>
			if (res != FR_OK) break;
 800896a:	bf00      	nop
		}
	}

	return res;
 800896c:	7ffb      	ldrb	r3, [r7, #31]
}
 800896e:	4618      	mov	r0, r3
 8008970:	3720      	adds	r7, #32
 8008972:	46bd      	mov	sp, r7
 8008974:	bd80      	pop	{r7, pc}

08008976 <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 8008976:	b580      	push	{r7, lr}
 8008978:	b084      	sub	sp, #16
 800897a:	af00      	add	r7, sp, #0
 800897c:	6078      	str	r0, [r7, #4]
 800897e:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8008980:	683b      	ldr	r3, [r7, #0]
 8008982:	2b01      	cmp	r3, #1
 8008984:	d905      	bls.n	8008992 <remove_chain+0x1c>
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800898c:	683a      	ldr	r2, [r7, #0]
 800898e:	429a      	cmp	r2, r3
 8008990:	d302      	bcc.n	8008998 <remove_chain+0x22>
		res = FR_INT_ERR;
 8008992:	2302      	movs	r3, #2
 8008994:	73fb      	strb	r3, [r7, #15]
 8008996:	e043      	b.n	8008a20 <remove_chain+0xaa>

	} else {
		res = FR_OK;
 8008998:	2300      	movs	r3, #0
 800899a:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 800899c:	e036      	b.n	8008a0c <remove_chain+0x96>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 800899e:	6839      	ldr	r1, [r7, #0]
 80089a0:	6878      	ldr	r0, [r7, #4]
 80089a2:	f7ff fe20 	bl	80085e6 <get_fat>
 80089a6:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 80089a8:	68bb      	ldr	r3, [r7, #8]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d035      	beq.n	8008a1a <remove_chain+0xa4>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 80089ae:	68bb      	ldr	r3, [r7, #8]
 80089b0:	2b01      	cmp	r3, #1
 80089b2:	d102      	bne.n	80089ba <remove_chain+0x44>
 80089b4:	2302      	movs	r3, #2
 80089b6:	73fb      	strb	r3, [r7, #15]
 80089b8:	e032      	b.n	8008a20 <remove_chain+0xaa>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 80089ba:	68bb      	ldr	r3, [r7, #8]
 80089bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089c0:	d102      	bne.n	80089c8 <remove_chain+0x52>
 80089c2:	2301      	movs	r3, #1
 80089c4:	73fb      	strb	r3, [r7, #15]
 80089c6:	e02b      	b.n	8008a20 <remove_chain+0xaa>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 80089c8:	2200      	movs	r2, #0
 80089ca:	6839      	ldr	r1, [r7, #0]
 80089cc:	6878      	ldr	r0, [r7, #4]
 80089ce:	f7ff fec4 	bl	800875a <put_fat>
 80089d2:	4603      	mov	r3, r0
 80089d4:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 80089d6:	7bfb      	ldrb	r3, [r7, #15]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d120      	bne.n	8008a1e <remove_chain+0xa8>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80089e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089e6:	d00f      	beq.n	8008a08 <remove_chain+0x92>
				fs->free_clust++;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80089ee:	1c5a      	adds	r2, r3, #1
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
				fs->fsi_flag |= 1;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 80089fc:	f043 0301 	orr.w	r3, r3, #1
 8008a00:	b2da      	uxtb	r2, r3
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 8008a08:	68bb      	ldr	r3, [r7, #8]
 8008a0a:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8008a12:	683a      	ldr	r2, [r7, #0]
 8008a14:	429a      	cmp	r2, r3
 8008a16:	d3c2      	bcc.n	800899e <remove_chain+0x28>
 8008a18:	e002      	b.n	8008a20 <remove_chain+0xaa>
			if (nxt == 0) break;				/* Empty cluster? */
 8008a1a:	bf00      	nop
 8008a1c:	e000      	b.n	8008a20 <remove_chain+0xaa>
			if (res != FR_OK) break;
 8008a1e:	bf00      	nop
		}
	}

	return res;
 8008a20:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a22:	4618      	mov	r0, r3
 8008a24:	3710      	adds	r7, #16
 8008a26:	46bd      	mov	sp, r7
 8008a28:	bd80      	pop	{r7, pc}

08008a2a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 8008a2a:	b580      	push	{r7, lr}
 8008a2c:	b086      	sub	sp, #24
 8008a2e:	af00      	add	r7, sp, #0
 8008a30:	6078      	str	r0, [r7, #4]
 8008a32:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 8008a34:	683b      	ldr	r3, [r7, #0]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d10f      	bne.n	8008a5a <create_chain+0x30>
		scl = fs->last_clust;			/* Get suggested start point */
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8008a40:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 8008a42:	693b      	ldr	r3, [r7, #16]
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d005      	beq.n	8008a54 <create_chain+0x2a>
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8008a4e:	693a      	ldr	r2, [r7, #16]
 8008a50:	429a      	cmp	r2, r3
 8008a52:	d31c      	bcc.n	8008a8e <create_chain+0x64>
 8008a54:	2301      	movs	r3, #1
 8008a56:	613b      	str	r3, [r7, #16]
 8008a58:	e019      	b.n	8008a8e <create_chain+0x64>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 8008a5a:	6839      	ldr	r1, [r7, #0]
 8008a5c:	6878      	ldr	r0, [r7, #4]
 8008a5e:	f7ff fdc2 	bl	80085e6 <get_fat>
 8008a62:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 8008a64:	68bb      	ldr	r3, [r7, #8]
 8008a66:	2b01      	cmp	r3, #1
 8008a68:	d801      	bhi.n	8008a6e <create_chain+0x44>
 8008a6a:	2301      	movs	r3, #1
 8008a6c:	e076      	b.n	8008b5c <create_chain+0x132>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8008a6e:	68bb      	ldr	r3, [r7, #8]
 8008a70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a74:	d101      	bne.n	8008a7a <create_chain+0x50>
 8008a76:	68bb      	ldr	r3, [r7, #8]
 8008a78:	e070      	b.n	8008b5c <create_chain+0x132>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8008a80:	68ba      	ldr	r2, [r7, #8]
 8008a82:	429a      	cmp	r2, r3
 8008a84:	d201      	bcs.n	8008a8a <create_chain+0x60>
 8008a86:	68bb      	ldr	r3, [r7, #8]
 8008a88:	e068      	b.n	8008b5c <create_chain+0x132>
		scl = clst;
 8008a8a:	683b      	ldr	r3, [r7, #0]
 8008a8c:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 8008a8e:	693b      	ldr	r3, [r7, #16]
 8008a90:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 8008a92:	697b      	ldr	r3, [r7, #20]
 8008a94:	3301      	adds	r3, #1
 8008a96:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8008a9e:	697a      	ldr	r2, [r7, #20]
 8008aa0:	429a      	cmp	r2, r3
 8008aa2:	d307      	bcc.n	8008ab4 <create_chain+0x8a>
			ncl = 2;
 8008aa4:	2302      	movs	r3, #2
 8008aa6:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 8008aa8:	697a      	ldr	r2, [r7, #20]
 8008aaa:	693b      	ldr	r3, [r7, #16]
 8008aac:	429a      	cmp	r2, r3
 8008aae:	d901      	bls.n	8008ab4 <create_chain+0x8a>
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	e053      	b.n	8008b5c <create_chain+0x132>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 8008ab4:	6979      	ldr	r1, [r7, #20]
 8008ab6:	6878      	ldr	r0, [r7, #4]
 8008ab8:	f7ff fd95 	bl	80085e6 <get_fat>
 8008abc:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 8008abe:	68bb      	ldr	r3, [r7, #8]
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d00e      	beq.n	8008ae2 <create_chain+0xb8>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 8008ac4:	68bb      	ldr	r3, [r7, #8]
 8008ac6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008aca:	d002      	beq.n	8008ad2 <create_chain+0xa8>
 8008acc:	68bb      	ldr	r3, [r7, #8]
 8008ace:	2b01      	cmp	r3, #1
 8008ad0:	d101      	bne.n	8008ad6 <create_chain+0xac>
			return cs;
 8008ad2:	68bb      	ldr	r3, [r7, #8]
 8008ad4:	e042      	b.n	8008b5c <create_chain+0x132>
		if (ncl == scl) return 0;		/* No free cluster */
 8008ad6:	697a      	ldr	r2, [r7, #20]
 8008ad8:	693b      	ldr	r3, [r7, #16]
 8008ada:	429a      	cmp	r2, r3
 8008adc:	d1d9      	bne.n	8008a92 <create_chain+0x68>
 8008ade:	2300      	movs	r3, #0
 8008ae0:	e03c      	b.n	8008b5c <create_chain+0x132>
		if (cs == 0) break;				/* Found a free cluster */
 8008ae2:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 8008ae4:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 8008ae8:	6979      	ldr	r1, [r7, #20]
 8008aea:	6878      	ldr	r0, [r7, #4]
 8008aec:	f7ff fe35 	bl	800875a <put_fat>
 8008af0:	4603      	mov	r3, r0
 8008af2:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 8008af4:	7bfb      	ldrb	r3, [r7, #15]
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d109      	bne.n	8008b0e <create_chain+0xe4>
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d006      	beq.n	8008b0e <create_chain+0xe4>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 8008b00:	697a      	ldr	r2, [r7, #20]
 8008b02:	6839      	ldr	r1, [r7, #0]
 8008b04:	6878      	ldr	r0, [r7, #4]
 8008b06:	f7ff fe28 	bl	800875a <put_fat>
 8008b0a:	4603      	mov	r3, r0
 8008b0c:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 8008b0e:	7bfb      	ldrb	r3, [r7, #15]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d11a      	bne.n	8008b4a <create_chain+0x120>
		fs->last_clust = ncl;			/* Update FSINFO */
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	697a      	ldr	r2, [r7, #20]
 8008b18:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
		if (fs->free_clust != 0xFFFFFFFF) {
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008b22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b26:	d018      	beq.n	8008b5a <create_chain+0x130>
			fs->free_clust--;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008b2e:	1e5a      	subs	r2, r3, #1
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
			fs->fsi_flag |= 1;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 8008b3c:	f043 0301 	orr.w	r3, r3, #1
 8008b40:	b2da      	uxtb	r2, r3
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
 8008b48:	e007      	b.n	8008b5a <create_chain+0x130>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 8008b4a:	7bfb      	ldrb	r3, [r7, #15]
 8008b4c:	2b01      	cmp	r3, #1
 8008b4e:	d102      	bne.n	8008b56 <create_chain+0x12c>
 8008b50:	f04f 33ff 	mov.w	r3, #4294967295
 8008b54:	e000      	b.n	8008b58 <create_chain+0x12e>
 8008b56:	2301      	movs	r3, #1
 8008b58:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 8008b5a:	697b      	ldr	r3, [r7, #20]
}
 8008b5c:	4618      	mov	r0, r3
 8008b5e:	3718      	adds	r7, #24
 8008b60:	46bd      	mov	sp, r7
 8008b62:	bd80      	pop	{r7, pc}

08008b64 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 8008b64:	b480      	push	{r7}
 8008b66:	b087      	sub	sp, #28
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	6078      	str	r0, [r7, #4]
 8008b6c:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8008b74:	3304      	adds	r3, #4
 8008b76:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 8008b78:	683b      	ldr	r3, [r7, #0]
 8008b7a:	0a5b      	lsrs	r3, r3, #9
 8008b7c:	687a      	ldr	r2, [r7, #4]
 8008b7e:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 8008b82:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8008b86:	fbb3 f3f2 	udiv	r3, r3, r2
 8008b8a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008b8c:	693b      	ldr	r3, [r7, #16]
 8008b8e:	1d1a      	adds	r2, r3, #4
 8008b90:	613a      	str	r2, [r7, #16]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d101      	bne.n	8008ba0 <clmt_clust+0x3c>
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	e010      	b.n	8008bc2 <clmt_clust+0x5e>
		if (cl < ncl) break;	/* In this fragment? */
 8008ba0:	697a      	ldr	r2, [r7, #20]
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	429a      	cmp	r2, r3
 8008ba6:	d307      	bcc.n	8008bb8 <clmt_clust+0x54>
		cl -= ncl; tbl++;		/* Next fragment */
 8008ba8:	697a      	ldr	r2, [r7, #20]
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	1ad3      	subs	r3, r2, r3
 8008bae:	617b      	str	r3, [r7, #20]
 8008bb0:	693b      	ldr	r3, [r7, #16]
 8008bb2:	3304      	adds	r3, #4
 8008bb4:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008bb6:	e7e9      	b.n	8008b8c <clmt_clust+0x28>
		if (cl < ncl) break;	/* In this fragment? */
 8008bb8:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8008bba:	693b      	ldr	r3, [r7, #16]
 8008bbc:	681a      	ldr	r2, [r3, #0]
 8008bbe:	697b      	ldr	r3, [r7, #20]
 8008bc0:	4413      	add	r3, r2
}
 8008bc2:	4618      	mov	r0, r3
 8008bc4:	371c      	adds	r7, #28
 8008bc6:	46bd      	mov	sp, r7
 8008bc8:	bc80      	pop	{r7}
 8008bca:	4770      	bx	lr

08008bcc <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 8008bcc:	b580      	push	{r7, lr}
 8008bce:	b086      	sub	sp, #24
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	6078      	str	r0, [r7, #4]
 8008bd4:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 8008bd6:	683b      	ldr	r3, [r7, #0]
 8008bd8:	b29a      	uxth	r2, r3
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	clst = dp->sclust;		/* Table start cluster (0:root) */
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8008be6:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 8008be8:	697b      	ldr	r3, [r7, #20]
 8008bea:	2b01      	cmp	r3, #1
 8008bec:	d007      	beq.n	8008bfe <dir_sdi+0x32>
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008bf4:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8008bf8:	697a      	ldr	r2, [r7, #20]
 8008bfa:	429a      	cmp	r2, r3
 8008bfc:	d301      	bcc.n	8008c02 <dir_sdi+0x36>
		return FR_INT_ERR;
 8008bfe:	2302      	movs	r3, #2
 8008c00:	e074      	b.n	8008cec <dir_sdi+0x120>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 8008c02:	697b      	ldr	r3, [r7, #20]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d10c      	bne.n	8008c22 <dir_sdi+0x56>
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008c0e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8008c12:	2b03      	cmp	r3, #3
 8008c14:	d105      	bne.n	8008c22 <dir_sdi+0x56>
		clst = dp->fs->dirbase;
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008c1c:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8008c20:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8008c22:	697b      	ldr	r3, [r7, #20]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d111      	bne.n	8008c4c <dir_sdi+0x80>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008c2e:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8008c32:	461a      	mov	r2, r3
 8008c34:	683b      	ldr	r3, [r7, #0]
 8008c36:	4293      	cmp	r3, r2
 8008c38:	d301      	bcc.n	8008c3e <dir_sdi+0x72>
			return FR_INT_ERR;
 8008c3a:	2302      	movs	r3, #2
 8008c3c:	e056      	b.n	8008cec <dir_sdi+0x120>
		sect = dp->fs->dirbase;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008c44:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8008c48:	613b      	str	r3, [r7, #16]
 8008c4a:	e032      	b.n	8008cb2 <dir_sdi+0xe6>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008c52:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8008c56:	011b      	lsls	r3, r3, #4
 8008c58:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 8008c5a:	e01e      	b.n	8008c9a <dir_sdi+0xce>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008c62:	6979      	ldr	r1, [r7, #20]
 8008c64:	4618      	mov	r0, r3
 8008c66:	f7ff fcbe 	bl	80085e6 <get_fat>
 8008c6a:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008c6c:	697b      	ldr	r3, [r7, #20]
 8008c6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c72:	d101      	bne.n	8008c78 <dir_sdi+0xac>
 8008c74:	2301      	movs	r3, #1
 8008c76:	e039      	b.n	8008cec <dir_sdi+0x120>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 8008c78:	697b      	ldr	r3, [r7, #20]
 8008c7a:	2b01      	cmp	r3, #1
 8008c7c:	d907      	bls.n	8008c8e <dir_sdi+0xc2>
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008c84:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8008c88:	697a      	ldr	r2, [r7, #20]
 8008c8a:	429a      	cmp	r2, r3
 8008c8c:	d301      	bcc.n	8008c92 <dir_sdi+0xc6>
				return FR_INT_ERR;
 8008c8e:	2302      	movs	r3, #2
 8008c90:	e02c      	b.n	8008cec <dir_sdi+0x120>
			idx -= ic;
 8008c92:	683a      	ldr	r2, [r7, #0]
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	1ad3      	subs	r3, r2, r3
 8008c98:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 8008c9a:	683a      	ldr	r2, [r7, #0]
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	429a      	cmp	r2, r3
 8008ca0:	d2dc      	bcs.n	8008c5c <dir_sdi+0x90>
		}
		sect = clust2sect(dp->fs, clst);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008ca8:	6979      	ldr	r1, [r7, #20]
 8008caa:	4618      	mov	r0, r3
 8008cac:	f7ff fc7a 	bl	80085a4 <clust2sect>
 8008cb0:	6138      	str	r0, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	697a      	ldr	r2, [r7, #20]
 8008cb6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	if (!sect) return FR_INT_ERR;
 8008cba:	693b      	ldr	r3, [r7, #16]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d101      	bne.n	8008cc4 <dir_sdi+0xf8>
 8008cc0:	2302      	movs	r3, #2
 8008cc2:	e013      	b.n	8008cec <dir_sdi+0x120>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 8008cc4:	683b      	ldr	r3, [r7, #0]
 8008cc6:	091a      	lsrs	r2, r3, #4
 8008cc8:	693b      	ldr	r3, [r7, #16]
 8008cca:	441a      	add	r2, r3
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008cd8:	461a      	mov	r2, r3
 8008cda:	683b      	ldr	r3, [r7, #0]
 8008cdc:	f003 030f 	and.w	r3, r3, #15
 8008ce0:	015b      	lsls	r3, r3, #5
 8008ce2:	441a      	add	r2, r3
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 8008cea:	2300      	movs	r3, #0
}
 8008cec:	4618      	mov	r0, r3
 8008cee:	3718      	adds	r7, #24
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	bd80      	pop	{r7, pc}

08008cf4 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8008cf4:	b590      	push	{r4, r7, lr}
 8008cf6:	b087      	sub	sp, #28
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	6078      	str	r0, [r7, #4]
 8008cfc:	6039      	str	r1, [r7, #0]
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
 8008d04:	3301      	adds	r3, #1
 8008d06:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	b29b      	uxth	r3, r3
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d004      	beq.n	8008d1a <dir_next+0x26>
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d101      	bne.n	8008d1e <dir_next+0x2a>
		return FR_NO_FILE;
 8008d1a:	2304      	movs	r3, #4
 8008d1c:	e0dd      	b.n	8008eda <dir_next+0x1e6>

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	f003 030f 	and.w	r3, r3, #15
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	f040 80c6 	bne.w	8008eb6 <dir_next+0x1c2>
		dp->sect++;					/* Next sector */
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8008d30:	1c5a      	adds	r2, r3, #1
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

		if (!dp->clust) {		/* Static table */
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d10b      	bne.n	8008d5a <dir_next+0x66>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008d48:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8008d4c:	461a      	mov	r2, r3
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	4293      	cmp	r3, r2
 8008d52:	f0c0 80b0 	bcc.w	8008eb6 <dir_next+0x1c2>
				return FR_NO_FILE;
 8008d56:	2304      	movs	r3, #4
 8008d58:	e0bf      	b.n	8008eda <dir_next+0x1e6>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	091b      	lsrs	r3, r3, #4
 8008d5e:	687a      	ldr	r2, [r7, #4]
 8008d60:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 8008d64:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8008d68:	3a01      	subs	r2, #1
 8008d6a:	4013      	ands	r3, r2
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	f040 80a2 	bne.w	8008eb6 <dir_next+0x1c2>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8008d7e:	4619      	mov	r1, r3
 8008d80:	4610      	mov	r0, r2
 8008d82:	f7ff fc30 	bl	80085e6 <get_fat>
 8008d86:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 8008d88:	697b      	ldr	r3, [r7, #20]
 8008d8a:	2b01      	cmp	r3, #1
 8008d8c:	d801      	bhi.n	8008d92 <dir_next+0x9e>
 8008d8e:	2302      	movs	r3, #2
 8008d90:	e0a3      	b.n	8008eda <dir_next+0x1e6>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8008d92:	697b      	ldr	r3, [r7, #20]
 8008d94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d98:	d101      	bne.n	8008d9e <dir_next+0xaa>
 8008d9a:	2301      	movs	r3, #1
 8008d9c:	e09d      	b.n	8008eda <dir_next+0x1e6>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008da4:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8008da8:	697a      	ldr	r2, [r7, #20]
 8008daa:	429a      	cmp	r2, r3
 8008dac:	d374      	bcc.n	8008e98 <dir_next+0x1a4>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 8008dae:	683b      	ldr	r3, [r7, #0]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d101      	bne.n	8008db8 <dir_next+0xc4>
 8008db4:	2304      	movs	r3, #4
 8008db6:	e090      	b.n	8008eda <dir_next+0x1e6>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8008dc4:	4619      	mov	r1, r3
 8008dc6:	4610      	mov	r0, r2
 8008dc8:	f7ff fe2f 	bl	8008a2a <create_chain>
 8008dcc:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8008dce:	697b      	ldr	r3, [r7, #20]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d101      	bne.n	8008dd8 <dir_next+0xe4>
 8008dd4:	2307      	movs	r3, #7
 8008dd6:	e080      	b.n	8008eda <dir_next+0x1e6>
					if (clst == 1) return FR_INT_ERR;
 8008dd8:	697b      	ldr	r3, [r7, #20]
 8008dda:	2b01      	cmp	r3, #1
 8008ddc:	d101      	bne.n	8008de2 <dir_next+0xee>
 8008dde:	2302      	movs	r3, #2
 8008de0:	e07b      	b.n	8008eda <dir_next+0x1e6>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8008de2:	697b      	ldr	r3, [r7, #20]
 8008de4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008de8:	d101      	bne.n	8008dee <dir_next+0xfa>
 8008dea:	2301      	movs	r3, #1
 8008dec:	e075      	b.n	8008eda <dir_next+0x1e6>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008df4:	4618      	mov	r0, r3
 8008df6:	f7ff fab1 	bl	800835c <sync_window>
 8008dfa:	4603      	mov	r3, r0
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d001      	beq.n	8008e04 <dir_next+0x110>
 8008e00:	2301      	movs	r3, #1
 8008e02:	e06a      	b.n	8008eda <dir_next+0x1e6>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008e0a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008e0e:	2100      	movs	r1, #0
 8008e10:	4618      	mov	r0, r3
 8008e12:	f7ff f867 	bl	8007ee4 <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	f8d3 4200 	ldr.w	r4, [r3, #512]	; 0x200
 8008e22:	6979      	ldr	r1, [r7, #20]
 8008e24:	4610      	mov	r0, r2
 8008e26:	f7ff fbbd 	bl	80085a4 <clust2sect>
 8008e2a:	4603      	mov	r3, r0
 8008e2c:	f8c4 3230 	str.w	r3, [r4, #560]	; 0x230
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8008e30:	2300      	movs	r3, #0
 8008e32:	613b      	str	r3, [r7, #16]
 8008e34:	e01b      	b.n	8008e6e <dir_next+0x17a>
						dp->fs->wflag = 1;
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008e3c:	2201      	movs	r2, #1
 8008e3e:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008e48:	4618      	mov	r0, r3
 8008e4a:	f7ff fa87 	bl	800835c <sync_window>
 8008e4e:	4603      	mov	r3, r0
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d001      	beq.n	8008e58 <dir_next+0x164>
 8008e54:	2301      	movs	r3, #1
 8008e56:	e040      	b.n	8008eda <dir_next+0x1e6>
						dp->fs->winsect++;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008e5e:	f8d3 2230 	ldr.w	r2, [r3, #560]	; 0x230
 8008e62:	3201      	adds	r2, #1
 8008e64:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8008e68:	693b      	ldr	r3, [r7, #16]
 8008e6a:	3301      	adds	r3, #1
 8008e6c:	613b      	str	r3, [r7, #16]
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008e74:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8008e78:	461a      	mov	r2, r3
 8008e7a:	693b      	ldr	r3, [r7, #16]
 8008e7c:	4293      	cmp	r3, r2
 8008e7e:	d3da      	bcc.n	8008e36 <dir_next+0x142>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008e86:	f8d3 1230 	ldr.w	r1, [r3, #560]	; 0x230
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008e90:	693a      	ldr	r2, [r7, #16]
 8008e92:	1a8a      	subs	r2, r1, r2
 8008e94:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	697a      	ldr	r2, [r7, #20]
 8008e9c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
				dp->sect = clust2sect(dp->fs, clst);
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008ea6:	6979      	ldr	r1, [r7, #20]
 8008ea8:	4618      	mov	r0, r3
 8008eaa:	f7ff fb7b 	bl	80085a4 <clust2sect>
 8008eae:	4602      	mov	r2, r0
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	b29a      	uxth	r2, r3
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008ec6:	461a      	mov	r2, r3
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	f003 030f 	and.w	r3, r3, #15
 8008ece:	015b      	lsls	r3, r3, #5
 8008ed0:	441a      	add	r2, r3
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 8008ed8:	2300      	movs	r3, #0
}
 8008eda:	4618      	mov	r0, r3
 8008edc:	371c      	adds	r7, #28
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	bd90      	pop	{r4, r7, pc}

08008ee2 <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 8008ee2:	b580      	push	{r7, lr}
 8008ee4:	b084      	sub	sp, #16
 8008ee6:	af00      	add	r7, sp, #0
 8008ee8:	6078      	str	r0, [r7, #4]
 8008eea:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 8008eec:	2100      	movs	r1, #0
 8008eee:	6878      	ldr	r0, [r7, #4]
 8008ef0:	f7ff fe6c 	bl	8008bcc <dir_sdi>
 8008ef4:	4603      	mov	r3, r0
 8008ef6:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8008ef8:	7bfb      	ldrb	r3, [r7, #15]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d131      	bne.n	8008f62 <dir_alloc+0x80>
		n = 0;
 8008efe:	2300      	movs	r3, #0
 8008f00:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8008f0e:	4619      	mov	r1, r3
 8008f10:	4610      	mov	r0, r2
 8008f12:	f7ff fa6c 	bl	80083ee <move_window>
 8008f16:	4603      	mov	r3, r0
 8008f18:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8008f1a:	7bfb      	ldrb	r3, [r7, #15]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d11f      	bne.n	8008f60 <dir_alloc+0x7e>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008f26:	781b      	ldrb	r3, [r3, #0]
 8008f28:	2be5      	cmp	r3, #229	; 0xe5
 8008f2a:	d005      	beq.n	8008f38 <dir_alloc+0x56>
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008f32:	781b      	ldrb	r3, [r3, #0]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d107      	bne.n	8008f48 <dir_alloc+0x66>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8008f38:	68bb      	ldr	r3, [r7, #8]
 8008f3a:	3301      	adds	r3, #1
 8008f3c:	60bb      	str	r3, [r7, #8]
 8008f3e:	68ba      	ldr	r2, [r7, #8]
 8008f40:	683b      	ldr	r3, [r7, #0]
 8008f42:	429a      	cmp	r2, r3
 8008f44:	d102      	bne.n	8008f4c <dir_alloc+0x6a>
 8008f46:	e00c      	b.n	8008f62 <dir_alloc+0x80>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8008f48:	2300      	movs	r3, #0
 8008f4a:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 8008f4c:	2101      	movs	r1, #1
 8008f4e:	6878      	ldr	r0, [r7, #4]
 8008f50:	f7ff fed0 	bl	8008cf4 <dir_next>
 8008f54:	4603      	mov	r3, r0
 8008f56:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 8008f58:	7bfb      	ldrb	r3, [r7, #15]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d0d1      	beq.n	8008f02 <dir_alloc+0x20>
 8008f5e:	e000      	b.n	8008f62 <dir_alloc+0x80>
			if (res != FR_OK) break;
 8008f60:	bf00      	nop
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8008f62:	7bfb      	ldrb	r3, [r7, #15]
 8008f64:	2b04      	cmp	r3, #4
 8008f66:	d101      	bne.n	8008f6c <dir_alloc+0x8a>
 8008f68:	2307      	movs	r3, #7
 8008f6a:	73fb      	strb	r3, [r7, #15]
	return res;
 8008f6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f6e:	4618      	mov	r0, r3
 8008f70:	3710      	adds	r7, #16
 8008f72:	46bd      	mov	sp, r7
 8008f74:	bd80      	pop	{r7, pc}

08008f76 <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 8008f76:	b480      	push	{r7}
 8008f78:	b085      	sub	sp, #20
 8008f7a:	af00      	add	r7, sp, #0
 8008f7c:	6078      	str	r0, [r7, #4]
 8008f7e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 8008f80:	683b      	ldr	r3, [r7, #0]
 8008f82:	331b      	adds	r3, #27
 8008f84:	781b      	ldrb	r3, [r3, #0]
 8008f86:	021b      	lsls	r3, r3, #8
 8008f88:	b21a      	sxth	r2, r3
 8008f8a:	683b      	ldr	r3, [r7, #0]
 8008f8c:	331a      	adds	r3, #26
 8008f8e:	781b      	ldrb	r3, [r3, #0]
 8008f90:	b21b      	sxth	r3, r3
 8008f92:	4313      	orrs	r3, r2
 8008f94:	b21b      	sxth	r3, r3
 8008f96:	b29b      	uxth	r3, r3
 8008f98:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8008fa0:	2b03      	cmp	r3, #3
 8008fa2:	d10f      	bne.n	8008fc4 <ld_clust+0x4e>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 8008fa4:	683b      	ldr	r3, [r7, #0]
 8008fa6:	3315      	adds	r3, #21
 8008fa8:	781b      	ldrb	r3, [r3, #0]
 8008faa:	021b      	lsls	r3, r3, #8
 8008fac:	b21a      	sxth	r2, r3
 8008fae:	683b      	ldr	r3, [r7, #0]
 8008fb0:	3314      	adds	r3, #20
 8008fb2:	781b      	ldrb	r3, [r3, #0]
 8008fb4:	b21b      	sxth	r3, r3
 8008fb6:	4313      	orrs	r3, r2
 8008fb8:	b21b      	sxth	r3, r3
 8008fba:	b29b      	uxth	r3, r3
 8008fbc:	041b      	lsls	r3, r3, #16
 8008fbe:	68fa      	ldr	r2, [r7, #12]
 8008fc0:	4313      	orrs	r3, r2
 8008fc2:	60fb      	str	r3, [r7, #12]

	return cl;
 8008fc4:	68fb      	ldr	r3, [r7, #12]
}
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	3714      	adds	r7, #20
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	bc80      	pop	{r7}
 8008fce:	4770      	bx	lr

08008fd0 <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 8008fd0:	b480      	push	{r7}
 8008fd2:	b083      	sub	sp, #12
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	6078      	str	r0, [r7, #4]
 8008fd8:	6039      	str	r1, [r7, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	331a      	adds	r3, #26
 8008fde:	683a      	ldr	r2, [r7, #0]
 8008fe0:	b2d2      	uxtb	r2, r2
 8008fe2:	701a      	strb	r2, [r3, #0]
 8008fe4:	683b      	ldr	r3, [r7, #0]
 8008fe6:	b29b      	uxth	r3, r3
 8008fe8:	0a1b      	lsrs	r3, r3, #8
 8008fea:	b29a      	uxth	r2, r3
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	331b      	adds	r3, #27
 8008ff0:	b2d2      	uxtb	r2, r2
 8008ff2:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 8008ff4:	683b      	ldr	r3, [r7, #0]
 8008ff6:	0c1a      	lsrs	r2, r3, #16
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	3314      	adds	r3, #20
 8008ffc:	b2d2      	uxtb	r2, r2
 8008ffe:	701a      	strb	r2, [r3, #0]
 8009000:	683b      	ldr	r3, [r7, #0]
 8009002:	0c1b      	lsrs	r3, r3, #16
 8009004:	b29b      	uxth	r3, r3
 8009006:	0a1b      	lsrs	r3, r3, #8
 8009008:	b29a      	uxth	r2, r3
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	3315      	adds	r3, #21
 800900e:	b2d2      	uxtb	r2, r2
 8009010:	701a      	strb	r2, [r3, #0]
}
 8009012:	bf00      	nop
 8009014:	370c      	adds	r7, #12
 8009016:	46bd      	mov	sp, r7
 8009018:	bc80      	pop	{r7}
 800901a:	4770      	bx	lr

0800901c <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 800901c:	b580      	push	{r7, lr}
 800901e:	b086      	sub	sp, #24
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8009024:	2100      	movs	r1, #0
 8009026:	6878      	ldr	r0, [r7, #4]
 8009028:	f7ff fdd0 	bl	8008bcc <dir_sdi>
 800902c:	4603      	mov	r3, r0
 800902e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8009030:	7dfb      	ldrb	r3, [r7, #23]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d001      	beq.n	800903a <dir_find+0x1e>
 8009036:	7dfb      	ldrb	r3, [r7, #23]
 8009038:	e03b      	b.n	80090b2 <dir_find+0x96>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8009046:	4619      	mov	r1, r3
 8009048:	4610      	mov	r0, r2
 800904a:	f7ff f9d0 	bl	80083ee <move_window>
 800904e:	4603      	mov	r3, r0
 8009050:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8009052:	7dfb      	ldrb	r3, [r7, #23]
 8009054:	2b00      	cmp	r3, #0
 8009056:	d128      	bne.n	80090aa <dir_find+0x8e>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800905e:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 8009060:	693b      	ldr	r3, [r7, #16]
 8009062:	781b      	ldrb	r3, [r3, #0]
 8009064:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8009066:	7bfb      	ldrb	r3, [r7, #15]
 8009068:	2b00      	cmp	r3, #0
 800906a:	d102      	bne.n	8009072 <dir_find+0x56>
 800906c:	2304      	movs	r3, #4
 800906e:	75fb      	strb	r3, [r7, #23]
 8009070:	e01e      	b.n	80090b0 <dir_find+0x94>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
 8009072:	693b      	ldr	r3, [r7, #16]
 8009074:	330b      	adds	r3, #11
 8009076:	781b      	ldrb	r3, [r3, #0]
 8009078:	f003 0308 	and.w	r3, r3, #8
 800907c:	2b00      	cmp	r3, #0
 800907e:	d10a      	bne.n	8009096 <dir_find+0x7a>
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8009086:	220b      	movs	r2, #11
 8009088:	4619      	mov	r1, r3
 800908a:	6938      	ldr	r0, [r7, #16]
 800908c:	f7fe ff44 	bl	8007f18 <mem_cmp>
 8009090:	4603      	mov	r3, r0
 8009092:	2b00      	cmp	r3, #0
 8009094:	d00b      	beq.n	80090ae <dir_find+0x92>
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 8009096:	2100      	movs	r1, #0
 8009098:	6878      	ldr	r0, [r7, #4]
 800909a:	f7ff fe2b 	bl	8008cf4 <dir_next>
 800909e:	4603      	mov	r3, r0
 80090a0:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80090a2:	7dfb      	ldrb	r3, [r7, #23]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d0c8      	beq.n	800903a <dir_find+0x1e>
 80090a8:	e002      	b.n	80090b0 <dir_find+0x94>
		if (res != FR_OK) break;
 80090aa:	bf00      	nop
 80090ac:	e000      	b.n	80090b0 <dir_find+0x94>
			break;
 80090ae:	bf00      	nop

	return res;
 80090b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80090b2:	4618      	mov	r0, r3
 80090b4:	3718      	adds	r7, #24
 80090b6:	46bd      	mov	sp, r7
 80090b8:	bd80      	pop	{r7, pc}

080090ba <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80090ba:	b580      	push	{r7, lr}
 80090bc:	b084      	sub	sp, #16
 80090be:	af00      	add	r7, sp, #0
 80090c0:	6078      	str	r0, [r7, #4]
				res = dir_next(dp, 0);	/* Next entry */
			} while (res == FR_OK && --nent);
		}
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 80090c2:	2101      	movs	r1, #1
 80090c4:	6878      	ldr	r0, [r7, #4]
 80090c6:	f7ff ff0c 	bl	8008ee2 <dir_alloc>
 80090ca:	4603      	mov	r3, r0
 80090cc:	73fb      	strb	r3, [r7, #15]
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 80090ce:	7bfb      	ldrb	r3, [r7, #15]
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d126      	bne.n	8009122 <dir_register+0x68>
		res = move_window(dp->fs, dp->sect);
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80090e0:	4619      	mov	r1, r3
 80090e2:	4610      	mov	r0, r2
 80090e4:	f7ff f983 	bl	80083ee <move_window>
 80090e8:	4603      	mov	r3, r0
 80090ea:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80090ec:	7bfb      	ldrb	r3, [r7, #15]
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d117      	bne.n	8009122 <dir_register+0x68>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80090f8:	2220      	movs	r2, #32
 80090fa:	2100      	movs	r1, #0
 80090fc:	4618      	mov	r0, r3
 80090fe:	f7fe fef1 	bl	8007ee4 <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800910e:	220b      	movs	r2, #11
 8009110:	4619      	mov	r1, r3
 8009112:	f7fe fec9 	bl	8007ea8 <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			dp->fs->wflag = 1;
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800911c:	2201      	movs	r2, #1
 800911e:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
		}
	}

	return res;
 8009122:	7bfb      	ldrb	r3, [r7, #15]
}
 8009124:	4618      	mov	r0, r3
 8009126:	3710      	adds	r7, #16
 8009128:	46bd      	mov	sp, r7
 800912a:	bd80      	pop	{r7, pc}

0800912c <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800912c:	b480      	push	{r7}
 800912e:	b087      	sub	sp, #28
 8009130:	af00      	add	r7, sp, #0
 8009132:	6078      	str	r0, [r7, #4]
 8009134:	6039      	str	r1, [r7, #0]
	BYTE *dir;
#if _USE_LFN
	WCHAR w, *lfn;
#endif

	p = fno->fname;
 8009136:	683b      	ldr	r3, [r7, #0]
 8009138:	3309      	adds	r3, #9
 800913a:	613b      	str	r3, [r7, #16]
	if (dp->sect) {		/* Get SFN */
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8009142:	2b00      	cmp	r3, #0
 8009144:	d05a      	beq.n	80091fc <get_fileinfo+0xd0>
		dir = dp->dir;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800914c:	60bb      	str	r3, [r7, #8]
		i = 0;
 800914e:	2300      	movs	r3, #0
 8009150:	617b      	str	r3, [r7, #20]
		while (i < 11) {		/* Copy name body and extension */
 8009152:	e01c      	b.n	800918e <get_fileinfo+0x62>
			c = (TCHAR)dir[i++];
 8009154:	697b      	ldr	r3, [r7, #20]
 8009156:	1c5a      	adds	r2, r3, #1
 8009158:	617a      	str	r2, [r7, #20]
 800915a:	68ba      	ldr	r2, [r7, #8]
 800915c:	4413      	add	r3, r2
 800915e:	781b      	ldrb	r3, [r3, #0]
 8009160:	73fb      	strb	r3, [r7, #15]
			if (c == ' ') continue;				/* Skip padding spaces */
 8009162:	7bfb      	ldrb	r3, [r7, #15]
 8009164:	2b20      	cmp	r3, #32
 8009166:	d100      	bne.n	800916a <get_fileinfo+0x3e>
 8009168:	e011      	b.n	800918e <get_fileinfo+0x62>
			if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800916a:	7bfb      	ldrb	r3, [r7, #15]
 800916c:	2b05      	cmp	r3, #5
 800916e:	d101      	bne.n	8009174 <get_fileinfo+0x48>
 8009170:	23e5      	movs	r3, #229	; 0xe5
 8009172:	73fb      	strb	r3, [r7, #15]
			if (i == 9) *p++ = '.';				/* Insert a . if extension is exist */
 8009174:	697b      	ldr	r3, [r7, #20]
 8009176:	2b09      	cmp	r3, #9
 8009178:	d104      	bne.n	8009184 <get_fileinfo+0x58>
 800917a:	693b      	ldr	r3, [r7, #16]
 800917c:	1c5a      	adds	r2, r3, #1
 800917e:	613a      	str	r2, [r7, #16]
 8009180:	222e      	movs	r2, #46	; 0x2e
 8009182:	701a      	strb	r2, [r3, #0]
				c = c << 8 | dir[i++];
			c = ff_convert(c, 1);	/* OEM -> Unicode */
			if (!c) c = '?';
#endif
#endif
			*p++ = c;
 8009184:	693b      	ldr	r3, [r7, #16]
 8009186:	1c5a      	adds	r2, r3, #1
 8009188:	613a      	str	r2, [r7, #16]
 800918a:	7bfa      	ldrb	r2, [r7, #15]
 800918c:	701a      	strb	r2, [r3, #0]
		while (i < 11) {		/* Copy name body and extension */
 800918e:	697b      	ldr	r3, [r7, #20]
 8009190:	2b0a      	cmp	r3, #10
 8009192:	d9df      	bls.n	8009154 <get_fileinfo+0x28>
		}
		fno->fattrib = dir[DIR_Attr];				/* Attribute */
 8009194:	68bb      	ldr	r3, [r7, #8]
 8009196:	7ada      	ldrb	r2, [r3, #11]
 8009198:	683b      	ldr	r3, [r7, #0]
 800919a:	721a      	strb	r2, [r3, #8]
		fno->fsize = LD_DWORD(dir + DIR_FileSize);	/* Size */
 800919c:	68bb      	ldr	r3, [r7, #8]
 800919e:	331f      	adds	r3, #31
 80091a0:	781b      	ldrb	r3, [r3, #0]
 80091a2:	061a      	lsls	r2, r3, #24
 80091a4:	68bb      	ldr	r3, [r7, #8]
 80091a6:	331e      	adds	r3, #30
 80091a8:	781b      	ldrb	r3, [r3, #0]
 80091aa:	041b      	lsls	r3, r3, #16
 80091ac:	4313      	orrs	r3, r2
 80091ae:	68ba      	ldr	r2, [r7, #8]
 80091b0:	321d      	adds	r2, #29
 80091b2:	7812      	ldrb	r2, [r2, #0]
 80091b4:	0212      	lsls	r2, r2, #8
 80091b6:	4313      	orrs	r3, r2
 80091b8:	68ba      	ldr	r2, [r7, #8]
 80091ba:	321c      	adds	r2, #28
 80091bc:	7812      	ldrb	r2, [r2, #0]
 80091be:	431a      	orrs	r2, r3
 80091c0:	683b      	ldr	r3, [r7, #0]
 80091c2:	601a      	str	r2, [r3, #0]
		fno->fdate = LD_WORD(dir + DIR_WrtDate);	/* Date */
 80091c4:	68bb      	ldr	r3, [r7, #8]
 80091c6:	3319      	adds	r3, #25
 80091c8:	781b      	ldrb	r3, [r3, #0]
 80091ca:	021b      	lsls	r3, r3, #8
 80091cc:	b21a      	sxth	r2, r3
 80091ce:	68bb      	ldr	r3, [r7, #8]
 80091d0:	3318      	adds	r3, #24
 80091d2:	781b      	ldrb	r3, [r3, #0]
 80091d4:	b21b      	sxth	r3, r3
 80091d6:	4313      	orrs	r3, r2
 80091d8:	b21b      	sxth	r3, r3
 80091da:	b29a      	uxth	r2, r3
 80091dc:	683b      	ldr	r3, [r7, #0]
 80091de:	809a      	strh	r2, [r3, #4]
		fno->ftime = LD_WORD(dir + DIR_WrtTime);	/* Time */
 80091e0:	68bb      	ldr	r3, [r7, #8]
 80091e2:	3317      	adds	r3, #23
 80091e4:	781b      	ldrb	r3, [r3, #0]
 80091e6:	021b      	lsls	r3, r3, #8
 80091e8:	b21a      	sxth	r2, r3
 80091ea:	68bb      	ldr	r3, [r7, #8]
 80091ec:	3316      	adds	r3, #22
 80091ee:	781b      	ldrb	r3, [r3, #0]
 80091f0:	b21b      	sxth	r3, r3
 80091f2:	4313      	orrs	r3, r2
 80091f4:	b21b      	sxth	r3, r3
 80091f6:	b29a      	uxth	r2, r3
 80091f8:	683b      	ldr	r3, [r7, #0]
 80091fa:	80da      	strh	r2, [r3, #6]
	}
	*p = 0;		/* Terminate SFN string by a \0 */
 80091fc:	693b      	ldr	r3, [r7, #16]
 80091fe:	2200      	movs	r2, #0
 8009200:	701a      	strb	r2, [r3, #0]
			}
		}
		p[i] = 0;	/* Terminate LFN string by a \0 */
	}
#endif
}
 8009202:	bf00      	nop
 8009204:	371c      	adds	r7, #28
 8009206:	46bd      	mov	sp, r7
 8009208:	bc80      	pop	{r7}
 800920a:	4770      	bx	lr

0800920c <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800920c:	b580      	push	{r7, lr}
 800920e:	b088      	sub	sp, #32
 8009210:	af00      	add	r7, sp, #0
 8009212:	6078      	str	r0, [r7, #4]
 8009214:	6039      	str	r1, [r7, #0]
	BYTE b, c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 8009216:	683b      	ldr	r3, [r7, #0]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	60fb      	str	r3, [r7, #12]
 800921c:	e002      	b.n	8009224 <create_name+0x18>
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	3301      	adds	r3, #1
 8009222:	60fb      	str	r3, [r7, #12]
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	781b      	ldrb	r3, [r3, #0]
 8009228:	2b2f      	cmp	r3, #47	; 0x2f
 800922a:	d0f8      	beq.n	800921e <create_name+0x12>
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	781b      	ldrb	r3, [r3, #0]
 8009230:	2b5c      	cmp	r3, #92	; 0x5c
 8009232:	d0f4      	beq.n	800921e <create_name+0x12>
	sfn = dp->fn;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800923a:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800923c:	220b      	movs	r2, #11
 800923e:	2120      	movs	r1, #32
 8009240:	68b8      	ldr	r0, [r7, #8]
 8009242:	f7fe fe4f 	bl	8007ee4 <mem_set>
	si = i = b = 0; ni = 8;
 8009246:	2300      	movs	r3, #0
 8009248:	77fb      	strb	r3, [r7, #31]
 800924a:	2300      	movs	r3, #0
 800924c:	613b      	str	r3, [r7, #16]
 800924e:	693b      	ldr	r3, [r7, #16]
 8009250:	617b      	str	r3, [r7, #20]
 8009252:	2308      	movs	r3, #8
 8009254:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8009256:	697b      	ldr	r3, [r7, #20]
 8009258:	1c5a      	adds	r2, r3, #1
 800925a:	617a      	str	r2, [r7, #20]
 800925c:	68fa      	ldr	r2, [r7, #12]
 800925e:	4413      	add	r3, r2
 8009260:	781b      	ldrb	r3, [r3, #0]
 8009262:	77bb      	strb	r3, [r7, #30]
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 8009264:	7fbb      	ldrb	r3, [r7, #30]
 8009266:	2b20      	cmp	r3, #32
 8009268:	d953      	bls.n	8009312 <create_name+0x106>
 800926a:	7fbb      	ldrb	r3, [r7, #30]
 800926c:	2b2f      	cmp	r3, #47	; 0x2f
 800926e:	d050      	beq.n	8009312 <create_name+0x106>
 8009270:	7fbb      	ldrb	r3, [r7, #30]
 8009272:	2b5c      	cmp	r3, #92	; 0x5c
 8009274:	d04d      	beq.n	8009312 <create_name+0x106>
		if (c == '.' || i >= ni) {
 8009276:	7fbb      	ldrb	r3, [r7, #30]
 8009278:	2b2e      	cmp	r3, #46	; 0x2e
 800927a:	d003      	beq.n	8009284 <create_name+0x78>
 800927c:	693a      	ldr	r2, [r7, #16]
 800927e:	69bb      	ldr	r3, [r7, #24]
 8009280:	429a      	cmp	r2, r3
 8009282:	d30f      	bcc.n	80092a4 <create_name+0x98>
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 8009284:	69bb      	ldr	r3, [r7, #24]
 8009286:	2b08      	cmp	r3, #8
 8009288:	d102      	bne.n	8009290 <create_name+0x84>
 800928a:	7fbb      	ldrb	r3, [r7, #30]
 800928c:	2b2e      	cmp	r3, #46	; 0x2e
 800928e:	d001      	beq.n	8009294 <create_name+0x88>
 8009290:	2306      	movs	r3, #6
 8009292:	e073      	b.n	800937c <create_name+0x170>
			i = 8; ni = 11;
 8009294:	2308      	movs	r3, #8
 8009296:	613b      	str	r3, [r7, #16]
 8009298:	230b      	movs	r3, #11
 800929a:	61bb      	str	r3, [r7, #24]
			b <<= 2; continue;
 800929c:	7ffb      	ldrb	r3, [r7, #31]
 800929e:	009b      	lsls	r3, r3, #2
 80092a0:	77fb      	strb	r3, [r7, #31]
 80092a2:	e035      	b.n	8009310 <create_name+0x104>
		}
		if (c >= 0x80) {				/* Extended character? */
 80092a4:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	da08      	bge.n	80092be <create_name+0xb2>
			b |= 3;						/* Eliminate NT flag */
 80092ac:	7ffb      	ldrb	r3, [r7, #31]
 80092ae:	f043 0303 	orr.w	r3, r3, #3
 80092b2:	77fb      	strb	r3, [r7, #31]
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80092b4:	7fbb      	ldrb	r3, [r7, #30]
 80092b6:	3b80      	subs	r3, #128	; 0x80
 80092b8:	4a32      	ldr	r2, [pc, #200]	; (8009384 <create_name+0x178>)
 80092ba:	5cd3      	ldrb	r3, [r2, r3]
 80092bc:	77bb      	strb	r3, [r7, #30]
			if (!IsDBCS2(d) || i >= ni - 1)	/* Reject invalid DBC */
				return FR_INVALID_NAME;
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c))	/* Reject illegal chrs for SFN */
 80092be:	7fbb      	ldrb	r3, [r7, #30]
 80092c0:	4619      	mov	r1, r3
 80092c2:	4831      	ldr	r0, [pc, #196]	; (8009388 <create_name+0x17c>)
 80092c4:	f7fe fe4e 	bl	8007f64 <chk_chr>
 80092c8:	4603      	mov	r3, r0
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d001      	beq.n	80092d2 <create_name+0xc6>
				return FR_INVALID_NAME;
 80092ce:	2306      	movs	r3, #6
 80092d0:	e054      	b.n	800937c <create_name+0x170>
			if (IsUpper(c)) {			/* ASCII large capital? */
 80092d2:	7fbb      	ldrb	r3, [r7, #30]
 80092d4:	2b40      	cmp	r3, #64	; 0x40
 80092d6:	d907      	bls.n	80092e8 <create_name+0xdc>
 80092d8:	7fbb      	ldrb	r3, [r7, #30]
 80092da:	2b5a      	cmp	r3, #90	; 0x5a
 80092dc:	d804      	bhi.n	80092e8 <create_name+0xdc>
				b |= 2;
 80092de:	7ffb      	ldrb	r3, [r7, #31]
 80092e0:	f043 0302 	orr.w	r3, r3, #2
 80092e4:	77fb      	strb	r3, [r7, #31]
 80092e6:	e00c      	b.n	8009302 <create_name+0xf6>
			} else {
				if (IsLower(c)) {		/* ASCII small capital? */
 80092e8:	7fbb      	ldrb	r3, [r7, #30]
 80092ea:	2b60      	cmp	r3, #96	; 0x60
 80092ec:	d909      	bls.n	8009302 <create_name+0xf6>
 80092ee:	7fbb      	ldrb	r3, [r7, #30]
 80092f0:	2b7a      	cmp	r3, #122	; 0x7a
 80092f2:	d806      	bhi.n	8009302 <create_name+0xf6>
					b |= 1; c -= 0x20;
 80092f4:	7ffb      	ldrb	r3, [r7, #31]
 80092f6:	f043 0301 	orr.w	r3, r3, #1
 80092fa:	77fb      	strb	r3, [r7, #31]
 80092fc:	7fbb      	ldrb	r3, [r7, #30]
 80092fe:	3b20      	subs	r3, #32
 8009300:	77bb      	strb	r3, [r7, #30]
				}
			}
			sfn[i++] = c;
 8009302:	693b      	ldr	r3, [r7, #16]
 8009304:	1c5a      	adds	r2, r3, #1
 8009306:	613a      	str	r2, [r7, #16]
 8009308:	68ba      	ldr	r2, [r7, #8]
 800930a:	4413      	add	r3, r2
 800930c:	7fba      	ldrb	r2, [r7, #30]
 800930e:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8009310:	e7a1      	b.n	8009256 <create_name+0x4a>
		}
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8009312:	68fa      	ldr	r2, [r7, #12]
 8009314:	697b      	ldr	r3, [r7, #20]
 8009316:	441a      	add	r2, r3
 8009318:	683b      	ldr	r3, [r7, #0]
 800931a:	601a      	str	r2, [r3, #0]
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 800931c:	7fbb      	ldrb	r3, [r7, #30]
 800931e:	2b20      	cmp	r3, #32
 8009320:	d801      	bhi.n	8009326 <create_name+0x11a>
 8009322:	2304      	movs	r3, #4
 8009324:	e000      	b.n	8009328 <create_name+0x11c>
 8009326:	2300      	movs	r3, #0
 8009328:	77bb      	strb	r3, [r7, #30]

	if (!i) return FR_INVALID_NAME;		/* Reject nul string */
 800932a:	693b      	ldr	r3, [r7, #16]
 800932c:	2b00      	cmp	r3, #0
 800932e:	d101      	bne.n	8009334 <create_name+0x128>
 8009330:	2306      	movs	r3, #6
 8009332:	e023      	b.n	800937c <create_name+0x170>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* When first character collides with DDEM, replace it with RDDEM */
 8009334:	68bb      	ldr	r3, [r7, #8]
 8009336:	781b      	ldrb	r3, [r3, #0]
 8009338:	2be5      	cmp	r3, #229	; 0xe5
 800933a:	d102      	bne.n	8009342 <create_name+0x136>
 800933c:	68bb      	ldr	r3, [r7, #8]
 800933e:	2205      	movs	r2, #5
 8009340:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 8009342:	69bb      	ldr	r3, [r7, #24]
 8009344:	2b08      	cmp	r3, #8
 8009346:	d102      	bne.n	800934e <create_name+0x142>
 8009348:	7ffb      	ldrb	r3, [r7, #31]
 800934a:	009b      	lsls	r3, r3, #2
 800934c:	77fb      	strb	r3, [r7, #31]
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 800934e:	7ffb      	ldrb	r3, [r7, #31]
 8009350:	f003 0303 	and.w	r3, r3, #3
 8009354:	2b01      	cmp	r3, #1
 8009356:	d103      	bne.n	8009360 <create_name+0x154>
 8009358:	7fbb      	ldrb	r3, [r7, #30]
 800935a:	f043 0310 	orr.w	r3, r3, #16
 800935e:	77bb      	strb	r3, [r7, #30]
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 8009360:	7ffb      	ldrb	r3, [r7, #31]
 8009362:	f003 030c 	and.w	r3, r3, #12
 8009366:	2b04      	cmp	r3, #4
 8009368:	d103      	bne.n	8009372 <create_name+0x166>
 800936a:	7fbb      	ldrb	r3, [r7, #30]
 800936c:	f043 0308 	orr.w	r3, r3, #8
 8009370:	77bb      	strb	r3, [r7, #30]

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */
 8009372:	68bb      	ldr	r3, [r7, #8]
 8009374:	330b      	adds	r3, #11
 8009376:	7fba      	ldrb	r2, [r7, #30]
 8009378:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800937a:	2300      	movs	r3, #0
#endif
}
 800937c:	4618      	mov	r0, r3
 800937e:	3720      	adds	r7, #32
 8009380:	46bd      	mov	sp, r7
 8009382:	bd80      	pop	{r7, pc}
 8009384:	0800e748 	.word	0x0800e748
 8009388:	0800e6e4 	.word	0x0800e6e4

0800938c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800938c:	b580      	push	{r7, lr}
 800938e:	b084      	sub	sp, #16
 8009390:	af00      	add	r7, sp, #0
 8009392:	6078      	str	r0, [r7, #4]
 8009394:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8009396:	683b      	ldr	r3, [r7, #0]
 8009398:	781b      	ldrb	r3, [r3, #0]
 800939a:	2b2f      	cmp	r3, #47	; 0x2f
 800939c:	d003      	beq.n	80093a6 <follow_path+0x1a>
 800939e:	683b      	ldr	r3, [r7, #0]
 80093a0:	781b      	ldrb	r3, [r3, #0]
 80093a2:	2b5c      	cmp	r3, #92	; 0x5c
 80093a4:	d102      	bne.n	80093ac <follow_path+0x20>
		path++;
 80093a6:	683b      	ldr	r3, [r7, #0]
 80093a8:	3301      	adds	r3, #1
 80093aa:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	2200      	movs	r2, #0
 80093b0:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80093b4:	683b      	ldr	r3, [r7, #0]
 80093b6:	781b      	ldrb	r3, [r3, #0]
 80093b8:	2b1f      	cmp	r3, #31
 80093ba:	d80a      	bhi.n	80093d2 <follow_path+0x46>
		res = dir_sdi(dp, 0);
 80093bc:	2100      	movs	r1, #0
 80093be:	6878      	ldr	r0, [r7, #4]
 80093c0:	f7ff fc04 	bl	8008bcc <dir_sdi>
 80093c4:	4603      	mov	r3, r0
 80093c6:	73fb      	strb	r3, [r7, #15]
		dp->dir = 0;
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	2200      	movs	r2, #0
 80093cc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80093d0:	e045      	b.n	800945e <follow_path+0xd2>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80093d2:	463b      	mov	r3, r7
 80093d4:	4619      	mov	r1, r3
 80093d6:	6878      	ldr	r0, [r7, #4]
 80093d8:	f7ff ff18 	bl	800920c <create_name>
 80093dc:	4603      	mov	r3, r0
 80093de:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 80093e0:	7bfb      	ldrb	r3, [r7, #15]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d136      	bne.n	8009454 <follow_path+0xc8>
			res = dir_find(dp);				/* Find an object with the sagment name */
 80093e6:	6878      	ldr	r0, [r7, #4]
 80093e8:	f7ff fe18 	bl	800901c <dir_find>
 80093ec:	4603      	mov	r3, r0
 80093ee:	73fb      	strb	r3, [r7, #15]
			ns = dp->fn[NSFLAG];
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80093f6:	7adb      	ldrb	r3, [r3, #11]
 80093f8:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 80093fa:	7bfb      	ldrb	r3, [r7, #15]
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d00a      	beq.n	8009416 <follow_path+0x8a>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8009400:	7bfb      	ldrb	r3, [r7, #15]
 8009402:	2b04      	cmp	r3, #4
 8009404:	d128      	bne.n	8009458 <follow_path+0xcc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8009406:	7bbb      	ldrb	r3, [r7, #14]
 8009408:	f003 0304 	and.w	r3, r3, #4
 800940c:	2b00      	cmp	r3, #0
 800940e:	d123      	bne.n	8009458 <follow_path+0xcc>
 8009410:	2305      	movs	r3, #5
 8009412:	73fb      	strb	r3, [r7, #15]
					}
				}
				break;
 8009414:	e020      	b.n	8009458 <follow_path+0xcc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009416:	7bbb      	ldrb	r3, [r7, #14]
 8009418:	f003 0304 	and.w	r3, r3, #4
 800941c:	2b00      	cmp	r3, #0
 800941e:	d11d      	bne.n	800945c <follow_path+0xd0>
			dir = dp->dir;						/* Follow the sub-directory */
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8009426:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 8009428:	68bb      	ldr	r3, [r7, #8]
 800942a:	330b      	adds	r3, #11
 800942c:	781b      	ldrb	r3, [r3, #0]
 800942e:	f003 0310 	and.w	r3, r3, #16
 8009432:	2b00      	cmp	r3, #0
 8009434:	d102      	bne.n	800943c <follow_path+0xb0>
				res = FR_NO_PATH; break;
 8009436:	2305      	movs	r3, #5
 8009438:	73fb      	strb	r3, [r7, #15]
 800943a:	e010      	b.n	800945e <follow_path+0xd2>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009442:	68b9      	ldr	r1, [r7, #8]
 8009444:	4618      	mov	r0, r3
 8009446:	f7ff fd96 	bl	8008f76 <ld_clust>
 800944a:	4602      	mov	r2, r0
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009452:	e7be      	b.n	80093d2 <follow_path+0x46>
			if (res != FR_OK) break;
 8009454:	bf00      	nop
 8009456:	e002      	b.n	800945e <follow_path+0xd2>
				break;
 8009458:	bf00      	nop
 800945a:	e000      	b.n	800945e <follow_path+0xd2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800945c:	bf00      	nop
		}
	}

	return res;
 800945e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009460:	4618      	mov	r0, r3
 8009462:	3710      	adds	r7, #16
 8009464:	46bd      	mov	sp, r7
 8009466:	bd80      	pop	{r7, pc}

08009468 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8009468:	b480      	push	{r7}
 800946a:	b087      	sub	sp, #28
 800946c:	af00      	add	r7, sp, #0
 800946e:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8009470:	f04f 33ff 	mov.w	r3, #4294967295
 8009474:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	2b00      	cmp	r3, #0
 800947c:	d031      	beq.n	80094e2 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	617b      	str	r3, [r7, #20]
 8009484:	e002      	b.n	800948c <get_ldnumber+0x24>
 8009486:	697b      	ldr	r3, [r7, #20]
 8009488:	3301      	adds	r3, #1
 800948a:	617b      	str	r3, [r7, #20]
 800948c:	697b      	ldr	r3, [r7, #20]
 800948e:	781b      	ldrb	r3, [r3, #0]
 8009490:	2b20      	cmp	r3, #32
 8009492:	d903      	bls.n	800949c <get_ldnumber+0x34>
 8009494:	697b      	ldr	r3, [r7, #20]
 8009496:	781b      	ldrb	r3, [r3, #0]
 8009498:	2b3a      	cmp	r3, #58	; 0x3a
 800949a:	d1f4      	bne.n	8009486 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800949c:	697b      	ldr	r3, [r7, #20]
 800949e:	781b      	ldrb	r3, [r3, #0]
 80094a0:	2b3a      	cmp	r3, #58	; 0x3a
 80094a2:	d11c      	bne.n	80094de <get_ldnumber+0x76>
			tp = *path;
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	1c5a      	adds	r2, r3, #1
 80094ae:	60fa      	str	r2, [r7, #12]
 80094b0:	781b      	ldrb	r3, [r3, #0]
 80094b2:	3b30      	subs	r3, #48	; 0x30
 80094b4:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80094b6:	68bb      	ldr	r3, [r7, #8]
 80094b8:	2b09      	cmp	r3, #9
 80094ba:	d80e      	bhi.n	80094da <get_ldnumber+0x72>
 80094bc:	68fa      	ldr	r2, [r7, #12]
 80094be:	697b      	ldr	r3, [r7, #20]
 80094c0:	429a      	cmp	r2, r3
 80094c2:	d10a      	bne.n	80094da <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80094c4:	68bb      	ldr	r3, [r7, #8]
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d107      	bne.n	80094da <get_ldnumber+0x72>
					vol = (int)i;
 80094ca:	68bb      	ldr	r3, [r7, #8]
 80094cc:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80094ce:	697b      	ldr	r3, [r7, #20]
 80094d0:	3301      	adds	r3, #1
 80094d2:	617b      	str	r3, [r7, #20]
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	697a      	ldr	r2, [r7, #20]
 80094d8:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80094da:	693b      	ldr	r3, [r7, #16]
 80094dc:	e002      	b.n	80094e4 <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80094de:	2300      	movs	r3, #0
 80094e0:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80094e2:	693b      	ldr	r3, [r7, #16]
}
 80094e4:	4618      	mov	r0, r3
 80094e6:	371c      	adds	r7, #28
 80094e8:	46bd      	mov	sp, r7
 80094ea:	bc80      	pop	{r7}
 80094ec:	4770      	bx	lr
	...

080094f0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 80094f0:	b580      	push	{r7, lr}
 80094f2:	b082      	sub	sp, #8
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	6078      	str	r0, [r7, #4]
 80094f8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	2200      	movs	r2, #0
 80094fe:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	f04f 32ff 	mov.w	r2, #4294967295
 8009508:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 800950c:	6839      	ldr	r1, [r7, #0]
 800950e:	6878      	ldr	r0, [r7, #4]
 8009510:	f7fe ff6d 	bl	80083ee <move_window>
 8009514:	4603      	mov	r3, r0
 8009516:	2b00      	cmp	r3, #0
 8009518:	d001      	beq.n	800951e <check_fs+0x2e>
		return 3;
 800951a:	2303      	movs	r3, #3
 800951c:	e04a      	b.n	80095b4 <check_fs+0xc4>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009524:	3301      	adds	r3, #1
 8009526:	781b      	ldrb	r3, [r3, #0]
 8009528:	021b      	lsls	r3, r3, #8
 800952a:	b21a      	sxth	r2, r3
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8009532:	b21b      	sxth	r3, r3
 8009534:	4313      	orrs	r3, r2
 8009536:	b21b      	sxth	r3, r3
 8009538:	4a20      	ldr	r2, [pc, #128]	; (80095bc <check_fs+0xcc>)
 800953a:	4293      	cmp	r3, r2
 800953c:	d001      	beq.n	8009542 <check_fs+0x52>
		return 2;
 800953e:	2302      	movs	r3, #2
 8009540:	e038      	b.n	80095b4 <check_fs+0xc4>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	3336      	adds	r3, #54	; 0x36
 8009546:	3303      	adds	r3, #3
 8009548:	781b      	ldrb	r3, [r3, #0]
 800954a:	061a      	lsls	r2, r3, #24
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	3336      	adds	r3, #54	; 0x36
 8009550:	3302      	adds	r3, #2
 8009552:	781b      	ldrb	r3, [r3, #0]
 8009554:	041b      	lsls	r3, r3, #16
 8009556:	4313      	orrs	r3, r2
 8009558:	687a      	ldr	r2, [r7, #4]
 800955a:	3236      	adds	r2, #54	; 0x36
 800955c:	3201      	adds	r2, #1
 800955e:	7812      	ldrb	r2, [r2, #0]
 8009560:	0212      	lsls	r2, r2, #8
 8009562:	4313      	orrs	r3, r2
 8009564:	687a      	ldr	r2, [r7, #4]
 8009566:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
 800956a:	4313      	orrs	r3, r2
 800956c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8009570:	4a13      	ldr	r2, [pc, #76]	; (80095c0 <check_fs+0xd0>)
 8009572:	4293      	cmp	r3, r2
 8009574:	d101      	bne.n	800957a <check_fs+0x8a>
		return 0;
 8009576:	2300      	movs	r3, #0
 8009578:	e01c      	b.n	80095b4 <check_fs+0xc4>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	3352      	adds	r3, #82	; 0x52
 800957e:	3303      	adds	r3, #3
 8009580:	781b      	ldrb	r3, [r3, #0]
 8009582:	061a      	lsls	r2, r3, #24
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	3352      	adds	r3, #82	; 0x52
 8009588:	3302      	adds	r3, #2
 800958a:	781b      	ldrb	r3, [r3, #0]
 800958c:	041b      	lsls	r3, r3, #16
 800958e:	4313      	orrs	r3, r2
 8009590:	687a      	ldr	r2, [r7, #4]
 8009592:	3252      	adds	r2, #82	; 0x52
 8009594:	3201      	adds	r2, #1
 8009596:	7812      	ldrb	r2, [r2, #0]
 8009598:	0212      	lsls	r2, r2, #8
 800959a:	4313      	orrs	r3, r2
 800959c:	687a      	ldr	r2, [r7, #4]
 800959e:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 80095a2:	4313      	orrs	r3, r2
 80095a4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80095a8:	4a05      	ldr	r2, [pc, #20]	; (80095c0 <check_fs+0xd0>)
 80095aa:	4293      	cmp	r3, r2
 80095ac:	d101      	bne.n	80095b2 <check_fs+0xc2>
		return 0;
 80095ae:	2300      	movs	r3, #0
 80095b0:	e000      	b.n	80095b4 <check_fs+0xc4>

	return 1;
 80095b2:	2301      	movs	r3, #1
}
 80095b4:	4618      	mov	r0, r3
 80095b6:	3708      	adds	r7, #8
 80095b8:	46bd      	mov	sp, r7
 80095ba:	bd80      	pop	{r7, pc}
 80095bc:	ffffaa55 	.word	0xffffaa55
 80095c0:	00544146 	.word	0x00544146

080095c4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 80095c4:	b580      	push	{r7, lr}
 80095c6:	b096      	sub	sp, #88	; 0x58
 80095c8:	af00      	add	r7, sp, #0
 80095ca:	60f8      	str	r0, [r7, #12]
 80095cc:	60b9      	str	r1, [r7, #8]
 80095ce:	4613      	mov	r3, r2
 80095d0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	2200      	movs	r2, #0
 80095d6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80095d8:	68b8      	ldr	r0, [r7, #8]
 80095da:	f7ff ff45 	bl	8009468 <get_ldnumber>
 80095de:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80095e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	da01      	bge.n	80095ea <find_volume+0x26>
 80095e6:	230b      	movs	r3, #11
 80095e8:	e2b0      	b.n	8009b4c <find_volume+0x588>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80095ea:	4aa1      	ldr	r2, [pc, #644]	; (8009870 <find_volume+0x2ac>)
 80095ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80095ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80095f2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80095f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d101      	bne.n	80095fe <find_volume+0x3a>
 80095fa:	230c      	movs	r3, #12
 80095fc:	e2a6      	b.n	8009b4c <find_volume+0x588>

	ENTER_FF(fs);						/* Lock the volume */
 80095fe:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009600:	f7fe fcca 	bl	8007f98 <lock_fs>
 8009604:	4603      	mov	r3, r0
 8009606:	2b00      	cmp	r3, #0
 8009608:	d101      	bne.n	800960e <find_volume+0x4a>
 800960a:	230f      	movs	r3, #15
 800960c:	e29e      	b.n	8009b4c <find_volume+0x588>
	*rfs = fs;							/* Return pointer to the file system object */
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009612:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 8009614:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009616:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800961a:	2b00      	cmp	r3, #0
 800961c:	d01b      	beq.n	8009656 <find_volume+0x92>
		stat = disk_status(fs->drv);
 800961e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009620:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8009624:	4618      	mov	r0, r3
 8009626:	f7fe fba1 	bl	8007d6c <disk_status>
 800962a:	4603      	mov	r3, r0
 800962c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8009630:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009634:	f003 0301 	and.w	r3, r3, #1
 8009638:	2b00      	cmp	r3, #0
 800963a:	d10c      	bne.n	8009656 <find_volume+0x92>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 800963c:	79fb      	ldrb	r3, [r7, #7]
 800963e:	2b00      	cmp	r3, #0
 8009640:	d007      	beq.n	8009652 <find_volume+0x8e>
 8009642:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009646:	f003 0304 	and.w	r3, r3, #4
 800964a:	2b00      	cmp	r3, #0
 800964c:	d001      	beq.n	8009652 <find_volume+0x8e>
				return FR_WRITE_PROTECTED;
 800964e:	230a      	movs	r3, #10
 8009650:	e27c      	b.n	8009b4c <find_volume+0x588>
			return FR_OK;				/* The file system object is valid */
 8009652:	2300      	movs	r3, #0
 8009654:	e27a      	b.n	8009b4c <find_volume+0x588>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8009656:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009658:	2200      	movs	r2, #0
 800965a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800965e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009660:	b2da      	uxtb	r2, r3
 8009662:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009664:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8009668:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800966a:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800966e:	4618      	mov	r0, r3
 8009670:	f7fe fb96 	bl	8007da0 <disk_initialize>
 8009674:	4603      	mov	r3, r0
 8009676:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 800967a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800967e:	f003 0301 	and.w	r3, r3, #1
 8009682:	2b00      	cmp	r3, #0
 8009684:	d001      	beq.n	800968a <find_volume+0xc6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8009686:	2303      	movs	r3, #3
 8009688:	e260      	b.n	8009b4c <find_volume+0x588>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 800968a:	79fb      	ldrb	r3, [r7, #7]
 800968c:	2b00      	cmp	r3, #0
 800968e:	d007      	beq.n	80096a0 <find_volume+0xdc>
 8009690:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009694:	f003 0304 	and.w	r3, r3, #4
 8009698:	2b00      	cmp	r3, #0
 800969a:	d001      	beq.n	80096a0 <find_volume+0xdc>
		return FR_WRITE_PROTECTED;
 800969c:	230a      	movs	r3, #10
 800969e:	e255      	b.n	8009b4c <find_volume+0x588>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 80096a0:	2300      	movs	r3, #0
 80096a2:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 80096a4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80096a6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80096a8:	f7ff ff22 	bl	80094f0 <check_fs>
 80096ac:	4603      	mov	r3, r0
 80096ae:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 80096b2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80096b6:	2b01      	cmp	r3, #1
 80096b8:	d153      	bne.n	8009762 <find_volume+0x19e>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 80096ba:	2300      	movs	r3, #0
 80096bc:	643b      	str	r3, [r7, #64]	; 0x40
 80096be:	e028      	b.n	8009712 <find_volume+0x14e>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 80096c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80096c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80096c4:	011b      	lsls	r3, r3, #4
 80096c6:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80096ca:	4413      	add	r3, r2
 80096cc:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 80096ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096d0:	3304      	adds	r3, #4
 80096d2:	781b      	ldrb	r3, [r3, #0]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d012      	beq.n	80096fe <find_volume+0x13a>
 80096d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096da:	330b      	adds	r3, #11
 80096dc:	781b      	ldrb	r3, [r3, #0]
 80096de:	061a      	lsls	r2, r3, #24
 80096e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096e2:	330a      	adds	r3, #10
 80096e4:	781b      	ldrb	r3, [r3, #0]
 80096e6:	041b      	lsls	r3, r3, #16
 80096e8:	4313      	orrs	r3, r2
 80096ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80096ec:	3209      	adds	r2, #9
 80096ee:	7812      	ldrb	r2, [r2, #0]
 80096f0:	0212      	lsls	r2, r2, #8
 80096f2:	4313      	orrs	r3, r2
 80096f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80096f6:	3208      	adds	r2, #8
 80096f8:	7812      	ldrb	r2, [r2, #0]
 80096fa:	431a      	orrs	r2, r3
 80096fc:	e000      	b.n	8009700 <find_volume+0x13c>
 80096fe:	2200      	movs	r2, #0
 8009700:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009702:	009b      	lsls	r3, r3, #2
 8009704:	3358      	adds	r3, #88	; 0x58
 8009706:	443b      	add	r3, r7
 8009708:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 800970c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800970e:	3301      	adds	r3, #1
 8009710:	643b      	str	r3, [r7, #64]	; 0x40
 8009712:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009714:	2b03      	cmp	r3, #3
 8009716:	d9d3      	bls.n	80096c0 <find_volume+0xfc>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 8009718:	2300      	movs	r3, #0
 800971a:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800971c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800971e:	2b00      	cmp	r3, #0
 8009720:	d002      	beq.n	8009728 <find_volume+0x164>
 8009722:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009724:	3b01      	subs	r3, #1
 8009726:	643b      	str	r3, [r7, #64]	; 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 8009728:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800972a:	009b      	lsls	r3, r3, #2
 800972c:	3358      	adds	r3, #88	; 0x58
 800972e:	443b      	add	r3, r7
 8009730:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8009734:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8009736:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009738:	2b00      	cmp	r3, #0
 800973a:	d005      	beq.n	8009748 <find_volume+0x184>
 800973c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800973e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009740:	f7ff fed6 	bl	80094f0 <check_fs>
 8009744:	4603      	mov	r3, r0
 8009746:	e000      	b.n	800974a <find_volume+0x186>
 8009748:	2302      	movs	r3, #2
 800974a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 800974e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009752:	2b00      	cmp	r3, #0
 8009754:	d005      	beq.n	8009762 <find_volume+0x19e>
 8009756:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009758:	3301      	adds	r3, #1
 800975a:	643b      	str	r3, [r7, #64]	; 0x40
 800975c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800975e:	2b03      	cmp	r3, #3
 8009760:	d9e2      	bls.n	8009728 <find_volume+0x164>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8009762:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009766:	2b03      	cmp	r3, #3
 8009768:	d101      	bne.n	800976e <find_volume+0x1aa>
 800976a:	2301      	movs	r3, #1
 800976c:	e1ee      	b.n	8009b4c <find_volume+0x588>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 800976e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009772:	2b00      	cmp	r3, #0
 8009774:	d001      	beq.n	800977a <find_volume+0x1b6>
 8009776:	230d      	movs	r3, #13
 8009778:	e1e8      	b.n	8009b4c <find_volume+0x588>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800977a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800977c:	7b1b      	ldrb	r3, [r3, #12]
 800977e:	021b      	lsls	r3, r3, #8
 8009780:	b21a      	sxth	r2, r3
 8009782:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009784:	7adb      	ldrb	r3, [r3, #11]
 8009786:	b21b      	sxth	r3, r3
 8009788:	4313      	orrs	r3, r2
 800978a:	b21b      	sxth	r3, r3
 800978c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009790:	d001      	beq.n	8009796 <find_volume+0x1d2>
		return FR_NO_FILESYSTEM;
 8009792:	230d      	movs	r3, #13
 8009794:	e1da      	b.n	8009b4c <find_volume+0x588>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 8009796:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009798:	7ddb      	ldrb	r3, [r3, #23]
 800979a:	021b      	lsls	r3, r3, #8
 800979c:	b21a      	sxth	r2, r3
 800979e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097a0:	7d9b      	ldrb	r3, [r3, #22]
 80097a2:	b21b      	sxth	r3, r3
 80097a4:	4313      	orrs	r3, r2
 80097a6:	b21b      	sxth	r3, r3
 80097a8:	b29b      	uxth	r3, r3
 80097aa:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 80097ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d112      	bne.n	80097d8 <find_volume+0x214>
 80097b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097b4:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80097b8:	061a      	lsls	r2, r3, #24
 80097ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097bc:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80097c0:	041b      	lsls	r3, r3, #16
 80097c2:	4313      	orrs	r3, r2
 80097c4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80097c6:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 80097ca:	0212      	lsls	r2, r2, #8
 80097cc:	4313      	orrs	r3, r2
 80097ce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80097d0:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 80097d4:	4313      	orrs	r3, r2
 80097d6:	64fb      	str	r3, [r7, #76]	; 0x4c
	fs->fsize = fasize;
 80097d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097da:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80097dc:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 80097e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097e2:	7c1a      	ldrb	r2, [r3, #16]
 80097e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097e6:	f883 2203 	strb.w	r2, [r3, #515]	; 0x203
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 80097ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097ec:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 80097f0:	2b01      	cmp	r3, #1
 80097f2:	d006      	beq.n	8009802 <find_volume+0x23e>
 80097f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097f6:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 80097fa:	2b02      	cmp	r3, #2
 80097fc:	d001      	beq.n	8009802 <find_volume+0x23e>
		return FR_NO_FILESYSTEM;
 80097fe:	230d      	movs	r3, #13
 8009800:	e1a4      	b.n	8009b4c <find_volume+0x588>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 8009802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009804:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8009808:	461a      	mov	r2, r3
 800980a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800980c:	fb02 f303 	mul.w	r3, r2, r3
 8009810:	64fb      	str	r3, [r7, #76]	; 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 8009812:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009814:	7b5a      	ldrb	r2, [r3, #13]
 8009816:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009818:	f883 2202 	strb.w	r2, [r3, #514]	; 0x202
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 800981c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800981e:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8009822:	2b00      	cmp	r3, #0
 8009824:	d00a      	beq.n	800983c <find_volume+0x278>
 8009826:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009828:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800982c:	461a      	mov	r2, r3
 800982e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009830:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8009834:	3b01      	subs	r3, #1
 8009836:	4013      	ands	r3, r2
 8009838:	2b00      	cmp	r3, #0
 800983a:	d001      	beq.n	8009840 <find_volume+0x27c>
		return FR_NO_FILESYSTEM;
 800983c:	230d      	movs	r3, #13
 800983e:	e185      	b.n	8009b4c <find_volume+0x588>

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8009840:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009842:	7c9b      	ldrb	r3, [r3, #18]
 8009844:	021b      	lsls	r3, r3, #8
 8009846:	b21a      	sxth	r2, r3
 8009848:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800984a:	7c5b      	ldrb	r3, [r3, #17]
 800984c:	b21b      	sxth	r3, r3
 800984e:	4313      	orrs	r3, r2
 8009850:	b21b      	sxth	r3, r3
 8009852:	b29a      	uxth	r2, r3
 8009854:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009856:	f8a3 2208 	strh.w	r2, [r3, #520]	; 0x208
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 800985a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800985c:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8009860:	f003 030f 	and.w	r3, r3, #15
 8009864:	b29b      	uxth	r3, r3
 8009866:	2b00      	cmp	r3, #0
 8009868:	d004      	beq.n	8009874 <find_volume+0x2b0>
		return FR_NO_FILESYSTEM;
 800986a:	230d      	movs	r3, #13
 800986c:	e16e      	b.n	8009b4c <find_volume+0x588>
 800986e:	bf00      	nop
 8009870:	20000ab0 	.word	0x20000ab0

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 8009874:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009876:	7d1b      	ldrb	r3, [r3, #20]
 8009878:	021b      	lsls	r3, r3, #8
 800987a:	b21a      	sxth	r2, r3
 800987c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800987e:	7cdb      	ldrb	r3, [r3, #19]
 8009880:	b21b      	sxth	r3, r3
 8009882:	4313      	orrs	r3, r2
 8009884:	b21b      	sxth	r3, r3
 8009886:	b29b      	uxth	r3, r3
 8009888:	64bb      	str	r3, [r7, #72]	; 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 800988a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800988c:	2b00      	cmp	r3, #0
 800988e:	d112      	bne.n	80098b6 <find_volume+0x2f2>
 8009890:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009892:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8009896:	061a      	lsls	r2, r3, #24
 8009898:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800989a:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800989e:	041b      	lsls	r3, r3, #16
 80098a0:	4313      	orrs	r3, r2
 80098a2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80098a4:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 80098a8:	0212      	lsls	r2, r2, #8
 80098aa:	4313      	orrs	r3, r2
 80098ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80098ae:	f892 2020 	ldrb.w	r2, [r2, #32]
 80098b2:	4313      	orrs	r3, r2
 80098b4:	64bb      	str	r3, [r7, #72]	; 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 80098b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098b8:	7bdb      	ldrb	r3, [r3, #15]
 80098ba:	021b      	lsls	r3, r3, #8
 80098bc:	b21a      	sxth	r2, r3
 80098be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098c0:	7b9b      	ldrb	r3, [r3, #14]
 80098c2:	b21b      	sxth	r3, r3
 80098c4:	4313      	orrs	r3, r2
 80098c6:	b21b      	sxth	r3, r3
 80098c8:	85fb      	strh	r3, [r7, #46]	; 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 80098ca:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d101      	bne.n	80098d4 <find_volume+0x310>
 80098d0:	230d      	movs	r3, #13
 80098d2:	e13b      	b.n	8009b4c <find_volume+0x588>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 80098d4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80098d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80098d8:	4413      	add	r3, r2
 80098da:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80098dc:	f8b2 2208 	ldrh.w	r2, [r2, #520]	; 0x208
 80098e0:	0912      	lsrs	r2, r2, #4
 80098e2:	b292      	uxth	r2, r2
 80098e4:	4413      	add	r3, r2
 80098e6:	62bb      	str	r3, [r7, #40]	; 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80098e8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80098ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098ec:	429a      	cmp	r2, r3
 80098ee:	d201      	bcs.n	80098f4 <find_volume+0x330>
 80098f0:	230d      	movs	r3, #13
 80098f2:	e12b      	b.n	8009b4c <find_volume+0x588>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 80098f4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80098f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098f8:	1ad3      	subs	r3, r2, r3
 80098fa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80098fc:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8009900:	fbb3 f3f2 	udiv	r3, r3, r2
 8009904:	627b      	str	r3, [r7, #36]	; 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 8009906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009908:	2b00      	cmp	r3, #0
 800990a:	d101      	bne.n	8009910 <find_volume+0x34c>
 800990c:	230d      	movs	r3, #13
 800990e:	e11d      	b.n	8009b4c <find_volume+0x588>
	fmt = FS_FAT12;
 8009910:	2301      	movs	r3, #1
 8009912:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8009916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009918:	f640 72f5 	movw	r2, #4085	; 0xff5
 800991c:	4293      	cmp	r3, r2
 800991e:	d902      	bls.n	8009926 <find_volume+0x362>
 8009920:	2302      	movs	r3, #2
 8009922:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 8009926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009928:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800992c:	4293      	cmp	r3, r2
 800992e:	d902      	bls.n	8009936 <find_volume+0x372>
 8009930:	2303      	movs	r3, #3
 8009932:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8009936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009938:	1c9a      	adds	r2, r3, #2
 800993a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800993c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
	fs->volbase = bsect;								/* Volume start sector */
 8009940:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009942:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009944:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8009948:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800994a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800994c:	441a      	add	r2, r3
 800994e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009950:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
	fs->database = bsect + sysect;						/* Data start sector */
 8009954:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009958:	441a      	add	r2, r3
 800995a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800995c:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
	if (fmt == FS_FAT32) {
 8009960:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009964:	2b03      	cmp	r3, #3
 8009966:	d121      	bne.n	80099ac <find_volume+0x3e8>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 8009968:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800996a:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 800996e:	2b00      	cmp	r3, #0
 8009970:	d001      	beq.n	8009976 <find_volume+0x3b2>
 8009972:	230d      	movs	r3, #13
 8009974:	e0ea      	b.n	8009b4c <find_volume+0x588>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 8009976:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009978:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800997c:	061a      	lsls	r2, r3, #24
 800997e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009980:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8009984:	041b      	lsls	r3, r3, #16
 8009986:	4313      	orrs	r3, r2
 8009988:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800998a:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 800998e:	0212      	lsls	r2, r2, #8
 8009990:	4313      	orrs	r3, r2
 8009992:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009994:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 8009998:	431a      	orrs	r2, r3
 800999a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800999c:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 80099a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099a2:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80099a6:	009b      	lsls	r3, r3, #2
 80099a8:	647b      	str	r3, [r7, #68]	; 0x44
 80099aa:	e025      	b.n	80099f8 <find_volume+0x434>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 80099ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099ae:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d101      	bne.n	80099ba <find_volume+0x3f6>
 80099b6:	230d      	movs	r3, #13
 80099b8:	e0c8      	b.n	8009b4c <find_volume+0x588>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 80099ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099bc:	f8d3 2224 	ldr.w	r2, [r3, #548]	; 0x224
 80099c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80099c2:	441a      	add	r2, r3
 80099c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099c6:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80099ca:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80099ce:	2b02      	cmp	r3, #2
 80099d0:	d104      	bne.n	80099dc <find_volume+0x418>
 80099d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099d4:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80099d8:	005b      	lsls	r3, r3, #1
 80099da:	e00c      	b.n	80099f6 <find_volume+0x432>
 80099dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099de:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 80099e2:	4613      	mov	r3, r2
 80099e4:	005b      	lsls	r3, r3, #1
 80099e6:	4413      	add	r3, r2
 80099e8:	085a      	lsrs	r2, r3, #1
 80099ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099ec:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80099f0:	f003 0301 	and.w	r3, r3, #1
 80099f4:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 80099f6:	647b      	str	r3, [r7, #68]	; 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 80099f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099fa:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80099fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009a00:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8009a04:	0a5b      	lsrs	r3, r3, #9
 8009a06:	429a      	cmp	r2, r3
 8009a08:	d201      	bcs.n	8009a0e <find_volume+0x44a>
		return FR_NO_FILESYSTEM;
 8009a0a:	230d      	movs	r3, #13
 8009a0c:	e09e      	b.n	8009b4c <find_volume+0x588>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 8009a0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a10:	f04f 32ff 	mov.w	r2, #4294967295
 8009a14:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8009a18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a1a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8009a1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a20:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 8009a24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a26:	2280      	movs	r2, #128	; 0x80
 8009a28:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 8009a2c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009a30:	2b03      	cmp	r3, #3
 8009a32:	d177      	bne.n	8009b24 <find_volume+0x560>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 8009a34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a36:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8009a3a:	021b      	lsls	r3, r3, #8
 8009a3c:	b21a      	sxth	r2, r3
 8009a3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a40:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009a44:	b21b      	sxth	r3, r3
 8009a46:	4313      	orrs	r3, r2
 8009a48:	b21b      	sxth	r3, r3
 8009a4a:	2b01      	cmp	r3, #1
 8009a4c:	d16a      	bne.n	8009b24 <find_volume+0x560>
		&& move_window(fs, bsect + 1) == FR_OK)
 8009a4e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009a50:	3301      	adds	r3, #1
 8009a52:	4619      	mov	r1, r3
 8009a54:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009a56:	f7fe fcca 	bl	80083ee <move_window>
 8009a5a:	4603      	mov	r3, r0
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d161      	bne.n	8009b24 <find_volume+0x560>
	{
		fs->fsi_flag = 0;
 8009a60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a62:	2200      	movs	r2, #0
 8009a64:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8009a68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a6a:	f893 31ff 	ldrb.w	r3, [r3, #511]	; 0x1ff
 8009a6e:	021b      	lsls	r3, r3, #8
 8009a70:	b21a      	sxth	r2, r3
 8009a72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a74:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8009a78:	b21b      	sxth	r3, r3
 8009a7a:	4313      	orrs	r3, r2
 8009a7c:	b21b      	sxth	r3, r3
 8009a7e:	4a35      	ldr	r2, [pc, #212]	; (8009b54 <find_volume+0x590>)
 8009a80:	4293      	cmp	r3, r2
 8009a82:	d14f      	bne.n	8009b24 <find_volume+0x560>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 8009a84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a86:	78db      	ldrb	r3, [r3, #3]
 8009a88:	061a      	lsls	r2, r3, #24
 8009a8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a8c:	789b      	ldrb	r3, [r3, #2]
 8009a8e:	041b      	lsls	r3, r3, #16
 8009a90:	4313      	orrs	r3, r2
 8009a92:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009a94:	7852      	ldrb	r2, [r2, #1]
 8009a96:	0212      	lsls	r2, r2, #8
 8009a98:	4313      	orrs	r3, r2
 8009a9a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009a9c:	7812      	ldrb	r2, [r2, #0]
 8009a9e:	4313      	orrs	r3, r2
 8009aa0:	4a2d      	ldr	r2, [pc, #180]	; (8009b58 <find_volume+0x594>)
 8009aa2:	4293      	cmp	r3, r2
 8009aa4:	d13e      	bne.n	8009b24 <find_volume+0x560>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 8009aa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009aa8:	f893 31e7 	ldrb.w	r3, [r3, #487]	; 0x1e7
 8009aac:	061a      	lsls	r2, r3, #24
 8009aae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ab0:	f893 31e6 	ldrb.w	r3, [r3, #486]	; 0x1e6
 8009ab4:	041b      	lsls	r3, r3, #16
 8009ab6:	4313      	orrs	r3, r2
 8009ab8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009aba:	f892 21e5 	ldrb.w	r2, [r2, #485]	; 0x1e5
 8009abe:	0212      	lsls	r2, r2, #8
 8009ac0:	4313      	orrs	r3, r2
 8009ac2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009ac4:	f892 21e4 	ldrb.w	r2, [r2, #484]	; 0x1e4
 8009ac8:	4313      	orrs	r3, r2
 8009aca:	4a24      	ldr	r2, [pc, #144]	; (8009b5c <find_volume+0x598>)
 8009acc:	4293      	cmp	r3, r2
 8009ace:	d129      	bne.n	8009b24 <find_volume+0x560>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 8009ad0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ad2:	f893 31eb 	ldrb.w	r3, [r3, #491]	; 0x1eb
 8009ad6:	061a      	lsls	r2, r3, #24
 8009ad8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ada:	f893 31ea 	ldrb.w	r3, [r3, #490]	; 0x1ea
 8009ade:	041b      	lsls	r3, r3, #16
 8009ae0:	4313      	orrs	r3, r2
 8009ae2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009ae4:	f892 21e9 	ldrb.w	r2, [r2, #489]	; 0x1e9
 8009ae8:	0212      	lsls	r2, r2, #8
 8009aea:	4313      	orrs	r3, r2
 8009aec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009aee:	f892 21e8 	ldrb.w	r2, [r2, #488]	; 0x1e8
 8009af2:	431a      	orrs	r2, r3
 8009af4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009af6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 8009afa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009afc:	f893 31ef 	ldrb.w	r3, [r3, #495]	; 0x1ef
 8009b00:	061a      	lsls	r2, r3, #24
 8009b02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b04:	f893 31ee 	ldrb.w	r3, [r3, #494]	; 0x1ee
 8009b08:	041b      	lsls	r3, r3, #16
 8009b0a:	4313      	orrs	r3, r2
 8009b0c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009b0e:	f892 21ed 	ldrb.w	r2, [r2, #493]	; 0x1ed
 8009b12:	0212      	lsls	r2, r2, #8
 8009b14:	4313      	orrs	r3, r2
 8009b16:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009b18:	f892 21ec 	ldrb.w	r2, [r2, #492]	; 0x1ec
 8009b1c:	431a      	orrs	r2, r3
 8009b1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b20:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 8009b24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b26:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8009b2a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->id = ++Fsid;	/* File system mount ID */
 8009b2e:	4b0c      	ldr	r3, [pc, #48]	; (8009b60 <find_volume+0x59c>)
 8009b30:	881b      	ldrh	r3, [r3, #0]
 8009b32:	3301      	adds	r3, #1
 8009b34:	b29a      	uxth	r2, r3
 8009b36:	4b0a      	ldr	r3, [pc, #40]	; (8009b60 <find_volume+0x59c>)
 8009b38:	801a      	strh	r2, [r3, #0]
 8009b3a:	4b09      	ldr	r3, [pc, #36]	; (8009b60 <find_volume+0x59c>)
 8009b3c:	881a      	ldrh	r2, [r3, #0]
 8009b3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b40:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 8009b44:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009b46:	f7fe fbdf 	bl	8008308 <clear_lock>
#endif

	return FR_OK;
 8009b4a:	2300      	movs	r3, #0
}
 8009b4c:	4618      	mov	r0, r3
 8009b4e:	3758      	adds	r7, #88	; 0x58
 8009b50:	46bd      	mov	sp, r7
 8009b52:	bd80      	pop	{r7, pc}
 8009b54:	ffffaa55 	.word	0xffffaa55
 8009b58:	41615252 	.word	0x41615252
 8009b5c:	61417272 	.word	0x61417272
 8009b60:	20000ab4 	.word	0x20000ab4

08009b64 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 8009b64:	b580      	push	{r7, lr}
 8009b66:	b084      	sub	sp, #16
 8009b68:	af00      	add	r7, sp, #0
 8009b6a:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d022      	beq.n	8009bbc <validate+0x58>
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d01d      	beq.n	8009bbc <validate+0x58>
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009b86:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d016      	beq.n	8009bbc <validate+0x58>
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009b94:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	f8b3 3204 	ldrh.w	r3, [r3, #516]	; 0x204
 8009b9e:	429a      	cmp	r2, r3
 8009ba0:	d10c      	bne.n	8009bbc <validate+0x58>
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009ba8:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8009bac:	4618      	mov	r0, r3
 8009bae:	f7fe f8dd 	bl	8007d6c <disk_status>
 8009bb2:	4603      	mov	r3, r0
 8009bb4:	f003 0301 	and.w	r3, r3, #1
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d001      	beq.n	8009bc0 <validate+0x5c>
		return FR_INVALID_OBJECT;
 8009bbc:	2309      	movs	r3, #9
 8009bbe:	e00b      	b.n	8009bd8 <validate+0x74>

	ENTER_FF(fil->fs);		/* Lock file system */
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009bc6:	4618      	mov	r0, r3
 8009bc8:	f7fe f9e6 	bl	8007f98 <lock_fs>
 8009bcc:	4603      	mov	r3, r0
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d101      	bne.n	8009bd6 <validate+0x72>
 8009bd2:	230f      	movs	r3, #15
 8009bd4:	e000      	b.n	8009bd8 <validate+0x74>

	return FR_OK;
 8009bd6:	2300      	movs	r3, #0
}
 8009bd8:	4618      	mov	r0, r3
 8009bda:	3710      	adds	r7, #16
 8009bdc:	46bd      	mov	sp, r7
 8009bde:	bd80      	pop	{r7, pc}

08009be0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8009be0:	b580      	push	{r7, lr}
 8009be2:	b088      	sub	sp, #32
 8009be4:	af00      	add	r7, sp, #0
 8009be6:	60f8      	str	r0, [r7, #12]
 8009be8:	60b9      	str	r1, [r7, #8]
 8009bea:	4613      	mov	r3, r2
 8009bec:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8009bee:	68bb      	ldr	r3, [r7, #8]
 8009bf0:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 8009bf2:	f107 0310 	add.w	r3, r7, #16
 8009bf6:	4618      	mov	r0, r3
 8009bf8:	f7ff fc36 	bl	8009468 <get_ldnumber>
 8009bfc:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8009bfe:	69fb      	ldr	r3, [r7, #28]
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	da01      	bge.n	8009c08 <f_mount+0x28>
 8009c04:	230b      	movs	r3, #11
 8009c06:	e04c      	b.n	8009ca2 <f_mount+0xc2>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8009c08:	4a28      	ldr	r2, [pc, #160]	; (8009cac <f_mount+0xcc>)
 8009c0a:	69fb      	ldr	r3, [r7, #28]
 8009c0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009c10:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8009c12:	69bb      	ldr	r3, [r7, #24]
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d011      	beq.n	8009c3c <f_mount+0x5c>
#if _FS_LOCK
		clear_lock(cfs);
 8009c18:	69b8      	ldr	r0, [r7, #24]
 8009c1a:	f7fe fb75 	bl	8008308 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 8009c1e:	69bb      	ldr	r3, [r7, #24]
 8009c20:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8009c24:	4618      	mov	r0, r3
 8009c26:	f001 f84e 	bl	800acc6 <ff_del_syncobj>
 8009c2a:	4603      	mov	r3, r0
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d101      	bne.n	8009c34 <f_mount+0x54>
 8009c30:	2302      	movs	r3, #2
 8009c32:	e036      	b.n	8009ca2 <f_mount+0xc2>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8009c34:	69bb      	ldr	r3, [r7, #24]
 8009c36:	2200      	movs	r2, #0
 8009c38:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	}

	if (fs) {
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d011      	beq.n	8009c66 <f_mount+0x86>
		fs->fs_type = 0;				/* Clear new fs object */
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	2200      	movs	r2, #0
 8009c46:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 8009c4a:	69fb      	ldr	r3, [r7, #28]
 8009c4c:	b2da      	uxtb	r2, r3
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	f503 7303 	add.w	r3, r3, #524	; 0x20c
 8009c54:	4619      	mov	r1, r3
 8009c56:	4610      	mov	r0, r2
 8009c58:	f001 f815 	bl	800ac86 <ff_cre_syncobj>
 8009c5c:	4603      	mov	r3, r0
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d101      	bne.n	8009c66 <f_mount+0x86>
 8009c62:	2302      	movs	r3, #2
 8009c64:	e01d      	b.n	8009ca2 <f_mount+0xc2>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8009c66:	68fa      	ldr	r2, [r7, #12]
 8009c68:	4910      	ldr	r1, [pc, #64]	; (8009cac <f_mount+0xcc>)
 8009c6a:	69fb      	ldr	r3, [r7, #28]
 8009c6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d002      	beq.n	8009c7c <f_mount+0x9c>
 8009c76:	79fb      	ldrb	r3, [r7, #7]
 8009c78:	2b01      	cmp	r3, #1
 8009c7a:	d001      	beq.n	8009c80 <f_mount+0xa0>
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	e010      	b.n	8009ca2 <f_mount+0xc2>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 8009c80:	f107 0108 	add.w	r1, r7, #8
 8009c84:	f107 030c 	add.w	r3, r7, #12
 8009c88:	2200      	movs	r2, #0
 8009c8a:	4618      	mov	r0, r3
 8009c8c:	f7ff fc9a 	bl	80095c4 <find_volume>
 8009c90:	4603      	mov	r3, r0
 8009c92:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	7dfa      	ldrb	r2, [r7, #23]
 8009c98:	4611      	mov	r1, r2
 8009c9a:	4618      	mov	r0, r3
 8009c9c:	f7fe f98b 	bl	8007fb6 <unlock_fs>
 8009ca0:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ca2:	4618      	mov	r0, r3
 8009ca4:	3720      	adds	r7, #32
 8009ca6:	46bd      	mov	sp, r7
 8009ca8:	bd80      	pop	{r7, pc}
 8009caa:	bf00      	nop
 8009cac:	20000ab0 	.word	0x20000ab0

08009cb0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8009cb0:	b580      	push	{r7, lr}
 8009cb2:	f5ad 7d14 	sub.w	sp, sp, #592	; 0x250
 8009cb6:	af00      	add	r7, sp, #0
 8009cb8:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8009cbc:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8009cc0:	6018      	str	r0, [r3, #0]
 8009cc2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8009cc6:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 8009cca:	6019      	str	r1, [r3, #0]
 8009ccc:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8009cd0:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8009cd4:	701a      	strb	r2, [r3, #0]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 8009cd6:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8009cda:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d101      	bne.n	8009ce8 <f_open+0x38>
 8009ce4:	2309      	movs	r3, #9
 8009ce6:	e263      	b.n	800a1b0 <f_open+0x500>
	fp->fs = 0;			/* Clear file object */
 8009ce8:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8009cec:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 8009cf8:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8009cfc:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8009d00:	f507 7214 	add.w	r2, r7, #592	; 0x250
 8009d04:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 8009d08:	7812      	ldrb	r2, [r2, #0]
 8009d0a:	f002 021f 	and.w	r2, r2, #31
 8009d0e:	701a      	strb	r2, [r3, #0]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 8009d10:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8009d14:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8009d18:	781b      	ldrb	r3, [r3, #0]
 8009d1a:	f023 0301 	bic.w	r3, r3, #1
 8009d1e:	b2da      	uxtb	r2, r3
 8009d20:	f107 0108 	add.w	r1, r7, #8
 8009d24:	f107 0320 	add.w	r3, r7, #32
 8009d28:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8009d2c:	4618      	mov	r0, r3
 8009d2e:	f7ff fc49 	bl	80095c4 <find_volume>
 8009d32:	4603      	mov	r3, r0
 8009d34:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 8009d38:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	f040 8229 	bne.w	800a194 <f_open+0x4e4>
		INIT_BUF(dj);
 8009d42:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8009d46:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8009d4a:	f107 0214 	add.w	r2, r7, #20
 8009d4e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		res = follow_path(&dj, path);	/* Follow the file path */
 8009d52:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8009d56:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 8009d5a:	681a      	ldr	r2, [r3, #0]
 8009d5c:	f107 0320 	add.w	r3, r7, #32
 8009d60:	4611      	mov	r1, r2
 8009d62:	4618      	mov	r0, r3
 8009d64:	f7ff fb12 	bl	800938c <follow_path>
 8009d68:	4603      	mov	r3, r0
 8009d6a:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
		dir = dj.dir;
 8009d6e:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8009d72:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8009d76:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8009d7a:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8009d7e:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d11d      	bne.n	8009dc2 <f_open+0x112>
			if (!dir)	/* Default directory itself */
 8009d86:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d103      	bne.n	8009d96 <f_open+0xe6>
				res = FR_INVALID_NAME;
 8009d8e:	2306      	movs	r3, #6
 8009d90:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8009d94:	e015      	b.n	8009dc2 <f_open+0x112>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009d96:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8009d9a:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8009d9e:	781b      	ldrb	r3, [r3, #0]
 8009da0:	f023 0301 	bic.w	r3, r3, #1
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	bf14      	ite	ne
 8009da8:	2301      	movne	r3, #1
 8009daa:	2300      	moveq	r3, #0
 8009dac:	b2db      	uxtb	r3, r3
 8009dae:	461a      	mov	r2, r3
 8009db0:	f107 0320 	add.w	r3, r7, #32
 8009db4:	4611      	mov	r1, r2
 8009db6:	4618      	mov	r0, r3
 8009db8:	f7fe f91c 	bl	8007ff4 <chk_lock>
 8009dbc:	4603      	mov	r3, r0
 8009dbe:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8009dc2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8009dc6:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8009dca:	781b      	ldrb	r3, [r3, #0]
 8009dcc:	f003 031c 	and.w	r3, r3, #28
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	f000 80e6 	beq.w	8009fa2 <f_open+0x2f2>
			if (res != FR_OK) {					/* No file, create new */
 8009dd6:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d027      	beq.n	8009e2e <f_open+0x17e>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 8009dde:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8009de2:	2b04      	cmp	r3, #4
 8009de4:	d10e      	bne.n	8009e04 <f_open+0x154>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8009de6:	f7fe f971 	bl	80080cc <enq_lock>
 8009dea:	4603      	mov	r3, r0
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d006      	beq.n	8009dfe <f_open+0x14e>
 8009df0:	f107 0320 	add.w	r3, r7, #32
 8009df4:	4618      	mov	r0, r3
 8009df6:	f7ff f960 	bl	80090ba <dir_register>
 8009dfa:	4603      	mov	r3, r0
 8009dfc:	e000      	b.n	8009e00 <f_open+0x150>
 8009dfe:	2312      	movs	r3, #18
 8009e00:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8009e04:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8009e08:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8009e0c:	f507 7214 	add.w	r2, r7, #592	; 0x250
 8009e10:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 8009e14:	7812      	ldrb	r2, [r2, #0]
 8009e16:	f042 0208 	orr.w	r2, r2, #8
 8009e1a:	701a      	strb	r2, [r3, #0]
				dir = dj.dir;					/* New entry */
 8009e1c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8009e20:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8009e24:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8009e28:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
 8009e2c:	e017      	b.n	8009e5e <f_open+0x1ae>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8009e2e:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8009e32:	330b      	adds	r3, #11
 8009e34:	781b      	ldrb	r3, [r3, #0]
 8009e36:	f003 0311 	and.w	r3, r3, #17
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d003      	beq.n	8009e46 <f_open+0x196>
					res = FR_DENIED;
 8009e3e:	2307      	movs	r3, #7
 8009e40:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8009e44:	e00b      	b.n	8009e5e <f_open+0x1ae>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 8009e46:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8009e4a:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8009e4e:	781b      	ldrb	r3, [r3, #0]
 8009e50:	f003 0304 	and.w	r3, r3, #4
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d002      	beq.n	8009e5e <f_open+0x1ae>
						res = FR_EXIST;
 8009e58:	2308      	movs	r3, #8
 8009e5a:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8009e5e:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	f040 80c1 	bne.w	8009fea <f_open+0x33a>
 8009e68:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8009e6c:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8009e70:	781b      	ldrb	r3, [r3, #0]
 8009e72:	f003 0308 	and.w	r3, r3, #8
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	f000 80b7 	beq.w	8009fea <f_open+0x33a>
				dw = GET_FATTIME();				/* Created time */
 8009e7c:	f7fd ff1a 	bl	8007cb4 <get_fattime>
 8009e80:	f8c7 0244 	str.w	r0, [r7, #580]	; 0x244
				ST_DWORD(dir + DIR_CrtTime, dw);
 8009e84:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8009e88:	330e      	adds	r3, #14
 8009e8a:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
 8009e8e:	b2d2      	uxtb	r2, r2
 8009e90:	701a      	strb	r2, [r3, #0]
 8009e92:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8009e96:	b29b      	uxth	r3, r3
 8009e98:	0a1b      	lsrs	r3, r3, #8
 8009e9a:	b29a      	uxth	r2, r3
 8009e9c:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8009ea0:	330f      	adds	r3, #15
 8009ea2:	b2d2      	uxtb	r2, r2
 8009ea4:	701a      	strb	r2, [r3, #0]
 8009ea6:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8009eaa:	0c1a      	lsrs	r2, r3, #16
 8009eac:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8009eb0:	3310      	adds	r3, #16
 8009eb2:	b2d2      	uxtb	r2, r2
 8009eb4:	701a      	strb	r2, [r3, #0]
 8009eb6:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8009eba:	0e1a      	lsrs	r2, r3, #24
 8009ebc:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8009ec0:	3311      	adds	r3, #17
 8009ec2:	b2d2      	uxtb	r2, r2
 8009ec4:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 8009ec6:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8009eca:	330b      	adds	r3, #11
 8009ecc:	2200      	movs	r2, #0
 8009ece:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 8009ed0:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8009ed4:	331c      	adds	r3, #28
 8009ed6:	2200      	movs	r2, #0
 8009ed8:	701a      	strb	r2, [r3, #0]
 8009eda:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8009ede:	331d      	adds	r3, #29
 8009ee0:	2200      	movs	r2, #0
 8009ee2:	701a      	strb	r2, [r3, #0]
 8009ee4:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8009ee8:	331e      	adds	r3, #30
 8009eea:	2200      	movs	r2, #0
 8009eec:	701a      	strb	r2, [r3, #0]
 8009eee:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8009ef2:	331f      	adds	r3, #31
 8009ef4:	2200      	movs	r2, #0
 8009ef6:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 8009ef8:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8009efc:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8009f00:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009f04:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 8009f08:	4618      	mov	r0, r3
 8009f0a:	f7ff f834 	bl	8008f76 <ld_clust>
 8009f0e:	f8c7 0240 	str.w	r0, [r7, #576]	; 0x240
				st_clust(dir, 0);				/* cluster = 0 */
 8009f12:	2100      	movs	r1, #0
 8009f14:	f8d7 0248 	ldr.w	r0, [r7, #584]	; 0x248
 8009f18:	f7ff f85a 	bl	8008fd0 <st_clust>
				dj.fs->wflag = 1;
 8009f1c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8009f20:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8009f24:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009f28:	2201      	movs	r2, #1
 8009f2a:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				if (cl) {						/* Remove the cluster chain if exist */
 8009f2e:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d059      	beq.n	8009fea <f_open+0x33a>
					dw = dj.fs->winsect;
 8009f36:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8009f3a:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8009f3e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009f42:	f8d3 3230 	ldr.w	r3, [r3, #560]	; 0x230
 8009f46:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
					res = remove_chain(dj.fs, cl);
 8009f4a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8009f4e:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8009f52:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009f56:	f8d7 1240 	ldr.w	r1, [r7, #576]	; 0x240
 8009f5a:	4618      	mov	r0, r3
 8009f5c:	f7fe fd0b 	bl	8008976 <remove_chain>
 8009f60:	4603      	mov	r3, r0
 8009f62:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
					if (res == FR_OK) {
 8009f66:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d13d      	bne.n	8009fea <f_open+0x33a>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 8009f6e:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8009f72:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8009f76:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009f7a:	f8d7 2240 	ldr.w	r2, [r7, #576]	; 0x240
 8009f7e:	3a01      	subs	r2, #1
 8009f80:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
						res = move_window(dj.fs, dw);
 8009f84:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8009f88:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8009f8c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009f90:	f8d7 1244 	ldr.w	r1, [r7, #580]	; 0x244
 8009f94:	4618      	mov	r0, r3
 8009f96:	f7fe fa2a 	bl	80083ee <move_window>
 8009f9a:	4603      	mov	r3, r0
 8009f9c:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8009fa0:	e023      	b.n	8009fea <f_open+0x33a>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 8009fa2:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d11f      	bne.n	8009fea <f_open+0x33a>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 8009faa:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8009fae:	330b      	adds	r3, #11
 8009fb0:	781b      	ldrb	r3, [r3, #0]
 8009fb2:	f003 0310 	and.w	r3, r3, #16
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d003      	beq.n	8009fc2 <f_open+0x312>
					res = FR_NO_FILE;
 8009fba:	2304      	movs	r3, #4
 8009fbc:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8009fc0:	e013      	b.n	8009fea <f_open+0x33a>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 8009fc2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8009fc6:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8009fca:	781b      	ldrb	r3, [r3, #0]
 8009fcc:	f003 0302 	and.w	r3, r3, #2
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d00a      	beq.n	8009fea <f_open+0x33a>
 8009fd4:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8009fd8:	330b      	adds	r3, #11
 8009fda:	781b      	ldrb	r3, [r3, #0]
 8009fdc:	f003 0301 	and.w	r3, r3, #1
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d002      	beq.n	8009fea <f_open+0x33a>
						res = FR_DENIED;
 8009fe4:	2307      	movs	r3, #7
 8009fe6:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
		}
		if (res == FR_OK) {
 8009fea:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d153      	bne.n	800a09a <f_open+0x3ea>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8009ff2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8009ff6:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8009ffa:	781b      	ldrb	r3, [r3, #0]
 8009ffc:	f003 0308 	and.w	r3, r3, #8
 800a000:	2b00      	cmp	r3, #0
 800a002:	d00b      	beq.n	800a01c <f_open+0x36c>
				mode |= FA__WRITTEN;
 800a004:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800a008:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 800a00c:	f507 7214 	add.w	r2, r7, #592	; 0x250
 800a010:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 800a014:	7812      	ldrb	r2, [r2, #0]
 800a016:	f042 0220 	orr.w	r2, r2, #32
 800a01a:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 800a01c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800a020:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800a024:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a028:	f8d3 2230 	ldr.w	r2, [r3, #560]	; 0x230
 800a02c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800a030:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
			fp->dir_ptr = dir;
 800a03a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800a03e:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 800a048:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a04c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800a050:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 800a054:	781b      	ldrb	r3, [r3, #0]
 800a056:	f023 0301 	bic.w	r3, r3, #1
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	bf14      	ite	ne
 800a05e:	2301      	movne	r3, #1
 800a060:	2300      	moveq	r3, #0
 800a062:	b2db      	uxtb	r3, r3
 800a064:	461a      	mov	r2, r3
 800a066:	f107 0320 	add.w	r3, r7, #32
 800a06a:	4611      	mov	r1, r2
 800a06c:	4618      	mov	r0, r3
 800a06e:	f7fe f851 	bl	8008114 <inc_lock>
 800a072:	4602      	mov	r2, r0
 800a074:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800a078:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
			if (!fp->lockid) res = FR_INT_ERR;
 800a082:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800a086:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 800a090:	2b00      	cmp	r3, #0
 800a092:	d102      	bne.n	800a09a <f_open+0x3ea>
 800a094:	2302      	movs	r3, #2
 800a096:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 800a09a:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d178      	bne.n	800a194 <f_open+0x4e4>
			fp->flag = mode;					/* File access mode */
 800a0a2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800a0a6:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	f507 7214 	add.w	r2, r7, #592	; 0x250
 800a0b0:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 800a0b4:	7812      	ldrb	r2, [r2, #0]
 800a0b6:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			fp->err = 0;						/* Clear error flag */
 800a0ba:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800a0be:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	2200      	movs	r2, #0
 800a0c6:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 800a0ca:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800a0ce:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800a0d2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a0d6:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 800a0da:	4618      	mov	r0, r3
 800a0dc:	f7fe ff4b 	bl	8008f76 <ld_clust>
 800a0e0:	4602      	mov	r2, r0
 800a0e2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800a0e6:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 800a0f0:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800a0f4:	331f      	adds	r3, #31
 800a0f6:	781b      	ldrb	r3, [r3, #0]
 800a0f8:	061a      	lsls	r2, r3, #24
 800a0fa:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800a0fe:	331e      	adds	r3, #30
 800a100:	781b      	ldrb	r3, [r3, #0]
 800a102:	041b      	lsls	r3, r3, #16
 800a104:	4313      	orrs	r3, r2
 800a106:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 800a10a:	321d      	adds	r2, #29
 800a10c:	7812      	ldrb	r2, [r2, #0]
 800a10e:	0212      	lsls	r2, r2, #8
 800a110:	4313      	orrs	r3, r2
 800a112:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 800a116:	321c      	adds	r2, #28
 800a118:	7812      	ldrb	r2, [r2, #0]
 800a11a:	431a      	orrs	r2, r3
 800a11c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800a120:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
			fp->fptr = 0;						/* File pointer */
 800a12a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800a12e:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	2200      	movs	r2, #0
 800a136:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			fp->dsect = 0;
 800a13a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800a13e:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	2200      	movs	r2, #0
 800a146:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 800a14a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800a14e:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	2200      	movs	r2, #0
 800a156:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 800a15a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800a15e:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800a162:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800a166:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800a16a:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
			fp->id = fp->fs->id;
 800a174:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800a178:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a182:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 800a186:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800a18a:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	f8a3 2204 	strh.w	r2, [r3, #516]	; 0x204
		}
	}

	LEAVE_FF(dj.fs, res);
 800a194:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800a198:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800a19c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a1a0:	f897 224f 	ldrb.w	r2, [r7, #591]	; 0x24f
 800a1a4:	4611      	mov	r1, r2
 800a1a6:	4618      	mov	r0, r3
 800a1a8:	f7fd ff05 	bl	8007fb6 <unlock_fs>
 800a1ac:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
}
 800a1b0:	4618      	mov	r0, r3
 800a1b2:	f507 7714 	add.w	r7, r7, #592	; 0x250
 800a1b6:	46bd      	mov	sp, r7
 800a1b8:	bd80      	pop	{r7, pc}

0800a1ba <f_read>:
	FIL* fp, 		/* Pointer to the file object */
	void* buff,		/* Pointer to data buffer */
	UINT btr,		/* Number of bytes to read */
	UINT* br		/* Pointer to number of bytes read */
)
{
 800a1ba:	b580      	push	{r7, lr}
 800a1bc:	b08c      	sub	sp, #48	; 0x30
 800a1be:	af00      	add	r7, sp, #0
 800a1c0:	60f8      	str	r0, [r7, #12]
 800a1c2:	60b9      	str	r1, [r7, #8]
 800a1c4:	607a      	str	r2, [r7, #4]
 800a1c6:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect, remain;
	UINT rcnt, cc;
	BYTE csect, *rbuff = (BYTE*)buff;
 800a1c8:	68bb      	ldr	r3, [r7, #8]
 800a1ca:	623b      	str	r3, [r7, #32]


	*br = 0;	/* Clear read byte counter */
 800a1cc:	683b      	ldr	r3, [r7, #0]
 800a1ce:	2200      	movs	r2, #0
 800a1d0:	601a      	str	r2, [r3, #0]

	res = validate(fp);							/* Check validity */
 800a1d2:	68f8      	ldr	r0, [r7, #12]
 800a1d4:	f7ff fcc6 	bl	8009b64 <validate>
 800a1d8:	4603      	mov	r3, r0
 800a1da:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 800a1dc:	7ffb      	ldrb	r3, [r7, #31]
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d009      	beq.n	800a1f6 <f_read+0x3c>
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a1e8:	7ffa      	ldrb	r2, [r7, #31]
 800a1ea:	4611      	mov	r1, r2
 800a1ec:	4618      	mov	r0, r3
 800a1ee:	f7fd fee2 	bl	8007fb6 <unlock_fs>
 800a1f2:	7ffb      	ldrb	r3, [r7, #31]
 800a1f4:	e192      	b.n	800a51c <f_read+0x362>
	if (fp->err)								/* Check error */
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d00d      	beq.n	800a21c <f_read+0x62>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 800a20c:	4619      	mov	r1, r3
 800a20e:	4610      	mov	r0, r2
 800a210:	f7fd fed1 	bl	8007fb6 <unlock_fs>
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 800a21a:	e17f      	b.n	800a51c <f_read+0x362>
	if (!(fp->flag & FA_READ)) 					/* Check access mode */
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800a222:	f003 0301 	and.w	r3, r3, #1
 800a226:	2b00      	cmp	r3, #0
 800a228:	d108      	bne.n	800a23c <f_read+0x82>
		LEAVE_FF(fp->fs, FR_DENIED);
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a230:	2107      	movs	r1, #7
 800a232:	4618      	mov	r0, r3
 800a234:	f7fd febf 	bl	8007fb6 <unlock_fs>
 800a238:	2307      	movs	r3, #7
 800a23a:	e16f      	b.n	800a51c <f_read+0x362>
	remain = fp->fsize - fp->fptr;
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800a248:	1ad3      	subs	r3, r2, r3
 800a24a:	61bb      	str	r3, [r7, #24]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800a24c:	687a      	ldr	r2, [r7, #4]
 800a24e:	69bb      	ldr	r3, [r7, #24]
 800a250:	429a      	cmp	r2, r3
 800a252:	f240 8157 	bls.w	800a504 <f_read+0x34a>
 800a256:	69bb      	ldr	r3, [r7, #24]
 800a258:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800a25a:	e153      	b.n	800a504 <f_read+0x34a>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {		/* On the sector boundary? */
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800a262:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a266:	2b00      	cmp	r3, #0
 800a268:	f040 811c 	bne.w	800a4a4 <f_read+0x2ea>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800a272:	0a5b      	lsrs	r3, r3, #9
 800a274:	b2da      	uxtb	r2, r3
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a27c:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800a280:	3b01      	subs	r3, #1
 800a282:	b2db      	uxtb	r3, r3
 800a284:	4013      	ands	r3, r2
 800a286:	75fb      	strb	r3, [r7, #23]
			if (!csect) {						/* On the cluster boundary? */
 800a288:	7dfb      	ldrb	r3, [r7, #23]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d147      	bne.n	800a31e <f_read+0x164>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800a294:	2b00      	cmp	r3, #0
 800a296:	d104      	bne.n	800a2a2 <f_read+0xe8>
					clst = fp->sclust;			/* Follow from the origin */
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800a29e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a2a0:	e018      	b.n	800a2d4 <f_read+0x11a>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d008      	beq.n	800a2be <f_read+0x104>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800a2b2:	4619      	mov	r1, r3
 800a2b4:	68f8      	ldr	r0, [r7, #12]
 800a2b6:	f7fe fc55 	bl	8008b64 <clmt_clust>
 800a2ba:	62f8      	str	r0, [r7, #44]	; 0x2c
 800a2bc:	e00a      	b.n	800a2d4 <f_read+0x11a>
					else
#endif
						clst = get_fat(fp->fs, fp->clust);	/* Follow cluster chain on the FAT */
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a2ca:	4619      	mov	r1, r3
 800a2cc:	4610      	mov	r0, r2
 800a2ce:	f7fe f98a 	bl	80085e6 <get_fat>
 800a2d2:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				if (clst < 2) ABORT(fp->fs, FR_INT_ERR);
 800a2d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2d6:	2b01      	cmp	r3, #1
 800a2d8:	d80c      	bhi.n	800a2f4 <f_read+0x13a>
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	2202      	movs	r2, #2
 800a2de:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a2e8:	2102      	movs	r1, #2
 800a2ea:	4618      	mov	r0, r3
 800a2ec:	f7fd fe63 	bl	8007fb6 <unlock_fs>
 800a2f0:	2302      	movs	r3, #2
 800a2f2:	e113      	b.n	800a51c <f_read+0x362>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800a2f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2fa:	d10c      	bne.n	800a316 <f_read+0x15c>
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	2201      	movs	r2, #1
 800a300:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a30a:	2101      	movs	r1, #1
 800a30c:	4618      	mov	r0, r3
 800a30e:	f7fd fe52 	bl	8007fb6 <unlock_fs>
 800a312:	2301      	movs	r3, #1
 800a314:	e102      	b.n	800a51c <f_read+0x362>
				fp->clust = clst;				/* Update current cluster */
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a31a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
			}
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a32a:	4619      	mov	r1, r3
 800a32c:	4610      	mov	r0, r2
 800a32e:	f7fe f939 	bl	80085a4 <clust2sect>
 800a332:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 800a334:	693b      	ldr	r3, [r7, #16]
 800a336:	2b00      	cmp	r3, #0
 800a338:	d10c      	bne.n	800a354 <f_read+0x19a>
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	2202      	movs	r2, #2
 800a33e:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a348:	2102      	movs	r1, #2
 800a34a:	4618      	mov	r0, r3
 800a34c:	f7fd fe33 	bl	8007fb6 <unlock_fs>
 800a350:	2302      	movs	r3, #2
 800a352:	e0e3      	b.n	800a51c <f_read+0x362>
			sect += csect;
 800a354:	7dfb      	ldrb	r3, [r7, #23]
 800a356:	693a      	ldr	r2, [r7, #16]
 800a358:	4413      	add	r3, r2
 800a35a:	613b      	str	r3, [r7, #16]
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	0a5b      	lsrs	r3, r3, #9
 800a360:	627b      	str	r3, [r7, #36]	; 0x24
			if (cc) {							/* Read maximum contiguous sectors directly */
 800a362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a364:	2b00      	cmp	r3, #0
 800a366:	d04d      	beq.n	800a404 <f_read+0x24a>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 800a368:	7dfa      	ldrb	r2, [r7, #23]
 800a36a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a36c:	4413      	add	r3, r2
 800a36e:	68fa      	ldr	r2, [r7, #12]
 800a370:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 800a374:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 800a378:	4293      	cmp	r3, r2
 800a37a:	d908      	bls.n	800a38e <f_read+0x1d4>
					cc = fp->fs->csize - csect;
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a382:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800a386:	461a      	mov	r2, r3
 800a388:	7dfb      	ldrb	r3, [r7, #23]
 800a38a:	1ad3      	subs	r3, r2, r3
 800a38c:	627b      	str	r3, [r7, #36]	; 0x24
				if (disk_read(fp->fs->drv, rbuff, sect, cc) != RES_OK)
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a394:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800a398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a39a:	693a      	ldr	r2, [r7, #16]
 800a39c:	6a39      	ldr	r1, [r7, #32]
 800a39e:	f7fd fd25 	bl	8007dec <disk_read>
 800a3a2:	4603      	mov	r3, r0
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d00c      	beq.n	800a3c2 <f_read+0x208>
					ABORT(fp->fs, FR_DISK_ERR);
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	2201      	movs	r2, #1
 800a3ac:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a3b6:	2101      	movs	r1, #1
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	f7fd fdfc 	bl	8007fb6 <unlock_fs>
 800a3be:	2301      	movs	r3, #1
 800a3c0:	e0ac      	b.n	800a51c <f_read+0x362>
#if !_FS_READONLY && _FS_MINIMIZE <= 2			/* Replace one of the read sectors with cached data if it contains a dirty sector */
#if _FS_TINY
				if (fp->fs->wflag && fp->fs->winsect - sect < cc)
					mem_cpy(rbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), fp->fs->win.d8, SS(fp->fs));
#else
				if ((fp->flag & FA__DIRTY) && fp->dsect - sect < cc)
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800a3c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d015      	beq.n	800a3fc <f_read+0x242>
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800a3d6:	693b      	ldr	r3, [r7, #16]
 800a3d8:	1ad3      	subs	r3, r2, r3
 800a3da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a3dc:	429a      	cmp	r2, r3
 800a3de:	d90d      	bls.n	800a3fc <f_read+0x242>
					mem_cpy(rbuff + ((fp->dsect - sect) * SS(fp->fs)), fp->buf.d8, SS(fp->fs));
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800a3e6:	693b      	ldr	r3, [r7, #16]
 800a3e8:	1ad3      	subs	r3, r2, r3
 800a3ea:	025b      	lsls	r3, r3, #9
 800a3ec:	6a3a      	ldr	r2, [r7, #32]
 800a3ee:	4413      	add	r3, r2
 800a3f0:	68f9      	ldr	r1, [r7, #12]
 800a3f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a3f6:	4618      	mov	r0, r3
 800a3f8:	f7fd fd56 	bl	8007ea8 <mem_cpy>
#endif
#endif
				rcnt = SS(fp->fs) * cc;			/* Number of bytes transferred */
 800a3fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3fe:	025b      	lsls	r3, r3, #9
 800a400:	62bb      	str	r3, [r7, #40]	; 0x28
				continue;
 800a402:	e069      	b.n	800a4d8 <f_read+0x31e>
			}
#if !_FS_TINY
			if (fp->dsect != sect) {			/* Load data sector if not in cache */
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800a40a:	693a      	ldr	r2, [r7, #16]
 800a40c:	429a      	cmp	r2, r3
 800a40e:	d045      	beq.n	800a49c <f_read+0x2e2>
#if !_FS_READONLY
				if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800a416:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d024      	beq.n	800a468 <f_read+0x2ae>
					if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a424:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800a428:	68f9      	ldr	r1, [r7, #12]
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800a430:	2301      	movs	r3, #1
 800a432:	f7fd fcfb 	bl	8007e2c <disk_write>
 800a436:	4603      	mov	r3, r0
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d00c      	beq.n	800a456 <f_read+0x29c>
						ABORT(fp->fs, FR_DISK_ERR);
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	2201      	movs	r2, #1
 800a440:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a44a:	2101      	movs	r1, #1
 800a44c:	4618      	mov	r0, r3
 800a44e:	f7fd fdb2 	bl	8007fb6 <unlock_fs>
 800a452:	2301      	movs	r3, #1
 800a454:	e062      	b.n	800a51c <f_read+0x362>
					fp->flag &= ~FA__DIRTY;
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800a45c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a460:	b2da      	uxtb	r2, r3
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				}
#endif
				if (disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)	/* Fill sector cache */
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a46e:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800a472:	68f9      	ldr	r1, [r7, #12]
 800a474:	2301      	movs	r3, #1
 800a476:	693a      	ldr	r2, [r7, #16]
 800a478:	f7fd fcb8 	bl	8007dec <disk_read>
 800a47c:	4603      	mov	r3, r0
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d00c      	beq.n	800a49c <f_read+0x2e2>
					ABORT(fp->fs, FR_DISK_ERR);
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	2201      	movs	r2, #1
 800a486:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a490:	2101      	movs	r1, #1
 800a492:	4618      	mov	r0, r3
 800a494:	f7fd fd8f 	bl	8007fb6 <unlock_fs>
 800a498:	2301      	movs	r3, #1
 800a49a:	e03f      	b.n	800a51c <f_read+0x362>
			}
#endif
			fp->dsect = sect;
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	693a      	ldr	r2, [r7, #16]
 800a4a0:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		}
		rcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));	/* Get partial sector data from sector buffer */
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800a4aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a4ae:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800a4b2:	62bb      	str	r3, [r7, #40]	; 0x28
		if (rcnt > btr) rcnt = btr;
 800a4b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	429a      	cmp	r2, r3
 800a4ba:	d901      	bls.n	800a4c0 <f_read+0x306>
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	62bb      	str	r3, [r7, #40]	; 0x28
#if _FS_TINY
		if (move_window(fp->fs, fp->dsect) != FR_OK)		/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(rbuff, &fp->fs->win.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
#else
		mem_cpy(rbuff, &fp->buf.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800a4c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a4ca:	68fa      	ldr	r2, [r7, #12]
 800a4cc:	4413      	add	r3, r2
 800a4ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a4d0:	4619      	mov	r1, r3
 800a4d2:	6a38      	ldr	r0, [r7, #32]
 800a4d4:	f7fd fce8 	bl	8007ea8 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800a4d8:	6a3a      	ldr	r2, [r7, #32]
 800a4da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4dc:	4413      	add	r3, r2
 800a4de:	623b      	str	r3, [r7, #32]
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800a4e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4e8:	441a      	add	r2, r3
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
 800a4f0:	683b      	ldr	r3, [r7, #0]
 800a4f2:	681a      	ldr	r2, [r3, #0]
 800a4f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4f6:	441a      	add	r2, r3
 800a4f8:	683b      	ldr	r3, [r7, #0]
 800a4fa:	601a      	str	r2, [r3, #0]
 800a4fc:	687a      	ldr	r2, [r7, #4]
 800a4fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a500:	1ad3      	subs	r3, r2, r3
 800a502:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	2b00      	cmp	r3, #0
 800a508:	f47f aea8 	bne.w	800a25c <f_read+0xa2>
#endif
	}

	LEAVE_FF(fp->fs, FR_OK);
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a512:	2100      	movs	r1, #0
 800a514:	4618      	mov	r0, r3
 800a516:	f7fd fd4e 	bl	8007fb6 <unlock_fs>
 800a51a:	2300      	movs	r3, #0
}
 800a51c:	4618      	mov	r0, r3
 800a51e:	3730      	adds	r7, #48	; 0x30
 800a520:	46bd      	mov	sp, r7
 800a522:	bd80      	pop	{r7, pc}

0800a524 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800a524:	b580      	push	{r7, lr}
 800a526:	b08a      	sub	sp, #40	; 0x28
 800a528:	af00      	add	r7, sp, #0
 800a52a:	60f8      	str	r0, [r7, #12]
 800a52c:	60b9      	str	r1, [r7, #8]
 800a52e:	607a      	str	r2, [r7, #4]
 800a530:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
 800a532:	68bb      	ldr	r3, [r7, #8]
 800a534:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 800a536:	683b      	ldr	r3, [r7, #0]
 800a538:	2200      	movs	r2, #0
 800a53a:	601a      	str	r2, [r3, #0]

	res = validate(fp);						/* Check validity */
 800a53c:	68f8      	ldr	r0, [r7, #12]
 800a53e:	f7ff fb11 	bl	8009b64 <validate>
 800a542:	4603      	mov	r3, r0
 800a544:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 800a546:	7dfb      	ldrb	r3, [r7, #23]
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d009      	beq.n	800a560 <f_write+0x3c>
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a552:	7dfa      	ldrb	r2, [r7, #23]
 800a554:	4611      	mov	r1, r2
 800a556:	4618      	mov	r0, r3
 800a558:	f7fd fd2d 	bl	8007fb6 <unlock_fs>
 800a55c:	7dfb      	ldrb	r3, [r7, #23]
 800a55e:	e1d4      	b.n	800a90a <f_write+0x3e6>
	if (fp->err)							/* Check error */
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 800a566:	2b00      	cmp	r3, #0
 800a568:	d00d      	beq.n	800a586 <f_write+0x62>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 800a576:	4619      	mov	r1, r3
 800a578:	4610      	mov	r0, r2
 800a57a:	f7fd fd1c 	bl	8007fb6 <unlock_fs>
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 800a584:	e1c1      	b.n	800a90a <f_write+0x3e6>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800a58c:	f003 0302 	and.w	r3, r3, #2
 800a590:	2b00      	cmp	r3, #0
 800a592:	d108      	bne.n	800a5a6 <f_write+0x82>
		LEAVE_FF(fp->fs, FR_DENIED);
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a59a:	2107      	movs	r1, #7
 800a59c:	4618      	mov	r0, r3
 800a59e:	f7fd fd0a 	bl	8007fb6 <unlock_fs>
 800a5a2:	2307      	movs	r3, #7
 800a5a4:	e1b1      	b.n	800a90a <f_write+0x3e6>
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	441a      	add	r2, r3
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800a5b6:	429a      	cmp	r2, r3
 800a5b8:	f080 8182 	bcs.w	800a8c0 <f_write+0x39c>
 800a5bc:	2300      	movs	r3, #0
 800a5be:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
 800a5c0:	e17e      	b.n	800a8c0 <f_write+0x39c>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800a5c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	f040 813e 	bne.w	800a84e <f_write+0x32a>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800a5d8:	0a5b      	lsrs	r3, r3, #9
 800a5da:	b2da      	uxtb	r2, r3
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a5e2:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800a5e6:	3b01      	subs	r3, #1
 800a5e8:	b2db      	uxtb	r3, r3
 800a5ea:	4013      	ands	r3, r2
 800a5ec:	75bb      	strb	r3, [r7, #22]
			if (!csect) {					/* On the cluster boundary? */
 800a5ee:	7dbb      	ldrb	r3, [r7, #22]
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d15f      	bne.n	800a6b4 <f_write+0x190>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d10f      	bne.n	800a61e <f_write+0xfa>
					clst = fp->sclust;		/* Follow from the origin */
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800a604:	627b      	str	r3, [r7, #36]	; 0x24
					if (clst == 0)			/* When no cluster is allocated, */
 800a606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d121      	bne.n	800a650 <f_write+0x12c>
						clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a612:	2100      	movs	r1, #0
 800a614:	4618      	mov	r0, r3
 800a616:	f7fe fa08 	bl	8008a2a <create_chain>
 800a61a:	6278      	str	r0, [r7, #36]	; 0x24
 800a61c:	e018      	b.n	800a650 <f_write+0x12c>
				} else {					/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800a624:	2b00      	cmp	r3, #0
 800a626:	d008      	beq.n	800a63a <f_write+0x116>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800a62e:	4619      	mov	r1, r3
 800a630:	68f8      	ldr	r0, [r7, #12]
 800a632:	f7fe fa97 	bl	8008b64 <clmt_clust>
 800a636:	6278      	str	r0, [r7, #36]	; 0x24
 800a638:	e00a      	b.n	800a650 <f_write+0x12c>
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a646:	4619      	mov	r1, r3
 800a648:	4610      	mov	r0, r2
 800a64a:	f7fe f9ee 	bl	8008a2a <create_chain>
 800a64e:	6278      	str	r0, [r7, #36]	; 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800a650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a652:	2b00      	cmp	r3, #0
 800a654:	f000 8139 	beq.w	800a8ca <f_write+0x3a6>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 800a658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a65a:	2b01      	cmp	r3, #1
 800a65c:	d10c      	bne.n	800a678 <f_write+0x154>
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	2202      	movs	r2, #2
 800a662:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a66c:	2102      	movs	r1, #2
 800a66e:	4618      	mov	r0, r3
 800a670:	f7fd fca1 	bl	8007fb6 <unlock_fs>
 800a674:	2302      	movs	r3, #2
 800a676:	e148      	b.n	800a90a <f_write+0x3e6>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800a678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a67a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a67e:	d10c      	bne.n	800a69a <f_write+0x176>
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	2201      	movs	r2, #1
 800a684:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a68e:	2101      	movs	r1, #1
 800a690:	4618      	mov	r0, r3
 800a692:	f7fd fc90 	bl	8007fb6 <unlock_fs>
 800a696:	2301      	movs	r3, #1
 800a698:	e137      	b.n	800a90a <f_write+0x3e6>
				fp->clust = clst;			/* Update current cluster */
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a69e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d103      	bne.n	800a6b4 <f_write+0x190>
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a6b0:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800a6ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d024      	beq.n	800a70c <f_write+0x1e8>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a6c8:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800a6cc:	68f9      	ldr	r1, [r7, #12]
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800a6d4:	2301      	movs	r3, #1
 800a6d6:	f7fd fba9 	bl	8007e2c <disk_write>
 800a6da:	4603      	mov	r3, r0
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d00c      	beq.n	800a6fa <f_write+0x1d6>
					ABORT(fp->fs, FR_DISK_ERR);
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	2201      	movs	r2, #1
 800a6e4:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a6ee:	2101      	movs	r1, #1
 800a6f0:	4618      	mov	r0, r3
 800a6f2:	f7fd fc60 	bl	8007fb6 <unlock_fs>
 800a6f6:	2301      	movs	r3, #1
 800a6f8:	e107      	b.n	800a90a <f_write+0x3e6>
				fp->flag &= ~FA__DIRTY;
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800a700:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a704:	b2da      	uxtb	r2, r3
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a718:	4619      	mov	r1, r3
 800a71a:	4610      	mov	r0, r2
 800a71c:	f7fd ff42 	bl	80085a4 <clust2sect>
 800a720:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 800a722:	693b      	ldr	r3, [r7, #16]
 800a724:	2b00      	cmp	r3, #0
 800a726:	d10c      	bne.n	800a742 <f_write+0x21e>
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	2202      	movs	r2, #2
 800a72c:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a736:	2102      	movs	r1, #2
 800a738:	4618      	mov	r0, r3
 800a73a:	f7fd fc3c 	bl	8007fb6 <unlock_fs>
 800a73e:	2302      	movs	r3, #2
 800a740:	e0e3      	b.n	800a90a <f_write+0x3e6>
			sect += csect;
 800a742:	7dbb      	ldrb	r3, [r7, #22]
 800a744:	693a      	ldr	r2, [r7, #16]
 800a746:	4413      	add	r3, r2
 800a748:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	0a5b      	lsrs	r3, r3, #9
 800a74e:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800a750:	69fb      	ldr	r3, [r7, #28]
 800a752:	2b00      	cmp	r3, #0
 800a754:	d04f      	beq.n	800a7f6 <f_write+0x2d2>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 800a756:	7dba      	ldrb	r2, [r7, #22]
 800a758:	69fb      	ldr	r3, [r7, #28]
 800a75a:	4413      	add	r3, r2
 800a75c:	68fa      	ldr	r2, [r7, #12]
 800a75e:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 800a762:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 800a766:	4293      	cmp	r3, r2
 800a768:	d908      	bls.n	800a77c <f_write+0x258>
					cc = fp->fs->csize - csect;
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a770:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800a774:	461a      	mov	r2, r3
 800a776:	7dbb      	ldrb	r3, [r7, #22]
 800a778:	1ad3      	subs	r3, r2, r3
 800a77a:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a782:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800a786:	69fb      	ldr	r3, [r7, #28]
 800a788:	693a      	ldr	r2, [r7, #16]
 800a78a:	69b9      	ldr	r1, [r7, #24]
 800a78c:	f7fd fb4e 	bl	8007e2c <disk_write>
 800a790:	4603      	mov	r3, r0
 800a792:	2b00      	cmp	r3, #0
 800a794:	d00c      	beq.n	800a7b0 <f_write+0x28c>
					ABORT(fp->fs, FR_DISK_ERR);
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	2201      	movs	r2, #1
 800a79a:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a7a4:	2101      	movs	r1, #1
 800a7a6:	4618      	mov	r0, r3
 800a7a8:	f7fd fc05 	bl	8007fb6 <unlock_fs>
 800a7ac:	2301      	movs	r3, #1
 800a7ae:	e0ac      	b.n	800a90a <f_write+0x3e6>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->fs->win.d8, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800a7b6:	693b      	ldr	r3, [r7, #16]
 800a7b8:	1ad3      	subs	r3, r2, r3
 800a7ba:	69fa      	ldr	r2, [r7, #28]
 800a7bc:	429a      	cmp	r2, r3
 800a7be:	d916      	bls.n	800a7ee <f_write+0x2ca>
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 800a7c0:	68f8      	ldr	r0, [r7, #12]
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800a7c8:	693b      	ldr	r3, [r7, #16]
 800a7ca:	1ad3      	subs	r3, r2, r3
 800a7cc:	025b      	lsls	r3, r3, #9
 800a7ce:	69ba      	ldr	r2, [r7, #24]
 800a7d0:	4413      	add	r3, r2
 800a7d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a7d6:	4619      	mov	r1, r3
 800a7d8:	f7fd fb66 	bl	8007ea8 <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800a7e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a7e6:	b2da      	uxtb	r2, r3
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				}
#endif
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 800a7ee:	69fb      	ldr	r3, [r7, #28]
 800a7f0:	025b      	lsls	r3, r3, #9
 800a7f2:	623b      	str	r3, [r7, #32]
				continue;
 800a7f4:	e04e      	b.n	800a894 <f_write+0x370>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800a7fc:	693a      	ldr	r2, [r7, #16]
 800a7fe:	429a      	cmp	r2, r3
 800a800:	d021      	beq.n	800a846 <f_write+0x322>
				if (fp->fptr < fp->fsize &&
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800a80e:	429a      	cmp	r2, r3
 800a810:	d219      	bcs.n	800a846 <f_write+0x322>
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a818:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800a81c:	68f9      	ldr	r1, [r7, #12]
 800a81e:	2301      	movs	r3, #1
 800a820:	693a      	ldr	r2, [r7, #16]
 800a822:	f7fd fae3 	bl	8007dec <disk_read>
 800a826:	4603      	mov	r3, r0
				if (fp->fptr < fp->fsize &&
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d00c      	beq.n	800a846 <f_write+0x322>
						ABORT(fp->fs, FR_DISK_ERR);
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	2201      	movs	r2, #1
 800a830:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a83a:	2101      	movs	r1, #1
 800a83c:	4618      	mov	r0, r3
 800a83e:	f7fd fbba 	bl	8007fb6 <unlock_fs>
 800a842:	2301      	movs	r3, #1
 800a844:	e061      	b.n	800a90a <f_write+0x3e6>
			}
#endif
			fp->dsect = sect;
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	693a      	ldr	r2, [r7, #16]
 800a84a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800a854:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a858:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800a85c:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
 800a85e:	6a3a      	ldr	r2, [r7, #32]
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	429a      	cmp	r2, r3
 800a864:	d901      	bls.n	800a86a <f_write+0x346>
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	623b      	str	r3, [r7, #32]
		if (move_window(fp->fs, fp->dsect) != FR_OK)	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800a870:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a874:	68fa      	ldr	r2, [r7, #12]
 800a876:	4413      	add	r3, r2
 800a878:	6a3a      	ldr	r2, [r7, #32]
 800a87a:	69b9      	ldr	r1, [r7, #24]
 800a87c:	4618      	mov	r0, r3
 800a87e:	f7fd fb13 	bl	8007ea8 <mem_cpy>
		fp->flag |= FA__DIRTY;
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800a888:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a88c:	b2da      	uxtb	r2, r3
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 800a894:	69ba      	ldr	r2, [r7, #24]
 800a896:	6a3b      	ldr	r3, [r7, #32]
 800a898:	4413      	add	r3, r2
 800a89a:	61bb      	str	r3, [r7, #24]
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800a8a2:	6a3b      	ldr	r3, [r7, #32]
 800a8a4:	441a      	add	r2, r3
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
 800a8ac:	683b      	ldr	r3, [r7, #0]
 800a8ae:	681a      	ldr	r2, [r3, #0]
 800a8b0:	6a3b      	ldr	r3, [r7, #32]
 800a8b2:	441a      	add	r2, r3
 800a8b4:	683b      	ldr	r3, [r7, #0]
 800a8b6:	601a      	str	r2, [r3, #0]
 800a8b8:	687a      	ldr	r2, [r7, #4]
 800a8ba:	6a3b      	ldr	r3, [r7, #32]
 800a8bc:	1ad3      	subs	r3, r2, r3
 800a8be:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	f47f ae7d 	bne.w	800a5c2 <f_write+0x9e>
 800a8c8:	e000      	b.n	800a8cc <f_write+0x3a8>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800a8ca:	bf00      	nop
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800a8d8:	429a      	cmp	r2, r3
 800a8da:	d905      	bls.n	800a8e8 <f_write+0x3c4>
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800a8ee:	f043 0320 	orr.w	r3, r3, #32
 800a8f2:	b2da      	uxtb	r2, r3
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206

	LEAVE_FF(fp->fs, FR_OK);
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a900:	2100      	movs	r1, #0
 800a902:	4618      	mov	r0, r3
 800a904:	f7fd fb57 	bl	8007fb6 <unlock_fs>
 800a908:	2300      	movs	r3, #0
}
 800a90a:	4618      	mov	r0, r3
 800a90c:	3728      	adds	r7, #40	; 0x28
 800a90e:	46bd      	mov	sp, r7
 800a910:	bd80      	pop	{r7, pc}

0800a912 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800a912:	b580      	push	{r7, lr}
 800a914:	b086      	sub	sp, #24
 800a916:	af00      	add	r7, sp, #0
 800a918:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 800a91a:	6878      	ldr	r0, [r7, #4]
 800a91c:	f7ff f922 	bl	8009b64 <validate>
 800a920:	4603      	mov	r3, r0
 800a922:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800a924:	7dfb      	ldrb	r3, [r7, #23]
 800a926:	2b00      	cmp	r3, #0
 800a928:	f040 80af 	bne.w	800aa8a <f_sync+0x178>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800a932:	f003 0320 	and.w	r3, r3, #32
 800a936:	2b00      	cmp	r3, #0
 800a938:	f000 80a7 	beq.w	800aa8a <f_sync+0x178>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800a942:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a946:	2b00      	cmp	r3, #0
 800a948:	d020      	beq.n	800a98c <f_sync+0x7a>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a950:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800a954:	6879      	ldr	r1, [r7, #4]
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800a95c:	2301      	movs	r3, #1
 800a95e:	f7fd fa65 	bl	8007e2c <disk_write>
 800a962:	4603      	mov	r3, r0
 800a964:	2b00      	cmp	r3, #0
 800a966:	d008      	beq.n	800a97a <f_sync+0x68>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a96e:	2101      	movs	r1, #1
 800a970:	4618      	mov	r0, r3
 800a972:	f7fd fb20 	bl	8007fb6 <unlock_fs>
 800a976:	2301      	movs	r3, #1
 800a978:	e090      	b.n	800aa9c <f_sync+0x18a>
				fp->flag &= ~FA__DIRTY;
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800a980:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a984:	b2da      	uxtb	r2, r3
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800a998:	4619      	mov	r1, r3
 800a99a:	4610      	mov	r0, r2
 800a99c:	f7fd fd27 	bl	80083ee <move_window>
 800a9a0:	4603      	mov	r3, r0
 800a9a2:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 800a9a4:	7dfb      	ldrb	r3, [r7, #23]
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d16f      	bne.n	800aa8a <f_sync+0x178>
				dir = fp->dir_ptr;
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800a9b0:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 800a9b2:	693b      	ldr	r3, [r7, #16]
 800a9b4:	330b      	adds	r3, #11
 800a9b6:	781a      	ldrb	r2, [r3, #0]
 800a9b8:	693b      	ldr	r3, [r7, #16]
 800a9ba:	330b      	adds	r3, #11
 800a9bc:	f042 0220 	orr.w	r2, r2, #32
 800a9c0:	b2d2      	uxtb	r2, r2
 800a9c2:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800a9ca:	693b      	ldr	r3, [r7, #16]
 800a9cc:	331c      	adds	r3, #28
 800a9ce:	b2d2      	uxtb	r2, r2
 800a9d0:	701a      	strb	r2, [r3, #0]
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800a9d8:	b29b      	uxth	r3, r3
 800a9da:	0a1b      	lsrs	r3, r3, #8
 800a9dc:	b29a      	uxth	r2, r3
 800a9de:	693b      	ldr	r3, [r7, #16]
 800a9e0:	331d      	adds	r3, #29
 800a9e2:	b2d2      	uxtb	r2, r2
 800a9e4:	701a      	strb	r2, [r3, #0]
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800a9ec:	0c1a      	lsrs	r2, r3, #16
 800a9ee:	693b      	ldr	r3, [r7, #16]
 800a9f0:	331e      	adds	r3, #30
 800a9f2:	b2d2      	uxtb	r2, r2
 800a9f4:	701a      	strb	r2, [r3, #0]
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800a9fc:	0e1a      	lsrs	r2, r3, #24
 800a9fe:	693b      	ldr	r3, [r7, #16]
 800aa00:	331f      	adds	r3, #31
 800aa02:	b2d2      	uxtb	r2, r2
 800aa04:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800aa0c:	4619      	mov	r1, r3
 800aa0e:	6938      	ldr	r0, [r7, #16]
 800aa10:	f7fe fade 	bl	8008fd0 <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 800aa14:	f7fd f94e 	bl	8007cb4 <get_fattime>
 800aa18:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir + DIR_WrtTime, tm);
 800aa1a:	693b      	ldr	r3, [r7, #16]
 800aa1c:	3316      	adds	r3, #22
 800aa1e:	68fa      	ldr	r2, [r7, #12]
 800aa20:	b2d2      	uxtb	r2, r2
 800aa22:	701a      	strb	r2, [r3, #0]
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	b29b      	uxth	r3, r3
 800aa28:	0a1b      	lsrs	r3, r3, #8
 800aa2a:	b29a      	uxth	r2, r3
 800aa2c:	693b      	ldr	r3, [r7, #16]
 800aa2e:	3317      	adds	r3, #23
 800aa30:	b2d2      	uxtb	r2, r2
 800aa32:	701a      	strb	r2, [r3, #0]
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	0c1a      	lsrs	r2, r3, #16
 800aa38:	693b      	ldr	r3, [r7, #16]
 800aa3a:	3318      	adds	r3, #24
 800aa3c:	b2d2      	uxtb	r2, r2
 800aa3e:	701a      	strb	r2, [r3, #0]
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	0e1a      	lsrs	r2, r3, #24
 800aa44:	693b      	ldr	r3, [r7, #16]
 800aa46:	3319      	adds	r3, #25
 800aa48:	b2d2      	uxtb	r2, r2
 800aa4a:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir + DIR_LstAccDate, 0);
 800aa4c:	693b      	ldr	r3, [r7, #16]
 800aa4e:	3312      	adds	r3, #18
 800aa50:	2200      	movs	r2, #0
 800aa52:	701a      	strb	r2, [r3, #0]
 800aa54:	693b      	ldr	r3, [r7, #16]
 800aa56:	3313      	adds	r3, #19
 800aa58:	2200      	movs	r2, #0
 800aa5a:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800aa62:	f023 0320 	bic.w	r3, r3, #32
 800aa66:	b2da      	uxtb	r2, r3
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				fp->fs->wflag = 1;
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800aa74:	2201      	movs	r2, #1
 800aa76:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				res = sync_fs(fp->fs);
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800aa80:	4618      	mov	r0, r3
 800aa82:	f7fd fce2 	bl	800844a <sync_fs>
 800aa86:	4603      	mov	r3, r0
 800aa88:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800aa90:	7dfa      	ldrb	r2, [r7, #23]
 800aa92:	4611      	mov	r1, r2
 800aa94:	4618      	mov	r0, r3
 800aa96:	f7fd fa8e 	bl	8007fb6 <unlock_fs>
 800aa9a:	7dfb      	ldrb	r3, [r7, #23]
}
 800aa9c:	4618      	mov	r0, r3
 800aa9e:	3718      	adds	r7, #24
 800aaa0:	46bd      	mov	sp, r7
 800aaa2:	bd80      	pop	{r7, pc}

0800aaa4 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 800aaa4:	b580      	push	{r7, lr}
 800aaa6:	b084      	sub	sp, #16
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	6078      	str	r0, [r7, #4]
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800aaac:	6878      	ldr	r0, [r7, #4]
 800aaae:	f7ff ff30 	bl	800a912 <f_sync>
 800aab2:	4603      	mov	r3, r0
 800aab4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800aab6:	7bfb      	ldrb	r3, [r7, #15]
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d11e      	bne.n	800aafa <f_close+0x56>
#endif
	{
		res = validate(fp);				/* Lock volume */
 800aabc:	6878      	ldr	r0, [r7, #4]
 800aabe:	f7ff f851 	bl	8009b64 <validate>
 800aac2:	4603      	mov	r3, r0
 800aac4:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800aac6:	7bfb      	ldrb	r3, [r7, #15]
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d116      	bne.n	800aafa <f_close+0x56>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800aad2:	60bb      	str	r3, [r7, #8]
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 800aada:	4618      	mov	r0, r3
 800aadc:	f7fd fbd0 	bl	8008280 <dec_lock>
 800aae0:	4603      	mov	r3, r0
 800aae2:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800aae4:	7bfb      	ldrb	r3, [r7, #15]
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d103      	bne.n	800aaf2 <f_close+0x4e>
#endif
				fp->fs = 0;				/* Invalidate file object */
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	2200      	movs	r2, #0
 800aaee:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 800aaf2:	2100      	movs	r1, #0
 800aaf4:	68b8      	ldr	r0, [r7, #8]
 800aaf6:	f7fd fa5e 	bl	8007fb6 <unlock_fs>
#endif
		}
	}
	return res;
 800aafa:	7bfb      	ldrb	r3, [r7, #15]
}
 800aafc:	4618      	mov	r0, r3
 800aafe:	3710      	adds	r7, #16
 800ab00:	46bd      	mov	sp, r7
 800ab02:	bd80      	pop	{r7, pc}

0800ab04 <f_stat>:

FRESULT f_stat (
	const TCHAR* path,	/* Pointer to the file path */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800ab04:	b580      	push	{r7, lr}
 800ab06:	f5ad 7d0e 	sub.w	sp, sp, #568	; 0x238
 800ab0a:	af00      	add	r7, sp, #0
 800ab0c:	f507 730e 	add.w	r3, r7, #568	; 0x238
 800ab10:	f5a3 730d 	sub.w	r3, r3, #564	; 0x234
 800ab14:	6018      	str	r0, [r3, #0]
 800ab16:	f507 730e 	add.w	r3, r7, #568	; 0x238
 800ab1a:	f5a3 730e 	sub.w	r3, r3, #568	; 0x238
 800ab1e:	6019      	str	r1, [r3, #0]
	DIR dj;
	DEFINE_NAMEBUF;


	/* Get logical drive number */
	res = find_volume(&dj.fs, &path, 0);
 800ab20:	1d39      	adds	r1, r7, #4
 800ab22:	f107 0314 	add.w	r3, r7, #20
 800ab26:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800ab2a:	2200      	movs	r2, #0
 800ab2c:	4618      	mov	r0, r3
 800ab2e:	f7fe fd49 	bl	80095c4 <find_volume>
 800ab32:	4603      	mov	r3, r0
 800ab34:	f887 3237 	strb.w	r3, [r7, #567]	; 0x237
	if (res == FR_OK) {
 800ab38:	f897 3237 	ldrb.w	r3, [r7, #567]	; 0x237
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d136      	bne.n	800abae <f_stat+0xaa>
		INIT_BUF(dj);
 800ab40:	f507 730e 	add.w	r3, r7, #568	; 0x238
 800ab44:	f5a3 7309 	sub.w	r3, r3, #548	; 0x224
 800ab48:	f107 0208 	add.w	r2, r7, #8
 800ab4c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		res = follow_path(&dj, path);	/* Follow the file path */
 800ab50:	f507 730e 	add.w	r3, r7, #568	; 0x238
 800ab54:	f5a3 730d 	sub.w	r3, r3, #564	; 0x234
 800ab58:	681a      	ldr	r2, [r3, #0]
 800ab5a:	f107 0314 	add.w	r3, r7, #20
 800ab5e:	4611      	mov	r1, r2
 800ab60:	4618      	mov	r0, r3
 800ab62:	f7fe fc13 	bl	800938c <follow_path>
 800ab66:	4603      	mov	r3, r0
 800ab68:	f887 3237 	strb.w	r3, [r7, #567]	; 0x237
		if (res == FR_OK) {				/* Follow completed */
 800ab6c:	f897 3237 	ldrb.w	r3, [r7, #567]	; 0x237
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d11c      	bne.n	800abae <f_stat+0xaa>
			if (dj.dir) {		/* Found an object */
 800ab74:	f507 730e 	add.w	r3, r7, #568	; 0x238
 800ab78:	f5a3 7309 	sub.w	r3, r3, #548	; 0x224
 800ab7c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d011      	beq.n	800aba8 <f_stat+0xa4>
				if (fno) get_fileinfo(&dj, fno);
 800ab84:	f507 730e 	add.w	r3, r7, #568	; 0x238
 800ab88:	f5a3 730e 	sub.w	r3, r3, #568	; 0x238
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d00d      	beq.n	800abae <f_stat+0xaa>
 800ab92:	f507 730e 	add.w	r3, r7, #568	; 0x238
 800ab96:	f5a3 730e 	sub.w	r3, r3, #568	; 0x238
 800ab9a:	f107 0214 	add.w	r2, r7, #20
 800ab9e:	6819      	ldr	r1, [r3, #0]
 800aba0:	4610      	mov	r0, r2
 800aba2:	f7fe fac3 	bl	800912c <get_fileinfo>
 800aba6:	e002      	b.n	800abae <f_stat+0xaa>
			} else {			/* It is root directory */
				res = FR_INVALID_NAME;
 800aba8:	2306      	movs	r3, #6
 800abaa:	f887 3237 	strb.w	r3, [r7, #567]	; 0x237
			}
		}
		FREE_BUF();
	}

	LEAVE_FF(dj.fs, res);
 800abae:	f507 730e 	add.w	r3, r7, #568	; 0x238
 800abb2:	f5a3 7309 	sub.w	r3, r3, #548	; 0x224
 800abb6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800abba:	f897 2237 	ldrb.w	r2, [r7, #567]	; 0x237
 800abbe:	4611      	mov	r1, r2
 800abc0:	4618      	mov	r0, r3
 800abc2:	f7fd f9f8 	bl	8007fb6 <unlock_fs>
 800abc6:	f897 3237 	ldrb.w	r3, [r7, #567]	; 0x237
}
 800abca:	4618      	mov	r0, r3
 800abcc:	f507 770e 	add.w	r7, r7, #568	; 0x238
 800abd0:	46bd      	mov	sp, r7
 800abd2:	bd80      	pop	{r7, pc}

0800abd4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800abd4:	b480      	push	{r7}
 800abd6:	b087      	sub	sp, #28
 800abd8:	af00      	add	r7, sp, #0
 800abda:	60f8      	str	r0, [r7, #12]
 800abdc:	60b9      	str	r1, [r7, #8]
 800abde:	4613      	mov	r3, r2
 800abe0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800abe2:	2301      	movs	r3, #1
 800abe4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800abe6:	2300      	movs	r3, #0
 800abe8:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 800abea:	4b1e      	ldr	r3, [pc, #120]	; (800ac64 <FATFS_LinkDriverEx+0x90>)
 800abec:	7a5b      	ldrb	r3, [r3, #9]
 800abee:	b2db      	uxtb	r3, r3
 800abf0:	2b01      	cmp	r3, #1
 800abf2:	d831      	bhi.n	800ac58 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800abf4:	4b1b      	ldr	r3, [pc, #108]	; (800ac64 <FATFS_LinkDriverEx+0x90>)
 800abf6:	7a5b      	ldrb	r3, [r3, #9]
 800abf8:	b2db      	uxtb	r3, r3
 800abfa:	461a      	mov	r2, r3
 800abfc:	4b19      	ldr	r3, [pc, #100]	; (800ac64 <FATFS_LinkDriverEx+0x90>)
 800abfe:	2100      	movs	r1, #0
 800ac00:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800ac02:	4b18      	ldr	r3, [pc, #96]	; (800ac64 <FATFS_LinkDriverEx+0x90>)
 800ac04:	7a5b      	ldrb	r3, [r3, #9]
 800ac06:	b2db      	uxtb	r3, r3
 800ac08:	4a16      	ldr	r2, [pc, #88]	; (800ac64 <FATFS_LinkDriverEx+0x90>)
 800ac0a:	009b      	lsls	r3, r3, #2
 800ac0c:	4413      	add	r3, r2
 800ac0e:	68fa      	ldr	r2, [r7, #12]
 800ac10:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 800ac12:	4b14      	ldr	r3, [pc, #80]	; (800ac64 <FATFS_LinkDriverEx+0x90>)
 800ac14:	7a5b      	ldrb	r3, [r3, #9]
 800ac16:	b2db      	uxtb	r3, r3
 800ac18:	461a      	mov	r2, r3
 800ac1a:	4b12      	ldr	r3, [pc, #72]	; (800ac64 <FATFS_LinkDriverEx+0x90>)
 800ac1c:	4413      	add	r3, r2
 800ac1e:	79fa      	ldrb	r2, [r7, #7]
 800ac20:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800ac22:	4b10      	ldr	r3, [pc, #64]	; (800ac64 <FATFS_LinkDriverEx+0x90>)
 800ac24:	7a5b      	ldrb	r3, [r3, #9]
 800ac26:	b2db      	uxtb	r3, r3
 800ac28:	1c5a      	adds	r2, r3, #1
 800ac2a:	b2d1      	uxtb	r1, r2
 800ac2c:	4a0d      	ldr	r2, [pc, #52]	; (800ac64 <FATFS_LinkDriverEx+0x90>)
 800ac2e:	7251      	strb	r1, [r2, #9]
 800ac30:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800ac32:	7dbb      	ldrb	r3, [r7, #22]
 800ac34:	3330      	adds	r3, #48	; 0x30
 800ac36:	b2da      	uxtb	r2, r3
 800ac38:	68bb      	ldr	r3, [r7, #8]
 800ac3a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800ac3c:	68bb      	ldr	r3, [r7, #8]
 800ac3e:	3301      	adds	r3, #1
 800ac40:	223a      	movs	r2, #58	; 0x3a
 800ac42:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800ac44:	68bb      	ldr	r3, [r7, #8]
 800ac46:	3302      	adds	r3, #2
 800ac48:	222f      	movs	r2, #47	; 0x2f
 800ac4a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800ac4c:	68bb      	ldr	r3, [r7, #8]
 800ac4e:	3303      	adds	r3, #3
 800ac50:	2200      	movs	r2, #0
 800ac52:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800ac54:	2300      	movs	r3, #0
 800ac56:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 800ac58:	7dfb      	ldrb	r3, [r7, #23]
}
 800ac5a:	4618      	mov	r0, r3
 800ac5c:	371c      	adds	r7, #28
 800ac5e:	46bd      	mov	sp, r7
 800ac60:	bc80      	pop	{r7}
 800ac62:	4770      	bx	lr
 800ac64:	20000ad0 	.word	0x20000ad0

0800ac68 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 800ac68:	b580      	push	{r7, lr}
 800ac6a:	b082      	sub	sp, #8
 800ac6c:	af00      	add	r7, sp, #0
 800ac6e:	6078      	str	r0, [r7, #4]
 800ac70:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800ac72:	2200      	movs	r2, #0
 800ac74:	6839      	ldr	r1, [r7, #0]
 800ac76:	6878      	ldr	r0, [r7, #4]
 800ac78:	f7ff ffac 	bl	800abd4 <FATFS_LinkDriverEx>
 800ac7c:	4603      	mov	r3, r0
}
 800ac7e:	4618      	mov	r0, r3
 800ac80:	3708      	adds	r7, #8
 800ac82:	46bd      	mov	sp, r7
 800ac84:	bd80      	pop	{r7, pc}

0800ac86 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* TRUE:Function succeeded, FALSE:Could not create due to any error */
	BYTE vol,			/* Corresponding logical drive being processed */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 800ac86:	b580      	push	{r7, lr}
 800ac88:	b086      	sub	sp, #24
 800ac8a:	af00      	add	r7, sp, #0
 800ac8c:	4603      	mov	r3, r0
 800ac8e:	6039      	str	r1, [r7, #0]
 800ac90:	71fb      	strb	r3, [r7, #7]
  int ret;
  
  osSemaphoreDef(SEM);
 800ac92:	2300      	movs	r3, #0
 800ac94:	60fb      	str	r3, [r7, #12]
 800ac96:	2300      	movs	r3, #0
 800ac98:	613b      	str	r3, [r7, #16]
  *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);		
 800ac9a:	f107 030c 	add.w	r3, r7, #12
 800ac9e:	2101      	movs	r1, #1
 800aca0:	4618      	mov	r0, r3
 800aca2:	f000 f8cb 	bl	800ae3c <osSemaphoreCreate>
 800aca6:	4602      	mov	r2, r0
 800aca8:	683b      	ldr	r3, [r7, #0]
 800acaa:	601a      	str	r2, [r3, #0]
  ret = (*sobj != NULL);
 800acac:	683b      	ldr	r3, [r7, #0]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	bf14      	ite	ne
 800acb4:	2301      	movne	r3, #1
 800acb6:	2300      	moveq	r3, #0
 800acb8:	b2db      	uxtb	r3, r3
 800acba:	617b      	str	r3, [r7, #20]
  
  return ret;
 800acbc:	697b      	ldr	r3, [r7, #20]
}
 800acbe:	4618      	mov	r0, r3
 800acc0:	3718      	adds	r7, #24
 800acc2:	46bd      	mov	sp, r7
 800acc4:	bd80      	pop	{r7, pc}

0800acc6 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* TRUE:Function succeeded, FALSE:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 800acc6:	b580      	push	{r7, lr}
 800acc8:	b082      	sub	sp, #8
 800acca:	af00      	add	r7, sp, #0
 800accc:	6078      	str	r0, [r7, #4]
  osSemaphoreDelete (sobj);
 800acce:	6878      	ldr	r0, [r7, #4]
 800acd0:	f000 f96a 	bl	800afa8 <osSemaphoreDelete>
  return 1;
 800acd4:	2301      	movs	r3, #1
}
 800acd6:	4618      	mov	r0, r3
 800acd8:	3708      	adds	r7, #8
 800acda:	46bd      	mov	sp, r7
 800acdc:	bd80      	pop	{r7, pc}

0800acde <ff_req_grant>:
*/

int ff_req_grant (	/* TRUE:Got a grant to access the volume, FALSE:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 800acde:	b580      	push	{r7, lr}
 800ace0:	b084      	sub	sp, #16
 800ace2:	af00      	add	r7, sp, #0
 800ace4:	6078      	str	r0, [r7, #4]
  int ret = 0;
 800ace6:	2300      	movs	r3, #0
 800ace8:	60fb      	str	r3, [r7, #12]
  
  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
 800acea:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800acee:	6878      	ldr	r0, [r7, #4]
 800acf0:	f000 f8d6 	bl	800aea0 <osSemaphoreWait>
 800acf4:	4603      	mov	r3, r0
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d101      	bne.n	800acfe <ff_req_grant+0x20>
  {
    ret = 1;
 800acfa:	2301      	movs	r3, #1
 800acfc:	60fb      	str	r3, [r7, #12]
  }
  
  return ret;
 800acfe:	68fb      	ldr	r3, [r7, #12]
}
 800ad00:	4618      	mov	r0, r3
 800ad02:	3710      	adds	r7, #16
 800ad04:	46bd      	mov	sp, r7
 800ad06:	bd80      	pop	{r7, pc}

0800ad08 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 800ad08:	b580      	push	{r7, lr}
 800ad0a:	b082      	sub	sp, #8
 800ad0c:	af00      	add	r7, sp, #0
 800ad0e:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(sobj);
 800ad10:	6878      	ldr	r0, [r7, #4]
 800ad12:	f000 f913 	bl	800af3c <osSemaphoreRelease>
}
 800ad16:	bf00      	nop
 800ad18:	3708      	adds	r7, #8
 800ad1a:	46bd      	mov	sp, r7
 800ad1c:	bd80      	pop	{r7, pc}

0800ad1e <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800ad1e:	b480      	push	{r7}
 800ad20:	b085      	sub	sp, #20
 800ad22:	af00      	add	r7, sp, #0
 800ad24:	4603      	mov	r3, r0
 800ad26:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800ad28:	2300      	movs	r3, #0
 800ad2a:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800ad2c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ad30:	2b84      	cmp	r3, #132	; 0x84
 800ad32:	d005      	beq.n	800ad40 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800ad34:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	4413      	add	r3, r2
 800ad3c:	3303      	adds	r3, #3
 800ad3e:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800ad40:	68fb      	ldr	r3, [r7, #12]
}
 800ad42:	4618      	mov	r0, r3
 800ad44:	3714      	adds	r7, #20
 800ad46:	46bd      	mov	sp, r7
 800ad48:	bc80      	pop	{r7}
 800ad4a:	4770      	bx	lr

0800ad4c <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800ad4c:	b480      	push	{r7}
 800ad4e:	b083      	sub	sp, #12
 800ad50:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ad52:	f3ef 8305 	mrs	r3, IPSR
 800ad56:	607b      	str	r3, [r7, #4]
  return(result);
 800ad58:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	bf14      	ite	ne
 800ad5e:	2301      	movne	r3, #1
 800ad60:	2300      	moveq	r3, #0
 800ad62:	b2db      	uxtb	r3, r3
}
 800ad64:	4618      	mov	r0, r3
 800ad66:	370c      	adds	r7, #12
 800ad68:	46bd      	mov	sp, r7
 800ad6a:	bc80      	pop	{r7}
 800ad6c:	4770      	bx	lr

0800ad6e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800ad6e:	b580      	push	{r7, lr}
 800ad70:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800ad72:	f001 faa5 	bl	800c2c0 <vTaskStartScheduler>
  
  return osOK;
 800ad76:	2300      	movs	r3, #0
}
 800ad78:	4618      	mov	r0, r3
 800ad7a:	bd80      	pop	{r7, pc}

0800ad7c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800ad7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ad7e:	b089      	sub	sp, #36	; 0x24
 800ad80:	af04      	add	r7, sp, #16
 800ad82:	6078      	str	r0, [r7, #4]
 800ad84:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	695b      	ldr	r3, [r3, #20]
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d020      	beq.n	800add0 <osThreadCreate+0x54>
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	699b      	ldr	r3, [r3, #24]
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d01c      	beq.n	800add0 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	685c      	ldr	r4, [r3, #4]
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	681d      	ldr	r5, [r3, #0]
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	691e      	ldr	r6, [r3, #16]
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800ada8:	4618      	mov	r0, r3
 800adaa:	f7ff ffb8 	bl	800ad1e <makeFreeRtosPriority>
 800adae:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	695b      	ldr	r3, [r3, #20]
 800adb4:	687a      	ldr	r2, [r7, #4]
 800adb6:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800adb8:	9202      	str	r2, [sp, #8]
 800adba:	9301      	str	r3, [sp, #4]
 800adbc:	9100      	str	r1, [sp, #0]
 800adbe:	683b      	ldr	r3, [r7, #0]
 800adc0:	4632      	mov	r2, r6
 800adc2:	4629      	mov	r1, r5
 800adc4:	4620      	mov	r0, r4
 800adc6:	f000 ff79 	bl	800bcbc <xTaskCreateStatic>
 800adca:	4603      	mov	r3, r0
 800adcc:	60fb      	str	r3, [r7, #12]
 800adce:	e01c      	b.n	800ae0a <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	685c      	ldr	r4, [r3, #4]
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800addc:	b29e      	uxth	r6, r3
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800ade4:	4618      	mov	r0, r3
 800ade6:	f7ff ff9a 	bl	800ad1e <makeFreeRtosPriority>
 800adea:	4602      	mov	r2, r0
 800adec:	f107 030c 	add.w	r3, r7, #12
 800adf0:	9301      	str	r3, [sp, #4]
 800adf2:	9200      	str	r2, [sp, #0]
 800adf4:	683b      	ldr	r3, [r7, #0]
 800adf6:	4632      	mov	r2, r6
 800adf8:	4629      	mov	r1, r5
 800adfa:	4620      	mov	r0, r4
 800adfc:	f000 ffba 	bl	800bd74 <xTaskCreate>
 800ae00:	4603      	mov	r3, r0
 800ae02:	2b01      	cmp	r3, #1
 800ae04:	d001      	beq.n	800ae0a <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800ae06:	2300      	movs	r3, #0
 800ae08:	e000      	b.n	800ae0c <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800ae0a:	68fb      	ldr	r3, [r7, #12]
}
 800ae0c:	4618      	mov	r0, r3
 800ae0e:	3714      	adds	r7, #20
 800ae10:	46bd      	mov	sp, r7
 800ae12:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ae14 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800ae14:	b580      	push	{r7, lr}
 800ae16:	b084      	sub	sp, #16
 800ae18:	af00      	add	r7, sp, #0
 800ae1a:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d001      	beq.n	800ae2a <osDelay+0x16>
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	e000      	b.n	800ae2c <osDelay+0x18>
 800ae2a:	2301      	movs	r3, #1
 800ae2c:	4618      	mov	r0, r3
 800ae2e:	f001 f965 	bl	800c0fc <vTaskDelay>
  
  return osOK;
 800ae32:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800ae34:	4618      	mov	r0, r3
 800ae36:	3710      	adds	r7, #16
 800ae38:	46bd      	mov	sp, r7
 800ae3a:	bd80      	pop	{r7, pc}

0800ae3c <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800ae3c:	b580      	push	{r7, lr}
 800ae3e:	b086      	sub	sp, #24
 800ae40:	af02      	add	r7, sp, #8
 800ae42:	6078      	str	r0, [r7, #4]
 800ae44:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	685b      	ldr	r3, [r3, #4]
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d00f      	beq.n	800ae6e <osSemaphoreCreate+0x32>
    if (count == 1) {
 800ae4e:	683b      	ldr	r3, [r7, #0]
 800ae50:	2b01      	cmp	r3, #1
 800ae52:	d10a      	bne.n	800ae6a <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	685b      	ldr	r3, [r3, #4]
 800ae58:	2203      	movs	r2, #3
 800ae5a:	9200      	str	r2, [sp, #0]
 800ae5c:	2200      	movs	r2, #0
 800ae5e:	2100      	movs	r1, #0
 800ae60:	2001      	movs	r0, #1
 800ae62:	f000 f9cb 	bl	800b1fc <xQueueGenericCreateStatic>
 800ae66:	4603      	mov	r3, r0
 800ae68:	e016      	b.n	800ae98 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	e014      	b.n	800ae98 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 800ae6e:	683b      	ldr	r3, [r7, #0]
 800ae70:	2b01      	cmp	r3, #1
 800ae72:	d110      	bne.n	800ae96 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 800ae74:	2203      	movs	r2, #3
 800ae76:	2100      	movs	r1, #0
 800ae78:	2001      	movs	r0, #1
 800ae7a:	f000 fa36 	bl	800b2ea <xQueueGenericCreate>
 800ae7e:	60f8      	str	r0, [r7, #12]
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d005      	beq.n	800ae92 <osSemaphoreCreate+0x56>
 800ae86:	2300      	movs	r3, #0
 800ae88:	2200      	movs	r2, #0
 800ae8a:	2100      	movs	r1, #0
 800ae8c:	68f8      	ldr	r0, [r7, #12]
 800ae8e:	f000 fa89 	bl	800b3a4 <xQueueGenericSend>
      return sema;
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	e000      	b.n	800ae98 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800ae96:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800ae98:	4618      	mov	r0, r3
 800ae9a:	3710      	adds	r7, #16
 800ae9c:	46bd      	mov	sp, r7
 800ae9e:	bd80      	pop	{r7, pc}

0800aea0 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800aea0:	b580      	push	{r7, lr}
 800aea2:	b084      	sub	sp, #16
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	6078      	str	r0, [r7, #4]
 800aea8:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800aeaa:	2300      	movs	r3, #0
 800aeac:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d101      	bne.n	800aeb8 <osSemaphoreWait+0x18>
    return osErrorParameter;
 800aeb4:	2380      	movs	r3, #128	; 0x80
 800aeb6:	e03a      	b.n	800af2e <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800aeb8:	2300      	movs	r3, #0
 800aeba:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800aebc:	683b      	ldr	r3, [r7, #0]
 800aebe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aec2:	d103      	bne.n	800aecc <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800aec4:	f04f 33ff 	mov.w	r3, #4294967295
 800aec8:	60fb      	str	r3, [r7, #12]
 800aeca:	e009      	b.n	800aee0 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800aecc:	683b      	ldr	r3, [r7, #0]
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d006      	beq.n	800aee0 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800aed2:	683b      	ldr	r3, [r7, #0]
 800aed4:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d101      	bne.n	800aee0 <osSemaphoreWait+0x40>
      ticks = 1;
 800aedc:	2301      	movs	r3, #1
 800aede:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800aee0:	f7ff ff34 	bl	800ad4c <inHandlerMode>
 800aee4:	4603      	mov	r3, r0
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d017      	beq.n	800af1a <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800aeea:	f107 0308 	add.w	r3, r7, #8
 800aeee:	461a      	mov	r2, r3
 800aef0:	2100      	movs	r1, #0
 800aef2:	6878      	ldr	r0, [r7, #4]
 800aef4:	f000 fcee 	bl	800b8d4 <xQueueReceiveFromISR>
 800aef8:	4603      	mov	r3, r0
 800aefa:	2b01      	cmp	r3, #1
 800aefc:	d001      	beq.n	800af02 <osSemaphoreWait+0x62>
      return osErrorOS;
 800aefe:	23ff      	movs	r3, #255	; 0xff
 800af00:	e015      	b.n	800af2e <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800af02:	68bb      	ldr	r3, [r7, #8]
 800af04:	2b00      	cmp	r3, #0
 800af06:	d011      	beq.n	800af2c <osSemaphoreWait+0x8c>
 800af08:	4b0b      	ldr	r3, [pc, #44]	; (800af38 <osSemaphoreWait+0x98>)
 800af0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800af0e:	601a      	str	r2, [r3, #0]
 800af10:	f3bf 8f4f 	dsb	sy
 800af14:	f3bf 8f6f 	isb	sy
 800af18:	e008      	b.n	800af2c <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800af1a:	68f9      	ldr	r1, [r7, #12]
 800af1c:	6878      	ldr	r0, [r7, #4]
 800af1e:	f000 fbcd 	bl	800b6bc <xQueueSemaphoreTake>
 800af22:	4603      	mov	r3, r0
 800af24:	2b01      	cmp	r3, #1
 800af26:	d001      	beq.n	800af2c <osSemaphoreWait+0x8c>
    return osErrorOS;
 800af28:	23ff      	movs	r3, #255	; 0xff
 800af2a:	e000      	b.n	800af2e <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800af2c:	2300      	movs	r3, #0
}
 800af2e:	4618      	mov	r0, r3
 800af30:	3710      	adds	r7, #16
 800af32:	46bd      	mov	sp, r7
 800af34:	bd80      	pop	{r7, pc}
 800af36:	bf00      	nop
 800af38:	e000ed04 	.word	0xe000ed04

0800af3c <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800af3c:	b580      	push	{r7, lr}
 800af3e:	b084      	sub	sp, #16
 800af40:	af00      	add	r7, sp, #0
 800af42:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800af44:	2300      	movs	r3, #0
 800af46:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800af48:	2300      	movs	r3, #0
 800af4a:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800af4c:	f7ff fefe 	bl	800ad4c <inHandlerMode>
 800af50:	4603      	mov	r3, r0
 800af52:	2b00      	cmp	r3, #0
 800af54:	d016      	beq.n	800af84 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800af56:	f107 0308 	add.w	r3, r7, #8
 800af5a:	4619      	mov	r1, r3
 800af5c:	6878      	ldr	r0, [r7, #4]
 800af5e:	f000 fb1f 	bl	800b5a0 <xQueueGiveFromISR>
 800af62:	4603      	mov	r3, r0
 800af64:	2b01      	cmp	r3, #1
 800af66:	d001      	beq.n	800af6c <osSemaphoreRelease+0x30>
      return osErrorOS;
 800af68:	23ff      	movs	r3, #255	; 0xff
 800af6a:	e017      	b.n	800af9c <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800af6c:	68bb      	ldr	r3, [r7, #8]
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d013      	beq.n	800af9a <osSemaphoreRelease+0x5e>
 800af72:	4b0c      	ldr	r3, [pc, #48]	; (800afa4 <osSemaphoreRelease+0x68>)
 800af74:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800af78:	601a      	str	r2, [r3, #0]
 800af7a:	f3bf 8f4f 	dsb	sy
 800af7e:	f3bf 8f6f 	isb	sy
 800af82:	e00a      	b.n	800af9a <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800af84:	2300      	movs	r3, #0
 800af86:	2200      	movs	r2, #0
 800af88:	2100      	movs	r1, #0
 800af8a:	6878      	ldr	r0, [r7, #4]
 800af8c:	f000 fa0a 	bl	800b3a4 <xQueueGenericSend>
 800af90:	4603      	mov	r3, r0
 800af92:	2b01      	cmp	r3, #1
 800af94:	d001      	beq.n	800af9a <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800af96:	23ff      	movs	r3, #255	; 0xff
 800af98:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800af9a:	68fb      	ldr	r3, [r7, #12]
}
 800af9c:	4618      	mov	r0, r3
 800af9e:	3710      	adds	r7, #16
 800afa0:	46bd      	mov	sp, r7
 800afa2:	bd80      	pop	{r7, pc}
 800afa4:	e000ed04 	.word	0xe000ed04

0800afa8 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 800afa8:	b580      	push	{r7, lr}
 800afaa:	b082      	sub	sp, #8
 800afac:	af00      	add	r7, sp, #0
 800afae:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800afb0:	f7ff fecc 	bl	800ad4c <inHandlerMode>
 800afb4:	4603      	mov	r3, r0
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d001      	beq.n	800afbe <osSemaphoreDelete+0x16>
    return osErrorISR;
 800afba:	2382      	movs	r3, #130	; 0x82
 800afbc:	e003      	b.n	800afc6 <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 800afbe:	6878      	ldr	r0, [r7, #4]
 800afc0:	f000 fd08 	bl	800b9d4 <vQueueDelete>

  return osOK; 
 800afc4:	2300      	movs	r3, #0
}
 800afc6:	4618      	mov	r0, r3
 800afc8:	3708      	adds	r7, #8
 800afca:	46bd      	mov	sp, r7
 800afcc:	bd80      	pop	{r7, pc}

0800afce <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800afce:	b480      	push	{r7}
 800afd0:	b083      	sub	sp, #12
 800afd2:	af00      	add	r7, sp, #0
 800afd4:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	f103 0208 	add.w	r2, r3, #8
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	f04f 32ff 	mov.w	r2, #4294967295
 800afe6:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	f103 0208 	add.w	r2, r3, #8
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	f103 0208 	add.w	r2, r3, #8
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	2200      	movs	r2, #0
 800b000:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b002:	bf00      	nop
 800b004:	370c      	adds	r7, #12
 800b006:	46bd      	mov	sp, r7
 800b008:	bc80      	pop	{r7}
 800b00a:	4770      	bx	lr

0800b00c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b00c:	b480      	push	{r7}
 800b00e:	b083      	sub	sp, #12
 800b010:	af00      	add	r7, sp, #0
 800b012:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	2200      	movs	r2, #0
 800b018:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b01a:	bf00      	nop
 800b01c:	370c      	adds	r7, #12
 800b01e:	46bd      	mov	sp, r7
 800b020:	bc80      	pop	{r7}
 800b022:	4770      	bx	lr

0800b024 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b024:	b480      	push	{r7}
 800b026:	b085      	sub	sp, #20
 800b028:	af00      	add	r7, sp, #0
 800b02a:	6078      	str	r0, [r7, #4]
 800b02c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	685b      	ldr	r3, [r3, #4]
 800b032:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b034:	683b      	ldr	r3, [r7, #0]
 800b036:	68fa      	ldr	r2, [r7, #12]
 800b038:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	689a      	ldr	r2, [r3, #8]
 800b03e:	683b      	ldr	r3, [r7, #0]
 800b040:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	689b      	ldr	r3, [r3, #8]
 800b046:	683a      	ldr	r2, [r7, #0]
 800b048:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	683a      	ldr	r2, [r7, #0]
 800b04e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800b050:	683b      	ldr	r3, [r7, #0]
 800b052:	687a      	ldr	r2, [r7, #4]
 800b054:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	1c5a      	adds	r2, r3, #1
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	601a      	str	r2, [r3, #0]
}
 800b060:	bf00      	nop
 800b062:	3714      	adds	r7, #20
 800b064:	46bd      	mov	sp, r7
 800b066:	bc80      	pop	{r7}
 800b068:	4770      	bx	lr

0800b06a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b06a:	b480      	push	{r7}
 800b06c:	b085      	sub	sp, #20
 800b06e:	af00      	add	r7, sp, #0
 800b070:	6078      	str	r0, [r7, #4]
 800b072:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b074:	683b      	ldr	r3, [r7, #0]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b07a:	68bb      	ldr	r3, [r7, #8]
 800b07c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b080:	d103      	bne.n	800b08a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	691b      	ldr	r3, [r3, #16]
 800b086:	60fb      	str	r3, [r7, #12]
 800b088:	e00c      	b.n	800b0a4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	3308      	adds	r3, #8
 800b08e:	60fb      	str	r3, [r7, #12]
 800b090:	e002      	b.n	800b098 <vListInsert+0x2e>
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	685b      	ldr	r3, [r3, #4]
 800b096:	60fb      	str	r3, [r7, #12]
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	685b      	ldr	r3, [r3, #4]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	68ba      	ldr	r2, [r7, #8]
 800b0a0:	429a      	cmp	r2, r3
 800b0a2:	d2f6      	bcs.n	800b092 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	685a      	ldr	r2, [r3, #4]
 800b0a8:	683b      	ldr	r3, [r7, #0]
 800b0aa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b0ac:	683b      	ldr	r3, [r7, #0]
 800b0ae:	685b      	ldr	r3, [r3, #4]
 800b0b0:	683a      	ldr	r2, [r7, #0]
 800b0b2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b0b4:	683b      	ldr	r3, [r7, #0]
 800b0b6:	68fa      	ldr	r2, [r7, #12]
 800b0b8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	683a      	ldr	r2, [r7, #0]
 800b0be:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800b0c0:	683b      	ldr	r3, [r7, #0]
 800b0c2:	687a      	ldr	r2, [r7, #4]
 800b0c4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	1c5a      	adds	r2, r3, #1
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	601a      	str	r2, [r3, #0]
}
 800b0d0:	bf00      	nop
 800b0d2:	3714      	adds	r7, #20
 800b0d4:	46bd      	mov	sp, r7
 800b0d6:	bc80      	pop	{r7}
 800b0d8:	4770      	bx	lr

0800b0da <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b0da:	b480      	push	{r7}
 800b0dc:	b085      	sub	sp, #20
 800b0de:	af00      	add	r7, sp, #0
 800b0e0:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	691b      	ldr	r3, [r3, #16]
 800b0e6:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	685b      	ldr	r3, [r3, #4]
 800b0ec:	687a      	ldr	r2, [r7, #4]
 800b0ee:	6892      	ldr	r2, [r2, #8]
 800b0f0:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	689b      	ldr	r3, [r3, #8]
 800b0f6:	687a      	ldr	r2, [r7, #4]
 800b0f8:	6852      	ldr	r2, [r2, #4]
 800b0fa:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	685b      	ldr	r3, [r3, #4]
 800b100:	687a      	ldr	r2, [r7, #4]
 800b102:	429a      	cmp	r2, r3
 800b104:	d103      	bne.n	800b10e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	689a      	ldr	r2, [r3, #8]
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	2200      	movs	r2, #0
 800b112:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	1e5a      	subs	r2, r3, #1
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	681b      	ldr	r3, [r3, #0]
}
 800b122:	4618      	mov	r0, r3
 800b124:	3714      	adds	r7, #20
 800b126:	46bd      	mov	sp, r7
 800b128:	bc80      	pop	{r7}
 800b12a:	4770      	bx	lr

0800b12c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b12c:	b580      	push	{r7, lr}
 800b12e:	b084      	sub	sp, #16
 800b130:	af00      	add	r7, sp, #0
 800b132:	6078      	str	r0, [r7, #4]
 800b134:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d10a      	bne.n	800b156 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b140:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b144:	f383 8811 	msr	BASEPRI, r3
 800b148:	f3bf 8f6f 	isb	sy
 800b14c:	f3bf 8f4f 	dsb	sy
 800b150:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b152:	bf00      	nop
 800b154:	e7fe      	b.n	800b154 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b156:	f002 f811 	bl	800d17c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	681a      	ldr	r2, [r3, #0]
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b162:	68f9      	ldr	r1, [r7, #12]
 800b164:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b166:	fb01 f303 	mul.w	r3, r1, r3
 800b16a:	441a      	add	r2, r3
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	2200      	movs	r2, #0
 800b174:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	681a      	ldr	r2, [r3, #0]
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	681a      	ldr	r2, [r3, #0]
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b186:	3b01      	subs	r3, #1
 800b188:	68f9      	ldr	r1, [r7, #12]
 800b18a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b18c:	fb01 f303 	mul.w	r3, r1, r3
 800b190:	441a      	add	r2, r3
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	22ff      	movs	r2, #255	; 0xff
 800b19a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	22ff      	movs	r2, #255	; 0xff
 800b1a2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b1a6:	683b      	ldr	r3, [r7, #0]
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d114      	bne.n	800b1d6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	691b      	ldr	r3, [r3, #16]
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d01a      	beq.n	800b1ea <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	3310      	adds	r3, #16
 800b1b8:	4618      	mov	r0, r3
 800b1ba:	f001 fae7 	bl	800c78c <xTaskRemoveFromEventList>
 800b1be:	4603      	mov	r3, r0
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d012      	beq.n	800b1ea <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b1c4:	4b0c      	ldr	r3, [pc, #48]	; (800b1f8 <xQueueGenericReset+0xcc>)
 800b1c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b1ca:	601a      	str	r2, [r3, #0]
 800b1cc:	f3bf 8f4f 	dsb	sy
 800b1d0:	f3bf 8f6f 	isb	sy
 800b1d4:	e009      	b.n	800b1ea <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b1d6:	68fb      	ldr	r3, [r7, #12]
 800b1d8:	3310      	adds	r3, #16
 800b1da:	4618      	mov	r0, r3
 800b1dc:	f7ff fef7 	bl	800afce <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	3324      	adds	r3, #36	; 0x24
 800b1e4:	4618      	mov	r0, r3
 800b1e6:	f7ff fef2 	bl	800afce <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b1ea:	f001 fff7 	bl	800d1dc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b1ee:	2301      	movs	r3, #1
}
 800b1f0:	4618      	mov	r0, r3
 800b1f2:	3710      	adds	r7, #16
 800b1f4:	46bd      	mov	sp, r7
 800b1f6:	bd80      	pop	{r7, pc}
 800b1f8:	e000ed04 	.word	0xe000ed04

0800b1fc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b1fc:	b580      	push	{r7, lr}
 800b1fe:	b08e      	sub	sp, #56	; 0x38
 800b200:	af02      	add	r7, sp, #8
 800b202:	60f8      	str	r0, [r7, #12]
 800b204:	60b9      	str	r1, [r7, #8]
 800b206:	607a      	str	r2, [r7, #4]
 800b208:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d10a      	bne.n	800b226 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800b210:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b214:	f383 8811 	msr	BASEPRI, r3
 800b218:	f3bf 8f6f 	isb	sy
 800b21c:	f3bf 8f4f 	dsb	sy
 800b220:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b222:	bf00      	nop
 800b224:	e7fe      	b.n	800b224 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b226:	683b      	ldr	r3, [r7, #0]
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d10a      	bne.n	800b242 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800b22c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b230:	f383 8811 	msr	BASEPRI, r3
 800b234:	f3bf 8f6f 	isb	sy
 800b238:	f3bf 8f4f 	dsb	sy
 800b23c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b23e:	bf00      	nop
 800b240:	e7fe      	b.n	800b240 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	2b00      	cmp	r3, #0
 800b246:	d002      	beq.n	800b24e <xQueueGenericCreateStatic+0x52>
 800b248:	68bb      	ldr	r3, [r7, #8]
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d001      	beq.n	800b252 <xQueueGenericCreateStatic+0x56>
 800b24e:	2301      	movs	r3, #1
 800b250:	e000      	b.n	800b254 <xQueueGenericCreateStatic+0x58>
 800b252:	2300      	movs	r3, #0
 800b254:	2b00      	cmp	r3, #0
 800b256:	d10a      	bne.n	800b26e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800b258:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b25c:	f383 8811 	msr	BASEPRI, r3
 800b260:	f3bf 8f6f 	isb	sy
 800b264:	f3bf 8f4f 	dsb	sy
 800b268:	623b      	str	r3, [r7, #32]
}
 800b26a:	bf00      	nop
 800b26c:	e7fe      	b.n	800b26c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	2b00      	cmp	r3, #0
 800b272:	d102      	bne.n	800b27a <xQueueGenericCreateStatic+0x7e>
 800b274:	68bb      	ldr	r3, [r7, #8]
 800b276:	2b00      	cmp	r3, #0
 800b278:	d101      	bne.n	800b27e <xQueueGenericCreateStatic+0x82>
 800b27a:	2301      	movs	r3, #1
 800b27c:	e000      	b.n	800b280 <xQueueGenericCreateStatic+0x84>
 800b27e:	2300      	movs	r3, #0
 800b280:	2b00      	cmp	r3, #0
 800b282:	d10a      	bne.n	800b29a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800b284:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b288:	f383 8811 	msr	BASEPRI, r3
 800b28c:	f3bf 8f6f 	isb	sy
 800b290:	f3bf 8f4f 	dsb	sy
 800b294:	61fb      	str	r3, [r7, #28]
}
 800b296:	bf00      	nop
 800b298:	e7fe      	b.n	800b298 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b29a:	2348      	movs	r3, #72	; 0x48
 800b29c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b29e:	697b      	ldr	r3, [r7, #20]
 800b2a0:	2b48      	cmp	r3, #72	; 0x48
 800b2a2:	d00a      	beq.n	800b2ba <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800b2a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2a8:	f383 8811 	msr	BASEPRI, r3
 800b2ac:	f3bf 8f6f 	isb	sy
 800b2b0:	f3bf 8f4f 	dsb	sy
 800b2b4:	61bb      	str	r3, [r7, #24]
}
 800b2b6:	bf00      	nop
 800b2b8:	e7fe      	b.n	800b2b8 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b2ba:	683b      	ldr	r3, [r7, #0]
 800b2bc:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800b2be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d00d      	beq.n	800b2e0 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b2c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2c6:	2201      	movs	r2, #1
 800b2c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b2cc:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b2d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2d2:	9300      	str	r3, [sp, #0]
 800b2d4:	4613      	mov	r3, r2
 800b2d6:	687a      	ldr	r2, [r7, #4]
 800b2d8:	68b9      	ldr	r1, [r7, #8]
 800b2da:	68f8      	ldr	r0, [r7, #12]
 800b2dc:	f000 f843 	bl	800b366 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800b2e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800b2e2:	4618      	mov	r0, r3
 800b2e4:	3730      	adds	r7, #48	; 0x30
 800b2e6:	46bd      	mov	sp, r7
 800b2e8:	bd80      	pop	{r7, pc}

0800b2ea <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800b2ea:	b580      	push	{r7, lr}
 800b2ec:	b08a      	sub	sp, #40	; 0x28
 800b2ee:	af02      	add	r7, sp, #8
 800b2f0:	60f8      	str	r0, [r7, #12]
 800b2f2:	60b9      	str	r1, [r7, #8]
 800b2f4:	4613      	mov	r3, r2
 800b2f6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d10a      	bne.n	800b314 <xQueueGenericCreate+0x2a>
	__asm volatile
 800b2fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b302:	f383 8811 	msr	BASEPRI, r3
 800b306:	f3bf 8f6f 	isb	sy
 800b30a:	f3bf 8f4f 	dsb	sy
 800b30e:	613b      	str	r3, [r7, #16]
}
 800b310:	bf00      	nop
 800b312:	e7fe      	b.n	800b312 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800b314:	68bb      	ldr	r3, [r7, #8]
 800b316:	2b00      	cmp	r3, #0
 800b318:	d102      	bne.n	800b320 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800b31a:	2300      	movs	r3, #0
 800b31c:	61fb      	str	r3, [r7, #28]
 800b31e:	e004      	b.n	800b32a <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	68ba      	ldr	r2, [r7, #8]
 800b324:	fb02 f303 	mul.w	r3, r2, r3
 800b328:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800b32a:	69fb      	ldr	r3, [r7, #28]
 800b32c:	3348      	adds	r3, #72	; 0x48
 800b32e:	4618      	mov	r0, r3
 800b330:	f002 f824 	bl	800d37c <pvPortMalloc>
 800b334:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800b336:	69bb      	ldr	r3, [r7, #24]
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d00f      	beq.n	800b35c <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800b33c:	69bb      	ldr	r3, [r7, #24]
 800b33e:	3348      	adds	r3, #72	; 0x48
 800b340:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800b342:	69bb      	ldr	r3, [r7, #24]
 800b344:	2200      	movs	r2, #0
 800b346:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b34a:	79fa      	ldrb	r2, [r7, #7]
 800b34c:	69bb      	ldr	r3, [r7, #24]
 800b34e:	9300      	str	r3, [sp, #0]
 800b350:	4613      	mov	r3, r2
 800b352:	697a      	ldr	r2, [r7, #20]
 800b354:	68b9      	ldr	r1, [r7, #8]
 800b356:	68f8      	ldr	r0, [r7, #12]
 800b358:	f000 f805 	bl	800b366 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800b35c:	69bb      	ldr	r3, [r7, #24]
	}
 800b35e:	4618      	mov	r0, r3
 800b360:	3720      	adds	r7, #32
 800b362:	46bd      	mov	sp, r7
 800b364:	bd80      	pop	{r7, pc}

0800b366 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b366:	b580      	push	{r7, lr}
 800b368:	b084      	sub	sp, #16
 800b36a:	af00      	add	r7, sp, #0
 800b36c:	60f8      	str	r0, [r7, #12]
 800b36e:	60b9      	str	r1, [r7, #8]
 800b370:	607a      	str	r2, [r7, #4]
 800b372:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b374:	68bb      	ldr	r3, [r7, #8]
 800b376:	2b00      	cmp	r3, #0
 800b378:	d103      	bne.n	800b382 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b37a:	69bb      	ldr	r3, [r7, #24]
 800b37c:	69ba      	ldr	r2, [r7, #24]
 800b37e:	601a      	str	r2, [r3, #0]
 800b380:	e002      	b.n	800b388 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b382:	69bb      	ldr	r3, [r7, #24]
 800b384:	687a      	ldr	r2, [r7, #4]
 800b386:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b388:	69bb      	ldr	r3, [r7, #24]
 800b38a:	68fa      	ldr	r2, [r7, #12]
 800b38c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b38e:	69bb      	ldr	r3, [r7, #24]
 800b390:	68ba      	ldr	r2, [r7, #8]
 800b392:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b394:	2101      	movs	r1, #1
 800b396:	69b8      	ldr	r0, [r7, #24]
 800b398:	f7ff fec8 	bl	800b12c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b39c:	bf00      	nop
 800b39e:	3710      	adds	r7, #16
 800b3a0:	46bd      	mov	sp, r7
 800b3a2:	bd80      	pop	{r7, pc}

0800b3a4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b3a4:	b580      	push	{r7, lr}
 800b3a6:	b08e      	sub	sp, #56	; 0x38
 800b3a8:	af00      	add	r7, sp, #0
 800b3aa:	60f8      	str	r0, [r7, #12]
 800b3ac:	60b9      	str	r1, [r7, #8]
 800b3ae:	607a      	str	r2, [r7, #4]
 800b3b0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b3b2:	2300      	movs	r3, #0
 800b3b4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b3ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d10a      	bne.n	800b3d6 <xQueueGenericSend+0x32>
	__asm volatile
 800b3c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3c4:	f383 8811 	msr	BASEPRI, r3
 800b3c8:	f3bf 8f6f 	isb	sy
 800b3cc:	f3bf 8f4f 	dsb	sy
 800b3d0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b3d2:	bf00      	nop
 800b3d4:	e7fe      	b.n	800b3d4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b3d6:	68bb      	ldr	r3, [r7, #8]
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d103      	bne.n	800b3e4 <xQueueGenericSend+0x40>
 800b3dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d101      	bne.n	800b3e8 <xQueueGenericSend+0x44>
 800b3e4:	2301      	movs	r3, #1
 800b3e6:	e000      	b.n	800b3ea <xQueueGenericSend+0x46>
 800b3e8:	2300      	movs	r3, #0
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d10a      	bne.n	800b404 <xQueueGenericSend+0x60>
	__asm volatile
 800b3ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3f2:	f383 8811 	msr	BASEPRI, r3
 800b3f6:	f3bf 8f6f 	isb	sy
 800b3fa:	f3bf 8f4f 	dsb	sy
 800b3fe:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b400:	bf00      	nop
 800b402:	e7fe      	b.n	800b402 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b404:	683b      	ldr	r3, [r7, #0]
 800b406:	2b02      	cmp	r3, #2
 800b408:	d103      	bne.n	800b412 <xQueueGenericSend+0x6e>
 800b40a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b40c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b40e:	2b01      	cmp	r3, #1
 800b410:	d101      	bne.n	800b416 <xQueueGenericSend+0x72>
 800b412:	2301      	movs	r3, #1
 800b414:	e000      	b.n	800b418 <xQueueGenericSend+0x74>
 800b416:	2300      	movs	r3, #0
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d10a      	bne.n	800b432 <xQueueGenericSend+0x8e>
	__asm volatile
 800b41c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b420:	f383 8811 	msr	BASEPRI, r3
 800b424:	f3bf 8f6f 	isb	sy
 800b428:	f3bf 8f4f 	dsb	sy
 800b42c:	623b      	str	r3, [r7, #32]
}
 800b42e:	bf00      	nop
 800b430:	e7fe      	b.n	800b430 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b432:	f001 fb6f 	bl	800cb14 <xTaskGetSchedulerState>
 800b436:	4603      	mov	r3, r0
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d102      	bne.n	800b442 <xQueueGenericSend+0x9e>
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	2b00      	cmp	r3, #0
 800b440:	d101      	bne.n	800b446 <xQueueGenericSend+0xa2>
 800b442:	2301      	movs	r3, #1
 800b444:	e000      	b.n	800b448 <xQueueGenericSend+0xa4>
 800b446:	2300      	movs	r3, #0
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d10a      	bne.n	800b462 <xQueueGenericSend+0xbe>
	__asm volatile
 800b44c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b450:	f383 8811 	msr	BASEPRI, r3
 800b454:	f3bf 8f6f 	isb	sy
 800b458:	f3bf 8f4f 	dsb	sy
 800b45c:	61fb      	str	r3, [r7, #28]
}
 800b45e:	bf00      	nop
 800b460:	e7fe      	b.n	800b460 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b462:	f001 fe8b 	bl	800d17c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b468:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b46a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b46c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b46e:	429a      	cmp	r2, r3
 800b470:	d302      	bcc.n	800b478 <xQueueGenericSend+0xd4>
 800b472:	683b      	ldr	r3, [r7, #0]
 800b474:	2b02      	cmp	r3, #2
 800b476:	d129      	bne.n	800b4cc <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b478:	683a      	ldr	r2, [r7, #0]
 800b47a:	68b9      	ldr	r1, [r7, #8]
 800b47c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b47e:	f000 fae3 	bl	800ba48 <prvCopyDataToQueue>
 800b482:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d010      	beq.n	800b4ae <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b48c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b48e:	3324      	adds	r3, #36	; 0x24
 800b490:	4618      	mov	r0, r3
 800b492:	f001 f97b 	bl	800c78c <xTaskRemoveFromEventList>
 800b496:	4603      	mov	r3, r0
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d013      	beq.n	800b4c4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b49c:	4b3f      	ldr	r3, [pc, #252]	; (800b59c <xQueueGenericSend+0x1f8>)
 800b49e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b4a2:	601a      	str	r2, [r3, #0]
 800b4a4:	f3bf 8f4f 	dsb	sy
 800b4a8:	f3bf 8f6f 	isb	sy
 800b4ac:	e00a      	b.n	800b4c4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b4ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d007      	beq.n	800b4c4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b4b4:	4b39      	ldr	r3, [pc, #228]	; (800b59c <xQueueGenericSend+0x1f8>)
 800b4b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b4ba:	601a      	str	r2, [r3, #0]
 800b4bc:	f3bf 8f4f 	dsb	sy
 800b4c0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b4c4:	f001 fe8a 	bl	800d1dc <vPortExitCritical>
				return pdPASS;
 800b4c8:	2301      	movs	r3, #1
 800b4ca:	e063      	b.n	800b594 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d103      	bne.n	800b4da <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b4d2:	f001 fe83 	bl	800d1dc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b4d6:	2300      	movs	r3, #0
 800b4d8:	e05c      	b.n	800b594 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b4da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d106      	bne.n	800b4ee <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b4e0:	f107 0314 	add.w	r3, r7, #20
 800b4e4:	4618      	mov	r0, r3
 800b4e6:	f001 f9b3 	bl	800c850 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b4ea:	2301      	movs	r3, #1
 800b4ec:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b4ee:	f001 fe75 	bl	800d1dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b4f2:	f000 ff4f 	bl	800c394 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b4f6:	f001 fe41 	bl	800d17c <vPortEnterCritical>
 800b4fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4fc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b500:	b25b      	sxtb	r3, r3
 800b502:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b506:	d103      	bne.n	800b510 <xQueueGenericSend+0x16c>
 800b508:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b50a:	2200      	movs	r2, #0
 800b50c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b510:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b512:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b516:	b25b      	sxtb	r3, r3
 800b518:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b51c:	d103      	bne.n	800b526 <xQueueGenericSend+0x182>
 800b51e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b520:	2200      	movs	r2, #0
 800b522:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b526:	f001 fe59 	bl	800d1dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b52a:	1d3a      	adds	r2, r7, #4
 800b52c:	f107 0314 	add.w	r3, r7, #20
 800b530:	4611      	mov	r1, r2
 800b532:	4618      	mov	r0, r3
 800b534:	f001 f9a2 	bl	800c87c <xTaskCheckForTimeOut>
 800b538:	4603      	mov	r3, r0
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d124      	bne.n	800b588 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b53e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b540:	f000 fb7a 	bl	800bc38 <prvIsQueueFull>
 800b544:	4603      	mov	r3, r0
 800b546:	2b00      	cmp	r3, #0
 800b548:	d018      	beq.n	800b57c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b54a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b54c:	3310      	adds	r3, #16
 800b54e:	687a      	ldr	r2, [r7, #4]
 800b550:	4611      	mov	r1, r2
 800b552:	4618      	mov	r0, r3
 800b554:	f001 f8f6 	bl	800c744 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b558:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b55a:	f000 fb05 	bl	800bb68 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b55e:	f000 ff27 	bl	800c3b0 <xTaskResumeAll>
 800b562:	4603      	mov	r3, r0
 800b564:	2b00      	cmp	r3, #0
 800b566:	f47f af7c 	bne.w	800b462 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800b56a:	4b0c      	ldr	r3, [pc, #48]	; (800b59c <xQueueGenericSend+0x1f8>)
 800b56c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b570:	601a      	str	r2, [r3, #0]
 800b572:	f3bf 8f4f 	dsb	sy
 800b576:	f3bf 8f6f 	isb	sy
 800b57a:	e772      	b.n	800b462 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b57c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b57e:	f000 faf3 	bl	800bb68 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b582:	f000 ff15 	bl	800c3b0 <xTaskResumeAll>
 800b586:	e76c      	b.n	800b462 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b588:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b58a:	f000 faed 	bl	800bb68 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b58e:	f000 ff0f 	bl	800c3b0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b592:	2300      	movs	r3, #0
		}
	}
}
 800b594:	4618      	mov	r0, r3
 800b596:	3738      	adds	r7, #56	; 0x38
 800b598:	46bd      	mov	sp, r7
 800b59a:	bd80      	pop	{r7, pc}
 800b59c:	e000ed04 	.word	0xe000ed04

0800b5a0 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800b5a0:	b580      	push	{r7, lr}
 800b5a2:	b08e      	sub	sp, #56	; 0x38
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	6078      	str	r0, [r7, #4]
 800b5a8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800b5ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d10a      	bne.n	800b5ca <xQueueGiveFromISR+0x2a>
	__asm volatile
 800b5b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5b8:	f383 8811 	msr	BASEPRI, r3
 800b5bc:	f3bf 8f6f 	isb	sy
 800b5c0:	f3bf 8f4f 	dsb	sy
 800b5c4:	623b      	str	r3, [r7, #32]
}
 800b5c6:	bf00      	nop
 800b5c8:	e7fe      	b.n	800b5c8 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800b5ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d00a      	beq.n	800b5e8 <xQueueGiveFromISR+0x48>
	__asm volatile
 800b5d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5d6:	f383 8811 	msr	BASEPRI, r3
 800b5da:	f3bf 8f6f 	isb	sy
 800b5de:	f3bf 8f4f 	dsb	sy
 800b5e2:	61fb      	str	r3, [r7, #28]
}
 800b5e4:	bf00      	nop
 800b5e6:	e7fe      	b.n	800b5e6 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 800b5e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d103      	bne.n	800b5f8 <xQueueGiveFromISR+0x58>
 800b5f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5f2:	685b      	ldr	r3, [r3, #4]
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d101      	bne.n	800b5fc <xQueueGiveFromISR+0x5c>
 800b5f8:	2301      	movs	r3, #1
 800b5fa:	e000      	b.n	800b5fe <xQueueGiveFromISR+0x5e>
 800b5fc:	2300      	movs	r3, #0
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d10a      	bne.n	800b618 <xQueueGiveFromISR+0x78>
	__asm volatile
 800b602:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b606:	f383 8811 	msr	BASEPRI, r3
 800b60a:	f3bf 8f6f 	isb	sy
 800b60e:	f3bf 8f4f 	dsb	sy
 800b612:	61bb      	str	r3, [r7, #24]
}
 800b614:	bf00      	nop
 800b616:	e7fe      	b.n	800b616 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b618:	f001 fe72 	bl	800d300 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b61c:	f3ef 8211 	mrs	r2, BASEPRI
 800b620:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b624:	f383 8811 	msr	BASEPRI, r3
 800b628:	f3bf 8f6f 	isb	sy
 800b62c:	f3bf 8f4f 	dsb	sy
 800b630:	617a      	str	r2, [r7, #20]
 800b632:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b634:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b636:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b638:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b63a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b63c:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800b63e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b640:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b642:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b644:	429a      	cmp	r2, r3
 800b646:	d22b      	bcs.n	800b6a0 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b648:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b64a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b64e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b652:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b654:	1c5a      	adds	r2, r3, #1
 800b656:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b658:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b65a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b65e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b662:	d112      	bne.n	800b68a <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b664:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d016      	beq.n	800b69a <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b66c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b66e:	3324      	adds	r3, #36	; 0x24
 800b670:	4618      	mov	r0, r3
 800b672:	f001 f88b 	bl	800c78c <xTaskRemoveFromEventList>
 800b676:	4603      	mov	r3, r0
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d00e      	beq.n	800b69a <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b67c:	683b      	ldr	r3, [r7, #0]
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d00b      	beq.n	800b69a <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b682:	683b      	ldr	r3, [r7, #0]
 800b684:	2201      	movs	r2, #1
 800b686:	601a      	str	r2, [r3, #0]
 800b688:	e007      	b.n	800b69a <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b68a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b68e:	3301      	adds	r3, #1
 800b690:	b2db      	uxtb	r3, r3
 800b692:	b25a      	sxtb	r2, r3
 800b694:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b696:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b69a:	2301      	movs	r3, #1
 800b69c:	637b      	str	r3, [r7, #52]	; 0x34
 800b69e:	e001      	b.n	800b6a4 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b6a0:	2300      	movs	r3, #0
 800b6a2:	637b      	str	r3, [r7, #52]	; 0x34
 800b6a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6a6:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b6ae:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b6b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800b6b2:	4618      	mov	r0, r3
 800b6b4:	3738      	adds	r7, #56	; 0x38
 800b6b6:	46bd      	mov	sp, r7
 800b6b8:	bd80      	pop	{r7, pc}
	...

0800b6bc <xQueueSemaphoreTake>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800b6bc:	b580      	push	{r7, lr}
 800b6be:	b08e      	sub	sp, #56	; 0x38
 800b6c0:	af00      	add	r7, sp, #0
 800b6c2:	6078      	str	r0, [r7, #4]
 800b6c4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800b6c6:	2300      	movs	r3, #0
 800b6c8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800b6ce:	2300      	movs	r3, #0
 800b6d0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b6d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d10a      	bne.n	800b6ee <xQueueSemaphoreTake+0x32>
	__asm volatile
 800b6d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6dc:	f383 8811 	msr	BASEPRI, r3
 800b6e0:	f3bf 8f6f 	isb	sy
 800b6e4:	f3bf 8f4f 	dsb	sy
 800b6e8:	623b      	str	r3, [r7, #32]
}
 800b6ea:	bf00      	nop
 800b6ec:	e7fe      	b.n	800b6ec <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800b6ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d00a      	beq.n	800b70c <xQueueSemaphoreTake+0x50>
	__asm volatile
 800b6f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6fa:	f383 8811 	msr	BASEPRI, r3
 800b6fe:	f3bf 8f6f 	isb	sy
 800b702:	f3bf 8f4f 	dsb	sy
 800b706:	61fb      	str	r3, [r7, #28]
}
 800b708:	bf00      	nop
 800b70a:	e7fe      	b.n	800b70a <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b70c:	f001 fa02 	bl	800cb14 <xTaskGetSchedulerState>
 800b710:	4603      	mov	r3, r0
 800b712:	2b00      	cmp	r3, #0
 800b714:	d102      	bne.n	800b71c <xQueueSemaphoreTake+0x60>
 800b716:	683b      	ldr	r3, [r7, #0]
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d101      	bne.n	800b720 <xQueueSemaphoreTake+0x64>
 800b71c:	2301      	movs	r3, #1
 800b71e:	e000      	b.n	800b722 <xQueueSemaphoreTake+0x66>
 800b720:	2300      	movs	r3, #0
 800b722:	2b00      	cmp	r3, #0
 800b724:	d10a      	bne.n	800b73c <xQueueSemaphoreTake+0x80>
	__asm volatile
 800b726:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b72a:	f383 8811 	msr	BASEPRI, r3
 800b72e:	f3bf 8f6f 	isb	sy
 800b732:	f3bf 8f4f 	dsb	sy
 800b736:	61bb      	str	r3, [r7, #24]
}
 800b738:	bf00      	nop
 800b73a:	e7fe      	b.n	800b73a <xQueueSemaphoreTake+0x7e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800b73c:	f001 fd1e 	bl	800d17c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800b740:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b742:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b744:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800b746:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d024      	beq.n	800b796 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800b74c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b74e:	1e5a      	subs	r2, r3, #1
 800b750:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b752:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b754:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d104      	bne.n	800b766 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800b75c:	f001 fba4 	bl	800cea8 <pvTaskIncrementMutexHeldCount>
 800b760:	4602      	mov	r2, r0
 800b762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b764:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b766:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b768:	691b      	ldr	r3, [r3, #16]
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d00f      	beq.n	800b78e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b76e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b770:	3310      	adds	r3, #16
 800b772:	4618      	mov	r0, r3
 800b774:	f001 f80a 	bl	800c78c <xTaskRemoveFromEventList>
 800b778:	4603      	mov	r3, r0
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d007      	beq.n	800b78e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b77e:	4b54      	ldr	r3, [pc, #336]	; (800b8d0 <xQueueSemaphoreTake+0x214>)
 800b780:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b784:	601a      	str	r2, [r3, #0]
 800b786:	f3bf 8f4f 	dsb	sy
 800b78a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b78e:	f001 fd25 	bl	800d1dc <vPortExitCritical>
				return pdPASS;
 800b792:	2301      	movs	r3, #1
 800b794:	e097      	b.n	800b8c6 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b796:	683b      	ldr	r3, [r7, #0]
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d111      	bne.n	800b7c0 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800b79c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d00a      	beq.n	800b7b8 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800b7a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7a6:	f383 8811 	msr	BASEPRI, r3
 800b7aa:	f3bf 8f6f 	isb	sy
 800b7ae:	f3bf 8f4f 	dsb	sy
 800b7b2:	617b      	str	r3, [r7, #20]
}
 800b7b4:	bf00      	nop
 800b7b6:	e7fe      	b.n	800b7b6 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800b7b8:	f001 fd10 	bl	800d1dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b7bc:	2300      	movs	r3, #0
 800b7be:	e082      	b.n	800b8c6 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b7c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d106      	bne.n	800b7d4 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b7c6:	f107 030c 	add.w	r3, r7, #12
 800b7ca:	4618      	mov	r0, r3
 800b7cc:	f001 f840 	bl	800c850 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b7d0:	2301      	movs	r3, #1
 800b7d2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b7d4:	f001 fd02 	bl	800d1dc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b7d8:	f000 fddc 	bl	800c394 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b7dc:	f001 fcce 	bl	800d17c <vPortEnterCritical>
 800b7e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7e2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b7e6:	b25b      	sxtb	r3, r3
 800b7e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7ec:	d103      	bne.n	800b7f6 <xQueueSemaphoreTake+0x13a>
 800b7ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7f0:	2200      	movs	r2, #0
 800b7f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b7f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7f8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b7fc:	b25b      	sxtb	r3, r3
 800b7fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b802:	d103      	bne.n	800b80c <xQueueSemaphoreTake+0x150>
 800b804:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b806:	2200      	movs	r2, #0
 800b808:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b80c:	f001 fce6 	bl	800d1dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b810:	463a      	mov	r2, r7
 800b812:	f107 030c 	add.w	r3, r7, #12
 800b816:	4611      	mov	r1, r2
 800b818:	4618      	mov	r0, r3
 800b81a:	f001 f82f 	bl	800c87c <xTaskCheckForTimeOut>
 800b81e:	4603      	mov	r3, r0
 800b820:	2b00      	cmp	r3, #0
 800b822:	d132      	bne.n	800b88a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b824:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b826:	f000 f9f1 	bl	800bc0c <prvIsQueueEmpty>
 800b82a:	4603      	mov	r3, r0
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d026      	beq.n	800b87e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b830:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	2b00      	cmp	r3, #0
 800b836:	d109      	bne.n	800b84c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800b838:	f001 fca0 	bl	800d17c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 800b83c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b83e:	685b      	ldr	r3, [r3, #4]
 800b840:	4618      	mov	r0, r3
 800b842:	f001 f985 	bl	800cb50 <xTaskPriorityInherit>
 800b846:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800b848:	f001 fcc8 	bl	800d1dc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b84c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b84e:	3324      	adds	r3, #36	; 0x24
 800b850:	683a      	ldr	r2, [r7, #0]
 800b852:	4611      	mov	r1, r2
 800b854:	4618      	mov	r0, r3
 800b856:	f000 ff75 	bl	800c744 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b85a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b85c:	f000 f984 	bl	800bb68 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b860:	f000 fda6 	bl	800c3b0 <xTaskResumeAll>
 800b864:	4603      	mov	r3, r0
 800b866:	2b00      	cmp	r3, #0
 800b868:	f47f af68 	bne.w	800b73c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800b86c:	4b18      	ldr	r3, [pc, #96]	; (800b8d0 <xQueueSemaphoreTake+0x214>)
 800b86e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b872:	601a      	str	r2, [r3, #0]
 800b874:	f3bf 8f4f 	dsb	sy
 800b878:	f3bf 8f6f 	isb	sy
 800b87c:	e75e      	b.n	800b73c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800b87e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b880:	f000 f972 	bl	800bb68 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b884:	f000 fd94 	bl	800c3b0 <xTaskResumeAll>
 800b888:	e758      	b.n	800b73c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800b88a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b88c:	f000 f96c 	bl	800bb68 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b890:	f000 fd8e 	bl	800c3b0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b894:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b896:	f000 f9b9 	bl	800bc0c <prvIsQueueEmpty>
 800b89a:	4603      	mov	r3, r0
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	f43f af4d 	beq.w	800b73c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800b8a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d00d      	beq.n	800b8c4 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800b8a8:	f001 fc68 	bl	800d17c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800b8ac:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b8ae:	f000 f8b4 	bl	800ba1a <prvGetDisinheritPriorityAfterTimeout>
 800b8b2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 800b8b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8b6:	685b      	ldr	r3, [r3, #4]
 800b8b8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b8ba:	4618      	mov	r0, r3
 800b8bc:	f001 fa54 	bl	800cd68 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800b8c0:	f001 fc8c 	bl	800d1dc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b8c4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800b8c6:	4618      	mov	r0, r3
 800b8c8:	3738      	adds	r7, #56	; 0x38
 800b8ca:	46bd      	mov	sp, r7
 800b8cc:	bd80      	pop	{r7, pc}
 800b8ce:	bf00      	nop
 800b8d0:	e000ed04 	.word	0xe000ed04

0800b8d4 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800b8d4:	b580      	push	{r7, lr}
 800b8d6:	b08e      	sub	sp, #56	; 0x38
 800b8d8:	af00      	add	r7, sp, #0
 800b8da:	60f8      	str	r0, [r7, #12]
 800b8dc:	60b9      	str	r1, [r7, #8]
 800b8de:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b8e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d10a      	bne.n	800b900 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800b8ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8ee:	f383 8811 	msr	BASEPRI, r3
 800b8f2:	f3bf 8f6f 	isb	sy
 800b8f6:	f3bf 8f4f 	dsb	sy
 800b8fa:	623b      	str	r3, [r7, #32]
}
 800b8fc:	bf00      	nop
 800b8fe:	e7fe      	b.n	800b8fe <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b900:	68bb      	ldr	r3, [r7, #8]
 800b902:	2b00      	cmp	r3, #0
 800b904:	d103      	bne.n	800b90e <xQueueReceiveFromISR+0x3a>
 800b906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d101      	bne.n	800b912 <xQueueReceiveFromISR+0x3e>
 800b90e:	2301      	movs	r3, #1
 800b910:	e000      	b.n	800b914 <xQueueReceiveFromISR+0x40>
 800b912:	2300      	movs	r3, #0
 800b914:	2b00      	cmp	r3, #0
 800b916:	d10a      	bne.n	800b92e <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800b918:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b91c:	f383 8811 	msr	BASEPRI, r3
 800b920:	f3bf 8f6f 	isb	sy
 800b924:	f3bf 8f4f 	dsb	sy
 800b928:	61fb      	str	r3, [r7, #28]
}
 800b92a:	bf00      	nop
 800b92c:	e7fe      	b.n	800b92c <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b92e:	f001 fce7 	bl	800d300 <vPortValidateInterruptPriority>
	__asm volatile
 800b932:	f3ef 8211 	mrs	r2, BASEPRI
 800b936:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b93a:	f383 8811 	msr	BASEPRI, r3
 800b93e:	f3bf 8f6f 	isb	sy
 800b942:	f3bf 8f4f 	dsb	sy
 800b946:	61ba      	str	r2, [r7, #24]
 800b948:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800b94a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b94c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b94e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b950:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b952:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b954:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b956:	2b00      	cmp	r3, #0
 800b958:	d02f      	beq.n	800b9ba <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800b95a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b95c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b960:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b964:	68b9      	ldr	r1, [r7, #8]
 800b966:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b968:	f000 f8d8 	bl	800bb1c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b96c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b96e:	1e5a      	subs	r2, r3, #1
 800b970:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b972:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800b974:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b978:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b97c:	d112      	bne.n	800b9a4 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b97e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b980:	691b      	ldr	r3, [r3, #16]
 800b982:	2b00      	cmp	r3, #0
 800b984:	d016      	beq.n	800b9b4 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b986:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b988:	3310      	adds	r3, #16
 800b98a:	4618      	mov	r0, r3
 800b98c:	f000 fefe 	bl	800c78c <xTaskRemoveFromEventList>
 800b990:	4603      	mov	r3, r0
 800b992:	2b00      	cmp	r3, #0
 800b994:	d00e      	beq.n	800b9b4 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d00b      	beq.n	800b9b4 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	2201      	movs	r2, #1
 800b9a0:	601a      	str	r2, [r3, #0]
 800b9a2:	e007      	b.n	800b9b4 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800b9a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b9a8:	3301      	adds	r3, #1
 800b9aa:	b2db      	uxtb	r3, r3
 800b9ac:	b25a      	sxtb	r2, r3
 800b9ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800b9b4:	2301      	movs	r3, #1
 800b9b6:	637b      	str	r3, [r7, #52]	; 0x34
 800b9b8:	e001      	b.n	800b9be <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800b9ba:	2300      	movs	r3, #0
 800b9bc:	637b      	str	r3, [r7, #52]	; 0x34
 800b9be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9c0:	613b      	str	r3, [r7, #16]
	__asm volatile
 800b9c2:	693b      	ldr	r3, [r7, #16]
 800b9c4:	f383 8811 	msr	BASEPRI, r3
}
 800b9c8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b9ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800b9cc:	4618      	mov	r0, r3
 800b9ce:	3738      	adds	r7, #56	; 0x38
 800b9d0:	46bd      	mov	sp, r7
 800b9d2:	bd80      	pop	{r7, pc}

0800b9d4 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800b9d4:	b580      	push	{r7, lr}
 800b9d6:	b084      	sub	sp, #16
 800b9d8:	af00      	add	r7, sp, #0
 800b9da:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d10a      	bne.n	800b9fc <vQueueDelete+0x28>
	__asm volatile
 800b9e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9ea:	f383 8811 	msr	BASEPRI, r3
 800b9ee:	f3bf 8f6f 	isb	sy
 800b9f2:	f3bf 8f4f 	dsb	sy
 800b9f6:	60bb      	str	r3, [r7, #8]
}
 800b9f8:	bf00      	nop
 800b9fa:	e7fe      	b.n	800b9fa <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800b9fc:	68f8      	ldr	r0, [r7, #12]
 800b9fe:	f000 f933 	bl	800bc68 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800ba02:	68fb      	ldr	r3, [r7, #12]
 800ba04:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d102      	bne.n	800ba12 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800ba0c:	68f8      	ldr	r0, [r7, #12]
 800ba0e:	f001 fd79 	bl	800d504 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800ba12:	bf00      	nop
 800ba14:	3710      	adds	r7, #16
 800ba16:	46bd      	mov	sp, r7
 800ba18:	bd80      	pop	{r7, pc}

0800ba1a <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800ba1a:	b480      	push	{r7}
 800ba1c:	b085      	sub	sp, #20
 800ba1e:	af00      	add	r7, sp, #0
 800ba20:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d006      	beq.n	800ba38 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	f1c3 0307 	rsb	r3, r3, #7
 800ba34:	60fb      	str	r3, [r7, #12]
 800ba36:	e001      	b.n	800ba3c <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800ba38:	2300      	movs	r3, #0
 800ba3a:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800ba3c:	68fb      	ldr	r3, [r7, #12]
	}
 800ba3e:	4618      	mov	r0, r3
 800ba40:	3714      	adds	r7, #20
 800ba42:	46bd      	mov	sp, r7
 800ba44:	bc80      	pop	{r7}
 800ba46:	4770      	bx	lr

0800ba48 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ba48:	b580      	push	{r7, lr}
 800ba4a:	b086      	sub	sp, #24
 800ba4c:	af00      	add	r7, sp, #0
 800ba4e:	60f8      	str	r0, [r7, #12]
 800ba50:	60b9      	str	r1, [r7, #8]
 800ba52:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ba54:	2300      	movs	r3, #0
 800ba56:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba5c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d10d      	bne.n	800ba82 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d14d      	bne.n	800bb0a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	685b      	ldr	r3, [r3, #4]
 800ba72:	4618      	mov	r0, r3
 800ba74:	f001 f8f2 	bl	800cc5c <xTaskPriorityDisinherit>
 800ba78:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	2200      	movs	r2, #0
 800ba7e:	605a      	str	r2, [r3, #4]
 800ba80:	e043      	b.n	800bb0a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d119      	bne.n	800babc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	6898      	ldr	r0, [r3, #8]
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba90:	461a      	mov	r2, r3
 800ba92:	68b9      	ldr	r1, [r7, #8]
 800ba94:	f001 fe7a 	bl	800d78c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	689a      	ldr	r2, [r3, #8]
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800baa0:	441a      	add	r2, r3
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	689a      	ldr	r2, [r3, #8]
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	685b      	ldr	r3, [r3, #4]
 800baae:	429a      	cmp	r2, r3
 800bab0:	d32b      	bcc.n	800bb0a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800bab2:	68fb      	ldr	r3, [r7, #12]
 800bab4:	681a      	ldr	r2, [r3, #0]
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	609a      	str	r2, [r3, #8]
 800baba:	e026      	b.n	800bb0a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800babc:	68fb      	ldr	r3, [r7, #12]
 800babe:	68d8      	ldr	r0, [r3, #12]
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bac4:	461a      	mov	r2, r3
 800bac6:	68b9      	ldr	r1, [r7, #8]
 800bac8:	f001 fe60 	bl	800d78c <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	68da      	ldr	r2, [r3, #12]
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bad4:	425b      	negs	r3, r3
 800bad6:	441a      	add	r2, r3
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	68da      	ldr	r2, [r3, #12]
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	429a      	cmp	r2, r3
 800bae6:	d207      	bcs.n	800baf8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800bae8:	68fb      	ldr	r3, [r7, #12]
 800baea:	685a      	ldr	r2, [r3, #4]
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800baf0:	425b      	negs	r3, r3
 800baf2:	441a      	add	r2, r3
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	2b02      	cmp	r3, #2
 800bafc:	d105      	bne.n	800bb0a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bafe:	693b      	ldr	r3, [r7, #16]
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d002      	beq.n	800bb0a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800bb04:	693b      	ldr	r3, [r7, #16]
 800bb06:	3b01      	subs	r3, #1
 800bb08:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800bb0a:	693b      	ldr	r3, [r7, #16]
 800bb0c:	1c5a      	adds	r2, r3, #1
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800bb12:	697b      	ldr	r3, [r7, #20]
}
 800bb14:	4618      	mov	r0, r3
 800bb16:	3718      	adds	r7, #24
 800bb18:	46bd      	mov	sp, r7
 800bb1a:	bd80      	pop	{r7, pc}

0800bb1c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800bb1c:	b580      	push	{r7, lr}
 800bb1e:	b082      	sub	sp, #8
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	6078      	str	r0, [r7, #4]
 800bb24:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d018      	beq.n	800bb60 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	68da      	ldr	r2, [r3, #12]
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb36:	441a      	add	r2, r3
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	68da      	ldr	r2, [r3, #12]
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	685b      	ldr	r3, [r3, #4]
 800bb44:	429a      	cmp	r2, r3
 800bb46:	d303      	bcc.n	800bb50 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	681a      	ldr	r2, [r3, #0]
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	68d9      	ldr	r1, [r3, #12]
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb58:	461a      	mov	r2, r3
 800bb5a:	6838      	ldr	r0, [r7, #0]
 800bb5c:	f001 fe16 	bl	800d78c <memcpy>
	}
}
 800bb60:	bf00      	nop
 800bb62:	3708      	adds	r7, #8
 800bb64:	46bd      	mov	sp, r7
 800bb66:	bd80      	pop	{r7, pc}

0800bb68 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800bb68:	b580      	push	{r7, lr}
 800bb6a:	b084      	sub	sp, #16
 800bb6c:	af00      	add	r7, sp, #0
 800bb6e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800bb70:	f001 fb04 	bl	800d17c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bb7a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bb7c:	e011      	b.n	800bba2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d012      	beq.n	800bbac <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	3324      	adds	r3, #36	; 0x24
 800bb8a:	4618      	mov	r0, r3
 800bb8c:	f000 fdfe 	bl	800c78c <xTaskRemoveFromEventList>
 800bb90:	4603      	mov	r3, r0
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d001      	beq.n	800bb9a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800bb96:	f000 fed3 	bl	800c940 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800bb9a:	7bfb      	ldrb	r3, [r7, #15]
 800bb9c:	3b01      	subs	r3, #1
 800bb9e:	b2db      	uxtb	r3, r3
 800bba0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bba2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	dce9      	bgt.n	800bb7e <prvUnlockQueue+0x16>
 800bbaa:	e000      	b.n	800bbae <prvUnlockQueue+0x46>
					break;
 800bbac:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	22ff      	movs	r2, #255	; 0xff
 800bbb2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800bbb6:	f001 fb11 	bl	800d1dc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800bbba:	f001 fadf 	bl	800d17c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bbc4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bbc6:	e011      	b.n	800bbec <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	691b      	ldr	r3, [r3, #16]
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d012      	beq.n	800bbf6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	3310      	adds	r3, #16
 800bbd4:	4618      	mov	r0, r3
 800bbd6:	f000 fdd9 	bl	800c78c <xTaskRemoveFromEventList>
 800bbda:	4603      	mov	r3, r0
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d001      	beq.n	800bbe4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800bbe0:	f000 feae 	bl	800c940 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800bbe4:	7bbb      	ldrb	r3, [r7, #14]
 800bbe6:	3b01      	subs	r3, #1
 800bbe8:	b2db      	uxtb	r3, r3
 800bbea:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bbec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	dce9      	bgt.n	800bbc8 <prvUnlockQueue+0x60>
 800bbf4:	e000      	b.n	800bbf8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800bbf6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	22ff      	movs	r2, #255	; 0xff
 800bbfc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800bc00:	f001 faec 	bl	800d1dc <vPortExitCritical>
}
 800bc04:	bf00      	nop
 800bc06:	3710      	adds	r7, #16
 800bc08:	46bd      	mov	sp, r7
 800bc0a:	bd80      	pop	{r7, pc}

0800bc0c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800bc0c:	b580      	push	{r7, lr}
 800bc0e:	b084      	sub	sp, #16
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bc14:	f001 fab2 	bl	800d17c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d102      	bne.n	800bc26 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800bc20:	2301      	movs	r3, #1
 800bc22:	60fb      	str	r3, [r7, #12]
 800bc24:	e001      	b.n	800bc2a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800bc26:	2300      	movs	r3, #0
 800bc28:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bc2a:	f001 fad7 	bl	800d1dc <vPortExitCritical>

	return xReturn;
 800bc2e:	68fb      	ldr	r3, [r7, #12]
}
 800bc30:	4618      	mov	r0, r3
 800bc32:	3710      	adds	r7, #16
 800bc34:	46bd      	mov	sp, r7
 800bc36:	bd80      	pop	{r7, pc}

0800bc38 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800bc38:	b580      	push	{r7, lr}
 800bc3a:	b084      	sub	sp, #16
 800bc3c:	af00      	add	r7, sp, #0
 800bc3e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bc40:	f001 fa9c 	bl	800d17c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bc4c:	429a      	cmp	r2, r3
 800bc4e:	d102      	bne.n	800bc56 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800bc50:	2301      	movs	r3, #1
 800bc52:	60fb      	str	r3, [r7, #12]
 800bc54:	e001      	b.n	800bc5a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800bc56:	2300      	movs	r3, #0
 800bc58:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bc5a:	f001 fabf 	bl	800d1dc <vPortExitCritical>

	return xReturn;
 800bc5e:	68fb      	ldr	r3, [r7, #12]
}
 800bc60:	4618      	mov	r0, r3
 800bc62:	3710      	adds	r7, #16
 800bc64:	46bd      	mov	sp, r7
 800bc66:	bd80      	pop	{r7, pc}

0800bc68 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800bc68:	b480      	push	{r7}
 800bc6a:	b085      	sub	sp, #20
 800bc6c:	af00      	add	r7, sp, #0
 800bc6e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bc70:	2300      	movs	r3, #0
 800bc72:	60fb      	str	r3, [r7, #12]
 800bc74:	e016      	b.n	800bca4 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800bc76:	4a10      	ldr	r2, [pc, #64]	; (800bcb8 <vQueueUnregisterQueue+0x50>)
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	00db      	lsls	r3, r3, #3
 800bc7c:	4413      	add	r3, r2
 800bc7e:	685b      	ldr	r3, [r3, #4]
 800bc80:	687a      	ldr	r2, [r7, #4]
 800bc82:	429a      	cmp	r2, r3
 800bc84:	d10b      	bne.n	800bc9e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800bc86:	4a0c      	ldr	r2, [pc, #48]	; (800bcb8 <vQueueUnregisterQueue+0x50>)
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	2100      	movs	r1, #0
 800bc8c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800bc90:	4a09      	ldr	r2, [pc, #36]	; (800bcb8 <vQueueUnregisterQueue+0x50>)
 800bc92:	68fb      	ldr	r3, [r7, #12]
 800bc94:	00db      	lsls	r3, r3, #3
 800bc96:	4413      	add	r3, r2
 800bc98:	2200      	movs	r2, #0
 800bc9a:	605a      	str	r2, [r3, #4]
				break;
 800bc9c:	e006      	b.n	800bcac <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	3301      	adds	r3, #1
 800bca2:	60fb      	str	r3, [r7, #12]
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	2b07      	cmp	r3, #7
 800bca8:	d9e5      	bls.n	800bc76 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800bcaa:	bf00      	nop
 800bcac:	bf00      	nop
 800bcae:	3714      	adds	r7, #20
 800bcb0:	46bd      	mov	sp, r7
 800bcb2:	bc80      	pop	{r7}
 800bcb4:	4770      	bx	lr
 800bcb6:	bf00      	nop
 800bcb8:	20000adc 	.word	0x20000adc

0800bcbc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800bcbc:	b580      	push	{r7, lr}
 800bcbe:	b08e      	sub	sp, #56	; 0x38
 800bcc0:	af04      	add	r7, sp, #16
 800bcc2:	60f8      	str	r0, [r7, #12]
 800bcc4:	60b9      	str	r1, [r7, #8]
 800bcc6:	607a      	str	r2, [r7, #4]
 800bcc8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800bcca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d10a      	bne.n	800bce6 <xTaskCreateStatic+0x2a>
	__asm volatile
 800bcd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcd4:	f383 8811 	msr	BASEPRI, r3
 800bcd8:	f3bf 8f6f 	isb	sy
 800bcdc:	f3bf 8f4f 	dsb	sy
 800bce0:	623b      	str	r3, [r7, #32]
}
 800bce2:	bf00      	nop
 800bce4:	e7fe      	b.n	800bce4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800bce6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d10a      	bne.n	800bd02 <xTaskCreateStatic+0x46>
	__asm volatile
 800bcec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcf0:	f383 8811 	msr	BASEPRI, r3
 800bcf4:	f3bf 8f6f 	isb	sy
 800bcf8:	f3bf 8f4f 	dsb	sy
 800bcfc:	61fb      	str	r3, [r7, #28]
}
 800bcfe:	bf00      	nop
 800bd00:	e7fe      	b.n	800bd00 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800bd02:	23b4      	movs	r3, #180	; 0xb4
 800bd04:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800bd06:	693b      	ldr	r3, [r7, #16]
 800bd08:	2bb4      	cmp	r3, #180	; 0xb4
 800bd0a:	d00a      	beq.n	800bd22 <xTaskCreateStatic+0x66>
	__asm volatile
 800bd0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd10:	f383 8811 	msr	BASEPRI, r3
 800bd14:	f3bf 8f6f 	isb	sy
 800bd18:	f3bf 8f4f 	dsb	sy
 800bd1c:	61bb      	str	r3, [r7, #24]
}
 800bd1e:	bf00      	nop
 800bd20:	e7fe      	b.n	800bd20 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800bd22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d01e      	beq.n	800bd66 <xTaskCreateStatic+0xaa>
 800bd28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d01b      	beq.n	800bd66 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bd2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd30:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800bd32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd34:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bd36:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800bd38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd3a:	2202      	movs	r2, #2
 800bd3c:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800bd40:	2300      	movs	r3, #0
 800bd42:	9303      	str	r3, [sp, #12]
 800bd44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd46:	9302      	str	r3, [sp, #8]
 800bd48:	f107 0314 	add.w	r3, r7, #20
 800bd4c:	9301      	str	r3, [sp, #4]
 800bd4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd50:	9300      	str	r3, [sp, #0]
 800bd52:	683b      	ldr	r3, [r7, #0]
 800bd54:	687a      	ldr	r2, [r7, #4]
 800bd56:	68b9      	ldr	r1, [r7, #8]
 800bd58:	68f8      	ldr	r0, [r7, #12]
 800bd5a:	f000 f851 	bl	800be00 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bd5e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bd60:	f000 f8e4 	bl	800bf2c <prvAddNewTaskToReadyList>
 800bd64:	e001      	b.n	800bd6a <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 800bd66:	2300      	movs	r3, #0
 800bd68:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800bd6a:	697b      	ldr	r3, [r7, #20]
	}
 800bd6c:	4618      	mov	r0, r3
 800bd6e:	3728      	adds	r7, #40	; 0x28
 800bd70:	46bd      	mov	sp, r7
 800bd72:	bd80      	pop	{r7, pc}

0800bd74 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800bd74:	b580      	push	{r7, lr}
 800bd76:	b08c      	sub	sp, #48	; 0x30
 800bd78:	af04      	add	r7, sp, #16
 800bd7a:	60f8      	str	r0, [r7, #12]
 800bd7c:	60b9      	str	r1, [r7, #8]
 800bd7e:	603b      	str	r3, [r7, #0]
 800bd80:	4613      	mov	r3, r2
 800bd82:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bd84:	88fb      	ldrh	r3, [r7, #6]
 800bd86:	009b      	lsls	r3, r3, #2
 800bd88:	4618      	mov	r0, r3
 800bd8a:	f001 faf7 	bl	800d37c <pvPortMalloc>
 800bd8e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800bd90:	697b      	ldr	r3, [r7, #20]
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d00e      	beq.n	800bdb4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800bd96:	20b4      	movs	r0, #180	; 0xb4
 800bd98:	f001 faf0 	bl	800d37c <pvPortMalloc>
 800bd9c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800bd9e:	69fb      	ldr	r3, [r7, #28]
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d003      	beq.n	800bdac <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800bda4:	69fb      	ldr	r3, [r7, #28]
 800bda6:	697a      	ldr	r2, [r7, #20]
 800bda8:	631a      	str	r2, [r3, #48]	; 0x30
 800bdaa:	e005      	b.n	800bdb8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800bdac:	6978      	ldr	r0, [r7, #20]
 800bdae:	f001 fba9 	bl	800d504 <vPortFree>
 800bdb2:	e001      	b.n	800bdb8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800bdb4:	2300      	movs	r3, #0
 800bdb6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800bdb8:	69fb      	ldr	r3, [r7, #28]
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	d017      	beq.n	800bdee <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800bdbe:	69fb      	ldr	r3, [r7, #28]
 800bdc0:	2200      	movs	r2, #0
 800bdc2:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800bdc6:	88fa      	ldrh	r2, [r7, #6]
 800bdc8:	2300      	movs	r3, #0
 800bdca:	9303      	str	r3, [sp, #12]
 800bdcc:	69fb      	ldr	r3, [r7, #28]
 800bdce:	9302      	str	r3, [sp, #8]
 800bdd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdd2:	9301      	str	r3, [sp, #4]
 800bdd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdd6:	9300      	str	r3, [sp, #0]
 800bdd8:	683b      	ldr	r3, [r7, #0]
 800bdda:	68b9      	ldr	r1, [r7, #8]
 800bddc:	68f8      	ldr	r0, [r7, #12]
 800bdde:	f000 f80f 	bl	800be00 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bde2:	69f8      	ldr	r0, [r7, #28]
 800bde4:	f000 f8a2 	bl	800bf2c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800bde8:	2301      	movs	r3, #1
 800bdea:	61bb      	str	r3, [r7, #24]
 800bdec:	e002      	b.n	800bdf4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800bdee:	f04f 33ff 	mov.w	r3, #4294967295
 800bdf2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800bdf4:	69bb      	ldr	r3, [r7, #24]
	}
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	3720      	adds	r7, #32
 800bdfa:	46bd      	mov	sp, r7
 800bdfc:	bd80      	pop	{r7, pc}
	...

0800be00 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800be00:	b580      	push	{r7, lr}
 800be02:	b088      	sub	sp, #32
 800be04:	af00      	add	r7, sp, #0
 800be06:	60f8      	str	r0, [r7, #12]
 800be08:	60b9      	str	r1, [r7, #8]
 800be0a:	607a      	str	r2, [r7, #4]
 800be0c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800be0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800be18:	3b01      	subs	r3, #1
 800be1a:	009b      	lsls	r3, r3, #2
 800be1c:	4413      	add	r3, r2
 800be1e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800be20:	69bb      	ldr	r3, [r7, #24]
 800be22:	f023 0307 	bic.w	r3, r3, #7
 800be26:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800be28:	69bb      	ldr	r3, [r7, #24]
 800be2a:	f003 0307 	and.w	r3, r3, #7
 800be2e:	2b00      	cmp	r3, #0
 800be30:	d00a      	beq.n	800be48 <prvInitialiseNewTask+0x48>
	__asm volatile
 800be32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be36:	f383 8811 	msr	BASEPRI, r3
 800be3a:	f3bf 8f6f 	isb	sy
 800be3e:	f3bf 8f4f 	dsb	sy
 800be42:	617b      	str	r3, [r7, #20]
}
 800be44:	bf00      	nop
 800be46:	e7fe      	b.n	800be46 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800be48:	2300      	movs	r3, #0
 800be4a:	61fb      	str	r3, [r7, #28]
 800be4c:	e012      	b.n	800be74 <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800be4e:	68ba      	ldr	r2, [r7, #8]
 800be50:	69fb      	ldr	r3, [r7, #28]
 800be52:	4413      	add	r3, r2
 800be54:	7819      	ldrb	r1, [r3, #0]
 800be56:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800be58:	69fb      	ldr	r3, [r7, #28]
 800be5a:	4413      	add	r3, r2
 800be5c:	3334      	adds	r3, #52	; 0x34
 800be5e:	460a      	mov	r2, r1
 800be60:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800be62:	68ba      	ldr	r2, [r7, #8]
 800be64:	69fb      	ldr	r3, [r7, #28]
 800be66:	4413      	add	r3, r2
 800be68:	781b      	ldrb	r3, [r3, #0]
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d006      	beq.n	800be7c <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800be6e:	69fb      	ldr	r3, [r7, #28]
 800be70:	3301      	adds	r3, #1
 800be72:	61fb      	str	r3, [r7, #28]
 800be74:	69fb      	ldr	r3, [r7, #28]
 800be76:	2b0f      	cmp	r3, #15
 800be78:	d9e9      	bls.n	800be4e <prvInitialiseNewTask+0x4e>
 800be7a:	e000      	b.n	800be7e <prvInitialiseNewTask+0x7e>
		{
			break;
 800be7c:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800be7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be80:	2200      	movs	r2, #0
 800be82:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800be86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be88:	2b06      	cmp	r3, #6
 800be8a:	d901      	bls.n	800be90 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800be8c:	2306      	movs	r3, #6
 800be8e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800be90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be92:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800be94:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800be96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be98:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800be9a:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800be9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be9e:	2200      	movs	r2, #0
 800bea0:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800bea2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bea4:	3304      	adds	r3, #4
 800bea6:	4618      	mov	r0, r3
 800bea8:	f7ff f8b0 	bl	800b00c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800beac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800beae:	3318      	adds	r3, #24
 800beb0:	4618      	mov	r0, r3
 800beb2:	f7ff f8ab 	bl	800b00c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800beb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800beb8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800beba:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bebc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bebe:	f1c3 0207 	rsb	r2, r3, #7
 800bec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bec4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800bec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bec8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800beca:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800becc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bece:	2200      	movs	r2, #0
 800bed0:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800bed4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bed6:	2200      	movs	r2, #0
 800bed8:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800bedc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bede:	334c      	adds	r3, #76	; 0x4c
 800bee0:	2260      	movs	r2, #96	; 0x60
 800bee2:	2100      	movs	r1, #0
 800bee4:	4618      	mov	r0, r3
 800bee6:	f001 fc5f 	bl	800d7a8 <memset>
 800beea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800beec:	4a0c      	ldr	r2, [pc, #48]	; (800bf20 <prvInitialiseNewTask+0x120>)
 800beee:	651a      	str	r2, [r3, #80]	; 0x50
 800bef0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bef2:	4a0c      	ldr	r2, [pc, #48]	; (800bf24 <prvInitialiseNewTask+0x124>)
 800bef4:	655a      	str	r2, [r3, #84]	; 0x54
 800bef6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bef8:	4a0b      	ldr	r2, [pc, #44]	; (800bf28 <prvInitialiseNewTask+0x128>)
 800befa:	659a      	str	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800befc:	683a      	ldr	r2, [r7, #0]
 800befe:	68f9      	ldr	r1, [r7, #12]
 800bf00:	69b8      	ldr	r0, [r7, #24]
 800bf02:	f001 f84b 	bl	800cf9c <pxPortInitialiseStack>
 800bf06:	4602      	mov	r2, r0
 800bf08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf0a:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800bf0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d002      	beq.n	800bf18 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800bf12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bf16:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bf18:	bf00      	nop
 800bf1a:	3720      	adds	r7, #32
 800bf1c:	46bd      	mov	sp, r7
 800bf1e:	bd80      	pop	{r7, pc}
 800bf20:	0800e7e8 	.word	0x0800e7e8
 800bf24:	0800e808 	.word	0x0800e808
 800bf28:	0800e7c8 	.word	0x0800e7c8

0800bf2c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800bf2c:	b580      	push	{r7, lr}
 800bf2e:	b082      	sub	sp, #8
 800bf30:	af00      	add	r7, sp, #0
 800bf32:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800bf34:	f001 f922 	bl	800d17c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800bf38:	4b2a      	ldr	r3, [pc, #168]	; (800bfe4 <prvAddNewTaskToReadyList+0xb8>)
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	3301      	adds	r3, #1
 800bf3e:	4a29      	ldr	r2, [pc, #164]	; (800bfe4 <prvAddNewTaskToReadyList+0xb8>)
 800bf40:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800bf42:	4b29      	ldr	r3, [pc, #164]	; (800bfe8 <prvAddNewTaskToReadyList+0xbc>)
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d109      	bne.n	800bf5e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800bf4a:	4a27      	ldr	r2, [pc, #156]	; (800bfe8 <prvAddNewTaskToReadyList+0xbc>)
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800bf50:	4b24      	ldr	r3, [pc, #144]	; (800bfe4 <prvAddNewTaskToReadyList+0xb8>)
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	2b01      	cmp	r3, #1
 800bf56:	d110      	bne.n	800bf7a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800bf58:	f000 fd16 	bl	800c988 <prvInitialiseTaskLists>
 800bf5c:	e00d      	b.n	800bf7a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800bf5e:	4b23      	ldr	r3, [pc, #140]	; (800bfec <prvAddNewTaskToReadyList+0xc0>)
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d109      	bne.n	800bf7a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800bf66:	4b20      	ldr	r3, [pc, #128]	; (800bfe8 <prvAddNewTaskToReadyList+0xbc>)
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf70:	429a      	cmp	r2, r3
 800bf72:	d802      	bhi.n	800bf7a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800bf74:	4a1c      	ldr	r2, [pc, #112]	; (800bfe8 <prvAddNewTaskToReadyList+0xbc>)
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800bf7a:	4b1d      	ldr	r3, [pc, #116]	; (800bff0 <prvAddNewTaskToReadyList+0xc4>)
 800bf7c:	681b      	ldr	r3, [r3, #0]
 800bf7e:	3301      	adds	r3, #1
 800bf80:	4a1b      	ldr	r2, [pc, #108]	; (800bff0 <prvAddNewTaskToReadyList+0xc4>)
 800bf82:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf88:	2201      	movs	r2, #1
 800bf8a:	409a      	lsls	r2, r3
 800bf8c:	4b19      	ldr	r3, [pc, #100]	; (800bff4 <prvAddNewTaskToReadyList+0xc8>)
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	4313      	orrs	r3, r2
 800bf92:	4a18      	ldr	r2, [pc, #96]	; (800bff4 <prvAddNewTaskToReadyList+0xc8>)
 800bf94:	6013      	str	r3, [r2, #0]
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf9a:	4613      	mov	r3, r2
 800bf9c:	009b      	lsls	r3, r3, #2
 800bf9e:	4413      	add	r3, r2
 800bfa0:	009b      	lsls	r3, r3, #2
 800bfa2:	4a15      	ldr	r2, [pc, #84]	; (800bff8 <prvAddNewTaskToReadyList+0xcc>)
 800bfa4:	441a      	add	r2, r3
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	3304      	adds	r3, #4
 800bfaa:	4619      	mov	r1, r3
 800bfac:	4610      	mov	r0, r2
 800bfae:	f7ff f839 	bl	800b024 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800bfb2:	f001 f913 	bl	800d1dc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800bfb6:	4b0d      	ldr	r3, [pc, #52]	; (800bfec <prvAddNewTaskToReadyList+0xc0>)
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d00e      	beq.n	800bfdc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800bfbe:	4b0a      	ldr	r3, [pc, #40]	; (800bfe8 <prvAddNewTaskToReadyList+0xbc>)
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfc8:	429a      	cmp	r2, r3
 800bfca:	d207      	bcs.n	800bfdc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800bfcc:	4b0b      	ldr	r3, [pc, #44]	; (800bffc <prvAddNewTaskToReadyList+0xd0>)
 800bfce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bfd2:	601a      	str	r2, [r3, #0]
 800bfd4:	f3bf 8f4f 	dsb	sy
 800bfd8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bfdc:	bf00      	nop
 800bfde:	3708      	adds	r7, #8
 800bfe0:	46bd      	mov	sp, r7
 800bfe2:	bd80      	pop	{r7, pc}
 800bfe4:	20000c1c 	.word	0x20000c1c
 800bfe8:	20000b1c 	.word	0x20000b1c
 800bfec:	20000c28 	.word	0x20000c28
 800bff0:	20000c38 	.word	0x20000c38
 800bff4:	20000c24 	.word	0x20000c24
 800bff8:	20000b20 	.word	0x20000b20
 800bffc:	e000ed04 	.word	0xe000ed04

0800c000 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800c000:	b580      	push	{r7, lr}
 800c002:	b08a      	sub	sp, #40	; 0x28
 800c004:	af00      	add	r7, sp, #0
 800c006:	6078      	str	r0, [r7, #4]
 800c008:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800c00a:	2300      	movs	r3, #0
 800c00c:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	2b00      	cmp	r3, #0
 800c012:	d10a      	bne.n	800c02a <vTaskDelayUntil+0x2a>
	__asm volatile
 800c014:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c018:	f383 8811 	msr	BASEPRI, r3
 800c01c:	f3bf 8f6f 	isb	sy
 800c020:	f3bf 8f4f 	dsb	sy
 800c024:	617b      	str	r3, [r7, #20]
}
 800c026:	bf00      	nop
 800c028:	e7fe      	b.n	800c028 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800c02a:	683b      	ldr	r3, [r7, #0]
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d10a      	bne.n	800c046 <vTaskDelayUntil+0x46>
	__asm volatile
 800c030:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c034:	f383 8811 	msr	BASEPRI, r3
 800c038:	f3bf 8f6f 	isb	sy
 800c03c:	f3bf 8f4f 	dsb	sy
 800c040:	613b      	str	r3, [r7, #16]
}
 800c042:	bf00      	nop
 800c044:	e7fe      	b.n	800c044 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800c046:	4b2a      	ldr	r3, [pc, #168]	; (800c0f0 <vTaskDelayUntil+0xf0>)
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d00a      	beq.n	800c064 <vTaskDelayUntil+0x64>
	__asm volatile
 800c04e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c052:	f383 8811 	msr	BASEPRI, r3
 800c056:	f3bf 8f6f 	isb	sy
 800c05a:	f3bf 8f4f 	dsb	sy
 800c05e:	60fb      	str	r3, [r7, #12]
}
 800c060:	bf00      	nop
 800c062:	e7fe      	b.n	800c062 <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 800c064:	f000 f996 	bl	800c394 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800c068:	4b22      	ldr	r3, [pc, #136]	; (800c0f4 <vTaskDelayUntil+0xf4>)
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	683a      	ldr	r2, [r7, #0]
 800c074:	4413      	add	r3, r2
 800c076:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	6a3a      	ldr	r2, [r7, #32]
 800c07e:	429a      	cmp	r2, r3
 800c080:	d20b      	bcs.n	800c09a <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	69fa      	ldr	r2, [r7, #28]
 800c088:	429a      	cmp	r2, r3
 800c08a:	d211      	bcs.n	800c0b0 <vTaskDelayUntil+0xb0>
 800c08c:	69fa      	ldr	r2, [r7, #28]
 800c08e:	6a3b      	ldr	r3, [r7, #32]
 800c090:	429a      	cmp	r2, r3
 800c092:	d90d      	bls.n	800c0b0 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800c094:	2301      	movs	r3, #1
 800c096:	627b      	str	r3, [r7, #36]	; 0x24
 800c098:	e00a      	b.n	800c0b0 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	69fa      	ldr	r2, [r7, #28]
 800c0a0:	429a      	cmp	r2, r3
 800c0a2:	d303      	bcc.n	800c0ac <vTaskDelayUntil+0xac>
 800c0a4:	69fa      	ldr	r2, [r7, #28]
 800c0a6:	6a3b      	ldr	r3, [r7, #32]
 800c0a8:	429a      	cmp	r2, r3
 800c0aa:	d901      	bls.n	800c0b0 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800c0ac:	2301      	movs	r3, #1
 800c0ae:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	69fa      	ldr	r2, [r7, #28]
 800c0b4:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800c0b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d006      	beq.n	800c0ca <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800c0bc:	69fa      	ldr	r2, [r7, #28]
 800c0be:	6a3b      	ldr	r3, [r7, #32]
 800c0c0:	1ad3      	subs	r3, r2, r3
 800c0c2:	2100      	movs	r1, #0
 800c0c4:	4618      	mov	r0, r3
 800c0c6:	f000 ff03 	bl	800ced0 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800c0ca:	f000 f971 	bl	800c3b0 <xTaskResumeAll>
 800c0ce:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c0d0:	69bb      	ldr	r3, [r7, #24]
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d107      	bne.n	800c0e6 <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800c0d6:	4b08      	ldr	r3, [pc, #32]	; (800c0f8 <vTaskDelayUntil+0xf8>)
 800c0d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c0dc:	601a      	str	r2, [r3, #0]
 800c0de:	f3bf 8f4f 	dsb	sy
 800c0e2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c0e6:	bf00      	nop
 800c0e8:	3728      	adds	r7, #40	; 0x28
 800c0ea:	46bd      	mov	sp, r7
 800c0ec:	bd80      	pop	{r7, pc}
 800c0ee:	bf00      	nop
 800c0f0:	20000c44 	.word	0x20000c44
 800c0f4:	20000c20 	.word	0x20000c20
 800c0f8:	e000ed04 	.word	0xe000ed04

0800c0fc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c0fc:	b580      	push	{r7, lr}
 800c0fe:	b084      	sub	sp, #16
 800c100:	af00      	add	r7, sp, #0
 800c102:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c104:	2300      	movs	r3, #0
 800c106:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d017      	beq.n	800c13e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c10e:	4b13      	ldr	r3, [pc, #76]	; (800c15c <vTaskDelay+0x60>)
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	2b00      	cmp	r3, #0
 800c114:	d00a      	beq.n	800c12c <vTaskDelay+0x30>
	__asm volatile
 800c116:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c11a:	f383 8811 	msr	BASEPRI, r3
 800c11e:	f3bf 8f6f 	isb	sy
 800c122:	f3bf 8f4f 	dsb	sy
 800c126:	60bb      	str	r3, [r7, #8]
}
 800c128:	bf00      	nop
 800c12a:	e7fe      	b.n	800c12a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800c12c:	f000 f932 	bl	800c394 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c130:	2100      	movs	r1, #0
 800c132:	6878      	ldr	r0, [r7, #4]
 800c134:	f000 fecc 	bl	800ced0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c138:	f000 f93a 	bl	800c3b0 <xTaskResumeAll>
 800c13c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c13e:	68fb      	ldr	r3, [r7, #12]
 800c140:	2b00      	cmp	r3, #0
 800c142:	d107      	bne.n	800c154 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800c144:	4b06      	ldr	r3, [pc, #24]	; (800c160 <vTaskDelay+0x64>)
 800c146:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c14a:	601a      	str	r2, [r3, #0]
 800c14c:	f3bf 8f4f 	dsb	sy
 800c150:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c154:	bf00      	nop
 800c156:	3710      	adds	r7, #16
 800c158:	46bd      	mov	sp, r7
 800c15a:	bd80      	pop	{r7, pc}
 800c15c:	20000c44 	.word	0x20000c44
 800c160:	e000ed04 	.word	0xe000ed04

0800c164 <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority )
	{
 800c164:	b580      	push	{r7, lr}
 800c166:	b088      	sub	sp, #32
 800c168:	af00      	add	r7, sp, #0
 800c16a:	6078      	str	r0, [r7, #4]
 800c16c:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;
	UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
	BaseType_t xYieldRequired = pdFALSE;
 800c16e:	2300      	movs	r3, #0
 800c170:	61fb      	str	r3, [r7, #28]

		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );
 800c172:	683b      	ldr	r3, [r7, #0]
 800c174:	2b06      	cmp	r3, #6
 800c176:	d90a      	bls.n	800c18e <vTaskPrioritySet+0x2a>
	__asm volatile
 800c178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c17c:	f383 8811 	msr	BASEPRI, r3
 800c180:	f3bf 8f6f 	isb	sy
 800c184:	f3bf 8f4f 	dsb	sy
 800c188:	60fb      	str	r3, [r7, #12]
}
 800c18a:	bf00      	nop
 800c18c:	e7fe      	b.n	800c18c <vTaskPrioritySet+0x28>

		/* Ensure the new priority is valid. */
		if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c18e:	683b      	ldr	r3, [r7, #0]
 800c190:	2b06      	cmp	r3, #6
 800c192:	d901      	bls.n	800c198 <vTaskPrioritySet+0x34>
		{
			uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c194:	2306      	movs	r3, #6
 800c196:	603b      	str	r3, [r7, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		taskENTER_CRITICAL();
 800c198:	f000 fff0 	bl	800d17c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being changed. */
			pxTCB = prvGetTCBFromHandle( xTask );
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d102      	bne.n	800c1a8 <vTaskPrioritySet+0x44>
 800c1a2:	4b43      	ldr	r3, [pc, #268]	; (800c2b0 <vTaskPrioritySet+0x14c>)
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	e000      	b.n	800c1aa <vTaskPrioritySet+0x46>
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	61bb      	str	r3, [r7, #24]

			traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentBasePriority = pxTCB->uxBasePriority;
 800c1ac:	69bb      	ldr	r3, [r7, #24]
 800c1ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c1b0:	617b      	str	r3, [r7, #20]
			{
				uxCurrentBasePriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentBasePriority != uxNewPriority )
 800c1b2:	697a      	ldr	r2, [r7, #20]
 800c1b4:	683b      	ldr	r3, [r7, #0]
 800c1b6:	429a      	cmp	r2, r3
 800c1b8:	d074      	beq.n	800c2a4 <vTaskPrioritySet+0x140>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentBasePriority )
 800c1ba:	683a      	ldr	r2, [r7, #0]
 800c1bc:	697b      	ldr	r3, [r7, #20]
 800c1be:	429a      	cmp	r2, r3
 800c1c0:	d90d      	bls.n	800c1de <vTaskPrioritySet+0x7a>
				{
					if( pxTCB != pxCurrentTCB )
 800c1c2:	4b3b      	ldr	r3, [pc, #236]	; (800c2b0 <vTaskPrioritySet+0x14c>)
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	69ba      	ldr	r2, [r7, #24]
 800c1c8:	429a      	cmp	r2, r3
 800c1ca:	d00f      	beq.n	800c1ec <vTaskPrioritySet+0x88>
					{
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
 800c1cc:	4b38      	ldr	r3, [pc, #224]	; (800c2b0 <vTaskPrioritySet+0x14c>)
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1d2:	683a      	ldr	r2, [r7, #0]
 800c1d4:	429a      	cmp	r2, r3
 800c1d6:	d309      	bcc.n	800c1ec <vTaskPrioritySet+0x88>
						{
							xYieldRequired = pdTRUE;
 800c1d8:	2301      	movs	r3, #1
 800c1da:	61fb      	str	r3, [r7, #28]
 800c1dc:	e006      	b.n	800c1ec <vTaskPrioritySet+0x88>
						/* The priority of the running task is being raised,
						but the running task must already be the highest
						priority task able to run so no yield is required. */
					}
				}
				else if( pxTCB == pxCurrentTCB )
 800c1de:	4b34      	ldr	r3, [pc, #208]	; (800c2b0 <vTaskPrioritySet+0x14c>)
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	69ba      	ldr	r2, [r7, #24]
 800c1e4:	429a      	cmp	r2, r3
 800c1e6:	d101      	bne.n	800c1ec <vTaskPrioritySet+0x88>
				{
					/* Setting the priority of the running task down means
					there may now be another task of higher priority that
					is ready to execute. */
					xYieldRequired = pdTRUE;
 800c1e8:	2301      	movs	r3, #1
 800c1ea:	61fb      	str	r3, [r7, #28]
				}

				/* Remember the ready list the task might be referenced from
				before its uxPriority member is changed so the
				taskRESET_READY_PRIORITY() macro can function correctly. */
				uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800c1ec:	69bb      	ldr	r3, [r7, #24]
 800c1ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1f0:	613b      	str	r3, [r7, #16]

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
 800c1f2:	69bb      	ldr	r3, [r7, #24]
 800c1f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c1f6:	69bb      	ldr	r3, [r7, #24]
 800c1f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1fa:	429a      	cmp	r2, r3
 800c1fc:	d102      	bne.n	800c204 <vTaskPrioritySet+0xa0>
					{
						pxTCB->uxPriority = uxNewPriority;
 800c1fe:	69bb      	ldr	r3, [r7, #24]
 800c200:	683a      	ldr	r2, [r7, #0]
 800c202:	62da      	str	r2, [r3, #44]	; 0x2c
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
 800c204:	69bb      	ldr	r3, [r7, #24]
 800c206:	683a      	ldr	r2, [r7, #0]
 800c208:	645a      	str	r2, [r3, #68]	; 0x44
				}
				#endif

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c20a:	69bb      	ldr	r3, [r7, #24]
 800c20c:	699b      	ldr	r3, [r3, #24]
 800c20e:	2b00      	cmp	r3, #0
 800c210:	db04      	blt.n	800c21c <vTaskPrioritySet+0xb8>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c212:	683b      	ldr	r3, [r7, #0]
 800c214:	f1c3 0207 	rsb	r2, r3, #7
 800c218:	69bb      	ldr	r3, [r7, #24]
 800c21a:	619a      	str	r2, [r3, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change its priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the list appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800c21c:	69bb      	ldr	r3, [r7, #24]
 800c21e:	6959      	ldr	r1, [r3, #20]
 800c220:	693a      	ldr	r2, [r7, #16]
 800c222:	4613      	mov	r3, r2
 800c224:	009b      	lsls	r3, r3, #2
 800c226:	4413      	add	r3, r2
 800c228:	009b      	lsls	r3, r3, #2
 800c22a:	4a22      	ldr	r2, [pc, #136]	; (800c2b4 <vTaskPrioritySet+0x150>)
 800c22c:	4413      	add	r3, r2
 800c22e:	4299      	cmp	r1, r3
 800c230:	d101      	bne.n	800c236 <vTaskPrioritySet+0xd2>
 800c232:	2301      	movs	r3, #1
 800c234:	e000      	b.n	800c238 <vTaskPrioritySet+0xd4>
 800c236:	2300      	movs	r3, #0
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d028      	beq.n	800c28e <vTaskPrioritySet+0x12a>
				{
					/* The task is currently in its ready list - remove before
					adding it to it's new ready list.  As we are in a critical
					section we can do this even if the scheduler is suspended. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c23c:	69bb      	ldr	r3, [r7, #24]
 800c23e:	3304      	adds	r3, #4
 800c240:	4618      	mov	r0, r3
 800c242:	f7fe ff4a 	bl	800b0da <uxListRemove>
 800c246:	4603      	mov	r3, r0
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d109      	bne.n	800c260 <vTaskPrioritySet+0xfc>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( uxPriorityUsedOnEntry, uxTopReadyPriority );
 800c24c:	2201      	movs	r2, #1
 800c24e:	693b      	ldr	r3, [r7, #16]
 800c250:	fa02 f303 	lsl.w	r3, r2, r3
 800c254:	43da      	mvns	r2, r3
 800c256:	4b18      	ldr	r3, [pc, #96]	; (800c2b8 <vTaskPrioritySet+0x154>)
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	4013      	ands	r3, r2
 800c25c:	4a16      	ldr	r2, [pc, #88]	; (800c2b8 <vTaskPrioritySet+0x154>)
 800c25e:	6013      	str	r3, [r2, #0]
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					prvAddTaskToReadyList( pxTCB );
 800c260:	69bb      	ldr	r3, [r7, #24]
 800c262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c264:	2201      	movs	r2, #1
 800c266:	409a      	lsls	r2, r3
 800c268:	4b13      	ldr	r3, [pc, #76]	; (800c2b8 <vTaskPrioritySet+0x154>)
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	4313      	orrs	r3, r2
 800c26e:	4a12      	ldr	r2, [pc, #72]	; (800c2b8 <vTaskPrioritySet+0x154>)
 800c270:	6013      	str	r3, [r2, #0]
 800c272:	69bb      	ldr	r3, [r7, #24]
 800c274:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c276:	4613      	mov	r3, r2
 800c278:	009b      	lsls	r3, r3, #2
 800c27a:	4413      	add	r3, r2
 800c27c:	009b      	lsls	r3, r3, #2
 800c27e:	4a0d      	ldr	r2, [pc, #52]	; (800c2b4 <vTaskPrioritySet+0x150>)
 800c280:	441a      	add	r2, r3
 800c282:	69bb      	ldr	r3, [r7, #24]
 800c284:	3304      	adds	r3, #4
 800c286:	4619      	mov	r1, r3
 800c288:	4610      	mov	r0, r2
 800c28a:	f7fe fecb 	bl	800b024 <vListInsertEnd>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldRequired != pdFALSE )
 800c28e:	69fb      	ldr	r3, [r7, #28]
 800c290:	2b00      	cmp	r3, #0
 800c292:	d007      	beq.n	800c2a4 <vTaskPrioritySet+0x140>
				{
					taskYIELD_IF_USING_PREEMPTION();
 800c294:	4b09      	ldr	r3, [pc, #36]	; (800c2bc <vTaskPrioritySet+0x158>)
 800c296:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c29a:	601a      	str	r2, [r3, #0]
 800c29c:	f3bf 8f4f 	dsb	sy
 800c2a0:	f3bf 8f6f 	isb	sy
				/* Remove compiler warning about unused variables when the port
				optimised task selection is not being used. */
				( void ) uxPriorityUsedOnEntry;
			}
		}
		taskEXIT_CRITICAL();
 800c2a4:	f000 ff9a 	bl	800d1dc <vPortExitCritical>
	}
 800c2a8:	bf00      	nop
 800c2aa:	3720      	adds	r7, #32
 800c2ac:	46bd      	mov	sp, r7
 800c2ae:	bd80      	pop	{r7, pc}
 800c2b0:	20000b1c 	.word	0x20000b1c
 800c2b4:	20000b20 	.word	0x20000b20
 800c2b8:	20000c24 	.word	0x20000c24
 800c2bc:	e000ed04 	.word	0xe000ed04

0800c2c0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c2c0:	b580      	push	{r7, lr}
 800c2c2:	b08a      	sub	sp, #40	; 0x28
 800c2c4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c2c6:	2300      	movs	r3, #0
 800c2c8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c2ca:	2300      	movs	r3, #0
 800c2cc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c2ce:	463a      	mov	r2, r7
 800c2d0:	1d39      	adds	r1, r7, #4
 800c2d2:	f107 0308 	add.w	r3, r7, #8
 800c2d6:	4618      	mov	r0, r3
 800c2d8:	f7f5 fce8 	bl	8001cac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c2dc:	6839      	ldr	r1, [r7, #0]
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	68ba      	ldr	r2, [r7, #8]
 800c2e2:	9202      	str	r2, [sp, #8]
 800c2e4:	9301      	str	r3, [sp, #4]
 800c2e6:	2300      	movs	r3, #0
 800c2e8:	9300      	str	r3, [sp, #0]
 800c2ea:	2300      	movs	r3, #0
 800c2ec:	460a      	mov	r2, r1
 800c2ee:	4921      	ldr	r1, [pc, #132]	; (800c374 <vTaskStartScheduler+0xb4>)
 800c2f0:	4821      	ldr	r0, [pc, #132]	; (800c378 <vTaskStartScheduler+0xb8>)
 800c2f2:	f7ff fce3 	bl	800bcbc <xTaskCreateStatic>
 800c2f6:	4603      	mov	r3, r0
 800c2f8:	4a20      	ldr	r2, [pc, #128]	; (800c37c <vTaskStartScheduler+0xbc>)
 800c2fa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c2fc:	4b1f      	ldr	r3, [pc, #124]	; (800c37c <vTaskStartScheduler+0xbc>)
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	2b00      	cmp	r3, #0
 800c302:	d002      	beq.n	800c30a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c304:	2301      	movs	r3, #1
 800c306:	617b      	str	r3, [r7, #20]
 800c308:	e001      	b.n	800c30e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c30a:	2300      	movs	r3, #0
 800c30c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c30e:	697b      	ldr	r3, [r7, #20]
 800c310:	2b01      	cmp	r3, #1
 800c312:	d11b      	bne.n	800c34c <vTaskStartScheduler+0x8c>
	__asm volatile
 800c314:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c318:	f383 8811 	msr	BASEPRI, r3
 800c31c:	f3bf 8f6f 	isb	sy
 800c320:	f3bf 8f4f 	dsb	sy
 800c324:	613b      	str	r3, [r7, #16]
}
 800c326:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c328:	4b15      	ldr	r3, [pc, #84]	; (800c380 <vTaskStartScheduler+0xc0>)
 800c32a:	681b      	ldr	r3, [r3, #0]
 800c32c:	334c      	adds	r3, #76	; 0x4c
 800c32e:	4a15      	ldr	r2, [pc, #84]	; (800c384 <vTaskStartScheduler+0xc4>)
 800c330:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c332:	4b15      	ldr	r3, [pc, #84]	; (800c388 <vTaskStartScheduler+0xc8>)
 800c334:	f04f 32ff 	mov.w	r2, #4294967295
 800c338:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c33a:	4b14      	ldr	r3, [pc, #80]	; (800c38c <vTaskStartScheduler+0xcc>)
 800c33c:	2201      	movs	r2, #1
 800c33e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800c340:	4b13      	ldr	r3, [pc, #76]	; (800c390 <vTaskStartScheduler+0xd0>)
 800c342:	2200      	movs	r2, #0
 800c344:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c346:	f000 fea7 	bl	800d098 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c34a:	e00e      	b.n	800c36a <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c34c:	697b      	ldr	r3, [r7, #20]
 800c34e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c352:	d10a      	bne.n	800c36a <vTaskStartScheduler+0xaa>
	__asm volatile
 800c354:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c358:	f383 8811 	msr	BASEPRI, r3
 800c35c:	f3bf 8f6f 	isb	sy
 800c360:	f3bf 8f4f 	dsb	sy
 800c364:	60fb      	str	r3, [r7, #12]
}
 800c366:	bf00      	nop
 800c368:	e7fe      	b.n	800c368 <vTaskStartScheduler+0xa8>
}
 800c36a:	bf00      	nop
 800c36c:	3718      	adds	r7, #24
 800c36e:	46bd      	mov	sp, r7
 800c370:	bd80      	pop	{r7, pc}
 800c372:	bf00      	nop
 800c374:	0800e728 	.word	0x0800e728
 800c378:	0800c959 	.word	0x0800c959
 800c37c:	20000c40 	.word	0x20000c40
 800c380:	20000b1c 	.word	0x20000b1c
 800c384:	20000048 	.word	0x20000048
 800c388:	20000c3c 	.word	0x20000c3c
 800c38c:	20000c28 	.word	0x20000c28
 800c390:	20000c20 	.word	0x20000c20

0800c394 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c394:	b480      	push	{r7}
 800c396:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800c398:	4b04      	ldr	r3, [pc, #16]	; (800c3ac <vTaskSuspendAll+0x18>)
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	3301      	adds	r3, #1
 800c39e:	4a03      	ldr	r2, [pc, #12]	; (800c3ac <vTaskSuspendAll+0x18>)
 800c3a0:	6013      	str	r3, [r2, #0]
}
 800c3a2:	bf00      	nop
 800c3a4:	46bd      	mov	sp, r7
 800c3a6:	bc80      	pop	{r7}
 800c3a8:	4770      	bx	lr
 800c3aa:	bf00      	nop
 800c3ac:	20000c44 	.word	0x20000c44

0800c3b0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c3b0:	b580      	push	{r7, lr}
 800c3b2:	b084      	sub	sp, #16
 800c3b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c3b6:	2300      	movs	r3, #0
 800c3b8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c3ba:	2300      	movs	r3, #0
 800c3bc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c3be:	4b41      	ldr	r3, [pc, #260]	; (800c4c4 <xTaskResumeAll+0x114>)
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d10a      	bne.n	800c3dc <xTaskResumeAll+0x2c>
	__asm volatile
 800c3c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3ca:	f383 8811 	msr	BASEPRI, r3
 800c3ce:	f3bf 8f6f 	isb	sy
 800c3d2:	f3bf 8f4f 	dsb	sy
 800c3d6:	603b      	str	r3, [r7, #0]
}
 800c3d8:	bf00      	nop
 800c3da:	e7fe      	b.n	800c3da <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c3dc:	f000 fece 	bl	800d17c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c3e0:	4b38      	ldr	r3, [pc, #224]	; (800c4c4 <xTaskResumeAll+0x114>)
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	3b01      	subs	r3, #1
 800c3e6:	4a37      	ldr	r2, [pc, #220]	; (800c4c4 <xTaskResumeAll+0x114>)
 800c3e8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c3ea:	4b36      	ldr	r3, [pc, #216]	; (800c4c4 <xTaskResumeAll+0x114>)
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d161      	bne.n	800c4b6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c3f2:	4b35      	ldr	r3, [pc, #212]	; (800c4c8 <xTaskResumeAll+0x118>)
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d05d      	beq.n	800c4b6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c3fa:	e02e      	b.n	800c45a <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800c3fc:	4b33      	ldr	r3, [pc, #204]	; (800c4cc <xTaskResumeAll+0x11c>)
 800c3fe:	68db      	ldr	r3, [r3, #12]
 800c400:	68db      	ldr	r3, [r3, #12]
 800c402:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c404:	68fb      	ldr	r3, [r7, #12]
 800c406:	3318      	adds	r3, #24
 800c408:	4618      	mov	r0, r3
 800c40a:	f7fe fe66 	bl	800b0da <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c40e:	68fb      	ldr	r3, [r7, #12]
 800c410:	3304      	adds	r3, #4
 800c412:	4618      	mov	r0, r3
 800c414:	f7fe fe61 	bl	800b0da <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c41c:	2201      	movs	r2, #1
 800c41e:	409a      	lsls	r2, r3
 800c420:	4b2b      	ldr	r3, [pc, #172]	; (800c4d0 <xTaskResumeAll+0x120>)
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	4313      	orrs	r3, r2
 800c426:	4a2a      	ldr	r2, [pc, #168]	; (800c4d0 <xTaskResumeAll+0x120>)
 800c428:	6013      	str	r3, [r2, #0]
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c42e:	4613      	mov	r3, r2
 800c430:	009b      	lsls	r3, r3, #2
 800c432:	4413      	add	r3, r2
 800c434:	009b      	lsls	r3, r3, #2
 800c436:	4a27      	ldr	r2, [pc, #156]	; (800c4d4 <xTaskResumeAll+0x124>)
 800c438:	441a      	add	r2, r3
 800c43a:	68fb      	ldr	r3, [r7, #12]
 800c43c:	3304      	adds	r3, #4
 800c43e:	4619      	mov	r1, r3
 800c440:	4610      	mov	r0, r2
 800c442:	f7fe fdef 	bl	800b024 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c446:	68fb      	ldr	r3, [r7, #12]
 800c448:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c44a:	4b23      	ldr	r3, [pc, #140]	; (800c4d8 <xTaskResumeAll+0x128>)
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c450:	429a      	cmp	r2, r3
 800c452:	d302      	bcc.n	800c45a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800c454:	4b21      	ldr	r3, [pc, #132]	; (800c4dc <xTaskResumeAll+0x12c>)
 800c456:	2201      	movs	r2, #1
 800c458:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c45a:	4b1c      	ldr	r3, [pc, #112]	; (800c4cc <xTaskResumeAll+0x11c>)
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	2b00      	cmp	r3, #0
 800c460:	d1cc      	bne.n	800c3fc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c462:	68fb      	ldr	r3, [r7, #12]
 800c464:	2b00      	cmp	r3, #0
 800c466:	d001      	beq.n	800c46c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c468:	f000 fb30 	bl	800cacc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800c46c:	4b1c      	ldr	r3, [pc, #112]	; (800c4e0 <xTaskResumeAll+0x130>)
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	2b00      	cmp	r3, #0
 800c476:	d010      	beq.n	800c49a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c478:	f000 f844 	bl	800c504 <xTaskIncrementTick>
 800c47c:	4603      	mov	r3, r0
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d002      	beq.n	800c488 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800c482:	4b16      	ldr	r3, [pc, #88]	; (800c4dc <xTaskResumeAll+0x12c>)
 800c484:	2201      	movs	r2, #1
 800c486:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	3b01      	subs	r3, #1
 800c48c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	2b00      	cmp	r3, #0
 800c492:	d1f1      	bne.n	800c478 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 800c494:	4b12      	ldr	r3, [pc, #72]	; (800c4e0 <xTaskResumeAll+0x130>)
 800c496:	2200      	movs	r2, #0
 800c498:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c49a:	4b10      	ldr	r3, [pc, #64]	; (800c4dc <xTaskResumeAll+0x12c>)
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d009      	beq.n	800c4b6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c4a2:	2301      	movs	r3, #1
 800c4a4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c4a6:	4b0f      	ldr	r3, [pc, #60]	; (800c4e4 <xTaskResumeAll+0x134>)
 800c4a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c4ac:	601a      	str	r2, [r3, #0]
 800c4ae:	f3bf 8f4f 	dsb	sy
 800c4b2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c4b6:	f000 fe91 	bl	800d1dc <vPortExitCritical>

	return xAlreadyYielded;
 800c4ba:	68bb      	ldr	r3, [r7, #8]
}
 800c4bc:	4618      	mov	r0, r3
 800c4be:	3710      	adds	r7, #16
 800c4c0:	46bd      	mov	sp, r7
 800c4c2:	bd80      	pop	{r7, pc}
 800c4c4:	20000c44 	.word	0x20000c44
 800c4c8:	20000c1c 	.word	0x20000c1c
 800c4cc:	20000bdc 	.word	0x20000bdc
 800c4d0:	20000c24 	.word	0x20000c24
 800c4d4:	20000b20 	.word	0x20000b20
 800c4d8:	20000b1c 	.word	0x20000b1c
 800c4dc:	20000c30 	.word	0x20000c30
 800c4e0:	20000c2c 	.word	0x20000c2c
 800c4e4:	e000ed04 	.word	0xe000ed04

0800c4e8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c4e8:	b480      	push	{r7}
 800c4ea:	b083      	sub	sp, #12
 800c4ec:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c4ee:	4b04      	ldr	r3, [pc, #16]	; (800c500 <xTaskGetTickCount+0x18>)
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c4f4:	687b      	ldr	r3, [r7, #4]
}
 800c4f6:	4618      	mov	r0, r3
 800c4f8:	370c      	adds	r7, #12
 800c4fa:	46bd      	mov	sp, r7
 800c4fc:	bc80      	pop	{r7}
 800c4fe:	4770      	bx	lr
 800c500:	20000c20 	.word	0x20000c20

0800c504 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c504:	b580      	push	{r7, lr}
 800c506:	b086      	sub	sp, #24
 800c508:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c50a:	2300      	movs	r3, #0
 800c50c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c50e:	4b51      	ldr	r3, [pc, #324]	; (800c654 <xTaskIncrementTick+0x150>)
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	2b00      	cmp	r3, #0
 800c514:	f040 808d 	bne.w	800c632 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c518:	4b4f      	ldr	r3, [pc, #316]	; (800c658 <xTaskIncrementTick+0x154>)
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	3301      	adds	r3, #1
 800c51e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c520:	4a4d      	ldr	r2, [pc, #308]	; (800c658 <xTaskIncrementTick+0x154>)
 800c522:	693b      	ldr	r3, [r7, #16]
 800c524:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c526:	693b      	ldr	r3, [r7, #16]
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d120      	bne.n	800c56e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800c52c:	4b4b      	ldr	r3, [pc, #300]	; (800c65c <xTaskIncrementTick+0x158>)
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	2b00      	cmp	r3, #0
 800c534:	d00a      	beq.n	800c54c <xTaskIncrementTick+0x48>
	__asm volatile
 800c536:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c53a:	f383 8811 	msr	BASEPRI, r3
 800c53e:	f3bf 8f6f 	isb	sy
 800c542:	f3bf 8f4f 	dsb	sy
 800c546:	603b      	str	r3, [r7, #0]
}
 800c548:	bf00      	nop
 800c54a:	e7fe      	b.n	800c54a <xTaskIncrementTick+0x46>
 800c54c:	4b43      	ldr	r3, [pc, #268]	; (800c65c <xTaskIncrementTick+0x158>)
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	60fb      	str	r3, [r7, #12]
 800c552:	4b43      	ldr	r3, [pc, #268]	; (800c660 <xTaskIncrementTick+0x15c>)
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	4a41      	ldr	r2, [pc, #260]	; (800c65c <xTaskIncrementTick+0x158>)
 800c558:	6013      	str	r3, [r2, #0]
 800c55a:	4a41      	ldr	r2, [pc, #260]	; (800c660 <xTaskIncrementTick+0x15c>)
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	6013      	str	r3, [r2, #0]
 800c560:	4b40      	ldr	r3, [pc, #256]	; (800c664 <xTaskIncrementTick+0x160>)
 800c562:	681b      	ldr	r3, [r3, #0]
 800c564:	3301      	adds	r3, #1
 800c566:	4a3f      	ldr	r2, [pc, #252]	; (800c664 <xTaskIncrementTick+0x160>)
 800c568:	6013      	str	r3, [r2, #0]
 800c56a:	f000 faaf 	bl	800cacc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c56e:	4b3e      	ldr	r3, [pc, #248]	; (800c668 <xTaskIncrementTick+0x164>)
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	693a      	ldr	r2, [r7, #16]
 800c574:	429a      	cmp	r2, r3
 800c576:	d34d      	bcc.n	800c614 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c578:	4b38      	ldr	r3, [pc, #224]	; (800c65c <xTaskIncrementTick+0x158>)
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d101      	bne.n	800c586 <xTaskIncrementTick+0x82>
 800c582:	2301      	movs	r3, #1
 800c584:	e000      	b.n	800c588 <xTaskIncrementTick+0x84>
 800c586:	2300      	movs	r3, #0
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d004      	beq.n	800c596 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c58c:	4b36      	ldr	r3, [pc, #216]	; (800c668 <xTaskIncrementTick+0x164>)
 800c58e:	f04f 32ff 	mov.w	r2, #4294967295
 800c592:	601a      	str	r2, [r3, #0]
					break;
 800c594:	e03e      	b.n	800c614 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800c596:	4b31      	ldr	r3, [pc, #196]	; (800c65c <xTaskIncrementTick+0x158>)
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	68db      	ldr	r3, [r3, #12]
 800c59c:	68db      	ldr	r3, [r3, #12]
 800c59e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c5a0:	68bb      	ldr	r3, [r7, #8]
 800c5a2:	685b      	ldr	r3, [r3, #4]
 800c5a4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c5a6:	693a      	ldr	r2, [r7, #16]
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	429a      	cmp	r2, r3
 800c5ac:	d203      	bcs.n	800c5b6 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c5ae:	4a2e      	ldr	r2, [pc, #184]	; (800c668 <xTaskIncrementTick+0x164>)
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	6013      	str	r3, [r2, #0]
						break;
 800c5b4:	e02e      	b.n	800c614 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c5b6:	68bb      	ldr	r3, [r7, #8]
 800c5b8:	3304      	adds	r3, #4
 800c5ba:	4618      	mov	r0, r3
 800c5bc:	f7fe fd8d 	bl	800b0da <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c5c0:	68bb      	ldr	r3, [r7, #8]
 800c5c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	d004      	beq.n	800c5d2 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c5c8:	68bb      	ldr	r3, [r7, #8]
 800c5ca:	3318      	adds	r3, #24
 800c5cc:	4618      	mov	r0, r3
 800c5ce:	f7fe fd84 	bl	800b0da <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c5d2:	68bb      	ldr	r3, [r7, #8]
 800c5d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5d6:	2201      	movs	r2, #1
 800c5d8:	409a      	lsls	r2, r3
 800c5da:	4b24      	ldr	r3, [pc, #144]	; (800c66c <xTaskIncrementTick+0x168>)
 800c5dc:	681b      	ldr	r3, [r3, #0]
 800c5de:	4313      	orrs	r3, r2
 800c5e0:	4a22      	ldr	r2, [pc, #136]	; (800c66c <xTaskIncrementTick+0x168>)
 800c5e2:	6013      	str	r3, [r2, #0]
 800c5e4:	68bb      	ldr	r3, [r7, #8]
 800c5e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5e8:	4613      	mov	r3, r2
 800c5ea:	009b      	lsls	r3, r3, #2
 800c5ec:	4413      	add	r3, r2
 800c5ee:	009b      	lsls	r3, r3, #2
 800c5f0:	4a1f      	ldr	r2, [pc, #124]	; (800c670 <xTaskIncrementTick+0x16c>)
 800c5f2:	441a      	add	r2, r3
 800c5f4:	68bb      	ldr	r3, [r7, #8]
 800c5f6:	3304      	adds	r3, #4
 800c5f8:	4619      	mov	r1, r3
 800c5fa:	4610      	mov	r0, r2
 800c5fc:	f7fe fd12 	bl	800b024 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c600:	68bb      	ldr	r3, [r7, #8]
 800c602:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c604:	4b1b      	ldr	r3, [pc, #108]	; (800c674 <xTaskIncrementTick+0x170>)
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c60a:	429a      	cmp	r2, r3
 800c60c:	d3b4      	bcc.n	800c578 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800c60e:	2301      	movs	r3, #1
 800c610:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c612:	e7b1      	b.n	800c578 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c614:	4b17      	ldr	r3, [pc, #92]	; (800c674 <xTaskIncrementTick+0x170>)
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c61a:	4915      	ldr	r1, [pc, #84]	; (800c670 <xTaskIncrementTick+0x16c>)
 800c61c:	4613      	mov	r3, r2
 800c61e:	009b      	lsls	r3, r3, #2
 800c620:	4413      	add	r3, r2
 800c622:	009b      	lsls	r3, r3, #2
 800c624:	440b      	add	r3, r1
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	2b01      	cmp	r3, #1
 800c62a:	d907      	bls.n	800c63c <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 800c62c:	2301      	movs	r3, #1
 800c62e:	617b      	str	r3, [r7, #20]
 800c630:	e004      	b.n	800c63c <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800c632:	4b11      	ldr	r3, [pc, #68]	; (800c678 <xTaskIncrementTick+0x174>)
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	3301      	adds	r3, #1
 800c638:	4a0f      	ldr	r2, [pc, #60]	; (800c678 <xTaskIncrementTick+0x174>)
 800c63a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800c63c:	4b0f      	ldr	r3, [pc, #60]	; (800c67c <xTaskIncrementTick+0x178>)
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	2b00      	cmp	r3, #0
 800c642:	d001      	beq.n	800c648 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 800c644:	2301      	movs	r3, #1
 800c646:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800c648:	697b      	ldr	r3, [r7, #20]
}
 800c64a:	4618      	mov	r0, r3
 800c64c:	3718      	adds	r7, #24
 800c64e:	46bd      	mov	sp, r7
 800c650:	bd80      	pop	{r7, pc}
 800c652:	bf00      	nop
 800c654:	20000c44 	.word	0x20000c44
 800c658:	20000c20 	.word	0x20000c20
 800c65c:	20000bd4 	.word	0x20000bd4
 800c660:	20000bd8 	.word	0x20000bd8
 800c664:	20000c34 	.word	0x20000c34
 800c668:	20000c3c 	.word	0x20000c3c
 800c66c:	20000c24 	.word	0x20000c24
 800c670:	20000b20 	.word	0x20000b20
 800c674:	20000b1c 	.word	0x20000b1c
 800c678:	20000c2c 	.word	0x20000c2c
 800c67c:	20000c30 	.word	0x20000c30

0800c680 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c680:	b480      	push	{r7}
 800c682:	b087      	sub	sp, #28
 800c684:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c686:	4b29      	ldr	r3, [pc, #164]	; (800c72c <vTaskSwitchContext+0xac>)
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	d003      	beq.n	800c696 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c68e:	4b28      	ldr	r3, [pc, #160]	; (800c730 <vTaskSwitchContext+0xb0>)
 800c690:	2201      	movs	r2, #1
 800c692:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c694:	e044      	b.n	800c720 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800c696:	4b26      	ldr	r3, [pc, #152]	; (800c730 <vTaskSwitchContext+0xb0>)
 800c698:	2200      	movs	r2, #0
 800c69a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800c69c:	4b25      	ldr	r3, [pc, #148]	; (800c734 <vTaskSwitchContext+0xb4>)
 800c69e:	681b      	ldr	r3, [r3, #0]
 800c6a0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	fab3 f383 	clz	r3, r3
 800c6a8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800c6aa:	7afb      	ldrb	r3, [r7, #11]
 800c6ac:	f1c3 031f 	rsb	r3, r3, #31
 800c6b0:	617b      	str	r3, [r7, #20]
 800c6b2:	4921      	ldr	r1, [pc, #132]	; (800c738 <vTaskSwitchContext+0xb8>)
 800c6b4:	697a      	ldr	r2, [r7, #20]
 800c6b6:	4613      	mov	r3, r2
 800c6b8:	009b      	lsls	r3, r3, #2
 800c6ba:	4413      	add	r3, r2
 800c6bc:	009b      	lsls	r3, r3, #2
 800c6be:	440b      	add	r3, r1
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	d10a      	bne.n	800c6dc <vTaskSwitchContext+0x5c>
	__asm volatile
 800c6c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6ca:	f383 8811 	msr	BASEPRI, r3
 800c6ce:	f3bf 8f6f 	isb	sy
 800c6d2:	f3bf 8f4f 	dsb	sy
 800c6d6:	607b      	str	r3, [r7, #4]
}
 800c6d8:	bf00      	nop
 800c6da:	e7fe      	b.n	800c6da <vTaskSwitchContext+0x5a>
 800c6dc:	697a      	ldr	r2, [r7, #20]
 800c6de:	4613      	mov	r3, r2
 800c6e0:	009b      	lsls	r3, r3, #2
 800c6e2:	4413      	add	r3, r2
 800c6e4:	009b      	lsls	r3, r3, #2
 800c6e6:	4a14      	ldr	r2, [pc, #80]	; (800c738 <vTaskSwitchContext+0xb8>)
 800c6e8:	4413      	add	r3, r2
 800c6ea:	613b      	str	r3, [r7, #16]
 800c6ec:	693b      	ldr	r3, [r7, #16]
 800c6ee:	685b      	ldr	r3, [r3, #4]
 800c6f0:	685a      	ldr	r2, [r3, #4]
 800c6f2:	693b      	ldr	r3, [r7, #16]
 800c6f4:	605a      	str	r2, [r3, #4]
 800c6f6:	693b      	ldr	r3, [r7, #16]
 800c6f8:	685a      	ldr	r2, [r3, #4]
 800c6fa:	693b      	ldr	r3, [r7, #16]
 800c6fc:	3308      	adds	r3, #8
 800c6fe:	429a      	cmp	r2, r3
 800c700:	d104      	bne.n	800c70c <vTaskSwitchContext+0x8c>
 800c702:	693b      	ldr	r3, [r7, #16]
 800c704:	685b      	ldr	r3, [r3, #4]
 800c706:	685a      	ldr	r2, [r3, #4]
 800c708:	693b      	ldr	r3, [r7, #16]
 800c70a:	605a      	str	r2, [r3, #4]
 800c70c:	693b      	ldr	r3, [r7, #16]
 800c70e:	685b      	ldr	r3, [r3, #4]
 800c710:	68db      	ldr	r3, [r3, #12]
 800c712:	4a0a      	ldr	r2, [pc, #40]	; (800c73c <vTaskSwitchContext+0xbc>)
 800c714:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c716:	4b09      	ldr	r3, [pc, #36]	; (800c73c <vTaskSwitchContext+0xbc>)
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	334c      	adds	r3, #76	; 0x4c
 800c71c:	4a08      	ldr	r2, [pc, #32]	; (800c740 <vTaskSwitchContext+0xc0>)
 800c71e:	6013      	str	r3, [r2, #0]
}
 800c720:	bf00      	nop
 800c722:	371c      	adds	r7, #28
 800c724:	46bd      	mov	sp, r7
 800c726:	bc80      	pop	{r7}
 800c728:	4770      	bx	lr
 800c72a:	bf00      	nop
 800c72c:	20000c44 	.word	0x20000c44
 800c730:	20000c30 	.word	0x20000c30
 800c734:	20000c24 	.word	0x20000c24
 800c738:	20000b20 	.word	0x20000b20
 800c73c:	20000b1c 	.word	0x20000b1c
 800c740:	20000048 	.word	0x20000048

0800c744 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c744:	b580      	push	{r7, lr}
 800c746:	b084      	sub	sp, #16
 800c748:	af00      	add	r7, sp, #0
 800c74a:	6078      	str	r0, [r7, #4]
 800c74c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	2b00      	cmp	r3, #0
 800c752:	d10a      	bne.n	800c76a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800c754:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c758:	f383 8811 	msr	BASEPRI, r3
 800c75c:	f3bf 8f6f 	isb	sy
 800c760:	f3bf 8f4f 	dsb	sy
 800c764:	60fb      	str	r3, [r7, #12]
}
 800c766:	bf00      	nop
 800c768:	e7fe      	b.n	800c768 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c76a:	4b07      	ldr	r3, [pc, #28]	; (800c788 <vTaskPlaceOnEventList+0x44>)
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	3318      	adds	r3, #24
 800c770:	4619      	mov	r1, r3
 800c772:	6878      	ldr	r0, [r7, #4]
 800c774:	f7fe fc79 	bl	800b06a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c778:	2101      	movs	r1, #1
 800c77a:	6838      	ldr	r0, [r7, #0]
 800c77c:	f000 fba8 	bl	800ced0 <prvAddCurrentTaskToDelayedList>
}
 800c780:	bf00      	nop
 800c782:	3710      	adds	r7, #16
 800c784:	46bd      	mov	sp, r7
 800c786:	bd80      	pop	{r7, pc}
 800c788:	20000b1c 	.word	0x20000b1c

0800c78c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c78c:	b580      	push	{r7, lr}
 800c78e:	b086      	sub	sp, #24
 800c790:	af00      	add	r7, sp, #0
 800c792:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	68db      	ldr	r3, [r3, #12]
 800c798:	68db      	ldr	r3, [r3, #12]
 800c79a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c79c:	693b      	ldr	r3, [r7, #16]
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	d10a      	bne.n	800c7b8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800c7a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7a6:	f383 8811 	msr	BASEPRI, r3
 800c7aa:	f3bf 8f6f 	isb	sy
 800c7ae:	f3bf 8f4f 	dsb	sy
 800c7b2:	60fb      	str	r3, [r7, #12]
}
 800c7b4:	bf00      	nop
 800c7b6:	e7fe      	b.n	800c7b6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c7b8:	693b      	ldr	r3, [r7, #16]
 800c7ba:	3318      	adds	r3, #24
 800c7bc:	4618      	mov	r0, r3
 800c7be:	f7fe fc8c 	bl	800b0da <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c7c2:	4b1d      	ldr	r3, [pc, #116]	; (800c838 <xTaskRemoveFromEventList+0xac>)
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	d11c      	bne.n	800c804 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c7ca:	693b      	ldr	r3, [r7, #16]
 800c7cc:	3304      	adds	r3, #4
 800c7ce:	4618      	mov	r0, r3
 800c7d0:	f7fe fc83 	bl	800b0da <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c7d4:	693b      	ldr	r3, [r7, #16]
 800c7d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7d8:	2201      	movs	r2, #1
 800c7da:	409a      	lsls	r2, r3
 800c7dc:	4b17      	ldr	r3, [pc, #92]	; (800c83c <xTaskRemoveFromEventList+0xb0>)
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	4313      	orrs	r3, r2
 800c7e2:	4a16      	ldr	r2, [pc, #88]	; (800c83c <xTaskRemoveFromEventList+0xb0>)
 800c7e4:	6013      	str	r3, [r2, #0]
 800c7e6:	693b      	ldr	r3, [r7, #16]
 800c7e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c7ea:	4613      	mov	r3, r2
 800c7ec:	009b      	lsls	r3, r3, #2
 800c7ee:	4413      	add	r3, r2
 800c7f0:	009b      	lsls	r3, r3, #2
 800c7f2:	4a13      	ldr	r2, [pc, #76]	; (800c840 <xTaskRemoveFromEventList+0xb4>)
 800c7f4:	441a      	add	r2, r3
 800c7f6:	693b      	ldr	r3, [r7, #16]
 800c7f8:	3304      	adds	r3, #4
 800c7fa:	4619      	mov	r1, r3
 800c7fc:	4610      	mov	r0, r2
 800c7fe:	f7fe fc11 	bl	800b024 <vListInsertEnd>
 800c802:	e005      	b.n	800c810 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c804:	693b      	ldr	r3, [r7, #16]
 800c806:	3318      	adds	r3, #24
 800c808:	4619      	mov	r1, r3
 800c80a:	480e      	ldr	r0, [pc, #56]	; (800c844 <xTaskRemoveFromEventList+0xb8>)
 800c80c:	f7fe fc0a 	bl	800b024 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c810:	693b      	ldr	r3, [r7, #16]
 800c812:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c814:	4b0c      	ldr	r3, [pc, #48]	; (800c848 <xTaskRemoveFromEventList+0xbc>)
 800c816:	681b      	ldr	r3, [r3, #0]
 800c818:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c81a:	429a      	cmp	r2, r3
 800c81c:	d905      	bls.n	800c82a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c81e:	2301      	movs	r3, #1
 800c820:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c822:	4b0a      	ldr	r3, [pc, #40]	; (800c84c <xTaskRemoveFromEventList+0xc0>)
 800c824:	2201      	movs	r2, #1
 800c826:	601a      	str	r2, [r3, #0]
 800c828:	e001      	b.n	800c82e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800c82a:	2300      	movs	r3, #0
 800c82c:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800c82e:	697b      	ldr	r3, [r7, #20]
}
 800c830:	4618      	mov	r0, r3
 800c832:	3718      	adds	r7, #24
 800c834:	46bd      	mov	sp, r7
 800c836:	bd80      	pop	{r7, pc}
 800c838:	20000c44 	.word	0x20000c44
 800c83c:	20000c24 	.word	0x20000c24
 800c840:	20000b20 	.word	0x20000b20
 800c844:	20000bdc 	.word	0x20000bdc
 800c848:	20000b1c 	.word	0x20000b1c
 800c84c:	20000c30 	.word	0x20000c30

0800c850 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c850:	b480      	push	{r7}
 800c852:	b083      	sub	sp, #12
 800c854:	af00      	add	r7, sp, #0
 800c856:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c858:	4b06      	ldr	r3, [pc, #24]	; (800c874 <vTaskInternalSetTimeOutState+0x24>)
 800c85a:	681a      	ldr	r2, [r3, #0]
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c860:	4b05      	ldr	r3, [pc, #20]	; (800c878 <vTaskInternalSetTimeOutState+0x28>)
 800c862:	681a      	ldr	r2, [r3, #0]
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	605a      	str	r2, [r3, #4]
}
 800c868:	bf00      	nop
 800c86a:	370c      	adds	r7, #12
 800c86c:	46bd      	mov	sp, r7
 800c86e:	bc80      	pop	{r7}
 800c870:	4770      	bx	lr
 800c872:	bf00      	nop
 800c874:	20000c34 	.word	0x20000c34
 800c878:	20000c20 	.word	0x20000c20

0800c87c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c87c:	b580      	push	{r7, lr}
 800c87e:	b088      	sub	sp, #32
 800c880:	af00      	add	r7, sp, #0
 800c882:	6078      	str	r0, [r7, #4]
 800c884:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d10a      	bne.n	800c8a2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800c88c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c890:	f383 8811 	msr	BASEPRI, r3
 800c894:	f3bf 8f6f 	isb	sy
 800c898:	f3bf 8f4f 	dsb	sy
 800c89c:	613b      	str	r3, [r7, #16]
}
 800c89e:	bf00      	nop
 800c8a0:	e7fe      	b.n	800c8a0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c8a2:	683b      	ldr	r3, [r7, #0]
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d10a      	bne.n	800c8be <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800c8a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8ac:	f383 8811 	msr	BASEPRI, r3
 800c8b0:	f3bf 8f6f 	isb	sy
 800c8b4:	f3bf 8f4f 	dsb	sy
 800c8b8:	60fb      	str	r3, [r7, #12]
}
 800c8ba:	bf00      	nop
 800c8bc:	e7fe      	b.n	800c8bc <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800c8be:	f000 fc5d 	bl	800d17c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c8c2:	4b1d      	ldr	r3, [pc, #116]	; (800c938 <xTaskCheckForTimeOut+0xbc>)
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	685b      	ldr	r3, [r3, #4]
 800c8cc:	69ba      	ldr	r2, [r7, #24]
 800c8ce:	1ad3      	subs	r3, r2, r3
 800c8d0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c8d2:	683b      	ldr	r3, [r7, #0]
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c8da:	d102      	bne.n	800c8e2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c8dc:	2300      	movs	r3, #0
 800c8de:	61fb      	str	r3, [r7, #28]
 800c8e0:	e023      	b.n	800c92a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	681a      	ldr	r2, [r3, #0]
 800c8e6:	4b15      	ldr	r3, [pc, #84]	; (800c93c <xTaskCheckForTimeOut+0xc0>)
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	429a      	cmp	r2, r3
 800c8ec:	d007      	beq.n	800c8fe <xTaskCheckForTimeOut+0x82>
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	685b      	ldr	r3, [r3, #4]
 800c8f2:	69ba      	ldr	r2, [r7, #24]
 800c8f4:	429a      	cmp	r2, r3
 800c8f6:	d302      	bcc.n	800c8fe <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c8f8:	2301      	movs	r3, #1
 800c8fa:	61fb      	str	r3, [r7, #28]
 800c8fc:	e015      	b.n	800c92a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c8fe:	683b      	ldr	r3, [r7, #0]
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	697a      	ldr	r2, [r7, #20]
 800c904:	429a      	cmp	r2, r3
 800c906:	d20b      	bcs.n	800c920 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c908:	683b      	ldr	r3, [r7, #0]
 800c90a:	681a      	ldr	r2, [r3, #0]
 800c90c:	697b      	ldr	r3, [r7, #20]
 800c90e:	1ad2      	subs	r2, r2, r3
 800c910:	683b      	ldr	r3, [r7, #0]
 800c912:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c914:	6878      	ldr	r0, [r7, #4]
 800c916:	f7ff ff9b 	bl	800c850 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c91a:	2300      	movs	r3, #0
 800c91c:	61fb      	str	r3, [r7, #28]
 800c91e:	e004      	b.n	800c92a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800c920:	683b      	ldr	r3, [r7, #0]
 800c922:	2200      	movs	r2, #0
 800c924:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c926:	2301      	movs	r3, #1
 800c928:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c92a:	f000 fc57 	bl	800d1dc <vPortExitCritical>

	return xReturn;
 800c92e:	69fb      	ldr	r3, [r7, #28]
}
 800c930:	4618      	mov	r0, r3
 800c932:	3720      	adds	r7, #32
 800c934:	46bd      	mov	sp, r7
 800c936:	bd80      	pop	{r7, pc}
 800c938:	20000c20 	.word	0x20000c20
 800c93c:	20000c34 	.word	0x20000c34

0800c940 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c940:	b480      	push	{r7}
 800c942:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c944:	4b03      	ldr	r3, [pc, #12]	; (800c954 <vTaskMissedYield+0x14>)
 800c946:	2201      	movs	r2, #1
 800c948:	601a      	str	r2, [r3, #0]
}
 800c94a:	bf00      	nop
 800c94c:	46bd      	mov	sp, r7
 800c94e:	bc80      	pop	{r7}
 800c950:	4770      	bx	lr
 800c952:	bf00      	nop
 800c954:	20000c30 	.word	0x20000c30

0800c958 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c958:	b580      	push	{r7, lr}
 800c95a:	b082      	sub	sp, #8
 800c95c:	af00      	add	r7, sp, #0
 800c95e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c960:	f000 f852 	bl	800ca08 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c964:	4b06      	ldr	r3, [pc, #24]	; (800c980 <prvIdleTask+0x28>)
 800c966:	681b      	ldr	r3, [r3, #0]
 800c968:	2b01      	cmp	r3, #1
 800c96a:	d9f9      	bls.n	800c960 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c96c:	4b05      	ldr	r3, [pc, #20]	; (800c984 <prvIdleTask+0x2c>)
 800c96e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c972:	601a      	str	r2, [r3, #0]
 800c974:	f3bf 8f4f 	dsb	sy
 800c978:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c97c:	e7f0      	b.n	800c960 <prvIdleTask+0x8>
 800c97e:	bf00      	nop
 800c980:	20000b20 	.word	0x20000b20
 800c984:	e000ed04 	.word	0xe000ed04

0800c988 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c988:	b580      	push	{r7, lr}
 800c98a:	b082      	sub	sp, #8
 800c98c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c98e:	2300      	movs	r3, #0
 800c990:	607b      	str	r3, [r7, #4]
 800c992:	e00c      	b.n	800c9ae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c994:	687a      	ldr	r2, [r7, #4]
 800c996:	4613      	mov	r3, r2
 800c998:	009b      	lsls	r3, r3, #2
 800c99a:	4413      	add	r3, r2
 800c99c:	009b      	lsls	r3, r3, #2
 800c99e:	4a12      	ldr	r2, [pc, #72]	; (800c9e8 <prvInitialiseTaskLists+0x60>)
 800c9a0:	4413      	add	r3, r2
 800c9a2:	4618      	mov	r0, r3
 800c9a4:	f7fe fb13 	bl	800afce <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	3301      	adds	r3, #1
 800c9ac:	607b      	str	r3, [r7, #4]
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	2b06      	cmp	r3, #6
 800c9b2:	d9ef      	bls.n	800c994 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c9b4:	480d      	ldr	r0, [pc, #52]	; (800c9ec <prvInitialiseTaskLists+0x64>)
 800c9b6:	f7fe fb0a 	bl	800afce <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c9ba:	480d      	ldr	r0, [pc, #52]	; (800c9f0 <prvInitialiseTaskLists+0x68>)
 800c9bc:	f7fe fb07 	bl	800afce <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c9c0:	480c      	ldr	r0, [pc, #48]	; (800c9f4 <prvInitialiseTaskLists+0x6c>)
 800c9c2:	f7fe fb04 	bl	800afce <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c9c6:	480c      	ldr	r0, [pc, #48]	; (800c9f8 <prvInitialiseTaskLists+0x70>)
 800c9c8:	f7fe fb01 	bl	800afce <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c9cc:	480b      	ldr	r0, [pc, #44]	; (800c9fc <prvInitialiseTaskLists+0x74>)
 800c9ce:	f7fe fafe 	bl	800afce <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c9d2:	4b0b      	ldr	r3, [pc, #44]	; (800ca00 <prvInitialiseTaskLists+0x78>)
 800c9d4:	4a05      	ldr	r2, [pc, #20]	; (800c9ec <prvInitialiseTaskLists+0x64>)
 800c9d6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c9d8:	4b0a      	ldr	r3, [pc, #40]	; (800ca04 <prvInitialiseTaskLists+0x7c>)
 800c9da:	4a05      	ldr	r2, [pc, #20]	; (800c9f0 <prvInitialiseTaskLists+0x68>)
 800c9dc:	601a      	str	r2, [r3, #0]
}
 800c9de:	bf00      	nop
 800c9e0:	3708      	adds	r7, #8
 800c9e2:	46bd      	mov	sp, r7
 800c9e4:	bd80      	pop	{r7, pc}
 800c9e6:	bf00      	nop
 800c9e8:	20000b20 	.word	0x20000b20
 800c9ec:	20000bac 	.word	0x20000bac
 800c9f0:	20000bc0 	.word	0x20000bc0
 800c9f4:	20000bdc 	.word	0x20000bdc
 800c9f8:	20000bf0 	.word	0x20000bf0
 800c9fc:	20000c08 	.word	0x20000c08
 800ca00:	20000bd4 	.word	0x20000bd4
 800ca04:	20000bd8 	.word	0x20000bd8

0800ca08 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ca08:	b580      	push	{r7, lr}
 800ca0a:	b082      	sub	sp, #8
 800ca0c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ca0e:	e019      	b.n	800ca44 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ca10:	f000 fbb4 	bl	800d17c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800ca14:	4b10      	ldr	r3, [pc, #64]	; (800ca58 <prvCheckTasksWaitingTermination+0x50>)
 800ca16:	68db      	ldr	r3, [r3, #12]
 800ca18:	68db      	ldr	r3, [r3, #12]
 800ca1a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	3304      	adds	r3, #4
 800ca20:	4618      	mov	r0, r3
 800ca22:	f7fe fb5a 	bl	800b0da <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ca26:	4b0d      	ldr	r3, [pc, #52]	; (800ca5c <prvCheckTasksWaitingTermination+0x54>)
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	3b01      	subs	r3, #1
 800ca2c:	4a0b      	ldr	r2, [pc, #44]	; (800ca5c <prvCheckTasksWaitingTermination+0x54>)
 800ca2e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ca30:	4b0b      	ldr	r3, [pc, #44]	; (800ca60 <prvCheckTasksWaitingTermination+0x58>)
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	3b01      	subs	r3, #1
 800ca36:	4a0a      	ldr	r2, [pc, #40]	; (800ca60 <prvCheckTasksWaitingTermination+0x58>)
 800ca38:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ca3a:	f000 fbcf 	bl	800d1dc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ca3e:	6878      	ldr	r0, [r7, #4]
 800ca40:	f000 f810 	bl	800ca64 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ca44:	4b06      	ldr	r3, [pc, #24]	; (800ca60 <prvCheckTasksWaitingTermination+0x58>)
 800ca46:	681b      	ldr	r3, [r3, #0]
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d1e1      	bne.n	800ca10 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ca4c:	bf00      	nop
 800ca4e:	bf00      	nop
 800ca50:	3708      	adds	r7, #8
 800ca52:	46bd      	mov	sp, r7
 800ca54:	bd80      	pop	{r7, pc}
 800ca56:	bf00      	nop
 800ca58:	20000bf0 	.word	0x20000bf0
 800ca5c:	20000c1c 	.word	0x20000c1c
 800ca60:	20000c04 	.word	0x20000c04

0800ca64 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ca64:	b580      	push	{r7, lr}
 800ca66:	b084      	sub	sp, #16
 800ca68:	af00      	add	r7, sp, #0
 800ca6a:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	334c      	adds	r3, #76	; 0x4c
 800ca70:	4618      	mov	r0, r3
 800ca72:	f000 ff43 	bl	800d8fc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d108      	bne.n	800ca92 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca84:	4618      	mov	r0, r3
 800ca86:	f000 fd3d 	bl	800d504 <vPortFree>
				vPortFree( pxTCB );
 800ca8a:	6878      	ldr	r0, [r7, #4]
 800ca8c:	f000 fd3a 	bl	800d504 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ca90:	e018      	b.n	800cac4 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800ca98:	2b01      	cmp	r3, #1
 800ca9a:	d103      	bne.n	800caa4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800ca9c:	6878      	ldr	r0, [r7, #4]
 800ca9e:	f000 fd31 	bl	800d504 <vPortFree>
	}
 800caa2:	e00f      	b.n	800cac4 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800caaa:	2b02      	cmp	r3, #2
 800caac:	d00a      	beq.n	800cac4 <prvDeleteTCB+0x60>
	__asm volatile
 800caae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cab2:	f383 8811 	msr	BASEPRI, r3
 800cab6:	f3bf 8f6f 	isb	sy
 800caba:	f3bf 8f4f 	dsb	sy
 800cabe:	60fb      	str	r3, [r7, #12]
}
 800cac0:	bf00      	nop
 800cac2:	e7fe      	b.n	800cac2 <prvDeleteTCB+0x5e>
	}
 800cac4:	bf00      	nop
 800cac6:	3710      	adds	r7, #16
 800cac8:	46bd      	mov	sp, r7
 800caca:	bd80      	pop	{r7, pc}

0800cacc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800cacc:	b480      	push	{r7}
 800cace:	b083      	sub	sp, #12
 800cad0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cad2:	4b0e      	ldr	r3, [pc, #56]	; (800cb0c <prvResetNextTaskUnblockTime+0x40>)
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	681b      	ldr	r3, [r3, #0]
 800cad8:	2b00      	cmp	r3, #0
 800cada:	d101      	bne.n	800cae0 <prvResetNextTaskUnblockTime+0x14>
 800cadc:	2301      	movs	r3, #1
 800cade:	e000      	b.n	800cae2 <prvResetNextTaskUnblockTime+0x16>
 800cae0:	2300      	movs	r3, #0
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d004      	beq.n	800caf0 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800cae6:	4b0a      	ldr	r3, [pc, #40]	; (800cb10 <prvResetNextTaskUnblockTime+0x44>)
 800cae8:	f04f 32ff 	mov.w	r2, #4294967295
 800caec:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800caee:	e008      	b.n	800cb02 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800caf0:	4b06      	ldr	r3, [pc, #24]	; (800cb0c <prvResetNextTaskUnblockTime+0x40>)
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	68db      	ldr	r3, [r3, #12]
 800caf6:	68db      	ldr	r3, [r3, #12]
 800caf8:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	685b      	ldr	r3, [r3, #4]
 800cafe:	4a04      	ldr	r2, [pc, #16]	; (800cb10 <prvResetNextTaskUnblockTime+0x44>)
 800cb00:	6013      	str	r3, [r2, #0]
}
 800cb02:	bf00      	nop
 800cb04:	370c      	adds	r7, #12
 800cb06:	46bd      	mov	sp, r7
 800cb08:	bc80      	pop	{r7}
 800cb0a:	4770      	bx	lr
 800cb0c:	20000bd4 	.word	0x20000bd4
 800cb10:	20000c3c 	.word	0x20000c3c

0800cb14 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800cb14:	b480      	push	{r7}
 800cb16:	b083      	sub	sp, #12
 800cb18:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800cb1a:	4b0b      	ldr	r3, [pc, #44]	; (800cb48 <xTaskGetSchedulerState+0x34>)
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d102      	bne.n	800cb28 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800cb22:	2301      	movs	r3, #1
 800cb24:	607b      	str	r3, [r7, #4]
 800cb26:	e008      	b.n	800cb3a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cb28:	4b08      	ldr	r3, [pc, #32]	; (800cb4c <xTaskGetSchedulerState+0x38>)
 800cb2a:	681b      	ldr	r3, [r3, #0]
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	d102      	bne.n	800cb36 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800cb30:	2302      	movs	r3, #2
 800cb32:	607b      	str	r3, [r7, #4]
 800cb34:	e001      	b.n	800cb3a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800cb36:	2300      	movs	r3, #0
 800cb38:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800cb3a:	687b      	ldr	r3, [r7, #4]
	}
 800cb3c:	4618      	mov	r0, r3
 800cb3e:	370c      	adds	r7, #12
 800cb40:	46bd      	mov	sp, r7
 800cb42:	bc80      	pop	{r7}
 800cb44:	4770      	bx	lr
 800cb46:	bf00      	nop
 800cb48:	20000c28 	.word	0x20000c28
 800cb4c:	20000c44 	.word	0x20000c44

0800cb50 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800cb50:	b580      	push	{r7, lr}
 800cb52:	b084      	sub	sp, #16
 800cb54:	af00      	add	r7, sp, #0
 800cb56:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800cb5c:	2300      	movs	r3, #0
 800cb5e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d06e      	beq.n	800cc44 <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800cb66:	68bb      	ldr	r3, [r7, #8]
 800cb68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb6a:	4b39      	ldr	r3, [pc, #228]	; (800cc50 <xTaskPriorityInherit+0x100>)
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb70:	429a      	cmp	r2, r3
 800cb72:	d25e      	bcs.n	800cc32 <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800cb74:	68bb      	ldr	r3, [r7, #8]
 800cb76:	699b      	ldr	r3, [r3, #24]
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	db06      	blt.n	800cb8a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cb7c:	4b34      	ldr	r3, [pc, #208]	; (800cc50 <xTaskPriorityInherit+0x100>)
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb82:	f1c3 0207 	rsb	r2, r3, #7
 800cb86:	68bb      	ldr	r3, [r7, #8]
 800cb88:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800cb8a:	68bb      	ldr	r3, [r7, #8]
 800cb8c:	6959      	ldr	r1, [r3, #20]
 800cb8e:	68bb      	ldr	r3, [r7, #8]
 800cb90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb92:	4613      	mov	r3, r2
 800cb94:	009b      	lsls	r3, r3, #2
 800cb96:	4413      	add	r3, r2
 800cb98:	009b      	lsls	r3, r3, #2
 800cb9a:	4a2e      	ldr	r2, [pc, #184]	; (800cc54 <xTaskPriorityInherit+0x104>)
 800cb9c:	4413      	add	r3, r2
 800cb9e:	4299      	cmp	r1, r3
 800cba0:	d101      	bne.n	800cba6 <xTaskPriorityInherit+0x56>
 800cba2:	2301      	movs	r3, #1
 800cba4:	e000      	b.n	800cba8 <xTaskPriorityInherit+0x58>
 800cba6:	2300      	movs	r3, #0
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	d03a      	beq.n	800cc22 <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cbac:	68bb      	ldr	r3, [r7, #8]
 800cbae:	3304      	adds	r3, #4
 800cbb0:	4618      	mov	r0, r3
 800cbb2:	f7fe fa92 	bl	800b0da <uxListRemove>
 800cbb6:	4603      	mov	r3, r0
 800cbb8:	2b00      	cmp	r3, #0
 800cbba:	d115      	bne.n	800cbe8 <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800cbbc:	68bb      	ldr	r3, [r7, #8]
 800cbbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cbc0:	4924      	ldr	r1, [pc, #144]	; (800cc54 <xTaskPriorityInherit+0x104>)
 800cbc2:	4613      	mov	r3, r2
 800cbc4:	009b      	lsls	r3, r3, #2
 800cbc6:	4413      	add	r3, r2
 800cbc8:	009b      	lsls	r3, r3, #2
 800cbca:	440b      	add	r3, r1
 800cbcc:	681b      	ldr	r3, [r3, #0]
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d10a      	bne.n	800cbe8 <xTaskPriorityInherit+0x98>
 800cbd2:	68bb      	ldr	r3, [r7, #8]
 800cbd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cbd6:	2201      	movs	r2, #1
 800cbd8:	fa02 f303 	lsl.w	r3, r2, r3
 800cbdc:	43da      	mvns	r2, r3
 800cbde:	4b1e      	ldr	r3, [pc, #120]	; (800cc58 <xTaskPriorityInherit+0x108>)
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	4013      	ands	r3, r2
 800cbe4:	4a1c      	ldr	r2, [pc, #112]	; (800cc58 <xTaskPriorityInherit+0x108>)
 800cbe6:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800cbe8:	4b19      	ldr	r3, [pc, #100]	; (800cc50 <xTaskPriorityInherit+0x100>)
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cbee:	68bb      	ldr	r3, [r7, #8]
 800cbf0:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800cbf2:	68bb      	ldr	r3, [r7, #8]
 800cbf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cbf6:	2201      	movs	r2, #1
 800cbf8:	409a      	lsls	r2, r3
 800cbfa:	4b17      	ldr	r3, [pc, #92]	; (800cc58 <xTaskPriorityInherit+0x108>)
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	4313      	orrs	r3, r2
 800cc00:	4a15      	ldr	r2, [pc, #84]	; (800cc58 <xTaskPriorityInherit+0x108>)
 800cc02:	6013      	str	r3, [r2, #0]
 800cc04:	68bb      	ldr	r3, [r7, #8]
 800cc06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc08:	4613      	mov	r3, r2
 800cc0a:	009b      	lsls	r3, r3, #2
 800cc0c:	4413      	add	r3, r2
 800cc0e:	009b      	lsls	r3, r3, #2
 800cc10:	4a10      	ldr	r2, [pc, #64]	; (800cc54 <xTaskPriorityInherit+0x104>)
 800cc12:	441a      	add	r2, r3
 800cc14:	68bb      	ldr	r3, [r7, #8]
 800cc16:	3304      	adds	r3, #4
 800cc18:	4619      	mov	r1, r3
 800cc1a:	4610      	mov	r0, r2
 800cc1c:	f7fe fa02 	bl	800b024 <vListInsertEnd>
 800cc20:	e004      	b.n	800cc2c <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800cc22:	4b0b      	ldr	r3, [pc, #44]	; (800cc50 <xTaskPriorityInherit+0x100>)
 800cc24:	681b      	ldr	r3, [r3, #0]
 800cc26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc28:	68bb      	ldr	r3, [r7, #8]
 800cc2a:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800cc2c:	2301      	movs	r3, #1
 800cc2e:	60fb      	str	r3, [r7, #12]
 800cc30:	e008      	b.n	800cc44 <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800cc32:	68bb      	ldr	r3, [r7, #8]
 800cc34:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cc36:	4b06      	ldr	r3, [pc, #24]	; (800cc50 <xTaskPriorityInherit+0x100>)
 800cc38:	681b      	ldr	r3, [r3, #0]
 800cc3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc3c:	429a      	cmp	r2, r3
 800cc3e:	d201      	bcs.n	800cc44 <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800cc40:	2301      	movs	r3, #1
 800cc42:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800cc44:	68fb      	ldr	r3, [r7, #12]
	}
 800cc46:	4618      	mov	r0, r3
 800cc48:	3710      	adds	r7, #16
 800cc4a:	46bd      	mov	sp, r7
 800cc4c:	bd80      	pop	{r7, pc}
 800cc4e:	bf00      	nop
 800cc50:	20000b1c 	.word	0x20000b1c
 800cc54:	20000b20 	.word	0x20000b20
 800cc58:	20000c24 	.word	0x20000c24

0800cc5c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800cc5c:	b580      	push	{r7, lr}
 800cc5e:	b086      	sub	sp, #24
 800cc60:	af00      	add	r7, sp, #0
 800cc62:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800cc68:	2300      	movs	r3, #0
 800cc6a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d06e      	beq.n	800cd50 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800cc72:	4b3a      	ldr	r3, [pc, #232]	; (800cd5c <xTaskPriorityDisinherit+0x100>)
 800cc74:	681b      	ldr	r3, [r3, #0]
 800cc76:	693a      	ldr	r2, [r7, #16]
 800cc78:	429a      	cmp	r2, r3
 800cc7a:	d00a      	beq.n	800cc92 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800cc7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc80:	f383 8811 	msr	BASEPRI, r3
 800cc84:	f3bf 8f6f 	isb	sy
 800cc88:	f3bf 8f4f 	dsb	sy
 800cc8c:	60fb      	str	r3, [r7, #12]
}
 800cc8e:	bf00      	nop
 800cc90:	e7fe      	b.n	800cc90 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800cc92:	693b      	ldr	r3, [r7, #16]
 800cc94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d10a      	bne.n	800ccb0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800cc9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc9e:	f383 8811 	msr	BASEPRI, r3
 800cca2:	f3bf 8f6f 	isb	sy
 800cca6:	f3bf 8f4f 	dsb	sy
 800ccaa:	60bb      	str	r3, [r7, #8]
}
 800ccac:	bf00      	nop
 800ccae:	e7fe      	b.n	800ccae <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800ccb0:	693b      	ldr	r3, [r7, #16]
 800ccb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ccb4:	1e5a      	subs	r2, r3, #1
 800ccb6:	693b      	ldr	r3, [r7, #16]
 800ccb8:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ccba:	693b      	ldr	r3, [r7, #16]
 800ccbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ccbe:	693b      	ldr	r3, [r7, #16]
 800ccc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ccc2:	429a      	cmp	r2, r3
 800ccc4:	d044      	beq.n	800cd50 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ccc6:	693b      	ldr	r3, [r7, #16]
 800ccc8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d140      	bne.n	800cd50 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ccce:	693b      	ldr	r3, [r7, #16]
 800ccd0:	3304      	adds	r3, #4
 800ccd2:	4618      	mov	r0, r3
 800ccd4:	f7fe fa01 	bl	800b0da <uxListRemove>
 800ccd8:	4603      	mov	r3, r0
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d115      	bne.n	800cd0a <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800ccde:	693b      	ldr	r3, [r7, #16]
 800cce0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cce2:	491f      	ldr	r1, [pc, #124]	; (800cd60 <xTaskPriorityDisinherit+0x104>)
 800cce4:	4613      	mov	r3, r2
 800cce6:	009b      	lsls	r3, r3, #2
 800cce8:	4413      	add	r3, r2
 800ccea:	009b      	lsls	r3, r3, #2
 800ccec:	440b      	add	r3, r1
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	d10a      	bne.n	800cd0a <xTaskPriorityDisinherit+0xae>
 800ccf4:	693b      	ldr	r3, [r7, #16]
 800ccf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ccf8:	2201      	movs	r2, #1
 800ccfa:	fa02 f303 	lsl.w	r3, r2, r3
 800ccfe:	43da      	mvns	r2, r3
 800cd00:	4b18      	ldr	r3, [pc, #96]	; (800cd64 <xTaskPriorityDisinherit+0x108>)
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	4013      	ands	r3, r2
 800cd06:	4a17      	ldr	r2, [pc, #92]	; (800cd64 <xTaskPriorityDisinherit+0x108>)
 800cd08:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800cd0a:	693b      	ldr	r3, [r7, #16]
 800cd0c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cd0e:	693b      	ldr	r3, [r7, #16]
 800cd10:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cd12:	693b      	ldr	r3, [r7, #16]
 800cd14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd16:	f1c3 0207 	rsb	r2, r3, #7
 800cd1a:	693b      	ldr	r3, [r7, #16]
 800cd1c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800cd1e:	693b      	ldr	r3, [r7, #16]
 800cd20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd22:	2201      	movs	r2, #1
 800cd24:	409a      	lsls	r2, r3
 800cd26:	4b0f      	ldr	r3, [pc, #60]	; (800cd64 <xTaskPriorityDisinherit+0x108>)
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	4313      	orrs	r3, r2
 800cd2c:	4a0d      	ldr	r2, [pc, #52]	; (800cd64 <xTaskPriorityDisinherit+0x108>)
 800cd2e:	6013      	str	r3, [r2, #0]
 800cd30:	693b      	ldr	r3, [r7, #16]
 800cd32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd34:	4613      	mov	r3, r2
 800cd36:	009b      	lsls	r3, r3, #2
 800cd38:	4413      	add	r3, r2
 800cd3a:	009b      	lsls	r3, r3, #2
 800cd3c:	4a08      	ldr	r2, [pc, #32]	; (800cd60 <xTaskPriorityDisinherit+0x104>)
 800cd3e:	441a      	add	r2, r3
 800cd40:	693b      	ldr	r3, [r7, #16]
 800cd42:	3304      	adds	r3, #4
 800cd44:	4619      	mov	r1, r3
 800cd46:	4610      	mov	r0, r2
 800cd48:	f7fe f96c 	bl	800b024 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800cd4c:	2301      	movs	r3, #1
 800cd4e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800cd50:	697b      	ldr	r3, [r7, #20]
	}
 800cd52:	4618      	mov	r0, r3
 800cd54:	3718      	adds	r7, #24
 800cd56:	46bd      	mov	sp, r7
 800cd58:	bd80      	pop	{r7, pc}
 800cd5a:	bf00      	nop
 800cd5c:	20000b1c 	.word	0x20000b1c
 800cd60:	20000b20 	.word	0x20000b20
 800cd64:	20000c24 	.word	0x20000c24

0800cd68 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800cd68:	b580      	push	{r7, lr}
 800cd6a:	b088      	sub	sp, #32
 800cd6c:	af00      	add	r7, sp, #0
 800cd6e:	6078      	str	r0, [r7, #4]
 800cd70:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800cd76:	2301      	movs	r3, #1
 800cd78:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	2b00      	cmp	r3, #0
 800cd7e:	f000 8088 	beq.w	800ce92 <vTaskPriorityDisinheritAfterTimeout+0x12a>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800cd82:	69bb      	ldr	r3, [r7, #24]
 800cd84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	d10a      	bne.n	800cda0 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800cd8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd8e:	f383 8811 	msr	BASEPRI, r3
 800cd92:	f3bf 8f6f 	isb	sy
 800cd96:	f3bf 8f4f 	dsb	sy
 800cd9a:	60fb      	str	r3, [r7, #12]
}
 800cd9c:	bf00      	nop
 800cd9e:	e7fe      	b.n	800cd9e <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800cda0:	69bb      	ldr	r3, [r7, #24]
 800cda2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cda4:	683a      	ldr	r2, [r7, #0]
 800cda6:	429a      	cmp	r2, r3
 800cda8:	d902      	bls.n	800cdb0 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800cdaa:	683b      	ldr	r3, [r7, #0]
 800cdac:	61fb      	str	r3, [r7, #28]
 800cdae:	e002      	b.n	800cdb6 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800cdb0:	69bb      	ldr	r3, [r7, #24]
 800cdb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cdb4:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800cdb6:	69bb      	ldr	r3, [r7, #24]
 800cdb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cdba:	69fa      	ldr	r2, [r7, #28]
 800cdbc:	429a      	cmp	r2, r3
 800cdbe:	d068      	beq.n	800ce92 <vTaskPriorityDisinheritAfterTimeout+0x12a>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800cdc0:	69bb      	ldr	r3, [r7, #24]
 800cdc2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cdc4:	697a      	ldr	r2, [r7, #20]
 800cdc6:	429a      	cmp	r2, r3
 800cdc8:	d163      	bne.n	800ce92 <vTaskPriorityDisinheritAfterTimeout+0x12a>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800cdca:	4b34      	ldr	r3, [pc, #208]	; (800ce9c <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	69ba      	ldr	r2, [r7, #24]
 800cdd0:	429a      	cmp	r2, r3
 800cdd2:	d10a      	bne.n	800cdea <vTaskPriorityDisinheritAfterTimeout+0x82>
	__asm volatile
 800cdd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdd8:	f383 8811 	msr	BASEPRI, r3
 800cddc:	f3bf 8f6f 	isb	sy
 800cde0:	f3bf 8f4f 	dsb	sy
 800cde4:	60bb      	str	r3, [r7, #8]
}
 800cde6:	bf00      	nop
 800cde8:	e7fe      	b.n	800cde8 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800cdea:	69bb      	ldr	r3, [r7, #24]
 800cdec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cdee:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800cdf0:	69bb      	ldr	r3, [r7, #24]
 800cdf2:	69fa      	ldr	r2, [r7, #28]
 800cdf4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800cdf6:	69bb      	ldr	r3, [r7, #24]
 800cdf8:	699b      	ldr	r3, [r3, #24]
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	db04      	blt.n	800ce08 <vTaskPriorityDisinheritAfterTimeout+0xa0>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cdfe:	69fb      	ldr	r3, [r7, #28]
 800ce00:	f1c3 0207 	rsb	r2, r3, #7
 800ce04:	69bb      	ldr	r3, [r7, #24]
 800ce06:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800ce08:	69bb      	ldr	r3, [r7, #24]
 800ce0a:	6959      	ldr	r1, [r3, #20]
 800ce0c:	693a      	ldr	r2, [r7, #16]
 800ce0e:	4613      	mov	r3, r2
 800ce10:	009b      	lsls	r3, r3, #2
 800ce12:	4413      	add	r3, r2
 800ce14:	009b      	lsls	r3, r3, #2
 800ce16:	4a22      	ldr	r2, [pc, #136]	; (800cea0 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800ce18:	4413      	add	r3, r2
 800ce1a:	4299      	cmp	r1, r3
 800ce1c:	d101      	bne.n	800ce22 <vTaskPriorityDisinheritAfterTimeout+0xba>
 800ce1e:	2301      	movs	r3, #1
 800ce20:	e000      	b.n	800ce24 <vTaskPriorityDisinheritAfterTimeout+0xbc>
 800ce22:	2300      	movs	r3, #0
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	d034      	beq.n	800ce92 <vTaskPriorityDisinheritAfterTimeout+0x12a>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ce28:	69bb      	ldr	r3, [r7, #24]
 800ce2a:	3304      	adds	r3, #4
 800ce2c:	4618      	mov	r0, r3
 800ce2e:	f7fe f954 	bl	800b0da <uxListRemove>
 800ce32:	4603      	mov	r3, r0
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d115      	bne.n	800ce64 <vTaskPriorityDisinheritAfterTimeout+0xfc>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800ce38:	69bb      	ldr	r3, [r7, #24]
 800ce3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce3c:	4918      	ldr	r1, [pc, #96]	; (800cea0 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800ce3e:	4613      	mov	r3, r2
 800ce40:	009b      	lsls	r3, r3, #2
 800ce42:	4413      	add	r3, r2
 800ce44:	009b      	lsls	r3, r3, #2
 800ce46:	440b      	add	r3, r1
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	2b00      	cmp	r3, #0
 800ce4c:	d10a      	bne.n	800ce64 <vTaskPriorityDisinheritAfterTimeout+0xfc>
 800ce4e:	69bb      	ldr	r3, [r7, #24]
 800ce50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce52:	2201      	movs	r2, #1
 800ce54:	fa02 f303 	lsl.w	r3, r2, r3
 800ce58:	43da      	mvns	r2, r3
 800ce5a:	4b12      	ldr	r3, [pc, #72]	; (800cea4 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	4013      	ands	r3, r2
 800ce60:	4a10      	ldr	r2, [pc, #64]	; (800cea4 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800ce62:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800ce64:	69bb      	ldr	r3, [r7, #24]
 800ce66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce68:	2201      	movs	r2, #1
 800ce6a:	409a      	lsls	r2, r3
 800ce6c:	4b0d      	ldr	r3, [pc, #52]	; (800cea4 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	4313      	orrs	r3, r2
 800ce72:	4a0c      	ldr	r2, [pc, #48]	; (800cea4 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800ce74:	6013      	str	r3, [r2, #0]
 800ce76:	69bb      	ldr	r3, [r7, #24]
 800ce78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce7a:	4613      	mov	r3, r2
 800ce7c:	009b      	lsls	r3, r3, #2
 800ce7e:	4413      	add	r3, r2
 800ce80:	009b      	lsls	r3, r3, #2
 800ce82:	4a07      	ldr	r2, [pc, #28]	; (800cea0 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800ce84:	441a      	add	r2, r3
 800ce86:	69bb      	ldr	r3, [r7, #24]
 800ce88:	3304      	adds	r3, #4
 800ce8a:	4619      	mov	r1, r3
 800ce8c:	4610      	mov	r0, r2
 800ce8e:	f7fe f8c9 	bl	800b024 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ce92:	bf00      	nop
 800ce94:	3720      	adds	r7, #32
 800ce96:	46bd      	mov	sp, r7
 800ce98:	bd80      	pop	{r7, pc}
 800ce9a:	bf00      	nop
 800ce9c:	20000b1c 	.word	0x20000b1c
 800cea0:	20000b20 	.word	0x20000b20
 800cea4:	20000c24 	.word	0x20000c24

0800cea8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 800cea8:	b480      	push	{r7}
 800ceaa:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800ceac:	4b07      	ldr	r3, [pc, #28]	; (800cecc <pvTaskIncrementMutexHeldCount+0x24>)
 800ceae:	681b      	ldr	r3, [r3, #0]
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	d004      	beq.n	800cebe <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800ceb4:	4b05      	ldr	r3, [pc, #20]	; (800cecc <pvTaskIncrementMutexHeldCount+0x24>)
 800ceb6:	681b      	ldr	r3, [r3, #0]
 800ceb8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ceba:	3201      	adds	r2, #1
 800cebc:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800cebe:	4b03      	ldr	r3, [pc, #12]	; (800cecc <pvTaskIncrementMutexHeldCount+0x24>)
 800cec0:	681b      	ldr	r3, [r3, #0]
	}
 800cec2:	4618      	mov	r0, r3
 800cec4:	46bd      	mov	sp, r7
 800cec6:	bc80      	pop	{r7}
 800cec8:	4770      	bx	lr
 800ceca:	bf00      	nop
 800cecc:	20000b1c 	.word	0x20000b1c

0800ced0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ced0:	b580      	push	{r7, lr}
 800ced2:	b084      	sub	sp, #16
 800ced4:	af00      	add	r7, sp, #0
 800ced6:	6078      	str	r0, [r7, #4]
 800ced8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ceda:	4b29      	ldr	r3, [pc, #164]	; (800cf80 <prvAddCurrentTaskToDelayedList+0xb0>)
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cee0:	4b28      	ldr	r3, [pc, #160]	; (800cf84 <prvAddCurrentTaskToDelayedList+0xb4>)
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	3304      	adds	r3, #4
 800cee6:	4618      	mov	r0, r3
 800cee8:	f7fe f8f7 	bl	800b0da <uxListRemove>
 800ceec:	4603      	mov	r3, r0
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	d10b      	bne.n	800cf0a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800cef2:	4b24      	ldr	r3, [pc, #144]	; (800cf84 <prvAddCurrentTaskToDelayedList+0xb4>)
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cef8:	2201      	movs	r2, #1
 800cefa:	fa02 f303 	lsl.w	r3, r2, r3
 800cefe:	43da      	mvns	r2, r3
 800cf00:	4b21      	ldr	r3, [pc, #132]	; (800cf88 <prvAddCurrentTaskToDelayedList+0xb8>)
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	4013      	ands	r3, r2
 800cf06:	4a20      	ldr	r2, [pc, #128]	; (800cf88 <prvAddCurrentTaskToDelayedList+0xb8>)
 800cf08:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf10:	d10a      	bne.n	800cf28 <prvAddCurrentTaskToDelayedList+0x58>
 800cf12:	683b      	ldr	r3, [r7, #0]
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d007      	beq.n	800cf28 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cf18:	4b1a      	ldr	r3, [pc, #104]	; (800cf84 <prvAddCurrentTaskToDelayedList+0xb4>)
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	3304      	adds	r3, #4
 800cf1e:	4619      	mov	r1, r3
 800cf20:	481a      	ldr	r0, [pc, #104]	; (800cf8c <prvAddCurrentTaskToDelayedList+0xbc>)
 800cf22:	f7fe f87f 	bl	800b024 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800cf26:	e026      	b.n	800cf76 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800cf28:	68fa      	ldr	r2, [r7, #12]
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	4413      	add	r3, r2
 800cf2e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800cf30:	4b14      	ldr	r3, [pc, #80]	; (800cf84 <prvAddCurrentTaskToDelayedList+0xb4>)
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	68ba      	ldr	r2, [r7, #8]
 800cf36:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800cf38:	68ba      	ldr	r2, [r7, #8]
 800cf3a:	68fb      	ldr	r3, [r7, #12]
 800cf3c:	429a      	cmp	r2, r3
 800cf3e:	d209      	bcs.n	800cf54 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cf40:	4b13      	ldr	r3, [pc, #76]	; (800cf90 <prvAddCurrentTaskToDelayedList+0xc0>)
 800cf42:	681a      	ldr	r2, [r3, #0]
 800cf44:	4b0f      	ldr	r3, [pc, #60]	; (800cf84 <prvAddCurrentTaskToDelayedList+0xb4>)
 800cf46:	681b      	ldr	r3, [r3, #0]
 800cf48:	3304      	adds	r3, #4
 800cf4a:	4619      	mov	r1, r3
 800cf4c:	4610      	mov	r0, r2
 800cf4e:	f7fe f88c 	bl	800b06a <vListInsert>
}
 800cf52:	e010      	b.n	800cf76 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cf54:	4b0f      	ldr	r3, [pc, #60]	; (800cf94 <prvAddCurrentTaskToDelayedList+0xc4>)
 800cf56:	681a      	ldr	r2, [r3, #0]
 800cf58:	4b0a      	ldr	r3, [pc, #40]	; (800cf84 <prvAddCurrentTaskToDelayedList+0xb4>)
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	3304      	adds	r3, #4
 800cf5e:	4619      	mov	r1, r3
 800cf60:	4610      	mov	r0, r2
 800cf62:	f7fe f882 	bl	800b06a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800cf66:	4b0c      	ldr	r3, [pc, #48]	; (800cf98 <prvAddCurrentTaskToDelayedList+0xc8>)
 800cf68:	681b      	ldr	r3, [r3, #0]
 800cf6a:	68ba      	ldr	r2, [r7, #8]
 800cf6c:	429a      	cmp	r2, r3
 800cf6e:	d202      	bcs.n	800cf76 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800cf70:	4a09      	ldr	r2, [pc, #36]	; (800cf98 <prvAddCurrentTaskToDelayedList+0xc8>)
 800cf72:	68bb      	ldr	r3, [r7, #8]
 800cf74:	6013      	str	r3, [r2, #0]
}
 800cf76:	bf00      	nop
 800cf78:	3710      	adds	r7, #16
 800cf7a:	46bd      	mov	sp, r7
 800cf7c:	bd80      	pop	{r7, pc}
 800cf7e:	bf00      	nop
 800cf80:	20000c20 	.word	0x20000c20
 800cf84:	20000b1c 	.word	0x20000b1c
 800cf88:	20000c24 	.word	0x20000c24
 800cf8c:	20000c08 	.word	0x20000c08
 800cf90:	20000bd8 	.word	0x20000bd8
 800cf94:	20000bd4 	.word	0x20000bd4
 800cf98:	20000c3c 	.word	0x20000c3c

0800cf9c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800cf9c:	b480      	push	{r7}
 800cf9e:	b085      	sub	sp, #20
 800cfa0:	af00      	add	r7, sp, #0
 800cfa2:	60f8      	str	r0, [r7, #12]
 800cfa4:	60b9      	str	r1, [r7, #8]
 800cfa6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800cfa8:	68fb      	ldr	r3, [r7, #12]
 800cfaa:	3b04      	subs	r3, #4
 800cfac:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800cfae:	68fb      	ldr	r3, [r7, #12]
 800cfb0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800cfb4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cfb6:	68fb      	ldr	r3, [r7, #12]
 800cfb8:	3b04      	subs	r3, #4
 800cfba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800cfbc:	68bb      	ldr	r3, [r7, #8]
 800cfbe:	f023 0201 	bic.w	r2, r3, #1
 800cfc2:	68fb      	ldr	r3, [r7, #12]
 800cfc4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	3b04      	subs	r3, #4
 800cfca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800cfcc:	4a08      	ldr	r2, [pc, #32]	; (800cff0 <pxPortInitialiseStack+0x54>)
 800cfce:	68fb      	ldr	r3, [r7, #12]
 800cfd0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800cfd2:	68fb      	ldr	r3, [r7, #12]
 800cfd4:	3b14      	subs	r3, #20
 800cfd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800cfd8:	687a      	ldr	r2, [r7, #4]
 800cfda:	68fb      	ldr	r3, [r7, #12]
 800cfdc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	3b20      	subs	r3, #32
 800cfe2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800cfe4:	68fb      	ldr	r3, [r7, #12]
}
 800cfe6:	4618      	mov	r0, r3
 800cfe8:	3714      	adds	r7, #20
 800cfea:	46bd      	mov	sp, r7
 800cfec:	bc80      	pop	{r7}
 800cfee:	4770      	bx	lr
 800cff0:	0800cff5 	.word	0x0800cff5

0800cff4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800cff4:	b480      	push	{r7}
 800cff6:	b085      	sub	sp, #20
 800cff8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800cffa:	2300      	movs	r3, #0
 800cffc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800cffe:	4b12      	ldr	r3, [pc, #72]	; (800d048 <prvTaskExitError+0x54>)
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d006:	d00a      	beq.n	800d01e <prvTaskExitError+0x2a>
	__asm volatile
 800d008:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d00c:	f383 8811 	msr	BASEPRI, r3
 800d010:	f3bf 8f6f 	isb	sy
 800d014:	f3bf 8f4f 	dsb	sy
 800d018:	60fb      	str	r3, [r7, #12]
}
 800d01a:	bf00      	nop
 800d01c:	e7fe      	b.n	800d01c <prvTaskExitError+0x28>
	__asm volatile
 800d01e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d022:	f383 8811 	msr	BASEPRI, r3
 800d026:	f3bf 8f6f 	isb	sy
 800d02a:	f3bf 8f4f 	dsb	sy
 800d02e:	60bb      	str	r3, [r7, #8]
}
 800d030:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d032:	bf00      	nop
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	2b00      	cmp	r3, #0
 800d038:	d0fc      	beq.n	800d034 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d03a:	bf00      	nop
 800d03c:	bf00      	nop
 800d03e:	3714      	adds	r7, #20
 800d040:	46bd      	mov	sp, r7
 800d042:	bc80      	pop	{r7}
 800d044:	4770      	bx	lr
 800d046:	bf00      	nop
 800d048:	20000044 	.word	0x20000044
 800d04c:	00000000 	.word	0x00000000

0800d050 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d050:	4b07      	ldr	r3, [pc, #28]	; (800d070 <pxCurrentTCBConst2>)
 800d052:	6819      	ldr	r1, [r3, #0]
 800d054:	6808      	ldr	r0, [r1, #0]
 800d056:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800d05a:	f380 8809 	msr	PSP, r0
 800d05e:	f3bf 8f6f 	isb	sy
 800d062:	f04f 0000 	mov.w	r0, #0
 800d066:	f380 8811 	msr	BASEPRI, r0
 800d06a:	f04e 0e0d 	orr.w	lr, lr, #13
 800d06e:	4770      	bx	lr

0800d070 <pxCurrentTCBConst2>:
 800d070:	20000b1c 	.word	0x20000b1c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d074:	bf00      	nop
 800d076:	bf00      	nop

0800d078 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800d078:	4806      	ldr	r0, [pc, #24]	; (800d094 <prvPortStartFirstTask+0x1c>)
 800d07a:	6800      	ldr	r0, [r0, #0]
 800d07c:	6800      	ldr	r0, [r0, #0]
 800d07e:	f380 8808 	msr	MSP, r0
 800d082:	b662      	cpsie	i
 800d084:	b661      	cpsie	f
 800d086:	f3bf 8f4f 	dsb	sy
 800d08a:	f3bf 8f6f 	isb	sy
 800d08e:	df00      	svc	0
 800d090:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d092:	bf00      	nop
 800d094:	e000ed08 	.word	0xe000ed08

0800d098 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d098:	b580      	push	{r7, lr}
 800d09a:	b084      	sub	sp, #16
 800d09c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d09e:	4b32      	ldr	r3, [pc, #200]	; (800d168 <xPortStartScheduler+0xd0>)
 800d0a0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d0a2:	68fb      	ldr	r3, [r7, #12]
 800d0a4:	781b      	ldrb	r3, [r3, #0]
 800d0a6:	b2db      	uxtb	r3, r3
 800d0a8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	22ff      	movs	r2, #255	; 0xff
 800d0ae:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d0b0:	68fb      	ldr	r3, [r7, #12]
 800d0b2:	781b      	ldrb	r3, [r3, #0]
 800d0b4:	b2db      	uxtb	r3, r3
 800d0b6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d0b8:	78fb      	ldrb	r3, [r7, #3]
 800d0ba:	b2db      	uxtb	r3, r3
 800d0bc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800d0c0:	b2da      	uxtb	r2, r3
 800d0c2:	4b2a      	ldr	r3, [pc, #168]	; (800d16c <xPortStartScheduler+0xd4>)
 800d0c4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d0c6:	4b2a      	ldr	r3, [pc, #168]	; (800d170 <xPortStartScheduler+0xd8>)
 800d0c8:	2207      	movs	r2, #7
 800d0ca:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d0cc:	e009      	b.n	800d0e2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800d0ce:	4b28      	ldr	r3, [pc, #160]	; (800d170 <xPortStartScheduler+0xd8>)
 800d0d0:	681b      	ldr	r3, [r3, #0]
 800d0d2:	3b01      	subs	r3, #1
 800d0d4:	4a26      	ldr	r2, [pc, #152]	; (800d170 <xPortStartScheduler+0xd8>)
 800d0d6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d0d8:	78fb      	ldrb	r3, [r7, #3]
 800d0da:	b2db      	uxtb	r3, r3
 800d0dc:	005b      	lsls	r3, r3, #1
 800d0de:	b2db      	uxtb	r3, r3
 800d0e0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d0e2:	78fb      	ldrb	r3, [r7, #3]
 800d0e4:	b2db      	uxtb	r3, r3
 800d0e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d0ea:	2b80      	cmp	r3, #128	; 0x80
 800d0ec:	d0ef      	beq.n	800d0ce <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d0ee:	4b20      	ldr	r3, [pc, #128]	; (800d170 <xPortStartScheduler+0xd8>)
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	f1c3 0307 	rsb	r3, r3, #7
 800d0f6:	2b04      	cmp	r3, #4
 800d0f8:	d00a      	beq.n	800d110 <xPortStartScheduler+0x78>
	__asm volatile
 800d0fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0fe:	f383 8811 	msr	BASEPRI, r3
 800d102:	f3bf 8f6f 	isb	sy
 800d106:	f3bf 8f4f 	dsb	sy
 800d10a:	60bb      	str	r3, [r7, #8]
}
 800d10c:	bf00      	nop
 800d10e:	e7fe      	b.n	800d10e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d110:	4b17      	ldr	r3, [pc, #92]	; (800d170 <xPortStartScheduler+0xd8>)
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	021b      	lsls	r3, r3, #8
 800d116:	4a16      	ldr	r2, [pc, #88]	; (800d170 <xPortStartScheduler+0xd8>)
 800d118:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d11a:	4b15      	ldr	r3, [pc, #84]	; (800d170 <xPortStartScheduler+0xd8>)
 800d11c:	681b      	ldr	r3, [r3, #0]
 800d11e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d122:	4a13      	ldr	r2, [pc, #76]	; (800d170 <xPortStartScheduler+0xd8>)
 800d124:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	b2da      	uxtb	r2, r3
 800d12a:	68fb      	ldr	r3, [r7, #12]
 800d12c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d12e:	4b11      	ldr	r3, [pc, #68]	; (800d174 <xPortStartScheduler+0xdc>)
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	4a10      	ldr	r2, [pc, #64]	; (800d174 <xPortStartScheduler+0xdc>)
 800d134:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d138:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d13a:	4b0e      	ldr	r3, [pc, #56]	; (800d174 <xPortStartScheduler+0xdc>)
 800d13c:	681b      	ldr	r3, [r3, #0]
 800d13e:	4a0d      	ldr	r2, [pc, #52]	; (800d174 <xPortStartScheduler+0xdc>)
 800d140:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d144:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d146:	f000 f8b9 	bl	800d2bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d14a:	4b0b      	ldr	r3, [pc, #44]	; (800d178 <xPortStartScheduler+0xe0>)
 800d14c:	2200      	movs	r2, #0
 800d14e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d150:	f7ff ff92 	bl	800d078 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d154:	f7ff fa94 	bl	800c680 <vTaskSwitchContext>
	prvTaskExitError();
 800d158:	f7ff ff4c 	bl	800cff4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d15c:	2300      	movs	r3, #0
}
 800d15e:	4618      	mov	r0, r3
 800d160:	3710      	adds	r7, #16
 800d162:	46bd      	mov	sp, r7
 800d164:	bd80      	pop	{r7, pc}
 800d166:	bf00      	nop
 800d168:	e000e400 	.word	0xe000e400
 800d16c:	20000c48 	.word	0x20000c48
 800d170:	20000c4c 	.word	0x20000c4c
 800d174:	e000ed20 	.word	0xe000ed20
 800d178:	20000044 	.word	0x20000044

0800d17c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d17c:	b480      	push	{r7}
 800d17e:	b083      	sub	sp, #12
 800d180:	af00      	add	r7, sp, #0
	__asm volatile
 800d182:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d186:	f383 8811 	msr	BASEPRI, r3
 800d18a:	f3bf 8f6f 	isb	sy
 800d18e:	f3bf 8f4f 	dsb	sy
 800d192:	607b      	str	r3, [r7, #4]
}
 800d194:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d196:	4b0f      	ldr	r3, [pc, #60]	; (800d1d4 <vPortEnterCritical+0x58>)
 800d198:	681b      	ldr	r3, [r3, #0]
 800d19a:	3301      	adds	r3, #1
 800d19c:	4a0d      	ldr	r2, [pc, #52]	; (800d1d4 <vPortEnterCritical+0x58>)
 800d19e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d1a0:	4b0c      	ldr	r3, [pc, #48]	; (800d1d4 <vPortEnterCritical+0x58>)
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	2b01      	cmp	r3, #1
 800d1a6:	d10f      	bne.n	800d1c8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d1a8:	4b0b      	ldr	r3, [pc, #44]	; (800d1d8 <vPortEnterCritical+0x5c>)
 800d1aa:	681b      	ldr	r3, [r3, #0]
 800d1ac:	b2db      	uxtb	r3, r3
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	d00a      	beq.n	800d1c8 <vPortEnterCritical+0x4c>
	__asm volatile
 800d1b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1b6:	f383 8811 	msr	BASEPRI, r3
 800d1ba:	f3bf 8f6f 	isb	sy
 800d1be:	f3bf 8f4f 	dsb	sy
 800d1c2:	603b      	str	r3, [r7, #0]
}
 800d1c4:	bf00      	nop
 800d1c6:	e7fe      	b.n	800d1c6 <vPortEnterCritical+0x4a>
	}
}
 800d1c8:	bf00      	nop
 800d1ca:	370c      	adds	r7, #12
 800d1cc:	46bd      	mov	sp, r7
 800d1ce:	bc80      	pop	{r7}
 800d1d0:	4770      	bx	lr
 800d1d2:	bf00      	nop
 800d1d4:	20000044 	.word	0x20000044
 800d1d8:	e000ed04 	.word	0xe000ed04

0800d1dc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d1dc:	b480      	push	{r7}
 800d1de:	b083      	sub	sp, #12
 800d1e0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d1e2:	4b11      	ldr	r3, [pc, #68]	; (800d228 <vPortExitCritical+0x4c>)
 800d1e4:	681b      	ldr	r3, [r3, #0]
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d10a      	bne.n	800d200 <vPortExitCritical+0x24>
	__asm volatile
 800d1ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1ee:	f383 8811 	msr	BASEPRI, r3
 800d1f2:	f3bf 8f6f 	isb	sy
 800d1f6:	f3bf 8f4f 	dsb	sy
 800d1fa:	607b      	str	r3, [r7, #4]
}
 800d1fc:	bf00      	nop
 800d1fe:	e7fe      	b.n	800d1fe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d200:	4b09      	ldr	r3, [pc, #36]	; (800d228 <vPortExitCritical+0x4c>)
 800d202:	681b      	ldr	r3, [r3, #0]
 800d204:	3b01      	subs	r3, #1
 800d206:	4a08      	ldr	r2, [pc, #32]	; (800d228 <vPortExitCritical+0x4c>)
 800d208:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d20a:	4b07      	ldr	r3, [pc, #28]	; (800d228 <vPortExitCritical+0x4c>)
 800d20c:	681b      	ldr	r3, [r3, #0]
 800d20e:	2b00      	cmp	r3, #0
 800d210:	d105      	bne.n	800d21e <vPortExitCritical+0x42>
 800d212:	2300      	movs	r3, #0
 800d214:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d216:	683b      	ldr	r3, [r7, #0]
 800d218:	f383 8811 	msr	BASEPRI, r3
}
 800d21c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d21e:	bf00      	nop
 800d220:	370c      	adds	r7, #12
 800d222:	46bd      	mov	sp, r7
 800d224:	bc80      	pop	{r7}
 800d226:	4770      	bx	lr
 800d228:	20000044 	.word	0x20000044
 800d22c:	00000000 	.word	0x00000000

0800d230 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d230:	f3ef 8009 	mrs	r0, PSP
 800d234:	f3bf 8f6f 	isb	sy
 800d238:	4b0d      	ldr	r3, [pc, #52]	; (800d270 <pxCurrentTCBConst>)
 800d23a:	681a      	ldr	r2, [r3, #0]
 800d23c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800d240:	6010      	str	r0, [r2, #0]
 800d242:	e92d 4008 	stmdb	sp!, {r3, lr}
 800d246:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d24a:	f380 8811 	msr	BASEPRI, r0
 800d24e:	f7ff fa17 	bl	800c680 <vTaskSwitchContext>
 800d252:	f04f 0000 	mov.w	r0, #0
 800d256:	f380 8811 	msr	BASEPRI, r0
 800d25a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800d25e:	6819      	ldr	r1, [r3, #0]
 800d260:	6808      	ldr	r0, [r1, #0]
 800d262:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800d266:	f380 8809 	msr	PSP, r0
 800d26a:	f3bf 8f6f 	isb	sy
 800d26e:	4770      	bx	lr

0800d270 <pxCurrentTCBConst>:
 800d270:	20000b1c 	.word	0x20000b1c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d274:	bf00      	nop
 800d276:	bf00      	nop

0800d278 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d278:	b580      	push	{r7, lr}
 800d27a:	b082      	sub	sp, #8
 800d27c:	af00      	add	r7, sp, #0
	__asm volatile
 800d27e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d282:	f383 8811 	msr	BASEPRI, r3
 800d286:	f3bf 8f6f 	isb	sy
 800d28a:	f3bf 8f4f 	dsb	sy
 800d28e:	607b      	str	r3, [r7, #4]
}
 800d290:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d292:	f7ff f937 	bl	800c504 <xTaskIncrementTick>
 800d296:	4603      	mov	r3, r0
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d003      	beq.n	800d2a4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d29c:	4b06      	ldr	r3, [pc, #24]	; (800d2b8 <SysTick_Handler+0x40>)
 800d29e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d2a2:	601a      	str	r2, [r3, #0]
 800d2a4:	2300      	movs	r3, #0
 800d2a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d2a8:	683b      	ldr	r3, [r7, #0]
 800d2aa:	f383 8811 	msr	BASEPRI, r3
}
 800d2ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d2b0:	bf00      	nop
 800d2b2:	3708      	adds	r7, #8
 800d2b4:	46bd      	mov	sp, r7
 800d2b6:	bd80      	pop	{r7, pc}
 800d2b8:	e000ed04 	.word	0xe000ed04

0800d2bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d2bc:	b480      	push	{r7}
 800d2be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d2c0:	4b0a      	ldr	r3, [pc, #40]	; (800d2ec <vPortSetupTimerInterrupt+0x30>)
 800d2c2:	2200      	movs	r2, #0
 800d2c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d2c6:	4b0a      	ldr	r3, [pc, #40]	; (800d2f0 <vPortSetupTimerInterrupt+0x34>)
 800d2c8:	2200      	movs	r2, #0
 800d2ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d2cc:	4b09      	ldr	r3, [pc, #36]	; (800d2f4 <vPortSetupTimerInterrupt+0x38>)
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	4a09      	ldr	r2, [pc, #36]	; (800d2f8 <vPortSetupTimerInterrupt+0x3c>)
 800d2d2:	fba2 2303 	umull	r2, r3, r2, r3
 800d2d6:	099b      	lsrs	r3, r3, #6
 800d2d8:	4a08      	ldr	r2, [pc, #32]	; (800d2fc <vPortSetupTimerInterrupt+0x40>)
 800d2da:	3b01      	subs	r3, #1
 800d2dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d2de:	4b03      	ldr	r3, [pc, #12]	; (800d2ec <vPortSetupTimerInterrupt+0x30>)
 800d2e0:	2207      	movs	r2, #7
 800d2e2:	601a      	str	r2, [r3, #0]
}
 800d2e4:	bf00      	nop
 800d2e6:	46bd      	mov	sp, r7
 800d2e8:	bc80      	pop	{r7}
 800d2ea:	4770      	bx	lr
 800d2ec:	e000e010 	.word	0xe000e010
 800d2f0:	e000e018 	.word	0xe000e018
 800d2f4:	20000018 	.word	0x20000018
 800d2f8:	10624dd3 	.word	0x10624dd3
 800d2fc:	e000e014 	.word	0xe000e014

0800d300 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d300:	b480      	push	{r7}
 800d302:	b085      	sub	sp, #20
 800d304:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d306:	f3ef 8305 	mrs	r3, IPSR
 800d30a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	2b0f      	cmp	r3, #15
 800d310:	d914      	bls.n	800d33c <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d312:	4a16      	ldr	r2, [pc, #88]	; (800d36c <vPortValidateInterruptPriority+0x6c>)
 800d314:	68fb      	ldr	r3, [r7, #12]
 800d316:	4413      	add	r3, r2
 800d318:	781b      	ldrb	r3, [r3, #0]
 800d31a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d31c:	4b14      	ldr	r3, [pc, #80]	; (800d370 <vPortValidateInterruptPriority+0x70>)
 800d31e:	781b      	ldrb	r3, [r3, #0]
 800d320:	7afa      	ldrb	r2, [r7, #11]
 800d322:	429a      	cmp	r2, r3
 800d324:	d20a      	bcs.n	800d33c <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800d326:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d32a:	f383 8811 	msr	BASEPRI, r3
 800d32e:	f3bf 8f6f 	isb	sy
 800d332:	f3bf 8f4f 	dsb	sy
 800d336:	607b      	str	r3, [r7, #4]
}
 800d338:	bf00      	nop
 800d33a:	e7fe      	b.n	800d33a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d33c:	4b0d      	ldr	r3, [pc, #52]	; (800d374 <vPortValidateInterruptPriority+0x74>)
 800d33e:	681b      	ldr	r3, [r3, #0]
 800d340:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d344:	4b0c      	ldr	r3, [pc, #48]	; (800d378 <vPortValidateInterruptPriority+0x78>)
 800d346:	681b      	ldr	r3, [r3, #0]
 800d348:	429a      	cmp	r2, r3
 800d34a:	d90a      	bls.n	800d362 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800d34c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d350:	f383 8811 	msr	BASEPRI, r3
 800d354:	f3bf 8f6f 	isb	sy
 800d358:	f3bf 8f4f 	dsb	sy
 800d35c:	603b      	str	r3, [r7, #0]
}
 800d35e:	bf00      	nop
 800d360:	e7fe      	b.n	800d360 <vPortValidateInterruptPriority+0x60>
	}
 800d362:	bf00      	nop
 800d364:	3714      	adds	r7, #20
 800d366:	46bd      	mov	sp, r7
 800d368:	bc80      	pop	{r7}
 800d36a:	4770      	bx	lr
 800d36c:	e000e3f0 	.word	0xe000e3f0
 800d370:	20000c48 	.word	0x20000c48
 800d374:	e000ed0c 	.word	0xe000ed0c
 800d378:	20000c4c 	.word	0x20000c4c

0800d37c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d37c:	b580      	push	{r7, lr}
 800d37e:	b08a      	sub	sp, #40	; 0x28
 800d380:	af00      	add	r7, sp, #0
 800d382:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d384:	2300      	movs	r3, #0
 800d386:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d388:	f7ff f804 	bl	800c394 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d38c:	4b58      	ldr	r3, [pc, #352]	; (800d4f0 <pvPortMalloc+0x174>)
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	2b00      	cmp	r3, #0
 800d392:	d101      	bne.n	800d398 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d394:	f000 f910 	bl	800d5b8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d398:	4b56      	ldr	r3, [pc, #344]	; (800d4f4 <pvPortMalloc+0x178>)
 800d39a:	681a      	ldr	r2, [r3, #0]
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	4013      	ands	r3, r2
 800d3a0:	2b00      	cmp	r3, #0
 800d3a2:	f040 808e 	bne.w	800d4c2 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	d01d      	beq.n	800d3e8 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800d3ac:	2208      	movs	r2, #8
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	4413      	add	r3, r2
 800d3b2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	f003 0307 	and.w	r3, r3, #7
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d014      	beq.n	800d3e8 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	f023 0307 	bic.w	r3, r3, #7
 800d3c4:	3308      	adds	r3, #8
 800d3c6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	f003 0307 	and.w	r3, r3, #7
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d00a      	beq.n	800d3e8 <pvPortMalloc+0x6c>
	__asm volatile
 800d3d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3d6:	f383 8811 	msr	BASEPRI, r3
 800d3da:	f3bf 8f6f 	isb	sy
 800d3de:	f3bf 8f4f 	dsb	sy
 800d3e2:	617b      	str	r3, [r7, #20]
}
 800d3e4:	bf00      	nop
 800d3e6:	e7fe      	b.n	800d3e6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	d069      	beq.n	800d4c2 <pvPortMalloc+0x146>
 800d3ee:	4b42      	ldr	r3, [pc, #264]	; (800d4f8 <pvPortMalloc+0x17c>)
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	687a      	ldr	r2, [r7, #4]
 800d3f4:	429a      	cmp	r2, r3
 800d3f6:	d864      	bhi.n	800d4c2 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d3f8:	4b40      	ldr	r3, [pc, #256]	; (800d4fc <pvPortMalloc+0x180>)
 800d3fa:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d3fc:	4b3f      	ldr	r3, [pc, #252]	; (800d4fc <pvPortMalloc+0x180>)
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d402:	e004      	b.n	800d40e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800d404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d406:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d40a:	681b      	ldr	r3, [r3, #0]
 800d40c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d40e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d410:	685b      	ldr	r3, [r3, #4]
 800d412:	687a      	ldr	r2, [r7, #4]
 800d414:	429a      	cmp	r2, r3
 800d416:	d903      	bls.n	800d420 <pvPortMalloc+0xa4>
 800d418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d1f1      	bne.n	800d404 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d420:	4b33      	ldr	r3, [pc, #204]	; (800d4f0 <pvPortMalloc+0x174>)
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d426:	429a      	cmp	r2, r3
 800d428:	d04b      	beq.n	800d4c2 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d42a:	6a3b      	ldr	r3, [r7, #32]
 800d42c:	681b      	ldr	r3, [r3, #0]
 800d42e:	2208      	movs	r2, #8
 800d430:	4413      	add	r3, r2
 800d432:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d436:	681a      	ldr	r2, [r3, #0]
 800d438:	6a3b      	ldr	r3, [r7, #32]
 800d43a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d43c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d43e:	685a      	ldr	r2, [r3, #4]
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	1ad2      	subs	r2, r2, r3
 800d444:	2308      	movs	r3, #8
 800d446:	005b      	lsls	r3, r3, #1
 800d448:	429a      	cmp	r2, r3
 800d44a:	d91f      	bls.n	800d48c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d44c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	4413      	add	r3, r2
 800d452:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d454:	69bb      	ldr	r3, [r7, #24]
 800d456:	f003 0307 	and.w	r3, r3, #7
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	d00a      	beq.n	800d474 <pvPortMalloc+0xf8>
	__asm volatile
 800d45e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d462:	f383 8811 	msr	BASEPRI, r3
 800d466:	f3bf 8f6f 	isb	sy
 800d46a:	f3bf 8f4f 	dsb	sy
 800d46e:	613b      	str	r3, [r7, #16]
}
 800d470:	bf00      	nop
 800d472:	e7fe      	b.n	800d472 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d476:	685a      	ldr	r2, [r3, #4]
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	1ad2      	subs	r2, r2, r3
 800d47c:	69bb      	ldr	r3, [r7, #24]
 800d47e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d482:	687a      	ldr	r2, [r7, #4]
 800d484:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d486:	69b8      	ldr	r0, [r7, #24]
 800d488:	f000 f8f8 	bl	800d67c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d48c:	4b1a      	ldr	r3, [pc, #104]	; (800d4f8 <pvPortMalloc+0x17c>)
 800d48e:	681a      	ldr	r2, [r3, #0]
 800d490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d492:	685b      	ldr	r3, [r3, #4]
 800d494:	1ad3      	subs	r3, r2, r3
 800d496:	4a18      	ldr	r2, [pc, #96]	; (800d4f8 <pvPortMalloc+0x17c>)
 800d498:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d49a:	4b17      	ldr	r3, [pc, #92]	; (800d4f8 <pvPortMalloc+0x17c>)
 800d49c:	681a      	ldr	r2, [r3, #0]
 800d49e:	4b18      	ldr	r3, [pc, #96]	; (800d500 <pvPortMalloc+0x184>)
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	429a      	cmp	r2, r3
 800d4a4:	d203      	bcs.n	800d4ae <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d4a6:	4b14      	ldr	r3, [pc, #80]	; (800d4f8 <pvPortMalloc+0x17c>)
 800d4a8:	681b      	ldr	r3, [r3, #0]
 800d4aa:	4a15      	ldr	r2, [pc, #84]	; (800d500 <pvPortMalloc+0x184>)
 800d4ac:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d4ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4b0:	685a      	ldr	r2, [r3, #4]
 800d4b2:	4b10      	ldr	r3, [pc, #64]	; (800d4f4 <pvPortMalloc+0x178>)
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	431a      	orrs	r2, r3
 800d4b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4ba:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d4bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4be:	2200      	movs	r2, #0
 800d4c0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d4c2:	f7fe ff75 	bl	800c3b0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d4c6:	69fb      	ldr	r3, [r7, #28]
 800d4c8:	f003 0307 	and.w	r3, r3, #7
 800d4cc:	2b00      	cmp	r3, #0
 800d4ce:	d00a      	beq.n	800d4e6 <pvPortMalloc+0x16a>
	__asm volatile
 800d4d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4d4:	f383 8811 	msr	BASEPRI, r3
 800d4d8:	f3bf 8f6f 	isb	sy
 800d4dc:	f3bf 8f4f 	dsb	sy
 800d4e0:	60fb      	str	r3, [r7, #12]
}
 800d4e2:	bf00      	nop
 800d4e4:	e7fe      	b.n	800d4e4 <pvPortMalloc+0x168>
	return pvReturn;
 800d4e6:	69fb      	ldr	r3, [r7, #28]
}
 800d4e8:	4618      	mov	r0, r3
 800d4ea:	3728      	adds	r7, #40	; 0x28
 800d4ec:	46bd      	mov	sp, r7
 800d4ee:	bd80      	pop	{r7, pc}
 800d4f0:	20003024 	.word	0x20003024
 800d4f4:	20003030 	.word	0x20003030
 800d4f8:	20003028 	.word	0x20003028
 800d4fc:	2000301c 	.word	0x2000301c
 800d500:	2000302c 	.word	0x2000302c

0800d504 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d504:	b580      	push	{r7, lr}
 800d506:	b086      	sub	sp, #24
 800d508:	af00      	add	r7, sp, #0
 800d50a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	2b00      	cmp	r3, #0
 800d514:	d048      	beq.n	800d5a8 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d516:	2308      	movs	r3, #8
 800d518:	425b      	negs	r3, r3
 800d51a:	697a      	ldr	r2, [r7, #20]
 800d51c:	4413      	add	r3, r2
 800d51e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d520:	697b      	ldr	r3, [r7, #20]
 800d522:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d524:	693b      	ldr	r3, [r7, #16]
 800d526:	685a      	ldr	r2, [r3, #4]
 800d528:	4b21      	ldr	r3, [pc, #132]	; (800d5b0 <vPortFree+0xac>)
 800d52a:	681b      	ldr	r3, [r3, #0]
 800d52c:	4013      	ands	r3, r2
 800d52e:	2b00      	cmp	r3, #0
 800d530:	d10a      	bne.n	800d548 <vPortFree+0x44>
	__asm volatile
 800d532:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d536:	f383 8811 	msr	BASEPRI, r3
 800d53a:	f3bf 8f6f 	isb	sy
 800d53e:	f3bf 8f4f 	dsb	sy
 800d542:	60fb      	str	r3, [r7, #12]
}
 800d544:	bf00      	nop
 800d546:	e7fe      	b.n	800d546 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d548:	693b      	ldr	r3, [r7, #16]
 800d54a:	681b      	ldr	r3, [r3, #0]
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	d00a      	beq.n	800d566 <vPortFree+0x62>
	__asm volatile
 800d550:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d554:	f383 8811 	msr	BASEPRI, r3
 800d558:	f3bf 8f6f 	isb	sy
 800d55c:	f3bf 8f4f 	dsb	sy
 800d560:	60bb      	str	r3, [r7, #8]
}
 800d562:	bf00      	nop
 800d564:	e7fe      	b.n	800d564 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d566:	693b      	ldr	r3, [r7, #16]
 800d568:	685a      	ldr	r2, [r3, #4]
 800d56a:	4b11      	ldr	r3, [pc, #68]	; (800d5b0 <vPortFree+0xac>)
 800d56c:	681b      	ldr	r3, [r3, #0]
 800d56e:	4013      	ands	r3, r2
 800d570:	2b00      	cmp	r3, #0
 800d572:	d019      	beq.n	800d5a8 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d574:	693b      	ldr	r3, [r7, #16]
 800d576:	681b      	ldr	r3, [r3, #0]
 800d578:	2b00      	cmp	r3, #0
 800d57a:	d115      	bne.n	800d5a8 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d57c:	693b      	ldr	r3, [r7, #16]
 800d57e:	685a      	ldr	r2, [r3, #4]
 800d580:	4b0b      	ldr	r3, [pc, #44]	; (800d5b0 <vPortFree+0xac>)
 800d582:	681b      	ldr	r3, [r3, #0]
 800d584:	43db      	mvns	r3, r3
 800d586:	401a      	ands	r2, r3
 800d588:	693b      	ldr	r3, [r7, #16]
 800d58a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d58c:	f7fe ff02 	bl	800c394 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d590:	693b      	ldr	r3, [r7, #16]
 800d592:	685a      	ldr	r2, [r3, #4]
 800d594:	4b07      	ldr	r3, [pc, #28]	; (800d5b4 <vPortFree+0xb0>)
 800d596:	681b      	ldr	r3, [r3, #0]
 800d598:	4413      	add	r3, r2
 800d59a:	4a06      	ldr	r2, [pc, #24]	; (800d5b4 <vPortFree+0xb0>)
 800d59c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d59e:	6938      	ldr	r0, [r7, #16]
 800d5a0:	f000 f86c 	bl	800d67c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800d5a4:	f7fe ff04 	bl	800c3b0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d5a8:	bf00      	nop
 800d5aa:	3718      	adds	r7, #24
 800d5ac:	46bd      	mov	sp, r7
 800d5ae:	bd80      	pop	{r7, pc}
 800d5b0:	20003030 	.word	0x20003030
 800d5b4:	20003028 	.word	0x20003028

0800d5b8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d5b8:	b480      	push	{r7}
 800d5ba:	b085      	sub	sp, #20
 800d5bc:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d5be:	f242 33ca 	movw	r3, #9162	; 0x23ca
 800d5c2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d5c4:	4b27      	ldr	r3, [pc, #156]	; (800d664 <prvHeapInit+0xac>)
 800d5c6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d5c8:	68fb      	ldr	r3, [r7, #12]
 800d5ca:	f003 0307 	and.w	r3, r3, #7
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d00c      	beq.n	800d5ec <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d5d2:	68fb      	ldr	r3, [r7, #12]
 800d5d4:	3307      	adds	r3, #7
 800d5d6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d5d8:	68fb      	ldr	r3, [r7, #12]
 800d5da:	f023 0307 	bic.w	r3, r3, #7
 800d5de:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d5e0:	68ba      	ldr	r2, [r7, #8]
 800d5e2:	68fb      	ldr	r3, [r7, #12]
 800d5e4:	1ad3      	subs	r3, r2, r3
 800d5e6:	4a1f      	ldr	r2, [pc, #124]	; (800d664 <prvHeapInit+0xac>)
 800d5e8:	4413      	add	r3, r2
 800d5ea:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d5ec:	68fb      	ldr	r3, [r7, #12]
 800d5ee:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d5f0:	4a1d      	ldr	r2, [pc, #116]	; (800d668 <prvHeapInit+0xb0>)
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d5f6:	4b1c      	ldr	r3, [pc, #112]	; (800d668 <prvHeapInit+0xb0>)
 800d5f8:	2200      	movs	r2, #0
 800d5fa:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	68ba      	ldr	r2, [r7, #8]
 800d600:	4413      	add	r3, r2
 800d602:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d604:	2208      	movs	r2, #8
 800d606:	68fb      	ldr	r3, [r7, #12]
 800d608:	1a9b      	subs	r3, r3, r2
 800d60a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	f023 0307 	bic.w	r3, r3, #7
 800d612:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d614:	68fb      	ldr	r3, [r7, #12]
 800d616:	4a15      	ldr	r2, [pc, #84]	; (800d66c <prvHeapInit+0xb4>)
 800d618:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d61a:	4b14      	ldr	r3, [pc, #80]	; (800d66c <prvHeapInit+0xb4>)
 800d61c:	681b      	ldr	r3, [r3, #0]
 800d61e:	2200      	movs	r2, #0
 800d620:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d622:	4b12      	ldr	r3, [pc, #72]	; (800d66c <prvHeapInit+0xb4>)
 800d624:	681b      	ldr	r3, [r3, #0]
 800d626:	2200      	movs	r2, #0
 800d628:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d62e:	683b      	ldr	r3, [r7, #0]
 800d630:	68fa      	ldr	r2, [r7, #12]
 800d632:	1ad2      	subs	r2, r2, r3
 800d634:	683b      	ldr	r3, [r7, #0]
 800d636:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d638:	4b0c      	ldr	r3, [pc, #48]	; (800d66c <prvHeapInit+0xb4>)
 800d63a:	681a      	ldr	r2, [r3, #0]
 800d63c:	683b      	ldr	r3, [r7, #0]
 800d63e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d640:	683b      	ldr	r3, [r7, #0]
 800d642:	685b      	ldr	r3, [r3, #4]
 800d644:	4a0a      	ldr	r2, [pc, #40]	; (800d670 <prvHeapInit+0xb8>)
 800d646:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d648:	683b      	ldr	r3, [r7, #0]
 800d64a:	685b      	ldr	r3, [r3, #4]
 800d64c:	4a09      	ldr	r2, [pc, #36]	; (800d674 <prvHeapInit+0xbc>)
 800d64e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d650:	4b09      	ldr	r3, [pc, #36]	; (800d678 <prvHeapInit+0xc0>)
 800d652:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d656:	601a      	str	r2, [r3, #0]
}
 800d658:	bf00      	nop
 800d65a:	3714      	adds	r7, #20
 800d65c:	46bd      	mov	sp, r7
 800d65e:	bc80      	pop	{r7}
 800d660:	4770      	bx	lr
 800d662:	bf00      	nop
 800d664:	20000c50 	.word	0x20000c50
 800d668:	2000301c 	.word	0x2000301c
 800d66c:	20003024 	.word	0x20003024
 800d670:	2000302c 	.word	0x2000302c
 800d674:	20003028 	.word	0x20003028
 800d678:	20003030 	.word	0x20003030

0800d67c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d67c:	b480      	push	{r7}
 800d67e:	b085      	sub	sp, #20
 800d680:	af00      	add	r7, sp, #0
 800d682:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d684:	4b27      	ldr	r3, [pc, #156]	; (800d724 <prvInsertBlockIntoFreeList+0xa8>)
 800d686:	60fb      	str	r3, [r7, #12]
 800d688:	e002      	b.n	800d690 <prvInsertBlockIntoFreeList+0x14>
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	681b      	ldr	r3, [r3, #0]
 800d68e:	60fb      	str	r3, [r7, #12]
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	681b      	ldr	r3, [r3, #0]
 800d694:	687a      	ldr	r2, [r7, #4]
 800d696:	429a      	cmp	r2, r3
 800d698:	d8f7      	bhi.n	800d68a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d69a:	68fb      	ldr	r3, [r7, #12]
 800d69c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d69e:	68fb      	ldr	r3, [r7, #12]
 800d6a0:	685b      	ldr	r3, [r3, #4]
 800d6a2:	68ba      	ldr	r2, [r7, #8]
 800d6a4:	4413      	add	r3, r2
 800d6a6:	687a      	ldr	r2, [r7, #4]
 800d6a8:	429a      	cmp	r2, r3
 800d6aa:	d108      	bne.n	800d6be <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d6ac:	68fb      	ldr	r3, [r7, #12]
 800d6ae:	685a      	ldr	r2, [r3, #4]
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	685b      	ldr	r3, [r3, #4]
 800d6b4:	441a      	add	r2, r3
 800d6b6:	68fb      	ldr	r3, [r7, #12]
 800d6b8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d6ba:	68fb      	ldr	r3, [r7, #12]
 800d6bc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	685b      	ldr	r3, [r3, #4]
 800d6c6:	68ba      	ldr	r2, [r7, #8]
 800d6c8:	441a      	add	r2, r3
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	681b      	ldr	r3, [r3, #0]
 800d6ce:	429a      	cmp	r2, r3
 800d6d0:	d118      	bne.n	800d704 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d6d2:	68fb      	ldr	r3, [r7, #12]
 800d6d4:	681a      	ldr	r2, [r3, #0]
 800d6d6:	4b14      	ldr	r3, [pc, #80]	; (800d728 <prvInsertBlockIntoFreeList+0xac>)
 800d6d8:	681b      	ldr	r3, [r3, #0]
 800d6da:	429a      	cmp	r2, r3
 800d6dc:	d00d      	beq.n	800d6fa <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	685a      	ldr	r2, [r3, #4]
 800d6e2:	68fb      	ldr	r3, [r7, #12]
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	685b      	ldr	r3, [r3, #4]
 800d6e8:	441a      	add	r2, r3
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d6ee:	68fb      	ldr	r3, [r7, #12]
 800d6f0:	681b      	ldr	r3, [r3, #0]
 800d6f2:	681a      	ldr	r2, [r3, #0]
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	601a      	str	r2, [r3, #0]
 800d6f8:	e008      	b.n	800d70c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d6fa:	4b0b      	ldr	r3, [pc, #44]	; (800d728 <prvInsertBlockIntoFreeList+0xac>)
 800d6fc:	681a      	ldr	r2, [r3, #0]
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	601a      	str	r2, [r3, #0]
 800d702:	e003      	b.n	800d70c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d704:	68fb      	ldr	r3, [r7, #12]
 800d706:	681a      	ldr	r2, [r3, #0]
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d70c:	68fa      	ldr	r2, [r7, #12]
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	429a      	cmp	r2, r3
 800d712:	d002      	beq.n	800d71a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d714:	68fb      	ldr	r3, [r7, #12]
 800d716:	687a      	ldr	r2, [r7, #4]
 800d718:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d71a:	bf00      	nop
 800d71c:	3714      	adds	r7, #20
 800d71e:	46bd      	mov	sp, r7
 800d720:	bc80      	pop	{r7}
 800d722:	4770      	bx	lr
 800d724:	2000301c 	.word	0x2000301c
 800d728:	20003024 	.word	0x20003024

0800d72c <atoi>:
 800d72c:	220a      	movs	r2, #10
 800d72e:	2100      	movs	r1, #0
 800d730:	f000 b9ec 	b.w	800db0c <strtol>

0800d734 <__errno>:
 800d734:	4b01      	ldr	r3, [pc, #4]	; (800d73c <__errno+0x8>)
 800d736:	6818      	ldr	r0, [r3, #0]
 800d738:	4770      	bx	lr
 800d73a:	bf00      	nop
 800d73c:	20000048 	.word	0x20000048

0800d740 <__libc_init_array>:
 800d740:	b570      	push	{r4, r5, r6, lr}
 800d742:	2600      	movs	r6, #0
 800d744:	4d0c      	ldr	r5, [pc, #48]	; (800d778 <__libc_init_array+0x38>)
 800d746:	4c0d      	ldr	r4, [pc, #52]	; (800d77c <__libc_init_array+0x3c>)
 800d748:	1b64      	subs	r4, r4, r5
 800d74a:	10a4      	asrs	r4, r4, #2
 800d74c:	42a6      	cmp	r6, r4
 800d74e:	d109      	bne.n	800d764 <__libc_init_array+0x24>
 800d750:	f000 fd8c 	bl	800e26c <_init>
 800d754:	2600      	movs	r6, #0
 800d756:	4d0a      	ldr	r5, [pc, #40]	; (800d780 <__libc_init_array+0x40>)
 800d758:	4c0a      	ldr	r4, [pc, #40]	; (800d784 <__libc_init_array+0x44>)
 800d75a:	1b64      	subs	r4, r4, r5
 800d75c:	10a4      	asrs	r4, r4, #2
 800d75e:	42a6      	cmp	r6, r4
 800d760:	d105      	bne.n	800d76e <__libc_init_array+0x2e>
 800d762:	bd70      	pop	{r4, r5, r6, pc}
 800d764:	f855 3b04 	ldr.w	r3, [r5], #4
 800d768:	4798      	blx	r3
 800d76a:	3601      	adds	r6, #1
 800d76c:	e7ee      	b.n	800d74c <__libc_init_array+0xc>
 800d76e:	f855 3b04 	ldr.w	r3, [r5], #4
 800d772:	4798      	blx	r3
 800d774:	3601      	adds	r6, #1
 800d776:	e7f2      	b.n	800d75e <__libc_init_array+0x1e>
 800d778:	0800e95c 	.word	0x0800e95c
 800d77c:	0800e95c 	.word	0x0800e95c
 800d780:	0800e95c 	.word	0x0800e95c
 800d784:	0800e960 	.word	0x0800e960

0800d788 <__retarget_lock_acquire_recursive>:
 800d788:	4770      	bx	lr

0800d78a <__retarget_lock_release_recursive>:
 800d78a:	4770      	bx	lr

0800d78c <memcpy>:
 800d78c:	440a      	add	r2, r1
 800d78e:	4291      	cmp	r1, r2
 800d790:	f100 33ff 	add.w	r3, r0, #4294967295
 800d794:	d100      	bne.n	800d798 <memcpy+0xc>
 800d796:	4770      	bx	lr
 800d798:	b510      	push	{r4, lr}
 800d79a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d79e:	4291      	cmp	r1, r2
 800d7a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d7a4:	d1f9      	bne.n	800d79a <memcpy+0xe>
 800d7a6:	bd10      	pop	{r4, pc}

0800d7a8 <memset>:
 800d7a8:	4603      	mov	r3, r0
 800d7aa:	4402      	add	r2, r0
 800d7ac:	4293      	cmp	r3, r2
 800d7ae:	d100      	bne.n	800d7b2 <memset+0xa>
 800d7b0:	4770      	bx	lr
 800d7b2:	f803 1b01 	strb.w	r1, [r3], #1
 800d7b6:	e7f9      	b.n	800d7ac <memset+0x4>

0800d7b8 <sbrk_aligned>:
 800d7b8:	b570      	push	{r4, r5, r6, lr}
 800d7ba:	4e0e      	ldr	r6, [pc, #56]	; (800d7f4 <sbrk_aligned+0x3c>)
 800d7bc:	460c      	mov	r4, r1
 800d7be:	6831      	ldr	r1, [r6, #0]
 800d7c0:	4605      	mov	r5, r0
 800d7c2:	b911      	cbnz	r1, 800d7ca <sbrk_aligned+0x12>
 800d7c4:	f000 f8f6 	bl	800d9b4 <_sbrk_r>
 800d7c8:	6030      	str	r0, [r6, #0]
 800d7ca:	4621      	mov	r1, r4
 800d7cc:	4628      	mov	r0, r5
 800d7ce:	f000 f8f1 	bl	800d9b4 <_sbrk_r>
 800d7d2:	1c43      	adds	r3, r0, #1
 800d7d4:	d00a      	beq.n	800d7ec <sbrk_aligned+0x34>
 800d7d6:	1cc4      	adds	r4, r0, #3
 800d7d8:	f024 0403 	bic.w	r4, r4, #3
 800d7dc:	42a0      	cmp	r0, r4
 800d7de:	d007      	beq.n	800d7f0 <sbrk_aligned+0x38>
 800d7e0:	1a21      	subs	r1, r4, r0
 800d7e2:	4628      	mov	r0, r5
 800d7e4:	f000 f8e6 	bl	800d9b4 <_sbrk_r>
 800d7e8:	3001      	adds	r0, #1
 800d7ea:	d101      	bne.n	800d7f0 <sbrk_aligned+0x38>
 800d7ec:	f04f 34ff 	mov.w	r4, #4294967295
 800d7f0:	4620      	mov	r0, r4
 800d7f2:	bd70      	pop	{r4, r5, r6, pc}
 800d7f4:	2000303c 	.word	0x2000303c

0800d7f8 <_malloc_r>:
 800d7f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7fc:	1ccd      	adds	r5, r1, #3
 800d7fe:	f025 0503 	bic.w	r5, r5, #3
 800d802:	3508      	adds	r5, #8
 800d804:	2d0c      	cmp	r5, #12
 800d806:	bf38      	it	cc
 800d808:	250c      	movcc	r5, #12
 800d80a:	2d00      	cmp	r5, #0
 800d80c:	4607      	mov	r7, r0
 800d80e:	db01      	blt.n	800d814 <_malloc_r+0x1c>
 800d810:	42a9      	cmp	r1, r5
 800d812:	d905      	bls.n	800d820 <_malloc_r+0x28>
 800d814:	230c      	movs	r3, #12
 800d816:	2600      	movs	r6, #0
 800d818:	603b      	str	r3, [r7, #0]
 800d81a:	4630      	mov	r0, r6
 800d81c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d820:	4e2e      	ldr	r6, [pc, #184]	; (800d8dc <_malloc_r+0xe4>)
 800d822:	f000 f97d 	bl	800db20 <__malloc_lock>
 800d826:	6833      	ldr	r3, [r6, #0]
 800d828:	461c      	mov	r4, r3
 800d82a:	bb34      	cbnz	r4, 800d87a <_malloc_r+0x82>
 800d82c:	4629      	mov	r1, r5
 800d82e:	4638      	mov	r0, r7
 800d830:	f7ff ffc2 	bl	800d7b8 <sbrk_aligned>
 800d834:	1c43      	adds	r3, r0, #1
 800d836:	4604      	mov	r4, r0
 800d838:	d14d      	bne.n	800d8d6 <_malloc_r+0xde>
 800d83a:	6834      	ldr	r4, [r6, #0]
 800d83c:	4626      	mov	r6, r4
 800d83e:	2e00      	cmp	r6, #0
 800d840:	d140      	bne.n	800d8c4 <_malloc_r+0xcc>
 800d842:	6823      	ldr	r3, [r4, #0]
 800d844:	4631      	mov	r1, r6
 800d846:	4638      	mov	r0, r7
 800d848:	eb04 0803 	add.w	r8, r4, r3
 800d84c:	f000 f8b2 	bl	800d9b4 <_sbrk_r>
 800d850:	4580      	cmp	r8, r0
 800d852:	d13a      	bne.n	800d8ca <_malloc_r+0xd2>
 800d854:	6821      	ldr	r1, [r4, #0]
 800d856:	3503      	adds	r5, #3
 800d858:	1a6d      	subs	r5, r5, r1
 800d85a:	f025 0503 	bic.w	r5, r5, #3
 800d85e:	3508      	adds	r5, #8
 800d860:	2d0c      	cmp	r5, #12
 800d862:	bf38      	it	cc
 800d864:	250c      	movcc	r5, #12
 800d866:	4638      	mov	r0, r7
 800d868:	4629      	mov	r1, r5
 800d86a:	f7ff ffa5 	bl	800d7b8 <sbrk_aligned>
 800d86e:	3001      	adds	r0, #1
 800d870:	d02b      	beq.n	800d8ca <_malloc_r+0xd2>
 800d872:	6823      	ldr	r3, [r4, #0]
 800d874:	442b      	add	r3, r5
 800d876:	6023      	str	r3, [r4, #0]
 800d878:	e00e      	b.n	800d898 <_malloc_r+0xa0>
 800d87a:	6822      	ldr	r2, [r4, #0]
 800d87c:	1b52      	subs	r2, r2, r5
 800d87e:	d41e      	bmi.n	800d8be <_malloc_r+0xc6>
 800d880:	2a0b      	cmp	r2, #11
 800d882:	d916      	bls.n	800d8b2 <_malloc_r+0xba>
 800d884:	1961      	adds	r1, r4, r5
 800d886:	42a3      	cmp	r3, r4
 800d888:	6025      	str	r5, [r4, #0]
 800d88a:	bf18      	it	ne
 800d88c:	6059      	strne	r1, [r3, #4]
 800d88e:	6863      	ldr	r3, [r4, #4]
 800d890:	bf08      	it	eq
 800d892:	6031      	streq	r1, [r6, #0]
 800d894:	5162      	str	r2, [r4, r5]
 800d896:	604b      	str	r3, [r1, #4]
 800d898:	4638      	mov	r0, r7
 800d89a:	f104 060b 	add.w	r6, r4, #11
 800d89e:	f000 f945 	bl	800db2c <__malloc_unlock>
 800d8a2:	f026 0607 	bic.w	r6, r6, #7
 800d8a6:	1d23      	adds	r3, r4, #4
 800d8a8:	1af2      	subs	r2, r6, r3
 800d8aa:	d0b6      	beq.n	800d81a <_malloc_r+0x22>
 800d8ac:	1b9b      	subs	r3, r3, r6
 800d8ae:	50a3      	str	r3, [r4, r2]
 800d8b0:	e7b3      	b.n	800d81a <_malloc_r+0x22>
 800d8b2:	6862      	ldr	r2, [r4, #4]
 800d8b4:	42a3      	cmp	r3, r4
 800d8b6:	bf0c      	ite	eq
 800d8b8:	6032      	streq	r2, [r6, #0]
 800d8ba:	605a      	strne	r2, [r3, #4]
 800d8bc:	e7ec      	b.n	800d898 <_malloc_r+0xa0>
 800d8be:	4623      	mov	r3, r4
 800d8c0:	6864      	ldr	r4, [r4, #4]
 800d8c2:	e7b2      	b.n	800d82a <_malloc_r+0x32>
 800d8c4:	4634      	mov	r4, r6
 800d8c6:	6876      	ldr	r6, [r6, #4]
 800d8c8:	e7b9      	b.n	800d83e <_malloc_r+0x46>
 800d8ca:	230c      	movs	r3, #12
 800d8cc:	4638      	mov	r0, r7
 800d8ce:	603b      	str	r3, [r7, #0]
 800d8d0:	f000 f92c 	bl	800db2c <__malloc_unlock>
 800d8d4:	e7a1      	b.n	800d81a <_malloc_r+0x22>
 800d8d6:	6025      	str	r5, [r4, #0]
 800d8d8:	e7de      	b.n	800d898 <_malloc_r+0xa0>
 800d8da:	bf00      	nop
 800d8dc:	20003038 	.word	0x20003038

0800d8e0 <cleanup_glue>:
 800d8e0:	b538      	push	{r3, r4, r5, lr}
 800d8e2:	460c      	mov	r4, r1
 800d8e4:	6809      	ldr	r1, [r1, #0]
 800d8e6:	4605      	mov	r5, r0
 800d8e8:	b109      	cbz	r1, 800d8ee <cleanup_glue+0xe>
 800d8ea:	f7ff fff9 	bl	800d8e0 <cleanup_glue>
 800d8ee:	4621      	mov	r1, r4
 800d8f0:	4628      	mov	r0, r5
 800d8f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d8f6:	f000 b91f 	b.w	800db38 <_free_r>
	...

0800d8fc <_reclaim_reent>:
 800d8fc:	4b2c      	ldr	r3, [pc, #176]	; (800d9b0 <_reclaim_reent+0xb4>)
 800d8fe:	b570      	push	{r4, r5, r6, lr}
 800d900:	681b      	ldr	r3, [r3, #0]
 800d902:	4604      	mov	r4, r0
 800d904:	4283      	cmp	r3, r0
 800d906:	d051      	beq.n	800d9ac <_reclaim_reent+0xb0>
 800d908:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800d90a:	b143      	cbz	r3, 800d91e <_reclaim_reent+0x22>
 800d90c:	68db      	ldr	r3, [r3, #12]
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d14a      	bne.n	800d9a8 <_reclaim_reent+0xac>
 800d912:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d914:	6819      	ldr	r1, [r3, #0]
 800d916:	b111      	cbz	r1, 800d91e <_reclaim_reent+0x22>
 800d918:	4620      	mov	r0, r4
 800d91a:	f000 f90d 	bl	800db38 <_free_r>
 800d91e:	6961      	ldr	r1, [r4, #20]
 800d920:	b111      	cbz	r1, 800d928 <_reclaim_reent+0x2c>
 800d922:	4620      	mov	r0, r4
 800d924:	f000 f908 	bl	800db38 <_free_r>
 800d928:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800d92a:	b111      	cbz	r1, 800d932 <_reclaim_reent+0x36>
 800d92c:	4620      	mov	r0, r4
 800d92e:	f000 f903 	bl	800db38 <_free_r>
 800d932:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800d934:	b111      	cbz	r1, 800d93c <_reclaim_reent+0x40>
 800d936:	4620      	mov	r0, r4
 800d938:	f000 f8fe 	bl	800db38 <_free_r>
 800d93c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800d93e:	b111      	cbz	r1, 800d946 <_reclaim_reent+0x4a>
 800d940:	4620      	mov	r0, r4
 800d942:	f000 f8f9 	bl	800db38 <_free_r>
 800d946:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800d948:	b111      	cbz	r1, 800d950 <_reclaim_reent+0x54>
 800d94a:	4620      	mov	r0, r4
 800d94c:	f000 f8f4 	bl	800db38 <_free_r>
 800d950:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800d952:	b111      	cbz	r1, 800d95a <_reclaim_reent+0x5e>
 800d954:	4620      	mov	r0, r4
 800d956:	f000 f8ef 	bl	800db38 <_free_r>
 800d95a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800d95c:	b111      	cbz	r1, 800d964 <_reclaim_reent+0x68>
 800d95e:	4620      	mov	r0, r4
 800d960:	f000 f8ea 	bl	800db38 <_free_r>
 800d964:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d966:	b111      	cbz	r1, 800d96e <_reclaim_reent+0x72>
 800d968:	4620      	mov	r0, r4
 800d96a:	f000 f8e5 	bl	800db38 <_free_r>
 800d96e:	69a3      	ldr	r3, [r4, #24]
 800d970:	b1e3      	cbz	r3, 800d9ac <_reclaim_reent+0xb0>
 800d972:	4620      	mov	r0, r4
 800d974:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800d976:	4798      	blx	r3
 800d978:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800d97a:	b1b9      	cbz	r1, 800d9ac <_reclaim_reent+0xb0>
 800d97c:	4620      	mov	r0, r4
 800d97e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d982:	f7ff bfad 	b.w	800d8e0 <cleanup_glue>
 800d986:	5949      	ldr	r1, [r1, r5]
 800d988:	b941      	cbnz	r1, 800d99c <_reclaim_reent+0xa0>
 800d98a:	3504      	adds	r5, #4
 800d98c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d98e:	2d80      	cmp	r5, #128	; 0x80
 800d990:	68d9      	ldr	r1, [r3, #12]
 800d992:	d1f8      	bne.n	800d986 <_reclaim_reent+0x8a>
 800d994:	4620      	mov	r0, r4
 800d996:	f000 f8cf 	bl	800db38 <_free_r>
 800d99a:	e7ba      	b.n	800d912 <_reclaim_reent+0x16>
 800d99c:	680e      	ldr	r6, [r1, #0]
 800d99e:	4620      	mov	r0, r4
 800d9a0:	f000 f8ca 	bl	800db38 <_free_r>
 800d9a4:	4631      	mov	r1, r6
 800d9a6:	e7ef      	b.n	800d988 <_reclaim_reent+0x8c>
 800d9a8:	2500      	movs	r5, #0
 800d9aa:	e7ef      	b.n	800d98c <_reclaim_reent+0x90>
 800d9ac:	bd70      	pop	{r4, r5, r6, pc}
 800d9ae:	bf00      	nop
 800d9b0:	20000048 	.word	0x20000048

0800d9b4 <_sbrk_r>:
 800d9b4:	b538      	push	{r3, r4, r5, lr}
 800d9b6:	2300      	movs	r3, #0
 800d9b8:	4d05      	ldr	r5, [pc, #20]	; (800d9d0 <_sbrk_r+0x1c>)
 800d9ba:	4604      	mov	r4, r0
 800d9bc:	4608      	mov	r0, r1
 800d9be:	602b      	str	r3, [r5, #0]
 800d9c0:	f7f5 f97e 	bl	8002cc0 <_sbrk>
 800d9c4:	1c43      	adds	r3, r0, #1
 800d9c6:	d102      	bne.n	800d9ce <_sbrk_r+0x1a>
 800d9c8:	682b      	ldr	r3, [r5, #0]
 800d9ca:	b103      	cbz	r3, 800d9ce <_sbrk_r+0x1a>
 800d9cc:	6023      	str	r3, [r4, #0]
 800d9ce:	bd38      	pop	{r3, r4, r5, pc}
 800d9d0:	20003040 	.word	0x20003040

0800d9d4 <siprintf>:
 800d9d4:	b40e      	push	{r1, r2, r3}
 800d9d6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d9da:	b500      	push	{lr}
 800d9dc:	b09c      	sub	sp, #112	; 0x70
 800d9de:	ab1d      	add	r3, sp, #116	; 0x74
 800d9e0:	9002      	str	r0, [sp, #8]
 800d9e2:	9006      	str	r0, [sp, #24]
 800d9e4:	9107      	str	r1, [sp, #28]
 800d9e6:	9104      	str	r1, [sp, #16]
 800d9e8:	4808      	ldr	r0, [pc, #32]	; (800da0c <siprintf+0x38>)
 800d9ea:	4909      	ldr	r1, [pc, #36]	; (800da10 <siprintf+0x3c>)
 800d9ec:	f853 2b04 	ldr.w	r2, [r3], #4
 800d9f0:	9105      	str	r1, [sp, #20]
 800d9f2:	6800      	ldr	r0, [r0, #0]
 800d9f4:	a902      	add	r1, sp, #8
 800d9f6:	9301      	str	r3, [sp, #4]
 800d9f8:	f000 f942 	bl	800dc80 <_svfiprintf_r>
 800d9fc:	2200      	movs	r2, #0
 800d9fe:	9b02      	ldr	r3, [sp, #8]
 800da00:	701a      	strb	r2, [r3, #0]
 800da02:	b01c      	add	sp, #112	; 0x70
 800da04:	f85d eb04 	ldr.w	lr, [sp], #4
 800da08:	b003      	add	sp, #12
 800da0a:	4770      	bx	lr
 800da0c:	20000048 	.word	0x20000048
 800da10:	ffff0208 	.word	0xffff0208

0800da14 <_strtol_l.constprop.0>:
 800da14:	2b01      	cmp	r3, #1
 800da16:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800da1a:	4680      	mov	r8, r0
 800da1c:	d001      	beq.n	800da22 <_strtol_l.constprop.0+0xe>
 800da1e:	2b24      	cmp	r3, #36	; 0x24
 800da20:	d906      	bls.n	800da30 <_strtol_l.constprop.0+0x1c>
 800da22:	f7ff fe87 	bl	800d734 <__errno>
 800da26:	2316      	movs	r3, #22
 800da28:	6003      	str	r3, [r0, #0]
 800da2a:	2000      	movs	r0, #0
 800da2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800da30:	460d      	mov	r5, r1
 800da32:	4f35      	ldr	r7, [pc, #212]	; (800db08 <_strtol_l.constprop.0+0xf4>)
 800da34:	4628      	mov	r0, r5
 800da36:	f815 4b01 	ldrb.w	r4, [r5], #1
 800da3a:	5de6      	ldrb	r6, [r4, r7]
 800da3c:	f016 0608 	ands.w	r6, r6, #8
 800da40:	d1f8      	bne.n	800da34 <_strtol_l.constprop.0+0x20>
 800da42:	2c2d      	cmp	r4, #45	; 0x2d
 800da44:	d12f      	bne.n	800daa6 <_strtol_l.constprop.0+0x92>
 800da46:	2601      	movs	r6, #1
 800da48:	782c      	ldrb	r4, [r5, #0]
 800da4a:	1c85      	adds	r5, r0, #2
 800da4c:	2b00      	cmp	r3, #0
 800da4e:	d057      	beq.n	800db00 <_strtol_l.constprop.0+0xec>
 800da50:	2b10      	cmp	r3, #16
 800da52:	d109      	bne.n	800da68 <_strtol_l.constprop.0+0x54>
 800da54:	2c30      	cmp	r4, #48	; 0x30
 800da56:	d107      	bne.n	800da68 <_strtol_l.constprop.0+0x54>
 800da58:	7828      	ldrb	r0, [r5, #0]
 800da5a:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800da5e:	2858      	cmp	r0, #88	; 0x58
 800da60:	d149      	bne.n	800daf6 <_strtol_l.constprop.0+0xe2>
 800da62:	2310      	movs	r3, #16
 800da64:	786c      	ldrb	r4, [r5, #1]
 800da66:	3502      	adds	r5, #2
 800da68:	2700      	movs	r7, #0
 800da6a:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 800da6e:	f10e 3eff 	add.w	lr, lr, #4294967295
 800da72:	fbbe f9f3 	udiv	r9, lr, r3
 800da76:	4638      	mov	r0, r7
 800da78:	fb03 ea19 	mls	sl, r3, r9, lr
 800da7c:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800da80:	f1bc 0f09 	cmp.w	ip, #9
 800da84:	d814      	bhi.n	800dab0 <_strtol_l.constprop.0+0x9c>
 800da86:	4664      	mov	r4, ip
 800da88:	42a3      	cmp	r3, r4
 800da8a:	dd22      	ble.n	800dad2 <_strtol_l.constprop.0+0xbe>
 800da8c:	2f00      	cmp	r7, #0
 800da8e:	db1d      	blt.n	800dacc <_strtol_l.constprop.0+0xb8>
 800da90:	4581      	cmp	r9, r0
 800da92:	d31b      	bcc.n	800dacc <_strtol_l.constprop.0+0xb8>
 800da94:	d101      	bne.n	800da9a <_strtol_l.constprop.0+0x86>
 800da96:	45a2      	cmp	sl, r4
 800da98:	db18      	blt.n	800dacc <_strtol_l.constprop.0+0xb8>
 800da9a:	2701      	movs	r7, #1
 800da9c:	fb00 4003 	mla	r0, r0, r3, r4
 800daa0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800daa4:	e7ea      	b.n	800da7c <_strtol_l.constprop.0+0x68>
 800daa6:	2c2b      	cmp	r4, #43	; 0x2b
 800daa8:	bf04      	itt	eq
 800daaa:	782c      	ldrbeq	r4, [r5, #0]
 800daac:	1c85      	addeq	r5, r0, #2
 800daae:	e7cd      	b.n	800da4c <_strtol_l.constprop.0+0x38>
 800dab0:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800dab4:	f1bc 0f19 	cmp.w	ip, #25
 800dab8:	d801      	bhi.n	800dabe <_strtol_l.constprop.0+0xaa>
 800daba:	3c37      	subs	r4, #55	; 0x37
 800dabc:	e7e4      	b.n	800da88 <_strtol_l.constprop.0+0x74>
 800dabe:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800dac2:	f1bc 0f19 	cmp.w	ip, #25
 800dac6:	d804      	bhi.n	800dad2 <_strtol_l.constprop.0+0xbe>
 800dac8:	3c57      	subs	r4, #87	; 0x57
 800daca:	e7dd      	b.n	800da88 <_strtol_l.constprop.0+0x74>
 800dacc:	f04f 37ff 	mov.w	r7, #4294967295
 800dad0:	e7e6      	b.n	800daa0 <_strtol_l.constprop.0+0x8c>
 800dad2:	2f00      	cmp	r7, #0
 800dad4:	da07      	bge.n	800dae6 <_strtol_l.constprop.0+0xd2>
 800dad6:	2322      	movs	r3, #34	; 0x22
 800dad8:	4670      	mov	r0, lr
 800dada:	f8c8 3000 	str.w	r3, [r8]
 800dade:	2a00      	cmp	r2, #0
 800dae0:	d0a4      	beq.n	800da2c <_strtol_l.constprop.0+0x18>
 800dae2:	1e69      	subs	r1, r5, #1
 800dae4:	e005      	b.n	800daf2 <_strtol_l.constprop.0+0xde>
 800dae6:	b106      	cbz	r6, 800daea <_strtol_l.constprop.0+0xd6>
 800dae8:	4240      	negs	r0, r0
 800daea:	2a00      	cmp	r2, #0
 800daec:	d09e      	beq.n	800da2c <_strtol_l.constprop.0+0x18>
 800daee:	2f00      	cmp	r7, #0
 800daf0:	d1f7      	bne.n	800dae2 <_strtol_l.constprop.0+0xce>
 800daf2:	6011      	str	r1, [r2, #0]
 800daf4:	e79a      	b.n	800da2c <_strtol_l.constprop.0+0x18>
 800daf6:	2430      	movs	r4, #48	; 0x30
 800daf8:	2b00      	cmp	r3, #0
 800dafa:	d1b5      	bne.n	800da68 <_strtol_l.constprop.0+0x54>
 800dafc:	2308      	movs	r3, #8
 800dafe:	e7b3      	b.n	800da68 <_strtol_l.constprop.0+0x54>
 800db00:	2c30      	cmp	r4, #48	; 0x30
 800db02:	d0a9      	beq.n	800da58 <_strtol_l.constprop.0+0x44>
 800db04:	230a      	movs	r3, #10
 800db06:	e7af      	b.n	800da68 <_strtol_l.constprop.0+0x54>
 800db08:	0800e829 	.word	0x0800e829

0800db0c <strtol>:
 800db0c:	4613      	mov	r3, r2
 800db0e:	460a      	mov	r2, r1
 800db10:	4601      	mov	r1, r0
 800db12:	4802      	ldr	r0, [pc, #8]	; (800db1c <strtol+0x10>)
 800db14:	6800      	ldr	r0, [r0, #0]
 800db16:	f7ff bf7d 	b.w	800da14 <_strtol_l.constprop.0>
 800db1a:	bf00      	nop
 800db1c:	20000048 	.word	0x20000048

0800db20 <__malloc_lock>:
 800db20:	4801      	ldr	r0, [pc, #4]	; (800db28 <__malloc_lock+0x8>)
 800db22:	f7ff be31 	b.w	800d788 <__retarget_lock_acquire_recursive>
 800db26:	bf00      	nop
 800db28:	20003034 	.word	0x20003034

0800db2c <__malloc_unlock>:
 800db2c:	4801      	ldr	r0, [pc, #4]	; (800db34 <__malloc_unlock+0x8>)
 800db2e:	f7ff be2c 	b.w	800d78a <__retarget_lock_release_recursive>
 800db32:	bf00      	nop
 800db34:	20003034 	.word	0x20003034

0800db38 <_free_r>:
 800db38:	b538      	push	{r3, r4, r5, lr}
 800db3a:	4605      	mov	r5, r0
 800db3c:	2900      	cmp	r1, #0
 800db3e:	d040      	beq.n	800dbc2 <_free_r+0x8a>
 800db40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800db44:	1f0c      	subs	r4, r1, #4
 800db46:	2b00      	cmp	r3, #0
 800db48:	bfb8      	it	lt
 800db4a:	18e4      	addlt	r4, r4, r3
 800db4c:	f7ff ffe8 	bl	800db20 <__malloc_lock>
 800db50:	4a1c      	ldr	r2, [pc, #112]	; (800dbc4 <_free_r+0x8c>)
 800db52:	6813      	ldr	r3, [r2, #0]
 800db54:	b933      	cbnz	r3, 800db64 <_free_r+0x2c>
 800db56:	6063      	str	r3, [r4, #4]
 800db58:	6014      	str	r4, [r2, #0]
 800db5a:	4628      	mov	r0, r5
 800db5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800db60:	f7ff bfe4 	b.w	800db2c <__malloc_unlock>
 800db64:	42a3      	cmp	r3, r4
 800db66:	d908      	bls.n	800db7a <_free_r+0x42>
 800db68:	6820      	ldr	r0, [r4, #0]
 800db6a:	1821      	adds	r1, r4, r0
 800db6c:	428b      	cmp	r3, r1
 800db6e:	bf01      	itttt	eq
 800db70:	6819      	ldreq	r1, [r3, #0]
 800db72:	685b      	ldreq	r3, [r3, #4]
 800db74:	1809      	addeq	r1, r1, r0
 800db76:	6021      	streq	r1, [r4, #0]
 800db78:	e7ed      	b.n	800db56 <_free_r+0x1e>
 800db7a:	461a      	mov	r2, r3
 800db7c:	685b      	ldr	r3, [r3, #4]
 800db7e:	b10b      	cbz	r3, 800db84 <_free_r+0x4c>
 800db80:	42a3      	cmp	r3, r4
 800db82:	d9fa      	bls.n	800db7a <_free_r+0x42>
 800db84:	6811      	ldr	r1, [r2, #0]
 800db86:	1850      	adds	r0, r2, r1
 800db88:	42a0      	cmp	r0, r4
 800db8a:	d10b      	bne.n	800dba4 <_free_r+0x6c>
 800db8c:	6820      	ldr	r0, [r4, #0]
 800db8e:	4401      	add	r1, r0
 800db90:	1850      	adds	r0, r2, r1
 800db92:	4283      	cmp	r3, r0
 800db94:	6011      	str	r1, [r2, #0]
 800db96:	d1e0      	bne.n	800db5a <_free_r+0x22>
 800db98:	6818      	ldr	r0, [r3, #0]
 800db9a:	685b      	ldr	r3, [r3, #4]
 800db9c:	4401      	add	r1, r0
 800db9e:	6011      	str	r1, [r2, #0]
 800dba0:	6053      	str	r3, [r2, #4]
 800dba2:	e7da      	b.n	800db5a <_free_r+0x22>
 800dba4:	d902      	bls.n	800dbac <_free_r+0x74>
 800dba6:	230c      	movs	r3, #12
 800dba8:	602b      	str	r3, [r5, #0]
 800dbaa:	e7d6      	b.n	800db5a <_free_r+0x22>
 800dbac:	6820      	ldr	r0, [r4, #0]
 800dbae:	1821      	adds	r1, r4, r0
 800dbb0:	428b      	cmp	r3, r1
 800dbb2:	bf01      	itttt	eq
 800dbb4:	6819      	ldreq	r1, [r3, #0]
 800dbb6:	685b      	ldreq	r3, [r3, #4]
 800dbb8:	1809      	addeq	r1, r1, r0
 800dbba:	6021      	streq	r1, [r4, #0]
 800dbbc:	6063      	str	r3, [r4, #4]
 800dbbe:	6054      	str	r4, [r2, #4]
 800dbc0:	e7cb      	b.n	800db5a <_free_r+0x22>
 800dbc2:	bd38      	pop	{r3, r4, r5, pc}
 800dbc4:	20003038 	.word	0x20003038

0800dbc8 <__ssputs_r>:
 800dbc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dbcc:	688e      	ldr	r6, [r1, #8]
 800dbce:	4682      	mov	sl, r0
 800dbd0:	429e      	cmp	r6, r3
 800dbd2:	460c      	mov	r4, r1
 800dbd4:	4690      	mov	r8, r2
 800dbd6:	461f      	mov	r7, r3
 800dbd8:	d838      	bhi.n	800dc4c <__ssputs_r+0x84>
 800dbda:	898a      	ldrh	r2, [r1, #12]
 800dbdc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800dbe0:	d032      	beq.n	800dc48 <__ssputs_r+0x80>
 800dbe2:	6825      	ldr	r5, [r4, #0]
 800dbe4:	6909      	ldr	r1, [r1, #16]
 800dbe6:	3301      	adds	r3, #1
 800dbe8:	eba5 0901 	sub.w	r9, r5, r1
 800dbec:	6965      	ldr	r5, [r4, #20]
 800dbee:	444b      	add	r3, r9
 800dbf0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dbf4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800dbf8:	106d      	asrs	r5, r5, #1
 800dbfa:	429d      	cmp	r5, r3
 800dbfc:	bf38      	it	cc
 800dbfe:	461d      	movcc	r5, r3
 800dc00:	0553      	lsls	r3, r2, #21
 800dc02:	d531      	bpl.n	800dc68 <__ssputs_r+0xa0>
 800dc04:	4629      	mov	r1, r5
 800dc06:	f7ff fdf7 	bl	800d7f8 <_malloc_r>
 800dc0a:	4606      	mov	r6, r0
 800dc0c:	b950      	cbnz	r0, 800dc24 <__ssputs_r+0x5c>
 800dc0e:	230c      	movs	r3, #12
 800dc10:	f04f 30ff 	mov.w	r0, #4294967295
 800dc14:	f8ca 3000 	str.w	r3, [sl]
 800dc18:	89a3      	ldrh	r3, [r4, #12]
 800dc1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dc1e:	81a3      	strh	r3, [r4, #12]
 800dc20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc24:	464a      	mov	r2, r9
 800dc26:	6921      	ldr	r1, [r4, #16]
 800dc28:	f7ff fdb0 	bl	800d78c <memcpy>
 800dc2c:	89a3      	ldrh	r3, [r4, #12]
 800dc2e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800dc32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dc36:	81a3      	strh	r3, [r4, #12]
 800dc38:	6126      	str	r6, [r4, #16]
 800dc3a:	444e      	add	r6, r9
 800dc3c:	6026      	str	r6, [r4, #0]
 800dc3e:	463e      	mov	r6, r7
 800dc40:	6165      	str	r5, [r4, #20]
 800dc42:	eba5 0509 	sub.w	r5, r5, r9
 800dc46:	60a5      	str	r5, [r4, #8]
 800dc48:	42be      	cmp	r6, r7
 800dc4a:	d900      	bls.n	800dc4e <__ssputs_r+0x86>
 800dc4c:	463e      	mov	r6, r7
 800dc4e:	4632      	mov	r2, r6
 800dc50:	4641      	mov	r1, r8
 800dc52:	6820      	ldr	r0, [r4, #0]
 800dc54:	f000 fab8 	bl	800e1c8 <memmove>
 800dc58:	68a3      	ldr	r3, [r4, #8]
 800dc5a:	2000      	movs	r0, #0
 800dc5c:	1b9b      	subs	r3, r3, r6
 800dc5e:	60a3      	str	r3, [r4, #8]
 800dc60:	6823      	ldr	r3, [r4, #0]
 800dc62:	4433      	add	r3, r6
 800dc64:	6023      	str	r3, [r4, #0]
 800dc66:	e7db      	b.n	800dc20 <__ssputs_r+0x58>
 800dc68:	462a      	mov	r2, r5
 800dc6a:	f000 fac7 	bl	800e1fc <_realloc_r>
 800dc6e:	4606      	mov	r6, r0
 800dc70:	2800      	cmp	r0, #0
 800dc72:	d1e1      	bne.n	800dc38 <__ssputs_r+0x70>
 800dc74:	4650      	mov	r0, sl
 800dc76:	6921      	ldr	r1, [r4, #16]
 800dc78:	f7ff ff5e 	bl	800db38 <_free_r>
 800dc7c:	e7c7      	b.n	800dc0e <__ssputs_r+0x46>
	...

0800dc80 <_svfiprintf_r>:
 800dc80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc84:	4698      	mov	r8, r3
 800dc86:	898b      	ldrh	r3, [r1, #12]
 800dc88:	4607      	mov	r7, r0
 800dc8a:	061b      	lsls	r3, r3, #24
 800dc8c:	460d      	mov	r5, r1
 800dc8e:	4614      	mov	r4, r2
 800dc90:	b09d      	sub	sp, #116	; 0x74
 800dc92:	d50e      	bpl.n	800dcb2 <_svfiprintf_r+0x32>
 800dc94:	690b      	ldr	r3, [r1, #16]
 800dc96:	b963      	cbnz	r3, 800dcb2 <_svfiprintf_r+0x32>
 800dc98:	2140      	movs	r1, #64	; 0x40
 800dc9a:	f7ff fdad 	bl	800d7f8 <_malloc_r>
 800dc9e:	6028      	str	r0, [r5, #0]
 800dca0:	6128      	str	r0, [r5, #16]
 800dca2:	b920      	cbnz	r0, 800dcae <_svfiprintf_r+0x2e>
 800dca4:	230c      	movs	r3, #12
 800dca6:	603b      	str	r3, [r7, #0]
 800dca8:	f04f 30ff 	mov.w	r0, #4294967295
 800dcac:	e0d1      	b.n	800de52 <_svfiprintf_r+0x1d2>
 800dcae:	2340      	movs	r3, #64	; 0x40
 800dcb0:	616b      	str	r3, [r5, #20]
 800dcb2:	2300      	movs	r3, #0
 800dcb4:	9309      	str	r3, [sp, #36]	; 0x24
 800dcb6:	2320      	movs	r3, #32
 800dcb8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dcbc:	2330      	movs	r3, #48	; 0x30
 800dcbe:	f04f 0901 	mov.w	r9, #1
 800dcc2:	f8cd 800c 	str.w	r8, [sp, #12]
 800dcc6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800de6c <_svfiprintf_r+0x1ec>
 800dcca:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dcce:	4623      	mov	r3, r4
 800dcd0:	469a      	mov	sl, r3
 800dcd2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dcd6:	b10a      	cbz	r2, 800dcdc <_svfiprintf_r+0x5c>
 800dcd8:	2a25      	cmp	r2, #37	; 0x25
 800dcda:	d1f9      	bne.n	800dcd0 <_svfiprintf_r+0x50>
 800dcdc:	ebba 0b04 	subs.w	fp, sl, r4
 800dce0:	d00b      	beq.n	800dcfa <_svfiprintf_r+0x7a>
 800dce2:	465b      	mov	r3, fp
 800dce4:	4622      	mov	r2, r4
 800dce6:	4629      	mov	r1, r5
 800dce8:	4638      	mov	r0, r7
 800dcea:	f7ff ff6d 	bl	800dbc8 <__ssputs_r>
 800dcee:	3001      	adds	r0, #1
 800dcf0:	f000 80aa 	beq.w	800de48 <_svfiprintf_r+0x1c8>
 800dcf4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dcf6:	445a      	add	r2, fp
 800dcf8:	9209      	str	r2, [sp, #36]	; 0x24
 800dcfa:	f89a 3000 	ldrb.w	r3, [sl]
 800dcfe:	2b00      	cmp	r3, #0
 800dd00:	f000 80a2 	beq.w	800de48 <_svfiprintf_r+0x1c8>
 800dd04:	2300      	movs	r3, #0
 800dd06:	f04f 32ff 	mov.w	r2, #4294967295
 800dd0a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dd0e:	f10a 0a01 	add.w	sl, sl, #1
 800dd12:	9304      	str	r3, [sp, #16]
 800dd14:	9307      	str	r3, [sp, #28]
 800dd16:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800dd1a:	931a      	str	r3, [sp, #104]	; 0x68
 800dd1c:	4654      	mov	r4, sl
 800dd1e:	2205      	movs	r2, #5
 800dd20:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dd24:	4851      	ldr	r0, [pc, #324]	; (800de6c <_svfiprintf_r+0x1ec>)
 800dd26:	f000 fa41 	bl	800e1ac <memchr>
 800dd2a:	9a04      	ldr	r2, [sp, #16]
 800dd2c:	b9d8      	cbnz	r0, 800dd66 <_svfiprintf_r+0xe6>
 800dd2e:	06d0      	lsls	r0, r2, #27
 800dd30:	bf44      	itt	mi
 800dd32:	2320      	movmi	r3, #32
 800dd34:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dd38:	0711      	lsls	r1, r2, #28
 800dd3a:	bf44      	itt	mi
 800dd3c:	232b      	movmi	r3, #43	; 0x2b
 800dd3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dd42:	f89a 3000 	ldrb.w	r3, [sl]
 800dd46:	2b2a      	cmp	r3, #42	; 0x2a
 800dd48:	d015      	beq.n	800dd76 <_svfiprintf_r+0xf6>
 800dd4a:	4654      	mov	r4, sl
 800dd4c:	2000      	movs	r0, #0
 800dd4e:	f04f 0c0a 	mov.w	ip, #10
 800dd52:	9a07      	ldr	r2, [sp, #28]
 800dd54:	4621      	mov	r1, r4
 800dd56:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dd5a:	3b30      	subs	r3, #48	; 0x30
 800dd5c:	2b09      	cmp	r3, #9
 800dd5e:	d94e      	bls.n	800ddfe <_svfiprintf_r+0x17e>
 800dd60:	b1b0      	cbz	r0, 800dd90 <_svfiprintf_r+0x110>
 800dd62:	9207      	str	r2, [sp, #28]
 800dd64:	e014      	b.n	800dd90 <_svfiprintf_r+0x110>
 800dd66:	eba0 0308 	sub.w	r3, r0, r8
 800dd6a:	fa09 f303 	lsl.w	r3, r9, r3
 800dd6e:	4313      	orrs	r3, r2
 800dd70:	46a2      	mov	sl, r4
 800dd72:	9304      	str	r3, [sp, #16]
 800dd74:	e7d2      	b.n	800dd1c <_svfiprintf_r+0x9c>
 800dd76:	9b03      	ldr	r3, [sp, #12]
 800dd78:	1d19      	adds	r1, r3, #4
 800dd7a:	681b      	ldr	r3, [r3, #0]
 800dd7c:	9103      	str	r1, [sp, #12]
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	bfbb      	ittet	lt
 800dd82:	425b      	neglt	r3, r3
 800dd84:	f042 0202 	orrlt.w	r2, r2, #2
 800dd88:	9307      	strge	r3, [sp, #28]
 800dd8a:	9307      	strlt	r3, [sp, #28]
 800dd8c:	bfb8      	it	lt
 800dd8e:	9204      	strlt	r2, [sp, #16]
 800dd90:	7823      	ldrb	r3, [r4, #0]
 800dd92:	2b2e      	cmp	r3, #46	; 0x2e
 800dd94:	d10c      	bne.n	800ddb0 <_svfiprintf_r+0x130>
 800dd96:	7863      	ldrb	r3, [r4, #1]
 800dd98:	2b2a      	cmp	r3, #42	; 0x2a
 800dd9a:	d135      	bne.n	800de08 <_svfiprintf_r+0x188>
 800dd9c:	9b03      	ldr	r3, [sp, #12]
 800dd9e:	3402      	adds	r4, #2
 800dda0:	1d1a      	adds	r2, r3, #4
 800dda2:	681b      	ldr	r3, [r3, #0]
 800dda4:	9203      	str	r2, [sp, #12]
 800dda6:	2b00      	cmp	r3, #0
 800dda8:	bfb8      	it	lt
 800ddaa:	f04f 33ff 	movlt.w	r3, #4294967295
 800ddae:	9305      	str	r3, [sp, #20]
 800ddb0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800de70 <_svfiprintf_r+0x1f0>
 800ddb4:	2203      	movs	r2, #3
 800ddb6:	4650      	mov	r0, sl
 800ddb8:	7821      	ldrb	r1, [r4, #0]
 800ddba:	f000 f9f7 	bl	800e1ac <memchr>
 800ddbe:	b140      	cbz	r0, 800ddd2 <_svfiprintf_r+0x152>
 800ddc0:	2340      	movs	r3, #64	; 0x40
 800ddc2:	eba0 000a 	sub.w	r0, r0, sl
 800ddc6:	fa03 f000 	lsl.w	r0, r3, r0
 800ddca:	9b04      	ldr	r3, [sp, #16]
 800ddcc:	3401      	adds	r4, #1
 800ddce:	4303      	orrs	r3, r0
 800ddd0:	9304      	str	r3, [sp, #16]
 800ddd2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ddd6:	2206      	movs	r2, #6
 800ddd8:	4826      	ldr	r0, [pc, #152]	; (800de74 <_svfiprintf_r+0x1f4>)
 800ddda:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ddde:	f000 f9e5 	bl	800e1ac <memchr>
 800dde2:	2800      	cmp	r0, #0
 800dde4:	d038      	beq.n	800de58 <_svfiprintf_r+0x1d8>
 800dde6:	4b24      	ldr	r3, [pc, #144]	; (800de78 <_svfiprintf_r+0x1f8>)
 800dde8:	bb1b      	cbnz	r3, 800de32 <_svfiprintf_r+0x1b2>
 800ddea:	9b03      	ldr	r3, [sp, #12]
 800ddec:	3307      	adds	r3, #7
 800ddee:	f023 0307 	bic.w	r3, r3, #7
 800ddf2:	3308      	adds	r3, #8
 800ddf4:	9303      	str	r3, [sp, #12]
 800ddf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ddf8:	4433      	add	r3, r6
 800ddfa:	9309      	str	r3, [sp, #36]	; 0x24
 800ddfc:	e767      	b.n	800dcce <_svfiprintf_r+0x4e>
 800ddfe:	460c      	mov	r4, r1
 800de00:	2001      	movs	r0, #1
 800de02:	fb0c 3202 	mla	r2, ip, r2, r3
 800de06:	e7a5      	b.n	800dd54 <_svfiprintf_r+0xd4>
 800de08:	2300      	movs	r3, #0
 800de0a:	f04f 0c0a 	mov.w	ip, #10
 800de0e:	4619      	mov	r1, r3
 800de10:	3401      	adds	r4, #1
 800de12:	9305      	str	r3, [sp, #20]
 800de14:	4620      	mov	r0, r4
 800de16:	f810 2b01 	ldrb.w	r2, [r0], #1
 800de1a:	3a30      	subs	r2, #48	; 0x30
 800de1c:	2a09      	cmp	r2, #9
 800de1e:	d903      	bls.n	800de28 <_svfiprintf_r+0x1a8>
 800de20:	2b00      	cmp	r3, #0
 800de22:	d0c5      	beq.n	800ddb0 <_svfiprintf_r+0x130>
 800de24:	9105      	str	r1, [sp, #20]
 800de26:	e7c3      	b.n	800ddb0 <_svfiprintf_r+0x130>
 800de28:	4604      	mov	r4, r0
 800de2a:	2301      	movs	r3, #1
 800de2c:	fb0c 2101 	mla	r1, ip, r1, r2
 800de30:	e7f0      	b.n	800de14 <_svfiprintf_r+0x194>
 800de32:	ab03      	add	r3, sp, #12
 800de34:	9300      	str	r3, [sp, #0]
 800de36:	462a      	mov	r2, r5
 800de38:	4638      	mov	r0, r7
 800de3a:	4b10      	ldr	r3, [pc, #64]	; (800de7c <_svfiprintf_r+0x1fc>)
 800de3c:	a904      	add	r1, sp, #16
 800de3e:	f3af 8000 	nop.w
 800de42:	1c42      	adds	r2, r0, #1
 800de44:	4606      	mov	r6, r0
 800de46:	d1d6      	bne.n	800ddf6 <_svfiprintf_r+0x176>
 800de48:	89ab      	ldrh	r3, [r5, #12]
 800de4a:	065b      	lsls	r3, r3, #25
 800de4c:	f53f af2c 	bmi.w	800dca8 <_svfiprintf_r+0x28>
 800de50:	9809      	ldr	r0, [sp, #36]	; 0x24
 800de52:	b01d      	add	sp, #116	; 0x74
 800de54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de58:	ab03      	add	r3, sp, #12
 800de5a:	9300      	str	r3, [sp, #0]
 800de5c:	462a      	mov	r2, r5
 800de5e:	4638      	mov	r0, r7
 800de60:	4b06      	ldr	r3, [pc, #24]	; (800de7c <_svfiprintf_r+0x1fc>)
 800de62:	a904      	add	r1, sp, #16
 800de64:	f000 f87c 	bl	800df60 <_printf_i>
 800de68:	e7eb      	b.n	800de42 <_svfiprintf_r+0x1c2>
 800de6a:	bf00      	nop
 800de6c:	0800e929 	.word	0x0800e929
 800de70:	0800e92f 	.word	0x0800e92f
 800de74:	0800e933 	.word	0x0800e933
 800de78:	00000000 	.word	0x00000000
 800de7c:	0800dbc9 	.word	0x0800dbc9

0800de80 <_printf_common>:
 800de80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800de84:	4616      	mov	r6, r2
 800de86:	4699      	mov	r9, r3
 800de88:	688a      	ldr	r2, [r1, #8]
 800de8a:	690b      	ldr	r3, [r1, #16]
 800de8c:	4607      	mov	r7, r0
 800de8e:	4293      	cmp	r3, r2
 800de90:	bfb8      	it	lt
 800de92:	4613      	movlt	r3, r2
 800de94:	6033      	str	r3, [r6, #0]
 800de96:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800de9a:	460c      	mov	r4, r1
 800de9c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800dea0:	b10a      	cbz	r2, 800dea6 <_printf_common+0x26>
 800dea2:	3301      	adds	r3, #1
 800dea4:	6033      	str	r3, [r6, #0]
 800dea6:	6823      	ldr	r3, [r4, #0]
 800dea8:	0699      	lsls	r1, r3, #26
 800deaa:	bf42      	ittt	mi
 800deac:	6833      	ldrmi	r3, [r6, #0]
 800deae:	3302      	addmi	r3, #2
 800deb0:	6033      	strmi	r3, [r6, #0]
 800deb2:	6825      	ldr	r5, [r4, #0]
 800deb4:	f015 0506 	ands.w	r5, r5, #6
 800deb8:	d106      	bne.n	800dec8 <_printf_common+0x48>
 800deba:	f104 0a19 	add.w	sl, r4, #25
 800debe:	68e3      	ldr	r3, [r4, #12]
 800dec0:	6832      	ldr	r2, [r6, #0]
 800dec2:	1a9b      	subs	r3, r3, r2
 800dec4:	42ab      	cmp	r3, r5
 800dec6:	dc28      	bgt.n	800df1a <_printf_common+0x9a>
 800dec8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800decc:	1e13      	subs	r3, r2, #0
 800dece:	6822      	ldr	r2, [r4, #0]
 800ded0:	bf18      	it	ne
 800ded2:	2301      	movne	r3, #1
 800ded4:	0692      	lsls	r2, r2, #26
 800ded6:	d42d      	bmi.n	800df34 <_printf_common+0xb4>
 800ded8:	4649      	mov	r1, r9
 800deda:	4638      	mov	r0, r7
 800dedc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800dee0:	47c0      	blx	r8
 800dee2:	3001      	adds	r0, #1
 800dee4:	d020      	beq.n	800df28 <_printf_common+0xa8>
 800dee6:	6823      	ldr	r3, [r4, #0]
 800dee8:	68e5      	ldr	r5, [r4, #12]
 800deea:	f003 0306 	and.w	r3, r3, #6
 800deee:	2b04      	cmp	r3, #4
 800def0:	bf18      	it	ne
 800def2:	2500      	movne	r5, #0
 800def4:	6832      	ldr	r2, [r6, #0]
 800def6:	f04f 0600 	mov.w	r6, #0
 800defa:	68a3      	ldr	r3, [r4, #8]
 800defc:	bf08      	it	eq
 800defe:	1aad      	subeq	r5, r5, r2
 800df00:	6922      	ldr	r2, [r4, #16]
 800df02:	bf08      	it	eq
 800df04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800df08:	4293      	cmp	r3, r2
 800df0a:	bfc4      	itt	gt
 800df0c:	1a9b      	subgt	r3, r3, r2
 800df0e:	18ed      	addgt	r5, r5, r3
 800df10:	341a      	adds	r4, #26
 800df12:	42b5      	cmp	r5, r6
 800df14:	d11a      	bne.n	800df4c <_printf_common+0xcc>
 800df16:	2000      	movs	r0, #0
 800df18:	e008      	b.n	800df2c <_printf_common+0xac>
 800df1a:	2301      	movs	r3, #1
 800df1c:	4652      	mov	r2, sl
 800df1e:	4649      	mov	r1, r9
 800df20:	4638      	mov	r0, r7
 800df22:	47c0      	blx	r8
 800df24:	3001      	adds	r0, #1
 800df26:	d103      	bne.n	800df30 <_printf_common+0xb0>
 800df28:	f04f 30ff 	mov.w	r0, #4294967295
 800df2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800df30:	3501      	adds	r5, #1
 800df32:	e7c4      	b.n	800debe <_printf_common+0x3e>
 800df34:	2030      	movs	r0, #48	; 0x30
 800df36:	18e1      	adds	r1, r4, r3
 800df38:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800df3c:	1c5a      	adds	r2, r3, #1
 800df3e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800df42:	4422      	add	r2, r4
 800df44:	3302      	adds	r3, #2
 800df46:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800df4a:	e7c5      	b.n	800ded8 <_printf_common+0x58>
 800df4c:	2301      	movs	r3, #1
 800df4e:	4622      	mov	r2, r4
 800df50:	4649      	mov	r1, r9
 800df52:	4638      	mov	r0, r7
 800df54:	47c0      	blx	r8
 800df56:	3001      	adds	r0, #1
 800df58:	d0e6      	beq.n	800df28 <_printf_common+0xa8>
 800df5a:	3601      	adds	r6, #1
 800df5c:	e7d9      	b.n	800df12 <_printf_common+0x92>
	...

0800df60 <_printf_i>:
 800df60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800df64:	7e0f      	ldrb	r7, [r1, #24]
 800df66:	4691      	mov	r9, r2
 800df68:	2f78      	cmp	r7, #120	; 0x78
 800df6a:	4680      	mov	r8, r0
 800df6c:	460c      	mov	r4, r1
 800df6e:	469a      	mov	sl, r3
 800df70:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800df72:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800df76:	d807      	bhi.n	800df88 <_printf_i+0x28>
 800df78:	2f62      	cmp	r7, #98	; 0x62
 800df7a:	d80a      	bhi.n	800df92 <_printf_i+0x32>
 800df7c:	2f00      	cmp	r7, #0
 800df7e:	f000 80d9 	beq.w	800e134 <_printf_i+0x1d4>
 800df82:	2f58      	cmp	r7, #88	; 0x58
 800df84:	f000 80a4 	beq.w	800e0d0 <_printf_i+0x170>
 800df88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800df8c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800df90:	e03a      	b.n	800e008 <_printf_i+0xa8>
 800df92:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800df96:	2b15      	cmp	r3, #21
 800df98:	d8f6      	bhi.n	800df88 <_printf_i+0x28>
 800df9a:	a101      	add	r1, pc, #4	; (adr r1, 800dfa0 <_printf_i+0x40>)
 800df9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800dfa0:	0800dff9 	.word	0x0800dff9
 800dfa4:	0800e00d 	.word	0x0800e00d
 800dfa8:	0800df89 	.word	0x0800df89
 800dfac:	0800df89 	.word	0x0800df89
 800dfb0:	0800df89 	.word	0x0800df89
 800dfb4:	0800df89 	.word	0x0800df89
 800dfb8:	0800e00d 	.word	0x0800e00d
 800dfbc:	0800df89 	.word	0x0800df89
 800dfc0:	0800df89 	.word	0x0800df89
 800dfc4:	0800df89 	.word	0x0800df89
 800dfc8:	0800df89 	.word	0x0800df89
 800dfcc:	0800e11b 	.word	0x0800e11b
 800dfd0:	0800e03d 	.word	0x0800e03d
 800dfd4:	0800e0fd 	.word	0x0800e0fd
 800dfd8:	0800df89 	.word	0x0800df89
 800dfdc:	0800df89 	.word	0x0800df89
 800dfe0:	0800e13d 	.word	0x0800e13d
 800dfe4:	0800df89 	.word	0x0800df89
 800dfe8:	0800e03d 	.word	0x0800e03d
 800dfec:	0800df89 	.word	0x0800df89
 800dff0:	0800df89 	.word	0x0800df89
 800dff4:	0800e105 	.word	0x0800e105
 800dff8:	682b      	ldr	r3, [r5, #0]
 800dffa:	1d1a      	adds	r2, r3, #4
 800dffc:	681b      	ldr	r3, [r3, #0]
 800dffe:	602a      	str	r2, [r5, #0]
 800e000:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e004:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e008:	2301      	movs	r3, #1
 800e00a:	e0a4      	b.n	800e156 <_printf_i+0x1f6>
 800e00c:	6820      	ldr	r0, [r4, #0]
 800e00e:	6829      	ldr	r1, [r5, #0]
 800e010:	0606      	lsls	r6, r0, #24
 800e012:	f101 0304 	add.w	r3, r1, #4
 800e016:	d50a      	bpl.n	800e02e <_printf_i+0xce>
 800e018:	680e      	ldr	r6, [r1, #0]
 800e01a:	602b      	str	r3, [r5, #0]
 800e01c:	2e00      	cmp	r6, #0
 800e01e:	da03      	bge.n	800e028 <_printf_i+0xc8>
 800e020:	232d      	movs	r3, #45	; 0x2d
 800e022:	4276      	negs	r6, r6
 800e024:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e028:	230a      	movs	r3, #10
 800e02a:	485e      	ldr	r0, [pc, #376]	; (800e1a4 <_printf_i+0x244>)
 800e02c:	e019      	b.n	800e062 <_printf_i+0x102>
 800e02e:	680e      	ldr	r6, [r1, #0]
 800e030:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e034:	602b      	str	r3, [r5, #0]
 800e036:	bf18      	it	ne
 800e038:	b236      	sxthne	r6, r6
 800e03a:	e7ef      	b.n	800e01c <_printf_i+0xbc>
 800e03c:	682b      	ldr	r3, [r5, #0]
 800e03e:	6820      	ldr	r0, [r4, #0]
 800e040:	1d19      	adds	r1, r3, #4
 800e042:	6029      	str	r1, [r5, #0]
 800e044:	0601      	lsls	r1, r0, #24
 800e046:	d501      	bpl.n	800e04c <_printf_i+0xec>
 800e048:	681e      	ldr	r6, [r3, #0]
 800e04a:	e002      	b.n	800e052 <_printf_i+0xf2>
 800e04c:	0646      	lsls	r6, r0, #25
 800e04e:	d5fb      	bpl.n	800e048 <_printf_i+0xe8>
 800e050:	881e      	ldrh	r6, [r3, #0]
 800e052:	2f6f      	cmp	r7, #111	; 0x6f
 800e054:	bf0c      	ite	eq
 800e056:	2308      	moveq	r3, #8
 800e058:	230a      	movne	r3, #10
 800e05a:	4852      	ldr	r0, [pc, #328]	; (800e1a4 <_printf_i+0x244>)
 800e05c:	2100      	movs	r1, #0
 800e05e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e062:	6865      	ldr	r5, [r4, #4]
 800e064:	2d00      	cmp	r5, #0
 800e066:	bfa8      	it	ge
 800e068:	6821      	ldrge	r1, [r4, #0]
 800e06a:	60a5      	str	r5, [r4, #8]
 800e06c:	bfa4      	itt	ge
 800e06e:	f021 0104 	bicge.w	r1, r1, #4
 800e072:	6021      	strge	r1, [r4, #0]
 800e074:	b90e      	cbnz	r6, 800e07a <_printf_i+0x11a>
 800e076:	2d00      	cmp	r5, #0
 800e078:	d04d      	beq.n	800e116 <_printf_i+0x1b6>
 800e07a:	4615      	mov	r5, r2
 800e07c:	fbb6 f1f3 	udiv	r1, r6, r3
 800e080:	fb03 6711 	mls	r7, r3, r1, r6
 800e084:	5dc7      	ldrb	r7, [r0, r7]
 800e086:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800e08a:	4637      	mov	r7, r6
 800e08c:	42bb      	cmp	r3, r7
 800e08e:	460e      	mov	r6, r1
 800e090:	d9f4      	bls.n	800e07c <_printf_i+0x11c>
 800e092:	2b08      	cmp	r3, #8
 800e094:	d10b      	bne.n	800e0ae <_printf_i+0x14e>
 800e096:	6823      	ldr	r3, [r4, #0]
 800e098:	07de      	lsls	r6, r3, #31
 800e09a:	d508      	bpl.n	800e0ae <_printf_i+0x14e>
 800e09c:	6923      	ldr	r3, [r4, #16]
 800e09e:	6861      	ldr	r1, [r4, #4]
 800e0a0:	4299      	cmp	r1, r3
 800e0a2:	bfde      	ittt	le
 800e0a4:	2330      	movle	r3, #48	; 0x30
 800e0a6:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e0aa:	f105 35ff 	addle.w	r5, r5, #4294967295
 800e0ae:	1b52      	subs	r2, r2, r5
 800e0b0:	6122      	str	r2, [r4, #16]
 800e0b2:	464b      	mov	r3, r9
 800e0b4:	4621      	mov	r1, r4
 800e0b6:	4640      	mov	r0, r8
 800e0b8:	f8cd a000 	str.w	sl, [sp]
 800e0bc:	aa03      	add	r2, sp, #12
 800e0be:	f7ff fedf 	bl	800de80 <_printf_common>
 800e0c2:	3001      	adds	r0, #1
 800e0c4:	d14c      	bne.n	800e160 <_printf_i+0x200>
 800e0c6:	f04f 30ff 	mov.w	r0, #4294967295
 800e0ca:	b004      	add	sp, #16
 800e0cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e0d0:	4834      	ldr	r0, [pc, #208]	; (800e1a4 <_printf_i+0x244>)
 800e0d2:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800e0d6:	6829      	ldr	r1, [r5, #0]
 800e0d8:	6823      	ldr	r3, [r4, #0]
 800e0da:	f851 6b04 	ldr.w	r6, [r1], #4
 800e0de:	6029      	str	r1, [r5, #0]
 800e0e0:	061d      	lsls	r5, r3, #24
 800e0e2:	d514      	bpl.n	800e10e <_printf_i+0x1ae>
 800e0e4:	07df      	lsls	r7, r3, #31
 800e0e6:	bf44      	itt	mi
 800e0e8:	f043 0320 	orrmi.w	r3, r3, #32
 800e0ec:	6023      	strmi	r3, [r4, #0]
 800e0ee:	b91e      	cbnz	r6, 800e0f8 <_printf_i+0x198>
 800e0f0:	6823      	ldr	r3, [r4, #0]
 800e0f2:	f023 0320 	bic.w	r3, r3, #32
 800e0f6:	6023      	str	r3, [r4, #0]
 800e0f8:	2310      	movs	r3, #16
 800e0fa:	e7af      	b.n	800e05c <_printf_i+0xfc>
 800e0fc:	6823      	ldr	r3, [r4, #0]
 800e0fe:	f043 0320 	orr.w	r3, r3, #32
 800e102:	6023      	str	r3, [r4, #0]
 800e104:	2378      	movs	r3, #120	; 0x78
 800e106:	4828      	ldr	r0, [pc, #160]	; (800e1a8 <_printf_i+0x248>)
 800e108:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e10c:	e7e3      	b.n	800e0d6 <_printf_i+0x176>
 800e10e:	0659      	lsls	r1, r3, #25
 800e110:	bf48      	it	mi
 800e112:	b2b6      	uxthmi	r6, r6
 800e114:	e7e6      	b.n	800e0e4 <_printf_i+0x184>
 800e116:	4615      	mov	r5, r2
 800e118:	e7bb      	b.n	800e092 <_printf_i+0x132>
 800e11a:	682b      	ldr	r3, [r5, #0]
 800e11c:	6826      	ldr	r6, [r4, #0]
 800e11e:	1d18      	adds	r0, r3, #4
 800e120:	6961      	ldr	r1, [r4, #20]
 800e122:	6028      	str	r0, [r5, #0]
 800e124:	0635      	lsls	r5, r6, #24
 800e126:	681b      	ldr	r3, [r3, #0]
 800e128:	d501      	bpl.n	800e12e <_printf_i+0x1ce>
 800e12a:	6019      	str	r1, [r3, #0]
 800e12c:	e002      	b.n	800e134 <_printf_i+0x1d4>
 800e12e:	0670      	lsls	r0, r6, #25
 800e130:	d5fb      	bpl.n	800e12a <_printf_i+0x1ca>
 800e132:	8019      	strh	r1, [r3, #0]
 800e134:	2300      	movs	r3, #0
 800e136:	4615      	mov	r5, r2
 800e138:	6123      	str	r3, [r4, #16]
 800e13a:	e7ba      	b.n	800e0b2 <_printf_i+0x152>
 800e13c:	682b      	ldr	r3, [r5, #0]
 800e13e:	2100      	movs	r1, #0
 800e140:	1d1a      	adds	r2, r3, #4
 800e142:	602a      	str	r2, [r5, #0]
 800e144:	681d      	ldr	r5, [r3, #0]
 800e146:	6862      	ldr	r2, [r4, #4]
 800e148:	4628      	mov	r0, r5
 800e14a:	f000 f82f 	bl	800e1ac <memchr>
 800e14e:	b108      	cbz	r0, 800e154 <_printf_i+0x1f4>
 800e150:	1b40      	subs	r0, r0, r5
 800e152:	6060      	str	r0, [r4, #4]
 800e154:	6863      	ldr	r3, [r4, #4]
 800e156:	6123      	str	r3, [r4, #16]
 800e158:	2300      	movs	r3, #0
 800e15a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e15e:	e7a8      	b.n	800e0b2 <_printf_i+0x152>
 800e160:	462a      	mov	r2, r5
 800e162:	4649      	mov	r1, r9
 800e164:	4640      	mov	r0, r8
 800e166:	6923      	ldr	r3, [r4, #16]
 800e168:	47d0      	blx	sl
 800e16a:	3001      	adds	r0, #1
 800e16c:	d0ab      	beq.n	800e0c6 <_printf_i+0x166>
 800e16e:	6823      	ldr	r3, [r4, #0]
 800e170:	079b      	lsls	r3, r3, #30
 800e172:	d413      	bmi.n	800e19c <_printf_i+0x23c>
 800e174:	68e0      	ldr	r0, [r4, #12]
 800e176:	9b03      	ldr	r3, [sp, #12]
 800e178:	4298      	cmp	r0, r3
 800e17a:	bfb8      	it	lt
 800e17c:	4618      	movlt	r0, r3
 800e17e:	e7a4      	b.n	800e0ca <_printf_i+0x16a>
 800e180:	2301      	movs	r3, #1
 800e182:	4632      	mov	r2, r6
 800e184:	4649      	mov	r1, r9
 800e186:	4640      	mov	r0, r8
 800e188:	47d0      	blx	sl
 800e18a:	3001      	adds	r0, #1
 800e18c:	d09b      	beq.n	800e0c6 <_printf_i+0x166>
 800e18e:	3501      	adds	r5, #1
 800e190:	68e3      	ldr	r3, [r4, #12]
 800e192:	9903      	ldr	r1, [sp, #12]
 800e194:	1a5b      	subs	r3, r3, r1
 800e196:	42ab      	cmp	r3, r5
 800e198:	dcf2      	bgt.n	800e180 <_printf_i+0x220>
 800e19a:	e7eb      	b.n	800e174 <_printf_i+0x214>
 800e19c:	2500      	movs	r5, #0
 800e19e:	f104 0619 	add.w	r6, r4, #25
 800e1a2:	e7f5      	b.n	800e190 <_printf_i+0x230>
 800e1a4:	0800e93a 	.word	0x0800e93a
 800e1a8:	0800e94b 	.word	0x0800e94b

0800e1ac <memchr>:
 800e1ac:	4603      	mov	r3, r0
 800e1ae:	b510      	push	{r4, lr}
 800e1b0:	b2c9      	uxtb	r1, r1
 800e1b2:	4402      	add	r2, r0
 800e1b4:	4293      	cmp	r3, r2
 800e1b6:	4618      	mov	r0, r3
 800e1b8:	d101      	bne.n	800e1be <memchr+0x12>
 800e1ba:	2000      	movs	r0, #0
 800e1bc:	e003      	b.n	800e1c6 <memchr+0x1a>
 800e1be:	7804      	ldrb	r4, [r0, #0]
 800e1c0:	3301      	adds	r3, #1
 800e1c2:	428c      	cmp	r4, r1
 800e1c4:	d1f6      	bne.n	800e1b4 <memchr+0x8>
 800e1c6:	bd10      	pop	{r4, pc}

0800e1c8 <memmove>:
 800e1c8:	4288      	cmp	r0, r1
 800e1ca:	b510      	push	{r4, lr}
 800e1cc:	eb01 0402 	add.w	r4, r1, r2
 800e1d0:	d902      	bls.n	800e1d8 <memmove+0x10>
 800e1d2:	4284      	cmp	r4, r0
 800e1d4:	4623      	mov	r3, r4
 800e1d6:	d807      	bhi.n	800e1e8 <memmove+0x20>
 800e1d8:	1e43      	subs	r3, r0, #1
 800e1da:	42a1      	cmp	r1, r4
 800e1dc:	d008      	beq.n	800e1f0 <memmove+0x28>
 800e1de:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e1e2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e1e6:	e7f8      	b.n	800e1da <memmove+0x12>
 800e1e8:	4601      	mov	r1, r0
 800e1ea:	4402      	add	r2, r0
 800e1ec:	428a      	cmp	r2, r1
 800e1ee:	d100      	bne.n	800e1f2 <memmove+0x2a>
 800e1f0:	bd10      	pop	{r4, pc}
 800e1f2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e1f6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e1fa:	e7f7      	b.n	800e1ec <memmove+0x24>

0800e1fc <_realloc_r>:
 800e1fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e200:	4680      	mov	r8, r0
 800e202:	4614      	mov	r4, r2
 800e204:	460e      	mov	r6, r1
 800e206:	b921      	cbnz	r1, 800e212 <_realloc_r+0x16>
 800e208:	4611      	mov	r1, r2
 800e20a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e20e:	f7ff baf3 	b.w	800d7f8 <_malloc_r>
 800e212:	b92a      	cbnz	r2, 800e220 <_realloc_r+0x24>
 800e214:	f7ff fc90 	bl	800db38 <_free_r>
 800e218:	4625      	mov	r5, r4
 800e21a:	4628      	mov	r0, r5
 800e21c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e220:	f000 f81b 	bl	800e25a <_malloc_usable_size_r>
 800e224:	4284      	cmp	r4, r0
 800e226:	4607      	mov	r7, r0
 800e228:	d802      	bhi.n	800e230 <_realloc_r+0x34>
 800e22a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e22e:	d812      	bhi.n	800e256 <_realloc_r+0x5a>
 800e230:	4621      	mov	r1, r4
 800e232:	4640      	mov	r0, r8
 800e234:	f7ff fae0 	bl	800d7f8 <_malloc_r>
 800e238:	4605      	mov	r5, r0
 800e23a:	2800      	cmp	r0, #0
 800e23c:	d0ed      	beq.n	800e21a <_realloc_r+0x1e>
 800e23e:	42bc      	cmp	r4, r7
 800e240:	4622      	mov	r2, r4
 800e242:	4631      	mov	r1, r6
 800e244:	bf28      	it	cs
 800e246:	463a      	movcs	r2, r7
 800e248:	f7ff faa0 	bl	800d78c <memcpy>
 800e24c:	4631      	mov	r1, r6
 800e24e:	4640      	mov	r0, r8
 800e250:	f7ff fc72 	bl	800db38 <_free_r>
 800e254:	e7e1      	b.n	800e21a <_realloc_r+0x1e>
 800e256:	4635      	mov	r5, r6
 800e258:	e7df      	b.n	800e21a <_realloc_r+0x1e>

0800e25a <_malloc_usable_size_r>:
 800e25a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e25e:	1f18      	subs	r0, r3, #4
 800e260:	2b00      	cmp	r3, #0
 800e262:	bfbc      	itt	lt
 800e264:	580b      	ldrlt	r3, [r1, r0]
 800e266:	18c0      	addlt	r0, r0, r3
 800e268:	4770      	bx	lr
	...

0800e26c <_init>:
 800e26c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e26e:	bf00      	nop
 800e270:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e272:	bc08      	pop	{r3}
 800e274:	469e      	mov	lr, r3
 800e276:	4770      	bx	lr

0800e278 <_fini>:
 800e278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e27a:	bf00      	nop
 800e27c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e27e:	bc08      	pop	{r3}
 800e280:	469e      	mov	lr, r3
 800e282:	4770      	bx	lr
