$date
	Sat Oct 22 23:36:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#106617
b1000 !
1"
#106618
b1000 &
b1000 %
1$
#106619
0"
#106622
b100 &
b100 %
#106626
b10 &
b10 %
#106630
b1 &
1#
b1 %
#106634
b0 &
b0 %
0#
0$
#1076803
b1010 !
1"
#1076806
b1010 &
b1010 %
1$
#1076807
0"
#1076810
b101 &
b101 %
#1076814
b10000 &
b10000 %
#1076818
b1000 &
b1000 %
#1076822
b100 &
b100 %
#1076826
b10 &
b10 %
#1076830
b1 &
1#
b1 %
#1076834
b0 &
b0 %
0#
0$
#2141139
b10011 !
1"
#2141142
b10011 &
b10011 %
1$
#2141143
0"
#2141146
b111010 &
b111010 %
#2141150
b11101 &
b11101 %
#2141154
b1011000 &
b1011000 %
#2141158
b101100 &
b101100 %
#2141162
b10110 &
b10110 %
#2141166
b1011 &
b1011 %
#2141170
b100010 &
b100010 %
#2141174
b10001 &
b10001 %
#2141178
b110100 &
b110100 %
#2141182
b11010 &
b11010 %
#2141186
b1101 &
b1101 %
#2141190
b101000 &
b101000 %
#2141194
b10100 &
b10100 %
#2141198
b1010 &
b1010 %
#2141202
b101 &
b101 %
#2141206
b10000 &
b10000 %
#2141210
b1000 &
b1000 %
#2141214
b100 &
b100 %
#2141218
b10 &
b10 %
#2141222
b1 &
1#
b1 %
#2141226
b0 &
b0 %
0#
0$
#4500012
