// Seed: 839908559
module module_0 (
    input tri id_0,
    output tri0 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wor id_5,
    input wor id_6,
    input supply0 id_7,
    output supply1 id_8,
    input supply0 id_9,
    input supply0 id_10,
    input wand id_11,
    input uwire id_12,
    output logic id_13,
    input supply0 id_14,
    input tri id_15
);
  final begin : LABEL_0
    id_13 <= -1;
  end
endmodule
module module_1 #(
    parameter id_26 = 32'd9
) (
    inout supply0 id_0,
    output uwire id_1,
    output logic id_2,
    input wor id_3,
    output supply0 id_4,
    input uwire id_5,
    output wand id_6,
    inout uwire id_7,
    output tri id_8,
    input wand id_9,
    input tri1 id_10,
    input wand id_11,
    output supply1 id_12,
    input tri1 id_13,
    output tri1 id_14,
    input wire id_15,
    input uwire id_16,
    input supply0 id_17,
    output uwire id_18,
    input supply0 id_19,
    input wire id_20,
    output tri1 id_21,
    input wor id_22,
    output tri1 id_23,
    input supply0 id_24,
    input wand id_25,
    input uwire _id_26,
    input tri0 id_27,
    input wor id_28,
    input wand id_29,
    output tri0 id_30,
    input supply1 id_31,
    input supply1 id_32,
    input supply1 id_33,
    input uwire id_34,
    output tri0 id_35,
    input tri0 id_36,
    output wire id_37,
    output tri0 id_38
    , id_43,
    output tri id_39,
    input tri id_40,
    output uwire id_41
);
  module_0 modCall_1 (
      id_40,
      id_23,
      id_17,
      id_22,
      id_9,
      id_7,
      id_25,
      id_33,
      id_35,
      id_27,
      id_3,
      id_10,
      id_5,
      id_2,
      id_7,
      id_40
  );
  assign modCall_1.id_10 = 0;
  wor [id_26 : ""] id_44 = {-1, -1'b0};
  always begin : LABEL_0
    id_2 = id_27;
  end
endmodule
