<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="file:///C:/lscc/radiant/1.0/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/1.0/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant (64-bit) 1.0.0.350.6

Sat Apr 27 16:45:39 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt midi_final_proj_2_impl_1.twr midi_final_proj_2_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock baud_sync/lscc_pll_inst/inputclk</A></LI>
<LI>        <A href=#Timing_rpt_Clk_2>2.2  Clock baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupConstraintSlackSummary>3.2.1  Setup Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_SetupCriticalEndpointSummary>3.2.2  Setup Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldConstraintSlackSummary>3.3.1  Hold Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_HoldCriticalEndpointSummary>3.3.2  Hold Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_1>4.1.1  Setup Path Details For Constraint: create_clock -name {baud_sync/lscc_pll_inst/inputclk} -period 20.8333333333333 [get_nets inputclk]</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_2>4.1.2  Setup Path Details For Constraint: create_generated_clock -name {baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 83 -divide_by 128 [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_1>4.2.1  Hold Path Details For Constraint: create_clock -name {baud_sync/lscc_pll_inst/inputclk} -period 20.8333333333333 [get_nets inputclk]</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_2>4.2.2  Hold Path Details For Constraint: create_generated_clock -name {baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 83 -divide_by 128 [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_clock -name {baud_sync/lscc_pll_inst/inputclk} -period 20.8333333333333 [get_nets inputclk]
create_generated_clock -name {baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 83 -divide_by 128 [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "baud_sync/lscc_pll_inst/inputclk"</big></U></B>

create_clock -name {baud_sync/lscc_pll_inst/inputclk} -period 20.8333333333333 [get_nets inputclk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
 Clock baud_sync/lscc_pll_inst/inputclk |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From baud_sync/lscc_pll_inst/inputclk  |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |          23.970 ns |         41.719 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
 Clock baud_sync/lscc_pll_inst/inputclk |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL                                                              
                                        |                     0.251 ns |           slack = -28.504 ns 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.2 Clock "baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL"</big></U></B>

create_generated_clock -name {baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 83 -divide_by 128 [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
--------------------------------------------------------------------------------------------------------------
Clock baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL|                    |       Period       |     Frequency      
--------------------------------------------------------------------------------------------------------------
 From baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL|             Target |          32.128 ns |         31.125 MHz 
                                               | Actual (all paths) |          19.244 ns |         51.964 MHz 
--------------------------------------------------------------------------------------------------------------

Clock Domain Crossing
-------------------------------------------------------------------------------------------------------------
Clock baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL|   Worst Time Between Edges   |           Comment            
-------------------------------------------------------------------------------------------------------------
 From baud_sync/lscc_pll_inst/inputclk         |                         ---- |                      No path 
-------------------------------------------------------------------------------------------------------------


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 98.5669%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 36 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 655.952 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

<A name="Timing_rpt_SetupConstraintSlackSummary"></A><B><U><big>3.2.1  Setup Constraint Slack Summary</big></U></B>
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1><FONT COLOR=red>create_clock -name {baud_sync/lscc_pll_</FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1><FONT COLOR=red>inst/inputclk} -period 20.8333333333333</FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1><FONT COLOR=red> [get_nets inputclk]</FONT></A>                    |    <FONT COLOR=red>0.251 ns </FONT>|  <FONT COLOR=red>-28.504 ns </FONT>|   <FONT COLOR=red>22</FONT>   |   <FONT COLOR=red>15.664 ns </FONT>|  <FONT COLOR=red>63.841 MHz </FONT>|       <FONT COLOR=red>68</FONT>       |       <FONT COLOR=red>36</FONT>       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>create_generated_clock -name {baud_sync</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -sour</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>ce [get_pins {baud_sync/lscc_pll_inst/u</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>_PLL_B/REFERENCECLK}] -multiply_by 83 -</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>divide_by 128 [get_pins {baud_sync/lscc</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>_pll_inst/u_PLL_B/OUTGLOBAL }] </A>         |   32.128 ns |   12.884 ns |    5   |   19.244 ns |  51.964 MHz |       77       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_SetupCriticalEndpointSummary"></A><B><U><big>3.2.2  Setup Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
sound_out/counter_196__i0/SR             |  -28.505 ns 
{sound_out/counter_196__i5/SR   sound_out/counter_196__i6/SR}              
                                         |  -28.505 ns 
{sound_out/counter_196__i3/SR   sound_out/counter_196__i4/SR}              
                                         |  -28.505 ns 
{sound_out/counter_196__i1/SR   sound_out/counter_196__i2/SR}              
                                         |  -28.505 ns 
sound_out/counter_196__i31/SR            |  -28.029 ns 
{sound_out/counter_196__i23/SR   sound_out/counter_196__i24/SR}              
                                         |  -26.837 ns 
{sound_out/counter_196__i15/SR   sound_out/counter_196__i16/SR}              
                                         |  -26.837 ns 
{sound_out/counter_196__i7/SR   sound_out/counter_196__i8/SR}              
                                         |  -26.837 ns 
{sound_out/counter_196__i13/SR   sound_out/counter_196__i14/SR}              
                                         |  -26.837 ns 
{sound_out/counter_196__i21/SR   sound_out/counter_196__i22/SR}              
                                         |  -26.837 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|          36 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

<A name="Timing_rpt_HoldConstraintSlackSummary"></A><B><U><big>3.3.1  Hold Constraint Slack Summary</big></U></B>

-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>create_clock -name {baud_sync/lscc_pll_</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>inst/inputclk} -period 20.8333333333333</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1> [get_nets inputclk]</A>                    |    0.000 ns |    3.417 ns |    2   |        ---- |        ---- |       68       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>create_generated_clock -name {baud_sync</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -sour</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>ce [get_pins {baud_sync/lscc_pll_inst/u</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>_PLL_B/REFERENCECLK}] -multiply_by 83 -</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>divide_by 128 [get_pins {baud_sync/lscc</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>_pll_inst/u_PLL_B/OUTGLOBAL }] </A>         |    0.000 ns |    3.112 ns |    2   |        ---- |        ---- |       77       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_HoldCriticalEndpointSummary"></A><B><U><big>3.3.2  Hold Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
midi_parse/status_byte_i0_i4/D           |    3.112 ns 
midi_parse/on_off_sig_29/D               |    3.112 ns 
midi_parse/data_byte_i0_i2/D             |    3.112 ns 
midi_parse/data_byte_i0_i5/D             |    3.112 ns 
midi_in/byte_sig_i6/D                    |    3.112 ns 
midi_in/bit_index_i2/D                   |    3.112 ns 
midi_in/valid_sig_62/D                   |    3.112 ns 
midi_in/tracker_i1/D                     |    3.112 ns 
midi_in/byte_sig_i4/D                    |    3.112 ns 
midi_in/byte_sig_i2/D                    |    3.112 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 1 End Points          |           Type           
-------------------------------------------------------------------
midi_in/data_60/PADDI                   |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         1
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 2 Start or End Points      |           Type           
-------------------------------------------------------------------
serial                                  |                     input
sample                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         2
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>
<A name="Timing_rpt_SetupDetailedConstraint_1"></A><A href=#Timing_rpt_SetupSummaryConstraint_1>4.1.1  Setup path details for constraint: create_clock -name {baud_sync/lscc_pll_inst/inputclk} -period 20.8333333333333 [get_nets inputclk]</A>
----------------------------------------------------------------------
68 endpoints scored, 36 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 20.8333 ns
Period margin    : 0.00333333 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/get_frequency/mux_23/RDATA1
Path End         : sound_out/counter_196__i0/SR
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 22
Delay Ratio      : 51.7% (route), 48.3% (logic)
Clock Skew       : -5.117 ns
Setup Constraint : 0.251 ns 
Path Slack       : -28.504 ns  (Failed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#92)   1895.833
+ Destination Clock Source Latency                                            0.000
- Destination Clock Uncertainty                                               0.000
+ Destination Clock Path Delay                                                5.510
- Setup Time                                                                  0.530
------------------------------------------------------------------------   --------
End-of-path required time( ns )                                            1900.813

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#60)   1895.582
+ Master Clock Source Latency                                                     0.000
+ Source Clock Path Delay                                                        10.627
+ Data Path Delay                                                                23.109
----------------------------------------------------------------------------   --------
End-of-path arrival time( ns )                                                 1929.318

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
sound_out/get_frequency/mux_23/RCLK->sound_out/get_frequency/mux_23/RDATA1
                                          EBR_EBR_R7C2    RCLK_TO_RDATA_DELAY  1.179        11.806  1       
sound_out/frequency[1]                                    NET DELAY            2.026        13.832  1       
sound_out/counter_31__I_0_i4_4_lut/C->sound_out/counter_31__I_0_i4_4_lut/Z
                                          SLICE_R6C3A     C0_TO_F0_DELAY       0.477        14.309  1       
sound_out/n4                                              NET DELAY            0.305        14.614  1       
sound_out/counter_31__I_0_i6_3_lut/C->sound_out/counter_31__I_0_i6_3_lut/Z
                                          SLICE_R6C3A     C1_TO_F1_DELAY       0.477        15.091  1       
sound_out/n6                                              NET DELAY            0.305        15.396  1       
sound_out/counter_31__I_0_i8_3_lut/C->sound_out/counter_31__I_0_i8_3_lut/Z
                                          SLICE_R6C3B     C0_TO_F0_DELAY       0.477        15.873  1       
sound_out/n8                                              NET DELAY            0.305        16.178  1       
sound_out/counter_31__I_0_i10_3_lut/C->sound_out/counter_31__I_0_i10_3_lut/Z
                                          SLICE_R6C3B     C1_TO_F1_DELAY       0.477        16.655  1       
sound_out/n10                                             NET DELAY            0.305        16.960  1       
sound_out/counter_31__I_0_i12_3_lut/C->sound_out/counter_31__I_0_i12_3_lut/Z
                                          SLICE_R6C3C     C0_TO_F0_DELAY       0.477        17.437  1       
sound_out/n12                                             NET DELAY            0.305        17.742  1       
sound_out/counter_31__I_0_i14_3_lut/C->sound_out/counter_31__I_0_i14_3_lut/Z
                                          SLICE_R6C3C     C1_TO_F1_DELAY       0.477        18.219  1       
sound_out/n14                                             NET DELAY            0.305        18.524  1       
sound_out/counter_31__I_0_i16_3_lut/C->sound_out/counter_31__I_0_i16_3_lut/Z
                                          SLICE_R6C3D     C0_TO_F0_DELAY       0.477        19.001  1       
sound_out/n16                                             NET DELAY            0.305        19.306  1       
sound_out/counter_31__I_0_i18_3_lut/C->sound_out/counter_31__I_0_i18_3_lut/Z
                                          SLICE_R6C3D     C1_TO_F1_DELAY       0.477        19.783  1       
sound_out/n18                                             NET DELAY            0.305        20.088  1       
sound_out/counter_31__I_0_i20_3_lut/C->sound_out/counter_31__I_0_i20_3_lut/Z
                                          SLICE_R6C4A     C0_TO_F0_DELAY       0.477        20.565  1       
sound_out/n20_adj_179                                     NET DELAY            0.305        20.870  1       
sound_out/counter_31__I_0_i22_3_lut/C->sound_out/counter_31__I_0_i22_3_lut/Z
                                          SLICE_R6C4A     C1_TO_F1_DELAY       0.477        21.347  1       
sound_out/n22                                             NET DELAY            0.305        21.652  1       
sound_out/counter_31__I_0_i24_3_lut/C->sound_out/counter_31__I_0_i24_3_lut/Z
                                          SLICE_R6C4B     C0_TO_F0_DELAY       0.477        22.129  1       
sound_out/n24                                             NET DELAY            0.305        22.434  1       
sound_out/counter_31__I_0_i26_3_lut/C->sound_out/counter_31__I_0_i26_3_lut/Z
                                          SLICE_R6C4B     C1_TO_F1_DELAY       0.477        22.911  1       
sound_out/n26                                             NET DELAY            0.305        23.216  1       
sound_out/counter_31__I_0_i28_3_lut/C->sound_out/counter_31__I_0_i28_3_lut/Z
                                          SLICE_R6C4C     C0_TO_F0_DELAY       0.477        23.693  1       
sound_out/n28                                             NET DELAY            0.305        23.998  1       
sound_out/counter_31__I_0_i30_3_lut/C->sound_out/counter_31__I_0_i30_3_lut/Z
                                          SLICE_R6C4C     C1_TO_F1_DELAY       0.477        24.475  1       
sound_out/n30                                             NET DELAY            0.305        24.780  1       
sound_out/counter_31__I_0_i32_3_lut/C->sound_out/counter_31__I_0_i32_3_lut/Z
                                          SLICE_R6C4D     C0_TO_F0_DELAY       0.477        25.257  1       
sound_out/n32                                             NET DELAY            0.305        25.562  1       
sound_out/counter_31__I_0_i34_3_lut/C->sound_out/counter_31__I_0_i34_3_lut/Z
                                          SLICE_R6C4D     C1_TO_F1_DELAY       0.477        26.039  1       
sound_out/n34                                             NET DELAY            0.305        26.344  1       
sound_out/counter_31__I_0_i36_3_lut/C->sound_out/counter_31__I_0_i36_3_lut/Z
                                          SLICE_R6C5A     C0_TO_F0_DELAY       0.477        26.821  1       
sound_out/n36                                             NET DELAY            0.305        27.126  1       
sound_out/counter_31__I_0_i38_3_lut/C->sound_out/counter_31__I_0_i38_3_lut/Z
                                          SLICE_R6C5A     C1_TO_F1_DELAY       0.477        27.603  1       
sound_out/n38                                             NET DELAY            0.305        27.908  1       
sound_out/counter_31__I_0_i40_3_lut/C->sound_out/counter_31__I_0_i40_3_lut/Z
                                          SLICE_R6C5B     C0_TO_F0_DELAY       0.477        28.385  1       
sound_out/n40                                             NET DELAY            0.305        28.690  1       
sound_out/i1010_4_lut/C->sound_out/i1010_4_lut/Z
                                          SLICE_R6C5B     C1_TO_F1_DELAY       0.477        29.167  2       
sound_out/sample_N_171                                    NET DELAY            0.305        29.472  1       
sound_out/i547_2_lut/C->sound_out/i547_2_lut/Z
                                          SLICE_R6C5C     C0_TO_F0_DELAY       0.450        29.922  17      
sound_out/n724                                            NET DELAY            3.814        33.736  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/get_frequency/mux_23/RDATA1
Path End         : {sound_out/counter_196__i5/SR   sound_out/counter_196__i6/SR}
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 22
Delay Ratio      : 51.7% (route), 48.3% (logic)
Clock Skew       : -5.117 ns
Setup Constraint : 0.251 ns 
Path Slack       : -28.504 ns  (Failed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#92)   1895.833
+ Destination Clock Source Latency                                            0.000
- Destination Clock Uncertainty                                               0.000
+ Destination Clock Path Delay                                                5.510
- Setup Time                                                                  0.530
------------------------------------------------------------------------   --------
End-of-path required time( ns )                                            1900.813

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#60)   1895.582
+ Master Clock Source Latency                                                     0.000
+ Source Clock Path Delay                                                        10.627
+ Data Path Delay                                                                23.109
----------------------------------------------------------------------------   --------
End-of-path arrival time( ns )                                                 1929.318

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
sound_out/get_frequency/mux_23/RCLK->sound_out/get_frequency/mux_23/RDATA1
                                          EBR_EBR_R7C2    RCLK_TO_RDATA_DELAY  1.179        11.806  1       
sound_out/frequency[1]                                    NET DELAY            2.026        13.832  1       
sound_out/counter_31__I_0_i4_4_lut/C->sound_out/counter_31__I_0_i4_4_lut/Z
                                          SLICE_R6C3A     C0_TO_F0_DELAY       0.477        14.309  1       
sound_out/n4                                              NET DELAY            0.305        14.614  1       
sound_out/counter_31__I_0_i6_3_lut/C->sound_out/counter_31__I_0_i6_3_lut/Z
                                          SLICE_R6C3A     C1_TO_F1_DELAY       0.477        15.091  1       
sound_out/n6                                              NET DELAY            0.305        15.396  1       
sound_out/counter_31__I_0_i8_3_lut/C->sound_out/counter_31__I_0_i8_3_lut/Z
                                          SLICE_R6C3B     C0_TO_F0_DELAY       0.477        15.873  1       
sound_out/n8                                              NET DELAY            0.305        16.178  1       
sound_out/counter_31__I_0_i10_3_lut/C->sound_out/counter_31__I_0_i10_3_lut/Z
                                          SLICE_R6C3B     C1_TO_F1_DELAY       0.477        16.655  1       
sound_out/n10                                             NET DELAY            0.305        16.960  1       
sound_out/counter_31__I_0_i12_3_lut/C->sound_out/counter_31__I_0_i12_3_lut/Z
                                          SLICE_R6C3C     C0_TO_F0_DELAY       0.477        17.437  1       
sound_out/n12                                             NET DELAY            0.305        17.742  1       
sound_out/counter_31__I_0_i14_3_lut/C->sound_out/counter_31__I_0_i14_3_lut/Z
                                          SLICE_R6C3C     C1_TO_F1_DELAY       0.477        18.219  1       
sound_out/n14                                             NET DELAY            0.305        18.524  1       
sound_out/counter_31__I_0_i16_3_lut/C->sound_out/counter_31__I_0_i16_3_lut/Z
                                          SLICE_R6C3D     C0_TO_F0_DELAY       0.477        19.001  1       
sound_out/n16                                             NET DELAY            0.305        19.306  1       
sound_out/counter_31__I_0_i18_3_lut/C->sound_out/counter_31__I_0_i18_3_lut/Z
                                          SLICE_R6C3D     C1_TO_F1_DELAY       0.477        19.783  1       
sound_out/n18                                             NET DELAY            0.305        20.088  1       
sound_out/counter_31__I_0_i20_3_lut/C->sound_out/counter_31__I_0_i20_3_lut/Z
                                          SLICE_R6C4A     C0_TO_F0_DELAY       0.477        20.565  1       
sound_out/n20_adj_179                                     NET DELAY            0.305        20.870  1       
sound_out/counter_31__I_0_i22_3_lut/C->sound_out/counter_31__I_0_i22_3_lut/Z
                                          SLICE_R6C4A     C1_TO_F1_DELAY       0.477        21.347  1       
sound_out/n22                                             NET DELAY            0.305        21.652  1       
sound_out/counter_31__I_0_i24_3_lut/C->sound_out/counter_31__I_0_i24_3_lut/Z
                                          SLICE_R6C4B     C0_TO_F0_DELAY       0.477        22.129  1       
sound_out/n24                                             NET DELAY            0.305        22.434  1       
sound_out/counter_31__I_0_i26_3_lut/C->sound_out/counter_31__I_0_i26_3_lut/Z
                                          SLICE_R6C4B     C1_TO_F1_DELAY       0.477        22.911  1       
sound_out/n26                                             NET DELAY            0.305        23.216  1       
sound_out/counter_31__I_0_i28_3_lut/C->sound_out/counter_31__I_0_i28_3_lut/Z
                                          SLICE_R6C4C     C0_TO_F0_DELAY       0.477        23.693  1       
sound_out/n28                                             NET DELAY            0.305        23.998  1       
sound_out/counter_31__I_0_i30_3_lut/C->sound_out/counter_31__I_0_i30_3_lut/Z
                                          SLICE_R6C4C     C1_TO_F1_DELAY       0.477        24.475  1       
sound_out/n30                                             NET DELAY            0.305        24.780  1       
sound_out/counter_31__I_0_i32_3_lut/C->sound_out/counter_31__I_0_i32_3_lut/Z
                                          SLICE_R6C4D     C0_TO_F0_DELAY       0.477        25.257  1       
sound_out/n32                                             NET DELAY            0.305        25.562  1       
sound_out/counter_31__I_0_i34_3_lut/C->sound_out/counter_31__I_0_i34_3_lut/Z
                                          SLICE_R6C4D     C1_TO_F1_DELAY       0.477        26.039  1       
sound_out/n34                                             NET DELAY            0.305        26.344  1       
sound_out/counter_31__I_0_i36_3_lut/C->sound_out/counter_31__I_0_i36_3_lut/Z
                                          SLICE_R6C5A     C0_TO_F0_DELAY       0.477        26.821  1       
sound_out/n36                                             NET DELAY            0.305        27.126  1       
sound_out/counter_31__I_0_i38_3_lut/C->sound_out/counter_31__I_0_i38_3_lut/Z
                                          SLICE_R6C5A     C1_TO_F1_DELAY       0.477        27.603  1       
sound_out/n38                                             NET DELAY            0.305        27.908  1       
sound_out/counter_31__I_0_i40_3_lut/C->sound_out/counter_31__I_0_i40_3_lut/Z
                                          SLICE_R6C5B     C0_TO_F0_DELAY       0.477        28.385  1       
sound_out/n40                                             NET DELAY            0.305        28.690  1       
sound_out/i1010_4_lut/C->sound_out/i1010_4_lut/Z
                                          SLICE_R6C5B     C1_TO_F1_DELAY       0.477        29.167  2       
sound_out/sample_N_171                                    NET DELAY            0.305        29.472  1       
sound_out/i547_2_lut/C->sound_out/i547_2_lut/Z
                                          SLICE_R6C5C     C0_TO_F0_DELAY       0.450        29.922  17      
sound_out/n724                                            NET DELAY            3.814        33.736  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/get_frequency/mux_23/RDATA1
Path End         : {sound_out/counter_196__i3/SR   sound_out/counter_196__i4/SR}
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 22
Delay Ratio      : 51.7% (route), 48.3% (logic)
Clock Skew       : -5.117 ns
Setup Constraint : 0.251 ns 
Path Slack       : -28.504 ns  (Failed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#92)   1895.833
+ Destination Clock Source Latency                                            0.000
- Destination Clock Uncertainty                                               0.000
+ Destination Clock Path Delay                                                5.510
- Setup Time                                                                  0.530
------------------------------------------------------------------------   --------
End-of-path required time( ns )                                            1900.813

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#60)   1895.582
+ Master Clock Source Latency                                                     0.000
+ Source Clock Path Delay                                                        10.627
+ Data Path Delay                                                                23.109
----------------------------------------------------------------------------   --------
End-of-path arrival time( ns )                                                 1929.318

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
sound_out/get_frequency/mux_23/RCLK->sound_out/get_frequency/mux_23/RDATA1
                                          EBR_EBR_R7C2    RCLK_TO_RDATA_DELAY  1.179        11.806  1       
sound_out/frequency[1]                                    NET DELAY            2.026        13.832  1       
sound_out/counter_31__I_0_i4_4_lut/C->sound_out/counter_31__I_0_i4_4_lut/Z
                                          SLICE_R6C3A     C0_TO_F0_DELAY       0.477        14.309  1       
sound_out/n4                                              NET DELAY            0.305        14.614  1       
sound_out/counter_31__I_0_i6_3_lut/C->sound_out/counter_31__I_0_i6_3_lut/Z
                                          SLICE_R6C3A     C1_TO_F1_DELAY       0.477        15.091  1       
sound_out/n6                                              NET DELAY            0.305        15.396  1       
sound_out/counter_31__I_0_i8_3_lut/C->sound_out/counter_31__I_0_i8_3_lut/Z
                                          SLICE_R6C3B     C0_TO_F0_DELAY       0.477        15.873  1       
sound_out/n8                                              NET DELAY            0.305        16.178  1       
sound_out/counter_31__I_0_i10_3_lut/C->sound_out/counter_31__I_0_i10_3_lut/Z
                                          SLICE_R6C3B     C1_TO_F1_DELAY       0.477        16.655  1       
sound_out/n10                                             NET DELAY            0.305        16.960  1       
sound_out/counter_31__I_0_i12_3_lut/C->sound_out/counter_31__I_0_i12_3_lut/Z
                                          SLICE_R6C3C     C0_TO_F0_DELAY       0.477        17.437  1       
sound_out/n12                                             NET DELAY            0.305        17.742  1       
sound_out/counter_31__I_0_i14_3_lut/C->sound_out/counter_31__I_0_i14_3_lut/Z
                                          SLICE_R6C3C     C1_TO_F1_DELAY       0.477        18.219  1       
sound_out/n14                                             NET DELAY            0.305        18.524  1       
sound_out/counter_31__I_0_i16_3_lut/C->sound_out/counter_31__I_0_i16_3_lut/Z
                                          SLICE_R6C3D     C0_TO_F0_DELAY       0.477        19.001  1       
sound_out/n16                                             NET DELAY            0.305        19.306  1       
sound_out/counter_31__I_0_i18_3_lut/C->sound_out/counter_31__I_0_i18_3_lut/Z
                                          SLICE_R6C3D     C1_TO_F1_DELAY       0.477        19.783  1       
sound_out/n18                                             NET DELAY            0.305        20.088  1       
sound_out/counter_31__I_0_i20_3_lut/C->sound_out/counter_31__I_0_i20_3_lut/Z
                                          SLICE_R6C4A     C0_TO_F0_DELAY       0.477        20.565  1       
sound_out/n20_adj_179                                     NET DELAY            0.305        20.870  1       
sound_out/counter_31__I_0_i22_3_lut/C->sound_out/counter_31__I_0_i22_3_lut/Z
                                          SLICE_R6C4A     C1_TO_F1_DELAY       0.477        21.347  1       
sound_out/n22                                             NET DELAY            0.305        21.652  1       
sound_out/counter_31__I_0_i24_3_lut/C->sound_out/counter_31__I_0_i24_3_lut/Z
                                          SLICE_R6C4B     C0_TO_F0_DELAY       0.477        22.129  1       
sound_out/n24                                             NET DELAY            0.305        22.434  1       
sound_out/counter_31__I_0_i26_3_lut/C->sound_out/counter_31__I_0_i26_3_lut/Z
                                          SLICE_R6C4B     C1_TO_F1_DELAY       0.477        22.911  1       
sound_out/n26                                             NET DELAY            0.305        23.216  1       
sound_out/counter_31__I_0_i28_3_lut/C->sound_out/counter_31__I_0_i28_3_lut/Z
                                          SLICE_R6C4C     C0_TO_F0_DELAY       0.477        23.693  1       
sound_out/n28                                             NET DELAY            0.305        23.998  1       
sound_out/counter_31__I_0_i30_3_lut/C->sound_out/counter_31__I_0_i30_3_lut/Z
                                          SLICE_R6C4C     C1_TO_F1_DELAY       0.477        24.475  1       
sound_out/n30                                             NET DELAY            0.305        24.780  1       
sound_out/counter_31__I_0_i32_3_lut/C->sound_out/counter_31__I_0_i32_3_lut/Z
                                          SLICE_R6C4D     C0_TO_F0_DELAY       0.477        25.257  1       
sound_out/n32                                             NET DELAY            0.305        25.562  1       
sound_out/counter_31__I_0_i34_3_lut/C->sound_out/counter_31__I_0_i34_3_lut/Z
                                          SLICE_R6C4D     C1_TO_F1_DELAY       0.477        26.039  1       
sound_out/n34                                             NET DELAY            0.305        26.344  1       
sound_out/counter_31__I_0_i36_3_lut/C->sound_out/counter_31__I_0_i36_3_lut/Z
                                          SLICE_R6C5A     C0_TO_F0_DELAY       0.477        26.821  1       
sound_out/n36                                             NET DELAY            0.305        27.126  1       
sound_out/counter_31__I_0_i38_3_lut/C->sound_out/counter_31__I_0_i38_3_lut/Z
                                          SLICE_R6C5A     C1_TO_F1_DELAY       0.477        27.603  1       
sound_out/n38                                             NET DELAY            0.305        27.908  1       
sound_out/counter_31__I_0_i40_3_lut/C->sound_out/counter_31__I_0_i40_3_lut/Z
                                          SLICE_R6C5B     C0_TO_F0_DELAY       0.477        28.385  1       
sound_out/n40                                             NET DELAY            0.305        28.690  1       
sound_out/i1010_4_lut/C->sound_out/i1010_4_lut/Z
                                          SLICE_R6C5B     C1_TO_F1_DELAY       0.477        29.167  2       
sound_out/sample_N_171                                    NET DELAY            0.305        29.472  1       
sound_out/i547_2_lut/C->sound_out/i547_2_lut/Z
                                          SLICE_R6C5C     C0_TO_F0_DELAY       0.450        29.922  17      
sound_out/n724                                            NET DELAY            3.814        33.736  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/get_frequency/mux_23/RDATA1
Path End         : {sound_out/counter_196__i1/SR   sound_out/counter_196__i2/SR}
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 22
Delay Ratio      : 51.7% (route), 48.3% (logic)
Clock Skew       : -5.117 ns
Setup Constraint : 0.251 ns 
Path Slack       : -28.504 ns  (Failed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#92)   1895.833
+ Destination Clock Source Latency                                            0.000
- Destination Clock Uncertainty                                               0.000
+ Destination Clock Path Delay                                                5.510
- Setup Time                                                                  0.530
------------------------------------------------------------------------   --------
End-of-path required time( ns )                                            1900.813

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#60)   1895.582
+ Master Clock Source Latency                                                     0.000
+ Source Clock Path Delay                                                        10.627
+ Data Path Delay                                                                23.109
----------------------------------------------------------------------------   --------
End-of-path arrival time( ns )                                                 1929.318

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
sound_out/get_frequency/mux_23/RCLK->sound_out/get_frequency/mux_23/RDATA1
                                          EBR_EBR_R7C2    RCLK_TO_RDATA_DELAY  1.179        11.806  1       
sound_out/frequency[1]                                    NET DELAY            2.026        13.832  1       
sound_out/counter_31__I_0_i4_4_lut/C->sound_out/counter_31__I_0_i4_4_lut/Z
                                          SLICE_R6C3A     C0_TO_F0_DELAY       0.477        14.309  1       
sound_out/n4                                              NET DELAY            0.305        14.614  1       
sound_out/counter_31__I_0_i6_3_lut/C->sound_out/counter_31__I_0_i6_3_lut/Z
                                          SLICE_R6C3A     C1_TO_F1_DELAY       0.477        15.091  1       
sound_out/n6                                              NET DELAY            0.305        15.396  1       
sound_out/counter_31__I_0_i8_3_lut/C->sound_out/counter_31__I_0_i8_3_lut/Z
                                          SLICE_R6C3B     C0_TO_F0_DELAY       0.477        15.873  1       
sound_out/n8                                              NET DELAY            0.305        16.178  1       
sound_out/counter_31__I_0_i10_3_lut/C->sound_out/counter_31__I_0_i10_3_lut/Z
                                          SLICE_R6C3B     C1_TO_F1_DELAY       0.477        16.655  1       
sound_out/n10                                             NET DELAY            0.305        16.960  1       
sound_out/counter_31__I_0_i12_3_lut/C->sound_out/counter_31__I_0_i12_3_lut/Z
                                          SLICE_R6C3C     C0_TO_F0_DELAY       0.477        17.437  1       
sound_out/n12                                             NET DELAY            0.305        17.742  1       
sound_out/counter_31__I_0_i14_3_lut/C->sound_out/counter_31__I_0_i14_3_lut/Z
                                          SLICE_R6C3C     C1_TO_F1_DELAY       0.477        18.219  1       
sound_out/n14                                             NET DELAY            0.305        18.524  1       
sound_out/counter_31__I_0_i16_3_lut/C->sound_out/counter_31__I_0_i16_3_lut/Z
                                          SLICE_R6C3D     C0_TO_F0_DELAY       0.477        19.001  1       
sound_out/n16                                             NET DELAY            0.305        19.306  1       
sound_out/counter_31__I_0_i18_3_lut/C->sound_out/counter_31__I_0_i18_3_lut/Z
                                          SLICE_R6C3D     C1_TO_F1_DELAY       0.477        19.783  1       
sound_out/n18                                             NET DELAY            0.305        20.088  1       
sound_out/counter_31__I_0_i20_3_lut/C->sound_out/counter_31__I_0_i20_3_lut/Z
                                          SLICE_R6C4A     C0_TO_F0_DELAY       0.477        20.565  1       
sound_out/n20_adj_179                                     NET DELAY            0.305        20.870  1       
sound_out/counter_31__I_0_i22_3_lut/C->sound_out/counter_31__I_0_i22_3_lut/Z
                                          SLICE_R6C4A     C1_TO_F1_DELAY       0.477        21.347  1       
sound_out/n22                                             NET DELAY            0.305        21.652  1       
sound_out/counter_31__I_0_i24_3_lut/C->sound_out/counter_31__I_0_i24_3_lut/Z
                                          SLICE_R6C4B     C0_TO_F0_DELAY       0.477        22.129  1       
sound_out/n24                                             NET DELAY            0.305        22.434  1       
sound_out/counter_31__I_0_i26_3_lut/C->sound_out/counter_31__I_0_i26_3_lut/Z
                                          SLICE_R6C4B     C1_TO_F1_DELAY       0.477        22.911  1       
sound_out/n26                                             NET DELAY            0.305        23.216  1       
sound_out/counter_31__I_0_i28_3_lut/C->sound_out/counter_31__I_0_i28_3_lut/Z
                                          SLICE_R6C4C     C0_TO_F0_DELAY       0.477        23.693  1       
sound_out/n28                                             NET DELAY            0.305        23.998  1       
sound_out/counter_31__I_0_i30_3_lut/C->sound_out/counter_31__I_0_i30_3_lut/Z
                                          SLICE_R6C4C     C1_TO_F1_DELAY       0.477        24.475  1       
sound_out/n30                                             NET DELAY            0.305        24.780  1       
sound_out/counter_31__I_0_i32_3_lut/C->sound_out/counter_31__I_0_i32_3_lut/Z
                                          SLICE_R6C4D     C0_TO_F0_DELAY       0.477        25.257  1       
sound_out/n32                                             NET DELAY            0.305        25.562  1       
sound_out/counter_31__I_0_i34_3_lut/C->sound_out/counter_31__I_0_i34_3_lut/Z
                                          SLICE_R6C4D     C1_TO_F1_DELAY       0.477        26.039  1       
sound_out/n34                                             NET DELAY            0.305        26.344  1       
sound_out/counter_31__I_0_i36_3_lut/C->sound_out/counter_31__I_0_i36_3_lut/Z
                                          SLICE_R6C5A     C0_TO_F0_DELAY       0.477        26.821  1       
sound_out/n36                                             NET DELAY            0.305        27.126  1       
sound_out/counter_31__I_0_i38_3_lut/C->sound_out/counter_31__I_0_i38_3_lut/Z
                                          SLICE_R6C5A     C1_TO_F1_DELAY       0.477        27.603  1       
sound_out/n38                                             NET DELAY            0.305        27.908  1       
sound_out/counter_31__I_0_i40_3_lut/C->sound_out/counter_31__I_0_i40_3_lut/Z
                                          SLICE_R6C5B     C0_TO_F0_DELAY       0.477        28.385  1       
sound_out/n40                                             NET DELAY            0.305        28.690  1       
sound_out/i1010_4_lut/C->sound_out/i1010_4_lut/Z
                                          SLICE_R6C5B     C1_TO_F1_DELAY       0.477        29.167  2       
sound_out/sample_N_171                                    NET DELAY            0.305        29.472  1       
sound_out/i547_2_lut/C->sound_out/i547_2_lut/Z
                                          SLICE_R6C5C     C0_TO_F0_DELAY       0.450        29.922  17      
sound_out/n724                                            NET DELAY            3.814        33.736  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/get_frequency/mux_23/RDATA1
Path End         : sound_out/counter_196__i31/SR
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 22
Delay Ratio      : 50.7% (route), 49.3% (logic)
Clock Skew       : -5.117 ns
Setup Constraint : 0.251 ns 
Path Slack       : -28.028 ns  (Failed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#92)   1895.833
+ Destination Clock Source Latency                                            0.000
- Destination Clock Uncertainty                                               0.000
+ Destination Clock Path Delay                                                5.510
- Setup Time                                                                  0.530
------------------------------------------------------------------------   --------
End-of-path required time( ns )                                            1900.813

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#60)   1895.582
+ Master Clock Source Latency                                                     0.000
+ Source Clock Path Delay                                                        10.627
+ Data Path Delay                                                                22.633
----------------------------------------------------------------------------   --------
End-of-path arrival time( ns )                                                 1928.842

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
sound_out/get_frequency/mux_23/RCLK->sound_out/get_frequency/mux_23/RDATA1
                                          EBR_EBR_R7C2    RCLK_TO_RDATA_DELAY  1.179        11.806  1       
sound_out/frequency[1]                                    NET DELAY            2.026        13.832  1       
sound_out/counter_31__I_0_i4_4_lut/C->sound_out/counter_31__I_0_i4_4_lut/Z
                                          SLICE_R6C3A     C0_TO_F0_DELAY       0.477        14.309  1       
sound_out/n4                                              NET DELAY            0.305        14.614  1       
sound_out/counter_31__I_0_i6_3_lut/C->sound_out/counter_31__I_0_i6_3_lut/Z
                                          SLICE_R6C3A     C1_TO_F1_DELAY       0.477        15.091  1       
sound_out/n6                                              NET DELAY            0.305        15.396  1       
sound_out/counter_31__I_0_i8_3_lut/C->sound_out/counter_31__I_0_i8_3_lut/Z
                                          SLICE_R6C3B     C0_TO_F0_DELAY       0.477        15.873  1       
sound_out/n8                                              NET DELAY            0.305        16.178  1       
sound_out/counter_31__I_0_i10_3_lut/C->sound_out/counter_31__I_0_i10_3_lut/Z
                                          SLICE_R6C3B     C1_TO_F1_DELAY       0.477        16.655  1       
sound_out/n10                                             NET DELAY            0.305        16.960  1       
sound_out/counter_31__I_0_i12_3_lut/C->sound_out/counter_31__I_0_i12_3_lut/Z
                                          SLICE_R6C3C     C0_TO_F0_DELAY       0.477        17.437  1       
sound_out/n12                                             NET DELAY            0.305        17.742  1       
sound_out/counter_31__I_0_i14_3_lut/C->sound_out/counter_31__I_0_i14_3_lut/Z
                                          SLICE_R6C3C     C1_TO_F1_DELAY       0.477        18.219  1       
sound_out/n14                                             NET DELAY            0.305        18.524  1       
sound_out/counter_31__I_0_i16_3_lut/C->sound_out/counter_31__I_0_i16_3_lut/Z
                                          SLICE_R6C3D     C0_TO_F0_DELAY       0.477        19.001  1       
sound_out/n16                                             NET DELAY            0.305        19.306  1       
sound_out/counter_31__I_0_i18_3_lut/C->sound_out/counter_31__I_0_i18_3_lut/Z
                                          SLICE_R6C3D     C1_TO_F1_DELAY       0.477        19.783  1       
sound_out/n18                                             NET DELAY            0.305        20.088  1       
sound_out/counter_31__I_0_i20_3_lut/C->sound_out/counter_31__I_0_i20_3_lut/Z
                                          SLICE_R6C4A     C0_TO_F0_DELAY       0.477        20.565  1       
sound_out/n20_adj_179                                     NET DELAY            0.305        20.870  1       
sound_out/counter_31__I_0_i22_3_lut/C->sound_out/counter_31__I_0_i22_3_lut/Z
                                          SLICE_R6C4A     C1_TO_F1_DELAY       0.477        21.347  1       
sound_out/n22                                             NET DELAY            0.305        21.652  1       
sound_out/counter_31__I_0_i24_3_lut/C->sound_out/counter_31__I_0_i24_3_lut/Z
                                          SLICE_R6C4B     C0_TO_F0_DELAY       0.477        22.129  1       
sound_out/n24                                             NET DELAY            0.305        22.434  1       
sound_out/counter_31__I_0_i26_3_lut/C->sound_out/counter_31__I_0_i26_3_lut/Z
                                          SLICE_R6C4B     C1_TO_F1_DELAY       0.477        22.911  1       
sound_out/n26                                             NET DELAY            0.305        23.216  1       
sound_out/counter_31__I_0_i28_3_lut/C->sound_out/counter_31__I_0_i28_3_lut/Z
                                          SLICE_R6C4C     C0_TO_F0_DELAY       0.477        23.693  1       
sound_out/n28                                             NET DELAY            0.305        23.998  1       
sound_out/counter_31__I_0_i30_3_lut/C->sound_out/counter_31__I_0_i30_3_lut/Z
                                          SLICE_R6C4C     C1_TO_F1_DELAY       0.477        24.475  1       
sound_out/n30                                             NET DELAY            0.305        24.780  1       
sound_out/counter_31__I_0_i32_3_lut/C->sound_out/counter_31__I_0_i32_3_lut/Z
                                          SLICE_R6C4D     C0_TO_F0_DELAY       0.477        25.257  1       
sound_out/n32                                             NET DELAY            0.305        25.562  1       
sound_out/counter_31__I_0_i34_3_lut/C->sound_out/counter_31__I_0_i34_3_lut/Z
                                          SLICE_R6C4D     C1_TO_F1_DELAY       0.477        26.039  1       
sound_out/n34                                             NET DELAY            0.305        26.344  1       
sound_out/counter_31__I_0_i36_3_lut/C->sound_out/counter_31__I_0_i36_3_lut/Z
                                          SLICE_R6C5A     C0_TO_F0_DELAY       0.477        26.821  1       
sound_out/n36                                             NET DELAY            0.305        27.126  1       
sound_out/counter_31__I_0_i38_3_lut/C->sound_out/counter_31__I_0_i38_3_lut/Z
                                          SLICE_R6C5A     C1_TO_F1_DELAY       0.477        27.603  1       
sound_out/n38                                             NET DELAY            0.305        27.908  1       
sound_out/counter_31__I_0_i40_3_lut/C->sound_out/counter_31__I_0_i40_3_lut/Z
                                          SLICE_R6C5B     C0_TO_F0_DELAY       0.477        28.385  1       
sound_out/n40                                             NET DELAY            0.305        28.690  1       
sound_out/i1010_4_lut/C->sound_out/i1010_4_lut/Z
                                          SLICE_R6C5B     C1_TO_F1_DELAY       0.477        29.167  2       
sound_out/sample_N_171                                    NET DELAY            0.305        29.472  1       
sound_out/i547_2_lut/C->sound_out/i547_2_lut/Z
                                          SLICE_R6C5C     C0_TO_F0_DELAY       0.450        29.922  17      
sound_out/n724                                            NET DELAY            3.338        33.260  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/get_frequency/mux_23/RDATA1
Path End         : {sound_out/counter_196__i23/SR   sound_out/counter_196__i24/SR}
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 22
Delay Ratio      : 47.9% (route), 52.1% (logic)
Clock Skew       : -5.117 ns
Setup Constraint : 0.251 ns 
Path Slack       : -26.836 ns  (Failed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#92)   1895.833
+ Destination Clock Source Latency                                            0.000
- Destination Clock Uncertainty                                               0.000
+ Destination Clock Path Delay                                                5.510
- Setup Time                                                                  0.530
------------------------------------------------------------------------   --------
End-of-path required time( ns )                                            1900.813

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#60)   1895.582
+ Master Clock Source Latency                                                     0.000
+ Source Clock Path Delay                                                        10.627
+ Data Path Delay                                                                21.441
----------------------------------------------------------------------------   --------
End-of-path arrival time( ns )                                                 1927.650

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
sound_out/get_frequency/mux_23/RCLK->sound_out/get_frequency/mux_23/RDATA1
                                          EBR_EBR_R7C2    RCLK_TO_RDATA_DELAY  1.179        11.806  1       
sound_out/frequency[1]                                    NET DELAY            2.026        13.832  1       
sound_out/counter_31__I_0_i4_4_lut/C->sound_out/counter_31__I_0_i4_4_lut/Z
                                          SLICE_R6C3A     C0_TO_F0_DELAY       0.477        14.309  1       
sound_out/n4                                              NET DELAY            0.305        14.614  1       
sound_out/counter_31__I_0_i6_3_lut/C->sound_out/counter_31__I_0_i6_3_lut/Z
                                          SLICE_R6C3A     C1_TO_F1_DELAY       0.477        15.091  1       
sound_out/n6                                              NET DELAY            0.305        15.396  1       
sound_out/counter_31__I_0_i8_3_lut/C->sound_out/counter_31__I_0_i8_3_lut/Z
                                          SLICE_R6C3B     C0_TO_F0_DELAY       0.477        15.873  1       
sound_out/n8                                              NET DELAY            0.305        16.178  1       
sound_out/counter_31__I_0_i10_3_lut/C->sound_out/counter_31__I_0_i10_3_lut/Z
                                          SLICE_R6C3B     C1_TO_F1_DELAY       0.477        16.655  1       
sound_out/n10                                             NET DELAY            0.305        16.960  1       
sound_out/counter_31__I_0_i12_3_lut/C->sound_out/counter_31__I_0_i12_3_lut/Z
                                          SLICE_R6C3C     C0_TO_F0_DELAY       0.477        17.437  1       
sound_out/n12                                             NET DELAY            0.305        17.742  1       
sound_out/counter_31__I_0_i14_3_lut/C->sound_out/counter_31__I_0_i14_3_lut/Z
                                          SLICE_R6C3C     C1_TO_F1_DELAY       0.477        18.219  1       
sound_out/n14                                             NET DELAY            0.305        18.524  1       
sound_out/counter_31__I_0_i16_3_lut/C->sound_out/counter_31__I_0_i16_3_lut/Z
                                          SLICE_R6C3D     C0_TO_F0_DELAY       0.477        19.001  1       
sound_out/n16                                             NET DELAY            0.305        19.306  1       
sound_out/counter_31__I_0_i18_3_lut/C->sound_out/counter_31__I_0_i18_3_lut/Z
                                          SLICE_R6C3D     C1_TO_F1_DELAY       0.477        19.783  1       
sound_out/n18                                             NET DELAY            0.305        20.088  1       
sound_out/counter_31__I_0_i20_3_lut/C->sound_out/counter_31__I_0_i20_3_lut/Z
                                          SLICE_R6C4A     C0_TO_F0_DELAY       0.477        20.565  1       
sound_out/n20_adj_179                                     NET DELAY            0.305        20.870  1       
sound_out/counter_31__I_0_i22_3_lut/C->sound_out/counter_31__I_0_i22_3_lut/Z
                                          SLICE_R6C4A     C1_TO_F1_DELAY       0.477        21.347  1       
sound_out/n22                                             NET DELAY            0.305        21.652  1       
sound_out/counter_31__I_0_i24_3_lut/C->sound_out/counter_31__I_0_i24_3_lut/Z
                                          SLICE_R6C4B     C0_TO_F0_DELAY       0.477        22.129  1       
sound_out/n24                                             NET DELAY            0.305        22.434  1       
sound_out/counter_31__I_0_i26_3_lut/C->sound_out/counter_31__I_0_i26_3_lut/Z
                                          SLICE_R6C4B     C1_TO_F1_DELAY       0.477        22.911  1       
sound_out/n26                                             NET DELAY            0.305        23.216  1       
sound_out/counter_31__I_0_i28_3_lut/C->sound_out/counter_31__I_0_i28_3_lut/Z
                                          SLICE_R6C4C     C0_TO_F0_DELAY       0.477        23.693  1       
sound_out/n28                                             NET DELAY            0.305        23.998  1       
sound_out/counter_31__I_0_i30_3_lut/C->sound_out/counter_31__I_0_i30_3_lut/Z
                                          SLICE_R6C4C     C1_TO_F1_DELAY       0.477        24.475  1       
sound_out/n30                                             NET DELAY            0.305        24.780  1       
sound_out/counter_31__I_0_i32_3_lut/C->sound_out/counter_31__I_0_i32_3_lut/Z
                                          SLICE_R6C4D     C0_TO_F0_DELAY       0.477        25.257  1       
sound_out/n32                                             NET DELAY            0.305        25.562  1       
sound_out/counter_31__I_0_i34_3_lut/C->sound_out/counter_31__I_0_i34_3_lut/Z
                                          SLICE_R6C4D     C1_TO_F1_DELAY       0.477        26.039  1       
sound_out/n34                                             NET DELAY            0.305        26.344  1       
sound_out/counter_31__I_0_i36_3_lut/C->sound_out/counter_31__I_0_i36_3_lut/Z
                                          SLICE_R6C5A     C0_TO_F0_DELAY       0.477        26.821  1       
sound_out/n36                                             NET DELAY            0.305        27.126  1       
sound_out/counter_31__I_0_i38_3_lut/C->sound_out/counter_31__I_0_i38_3_lut/Z
                                          SLICE_R6C5A     C1_TO_F1_DELAY       0.477        27.603  1       
sound_out/n38                                             NET DELAY            0.305        27.908  1       
sound_out/counter_31__I_0_i40_3_lut/C->sound_out/counter_31__I_0_i40_3_lut/Z
                                          SLICE_R6C5B     C0_TO_F0_DELAY       0.477        28.385  1       
sound_out/n40                                             NET DELAY            0.305        28.690  1       
sound_out/i1010_4_lut/C->sound_out/i1010_4_lut/Z
                                          SLICE_R6C5B     C1_TO_F1_DELAY       0.477        29.167  2       
sound_out/sample_N_171                                    NET DELAY            0.305        29.472  1       
sound_out/i547_2_lut/C->sound_out/i547_2_lut/Z
                                          SLICE_R6C5C     C0_TO_F0_DELAY       0.450        29.922  17      
sound_out/n724                                            NET DELAY            2.146        32.068  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/get_frequency/mux_23/RDATA1
Path End         : {sound_out/counter_196__i15/SR   sound_out/counter_196__i16/SR}
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 22
Delay Ratio      : 47.9% (route), 52.1% (logic)
Clock Skew       : -5.117 ns
Setup Constraint : 0.251 ns 
Path Slack       : -26.836 ns  (Failed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#92)   1895.833
+ Destination Clock Source Latency                                            0.000
- Destination Clock Uncertainty                                               0.000
+ Destination Clock Path Delay                                                5.510
- Setup Time                                                                  0.530
------------------------------------------------------------------------   --------
End-of-path required time( ns )                                            1900.813

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#60)   1895.582
+ Master Clock Source Latency                                                     0.000
+ Source Clock Path Delay                                                        10.627
+ Data Path Delay                                                                21.441
----------------------------------------------------------------------------   --------
End-of-path arrival time( ns )                                                 1927.650

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
sound_out/get_frequency/mux_23/RCLK->sound_out/get_frequency/mux_23/RDATA1
                                          EBR_EBR_R7C2    RCLK_TO_RDATA_DELAY  1.179        11.806  1       
sound_out/frequency[1]                                    NET DELAY            2.026        13.832  1       
sound_out/counter_31__I_0_i4_4_lut/C->sound_out/counter_31__I_0_i4_4_lut/Z
                                          SLICE_R6C3A     C0_TO_F0_DELAY       0.477        14.309  1       
sound_out/n4                                              NET DELAY            0.305        14.614  1       
sound_out/counter_31__I_0_i6_3_lut/C->sound_out/counter_31__I_0_i6_3_lut/Z
                                          SLICE_R6C3A     C1_TO_F1_DELAY       0.477        15.091  1       
sound_out/n6                                              NET DELAY            0.305        15.396  1       
sound_out/counter_31__I_0_i8_3_lut/C->sound_out/counter_31__I_0_i8_3_lut/Z
                                          SLICE_R6C3B     C0_TO_F0_DELAY       0.477        15.873  1       
sound_out/n8                                              NET DELAY            0.305        16.178  1       
sound_out/counter_31__I_0_i10_3_lut/C->sound_out/counter_31__I_0_i10_3_lut/Z
                                          SLICE_R6C3B     C1_TO_F1_DELAY       0.477        16.655  1       
sound_out/n10                                             NET DELAY            0.305        16.960  1       
sound_out/counter_31__I_0_i12_3_lut/C->sound_out/counter_31__I_0_i12_3_lut/Z
                                          SLICE_R6C3C     C0_TO_F0_DELAY       0.477        17.437  1       
sound_out/n12                                             NET DELAY            0.305        17.742  1       
sound_out/counter_31__I_0_i14_3_lut/C->sound_out/counter_31__I_0_i14_3_lut/Z
                                          SLICE_R6C3C     C1_TO_F1_DELAY       0.477        18.219  1       
sound_out/n14                                             NET DELAY            0.305        18.524  1       
sound_out/counter_31__I_0_i16_3_lut/C->sound_out/counter_31__I_0_i16_3_lut/Z
                                          SLICE_R6C3D     C0_TO_F0_DELAY       0.477        19.001  1       
sound_out/n16                                             NET DELAY            0.305        19.306  1       
sound_out/counter_31__I_0_i18_3_lut/C->sound_out/counter_31__I_0_i18_3_lut/Z
                                          SLICE_R6C3D     C1_TO_F1_DELAY       0.477        19.783  1       
sound_out/n18                                             NET DELAY            0.305        20.088  1       
sound_out/counter_31__I_0_i20_3_lut/C->sound_out/counter_31__I_0_i20_3_lut/Z
                                          SLICE_R6C4A     C0_TO_F0_DELAY       0.477        20.565  1       
sound_out/n20_adj_179                                     NET DELAY            0.305        20.870  1       
sound_out/counter_31__I_0_i22_3_lut/C->sound_out/counter_31__I_0_i22_3_lut/Z
                                          SLICE_R6C4A     C1_TO_F1_DELAY       0.477        21.347  1       
sound_out/n22                                             NET DELAY            0.305        21.652  1       
sound_out/counter_31__I_0_i24_3_lut/C->sound_out/counter_31__I_0_i24_3_lut/Z
                                          SLICE_R6C4B     C0_TO_F0_DELAY       0.477        22.129  1       
sound_out/n24                                             NET DELAY            0.305        22.434  1       
sound_out/counter_31__I_0_i26_3_lut/C->sound_out/counter_31__I_0_i26_3_lut/Z
                                          SLICE_R6C4B     C1_TO_F1_DELAY       0.477        22.911  1       
sound_out/n26                                             NET DELAY            0.305        23.216  1       
sound_out/counter_31__I_0_i28_3_lut/C->sound_out/counter_31__I_0_i28_3_lut/Z
                                          SLICE_R6C4C     C0_TO_F0_DELAY       0.477        23.693  1       
sound_out/n28                                             NET DELAY            0.305        23.998  1       
sound_out/counter_31__I_0_i30_3_lut/C->sound_out/counter_31__I_0_i30_3_lut/Z
                                          SLICE_R6C4C     C1_TO_F1_DELAY       0.477        24.475  1       
sound_out/n30                                             NET DELAY            0.305        24.780  1       
sound_out/counter_31__I_0_i32_3_lut/C->sound_out/counter_31__I_0_i32_3_lut/Z
                                          SLICE_R6C4D     C0_TO_F0_DELAY       0.477        25.257  1       
sound_out/n32                                             NET DELAY            0.305        25.562  1       
sound_out/counter_31__I_0_i34_3_lut/C->sound_out/counter_31__I_0_i34_3_lut/Z
                                          SLICE_R6C4D     C1_TO_F1_DELAY       0.477        26.039  1       
sound_out/n34                                             NET DELAY            0.305        26.344  1       
sound_out/counter_31__I_0_i36_3_lut/C->sound_out/counter_31__I_0_i36_3_lut/Z
                                          SLICE_R6C5A     C0_TO_F0_DELAY       0.477        26.821  1       
sound_out/n36                                             NET DELAY            0.305        27.126  1       
sound_out/counter_31__I_0_i38_3_lut/C->sound_out/counter_31__I_0_i38_3_lut/Z
                                          SLICE_R6C5A     C1_TO_F1_DELAY       0.477        27.603  1       
sound_out/n38                                             NET DELAY            0.305        27.908  1       
sound_out/counter_31__I_0_i40_3_lut/C->sound_out/counter_31__I_0_i40_3_lut/Z
                                          SLICE_R6C5B     C0_TO_F0_DELAY       0.477        28.385  1       
sound_out/n40                                             NET DELAY            0.305        28.690  1       
sound_out/i1010_4_lut/C->sound_out/i1010_4_lut/Z
                                          SLICE_R6C5B     C1_TO_F1_DELAY       0.477        29.167  2       
sound_out/sample_N_171                                    NET DELAY            0.305        29.472  1       
sound_out/i547_2_lut/C->sound_out/i547_2_lut/Z
                                          SLICE_R6C5C     C0_TO_F0_DELAY       0.450        29.922  17      
sound_out/n724                                            NET DELAY            2.146        32.068  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/get_frequency/mux_23/RDATA1
Path End         : {sound_out/counter_196__i7/SR   sound_out/counter_196__i8/SR}
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 22
Delay Ratio      : 47.9% (route), 52.1% (logic)
Clock Skew       : -5.117 ns
Setup Constraint : 0.251 ns 
Path Slack       : -26.836 ns  (Failed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#92)   1895.833
+ Destination Clock Source Latency                                            0.000
- Destination Clock Uncertainty                                               0.000
+ Destination Clock Path Delay                                                5.510
- Setup Time                                                                  0.530
------------------------------------------------------------------------   --------
End-of-path required time( ns )                                            1900.813

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#60)   1895.582
+ Master Clock Source Latency                                                     0.000
+ Source Clock Path Delay                                                        10.627
+ Data Path Delay                                                                21.441
----------------------------------------------------------------------------   --------
End-of-path arrival time( ns )                                                 1927.650

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
sound_out/get_frequency/mux_23/RCLK->sound_out/get_frequency/mux_23/RDATA1
                                          EBR_EBR_R7C2    RCLK_TO_RDATA_DELAY  1.179        11.806  1       
sound_out/frequency[1]                                    NET DELAY            2.026        13.832  1       
sound_out/counter_31__I_0_i4_4_lut/C->sound_out/counter_31__I_0_i4_4_lut/Z
                                          SLICE_R6C3A     C0_TO_F0_DELAY       0.477        14.309  1       
sound_out/n4                                              NET DELAY            0.305        14.614  1       
sound_out/counter_31__I_0_i6_3_lut/C->sound_out/counter_31__I_0_i6_3_lut/Z
                                          SLICE_R6C3A     C1_TO_F1_DELAY       0.477        15.091  1       
sound_out/n6                                              NET DELAY            0.305        15.396  1       
sound_out/counter_31__I_0_i8_3_lut/C->sound_out/counter_31__I_0_i8_3_lut/Z
                                          SLICE_R6C3B     C0_TO_F0_DELAY       0.477        15.873  1       
sound_out/n8                                              NET DELAY            0.305        16.178  1       
sound_out/counter_31__I_0_i10_3_lut/C->sound_out/counter_31__I_0_i10_3_lut/Z
                                          SLICE_R6C3B     C1_TO_F1_DELAY       0.477        16.655  1       
sound_out/n10                                             NET DELAY            0.305        16.960  1       
sound_out/counter_31__I_0_i12_3_lut/C->sound_out/counter_31__I_0_i12_3_lut/Z
                                          SLICE_R6C3C     C0_TO_F0_DELAY       0.477        17.437  1       
sound_out/n12                                             NET DELAY            0.305        17.742  1       
sound_out/counter_31__I_0_i14_3_lut/C->sound_out/counter_31__I_0_i14_3_lut/Z
                                          SLICE_R6C3C     C1_TO_F1_DELAY       0.477        18.219  1       
sound_out/n14                                             NET DELAY            0.305        18.524  1       
sound_out/counter_31__I_0_i16_3_lut/C->sound_out/counter_31__I_0_i16_3_lut/Z
                                          SLICE_R6C3D     C0_TO_F0_DELAY       0.477        19.001  1       
sound_out/n16                                             NET DELAY            0.305        19.306  1       
sound_out/counter_31__I_0_i18_3_lut/C->sound_out/counter_31__I_0_i18_3_lut/Z
                                          SLICE_R6C3D     C1_TO_F1_DELAY       0.477        19.783  1       
sound_out/n18                                             NET DELAY            0.305        20.088  1       
sound_out/counter_31__I_0_i20_3_lut/C->sound_out/counter_31__I_0_i20_3_lut/Z
                                          SLICE_R6C4A     C0_TO_F0_DELAY       0.477        20.565  1       
sound_out/n20_adj_179                                     NET DELAY            0.305        20.870  1       
sound_out/counter_31__I_0_i22_3_lut/C->sound_out/counter_31__I_0_i22_3_lut/Z
                                          SLICE_R6C4A     C1_TO_F1_DELAY       0.477        21.347  1       
sound_out/n22                                             NET DELAY            0.305        21.652  1       
sound_out/counter_31__I_0_i24_3_lut/C->sound_out/counter_31__I_0_i24_3_lut/Z
                                          SLICE_R6C4B     C0_TO_F0_DELAY       0.477        22.129  1       
sound_out/n24                                             NET DELAY            0.305        22.434  1       
sound_out/counter_31__I_0_i26_3_lut/C->sound_out/counter_31__I_0_i26_3_lut/Z
                                          SLICE_R6C4B     C1_TO_F1_DELAY       0.477        22.911  1       
sound_out/n26                                             NET DELAY            0.305        23.216  1       
sound_out/counter_31__I_0_i28_3_lut/C->sound_out/counter_31__I_0_i28_3_lut/Z
                                          SLICE_R6C4C     C0_TO_F0_DELAY       0.477        23.693  1       
sound_out/n28                                             NET DELAY            0.305        23.998  1       
sound_out/counter_31__I_0_i30_3_lut/C->sound_out/counter_31__I_0_i30_3_lut/Z
                                          SLICE_R6C4C     C1_TO_F1_DELAY       0.477        24.475  1       
sound_out/n30                                             NET DELAY            0.305        24.780  1       
sound_out/counter_31__I_0_i32_3_lut/C->sound_out/counter_31__I_0_i32_3_lut/Z
                                          SLICE_R6C4D     C0_TO_F0_DELAY       0.477        25.257  1       
sound_out/n32                                             NET DELAY            0.305        25.562  1       
sound_out/counter_31__I_0_i34_3_lut/C->sound_out/counter_31__I_0_i34_3_lut/Z
                                          SLICE_R6C4D     C1_TO_F1_DELAY       0.477        26.039  1       
sound_out/n34                                             NET DELAY            0.305        26.344  1       
sound_out/counter_31__I_0_i36_3_lut/C->sound_out/counter_31__I_0_i36_3_lut/Z
                                          SLICE_R6C5A     C0_TO_F0_DELAY       0.477        26.821  1       
sound_out/n36                                             NET DELAY            0.305        27.126  1       
sound_out/counter_31__I_0_i38_3_lut/C->sound_out/counter_31__I_0_i38_3_lut/Z
                                          SLICE_R6C5A     C1_TO_F1_DELAY       0.477        27.603  1       
sound_out/n38                                             NET DELAY            0.305        27.908  1       
sound_out/counter_31__I_0_i40_3_lut/C->sound_out/counter_31__I_0_i40_3_lut/Z
                                          SLICE_R6C5B     C0_TO_F0_DELAY       0.477        28.385  1       
sound_out/n40                                             NET DELAY            0.305        28.690  1       
sound_out/i1010_4_lut/C->sound_out/i1010_4_lut/Z
                                          SLICE_R6C5B     C1_TO_F1_DELAY       0.477        29.167  2       
sound_out/sample_N_171                                    NET DELAY            0.305        29.472  1       
sound_out/i547_2_lut/C->sound_out/i547_2_lut/Z
                                          SLICE_R6C5C     C0_TO_F0_DELAY       0.450        29.922  17      
sound_out/n724                                            NET DELAY            2.146        32.068  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/get_frequency/mux_23/RDATA1
Path End         : {sound_out/counter_196__i13/SR   sound_out/counter_196__i14/SR}
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 22
Delay Ratio      : 47.9% (route), 52.1% (logic)
Clock Skew       : -5.117 ns
Setup Constraint : 0.251 ns 
Path Slack       : -26.836 ns  (Failed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#92)   1895.833
+ Destination Clock Source Latency                                            0.000
- Destination Clock Uncertainty                                               0.000
+ Destination Clock Path Delay                                                5.510
- Setup Time                                                                  0.530
------------------------------------------------------------------------   --------
End-of-path required time( ns )                                            1900.813

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#60)   1895.582
+ Master Clock Source Latency                                                     0.000
+ Source Clock Path Delay                                                        10.627
+ Data Path Delay                                                                21.441
----------------------------------------------------------------------------   --------
End-of-path arrival time( ns )                                                 1927.650

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
sound_out/get_frequency/mux_23/RCLK->sound_out/get_frequency/mux_23/RDATA1
                                          EBR_EBR_R7C2    RCLK_TO_RDATA_DELAY  1.179        11.806  1       
sound_out/frequency[1]                                    NET DELAY            2.026        13.832  1       
sound_out/counter_31__I_0_i4_4_lut/C->sound_out/counter_31__I_0_i4_4_lut/Z
                                          SLICE_R6C3A     C0_TO_F0_DELAY       0.477        14.309  1       
sound_out/n4                                              NET DELAY            0.305        14.614  1       
sound_out/counter_31__I_0_i6_3_lut/C->sound_out/counter_31__I_0_i6_3_lut/Z
                                          SLICE_R6C3A     C1_TO_F1_DELAY       0.477        15.091  1       
sound_out/n6                                              NET DELAY            0.305        15.396  1       
sound_out/counter_31__I_0_i8_3_lut/C->sound_out/counter_31__I_0_i8_3_lut/Z
                                          SLICE_R6C3B     C0_TO_F0_DELAY       0.477        15.873  1       
sound_out/n8                                              NET DELAY            0.305        16.178  1       
sound_out/counter_31__I_0_i10_3_lut/C->sound_out/counter_31__I_0_i10_3_lut/Z
                                          SLICE_R6C3B     C1_TO_F1_DELAY       0.477        16.655  1       
sound_out/n10                                             NET DELAY            0.305        16.960  1       
sound_out/counter_31__I_0_i12_3_lut/C->sound_out/counter_31__I_0_i12_3_lut/Z
                                          SLICE_R6C3C     C0_TO_F0_DELAY       0.477        17.437  1       
sound_out/n12                                             NET DELAY            0.305        17.742  1       
sound_out/counter_31__I_0_i14_3_lut/C->sound_out/counter_31__I_0_i14_3_lut/Z
                                          SLICE_R6C3C     C1_TO_F1_DELAY       0.477        18.219  1       
sound_out/n14                                             NET DELAY            0.305        18.524  1       
sound_out/counter_31__I_0_i16_3_lut/C->sound_out/counter_31__I_0_i16_3_lut/Z
                                          SLICE_R6C3D     C0_TO_F0_DELAY       0.477        19.001  1       
sound_out/n16                                             NET DELAY            0.305        19.306  1       
sound_out/counter_31__I_0_i18_3_lut/C->sound_out/counter_31__I_0_i18_3_lut/Z
                                          SLICE_R6C3D     C1_TO_F1_DELAY       0.477        19.783  1       
sound_out/n18                                             NET DELAY            0.305        20.088  1       
sound_out/counter_31__I_0_i20_3_lut/C->sound_out/counter_31__I_0_i20_3_lut/Z
                                          SLICE_R6C4A     C0_TO_F0_DELAY       0.477        20.565  1       
sound_out/n20_adj_179                                     NET DELAY            0.305        20.870  1       
sound_out/counter_31__I_0_i22_3_lut/C->sound_out/counter_31__I_0_i22_3_lut/Z
                                          SLICE_R6C4A     C1_TO_F1_DELAY       0.477        21.347  1       
sound_out/n22                                             NET DELAY            0.305        21.652  1       
sound_out/counter_31__I_0_i24_3_lut/C->sound_out/counter_31__I_0_i24_3_lut/Z
                                          SLICE_R6C4B     C0_TO_F0_DELAY       0.477        22.129  1       
sound_out/n24                                             NET DELAY            0.305        22.434  1       
sound_out/counter_31__I_0_i26_3_lut/C->sound_out/counter_31__I_0_i26_3_lut/Z
                                          SLICE_R6C4B     C1_TO_F1_DELAY       0.477        22.911  1       
sound_out/n26                                             NET DELAY            0.305        23.216  1       
sound_out/counter_31__I_0_i28_3_lut/C->sound_out/counter_31__I_0_i28_3_lut/Z
                                          SLICE_R6C4C     C0_TO_F0_DELAY       0.477        23.693  1       
sound_out/n28                                             NET DELAY            0.305        23.998  1       
sound_out/counter_31__I_0_i30_3_lut/C->sound_out/counter_31__I_0_i30_3_lut/Z
                                          SLICE_R6C4C     C1_TO_F1_DELAY       0.477        24.475  1       
sound_out/n30                                             NET DELAY            0.305        24.780  1       
sound_out/counter_31__I_0_i32_3_lut/C->sound_out/counter_31__I_0_i32_3_lut/Z
                                          SLICE_R6C4D     C0_TO_F0_DELAY       0.477        25.257  1       
sound_out/n32                                             NET DELAY            0.305        25.562  1       
sound_out/counter_31__I_0_i34_3_lut/C->sound_out/counter_31__I_0_i34_3_lut/Z
                                          SLICE_R6C4D     C1_TO_F1_DELAY       0.477        26.039  1       
sound_out/n34                                             NET DELAY            0.305        26.344  1       
sound_out/counter_31__I_0_i36_3_lut/C->sound_out/counter_31__I_0_i36_3_lut/Z
                                          SLICE_R6C5A     C0_TO_F0_DELAY       0.477        26.821  1       
sound_out/n36                                             NET DELAY            0.305        27.126  1       
sound_out/counter_31__I_0_i38_3_lut/C->sound_out/counter_31__I_0_i38_3_lut/Z
                                          SLICE_R6C5A     C1_TO_F1_DELAY       0.477        27.603  1       
sound_out/n38                                             NET DELAY            0.305        27.908  1       
sound_out/counter_31__I_0_i40_3_lut/C->sound_out/counter_31__I_0_i40_3_lut/Z
                                          SLICE_R6C5B     C0_TO_F0_DELAY       0.477        28.385  1       
sound_out/n40                                             NET DELAY            0.305        28.690  1       
sound_out/i1010_4_lut/C->sound_out/i1010_4_lut/Z
                                          SLICE_R6C5B     C1_TO_F1_DELAY       0.477        29.167  2       
sound_out/sample_N_171                                    NET DELAY            0.305        29.472  1       
sound_out/i547_2_lut/C->sound_out/i547_2_lut/Z
                                          SLICE_R6C5C     C0_TO_F0_DELAY       0.450        29.922  17      
sound_out/n724                                            NET DELAY            2.146        32.068  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/get_frequency/mux_23/RDATA1
Path End         : {sound_out/counter_196__i21/SR   sound_out/counter_196__i22/SR}
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 22
Delay Ratio      : 47.9% (route), 52.1% (logic)
Clock Skew       : -5.117 ns
Setup Constraint : 0.251 ns 
Path Slack       : -26.836 ns  (Failed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#92)   1895.833
+ Destination Clock Source Latency                                            0.000
- Destination Clock Uncertainty                                               0.000
+ Destination Clock Path Delay                                                5.510
- Setup Time                                                                  0.530
------------------------------------------------------------------------   --------
End-of-path required time( ns )                                            1900.813

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#60)   1895.582
+ Master Clock Source Latency                                                     0.000
+ Source Clock Path Delay                                                        10.627
+ Data Path Delay                                                                21.441
----------------------------------------------------------------------------   --------
End-of-path arrival time( ns )                                                 1927.650

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
sound_out/get_frequency/mux_23/RCLK->sound_out/get_frequency/mux_23/RDATA1
                                          EBR_EBR_R7C2    RCLK_TO_RDATA_DELAY  1.179        11.806  1       
sound_out/frequency[1]                                    NET DELAY            2.026        13.832  1       
sound_out/counter_31__I_0_i4_4_lut/C->sound_out/counter_31__I_0_i4_4_lut/Z
                                          SLICE_R6C3A     C0_TO_F0_DELAY       0.477        14.309  1       
sound_out/n4                                              NET DELAY            0.305        14.614  1       
sound_out/counter_31__I_0_i6_3_lut/C->sound_out/counter_31__I_0_i6_3_lut/Z
                                          SLICE_R6C3A     C1_TO_F1_DELAY       0.477        15.091  1       
sound_out/n6                                              NET DELAY            0.305        15.396  1       
sound_out/counter_31__I_0_i8_3_lut/C->sound_out/counter_31__I_0_i8_3_lut/Z
                                          SLICE_R6C3B     C0_TO_F0_DELAY       0.477        15.873  1       
sound_out/n8                                              NET DELAY            0.305        16.178  1       
sound_out/counter_31__I_0_i10_3_lut/C->sound_out/counter_31__I_0_i10_3_lut/Z
                                          SLICE_R6C3B     C1_TO_F1_DELAY       0.477        16.655  1       
sound_out/n10                                             NET DELAY            0.305        16.960  1       
sound_out/counter_31__I_0_i12_3_lut/C->sound_out/counter_31__I_0_i12_3_lut/Z
                                          SLICE_R6C3C     C0_TO_F0_DELAY       0.477        17.437  1       
sound_out/n12                                             NET DELAY            0.305        17.742  1       
sound_out/counter_31__I_0_i14_3_lut/C->sound_out/counter_31__I_0_i14_3_lut/Z
                                          SLICE_R6C3C     C1_TO_F1_DELAY       0.477        18.219  1       
sound_out/n14                                             NET DELAY            0.305        18.524  1       
sound_out/counter_31__I_0_i16_3_lut/C->sound_out/counter_31__I_0_i16_3_lut/Z
                                          SLICE_R6C3D     C0_TO_F0_DELAY       0.477        19.001  1       
sound_out/n16                                             NET DELAY            0.305        19.306  1       
sound_out/counter_31__I_0_i18_3_lut/C->sound_out/counter_31__I_0_i18_3_lut/Z
                                          SLICE_R6C3D     C1_TO_F1_DELAY       0.477        19.783  1       
sound_out/n18                                             NET DELAY            0.305        20.088  1       
sound_out/counter_31__I_0_i20_3_lut/C->sound_out/counter_31__I_0_i20_3_lut/Z
                                          SLICE_R6C4A     C0_TO_F0_DELAY       0.477        20.565  1       
sound_out/n20_adj_179                                     NET DELAY            0.305        20.870  1       
sound_out/counter_31__I_0_i22_3_lut/C->sound_out/counter_31__I_0_i22_3_lut/Z
                                          SLICE_R6C4A     C1_TO_F1_DELAY       0.477        21.347  1       
sound_out/n22                                             NET DELAY            0.305        21.652  1       
sound_out/counter_31__I_0_i24_3_lut/C->sound_out/counter_31__I_0_i24_3_lut/Z
                                          SLICE_R6C4B     C0_TO_F0_DELAY       0.477        22.129  1       
sound_out/n24                                             NET DELAY            0.305        22.434  1       
sound_out/counter_31__I_0_i26_3_lut/C->sound_out/counter_31__I_0_i26_3_lut/Z
                                          SLICE_R6C4B     C1_TO_F1_DELAY       0.477        22.911  1       
sound_out/n26                                             NET DELAY            0.305        23.216  1       
sound_out/counter_31__I_0_i28_3_lut/C->sound_out/counter_31__I_0_i28_3_lut/Z
                                          SLICE_R6C4C     C0_TO_F0_DELAY       0.477        23.693  1       
sound_out/n28                                             NET DELAY            0.305        23.998  1       
sound_out/counter_31__I_0_i30_3_lut/C->sound_out/counter_31__I_0_i30_3_lut/Z
                                          SLICE_R6C4C     C1_TO_F1_DELAY       0.477        24.475  1       
sound_out/n30                                             NET DELAY            0.305        24.780  1       
sound_out/counter_31__I_0_i32_3_lut/C->sound_out/counter_31__I_0_i32_3_lut/Z
                                          SLICE_R6C4D     C0_TO_F0_DELAY       0.477        25.257  1       
sound_out/n32                                             NET DELAY            0.305        25.562  1       
sound_out/counter_31__I_0_i34_3_lut/C->sound_out/counter_31__I_0_i34_3_lut/Z
                                          SLICE_R6C4D     C1_TO_F1_DELAY       0.477        26.039  1       
sound_out/n34                                             NET DELAY            0.305        26.344  1       
sound_out/counter_31__I_0_i36_3_lut/C->sound_out/counter_31__I_0_i36_3_lut/Z
                                          SLICE_R6C5A     C0_TO_F0_DELAY       0.477        26.821  1       
sound_out/n36                                             NET DELAY            0.305        27.126  1       
sound_out/counter_31__I_0_i38_3_lut/C->sound_out/counter_31__I_0_i38_3_lut/Z
                                          SLICE_R6C5A     C1_TO_F1_DELAY       0.477        27.603  1       
sound_out/n38                                             NET DELAY            0.305        27.908  1       
sound_out/counter_31__I_0_i40_3_lut/C->sound_out/counter_31__I_0_i40_3_lut/Z
                                          SLICE_R6C5B     C0_TO_F0_DELAY       0.477        28.385  1       
sound_out/n40                                             NET DELAY            0.305        28.690  1       
sound_out/i1010_4_lut/C->sound_out/i1010_4_lut/Z
                                          SLICE_R6C5B     C1_TO_F1_DELAY       0.477        29.167  2       
sound_out/sample_N_171                                    NET DELAY            0.305        29.472  1       
sound_out/i547_2_lut/C->sound_out/i547_2_lut/Z
                                          SLICE_R6C5C     C0_TO_F0_DELAY       0.450        29.922  17      
sound_out/n724                                            NET DELAY            2.146        32.068  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_SetupDetailedConstraint_2"></A><A href=#Timing_rpt_SetupSummaryConstraint_2>4.1.2  Setup path details for constraint: create_generated_clock -name {baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 83 -divide_by 128 [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
77 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : EBR
MPW Pin          : RCLK
MPW Period       : 1.34 ns
Clock Period     : 32.1285 ns
Period margin    : 30.7885 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/clock_counter_i0_i7/Q
Path End         : midi_in/clock_counter_i0_i9/SR
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 5
Delay Ratio      : 82.9% (route), 17.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 32.128 ns 
Path Slack       : 12.884 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    32.128
+ Master Clock Source Latency                                                        0.000
- Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      10.627
- Setup Time                                                                         0.530
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     42.225

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     10.627
+ Data Path Delay                                                             18.714
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                29.341

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
midi_in/clock_counter_i0_i7/CK->midi_in/clock_counter_i0_i7/Q
                                          SLICE_R11C9A    CLK_TO_Q0_DELAY  1.391        12.018  4       
midi_in/clock_counter[7]_2                                NET DELAY        2.146        14.164  1       
midi_in/i1029_2_lut/A->midi_in/i1029_2_lut/Z
                                          SLICE_R11C9B    A0_TO_F0_DELAY   0.450        14.614  1       
midi_in/n1205                                             NET DELAY        2.768        17.382  1       
midi_in/i1_4_lut/D->midi_in/i1_4_lut/Z    SLICE_R11C7A    D1_TO_F1_DELAY   0.450        17.832  4       
midi_in/n604                                              NET DELAY        2.490        20.322  1       
midi_in/i1966_2_lut_3_lut_4_lut/B->midi_in/i1966_2_lut_3_lut_4_lut/Z
                                          SLICE_R10C7C    B0_TO_F0_DELAY   0.450        20.772  11      
midi_in/n661                                              NET DELAY        4.265        25.037  1       
midi_in/i1968_3_lut/A->midi_in/i1968_3_lut/Z
                                          SLICE_R11C8B    A0_TO_F0_DELAY   0.450        25.487  3       
midi_in/n733                                              NET DELAY        3.854        29.341  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/clock_counter_i0_i7/Q
Path End         : midi_in/clock_counter_i0_i3/SR
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 5
Delay Ratio      : 81.9% (route), 18.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 32.128 ns 
Path Slack       : 13.996 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    32.128
+ Master Clock Source Latency                                                        0.000
- Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      10.627
- Setup Time                                                                         0.530
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     42.225

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     10.627
+ Data Path Delay                                                             17.602
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                28.229

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
midi_in/clock_counter_i0_i7/CK->midi_in/clock_counter_i0_i7/Q
                                          SLICE_R11C9A    CLK_TO_Q0_DELAY  1.391        12.018  4       
midi_in/clock_counter[7]_2                                NET DELAY        2.146        14.164  1       
midi_in/i1029_2_lut/A->midi_in/i1029_2_lut/Z
                                          SLICE_R11C9B    A0_TO_F0_DELAY   0.450        14.614  1       
midi_in/n1205                                             NET DELAY        2.768        17.382  1       
midi_in/i1_4_lut/D->midi_in/i1_4_lut/Z    SLICE_R11C7A    D1_TO_F1_DELAY   0.450        17.832  4       
midi_in/n604                                              NET DELAY        2.490        20.322  1       
midi_in/i1966_2_lut_3_lut_4_lut/B->midi_in/i1966_2_lut_3_lut_4_lut/Z
                                          SLICE_R10C7C    B0_TO_F0_DELAY   0.450        20.772  11      
midi_in/n661                                              NET DELAY        4.265        25.037  1       
midi_in/i1968_3_lut/A->midi_in/i1968_3_lut/Z
                                          SLICE_R11C8B    A0_TO_F0_DELAY   0.450        25.487  3       
midi_in/n733                                              NET DELAY        2.742        28.229  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/clock_counter_i0_i7/Q
Path End         : midi_in/clock_counter_i0_i2/SR
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 5
Delay Ratio      : 81.9% (route), 18.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 32.128 ns 
Path Slack       : 13.996 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    32.128
+ Master Clock Source Latency                                                        0.000
- Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      10.627
- Setup Time                                                                         0.530
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     42.225

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     10.627
+ Data Path Delay                                                             17.602
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                28.229

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
midi_in/clock_counter_i0_i7/CK->midi_in/clock_counter_i0_i7/Q
                                          SLICE_R11C9A    CLK_TO_Q0_DELAY  1.391        12.018  4       
midi_in/clock_counter[7]_2                                NET DELAY        2.146        14.164  1       
midi_in/i1029_2_lut/A->midi_in/i1029_2_lut/Z
                                          SLICE_R11C9B    A0_TO_F0_DELAY   0.450        14.614  1       
midi_in/n1205                                             NET DELAY        2.768        17.382  1       
midi_in/i1_4_lut/D->midi_in/i1_4_lut/Z    SLICE_R11C7A    D1_TO_F1_DELAY   0.450        17.832  4       
midi_in/n604                                              NET DELAY        2.490        20.322  1       
midi_in/i1966_2_lut_3_lut_4_lut/B->midi_in/i1966_2_lut_3_lut_4_lut/Z
                                          SLICE_R10C7C    B0_TO_F0_DELAY   0.450        20.772  11      
midi_in/n661                                              NET DELAY        4.265        25.037  1       
midi_in/i1968_3_lut/A->midi_in/i1968_3_lut/Z
                                          SLICE_R11C8B    A0_TO_F0_DELAY   0.450        25.487  3       
midi_in/n733                                              NET DELAY        2.742        28.229  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/clock_counter_i0_i7/Q
Path End         : midi_in/tracker_i0/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 6
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 32.128 ns 
Path Slack       : 14.487 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    32.128
+ Master Clock Source Latency                                                        0.000
- Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      10.627
- Setup Time                                                                         0.199
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     42.556

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     10.627
+ Data Path Delay                                                             17.442
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                28.069

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
midi_in/clock_counter_i0_i7/CK->midi_in/clock_counter_i0_i7/Q
                                          SLICE_R11C9A    CLK_TO_Q0_DELAY  1.391        12.018  4       
midi_in/clock_counter[7]_2                                NET DELAY        2.146        14.164  1       
midi_in/i1029_2_lut/A->midi_in/i1029_2_lut/Z
                                          SLICE_R11C9B    A0_TO_F0_DELAY   0.450        14.614  1       
midi_in/n1205                                             NET DELAY        2.768        17.382  1       
midi_in/i1_4_lut/D->midi_in/i1_4_lut/Z    SLICE_R11C7A    D1_TO_F1_DELAY   0.450        17.832  4       
midi_in/n604                                              NET DELAY        2.556        20.388  1       
midi_in/i2_3_lut/A->midi_in/i2_3_lut/Z    SLICE_R10C8C    A1_TO_F1_DELAY   0.450        20.838  5       
midi_in/n19                                               NET DELAY        3.152        23.990  1       
midi_in/i290_3_lut_4_lut/A->midi_in/i290_3_lut_4_lut/Z
                                          SLICE_R11C7B    A1_TO_F1_DELAY   0.450        24.440  1       
midi_in/n1_adj_176                                        NET DELAY        3.152        27.592  1       
midi_in/tracker_1__I_0_69_Mux_0_i3_3_lut/A->midi_in/tracker_1__I_0_69_Mux_0_i3_3_lut/Z
                                          SLICE_R11C6A    A0_TO_F0_DELAY   0.477        28.069  1       
midi_in/tracker_1__N_9[0]                                 NET DELAY        0.000        28.069  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/clock_counter_i0_i7/Q
Path End         : midi_in/byte_sig_i7/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 6
Delay Ratio      : 78.2% (route), 21.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 32.128 ns 
Path Slack       : 15.083 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    32.128
+ Master Clock Source Latency                                                        0.000
- Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      10.627
- Setup Time                                                                         0.199
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     42.556

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     10.627
+ Data Path Delay                                                             16.846
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                27.473

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
midi_in/clock_counter_i0_i7/CK->midi_in/clock_counter_i0_i7/Q
                                          SLICE_R11C9A    CLK_TO_Q0_DELAY  1.391        12.018  4       
midi_in/clock_counter[7]_2                                NET DELAY        2.146        14.164  1       
midi_in/i1029_2_lut/A->midi_in/i1029_2_lut/Z
                                          SLICE_R11C9B    A0_TO_F0_DELAY   0.450        14.614  1       
midi_in/n1205                                             NET DELAY        2.768        17.382  1       
midi_in/i1_4_lut/D->midi_in/i1_4_lut/Z    SLICE_R11C7A    D1_TO_F1_DELAY   0.450        17.832  4       
midi_in/n604                                              NET DELAY        2.556        20.388  1       
midi_in/i2_3_lut/A->midi_in/i2_3_lut/Z    SLICE_R10C8C    A1_TO_F1_DELAY   0.450        20.838  5       
midi_in/n19                                               NET DELAY        2.556        23.394  1       
midi_in/i1_2_lut_4_lut/A->midi_in/i1_2_lut_4_lut/Z
                                          SLICE_R10C8C    A0_TO_F0_DELAY   0.450        23.844  4       
n627                                                      NET DELAY        3.152        26.996  1       
i630_4_lut/A->i630_4_lut/Z                SLICE_R9C6D     A0_TO_F0_DELAY   0.477        27.473  1       
n807                                                      NET DELAY        0.000        27.473  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/clock_counter_i0_i7/Q
Path End         : midi_in/byte_sig_i5/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 6
Delay Ratio      : 78.2% (route), 21.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 32.128 ns 
Path Slack       : 15.083 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    32.128
+ Master Clock Source Latency                                                        0.000
- Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      10.627
- Setup Time                                                                         0.199
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     42.556

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     10.627
+ Data Path Delay                                                             16.846
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                27.473

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
midi_in/clock_counter_i0_i7/CK->midi_in/clock_counter_i0_i7/Q
                                          SLICE_R11C9A    CLK_TO_Q0_DELAY  1.391        12.018  4       
midi_in/clock_counter[7]_2                                NET DELAY        2.146        14.164  1       
midi_in/i1029_2_lut/A->midi_in/i1029_2_lut/Z
                                          SLICE_R11C9B    A0_TO_F0_DELAY   0.450        14.614  1       
midi_in/n1205                                             NET DELAY        2.768        17.382  1       
midi_in/i1_4_lut/D->midi_in/i1_4_lut/Z    SLICE_R11C7A    D1_TO_F1_DELAY   0.450        17.832  4       
midi_in/n604                                              NET DELAY        2.556        20.388  1       
midi_in/i2_3_lut/A->midi_in/i2_3_lut/Z    SLICE_R10C8C    A1_TO_F1_DELAY   0.450        20.838  5       
midi_in/n19                                               NET DELAY        2.556        23.394  1       
midi_in/i1_2_lut_4_lut/A->midi_in/i1_2_lut_4_lut/Z
                                          SLICE_R10C8C    A0_TO_F0_DELAY   0.450        23.844  4       
n627                                                      NET DELAY        3.152        26.996  1       
i628_4_lut/A->i628_4_lut/Z                SLICE_R9C5D     A0_TO_F0_DELAY   0.477        27.473  1       
n805                                                      NET DELAY        0.000        27.473  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/clock_counter_i0_i7/Q
Path End         : midi_in/byte_sig_i3/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 6
Delay Ratio      : 78.2% (route), 21.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 32.128 ns 
Path Slack       : 15.083 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    32.128
+ Master Clock Source Latency                                                        0.000
- Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      10.627
- Setup Time                                                                         0.199
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     42.556

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     10.627
+ Data Path Delay                                                             16.846
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                27.473

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
midi_in/clock_counter_i0_i7/CK->midi_in/clock_counter_i0_i7/Q
                                          SLICE_R11C9A    CLK_TO_Q0_DELAY  1.391        12.018  4       
midi_in/clock_counter[7]_2                                NET DELAY        2.146        14.164  1       
midi_in/i1029_2_lut/A->midi_in/i1029_2_lut/Z
                                          SLICE_R11C9B    A0_TO_F0_DELAY   0.450        14.614  1       
midi_in/n1205                                             NET DELAY        2.768        17.382  1       
midi_in/i1_4_lut/D->midi_in/i1_4_lut/Z    SLICE_R11C7A    D1_TO_F1_DELAY   0.450        17.832  4       
midi_in/n604                                              NET DELAY        2.556        20.388  1       
midi_in/i2_3_lut/A->midi_in/i2_3_lut/Z    SLICE_R10C8C    A1_TO_F1_DELAY   0.450        20.838  5       
midi_in/n19                                               NET DELAY        2.556        23.394  1       
midi_in/i1_2_lut_4_lut/A->midi_in/i1_2_lut_4_lut/Z
                                          SLICE_R10C8C    A0_TO_F0_DELAY   0.450        23.844  4       
n627                                                      NET DELAY        3.152        26.996  1       
i626_4_lut/A->i626_4_lut/Z                SLICE_R9C6C     A0_TO_F0_DELAY   0.477        27.473  1       
n803                                                      NET DELAY        0.000        27.473  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/clock_counter_i0_i7/Q
Path End         : {midi_in/bit_index_i1/SP   midi_in/bit_index_i2/SP}
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 5
Delay Ratio      : 81.0% (route), 19.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 32.128 ns 
Path Slack       : 15.096 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    32.128
+ Master Clock Source Latency                                                        0.000
- Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      10.627
- Setup Time                                                                         0.199
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     42.556

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     10.627
+ Data Path Delay                                                             16.833
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                27.460

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
midi_in/clock_counter_i0_i7/CK->midi_in/clock_counter_i0_i7/Q
                                          SLICE_R11C9A    CLK_TO_Q0_DELAY  1.391        12.018  4       
midi_in/clock_counter[7]_2                                NET DELAY        2.146        14.164  1       
midi_in/i1029_2_lut/A->midi_in/i1029_2_lut/Z
                                          SLICE_R11C9B    A0_TO_F0_DELAY   0.450        14.614  1       
midi_in/n1205                                             NET DELAY        2.768        17.382  1       
midi_in/i1_4_lut/D->midi_in/i1_4_lut/Z    SLICE_R11C7A    D1_TO_F1_DELAY   0.450        17.832  4       
midi_in/n604                                              NET DELAY        2.556        20.388  1       
midi_in/i2_3_lut/A->midi_in/i2_3_lut/Z    SLICE_R10C8C    A1_TO_F1_DELAY   0.450        20.838  5       
midi_in/n19                                               NET DELAY        2.768        23.606  1       
midi_in/i1_3_lut_4_lut_adj_4/D->midi_in/i1_3_lut_4_lut_adj_4/Z
                                          SLICE_R11C7C    D0_TO_F0_DELAY   0.450        24.056  2       
n659                                                      NET DELAY        3.404        27.460  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/clock_counter_i0_i7/Q
Path End         : midi_in/byte_sig_i1/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 6
Delay Ratio      : 78.1% (route), 21.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 32.128 ns 
Path Slack       : 15.202 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    32.128
+ Master Clock Source Latency                                                        0.000
- Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      10.627
- Setup Time                                                                         0.199
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     42.556

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     10.627
+ Data Path Delay                                                             16.727
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                27.354

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
midi_in/clock_counter_i0_i7/CK->midi_in/clock_counter_i0_i7/Q
                                          SLICE_R11C9A    CLK_TO_Q0_DELAY  1.391        12.018  4       
midi_in/clock_counter[7]_2                                NET DELAY        2.146        14.164  1       
midi_in/i1029_2_lut/A->midi_in/i1029_2_lut/Z
                                          SLICE_R11C9B    A0_TO_F0_DELAY   0.450        14.614  1       
midi_in/n1205                                             NET DELAY        2.768        17.382  1       
midi_in/i1_4_lut/D->midi_in/i1_4_lut/Z    SLICE_R11C7A    D1_TO_F1_DELAY   0.450        17.832  4       
midi_in/n604                                              NET DELAY        2.556        20.388  1       
midi_in/i2_3_lut/A->midi_in/i2_3_lut/Z    SLICE_R10C8C    A1_TO_F1_DELAY   0.450        20.838  5       
midi_in/n19                                               NET DELAY        2.556        23.394  1       
midi_in/i1_2_lut_4_lut/A->midi_in/i1_2_lut_4_lut/Z
                                          SLICE_R10C8C    A0_TO_F0_DELAY   0.450        23.844  4       
n627                                                      NET DELAY        3.033        26.877  1       
i617_4_lut/C->i617_4_lut/Z                SLICE_R9C5C     C0_TO_F0_DELAY   0.477        27.354  1       
n794                                                      NET DELAY        0.000        27.354  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/clock_counter_i0_i7/Q
Path End         : {midi_in/bit_index_i1/SR   midi_in/bit_index_i2/SR}
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 5
Delay Ratio      : 80.5% (route), 19.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 32.128 ns 
Path Slack       : 15.242 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    32.128
+ Master Clock Source Latency                                                        0.000
- Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      10.627
- Setup Time                                                                         0.530
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     42.225

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     10.627
+ Data Path Delay                                                             16.356
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                26.983

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
midi_in/clock_counter_i0_i7/CK->midi_in/clock_counter_i0_i7/Q
                                          SLICE_R11C9A    CLK_TO_Q0_DELAY  1.391        12.018  4       
midi_in/clock_counter[7]_2                                NET DELAY        2.146        14.164  1       
midi_in/i1029_2_lut/A->midi_in/i1029_2_lut/Z
                                          SLICE_R11C9B    A0_TO_F0_DELAY   0.450        14.614  1       
midi_in/n1205                                             NET DELAY        2.768        17.382  1       
midi_in/i1_4_lut/D->midi_in/i1_4_lut/Z    SLICE_R11C7A    D1_TO_F1_DELAY   0.450        17.832  4       
midi_in/n604                                              NET DELAY        2.437        20.269  1       
SLICE_59/C1->SLICE_59/F1                  SLICE_R10C8A    C1_TO_F1_DELAY   0.450        20.719  2       
midi_in/n128                                              NET DELAY        2.556        23.275  1       
midi_in/i1_3_lut_4_lut/A->midi_in/i1_3_lut_4_lut/Z
                                          SLICE_R9C8A     A1_TO_F1_DELAY   0.450        23.725  1       
midi_in/n742                                              NET DELAY        3.258        26.983  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>
<A name="Timing_rpt_HoldDetailedConstraint_1"></A><A href=#Timing_rpt_HoldSummaryConstraint_1>4.2.1  Hold path details for constraint: create_clock -name {baud_sync/lscc_pll_inst/inputclk} -period 20.8333333333333 [get_nets inputclk]</A>
----------------------------------------------------------------------
68 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/counter_196__i31/Q
Path End         : sound_out/counter_196__i31/D
Source Clock     : baud_sync/lscc_pll_inst/inputclk
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)     0.000
+ Destination Clock Source Latency                                          0.000
+ Destination Clock Uncertainty                                             0.000
+ Destination Clock Path Delay                                              5.510
+ Hold Time                                                                -0.000
-----------------------------------------------------------------------   -------
End-of-path required time( ns )                                             5.510

  Source Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)   0.000
+ Source Clock Source Latency                                        0.000
+ Source Clock Path Delay                                            5.510
+ Data Path Delay                                                    3.417
------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                       8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
sound_out/counter_196__i31/CK->sound_out/counter_196__i31/Q
                                          SLICE_R5C7A     CLK_TO_Q0_DELAY  1.391         6.901  2       
sound_out/counter[31]                                     NET DELAY        1.576         8.477  1       
sound_out/counter_196_add_4_33/C0->sound_out/counter_196_add_4_33/S0
                                          SLICE_R5C7A     C0_TO_F0_DELAY   0.450         8.927  1       
sound_out/n133[31]                                        NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/counter_196__i19/Q
Path End         : sound_out/counter_196__i19/D
Source Clock     : baud_sync/lscc_pll_inst/inputclk
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)     0.000
+ Destination Clock Source Latency                                          0.000
+ Destination Clock Uncertainty                                             0.000
+ Destination Clock Path Delay                                              5.510
+ Hold Time                                                                -0.000
-----------------------------------------------------------------------   -------
End-of-path required time( ns )                                             5.510

  Source Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)   0.000
+ Source Clock Source Latency                                        0.000
+ Source Clock Path Delay                                            5.510
+ Data Path Delay                                                    3.417
------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                       8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{sound_out/counter_196__i19/CK   sound_out/counter_196__i20/CK}->sound_out/counter_196__i19/Q
                                          SLICE_R5C5C     CLK_TO_Q0_DELAY  1.391         6.901  2       
sound_out/counter[19]                                     NET DELAY        1.576         8.477  1       
sound_out/counter_196_add_4_21/C0->sound_out/counter_196_add_4_21/S0
                                          SLICE_R5C5C     C0_TO_F0_DELAY   0.450         8.927  1       
sound_out/n133[19]                                        NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/counter_196__i18/Q
Path End         : sound_out/counter_196__i18/D
Source Clock     : baud_sync/lscc_pll_inst/inputclk
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)     0.000
+ Destination Clock Source Latency                                          0.000
+ Destination Clock Uncertainty                                             0.000
+ Destination Clock Path Delay                                              5.510
+ Hold Time                                                                -0.000
-----------------------------------------------------------------------   -------
End-of-path required time( ns )                                             5.510

  Source Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)   0.000
+ Source Clock Source Latency                                        0.000
+ Source Clock Path Delay                                            5.510
+ Data Path Delay                                                    3.417
------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                       8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{sound_out/counter_196__i17/CK   sound_out/counter_196__i18/CK}->sound_out/counter_196__i18/Q
                                          SLICE_R5C5B     CLK_TO_Q1_DELAY  1.391         6.901  2       
sound_out/counter[18]                                     NET DELAY        1.576         8.477  1       
sound_out/counter_196_add_4_19/C1->sound_out/counter_196_add_4_19/S1
                                          SLICE_R5C5B     C1_TO_F1_DELAY   0.450         8.927  1       
sound_out/n133[18]                                        NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/counter_196__i17/Q
Path End         : sound_out/counter_196__i17/D
Source Clock     : baud_sync/lscc_pll_inst/inputclk
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)     0.000
+ Destination Clock Source Latency                                          0.000
+ Destination Clock Uncertainty                                             0.000
+ Destination Clock Path Delay                                              5.510
+ Hold Time                                                                -0.000
-----------------------------------------------------------------------   -------
End-of-path required time( ns )                                             5.510

  Source Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)   0.000
+ Source Clock Source Latency                                        0.000
+ Source Clock Path Delay                                            5.510
+ Data Path Delay                                                    3.417
------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                       8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{sound_out/counter_196__i17/CK   sound_out/counter_196__i18/CK}->sound_out/counter_196__i17/Q
                                          SLICE_R5C5B     CLK_TO_Q0_DELAY  1.391         6.901  2       
sound_out/counter[17]                                     NET DELAY        1.576         8.477  1       
sound_out/counter_196_add_4_19/C0->sound_out/counter_196_add_4_19/S0
                                          SLICE_R5C5B     C0_TO_F0_DELAY   0.450         8.927  1       
sound_out/n133[17]                                        NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/counter_196__i21/Q
Path End         : sound_out/counter_196__i21/D
Source Clock     : baud_sync/lscc_pll_inst/inputclk
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)     0.000
+ Destination Clock Source Latency                                          0.000
+ Destination Clock Uncertainty                                             0.000
+ Destination Clock Path Delay                                              5.510
+ Hold Time                                                                -0.000
-----------------------------------------------------------------------   -------
End-of-path required time( ns )                                             5.510

  Source Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)   0.000
+ Source Clock Source Latency                                        0.000
+ Source Clock Path Delay                                            5.510
+ Data Path Delay                                                    3.417
------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                       8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{sound_out/counter_196__i21/CK   sound_out/counter_196__i22/CK}->sound_out/counter_196__i21/Q
                                          SLICE_R5C5D     CLK_TO_Q0_DELAY  1.391         6.901  2       
sound_out/counter[21]                                     NET DELAY        1.576         8.477  1       
sound_out/counter_196_add_4_23/C0->sound_out/counter_196_add_4_23/S0
                                          SLICE_R5C5D     C0_TO_F0_DELAY   0.450         8.927  1       
sound_out/n133[21]                                        NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/counter_196__i26/Q
Path End         : sound_out/counter_196__i26/D
Source Clock     : baud_sync/lscc_pll_inst/inputclk
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)     0.000
+ Destination Clock Source Latency                                          0.000
+ Destination Clock Uncertainty                                             0.000
+ Destination Clock Path Delay                                              5.510
+ Hold Time                                                                -0.000
-----------------------------------------------------------------------   -------
End-of-path required time( ns )                                             5.510

  Source Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)   0.000
+ Source Clock Source Latency                                        0.000
+ Source Clock Path Delay                                            5.510
+ Data Path Delay                                                    3.417
------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                       8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{sound_out/counter_196__i25/CK   sound_out/counter_196__i26/CK}->sound_out/counter_196__i26/Q
                                          SLICE_R5C6B     CLK_TO_Q1_DELAY  1.391         6.901  2       
sound_out/counter[26]                                     NET DELAY        1.576         8.477  1       
sound_out/counter_196_add_4_27/C1->sound_out/counter_196_add_4_27/S1
                                          SLICE_R5C6B     C1_TO_F1_DELAY   0.450         8.927  1       
sound_out/n133[26]                                        NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/counter_196__i23/Q
Path End         : sound_out/counter_196__i23/D
Source Clock     : baud_sync/lscc_pll_inst/inputclk
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)     0.000
+ Destination Clock Source Latency                                          0.000
+ Destination Clock Uncertainty                                             0.000
+ Destination Clock Path Delay                                              5.510
+ Hold Time                                                                -0.000
-----------------------------------------------------------------------   -------
End-of-path required time( ns )                                             5.510

  Source Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)   0.000
+ Source Clock Source Latency                                        0.000
+ Source Clock Path Delay                                            5.510
+ Data Path Delay                                                    3.417
------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                       8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{sound_out/counter_196__i23/CK   sound_out/counter_196__i24/CK}->sound_out/counter_196__i23/Q
                                          SLICE_R5C6A     CLK_TO_Q0_DELAY  1.391         6.901  2       
sound_out/counter[23]                                     NET DELAY        1.576         8.477  1       
sound_out/counter_196_add_4_25/C0->sound_out/counter_196_add_4_25/S0
                                          SLICE_R5C6A     C0_TO_F0_DELAY   0.450         8.927  1       
sound_out/n133[23]                                        NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/counter_196__i28/Q
Path End         : sound_out/counter_196__i28/D
Source Clock     : baud_sync/lscc_pll_inst/inputclk
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)     0.000
+ Destination Clock Source Latency                                          0.000
+ Destination Clock Uncertainty                                             0.000
+ Destination Clock Path Delay                                              5.510
+ Hold Time                                                                -0.000
-----------------------------------------------------------------------   -------
End-of-path required time( ns )                                             5.510

  Source Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)   0.000
+ Source Clock Source Latency                                        0.000
+ Source Clock Path Delay                                            5.510
+ Data Path Delay                                                    3.417
------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                       8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{sound_out/counter_196__i27/CK   sound_out/counter_196__i28/CK}->sound_out/counter_196__i28/Q
                                          SLICE_R5C6C     CLK_TO_Q1_DELAY  1.391         6.901  2       
sound_out/counter[28]                                     NET DELAY        1.576         8.477  1       
sound_out/counter_196_add_4_29/C1->sound_out/counter_196_add_4_29/S1
                                          SLICE_R5C6C     C1_TO_F1_DELAY   0.450         8.927  1       
sound_out/n133[28]                                        NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/counter_196__i25/Q
Path End         : sound_out/counter_196__i25/D
Source Clock     : baud_sync/lscc_pll_inst/inputclk
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)     0.000
+ Destination Clock Source Latency                                          0.000
+ Destination Clock Uncertainty                                             0.000
+ Destination Clock Path Delay                                              5.510
+ Hold Time                                                                -0.000
-----------------------------------------------------------------------   -------
End-of-path required time( ns )                                             5.510

  Source Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)   0.000
+ Source Clock Source Latency                                        0.000
+ Source Clock Path Delay                                            5.510
+ Data Path Delay                                                    3.417
------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                       8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{sound_out/counter_196__i25/CK   sound_out/counter_196__i26/CK}->sound_out/counter_196__i25/Q
                                          SLICE_R5C6B     CLK_TO_Q0_DELAY  1.391         6.901  2       
sound_out/counter[25]                                     NET DELAY        1.576         8.477  1       
sound_out/counter_196_add_4_27/C0->sound_out/counter_196_add_4_27/S0
                                          SLICE_R5C6B     C0_TO_F0_DELAY   0.450         8.927  1       
sound_out/n133[25]                                        NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/counter_196__i24/Q
Path End         : sound_out/counter_196__i24/D
Source Clock     : baud_sync/lscc_pll_inst/inputclk
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)     0.000
+ Destination Clock Source Latency                                          0.000
+ Destination Clock Uncertainty                                             0.000
+ Destination Clock Path Delay                                              5.510
+ Hold Time                                                                -0.000
-----------------------------------------------------------------------   -------
End-of-path required time( ns )                                             5.510

  Source Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)   0.000
+ Source Clock Source Latency                                        0.000
+ Source Clock Path Delay                                            5.510
+ Data Path Delay                                                    3.417
------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                       8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{sound_out/counter_196__i23/CK   sound_out/counter_196__i24/CK}->sound_out/counter_196__i24/Q
                                          SLICE_R5C6A     CLK_TO_Q1_DELAY  1.391         6.901  2       
sound_out/counter[24]                                     NET DELAY        1.576         8.477  1       
sound_out/counter_196_add_4_25/C1->sound_out/counter_196_add_4_25/S1
                                          SLICE_R5C6A     C1_TO_F1_DELAY   0.450         8.927  1       
sound_out/n133[24]                                        NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_2"></A><A href=#Timing_rpt_HoldSummaryConstraint_2>4.2.2  Hold path details for constraint: create_generated_clock -name {baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 83 -divide_by 128 [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
77 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_parse/data_byte_i0_i5/Q
Path End         : midi_parse/data_byte_i0_i5/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                        0.000
+ Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      10.627
+ Hold Time                                                                         -0.000
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     10.627

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     10.627
+ Data Path Delay                                                              3.112
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                13.739

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{midi_parse/data_byte_i0_i4/CK   midi_parse/data_byte_i0_i5/CK}->midi_parse/data_byte_i0_i5/Q
                                          SLICE_R8C3D     CLK_TO_Q1_DELAY  1.391        12.018  2       
note_sig[5]                                               NET DELAY        1.271        13.289  1       
midi_in/i1_4_lut_4_lut_adj_14/D->midi_in/i1_4_lut_4_lut_adj_14/Z
                                          SLICE_R8C3D     D1_TO_F1_DELAY   0.450        13.739  1       
n798                                                      NET DELAY        0.000        13.739  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_parse/data_byte_i0_i2/Q
Path End         : midi_parse/data_byte_i0_i2/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                        0.000
+ Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      10.627
+ Hold Time                                                                         -0.000
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     10.627

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     10.627
+ Data Path Delay                                                              3.112
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                13.739

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{midi_parse/data_byte_i0_i2/CK   midi_parse/data_byte_i0_i3/CK}->midi_parse/data_byte_i0_i2/Q
                                          SLICE_R9C3A     CLK_TO_Q0_DELAY  1.391        12.018  2       
note_sig[2]                                               NET DELAY        1.271        13.289  1       
i624_3_lut/D->i624_3_lut/Z                SLICE_R9C3A     D0_TO_F0_DELAY   0.450        13.739  1       
n801                                                      NET DELAY        0.000        13.739  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/byte_sig_i4/Q
Path End         : midi_in/byte_sig_i4/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                        0.000
+ Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      10.627
+ Hold Time                                                                         -0.000
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     10.627

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     10.627
+ Data Path Delay                                                              3.112
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                13.739

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{midi_in/byte_sig_i5/CK   midi_in/byte_sig_i4/CK}->midi_in/byte_sig_i4/Q
                                          SLICE_R9C5D     CLK_TO_Q1_DELAY  1.391        12.018  3       
byte_sig[4]                                               NET DELAY        1.271        13.289  1       
i627_4_lut/D->i627_4_lut/Z                SLICE_R9C5D     D1_TO_F1_DELAY   0.450        13.739  1       
n804                                                      NET DELAY        0.000        13.739  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/byte_sig_i4/Q
Path End         : midi_parse/status_byte_i0_i4/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                        0.000
+ Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      10.627
+ Hold Time                                                                         -0.000
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     10.627

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     10.627
+ Data Path Delay                                                              3.112
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                13.739

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{midi_in/byte_sig_i5/CK   midi_in/byte_sig_i4/CK}->midi_in/byte_sig_i4/Q
                                          SLICE_R9C5D     CLK_TO_Q1_DELAY  1.391        12.018  3       
byte_sig[4]                                               NET DELAY        1.271        13.289  1       
i12_4_lut/D->i12_4_lut/Z                  SLICE_R8C5B     D1_TO_F1_DELAY   0.450        13.739  1       
n2008                                                     NET DELAY        0.000        13.739  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/byte_sig_i2/Q
Path End         : midi_in/byte_sig_i2/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                        0.000
+ Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      10.627
+ Hold Time                                                                         -0.000
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     10.627

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     10.627
+ Data Path Delay                                                              3.112
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                13.739

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{midi_in/byte_sig_i3/CK   midi_in/byte_sig_i2/CK}->midi_in/byte_sig_i2/Q
                                          SLICE_R9C6C     CLK_TO_Q1_DELAY  1.391        12.018  2       
byte_sig[2]                                               NET DELAY        1.271        13.289  1       
i618_4_lut/D->i618_4_lut/Z                SLICE_R9C6C     D1_TO_F1_DELAY   0.450        13.739  1       
n795                                                      NET DELAY        0.000        13.739  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/byte_sig_i6/Q
Path End         : midi_in/byte_sig_i6/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                        0.000
+ Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      10.627
+ Hold Time                                                                         -0.000
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     10.627

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     10.627
+ Data Path Delay                                                              3.112
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                13.739

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{midi_in/byte_sig_i7/CK   midi_in/byte_sig_i6/CK}->midi_in/byte_sig_i6/Q
                                          SLICE_R9C6D     CLK_TO_Q1_DELAY  1.391        12.018  2       
byte_sig[6]                                               NET DELAY        1.271        13.289  1       
i629_4_lut/D->i629_4_lut/Z                SLICE_R9C6D     D1_TO_F1_DELAY   0.450        13.739  1       
n806                                                      NET DELAY        0.000        13.739  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/bit_index_i0/Q
Path End         : midi_in/bit_index_i2/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                        0.000
+ Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      10.627
+ Hold Time                                                                         -0.000
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     10.627

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     10.627
+ Data Path Delay                                                              3.112
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                13.739

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
midi_in/bit_index_i0/CK->midi_in/bit_index_i0/Q
                                          SLICE_R10C8D    CLK_TO_Q1_DELAY  1.391        12.018  6       
bit_index[0]                                              NET DELAY        1.271        13.289  1       
midi_in/i222_2_lut_3_lut/D->midi_in/i222_2_lut_3_lut/Z
                                          SLICE_R9C8D     D1_TO_F1_DELAY   0.450        13.739  1       
midi_in/n80[2]                                            NET DELAY        0.000        13.739  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/tracker_i1/Q
Path End         : midi_in/tracker_i1/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                        0.000
+ Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      10.627
+ Hold Time                                                                         -0.000
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     10.627

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     10.627
+ Data Path Delay                                                              3.112
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                13.739

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{midi_in/tracker_i0/CK   midi_in/tracker_i1/CK}->midi_in/tracker_i1/Q
                                          SLICE_R11C6A    CLK_TO_Q1_DELAY  1.391        12.018  11      
tracker[1]                                                NET DELAY        1.271        13.289  1       
midi_in/tracker_1__I_0_69_Mux_1_i3_4_lut_4_lut/D->midi_in/tracker_1__I_0_69_Mux_1_i3_4_lut_4_lut/Z
                                          SLICE_R11C6A    D1_TO_F1_DELAY   0.450        13.739  1       
midi_in/tracker_1__N_9[1]                                 NET DELAY        0.000        13.739  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/tracker_i0/Q
Path End         : midi_in/valid_sig_62/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                        0.000
+ Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      10.627
+ Hold Time                                                                         -0.000
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     10.627

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     10.627
+ Data Path Delay                                                              3.112
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                13.739

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{midi_in/tracker_i0/CK   midi_in/tracker_i1/CK}->midi_in/tracker_i0/Q
                                          SLICE_R11C6A    CLK_TO_Q0_DELAY  1.391        12.018  12      
tracker[0]                                                NET DELAY        1.271        13.289  1       
midi_in/i602_3_lut_4_lut/D->midi_in/i602_3_lut_4_lut/Z
                                          SLICE_R10C6A    D1_TO_F1_DELAY   0.450        13.739  1       
midi_in/n779                                              NET DELAY        0.000        13.739  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_parse/on_off_sig_29/Q
Path End         : midi_parse/on_off_sig_29/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                        0.000
+ Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                      10.627
+ Hold Time                                                                         -0.000
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     10.627

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                     10.627
+ Data Path Delay                                                              3.112
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                13.739

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
midi_parse/on_off_sig_29/CK->midi_parse/on_off_sig_29/Q
                                          SLICE_R6C5C     CLK_TO_Q1_DELAY  1.391        12.018  20      
on_off_sig                                                NET DELAY        1.271        13.289  1       
i11_4_lut/D->i11_4_lut/Z                  SLICE_R6C5C     D1_TO_F1_DELAY   0.450        13.739  1       
n2014                                                     NET DELAY        0.000        13.739  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  19      
inputclk                                                     NET DELAY      4.967         4.967  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  29      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  29      
outclk                                                       NET DELAY      5.510        10.627  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

</BODY>

