Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Sep 21 20:11:08 2022
| Host         : DESKTOP-1Q96SJ0 running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu7evffvc1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   |  9380 |     0 |    230400 |  4.07 |
|   LUT as Logic             |  8963 |     0 |    230400 |  3.89 |
|   LUT as Memory            |   417 |     0 |    101760 |  0.41 |
|     LUT as Distributed RAM |   208 |     0 |           |       |
|     LUT as Shift Register  |   209 |     0 |           |       |
| CLB Registers              | 15182 |     0 |    460800 |  3.29 |
|   Register as Flip Flop    | 15182 |     0 |    460800 |  3.29 |
|   Register as Latch        |     0 |     0 |    460800 |  0.00 |
| CARRY8                     |   165 |     0 |     28800 |  0.57 |
| F7 Muxes                   |   832 |     0 |    115200 |  0.72 |
| F8 Muxes                   |     6 |     0 |     57600 |  0.01 |
| F9 Muxes                   |     0 |     0 |     28800 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 42    |          Yes |           - |          Set |
| 9415  |          Yes |           - |        Reset |
| 155   |          Yes |         Set |            - |
| 5570  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  3334 |     0 |     28800 | 11.58 |
|   CLBL                                     |  1796 |     0 |           |       |
|   CLBM                                     |  1538 |     0 |           |       |
| LUT as Logic                               |  8963 |     0 |    230400 |  3.89 |
|   using O5 output only                     |   141 |       |           |       |
|   using O6 output only                     |  7352 |       |           |       |
|   using O5 and O6                          |  1470 |       |           |       |
| LUT as Memory                              |   417 |     0 |    101760 |  0.41 |
|   LUT as Distributed RAM                   |   208 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    80 |       |           |       |
|     using O5 and O6                        |   128 |       |           |       |
|   LUT as Shift Register                    |   209 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   105 |       |           |       |
|     using O5 and O6                        |   104 |       |           |       |
| CLB Registers                              | 15182 |     0 |    460800 |  3.29 |
|   Register driven from within the CLB      |  4274 |       |           |       |
|   Register driven from outside the CLB     | 10908 |       |           |       |
|     LUT in front of the register is unused |  7016 |       |           |       |
|     LUT in front of the register is used   |  3892 |       |           |       |
| Unique Control Sets                        |   527 |       |     57600 |  0.91 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  176 |     0 |       312 | 56.41 |
|   RAMB36/FIFO*    |  176 |     0 |       312 | 56.41 |
|     RAMB36E2 only |  176 |       |           |       |
|   RAMB18          |    0 |     0 |       624 |  0.00 |
| URAM              |    0 |     0 |        96 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1728 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    6 |     6 |       360 |  1.67 |
| HPIOB_M          |    0 |     0 |       144 |  0.00 |
| HPIOB_S          |    0 |     0 |       144 |  0.00 |
| HDIOB_M          |    3 |     3 |        24 | 12.50 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_S          |    3 |     3 |        24 | 12.50 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    3 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        24 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       416 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    4 |     0 |       544 |  0.74 |
|   BUFGCE             |    3 |     0 |       208 |  1.44 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |       144 |  0.00 |
|   BUFG_PS            |    1 |     0 |        96 |  1.04 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |         8 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |        20 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         5 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |        10 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        10 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
| VCU             |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDCE     | 9415 |            Register |
| FDRE     | 5570 |            Register |
| LUT6     | 4706 |                 CLB |
| LUT4     | 1864 |                 CLB |
| LUT5     | 1578 |                 CLB |
| LUT2     | 1160 |                 CLB |
| LUT3     | 1059 |                 CLB |
| MUXF7    |  832 |                 CLB |
| RAMD32   |  224 |                 CLB |
| SRLC32E  |  176 |                 CLB |
| RAMB36E2 |  176 |           Block Ram |
| CARRY8   |  165 |                 CLB |
| FDSE     |  155 |            Register |
| SRL16E   |  135 |                 CLB |
| RAMD64E  |   80 |                 CLB |
| LUT1     |   66 |                 CLB |
| FDPE     |   42 |            Register |
| RAMS32   |   32 |                 CLB |
| MUXF8    |    6 |                 CLB |
| OBUF     |    3 |                 I/O |
| BUFGCE   |    3 |               Clock |
| SRLC16E  |    2 |                 CLB |
| INBUF    |    2 |                 I/O |
| IBUFCTRL |    2 |              Others |
| PS8      |    1 |            Advanced |
| OBUFT    |    1 |                 I/O |
| BUFG_PS  |    1 |               Clock |
| BSCANE2  |    1 |       Configuration |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0 |    1 |
| design_1_zcu104_0_1          |    1 |
| design_1_zcu104_0_0          |    1 |
| design_1_xbar_0              |    1 |
| design_1_rst_ps8_0_100M_0    |    1 |
| design_1_ila_0_0             |    1 |
| design_1_auto_pc_0           |    1 |
| dbg_hub                      |    1 |
+------------------------------+------+


