@N: CD630 :"C:\Users\Gustas\Documents\KTU\Logika\L3\L3\impl1\uzd1.vhd":8:7:8:10|Synthesizing work.uzd1.schematic.
@N: CD630 :"C:\Program Files\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\xp2.vhd":566:10:566:16|Synthesizing work.fd1s3dx.syn_black_box.
Post processing for work.fd1s3dx.syn_black_box
@W: CD638 :"C:\Users\Gustas\Documents\KTU\Logika\L3\L3\impl1\uzd1.vhd":36:10:36:12|Signal gnd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Gustas\Documents\KTU\Logika\L3\L3\impl1\uzd1.vhd":37:10:37:12|Signal vcc is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Program Files\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\xp2.vhd":1033:10:1033:14|Synthesizing work.mux41.syn_black_box.
Post processing for work.mux41.syn_black_box
Post processing for work.uzd1.schematic
