{
  "family": "LPC15xx",
  "architecture": "arm-cortex-m3",
  "vendor": "Unknown",
  "mcus": {
    "LPC15xx": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "GPIO": {
          "instances": [
            {
              "name": "GPIO_PORT",
              "base": "0x1C000000"
            }
          ],
          "registers": {
            "B[%s]": {
              "offset": "0x00",
              "size": 8,
              "description": "Byte pin registers"
            },
            "W[%s]": {
              "offset": "0x1000",
              "size": 32,
              "description": "Word pin registers"
            },
            "DIR[%s]": {
              "offset": "0x2000",
              "size": 32,
              "description": "Port Direction registers"
            },
            "MASK[%s]": {
              "offset": "0x2080",
              "size": 32,
              "description": "Port Mask register"
            },
            "PIN[%s]": {
              "offset": "0x2100",
              "size": 32,
              "description": "Port pin register"
            },
            "MPIN[%s]": {
              "offset": "0x2180",
              "size": 32,
              "description": "Masked port register"
            },
            "SET[%s]": {
              "offset": "0x2200",
              "size": 32,
              "description": "Write: Set port  register Read: port output bits"
            },
            "CLR[%s]": {
              "offset": "0x2280",
              "size": 32,
              "description": "Clear port"
            },
            "NOT[%s]": {
              "offset": "0x2300",
              "size": 32,
              "description": "Toggle port"
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMA",
              "base": "0x1C004000",
              "irq": 4
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "DMA control."
            },
            "INTSTAT": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt status."
            },
            "SRAMBASE": {
              "offset": "0x08",
              "size": 32,
              "description": "SRAM address of the channel configuration table."
            },
            "ENABLESET0": {
              "offset": "0x20",
              "size": 32,
              "description": "Channel Enable read and Set for all DMA channels."
            },
            "ENABLECLR0": {
              "offset": "0x28",
              "size": 32,
              "description": "Channel Enable Clear for all DMA channels."
            },
            "ACTIVE0": {
              "offset": "0x30",
              "size": 32,
              "description": "Channel Active status for all DMA channels."
            },
            "BUSY0": {
              "offset": "0x38",
              "size": 32,
              "description": "Channel Busy status for all DMA channels."
            },
            "ERRINT0": {
              "offset": "0x40",
              "size": 32,
              "description": "Error Interrupt status for all DMA channels."
            },
            "INTENSET0": {
              "offset": "0x48",
              "size": 32,
              "description": "Interrupt Enable read and Set for all DMA channels."
            },
            "INTENCLR0": {
              "offset": "0x50",
              "size": 32,
              "description": "Interrupt Enable Clear for all DMA channels."
            },
            "INTA0": {
              "offset": "0x58",
              "size": 32,
              "description": "Interrupt A status for all DMA channels."
            },
            "INTB0": {
              "offset": "0x60",
              "size": 32,
              "description": "Interrupt B status for all DMA channels."
            },
            "SETVALID0": {
              "offset": "0x68",
              "size": 32,
              "description": "Set ValidPending control bits for all DMA channels."
            },
            "SETTRIG0": {
              "offset": "0x70",
              "size": 32,
              "description": "Set Trigger control bits for all DMA channels."
            },
            "ABORT0": {
              "offset": "0x78",
              "size": 32,
              "description": "Channel Abort control for all DMA channels."
            },
            "CFG%s": {
              "offset": "0x400",
              "size": 32,
              "description": "Configuration register for DMA channel 0."
            },
            "CTLSTAT%s": {
              "offset": "0x404",
              "size": 32,
              "description": "Control and status register for DMA channel 0."
            },
            "XFERCFG%s": {
              "offset": "0x408",
              "size": 32,
              "description": "Transfer configuration register for DMA channel 0."
            }
          }
        },
        "USB": {
          "instances": [
            {
              "name": "USB",
              "base": "0x1C00C000",
              "irq": 28
            }
          ],
          "registers": {
            "DEVCMDSTAT": {
              "offset": "0x00",
              "size": 32,
              "description": "USB Device Command/Status register"
            },
            "INFO": {
              "offset": "0x04",
              "size": 32,
              "description": "USB Info register"
            },
            "EPLISTSTART": {
              "offset": "0x08",
              "size": 32,
              "description": "USB EP Command/Status List start address"
            },
            "DATABUFSTART": {
              "offset": "0x0C",
              "size": 32,
              "description": "USB Data buffer start address"
            },
            "LPM": {
              "offset": "0x10",
              "size": 32,
              "description": "Link Power Management register"
            },
            "EPSKIP": {
              "offset": "0x14",
              "size": 32,
              "description": "USB Endpoint skip"
            },
            "EPINUSE": {
              "offset": "0x18",
              "size": 32,
              "description": "USB Endpoint Buffer in use"
            },
            "EPBUFCFG": {
              "offset": "0x1C",
              "size": 32,
              "description": "USB Endpoint Buffer Configuration register"
            },
            "INTSTAT": {
              "offset": "0x20",
              "size": 32,
              "description": "USB interrupt status register"
            },
            "INTEN": {
              "offset": "0x24",
              "size": 32,
              "description": "USB interrupt enable register"
            },
            "INTSETSTAT": {
              "offset": "0x28",
              "size": 32,
              "description": "USB set interrupt status register"
            },
            "INTROUTING": {
              "offset": "0x2C",
              "size": 32,
              "description": "USB interrupt routing register"
            },
            "EPTOGGLE": {
              "offset": "0x34",
              "size": 32,
              "description": "USB Endpoint toggle register"
            }
          }
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x1C010000"
            }
          ],
          "registers": {
            "MODE": {
              "offset": "0x00",
              "size": 32,
              "description": "CRC mode register"
            },
            "SEED": {
              "offset": "0x04",
              "size": 32,
              "description": "CRC seed register"
            },
            "SUM": {
              "offset": "0x08",
              "size": 32,
              "description": "CRC checksum register"
            },
            "WR_DATA": {
              "offset": "0x08",
              "size": 32,
              "description": "CRC data register"
            }
          }
        },
        "SCT0": {
          "instances": [
            {
              "name": "SCT0",
              "base": "0x1C018000",
              "irq": 16
            }
          ],
          "registers": {
            "CONFIG": {
              "offset": "0x00",
              "size": 32,
              "description": "SCT configuration register"
            },
            "CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "SCT control register"
            },
            "LIMIT": {
              "offset": "0x08",
              "size": 32,
              "description": "SCT limit register"
            },
            "HALT": {
              "offset": "0x0C",
              "size": 32,
              "description": "SCT halt condition register"
            },
            "STOP": {
              "offset": "0x10",
              "size": 32,
              "description": "SCT stop condition register"
            },
            "START": {
              "offset": "0x14",
              "size": 32,
              "description": "SCT start condition register"
            },
            "DITHER": {
              "offset": "0x18",
              "size": 32,
              "description": "SCT dither condition register"
            },
            "COUNT": {
              "offset": "0x40",
              "size": 32,
              "description": "SCT counter register"
            },
            "STATE": {
              "offset": "0x44",
              "size": 32,
              "description": "SCT state register"
            },
            "INPUT": {
              "offset": "0x48",
              "size": 32,
              "description": "SCT input register"
            },
            "REGMODE": {
              "offset": "0x4C",
              "size": 32,
              "description": "SCT match/capture registers mode register"
            },
            "OUTPUT": {
              "offset": "0x50",
              "size": 32,
              "description": "SCT output register"
            },
            "OUTPUTDIRCTRL": {
              "offset": "0x54",
              "size": 32,
              "description": "SCT output counter direction control register"
            },
            "RES": {
              "offset": "0x58",
              "size": 32,
              "description": "SCT conflict resolution register"
            },
            "DMAREQ0": {
              "offset": "0x5C",
              "size": 32,
              "description": "SCT DMA request 0 register"
            },
            "DMAREQ1": {
              "offset": "0x60",
              "size": 32,
              "description": "SCT DMA request 1 register"
            },
            "EVEN": {
              "offset": "0xF0",
              "size": 32,
              "description": "SCT event enable register"
            },
            "EVFLAG": {
              "offset": "0xF4",
              "size": 32,
              "description": "SCT event flag register"
            },
            "CONEN": {
              "offset": "0xF8",
              "size": 32,
              "description": "SCT conflict enable register"
            },
            "CONFLAG": {
              "offset": "0xFC",
              "size": 32,
              "description": "SCT conflict flag register"
            },
            "MATCH%s": {
              "offset": "0x100",
              "size": 32,
              "description": "SCT match value register of match channels 0 to 15; REGMOD0 to REGMODE15 = 0"
            },
            "FRACMAT%s": {
              "offset": "0x140",
              "size": 32,
              "description": "Fractional match registers 0 to 5 for SCT match value registers 0 to 5."
            },
            "CAP%s": {
              "offset": "0x100",
              "size": 32,
              "description": "SCT capture register of capture channel 0 to 15; REGMOD0 to REGMODE15 = 1"
            },
            "MATCHREL%s": {
              "offset": "0x200",
              "size": 32,
              "description": "SCT match reload value register 0 to 15; REGMOD0 = 0 to REGMODE15 = 0"
            },
            "FRACMATREL%s": {
              "offset": "0x240",
              "size": 32,
              "description": "Fractional match reload registers 0 to 5 for SCT match value registers 0 to 5."
            },
            "CAPCTRL%s": {
              "offset": "0x200",
              "size": 32,
              "description": "SCT capture control register 0 to 15; REGMOD0 = 1 to REGMODE15 = 1"
            },
            "EV%s_STATE": {
              "offset": "0x300",
              "size": 32,
              "description": "SCT event state register 0"
            },
            "EV%s_CTRL": {
              "offset": "0x304",
              "size": 32,
              "description": "SCT event control register 0"
            },
            "OUT%s_SET": {
              "offset": "0x500",
              "size": 32,
              "description": "SCT output 0 set register"
            },
            "OUT%s_CLR": {
              "offset": "0x504",
              "size": 32,
              "description": "SCT output 0 clear register"
            }
          }
        },
        "SCT1": {
          "instances": [
            {
              "name": "SCT1",
              "base": "0x1C01C000",
              "irq": 17
            }
          ],
          "registers": {}
        },
        "SCT2": {
          "instances": [
            {
              "name": "SCT2",
              "base": "0x1C020000",
              "irq": 18
            }
          ],
          "registers": {
            "CONFIG": {
              "offset": "0x00",
              "size": 32,
              "description": "SCT configuration register"
            },
            "CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "SCT control register"
            },
            "LIMIT": {
              "offset": "0x08",
              "size": 32,
              "description": "SCT limit register"
            },
            "HALT": {
              "offset": "0x0C",
              "size": 32,
              "description": "SCT halt condition register"
            },
            "STOP": {
              "offset": "0x10",
              "size": 32,
              "description": "SCT stop condition register"
            },
            "START": {
              "offset": "0x14",
              "size": 32,
              "description": "SCT start condition register"
            },
            "COUNT": {
              "offset": "0x40",
              "size": 32,
              "description": "SCT counter register"
            },
            "STATE": {
              "offset": "0x44",
              "size": 32,
              "description": "SCT state register"
            },
            "INPUT": {
              "offset": "0x48",
              "size": 32,
              "description": "SCT input register"
            },
            "REGMODE": {
              "offset": "0x4C",
              "size": 32,
              "description": "SCT match/capture registers mode register"
            },
            "OUTPUT": {
              "offset": "0x50",
              "size": 32,
              "description": "SCT output register"
            },
            "OUTPUTDIRCTRL": {
              "offset": "0x54",
              "size": 32,
              "description": "SCT output counter direction control register"
            },
            "RES": {
              "offset": "0x58",
              "size": 32,
              "description": "SCT conflict resolution register"
            },
            "DMAREQ0": {
              "offset": "0x5C",
              "size": 32,
              "description": "SCT DMA request 0 register"
            },
            "DMAREQ1": {
              "offset": "0x60",
              "size": 32,
              "description": "SCT DMA request 1 register"
            },
            "EVEN": {
              "offset": "0xF0",
              "size": 32,
              "description": "SCT event enable register"
            },
            "EVFLAG": {
              "offset": "0xF4",
              "size": 32,
              "description": "SCT event flag register"
            },
            "CONEN": {
              "offset": "0xF8",
              "size": 32,
              "description": "SCT conflict enable register"
            },
            "CONFLAG": {
              "offset": "0xFC",
              "size": 32,
              "description": "SCT conflict flag register"
            },
            "MATCH%s": {
              "offset": "0x100",
              "size": 32,
              "description": "SCT match value register of match channels 0 to 7; REGMOD0 to REGMODE7 = 0"
            },
            "CAP%s": {
              "offset": "0x100",
              "size": 32,
              "description": "SCT capture register of capture channel 0 to 7; REGMOD0 to REGMODE7 = 1"
            },
            "MATCHREL%s": {
              "offset": "0x200",
              "size": 32,
              "description": "SCT match reload value register 0 to 7; REGMOD0 = 0 to REGMODE7 = 0"
            },
            "CAPCTRL%s": {
              "offset": "0x200",
              "size": 32,
              "description": "SCT capture control register 0 to 7; REGMOD0 = 1 to REGMODE7 = 1"
            },
            "EV%s_STATE": {
              "offset": "0x300",
              "size": 32,
              "description": "SCT event state register 0"
            },
            "EV%s_CTRL": {
              "offset": "0x304",
              "size": 32,
              "description": "SCT event control register 0"
            },
            "OUT%s_SET": {
              "offset": "0x500",
              "size": 32,
              "description": "SCT output 0 set register"
            },
            "OUT%s_CLR": {
              "offset": "0x504",
              "size": 32,
              "description": "SCT output 0 clear register"
            }
          }
        },
        "SCT3": {
          "instances": [
            {
              "name": "SCT3",
              "base": "0x1C024000",
              "irq": 19
            }
          ],
          "registers": {}
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC0",
              "base": "0x40000000",
              "irq": 31
            },
            {
              "name": "ADC1",
              "base": "0x40080000",
              "irq": 35
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "A/D Control Register. Contains the clock divide value, enable bits for each sequence and the A/D power-down bit."
            },
            "INSEL": {
              "offset": "0x04",
              "size": 32,
              "description": "A/D Input Select Register: Selects between external pin and internal source for various channels"
            },
            "SEQA_CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "A/D Conversion Sequence-A control Register: Controls triggering and channel selection for conversion sequence-A. Also specifies interrupt mode for sequence-A."
            },
            "SEQB_CTRL": {
              "offset": "0x0C",
              "size": 32,
              "description": "A/D Conversion Sequence-B Control Register: Controls triggering and channel selection for conversion sequence-B. Also specifies interrupt mode for sequence-B."
            },
            "SEQA_GDAT": {
              "offset": "0x10",
              "size": 32,
              "description": "A/D Sequence-A Global Data Register. This register contains the result of the most recent A/D conversion performed under sequence-A"
            },
            "SEQB_GDAT": {
              "offset": "0x14",
              "size": 32,
              "description": "A/D Sequence-B Global Data Register. This register contains the result of the most recent A/D conversion performed under sequence-B"
            },
            "DAT[%s]": {
              "offset": "0x20",
              "size": 32,
              "description": "A/D Channel 0 Data Register. This register contains the result of the most recent conversion completed on channel 0."
            },
            "THR0_LOW": {
              "offset": "0x50",
              "size": 32,
              "description": "A/D Low Compare Threshold Register 0 : Contains the lower threshold level for automatic threshold comparison for any channels linked to threshold pair 0."
            },
            "THR1_LOW": {
              "offset": "0x54",
              "size": 32,
              "description": "A/D Low Compare Threshold Register 1: Contains the lower threshold level for automatic threshold comparison for any channels linked to threshold pair 1."
            },
            "THR0_HIGH": {
              "offset": "0x58",
              "size": 32,
              "description": "A/D High Compare Threshold Register 0: Contains the upper threshold level for automatic threshold comparison for any channels linked to threshold pair 0."
            },
            "THR1_HIGH": {
              "offset": "0x5C",
              "size": 32,
              "description": "A/D High Compare Threshold Register 1: Contains the upper threshold level for automatic threshold comparison for any channels linked to threshold pair 1."
            },
            "CHAN_THRSEL": {
              "offset": "0x60",
              "size": 32,
              "description": "A/D Channel-Threshold Select Register. Specifies which set of threshold compare registers are to be used for each channel"
            },
            "INTEN": {
              "offset": "0x64",
              "size": 32,
              "description": "A/D Interrupt Enable Register. This register contains enable bits that enable the sequence-A, sequence-B, threshold compare and data overrun interrupts to be generated."
            },
            "FLAGS": {
              "offset": "0x68",
              "size": 32,
              "description": "A/D Flags Register. Contains the four interrupt request flags and the individual component overrun and threshold-compare flags. (The overrun bits replicate information stored in the result registers)."
            },
            "TRM": {
              "offset": "0x6C",
              "size": 32,
              "description": "ADC trim register."
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC",
              "base": "0x40004000",
              "irq": 39
            }
          ],
          "registers": {
            "VAL": {
              "offset": "0x00",
              "size": 32,
              "description": "D/A Converter Value Register. This register contains the digital value to be converted to analog."
            },
            "CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "DAC Control register. This register contains bits to configure DAC operation and the interrupt/dma request flag."
            },
            "CNTVAL": {
              "offset": "0x08",
              "size": 32,
              "description": "DAC Counter Value register. This register contains the reload value for the internal DAC DMA/Interrupt timer."
            }
          }
        },
        "ACMP": {
          "instances": [
            {
              "name": "ACMP",
              "base": "0x40008000",
              "irq": 40
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "Comparator block control register"
            },
            "CMP0": {
              "offset": "0x04",
              "size": 32,
              "description": "Comparator 0 source control"
            },
            "CMP1": {
              "offset": "0x0C",
              "size": 32,
              "description": "Comparator 1 source control"
            },
            "CMP2": {
              "offset": "0x14",
              "size": 32,
              "description": "Comparator 2 source control"
            },
            "CMP3": {
              "offset": "0x1C",
              "size": 32,
              "description": "Comparator 3 source control"
            },
            "CMPFILTR%s": {
              "offset": "0x08",
              "size": 32,
              "description": "Comparator 0 pin filter set-up"
            }
          }
        },
        "INMUX": {
          "instances": [
            {
              "name": "INMUX",
              "base": "0x40014000"
            }
          ],
          "registers": {
            "SCT0_INMUX[%s]": {
              "offset": "0x00",
              "size": 32,
              "description": "Pinmux register for SCT0 input 0"
            },
            "SCT1_INMUX[%s]": {
              "offset": "0x20",
              "size": 32,
              "description": "Pinmux register for SCT1 input 0"
            },
            "SCT2_INMUX[%s]": {
              "offset": "0x40",
              "size": 32,
              "description": "Pinmux register for SCT2 input 0"
            },
            "SCT3_INMUX[%s]": {
              "offset": "0x60",
              "size": 32,
              "description": "Pinmux register for SCT3 input 0"
            },
            "PINTSEL[%s]": {
              "offset": "0xC0",
              "size": 32,
              "description": "Pin interrupt select register 0"
            },
            "DMA_ITRIG_INMUX[%s]": {
              "offset": "0xE0",
              "size": 32,
              "description": "Trigger input for DMA channel 0 select register."
            },
            "DMA_INMUX_INMUX[%s]": {
              "offset": "0x140",
              "size": 32,
              "description": "DMA trigger input select register."
            },
            "FREQMEAS_REF": {
              "offset": "0x160",
              "size": 32,
              "description": "Clock selection for frequency measurement function reference clock"
            },
            "FREQMEAS_TARGET": {
              "offset": "0x164",
              "size": 32,
              "description": "Clock selection for frequency measurement function target clock"
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x40028000",
              "irq": 45
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "RTC control register"
            },
            "MATCH": {
              "offset": "0x04",
              "size": 32,
              "description": "RTC match register"
            },
            "COUNT": {
              "offset": "0x08",
              "size": 32,
              "description": "RTC counter register"
            },
            "WAKE": {
              "offset": "0x0C",
              "size": 32,
              "description": "RTC high-resolution/wake-up timer control register"
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "WWDT",
              "base": "0x4002C000",
              "irq": 0
            }
          ],
          "registers": {
            "MOD": {
              "offset": "0x00",
              "size": 32,
              "description": "Watchdog mode register. This register contains the basic mode and status of the Watchdog Timer."
            },
            "TC": {
              "offset": "0x04",
              "size": 32,
              "description": "Watchdog timer constant register. This 24-bit register determines the time-out value."
            },
            "FEED": {
              "offset": "0x08",
              "size": 32,
              "description": "Watchdog feed sequence register. Writing 0xAA followed by 0x55 to this register reloads the Watchdog timer with the value contained in WDTC."
            },
            "TV": {
              "offset": "0x0C",
              "size": 32,
              "description": "Watchdog timer value register. This 24-bit register reads out the current value of the Watchdog timer."
            },
            "WARNINT": {
              "offset": "0x14",
              "size": 32,
              "description": "Watchdog Warning Interrupt compare value."
            },
            "WINDOW": {
              "offset": "0x18",
              "size": 32,
              "description": "Watchdog Window compare value."
            }
          }
        },
        "SWM": {
          "instances": [
            {
              "name": "SWM",
              "base": "0x40038000"
            }
          ],
          "registers": {
            "PINASSIGN0": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin assign register 0. Assign movable functions U0_TXD, U0_RXD, U0_RTS, U0_CTS."
            },
            "PINASSIGN1": {
              "offset": "0x04",
              "size": 32,
              "description": "Pin assign register 1. Assign movable functions U0_SCLK, U1_TXD, U1_RXD, U1_RTS."
            },
            "PINASSIGN2": {
              "offset": "0x08",
              "size": 32,
              "description": "Pin assign register 2. Assign movable functions U1_CTS, U1_SCLK, U2_TXD, U2_RXD."
            },
            "PINASSIGN3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Pin assign register 3. Assign movable function ."
            },
            "PINASSIGN4": {
              "offset": "0x10",
              "size": 32,
              "description": "Pin assign register 4. Assign movable functions"
            },
            "PINASSIGN5": {
              "offset": "0x14",
              "size": 32,
              "description": "Pin assign register 5. Assign movable functions"
            },
            "PINASSIGN6": {
              "offset": "0x18",
              "size": 32,
              "description": "Pin assign register 6. Assign movable functions"
            },
            "PINASSIGN7": {
              "offset": "0x1C",
              "size": 32,
              "description": "Pin assign register 7. Assign movable functions"
            },
            "PINASSIGN8": {
              "offset": "0x20",
              "size": 32,
              "description": "Pin assign register 8. Assign movable functions"
            },
            "PINASSIGN9": {
              "offset": "0x24",
              "size": 32,
              "description": "Pin assign register 9. Assign movable functions"
            },
            "PINASSIGN10": {
              "offset": "0x28",
              "size": 32,
              "description": "Pin assign register 10. Assign movable functions"
            },
            "PINASSIGN11": {
              "offset": "0x2C",
              "size": 32,
              "description": "Pin assign register 11. Assign movable functions"
            },
            "PINASSIGN12": {
              "offset": "0x30",
              "size": 32,
              "description": "Pin assign register 12. Assign movable functions"
            },
            "PINASSIGN13": {
              "offset": "0x34",
              "size": 32,
              "description": "Pin assign register 13. Assign movable functions"
            },
            "PINASSIGN14": {
              "offset": "0x38",
              "size": 32,
              "description": "Pin assign register 14. Assign movable functions"
            },
            "PINASSIGN15": {
              "offset": "0x3C",
              "size": 32,
              "description": "Pin assign register 15. Assign movable functions"
            },
            "PINENABLE0": {
              "offset": "0x1C0",
              "size": 32,
              "description": "Pin enable register 0. Enables fixed-pin functions"
            },
            "PINENABLE1": {
              "offset": "0x1C4",
              "size": 32,
              "description": "Pin enable register 0. Enables fixed-pin functions"
            }
          }
        },
        "PMU": {
          "instances": [
            {
              "name": "PMU",
              "base": "0x4003C000"
            }
          ],
          "registers": {
            "PCON": {
              "offset": "0x00",
              "size": 32,
              "description": "Power control register"
            },
            "GPREG%s": {
              "offset": "0x04",
              "size": 32,
              "description": "General purpose register 0"
            },
            "DPDCTRL": {
              "offset": "0x14",
              "size": 32,
              "description": "Deep power-down control register"
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "USART0",
              "base": "0x40040000",
              "irq": 21
            },
            {
              "name": "USART1",
              "base": "0x40044000",
              "irq": 22
            },
            {
              "name": "USART2",
              "base": "0x400C0000",
              "irq": 23
            }
          ],
          "registers": {
            "CFG": {
              "offset": "0x00",
              "size": 32,
              "description": "USART Configuration register. Basic USART configuration settings that typically are not changed during operation."
            },
            "CTL": {
              "offset": "0x04",
              "size": 32,
              "description": "USART Control register. USART control settings that are more likely to change during operation."
            },
            "STAT": {
              "offset": "0x08",
              "size": 32,
              "description": "USART Status register. The complete status value can be read here. Writing ones clears some bits in the register. Some bits can be cleared by writing a 1 to them."
            },
            "INTENSET": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Enable read and Set register. Contains an individual interrupt enable bit for each potential USART interrupt. A complete value may be read from this register. Writing a 1 to any implemented bit position causes that bit to be set."
            },
            "INTENCLR": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt Enable Clear register. Allows clearing any combination of bits in the INTENSET register. Writing a 1 to any implemented bit position causes the corresponding bit to be cleared."
            },
            "RXDAT": {
              "offset": "0x14",
              "size": 32,
              "description": "Receiver Data register. Contains the last character received."
            },
            "RXDATSTAT": {
              "offset": "0x18",
              "size": 32,
              "description": "Receiver Data with Status register. Combines the last character received with the current USART receive status. Allows DMA or software to recover incoming data and status together."
            },
            "TXDAT": {
              "offset": "0x1C",
              "size": 32,
              "description": "Transmit Data register. Data to be transmitted is written here."
            },
            "BRG": {
              "offset": "0x20",
              "size": 32,
              "description": "Baud Rate Generator register. 16-bit integer baud rate divisor value."
            },
            "INTSTAT": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt status register. Reflects interrupts that are currently enabled."
            },
            "OSR": {
              "offset": "0x28",
              "size": 32,
              "description": "Oversample selection register for asynchronous communication."
            },
            "ADDR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Address register for automatic address matching."
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI0",
              "base": "0x40048000",
              "irq": 25
            },
            {
              "name": "SPI1",
              "base": "0x4004C000",
              "irq": 26
            }
          ],
          "registers": {
            "CFG": {
              "offset": "0x00",
              "size": 32,
              "description": "SPI Configuration register"
            },
            "DLY": {
              "offset": "0x04",
              "size": 32,
              "description": "SPI Delay register"
            },
            "STAT": {
              "offset": "0x08",
              "size": 32,
              "description": "SPI Status. Some status flags can be cleared by writing a 1 to that bit position"
            },
            "INTENSET": {
              "offset": "0x0C",
              "size": 32,
              "description": "SPI Interrupt Enable read and Set. A complete value may be read from this register. Writing a 1 to any implemented bit position causes that bit to be set."
            },
            "INTENCLR": {
              "offset": "0x10",
              "size": 32,
              "description": "SPI Interrupt Enable Clear. Writing a 1 to any implemented bit position causes the corresponding bit in INTENSET to be cleared."
            },
            "RXDAT": {
              "offset": "0x14",
              "size": 32,
              "description": "SPI Receive Data"
            },
            "TXDATCTL": {
              "offset": "0x18",
              "size": 32,
              "description": "SPI Transmit Data with Control"
            },
            "TXDAT": {
              "offset": "0x1C",
              "size": 32,
              "description": "SPI Transmit Data with Control"
            },
            "TXCTL": {
              "offset": "0x20",
              "size": 32,
              "description": "SPI Transmit Control"
            },
            "DIV": {
              "offset": "0x24",
              "size": 32,
              "description": "SPI clock Divider"
            },
            "INTSTAT": {
              "offset": "0x28",
              "size": 32,
              "description": "SPI Interrupt Status"
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C0",
              "base": "0x40050000",
              "irq": 24
            }
          ],
          "registers": {
            "CFG": {
              "offset": "0x00",
              "size": 32,
              "description": "Configuration for shared functions."
            },
            "STAT": {
              "offset": "0x04",
              "size": 32,
              "description": "Status register for Master, Slave, and Monitor functions."
            },
            "INTENSET": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt Enable Set and read register."
            },
            "INTENCLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Enable Clear register."
            },
            "TIMEOUT": {
              "offset": "0x10",
              "size": 32,
              "description": "Time-out value register."
            },
            "CLKDIV": {
              "offset": "0x14",
              "size": 32,
              "description": "Clock pre-divider for the entire I2C block. This determines what time increments are used for the MSTTIME and SLVTIME registers."
            },
            "INTSTAT": {
              "offset": "0x18",
              "size": 32,
              "description": "Interrupt Status register for Master, Slave, and Monitor functions."
            },
            "MSTCTL": {
              "offset": "0x20",
              "size": 32,
              "description": "Master control register."
            },
            "MSTTIME": {
              "offset": "0x24",
              "size": 32,
              "description": "Master timing configuration."
            },
            "MSTDAT": {
              "offset": "0x28",
              "size": 32,
              "description": "Combined Master receiver and transmitter data register."
            },
            "SLVCTL": {
              "offset": "0x40",
              "size": 32,
              "description": "Slave control register."
            },
            "SLVDAT": {
              "offset": "0x44",
              "size": 32,
              "description": "Combined Slave receiver and transmitter data register."
            },
            "SLVADR%s": {
              "offset": "0x48",
              "size": 32,
              "description": "Slave address 0."
            },
            "SLVQUAL0": {
              "offset": "0x58",
              "size": 32,
              "description": "Slave Qualification for address 0."
            },
            "MONRXDAT": {
              "offset": "0x80",
              "size": 32,
              "description": "Monitor receiver data register."
            }
          }
        },
        "QEI": {
          "instances": [
            {
              "name": "QEI",
              "base": "0x40058000",
              "irq": 44
            }
          ],
          "registers": {
            "CON": {
              "offset": "0x00",
              "size": 32,
              "description": "Control register"
            },
            "STAT": {
              "offset": "0x04",
              "size": 32,
              "description": "Encoder status register"
            },
            "CONF": {
              "offset": "0x08",
              "size": 32,
              "description": "Configuration register"
            },
            "POS": {
              "offset": "0x0C",
              "size": 32,
              "description": "Position register"
            },
            "MAXPOS": {
              "offset": "0x10",
              "size": 32,
              "description": "Maximum position register"
            },
            "CMPOS0": {
              "offset": "0x14",
              "size": 32,
              "description": "position compare register 0"
            },
            "CMPOS1": {
              "offset": "0x18",
              "size": 32,
              "description": "position compare register 1"
            },
            "CMPOS2": {
              "offset": "0x1C",
              "size": 32,
              "description": "position compare register 2"
            },
            "INXCNT": {
              "offset": "0x20",
              "size": 32,
              "description": "Index count register"
            },
            "INXCMP0": {
              "offset": "0x24",
              "size": 32,
              "description": "Index compare register 0"
            },
            "LOAD": {
              "offset": "0x28",
              "size": 32,
              "description": "Velocity timer reload register"
            },
            "TIME": {
              "offset": "0x2C",
              "size": 32,
              "description": "Velocity timer register"
            },
            "VEL": {
              "offset": "0x30",
              "size": 32,
              "description": "Velocity counter register"
            },
            "CAP": {
              "offset": "0x34",
              "size": 32,
              "description": "Velocity capture register"
            },
            "VELCOMP": {
              "offset": "0x38",
              "size": 32,
              "description": "Velocity compare register"
            },
            "FILTERPHA": {
              "offset": "0x3C",
              "size": 32,
              "description": "Digital filter register on input phase A (QEI_A)"
            },
            "FILTERPHB": {
              "offset": "0x40",
              "size": 32,
              "description": "Digital filter register on input phase B (QEI_B)"
            },
            "FILTERINX": {
              "offset": "0x44",
              "size": 32,
              "description": "Digital filter register on input index (QEI_IDX)"
            },
            "WINDOW": {
              "offset": "0x48",
              "size": 32,
              "description": "Index acceptance window register"
            },
            "INXCMP1": {
              "offset": "0x4C",
              "size": 32,
              "description": "Index compare register 1"
            },
            "INXCMP2": {
              "offset": "0x50",
              "size": 32,
              "description": "Index compare register 2"
            },
            "IEC": {
              "offset": "0xFD8",
              "size": 32,
              "description": "Interrupt enable clear register"
            },
            "IES": {
              "offset": "0xFDC",
              "size": 32,
              "description": "Interrupt enable set register"
            },
            "INTSTAT": {
              "offset": "0xFE0",
              "size": 32,
              "description": "Interrupt status register"
            },
            "IE": {
              "offset": "0xFE4",
              "size": 32,
              "description": "Interrupt enable clear register"
            },
            "CLR": {
              "offset": "0xFE8",
              "size": 32,
              "description": "Interrupt status clear register"
            },
            "SET": {
              "offset": "0xFEC",
              "size": 32,
              "description": "Interrupt status set register"
            }
          }
        },
        "SYSCON": {
          "instances": [
            {
              "name": "SYSCON",
              "base": "0x40074000",
              "irq": 1
            }
          ],
          "registers": {
            "SYSMEMREMAP": {
              "offset": "0x00",
              "size": 32,
              "description": "System memory remap"
            },
            "SYSTCKCAL": {
              "offset": "0x14",
              "size": 32,
              "description": "System tick counter calibration"
            },
            "NMISRC": {
              "offset": "0x1C",
              "size": 32,
              "description": "NMI Source Control"
            },
            "SYSRSTSTAT": {
              "offset": "0x40",
              "size": 32,
              "description": "System reset status register"
            },
            "PRESETCTRL0": {
              "offset": "0x44",
              "size": 32,
              "description": "Peripheral reset control 0"
            },
            "PRESETCTRL1": {
              "offset": "0x48",
              "size": 32,
              "description": "Peripheral reset control 1"
            },
            "PIOPORCAP0": {
              "offset": "0x4C",
              "size": 32,
              "description": "POR captured PIO status 0"
            },
            "PIOPORCAP1": {
              "offset": "0x50",
              "size": 32,
              "description": "POR captured PIO status 1"
            },
            "PIOPORCAP2": {
              "offset": "0x54",
              "size": 32,
              "description": "POR captured PIO status 2"
            },
            "MAINCLKSELA": {
              "offset": "0x80",
              "size": 32,
              "description": "Main clock source select A"
            },
            "MAINCLKSELB": {
              "offset": "0x84",
              "size": 32,
              "description": "Main clock source select B"
            },
            "USBCLKSEL": {
              "offset": "0x88",
              "size": 32,
              "description": "USB clock source select"
            },
            "ADCASYNCCLKSEL": {
              "offset": "0x8C",
              "size": 32,
              "description": "ADC asynchronous clock source select"
            },
            "CLKOUTSELA": {
              "offset": "0x94",
              "size": 32,
              "description": "CLKOUT clock source select A"
            },
            "CLKOUTSELB": {
              "offset": "0x98",
              "size": 32,
              "description": "CLKOUT clock source select B"
            },
            "SYSPLLCLKSEL": {
              "offset": "0xA0",
              "size": 32,
              "description": "System PLL clock source select"
            },
            "USBPLLCLKSEL": {
              "offset": "0xA4",
              "size": 32,
              "description": "USB PLL clock source select"
            },
            "SCTPLLCLKSEL": {
              "offset": "0xA8",
              "size": 32,
              "description": "SCT PLL clock source select"
            },
            "SYSAHBCLKDIV": {
              "offset": "0xC0",
              "size": 32,
              "description": "System clock divider"
            },
            "SYSAHBCLKCTRL0": {
              "offset": "0xC4",
              "size": 32,
              "description": "System clock control 0"
            },
            "SYSAHBCLKCTRL1": {
              "offset": "0xC8",
              "size": 32,
              "description": "System clock control 1"
            },
            "SYSTICKCLKDIV": {
              "offset": "0xCC",
              "size": 32,
              "description": "SYSTICK clock divider"
            },
            "UARTCLKDIV": {
              "offset": "0xD0",
              "size": 32,
              "description": "USART clock divider. Clock divider for the USART fractional baud rate generator."
            },
            "IOCONCLKDIV": {
              "offset": "0xD4",
              "size": 32,
              "description": "Peripheral clock to the IOCON block for programmable glitch filter"
            },
            "TRACECLKDIV": {
              "offset": "0xD8",
              "size": 32,
              "description": "ARM trace clock divider"
            },
            "USBCLKDIV": {
              "offset": "0xEC",
              "size": 32,
              "description": "USB clock divider"
            },
            "ADCASYNCCLKDIV": {
              "offset": "0xF0",
              "size": 32,
              "description": "Asynchronous ADC clock divider"
            },
            "CLKOUTDIV": {
              "offset": "0xF8",
              "size": 32,
              "description": "CLKOUT clock divider"
            },
            "FRGCTRL": {
              "offset": "0x128",
              "size": 32,
              "description": "USART fractional baud rate generator control"
            },
            "USBCLKCTRL": {
              "offset": "0x12C",
              "size": 32,
              "description": "USB clock control"
            },
            "USBCLKST": {
              "offset": "0x130",
              "size": 32,
              "description": "USB clock status"
            },
            "BODCTRL": {
              "offset": "0x180",
              "size": 32,
              "description": "Brown-Out Detect"
            },
            "SYSOSCCTRL": {
              "offset": "0x188",
              "size": 32,
              "description": "System oscillator control"
            },
            "RTCOSCCTRL": {
              "offset": "0x190",
              "size": 32,
              "description": "RTC oscillator control"
            },
            "SYSPLLCTRL": {
              "offset": "0x198",
              "size": 32,
              "description": "System PLL control"
            },
            "SYSPLLSTAT": {
              "offset": "0x19C",
              "size": 32,
              "description": "System PLL status"
            },
            "USBPLLCTRL": {
              "offset": "0x1A0",
              "size": 32,
              "description": "USB PLL control"
            },
            "USBPLLSTAT": {
              "offset": "0x1A4",
              "size": 32,
              "description": "USB PLL status"
            },
            "SCTPLLCTRL": {
              "offset": "0x1A8",
              "size": 32,
              "description": "SCT PLL control"
            },
            "SCTPLLSTAT": {
              "offset": "0x1AC",
              "size": 32,
              "description": "SCT PLL status"
            },
            "PDAWAKECFG": {
              "offset": "0x204",
              "size": 32,
              "description": "Power-down states for wake-up from deep-sleep"
            },
            "PDRUNCFG": {
              "offset": "0x208",
              "size": 32,
              "description": "Power configuration register"
            },
            "STARTERP0": {
              "offset": "0x218",
              "size": 32,
              "description": "Start logic 0 wake-up enable register"
            },
            "STARTERP1": {
              "offset": "0x21C",
              "size": 32,
              "description": "Start logic 1 wake-up enable register"
            }
          }
        },
        "MRT": {
          "instances": [
            {
              "name": "MRT",
              "base": "0x400A0000",
              "irq": 20
            }
          ],
          "registers": {
            "INTVAL%s": {
              "offset": "0x00",
              "size": 32,
              "description": "MRT0 Time interval value register. This value is loaded into the TIMER0 register."
            },
            "TIMER%s": {
              "offset": "0x04",
              "size": 32,
              "description": "MRT0 Timer register. This register reads the value of the down-counter."
            },
            "CTRL%s": {
              "offset": "0x08",
              "size": 32,
              "description": "MRT0 Control register. This register controls the MRT0 modes."
            },
            "STAT%s": {
              "offset": "0x0C",
              "size": 32,
              "description": "MRT0 Status register."
            },
            "IDLE_CH": {
              "offset": "0xF4",
              "size": 32,
              "description": "Idle channel register. This register returns the number of the first idle channel."
            },
            "IRQ_FLAG": {
              "offset": "0xF8",
              "size": 32,
              "description": "Global interrupt flag register"
            }
          }
        },
        "PINT": {
          "instances": [
            {
              "name": "PINT",
              "base": "0x400A4000",
              "irq": 7
            }
          ],
          "registers": {
            "ISEL": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin Interrupt Mode register"
            },
            "IENR": {
              "offset": "0x04",
              "size": 32,
              "description": "Pin interrupt level or rising edge  interrupt enable register"
            },
            "SIENR": {
              "offset": "0x08",
              "size": 32,
              "description": "Pin interrupt level or rising edge  interrupt set register"
            },
            "CIENR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Pin interrupt level (rising edge interrupt) clear register"
            },
            "IENF": {
              "offset": "0x10",
              "size": 32,
              "description": "Pin interrupt active level or falling edge  interrupt enable register"
            },
            "SIENF": {
              "offset": "0x14",
              "size": 32,
              "description": "Pin interrupt active level or falling edge  interrupt set register"
            },
            "CIENF": {
              "offset": "0x18",
              "size": 32,
              "description": "Pin interrupt active level or falling edge  interrupt clear register"
            },
            "RISE": {
              "offset": "0x1C",
              "size": 32,
              "description": "Pin interrupt rising edge register"
            },
            "FALL": {
              "offset": "0x20",
              "size": 32,
              "description": "Pin interrupt falling edge register"
            },
            "IST": {
              "offset": "0x24",
              "size": 32,
              "description": "Pin interrupt status register"
            },
            "PMCTRL": {
              "offset": "0x28",
              "size": 32,
              "description": "Pattern match interrupt control register"
            },
            "PMSRC": {
              "offset": "0x2C",
              "size": 32,
              "description": "Pattern match interrupt bit-slice source register"
            },
            "PMCFG": {
              "offset": "0x30",
              "size": 32,
              "description": "Pattern match interrupt bit slice configuration register"
            }
          }
        },
        "GINT0": {
          "instances": [
            {
              "name": "GINT0",
              "base": "0x400A8000",
              "irq": 5
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "GPIO grouped interrupt control register"
            },
            "PORT_POL[%s]": {
              "offset": "0x20",
              "size": 32,
              "description": "GPIO grouped interrupt port 0 polarity register"
            },
            "PORT_ENA[%s]": {
              "offset": "0x40",
              "size": 32,
              "description": "GPIO grouped interrupt port 0 enable register"
            }
          }
        },
        "GINT1": {
          "instances": [
            {
              "name": "GINT1",
              "base": "0x400AC000",
              "irq": 6
            }
          ],
          "registers": {}
        },
        "RIT": {
          "instances": [
            {
              "name": "RIT",
              "base": "0x400B4000",
              "irq": 15
            }
          ],
          "registers": {
            "COMPVAL": {
              "offset": "0x00",
              "size": 32,
              "description": "Compare value LSB register. Holds the 32 LSBs of the compare value."
            },
            "MASK": {
              "offset": "0x04",
              "size": 32,
              "description": "Mask LSB register. This register holds the 32 LSB s of the mask value. A 1 written to any bit will force a compare on the corresponding bit of the counter and compare register."
            },
            "CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "Control register."
            },
            "COUNTER": {
              "offset": "0x0C",
              "size": 32,
              "description": "Counter LSB register. 32 LSBs of the counter."
            },
            "COMPVAL_H": {
              "offset": "0x10",
              "size": 32,
              "description": "Compare value MSB register. Holds the 16 MSBs of the compare value."
            },
            "MASK_H": {
              "offset": "0x14",
              "size": 32,
              "description": "Mask MSB register. This register holds the 16 MSBs of the mask value. A 1 written to any bit will force a compare on the corresponding bit of the counter and compare register."
            },
            "COUNTER_H": {
              "offset": "0x1C",
              "size": 32,
              "description": "Counter MSB register. 16 MSBs of the counter."
            }
          }
        },
        "SCTIPU": {
          "instances": [
            {
              "name": "SCTIPU",
              "base": "0x400B8000"
            }
          ],
          "registers": {
            "SAMPLE_CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "SCT IPU sample control register. Contains the input mux selects,  latch/sample-enable mux selects, and sample overrride bits for the  SAMPLE module."
            },
            "ABORT_ENABLE%s": {
              "offset": "0x20",
              "size": 32,
              "description": "SCT IPU abort enable  register: Selects which input source  contributes to ORed Abort Output 0."
            },
            "ABORT_SOURCE%s": {
              "offset": "0x24",
              "size": 32,
              "description": "SCT IPU abort source  register: Status register indicating which input source caused abort output 0."
            }
          }
        },
        "FLASH": {
          "instances": [
            {
              "name": "FLASHCTRL",
              "base": "0x400BC000",
              "irq": 2
            }
          ],
          "registers": {
            "FMSSTART": {
              "offset": "0x20",
              "size": 32,
              "description": "Signature start address register"
            },
            "FMSSTOP": {
              "offset": "0x24",
              "size": 32,
              "description": "Signature stop-address register"
            },
            "FMSW0": {
              "offset": "0x2C",
              "size": 32,
              "description": "Signature word"
            }
          }
        },
        "CAN": {
          "instances": [
            {
              "name": "C_CAN0",
              "base": "0x400F0000",
              "irq": 27
            }
          ],
          "registers": {
            "CNTL": {
              "offset": "0x00",
              "size": 32,
              "description": "CAN control"
            },
            "STAT": {
              "offset": "0x04",
              "size": 32,
              "description": "Status register"
            },
            "EC": {
              "offset": "0x08",
              "size": 32,
              "description": "Error counter"
            },
            "BT": {
              "offset": "0x0C",
              "size": 32,
              "description": "Bit timing register"
            },
            "INT": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt register"
            },
            "TEST": {
              "offset": "0x14",
              "size": 32,
              "description": "Test register"
            },
            "BRPE": {
              "offset": "0x18",
              "size": 32,
              "description": "Baud rate prescaler extension register"
            },
            "IF%s_CMDREQ": {
              "offset": "0x20",
              "size": 32,
              "description": "Message interface  command request"
            },
            "IF%s_CMDMSK_W": {
              "offset": "0x24",
              "size": 32,
              "description": "Message interface  command mask (write direction)"
            },
            "IF%s_CMDMSK_R": {
              "offset": "0x24",
              "size": 32,
              "description": "Message interface  command mask (read direction)"
            },
            "IF%s_MSK1": {
              "offset": "0x28",
              "size": 32,
              "description": "Message interface  mask 1"
            },
            "IF%s_MSK2": {
              "offset": "0x2C",
              "size": 32,
              "description": "Message interface  mask 2"
            },
            "IF%s_ARB1": {
              "offset": "0x30",
              "size": 32,
              "description": "Message interface  arbitration 1"
            },
            "IF%s_ARB2": {
              "offset": "0x34",
              "size": 32,
              "description": "Message interface  arbitration 2"
            },
            "IF%s_MCTRL": {
              "offset": "0x38",
              "size": 32,
              "description": "Message interface  message control"
            },
            "IF%s_DA1": {
              "offset": "0x3C",
              "size": 32,
              "description": "Message interface  data A1"
            },
            "IF%s_DA2": {
              "offset": "0x40",
              "size": 32,
              "description": "Message interface 1 data A2"
            },
            "IF%s_DB1": {
              "offset": "0x44",
              "size": 32,
              "description": "Message interface 1 data B1"
            },
            "IF%s_DB2": {
              "offset": "0x48",
              "size": 32,
              "description": "Message interface 1 data B2"
            },
            "TXREQ1": {
              "offset": "0x100",
              "size": 32,
              "description": "Transmission request 1"
            },
            "TXREQ2": {
              "offset": "0x104",
              "size": 32,
              "description": "Transmission request 2"
            },
            "ND1": {
              "offset": "0x120",
              "size": 32,
              "description": "New data 1"
            },
            "ND2": {
              "offset": "0x124",
              "size": 32,
              "description": "New data 2"
            },
            "IR1": {
              "offset": "0x140",
              "size": 32,
              "description": "Interrupt pending 1"
            },
            "IR2": {
              "offset": "0x144",
              "size": 32,
              "description": "Interrupt pending 2"
            },
            "MSGV1": {
              "offset": "0x160",
              "size": 32,
              "description": "Message valid 1"
            },
            "MSGV2": {
              "offset": "0x164",
              "size": 32,
              "description": "Message valid 2"
            },
            "CLKDIV": {
              "offset": "0x180",
              "size": 32,
              "description": "CAN clock divider register"
            }
          }
        },
        "IOCON": {
          "instances": [
            {
              "name": "IOCON",
              "base": "0x400F8000"
            }
          ],
          "registers": {
            "PIO0_%s": {
              "offset": "0x64",
              "size": 32,
              "description": "Digital I/O control for port 0 pins PIO0_25 to PIO0_31. With glitch filter."
            },
            "PIO1_%s": {
              "offset": "0xAC",
              "size": 32,
              "description": "Digital I/O control for port 1 pins PIO1_11 to PIO1_31. Without glitch filter."
            },
            "PIO2_%s": {
              "offset": "0x100",
              "size": 32,
              "description": "Digital I/O control for port 2 pins PIO2_0 to PIO2_13. Without glitch filter."
            }
          }
        }
      },
      "interrupts": {
        "count": 63,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "WDT_IRQHandler"
          },
          {
            "number": 17,
            "name": "BOD_IRQ_IRQHandler"
          },
          {
            "number": 18,
            "name": "FLASH_IRQHandler"
          },
          {
            "number": 19,
            "name": "EE_IRQHandler"
          },
          {
            "number": 20,
            "name": "DMA_IRQHandler"
          },
          {
            "number": 21,
            "name": "GINT0_IRQHandler"
          },
          {
            "number": 22,
            "name": "GINT1_IRQHandler"
          },
          {
            "number": 23,
            "name": "PIN_INT0_IRQHandler"
          },
          {
            "number": 24,
            "name": "PIN_INT1_IRQHandler"
          },
          {
            "number": 25,
            "name": "PIN_INT2_IRQHandler"
          },
          {
            "number": 26,
            "name": "PIN_INT3_IRQHandler"
          },
          {
            "number": 27,
            "name": "PIN_INT4_IRQHandler"
          },
          {
            "number": 28,
            "name": "PIN_INT5_IRQHandler"
          },
          {
            "number": 29,
            "name": "PIN_INT6_IRQHandler"
          },
          {
            "number": 30,
            "name": "PIN_INT7_IRQHandler"
          },
          {
            "number": 31,
            "name": "RIT_IRQHandler"
          },
          {
            "number": 32,
            "name": "SCT0_IRQHandler"
          },
          {
            "number": 33,
            "name": "SCT1_IRQHandler"
          },
          {
            "number": 34,
            "name": "SCT2_IRQHandler"
          },
          {
            "number": 35,
            "name": "SCT3_IRQHandler"
          },
          {
            "number": 36,
            "name": "MRT_IRQHandler"
          },
          {
            "number": 37,
            "name": "UART0_IRQHandler"
          },
          {
            "number": 38,
            "name": "UART1_IRQHandler"
          },
          {
            "number": 39,
            "name": "UART2_IRQHandler"
          },
          {
            "number": 40,
            "name": "I2C0_IRQHandler"
          },
          {
            "number": 41,
            "name": "SPI0_IRQHandler"
          },
          {
            "number": 42,
            "name": "SPI1_IRQHandler"
          },
          {
            "number": 43,
            "name": "C_CAN0_IRQHandler"
          },
          {
            "number": 44,
            "name": "USB_IRQ_IRQHandler"
          },
          {
            "number": 45,
            "name": "USB_FIQ_IRQHandler"
          },
          {
            "number": 46,
            "name": "USBWAKEUP_IRQHandler"
          },
          {
            "number": 47,
            "name": "ADC0_SEQA_IRQHandler"
          },
          {
            "number": 48,
            "name": "ADC0_SEQB_IRQHandler"
          },
          {
            "number": 49,
            "name": "ADC0_THCMP_IRQHandler"
          },
          {
            "number": 50,
            "name": "ADC0_OVR_IRQHandler"
          },
          {
            "number": 51,
            "name": "ADC1_SEQA_IRQHandler"
          },
          {
            "number": 52,
            "name": "ADC1_SEQB_IRQHandler"
          },
          {
            "number": 53,
            "name": "ADC1_THCMP_IRQHandler"
          },
          {
            "number": 54,
            "name": "ADC1_OVR_IRQHandler"
          },
          {
            "number": 55,
            "name": "DAC_IRQHandler"
          },
          {
            "number": 56,
            "name": "CMP0_IRQHandler"
          },
          {
            "number": 57,
            "name": "CMP1_IRQHandler"
          },
          {
            "number": 58,
            "name": "CMP2_IRQHandler"
          },
          {
            "number": 59,
            "name": "CMP3_IRQHandler"
          },
          {
            "number": 60,
            "name": "QEI_IRQHandler"
          },
          {
            "number": 61,
            "name": "RTC_ALARM_IRQHandler"
          },
          {
            "number": 62,
            "name": "RTC_WAKE_IRQHandler"
          }
        ]
      }
    }
  }
}