|DDS2
Clk => Clk.IN5
Rst_n => Rst_n.IN5
Rs232_Rx => Rs232_Rx.IN1
CS_N <= DAC_2CH:DAC_2CH.CS_N
DIN <= DAC_2CH:DAC_2CH.DIN
SCLK <= DAC_2CH:DAC_2CH.SCLK


|DDS2|DDS_Module:DDS_Module0
Clk => Clk.IN1
Rst_n => Fre_acc[0].ACLR
Rst_n => Fre_acc[1].ACLR
Rst_n => Fre_acc[2].ACLR
Rst_n => Fre_acc[3].ACLR
Rst_n => Fre_acc[4].ACLR
Rst_n => Fre_acc[5].ACLR
Rst_n => Fre_acc[6].ACLR
Rst_n => Fre_acc[7].ACLR
Rst_n => Fre_acc[8].ACLR
Rst_n => Fre_acc[9].ACLR
Rst_n => Fre_acc[10].ACLR
Rst_n => Fre_acc[11].ACLR
Rst_n => Fre_acc[12].ACLR
Rst_n => Fre_acc[13].ACLR
Rst_n => Fre_acc[14].ACLR
Rst_n => Fre_acc[15].ACLR
Rst_n => Fre_acc[16].ACLR
Rst_n => Fre_acc[17].ACLR
Rst_n => Fre_acc[18].ACLR
Rst_n => Fre_acc[19].ACLR
Rst_n => Fre_acc[20].ACLR
Rst_n => Fre_acc[21].ACLR
Rst_n => Fre_acc[22].ACLR
Rst_n => Fre_acc[23].ACLR
Rst_n => Fre_acc[24].ACLR
Rst_n => Fre_acc[25].ACLR
Rst_n => Fre_acc[26].ACLR
Rst_n => Fre_acc[27].ACLR
Rst_n => Fre_acc[28].ACLR
Rst_n => Fre_acc[29].ACLR
Rst_n => Fre_acc[30].ACLR
Rst_n => Fre_acc[31].ACLR
Rst_n => Rom_Addr[0].ACLR
Rst_n => Rom_Addr[1].ACLR
Rst_n => Rom_Addr[2].ACLR
Rst_n => Rom_Addr[3].ACLR
Rst_n => Rom_Addr[4].ACLR
Rst_n => Rom_Addr[5].ACLR
Rst_n => Rom_Addr[6].ACLR
Rst_n => Rom_Addr[7].ACLR
Rst_n => Rom_Addr[8].ACLR
Rst_n => Rom_Addr[9].ACLR
Rst_n => Rom_Addr[10].ACLR
Rst_n => Rom_Addr[11].ACLR
EN => DA_Clk.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Rom_Addr.OUTPUTSELECT
EN => Rom_Addr.OUTPUTSELECT
EN => Rom_Addr.OUTPUTSELECT
EN => Rom_Addr.OUTPUTSELECT
EN => Rom_Addr.OUTPUTSELECT
EN => Rom_Addr.OUTPUTSELECT
EN => Rom_Addr.OUTPUTSELECT
EN => Rom_Addr.OUTPUTSELECT
EN => Rom_Addr.OUTPUTSELECT
EN => Rom_Addr.OUTPUTSELECT
EN => Rom_Addr.OUTPUTSELECT
EN => Rom_Addr.OUTPUTSELECT
Fword[0] => Add0.IN32
Fword[1] => Add0.IN31
Fword[2] => Add0.IN30
Fword[3] => Add0.IN29
Fword[4] => Add0.IN28
Fword[5] => Add0.IN27
Fword[6] => Add0.IN26
Fword[7] => Add0.IN25
Fword[8] => Add0.IN24
Fword[9] => Add0.IN23
Fword[10] => Add0.IN22
Fword[11] => Add0.IN21
Fword[12] => Add0.IN20
Fword[13] => Add0.IN19
Fword[14] => Add0.IN18
Fword[15] => Add0.IN17
Fword[16] => Add0.IN16
Fword[17] => Add0.IN15
Fword[18] => Add0.IN14
Fword[19] => Add0.IN13
Fword[20] => Add0.IN12
Fword[21] => Add0.IN11
Fword[22] => Add0.IN10
Fword[23] => Add0.IN9
Fword[24] => Add0.IN8
Fword[25] => Add0.IN7
Fword[26] => Add0.IN6
Fword[27] => Add0.IN5
Fword[28] => Add0.IN4
Fword[29] => Add0.IN3
Fword[30] => Add0.IN2
Fword[31] => Add0.IN1
Pword[0] => Add1.IN12
Pword[1] => Add1.IN11
Pword[2] => Add1.IN10
Pword[3] => Add1.IN9
Pword[4] => Add1.IN8
Pword[5] => Add1.IN7
Pword[6] => Add1.IN6
Pword[7] => Add1.IN5
Pword[8] => Add1.IN4
Pword[9] => Add1.IN3
Pword[10] => Add1.IN2
Pword[11] => Add1.IN1
DA_Clk <= DA_Clk.DB_MAX_OUTPUT_PORT_TYPE
DA_Data[0] <= ddsrom:ddsrom.q
DA_Data[1] <= ddsrom:ddsrom.q
DA_Data[2] <= ddsrom:ddsrom.q
DA_Data[3] <= ddsrom:ddsrom.q
DA_Data[4] <= ddsrom:ddsrom.q
DA_Data[5] <= ddsrom:ddsrom.q
DA_Data[6] <= ddsrom:ddsrom.q
DA_Data[7] <= ddsrom:ddsrom.q
DA_Data[8] <= ddsrom:ddsrom.q
DA_Data[9] <= ddsrom:ddsrom.q


|DDS2|DDS_Module:DDS_Module0|ddsrom:ddsrom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a


|DDS2|DDS_Module:DDS_Module0|ddsrom:ddsrom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jc91:auto_generated.address_a[0]
address_a[1] => altsyncram_jc91:auto_generated.address_a[1]
address_a[2] => altsyncram_jc91:auto_generated.address_a[2]
address_a[3] => altsyncram_jc91:auto_generated.address_a[3]
address_a[4] => altsyncram_jc91:auto_generated.address_a[4]
address_a[5] => altsyncram_jc91:auto_generated.address_a[5]
address_a[6] => altsyncram_jc91:auto_generated.address_a[6]
address_a[7] => altsyncram_jc91:auto_generated.address_a[7]
address_a[8] => altsyncram_jc91:auto_generated.address_a[8]
address_a[9] => altsyncram_jc91:auto_generated.address_a[9]
address_a[10] => altsyncram_jc91:auto_generated.address_a[10]
address_a[11] => altsyncram_jc91:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jc91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jc91:auto_generated.q_a[0]
q_a[1] <= altsyncram_jc91:auto_generated.q_a[1]
q_a[2] <= altsyncram_jc91:auto_generated.q_a[2]
q_a[3] <= altsyncram_jc91:auto_generated.q_a[3]
q_a[4] <= altsyncram_jc91:auto_generated.q_a[4]
q_a[5] <= altsyncram_jc91:auto_generated.q_a[5]
q_a[6] <= altsyncram_jc91:auto_generated.q_a[6]
q_a[7] <= altsyncram_jc91:auto_generated.q_a[7]
q_a[8] <= altsyncram_jc91:auto_generated.q_a[8]
q_a[9] <= altsyncram_jc91:auto_generated.q_a[9]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DDS2|DDS_Module:DDS_Module0|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT


|DDS2|DDS_Module:DDS_Module1
Clk => Clk.IN1
Rst_n => Fre_acc[0].ACLR
Rst_n => Fre_acc[1].ACLR
Rst_n => Fre_acc[2].ACLR
Rst_n => Fre_acc[3].ACLR
Rst_n => Fre_acc[4].ACLR
Rst_n => Fre_acc[5].ACLR
Rst_n => Fre_acc[6].ACLR
Rst_n => Fre_acc[7].ACLR
Rst_n => Fre_acc[8].ACLR
Rst_n => Fre_acc[9].ACLR
Rst_n => Fre_acc[10].ACLR
Rst_n => Fre_acc[11].ACLR
Rst_n => Fre_acc[12].ACLR
Rst_n => Fre_acc[13].ACLR
Rst_n => Fre_acc[14].ACLR
Rst_n => Fre_acc[15].ACLR
Rst_n => Fre_acc[16].ACLR
Rst_n => Fre_acc[17].ACLR
Rst_n => Fre_acc[18].ACLR
Rst_n => Fre_acc[19].ACLR
Rst_n => Fre_acc[20].ACLR
Rst_n => Fre_acc[21].ACLR
Rst_n => Fre_acc[22].ACLR
Rst_n => Fre_acc[23].ACLR
Rst_n => Fre_acc[24].ACLR
Rst_n => Fre_acc[25].ACLR
Rst_n => Fre_acc[26].ACLR
Rst_n => Fre_acc[27].ACLR
Rst_n => Fre_acc[28].ACLR
Rst_n => Fre_acc[29].ACLR
Rst_n => Fre_acc[30].ACLR
Rst_n => Fre_acc[31].ACLR
Rst_n => Rom_Addr[0].ACLR
Rst_n => Rom_Addr[1].ACLR
Rst_n => Rom_Addr[2].ACLR
Rst_n => Rom_Addr[3].ACLR
Rst_n => Rom_Addr[4].ACLR
Rst_n => Rom_Addr[5].ACLR
Rst_n => Rom_Addr[6].ACLR
Rst_n => Rom_Addr[7].ACLR
Rst_n => Rom_Addr[8].ACLR
Rst_n => Rom_Addr[9].ACLR
Rst_n => Rom_Addr[10].ACLR
Rst_n => Rom_Addr[11].ACLR
EN => DA_Clk.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Fre_acc.OUTPUTSELECT
EN => Rom_Addr.OUTPUTSELECT
EN => Rom_Addr.OUTPUTSELECT
EN => Rom_Addr.OUTPUTSELECT
EN => Rom_Addr.OUTPUTSELECT
EN => Rom_Addr.OUTPUTSELECT
EN => Rom_Addr.OUTPUTSELECT
EN => Rom_Addr.OUTPUTSELECT
EN => Rom_Addr.OUTPUTSELECT
EN => Rom_Addr.OUTPUTSELECT
EN => Rom_Addr.OUTPUTSELECT
EN => Rom_Addr.OUTPUTSELECT
EN => Rom_Addr.OUTPUTSELECT
Fword[0] => Add0.IN32
Fword[1] => Add0.IN31
Fword[2] => Add0.IN30
Fword[3] => Add0.IN29
Fword[4] => Add0.IN28
Fword[5] => Add0.IN27
Fword[6] => Add0.IN26
Fword[7] => Add0.IN25
Fword[8] => Add0.IN24
Fword[9] => Add0.IN23
Fword[10] => Add0.IN22
Fword[11] => Add0.IN21
Fword[12] => Add0.IN20
Fword[13] => Add0.IN19
Fword[14] => Add0.IN18
Fword[15] => Add0.IN17
Fword[16] => Add0.IN16
Fword[17] => Add0.IN15
Fword[18] => Add0.IN14
Fword[19] => Add0.IN13
Fword[20] => Add0.IN12
Fword[21] => Add0.IN11
Fword[22] => Add0.IN10
Fword[23] => Add0.IN9
Fword[24] => Add0.IN8
Fword[25] => Add0.IN7
Fword[26] => Add0.IN6
Fword[27] => Add0.IN5
Fword[28] => Add0.IN4
Fword[29] => Add0.IN3
Fword[30] => Add0.IN2
Fword[31] => Add0.IN1
Pword[0] => Add1.IN12
Pword[1] => Add1.IN11
Pword[2] => Add1.IN10
Pword[3] => Add1.IN9
Pword[4] => Add1.IN8
Pword[5] => Add1.IN7
Pword[6] => Add1.IN6
Pword[7] => Add1.IN5
Pword[8] => Add1.IN4
Pword[9] => Add1.IN3
Pword[10] => Add1.IN2
Pword[11] => Add1.IN1
DA_Clk <= DA_Clk.DB_MAX_OUTPUT_PORT_TYPE
DA_Data[0] <= ddsrom:ddsrom.q
DA_Data[1] <= ddsrom:ddsrom.q
DA_Data[2] <= ddsrom:ddsrom.q
DA_Data[3] <= ddsrom:ddsrom.q
DA_Data[4] <= ddsrom:ddsrom.q
DA_Data[5] <= ddsrom:ddsrom.q
DA_Data[6] <= ddsrom:ddsrom.q
DA_Data[7] <= ddsrom:ddsrom.q
DA_Data[8] <= ddsrom:ddsrom.q
DA_Data[9] <= ddsrom:ddsrom.q


|DDS2|DDS_Module:DDS_Module1|ddsrom:ddsrom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a


|DDS2|DDS_Module:DDS_Module1|ddsrom:ddsrom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jc91:auto_generated.address_a[0]
address_a[1] => altsyncram_jc91:auto_generated.address_a[1]
address_a[2] => altsyncram_jc91:auto_generated.address_a[2]
address_a[3] => altsyncram_jc91:auto_generated.address_a[3]
address_a[4] => altsyncram_jc91:auto_generated.address_a[4]
address_a[5] => altsyncram_jc91:auto_generated.address_a[5]
address_a[6] => altsyncram_jc91:auto_generated.address_a[6]
address_a[7] => altsyncram_jc91:auto_generated.address_a[7]
address_a[8] => altsyncram_jc91:auto_generated.address_a[8]
address_a[9] => altsyncram_jc91:auto_generated.address_a[9]
address_a[10] => altsyncram_jc91:auto_generated.address_a[10]
address_a[11] => altsyncram_jc91:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jc91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jc91:auto_generated.q_a[0]
q_a[1] <= altsyncram_jc91:auto_generated.q_a[1]
q_a[2] <= altsyncram_jc91:auto_generated.q_a[2]
q_a[3] <= altsyncram_jc91:auto_generated.q_a[3]
q_a[4] <= altsyncram_jc91:auto_generated.q_a[4]
q_a[5] <= altsyncram_jc91:auto_generated.q_a[5]
q_a[6] <= altsyncram_jc91:auto_generated.q_a[6]
q_a[7] <= altsyncram_jc91:auto_generated.q_a[7]
q_a[8] <= altsyncram_jc91:auto_generated.q_a[8]
q_a[9] <= altsyncram_jc91:auto_generated.q_a[9]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DDS2|DDS_Module:DDS_Module1|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_jc91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT


|DDS2|DAC_2CH:DAC_2CH
Clk => Clk.IN1
Rst_n => Rst_n.IN1
DATA_A[0] => DATA.DATAA
DATA_A[1] => DATA.DATAA
DATA_A[2] => DATA.DATAA
DATA_A[3] => DATA.DATAA
DATA_A[4] => DATA.DATAA
DATA_A[5] => DATA.DATAA
DATA_A[6] => DATA.DATAA
DATA_A[7] => DATA.DATAA
DATA_A[8] => DATA.DATAA
DATA_A[9] => DATA.DATAA
DATA_A[10] => DATA.DATAA
DATA_A[11] => DATA.DATAA
DATA_B[0] => DATA.DATAB
DATA_B[1] => DATA.DATAB
DATA_B[2] => DATA.DATAB
DATA_B[3] => DATA.DATAB
DATA_B[4] => DATA.DATAB
DATA_B[5] => DATA.DATAB
DATA_B[6] => DATA.DATAB
DATA_B[7] => DATA.DATAB
DATA_B[8] => DATA.DATAB
DATA_B[9] => DATA.DATAB
DATA_B[10] => DATA.DATAB
DATA_B[11] => DATA.DATAB
CS_N <= tlv5618:tlv5618.CS_N
DIN <= tlv5618:tlv5618.DIN
SCLK <= tlv5618:tlv5618.SCLK


|DDS2|DAC_2CH:DAC_2CH|tlv5618:tlv5618
Clk => Set_Done~reg0.CLK
Clk => CS_N~reg0.CLK
Clk => SCLK~reg0.CLK
Clk => DIN~reg0.CLK
Clk => r_DAC_DATA[0].CLK
Clk => r_DAC_DATA[1].CLK
Clk => r_DAC_DATA[2].CLK
Clk => r_DAC_DATA[3].CLK
Clk => r_DAC_DATA[4].CLK
Clk => r_DAC_DATA[5].CLK
Clk => r_DAC_DATA[6].CLK
Clk => r_DAC_DATA[7].CLK
Clk => r_DAC_DATA[8].CLK
Clk => r_DAC_DATA[9].CLK
Clk => r_DAC_DATA[10].CLK
Clk => r_DAC_DATA[11].CLK
Clk => r_DAC_DATA[12].CLK
Clk => r_DAC_DATA[13].CLK
Clk => r_DAC_DATA[14].CLK
Clk => r_DAC_DATA[15].CLK
Clk => SCLK_GEN_CNT[0].CLK
Clk => SCLK_GEN_CNT[1].CLK
Clk => SCLK_GEN_CNT[2].CLK
Clk => SCLK_GEN_CNT[3].CLK
Clk => SCLK_GEN_CNT[4].CLK
Clk => SCLK_GEN_CNT[5].CLK
Clk => SCLK2X.CLK
Clk => DIV_CNT[0].CLK
Clk => DIV_CNT[1].CLK
Clk => DIV_CNT[2].CLK
Clk => DIV_CNT[3].CLK
Clk => en.CLK
Rst_n => CS_N~reg0.PRESET
Rst_n => SCLK~reg0.ACLR
Rst_n => DIN~reg0.PRESET
Rst_n => Set_Done~reg0.ACLR
Rst_n => en.ACLR
Rst_n => DIV_CNT[0].ACLR
Rst_n => DIV_CNT[1].ACLR
Rst_n => DIV_CNT[2].ACLR
Rst_n => DIV_CNT[3].ACLR
Rst_n => SCLK2X.ACLR
Rst_n => SCLK_GEN_CNT[0].ACLR
Rst_n => SCLK_GEN_CNT[1].ACLR
Rst_n => SCLK_GEN_CNT[2].ACLR
Rst_n => SCLK_GEN_CNT[3].ACLR
Rst_n => SCLK_GEN_CNT[4].ACLR
Rst_n => SCLK_GEN_CNT[5].ACLR
Rst_n => r_DAC_DATA[0].ACLR
Rst_n => r_DAC_DATA[1].ACLR
Rst_n => r_DAC_DATA[2].ACLR
Rst_n => r_DAC_DATA[3].ACLR
Rst_n => r_DAC_DATA[4].ACLR
Rst_n => r_DAC_DATA[5].ACLR
Rst_n => r_DAC_DATA[6].ACLR
Rst_n => r_DAC_DATA[7].ACLR
Rst_n => r_DAC_DATA[8].ACLR
Rst_n => r_DAC_DATA[9].ACLR
Rst_n => r_DAC_DATA[10].ACLR
Rst_n => r_DAC_DATA[11].ACLR
Rst_n => r_DAC_DATA[12].ACLR
Rst_n => r_DAC_DATA[13].ACLR
Rst_n => r_DAC_DATA[14].ACLR
Rst_n => r_DAC_DATA[15].ACLR
DAC_DATA[0] => r_DAC_DATA[0].DATAIN
DAC_DATA[1] => r_DAC_DATA[1].DATAIN
DAC_DATA[2] => r_DAC_DATA[2].DATAIN
DAC_DATA[3] => r_DAC_DATA[3].DATAIN
DAC_DATA[4] => r_DAC_DATA[4].DATAIN
DAC_DATA[5] => r_DAC_DATA[5].DATAIN
DAC_DATA[6] => r_DAC_DATA[6].DATAIN
DAC_DATA[7] => r_DAC_DATA[7].DATAIN
DAC_DATA[8] => r_DAC_DATA[8].DATAIN
DAC_DATA[9] => r_DAC_DATA[9].DATAIN
DAC_DATA[10] => r_DAC_DATA[10].DATAIN
DAC_DATA[11] => r_DAC_DATA[11].DATAIN
DAC_DATA[12] => r_DAC_DATA[12].DATAIN
DAC_DATA[13] => r_DAC_DATA[13].DATAIN
DAC_DATA[14] => r_DAC_DATA[14].DATAIN
DAC_DATA[15] => r_DAC_DATA[15].DATAIN
Start => en.OUTPUTSELECT
Start => r_DAC_DATA[15].ENA
Start => r_DAC_DATA[14].ENA
Start => r_DAC_DATA[13].ENA
Start => r_DAC_DATA[12].ENA
Start => r_DAC_DATA[11].ENA
Start => r_DAC_DATA[10].ENA
Start => r_DAC_DATA[9].ENA
Start => r_DAC_DATA[8].ENA
Start => r_DAC_DATA[7].ENA
Start => r_DAC_DATA[6].ENA
Start => r_DAC_DATA[5].ENA
Start => r_DAC_DATA[4].ENA
Start => r_DAC_DATA[3].ENA
Start => r_DAC_DATA[2].ENA
Start => r_DAC_DATA[1].ENA
Start => r_DAC_DATA[0].ENA
Set_Done <= Set_Done~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N <= CS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIN <= DIN~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_State <= CS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DDS2|uart_byte_rx:uart_byte_rx
Clk => uart_state.CLK
Clk => r_data_byte[0][0].CLK
Clk => r_data_byte[0][1].CLK
Clk => r_data_byte[0][2].CLK
Clk => r_data_byte[1][0].CLK
Clk => r_data_byte[1][1].CLK
Clk => r_data_byte[1][2].CLK
Clk => r_data_byte[2][0].CLK
Clk => r_data_byte[2][1].CLK
Clk => r_data_byte[2][2].CLK
Clk => r_data_byte[3][0].CLK
Clk => r_data_byte[3][1].CLK
Clk => r_data_byte[3][2].CLK
Clk => r_data_byte[4][0].CLK
Clk => r_data_byte[4][1].CLK
Clk => r_data_byte[4][2].CLK
Clk => r_data_byte[5][0].CLK
Clk => r_data_byte[5][1].CLK
Clk => r_data_byte[5][2].CLK
Clk => r_data_byte[6][0].CLK
Clk => r_data_byte[6][1].CLK
Clk => r_data_byte[6][2].CLK
Clk => r_data_byte[7][0].CLK
Clk => r_data_byte[7][1].CLK
Clk => r_data_byte[7][2].CLK
Clk => START_BIT[0].CLK
Clk => START_BIT[1].CLK
Clk => START_BIT[2].CLK
Clk => data_byte[0]~reg0.CLK
Clk => data_byte[1]~reg0.CLK
Clk => data_byte[2]~reg0.CLK
Clk => data_byte[3]~reg0.CLK
Clk => data_byte[4]~reg0.CLK
Clk => data_byte[5]~reg0.CLK
Clk => data_byte[6]~reg0.CLK
Clk => data_byte[7]~reg0.CLK
Clk => Rx_Done~reg0.CLK
Clk => bps_cnt[0].CLK
Clk => bps_cnt[1].CLK
Clk => bps_cnt[2].CLK
Clk => bps_cnt[3].CLK
Clk => bps_cnt[4].CLK
Clk => bps_cnt[5].CLK
Clk => bps_cnt[6].CLK
Clk => bps_cnt[7].CLK
Clk => bps_clk.CLK
Clk => div_cnt[0].CLK
Clk => div_cnt[1].CLK
Clk => div_cnt[2].CLK
Clk => div_cnt[3].CLK
Clk => div_cnt[4].CLK
Clk => div_cnt[5].CLK
Clk => div_cnt[6].CLK
Clk => div_cnt[7].CLK
Clk => div_cnt[8].CLK
Clk => div_cnt[9].CLK
Clk => div_cnt[10].CLK
Clk => div_cnt[11].CLK
Clk => div_cnt[12].CLK
Clk => div_cnt[13].CLK
Clk => div_cnt[14].CLK
Clk => div_cnt[15].CLK
Clk => bps_DR[0].CLK
Clk => bps_DR[1].CLK
Clk => bps_DR[2].CLK
Clk => bps_DR[3].CLK
Clk => bps_DR[4].CLK
Clk => bps_DR[5].CLK
Clk => bps_DR[6].CLK
Clk => bps_DR[7].CLK
Clk => bps_DR[8].CLK
Clk => bps_DR[9].CLK
Clk => bps_DR[10].CLK
Clk => bps_DR[11].CLK
Clk => bps_DR[12].CLK
Clk => bps_DR[13].CLK
Clk => bps_DR[14].CLK
Clk => bps_DR[15].CLK
Clk => tmp1_Rs232_Rx.CLK
Clk => tmp0_Rs232_Rx.CLK
Clk => s1_Rs232_Rx.CLK
Clk => s0_Rs232_Rx.CLK
Rst_n => bps_DR[0].ACLR
Rst_n => bps_DR[1].ACLR
Rst_n => bps_DR[2].PRESET
Rst_n => bps_DR[3].ACLR
Rst_n => bps_DR[4].ACLR
Rst_n => bps_DR[5].ACLR
Rst_n => bps_DR[6].PRESET
Rst_n => bps_DR[7].ACLR
Rst_n => bps_DR[8].PRESET
Rst_n => bps_DR[9].ACLR
Rst_n => bps_DR[10].ACLR
Rst_n => bps_DR[11].ACLR
Rst_n => bps_DR[12].ACLR
Rst_n => bps_DR[13].ACLR
Rst_n => bps_DR[14].ACLR
Rst_n => bps_DR[15].ACLR
Rst_n => data_byte[0]~reg0.ACLR
Rst_n => data_byte[1]~reg0.ACLR
Rst_n => data_byte[2]~reg0.ACLR
Rst_n => data_byte[3]~reg0.ACLR
Rst_n => data_byte[4]~reg0.ACLR
Rst_n => data_byte[5]~reg0.ACLR
Rst_n => data_byte[6]~reg0.ACLR
Rst_n => data_byte[7]~reg0.ACLR
Rst_n => Rx_Done~reg0.ACLR
Rst_n => s1_Rs232_Rx.ACLR
Rst_n => s0_Rs232_Rx.ACLR
Rst_n => tmp1_Rs232_Rx.ACLR
Rst_n => tmp0_Rs232_Rx.ACLR
Rst_n => div_cnt[0].ACLR
Rst_n => div_cnt[1].ACLR
Rst_n => div_cnt[2].ACLR
Rst_n => div_cnt[3].ACLR
Rst_n => div_cnt[4].ACLR
Rst_n => div_cnt[5].ACLR
Rst_n => div_cnt[6].ACLR
Rst_n => div_cnt[7].ACLR
Rst_n => div_cnt[8].ACLR
Rst_n => div_cnt[9].ACLR
Rst_n => div_cnt[10].ACLR
Rst_n => div_cnt[11].ACLR
Rst_n => div_cnt[12].ACLR
Rst_n => div_cnt[13].ACLR
Rst_n => div_cnt[14].ACLR
Rst_n => div_cnt[15].ACLR
Rst_n => bps_clk.ACLR
Rst_n => bps_cnt[0].ACLR
Rst_n => bps_cnt[1].ACLR
Rst_n => bps_cnt[2].ACLR
Rst_n => bps_cnt[3].ACLR
Rst_n => bps_cnt[4].ACLR
Rst_n => bps_cnt[5].ACLR
Rst_n => bps_cnt[6].ACLR
Rst_n => bps_cnt[7].ACLR
Rst_n => uart_state.ACLR
Rst_n => r_data_byte[0][0].ACLR
Rst_n => r_data_byte[0][1].ACLR
Rst_n => r_data_byte[0][2].ACLR
Rst_n => r_data_byte[1][0].ACLR
Rst_n => r_data_byte[1][1].ACLR
Rst_n => r_data_byte[1][2].ACLR
Rst_n => r_data_byte[2][0].ACLR
Rst_n => r_data_byte[2][1].ACLR
Rst_n => r_data_byte[2][2].ACLR
Rst_n => r_data_byte[3][0].ACLR
Rst_n => r_data_byte[3][1].ACLR
Rst_n => r_data_byte[3][2].ACLR
Rst_n => r_data_byte[4][0].ACLR
Rst_n => r_data_byte[4][1].ACLR
Rst_n => r_data_byte[4][2].ACLR
Rst_n => r_data_byte[5][0].ACLR
Rst_n => r_data_byte[5][1].ACLR
Rst_n => r_data_byte[5][2].ACLR
Rst_n => r_data_byte[6][0].ACLR
Rst_n => r_data_byte[6][1].ACLR
Rst_n => r_data_byte[6][2].ACLR
Rst_n => r_data_byte[7][0].ACLR
Rst_n => r_data_byte[7][1].ACLR
Rst_n => r_data_byte[7][2].ACLR
Rst_n => START_BIT[0].ACLR
Rst_n => START_BIT[1].ACLR
Rst_n => START_BIT[2].ACLR
baud_set[0] => Decoder0.IN2
baud_set[0] => Decoder1.IN1
baud_set[1] => Decoder0.IN1
baud_set[2] => Decoder0.IN0
baud_set[2] => Decoder1.IN0
Rs232_Rx => s0_Rs232_Rx.DATAIN
data_byte[0] <= data_byte[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_byte[1] <= data_byte[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_byte[2] <= data_byte[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_byte[3] <= data_byte[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_byte[4] <= data_byte[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_byte[5] <= data_byte[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_byte[6] <= data_byte[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_byte[7] <= data_byte[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Done <= Rx_Done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DDS2|CMD:CMD
Clk => Clk.IN1
Rst_n => Rst_n.IN1
Rx_Byte[0] => shift_data.DATAB
Rx_Byte[1] => shift_data.DATAB
Rx_Byte[2] => shift_data.DATAB
Rx_Byte[3] => shift_data.DATAB
Rx_Byte[4] => shift_data.DATAB
Rx_Byte[5] => shift_data.DATAB
Rx_Byte[6] => shift_data.DATAB
Rx_Byte[7] => shift_data.DATAB
Rx_Int => Rx_Int.IN1
Fword0[0] <= Fword0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword0[1] <= Fword0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword0[2] <= Fword0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword0[3] <= Fword0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword0[4] <= Fword0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword0[5] <= Fword0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword0[6] <= Fword0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword0[7] <= Fword0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword0[8] <= Fword0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword0[9] <= Fword0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword0[10] <= Fword0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword0[11] <= Fword0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword0[12] <= Fword0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword0[13] <= Fword0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword0[14] <= Fword0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword0[15] <= Fword0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword0[16] <= Fword0[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword0[17] <= Fword0[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword0[18] <= Fword0[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword0[19] <= Fword0[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword0[20] <= Fword0[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword0[21] <= Fword0[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword0[22] <= Fword0[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword0[23] <= Fword0[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword0[24] <= Fword0[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword0[25] <= Fword0[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword0[26] <= Fword0[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword0[27] <= Fword0[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword0[28] <= Fword0[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword0[29] <= Fword0[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword0[30] <= Fword0[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword0[31] <= Fword0[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword1[0] <= Fword1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword1[1] <= Fword1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword1[2] <= Fword1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword1[3] <= Fword1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword1[4] <= Fword1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword1[5] <= Fword1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword1[6] <= Fword1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword1[7] <= Fword1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword1[8] <= Fword1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword1[9] <= Fword1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword1[10] <= Fword1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword1[11] <= Fword1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword1[12] <= Fword1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword1[13] <= Fword1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword1[14] <= Fword1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword1[15] <= Fword1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword1[16] <= Fword1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword1[17] <= Fword1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword1[18] <= Fword1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword1[19] <= Fword1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword1[20] <= Fword1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword1[21] <= Fword1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword1[22] <= Fword1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword1[23] <= Fword1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword1[24] <= Fword1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword1[25] <= Fword1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword1[26] <= Fword1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword1[27] <= Fword1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword1[28] <= Fword1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword1[29] <= Fword1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword1[30] <= Fword1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fword1[31] <= Fword1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pword0[0] <= Pword0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pword0[1] <= Pword0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pword0[2] <= Pword0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pword0[3] <= Pword0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pword0[4] <= Pword0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pword0[5] <= Pword0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pword0[6] <= Pword0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pword0[7] <= Pword0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pword0[8] <= Pword0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pword0[9] <= Pword0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pword0[10] <= Pword0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pword0[11] <= Pword0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pword1[0] <= Pword1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pword1[1] <= Pword1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pword1[2] <= Pword1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pword1[3] <= Pword1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pword1[4] <= Pword1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pword1[5] <= Pword1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pword1[6] <= Pword1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pword1[7] <= Pword1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pword1[8] <= Pword1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pword1[9] <= Pword1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pword1[10] <= Pword1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pword1[11] <= Pword1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Aword0[0] <= Aword0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Aword0[1] <= Aword0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Aword0[2] <= Aword0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Aword0[3] <= Aword0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Aword1[0] <= Aword1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Aword1[1] <= Aword1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Aword1[2] <= Aword1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Aword1[3] <= Aword1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH_Sync[0] <= CH_Sync[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CH_Sync[1] <= CH_Sync[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DDS2|CMD:CMD|uart_rx_frameend:uart_rx_frameend
Clk => frameend~reg0.CLK
Clk => cnt[0].CLK
Clk => cnt[1].CLK
Clk => cnt[2].CLK
Clk => cnt[3].CLK
Clk => cnt[4].CLK
Clk => cnt[5].CLK
Clk => cnt[6].CLK
Clk => cnt[7].CLK
Clk => cnt[8].CLK
Clk => cnt[9].CLK
Clk => cnt[10].CLK
Clk => cnt[11].CLK
Clk => cnt[12].CLK
Clk => cnt[13].CLK
Clk => cnt[14].CLK
Clk => cnt[15].CLK
Clk => cnt_state.CLK
Clk => internal_base_clk.CLK
Clk => internal_base_cnt[0].CLK
Clk => internal_base_cnt[1].CLK
Clk => internal_base_cnt[2].CLK
Clk => internal_base_cnt[3].CLK
Clk => internal_base_cnt[4].CLK
Clk => internal_base_cnt[5].CLK
Clk => internal_base_cnt[6].CLK
Clk => internal_base_cnt[7].CLK
Clk => internal_base_cnt[8].CLK
Clk => internal_base_cnt[9].CLK
Clk => internal_base_cnt[10].CLK
Clk => internal_base_cnt[11].CLK
Clk => internal_base_cnt[12].CLK
Clk => internal_base_cnt[13].CLK
Clk => internal_base_cnt[14].CLK
Clk => internal_base_cnt[15].CLK
Rst_n => internal_base_cnt[0].ACLR
Rst_n => internal_base_cnt[1].ACLR
Rst_n => internal_base_cnt[2].ACLR
Rst_n => internal_base_cnt[3].ACLR
Rst_n => internal_base_cnt[4].ACLR
Rst_n => internal_base_cnt[5].ACLR
Rst_n => internal_base_cnt[6].ACLR
Rst_n => internal_base_cnt[7].ACLR
Rst_n => internal_base_cnt[8].ACLR
Rst_n => internal_base_cnt[9].ACLR
Rst_n => internal_base_cnt[10].ACLR
Rst_n => internal_base_cnt[11].ACLR
Rst_n => internal_base_cnt[12].ACLR
Rst_n => internal_base_cnt[13].ACLR
Rst_n => internal_base_cnt[14].ACLR
Rst_n => internal_base_cnt[15].ACLR
Rst_n => frameend~reg0.ACLR
Rst_n => internal_base_clk.ACLR
Rst_n => cnt_state.ACLR
Rst_n => cnt[0].ACLR
Rst_n => cnt[1].ACLR
Rst_n => cnt[2].ACLR
Rst_n => cnt[3].ACLR
Rst_n => cnt[4].ACLR
Rst_n => cnt[5].ACLR
Rst_n => cnt[6].ACLR
Rst_n => cnt[7].ACLR
Rst_n => cnt[8].ACLR
Rst_n => cnt[9].ACLR
Rst_n => cnt[10].ACLR
Rst_n => cnt[11].ACLR
Rst_n => cnt[12].ACLR
Rst_n => cnt[13].ACLR
Rst_n => cnt[14].ACLR
Rst_n => cnt[15].ACLR
clk_cnt_base => base_clk.DATAB
mode => base_clk.OUTPUTSELECT
Rx_int => cnt_state.OUTPUTSELECT
Rx_int => always3.IN1
endtimeset[0] => Equal1.IN15
endtimeset[1] => Equal1.IN14
endtimeset[2] => Equal1.IN13
endtimeset[3] => Equal1.IN12
endtimeset[4] => Equal1.IN11
endtimeset[5] => Equal1.IN10
endtimeset[6] => Equal1.IN9
endtimeset[7] => Equal1.IN8
endtimeset[8] => Equal1.IN7
endtimeset[9] => Equal1.IN6
endtimeset[10] => Equal1.IN5
endtimeset[11] => Equal1.IN4
endtimeset[12] => Equal1.IN3
endtimeset[13] => Equal1.IN2
endtimeset[14] => Equal1.IN1
endtimeset[15] => Equal1.IN0
frameend <= frameend~reg0.DB_MAX_OUTPUT_PORT_TYPE


