INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:50:08 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.380ns period=6.760ns})
  Destination:            mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.380ns period=6.760ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.760ns  (clk rise@6.760ns - clk rise@0.000ns)
  Data Path Delay:        6.674ns  (logic 3.741ns (56.057%)  route 2.933ns (43.943%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=1 LUT2=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.243 - 6.760 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1480, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X22Y55         FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y55         FDRE (Prop_fdre_C_Q)         0.232     0.740 r  mulf1/operator/sigProdExt_c2_reg[23]/Q
                         net (fo=1, routed)           0.431     1.171    mulf1/operator/SignificandMultiplication/tile_0_mult/sigProdExt_c2[22]
    SLICE_X23Y54         LUT6 (Prop_lut6_I1_O)        0.119     1.290 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_34/O
                         net (fo=1, routed)           0.169     1.459    mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_34_n_0
    SLICE_X21Y54         LUT6 (Prop_lut6_I3_O)        0.043     1.502 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_28__0/O
                         net (fo=1, routed)           0.169     1.671    mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_28__0_n_0
    SLICE_X20Y55         LUT5 (Prop_lut5_I1_O)        0.043     1.714 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_25__0/O
                         net (fo=1, routed)           0.000     1.714    mulf1/operator/RoundingAdder/Mfull_c0_3[0]
    SLICE_X20Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.952 r  mulf1/operator/RoundingAdder/Mfull_c0_i_21__0/CO[3]
                         net (fo=1, routed)           0.000     1.952    mulf1/operator/RoundingAdder/Mfull_c0_i_21__0_n_0
    SLICE_X20Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.002 r  mulf1/operator/RoundingAdder/Mfull_c0_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     2.002    mulf1/operator/RoundingAdder/Mfull_c0_i_20__0_n_0
    SLICE_X20Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.052 r  mulf1/operator/RoundingAdder/Mfull_c0_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     2.052    mulf1/operator/RoundingAdder/Mfull_c0_i_19__0_n_0
    SLICE_X20Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.102 r  mulf1/operator/RoundingAdder/Mfull_c0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     2.102    mulf1/operator/RoundingAdder/Mfull_c0_i_18__0_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.152 r  mulf1/operator/RoundingAdder/g0_b2__47_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.152    mulf1/operator/RoundingAdder/g0_b2__47_i_4_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.202 r  mulf1/operator/RoundingAdder/g0_b2__47_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.202    mulf1/operator/RoundingAdder/g0_b2__47_i_6_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.252 r  mulf1/operator/RoundingAdder/minusOp_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.252    mulf1/operator/RoundingAdder/minusOp_carry_i_9_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.302 r  mulf1/operator/RoundingAdder/minusOp_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.302    mulf1/operator/RoundingAdder/minusOp_carry_i_11_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     2.404 r  mulf1/operator/RoundingAdder/minusOp_carry_i_10/O[0]
                         net (fo=22, routed)          0.206     2.610    mulf1/operator/RoundingAdder/p_0_in[32]
    SLICE_X22Y62         LUT2 (Prop_lut2_I1_O)        0.119     2.729 f  mulf1/operator/RoundingAdder/Mfull_c0_i_32__0/O
                         net (fo=2, routed)           0.420     3.149    mulf1/operator/RoundingAdder/Mfull_c0_i_32__0_n_0
    SLICE_X21Y62         LUT6 (Prop_lut6_I3_O)        0.043     3.192 f  mulf1/operator/RoundingAdder/Mfull_c0_i_27__0/O
                         net (fo=1, routed)           0.089     3.281    mulf1/operator/RoundingAdder/Mfull_c0_i_27__0_n_0
    SLICE_X21Y62         LUT5 (Prop_lut5_I4_O)        0.043     3.324 r  mulf1/operator/RoundingAdder/Mfull_c0_i_23__0/O
                         net (fo=3, routed)           0.162     3.485    mulf1/operator/RoundingAdder/mulf2/ieee2nfloat_0/eqOp1_in
    SLICE_X21Y61         LUT4 (Prop_lut4_I0_O)        0.043     3.528 r  mulf1/operator/RoundingAdder/g0_b2__47_i_5/O
                         net (fo=22, routed)          0.329     3.857    mulf1/operator/RoundingAdder/mulf2/ieee2nfloat_0/sfracX1__0
    SLICE_X23Y60         LUT6 (Prop_lut6_I1_O)        0.043     3.900 r  mulf1/operator/RoundingAdder/Mfull_c0_i_12__0/O
                         net (fo=1, routed)           0.355     4.255    mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_1[5]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[5]_P[24])
                                                      2.280     6.535 r  mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0/P[24]
                         net (fo=2, routed)           0.603     7.139    mulf1/operator/RoundingAdder/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2][7]
    SLICE_X21Y61         LUT5 (Prop_lut5_I3_O)        0.043     7.182 r  mulf1/operator/RoundingAdder/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1[2]_i_1__1/O
                         net (fo=1, routed)           0.000     7.182    mulf2/operator/SignificandMultiplication/D[1]
    SLICE_X21Y61         FDRE                                         r  mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.760     6.760 r  
                                                      0.000     6.760 r  clk (IN)
                         net (fo=1480, unset)         0.483     7.243    mulf2/operator/SignificandMultiplication/clk
    SLICE_X21Y61         FDRE                                         r  mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2]/C
                         clock pessimism              0.000     7.243    
                         clock uncertainty           -0.035     7.207    
    SLICE_X21Y61         FDRE (Setup_fdre_C_D)        0.032     7.239    mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.239    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  0.058    




