Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date             : Sat May 14 15:33:04 2016
| Host             : WIN-MJ2I8SI0RJV running 64-bit major release  (build 9200)
| Command          : report_power -file base_block_design_wrapper_power_routed.rpt -pb base_block_design_wrapper_power_summary_routed.pb -rpx base_block_design_wrapper_power_routed.rpx
| Design           : base_block_design_wrapper
| Device           : xc7z020clg400-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.407  |
| Dynamic (W)              | 1.258  |
| Device Static (W)        | 0.149  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 83.8   |
| Junction Temperature (C) | 41.2   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.016 |        3 |       --- |             --- |
| Slice Logic             |     0.021 |    24382 |       --- |             --- |
|   LUT as Logic          |     0.019 |    10279 |     53200 |           19.32 |
|   CARRY4                |     0.002 |     1265 |     13300 |            9.51 |
|   Register              |    <0.001 |     9320 |    106400 |            8.76 |
|   F7/F8 Muxes           |    <0.001 |       90 |     53200 |            0.17 |
|   LUT as Shift Register |    <0.001 |      274 |     17400 |            1.57 |
|   Others                |     0.000 |     1465 |       --- |             --- |
| Signals                 |     0.020 |    14796 |       --- |             --- |
| I/O                     |    <0.001 |       24 |       125 |           19.20 |
| PS7                     |     1.200 |        1 |       --- |             --- |
| Static Power            |     0.149 |          |           |                 |
| Total                   |     1.407 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.071 |       0.058 |      0.013 |
| Vccaux    |       1.800 |     0.020 |       0.000 |      0.020 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.001 |       0.000 |      0.001 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.911 |       0.884 |      0.027 |
| Vccpaux   |       1.800 |     0.079 |       0.069 |      0.010 |
| Vccpll    |       1.800 |     0.022 |       0.019 |      0.003 |
| Vcco_ddr  |       1.200 |     0.130 |       0.128 |      0.002 |
| Vcco_mio0 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+----------------------------------------------------------------------+-----------------+
| Clock      | Domain                                                               | Constraint (ns) |
+------------+----------------------------------------------------------------------+-----------------+
| clk_fpga_0 | base_block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
+------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------+-----------+
| Name                                                                          | Power (W) |
+-------------------------------------------------------------------------------+-----------+
| base_block_design_wrapper                                                     |     1.258 |
|   base_block_design_i                                                         |     1.257 |
|     axi_pwm                                                                   |     0.056 |
|       axi_timer_0                                                             |     0.002 |
|         U0                                                                    |     0.002 |
|           AXI4_LITE_I                                                         |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                |    <0.001 |
|               I_DECODER                                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|           TC_CORE_I                                                           |     0.001 |
|             COUNTER_0_I                                                       |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             GEN_SECOND_TIMER.COUNTER_1_I                                      |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             READ_MUX_I                                                        |    <0.001 |
|             TIMER_CONTROL_I                                                   |    <0.001 |
|               INPUT_DOUBLE_REGS3                                              |    <0.001 |
|       axi_timer_1                                                             |     0.002 |
|         U0                                                                    |     0.002 |
|           AXI4_LITE_I                                                         |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                |    <0.001 |
|               I_DECODER                                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|           TC_CORE_I                                                           |     0.001 |
|             COUNTER_0_I                                                       |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             GEN_SECOND_TIMER.COUNTER_1_I                                      |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             READ_MUX_I                                                        |     0.000 |
|             TIMER_CONTROL_I                                                   |    <0.001 |
|               INPUT_DOUBLE_REGS3                                              |    <0.001 |
|       axi_timer_10                                                            |     0.002 |
|         U0                                                                    |     0.002 |
|           AXI4_LITE_I                                                         |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                |    <0.001 |
|               I_DECODER                                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|           TC_CORE_I                                                           |     0.001 |
|             COUNTER_0_I                                                       |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             GEN_SECOND_TIMER.COUNTER_1_I                                      |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             READ_MUX_I                                                        |     0.000 |
|             TIMER_CONTROL_I                                                   |    <0.001 |
|               INPUT_DOUBLE_REGS3                                              |    <0.001 |
|       axi_timer_11                                                            |     0.002 |
|         U0                                                                    |     0.002 |
|           AXI4_LITE_I                                                         |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                |    <0.001 |
|               I_DECODER                                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|           TC_CORE_I                                                           |     0.001 |
|             COUNTER_0_I                                                       |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             GEN_SECOND_TIMER.COUNTER_1_I                                      |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             READ_MUX_I                                                        |     0.000 |
|             TIMER_CONTROL_I                                                   |    <0.001 |
|               INPUT_DOUBLE_REGS3                                              |    <0.001 |
|       axi_timer_12                                                            |     0.002 |
|         U0                                                                    |     0.002 |
|           AXI4_LITE_I                                                         |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                |    <0.001 |
|               I_DECODER                                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|           TC_CORE_I                                                           |     0.001 |
|             COUNTER_0_I                                                       |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             GEN_SECOND_TIMER.COUNTER_1_I                                      |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             READ_MUX_I                                                        |     0.000 |
|             TIMER_CONTROL_I                                                   |    <0.001 |
|               INPUT_DOUBLE_REGS3                                              |    <0.001 |
|       axi_timer_13                                                            |     0.002 |
|         U0                                                                    |     0.002 |
|           AXI4_LITE_I                                                         |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                |    <0.001 |
|               I_DECODER                                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|           TC_CORE_I                                                           |     0.001 |
|             COUNTER_0_I                                                       |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             GEN_SECOND_TIMER.COUNTER_1_I                                      |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             READ_MUX_I                                                        |     0.000 |
|             TIMER_CONTROL_I                                                   |    <0.001 |
|               INPUT_DOUBLE_REGS3                                              |    <0.001 |
|       axi_timer_14                                                            |     0.002 |
|         U0                                                                    |     0.002 |
|           AXI4_LITE_I                                                         |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                |    <0.001 |
|               I_DECODER                                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|           TC_CORE_I                                                           |     0.001 |
|             COUNTER_0_I                                                       |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             GEN_SECOND_TIMER.COUNTER_1_I                                      |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             READ_MUX_I                                                        |     0.000 |
|             TIMER_CONTROL_I                                                   |    <0.001 |
|               INPUT_DOUBLE_REGS3                                              |    <0.001 |
|       axi_timer_15                                                            |     0.002 |
|         U0                                                                    |     0.002 |
|           AXI4_LITE_I                                                         |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                |    <0.001 |
|               I_DECODER                                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|           TC_CORE_I                                                           |     0.001 |
|             COUNTER_0_I                                                       |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             GEN_SECOND_TIMER.COUNTER_1_I                                      |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             READ_MUX_I                                                        |     0.000 |
|             TIMER_CONTROL_I                                                   |    <0.001 |
|               INPUT_DOUBLE_REGS3                                              |    <0.001 |
|       axi_timer_16                                                            |     0.002 |
|         U0                                                                    |     0.002 |
|           AXI4_LITE_I                                                         |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                |    <0.001 |
|               I_DECODER                                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|           TC_CORE_I                                                           |     0.001 |
|             COUNTER_0_I                                                       |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             GEN_SECOND_TIMER.COUNTER_1_I                                      |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             READ_MUX_I                                                        |    <0.001 |
|             TIMER_CONTROL_I                                                   |    <0.001 |
|               INPUT_DOUBLE_REGS3                                              |    <0.001 |
|       axi_timer_17                                                            |     0.002 |
|         U0                                                                    |     0.002 |
|           AXI4_LITE_I                                                         |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                |    <0.001 |
|               I_DECODER                                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|           TC_CORE_I                                                           |     0.001 |
|             COUNTER_0_I                                                       |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             GEN_SECOND_TIMER.COUNTER_1_I                                      |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             READ_MUX_I                                                        |     0.000 |
|             TIMER_CONTROL_I                                                   |    <0.001 |
|               INPUT_DOUBLE_REGS3                                              |    <0.001 |
|       axi_timer_18                                                            |     0.002 |
|         U0                                                                    |     0.002 |
|           AXI4_LITE_I                                                         |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                |    <0.001 |
|               I_DECODER                                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|           TC_CORE_I                                                           |     0.001 |
|             COUNTER_0_I                                                       |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             GEN_SECOND_TIMER.COUNTER_1_I                                      |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             READ_MUX_I                                                        |     0.000 |
|             TIMER_CONTROL_I                                                   |    <0.001 |
|               INPUT_DOUBLE_REGS3                                              |    <0.001 |
|       axi_timer_19                                                            |     0.002 |
|         U0                                                                    |     0.002 |
|           AXI4_LITE_I                                                         |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                |    <0.001 |
|               I_DECODER                                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|           TC_CORE_I                                                           |     0.001 |
|             COUNTER_0_I                                                       |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             GEN_SECOND_TIMER.COUNTER_1_I                                      |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             READ_MUX_I                                                        |    <0.001 |
|             TIMER_CONTROL_I                                                   |    <0.001 |
|               INPUT_DOUBLE_REGS3                                              |    <0.001 |
|       axi_timer_2                                                             |     0.002 |
|         U0                                                                    |     0.002 |
|           AXI4_LITE_I                                                         |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                |    <0.001 |
|               I_DECODER                                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|           TC_CORE_I                                                           |     0.001 |
|             COUNTER_0_I                                                       |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             GEN_SECOND_TIMER.COUNTER_1_I                                      |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             READ_MUX_I                                                        |     0.000 |
|             TIMER_CONTROL_I                                                   |    <0.001 |
|               INPUT_DOUBLE_REGS3                                              |    <0.001 |
|       axi_timer_20                                                            |     0.002 |
|         U0                                                                    |     0.002 |
|           AXI4_LITE_I                                                         |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                |    <0.001 |
|               I_DECODER                                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|           TC_CORE_I                                                           |     0.001 |
|             COUNTER_0_I                                                       |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             GEN_SECOND_TIMER.COUNTER_1_I                                      |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             READ_MUX_I                                                        |    <0.001 |
|             TIMER_CONTROL_I                                                   |    <0.001 |
|               INPUT_DOUBLE_REGS3                                              |    <0.001 |
|       axi_timer_21                                                            |     0.002 |
|         U0                                                                    |     0.002 |
|           AXI4_LITE_I                                                         |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                |    <0.001 |
|               I_DECODER                                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|           TC_CORE_I                                                           |     0.001 |
|             COUNTER_0_I                                                       |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             GEN_SECOND_TIMER.COUNTER_1_I                                      |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             READ_MUX_I                                                        |     0.000 |
|             TIMER_CONTROL_I                                                   |    <0.001 |
|               INPUT_DOUBLE_REGS3                                              |    <0.001 |
|       axi_timer_22                                                            |     0.002 |
|         U0                                                                    |     0.002 |
|           AXI4_LITE_I                                                         |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                |    <0.001 |
|               I_DECODER                                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|           TC_CORE_I                                                           |     0.001 |
|             COUNTER_0_I                                                       |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             GEN_SECOND_TIMER.COUNTER_1_I                                      |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             READ_MUX_I                                                        |     0.000 |
|             TIMER_CONTROL_I                                                   |    <0.001 |
|               INPUT_DOUBLE_REGS3                                              |    <0.001 |
|       axi_timer_23                                                            |     0.002 |
|         U0                                                                    |     0.002 |
|           AXI4_LITE_I                                                         |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                |    <0.001 |
|               I_DECODER                                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|           TC_CORE_I                                                           |     0.001 |
|             COUNTER_0_I                                                       |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             GEN_SECOND_TIMER.COUNTER_1_I                                      |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             READ_MUX_I                                                        |    <0.001 |
|             TIMER_CONTROL_I                                                   |    <0.001 |
|               INPUT_DOUBLE_REGS3                                              |    <0.001 |
|       axi_timer_3                                                             |     0.002 |
|         U0                                                                    |     0.002 |
|           AXI4_LITE_I                                                         |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                |    <0.001 |
|               I_DECODER                                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|           TC_CORE_I                                                           |     0.001 |
|             COUNTER_0_I                                                       |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             GEN_SECOND_TIMER.COUNTER_1_I                                      |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             READ_MUX_I                                                        |     0.000 |
|             TIMER_CONTROL_I                                                   |    <0.001 |
|               INPUT_DOUBLE_REGS3                                              |    <0.001 |
|       axi_timer_4                                                             |     0.002 |
|         U0                                                                    |     0.002 |
|           AXI4_LITE_I                                                         |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                |    <0.001 |
|               I_DECODER                                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|           TC_CORE_I                                                           |     0.001 |
|             COUNTER_0_I                                                       |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             GEN_SECOND_TIMER.COUNTER_1_I                                      |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             READ_MUX_I                                                        |     0.000 |
|             TIMER_CONTROL_I                                                   |    <0.001 |
|               INPUT_DOUBLE_REGS3                                              |    <0.001 |
|       axi_timer_5                                                             |     0.002 |
|         U0                                                                    |     0.002 |
|           AXI4_LITE_I                                                         |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                |    <0.001 |
|               I_DECODER                                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|           TC_CORE_I                                                           |     0.001 |
|             COUNTER_0_I                                                       |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             GEN_SECOND_TIMER.COUNTER_1_I                                      |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             READ_MUX_I                                                        |     0.000 |
|             TIMER_CONTROL_I                                                   |    <0.001 |
|               INPUT_DOUBLE_REGS3                                              |    <0.001 |
|       axi_timer_6                                                             |     0.002 |
|         U0                                                                    |     0.002 |
|           AXI4_LITE_I                                                         |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                |    <0.001 |
|               I_DECODER                                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|           TC_CORE_I                                                           |     0.001 |
|             COUNTER_0_I                                                       |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             GEN_SECOND_TIMER.COUNTER_1_I                                      |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             READ_MUX_I                                                        |     0.000 |
|             TIMER_CONTROL_I                                                   |    <0.001 |
|               INPUT_DOUBLE_REGS3                                              |    <0.001 |
|       axi_timer_7                                                             |     0.002 |
|         U0                                                                    |     0.002 |
|           AXI4_LITE_I                                                         |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                |    <0.001 |
|               I_DECODER                                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|           TC_CORE_I                                                           |     0.001 |
|             COUNTER_0_I                                                       |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             GEN_SECOND_TIMER.COUNTER_1_I                                      |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             READ_MUX_I                                                        |     0.000 |
|             TIMER_CONTROL_I                                                   |    <0.001 |
|               INPUT_DOUBLE_REGS3                                              |    <0.001 |
|       axi_timer_8                                                             |     0.002 |
|         U0                                                                    |     0.002 |
|           AXI4_LITE_I                                                         |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                |    <0.001 |
|               I_DECODER                                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|           TC_CORE_I                                                           |     0.002 |
|             COUNTER_0_I                                                       |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             GEN_SECOND_TIMER.COUNTER_1_I                                      |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             READ_MUX_I                                                        |    <0.001 |
|             TIMER_CONTROL_I                                                   |    <0.001 |
|               INPUT_DOUBLE_REGS3                                              |    <0.001 |
|       axi_timer_9                                                             |     0.002 |
|         U0                                                                    |     0.002 |
|           AXI4_LITE_I                                                         |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                |    <0.001 |
|               I_DECODER                                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|           TC_CORE_I                                                           |     0.001 |
|             COUNTER_0_I                                                       |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             GEN_SECOND_TIMER.COUNTER_1_I                                      |    <0.001 |
|               COUNTER_I                                                       |    <0.001 |
|             READ_MUX_I                                                        |     0.000 |
|             TIMER_CONTROL_I                                                   |    <0.001 |
|               INPUT_DOUBLE_REGS3                                              |    <0.001 |
|       processing_system7_0_axi_periph                                         |     0.014 |
|         i00_couplers                                                          |     0.002 |
|           auto_pc                                                             |     0.002 |
|             inst                                                              |     0.002 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                            |     0.002 |
|                 RD.ar_channel_0                                               |    <0.001 |
|                   ar_cmd_fsm_0                                                |    <0.001 |
|                   cmd_translator_0                                            |    <0.001 |
|                     incr_cmd_0                                                |    <0.001 |
|                     wrap_cmd_0                                                |    <0.001 |
|                 RD.r_channel_0                                                |    <0.001 |
|                   rd_data_fifo_0                                              |    <0.001 |
|                   transaction_fifo_0                                          |    <0.001 |
|                 SI_REG                                                        |    <0.001 |
|                   ar_pipe                                                     |    <0.001 |
|                   aw_pipe                                                     |    <0.001 |
|                   b_pipe                                                      |    <0.001 |
|                   r_pipe                                                      |    <0.001 |
|                 WR.aw_channel_0                                               |    <0.001 |
|                   aw_cmd_fsm_0                                                |    <0.001 |
|                   cmd_translator_0                                            |    <0.001 |
|                     incr_cmd_0                                                |    <0.001 |
|                     wrap_cmd_0                                                |    <0.001 |
|                 WR.b_channel_0                                                |    <0.001 |
|                   bid_fifo_0                                                  |    <0.001 |
|                   bresp_fifo_0                                                |    <0.001 |
|         i01_couplers                                                          |     0.002 |
|           auto_pc                                                             |     0.002 |
|             inst                                                              |     0.002 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                            |     0.002 |
|                 RD.ar_channel_0                                               |    <0.001 |
|                   ar_cmd_fsm_0                                                |    <0.001 |
|                   cmd_translator_0                                            |    <0.001 |
|                     incr_cmd_0                                                |    <0.001 |
|                     wrap_cmd_0                                                |    <0.001 |
|                 RD.r_channel_0                                                |    <0.001 |
|                   rd_data_fifo_0                                              |    <0.001 |
|                   transaction_fifo_0                                          |    <0.001 |
|                 SI_REG                                                        |    <0.001 |
|                   ar_pipe                                                     |    <0.001 |
|                   aw_pipe                                                     |    <0.001 |
|                   b_pipe                                                      |    <0.001 |
|                   r_pipe                                                      |    <0.001 |
|                 WR.aw_channel_0                                               |    <0.001 |
|                   aw_cmd_fsm_0                                                |    <0.001 |
|                   cmd_translator_0                                            |    <0.001 |
|                     incr_cmd_0                                                |    <0.001 |
|                     wrap_cmd_0                                                |    <0.001 |
|                 WR.b_channel_0                                                |    <0.001 |
|                   bid_fifo_0                                                  |    <0.001 |
|                   bresp_fifo_0                                                |    <0.001 |
|         i02_couplers                                                          |     0.002 |
|           auto_pc                                                             |     0.002 |
|             inst                                                              |     0.002 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                            |     0.002 |
|                 RD.ar_channel_0                                               |    <0.001 |
|                   ar_cmd_fsm_0                                                |    <0.001 |
|                   cmd_translator_0                                            |    <0.001 |
|                     incr_cmd_0                                                |    <0.001 |
|                     wrap_cmd_0                                                |    <0.001 |
|                 RD.r_channel_0                                                |    <0.001 |
|                   rd_data_fifo_0                                              |    <0.001 |
|                   transaction_fifo_0                                          |    <0.001 |
|                 SI_REG                                                        |    <0.001 |
|                   ar_pipe                                                     |    <0.001 |
|                   aw_pipe                                                     |    <0.001 |
|                   b_pipe                                                      |    <0.001 |
|                   r_pipe                                                      |    <0.001 |
|                 WR.aw_channel_0                                               |    <0.001 |
|                   aw_cmd_fsm_0                                                |    <0.001 |
|                   cmd_translator_0                                            |    <0.001 |
|                     incr_cmd_0                                                |    <0.001 |
|                     wrap_cmd_0                                                |    <0.001 |
|                 WR.b_channel_0                                                |    <0.001 |
|                   bid_fifo_0                                                  |    <0.001 |
|                   bresp_fifo_0                                                |    <0.001 |
|         m23_couplers                                                          |     0.002 |
|           auto_pc                                                             |     0.002 |
|             inst                                                              |     0.002 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                            |     0.002 |
|                 RD.ar_channel_0                                               |    <0.001 |
|                   ar_cmd_fsm_0                                                |    <0.001 |
|                   cmd_translator_0                                            |    <0.001 |
|                     incr_cmd_0                                                |    <0.001 |
|                     wrap_cmd_0                                                |    <0.001 |
|                 RD.r_channel_0                                                |    <0.001 |
|                   rd_data_fifo_0                                              |    <0.001 |
|                   transaction_fifo_0                                          |    <0.001 |
|                 SI_REG                                                        |    <0.001 |
|                   ar_pipe                                                     |    <0.001 |
|                   aw_pipe                                                     |    <0.001 |
|                   b_pipe                                                      |    <0.001 |
|                   r_pipe                                                      |    <0.001 |
|                 WR.aw_channel_0                                               |    <0.001 |
|                   aw_cmd_fsm_0                                                |    <0.001 |
|                   cmd_translator_0                                            |    <0.001 |
|                     incr_cmd_0                                                |    <0.001 |
|                     wrap_cmd_0                                                |    <0.001 |
|                 WR.b_channel_0                                                |    <0.001 |
|                   bid_fifo_0                                                  |    <0.001 |
|                   bresp_fifo_0                                                |    <0.001 |
|         s00_couplers                                                          |     0.000 |
|           auto_pc                                                             |     0.000 |
|         tier2_xbar_0                                                          |    <0.001 |
|           inst                                                                |    <0.001 |
|             gen_sasd.crossbar_sasd_0                                          |    <0.001 |
|               addr_arbiter_inst                                               |    <0.001 |
|               gen_decerr.decerr_slave_inst                                    |    <0.001 |
|               reg_slice_r                                                     |    <0.001 |
|               splitter_ar                                                     |    <0.001 |
|               splitter_aw                                                     |    <0.001 |
|         tier2_xbar_1                                                          |    <0.001 |
|           inst                                                                |    <0.001 |
|             gen_sasd.crossbar_sasd_0                                          |    <0.001 |
|               addr_arbiter_inst                                               |    <0.001 |
|               gen_decerr.decerr_slave_inst                                    |    <0.001 |
|               reg_slice_r                                                     |    <0.001 |
|               splitter_ar                                                     |    <0.001 |
|               splitter_aw                                                     |    <0.001 |
|         tier2_xbar_2                                                          |    <0.001 |
|           inst                                                                |    <0.001 |
|             gen_sasd.crossbar_sasd_0                                          |    <0.001 |
|               addr_arbiter_inst                                               |    <0.001 |
|               gen_decerr.decerr_slave_inst                                    |    <0.001 |
|               reg_slice_r                                                     |    <0.001 |
|               splitter_ar                                                     |    <0.001 |
|               splitter_aw                                                     |    <0.001 |
|         tier2_xbar_3                                                          |     0.001 |
|           inst                                                                |     0.001 |
|             gen_samd.crossbar_samd                                            |     0.001 |
|               addr_arbiter_ar                                                 |    <0.001 |
|               addr_arbiter_aw                                                 |    <0.001 |
|               gen_decerr_slave.decerr_slave_inst                              |    <0.001 |
|               gen_master_slots[0].reg_slice_mi                                |    <0.001 |
|                 b_pipe                                                        |    <0.001 |
|                 r_pipe                                                        |    <0.001 |
|               gen_master_slots[1].reg_slice_mi                                |    <0.001 |
|                 b_pipe                                                        |    <0.001 |
|                 r_pipe                                                        |    <0.001 |
|               gen_master_slots[2].reg_slice_mi                                |    <0.001 |
|                 b_pipe                                                        |    <0.001 |
|                 r_pipe                                                        |    <0.001 |
|               gen_slave_slots[0].gen_si_read.si_transactor_ar                 |    <0.001 |
|                 gen_multi_thread.arbiter_resp_inst                            |    <0.001 |
|               gen_slave_slots[0].gen_si_write.si_transactor_aw                |    <0.001 |
|                 gen_multi_thread.arbiter_resp_inst                            |    <0.001 |
|               gen_slave_slots[0].gen_si_write.splitter_aw_si                  |    <0.001 |
|               gen_slave_slots[0].gen_si_write.wdata_router_w                  |    <0.001 |
|                 wrouter_aw_fifo                                               |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                              |    <0.001 |
|                   gen_srls[0].gen_rep[1].srl_nx1                              |    <0.001 |
|               splitter_aw_mi                                                  |    <0.001 |
|         xbar                                                                  |     0.004 |
|           inst                                                                |     0.004 |
|             gen_samd.crossbar_samd                                            |     0.004 |
|               addr_arbiter_ar                                                 |    <0.001 |
|               addr_arbiter_aw                                                 |    <0.001 |
|               gen_decerr_slave.decerr_slave_inst                              |    <0.001 |
|               gen_master_slots[0].reg_slice_mi                                |    <0.001 |
|                 b_pipe                                                        |    <0.001 |
|                 r_pipe                                                        |    <0.001 |
|               gen_master_slots[1].reg_slice_mi                                |    <0.001 |
|                 b_pipe                                                        |    <0.001 |
|                 r_pipe                                                        |    <0.001 |
|               gen_master_slots[2].reg_slice_mi                                |    <0.001 |
|                 b_pipe                                                        |    <0.001 |
|                 r_pipe                                                        |    <0.001 |
|               gen_master_slots[3].reg_slice_mi                                |    <0.001 |
|                 b_pipe                                                        |    <0.001 |
|                 r_pipe                                                        |    <0.001 |
|               gen_master_slots[4].reg_slice_mi                                |    <0.001 |
|                 b_pipe                                                        |    <0.001 |
|                 r_pipe                                                        |    <0.001 |
|               gen_slave_slots[0].gen_si_read.si_transactor_ar                 |    <0.001 |
|                 gen_multi_thread.arbiter_resp_inst                            |    <0.001 |
|                 gen_multi_thread.mux_resp_multi_thread                        |    <0.001 |
|               gen_slave_slots[0].gen_si_write.si_transactor_aw                |    <0.001 |
|                 gen_multi_thread.arbiter_resp_inst                            |    <0.001 |
|                 gen_multi_thread.mux_resp_multi_thread                        |    <0.001 |
|               gen_slave_slots[0].gen_si_write.splitter_aw_si                  |    <0.001 |
|               gen_slave_slots[0].gen_si_write.wdata_router_w                  |    <0.001 |
|                 wrouter_aw_fifo                                               |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                              |    <0.001 |
|                   gen_srls[0].gen_rep[1].srl_nx1                              |    <0.001 |
|                   gen_srls[0].gen_rep[2].srl_nx1                              |    <0.001 |
|               splitter_aw_mi                                                  |    <0.001 |
|     processing_system7_0                                                      |     1.201 |
|       inst                                                                    |     1.201 |
|     rst_processing_system7_0_50M                                              |    <0.001 |
|       U0                                                                      |    <0.001 |
|         EXT_LPF                                                               |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                           |    <0.001 |
|         SEQ                                                                   |    <0.001 |
|           SEQ_COUNTER                                                         |    <0.001 |
+-------------------------------------------------------------------------------+-----------+


