//
// Generated by LLVM NVPTX Back-End
//

.version 8.7
.target sm_86
.address_size 64

	// .globl	triton_red_fused_add_embedding_mean_mul_pow_rsqrt_0 // -- Begin function triton_red_fused_add_embedding_mean_mul_pow_rsqrt_0
.extern .func __assertfail
(
	.param .b64 __assertfail_param_0,
	.param .b64 __assertfail_param_1,
	.param .b32 __assertfail_param_2,
	.param .b64 __assertfail_param_3,
	.param .b64 __assertfail_param_4
)
.noreturn;
.global .align 1 .b8 assertFunc_0[8] = {117, 110, 107, 110, 111, 119, 110};
.global .align 1 .b8 assertFile_0[121] = {47, 109, 110, 116, 47, 100, 105, 115, 107, 49, 47, 107, 104, 105, 101, 109, 116, 116, 47, 117, 110, 105, 118, 101, 114, 115, 97, 108, 45, 111, 102, 102, 108, 105, 110, 101, 45, 98, 98, 111, 47, 116, 111, 114, 99, 104, 105, 110, 100, 117, 99, 116, 111, 114, 95, 117, 98, 117, 110, 116, 117, 47, 107, 122, 47, 99, 107, 122, 113, 105, 55, 120, 50, 97, 116, 52, 109, 51, 106, 120, 115, 54, 122, 100, 99, 52, 54, 116, 52, 55, 116, 54, 108, 119, 54, 110, 109, 108, 104, 110, 110, 50, 114, 103, 54, 115, 122, 101, 118, 52, 119, 105, 112, 118, 115, 108, 98, 46, 112, 121};
.global .align 1 .b8 assertMessage_0[39] = {105, 110, 100, 101, 120, 32, 111, 117, 116, 32, 111, 102, 32, 98, 111, 117, 110, 100, 115, 58, 32, 48, 32, 60, 61, 32, 116, 109, 112, 52, 32, 60, 32, 51, 50, 49, 50, 56};
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
                                        // @triton_red_fused_add_embedding_mean_mul_pow_rsqrt_0
.visible .entry triton_red_fused_add_embedding_mean_mul_pow_rsqrt_0(
	.param .u64 .ptr .global .align 1 triton_red_fused_add_embedding_mean_mul_pow_rsqrt_0_param_0,
	.param .u64 .ptr .global .align 1 triton_red_fused_add_embedding_mean_mul_pow_rsqrt_0_param_1,
	.param .u64 .ptr .global .align 1 triton_red_fused_add_embedding_mean_mul_pow_rsqrt_0_param_2,
	.param .u64 .ptr .global .align 1 triton_red_fused_add_embedding_mean_mul_pow_rsqrt_0_param_3,
	.param .u32 triton_red_fused_add_embedding_mean_mul_pow_rsqrt_0_param_4,
	.param .u32 triton_red_fused_add_embedding_mean_mul_pow_rsqrt_0_param_5,
	.param .u64 .ptr .global .align 1 triton_red_fused_add_embedding_mean_mul_pow_rsqrt_0_param_6
)
.reqntid 512
{
	.reg .pred 	%p<72>;
	.reg .b16 	%rs<27>;
	.reg .b32 	%r<248>;
	.reg .b64 	%rd<175>;
	.loc	1 18 0                          // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:18:0
$L__func_begin0:
	.loc	1 18 0                          // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:18:0

// %bb.0:
	ld.param.b64 	%rd85, [triton_red_fused_add_embedding_mean_mul_pow_rsqrt_0_param_0];
$L__tmp0:
	.loc	1 23 28                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:23:28
	mov.u32 	%r7, %ctaid.x;
	.loc	1 23 33                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:23:33
	shl.b32 	%r8, %r7, 6;
	.loc	1 24 44                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:24:44
	mov.u32 	%r1, %tid.x;
	shr.u32 	%r9, %r1, 4;
	bfe.u32 	%r10, %r1, 6, 3;
	bfe.u32 	%r11, %r1, 4, 5;
	or.b32 	%r12, %r9, %r8;
	.loc	1 24 23                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:24:23
	or.b32 	%r3, %r11, %r8;
	or.b32 	%r4, %r12, 32;
	.loc	1 25 21                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:25:21
	setp.lt.s32 	%p10, %r4, 1296;
	setp.lt.s32 	%p9, %r3, 1296;
	.loc	1 29 30                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:29:30
	mul.wide.s32 	%rd86, %r3, 8;
	add.s64 	%rd23, %rd85, %rd86;
	mul.wide.s32 	%rd87, %r4, 8;
	add.s64 	%rd39, %rd85, %rd87;
	.loc	1 29 35                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:29:35
	// begin inline asm
	mov.u64 %rd21, 0x0;
	createpolicy.fractional.L2::evict_last.b64 %rd21, 1.0;
	// end inline asm
	// begin inline asm
	mov.u64 %rd22, 0x0;
	@%p9 ld.global.L1::evict_last.L2::cache_hint.b64 { %rd22 }, [ %rd23 + 0 ], %rd21;
	// end inline asm
	// begin inline asm
	mov.u64 %rd25, 0x0;
	createpolicy.fractional.L2::evict_last.b64 %rd25, 1.0;
	// end inline asm
	// begin inline asm
	mov.u64 %rd26, 0x0;
	@%p9 ld.global.L1::evict_last.L2::cache_hint.b64 { %rd26 }, [ %rd23 + 0 ], %rd25;
	// end inline asm
	// begin inline asm
	mov.u64 %rd29, 0x0;
	createpolicy.fractional.L2::evict_last.b64 %rd29, 1.0;
	// end inline asm
	// begin inline asm
	mov.u64 %rd30, 0x0;
	@%p9 ld.global.L1::evict_last.L2::cache_hint.b64 { %rd30 }, [ %rd23 + 0 ], %rd29;
	// end inline asm
	// begin inline asm
	mov.u64 %rd33, 0x0;
	createpolicy.fractional.L2::evict_last.b64 %rd33, 1.0;
	// end inline asm
	// begin inline asm
	mov.u64 %rd34, 0x0;
	@%p9 ld.global.L1::evict_last.L2::cache_hint.b64 { %rd34 }, [ %rd23 + 0 ], %rd33;
	// end inline asm
	// begin inline asm
	mov.u64 %rd37, 0x0;
	createpolicy.fractional.L2::evict_last.b64 %rd37, 1.0;
	// end inline asm
	// begin inline asm
	mov.u64 %rd38, 0x0;
	@%p10 ld.global.L1::evict_last.L2::cache_hint.b64 { %rd38 }, [ %rd39 + 0 ], %rd37;
	// end inline asm
	// begin inline asm
	mov.u64 %rd41, 0x0;
	createpolicy.fractional.L2::evict_last.b64 %rd41, 1.0;
	// end inline asm
	// begin inline asm
	mov.u64 %rd42, 0x0;
	@%p10 ld.global.L1::evict_last.L2::cache_hint.b64 { %rd42 }, [ %rd39 + 0 ], %rd41;
	// end inline asm
	// begin inline asm
	mov.u64 %rd45, 0x0;
	createpolicy.fractional.L2::evict_last.b64 %rd45, 1.0;
	// end inline asm
	// begin inline asm
	mov.u64 %rd46, 0x0;
	@%p10 ld.global.L1::evict_last.L2::cache_hint.b64 { %rd46 }, [ %rd39 + 0 ], %rd45;
	// end inline asm
	// begin inline asm
	mov.u64 %rd49, 0x0;
	createpolicy.fractional.L2::evict_last.b64 %rd49, 1.0;
	// end inline asm
	// begin inline asm
	mov.u64 %rd50, 0x0;
	@%p10 ld.global.L1::evict_last.L2::cache_hint.b64 { %rd50 }, [ %rd39 + 0 ], %rd49;
	// end inline asm
	// begin inline asm
	mov.u64 %rd53, 0x0;
	createpolicy.fractional.L2::evict_last.b64 %rd53, 1.0;
	// end inline asm
	.loc	1 24 23                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:24:23
	or.b32 	%r14, %r10, %r8;
	or.b32 	%r15, %r14, 8;
	or.b32 	%r16, %r14, 16;
	or.b32 	%r17, %r14, 24;
	or.b32 	%r18, %r14, 32;
	or.b32 	%r19, %r14, 40;
	or.b32 	%r20, %r14, 48;
	or.b32 	%r21, %r14, 56;
	.loc	1 25 21                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:25:21
	setp.lt.s32 	%p26, %r21, 1296;
	setp.lt.s32 	%p25, %r20, 1296;
	setp.lt.s32 	%p24, %r19, 1296;
	setp.lt.s32 	%p23, %r18, 1296;
	setp.lt.s32 	%p22, %r17, 1296;
	setp.lt.s32 	%p21, %r16, 1296;
	setp.lt.s32 	%p20, %r15, 1296;
	setp.lt.s32 	%p19, %r14, 1296;
	.loc	1 29 30                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:29:30
	mul.wide.s32 	%rd92, %r14, 8;
	add.s64 	%rd55, %rd85, %rd92;
	add.s64 	%rd59, %rd55, 64;
	add.s64 	%rd63, %rd55, 128;
	add.s64 	%rd67, %rd55, 192;
	add.s64 	%rd71, %rd55, 256;
	add.s64 	%rd75, %rd55, 320;
	add.s64 	%rd79, %rd55, 384;
	add.s64 	%rd83, %rd55, 448;
	.loc	1 29 35                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:29:35
	// begin inline asm
	mov.u64 %rd54, 0x0;
	@%p19 ld.global.L1::evict_last.L2::cache_hint.b64 { %rd54 }, [ %rd55 + 0 ], %rd53;
	// end inline asm
	// begin inline asm
	mov.u64 %rd57, 0x0;
	createpolicy.fractional.L2::evict_last.b64 %rd57, 1.0;
	// end inline asm
	// begin inline asm
	mov.u64 %rd58, 0x0;
	@%p20 ld.global.L1::evict_last.L2::cache_hint.b64 { %rd58 }, [ %rd59 + 0 ], %rd57;
	// end inline asm
	// begin inline asm
	mov.u64 %rd61, 0x0;
	createpolicy.fractional.L2::evict_last.b64 %rd61, 1.0;
	// end inline asm
	// begin inline asm
	mov.u64 %rd62, 0x0;
	@%p21 ld.global.L1::evict_last.L2::cache_hint.b64 { %rd62 }, [ %rd63 + 0 ], %rd61;
	// end inline asm
	// begin inline asm
	mov.u64 %rd65, 0x0;
	createpolicy.fractional.L2::evict_last.b64 %rd65, 1.0;
	// end inline asm
	// begin inline asm
	mov.u64 %rd66, 0x0;
	@%p22 ld.global.L1::evict_last.L2::cache_hint.b64 { %rd66 }, [ %rd67 + 0 ], %rd65;
	// end inline asm
	// begin inline asm
	mov.u64 %rd69, 0x0;
	createpolicy.fractional.L2::evict_last.b64 %rd69, 1.0;
	// end inline asm
	// begin inline asm
	mov.u64 %rd70, 0x0;
	@%p23 ld.global.L1::evict_last.L2::cache_hint.b64 { %rd70 }, [ %rd71 + 0 ], %rd69;
	// end inline asm
	// begin inline asm
	mov.u64 %rd73, 0x0;
	createpolicy.fractional.L2::evict_last.b64 %rd73, 1.0;
	// end inline asm
	// begin inline asm
	mov.u64 %rd74, 0x0;
	@%p24 ld.global.L1::evict_last.L2::cache_hint.b64 { %rd74 }, [ %rd75 + 0 ], %rd73;
	// end inline asm
	// begin inline asm
	mov.u64 %rd77, 0x0;
	createpolicy.fractional.L2::evict_last.b64 %rd77, 1.0;
	// end inline asm
	// begin inline asm
	mov.u64 %rd78, 0x0;
	@%p25 ld.global.L1::evict_last.L2::cache_hint.b64 { %rd78 }, [ %rd79 + 0 ], %rd77;
	// end inline asm
	// begin inline asm
	mov.u64 %rd81, 0x0;
	createpolicy.fractional.L2::evict_last.b64 %rd81, 1.0;
	// end inline asm
	// begin inline asm
	mov.u64 %rd82, 0x0;
	@%p26 ld.global.L1::evict_last.L2::cache_hint.b64 { %rd82 }, [ %rd83 + 0 ], %rd81;
	// end inline asm
	.loc	1 38 22                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:38:22
	add.s64 	%rd93, %rd74, 32128;
	add.s64 	%rd94, %rd70, 32128;
	add.s64 	%rd95, %rd82, 32128;
	add.s64 	%rd96, %rd78, 32128;
	add.s64 	%rd97, %rd58, 32128;
	add.s64 	%rd98, %rd54, 32128;
	add.s64 	%rd99, %rd66, 32128;
	add.s64 	%rd100, %rd62, 32128;
	.loc	1 39 22                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:39:22
	setp.lt.s64 	%p29, %rd74, 0;
	setp.lt.s64 	%p30, %rd70, 0;
	setp.lt.s64 	%p31, %rd82, 0;
	setp.lt.s64 	%p32, %rd78, 0;
	setp.lt.s64 	%p33, %rd58, 0;
	setp.lt.s64 	%p34, %rd54, 0;
	setp.lt.s64 	%p35, %rd66, 0;
	setp.lt.s64 	%p36, %rd62, 0;
	.loc	1 40 36                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:40:36
	selp.b64 	%rd101, %rd100, %rd62, %p36;
	selp.b64 	%rd102, %rd99, %rd66, %p35;
	selp.b64 	%rd103, %rd98, %rd54, %p34;
	selp.b64 	%rd104, %rd97, %rd58, %p33;
	selp.b64 	%rd105, %rd96, %rd78, %p32;
	selp.b64 	%rd106, %rd95, %rd82, %p31;
	selp.b64 	%rd107, %rd94, %rd70, %p30;
	selp.b64 	%rd108, %rd93, %rd74, %p29;
	setp.gt.u64 	%p37, %rd108, 32127;
	setp.gt.u64 	%p38, %rd107, 32127;
	setp.gt.u64 	%p39, %rd106, 32127;
	setp.gt.u64 	%p40, %rd105, 32127;
	setp.gt.u64 	%p41, %rd104, 32127;
	setp.gt.u64 	%p42, %rd103, 32127;
	setp.gt.u64 	%p43, %rd102, 32127;
	setp.gt.u64 	%p44, %rd101, 32127;
	and.pred 	%p45, %p44, %p21;
	selp.b16 	%rs1, 1, 0, %p45;
	shl.b16 	%rs2, %rs1, 2;
	and.pred 	%p46, %p43, %p22;
	selp.b16 	%rs3, -1, 0, %p46;
	shl.b16 	%rs4, %rs3, 3;
	or.b16 	%rs5, %rs4, %rs2;
	and.pred 	%p47, %p42, %p19;
	selp.b16 	%rs6, 1, 0, %p47;
	and.pred 	%p48, %p41, %p20;
	selp.b16 	%rs7, -1, 0, %p48;
	shl.b16 	%rs8, %rs7, 1;
	or.b16 	%rs9, %rs6, %rs8;
	and.b16 	%rs10, %rs9, 3;
	or.b16 	%rs11, %rs10, %rs5;
	and.b16 	%rs12, %rs11, 15;
	and.pred 	%p49, %p40, %p25;
	selp.b16 	%rs13, 1, 0, %p49;
	shl.b16 	%rs14, %rs13, 2;
	and.pred 	%p50, %p39, %p26;
	selp.b16 	%rs15, -1, 0, %p50;
	shl.b16 	%rs16, %rs15, 3;
	or.b16 	%rs17, %rs16, %rs14;
	and.pred 	%p51, %p38, %p23;
	selp.b16 	%rs18, 1, 0, %p51;
	and.pred 	%p52, %p37, %p24;
	selp.b16 	%rs19, -1, 0, %p52;
	shl.b16 	%rs20, %rs19, 1;
	or.b16 	%rs21, %rs18, %rs20;
	and.b16 	%rs22, %rs21, 3;
	or.b16 	%rs23, %rs22, %rs17;
	shl.b16 	%rs24, %rs23, 4;
	or.b16 	%rs25, %rs12, %rs24;
	and.b16 	%rs26, %rs25, 255;
	setp.ne.s16 	%p53, %rs26, 0;
	.loc	1 41 68                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:41:68
	@%p53 bra 	$L__BB0_4;
// %bb.1:                               // %.split
	.loc	1 0 68                          // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:0:68
	ld.param.b64 	%rd20, [triton_red_fused_add_embedding_mean_mul_pow_rsqrt_0_param_3];
	ld.param.b64 	%rd19, [triton_red_fused_add_embedding_mean_mul_pow_rsqrt_0_param_2];
	ld.param.b64 	%rd18, [triton_red_fused_add_embedding_mean_mul_pow_rsqrt_0_param_1];
	shl.b32 	%r13, %r1, 2;
	and.b32 	%r2, %r13, 60;
	add.s64 	%rd88, %rd34, 32128;
	add.s64 	%rd89, %rd50, 32128;
	setp.lt.s64 	%p27, %rd34, 0;
	setp.lt.s64 	%p28, %rd50, 0;
	selp.b64 	%rd90, %rd88, %rd34, %p27;
	selp.b64 	%rd91, %rd89, %rd50, %p28;
	mul.lo.s64 	%rd1, %rd90, 1536;
	add.s64 	%rd2, %rd18, %rd1;
	mul.lo.s64 	%rd3, %rd91, 1536;
	add.s64 	%rd4, %rd18, %rd3;
	.loc	1 41 68                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:41:68
	bar.sync 	0;
	.loc	1 42 34                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:42:34
	mul.wide.u32 	%rd152, %r2, 4;
	add.s64 	%rd116, %rd2, %rd152;
	add.s64 	%rd119, %rd4, %rd152;
	.loc	1 42 52                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:42:52
	// begin inline asm
	mov.u64 %rd117, 0x0;
	createpolicy.fractional.L2::evict_last.b64 %rd117, 1.0;
	// end inline asm
	mov.b32 	%r117, 0;
	// begin inline asm
	mov.u32 %r22, %r117;
	mov.u32 %r23, %r117;
	mov.u32 %r24, %r117;
	mov.u32 %r25, %r117;
	@%p9 ld.global.L1::evict_last.L2::cache_hint.v4.b32 { %r22, %r23, %r24, %r25 }, [ %rd116 + 0 ], %rd117;
	// end inline asm
	// begin inline asm
	mov.u64 %rd120, 0x0;
	createpolicy.fractional.L2::evict_last.b64 %rd120, 1.0;
	// end inline asm
	// begin inline asm
	mov.u32 %r30, %r117;
	mov.u32 %r31, %r117;
	mov.u32 %r32, %r117;
	mov.u32 %r33, %r117;
	@%p10 ld.global.L1::evict_last.L2::cache_hint.v4.b32 { %r30, %r31, %r32, %r33 }, [ %rd119 + 0 ], %rd120;
	// end inline asm
	.loc	1 41 68                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:41:68
	bar.sync 	0;
	.loc	1 42 34                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:42:34
	add.s64 	%rd122, %rd116, 256;
	add.s64 	%rd125, %rd119, 256;
	.loc	1 42 52                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:42:52
	// begin inline asm
	mov.u64 %rd123, 0x0;
	createpolicy.fractional.L2::evict_last.b64 %rd123, 1.0;
	// end inline asm
	// begin inline asm
	mov.u32 %r38, %r117;
	mov.u32 %r39, %r117;
	mov.u32 %r40, %r117;
	mov.u32 %r41, %r117;
	@%p9 ld.global.L1::evict_last.L2::cache_hint.v4.b32 { %r38, %r39, %r40, %r41 }, [ %rd122 + 0 ], %rd123;
	// end inline asm
	// begin inline asm
	mov.u64 %rd126, 0x0;
	createpolicy.fractional.L2::evict_last.b64 %rd126, 1.0;
	// end inline asm
	// begin inline asm
	mov.u32 %r46, %r117;
	mov.u32 %r47, %r117;
	mov.u32 %r48, %r117;
	mov.u32 %r49, %r117;
	@%p10 ld.global.L1::evict_last.L2::cache_hint.v4.b32 { %r46, %r47, %r48, %r49 }, [ %rd125 + 0 ], %rd126;
	// end inline asm
	.loc	1 43 22                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:43:22
	mul.f32 	%r118, %r49, %r49;
	mul.f32 	%r119, %r48, %r48;
	mul.f32 	%r120, %r47, %r47;
	mul.f32 	%r121, %r46, %r46;
	mul.f32 	%r122, %r41, %r41;
	mul.f32 	%r123, %r40, %r40;
	mul.f32 	%r124, %r39, %r39;
	mul.f32 	%r125, %r38, %r38;
	.loc	1 45 24                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:45:24
	fma.rn.f32 	%r126, %r22, %r22, %r125;
	fma.rn.f32 	%r127, %r23, %r23, %r124;
	fma.rn.f32 	%r128, %r24, %r24, %r123;
	fma.rn.f32 	%r129, %r25, %r25, %r122;
	fma.rn.f32 	%r130, %r30, %r30, %r121;
	fma.rn.f32 	%r131, %r31, %r31, %r120;
	fma.rn.f32 	%r132, %r32, %r32, %r119;
	fma.rn.f32 	%r133, %r33, %r33, %r118;
	.loc	1 41 68                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:41:68
	bar.sync 	0;
	.loc	1 42 34                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:42:34
	add.s64 	%rd128, %rd116, 512;
	add.s64 	%rd131, %rd119, 512;
	.loc	1 42 52                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:42:52
	// begin inline asm
	mov.u64 %rd129, 0x0;
	createpolicy.fractional.L2::evict_last.b64 %rd129, 1.0;
	// end inline asm
	// begin inline asm
	mov.u32 %r54, %r117;
	mov.u32 %r55, %r117;
	mov.u32 %r56, %r117;
	mov.u32 %r57, %r117;
	@%p9 ld.global.L1::evict_last.L2::cache_hint.v4.b32 { %r54, %r55, %r56, %r57 }, [ %rd128 + 0 ], %rd129;
	// end inline asm
	// begin inline asm
	mov.u64 %rd132, 0x0;
	createpolicy.fractional.L2::evict_last.b64 %rd132, 1.0;
	// end inline asm
	// begin inline asm
	mov.u32 %r62, %r117;
	mov.u32 %r63, %r117;
	mov.u32 %r64, %r117;
	mov.u32 %r65, %r117;
	@%p10 ld.global.L1::evict_last.L2::cache_hint.v4.b32 { %r62, %r63, %r64, %r65 }, [ %rd131 + 0 ], %rd132;
	// end inline asm
	.loc	1 45 24                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:45:24
	fma.rn.f32 	%r134, %r65, %r65, %r133;
	fma.rn.f32 	%r135, %r64, %r64, %r132;
	fma.rn.f32 	%r136, %r63, %r63, %r131;
	fma.rn.f32 	%r137, %r62, %r62, %r130;
	fma.rn.f32 	%r138, %r57, %r57, %r129;
	fma.rn.f32 	%r139, %r56, %r56, %r128;
	fma.rn.f32 	%r140, %r55, %r55, %r127;
	fma.rn.f32 	%r141, %r54, %r54, %r126;
	.loc	1 41 68                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:41:68
	bar.sync 	0;
	.loc	1 42 34                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:42:34
	add.s64 	%rd134, %rd116, 768;
	add.s64 	%rd137, %rd119, 768;
	.loc	1 42 52                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:42:52
	// begin inline asm
	mov.u64 %rd135, 0x0;
	createpolicy.fractional.L2::evict_last.b64 %rd135, 1.0;
	// end inline asm
	// begin inline asm
	mov.u32 %r70, %r117;
	mov.u32 %r71, %r117;
	mov.u32 %r72, %r117;
	mov.u32 %r73, %r117;
	@%p9 ld.global.L1::evict_last.L2::cache_hint.v4.b32 { %r70, %r71, %r72, %r73 }, [ %rd134 + 0 ], %rd135;
	// end inline asm
	// begin inline asm
	mov.u64 %rd138, 0x0;
	createpolicy.fractional.L2::evict_last.b64 %rd138, 1.0;
	// end inline asm
	// begin inline asm
	mov.u32 %r78, %r117;
	mov.u32 %r79, %r117;
	mov.u32 %r80, %r117;
	mov.u32 %r81, %r117;
	@%p10 ld.global.L1::evict_last.L2::cache_hint.v4.b32 { %r78, %r79, %r80, %r81 }, [ %rd137 + 0 ], %rd138;
	// end inline asm
	.loc	1 45 24                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:45:24
	fma.rn.f32 	%r142, %r70, %r70, %r141;
	fma.rn.f32 	%r143, %r71, %r71, %r140;
	fma.rn.f32 	%r144, %r72, %r72, %r139;
	fma.rn.f32 	%r145, %r73, %r73, %r138;
	fma.rn.f32 	%r146, %r78, %r78, %r137;
	fma.rn.f32 	%r147, %r79, %r79, %r136;
	fma.rn.f32 	%r148, %r80, %r80, %r135;
	fma.rn.f32 	%r149, %r81, %r81, %r134;
	.loc	1 41 68                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:41:68
	bar.sync 	0;
	.loc	1 42 34                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:42:34
	add.s64 	%rd140, %rd116, 1024;
	add.s64 	%rd143, %rd119, 1024;
	.loc	1 42 52                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:42:52
	// begin inline asm
	mov.u64 %rd141, 0x0;
	createpolicy.fractional.L2::evict_last.b64 %rd141, 1.0;
	// end inline asm
	// begin inline asm
	mov.u32 %r86, %r117;
	mov.u32 %r87, %r117;
	mov.u32 %r88, %r117;
	mov.u32 %r89, %r117;
	@%p9 ld.global.L1::evict_last.L2::cache_hint.v4.b32 { %r86, %r87, %r88, %r89 }, [ %rd140 + 0 ], %rd141;
	// end inline asm
	// begin inline asm
	mov.u64 %rd144, 0x0;
	createpolicy.fractional.L2::evict_last.b64 %rd144, 1.0;
	// end inline asm
	// begin inline asm
	mov.u32 %r94, %r117;
	mov.u32 %r95, %r117;
	mov.u32 %r96, %r117;
	mov.u32 %r97, %r117;
	@%p10 ld.global.L1::evict_last.L2::cache_hint.v4.b32 { %r94, %r95, %r96, %r97 }, [ %rd143 + 0 ], %rd144;
	// end inline asm
	.loc	1 45 24                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:45:24
	fma.rn.f32 	%r150, %r97, %r97, %r149;
	fma.rn.f32 	%r151, %r96, %r96, %r148;
	fma.rn.f32 	%r152, %r95, %r95, %r147;
	fma.rn.f32 	%r153, %r94, %r94, %r146;
	fma.rn.f32 	%r154, %r89, %r89, %r145;
	fma.rn.f32 	%r155, %r88, %r88, %r144;
	fma.rn.f32 	%r156, %r87, %r87, %r143;
	fma.rn.f32 	%r157, %r86, %r86, %r142;
	.loc	1 41 68                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:41:68
	bar.sync 	0;
	.loc	1 42 34                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:42:34
	add.s64 	%rd146, %rd116, 1280;
	add.s64 	%rd149, %rd119, 1280;
	.loc	1 42 52                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:42:52
	// begin inline asm
	mov.u64 %rd147, 0x0;
	createpolicy.fractional.L2::evict_last.b64 %rd147, 1.0;
	// end inline asm
	// begin inline asm
	mov.u32 %r102, %r117;
	mov.u32 %r103, %r117;
	mov.u32 %r104, %r117;
	mov.u32 %r105, %r117;
	@%p9 ld.global.L1::evict_last.L2::cache_hint.v4.b32 { %r102, %r103, %r104, %r105 }, [ %rd146 + 0 ], %rd147;
	// end inline asm
	// begin inline asm
	mov.u64 %rd150, 0x0;
	createpolicy.fractional.L2::evict_last.b64 %rd150, 1.0;
	// end inline asm
	// begin inline asm
	mov.u32 %r110, %r117;
	mov.u32 %r111, %r117;
	mov.u32 %r112, %r117;
	mov.u32 %r113, %r117;
	@%p10 ld.global.L1::evict_last.L2::cache_hint.v4.b32 { %r110, %r111, %r112, %r113 }, [ %rd149 + 0 ], %rd150;
	// end inline asm
	.loc	1 45 24                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:45:24
	fma.rn.f32 	%r158, %r102, %r102, %r157;
	fma.rn.f32 	%r159, %r103, %r103, %r156;
	fma.rn.f32 	%r160, %r104, %r104, %r155;
	fma.rn.f32 	%r161, %r105, %r105, %r154;
	fma.rn.f32 	%r162, %r110, %r110, %r153;
	fma.rn.f32 	%r163, %r111, %r111, %r152;
	fma.rn.f32 	%r164, %r112, %r112, %r151;
	fma.rn.f32 	%r165, %r113, %r113, %r150;
	.loc	1 46 49                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:46:49
	selp.f32 	%r166, %r165, 0f00000000, %p10;
	selp.f32 	%r167, %r164, 0f00000000, %p10;
	selp.f32 	%r168, %r163, 0f00000000, %p10;
	selp.f32 	%r169, %r162, 0f00000000, %p10;
	selp.f32 	%r170, %r161, 0f00000000, %p9;
	selp.f32 	%r171, %r160, 0f00000000, %p9;
	selp.f32 	%r172, %r159, 0f00000000, %p9;
	selp.f32 	%r173, %r158, 0f00000000, %p9;
$L__tmp1:
	.loc	2 260 15                        // standard.py:260:15 @[ ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:47:25 ]
	add.f32 	%r174, %r173, %r172;
	add.f32 	%r175, %r171, %r174;
	add.f32 	%r176, %r170, %r175;
	add.f32 	%r177, %r169, %r168;
	add.f32 	%r178, %r167, %r177;
	add.f32 	%r179, %r166, %r178;
	.loc	2 290 36                        // standard.py:290:36 @[ ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:47:25 ]
	shfl.sync.bfly.b32 	%r180, %r176, 8, 31, -1;
	.loc	2 260 15                        // standard.py:260:15 @[ ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:47:25 ]
	add.f32 	%r181, %r176, %r180;
	.loc	2 290 36                        // standard.py:290:36 @[ ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:47:25 ]
	shfl.sync.bfly.b32 	%r182, %r181, 4, 31, -1;
	.loc	2 260 15                        // standard.py:260:15 @[ ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:47:25 ]
	add.f32 	%r183, %r181, %r182;
	.loc	2 290 36                        // standard.py:290:36 @[ ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:47:25 ]
	shfl.sync.bfly.b32 	%r184, %r183, 2, 31, -1;
	.loc	2 260 15                        // standard.py:260:15 @[ ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:47:25 ]
	add.f32 	%r185, %r183, %r184;
	.loc	2 290 36                        // standard.py:290:36 @[ ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:47:25 ]
	shfl.sync.bfly.b32 	%r186, %r185, 1, 31, -1;
	.loc	2 260 15                        // standard.py:260:15 @[ ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:47:25 ]
	add.f32 	%r187, %r185, %r186;
	.loc	2 290 36                        // standard.py:290:36 @[ ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:47:25 ]
	shfl.sync.bfly.b32 	%r188, %r179, 8, 31, -1;
	.loc	2 260 15                        // standard.py:260:15 @[ ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:47:25 ]
	add.f32 	%r189, %r179, %r188;
	.loc	2 290 36                        // standard.py:290:36 @[ ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:47:25 ]
	shfl.sync.bfly.b32 	%r190, %r189, 4, 31, -1;
	.loc	2 260 15                        // standard.py:260:15 @[ ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:47:25 ]
	add.f32 	%r191, %r189, %r190;
	.loc	2 290 36                        // standard.py:290:36 @[ ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:47:25 ]
	shfl.sync.bfly.b32 	%r192, %r191, 2, 31, -1;
	.loc	2 260 15                        // standard.py:260:15 @[ ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:47:25 ]
	add.f32 	%r193, %r191, %r192;
	.loc	2 290 36                        // standard.py:290:36 @[ ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:47:25 ]
	shfl.sync.bfly.b32 	%r194, %r193, 1, 31, -1;
	.loc	2 260 15                        // standard.py:260:15 @[ ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:47:25 ]
	add.f32 	%r195, %r193, %r194;
	mov.b32 	%r196, 0f43C00000;
$L__tmp2:
	.loc	1 62 24                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:62:24
	div.full.f32 	%r197, %r187, %r196;
	div.full.f32 	%r198, %r195, %r196;
	.loc	1 64 24                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:64:24
	add.f32 	%r199, %r197, 0f358637BD;
	add.f32 	%r200, %r198, 0f358637BD;
	.loc	1 65 32                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:65:32
	rsqrt.approx.ftz.f32 	%r5, %r199;
	rsqrt.approx.ftz.f32 	%r6, %r200;
	.loc	1 68 40                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:68:40
	mul.lo.s32 	%r201, %r3, 384;
	mul.lo.s32 	%r202, %r4, 384;
	.loc	1 48 40                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:48:40
	or.b32 	%r203, %r202, %r2;
	cvt.u64.u32 	%rd5, %r203;
	or.b32 	%r204, %r201, %r2;
	cvt.u64.u32 	%rd6, %r204;
	and.b32 	%r205, %r1, 15;
	mul.wide.u32 	%rd153, %r205, 16;
	add.s64 	%rd154, %rd3, %rd153;
	add.s64 	%rd173, %rd18, %rd154;
	add.s64 	%rd155, %rd1, %rd153;
	add.s64 	%rd172, %rd18, %rd155;
	add.s64 	%rd171, %rd19, %rd153;
	mov.b64 	%rd174, 0;
$L__BB0_2:                              // =>This Inner Loop Header: Depth=1
	.loc	1 54 42                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:54:42
	// begin inline asm
	mov.u64 %rd156, 0x0;
	createpolicy.fractional.L2::evict_last.b64 %rd156, 1.0;
	// end inline asm
	mov.pred 	%p66, -1;
	// begin inline asm
	mov.u32 %r206, %r117;
	mov.u32 %r207, %r117;
	mov.u32 %r208, %r117;
	mov.u32 %r209, %r117;
	@%p66 ld.global.L1::evict_last.L2::cache_hint.v4.b32 { %r206, %r207, %r208, %r209 }, [ %rd171 + 0 ], %rd156;
	// end inline asm
	.loc	1 59 70                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:59:70
	bar.sync 	0;
	.loc	1 60 54                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:60:54
	// begin inline asm
	mov.u64 %rd159, 0x0;
	createpolicy.fractional.L2::evict_first.b64 %rd159, 1.0;
	// end inline asm
	// begin inline asm
	mov.u32 %r214, %r117;
	mov.u32 %r215, %r117;
	mov.u32 %r216, %r117;
	mov.u32 %r217, %r117;
	@%p9 ld.global.L1::evict_first.L2::cache_hint.v4.b32 { %r214, %r215, %r216, %r217 }, [ %rd172 + 0 ], %rd159;
	// end inline asm
	// begin inline asm
	mov.u64 %rd162, 0x0;
	createpolicy.fractional.L2::evict_first.b64 %rd162, 1.0;
	// end inline asm
	// begin inline asm
	mov.u32 %r222, %r117;
	mov.u32 %r223, %r117;
	mov.u32 %r224, %r117;
	mov.u32 %r225, %r117;
	@%p10 ld.global.L1::evict_first.L2::cache_hint.v4.b32 { %r222, %r223, %r224, %r225 }, [ %rd173 + 0 ], %rd162;
	// end inline asm
	.loc	1 66 24                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:66:24
	mul.f32 	%r238, %r5, %r214;
	mul.f32 	%r239, %r5, %r215;
	mul.f32 	%r240, %r5, %r216;
	mul.f32 	%r241, %r5, %r217;
	mul.f32 	%r242, %r6, %r222;
	mul.f32 	%r243, %r6, %r223;
	mul.f32 	%r244, %r6, %r224;
	mul.f32 	%r245, %r6, %r225;
	.loc	1 67 24                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:67:24
	mul.f32 	%r230, %r238, %r206;
	mul.f32 	%r231, %r239, %r207;
	mul.f32 	%r232, %r240, %r208;
	mul.f32 	%r233, %r241, %r209;
	mul.f32 	%r234, %r242, %r206;
	mul.f32 	%r235, %r243, %r207;
	mul.f32 	%r236, %r244, %r208;
	mul.f32 	%r237, %r245, %r209;
	.loc	1 68 36                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:68:36
	add.s64 	%rd167, %rd6, %rd174;
	.loc	1 68 29                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:68:29
	add.s64 	%rd168, %rd5, %rd174;
	cvt.u32.u64 	%r246, %rd167;
	mul.wide.s32 	%rd169, %r246, 4;
	add.s64 	%rd165, %rd20, %rd169;
	cvt.u32.u64 	%r247, %rd168;
	mul.wide.s32 	%rd170, %r247, 4;
	add.s64 	%rd166, %rd20, %rd170;
	.loc	1 68 52                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:68:52
	// begin inline asm
	@%p9 st.global.v4.b32 [ %rd165 + 0 ], { %r230, %r231, %r232, %r233 };
	// end inline asm
	// begin inline asm
	@%p10 st.global.v4.b32 [ %rd166 + 0 ], { %r234, %r235, %r236, %r237 };
	// end inline asm
	.loc	1 48 40                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:48:40
	add.s64 	%rd14, %rd174, 64;
	add.s64 	%rd173, %rd173, 256;
	add.s64 	%rd172, %rd172, 256;
	add.s64 	%rd171, %rd171, 256;
	setp.lt.u64 	%p71, %rd174, 320;
	mov.b64 	%rd174, %rd14;
	@%p71 bra 	$L__BB0_2;
// %bb.3:
	.loc	1 48 4                          // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:48:4
	ret;
$L__BB0_4:
	.loc	1 41 68                         // ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py:41:68
	mov.b64 	%rd109, assertMessage_0;
	cvta.global.u64 	%rd110, %rd109;
	mov.b64 	%rd111, assertFile_0;
	cvta.global.u64 	%rd112, %rd111;
	mov.b64 	%rd113, assertFunc_0;
	cvta.global.u64 	%rd114, %rd113;
	{ // callseq 0, 0
	.param .b64 param0;
	st.param.b64 	[param0], %rd110;
	.param .b64 param1;
	st.param.b64 	[param1], %rd112;
	.param .b32 param2;
	st.param.b32 	[param2], 41;
	.param .b64 param3;
	st.param.b64 	[param3], %rd114;
	.param .b64 param4;
	st.param.b64 	[param4], 1;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	} // callseq 0
	trap;
$L__tmp3:
$L__func_end0:
                                        // -- End function
}
	.file	1 "/mnt/disk1/khiemtt/universal-offline-bbo/torchinductor_ubuntu/kz/ckzqi7x2at4m3jxs6zdc46t47t6lw6nmlhnn2rg6szev4wipvslb.py"
	.file	2 "/mnt/disk1/anaconda3/envs/pqhung/lib/python3.9/site-packages/triton/language/standard.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 243                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xec DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 107
.b8 122
.b8 113
.b8 105
.b8 55
.b8 120
.b8 50
.b8 97
.b8 116
.b8 52
.b8 109
.b8 51
.b8 106
.b8 120
.b8 115
.b8 54
.b8 122
.b8 100
.b8 99
.b8 52
.b8 54
.b8 116
.b8 52
.b8 55
.b8 116
.b8 54
.b8 108
.b8 119
.b8 54
.b8 110
.b8 109
.b8 108
.b8 104
.b8 110
.b8 110
.b8 50
.b8 114
.b8 103
.b8 54
.b8 115
.b8 122
.b8 101
.b8 118
.b8 52
.b8 119
.b8 105
.b8 112
.b8 118
.b8 115
.b8 108
.b8 98
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 47                                  // DW_AT_comp_dir
.b8 109
.b8 110
.b8 116
.b8 47
.b8 100
.b8 105
.b8 115
.b8 107
.b8 49
.b8 47
.b8 107
.b8 104
.b8 105
.b8 101
.b8 109
.b8 116
.b8 116
.b8 47
.b8 117
.b8 110
.b8 105
.b8 118
.b8 101
.b8 114
.b8 115
.b8 97
.b8 108
.b8 45
.b8 111
.b8 102
.b8 102
.b8 108
.b8 105
.b8 110
.b8 101
.b8 45
.b8 98
.b8 98
.b8 111
.b8 47
.b8 116
.b8 111
.b8 114
.b8 99
.b8 104
.b8 105
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 117
.b8 98
.b8 117
.b8 110
.b8 116
.b8 117
.b8 47
.b8 107
.b8 122
.b8 0
.b8 2                                   // Abbrev [2] 0x92:0x36 DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 114
.b8 101
.b8 100
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 97
.b8 100
.b8 100
.b8 95
.b8 101
.b8 109
.b8 98
.b8 101
.b8 100
.b8 100
.b8 105
.b8 110
.b8 103
.b8 95
.b8 109
.b8 101
.b8 97
.b8 110
.b8 95
.b8 109
.b8 117
.b8 108
.b8 95
.b8 112
.b8 111
.b8 119
.b8 95
.b8 114
.b8 115
.b8 113
.b8 114
.b8 116
.b8 95
.b8 48
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0xc8:0x2e DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 146                                // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xdd:0x18 DW_TAG_inlined_subroutine
.b32 146                                // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 47                                  // DW_AT_call_line
.b8 25                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
