[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  11092       tick       4232162       1584200       1544212       4232162 
      2  11092       tick       6841178       2692955       2674795       6841178 
      3  11092       tick       6820939       2689534       2670674       6820939 
      4  11092       tick       6817195       2691324       2672104       6817195 
      5  11092       tick       6708808       2645804       2625427       6708808 
      6  11092       tick       6950656       2737901       2716654       6950656 
      7  11092       tick       6828459       2693978       2677651       6828459 
      8  11092       tick       6831795       2692602       2671768       6831795 
      9  11092       tick       6828107       2693577       2670805       6828107 
     10  11092       tick       6819051       2690561       2668869       6819051 
     11  11092       tick       6827748       2692263       2671307       6827748 
     12  11092       tick       6817263       2692644       2676565       6817263 
     13  11092       tick       6826301       2694041       2677564       6826301 
     14  11092       tick       6827653       2690589       2673404       6827653 
     15  11092       tick       6818906       2691098       2670321       6818906 
     16  11092       tick       6849741       2695798       2678957       6849741 
     17  11092       tick       6840499       2694856       2677511       6840499 
     18  11092       tick       6821778       2690395       2665362       6821778 
     19  11092       tick       6822353       2689647       2667681       6822353 
     20  11092       exit       3831455       1510668       1497392       3831455 
