module MUX-16bit (
	EN,
	IN0,
	IN1,
	OUT
);
	input EN;
	input [15:0] IN1;
	input [15:0] IN2;
 	output reg [15:0] OUT;		
	
	always @(*) begin
	if(EN)
		OUT <= IN1;
	else
		OUT <= IN0;
	end
endmodule
