0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/Cesar/Documents/School/EECS 443/Projects/C8VHDL/C8VHDL.srcs/sim_1/new/CPU_SIM.vhd,1490974207,vhdl,,,,cpu_sim,,,,,,,,
C:/Users/Cesar/Documents/School/EECS 443/Projects/C8VHDL/C8VHDL.srcs/sources_1/imports/new/ALU.vhd,1490973513,vhdl,,,,alu,,,,,,,,
C:/Users/Cesar/Documents/School/EECS 443/Projects/C8VHDL/C8VHDL.srcs/sources_1/imports/new/TYPES.vhd,1490958505,vhdl,C:/Users/Cesar/Documents/School/EECS 443/Projects/C8VHDL/C8VHDL.srcs/sim_1/new/CPU_SIM.vhd;C:/Users/Cesar/Documents/School/EECS 443/Projects/C8VHDL/C8VHDL.srcs/sources_1/imports/new/ALU.vhd;C:/Users/Cesar/Documents/School/EECS 443/Projects/C8VHDL/C8VHDL.srcs/sources_1/new/CPU.vhd,,,types,,,,,,,,
C:/Users/Cesar/Documents/School/EECS 443/Projects/C8VHDL/C8VHDL.srcs/sources_1/new/CPU.vhd,1490967502,vhdl,,,,cpu,,,,,,,,
