
<!DOCTYPE html>

<html data-content_root="../../" lang="en">
<head>
<meta charset="utf-8"/>
<meta content="width=device-width, initial-scale=1.0" name="viewport"/><meta content="width=device-width, initial-scale=1" name="viewport"/>
<meta content="MI300 and MI200 series performance counters and metrics" name="description"/>
<meta content="MI300, MI200, performance counters, command processor counters" name="keywords"/>
<title>MI300 and MI200 series performance counters and metrics — ROCm Documentation</title>
<script data-cfasync="false">
    document.documentElement.dataset.mode = localStorage.getItem("mode") || "";
    document.documentElement.dataset.theme = localStorage.getItem("theme") || "";
  </script>
<!-- Loaded before other Sphinx assets -->
<link href="../../_static/styles/theme.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet"/>
<link href="../../_static/styles/bootstrap.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet"/>
<link href="../../_static/styles/pydata-sphinx-theme.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet"/>
<link href="../../_static/vendor/fontawesome/6.5.2/css/all.min.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet"/>
<link as="font" crossorigin="" href="../../_static/vendor/fontawesome/6.5.2/webfonts/fa-solid-900.woff2" rel="preload" type="font/woff2"/>
<link as="font" crossorigin="" href="../../_static/vendor/fontawesome/6.5.2/webfonts/fa-brands-400.woff2" rel="preload" type="font/woff2"/>
<link as="font" crossorigin="" href="../../_static/vendor/fontawesome/6.5.2/webfonts/fa-regular-400.woff2" rel="preload" type="font/woff2"/>
<link href="../../_static/pygments.css?v=a746c00c" rel="stylesheet" type="text/css"/>
<link href="../../_static/styles/sphinx-book-theme.css?v=a3416100" rel="stylesheet" type="text/css"/>
<link href="../../_static/copybutton.css?v=76b2166b" rel="stylesheet" type="text/css"/>
<link href="../../_static/custom.css?v=da61d430" rel="stylesheet" type="text/css"/>
<link href="../../_static/rocm_header.css?v=4044f309" rel="stylesheet" type="text/css"/>
<link href="../../_static/rocm_footer.css?v=25204c5a" rel="stylesheet" type="text/css"/>
<link href="../../_static/fonts.css?v=fcff5274" rel="stylesheet" type="text/css"/>
<link href="../../_static/sphinx-design.min.css?v=87e54e7c" rel="stylesheet" type="text/css"/>
<link href="../../_static/rocm_custom.css?v=ace7df76" rel="stylesheet" type="text/css"/>
<link href="../../_static/rocm_rn.css?v=0e8af9ba" rel="stylesheet" type="text/css"/>
<!-- Pre-loaded scripts that we'll load fully later -->
<link as="script" href="../../_static/scripts/bootstrap.js?digest=dfe6caa3a7d634c4db9b" rel="preload"/>
<link as="script" href="../../_static/scripts/pydata-sphinx-theme.js?digest=dfe6caa3a7d634c4db9b" rel="preload"/>
<script src="../../_static/vendor/fontawesome/6.5.2/js/all.min.js?digest=dfe6caa3a7d634c4db9b"></script>
<script src="../../_static/documentation_options.js?v=bc0531d1"></script>
<script src="../../_static/doctools.js?v=9a2dae69"></script>
<script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
<script src="../../_static/clipboard.min.js?v=a7894cd8"></script>
<script src="../../_static/copybutton.js?v=f281be69"></script>
<script async="async" src="../../_static/code_word_breaks.js?v=327952c4"></script>
<script async="async" src="../../_static/renameVersionLinks.js?v=929fe5e4"></script>
<script async="async" src="../../_static/rdcMisc.js?v=01f88d96"></script>
<script async="async" src="../../_static/theme_mode_captions.js?v=15f4ec5d"></script>
<script src="../../_static/scripts/sphinx-book-theme.js?v=887ef09a"></script>
<script src="../../_static/design-tabs.js?v=f930bc37"></script>
<script>DOCUMENTATION_OPTIONS.pagename = 'conceptual/gpu-arch/mi300-mi200-performance-counters';</script>
<script async="async" src="https://download.amd.com/js/analytics/analyticsinit.js"></script>
<link href="rocm-stg.amd.com/conceptual/gpu-arch/mi300-mi200-performance-counters.html" rel="canonical"/>
<link href="https://www.amd.com/content/dam/code/images/favicon/favicon.ico" rel="icon"/>
<link href="../../genindex.html" rel="index" title="Index"/>
<link href="../../search.html" rel="search" title="Search"/>
<link href="mi250.html" rel="next" title="AMD Instinct™ MI250 microarchitecture"/>
<link href="mi300.html" rel="prev" title="AMD Instinct™ MI300 series microarchitecture"/>
<meta content="vo35SZt_GASsTHAEmdww7AYKPCvZyzLvOXBl8guBME4" name="google-site-verification"/>
</head>
<body data-bs-root-margin="0px 0px -60%" data-bs-spy="scroll" data-bs-target=".bd-toc-nav" data-default-mode="" data-offset="180">
<div class="skip-link d-print-none" id="pst-skip-link"><a href="#main-content">Skip to main content</a></div>
<div id="pst-scroll-pixel-helper"></div>
<button class="btn rounded-pill" id="pst-back-to-top" type="button">
<i class="fa-solid fa-arrow-up"></i>Back to top</button>
<input class="sidebar-toggle" id="pst-primary-sidebar-checkbox" type="checkbox"/>
<label class="overlay overlay-primary" for="pst-primary-sidebar-checkbox"></label>
<input class="sidebar-toggle" id="pst-secondary-sidebar-checkbox" type="checkbox"/>
<label class="overlay overlay-secondary" for="pst-secondary-sidebar-checkbox"></label>
<div class="search-button__wrapper">
<div class="search-button__overlay"></div>
<div class="search-button__search-container">
<form action="../../search.html" class="bd-search d-flex align-items-center" method="get">
<i class="fa-solid fa-magnifying-glass"></i>
<input aria-label="Search..." autocapitalize="off" autocomplete="off" autocorrect="off" class="form-control" id="search-input" name="q" placeholder="Search..." spellcheck="false" type="search"/>
<span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd>K</kbd></span>
</form></div>
</div>
<div class="pst-async-banner-revealer d-none">
<aside aria-label="Version warning" class="d-none d-print-none" id="bd-header-version-warning"></aside>
</div>
<aside aria-label="Announcement" class="bd-header-announcement">
<div class="bd-header-announcement__content">This page contains proposed changes for a future release of ROCm. Read the <a href="https://rocm.docs.amd.com/en/latest/" id="rocm-banner">latest Linux release of ROCm documentation</a> for your production environments.</div>
</aside>
<header class="common-header">
<nav class="navbar navbar-expand-xl">
<div class="container-fluid main-nav rocm-header">
<button aria-controls="navbarSupportedContent" aria-expanded="false" aria-label="Toggle navigation" class="navbar-toggler collapsed" data-bs-target="#navbarSupportedContent" data-bs-toggle="collapse" data-tracking-information="mainMenuToggle" id="nav-icon" type="button">
<span></span>
<span></span>
<span></span>
</button>
<div class="header-logo">
<a class="navbar-brand" href="https://www.amd.com/">
<img alt="AMD Logo" class="d-inline-block align-text-top hover-opacity" src="../../_static/images/amd-header-logo.svg" title="AMD Logo" width="90"/>
</a>
<div class="vr vr mx-40 my-25"></div>
<a class="klavika-font hover-opacity" href="https://rocm.docs.amd.com/en/develop">ROCm™ Software Future Release</a>
<a class="header-all-versions" href="https://rocm.docs.amd.com/en/latest/release/versions.html">Version List</a>
</div>
<div class="icon-nav text-center d-flex ms-auto">
</div>
</div>
</nav>
<nav class="navbar navbar-expand-xl second-level-nav">
<div class="container-fluid main-nav">
<div class="navbar-nav-container collapse navbar-collapse" id="navbarSupportedContent">
<ul class="navbar-nav nav-mega me-auto mb-2 mb-lg-0 col-xl-10">
<li class="nav-item">
<a aria-expanded="false" class="nav-link top-level header-menu-links" href="https://github.com/ROCm/ROCm" id="navgithub" role="button" target="_blank">
                                GitHub
                            </a>
</li>
<li class="nav-item">
<a aria-expanded="false" class="nav-link top-level header-menu-links" href="https://github.com/ROCm/ROCm/discussions" id="navcommunity" role="button" target="_blank">
                                Community
                            </a>
</li>
<li class="nav-item">
<a aria-expanded="false" class="nav-link top-level header-menu-links" href="https://rocm.blogs.amd.com/" id="navblogs" role="button" target="_blank">
                                Blogs
                            </a>
</li>
<li class="nav-item">
<a aria-expanded="false" class="nav-link top-level header-menu-links" href="https://www.amd.com/en/developer/resources/infinity-hub.html" id="navinfinity-hub" role="button" target="_blank">
                                Infinity Hub
                            </a>
</li>
<li class="nav-item">
<a aria-expanded="false" class="nav-link top-level header-menu-links" href="https://github.com/ROCm/ROCm/issues/new/choose" id="navsupport" role="button" target="_blank">
                                Support
                            </a>
</li>
</ul>
</div>
</div>
</nav>
</header>
<div class="bd-container">
<div class="bd-container__inner bd-page-width">
<div class="bd-sidebar-primary bd-sidebar">
<div class="sidebar-header-items sidebar-primary__section">
</div>
<div class="sidebar-primary-items__start sidebar-primary__section">
<div class="sidebar-primary-item">
<a class="navbar-brand logo" href="../../index.html">
<p class="title logo__title">ROCm Documentation</p>
</a></div>
<div class="sidebar-primary-item">
<script>
 document.write(`
   <button class="btn search-button-field search-button__button" title="Search" aria-label="Search" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass"></i>
    <span class="search-button__default-text">Search</span>
    <span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd class="kbd-shortcut__modifier">K</kbd></span>
   </button>
 `);
 </script></div>
<div class="sidebar-primary-item"><nav aria-label="Main" class="bd-links bd-docs-nav">
<div class="bd-toc-item navbar-nav active">
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../../what-is-rocm.html">What is ROCm?</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../about/release-notes.html">Release notes</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">Install</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference external" href="https://rocm.docs.amd.com/projects/install-on-linux/en/develop/">ROCm on Linux</a></li>
<li class="toctree-l1"><a class="reference external" href="https://rocm.docs.amd.com/projects/install-on-windows/en/develop/">HIP SDK on Windows</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../how-to/deep-learning-rocm.html">Deep learning frameworks</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../how-to/build-rocm.html">Build ROCm from source</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">How to</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1 has-children"><a class="reference internal" href="../../how-to/rocm-for-ai/index.html">Using ROCm for AI</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l2"><a class="reference internal" href="../../how-to/rocm-for-ai/install.html">Installation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../how-to/rocm-for-ai/train-a-model.html">Training a model</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../how-to/rocm-for-ai/hugging-face-models.html">Running models from Hugging Face</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../how-to/rocm-for-ai/deploy-your-model.html">Deploying your model</a></li>
</ul>
</details></li>
<li class="toctree-l1"><a class="reference internal" href="../../how-to/rocm-for-hpc/index.html">Using ROCm for HPC</a></li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../../how-to/llm-fine-tuning-optimization/index.html">Fine-tuning LLMs and inference optimization</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l2"><a class="reference internal" href="../../how-to/llm-fine-tuning-optimization/overview.html">Conceptual overview</a></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../how-to/llm-fine-tuning-optimization/fine-tuning-and-inference.html">Fine-tuning and inference</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l3"><a class="reference internal" href="../../how-to/llm-fine-tuning-optimization/single-gpu-fine-tuning-and-inference.html">Using a single accelerator</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../how-to/llm-fine-tuning-optimization/multi-gpu-fine-tuning-and-inference.html">Using multiple accelerators</a></li>
</ul>
</details></li>
<li class="toctree-l2"><a class="reference internal" href="../../how-to/llm-fine-tuning-optimization/model-quantization.html">Model quantization techniques</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../how-to/llm-fine-tuning-optimization/model-acceleration-libraries.html">Model acceleration libraries</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../how-to/llm-fine-tuning-optimization/llm-inference-frameworks.html">LLM inference frameworks</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../how-to/llm-fine-tuning-optimization/optimizing-with-composable-kernel.html">Optimizing with Composable Kernel</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../how-to/llm-fine-tuning-optimization/optimizing-triton-kernel.html">Optimizing Triton kernels</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../how-to/llm-fine-tuning-optimization/profiling-and-debugging.html">Profiling and debugging</a></li>
</ul>
</details></li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../../how-to/system-optimization/index.html">System optimization</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l2"><a class="reference internal" href="../../how-to/system-optimization/mi300x.html">AMD Instinct MI300X</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../how-to/system-optimization/mi300a.html">AMD Instinct MI300A</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../how-to/system-optimization/mi200.html">AMD Instinct MI200</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../how-to/system-optimization/mi100.html">AMD Instinct MI100</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../how-to/system-optimization/w6000-v620.html">AMD RDNA 2</a></li>
</ul>
</details></li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../../how-to/tuning-guides/mi300x/index.html">AMD MI300X performance validation and tuning</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l2"><a class="reference internal" href="../../how-to/performance-validation/mi300x/vllm-benchmark.html">Performance validation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../how-to/tuning-guides/mi300x/system.html">System tuning</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../how-to/tuning-guides/mi300x/workload.html">Workload tuning</a></li>
</ul>
</details></li>
<li class="toctree-l1"><a class="reference external" href="https://rocm.docs.amd.com/projects/gpu-cluster-networking/en/develop/index.html">GPU cluster networking</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../how-to/gpu-enabled-mpi.html">Using MPI</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../how-to/system-debugging.html">System debugging</a></li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../compiler-topics.html">Using advanced compiler features</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l2"><a class="reference external" href="https://rocm.docs.amd.com/projects/llvm-project/en/latest/index.html">ROCm compiler infrastructure</a></li>
<li class="toctree-l2"><a class="reference external" href="https://rocm.docs.amd.com/projects/llvm-project/en/latest/conceptual/using-gpu-sanitizer.html">Using AddressSanitizer</a></li>
<li class="toctree-l2"><a class="reference external" href="https://rocm.docs.amd.com/projects/llvm-project/en/latest/conceptual/openmp.html">OpenMP support</a></li>
</ul>
</details></li>
<li class="toctree-l1"><a class="reference internal" href="../../how-to/setting-cus.html">Setting the number of CUs</a></li>
<li class="toctree-l1"><a class="reference external" href="https://github.com/amd/rocm-examples">ROCm examples</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">Compatibility</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../../compatibility/compatibility-matrix.html">Compatibility matrix</a></li>
<li class="toctree-l1"><a class="reference external" href="https://rocm.docs.amd.com/projects/install-on-linux/en/develop/reference/system-requirements.html">Linux system requirements</a></li>
<li class="toctree-l1"><a class="reference external" href="https://rocm.docs.amd.com/projects/install-on-windows/en/develop/reference/system-requirements.html">Windows system requirements</a></li>
<li class="toctree-l1"><a class="reference external" href="https://rocm.docs.amd.com/projects/install-on-linux/en/develop/reference/3rd-party-support-matrix.html">Third-party support</a></li>
<li class="toctree-l1"><a class="reference external" href="https://rocm.docs.amd.com/projects/install-on-linux/en/latest/reference/user-kernel-space-compat-matrix.html">User and kernel-space support matrix</a></li>
<li class="toctree-l1"><a class="reference external" href="https://rocm.docs.amd.com/projects/install-on-linux/en/latest/reference/docker-image-support-matrix.html">Docker image support matrix</a></li>
<li class="toctree-l1"><a class="reference external" href="https://rocm.docs.amd.com/projects/radeon/en/latest/index.html">Use ROCm on Radeon GPUs</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">Conceptual</span></p>
<ul class="current nav bd-sidenav">
<li class="toctree-l1 current active has-children"><a class="reference internal" href="../gpu-arch.html">GPU architecture overview</a><details open="open"><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul class="current">
<li class="toctree-l2 current active has-children"><a class="reference internal" href="mi300.html">MI300 microarchitecture</a><details open="open"><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul class="current">
<li class="toctree-l3"><a class="reference external" href="https://www.amd.com/content/dam/amd/en/documents/instinct-tech-docs/instruction-set-architectures/amd-instinct-mi300-cdna3-instruction-set-architecture.pdf">AMD Instinct MI300/CDNA3 ISA</a></li>
<li class="toctree-l3"><a class="reference external" href="https://www.amd.com/content/dam/amd/en/documents/instinct-tech-docs/white-papers/amd-cdna-3-white-paper.pdf">White paper</a></li>
<li class="toctree-l3 current active"><a class="current reference internal" href="#">MI300 and MI200 Performance counter</a></li>
</ul>
</details></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="mi250.html">MI250 microarchitecture</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l3"><a class="reference external" href="https://www.amd.com/system/files/TechDocs/instinct-mi200-cdna2-instruction-set-architecture.pdf">AMD Instinct MI200/CDNA2 ISA</a></li>
<li class="toctree-l3"><a class="reference external" href="https://www.amd.com/system/files/documents/amd-cdna2-white-paper.pdf">White paper</a></li>
</ul>
</details></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="mi100.html">MI100 microarchitecture</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l3"><a class="reference external" href="https://www.amd.com/system/files/TechDocs/instinct-mi100-cdna1-shader-instruction-set-architecture%C2%A0.pdf">AMD Instinct MI100/CDNA1 ISA</a></li>
<li class="toctree-l3"><a class="reference external" href="https://www.amd.com/system/files/documents/amd-cdna-whitepaper.pdf">White paper</a></li>
</ul>
</details></li>
</ul>
</details></li>
<li class="toctree-l1"><a class="reference internal" href="../gpu-memory.html">GPU memory</a></li>
<li class="toctree-l1"><a class="reference internal" href="../file-reorg.html">File structure (Linux FHS)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../gpu-isolation.html">GPU isolation techniques</a></li>
<li class="toctree-l1"><a class="reference internal" href="../cmake-packages.html">Using CMake</a></li>
<li class="toctree-l1"><a class="reference internal" href="../More-about-how-ROCm-uses-PCIe-Atomics.html">ROCm &amp; PCIe atomics</a></li>
<li class="toctree-l1"><a class="reference internal" href="../ai-pytorch-inception.html">Inception v3 with PyTorch</a></li>
<li class="toctree-l1"><a class="reference internal" href="../oversubscription.html">Oversubscription of hardware resources</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">Reference</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../../reference/api-libraries.html">ROCm libraries</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../reference/rocm-tools.html">ROCm tools, compilers, and runtimes</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../reference/gpu-arch-specs.html">Accelerator and GPU hardware specifications</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../reference/precision-support.html">Precision support</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">Contribute</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1 has-children"><a class="reference internal" href="../../contribute/contributing.html">Contributing to the ROCm docmentation</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l2"><a class="reference internal" href="../../contribute/toolchain.html">ROCm documentation toolchain</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../contribute/building.html">Building documentation</a></li>
</ul>
</details></li>
<li class="toctree-l1"><a class="reference internal" href="../../contribute/feedback.html">Providing feedback about the ROCm documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../about/license.html">ROCm licenses</a></li>
</ul>
</div>
</nav></div>
</div>
<div class="sidebar-primary-items__end sidebar-primary__section">
</div>
<div id="rtd-footer-container"></div>
</div>
<main class="bd-main" id="main-content" role="main">
<div class="sbt-scroll-pixel-helper"></div>
<div class="bd-content">
<div class="bd-article-container">
<div class="bd-header-article d-print-none">
<div class="header-article-items header-article__inner">
<div class="header-article-items__start">
<div class="header-article-item"><label class="sidebar-toggle primary-toggle btn btn-sm" data-bs-placement="bottom" data-bs-toggle="tooltip" for="__primary" title="Toggle primary sidebar">
<span class="fa-solid fa-angle-right"></span>
</label></div>
<div class="header-article-item">
<nav aria-label="Breadcrumb" class="d-print-none">
<ul class="bd-breadcrumbs">
<li class="breadcrumb-item breadcrumb-home">
<a aria-label="Home" class="nav-link" href="../../index.html">
<i class="fa-solid fa-home"></i>
</a>
</li>
<li class="breadcrumb-item"><a class="nav-link" href="../gpu-arch.html">GPU architecture documentation</a></li>
<li class="breadcrumb-item"><a class="nav-link" href="mi300.html">AMD Instinct™ MI300 series microarchitecture</a></li>
<li aria-current="page" class="breadcrumb-item active">MI300 and...</li>
</ul>
</nav>
</div>
</div>
<div class="header-article-items__end">
<div class="header-article-item">
<div class="article-header-buttons">
<script>
document.write(`
  <button class="btn btn-sm nav-link pst-navbar-icon theme-switch-button" title="light/dark" aria-label="light/dark" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="theme-switch fa-solid fa-sun fa-lg" data-mode="light"></i>
    <i class="theme-switch fa-solid fa-moon fa-lg" data-mode="dark"></i>
    <i class="theme-switch fa-solid fa-circle-half-stroke fa-lg" data-mode="auto"></i>
  </button>
`);
</script>
<script>
document.write(`
  <button class="btn btn-sm pst-navbar-icon search-button search-button__button" title="Search" aria-label="Search" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass fa-lg"></i>
  </button>
`);
</script>
<button class="sidebar-toggle secondary-toggle btn btn-sm" data-bs-placement="bottom" data-bs-toggle="tooltip" title="Toggle secondary sidebar">
<span class="fa-solid fa-list"></span>
</button>
</div></div>
</div>
</div>
</div>
<div class="onlyprint" id="jb-print-docs-body">
<h1>MI300 and MI200 series performance counters and metrics</h1>
<!-- Table of contents -->
<div id="print-main-content">
<div id="jb-print-toc">
<div>
<h2> Contents </h2>
</div>
<nav aria-label="Page">
<ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#mi300-and-mi200-series-performance-counters">MI300 and MI200 series performance counters</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#command-processor-counters">Command processor counters</a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#command-processor-fetcher-counters">Command processor-fetcher counters</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#command-processor-compute-counters">Command processor-compute counters</a></li>
</ul>
</li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#graphics-register-bus-manager-counters">Graphics register bus manager counters</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#shader-processor-input-counters">Shader processor input counters</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#compute-unit-counters">Compute unit counters</a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#instruction-mix">Instruction mix</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#matrix-fused-multiply-add-operation-counters">Matrix fused multiply-add operation counters</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#level-counters">Level counters</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#wavefront-counters">Wavefront counters</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#wavefront-cycle-counters">Wavefront cycle counters</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#lds-counters">LDS counters</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#miscellaneous-counters">Miscellaneous counters</a></li>
</ul>
</li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#l1-instruction-cache-l1i-and-scalar-l1-data-cache-l1d-counters">L1 instruction cache (L1i) and scalar L1 data cache (L1d) counters</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#vector-l1-cache-subsystem-counters">Vector L1 cache subsystem counters</a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#texture-addressing-unit-counters">Texture addressing unit counters</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#texture-data-unit-counters">Texture data unit counters</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#texture-cache-per-pipe-counters">Texture cache per pipe counters</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#texture-cache-arbiter-counters">Texture cache arbiter counters</a></li>
</ul>
</li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#l2-cache-access-counters">L2 cache access counters</a></li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#mi300-and-mi200-series-derived-metrics-list">MI300 and MI200 series derived metrics list</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#hardware-counters-by-and-over-all-texture-addressing-unit-instances">Hardware counters by and over all texture addressing unit instances</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#hardware-counters-over-all-texture-cache-per-channel-instances">Hardware counters over all texture cache per channel instances</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#hardware-counters-by-for-or-over-all-texture-cache-per-pipe-instances">Hardware counters by, for, or over all texture cache per pipe instances</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#hardware-counter-over-all-texture-data-unit-instances">Hardware counter over all texture data unit instances</a></li>
</ul>
</li>
</ul>
</nav>
</div>
</div>
</div>
<div id="searchbox"></div>
<article class="bd-article">
<section id="mi300-and-mi200-series-performance-counters-and-metrics">
<h1>MI300 and MI200 series performance counters and metrics<a class="headerlink" href="#mi300-and-mi200-series-performance-counters-and-metrics" title="Link to this heading">#</a></h1><div class="sd-container-fluid sd-sphinx-override sd-p-0 sd-mt-2 sd-mb-4 sd-p-2 sd-rounded-1 docutils" id="rocm-docs-core-article-info">
<div class="sd-row sd-row-cols-2 sd-gx-2 sd-gy-1 docutils">
<div class="sd-col sd-col-auto sd-d-flex-row sd-align-minor-center docutils" style="color:gray;">
    Applies to Linux and Windows
</div>
<div class="sd-col sd-d-flex-row sd-align-minor-center docutils">
<div class="sd-container-fluid sd-sphinx-override docutils">
<div class="sd-row sd-row-cols-2 sd-row-cols-xs-2 sd-row-cols-sm-3 sd-row-cols-md-3 sd-row-cols-lg-3 sd-gx-3 sd-gy-1 docutils">
<div class="sd-col sd-col-auto sd-d-flex-row sd-align-minor-center docutils">
<p class="sd-p-0 sd-m-0" style="color:gray;"></p>
</div>
<div class="sd-col sd-col-auto sd-d-flex-row sd-align-minor-center docutils">
<p class="sd-p-0 sd-m-0" style="color:gray;"><span class="sd-pr-2"><svg aria-hidden="true" class="sd-octicon sd-octicon-calendar" height="16.0px" version="1.1" viewbox="0 0 16 16" width="16.0px"><path d="M4.75 0a.75.75 0 01.75.75V2h5V.75a.75.75 0 011.5 0V2h1.25c.966 0 1.75.784 1.75 1.75v10.5A1.75 1.75 0 0113.25 16H2.75A1.75 1.75 0 011 14.25V3.75C1 2.784 1.784 2 2.75 2H4V.75A.75.75 0 014.75 0zm0 3.5h8.5a.25.25 0 01.25.25V6h-11V3.75a.25.25 0 01.25-.25h2zm-2.25 4v6.75c0 .138.112.25.25.25h10.5a.25.25 0 00.25-.25V7.5h-11z" fill-rule="evenodd"></path></svg></span>2024-02-20</p>
</div>
<div class="sd-col sd-col-auto sd-d-flex-row sd-align-minor-center docutils">
<p class="sd-p-0 sd-m-0" style="color:gray;"><span class="sd-pr-2"><svg aria-hidden="true" class="sd-octicon sd-octicon-clock" height="16.0px" version="1.1" viewbox="0 0 16 16" width="16.0px"><path d="M1.5 8a6.5 6.5 0 1113 0 6.5 6.5 0 01-13 0zM8 0a8 8 0 100 16A8 8 0 008 0zm.5 4.75a.75.75 0 00-1.5 0v3.5a.75.75 0 00.471.696l2.5 1a.75.75 0 00.557-1.392L8.5 7.742V4.75z" fill-rule="evenodd"></path></svg></span>53 min read time</p>
</div>
</div>
</div>
</div>
</div>
</div>

<p>This document lists and describes the hardware performance counters and derived metrics available
for the AMD Instinct™ MI300 and MI200 GPU. You can also access this information using the
<a class="reference external" href="https://rocm.docs.amd.com/projects/rocprofiler/en/amd-master/rocprofv1.html" title="(in rocprofiler Documentation v2.0.0)"><span class="xref std std-doc">ROCProfiler tool</span></a>.</p>
<section id="mi300-and-mi200-series-performance-counters">
<h2>MI300 and MI200 series performance counters<a class="headerlink" href="#mi300-and-mi200-series-performance-counters" title="Link to this heading">#</a></h2>
<p>Series performance counters include the following categories:</p>
<ul class="simple">
<li><p><a class="reference internal" href="#command-processor-counters"><span class="std std-ref">Command processor counters</span></a></p></li>
<li><p><a class="reference internal" href="#graphics-register-bus-manager-counters"><span class="std std-ref">Graphics register bus manager counters</span></a></p></li>
<li><p><a class="reference internal" href="#spi-counters"><span class="std std-ref">Shader processor input counters</span></a></p></li>
<li><p><a class="reference internal" href="#compute-unit-counters"><span class="std std-ref">Compute unit counters</span></a></p></li>
<li><p><a class="reference internal" href="#l1i-and-sl1d-cache-counters"><span class="std std-ref">L1 instruction cache (L1i) and scalar L1 data cache (L1d) counters</span></a></p></li>
<li><p><a class="reference internal" href="#vector-l1-cache-subsystem-counters"><span class="std std-ref">Vector L1 cache subsystem counters</span></a></p></li>
<li><p><a class="reference internal" href="#l2-cache-access-counters"><span class="std std-ref">L2 cache access counters</span></a></p></li>
</ul>
<p>The following sections provide additional details for each category.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Preliminary validation of all MI300 and MI200 series performance counters is in progress. Those with
an asterisk (*) require further evaluation.</p>
</div>
<section id="command-processor-counters">
<span id="id1"></span><h3>Command processor counters<a class="headerlink" href="#command-processor-counters" title="Link to this heading">#</a></h3>
<p>Command processor counters are further classified into command processor-fetcher and command
processor-compute.</p>
<section id="command-processor-fetcher-counters">
<h4>Command processor-fetcher counters<a class="headerlink" href="#command-processor-fetcher-counters" title="Link to this heading">#</a></h4>
<div class="pst-scrollable-table-container"><table class="table">
<thead>
<tr class="row-odd"><th class="head"><p>Hardware counter</p></th>
<th class="head"><p>Unit</p></th>
<th class="head"><p>Definition</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">CPF_CMP_UTCL1_STALL_ON_TRANSLATION</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles one of the compute unified translation caches (L1) is stalled waiting on translation</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">CPF_CPF_STAT_BUSY</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles command processor-fetcher is busy</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">CPF_CPF_STAT_IDLE</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles command processor-fetcher is idle</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">CPF_CPF_STAT_STALL</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles command processor-fetcher is stalled</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">CPF_CPF_TCIU_BUSY</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles command processor-fetcher texture cache interface unit interface is busy</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">CPF_CPF_TCIU_IDLE</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles command processor-fetcher texture cache interface unit interface is idle</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">CPF_CPF_TCIU_STALL</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles command processor-fetcher texture cache interface unit interface is stalled waiting on free tags</p></td>
</tr>
</tbody>
</table>
</div>
<p>The texture cache interface unit is the interface between the command processor and the memory
system.</p>
</section>
<section id="command-processor-compute-counters">
<h4>Command processor-compute counters<a class="headerlink" href="#command-processor-compute-counters" title="Link to this heading">#</a></h4>
<div class="pst-scrollable-table-container"><table class="table">
<thead>
<tr class="row-odd"><th class="head"><p>Hardware counter</p></th>
<th class="head"><p>Unit</p></th>
<th class="head"><p>Definition</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">CPC_ME1_BUSY_FOR_PACKET_DECODE</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles command processor-compute micro engine is busy decoding packets</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">CPC_UTCL1_STALL_ON_TRANSLATION</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles one of the unified translation caches (L1) is stalled waiting on translation</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">CPC_CPC_STAT_BUSY</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles command processor-compute is busy</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">CPC_CPC_STAT_IDLE</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles command processor-compute is idle</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">CPC_CPC_STAT_STALL</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles command processor-compute is stalled</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">CPC_CPC_TCIU_BUSY</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles command processor-compute texture cache interface unit interface is busy</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">CPC_CPC_TCIU_IDLE</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles command processor-compute texture cache interface unit interface is idle</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">CPC_CPC_UTCL2IU_BUSY</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles command processor-compute unified translation cache (L2) interface is busy</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">CPC_CPC_UTCL2IU_IDLE</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles command processor-compute unified translation cache (L2) interface is idle</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">CPC_CPC_UTCL2IU_STALL</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles command processor-compute unified translation cache (L2) interface is stalled</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">CPC_ME1_DC0_SPI_BUSY</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles command processor-compute micro engine processor is busy</p></td>
</tr>
</tbody>
</table>
</div>
<p>The micro engine runs packet-processing firmware on the command processor-compute counter.</p>
</section>
</section>
<section id="graphics-register-bus-manager-counters">
<span id="id2"></span><h3>Graphics register bus manager counters<a class="headerlink" href="#graphics-register-bus-manager-counters" title="Link to this heading">#</a></h3>
<div class="pst-scrollable-table-container"><table class="table">
<thead>
<tr class="row-odd"><th class="head"><p>Hardware counter</p></th>
<th class="head"><p>Unit</p></th>
<th class="head"><p>Definition</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">GRBM_COUNT</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of free-running GPU cycles</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">GRBM_GUI_ACTIVE</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of GPU active cycles</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">GRBM_CP_BUSY</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles any of the command processor blocks are busy</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">GRBM_SPI_BUSY</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles any of the shader processor input is busy in the shader engines</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">GRBM_TA_BUSY</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles any of the texture addressing unit is busy in the shader engines</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">GRBM_TC_BUSY</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles any of the texture cache blocks are busy</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">GRBM_CPC_BUSY</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles the command processor-compute is busy</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">GRBM_CPF_BUSY</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles the command processor-fetcher is busy</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">GRBM_UTCL2_BUSY</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles the unified translation cache (Level 2 [L2]) block is busy</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">GRBM_EA_BUSY</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles the efficiency arbiter block is busy</p></td>
</tr>
</tbody>
</table>
</div>
<p>Texture cache blocks include:</p>
<ul class="simple">
<li><p>Texture cache arbiter</p></li>
<li><p>Texture cache per pipe, also known as vector Level 1 (L1) cache</p></li>
<li><p>Texture cache per channel, also known as known as L2 cache</p></li>
<li><p>Texture cache interface</p></li>
</ul>
</section>
<section id="shader-processor-input-counters">
<span id="spi-counters"></span><h3>Shader processor input counters<a class="headerlink" href="#shader-processor-input-counters" title="Link to this heading">#</a></h3>
<div class="pst-scrollable-table-container"><table class="table">
<thead>
<tr class="row-odd"><th class="head"><p>Hardware counter</p></th>
<th class="head"><p>Unit</p></th>
<th class="head"><p>Definition</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SPI_CSN_BUSY</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles with outstanding waves</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SPI_CSN_WINDOW_VALID</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles enabled by <code class="docutils literal notranslate"><span class="pre">perfcounter_start</span></code> event</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SPI_CSN_NUM_THREADGROUPS</span></code></p></td>
<td><p>Workgroups</p></td>
<td><p>Number of dispatched workgroups</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SPI_CSN_WAVE</span></code></p></td>
<td><p>Wavefronts</p></td>
<td><p>Number of dispatched wavefronts</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SPI_RA_REQ_NO_ALLOC</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of arbiter cycles with requests but no allocation</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SPI_RA_REQ_NO_ALLOC_CSN</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of arbiter cycles with compute shader (n<sup>th</sup> pipe) requests but no compute shader (n<sup>th</sup> pipe) allocation</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SPI_RA_RES_STALL_CSN</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of arbiter stall cycles due to shortage of compute shader (n<sup>th</sup> pipe) pipeline slots</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SPI_RA_TMP_STALL_CSN</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of stall cycles due to shortage of temp space</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SPI_RA_WAVE_SIMD_FULL_CSN</span></code></p></td>
<td><p>SIMD-cycles</p></td>
<td><p>Accumulated number of single instruction, multiple data (SIMD) per cycle affected by shortage of wave slots for compute shader (n<sup>th</sup> pipe) wave dispatch</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SPI_RA_VGPR_SIMD_FULL_CSN</span></code></p></td>
<td><p>SIMD-cycles</p></td>
<td><p>Accumulated number of SIMDs per cycle affected by shortage of vector general-purpose register (VGPR) slots for compute shader (n<sup>th</sup> pipe) wave dispatch</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SPI_RA_SGPR_SIMD_FULL_CSN</span></code></p></td>
<td><p>SIMD-cycles</p></td>
<td><p>Accumulated number of SIMDs per cycle affected by shortage of scalar general-purpose register (SGPR) slots for compute shader (n<sup>th</sup> pipe) wave dispatch</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SPI_RA_LDS_CU_FULL_CSN</span></code></p></td>
<td><p>CU</p></td>
<td><p>Number of compute units affected by shortage of local data share (LDS) space for compute shader (n<sup>th</sup> pipe) wave dispatch</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SPI_RA_BAR_CU_FULL_CSN</span></code></p></td>
<td><p>CU</p></td>
<td><p>Number of compute units with compute shader (n<sup>th</sup> pipe) waves waiting at a BARRIER</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SPI_RA_BULKY_CU_FULL_CSN</span></code></p></td>
<td><p>CU</p></td>
<td><p>Number of compute units with compute shader (n<sup>th</sup> pipe) waves waiting for BULKY resource</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SPI_RA_TGLIM_CU_FULL_CSN</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of compute shader (n<sup>th</sup> pipe) wave stall cycles due to restriction of <code class="docutils literal notranslate"><span class="pre">tg_limit</span></code> for thread group size</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SPI_RA_WVLIM_STALL_CSN</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles compute shader (n<sup>th</sup> pipe) is stalled due to <code class="docutils literal notranslate"><span class="pre">WAVE_LIMIT</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SPI_VWC_CSC_WR</span></code></p></td>
<td><p>Qcycles</p></td>
<td><p>Number of quad-cycles taken to initialize VGPRs when launching waves</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SPI_SWC_CSC_WR</span></code></p></td>
<td><p>Qcycles</p></td>
<td><p>Number of quad-cycles taken to initialize SGPRs when launching waves</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="compute-unit-counters">
<span id="id3"></span><h3>Compute unit counters<a class="headerlink" href="#compute-unit-counters" title="Link to this heading">#</a></h3>
<p>The compute unit counters are further classified into instruction mix, matrix fused multiply-add (FMA)
operation counters, level counters, wavefront counters, wavefront cycle counters, and LDS counters.</p>
<section id="instruction-mix">
<h4>Instruction mix<a class="headerlink" href="#instruction-mix" title="Link to this heading">#</a></h4>
<div class="pst-scrollable-table-container"><table class="table">
<thead>
<tr class="row-odd"><th class="head"><p>Hardware counter</p></th>
<th class="head"><p>Unit</p></th>
<th class="head"><p>Definition</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of instructions issued</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_VALU</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of vector arithmetic logic unit (VALU) instructions including matrix FMA issued</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_VALU_ADD_F16</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of VALU half-precision floating-point (F16) <code class="docutils literal notranslate"><span class="pre">ADD</span></code> or <code class="docutils literal notranslate"><span class="pre">SUB</span></code> instructions issued</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_VALU_MUL_F16</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of VALU F16 Multiply instructions issued</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_VALU_FMA_F16</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of VALU F16 FMA or multiply-add instructions issued</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_VALU_TRANS_F16</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of VALU F16 Transcendental instructions issued</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_VALU_ADD_F32</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of VALU full-precision floating-point (F32) <code class="docutils literal notranslate"><span class="pre">ADD</span></code> or <code class="docutils literal notranslate"><span class="pre">SUB</span></code> instructions issued</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_VALU_MUL_F32</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of VALU F32 Multiply instructions issued</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_VALU_FMA_F32</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of VALU F32 FMAor multiply-add instructions issued</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_VALU_TRANS_F32</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of VALU F32 Transcendental instructions issued</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_VALU_ADD_F64</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of VALU F64 <code class="docutils literal notranslate"><span class="pre">ADD</span></code> or <code class="docutils literal notranslate"><span class="pre">SUB</span></code> instructions issued</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_VALU_MUL_F64</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of VALU F64 Multiply instructions issued</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_VALU_FMA_F64</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of VALU F64 FMA or multiply-add instructions issued</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_VALU_TRANS_F64</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of VALU F64 Transcendental instructions issued</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_VALU_INT32</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of VALU 32-bit integer instructions (signed or unsigned) issued</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_VALU_INT64</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of VALU 64-bit integer instructions (signed or unsigned) issued</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_VALU_CVT</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of VALU Conversion instructions issued</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_VALU_MFMA_I8</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of 8-bit Integer matrix FMA instructions issued</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_VALU_MFMA_F16</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of F16 matrix FMA instructions issued</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_VALU_MFMA_F32</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of F32 matrix FMA instructions issued</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_VALU_MFMA_F64</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of F64 matrix FMA instructions issued</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_MFMA</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of matrix FMA instructions issued</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_VMEM_WR</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of vector memory write instructions (including flat) issued</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_VMEM_RD</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of vector memory read instructions (including flat) issued</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_VMEM</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of vector memory instructions issued, including both flat and buffer instructions</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_SALU</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of scalar arithmetic logic unit (SALU) instructions issued</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_SMEM</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of scalar memory instructions issued</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_SMEM_NORM</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of scalar memory instructions normalized to match <code class="docutils literal notranslate"><span class="pre">smem_level</span></code> issued</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_FLAT</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of flat instructions issued</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_FLAT_LDS_ONLY</span></code></p></td>
<td><p>Instr</p></td>
<td><p><strong>MI200 series only</strong> Number of FLAT instructions that read/write only from/to LDS issued. Works only if <code class="docutils literal notranslate"><span class="pre">EARLY_TA_DONE</span></code> is enabled.</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_LDS</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of LDS instructions issued <strong>(MI200: includes flat; MI300: does not include flat)</strong></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_GDS</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of global data share instructions issued</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_EXP_GDS</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of EXP and global data share instructions excluding skipped export instructions issued</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_BRANCH</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of branch instructions issued</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_SENDMSG</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of <code class="docutils literal notranslate"><span class="pre">SENDMSG</span></code> instructions including <code class="docutils literal notranslate"><span class="pre">s_endpgm</span></code> issued</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_VSKIPPED</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of vector instructions skipped</p></td>
</tr>
</tbody>
</table>
</div>
<p>Flat instructions allow read, write, and atomic access to a generic memory address pointer that can
resolve to any of the following physical memories:</p>
<ul class="simple">
<li><p>Global Memory</p></li>
<li><p>Scratch (“private”)</p></li>
<li><p>LDS (“shared”)</p></li>
<li><p>Invalid - <code class="docutils literal notranslate"><span class="pre">MEM_VIOL</span></code> TrapStatus</p></li>
</ul>
</section>
<section id="matrix-fused-multiply-add-operation-counters">
<h4>Matrix fused multiply-add operation counters<a class="headerlink" href="#matrix-fused-multiply-add-operation-counters" title="Link to this heading">#</a></h4>
<div class="pst-scrollable-table-container"><table class="table">
<thead>
<tr class="row-odd"><th class="head"><p>Hardware counter</p></th>
<th class="head"><p>Unit</p></th>
<th class="head"><p>Definition</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_VALU_MFMA_MOPS_I8</span></code></p></td>
<td><p>IOP</p></td>
<td><p>Number of 8-bit integer matrix FMA ops in the unit of 512</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_VALU_MFMA_MOPS_F16</span></code></p></td>
<td><p>FLOP</p></td>
<td><p>Number of F16 floating matrix FMA ops in the unit of 512</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_VALU_MFMA_MOPS_BF16</span></code></p></td>
<td><p>FLOP</p></td>
<td><p>Number of BF16 floating matrix FMA ops in the unit of 512</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_VALU_MFMA_MOPS_F32</span></code></p></td>
<td><p>FLOP</p></td>
<td><p>Number of F32 floating matrix FMA ops in the unit of 512</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INSTS_VALU_MFMA_MOPS_F64</span></code></p></td>
<td><p>FLOP</p></td>
<td><p>Number of F64 floating matrix FMA ops in the unit of 512</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="level-counters">
<h4>Level counters<a class="headerlink" href="#level-counters" title="Link to this heading">#</a></h4>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>All level counters must be followed by <code class="docutils literal notranslate"><span class="pre">SQ_ACCUM_PREV_HIRES</span></code> counter to measure average latency.</p>
</div>
<div class="pst-scrollable-table-container"><table class="table">
<thead>
<tr class="row-odd"><th class="head"><p>Hardware counter</p></th>
<th class="head"><p>Unit</p></th>
<th class="head"><p>Definition</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_ACCUM_PREV</span></code></p></td>
<td><p>Count</p></td>
<td><p>Accumulated counter sample value where accumulation takes place once every four cycles</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_ACCUM_PREV_HIRES</span></code></p></td>
<td><p>Count</p></td>
<td><p>Accumulated counter sample value where accumulation takes place once every cycle</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_LEVEL_WAVES</span></code></p></td>
<td><p>Waves</p></td>
<td><p>Number of inflight waves</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INST_LEVEL_VMEM</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of inflight vector memory (including flat) instructions</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INST_LEVEL_SMEM</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of inflight scalar memory instructions</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INST_LEVEL_LDS</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of inflight LDS (including flat) instructions</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_IFETCH_LEVEL</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of inflight instruction fetch requests from the cache</p></td>
</tr>
</tbody>
</table>
</div>
<p>Use the following formulae to calculate latencies:</p>
<ul class="simple">
<li><p>Vector memory latency = <code class="docutils literal notranslate"><span class="pre">SQ_ACCUM_PREV_HIRES</span></code> divided by <code class="docutils literal notranslate"><span class="pre">SQ_INSTS_VMEM</span></code></p></li>
<li><p>Wave latency = <code class="docutils literal notranslate"><span class="pre">SQ_ACCUM_PREV_HIRES</span></code> divided by <code class="docutils literal notranslate"><span class="pre">SQ_WAVE</span></code></p></li>
<li><p>LDS latency = <code class="docutils literal notranslate"><span class="pre">SQ_ACCUM_PREV_HIRES</span></code> divided by <code class="docutils literal notranslate"><span class="pre">SQ_INSTS_LDS</span></code></p></li>
<li><p>Scalar memory latency = <code class="docutils literal notranslate"><span class="pre">SQ_ACCUM_PREV_HIRES</span></code> divided by <code class="docutils literal notranslate"><span class="pre">SQ_INSTS_SMEM_NORM</span></code></p></li>
<li><p>Instruction fetch latency = <code class="docutils literal notranslate"><span class="pre">SQ_ACCUM_PREV_HIRES</span></code> divided by <code class="docutils literal notranslate"><span class="pre">SQ_IFETCH</span></code></p></li>
</ul>
</section>
<section id="wavefront-counters">
<h4>Wavefront counters<a class="headerlink" href="#wavefront-counters" title="Link to this heading">#</a></h4>
<div class="pst-scrollable-table-container"><table class="table">
<thead>
<tr class="row-odd"><th class="head"><p>Hardware counter</p></th>
<th class="head"><p>Unit</p></th>
<th class="head"><p>Definition</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_WAVES</span></code></p></td>
<td><p>Waves</p></td>
<td><p>Number of wavefronts dispatched to sequencers, including both new and restored wavefronts</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_WAVES_SAVED</span></code></p></td>
<td><p>Waves</p></td>
<td><p>Number of context-saved waves</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_WAVES_RESTORED</span></code></p></td>
<td><p>Waves</p></td>
<td><p>Number of context-restored waves sent to sequencers</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_WAVES_EQ_64</span></code></p></td>
<td><p>Waves</p></td>
<td><p>Number of wavefronts with exactly 64 active threads sent to sequencers</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_WAVES_LT_64</span></code></p></td>
<td><p>Waves</p></td>
<td><p>Number of wavefronts with less than 64 active threads sent to sequencers</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_WAVES_LT_48</span></code></p></td>
<td><p>Waves</p></td>
<td><p>Number of wavefronts with less than 48 active threads sent to sequencers</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_WAVES_LT_32</span></code></p></td>
<td><p>Waves</p></td>
<td><p>Number of wavefronts with less than 32 active threads sent to sequencers</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_WAVES_LT_16</span></code></p></td>
<td><p>Waves</p></td>
<td><p>Number of wavefronts with less than 16 active threads sent to sequencers</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="wavefront-cycle-counters">
<h4>Wavefront cycle counters<a class="headerlink" href="#wavefront-cycle-counters" title="Link to this heading">#</a></h4>
<div class="pst-scrollable-table-container"><table class="table">
<thead>
<tr class="row-odd"><th class="head"><p>Hardware counter</p></th>
<th class="head"><p>Unit</p></th>
<th class="head"><p>Definition</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_CYCLES</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Clock cycles</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_BUSY_CYCLES</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles while sequencers reports it to be busy</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_BUSY_CU_CYCLES</span></code></p></td>
<td><p>Qcycles</p></td>
<td><p>Number of quad-cycles each compute unit is busy</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_VALU_MFMA_BUSY_CYCLES</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles the matrix FMA arithmetic logic unit (ALU) is busy</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_WAVE_CYCLES</span></code></p></td>
<td><p>Qcycles</p></td>
<td><p>Number of quad-cycles spent by waves in the compute units</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_WAIT_ANY</span></code></p></td>
<td><p>Qcycles</p></td>
<td><p>Number of quad-cycles spent waiting for anything</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_WAIT_INST_ANY</span></code></p></td>
<td><p>Qcycles</p></td>
<td><p>Number of quad-cycles spent waiting for any instruction to be issued</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_ACTIVE_INST_ANY</span></code></p></td>
<td><p>Qcycles</p></td>
<td><p>Number of quad-cycles spent by each wave to work on an instruction</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_ACTIVE_INST_VMEM</span></code></p></td>
<td><p>Qcycles</p></td>
<td><p>Number of quad-cycles spent by the sequencer instruction arbiter to work on a vector memory instruction</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_ACTIVE_INST_LDS</span></code></p></td>
<td><p>Qcycles</p></td>
<td><p>Number of quad-cycles spent by the sequencer instruction arbiter to work on an LDS instruction</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_ACTIVE_INST_VALU</span></code></p></td>
<td><p>Qcycles</p></td>
<td><p>Number of quad-cycles spent by the sequencer instruction arbiter to work on a VALU instruction</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_ACTIVE_INST_SCA</span></code></p></td>
<td><p>Qcycles</p></td>
<td><p>Number of quad-cycles spent by the sequencer instruction arbiter to work on a SALU or scalar memory instruction</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_ACTIVE_INST_EXP_GDS</span></code></p></td>
<td><p>Qcycles</p></td>
<td><p>Number of quad-cycles spent by the sequencer instruction arbiter to work on an <code class="docutils literal notranslate"><span class="pre">EXPORT</span></code> or <code class="docutils literal notranslate"><span class="pre">GDS</span></code> instruction</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_ACTIVE_INST_MISC</span></code></p></td>
<td><p>Qcycles</p></td>
<td><p>Number of quad-cycles spent by the sequencer instruction arbiter to work on a <code class="docutils literal notranslate"><span class="pre">BRANCH</span></code> or <code class="docutils literal notranslate"><span class="pre">SENDMSG</span></code> instruction</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_ACTIVE_INST_FLAT</span></code></p></td>
<td><p>Qcycles</p></td>
<td><p>Number of quad-cycles spent by the sequencer instruction arbiter to work on a flat instruction</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INST_CYCLES_VMEM_WR</span></code></p></td>
<td><p>Qcycles</p></td>
<td><p>Number of quad-cycles spent to send addr and cmd data for vector memory write instructions</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INST_CYCLES_VMEM_RD</span></code></p></td>
<td><p>Qcycles</p></td>
<td><p>Number of quad-cycles spent to send addr and cmd data for vector memory read instructions</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INST_CYCLES_SMEM</span></code></p></td>
<td><p>Qcycles</p></td>
<td><p>Number of quad-cycles spent to execute scalar memory reads</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_INST_CYCLES_SALU</span></code></p></td>
<td><p>Qcycles</p></td>
<td><p>Number of quad-cycles spent to execute non-memory read scalar operations</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_THREAD_CYCLES_VALU</span></code></p></td>
<td><p>Qcycles</p></td>
<td><p>Number of quad-cycles spent to execute VALU operations on active threads</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_WAIT_INST_LDS</span></code></p></td>
<td><p>Qcycles</p></td>
<td><p>Number of quad-cycles spent waiting for LDS instruction to be issued</p></td>
</tr>
</tbody>
</table>
</div>
<p><code class="docutils literal notranslate"><span class="pre">SQ_THREAD_CYCLES_VALU</span></code> is similar to <code class="docutils literal notranslate"><span class="pre">INST_CYCLES_VALU</span></code>, but it’s multiplied by the number of
active threads.</p>
</section>
<section id="lds-counters">
<h4>LDS counters<a class="headerlink" href="#lds-counters" title="Link to this heading">#</a></h4>
<div class="pst-scrollable-table-container"><table class="table">
<thead>
<tr class="row-odd"><th class="head"><p>Hardware counter</p></th>
<th class="head"><p>Unit</p></th>
<th class="head"><p>Definition</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_LDS_ATOMIC_RETURN</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of atomic return cycles in LDS</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_LDS_BANK_CONFLICT</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles LDS is stalled by bank conflicts</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_LDS_ADDR_CONFLICT</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles LDS is stalled by address conflicts</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_LDS_UNALIGNED_STALL</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles LDS is stalled processing flat unaligned load or store operations</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_LDS_MEM_VIOLATIONS</span></code></p></td>
<td><p>Count</p></td>
<td><p>Number of threads that have a memory violation in the LDS</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_LDS_IDX_ACTIVE</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles LDS is used for indexed operations</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="miscellaneous-counters">
<h4>Miscellaneous counters<a class="headerlink" href="#miscellaneous-counters" title="Link to this heading">#</a></h4>
<div class="pst-scrollable-table-container"><table class="table">
<thead>
<tr class="row-odd"><th class="head"><p>Hardware counter</p></th>
<th class="head"><p>Unit</p></th>
<th class="head"><p>Definition</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_IFETCH</span></code></p></td>
<td><p>Count</p></td>
<td><p>Number of instruction fetch requests from L1i, in 32-byte width</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQ_ITEMS</span></code></p></td>
<td><p>Threads</p></td>
<td><p>Number of valid items per wave</p></td>
</tr>
</tbody>
</table>
</div>
</section>
</section>
<section id="l1-instruction-cache-l1i-and-scalar-l1-data-cache-l1d-counters">
<span id="l1i-and-sl1d-cache-counters"></span><h3>L1 instruction cache (L1i) and scalar L1 data cache (L1d) counters<a class="headerlink" href="#l1-instruction-cache-l1i-and-scalar-l1-data-cache-l1d-counters" title="Link to this heading">#</a></h3>
<div class="pst-scrollable-table-container"><table class="table">
<thead>
<tr class="row-odd"><th class="head"><p>Hardware counter</p></th>
<th class="head"><p>Unit</p></th>
<th class="head"><p>Definition</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQC_ICACHE_REQ</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of L1 instruction (L1i) cache requests</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQC_ICACHE_HITS</span></code></p></td>
<td><p>Count</p></td>
<td><p>Number of L1i cache hits</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQC_ICACHE_MISSES</span></code></p></td>
<td><p>Count</p></td>
<td><p>Number of non-duplicate L1i cache misses including uncached requests</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQC_ICACHE_MISSES_DUPLICATE</span></code></p></td>
<td><p>Count</p></td>
<td><p>Number of duplicate L1i cache misses whose previous lookup miss on the same cache line is not fulfilled yet</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQC_DCACHE_REQ</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of scalar L1d requests</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQC_DCACHE_INPUT_VALID_READYB</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles while sequencer input is valid but scalar L1d is not ready</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQC_DCACHE_HITS</span></code></p></td>
<td><p>Count</p></td>
<td><p>Number of scalar L1d hits</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQC_DCACHE_MISSES</span></code></p></td>
<td><p>Count</p></td>
<td><p>Number of non-duplicate scalar L1d misses including uncached requests</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQC_DCACHE_MISSES_DUPLICATE</span></code></p></td>
<td><p>Count</p></td>
<td><p>Number of duplicate scalar L1d misses</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQC_DCACHE_REQ_READ_1</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of constant cache read requests in a single 32-bit data word</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQC_DCACHE_REQ_READ_2</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of constant cache read requests in two 32-bit data words</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQC_DCACHE_REQ_READ_4</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of constant cache read requests in four 32-bit data words</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQC_DCACHE_REQ_READ_8</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of constant cache read requests in eight 32-bit data words</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQC_DCACHE_REQ_READ_16</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of constant cache read requests in 16 32-bit data words</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQC_DCACHE_ATOMIC</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of atomic requests</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQC_TC_REQ</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of texture cache requests that were issued by instruction and constant caches</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQC_TC_INST_REQ</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of instruction requests to the L2 cache</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQC_TC_DATA_READ_REQ</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of data Read requests to the L2 cache</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQC_TC_DATA_WRITE_REQ</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of data write requests to the L2 cache</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SQC_TC_DATA_ATOMIC_REQ</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of data atomic requests to the L2 cache</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SQC_TC_STALL</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles while the valid requests to the L2 cache are stalled</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="vector-l1-cache-subsystem-counters">
<span id="id4"></span><h3>Vector L1 cache subsystem counters<a class="headerlink" href="#vector-l1-cache-subsystem-counters" title="Link to this heading">#</a></h3>
<p>The vector L1 cache subsystem counters are further classified into texture addressing unit, texture data
unit, vector L1d or texture cache per pipe, and texture cache arbiter counters.</p>
<section id="texture-addressing-unit-counters">
<h4>Texture addressing unit counters<a class="headerlink" href="#texture-addressing-unit-counters" title="Link to this heading">#</a></h4>
<div class="pst-scrollable-table-container"><table class="table">
<thead>
<tr class="row-odd"><th class="head"><p>Hardware counter</p></th>
<th class="head"><p>Unit</p></th>
<th class="head"><p>Definition</p></th>
<th class="head"><p>Value range for <code class="docutils literal notranslate"><span class="pre">n</span></code></p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TA_TA_BUSY[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Texture addressing unit busy cycles</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TA_TOTAL_WAVEFRONTS[n]</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of wavefronts processed by texture addressing unit</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TA_BUFFER_WAVEFRONTS[n]</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of buffer wavefronts processed by texture addressing unit</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TA_BUFFER_READ_WAVEFRONTS[n]</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of buffer read wavefronts processed by texture addressing unit</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TA_BUFFER_WRITE_WAVEFRONTS[n]</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of buffer write wavefronts processed by texture addressing unit</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TA_BUFFER_ATOMIC_WAVEFRONTS[n]</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of buffer atomic wavefronts processed by texture addressing unit</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TA_BUFFER_TOTAL_CYCLES[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of buffer cycles (including read and write) issued to texture cache</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TA_BUFFER_COALESCED_READ_CYCLES[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of coalesced buffer read cycles issued to texture cache</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TA_BUFFER_COALESCED_WRITE_CYCLES[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of coalesced buffer write cycles issued to texture cache</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TA_ADDR_STALLED_BY_TC_CYCLES[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles texture addressing unit address path is stalled by texture cache</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TA_DATA_STALLED_BY_TC_CYCLES[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles texture addressing unit data path is stalled by texture cache</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TA_ADDR_STALLED_BY_TD_CYCLES[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles texture addressing unit address path is stalled by texture data unit</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TA_FLAT_WAVEFRONTS[n]</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of flat opcode wavefronts processed by texture addressing unit</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TA_FLAT_READ_WAVEFRONTS[n]</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of flat opcode read wavefronts processed by texture addressing unit</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TA_FLAT_WRITE_WAVEFRONTS[n]</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of flat opcode write wavefronts processed by texture addressing unit</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TA_FLAT_ATOMIC_WAVEFRONTS[n]</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of flat opcode atomic wavefronts processed by texture addressing unit</p></td>
<td><p>0-15</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="texture-data-unit-counters">
<h4>Texture data unit counters<a class="headerlink" href="#texture-data-unit-counters" title="Link to this heading">#</a></h4>
<div class="pst-scrollable-table-container"><table class="table">
<thead>
<tr class="row-odd"><th class="head"><p>Hardware counter</p></th>
<th class="head"><p>Unit</p></th>
<th class="head"><p>Definition</p></th>
<th class="head"><p>Value range for <code class="docutils literal notranslate"><span class="pre">n</span></code></p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TD_TD_BUSY[n]</span></code></p></td>
<td><p>Cycle</p></td>
<td><p>Texture data unit busy cycles while it is processing or waiting for data</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TD_TC_STALL[n]</span></code></p></td>
<td><p>Cycle</p></td>
<td><p>Number of cycles texture data unit is stalled waiting for texture cache data</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TD_SPI_STALL[n]</span></code></p></td>
<td><p>Cycle</p></td>
<td><p>Number of cycles texture data unit is stalled by shader processor input</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TD_LOAD_WAVEFRONT[n]</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of wavefront instructions (read, write, atomic)</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TD_STORE_WAVEFRONT[n]</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of write wavefront instructions</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TD_ATOMIC_WAVEFRONT[n]</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of atomic wavefront instructions</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TD_COALESCABLE_WAVEFRONT[n]</span></code></p></td>
<td><p>Instr</p></td>
<td><p>Number of coalescable wavefronts according to texture addressing unit</p></td>
<td><p>0-15</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="texture-cache-per-pipe-counters">
<h4>Texture cache per pipe counters<a class="headerlink" href="#texture-cache-per-pipe-counters" title="Link to this heading">#</a></h4>
<div class="pst-scrollable-table-container"><table class="table">
<thead>
<tr class="row-odd"><th class="head"><p>Hardware counter</p></th>
<th class="head"><p>Unit</p></th>
<th class="head"><p>Definition</p></th>
<th class="head"><p>Value range for <code class="docutils literal notranslate"><span class="pre">n</span></code></p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_GATE_EN1[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles vector L1d interface clocks are turned on</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_GATE_EN2[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles vector L1d core clocks are turned on</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TD_TCP_STALL_CYCLES[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles texture data unit stalls vector L1d</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCR_TCP_STALL_CYCLES[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles texture cache router stalls vector L1d</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_READ_TAGCONFLICT_STALL_CYCLES[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles tag RAM conflict stalls on a read</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_WRITE_TAGCONFLICT_STALL_CYCLES[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles tag RAM conflict stalls on a write</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_ATOMIC_TAGCONFLICT_STALL_CYCLES[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles tag RAM conflict stalls on an atomic</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_PENDING_STALL_CYCLES[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles vector L1d is stalled due to data pending from L2 Cache</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCP_TA_DATA_STALL_CYCLES</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles texture cache per pipe stalls texture addressing unit data interface</p></td>
<td><p>NA</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TA_TCP_STATE_READ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of state reads</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_VOLATILE[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of L1 volatile pixels or buffers from texture addressing unit</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TOTAL_ACCESSES[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of vector L1d accesses. Equals <code class="docutils literal notranslate"><span class="pre">TCP_PERF_SEL_TOTAL_READ`+`TCP_PERF_SEL_TOTAL_NONREAD</span></code></p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TOTAL_READ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of vector L1d read accesses</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TOTAL_WRITE[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of vector L1d write accesses</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TOTAL_ATOMIC_WITH_RET[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of vector L1d atomic requests with return</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TOTAL_ATOMIC_WITHOUT_RET[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of vector L1d atomic without return</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TOTAL_WRITEBACK_INVALIDATES[n]</span></code></p></td>
<td><p>Count</p></td>
<td><p>Total number of vector L1d writebacks and invalidates</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_UTCL1_REQUEST[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of address translation requests to unified translation cache (L1)</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_UTCL1_TRANSLATION_HIT[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of unified translation cache (L1) translation hits</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_UTCL1_TRANSLATION_MISS[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of unified translation cache (L1) translation misses</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_UTCL1_PERMISSION_MISS[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of unified translation cache (L1) permission misses</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TOTAL_CACHE_ACCESSES[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of vector L1d cache accesses including hits and misses</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCP_LATENCY[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p><strong>MI200 series only</strong> Accumulated wave access latency to vL1D over all wavefronts</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_READ_REQ_LATENCY[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p><strong>MI200 series only</strong> Total vL1D to L2 request latency over all wavefronts for reads and atomics with return</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_WRITE_REQ_LATENCY[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p><strong>MI200 series only</strong> Total vL1D to L2 request latency over all wavefronts for writes and atomics without return</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_READ_REQ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of read requests to L2 cache</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_WRITE_REQ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of write requests to L2 cache</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_ATOMIC_WITH_RET_REQ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of atomic requests to L2 cache with return</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_ATOMIC_WITHOUT_RET_REQ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of atomic requests to L2 cache without return</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_NC_READ_REQ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of non-coherently cached read requests to L2 cache</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_UC_READ_REQ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of uncached read requests to L2 cache</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_CC_READ_REQ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of coherently cached read requests to L2 cache</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_RW_READ_REQ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of coherently cached with write read requests to L2 cache</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_NC_WRITE_REQ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of non-coherently cached write requests to L2 cache</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_UC_WRITE_REQ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of uncached write requests to L2 cache</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_CC_WRITE_REQ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of coherently cached write requests to L2 cache</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_RW_WRITE_REQ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of coherently cached with write write requests to L2 cache</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_NC_ATOMIC_REQ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of non-coherently cached atomic requests to L2 cache</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_UC_ATOMIC_REQ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of uncached atomic requests to L2 cache</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_CC_ATOMIC_REQ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of coherently cached atomic requests to L2 cache</p></td>
<td><p>0-15</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_RW_ATOMIC_REQ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of coherently cached with write atomic requests to L2 cache</p></td>
<td><p>0-15</p></td>
</tr>
</tbody>
</table>
</div>
<p>Note that:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">TCP_TOTAL_READ[n]</span></code> = <code class="docutils literal notranslate"><span class="pre">TCP_PERF_SEL_TOTAL_HIT_LRU_READ</span></code> + <code class="docutils literal notranslate"><span class="pre">TCP_PERF_SEL_TOTAL_MISS_LRU_READ</span></code> + <code class="docutils literal notranslate"><span class="pre">TCP_PERF_SEL_TOTAL_MISS_EVICT_READ</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">TCP_TOTAL_WRITE[n]</span></code> = <code class="docutils literal notranslate"><span class="pre">TCP_PERF_SEL_TOTAL_MISS_LRU_WRITE``+</span> <span class="pre">``TCP_PERF_SEL_TOTAL_MISS_EVICT_WRITE</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">TCP_TOTAL_WRITEBACK_INVALIDATES[n]</span></code> = <code class="docutils literal notranslate"><span class="pre">TCP_PERF_SEL_TOTAL_WBINVL1``+</span> <span class="pre">``TCP_PERF_SEL_TOTAL_WBINVL1_VOL``+</span> <span class="pre">``TCP_PERF_SEL_CP_TCP_INVALIDATE``+</span> <span class="pre">``TCP_PERF_SEL_SQ_TCP_INVALIDATE_VOL</span></code></p></li>
</ul>
</section>
<section id="texture-cache-arbiter-counters">
<h4>Texture cache arbiter counters<a class="headerlink" href="#texture-cache-arbiter-counters" title="Link to this heading">#</a></h4>
<div class="pst-scrollable-table-container"><table class="table">
<thead>
<tr class="row-odd"><th class="head"><p>Hardware counter</p></th>
<th class="head"><p>Unit</p></th>
<th class="head"><p>Definition</p></th>
<th class="head"><p>Value range for <code class="docutils literal notranslate"><span class="pre">n</span></code></p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCA_CYCLE[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of texture cache arbiter cycles</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCA_BUSY[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles texture cache arbiter has a pending request</p></td>
<td><p>0-31</p></td>
</tr>
</tbody>
</table>
</div>
</section>
</section>
<section id="l2-cache-access-counters">
<span id="id5"></span><h3>L2 cache access counters<a class="headerlink" href="#l2-cache-access-counters" title="Link to this heading">#</a></h3>
<p>L2 cache is also known as texture cache per channel.</p>
<div class="sd-tab-set docutils">
<input checked="checked" id="sd-tab-item-0" name="sd-tab-set-0" type="radio"/>
<label class="sd-tab-label" for="sd-tab-item-0">
MI300 hardware counter</label><div class="sd-tab-content docutils">
<div class="pst-scrollable-table-container"><table class="table">
<thead>
<tr class="row-odd"><th class="head"><p>Hardware counter</p></th>
<th class="head"><p>Unit</p></th>
<th class="head"><p>Definition</p></th>
<th class="head"><p>Value range for <code class="docutils literal notranslate"><span class="pre">n</span></code></p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_CYCLE[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of L2 cache free-running clocks</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_BUSY[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of L2 cache busy cycles</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_REQ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of L2 cache requests of all types (measured at the tag block)</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_STREAMING_REQ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of L2 cache streaming requests (measured at the tag block)</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_NC_REQ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of non-coherently cached requests (measured at the tag block)</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_UC_REQ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of uncached requests. This is measured at the tag block</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_CC_REQ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of coherently cached requests. This is measured at the tag block</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_RW_REQ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of coherently cached with write requests. This is measured at the tag block</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_PROBE[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of probe requests</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_PROBE_ALL[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of external probe requests with <code class="docutils literal notranslate"><span class="pre">EA_TCC_preq_all</span> <span class="pre">==</span> <span class="pre">1</span></code></p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_READ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of L2 cache read requests (includes compressed reads but not metadata reads)</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_WRITE[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of L2 cache write requests</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_ATOMIC[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of L2 cache atomic requests of all types</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_HIT[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of L2 cache hits</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_MISS[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of L2 cache misses</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_WRITEBACK[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of lines written back to the main memory, including writebacks of dirty lines and uncached write or atomic requests</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_WRREQ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of 32-byte and 64-byte transactions going over the <code class="docutils literal notranslate"><span class="pre">TC_EA_wrreq</span></code> interface (doesn’t include probe commands)</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_WRREQ_64B[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Total number of 64-byte transactions (write or <code class="docutils literal notranslate"><span class="pre">CMPSWAP</span></code>) going over the <code class="docutils literal notranslate"><span class="pre">TC_EA_wrreq</span></code> interface</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_WR_UNCACHED_32B[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of 32 or 64-byte write or atomic going over the <code class="docutils literal notranslate"><span class="pre">TC_EA_wrreq</span></code> interface due to uncached traffic</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_WRREQ_STALL[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles a write request is stalled</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_WRREQ_IO_CREDIT_STALL[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles an efficiency arbiter write request is stalled due to the interface running out of input-output (IO) credits</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_WRREQ_GMI_CREDIT_STALL[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles an efficiency arbiter write request is stalled due to the interface running out of GMI credits</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_WRREQ_DRAM_CREDIT_STALL[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles an efficiency arbiter write request is stalled due to the interface running out of DRAM credits</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_TOO_MANY_EA_WRREQS_STALL[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles the L2 cache is unable to send an efficiency arbiter write request due to it reaching its maximum capacity of pending efficiency arbiter write requests</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_WRREQ_LEVEL[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>The accumulated number of efficiency arbiter write requests in flight</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_ATOMIC[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of 32-byte or 64-byte atomic requests going over the <code class="docutils literal notranslate"><span class="pre">TC_EA_wrreq</span></code> interface</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_ATOMIC_LEVEL[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>The accumulated number of efficiency arbiter atomic requests in flight</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_RDREQ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of 32-byte or 64-byte read requests to efficiency arbiter</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_RDREQ_32B[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of 32-byte read requests to efficiency arbiter</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_RD_UNCACHED_32B[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of 32-byte efficiency arbiter reads due to uncached traffic. A 64-byte request is counted as 2</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_RDREQ_IO_CREDIT_STALL[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles there is a stall due to the read request interface running out of IO credits</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_RDREQ_GMI_CREDIT_STALL[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles there is a stall due to the read request interface running out of GMI credits</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_RDREQ_DRAM_CREDIT_STALL[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles there is a stall due to the read request interface running out of DRAM credits</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_RDREQ_LEVEL[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>The accumulated number of efficiency arbiter read requests in flight</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_RDREQ_DRAM[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of 32-byte or 64-byte efficiency arbiter read requests to High Bandwidth Memory (HBM)</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_WRREQ_DRAM[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of 32-byte or 64-byte efficiency arbiter write requests to HBM</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_TAG_STALL[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles the normal request pipeline in the tag is stalled for any reason</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_NORMAL_WRITEBACK[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of writebacks due to requests that are not writeback requests</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_ALL_TC_OP_WB_WRITEBACK[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of writebacks due to all <code class="docutils literal notranslate"><span class="pre">TC_OP</span></code> writeback requests</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_NORMAL_EVICT[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of evictions due to requests that are not invalidate or probe requests</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_ALL_TC_OP_INV_EVICT[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of evictions due to all <code class="docutils literal notranslate"><span class="pre">TC_OP</span></code> invalidate requests</p></td>
<td><p>0-31</p></td>
</tr>
</tbody>
</table>
</div>
</div>
<input id="sd-tab-item-1" name="sd-tab-set-0" type="radio"/>
<label class="sd-tab-label" for="sd-tab-item-1">
MI200 hardware counter</label><div class="sd-tab-content docutils">
<div class="pst-scrollable-table-container"><table class="table">
<thead>
<tr class="row-odd"><th class="head"><p>Hardware counter</p></th>
<th class="head"><p>Unit</p></th>
<th class="head"><p>Definition</p></th>
<th class="head"><p>Value range for <code class="docutils literal notranslate"><span class="pre">n</span></code></p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_CYCLE[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of L2 cache free-running clocks</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_BUSY[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of L2 cache busy cycles</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_REQ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of L2 cache requests of all types (measured at the tag block)</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_STREAMING_REQ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of L2 cache streaming requests (measured at the tag block)</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_NC_REQ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of non-coherently cached requests (measured at the tag block)</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_UC_REQ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of uncached requests. This is measured at the tag block</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_CC_REQ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of coherently cached requests. This is measured at the tag block</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_RW_REQ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of coherently cached with write requests. This is measured at the tag block</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_PROBE[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of probe requests</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_PROBE_ALL[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of external probe requests with <code class="docutils literal notranslate"><span class="pre">EA_TCC_preq_all</span> <span class="pre">==</span> <span class="pre">1</span></code></p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_READ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of L2 cache read requests (includes compressed reads but not metadata reads)</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_WRITE[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of L2 cache write requests</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_ATOMIC[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of L2 cache atomic requests of all types</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_HIT[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of L2 cache hits</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_MISS[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of L2 cache misses</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_WRITEBACK[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of lines written back to the main memory, including writebacks of dirty lines and uncached write or atomic requests</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA_WRREQ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of 32-byte and 64-byte transactions going over the <code class="docutils literal notranslate"><span class="pre">TC_EA_wrreq</span></code> interface (doesn’t include probe commands)</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA_WRREQ_64B[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Total number of 64-byte transactions (write or <code class="docutils literal notranslate"><span class="pre">CMPSWAP</span></code>) going over the <code class="docutils literal notranslate"><span class="pre">TC_EA_wrreq</span></code> interface</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA_WR_UNCACHED_32B[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of 32 write or atomic going over the <code class="docutils literal notranslate"><span class="pre">TC_EA_wrreq</span></code> interface due to uncached traffic. A 64-byte request will be counted as 2</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA_WRREQ_STALL[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles a write request is stalled</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA_WRREQ_IO_CREDIT_STALL[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles an efficiency arbiter write request is stalled due to the interface running out of input-output (IO) credits</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA_WRREQ_GMI_CREDIT_STALL[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles an efficiency arbiter write request is stalled due to the interface running out of GMI credits</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA_WRREQ_DRAM_CREDIT_STALL[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles an efficiency arbiter write request is stalled due to the interface running out of DRAM credits</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_TOO_MANY_EA_WRREQS_STALL[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles the L2 cache is unable to send an efficiency arbiter write request due to it reaching its maximum capacity of pending efficiency arbiter write requests</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA_WRREQ_LEVEL[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>The accumulated number of efficiency arbiter write requests in flight</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA_ATOMIC[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of 32-byte or 64-byte atomic requests going over the <code class="docutils literal notranslate"><span class="pre">TC_EA_wrreq</span></code> interface</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA_ATOMIC_LEVEL[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>The accumulated number of efficiency arbiter atomic requests in flight</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA_RDREQ[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of 32-byte or 64-byte read requests to efficiency arbiter</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA_RDREQ_32B[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of 32-byte read requests to efficiency arbiter</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA_RD_UNCACHED_32B[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of 32-byte efficiency arbiter reads due to uncached traffic. A 64-byte request is counted as 2</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA_RDREQ_IO_CREDIT_STALL[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles there is a stall due to the read request interface running out of IO credits</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA_RDREQ_GMI_CREDIT_STALL[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles there is a stall due to the read request interface running out of GMI credits</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA_RDREQ_DRAM_CREDIT_STALL[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles there is a stall due to the read request interface running out of DRAM credits</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA_RDREQ_LEVEL[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>The accumulated number of efficiency arbiter read requests in flight</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA_RDREQ_DRAM[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of 32-byte or 64-byte efficiency arbiter read requests to High Bandwidth Memory (HBM)</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA_WRREQ_DRAM[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of 32-byte or 64-byte efficiency arbiter write requests to HBM</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_TAG_STALL[n]</span></code></p></td>
<td><p>Cycles</p></td>
<td><p>Number of cycles the normal request pipeline in the tag is stalled for any reason</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_NORMAL_WRITEBACK[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of writebacks due to requests that are not writeback requests</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_ALL_TC_OP_WB_WRITEBACK[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of writebacks due to all <code class="docutils literal notranslate"><span class="pre">TC_OP</span></code> writeback requests</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_NORMAL_EVICT[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of evictions due to requests that are not invalidate or probe requests</p></td>
<td><p>0-31</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_ALL_TC_OP_INV_EVICT[n]</span></code></p></td>
<td><p>Req</p></td>
<td><p>Number of evictions due to all <code class="docutils literal notranslate"><span class="pre">TC_OP</span></code> invalidate requests</p></td>
<td><p>0-31</p></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
<p>Note the following:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">TCC_REQ[n]</span></code> may be more than the number of requests arriving at the texture cache per channel,
but it’s a good indication of the total amount of work that needs to be performed.</p></li>
<li><p>For <code class="docutils literal notranslate"><span class="pre">TCC_EA0_WRREQ[n]</span></code>, atomics may travel over the same interface and are generally classified as
write requests.</p></li>
<li><p>CC mtypes can produce uncached requests, and those are included in
<code class="docutils literal notranslate"><span class="pre">TCC_EA0_WR_UNCACHED_32B[n]</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_WRREQ_LEVEL[n]</span></code> is primarily intended to measure average efficiency arbiter write latency.</p>
<ul>
<li><p>Average write latency = <code class="docutils literal notranslate"><span class="pre">TCC_PERF_SEL_EA0_WRREQ_LEVEL</span></code> divided by <code class="docutils literal notranslate"><span class="pre">TCC_PERF_SEL_EA0_WRREQ</span></code></p></li>
</ul>
</li>
<li><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_ATOMIC_LEVEL[n]</span></code> is primarily intended to measure average efficiency arbiter atomic
latency</p>
<ul>
<li><p>Average atomic latency = <code class="docutils literal notranslate"><span class="pre">TCC_PERF_SEL_EA0_WRREQ_ATOMIC_LEVEL</span></code> divided by <code class="docutils literal notranslate"><span class="pre">TCC_PERF_SEL_EA0_WRREQ_ATOMIC</span></code></p></li>
</ul>
</li>
<li><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_RDREQ_LEVEL[n]</span></code> is primarily intended to measure average efficiency arbiter read latency.</p>
<ul>
<li><p>Average read latency = <code class="docutils literal notranslate"><span class="pre">TCC_PERF_SEL_EA0_RDREQ_LEVEL</span></code> divided by <code class="docutils literal notranslate"><span class="pre">TCC_PERF_SEL_EA0_RDREQ</span></code></p></li>
</ul>
</li>
<li><p>Stalls can occur regardless of the need for a read to be performed</p></li>
<li><p>Normally, stalls are measured exactly at one point in the pipeline however in the case of
<code class="docutils literal notranslate"><span class="pre">TCC_TAG_STALL[n]</span></code>, probes can stall the pipeline at a variety of places. There is no single point that
can accurately measure the total stalls</p></li>
</ul>
</section>
</section>
<section id="mi300-and-mi200-series-derived-metrics-list">
<h2>MI300 and MI200 series derived metrics list<a class="headerlink" href="#mi300-and-mi200-series-derived-metrics-list" title="Link to this heading">#</a></h2>
<div class="pst-scrollable-table-container"><table class="table">
<thead>
<tr class="row-odd"><th class="head"><p>Hardware counter</p></th>
<th class="head"><p>Definition</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">ALUStalledByLDS</span></code></p></td>
<td><p>Percentage of GPU time ALU units are stalled due to the LDS input queue being full or the output queue not being ready (value range: 0% (optimal) to 100%)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">FetchSize</span></code></p></td>
<td><p>Total kilobytes fetched from the video memory; measured with all extra fetches and any cache or memory effects taken into account</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">FlatLDSInsts</span></code></p></td>
<td><p>Average number of flat instructions that read from or write to LDS, run per work item (affected by flow control)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">FlatVMemInsts</span></code></p></td>
<td><p>Average number of flat instructions that read from or write to the video memory, run per work item (affected by flow control). Includes flat instructions that read from or write to scratch</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">GDSInsts</span></code></p></td>
<td><p>Average number of global data share read or write instructions run per work item (affected by flow control)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">GPUBusy</span></code></p></td>
<td><p>Percentage of time GPU is busy</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">L2CacheHit</span></code></p></td>
<td><p>Percentage of fetch, write, atomic, and other instructions that hit the data in L2 cache (value range: 0% (no hit) to 100% (optimal))</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">LDSBankConflict</span></code></p></td>
<td><p>Percentage of GPU time LDS is stalled by bank conflicts (value range: 0% (optimal) to 100%)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">LDSInsts</span></code></p></td>
<td><p>Average number of LDS read or write instructions run per work item (affected by flow control). Excludes flat instructions that read from or write to LDS.</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">MemUnitBusy</span></code></p></td>
<td><p>Percentage of GPU time the memory unit is active, which is measured with all extra fetches and writes and any cache or memory effects taken into account (value range: 0% to 100% (fetch-bound))</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">MemUnitStalled</span></code></p></td>
<td><p>Percentage of GPU time the memory unit is stalled (value range: 0% (optimal) to 100%)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">MemWrites32B</span></code></p></td>
<td><p>Total number of effective 32B write transactions to the memory</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCA_BUSY_sum</span></code></p></td>
<td><p>Total number of cycles texture cache arbiter has a pending request, over all texture cache arbiter instances</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCA_CYCLE_sum</span></code></p></td>
<td><p>Total number of cycles over all texture cache arbiter instances</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SALUBusy</span></code></p></td>
<td><p>Percentage of GPU time scalar ALU instructions are processed (value range: 0% to 100% (optimal))</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">SALUInsts</span></code></p></td>
<td><p>Average number of scalar ALU instructions run per work item (affected by flow control)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">SFetchInsts</span></code></p></td>
<td><p>Average number of scalar fetch instructions from the video memory run per work item (affected by flow control)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">VALUBusy</span></code></p></td>
<td><p>Percentage of GPU time vector ALU instructions are processed (value range: 0% to 100% (optimal))</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">VALUInsts</span></code></p></td>
<td><p>Average number of vector ALU instructions run per work item (affected by flow control)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">VALUUtilization</span></code></p></td>
<td><p>Percentage of active vector ALU threads in a wave, where a lower number can mean either more thread divergence in a wave or that the work-group size is not a multiple of 64 (value range: 0%, 100% (optimal - no thread divergence))</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">VFetchInsts</span></code></p></td>
<td><p>Average number of vector fetch instructions from the video memory run per work-item (affected by flow control); excludes flat instructions that fetch from video memory</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">VWriteInsts</span></code></p></td>
<td><p>Average number of vector write instructions to the video memory run per work-item (affected by flow control); excludes flat instructions that write to video memory</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">Wavefronts</span></code></p></td>
<td><p>Total wavefronts</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">WRITE_REQ_32B</span></code></p></td>
<td><p>Total number of 32-byte effective memory writes</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">WriteSize</span></code></p></td>
<td><p>Total kilobytes written to the video memory; measured with all extra fetches and any cache or memory effects taken into account</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">WriteUnitStalled</span></code></p></td>
<td><p>Percentage of GPU time the write unit is stalled (value range: 0% (optimal) to 100%)</p></td>
</tr>
</tbody>
</table>
</div>
<p>You can lower <code class="docutils literal notranslate"><span class="pre">ALUStalledByLDS</span></code> by reducing LDS bank conflicts or number of LDS accesses.
You can lower <code class="docutils literal notranslate"><span class="pre">MemUnitStalled</span></code> by reducing the number or size of fetches and writes.
<code class="docutils literal notranslate"><span class="pre">MemUnitBusy</span></code> includes the stall time (<code class="docutils literal notranslate"><span class="pre">MemUnitStalled</span></code>).</p>
<section id="hardware-counters-by-and-over-all-texture-addressing-unit-instances">
<h3>Hardware counters by and over all texture addressing unit instances<a class="headerlink" href="#hardware-counters-by-and-over-all-texture-addressing-unit-instances" title="Link to this heading">#</a></h3>
<p>The following table shows the hardware counters <em>by</em> all texture addressing unit instances.</p>
<div class="pst-scrollable-table-container"><table class="table">
<thead>
<tr class="row-odd"><th class="head"><p>Hardware counter</p></th>
<th class="head"><p>Definition</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TA_BUFFER_WAVEFRONTS_sum</span></code></p></td>
<td><p>Total number of buffer wavefronts processed</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TA_BUFFER_READ_WAVEFRONTS_sum</span></code></p></td>
<td><p>Total number of buffer read wavefronts processed</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TA_BUFFER_WRITE_WAVEFRONTS_sum</span></code></p></td>
<td><p>Total number of buffer write wavefronts processed</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TA_BUFFER_ATOMIC_WAVEFRONTS_sum</span></code></p></td>
<td><p>Total number of buffer atomic wavefronts processed</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TA_BUFFER_TOTAL_CYCLES_sum</span></code></p></td>
<td><p>Total number of buffer cycles (including read and write) issued to texture cache</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TA_BUFFER_COALESCED_READ_CYCLES_sum</span></code></p></td>
<td><p>Total number of coalesced buffer read cycles issued to texture cache</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TA_BUFFER_COALESCED_WRITE_CYCLES_sum</span></code></p></td>
<td><p>Total number of coalesced buffer write cycles issued to texture cache</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TA_FLAT_READ_WAVEFRONTS_sum</span></code></p></td>
<td><p>Sum of flat opcode reads processed</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TA_FLAT_WRITE_WAVEFRONTS_sum</span></code></p></td>
<td><p>Sum of flat opcode writes processed</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TA_FLAT_WAVEFRONTS_sum</span></code></p></td>
<td><p>Total number of flat opcode wavefronts processed</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TA_FLAT_READ_WAVEFRONTS_sum</span></code></p></td>
<td><p>Total number of flat opcode read wavefronts processed</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TA_FLAT_ATOMIC_WAVEFRONTS_sum</span></code></p></td>
<td><p>Total number of flat opcode atomic wavefronts processed</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TA_TOTAL_WAVEFRONTS_sum</span></code></p></td>
<td><p>Total number of wavefronts processed</p></td>
</tr>
</tbody>
</table>
</div>
<p>The following table shows the hardware counters <em>over</em> all texture addressing unit instances.</p>
<div class="pst-scrollable-table-container"><table class="table">
<thead>
<tr class="row-odd"><th class="head"><p>Hardware counter</p></th>
<th class="head"><p>Definition</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TA_ADDR_STALLED_BY_TC_CYCLES_sum</span></code></p></td>
<td><p>Total number of cycles texture addressing unit address path is stalled by texture cache</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TA_ADDR_STALLED_BY_TD_CYCLES_sum</span></code></p></td>
<td><p>Total number of cycles texture addressing unit address path is stalled by texture data unit</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TA_BUSY_avr</span></code></p></td>
<td><p>Average number of busy cycles</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TA_BUSY_max</span></code></p></td>
<td><p>Maximum number of texture addressing unit busy cycles</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TA_BUSY_min</span></code></p></td>
<td><p>Minimum number of texture addressing unit busy cycles</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TA_DATA_STALLED_BY_TC_CYCLES_sum</span></code></p></td>
<td><p>Total number of cycles texture addressing unit data path is stalled by texture cache</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TA_TA_BUSY_sum</span></code></p></td>
<td><p>Total number of texture addressing unit busy cycles</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="hardware-counters-over-all-texture-cache-per-channel-instances">
<h3>Hardware counters over all texture cache per channel instances<a class="headerlink" href="#hardware-counters-over-all-texture-cache-per-channel-instances" title="Link to this heading">#</a></h3>
<div class="pst-scrollable-table-container"><table class="table">
<thead>
<tr class="row-odd"><th class="head"><p>Hardware counter</p></th>
<th class="head"><p>Definition</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_ALL_TC_OP_WB_WRITEBACK_sum</span></code></p></td>
<td><p>Total number of writebacks due to all <code class="docutils literal notranslate"><span class="pre">TC_OP</span></code> writeback requests.</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_ALL_TC_OP_INV_EVICT_sum</span></code></p></td>
<td><p>Total number of evictions due to all <code class="docutils literal notranslate"><span class="pre">TC_OP</span></code> invalidate requests.</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_ATOMIC_sum</span></code></p></td>
<td><p>Total number of L2 cache atomic requests of all types.</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_BUSY_avr</span></code></p></td>
<td><p>Average number of L2 cache busy cycles.</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_BUSY_sum</span></code></p></td>
<td><p>Total number of L2 cache busy cycles.</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_CC_REQ_sum</span></code></p></td>
<td><p>Total number of coherently cached requests.</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_CYCLE_sum</span></code></p></td>
<td><p>Total number of L2 cache free running clocks.</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_WRREQ_sum</span></code></p></td>
<td><p>Total number of 32-byte and 64-byte transactions going over the <code class="docutils literal notranslate"><span class="pre">TC_EA0_wrreq</span></code> interface. Atomics may travel over the same interface and are generally classified as write requests. This does not include probe commands.</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_WRREQ_64B_sum</span></code></p></td>
<td><p>Total number of 64-byte transactions (write or <cite>CMPSWAP</cite>) going over the <code class="docutils literal notranslate"><span class="pre">TC_EA0_wrreq</span></code> interface.</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_WR_UNCACHED_32B_sum</span></code></p></td>
<td><p>Total Number of 32-byte write or atomic going over the <code class="docutils literal notranslate"><span class="pre">TC_EA0_wrreq</span></code> interface due to uncached traffic. Note that coherently cached mtypes can produce uncached requests, and those are included in this. A 64-byte request is counted as 2.</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_WRREQ_STALL_sum</span></code></p></td>
<td><p>Total Number of cycles a write request is stalled, over all instances.</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_WRREQ_IO_CREDIT_STALL_sum</span></code></p></td>
<td><p>Total number of cycles an efficiency arbiter write request is stalled due to the interface running out of IO credits, over all instances.</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_WRREQ_GMI_CREDIT_STALL_sum</span></code></p></td>
<td><p>Total number of cycles an efficiency arbiter write request is stalled due to the interface running out of GMI credits, over all instances.</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_WRREQ_DRAM_CREDIT_STALL_sum</span></code></p></td>
<td><p>Total number of cycles an efficiency arbiter write request is stalled due to the interface running out of DRAM credits, over all instances.</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_WRREQ_LEVEL_sum</span></code></p></td>
<td><p>Total number of efficiency arbiter write requests in flight.</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_RDREQ_LEVEL_sum</span></code></p></td>
<td><p>Total number of efficiency arbiter read requests in flight.</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_ATOMIC_sum</span></code></p></td>
<td><p>Total Number of 32-byte or 64-byte atomic requests going over the <code class="docutils literal notranslate"><span class="pre">TC_EA0_wrreq</span></code> interface.</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_ATOMIC_LEVEL_sum</span></code></p></td>
<td><p>Total number of efficiency arbiter atomic requests in flight.</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_RDREQ_sum</span></code></p></td>
<td><p>Total number of 32-byte or 64-byte read requests to efficiency arbiter.</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_RDREQ_32B_sum</span></code></p></td>
<td><p>Total number of 32-byte read requests to efficiency arbiter.</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_RD_UNCACHED_32B_sum</span></code></p></td>
<td><p>Total number of 32-byte efficiency arbiter reads due to uncached traffic.</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_RDREQ_IO_CREDIT_STALL_sum</span></code></p></td>
<td><p>Total number of cycles there is a stall due to the read request interface running out of IO credits.</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_RDREQ_GMI_CREDIT_STALL_sum</span></code></p></td>
<td><p>Total number of cycles there is a stall due to the read request interface running out of GMI credits.</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_RDREQ_DRAM_CREDIT_STALL_sum</span></code></p></td>
<td><p>Total number of cycles there is a stall due to the read request interface running out of DRAM credits.</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_RDREQ_DRAM_sum</span></code></p></td>
<td><p>Total number of 32-byte or 64-byte efficiency arbiter read requests to HBM.</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_EA0_WRREQ_DRAM_sum</span></code></p></td>
<td><p>Total number of 32-byte or 64-byte efficiency arbiter write requests to HBM.</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_HIT_sum</span></code></p></td>
<td><p>Total number of L2 cache hits.</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_MISS_sum</span></code></p></td>
<td><p>Total number of L2 cache misses.</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_NC_REQ_sum</span></code></p></td>
<td><p>Total number of non-coherently cached requests.</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_NORMAL_WRITEBACK_sum</span></code></p></td>
<td><p>Total number of writebacks due to requests that are not writeback requests.</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_NORMAL_EVICT_sum</span></code></p></td>
<td><p>Total number of evictions due to requests that are not invalidate or probe requests.</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_PROBE_sum</span></code></p></td>
<td><p>Total number of probe requests.</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_PROBE_ALL_sum</span></code></p></td>
<td><p>Total number of external probe requests with <code class="docutils literal notranslate"><span class="pre">EA0_TCC_preq_all</span> <span class="pre">==</span> <span class="pre">1</span></code>.</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_READ_sum</span></code></p></td>
<td><p>Total number of L2 cache read requests (including compressed reads but not metadata reads).</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_REQ_sum</span></code></p></td>
<td><p>Total number of all types of L2 cache requests.</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_RW_REQ_sum</span></code></p></td>
<td><p>Total number of coherently cached with write requests.</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_STREAMING_REQ_sum</span></code></p></td>
<td><p>Total number of L2 cache streaming requests.</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_TAG_STALL_sum</span></code></p></td>
<td><p>Total number of cycles the normal request pipeline in the tag is stalled for any reason.</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_TOO_MANY_EA0_WRREQS_STALL_sum</span></code></p></td>
<td><p>Total number of cycles L2 cache is unable to send an efficiency arbiter write request due to it reaching its maximum capacity of pending efficiency arbiter write requests.</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_UC_REQ_sum</span></code></p></td>
<td><p>Total number of uncached requests.</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_WRITE_sum</span></code></p></td>
<td><p>Total number of L2 cache write requests.</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_WRITEBACK_sum</span></code></p></td>
<td><p>Total number of lines written back to the main memory including writebacks of dirty lines and uncached write or atomic requests.</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCC_WRREQ_STALL_max</span></code></p></td>
<td><p>Maximum number of cycles a write request is stalled.</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="hardware-counters-by-for-or-over-all-texture-cache-per-pipe-instances">
<h3>Hardware counters by, for, or over all texture cache per pipe instances<a class="headerlink" href="#hardware-counters-by-for-or-over-all-texture-cache-per-pipe-instances" title="Link to this heading">#</a></h3>
<p>The following table shows the hardware counters <em>by</em> all texture cache per pipe instances.</p>
<div class="pst-scrollable-table-container"><table class="table">
<thead>
<tr class="row-odd"><th class="head"><p>Hardware counter</p></th>
<th class="head"><p>Definition</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TA_TCP_STATE_READ_sum</span></code></p></td>
<td><p>Total number of state reads by ATCPPI</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TOTAL_CACHE_ACCESSES_sum</span></code></p></td>
<td><p>Total number of vector L1d accesses (including hits and misses)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_UTCL1_PERMISSION_MISS_sum</span></code></p></td>
<td><p>Total number of unified translation cache (L1) permission misses</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_UTCL1_REQUEST_sum</span></code></p></td>
<td><p>Total number of address translation requests to unified translation cache (L1)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_UTCL1_TRANSLATION_MISS_sum</span></code></p></td>
<td><p>Total number of unified translation cache (L1) translation misses</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_UTCL1_TRANSLATION_HIT_sum</span></code></p></td>
<td><p>Total number of unified translation cache (L1) translation hits</p></td>
</tr>
</tbody>
</table>
</div>
<p>The following table shows the hardware counters <em>for</em> all texture cache per pipe instances.</p>
<div class="pst-scrollable-table-container"><table class="table">
<thead>
<tr class="row-odd"><th class="head"><p>Hardware counter</p></th>
<th class="head"><p>Definition</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_READ_REQ_LATENCY_sum</span></code></p></td>
<td><p>Total vector L1d to L2 request latency over all wavefronts for reads and atomics with return</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_WRITE_REQ_LATENCY_sum</span></code></p></td>
<td><p>Total vector L1d to L2 request latency over all wavefronts for writes and atomics without return</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCP_LATENCY_sum</span></code></p></td>
<td><p>Total wave access latency to vector L1d over all wavefronts</p></td>
</tr>
</tbody>
</table>
</div>
<p>The following table shows the hardware counters <em>over</em> all texture cache per pipe instances.</p>
<div class="pst-scrollable-table-container"><table class="table">
<thead>
<tr class="row-odd"><th class="head"><p>Hardware counter</p></th>
<th class="head"><p>Definition</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_ATOMIC_TAGCONFLICT_STALL_CYCLES_sum</span></code></p></td>
<td><p>Total number of cycles tag RAM conflict stalls on an atomic</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_GATE_EN1_sum</span></code></p></td>
<td><p>Total number of cycles vector L1d interface clocks are turned on</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_GATE_EN2_sum</span></code></p></td>
<td><p>Total number of cycles vector L1d core clocks are turned on</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_PENDING_STALL_CYCLES_sum</span></code></p></td>
<td><p>Total number of cycles vector L1d cache is stalled due to data pending from L2 Cache</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_READ_TAGCONFLICT_STALL_CYCLES_sum</span></code></p></td>
<td><p>Total number of cycles tag RAM conflict stalls on a read</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_ATOMIC_WITH_RET_REQ_sum</span></code></p></td>
<td><p>Total number of atomic requests to L2 cache with return</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_ATOMIC_WITHOUT_RET_REQ_sum</span></code></p></td>
<td><p>Total number of atomic requests to L2 cache without return</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_CC_READ_REQ_sum</span></code></p></td>
<td><p>Total number of coherently cached read requests to L2 cache</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_CC_WRITE_REQ_sum</span></code></p></td>
<td><p>Total number of coherently cached write requests to L2 cache</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_CC_ATOMIC_REQ_sum</span></code></p></td>
<td><p>Total number of coherently cached atomic requests to L2 cache</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_NC_READ_REQ_sum</span></code></p></td>
<td><p>Total number of non-coherently cached read requests to L2 cache</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_NC_WRITE_REQ_sum</span></code></p></td>
<td><p>Total number of non-coherently cached write requests to L2 cache</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_NC_ATOMIC_REQ_sum</span></code></p></td>
<td><p>Total number of non-coherently cached atomic requests to L2 cache</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_READ_REQ_sum</span></code></p></td>
<td><p>Total number of read requests to L2 cache</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_RW_READ_REQ_sum</span></code></p></td>
<td><p>Total number of coherently cached with write read requests to L2 cache</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_RW_WRITE_REQ_sum</span></code></p></td>
<td><p>Total number of coherently cached with write write requests to L2 cache</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_RW_ATOMIC_REQ_sum</span></code></p></td>
<td><p>Total number of coherently cached with write atomic requests to L2 cache</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_UC_READ_REQ_sum</span></code></p></td>
<td><p>Total number of uncached read requests to L2 cache</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_UC_WRITE_REQ_sum</span></code></p></td>
<td><p>Total number of uncached write requests to L2 cache</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_UC_ATOMIC_REQ_sum</span></code></p></td>
<td><p>Total number of uncached atomic requests to L2 cache</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCC_WRITE_REQ_sum</span></code></p></td>
<td><p>Total number of write requests to L2 cache</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TCR_TCP_STALL_CYCLES_sum</span></code></p></td>
<td><p>Total number of cycles texture cache router stalls vector L1d</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TD_TCP_STALL_CYCLES_sum</span></code></p></td>
<td><p>Total number of cycles texture data unit stalls vector L1d</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TOTAL_ACCESSES_sum</span></code></p></td>
<td><p>Total number of vector L1d accesses</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TOTAL_READ_sum</span></code></p></td>
<td><p>Total number of vector L1d read accesses</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TOTAL_WRITE_sum</span></code></p></td>
<td><p>Total number of vector L1d write accesses</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TOTAL_ATOMIC_WITH_RET_sum</span></code></p></td>
<td><p>Total number of vector L1d atomic requests with return</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TOTAL_ATOMIC_WITHOUT_RET_sum</span></code></p></td>
<td><p>Total number of vector L1d atomic requests without return</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_TOTAL_WRITEBACK_INVALIDATES_sum</span></code></p></td>
<td><p>Total number of vector L1d writebacks and invalidates</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_VOLATILE_sum</span></code></p></td>
<td><p>Total number of L1 volatile pixels or buffers from texture addressing unit</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TCP_WRITE_TAGCONFLICT_STALL_CYCLES_sum</span></code></p></td>
<td><p>Total number of cycles tag RAM conflict stalls on a write</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="hardware-counter-over-all-texture-data-unit-instances">
<h3>Hardware counter over all texture data unit instances<a class="headerlink" href="#hardware-counter-over-all-texture-data-unit-instances" title="Link to this heading">#</a></h3>
<div class="pst-scrollable-table-container"><table class="table">
<thead>
<tr class="row-odd"><th class="head"><p>Hardware counter</p></th>
<th class="head"><p>Definition</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TD_ATOMIC_WAVEFRONT_sum</span></code></p></td>
<td><p>Total number of atomic wavefront instructions</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TD_COALESCABLE_WAVEFRONT_sum</span></code></p></td>
<td><p>Total number of coalescable wavefronts according to texture addressing unit</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TD_LOAD_WAVEFRONT_sum</span></code></p></td>
<td><p>Total number of wavefront instructions (read, write, atomic)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TD_SPI_STALL_sum</span></code></p></td>
<td><p>Total number of cycles texture data unit is stalled by shader processor input</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TD_STORE_WAVEFRONT_sum</span></code></p></td>
<td><p>Total number of write wavefront instructions</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">TD_TC_STALL_sum</span></code></p></td>
<td><p>Total number of cycles texture data unit is stalled waiting for texture cache data</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">TD_TD_BUSY_sum</span></code></p></td>
<td><p>Total number of texture data unit busy cycles while it is processing or waiting for data</p></td>
</tr>
</tbody>
</table>
</div>
</section>
</section>
</section>
</article>
<footer class="prev-next-footer d-print-none">
<div class="prev-next-area">
<a class="left-prev" href="mi300.html" title="previous page">
<i class="fa-solid fa-angle-left"></i>
<div class="prev-next-info">
<p class="prev-next-subtitle">previous</p>
<p class="prev-next-title">AMD Instinct™ MI300 series microarchitecture</p>
</div>
</a>
<a class="right-next" href="mi250.html" title="next page">
<div class="prev-next-info">
<p class="prev-next-subtitle">next</p>
<p class="prev-next-title">AMD Instinct™ MI250 microarchitecture</p>
</div>
<i class="fa-solid fa-angle-right"></i>
</a>
</div>
</footer>
</div>
<div class="bd-sidebar-secondary bd-toc"><div class="sidebar-secondary-items sidebar-secondary__inner">
<div class="sidebar-secondary-item">
<div class="page-toc tocsection onthispage">
<i class="fa-solid fa-list"></i> Contents
  </div>
<nav class="bd-toc-nav page-toc">
<ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#mi300-and-mi200-series-performance-counters">MI300 and MI200 series performance counters</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#command-processor-counters">Command processor counters</a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#command-processor-fetcher-counters">Command processor-fetcher counters</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#command-processor-compute-counters">Command processor-compute counters</a></li>
</ul>
</li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#graphics-register-bus-manager-counters">Graphics register bus manager counters</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#shader-processor-input-counters">Shader processor input counters</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#compute-unit-counters">Compute unit counters</a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#instruction-mix">Instruction mix</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#matrix-fused-multiply-add-operation-counters">Matrix fused multiply-add operation counters</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#level-counters">Level counters</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#wavefront-counters">Wavefront counters</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#wavefront-cycle-counters">Wavefront cycle counters</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#lds-counters">LDS counters</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#miscellaneous-counters">Miscellaneous counters</a></li>
</ul>
</li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#l1-instruction-cache-l1i-and-scalar-l1-data-cache-l1d-counters">L1 instruction cache (L1i) and scalar L1 data cache (L1d) counters</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#vector-l1-cache-subsystem-counters">Vector L1 cache subsystem counters</a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#texture-addressing-unit-counters">Texture addressing unit counters</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#texture-data-unit-counters">Texture data unit counters</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#texture-cache-per-pipe-counters">Texture cache per pipe counters</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#texture-cache-arbiter-counters">Texture cache arbiter counters</a></li>
</ul>
</li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#l2-cache-access-counters">L2 cache access counters</a></li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#mi300-and-mi200-series-derived-metrics-list">MI300 and MI200 series derived metrics list</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#hardware-counters-by-and-over-all-texture-addressing-unit-instances">Hardware counters by and over all texture addressing unit instances</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#hardware-counters-over-all-texture-cache-per-channel-instances">Hardware counters over all texture cache per channel instances</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#hardware-counters-by-for-or-over-all-texture-cache-per-pipe-instances">Hardware counters by, for, or over all texture cache per pipe instances</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#hardware-counter-over-all-texture-data-unit-instances">Hardware counter over all texture data unit instances</a></li>
</ul>
</li>
</ul>
</nav></div>
</div></div>
</div>
<footer class="bd-footer-content">
<p>
</p>
</footer>
</main>
</div>
</div>
<!-- Scripts loaded after <body> so the DOM is not blocked -->
<script src="../../_static/scripts/bootstrap.js?digest=dfe6caa3a7d634c4db9b"></script>
<script src="../../_static/scripts/pydata-sphinx-theme.js?digest=dfe6caa3a7d634c4db9b"></script>
<footer class="rocm-footer">
<div class="container-lg">
<section class="bottom-menu menu py-45">
<div class="row d-flex align-items-center">
<div class="col-12 text-center">
<ul>
<li><a href="https://www.amd.com/en/corporate/copyright" target="_blank">Terms and Conditions</a></li>
<li><a href="https://rocm.docs.amd.com/en/develop/about/license.html">ROCm Licenses and Disclaimers</a></li>
<li><a href="https://www.amd.com/en/corporate/privacy" target="_blank">Privacy</a></li>
<li><a href="https://www.amd.com/en/corporate/trademarks" target="_blank">Trademarks</a></li>
<li><a href="https://www.amd.com/system/files/documents/statement-human-trafficking-forced-labor.pdf" target="_blank">Statement on Forced Labor</a></li>
<li><a href="https://www.amd.com/en/corporate/competition" target="_blank">Fair and Open Competition</a></li>
<li><a href="https://www.amd.com/system/files/documents/amd-uk-tax-strategy.pdf" target="_blank">UK Tax Strategy</a></li>
<li><a href="https://www.amd.com/en/corporate/cookies" target="_blank">Cookie Policy</a></li>
<!-- OneTrust Cookies Settings button start -->
<li><a class="ot-sdk-show-settings" href="#cookie-settings" id="ot-sdk-btn">Cookie Settings</a></li>
<!-- OneTrust Cookies Settings button end -->
</ul>
</div>
</div>
<div class="row d-flex align-items-center">
<div class="col-12 text-center">
<div>
<span class="copyright">© 2024 Advanced Micro Devices, Inc</span>
</div>
</div>
</div>
</section>
</div>
</footer>
<!-- <div id="rdc-watermark-container">
    <img id="rdc-watermark" src="../../_static/images/alpha-watermark.svg" alt="DRAFT watermark"/>
</div> -->
</body>
</html>