TimeQuest Timing Analyzer report for C5G_HDMI_VPG
Thu Nov 15 15:23:14 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1100mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1100mV 85C Model Setup Summary
  9. Slow 1100mV 85C Model Hold Summary
 10. Slow 1100mV 85C Model Recovery Summary
 11. Slow 1100mV 85C Model Removal Summary
 12. Slow 1100mV 85C Model Minimum Pulse Width Summary
 13. Setup Times
 14. Hold Times
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Slow 1100mV 85C Model Metastability Report
 18. Slow 1100mV 0C Model Fmax Summary
 19. Slow 1100mV 0C Model Setup Summary
 20. Slow 1100mV 0C Model Hold Summary
 21. Slow 1100mV 0C Model Recovery Summary
 22. Slow 1100mV 0C Model Removal Summary
 23. Slow 1100mV 0C Model Minimum Pulse Width Summary
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Slow 1100mV 0C Model Metastability Report
 29. Fast 1100mV 85C Model Setup Summary
 30. Fast 1100mV 85C Model Hold Summary
 31. Fast 1100mV 85C Model Recovery Summary
 32. Fast 1100mV 85C Model Removal Summary
 33. Fast 1100mV 85C Model Minimum Pulse Width Summary
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Fast 1100mV 85C Model Metastability Report
 39. Fast 1100mV 0C Model Setup Summary
 40. Fast 1100mV 0C Model Hold Summary
 41. Fast 1100mV 0C Model Recovery Summary
 42. Fast 1100mV 0C Model Removal Summary
 43. Fast 1100mV 0C Model Minimum Pulse Width Summary
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Fast 1100mV 0C Model Metastability Report
 49. Multicorner Timing Analysis Summary
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Board Trace Model Assignments
 55. Input Transition Times
 56. Signal Integrity Metrics (Slow 1100mv 0c Model)
 57. Signal Integrity Metrics (Slow 1100mv 85c Model)
 58. Signal Integrity Metrics (Fast 1100mv 0c Model)
 59. Signal Integrity Metrics (Fast 1100mv 85c Model)
 60. Setup Transfers
 61. Hold Transfers
 62. Recovery Transfers
 63. Removal Transfers
 64. Report TCCS
 65. Report RSKM
 66. Unconstrained Paths
 67. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; C5G_HDMI_VPG                                        ;
; Device Family      ; Cyclone V                                           ;
; Device Name        ; 5CGXFC5C6F27C7                                      ;
; Timing Models      ; Preliminary                                         ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.79        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  26.3%      ;
+----------------------------+-------------+


+------------------------------------------------------+
; SDC File List                                        ;
+------------------+--------+--------------------------+
; SDC File Path    ; Status ; Read at                  ;
+------------------+--------+--------------------------+
; C5G_HDMI_VPG.sdc ; OK     ; Thu Nov 15 15:22:57 2018 ;
+------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Clock Name                                                                           ; Type      ; Period  ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                           ; Source                                                                                  ; Targets                                                                                  ;
+--------------------------------------------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; clock_50_1                                                                           ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                  ;                                                                                         ; { CLOCK_50_B5B }                                                                         ;
; clock_50_2                                                                           ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                  ;                                                                                         ; { CLOCK_50_B6A }                                                                         ;
; clock_50_3                                                                           ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                  ;                                                                                         ; { CLOCK_50_B7A }                                                                         ;
; clock_50_4                                                                           ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                  ;                                                                                         ; { CLOCK_50_B8A }                                                                         ;
; clock_125                                                                            ; Base      ; 8.000   ; 125.0 MHz  ; 0.000 ; 4.000   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                  ;                                                                                         ; { CLOCK_125_p }                                                                          ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; Generated ; 3.333   ; 300.03 MHz ; 0.000 ; 1.666   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin        ; { inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] }     ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[1]     ; Generated ; 3.333   ; 300.03 MHz ; 0.000 ; 1.666   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin        ; { inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[1] }     ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[2]     ; Generated ; 3.333   ; 300.03 MHz ; 0.000 ; 1.666   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin        ; { inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[2] }     ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[3]     ; Generated ; 3.333   ; 300.03 MHz ; 0.000 ; 1.666   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin        ; { inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[3] }     ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[4]     ; Generated ; 3.333   ; 300.03 MHz ; 0.000 ; 1.666   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin        ; { inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[4] }     ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[5]     ; Generated ; 3.333   ; 300.03 MHz ; 0.000 ; 1.666   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin        ; { inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[5] }     ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[6]     ; Generated ; 3.333   ; 300.03 MHz ; 0.000 ; 1.666   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin        ; { inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[6] }     ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[7]     ; Generated ; 3.333   ; 300.03 MHz ; 0.000 ; 1.666   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin        ; { inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[7] }     ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; Generated ; 833.333 ; 1.2 MHz    ; 0.000 ; 416.666 ; 50.00      ; 250       ; 1           ;       ;        ;           ;            ; false    ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]   ; { inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk }   ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; Generated ; 6.172   ; 162.02 MHz ; 0.000 ; 3.086   ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]         ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0] ; { inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk } ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; Generated ; 1.234   ; 810.37 MHz ; 0.000 ; 0.617   ; 50.00      ; 5         ; 81          ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                ; { inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] }             ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[1]             ; Generated ; 1.234   ; 810.37 MHz ; 0.000 ; 0.617   ; 50.00      ; 5         ; 81          ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                ; { inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[1] }             ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[2]             ; Generated ; 1.234   ; 810.37 MHz ; 0.000 ; 0.617   ; 50.00      ; 5         ; 81          ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                ; { inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[2] }             ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[3]             ; Generated ; 1.234   ; 810.37 MHz ; 0.000 ; 0.617   ; 50.00      ; 5         ; 81          ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                ; { inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[3] }             ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[4]             ; Generated ; 1.234   ; 810.37 MHz ; 0.000 ; 0.617   ; 50.00      ; 5         ; 81          ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                ; { inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[4] }             ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[5]             ; Generated ; 1.234   ; 810.37 MHz ; 0.000 ; 0.617   ; 50.00      ; 5         ; 81          ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                ; { inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[5] }             ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[6]             ; Generated ; 1.234   ; 810.37 MHz ; 0.000 ; 0.617   ; 50.00      ; 5         ; 81          ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                ; { inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[6] }             ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[7]             ; Generated ; 1.234   ; 810.37 MHz ; 0.000 ; 0.617   ; 50.00      ; 5         ; 81          ;       ;        ;           ;            ; false    ; clock_50_3                                                                       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                ; { inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[7] }             ;
+--------------------------------------------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                                                                                         ;
+------------+-----------------+--------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                           ; Note ;
+------------+-----------------+--------------------------------------------------------------------------------------+------+
; 10.84 MHz  ; 10.84 MHz       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;      ;
; 63.24 MHz  ; 63.24 MHz       ; clock_50_3                                                                           ;      ;
; 200.72 MHz ; 200.72 MHz      ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ;      ;
+------------+-----------------+--------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Setup Summary                                                                            ;
+--------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------+---------+---------------+
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; -88.344 ; -3616.247     ;
; clock_50_3                                                                           ; 0.397   ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 828.351 ; 0.000         ;
+--------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Hold Summary                                                                            ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; clock_50_3                                                                           ; -0.955 ; -0.955        ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.213  ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 0.400  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------+
; Slow 1100mV 85C Model Recovery Summary ;
+------------+--------+------------------+
; Clock      ; Slack  ; End Point TNS    ;
+------------+--------+------------------+
; clock_50_3 ; 17.560 ; 0.000            ;
+------------+--------+------------------+


+---------------------------------------+
; Slow 1100mV 85C Model Removal Summary ;
+------------+-------+------------------+
; Clock      ; Slack ; End Point TNS    ;
+------------+-------+------------------+
; clock_50_3 ; 1.246 ; 0.000            ;
+------------+-------+------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary                                                              ;
+--------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------+---------+---------------+
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; 0.617   ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; 1.666   ; 0.000         ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 2.373   ; 0.000         ;
; clock_50_3                                                                           ; 9.346   ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 415.992 ; 0.000         ;
+--------------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                    ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------------------------------+
; SW[*]     ; clock_50_3 ; 7.208 ; 7.185 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[9]    ; clock_50_3 ; 7.208 ; 7.185 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                    ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------------------------------+
; SW[*]     ; clock_50_3 ; -2.705 ; -2.862 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[9]    ; clock_50_3 ; -2.705 ; -2.862 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                           ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 5.078 ;       ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 8.015 ; 8.855 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 5.628 ; 5.643 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 5.668 ; 5.678 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 5.698 ; 5.713 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 5.898 ; 5.905 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 6.055 ; 6.178 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 6.051 ; 6.172 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 7.227 ; 7.393 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 5.744 ; 5.692 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 8.015 ; 8.855 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 5.586 ; 5.597 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 5.566 ; 5.578 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 5.564 ; 5.563 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 5.564 ; 5.564 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 5.569 ; 5.568 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 5.555 ; 5.565 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 7.162 ; 7.667 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 5.759 ; 5.706 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 5.573 ; 5.584 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 5.583 ; 5.582 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 5.674 ; 5.690 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 5.677 ; 5.693 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 5.674 ; 5.684 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 7.492 ; 8.127 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 5.686 ; 5.702 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 7.298 ; 7.616 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 7.334 ; 6.906 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 8.058 ; 7.466 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 4.904 ; Fall       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                   ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 3.776 ;       ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 4.179 ; 4.187 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 4.250 ; 4.268 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 4.290 ; 4.303 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 4.320 ; 4.338 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 4.496 ; 4.503 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 4.617 ; 4.722 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 4.614 ; 4.717 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 5.581 ; 5.788 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 4.345 ; 4.301 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 6.288 ; 6.965 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 4.207 ; 4.221 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 4.188 ; 4.202 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 4.186 ; 4.188 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 4.185 ; 4.187 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 4.190 ; 4.192 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 4.179 ; 4.191 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 5.559 ; 5.977 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 4.359 ; 4.313 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 4.194 ; 4.208 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 4.204 ; 4.206 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 4.296 ; 4.315 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 4.300 ; 4.318 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 4.296 ; 4.308 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 5.870 ; 6.398 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 4.309 ; 4.327 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 5.684 ; 5.997 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 5.739 ; 5.378 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 6.345 ; 5.847 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 3.610 ; Fall       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+


----------------------------------------------
; Slow 1100mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                                                                                          ;
+------------+-----------------+--------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                           ; Note ;
+------------+-----------------+--------------------------------------------------------------------------------------+------+
; 10.4 MHz   ; 10.4 MHz        ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;      ;
; 63.42 MHz  ; 63.42 MHz       ; clock_50_3                                                                           ;      ;
; 204.58 MHz ; 204.58 MHz      ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ;      ;
+------------+-----------------+--------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Setup Summary                                                                             ;
+--------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------+---------+---------------+
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; -92.196 ; -3753.175     ;
; clock_50_3                                                                           ; 0.601   ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 828.445 ; 0.000         ;
+--------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Hold Summary                                                                             ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; clock_50_3                                                                           ; -1.001 ; -1.001        ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.243  ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 0.384  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------+
; Slow 1100mV 0C Model Recovery Summary ;
+------------+--------+-----------------+
; Clock      ; Slack  ; End Point TNS   ;
+------------+--------+-----------------+
; clock_50_3 ; 17.618 ; 0.000           ;
+------------+--------+-----------------+


+--------------------------------------+
; Slow 1100mV 0C Model Removal Summary ;
+------------+-------+-----------------+
; Clock      ; Slack ; End Point TNS   ;
+------------+-------+-----------------+
; clock_50_3 ; 1.184 ; 0.000           ;
+------------+-------+-----------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary                                                               ;
+--------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------+---------+---------------+
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; 0.617   ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; 1.666   ; 0.000         ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 2.278   ; 0.000         ;
; clock_50_3                                                                           ; 9.200   ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 415.887 ; 0.000         ;
+--------------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                    ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------------------------------+
; SW[*]     ; clock_50_3 ; 7.118 ; 7.174 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[9]    ; clock_50_3 ; 7.118 ; 7.174 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                    ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------------------------------+
; SW[*]     ; clock_50_3 ; -2.560 ; -2.833 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[9]    ; clock_50_3 ; -2.560 ; -2.833 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                           ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 4.985 ;       ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 7.746 ; 8.587 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 5.503 ; 5.496 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 5.539 ; 5.527 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 5.571 ; 5.563 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 5.737 ; 5.732 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 5.902 ; 6.003 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 5.900 ; 6.000 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 6.984 ; 7.205 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 5.580 ; 5.530 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 7.746 ; 8.587 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 5.451 ; 5.437 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 5.434 ; 5.420 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 5.428 ; 5.408 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 5.430 ; 5.412 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 5.433 ; 5.413 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 5.424 ; 5.409 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 6.915 ; 7.433 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 5.594 ; 5.542 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 5.441 ; 5.427 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 5.446 ; 5.425 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 5.549 ; 5.543 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 5.551 ; 5.544 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 5.545 ; 5.533 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 7.266 ; 7.894 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 5.558 ; 5.553 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 7.055 ; 7.392 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 7.117 ; 6.691 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 7.821 ; 7.221 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 4.755 ; Fall       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                   ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 3.706 ;       ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 4.076 ; 4.062 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 4.155 ; 4.151 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 4.191 ; 4.182 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 4.222 ; 4.217 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 4.366 ; 4.361 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 4.497 ; 4.582 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 4.495 ; 4.580 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 5.387 ; 5.633 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 4.213 ; 4.169 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 6.064 ; 6.741 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 4.102 ; 4.091 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 4.084 ; 4.074 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 4.079 ; 4.062 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 4.080 ; 4.064 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 4.084 ; 4.067 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 4.076 ; 4.064 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 5.356 ; 5.783 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 4.225 ; 4.180 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 4.091 ; 4.081 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 4.097 ; 4.080 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 4.201 ; 4.198 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 4.202 ; 4.198 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 4.196 ; 4.186 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 5.683 ; 6.204 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 4.210 ; 4.207 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 5.484 ; 5.808 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 5.555 ; 5.197 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 6.147 ; 5.644 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 3.489 ; Fall       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+


---------------------------------------------
; Slow 1100mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Setup Summary                                                                            ;
+--------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------+---------+---------------+
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; -41.354 ; -1473.202     ;
; clock_50_3                                                                           ; 2.973   ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 830.292 ; 0.000         ;
+--------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Hold Summary                                                                            ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; clock_50_3                                                                           ; -0.631 ; -0.631        ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.087  ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 0.199  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------+
; Fast 1100mV 85C Model Recovery Summary ;
+------------+--------+------------------+
; Clock      ; Slack  ; End Point TNS    ;
+------------+--------+------------------+
; clock_50_3 ; 18.726 ; 0.000            ;
+------------+--------+------------------+


+---------------------------------------+
; Fast 1100mV 85C Model Removal Summary ;
+------------+-------+------------------+
; Clock      ; Slack ; End Point TNS    ;
+------------+-------+------------------+
; clock_50_3 ; 0.579 ; 0.000            ;
+------------+-------+------------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary                                                              ;
+--------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------+---------+---------------+
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; 0.617   ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; 1.666   ; 0.000         ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 2.635   ; 0.000         ;
; clock_50_3                                                                           ; 9.405   ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 416.238 ; 0.000         ;
+--------------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                    ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------------------------------+
; SW[*]     ; clock_50_3 ; 3.679 ; 3.801 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[9]    ; clock_50_3 ; 3.679 ; 3.801 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                    ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------------------------------+
; SW[*]     ; clock_50_3 ; -1.511 ; -1.675 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[9]    ; clock_50_3 ; -1.511 ; -1.675 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                           ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 3.089 ;       ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 4.817 ; 5.563 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 3.291 ; 3.314 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 3.336 ; 3.353 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 3.351 ; 3.375 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 3.452 ; 3.488 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 3.559 ; 3.687 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 3.563 ; 3.689 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 4.159 ; 4.411 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 3.343 ; 3.340 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 4.817 ; 5.563 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 3.283 ; 3.301 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 3.262 ; 3.278 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 3.258 ; 3.267 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 3.254 ; 3.263 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 3.260 ; 3.269 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 3.266 ; 3.282 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 4.257 ; 4.735 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 3.352 ; 3.349 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 3.268 ; 3.285 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 3.278 ; 3.287 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 3.334 ; 3.358 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 3.335 ; 3.358 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 3.337 ; 3.354 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 4.473 ; 5.037 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 3.342 ; 3.366 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 4.333 ; 4.680 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 4.512 ; 4.115 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 5.001 ; 4.453 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 3.009 ; Fall       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                   ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 2.478 ;       ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 2.616 ; 2.625 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 2.654 ; 2.678 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 2.700 ; 2.717 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 2.712 ; 2.736 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 2.803 ; 2.837 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 2.886 ; 2.997 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 2.890 ; 2.999 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 3.385 ; 3.640 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 2.698 ; 2.696 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 3.970 ; 4.586 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 2.644 ; 2.662 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 2.626 ; 2.642 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 2.619 ; 2.628 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 2.616 ; 2.625 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 2.624 ; 2.633 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 2.628 ; 2.644 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 3.487 ; 3.891 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 2.704 ; 2.703 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 2.631 ; 2.647 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 2.639 ; 2.649 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 2.698 ; 2.722 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 2.698 ; 2.721 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 2.700 ; 2.718 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 3.694 ; 4.173 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 2.707 ; 2.731 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 3.556 ; 3.879 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 3.721 ; 3.379 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 4.143 ; 3.674 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 2.400 ; Fall       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+


----------------------------------------------
; Fast 1100mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Setup Summary                                                                             ;
+--------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------+---------+---------------+
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; -38.632 ; -1327.405     ;
; clock_50_3                                                                           ; 3.591   ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 830.620 ; 0.000         ;
+--------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Hold Summary                                                                             ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; clock_50_3                                                                           ; -0.801 ; -0.875        ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.042  ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 0.179  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------+
; Fast 1100mV 0C Model Recovery Summary ;
+------------+--------+-----------------+
; Clock      ; Slack  ; End Point TNS   ;
+------------+--------+-----------------+
; clock_50_3 ; 18.838 ; 0.000           ;
+------------+--------+-----------------+


+--------------------------------------+
; Fast 1100mV 0C Model Removal Summary ;
+------------+-------+-----------------+
; Clock      ; Slack ; End Point TNS   ;
+------------+-------+-----------------+
; clock_50_3 ; 0.528 ; 0.000           ;
+------------+-------+-----------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary                                                               ;
+--------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------+---------+---------------+
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; 0.617   ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; 1.666   ; 0.000         ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 2.629   ; 0.000         ;
; clock_50_3                                                                           ; 9.407   ; 0.000         ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 416.230 ; 0.000         ;
+--------------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                    ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------------------------------+
; SW[*]     ; clock_50_3 ; 3.520 ; 3.650 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[9]    ; clock_50_3 ; 3.520 ; 3.650 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                    ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------------------------------+
; SW[*]     ; clock_50_3 ; -1.473 ; -1.652 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[9]    ; clock_50_3 ; -1.473 ; -1.652 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                           ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 2.823 ;       ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 4.361 ; 4.961 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 2.994 ; 3.006 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 3.038 ; 3.047 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 3.054 ; 3.066 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 3.134 ; 3.163 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 3.234 ; 3.332 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 3.237 ; 3.334 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 3.754 ; 3.976 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 3.029 ; 3.025 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 4.361 ; 4.961 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 2.982 ; 2.991 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 2.963 ; 2.971 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 2.959 ; 2.960 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 2.955 ; 2.956 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 2.962 ; 2.963 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 2.965 ; 2.973 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 3.851 ; 4.235 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 3.035 ; 3.032 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 2.970 ; 2.978 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 2.978 ; 2.979 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 3.040 ; 3.052 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 3.039 ; 3.051 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 3.037 ; 3.046 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 4.060 ; 4.511 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 3.048 ; 3.060 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 3.918 ; 4.202 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 4.044 ; 3.728 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 4.477 ; 4.036 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 2.734 ; Fall       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                   ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 2.228 ;       ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 2.337 ; 2.338 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 2.379 ; 2.391 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 2.422 ; 2.431 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 2.436 ; 2.450 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 2.508 ; 2.534 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 2.584 ; 2.668 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 2.589 ; 2.671 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 3.018 ; 3.240 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 2.405 ; 2.403 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 3.555 ; 4.047 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 2.365 ; 2.374 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 2.346 ; 2.354 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 2.341 ; 2.343 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 2.337 ; 2.338 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 2.345 ; 2.346 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 2.348 ; 2.356 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 3.116 ; 3.439 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 2.410 ; 2.408 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 2.352 ; 2.360 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 2.362 ; 2.363 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 2.423 ; 2.436 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 2.423 ; 2.436 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 2.422 ; 2.431 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 3.314 ; 3.695 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 2.431 ; 2.444 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 3.177 ; 3.441 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 3.294 ; 3.024 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 3.667 ; 3.291 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 2.142 ; Fall       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+


---------------------------------------------
; Fast 1100mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                   ;
+---------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                                                 ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                      ; -92.196   ; -1.001 ; 17.560   ; 0.528   ; 0.617               ;
;  clock_50_3                                                                           ; 0.397     ; -1.001 ; 17.560   ; 0.528   ; 9.200               ;
;  inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; N/A       ; N/A    ; N/A      ; N/A     ; 1.666               ;
;  inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 828.351   ; 0.179  ; N/A      ; N/A     ; 415.887             ;
;  inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; -92.196   ; 0.042  ; N/A      ; N/A     ; 2.278               ;
;  inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; N/A       ; N/A    ; N/A      ; N/A     ; 0.617               ;
; Design-wide TNS                                                                       ; -3753.175 ; -1.001 ; 0.0      ; 0.0     ; 0.0                 ;
;  clock_50_3                                                                           ; 0.000     ; -1.001 ; 0.000    ; 0.000   ; 0.000               ;
;  inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; -3753.175 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                    ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------------------------------+
; SW[*]     ; clock_50_3 ; 7.208 ; 7.185 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[9]    ; clock_50_3 ; 7.208 ; 7.185 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                    ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------------------------------+
; SW[*]     ; clock_50_3 ; -1.473 ; -1.652 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[9]    ; clock_50_3 ; -1.473 ; -1.652 ; Rise       ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                           ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 5.078 ;       ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 8.015 ; 8.855 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 5.628 ; 5.643 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 5.668 ; 5.678 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 5.698 ; 5.713 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 5.898 ; 5.905 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 6.055 ; 6.178 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 6.051 ; 6.172 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 7.227 ; 7.393 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 5.744 ; 5.692 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 8.015 ; 8.855 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 5.586 ; 5.597 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 5.566 ; 5.578 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 5.564 ; 5.563 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 5.564 ; 5.564 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 5.569 ; 5.568 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 5.555 ; 5.565 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 7.162 ; 7.667 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 5.759 ; 5.706 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 5.573 ; 5.584 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 5.583 ; 5.582 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 5.674 ; 5.690 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 5.677 ; 5.693 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 5.674 ; 5.684 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 7.492 ; 8.127 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 5.686 ; 5.702 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 7.298 ; 7.616 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 7.334 ; 6.906 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 8.058 ; 7.466 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 4.904 ; Fall       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                   ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 2.228 ;       ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 2.337 ; 2.338 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 2.379 ; 2.391 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 2.422 ; 2.431 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 2.436 ; 2.450 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 2.508 ; 2.534 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 2.584 ; 2.668 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 2.589 ; 2.671 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 3.018 ; 3.240 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 2.405 ; 2.403 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 3.555 ; 4.047 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 2.365 ; 2.374 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 2.346 ; 2.354 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 2.341 ; 2.343 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 2.337 ; 2.338 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 2.345 ; 2.346 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 2.348 ; 2.356 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 3.116 ; 3.439 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 2.410 ; 2.408 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 2.352 ; 2.360 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 2.362 ; 2.363 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 2.423 ; 2.436 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 2.423 ; 2.436 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 2.422 ; 2.431 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 3.314 ; 3.695 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 2.431 ; 2.444 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 3.177 ; 3.441 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 3.294 ; 3.024 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 3.667 ; 3.291 ; Rise       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 2.142 ; Fall       ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HDMI_TX_CLK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_DE    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_HS    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_VS    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[23] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[22] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[21] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[20] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[19] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[18] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[17] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[16] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; CLOCK_125_p    ; LVDS         ; 2000 ps         ; 2000 ps         ;
; CLOCK_50_B5B   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50_B6A   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50_B8A   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HDMI_TX_INT    ; 1.2 V        ; 960 ps          ; 960 ps          ;
; SW[8]          ; 1.2 V        ; 960 ps          ; 960 ps          ;
; SW[7]          ; 1.2 V        ; 960 ps          ; 960 ps          ;
; SW[6]          ; 1.2 V        ; 960 ps          ; 960 ps          ;
; SW[5]          ; 1.2 V        ; 960 ps          ; 960 ps          ;
; SW[4]          ; 1.2 V        ; 960 ps          ; 960 ps          ;
; SW[3]          ; 1.2 V        ; 960 ps          ; 960 ps          ;
; SW[2]          ; 1.2 V        ; 960 ps          ; 960 ps          ;
; SW[1]          ; 1.2 V        ; 960 ps          ; 960 ps          ;
; SW[0]          ; 1.2 V        ; 960 ps          ; 960 ps          ;
; CLOCK_50_B7A   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]          ; 1.2 V        ; 960 ps          ; 960 ps          ;
; CPU_RESET_n    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_125_p(n) ; LVDS         ; 2000 ps         ; 2000 ps         ;
+----------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HDMI_TX_CLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_DE    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_HS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_VS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.43e-07 V                   ; 3.09 V              ; -0.253 V            ; 0.06 V                               ; 0.352 V                              ; 3.75e-10 s                  ; 1.41e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.43e-07 V                  ; 3.09 V             ; -0.253 V           ; 0.06 V                              ; 0.352 V                             ; 3.75e-10 s                 ; 1.41e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.72e-07 V                   ; 3.12 V              ; -0.311 V            ; 0.107 V                              ; 0.411 V                              ; 4.14e-10 s                  ; 1.43e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.72e-07 V                  ; 3.12 V             ; -0.311 V           ; 0.107 V                             ; 0.411 V                             ; 4.14e-10 s                 ; 1.43e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.72e-07 V                   ; 3.12 V              ; -0.311 V            ; 0.107 V                              ; 0.411 V                              ; 4.14e-10 s                  ; 1.43e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.72e-07 V                  ; 3.12 V             ; -0.311 V           ; 0.107 V                             ; 0.411 V                             ; 4.14e-10 s                 ; 1.43e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.43e-07 V                   ; 3.09 V              ; -0.253 V            ; 0.06 V                               ; 0.352 V                              ; 3.75e-10 s                  ; 1.41e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.43e-07 V                  ; 3.09 V             ; -0.253 V           ; 0.06 V                              ; 0.352 V                             ; 3.75e-10 s                 ; 1.41e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.72e-07 V                   ; 3.12 V              ; -0.311 V            ; 0.107 V                              ; 0.411 V                              ; 4.14e-10 s                  ; 1.43e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.72e-07 V                  ; 3.12 V             ; -0.311 V           ; 0.107 V                             ; 0.411 V                             ; 4.14e-10 s                 ; 1.43e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.43e-07 V                   ; 3.09 V              ; -0.253 V            ; 0.06 V                               ; 0.352 V                              ; 3.75e-10 s                  ; 1.41e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.43e-07 V                  ; 3.09 V             ; -0.253 V           ; 0.06 V                              ; 0.352 V                             ; 3.75e-10 s                 ; 1.41e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.43e-07 V                   ; 3.09 V              ; -0.253 V            ; 0.06 V                               ; 0.352 V                              ; 3.75e-10 s                  ; 1.41e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.43e-07 V                  ; 3.09 V             ; -0.253 V           ; 0.06 V                              ; 0.352 V                             ; 3.75e-10 s                 ; 1.41e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.43e-07 V                   ; 3.09 V              ; -0.253 V            ; 0.06 V                               ; 0.352 V                              ; 3.75e-10 s                  ; 1.41e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.43e-07 V                  ; 3.09 V             ; -0.253 V           ; 0.06 V                              ; 0.352 V                             ; 3.75e-10 s                 ; 1.41e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.72e-07 V                   ; 3.12 V              ; -0.311 V            ; 0.107 V                              ; 0.411 V                              ; 4.14e-10 s                  ; 1.43e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.72e-07 V                  ; 3.12 V             ; -0.311 V           ; 0.107 V                             ; 0.411 V                             ; 4.14e-10 s                 ; 1.43e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.72e-07 V                   ; 3.12 V              ; -0.311 V            ; 0.107 V                              ; 0.411 V                              ; 4.14e-10 s                  ; 1.43e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.72e-07 V                  ; 3.12 V             ; -0.311 V           ; 0.107 V                             ; 0.411 V                             ; 4.14e-10 s                 ; 1.43e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.43e-07 V                   ; 3.09 V              ; -0.253 V            ; 0.06 V                               ; 0.352 V                              ; 3.75e-10 s                  ; 1.41e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.43e-07 V                  ; 3.09 V             ; -0.253 V           ; 0.06 V                              ; 0.352 V                             ; 3.75e-10 s                 ; 1.41e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.72e-07 V                   ; 3.12 V              ; -0.311 V            ; 0.107 V                              ; 0.411 V                              ; 4.14e-10 s                  ; 1.43e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.72e-07 V                  ; 3.12 V             ; -0.311 V           ; 0.107 V                             ; 0.411 V                             ; 4.14e-10 s                 ; 1.43e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HDMI_TX_CLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_DE    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_HS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_VS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.1e-05 V                    ; 3.09 V              ; -0.197 V            ; 0.044 V                              ; 0.302 V                              ; 4.12e-10 s                  ; 1.77e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.1e-05 V                   ; 3.09 V             ; -0.197 V           ; 0.044 V                             ; 0.302 V                             ; 4.12e-10 s                 ; 1.77e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.3e-05 V                    ; 3.1 V               ; -0.244 V            ; 0.049 V                              ; 0.373 V                              ; 4.38e-10 s                  ; 1.79e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.3e-05 V                   ; 3.1 V              ; -0.244 V           ; 0.049 V                             ; 0.373 V                             ; 4.38e-10 s                 ; 1.79e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.3e-05 V                    ; 3.1 V               ; -0.244 V            ; 0.049 V                              ; 0.373 V                              ; 4.38e-10 s                  ; 1.79e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.3e-05 V                   ; 3.1 V              ; -0.244 V           ; 0.049 V                             ; 0.373 V                             ; 4.38e-10 s                 ; 1.79e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.1e-05 V                    ; 3.09 V              ; -0.197 V            ; 0.044 V                              ; 0.302 V                              ; 4.12e-10 s                  ; 1.77e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.1e-05 V                   ; 3.09 V             ; -0.197 V           ; 0.044 V                             ; 0.302 V                             ; 4.12e-10 s                 ; 1.77e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.3e-05 V                    ; 3.1 V               ; -0.244 V            ; 0.049 V                              ; 0.373 V                              ; 4.38e-10 s                  ; 1.79e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.3e-05 V                   ; 3.1 V              ; -0.244 V           ; 0.049 V                             ; 0.373 V                             ; 4.38e-10 s                 ; 1.79e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.1e-05 V                    ; 3.09 V              ; -0.197 V            ; 0.044 V                              ; 0.302 V                              ; 4.12e-10 s                  ; 1.77e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.1e-05 V                   ; 3.09 V             ; -0.197 V           ; 0.044 V                             ; 0.302 V                             ; 4.12e-10 s                 ; 1.77e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.1e-05 V                    ; 3.09 V              ; -0.197 V            ; 0.044 V                              ; 0.302 V                              ; 4.12e-10 s                  ; 1.77e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.1e-05 V                   ; 3.09 V             ; -0.197 V           ; 0.044 V                             ; 0.302 V                             ; 4.12e-10 s                 ; 1.77e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.1e-05 V                    ; 3.09 V              ; -0.197 V            ; 0.044 V                              ; 0.302 V                              ; 4.12e-10 s                  ; 1.77e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.1e-05 V                   ; 3.09 V             ; -0.197 V           ; 0.044 V                             ; 0.302 V                             ; 4.12e-10 s                 ; 1.77e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.3e-05 V                    ; 3.1 V               ; -0.244 V            ; 0.049 V                              ; 0.373 V                              ; 4.38e-10 s                  ; 1.79e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.3e-05 V                   ; 3.1 V              ; -0.244 V           ; 0.049 V                             ; 0.373 V                             ; 4.38e-10 s                 ; 1.79e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.3e-05 V                    ; 3.1 V               ; -0.244 V            ; 0.049 V                              ; 0.373 V                              ; 4.38e-10 s                  ; 1.79e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.3e-05 V                   ; 3.1 V              ; -0.244 V           ; 0.049 V                             ; 0.373 V                             ; 4.38e-10 s                 ; 1.79e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.1e-05 V                    ; 3.09 V              ; -0.197 V            ; 0.044 V                              ; 0.302 V                              ; 4.12e-10 s                  ; 1.77e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.1e-05 V                   ; 3.09 V             ; -0.197 V           ; 0.044 V                             ; 0.302 V                             ; 4.12e-10 s                 ; 1.77e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.3e-05 V                    ; 3.1 V               ; -0.244 V            ; 0.049 V                              ; 0.373 V                              ; 4.38e-10 s                  ; 1.79e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.3e-05 V                   ; 3.1 V              ; -0.244 V           ; 0.049 V                             ; 0.373 V                             ; 4.38e-10 s                 ; 1.79e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HDMI_TX_CLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_DE    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_HS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_VS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.25e-06 V                   ; 3.66 V              ; -0.678 V            ; 0.054 V                              ; 0.645 V                              ; 2.93e-10 s                  ; 1.39e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.25e-06 V                  ; 3.66 V             ; -0.678 V           ; 0.054 V                             ; 0.645 V                             ; 2.93e-10 s                 ; 1.39e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.99e-06 V                   ; 3.69 V              ; -0.62 V             ; 0.102 V                              ; 0.737 V                              ; 3.28e-10 s                  ; 1.4e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.99e-06 V                  ; 3.69 V             ; -0.62 V            ; 0.102 V                             ; 0.737 V                             ; 3.28e-10 s                 ; 1.4e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.99e-06 V                   ; 3.69 V              ; -0.62 V             ; 0.102 V                              ; 0.737 V                              ; 3.28e-10 s                  ; 1.4e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.99e-06 V                  ; 3.69 V             ; -0.62 V            ; 0.102 V                             ; 0.737 V                             ; 3.28e-10 s                 ; 1.4e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.25e-06 V                   ; 3.66 V              ; -0.678 V            ; 0.054 V                              ; 0.645 V                              ; 2.93e-10 s                  ; 1.39e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.25e-06 V                  ; 3.66 V             ; -0.678 V           ; 0.054 V                             ; 0.645 V                             ; 2.93e-10 s                 ; 1.39e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.99e-06 V                   ; 3.69 V              ; -0.62 V             ; 0.102 V                              ; 0.737 V                              ; 3.28e-10 s                  ; 1.4e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.99e-06 V                  ; 3.69 V             ; -0.62 V            ; 0.102 V                             ; 0.737 V                             ; 3.28e-10 s                 ; 1.4e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.25e-06 V                   ; 3.66 V              ; -0.678 V            ; 0.054 V                              ; 0.645 V                              ; 2.93e-10 s                  ; 1.39e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.25e-06 V                  ; 3.66 V             ; -0.678 V           ; 0.054 V                             ; 0.645 V                             ; 2.93e-10 s                 ; 1.39e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.25e-06 V                   ; 3.66 V              ; -0.678 V            ; 0.054 V                              ; 0.645 V                              ; 2.93e-10 s                  ; 1.39e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.25e-06 V                  ; 3.66 V             ; -0.678 V           ; 0.054 V                             ; 0.645 V                             ; 2.93e-10 s                 ; 1.39e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.25e-06 V                   ; 3.66 V              ; -0.678 V            ; 0.054 V                              ; 0.645 V                              ; 2.93e-10 s                  ; 1.39e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.25e-06 V                  ; 3.66 V             ; -0.678 V           ; 0.054 V                             ; 0.645 V                             ; 2.93e-10 s                 ; 1.39e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.99e-06 V                   ; 3.69 V              ; -0.62 V             ; 0.102 V                              ; 0.737 V                              ; 3.28e-10 s                  ; 1.4e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.99e-06 V                  ; 3.69 V             ; -0.62 V            ; 0.102 V                             ; 0.737 V                             ; 3.28e-10 s                 ; 1.4e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.99e-06 V                   ; 3.69 V              ; -0.62 V             ; 0.102 V                              ; 0.737 V                              ; 3.28e-10 s                  ; 1.4e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.99e-06 V                  ; 3.69 V             ; -0.62 V            ; 0.102 V                             ; 0.737 V                             ; 3.28e-10 s                 ; 1.4e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.25e-06 V                   ; 3.66 V              ; -0.678 V            ; 0.054 V                              ; 0.645 V                              ; 2.93e-10 s                  ; 1.39e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.25e-06 V                  ; 3.66 V             ; -0.678 V           ; 0.054 V                             ; 0.645 V                             ; 2.93e-10 s                 ; 1.39e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.99e-06 V                   ; 3.69 V              ; -0.62 V             ; 0.102 V                              ; 0.737 V                              ; 3.28e-10 s                  ; 1.4e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.99e-06 V                  ; 3.69 V             ; -0.62 V            ; 0.102 V                             ; 0.737 V                             ; 3.28e-10 s                 ; 1.4e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HDMI_TX_CLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_DE    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_HS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_VS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000167 V                   ; 3.64 V              ; -0.324 V            ; 0.026 V                              ; 0.457 V                              ; 3.69e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000167 V                  ; 3.64 V             ; -0.324 V           ; 0.026 V                             ; 0.457 V                             ; 3.69e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000198 V                   ; 3.65 V              ; -0.415 V            ; 0.039 V                              ; 0.553 V                              ; 4.01e-10 s                  ; 1.77e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000198 V                  ; 3.65 V             ; -0.415 V           ; 0.039 V                             ; 0.553 V                             ; 4.01e-10 s                 ; 1.77e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000198 V                   ; 3.65 V              ; -0.415 V            ; 0.039 V                              ; 0.553 V                              ; 4.01e-10 s                  ; 1.77e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000198 V                  ; 3.65 V             ; -0.415 V           ; 0.039 V                             ; 0.553 V                             ; 4.01e-10 s                 ; 1.77e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000167 V                   ; 3.64 V              ; -0.324 V            ; 0.026 V                              ; 0.457 V                              ; 3.69e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000167 V                  ; 3.64 V             ; -0.324 V           ; 0.026 V                             ; 0.457 V                             ; 3.69e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000198 V                   ; 3.65 V              ; -0.415 V            ; 0.039 V                              ; 0.553 V                              ; 4.01e-10 s                  ; 1.77e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000198 V                  ; 3.65 V             ; -0.415 V           ; 0.039 V                             ; 0.553 V                             ; 4.01e-10 s                 ; 1.77e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000167 V                   ; 3.64 V              ; -0.324 V            ; 0.026 V                              ; 0.457 V                              ; 3.69e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000167 V                  ; 3.64 V             ; -0.324 V           ; 0.026 V                             ; 0.457 V                             ; 3.69e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000167 V                   ; 3.64 V              ; -0.324 V            ; 0.026 V                              ; 0.457 V                              ; 3.69e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000167 V                  ; 3.64 V             ; -0.324 V           ; 0.026 V                             ; 0.457 V                             ; 3.69e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000167 V                   ; 3.64 V              ; -0.324 V            ; 0.026 V                              ; 0.457 V                              ; 3.69e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000167 V                  ; 3.64 V             ; -0.324 V           ; 0.026 V                             ; 0.457 V                             ; 3.69e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000198 V                   ; 3.65 V              ; -0.415 V            ; 0.039 V                              ; 0.553 V                              ; 4.01e-10 s                  ; 1.77e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000198 V                  ; 3.65 V             ; -0.415 V           ; 0.039 V                             ; 0.553 V                             ; 4.01e-10 s                 ; 1.77e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000198 V                   ; 3.65 V              ; -0.415 V            ; 0.039 V                              ; 0.553 V                              ; 4.01e-10 s                  ; 1.77e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000198 V                  ; 3.65 V             ; -0.415 V           ; 0.039 V                             ; 0.553 V                             ; 4.01e-10 s                 ; 1.77e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000167 V                   ; 3.64 V              ; -0.324 V            ; 0.026 V                              ; 0.457 V                              ; 3.69e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000167 V                  ; 3.64 V             ; -0.324 V           ; 0.026 V                             ; 0.457 V                             ; 3.69e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000198 V                   ; 3.65 V              ; -0.415 V            ; 0.039 V                              ; 0.553 V                              ; 4.01e-10 s                  ; 1.77e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000198 V                  ; 3.65 V             ; -0.415 V           ; 0.039 V                             ; 0.553 V                             ; 4.01e-10 s                 ; 1.77e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                           ; To Clock                                                                             ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; clock_50_3                                                                           ; clock_50_3                                                                           ; 1816303      ; 0        ; 0        ; 0        ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; clock_50_3                                                                           ; 68           ; 0        ; 0        ; 0        ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 157          ; 0        ; 0        ; 0        ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; > 2147483647 ; 0        ; 0        ; 0        ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; > 2147483647 ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                           ; To Clock                                                                             ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; clock_50_3                                                                           ; clock_50_3                                                                           ; 1816303      ; 0        ; 0        ; 0        ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; clock_50_3                                                                           ; 68           ; 0        ; 0        ; 0        ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 157          ; 0        ; 0        ; 0        ;
; inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; > 2147483647 ; 0        ; 0        ; 0        ;
; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; > 2147483647 ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Recovery Transfers                                                  ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clock_50_3 ; clock_50_3 ; 11       ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Removal Transfers                                                   ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clock_50_3 ; clock_50_3 ; 11       ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 6     ; 6    ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Thu Nov 15 15:22:53 2018
Info: Command: quartus_sta C5G_HDMI_VPG -c C5G_HDMI_VPG
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 26 combinational loops as latches.
Info (332104): Reading SDC File: 'C5G_HDMI_VPG.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 5 -duty_cycle 50.00 -name {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
    Info (332110): create_generated_clock -source {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[1]} {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[1]}
    Info (332110): create_generated_clock -source {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[2]} {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[2]}
    Info (332110): create_generated_clock -source {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[3]} {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[3]}
    Info (332110): create_generated_clock -source {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[4]} {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[4]}
    Info (332110): create_generated_clock -source {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[5]} {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[5]}
    Info (332110): create_generated_clock -source {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[6]} {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[6]}
    Info (332110): create_generated_clock -source {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[7]} {inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[7]}
    Info (332110): create_generated_clock -source {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[1]} {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[1]}
    Info (332110): create_generated_clock -source {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[2]} {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[2]}
    Info (332110): create_generated_clock -source {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[3]} {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[3]}
    Info (332110): create_generated_clock -source {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[4]} {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[4]}
    Info (332110): create_generated_clock -source {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[5]} {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[5]}
    Info (332110): create_generated_clock -source {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[6]} {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[6]}
    Info (332110): create_generated_clock -source {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[7]} {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[7]}
    Info (332110): create_generated_clock -source {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 250 -duty_cycle 50.00 -name {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -88.344
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -88.344     -3616.247 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.397         0.000 clock_50_3 
    Info (332119):   828.351         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is -0.955
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.955        -0.955 clock_50_3 
    Info (332119):     0.213         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.400         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case recovery slack is 17.560
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.560         0.000 clock_50_3 
Info (332146): Worst-case removal slack is 1.246
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.246         0.000 clock_50_3 
Info (332146): Worst-case minimum pulse width slack is 0.617
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.617         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] 
    Info (332119):     1.666         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     2.373         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     9.346         0.000 clock_50_3 
    Info (332119):   415.992         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CGXFC5C6F27C7 are preliminary
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -92.196
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -92.196     -3753.175 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.601         0.000 clock_50_3 
    Info (332119):   828.445         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is -1.001
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.001        -1.001 clock_50_3 
    Info (332119):     0.243         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.384         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case recovery slack is 17.618
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.618         0.000 clock_50_3 
Info (332146): Worst-case removal slack is 1.184
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.184         0.000 clock_50_3 
Info (332146): Worst-case minimum pulse width slack is 0.617
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.617         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] 
    Info (332119):     1.666         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     2.278         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     9.200         0.000 clock_50_3 
    Info (332119):   415.887         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CGXFC5C6F27C7 are preliminary
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -41.354
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -41.354     -1473.202 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     2.973         0.000 clock_50_3 
    Info (332119):   830.292         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is -0.631
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.631        -0.631 clock_50_3 
    Info (332119):     0.087         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.199         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case recovery slack is 18.726
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.726         0.000 clock_50_3 
Info (332146): Worst-case removal slack is 0.579
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.579         0.000 clock_50_3 
Info (332146): Worst-case minimum pulse width slack is 0.617
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.617         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] 
    Info (332119):     1.666         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     2.635         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     9.405         0.000 clock_50_3 
    Info (332119):   416.238         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info: Analyzing Fast 1100mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -38.632
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -38.632     -1327.405 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     3.591         0.000 clock_50_3 
    Info (332119):   830.620         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is -0.801
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.801        -0.875 clock_50_3 
    Info (332119):     0.042         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.179         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case recovery slack is 18.838
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.838         0.000 clock_50_3 
Info (332146): Worst-case removal slack is 0.528
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.528         0.000 clock_50_3 
Info (332146): Worst-case minimum pulse width slack is 0.617
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.617         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] 
    Info (332119):     1.666         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     2.629         0.000 inst|u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     9.407         0.000 clock_50_3 
    Info (332119):   416.230         0.000 inst|u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 1248 megabytes
    Info: Processing ended: Thu Nov 15 15:23:14 2018
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:34


