
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/priyansh/Downloads/CS683/Tracefiles/Project/483.xalancbmk-716B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000002 cycles: 2500059 heartbeat IPC: 3.99991 cumulative IPC: 3.99991 (Simulation time: 0 hr 0 min 12 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5000059 heartbeat IPC: 4 cumulative IPC: 3.99995 (Simulation time: 0 hr 0 min 25 sec) 

Warmup complete CPU 0 instructions: 25000002 cycles: 6250059 (Simulation time: 0 hr 0 min 31 sec) 

Heartbeat CPU 0 instructions: 30000001 cycles: 9106867 heartbeat IPC: 2.43498 cumulative IPC: 1.7502 (Simulation time: 0 hr 0 min 41 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 15816444 heartbeat IPC: 1.49041 cumulative IPC: 1.56799 (Simulation time: 0 hr 1 min 3 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 27088939 heartbeat IPC: 0.887115 cumulative IPC: 1.19968 (Simulation time: 0 hr 1 min 24 sec) 
Finished CPU 0 instructions: 25000003 cycles: 20838881 cumulative IPC: 1.19968 (Simulation time: 0 hr 1 min 24 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.19968 instructions: 25000003 cycles: 20838881
cpu0_DTLB TOTAL     ACCESS:    3904546  HIT:    3713732  MISS:     190814
cpu0_DTLB LOAD      ACCESS:    3001514  HIT:    2829693  MISS:     171821
cpu0_DTLB RFO       ACCESS:     903032  HIT:     884039  MISS:      18993
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 22.0696 cycles
cpu0_ITLB TOTAL     ACCESS:    1376993  HIT:    1363829  MISS:      13164
cpu0_ITLB LOAD      ACCESS:    1376993  HIT:    1363829  MISS:      13164
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 10.5401 cycles
cpu0_L1I TOTAL     ACCESS:     801128  HIT:     793288  MISS:       7840
cpu0_L1I LOAD      ACCESS:     801128  HIT:     793288  MISS:       7840
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 34.3032 cycles
cpu0_STLB TOTAL     ACCESS:     203978  HIT:     176956  MISS:      27022
cpu0_STLB LOAD      ACCESS:     184985  HIT:     170063  MISS:      14922
cpu0_STLB RFO       ACCESS:      18993  HIT:       6893  MISS:      12100
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 92.9595 cycles
cpu0_L1D TOTAL     ACCESS:    3948180  HIT:    3822580  MISS:     125600
cpu0_L1D LOAD      ACCESS:    2547034  HIT:    2446776  MISS:     100258
cpu0_L1D RFO       ACCESS:    1375868  HIT:    1352329  MISS:      23539
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      25278  HIT:      23475  MISS:       1803
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 111.076 cycles
cpu0_L2C TOTAL     ACCESS:     189323  HIT:     116608  MISS:      72715
cpu0_L2C LOAD      ACCESS:     108097  HIT:      58503  MISS:      49594
cpu0_L2C RFO       ACCESS:      23539  HIT:        551  MISS:      22988
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      55884  HIT:      55810  MISS:         74
cpu0_L2C TRANSLATION ACCESS:       1803  HIT:       1744  MISS:         59
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 175.214 cycles
LLC TOTAL     ACCESS:     123788  HIT:      69093  MISS:      54695
LLC LOAD      ACCESS:      49594  HIT:      14219  MISS:      35375
LLC RFO       ACCESS:      22988  HIT:       3719  MISS:      19269
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      51147  HIT:      51113  MISS:         34
LLC TRANSLATION ACCESS:         59  HIT:         42  MISS:         17
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 205.05 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       4669  ROW_BUFFER_MISS:      49984
 DBUS AVG_CONGESTED_CYCLE:    3.88812
 WQ ROW_BUFFER_HIT:       4196  ROW_BUFFER_MISS:      20271  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.3993% MPKI: 6.92572 Average ROB Occupancy at Mispredict: 45.2683
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00848
BRANCH_INDIRECT: 0.18056
BRANCH_CONDITIONAL: 5.59708
BRANCH_DIRECT_CALL: 0.014
BRANCH_INDIRECT_CALL: 0.22812
BRANCH_RETURN: 0.89748

