$date
	Tue Nov 19 00:04:22 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb $end
$var wire 4 ! sig_out [3:0] $end
$var wire 4 " sig_in [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ set $end
$scope module sci0 $end
$var wire 1 # clk $end
$var wire 4 % load_sig [3:0] $end
$var wire 1 $ set $end
$var wire 1 & t1 $end
$var wire 1 ' t2 $end
$var wire 4 ( out_sig [3:0] $end
$scope module ci0 $end
$var wire 1 # clk $end
$var wire 1 $ load $end
$var wire 4 ) load_sig [3:0] $end
$var wire 1 * t2 $end
$var wire 1 + t1 $end
$var wire 4 , out_sig [3:0] $end
$scope module aui0 $end
$var wire 1 # clk $end
$var wire 1 + nbit $end
$var wire 1 $ set $end
$var wire 1 - t2 $end
$var wire 1 . t1 $end
$var wire 1 * cout $end
$var reg 1 / carry $end
$scope module hai1 $end
$var wire 1 / b $end
$var wire 1 - c $end
$var wire 1 . s $end
$var wire 1 * a $end
$upscope $end
$upscope $end
$scope module sri0 $end
$var wire 1 + cin $end
$var wire 1 # clk $end
$var wire 1 * cout $end
$var wire 1 $ load $end
$var wire 4 0 load_sig [3:0] $end
$var wire 4 1 out_sig [3:0] $end
$var reg 4 2 r [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 2
bx 1
b1010 0
x/
x.
x-
bx ,
x+
x*
b1010 )
bx (
0'
1&
b1010 %
1$
0#
b1010 "
bx !
$end
#50
1-
0+
0.
1*
b1010 !
b1010 (
b1010 ,
b1010 1
b1010 2
1/
1#
#100
0#
0$
#150
0-
1+
1.
0*
b101 !
b101 (
b101 ,
b101 1
b101 2
1#
#200
0#
#250
1*
1+
1.
b1010 !
b1010 (
b1010 ,
b1010 1
b1010 2
0/
1#
#300
0#
#350
0+
0.
0*
b1101 !
b1101 (
b1101 ,
b1101 1
b1101 2
1#
#400
0#
#450
1+
1.
1*
b110 !
b110 (
b110 ,
b110 1
b110 2
1#
#500
0#
#550
0+
0.
0*
b1011 !
b1011 (
b1011 ,
b1011 1
b1011 2
1#
