{
	"lake" : {
		"edge0": {
			"from_signal": "lake.input",
			"to_signal": "mem1.write_0",
			"addr_gen_dim": 6,
			"addr_gen_max_range": 65536,
			"addr_gen_max_stride": 65536
		},
		"edge1": {
			"from_signal": "mem1.read_0",
			"to_signal": "mem0.read_write_0",
			"addr_gen_dim": 6,
			"addr_gen_max_range": 65536,
			"addr_gen_max_stride": 65536
		},
		"edge2": {
			"from_signal": "mem0.read_write_0",
			"to_signal": "mem2.write_0",
			"addr_gen_dim": 6,
			"addr_gen_max_range": 65536,
			"addr_gen_max_stride": 65536
		},
		"edge3": {
			"from_signal": "mem2.read_0",
			"to_signal": "lake.output",
			"addr_gen_dim": 6,
			"addr_gen_max_range": 65536,
			"addr_gen_max_stride": 65536
		}
	},
	"mem0" : {
		"capacity" : 512,
		"word_width" : 16,
		"num_read_ports" : 0,
		"read_port_width": 0,
		"num_write_ports" : 0,
		"write_port_width": 0,
		"num_read_write_ports" : 1,
		"read_write_port_width": 4,
		"num_banks" : 1,
		"chaining" : 1,
		"read_write_info_0" : {
			"latency" : 1,
			"consecutive_latency" : 0
		}
	},
	"mem1" : {
		"capacity" : 4,
                "word_width" : 16,
                "num_read_ports" : 1,
                "read_port_width": 4,
                "num_write_ports" : 1,
                "write_port_width": 1,
                "num_read_write_ports" : 0,
                "read_write_port_width": 0,
                "num_banks" : 1,
                "chaining" : 0,
                "read_info_0" : {
                        "latency" : 0,
                        "consecutive_latency" : 0
                },
		"write_info_0" : {
                        "latency" : 1,
                        "consecutive_latency" : 0,
                        "addr_gen_dim" : 4,
                        "addr_gen_max_range" : 65536,
                        "addr_gen_max_stride" : 65536
                }
	
	},
	"mem2" : {
                "capacity" : 4,
                "word_width" : 16,
                "num_read_ports" : 1,
                "read_port_width": 1,
                "num_write_ports" : 1,
                "write_port_width": 4,
                "num_read_write_ports" : 0,
                "read_write_port_width": 0,
                "num_banks" : 2,
                "chaining" : 0,
                "read_info_0" : {
                        "latency" : 0,
                        "consecutive_latency" : 0
                },
                "write_info_0" : {
                        "latency" : 1,
                        "consecutive_latency" : 0
                }

        }
}
