make -C /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble TARGET=cctrl_marble cctrl_marble_top.bit
make[1]: Entering directory '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble'
IP_CORES_CUSTOM=evr_axi axi_lite_generic_reg bwUDP drp_bridge
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/set_firmware_build_date.tcl -tclargs ../../top/cctrl_marble/firmwareBuildDate.v
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/set_firmware_build_date.tcl
# if { $argc <1} {
#     puts "Not enough arguments"
# 	puts "Usage: vivado -mode batch -nojou -nolog -source setFirmwareBuildDate.tcl -tclargs <output_file>"
# 	exit
# }
# set my_output_file [lindex $argv 0]
# puts "Set firmware time from [pwd]"
Set firmware time from /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble
# if {![catch {set firmwareDateFile [open "$my_output_file" w]}]} {
#     puts $firmwareDateFile "// MACHINE GENERATED -- DO NOT EDIT"
#     puts $firmwareDateFile "localparam FIRMWARE_BUILD_DATE = [clock seconds];"
#     close $firmwareDateFile
# }
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:31:29 2023...
sh /home/kpenney/repos/cell-controller/gateware/scripts/createVerilogIDX.sh /home/kpenney/repos/cell-controller/software/target/cctrl_marble/gpio.h > ../../top/cctrl_marble/gpioIDX.vh
perl /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/agg 30721 </home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/aggregate.vp >../../top/cctrl_marble/aggregate.v
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam/MappingRam.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MappingRam'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MappingRam'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MappingRam'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'MappingRam'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MappingRam'...
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:31:41 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam/synth/MappingRam.vhd"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(MappingRam_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f MappingRam_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> MappingRam_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> MappingRam_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem/PacketMem.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'PacketMem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'PacketMem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'PacketMem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'PacketMem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'PacketMem'...
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:31:55 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem/synth/PacketMem.vhd"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(PacketMem_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f PacketMem_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> PacketMem_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> PacketMem_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO/timeStampFIFO.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'timeStampFIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'timeStampFIFO'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'timeStampFIFO'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'timeStampFIFO'...
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:32:08 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO/synth/timeStampFIFO.vhd"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(timeStampFIFO_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f timeStampFIFO_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> timeStampFIFO_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> timeStampFIFO_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/lbl_ip.tcl /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/create_ip.tcl -tclargs evr_axi _gen/evr_axi 3.1 /home/kpenney/repos/cell-controller/gateware/modules/evr_axi/DataBufferCntrlr.v /home/kpenney/repos/cell-controller/gateware/modules/evr_axi/EventReceiverChannel.v /home/kpenney/repos/cell-controller/gateware/modules/evr_axi/EventReceiverTop.v /home/kpenney/repos/cell-controller/gateware/modules/evr_axi/evr_axi_S00_AXI.v /home/kpenney/repos/cell-controller/gateware/modules/evr_axi/evr_axi.v /home/kpenney/repos/cell-controller/gateware/modules/evr_axi/irq_forward.v /home/kpenney/repos/cell-controller/gateware/modules/evr_axi/timeofDayReceiver.v /home/kpenney/repos/cell-controller/gateware/modules/evr_axi/timestamp_forward.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam/synth/MappingRam.vhd /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem/synth/PacketMem.vhd /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO/synth/timeStampFIFO.vhd
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/lbl_ip.tcl
# proc ip_create {ip_name ip_path} {
#   create_project $ip_name $ip_path/_vivado -force
# 
#   set proj_dir [get_property directory [current_project]]
#   set proj_name [get_projects $ip_name]
# }
# proc ip_files {ip_name ip_files} {
# 
#   set proj_fileset [get_filesets sources_1]
#   add_files -norecurse -scan_for_includes -fileset $proj_fileset $ip_files
#   # import_files -norecurse -fileset $proj_fileset $ip_files
#   set_property "top" "$ip_name" $proj_fileset
# }
# proc ip_constraints {ip_name ip_constr_files} {
# 
#   set proj_filegroup [ipx::get_file_group xilinx_verilogsynthesis [ipx::current_core]]
#   ipx::add_file $ip_constr_files $proj_filegroup
#   set_property type {{xdc}} [ipx::get_file $ip_constr_files $proj_filegroup]
#   set_property library_name {} [ipx::get_file $ip_constr_files $proj_filegroup]
# }
# proc ip_properties {ip_name ip_version vendor} {
# 
#   ipx::package_project -import_files -root_dir [get_property directory [current_project]]/../
# 
#   if {$vendor eq "lbl"} {
#     set_property vendor {lbl.gov} [ipx::current_core]
#     set_property vendor_display_name {LBNL} [ipx::current_core]
#     set_property company_url {www.lbl.gov} [ipx::current_core]
#   } elseif {$vendor eq "xilinx"} {
#     set_property vendor {xilinx.com} [ipx::current_core]
#     set_property vendor_display_name {Xilinx} [ipx::current_core]
#     set_property company_url {www.xilinx.com} [ipx::current_core]
#   } else {
#     set_property vendor {lbl.gov} [ipx::current_core]
#     set_property vendor_display_name {LBNL} [ipx::current_core]
#     set_property company_url {www.lbl.gov} [ipx::current_core]
#   }
#   set_property library {user} [ipx::current_core]
#   set_property version $ip_version [ipx::current_core]
#   set_property sim.ip.auto_export_scripts false [current_project]
# 
#   set_property supported_families \
#     {{kintex7}    {Production} \
#      {artix7}     {Production} \
#      {virtex7}    {Production} \
#      {zynq}       {Production} \
#      {zynquplus}  {Production} \
#     } [ipx::current_core]
# }
# proc set_ports_dependency {port_prefix dependency} {
# 	foreach port [ipx::get_ports [format "%s%s" $port_prefix "*"]] {
# 		set_property ENABLEMENT_DEPENDENCY $dependency $port
# 	}
# }
# proc set_bus_dependency {bus prefix dependency} {
# 	set_property ENABLEMENT_DEPENDENCY $dependency [ipx::get_bus_interface $bus [ipx::current_core]]
# 	set_ports_dependency $prefix $dependency
# }
# proc add_port_map {bus phys logic} {
# 	set map [ipx::add_port_map $phys $bus]
# 	set_property "PHYSICAL_NAME" $phys $map
# 	set_property "LOGICAL_NAME" $logic $map
# }
# proc add_bus {bus_name bus_type mode port_maps} {
# 	set bus [ipx::add_bus_interface $bus_name [ipx::current_core]]
#         set abst_type $bus_type
# 
# 	set_property "ABSTRACTION_TYPE_LIBRARY" "interface" $bus
# 	set_property "ABSTRACTION_TYPE_NAME" $abst_type $bus
# 	set_property "ABSTRACTION_TYPE_VENDOR" "xilinx.com" $bus
# 	set_property "ABSTRACTION_TYPE_VERSION" "1.0" $bus
# 	set_property "BUS_TYPE_LIBRARY" "interface" $bus
# 	set_property "BUS_TYPE_NAME" $bus_type $bus
# 	set_property "BUS_TYPE_VENDOR" "xilinx.com" $bus
# 	set_property "BUS_TYPE_VERSION" "1.0" $bus
# 	set_property "CLASS" "bus_interface" $bus
# 	set_property "INTERFACE_MODE" $mode $bus
# 
# 	foreach port_map $port_maps {
# 		add_port_map $bus {*}$port_map
# 	}
# }
source /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/create_ip.tcl
# if { $argc <4 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -source create_ip.tcl -tclargs <ip_name> <ip_path> <ip_version> <source_files>"
#     exit
# }
# set ip_name [lindex $argv 0]
# set ip_path [lindex $argv 1]
# set ip_version [lindex $argv 2]
# set my_ip_files [lrange $argv 3 end]
# ip_create $ip_name $ip_path
# ip_files $ip_name $my_ip_files
# update_compile_order -fileset sources_1
# if {![info exists ip_vendor]} {
#     set ip_vendor "lbl"
# }
# ip_properties $ip_name $ip_version $ip_vendor
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mgt_rec_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'mgt_rec_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# if {[info exists ip_bus]} {
#     dict for {id info} $ip_bus {
#         dict with info {
#             add_bus $id $bus_type $mode $port_maps
#         }
#     }
# }
# ipx::save_core [ipx::current_core]
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:32:23 2023...
touch evr_axi
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/lbl_ip.tcl /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/create_ip.tcl -tclargs axi_lite_generic_reg _gen/axi_lite_generic_reg 2.0 /home/kpenney/repos/cell-controller/gateware/modules/axi_lite_generic_reg/axi_lite_generic_reg_S00_AXI.v /home/kpenney/repos/cell-controller/gateware/modules/axi_lite_generic_reg/axi_lite_generic_reg.v
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/lbl_ip.tcl
# proc ip_create {ip_name ip_path} {
#   create_project $ip_name $ip_path/_vivado -force
# 
#   set proj_dir [get_property directory [current_project]]
#   set proj_name [get_projects $ip_name]
# }
# proc ip_files {ip_name ip_files} {
# 
#   set proj_fileset [get_filesets sources_1]
#   add_files -norecurse -scan_for_includes -fileset $proj_fileset $ip_files
#   # import_files -norecurse -fileset $proj_fileset $ip_files
#   set_property "top" "$ip_name" $proj_fileset
# }
# proc ip_constraints {ip_name ip_constr_files} {
# 
#   set proj_filegroup [ipx::get_file_group xilinx_verilogsynthesis [ipx::current_core]]
#   ipx::add_file $ip_constr_files $proj_filegroup
#   set_property type {{xdc}} [ipx::get_file $ip_constr_files $proj_filegroup]
#   set_property library_name {} [ipx::get_file $ip_constr_files $proj_filegroup]
# }
# proc ip_properties {ip_name ip_version vendor} {
# 
#   ipx::package_project -import_files -root_dir [get_property directory [current_project]]/../
# 
#   if {$vendor eq "lbl"} {
#     set_property vendor {lbl.gov} [ipx::current_core]
#     set_property vendor_display_name {LBNL} [ipx::current_core]
#     set_property company_url {www.lbl.gov} [ipx::current_core]
#   } elseif {$vendor eq "xilinx"} {
#     set_property vendor {xilinx.com} [ipx::current_core]
#     set_property vendor_display_name {Xilinx} [ipx::current_core]
#     set_property company_url {www.xilinx.com} [ipx::current_core]
#   } else {
#     set_property vendor {lbl.gov} [ipx::current_core]
#     set_property vendor_display_name {LBNL} [ipx::current_core]
#     set_property company_url {www.lbl.gov} [ipx::current_core]
#   }
#   set_property library {user} [ipx::current_core]
#   set_property version $ip_version [ipx::current_core]
#   set_property sim.ip.auto_export_scripts false [current_project]
# 
#   set_property supported_families \
#     {{kintex7}    {Production} \
#      {artix7}     {Production} \
#      {virtex7}    {Production} \
#      {zynq}       {Production} \
#      {zynquplus}  {Production} \
#     } [ipx::current_core]
# }
# proc set_ports_dependency {port_prefix dependency} {
# 	foreach port [ipx::get_ports [format "%s%s" $port_prefix "*"]] {
# 		set_property ENABLEMENT_DEPENDENCY $dependency $port
# 	}
# }
# proc set_bus_dependency {bus prefix dependency} {
# 	set_property ENABLEMENT_DEPENDENCY $dependency [ipx::get_bus_interface $bus [ipx::current_core]]
# 	set_ports_dependency $prefix $dependency
# }
# proc add_port_map {bus phys logic} {
# 	set map [ipx::add_port_map $phys $bus]
# 	set_property "PHYSICAL_NAME" $phys $map
# 	set_property "LOGICAL_NAME" $logic $map
# }
# proc add_bus {bus_name bus_type mode port_maps} {
# 	set bus [ipx::add_bus_interface $bus_name [ipx::current_core]]
#         set abst_type $bus_type
# 
# 	set_property "ABSTRACTION_TYPE_LIBRARY" "interface" $bus
# 	set_property "ABSTRACTION_TYPE_NAME" $abst_type $bus
# 	set_property "ABSTRACTION_TYPE_VENDOR" "xilinx.com" $bus
# 	set_property "ABSTRACTION_TYPE_VERSION" "1.0" $bus
# 	set_property "BUS_TYPE_LIBRARY" "interface" $bus
# 	set_property "BUS_TYPE_NAME" $bus_type $bus
# 	set_property "BUS_TYPE_VENDOR" "xilinx.com" $bus
# 	set_property "BUS_TYPE_VERSION" "1.0" $bus
# 	set_property "CLASS" "bus_interface" $bus
# 	set_property "INTERFACE_MODE" $mode $bus
# 
# 	foreach port_map $port_maps {
# 		add_port_map $bus {*}$port_map
# 	}
# }
source /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/create_ip.tcl
# if { $argc <4 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -source create_ip.tcl -tclargs <ip_name> <ip_path> <ip_version> <source_files>"
#     exit
# }
# set ip_name [lindex $argv 0]
# set ip_path [lindex $argv 1]
# set ip_version [lindex $argv 2]
# set my_ip_files [lrange $argv 3 end]
# ip_create $ip_name $ip_path
# ip_files $ip_name $my_ip_files
# update_compile_order -fileset sources_1
# if {![info exists ip_vendor]} {
#     set ip_vendor "lbl"
# }
# ip_properties $ip_name $ip_version $ip_vendor
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# if {[info exists ip_bus]} {
#     dict for {id info} $ip_bus {
#         dict with info {
#             add_bus $id $bus_type $mode $port_maps
#         }
#     }
# }
# ipx::save_core [ipx::current_core]
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:32:38 2023...
touch axi_lite_generic_reg
mkdir -p _gen/bwUDP
cp /home/kpenney/repos/cell-controller/gateware/submodules/bwudp/badger.v _gen/bwUDP/
touch bwUDP
vivado -mode batch -nojou -nolog \
	-source /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/lbl_ip.tcl \
	-source /home/kpenney/repos/cell-controller/gateware/modules/drp_bridge/prop.tcl \
	-source /home/kpenney/repos/cell-controller/gateware/modules/drp_bridge/ip_bus.tcl \
	/home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/create_ip.tcl \
	-tclargs drp_bridge _gen/drp_bridge 1.0 /home/kpenney/repos/cell-controller/gateware/modules/drp_bridge/drp_bridge.v
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/lbl_ip.tcl
# proc ip_create {ip_name ip_path} {
#   create_project $ip_name $ip_path/_vivado -force
# 
#   set proj_dir [get_property directory [current_project]]
#   set proj_name [get_projects $ip_name]
# }
# proc ip_files {ip_name ip_files} {
# 
#   set proj_fileset [get_filesets sources_1]
#   add_files -norecurse -scan_for_includes -fileset $proj_fileset $ip_files
#   # import_files -norecurse -fileset $proj_fileset $ip_files
#   set_property "top" "$ip_name" $proj_fileset
# }
# proc ip_constraints {ip_name ip_constr_files} {
# 
#   set proj_filegroup [ipx::get_file_group xilinx_verilogsynthesis [ipx::current_core]]
#   ipx::add_file $ip_constr_files $proj_filegroup
#   set_property type {{xdc}} [ipx::get_file $ip_constr_files $proj_filegroup]
#   set_property library_name {} [ipx::get_file $ip_constr_files $proj_filegroup]
# }
# proc ip_properties {ip_name ip_version vendor} {
# 
#   ipx::package_project -import_files -root_dir [get_property directory [current_project]]/../
# 
#   if {$vendor eq "lbl"} {
#     set_property vendor {lbl.gov} [ipx::current_core]
#     set_property vendor_display_name {LBNL} [ipx::current_core]
#     set_property company_url {www.lbl.gov} [ipx::current_core]
#   } elseif {$vendor eq "xilinx"} {
#     set_property vendor {xilinx.com} [ipx::current_core]
#     set_property vendor_display_name {Xilinx} [ipx::current_core]
#     set_property company_url {www.xilinx.com} [ipx::current_core]
#   } else {
#     set_property vendor {lbl.gov} [ipx::current_core]
#     set_property vendor_display_name {LBNL} [ipx::current_core]
#     set_property company_url {www.lbl.gov} [ipx::current_core]
#   }
#   set_property library {user} [ipx::current_core]
#   set_property version $ip_version [ipx::current_core]
#   set_property sim.ip.auto_export_scripts false [current_project]
# 
#   set_property supported_families \
#     {{kintex7}    {Production} \
#      {artix7}     {Production} \
#      {virtex7}    {Production} \
#      {zynq}       {Production} \
#      {zynquplus}  {Production} \
#     } [ipx::current_core]
# }
# proc set_ports_dependency {port_prefix dependency} {
# 	foreach port [ipx::get_ports [format "%s%s" $port_prefix "*"]] {
# 		set_property ENABLEMENT_DEPENDENCY $dependency $port
# 	}
# }
# proc set_bus_dependency {bus prefix dependency} {
# 	set_property ENABLEMENT_DEPENDENCY $dependency [ipx::get_bus_interface $bus [ipx::current_core]]
# 	set_ports_dependency $prefix $dependency
# }
# proc add_port_map {bus phys logic} {
# 	set map [ipx::add_port_map $phys $bus]
# 	set_property "PHYSICAL_NAME" $phys $map
# 	set_property "LOGICAL_NAME" $logic $map
# }
# proc add_bus {bus_name bus_type mode port_maps} {
# 	set bus [ipx::add_bus_interface $bus_name [ipx::current_core]]
#         set abst_type $bus_type
# 
# 	set_property "ABSTRACTION_TYPE_LIBRARY" "interface" $bus
# 	set_property "ABSTRACTION_TYPE_NAME" $abst_type $bus
# 	set_property "ABSTRACTION_TYPE_VENDOR" "xilinx.com" $bus
# 	set_property "ABSTRACTION_TYPE_VERSION" "1.0" $bus
# 	set_property "BUS_TYPE_LIBRARY" "interface" $bus
# 	set_property "BUS_TYPE_NAME" $bus_type $bus
# 	set_property "BUS_TYPE_VENDOR" "xilinx.com" $bus
# 	set_property "BUS_TYPE_VERSION" "1.0" $bus
# 	set_property "CLASS" "bus_interface" $bus
# 	set_property "INTERFACE_MODE" $mode $bus
# 
# 	foreach port_map $port_maps {
# 		add_port_map $bus {*}$port_map
# 	}
# }
source /home/kpenney/repos/cell-controller/gateware/modules/drp_bridge/prop.tcl
# set ip_vendor "xilinx"
source /home/kpenney/repos/cell-controller/gateware/modules/drp_bridge/ip_bus.tcl
# for {set i 0} {$i < 32} {incr i} {
#     dict set ip_bus DRP${i} bus_type "drp_rtl"
#     dict set ip_bus DRP${i} mode "master"
#     dict set ip_bus DRP${i} port_maps \
#     [list \
#         [list drp${i}_en   den] \
#         [list drp${i}_we   dwe] \
#         [list drp${i}_addr daddr] \
#         [list drp${i}_di   di] \
#         [list drp${i}_do   do] \
#         [list drp${i}_rdy  drdy] \
#     ]
# }
source /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/create_ip.tcl
# if { $argc <4 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -source create_ip.tcl -tclargs <ip_name> <ip_path> <ip_version> <source_files>"
#     exit
# }
# set ip_name [lindex $argv 0]
# set ip_path [lindex $argv 1]
# set ip_version [lindex $argv 2]
# set my_ip_files [lrange $argv 3 end]
# ip_create $ip_name $ip_path
# ip_files $ip_name $my_ip_files
# update_compile_order -fileset sources_1
# if {![info exists ip_vendor]} {
#     set ip_vendor "lbl"
# }
# ip_properties $ip_name $ip_version $ip_vendor
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MAXDRPs' by 32 for port or parameter 'drp_en'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MAXDRPs' by 32 for port or parameter 'drp_we'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MAXDRPs' by 32 for port or parameter 'drp_rdy'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'MAXDRPs' by 32 for port or parameter 'drp_do'
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'drp_select' has a dependency on the module local parameter or undefined parameter 'extra_addr_bits'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'state_wr' has a dependency on the module local parameter or undefined parameter 'idle_state'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'AXI_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'AXI_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'AXI_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'AXI_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'AXI_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'AXI_aresetn'.
WARNING: [IP_Flow 19-3238] Range of address space is set to a full 4G (Address Block 'reg0' of Memory Map 'S_AXI').  Consider reducing this by setting the range of the address block to a lower number, or alternatively reduce the number of bits on the address line in your HDL's top level file interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# if {[info exists ip_bus]} {
#     dict for {id info} $ip_bus {
#         dict with info {
#             add_bus $id $bus_type $mode $port_maps
#         }
#     }
# }
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'CLASS'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
# ipx::save_core [ipx::current_core]
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:32:53 2023...
touch drp_bridge
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'evr_mgt_gtx'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'evr_mgt_gtx'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'evr_mgt_gtx'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'evr_mgt_gtx'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'evr_mgt_gtx'...
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:33:09 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(evr_mgt_gtx_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f evr_mgt_gtx_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> evr_mgt_gtx_iverilog_cfile.txt
find: ‘/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/hdl’: No such file or directory
find: ‘/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/synth’: No such file or directory
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> evr_mgt_gtx_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat/fixToFloat.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fixToFloat'...
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:33:23 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat/synth/fixToFloat.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(fixToFloat_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f fixToFloat_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fixToFloat_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fixToFloat_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply/floatMultiply.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floatMultiply'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floatMultiply'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floatMultiply'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'floatMultiply'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'floatMultiply'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floatMultiply'...
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:33:37 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply/synth/floatMultiply.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(floatMultiply_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f floatMultiply_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> floatMultiply_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> floatMultiply_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO/floatResultFIFO.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floatResultFIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floatResultFIFO'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floatResultFIFO'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floatResultFIFO'...
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:33:50 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO/synth/floatResultFIFO.vhd"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(floatResultFIFO_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f floatResultFIFO_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> floatResultFIFO_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> floatResultFIFO_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble/floatToDouble.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floatToDouble'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floatToDouble'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floatToDouble'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'floatToDouble'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'floatToDouble'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floatToDouble'...
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:34:03 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble/synth/floatToDouble.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(floatToDouble_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f floatToDouble_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> floatToDouble_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> floatToDouble_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul/fofbCoefficientMul.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fofbCoefficientMul'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fofbCoefficientMul'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fofbCoefficientMul'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fofbCoefficientMul'...
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:34:16 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul/synth/fofbCoefficientMul.vhd"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(fofbCoefficientMul_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f fofbCoefficientMul_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbCoefficientMul_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbCoefficientMul_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral/fofbFIRplusIntegral.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fofbFIRplusIntegral'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fofbFIRplusIntegral'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fofbFIRplusIntegral'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fofbFIRplusIntegral'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fofbFIRplusIntegral'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fofbFIRplusIntegral'...
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:34:30 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral/synth/fofbFIRplusIntegral.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(fofbFIRplusIntegral_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f fofbFIRplusIntegral_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbFIRplusIntegral_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbFIRplusIntegral_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat/fofbFixToFloat.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fofbFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fofbFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fofbFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fofbFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fofbFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fofbFixToFloat'...
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:34:44 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat/synth/fofbFixToFloat.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(fofbFixToFloat_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f fofbFixToFloat_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbFixToFloat_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbFixToFloat_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier/fofbGainMultiplier.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fofbGainMultiplier'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fofbGainMultiplier'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fofbGainMultiplier'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fofbGainMultiplier'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fofbGainMultiplier'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fofbGainMultiplier'...
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:34:58 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier/synth/fofbGainMultiplier.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(fofbGainMultiplier_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f fofbGainMultiplier_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbGainMultiplier_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbGainMultiplier_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat/fofbIntegralFixToFloat.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fofbIntegralFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fofbIntegralFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fofbIntegralFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fofbIntegralFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fofbIntegralFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fofbIntegralFixToFloat'...
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:35:11 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat/synth/fofbIntegralFixToFloat.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(fofbIntegralFixToFloat_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f fofbIntegralFixToFloat_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbIntegralFixToFloat_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbIntegralFixToFloat_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier/fofbIntegralMultiplier.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fofbIntegralMultiplier'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fofbIntegralMultiplier'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fofbIntegralMultiplier'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fofbIntegralMultiplier'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fofbIntegralMultiplier'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fofbIntegralMultiplier'...
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:35:25 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier/synth/fofbIntegralMultiplier.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(fofbIntegralMultiplier_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f fofbIntegralMultiplier_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbIntegralMultiplier_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbIntegralMultiplier_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic/fofbPCS_PMA_with_shared_logic.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [Device 21-403] Loading part xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_with_shared_logic: Standard : 1000BASEX
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fofbPCS_PMA_with_shared_logic'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fofbPCS_PMA_with_shared_logic'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fofbPCS_PMA_with_shared_logic'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'fofbPCS_PMA_with_shared_logic'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fofbPCS_PMA_with_shared_logic'...
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:35:43 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic/synth/fofbPCS_PMA_with_shared_logic.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(fofbPCS_PMA_with_shared_logic_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f fofbPCS_PMA_with_shared_logic_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbPCS_PMA_with_shared_logic_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbPCS_PMA_with_shared_logic_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic/fofbPCS_PMA_without_shared_logic.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [Device 21-403] Loading part xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: PART : xc7k160tffg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] fofbPCS_PMA_without_shared_logic: Standard : 1000BASEX
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fofbPCS_PMA_without_shared_logic'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fofbPCS_PMA_without_shared_logic'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fofbPCS_PMA_without_shared_logic'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'fofbPCS_PMA_without_shared_logic'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fofbPCS_PMA_without_shared_logic'...
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:36:02 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic/synth/fofbPCS_PMA_without_shared_logic.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(fofbPCS_PMA_without_shared_logic_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f fofbPCS_PMA_without_shared_logic_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbPCS_PMA_without_shared_logic_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbPCS_PMA_without_shared_logic_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/fofbReadLinksMux.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fofbReadLinksMux'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fofbReadLinksMux'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fofbReadLinksMux'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fofbReadLinksMux'...
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:36:15 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/synth/fofbReadLinksMux.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(fofbReadLinksMux_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f fofbReadLinksMux_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbReadLinksMux_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbReadLinksMux_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter/fofbSupplyFilter.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fofbSupplyFilter'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fofbSupplyFilter'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fofbSupplyFilter'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fofbSupplyFilter'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fofbSupplyFilter'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fofbSupplyFilter'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fofbSupplyFilter'...
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:36:30 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter/synth/fofbSupplyFilter.vhd"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(fofbSupplyFilter_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f fofbSupplyFilter_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbSupplyFilter_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> fofbSupplyFilter_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/forwardCellLinkMux.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'forwardCellLinkMux'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'forwardCellLinkMux'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'forwardCellLinkMux'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'forwardCellLinkMux'...
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:36:43 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/synth/forwardCellLinkMux.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(forwardCellLinkMux_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f forwardCellLinkMux_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> forwardCellLinkMux_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> forwardCellLinkMux_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/linkStatisticsMux.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'linkStatisticsMux'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'linkStatisticsMux'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'linkStatisticsMux'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'linkStatisticsMux'...
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:36:56 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/synth/linkStatisticsMux.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(linkStatisticsMux_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f linkStatisticsMux_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> linkStatisticsMux_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> linkStatisticsMux_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps/psSetpointCalcConvertToAmps.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'psSetpointCalcConvertToAmps'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'psSetpointCalcConvertToAmps'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'psSetpointCalcConvertToAmps'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'psSetpointCalcConvertToAmps'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'psSetpointCalcConvertToAmps'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'psSetpointCalcConvertToAmps'...
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:37:10 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps/synth/psSetpointCalcConvertToAmps.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(psSetpointCalcConvertToAmps_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f psSetpointCalcConvertToAmps_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> psSetpointCalcConvertToAmps_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> psSetpointCalcConvertToAmps_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat/psSetpointCalcFixToFloat.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'psSetpointCalcFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'psSetpointCalcFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'psSetpointCalcFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'psSetpointCalcFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'psSetpointCalcFixToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'psSetpointCalcFixToFloat'...
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:37:23 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat/synth/psSetpointCalcFixToFloat.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(psSetpointCalcFixToFloat_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f psSetpointCalcFixToFloat_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> psSetpointCalcFixToFloat_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> psSetpointCalcFixToFloat_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux/readBPMlinksMux.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'readBPMlinksMux'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'readBPMlinksMux'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'readBPMlinksMux'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'readBPMlinksMux'...
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:37:36 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux/synth/readBPMlinksMux.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(readBPMlinksMux_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f readBPMlinksMux_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> readBPMlinksMux_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> readBPMlinksMux_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat/readOldBPMs_DoubleToFloat.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'readOldBPMs_DoubleToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'readOldBPMs_DoubleToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'readOldBPMs_DoubleToFloat'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'readOldBPMs_DoubleToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'readOldBPMs_DoubleToFloat'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'readOldBPMs_DoubleToFloat'...
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:37:50 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat/synth/readOldBPMs_DoubleToFloat.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(readOldBPMs_DoubleToFloat_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f readOldBPMs_DoubleToFloat_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> readOldBPMs_DoubleToFloat_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> readOldBPMs_DoubleToFloat_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO/readOldBPMs_FIFO.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'readOldBPMs_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'readOldBPMs_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'readOldBPMs_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'readOldBPMs_FIFO'...
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:38:03 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO/synth/readOldBPMs_FIFO.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(readOldBPMs_FIFO_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f readOldBPMs_FIFO_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> readOldBPMs_FIFO_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> readOldBPMs_FIFO_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix/readOldBPMs_Fix.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'readOldBPMs_Fix'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'readOldBPMs_Fix'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'readOldBPMs_Fix'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'readOldBPMs_Fix'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'readOldBPMs_Fix'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'readOldBPMs_Fix'...
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:38:16 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix/synth/readOldBPMs_Fix.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(readOldBPMs_Fix_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f readOldBPMs_Fix_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> readOldBPMs_Fix_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> readOldBPMs_Fix_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply/readOldBPMs_Multiply.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'readOldBPMs_Multiply'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'readOldBPMs_Multiply'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'readOldBPMs_Multiply'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'readOldBPMs_Multiply'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'readOldBPMs_Multiply'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'readOldBPMs_Multiply'...
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:38:30 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply/synth/readOldBPMs_Multiply.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(readOldBPMs_Multiply_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f readOldBPMs_Multiply_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> readOldBPMs_Multiply_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> readOldBPMs_Multiply_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci xc7k160tffg676-2 none
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/ip_core_proc.tcl
# proc gen_ip_core {xci_file project_part project_board} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # read an IP customization
#     read_ip $xci_file
# 
#     # Generate all the output products
#     generate_target all [get_files $xci_file] -force
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_ip_core.tcl
# if { $argc < 3 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source ip_core_proc.tcl gen_ip_core.tcl -tclargs <xci_file> <project_part> <project_board>"
#     exit
# }
# set xci_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# gen_ip_core $xci_file $project_part $project_board
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
read_ip: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2459.984 ; gain = 65.227 ; free physical = 2395 ; free virtual = 8291
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_td256_s4096_cap'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_td256_s4096_cap'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_td256_s4096_cap'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_td256_s4096_cap'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_td256_s4096_cap'...
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:38:52 2023...
# fix line-continuation between (* *) attribute that iverilog doesn't understand
# from: https://catonmat.net/sed-one-liners-explained-part-one,
# 39. Append a line to the next if it ends with a backslash "\".
TOP_LVL="/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/synth/ila_td256_s4096_cap.v"; if [ "${TOP_LVL##*.}" = "v" ] || [ "${TOP_LVL##*.}" = "sv" ]; then sed -i -e :a -e '/\\$/N; s/\\\n//; ta' ${TOP_LVL}; fi
# convert modules instance names to lowercase so iverilog can match and generate
# the depedency file for it
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap -not \( -name \*rfs.v \) -name "*.v" -exec sed -i -e 's/\(ila_td256_s4096_cap_[A-Za-z0-9_]\+\)/\L\1/' '{}' \; || true)
# generate iverilog switches
rm -f ila_td256_s4096_cap_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/synth -mindepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> ila_td256_s4096_cap_iverilog_cfile.txt
(find /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap -mindepth 1 -maxdepth 1 -not \( -name \*rfs.v \) -name "*.v" -exec echo "-l"'{}' \; || true) >> ila_td256_s4096_cap_iverilog_cfile.txt
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/scripts/bd_proc.tcl /home/kpenney/repos/cell-controller/gateware/scripts/gen_bd.tcl -tclargs /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/system_marble.bd xc7k160tffg676-2 none _gen/evr_axi _gen/axi_lite_generic_reg _gen/bwUDP _gen/drp_bridge
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/scripts/bd_proc.tcl
# proc gen_bd {bd_file project_part project_board ipcore_dirs} {
#     # create_ip requires that a project is open in memory. Create project
#     # but don't do anything with it
#     create_project -in_memory -part $project_part -force my_project
# 
#     # specify board_part if existent
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
# 
#     # specify additional library directories for custom IPs
#     set_property ip_repo_paths $ipcore_dirs [current_fileset]
#     update_ip_catalog -rebuild
# 
#     # read an BD file into project
#     read_bd $bd_file
# 
#     # make top level wrapper
#     make_wrapper -files [get_files $bd_file] -top
# 
#     # Generate all the output products
#     generate_target all [get_files $bd_file] -force
# 
#     # export and validate hardware platform for use with
#     # Vitis
#     set bd_basename [file rootname [file tail $bd_file]]
#     write_hw_platform -fixed -force $bd_basename.xsa
#     validate_hw_platform ./$bd_basename.xsa
# }
source /home/kpenney/repos/cell-controller/gateware/scripts/gen_bd.tcl
# if { $argc < 4 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source bd_proc.tcl gen_bd.tcl -tclargs <bd_file> <project_part> <project_board> <ipcore_dirs>"
#     exit
# }
# set bd_file [file normalize [lindex $argv 0]]
# set project_part [lindex $argv 1]
# set project_board [lindex $argv 2]
# set ipcore_dirs [lrange $argv 3 end]
# gen_bd $bd_file $project_part $project_board $ipcore_dirs
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_gen/evr_axi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_gen/axi_lite_generic_reg'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_gen/bwUDP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_gen/drp_bridge'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_dlmb_v10_0/system_marble_dlmb_v10_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_ilmb_v10_0/system_marble_ilmb_v10_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_dlmb_bram_if_cntlr_0/system_marble_dlmb_bram_if_cntlr_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_dlmb_bram_if_cntlr_bram_0/system_marble_dlmb_bram_if_cntlr_bram_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_ilmb_bram_if_cntlr_0/system_marble_ilmb_bram_if_cntlr_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_util_vector_logic_0_0/system_marble_util_vector_logic_0_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_drp_bridge_0_0/system_marble_drp_bridge_0_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_1_0/system_marble_aurora_8b10b_1_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_2_0/system_marble_aurora_8b10b_2_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_3_0/system_marble_aurora_8b10b_3_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_axis_data_fifo_2_0/system_marble_axis_data_fifo_2_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_axis_data_fifo_3_0/system_marble_axis_data_fifo_3_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_rst_clk_wiz_1_100M_0/system_marble_rst_clk_wiz_1_100M_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_BRAM_BPM_SETPOINTS_0/system_marble_BRAM_BPM_SETPOINTS_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_DummyUART_0/system_marble_DummyUART_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_mdm_1_0/system_marble_mdm_1_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_microblaze_0_0/system_marble_microblaze_0_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xbar_0/system_marble_xbar_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_auto_pc_0/system_marble_auto_pc_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_microblaze_0_axi_periph_1_0/system_marble_microblaze_0_axi_periph_1_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xadc_wiz_0_0/system_marble_xadc_wiz_0_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_One_0/system_marble_One_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_Zero_0/system_marble_Zero_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_evr_axi_0_0/system_marble_evr_axi_0_0.xci' referenced by design 'system_marble' could not be found.
WARNING: [BD 41-2576] File '/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_axi_lite_generic_reg_0/system_marble_axi_lite_generic_reg_0.xci' referenced by design 'system_marble' could not be found.
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_dlmb_v10_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_ilmb_v10_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_dlmb_bram_if_cntlr_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_dlmb_bram_if_cntlr_bram_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_ilmb_bram_if_cntlr_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_util_vector_logic_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_drp_bridge_0_0 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP0 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP1 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP2 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP3 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP4 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP5 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP6 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP7 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP8 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP9 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP10 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP11 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP12 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP13 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP14 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP15 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP16 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP17 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP18 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP19 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP20 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP21 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP22 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP23 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP24 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP25 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP26 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP27 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP28 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP29 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP30 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP31 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_aurora_8b10b_0_0 
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_0 Executing the post_config_ip from bd
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_aurora_8b10b_1_0 
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_1 Executing the post_config_ip from bd
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_aurora_8b10b_2_0 
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_2 Executing the post_config_ip from bd
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_aurora_8b10b_3_0 
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_3 Executing the post_config_ip from bd
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_axis_data_fifo_2_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_axis_data_fifo_3_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_rst_clk_wiz_1_100M_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_BRAM_BPM_SETPOINTS_0 
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_marble_BRAM_BPM_SETPOINTS_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_marble_BRAM_BPM_SETPOINTS_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_marble_BRAM_BPM_SETPOINTS_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_marble_BRAM_BPM_SETPOINTS_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_DummyUART_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_mdm_1_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_microblaze_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_microblaze_0_axi_periph_1_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_xbar_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_auto_pc_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_xadc_wiz_0_0 
INFO: [Device 21-403] Loading part xc7k160tffg676-2
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_One_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_Zero_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_evr_axi_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_marble_axi_lite_generic_reg_0 
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
Wrote  : </home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ui/bd_d485ebad.ui> 
WARNING: [BD 41-2121] Port auroraUserClk associated reset port auroraReset_CELL_CCW does not exist
WARNING: [BD 41-2121] Port auroraUserClk associated reset port auroraReset_BPM_CW does not exist
WARNING: [BD 41-2121] Port auroraUserClk associated reset port gtxReset_BPM_CW does not exist
WARNING: [BD 41-2121] Port auroraUserClk associated reset port auroraReset_CELL_CW does not exist
WARNING: [BD 41-2121] Port auroraUserClk associated reset port gtxReset_CELL_CW does not exist
WARNING: [BD 41-2121] Port auroraUserClk associated reset port auroraReset_AXI does not exist
WARNING: [BD 41-2121] Port auroraUserClk associated reset port gtxReset_CELL_CCW does not exist
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_3 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_3 NOTE : drpclk_in of /Aurora/aurora_8b10b_3 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_3 NOTE : init_clk_in of /Aurora/aurora_8b10b_3 (Aurora IP) has input port frequency configured as 50000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_3 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_3 NOTE : drpclk_in of /Aurora/aurora_8b10b_3 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_3 NOTE : init_clk_in of /Aurora/aurora_8b10b_3 (Aurora IP) has input port frequency configured as 50000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_2 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_2 NOTE : drpclk_in of /Aurora/aurora_8b10b_2 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_2 NOTE : init_clk_in of /Aurora/aurora_8b10b_2 (Aurora IP) has input port frequency configured as 50000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_2 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_2 NOTE : drpclk_in of /Aurora/aurora_8b10b_2 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_2 NOTE : init_clk_in of /Aurora/aurora_8b10b_2 (Aurora IP) has input port frequency configured as 50000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_1 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_1 NOTE : drpclk_in of /Aurora/aurora_8b10b_1 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_1 NOTE : init_clk_in of /Aurora/aurora_8b10b_1 (Aurora IP) has input port frequency configured as 50000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_1 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_1 NOTE : drpclk_in of /Aurora/aurora_8b10b_1 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_1 NOTE : init_clk_in of /Aurora/aurora_8b10b_1 (Aurora IP) has input port frequency configured as 50000000 Hz.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /BRAM_BPM_SETPOINTS: PORT /BRAM_BPM_SETPOINTS/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /BRAM_BPM_SETPOINTS: PORT /BRAM_BPM_SETPOINTS/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_0 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_0 NOTE : drpclk_in of /Aurora/aurora_8b10b_0 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_0 NOTE : init_clk_in of /Aurora/aurora_8b10b_0 (Aurora IP) has input port frequency configured as 50000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_0 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_0 NOTE : drpclk_in of /Aurora/aurora_8b10b_0 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_0 NOTE : init_clk_in of /Aurora/aurora_8b10b_0 (Aurora IP) has input port frequency configured as 50000000 Hz.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /evr_axi_0/s00_axi(1) and /microblaze_0_axi_periph_1/m01_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /evr_axi_0/s00_axi(1) and /microblaze_0_axi_periph_1/m01_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /evr_axi_0/s00_axi(1) and /microblaze_0_axi_periph_1/m01_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /evr_axi_0/s00_axi(1) and /microblaze_0_axi_periph_1/m01_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /evr_axi_0/s00_axi(1) and /microblaze_0_axi_periph_1/m01_couplers/auto_pc/M_AXI(0)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Aurora/drp_bridge_0/drp5_do
/Aurora/drp_bridge_0/drp5_rdy
/Aurora/drp_bridge_0/drp6_do
/Aurora/drp_bridge_0/drp6_rdy
/Aurora/drp_bridge_0/drp7_do
/Aurora/drp_bridge_0/drp7_rdy
/Aurora/drp_bridge_0/drp8_do
/Aurora/drp_bridge_0/drp8_rdy
/Aurora/drp_bridge_0/drp9_do
/Aurora/drp_bridge_0/drp9_rdy
/Aurora/drp_bridge_0/drp10_do
/Aurora/drp_bridge_0/drp10_rdy
/Aurora/drp_bridge_0/drp11_do
/Aurora/drp_bridge_0/drp11_rdy
/Aurora/drp_bridge_0/drp12_do
/Aurora/drp_bridge_0/drp12_rdy
/Aurora/drp_bridge_0/drp13_do
/Aurora/drp_bridge_0/drp13_rdy
/Aurora/drp_bridge_0/drp14_do
/Aurora/drp_bridge_0/drp14_rdy
/Aurora/drp_bridge_0/drp15_do
/Aurora/drp_bridge_0/drp15_rdy
/Aurora/drp_bridge_0/drp16_do
/Aurora/drp_bridge_0/drp16_rdy
/Aurora/drp_bridge_0/drp17_do
/Aurora/drp_bridge_0/drp17_rdy
/Aurora/drp_bridge_0/drp18_do
/Aurora/drp_bridge_0/drp18_rdy
/Aurora/drp_bridge_0/drp19_do
/Aurora/drp_bridge_0/drp19_rdy
/Aurora/drp_bridge_0/drp20_do
/Aurora/drp_bridge_0/drp20_rdy
/Aurora/drp_bridge_0/drp21_do
/Aurora/drp_bridge_0/drp21_rdy
/Aurora/drp_bridge_0/drp22_do
/Aurora/drp_bridge_0/drp22_rdy
/Aurora/drp_bridge_0/drp23_do
/Aurora/drp_bridge_0/drp23_rdy
/Aurora/drp_bridge_0/drp24_do
/Aurora/drp_bridge_0/drp24_rdy
/Aurora/drp_bridge_0/drp25_do
/Aurora/drp_bridge_0/drp25_rdy
/Aurora/drp_bridge_0/drp26_do
/Aurora/drp_bridge_0/drp26_rdy
/Aurora/drp_bridge_0/drp27_do
/Aurora/drp_bridge_0/drp27_rdy
/Aurora/drp_bridge_0/drp28_do
/Aurora/drp_bridge_0/drp28_rdy
/Aurora/drp_bridge_0/drp29_do
/Aurora/drp_bridge_0/drp29_rdy
/Aurora/drp_bridge_0/drp30_do
/Aurora/drp_bridge_0/drp30_rdy
/Aurora/drp_bridge_0/drp31_do
/Aurora/drp_bridge_0/drp31_rdy

Wrote  : </home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/system_marble.bd> 
VHDL Output written to : /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v
VHDL Output written to : /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/sim/system_marble.v
VHDL Output written to : /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/hdl/system_marble_wrapper.v
make_wrapper: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2459.984 ; gain = 22.211 ; free physical = 1935 ; free virtual = 7939
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP0 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP1 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP2 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP3 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP4 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP5 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP6 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP7 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP8 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP9 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP10 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP11 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP12 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP13 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP14 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP15 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP16 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP17 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP18 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP19 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP20 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP21 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP22 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP23 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP24 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP25 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP26 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP27 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP28 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP29 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP30 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: DRP31 
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_0 Executing the post_config_ip from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_1 Executing the post_config_ip from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_2 Executing the post_config_ip from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_3 Executing the post_config_ip from bd
WARNING: [BD 41-2121] Port auroraUserClk associated reset port auroraReset_CELL_CCW does not exist
WARNING: [BD 41-2121] Port auroraUserClk associated reset port auroraReset_BPM_CW does not exist
WARNING: [BD 41-2121] Port auroraUserClk associated reset port gtxReset_BPM_CW does not exist
WARNING: [BD 41-2121] Port auroraUserClk associated reset port auroraReset_CELL_CW does not exist
WARNING: [BD 41-2121] Port auroraUserClk associated reset port gtxReset_CELL_CW does not exist
WARNING: [BD 41-2121] Port auroraUserClk associated reset port auroraReset_AXI does not exist
WARNING: [BD 41-2121] Port auroraUserClk associated reset port gtxReset_CELL_CCW does not exist
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_0 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_0 NOTE : drpclk_in of /Aurora/aurora_8b10b_0 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_0 NOTE : init_clk_in of /Aurora/aurora_8b10b_0 (Aurora IP) has input port frequency configured as 50000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_0 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_0 NOTE : drpclk_in of /Aurora/aurora_8b10b_0 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_0 NOTE : init_clk_in of /Aurora/aurora_8b10b_0 (Aurora IP) has input port frequency configured as 50000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_1 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_1 NOTE : drpclk_in of /Aurora/aurora_8b10b_1 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_1 NOTE : init_clk_in of /Aurora/aurora_8b10b_1 (Aurora IP) has input port frequency configured as 50000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_1 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_1 NOTE : drpclk_in of /Aurora/aurora_8b10b_1 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_1 NOTE : init_clk_in of /Aurora/aurora_8b10b_1 (Aurora IP) has input port frequency configured as 50000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_2 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_2 NOTE : drpclk_in of /Aurora/aurora_8b10b_2 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_2 NOTE : init_clk_in of /Aurora/aurora_8b10b_2 (Aurora IP) has input port frequency configured as 50000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_2 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_2 NOTE : drpclk_in of /Aurora/aurora_8b10b_2 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_2 NOTE : init_clk_in of /Aurora/aurora_8b10b_2 (Aurora IP) has input port frequency configured as 50000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_3 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_3 NOTE : drpclk_in of /Aurora/aurora_8b10b_3 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_3 NOTE : init_clk_in of /Aurora/aurora_8b10b_3 (Aurora IP) has input port frequency configured as 50000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora/aurora_8b10b_3 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_3 NOTE : drpclk_in of /Aurora/aurora_8b10b_3 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora/aurora_8b10b_3 NOTE : init_clk_in of /Aurora/aurora_8b10b_3 (Aurora IP) has input port frequency configured as 50000000 Hz.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /BRAM_BPM_SETPOINTS: PORT /BRAM_BPM_SETPOINTS/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /BRAM_BPM_SETPOINTS: PORT /BRAM_BPM_SETPOINTS/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /evr_axi_0/s00_axi(1) and /microblaze_0_axi_periph_1/m01_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /evr_axi_0/s00_axi(1) and /microblaze_0_axi_periph_1/m01_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /evr_axi_0/s00_axi(1) and /microblaze_0_axi_periph_1/m01_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /evr_axi_0/s00_axi(1) and /microblaze_0_axi_periph_1/m01_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /evr_axi_0/s00_axi(1) and /microblaze_0_axi_periph_1/m01_couplers/auto_pc/M_AXI(0)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Aurora/drp_bridge_0/drp5_do
/Aurora/drp_bridge_0/drp5_rdy
/Aurora/drp_bridge_0/drp6_do
/Aurora/drp_bridge_0/drp6_rdy
/Aurora/drp_bridge_0/drp7_do
/Aurora/drp_bridge_0/drp7_rdy
/Aurora/drp_bridge_0/drp8_do
/Aurora/drp_bridge_0/drp8_rdy
/Aurora/drp_bridge_0/drp9_do
/Aurora/drp_bridge_0/drp9_rdy
/Aurora/drp_bridge_0/drp10_do
/Aurora/drp_bridge_0/drp10_rdy
/Aurora/drp_bridge_0/drp11_do
/Aurora/drp_bridge_0/drp11_rdy
/Aurora/drp_bridge_0/drp12_do
/Aurora/drp_bridge_0/drp12_rdy
/Aurora/drp_bridge_0/drp13_do
/Aurora/drp_bridge_0/drp13_rdy
/Aurora/drp_bridge_0/drp14_do
/Aurora/drp_bridge_0/drp14_rdy
/Aurora/drp_bridge_0/drp15_do
/Aurora/drp_bridge_0/drp15_rdy
/Aurora/drp_bridge_0/drp16_do
/Aurora/drp_bridge_0/drp16_rdy
/Aurora/drp_bridge_0/drp17_do
/Aurora/drp_bridge_0/drp17_rdy
/Aurora/drp_bridge_0/drp18_do
/Aurora/drp_bridge_0/drp18_rdy
/Aurora/drp_bridge_0/drp19_do
/Aurora/drp_bridge_0/drp19_rdy
/Aurora/drp_bridge_0/drp20_do
/Aurora/drp_bridge_0/drp20_rdy
/Aurora/drp_bridge_0/drp21_do
/Aurora/drp_bridge_0/drp21_rdy
/Aurora/drp_bridge_0/drp22_do
/Aurora/drp_bridge_0/drp22_rdy
/Aurora/drp_bridge_0/drp23_do
/Aurora/drp_bridge_0/drp23_rdy
/Aurora/drp_bridge_0/drp24_do
/Aurora/drp_bridge_0/drp24_rdy
/Aurora/drp_bridge_0/drp25_do
/Aurora/drp_bridge_0/drp25_rdy
/Aurora/drp_bridge_0/drp26_do
/Aurora/drp_bridge_0/drp26_rdy
/Aurora/drp_bridge_0/drp27_do
/Aurora/drp_bridge_0/drp27_rdy
/Aurora/drp_bridge_0/drp28_do
/Aurora/drp_bridge_0/drp28_rdy
/Aurora/drp_bridge_0/drp29_do
/Aurora/drp_bridge_0/drp29_rdy
/Aurora/drp_bridge_0/drp30_do
/Aurora/drp_bridge_0/drp30_rdy
/Aurora/drp_bridge_0/drp31_do
/Aurora/drp_bridge_0/drp31_rdy

Wrote  : </home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/system_marble.bd> 
Wrote  : </home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ui/bd_d485ebad.ui> 
VHDL Output written to : /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.v
VHDL Output written to : /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/sim/system_marble.v
VHDL Output written to : /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/hdl/system_marble_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Aurora/util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Aurora/drp_bridge_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Aurora/aurora_8b10b_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Aurora/aurora_8b10b_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Aurora/aurora_8b10b_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Aurora/aurora_8b10b_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Aurora/axis_data_fifo_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Aurora/axis_data_fifo_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_BPM_SETPOINTS .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DummyUART .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block One .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zero .
INFO: [BD 41-1029] Generation completed for the IP Integrator block evr_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_lite_generic_reg .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph_1/m01_couplers/auto_pc .
Exporting to file /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/hw_handoff/system_marble.hwh
Generated Block Design Tcl file /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/hw_handoff/system_marble_bd.tcl
Generated Hardware Definition File /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth/system_marble.hwdef
generate_target: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2459.984 ; gain = 0.000 ; free physical = 1843 ; free virtual = 7914
INFO: [Vivado 12-4895] Creating Hardware Platform: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_marble.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (/mnt/xilinx/Vivado/2020.2/data/embeddedsw) loading 1 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/system_marble.xsa
INFO: [Vivado 12-12082] Found metadata file: xsa.json
INFO: [Vivado 12-6078] Validating platform properties...
INFO: [Vivado 12-6076] Validating fixed platform...
INFO: [Vivado 12-5957] Found a hwdef.xml file in the fixed Hardware Platform.
INFO: [Vivado 12-6077] Validating platform files...
INFO: [Vivado 12-6066] Finished running validate_hw_platform for file: './system_marble.xsa'
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:39:45 2023...
set -e; mkdir -p _dep; iverilog -Wall -Wno-timescale -DSIMULATE  -y_autogen -I_autogen -y/home/kpenney/repos/cell-controller/gateware/submodules/bedrock//dsp -y/home/kpenney/repos/cell-controller/gateware/submodules/bedrock//fpga_family -y/home/kpenney/repos/cell-controller/gateware/submodules/bedrock//fpga_family/xilinx -y/home/kpenney/repos/cell-controller/gateware/submodules/bedrock//fpga_family/iserdes -y -y -y/home/kpenney/repos/cell-controller/gateware/submodules/bedrock//serial_io -y/home/kpenney/repos/cell-controller/gateware/submodules/bedrock//peripheral_drivers -y/home/kpenney/repos/cell-controller/gateware/submodules/bedrock//peripheral_drivers/i2cbridge -y/home/kpenney/repos/cell-controller/gateware/submodules/bedrock//homeless -y/home/kpenney/repos/cell-controller/gateware/submodules/bedrock//badger -y/home/kpenney/repos/cell-controller/gateware/submodules/bedrock//badger/tests -y/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core -y/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/crc -y. -y/home/kpenney/repos/cell-controller/gateware/modules -y../../top/cctrl_marble -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO -y/home/kpenney/repos/cell-controller/gateware/submodules/bwudp -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO/example_design -y/home/kpenney/repos/cell-controller/gateware/submodules/bwudp/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/example_design -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO/synth -y/home/kpenney/repos/cell-controller/gateware/submodules/bwudp/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO/hdl -y/home/kpenney/repos/cell-controller/gateware/submodules/bwudp/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth -y/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/hdl -I. -I../../top/cctrl_marble -I/home/kpenney/repos/cell-controller/gateware/modules -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO -I/home/kpenney/repos/cell-controller/gateware/submodules/bwudp -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO/example_design -I/home/kpenney/repos/cell-controller/gateware/submodules/bwudp/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/example_design -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO/synth -I/home/kpenney/repos/cell-controller/gateware/submodules/bwudp/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/MappingRam/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/PacketMem/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/timeStampFIFO/hdl -I/home/kpenney/repos/cell-controller/gateware/submodules/bwudp/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/synth -I/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/hdl -cMappingRam_iverilog_cfile.txt -cPacketMem_iverilog_cfile.txt -ctimeStampFIFO_iverilog_cfile.txt -cevr_mgt_gtx_iverilog_cfile.txt -cfofbFIRplusIntegral_iverilog_cfile.txt -cfofbFixToFloat_iverilog_cfile.txt -cfofbGainMultiplier_iverilog_cfile.txt -cfofbIntegralFixToFloat_iverilog_cfile.txt -cfofbIntegralMultiplier_iverilog_cfile.txt -creadOldBPMs_DoubleToFloat_iverilog_cfile.txt -creadOldBPMs_FIFO_iverilog_cfile.txt -creadOldBPMs_Fix_iverilog_cfile.txt -creadOldBPMs_Multiply_iverilog_cfile.txt -DSIMULATE -o /dev/null -M_dep/cctrl_marble_top.bit.d.$$ ../../top/cctrl_marble/cctrl_marble_top.v && ( printf "cctrl_marble_top.bit _dep/cctrl_marble_top.bit.d: "; sort -u _dep/cctrl_marble_top.bit.d.$$ | grep -Ee 'BUFG|BUFGCE|BUFG_GT|BUFH|FD|IBUF|IBUFDS|IBUFDS_GTE2|IBUFDS_GTE4|IBUFGDS|IDDR|IDELAYE2|IOBUF|MMCME2_BASE|MMCME4_ADV|OBUF|OBUFDS' -e 'FDP|OBUFT|GTXE2_CHANNEL|GTXE2_COMMON|MMCME2_ADV' -v | tr '\n' ' '; printf "\n" ) > _dep/cctrl_marble_top.bit.d && rm -f _dep/cctrl_marble_top.bit.d.$$
../../top/cctrl_marble/cctrl_marble_top.v:917: warning: implicit definition of wire 'FP_LED0_GRN'.
../../top/cctrl_marble/cctrl_marble_top.v:918: warning: implicit definition of wire 'FP_LED0_RED'.
../../top/cctrl_marble/cctrl_marble_top.v:925: warning: implicit definition of wire 'FP_LED1_GRN'.
../../top/cctrl_marble/cctrl_marble_top.v:926: warning: implicit definition of wire 'FP_LED1_RED'.
../../top/cctrl_marble/cctrl_marble_top.v:934: warning: implicit definition of wire 'FP_LED2_GRN'.
../../top/cctrl_marble/cctrl_marble_top.v:935: warning: implicit definition of wire 'FP_LED2_RED'.
/home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v:332: warning: Attributes are not supported on net declaration assignments and will be discarded.
/home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v:339: warning: Attributes are not supported on net declaration assignments and will be discarded.
/home/kpenney/repos/cell-controller/gateware/modules/forwardCellLink.v:53: warning: Attributes are not supported on net declaration assignments and will be discarded.
/home/kpenney/repos/cell-controller/gateware/modules/psAWG.v:37: warning: Attributes are not supported on net declaration assignments and will be discarded.
/home/kpenney/repos/cell-controller/gateware/modules/fofbRecorder.v:58: warning: Attributes are not supported on net declaration assignments and will be discarded.
/home/kpenney/repos/cell-controller/gateware/modules/fofbRecorder.v:59: warning: Attributes are not supported on net declaration assignments and will be discarded.
../../top/cctrl_marble/cctrl_marble_top.v:526: warning: output port mergedLinkTDATA is coerced to inout.
IP_CORES_CUSTOM=evr_axi axi_lite_generic_reg bwUDP drp_bridge
cat ../../top/cctrl_marble/cctrl_marble_top_pins.xdc /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx.xdc ../../top/cctrl_marble/cctrl_marble_top_tim.xdc > system_top.xdc
sed -e 's|$DIRS|_gen/evr_axi _gen/axi_lite_generic_reg _gen/bwUDP _gen/drp_bridge|g' \
	ipcores_repos.tcl.in > ipcores_repos.tcl
sed -e 's|$XCI_FILES|/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci|g' \
	prio_xci_files.tcl.in > prio_xci_files.tcl
echo KEEF - system_top.xdc prop.tcl ipcores_repos.tcl prio_xci_files.tcl ../../top/cctrl_marble/cctrl_marble_top.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/system_marble.bd /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat/fixToFloat.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble/floatToDouble.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply/floatMultiply.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO/floatResultFIFO.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic/fofbPCS_PMA_with_shared_logic.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic/fofbPCS_PMA_without_shared_logic.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul/fofbCoefficientMul.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter/fofbSupplyFilter.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/fofbReadLinksMux.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/forwardCellLinkMux.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/linkStatisticsMux.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux/readBPMlinksMux.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat/psSetpointCalcFixToFloat.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps/psSetpointCalcConvertToAmps.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci /home/kpenney/repos/cell-controller/gateware/modules/eebi.v /home/kpenney/repos/cell-controller/gateware/modules/errorConvert.v /home/kpenney/repos/cell-controller/gateware/modules/evrLogger.v /home/kpenney/repos/cell-controller/gateware/modules/evr_mgt_top.v /home/kpenney/repos/cell-controller/gateware/modules/evrSync.v /home/kpenney/repos/cell-controller/gateware/modules/fifoUART.v /home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v /home/kpenney/repos/cell-controller/gateware/modules/fofbDataDPRAM.v /home/kpenney/repos/cell-controller/gateware/modules/fofbDSP.v /home/kpenney/repos/cell-controller/gateware/modules/fofbEthernet.v /home/kpenney/repos/cell-controller/gateware/modules/fofbReadLinks.v /home/kpenney/repos/cell-controller/gateware/modules/fofbReadLink.v /home/kpenney/repos/cell-controller/gateware/modules/fofbRecorder.v /home/kpenney/repos/cell-controller/gateware/modules/forwardCellLink.v /home/kpenney/repos/cell-controller/gateware/modules/forwardData.v /home/kpenney/repos/cell-controller/gateware/modules/freq_multi_count.v /home/kpenney/repos/cell-controller/gateware/modules/gtp_bitslide.v /home/kpenney/repos/cell-controller/gateware/modules/gtx_byteisaligned.v /home/kpenney/repos/cell-controller/gateware/modules/gtx_rx_phase_force.v /home/kpenney/repos/cell-controller/gateware/modules/linkStatistics.v /home/kpenney/repos/cell-controller/gateware/modules/lowpass.v /home/kpenney/repos/cell-controller/gateware/modules/psAWG.v /home/kpenney/repos/cell-controller/gateware/modules/psMUX.v /home/kpenney/repos/cell-controller/gateware/modules/psSetpointCalc.v /home/kpenney/repos/cell-controller/gateware/modules/psSetpointMonitor.v /home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v /home/kpenney/repos/cell-controller/gateware/modules/readBPMlink.v /home/kpenney/repos/cell-controller/gateware/modules/reduceWidth.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx_cpll_railing.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/evr_mgt_gtx_auto_phase_align.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/evr_mgt_gtx_rx_startup_fsm.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/evr_mgt_gtx_sync_block.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx_gt.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx_init.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx_multi_gt.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral/synth/fofbFIRplusIntegral.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat/synth/fofbFixToFloat.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier/synth/fofbGainMultiplier.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat/synth/fofbIntegralFixToFloat.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier/synth/fofbIntegralMultiplier.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat/synth/readOldBPMs_DoubleToFloat.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO/synth/readOldBPMs_FIFO.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix/synth/readOldBPMs_Fix.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply/synth/readOldBPMs_Multiply.v /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//badger/crc8e_guts.v /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//homeless/activity.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/arp_rx.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/arp_tx.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/assemble_eth.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/dpram_pkheader.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/emux_rx.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/emux_tx.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/head_rx.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/head_tx.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/icmp_rx.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/icmp_tx.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/macip_config.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/pri_en16.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/pri_en4.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/tail_tx.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/udpip_rx.v ../../top/cctrl_marble/aggregate.v ../../top/cctrl_marble/firmwareBuildDate.v ../../top/cctrl_marble/gpioIDX.vh
KEEF - system_top.xdc prop.tcl ipcores_repos.tcl prio_xci_files.tcl ../../top/cctrl_marble/cctrl_marble_top.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/system_marble.bd /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat/fixToFloat.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble/floatToDouble.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply/floatMultiply.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO/floatResultFIFO.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic/fofbPCS_PMA_with_shared_logic.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic/fofbPCS_PMA_without_shared_logic.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul/fofbCoefficientMul.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter/fofbSupplyFilter.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/fofbReadLinksMux.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/forwardCellLinkMux.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/linkStatisticsMux.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux/readBPMlinksMux.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat/psSetpointCalcFixToFloat.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps/psSetpointCalcConvertToAmps.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci /home/kpenney/repos/cell-controller/gateware/modules/eebi.v /home/kpenney/repos/cell-controller/gateware/modules/errorConvert.v /home/kpenney/repos/cell-controller/gateware/modules/evrLogger.v /home/kpenney/repos/cell-controller/gateware/modules/evr_mgt_top.v /home/kpenney/repos/cell-controller/gateware/modules/evrSync.v /home/kpenney/repos/cell-controller/gateware/modules/fifoUART.v /home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v /home/kpenney/repos/cell-controller/gateware/modules/fofbDataDPRAM.v /home/kpenney/repos/cell-controller/gateware/modules/fofbDSP.v /home/kpenney/repos/cell-controller/gateware/modules/fofbEthernet.v /home/kpenney/repos/cell-controller/gateware/modules/fofbReadLinks.v /home/kpenney/repos/cell-controller/gateware/modules/fofbReadLink.v /home/kpenney/repos/cell-controller/gateware/modules/fofbRecorder.v /home/kpenney/repos/cell-controller/gateware/modules/forwardCellLink.v /home/kpenney/repos/cell-controller/gateware/modules/forwardData.v /home/kpenney/repos/cell-controller/gateware/modules/freq_multi_count.v /home/kpenney/repos/cell-controller/gateware/modules/gtp_bitslide.v /home/kpenney/repos/cell-controller/gateware/modules/gtx_byteisaligned.v /home/kpenney/repos/cell-controller/gateware/modules/gtx_rx_phase_force.v /home/kpenney/repos/cell-controller/gateware/modules/linkStatistics.v /home/kpenney/repos/cell-controller/gateware/modules/lowpass.v /home/kpenney/repos/cell-controller/gateware/modules/psAWG.v /home/kpenney/repos/cell-controller/gateware/modules/psMUX.v /home/kpenney/repos/cell-controller/gateware/modules/psSetpointCalc.v /home/kpenney/repos/cell-controller/gateware/modules/psSetpointMonitor.v /home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v /home/kpenney/repos/cell-controller/gateware/modules/readBPMlink.v /home/kpenney/repos/cell-controller/gateware/modules/reduceWidth.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx_cpll_railing.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/evr_mgt_gtx_auto_phase_align.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/evr_mgt_gtx_rx_startup_fsm.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/evr_mgt_gtx_sync_block.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx_gt.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx_init.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx_multi_gt.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral/synth/fofbFIRplusIntegral.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat/synth/fofbFixToFloat.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier/synth/fofbGainMultiplier.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat/synth/fofbIntegralFixToFloat.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier/synth/fofbIntegralMultiplier.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat/synth/readOldBPMs_DoubleToFloat.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO/synth/readOldBPMs_FIFO.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix/synth/readOldBPMs_Fix.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply/synth/readOldBPMs_Multiply.v /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//badger/crc8e_guts.v /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//homeless/activity.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/arp_rx.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/arp_tx.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/assemble_eth.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/dpram_pkheader.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/emux_rx.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/emux_tx.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/head_rx.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/head_tx.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/icmp_rx.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/icmp_tx.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/macip_config.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/pri_en16.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/pri_en4.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/tail_tx.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/udpip_rx.v ../../top/cctrl_marble/aggregate.v ../../top/cctrl_marble/firmwareBuildDate.v ../../top/cctrl_marble/gpioIDX.vh
vivado -mode batch -nojou -nolog -source /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/project_proc.tcl prop.tcl ipcores_repos.tcl prio_xci_files.tcl /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/vivado_project.tcl -tclargs marble cctrl_marble_top "" system_top.xdc prop.tcl ipcores_repos.tcl prio_xci_files.tcl ../../top/cctrl_marble/cctrl_marble_top.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/system_marble.bd /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fixToFloat/fixToFloat.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatToDouble/floatToDouble.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatMultiply/floatMultiply.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/floatResultFIFO/floatResultFIFO.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_with_shared_logic/fofbPCS_PMA_with_shared_logic.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbPCS_PMA_without_shared_logic/fofbPCS_PMA_without_shared_logic.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbCoefficientMul/fofbCoefficientMul.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbSupplyFilter/fofbSupplyFilter.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/fofbReadLinksMux.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/forwardCellLinkMux.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/linkStatisticsMux.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux/readBPMlinksMux.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcFixToFloat/psSetpointCalcFixToFloat.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/psSetpointCalcConvertToAmps/psSetpointCalcConvertToAmps.xci /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci /home/kpenney/repos/cell-controller/gateware/modules/eebi.v /home/kpenney/repos/cell-controller/gateware/modules/errorConvert.v /home/kpenney/repos/cell-controller/gateware/modules/evrLogger.v /home/kpenney/repos/cell-controller/gateware/modules/evr_mgt_top.v /home/kpenney/repos/cell-controller/gateware/modules/evrSync.v /home/kpenney/repos/cell-controller/gateware/modules/fifoUART.v /home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v /home/kpenney/repos/cell-controller/gateware/modules/fofbDataDPRAM.v /home/kpenney/repos/cell-controller/gateware/modules/fofbDSP.v /home/kpenney/repos/cell-controller/gateware/modules/fofbEthernet.v /home/kpenney/repos/cell-controller/gateware/modules/fofbReadLinks.v /home/kpenney/repos/cell-controller/gateware/modules/fofbReadLink.v /home/kpenney/repos/cell-controller/gateware/modules/fofbRecorder.v /home/kpenney/repos/cell-controller/gateware/modules/forwardCellLink.v /home/kpenney/repos/cell-controller/gateware/modules/forwardData.v /home/kpenney/repos/cell-controller/gateware/modules/freq_multi_count.v /home/kpenney/repos/cell-controller/gateware/modules/gtp_bitslide.v /home/kpenney/repos/cell-controller/gateware/modules/gtx_byteisaligned.v /home/kpenney/repos/cell-controller/gateware/modules/gtx_rx_phase_force.v /home/kpenney/repos/cell-controller/gateware/modules/linkStatistics.v /home/kpenney/repos/cell-controller/gateware/modules/lowpass.v /home/kpenney/repos/cell-controller/gateware/modules/psAWG.v /home/kpenney/repos/cell-controller/gateware/modules/psMUX.v /home/kpenney/repos/cell-controller/gateware/modules/psSetpointCalc.v /home/kpenney/repos/cell-controller/gateware/modules/psSetpointMonitor.v /home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v /home/kpenney/repos/cell-controller/gateware/modules/readBPMlink.v /home/kpenney/repos/cell-controller/gateware/modules/reduceWidth.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx_cpll_railing.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/evr_mgt_gtx_auto_phase_align.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/evr_mgt_gtx_rx_startup_fsm.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/evr_mgt_gtx_sync_block.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx_gt.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx_init.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx_multi_gt.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFIRplusIntegral/synth/fofbFIRplusIntegral.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbFixToFloat/synth/fofbFixToFloat.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbGainMultiplier/synth/fofbGainMultiplier.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralFixToFloat/synth/fofbIntegralFixToFloat.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbIntegralMultiplier/synth/fofbIntegralMultiplier.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_DoubleToFloat/synth/readOldBPMs_DoubleToFloat.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_FIFO/synth/readOldBPMs_FIFO.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Fix/synth/readOldBPMs_Fix.v /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readOldBPMs_Multiply/synth/readOldBPMs_Multiply.v /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//badger/crc8e_guts.v /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//homeless/activity.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/arp_rx.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/arp_tx.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/assemble_eth.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/dpram_pkheader.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/emux_rx.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/emux_tx.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/head_rx.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/head_tx.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/icmp_rx.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/icmp_tx.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/macip_config.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/pri_en16.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/pri_en4.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/tail_tx.v /home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/udpip_rx.v ../../top/cctrl_marble/aggregate.v ../../top/cctrl_marble/firmwareBuildDate.v ../../top/cctrl_marble/gpioIDX.vh
WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/project_proc.tcl
# proc project_create {platform_name project_name} {
#     global platform
#     global project_part
# 
#     set platform "none"
#     set project_part "none"
#     set project_board "none"
# 
#     if [regexp "ac701" $platform_name] {
#         set platform "ac701"
#         set project_part "xc7a200tfbg676-2"
#         set project_board "xilinx.com:ac701:part0:1.1"
#     }
#     if [regexp "kc705" $platform_name] {
#         set platform "kc705"
#         set project_part "xc7k325tffg900-2"
#         set project_board "xilinx.com:kc705:part0:1.1"
#     }
#     if [regexp "cmod_a7" $platform_name] {
#         set platform "cmod_a7"
#         set project_part "xc7a35tcpg236-1"
#     }
#     if [regexp "zed" $platform_name] {
#         set platform "zed"
#         set project_part "xc7z020clg484-1"
#         set project_board "em.avnet.com:zed:part0:1.3"
#     }
#     if [regexp "zc706" $platform_name] {
#         set platform "zc706"
#         set project_part "xc7z045ffg900-2"
#         set project_board "xilinx.com:zc706:part0:1.2"
#     }
#     if [regexp "bmb7_*" $platform_name] {
#         set platform "bmb7"
#         set project_part "xc7k160tffg676-2"
#     }
#     if [regexp "marble" $platform_name] {
# 	if [regexp "marblemini" $platform_name] {
# 	    set platform "marblemini"
# 	    set project_part "xc7a100t-fgg484-2"
# 	} else {
# 	    set platform "marble"
# 	    set project_part "xc7k160tffg676-2"
# 	}
#     }
#     if [regexp "qf2pre_*" $platform_name] {
#         set platform "bmb7"
#         set project_part "xc7k160tffg676-2"
#     }
#     if [regexp "ml605" $platform_name] {
#         set platform "ml605"
#         set project_part "xc6vlx240tff1156-1"
#         set project_board "ml605"
#     }
#     if [regexp "vc707" $platform_name] {
#         set platform "vc707"
#         set project_part "xc7vx485tffg1761-2"
#         set project_board "xilinx.com:vc707:part0:1.2"
#     }
#     if [regexp "zcu111" $platform_name] {
#         set platform "zcu111"
#         set project_part "xczu28dr-ffvg1517-2-e"
#         set project_board "xilinx.com:zcu111:part0:1.1"
#     }
#     if [regexp "zcu208" $platform_name] {
#         set platform "zcu208"
#         set project_part "xczu48dr-fsvg1517-2-e"
#         set project_board "xilinx.com:zcu208:part0:2.0"
#     }
#     # planahead
#     #
#     if {$platform eq "ml605"} {
#         create_project $project_name ./_xilinx/$project_name -part $project_part -force
#         set_property board $project_board [current_project]
#         return
#     }
#     create_project $project_name ./_xilinx/$project_name -part $project_part -force
#     if {$project_board ne "none"} {
#         set_property board_part $project_board [current_project]
#     }
#     set_property top $project_name [current_fileset]
# }
# proc project_add_syn_props {syn_prop_dict} {
#     set_property -dict $syn_prop_dict [get_runs synth_1]
# }
# proc project_add_impl_props {impl_prop_dict} {
#     set_property -dict $impl_prop_dict [get_runs impl_1]
# }
# proc project_add_ip_repos {ipcore_dirs} {
#     set_property ip_repo_paths $ipcore_dirs [current_fileset]
#     update_ip_catalog -rebuild
# }
# proc project_bd_design {library_dir project_name} {
#     set_property ip_repo_paths $library_dir [current_fileset]
#     update_ip_catalog -rebuild
#     # CRITICAL WARNING: [BD 41-1348] Reset pin () is connected to asynchronous reset source ().
#     set_msg_config -id {BD 41-1348} -new_severity info
#     set_msg_config -severity {CRITICAL WARNING} -quiet -id {BD 41-1276} -new_severity error
# 
#     set project_system_dir "./_xilinx/$project_name/$project_name.srcs/sources_1/bd/system"
# 
#     create_bd_design "system"
#     source system_bd.tcl
#     save_bd_design
#     validate_bd_design
# 
#     make_wrapper -files [get_files system.bd] -top
#     import_files -force -norecurse -fileset sources_1 $project_system_dir/hdl/system_wrapper.v
# }
# proc project_add_files {project_files} {
#     add_files -norecurse -fileset sources_1 $project_files
#     set ip_tcl_src [get_files *.tcl]
#     if {! [string match "" $ip_tcl_src]} {
#         foreach ip_tcl $ip_tcl_src {
#             source $ip_tcl
#         }
#     }
#     remove_files -fileset sources_1 -quiet $ip_tcl_src
# 
#     # prevent tools from compiling verilog headers
#     set verilog_header_src [get_files *.vh]
#     if {! [string match "" $verilog_header_src]} {
#         foreach verilog_header $verilog_header_src {
#             set_property file_type {Verilog Header} [get_files $verilog_header]
#         }
#     }
# 
#     set imp_xdc_src [get_files *_imp.xdc]
#     if {! [string match "" $ip_tcl_src]} {
#         foreach xdc $imp_xdc_src {
#             set_property USED_IN_SYNTHESIS 0 [get_files $xdc]
#         }
#     }
#     update_compile_order -fileset sources_1
# }
# proc project_move_xci_to_front {xci_files} {
#     # put .xci files on front as they need to be
#     # generated first.
#     update_compile_order -fileset sources_1
#     set_property source_mgmt_mode DisplayOnly [current_project]
#     reorder_files -fileset sources_1 -front $xci_files
# }
# proc project_add_ucf {project_ucf} {
#     import_files -fileset constrs_1 -force -norecurse $project_ucf
# }
# proc project_add_file {project_files} {
#     add_files -norecurse -fileset sources_1 $project_files
#     set_property top system_wrapper [current_fileset]
# }
# proc project_run_planahead {project_name} {
#     update_compile_order -fileset sources_1
#     #update_compile_order -fileset sim_1
# 
#     # Launch Synthesis
#     launch_runs synth_1
#     wait_on_run synth_1
#     open_run synth_1
# 
#     # Launch Implementation
#     # planAhead: NGDBuild, MAP, PAR, TRCE, XDL, Bitgen
#     #launch_runs impl_1 -to_step write_bitstream
#     launch_runs impl_1 -to_step Bitgen
#     wait_on_run impl_1
#     open_run impl_1
# }
# proc project_run {verilog_defines} {
#     update_compile_order -fileset sources_1
#     #update_compile_order -fileset sim_1
#     #
#     # for picorv32soc
#     set baz [string map {"-D" ""} $verilog_defines]
#     set args [regexp -all -inline {\S+} $baz]
# 
#     # Append to existing defines, if any
#     set cur_list [get_property verilog_define [current_fileset]]
#     set args [list {*}$args {*}$cur_list]
# 
#     set_property verilog_define $args [current_fileset]
#     puts "DEFINES:"
#     puts [get_property verilog_define [current_fileset]]
# 
#     launch_runs synth_1
#     wait_on_run synth_1
# 
#     #launch_runs impl_1 -to_step write_bitstream
#     launch_runs impl_1 -to_step route_design
#     wait_on_run impl_1
#     open_run impl_1
# }
# proc project_rpt {project_name} {
#     # Generate implementation timing & power report
#     report_power -file ./_xilinx/$project_name/imp_power.rpt
#     report_datasheet -v -file ./_xilinx/$project_name/imp_datasheet.rpt
#     report_cdc -v -details -file ./_xilinx/$project_name/cdc_report.rpt
#     report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -file ./_xilinx/$project_name/imp_timing.rpt
#     # http://xillybus.com/tutorials/vivado-timing-constraints-error
#     if {! [string match -nocase {*timing constraints are met*} [report_timing_summary -no_header -no_detailed_paths -return_string]]} {
#         puts "Timing constraints weren't met. Please check your design."
#         exit 2
#     }
# }
# proc project_write_bitstream {platform} {
#     if {($platform ne "vc707" && $platform ne "zcu111" && $platform ne "zcu208")} {
#         set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [get_designs impl_1]
#     }
#     if {$platform ne "zcu111" && $platform ne "zcu208"} {
#         set_property BITSTREAM.CONFIG.CONFIGRATE 33 [get_designs impl_1]
#     }
# 
#     write_bitstream -force [current_project].bit
#     if {$platform ne "zcu111" && $platform ne "zcu208"} {
#         write_cfgmem -force -format bin -interface spix4 -size 16 -loadbit "up 0x0 [current_project].bit" -file [current_project].bin
#     }
# }
source prop.tcl
# set syn_prop_dict {
#     steps.synth_design.args.assert       {1}
# }
# set impl_prop_dict {
#     steps.opt_design.is_enabled          {1}
#     steps.place_design.args.directive    {Explore}
#     steps.phys_opt_design.is_enabled     {1}
#     steps.phys_opt_design.args.directive {AlternateFlowWithRetiming}
# }
source ipcores_repos.tcl
# set ipcore_dirs { _gen/evr_axi _gen/axi_lite_generic_reg _gen/bwUDP _gen/drp_bridge  }
source prio_xci_files.tcl
# set prio_xci_files { /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci }
source /home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/vivado_tcl/vivado_project.tcl
# if { $argc <5 } {
#     puts "Not enough arguments"
#     puts "Usage: vivado -mode batch -nojou -nolog -source project_proc.tcl vivado_project.tcl -tclargs <platform_name> <project_name> <project_xdc> <source_files>"
#     exit
# }
# set my_platform_name [lindex $argv 0]
# set my_proj_name [lindex $argv 1]
# set my_verilog_defines [lindex $argv 2]
# set my_proj_files [lrange $argv 3 end]
# project_create $my_platform_name $my_proj_name
# if {[info exists syn_prop_dict]} {
#     project_add_syn_props $syn_prop_dict
# }
# if {[info exists impl_prop_dict]} {
#     project_add_impl_props $impl_prop_dict
# }
# if {[info exists ipcore_dirs]} {
#     project_add_ip_repos $ipcore_dirs
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_gen/evr_axi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_gen/axi_lite_generic_reg'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_gen/bwUDP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_gen/drp_bridge'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
# project_add_files $my_proj_files
## set syn_prop_dict {
##     steps.synth_design.args.assert       {1}
## }
## set impl_prop_dict {
##     steps.opt_design.is_enabled          {1}
##     steps.place_design.args.directive    {Explore}
##     steps.phys_opt_design.is_enabled     {1}
##     steps.phys_opt_design.args.directive {AlternateFlowWithRetiming}
## }
## set ipcore_dirs { _gen/evr_axi _gen/axi_lite_generic_reg _gen/bwUDP _gen/drp_bridge  }
## set prio_xci_files { /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci }
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2020.2
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    catch {common::send_gid_msg -ssname BD::TCL -id 2041 -severity "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
## 
##    return 1
## }
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project project_1 myproj -part xc7k160tffg676-2
## }
## variable design_name
## set design_name system_marble
## set run_remote_bd_flow 1
## if { $run_remote_bd_flow == 1 } {
##   # Set the reference directory for source file relative paths (by default 
##   # the value is script directory path)
##   set origin_dir ./cctrl
## 
##   # Use origin directory path location variable, if specified in the tcl shell
##   if { [info exists ::origin_dir_loc] } {
##      set origin_dir $::origin_dir_loc
##   }
## 
##   set str_bd_folder [file normalize ${origin_dir}]
##   set str_bd_filepath ${str_bd_folder}/${design_name}/${design_name}.bd
## 
##   # Check if remote design exists on disk
##   if { [file exists $str_bd_filepath ] == 1 } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2030 -severity "ERROR" "The remote BD file path <$str_bd_filepath> already exists!"}
##      common::send_gid_msg -ssname BD::TCL -id 2031 -severity "INFO" "To create a non-remote BD, change the variable <run_remote_bd_flow> to <0>."
##      common::send_gid_msg -ssname BD::TCL -id 2032 -severity "INFO" "Also make sure there is no design <$design_name> existing in your current project."
## 
##      return 1
##   }
## 
##   # Check if design exists in memory
##   set list_existing_designs [get_bd_designs -quiet $design_name]
##   if { $list_existing_designs ne "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2033 -severity "ERROR" "The design <$design_name> already exists in this project! Will not create the remote BD <$design_name> at the folder <$str_bd_folder>."}
## 
##      common::send_gid_msg -ssname BD::TCL -id 2034 -severity "INFO" "To create a non-remote BD, change the variable <run_remote_bd_flow> to <0> or please set a different value to variable <design_name>."
## 
##      return 1
##   }
## 
##   # Check if design exists on disk within project
##   set list_existing_designs [get_files -quiet */${design_name}.bd]
##   if { $list_existing_designs ne "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2035 -severity "ERROR" "The design <$design_name> already exists in this project at location:
##     $list_existing_designs"}
##      catch {common::send_gid_msg -ssname BD::TCL -id 2036 -severity "ERROR" "Will not create the remote BD <$design_name> at the folder <$str_bd_folder>."}
## 
##      common::send_gid_msg -ssname BD::TCL -id 2037 -severity "INFO" "To create a non-remote BD, change the variable <run_remote_bd_flow> to <0> or please set a different value to variable <design_name>."
## 
##      return 1
##   }
## 
##   # Now can create the remote BD
##   # NOTE - usage of <-dir> will create <$str_bd_folder/$design_name/$design_name.bd>
##   create_bd_design -dir $str_bd_folder $design_name
## } else {
## 
##   # Create regular design
##   if { [catch {create_bd_design $design_name} errmsg] } {
##      common::send_gid_msg -ssname BD::TCL -id 2038 -severity "INFO" "Please set a different value to variable <design_name>."
## 
##      return 1
##   }
## }
ERROR: [BD::TCL 103-2035] The design <system_marble> already exists in this project at location:
    /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/system_marble.bd
ERROR: [BD::TCL 103-2036] Will not create the remote BD <system_marble> at the folder </home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/cctrl>.
INFO: [BD::TCL 103-2037] To create a non-remote BD, change the variable <run_remote_bd_flow> to <0> or please set a different value to variable <design_name>.
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8713/hdl/axis_infrastructure_v1_1_0.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_axis_data_fifo_2_0/system_marble_axis_data_fifo_2_0.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8713/hdl/axis_infrastructure_v1_1_0.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_axis_data_fifo_3_0/system_marble_axis_data_fifo_3_0.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8713/hdl/axis_infrastructure_v1_1_0.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_axis_data_fifo_2_0/system_marble_axis_data_fifo_2_0.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/8713/hdl/axis_infrastructure_v1_1_0.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_axis_data_fifo_3_0/system_marble_axis_data_fifo_3_0.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xbar_0/system_marble_xbar_0.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_auto_pc_0/system_marble_auto_pc_0.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_xbar_0/system_marble_xbar_0.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_auto_pc_0/system_marble_auto_pc_0.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/hdl/axis_interconnect_v1_1_18.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/fofbReadLinksMux/fofbReadLinksMux.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/hdl/axis_interconnect_v1_1_18.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/forwardCellLinkMux/forwardCellLinkMux.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/hdl/axis_interconnect_v1_1_18.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/linkStatisticsMux/linkStatisticsMux.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux/hdl/axis_interconnect_v1_1_18.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/readBPMlinksMux/readBPMlinksMux.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/ltlib_v1_0_0_ver.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/ltlib_v1_0_0_lib_fn.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/xsdbs_v1_0_2_i2x.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/xsdbs_v1_0_2_in.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/xsdbm_v3_0_0_i2x.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/xsdbm_v3_0_0_in.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/xsdbm_v3_0_0_icn.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/xsdbm_v3_0_0_bs.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/xsdbm_v3_0_0_bs_ext.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/xsdbm_v3_0_0_bs_core.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/xsdbm_v3_0_0_bs_ports.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/xsdbm_v3_0_0_bsid_ports.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/xsdbm_v3_0_0_bsid_vec_ports.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/xsdbm_v3_0_0_bs_vec.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/xsdbm_v3_0_0_sl_prt_map.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/xsdbm_v3_0_0_id_map.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/xsdbm_v3_0_0_id_vec_map.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/ila_v6_2_11_ila_ver.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/ila_v6_2_11_ila_in.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/ila_v6_2_11_ila_param.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/ila_v6_2_11_ila_lparam.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/hdl/verilog/ila_v6_2_11_ila_lib_fn.vh
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/ila_td256_s4096_cap/ila_td256_s4096_cap.xci
WARNING: [Vivado 12-818] No files matched '*_imp.xdc'
# if {[info exists prio_xci_files]} {
#     project_move_xci_to_front $prio_xci_files
# }
# project_run $my_verilog_defines
DEFINES:

[Thu Apr 27 13:40:08 2023] Launched fixToFloat_synth_1, floatToDouble_synth_1, floatMultiply_synth_1, floatResultFIFO_synth_1, fofbPCS_PMA_with_shared_logic_synth_1, fofbPCS_PMA_without_shared_logic_synth_1, fofbCoefficientMul_synth_1, fofbSupplyFilter_synth_1, fofbReadLinksMux_synth_1, forwardCellLinkMux_synth_1, linkStatisticsMux_synth_1, readBPMlinksMux_synth_1, psSetpointCalcFixToFloat_synth_1, psSetpointCalcConvertToAmps_synth_1, ila_td256_s4096_cap_synth_1...
Run output will be captured here:
fixToFloat_synth_1: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/fixToFloat_synth_1/runme.log
floatToDouble_synth_1: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/floatToDouble_synth_1/runme.log
floatMultiply_synth_1: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/floatMultiply_synth_1/runme.log
floatResultFIFO_synth_1: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/floatResultFIFO_synth_1/runme.log
fofbPCS_PMA_with_shared_logic_synth_1: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/fofbPCS_PMA_with_shared_logic_synth_1/runme.log
fofbPCS_PMA_without_shared_logic_synth_1: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/fofbPCS_PMA_without_shared_logic_synth_1/runme.log
fofbCoefficientMul_synth_1: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/fofbCoefficientMul_synth_1/runme.log
fofbSupplyFilter_synth_1: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/fofbSupplyFilter_synth_1/runme.log
fofbReadLinksMux_synth_1: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/fofbReadLinksMux_synth_1/runme.log
forwardCellLinkMux_synth_1: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/forwardCellLinkMux_synth_1/runme.log
linkStatisticsMux_synth_1: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/linkStatisticsMux_synth_1/runme.log
readBPMlinksMux_synth_1: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/readBPMlinksMux_synth_1/runme.log
psSetpointCalcFixToFloat_synth_1: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/psSetpointCalcFixToFloat_synth_1/runme.log
psSetpointCalcConvertToAmps_synth_1: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/psSetpointCalcConvertToAmps_synth_1/runme.log
ila_td256_s4096_cap_synth_1: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/ila_td256_s4096_cap_synth_1/runme.log
[Thu Apr 27 13:40:08 2023] Launched synth_1...
Run output will be captured here: /home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/runme.log
[Thu Apr 27 13:40:08 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log cctrl_marble_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cctrl_marble_top.tcl

WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source cctrl_marble_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_gen/evr_axi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_gen/axi_lite_generic_reg'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_gen/bwUDP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_gen/drp_bridge'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top cctrl_marble_top -part xc7k160tffg676-2 -assert
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tffg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1947621
WARNING: [Synth 8-6901] identifier 'EEBIstate_UNDERCURRENT' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/modules/eebi.v:66]
WARNING: [Synth 8-6901] identifier 'EEBIstate_UNDERCURRENT' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/modules/eebi.v:67]
WARNING: [Synth 8-6901] identifier 'sysEEBIreset' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/modules/eebi.v:74]
WARNING: [Synth 8-2507] parameter declaration becomes local in fifoUART with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/modules/fifoUART.v:17]
WARNING: [Synth 8-6901] identifier 'AXIS_WIDTH' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/modules/fofbEthernet.v:22]
WARNING: [Synth 8-6901] identifier 'AXIS_WIDTH' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/modules/fofbEthernet.v:34]
WARNING: [Synth 8-2507] parameter declaration becomes local in fofbEthernet with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/modules/fofbEthernet.v:210]
WARNING: [Synth 8-6901] identifier 'ethTxMatch' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/modules/fofbEthernet.v:230]
WARNING: [Synth 8-6901] identifier 'ethTxSupplyNumber' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/modules/fofbEthernet.v:317]
WARNING: [Synth 8-2507] parameter declaration becomes local in fofbReadLinks with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/modules/fofbReadLinks.v:65]
WARNING: [Synth 8-6901] identifier 'AXIS_WIDTH' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/modules/fofbRecorder.v:18]
WARNING: [Synth 8-6901] identifier 'AXIS_WIDTH' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/modules/fofbRecorder.v:19]
WARNING: [Synth 8-6901] identifier 'AXIS_WIDTH' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/modules/fofbRecorder.v:26]
WARNING: [Synth 8-6901] identifier 'AXIS_WIDTH' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/modules/fofbRecorder.v:29]
WARNING: [Synth 8-2507] parameter declaration becomes local in forwardCellLink with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/modules/forwardCellLink.v:26]
WARNING: [Synth 8-6901] identifier 'outReq_d' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/modules/forwardData.v:26]
WARNING: [Synth 8-2507] parameter declaration becomes local in lowpass with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/modules/lowpass.v:12]
WARNING: [Synth 8-2507] parameter declaration becomes local in readBPMlinks with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v:83]
WARNING: [Synth 8-2507] parameter declaration becomes local in readBPMlinks with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v:84]
WARNING: [Synth 8-2507] parameter declaration becomes local in readBPMlinks with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v:86]
WARNING: [Synth 8-2507] parameter declaration becomes local in readBPMlinks with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v:87]
WARNING: [Synth 8-2507] parameter declaration becomes local in readBPMlinks with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v:88]
WARNING: [Synth 8-2507] parameter declaration becomes local in readBPMlinks with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v:329]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/firmwareBuildDate.v:2]
WARNING: [Synth 8-2507] parameter declaration becomes local in cctrl_marble_top with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:85]
WARNING: [Synth 8-2507] parameter declaration becomes local in cctrl_marble_top with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:86]
WARNING: [Synth 8-6901] identifier 'evrRxLocked' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:289]
WARNING: [Synth 8-6901] identifier 'CELL_CW_AuroraCoreStatus_hard_err' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:327]
WARNING: [Synth 8-6901] identifier 'CELL_CCW_AuroraCoreStatus_hard_err' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:327]
WARNING: [Synth 8-6901] identifier 'BPM_CW_AuroraCoreStatus_hard_err' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:328]
WARNING: [Synth 8-6901] identifier 'BPM_CCW_AuroraCoreStatus_hard_err' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:328]
WARNING: [Synth 8-6901] identifier 'CELL_CW_AuroraCoreStatus_soft_err' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:329]
WARNING: [Synth 8-6901] identifier 'CELL_CCW_AuroraCoreStatus_soft_err' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:329]
WARNING: [Synth 8-6901] identifier 'BPM_CW_AuroraCoreStatus_soft_err' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:330]
WARNING: [Synth 8-6901] identifier 'BPM_CCW_AuroraCoreStatus_soft_err' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:330]
WARNING: [Synth 8-6901] identifier 'CELL_CW_AuroraCoreStatus_channel_up' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:331]
WARNING: [Synth 8-6901] identifier 'CELL_CCW_AuroraCoreStatus_channel_up' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:331]
WARNING: [Synth 8-6901] identifier 'BPM_CW_AuroraCoreStatus_channel_up' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:332]
WARNING: [Synth 8-6901] identifier 'BPM_CCW_AuroraCoreStatus_channel_up' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:332]
WARNING: [Synth 8-6901] identifier 'timeStampFIFOempty' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/e19e/src/EventReceiverTop.v:109]
WARNING: [Synth 8-6901] identifier 'timeStampFIFOfull' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/e19e/src/EventReceiverTop.v:110]
WARNING: [Synth 8-6901] identifier 'PacketReady' is used before its declaration [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ipshared/e19e/src/EventReceiverTop.v:111]
WARNING: [Synth 8-2507] parameter declaration becomes local in system_marble_aurora_8b10b_0_0_GT_WRAPPER with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/gt/system_marble_aurora_8b10b_0_0_transceiver_wrapper.v:213]
WARNING: [Synth 8-2507] parameter declaration becomes local in system_marble_aurora_8b10b_0_0_GT_WRAPPER with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_0_0/system_marble_aurora_8b10b_0_0/gt/system_marble_aurora_8b10b_0_0_transceiver_wrapper.v:215]
WARNING: [Synth 8-2507] parameter declaration becomes local in system_marble_aurora_8b10b_1_0_GT_WRAPPER with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_1_0/system_marble_aurora_8b10b_1_0/gt/system_marble_aurora_8b10b_1_0_transceiver_wrapper.v:213]
WARNING: [Synth 8-2507] parameter declaration becomes local in system_marble_aurora_8b10b_1_0_GT_WRAPPER with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_1_0/system_marble_aurora_8b10b_1_0/gt/system_marble_aurora_8b10b_1_0_transceiver_wrapper.v:215]
WARNING: [Synth 8-2507] parameter declaration becomes local in system_marble_aurora_8b10b_2_0_GT_WRAPPER with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_2_0/system_marble_aurora_8b10b_2_0/gt/system_marble_aurora_8b10b_2_0_transceiver_wrapper.v:213]
WARNING: [Synth 8-2507] parameter declaration becomes local in system_marble_aurora_8b10b_2_0_GT_WRAPPER with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_2_0/system_marble_aurora_8b10b_2_0/gt/system_marble_aurora_8b10b_2_0_transceiver_wrapper.v:215]
WARNING: [Synth 8-2507] parameter declaration becomes local in system_marble_aurora_8b10b_3_0_GT_WRAPPER with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_3_0/system_marble_aurora_8b10b_3_0/gt/system_marble_aurora_8b10b_3_0_transceiver_wrapper.v:213]
WARNING: [Synth 8-2507] parameter declaration becomes local in system_marble_aurora_8b10b_3_0_GT_WRAPPER with formal parameter declaration list [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/system_marble/ip/system_marble_aurora_8b10b_3_0/system_marble_aurora_8b10b_3_0/gt/system_marble_aurora_8b10b_3_0_transceiver_wrapper.v:215]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2395.863 ; gain = 0.000 ; free physical = 946 ; free virtual = 6971
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cctrl_marble_top' [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:1]
	Parameter PILOT_TONE_REFERENCE_DIRECT_OUTPUT_ENABLE bound to: false - type: string 
	Parameter SYSCLK_RATE bound to: 100000000 - type: integer 
	Parameter FREQ_CLKIN_HZ bound to: 125000000 - type: integer 
	Parameter GPIO_IDX_COUNT bound to: 64 - type: integer 
	Parameter GPIO_IDX_FIRMWARE_BUILD_DATE bound to: 0 - type: integer 
	Parameter GPIO_IDX_MICROSECONDS bound to: 1 - type: integer 
	Parameter GPIO_IDX_SECONDS bound to: 2 - type: integer 
	Parameter GPIO_IDX_EVENT_STATUS bound to: 3 - type: integer 
	Parameter GPIO_IDX_UART_CSR bound to: 4 - type: integer 
	Parameter GPIO_IDX_QSFP_IIC bound to: 5 - type: integer 
	Parameter GPIO_IDX_PILOT_TONE_I2C bound to: 6 - type: integer 
	Parameter GPIO_IDX_PILOT_TONE_CSR bound to: 7 - type: integer 
	Parameter GPIO_IDX_LINK_STATISTICS_CSR bound to: 8 - type: integer 
	Parameter GPIO_IDX_AURORA_CSR bound to: 9 - type: integer 
	Parameter GPIO_IDX_CELL_COMM_CSR bound to: 10 - type: integer 
	Parameter GPIO_IDX_CELL_RX_BITMAP bound to: 11 - type: integer 
	Parameter GPIO_IDX_BPM_RX_BITMAP bound to: 12 - type: integer 
	Parameter GPIO_IDX_FOFB_ENABLE_BITMAP bound to: 13 - type: integer 
	Parameter GPIO_IDX_BPMLINKS_CSR bound to: 14 - type: integer 
	Parameter GPIO_IDX_BPMLINKS_EXTRA_STATUS bound to: 15 - type: integer 
	Parameter GPIO_IDX_BPM_READOUT_X bound to: 16 - type: integer 
	Parameter GPIO_IDX_BPM_READOUT_Y bound to: 17 - type: integer 
	Parameter GPIO_IDX_BPM_READOUT_S bound to: 18 - type: integer 
	Parameter GPIO_IDX_ERROR_CONVERT_CSR bound to: 19 - type: integer 
	Parameter GPIO_IDX_ERROR_CONVERT_WDATA bound to: 20 - type: integer 
	Parameter GPIO_IDX_ERROR_CONVERT_RDATA_HI bound to: 21 - type: integer 
	Parameter GPIO_IDX_ERROR_CONVERT_RDATA_LO bound to: 22 - type: integer 
	Parameter GPIO_IDX_DSP_CSR bound to: 23 - type: integer 
	Parameter GPIO_IDX_FOFB_CSR bound to: 24 - type: integer 
	Parameter GPIO_IDX_EEBI_CSR bound to: 25 - type: integer 
	Parameter GPIO_IDX_EEBI_FAULT_TIME_SECONDS bound to: 26 - type: integer 
	Parameter GPIO_IDX_EEBI_FAULT_TIME_TICKS bound to: 27 - type: integer 
	Parameter GPIO_IDX_ETHERNET0_CSR bound to: 28 - type: integer 
	Parameter GPIO_IDX_ETHERNET1_CSR bound to: 29 - type: integer 
	Parameter GPIO_IDX_EVENT_LOG_CSR bound to: 30 - type: integer 
	Parameter GPIO_IDX_EVENT_LOG_TICKS bound to: 31 - type: integer 
	Parameter GPIO_IDX_FREQUENCY_MONITOR_CSR bound to: 32 - type: integer 
	Parameter GPIO_IDX_PILOT_TONE_REFERENCE bound to: 35 - type: integer 
	Parameter GPIO_IDX_FOFB_PS_SETPOINT bound to: 36 - type: integer 
	Parameter GPIO_IDX_FOFB_PS_SETPOINT_STATUS bound to: 37 - type: integer 
	Parameter GPIO_IDX_AWG_CSR bound to: 38 - type: integer 
	Parameter GPIO_IDX_AWG_ADDRESS bound to: 39 - type: integer 
	Parameter GPIO_IDX_AWG_DATA bound to: 40 - type: integer 
	Parameter GPIO_IDX_WFR_CSR bound to: 41 - type: integer 
	Parameter GPIO_IDX_WFR_ADDRESS bound to: 42 - type: integer 
	Parameter GPIO_IDX_WFR_W_CHANNEL_BITMAP bound to: 43 - type: integer 
	Parameter GPIO_IDX_WFR_R_TX_DATA bound to: 43 - type: integer 
	Parameter GPIO_IDX_WFR_W_PRETRIGGER bound to: 44 - type: integer 
	Parameter GPIO_IDX_WFR_R_RX_DATA bound to: 44 - type: integer 
	Parameter GPIO_IDX_WFR_W_POSTTRIGGER bound to: 45 - type: integer 
	Parameter GPIO_IDX_WFR_R_SECONDS bound to: 45 - type: integer 
	Parameter GPIO_IDX_WFR_R_TICKS bound to: 46 - type: integer 
	Parameter GPIO_IDX_NET_CONFIG_CSR bound to: 47 - type: integer 
	Parameter GPIO_IDX_NET_RX_CSR bound to: 48 - type: integer 
	Parameter GPIO_IDX_NET_RX_DATA bound to: 49 - type: integer 
	Parameter GPIO_IDX_NET_TX_CSR bound to: 50 - type: integer 
	Parameter GPIO_DSP_CMD_LATCH_ADDRESS bound to: 0 - type: integer 
	Parameter GPIO_DSP_CMD_LATCH_HIGH_VALUE bound to: 1 - type: integer 
	Parameter GPIO_DSP_CMD_WRITE_MATRIX_ELEMENT bound to: 2 - type: integer 
	Parameter GPIO_DSP_CMD_WRITE_FOFB_GAIN bound to: 3 - type: integer 
	Parameter GPIO_DSP_CMD_WRITE_PS_OFFSET bound to: 4 - type: integer 
	Parameter GPIO_DSP_CMD_WRITE_PS_CLIP_LIMIT bound to: 5 - type: integer 
	Parameter GPIO_DSP_CMD_WRITE_FFB_CLIP_LIMIT bound to: 6 - type: integer 
	Parameter GPIO_DSP_CMD_FIR_RELOAD bound to: 7 - type: integer 
	Parameter GPIO_DSP_CMD_FIR_CONFIG bound to: 8 - type: integer 
	Parameter GPIO_DSP_CMD_SHIFT bound to: 28 - type: integer 
	Parameter GPIO_AWG_CAPACITY bound to: 8192 - type: integer 
	Parameter GPIO_RECORDER_CAPACITY bound to: 32768 - type: integer 
	Parameter GPIO_CHANNEL_COUNT bound to: 24 - type: integer 
	Parameter GPIO_FOFB_MATRIX_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter EVR_DEBUG bound to: false - type: string 
	Parameter CELL_AXI_DEBUG bound to: false - type: string 
	Parameter FIRMWARE_BUILD_DATE bound to: 1682627489 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:52457]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (1#1) [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:52457]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:60355]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (2#1) [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:60355]
INFO: [Synth 8-6157] synthesizing module 'forwardData' [/home/kpenney/repos/cell-controller/gateware/modules/forwardData.v:5]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'forwardData' (3#1) [/home/kpenney/repos/cell-controller/gateware/modules/forwardData.v:5]
INFO: [Synth 8-6157] synthesizing module 'evrSync' [/home/kpenney/repos/cell-controller/gateware/modules/evrSync.v:4]
	Parameter FA_DIVISOR bound to: 12464 - type: integer 
	Parameter WATCHDOG bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'evrSync' (4#1) [/home/kpenney/repos/cell-controller/gateware/modules/evrSync.v:4]
INFO: [Synth 8-6157] synthesizing module 'evr_mgt_top' [/home/kpenney/repos/cell-controller/gateware/modules/evr_mgt_top.v:25]
	Parameter BITSLIDE_COUNTER_FORCE bound to: 5'b00101 
	Parameter COMMA_IS_LSB_FORCE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'evr_mgt_gtx' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx.v:72]
INFO: [Synth 8-6157] synthesizing module 'evr_mgt_gtx_init' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx_init.v:71]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter USE_BUFG bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
	Parameter RX_CDRLOCK_TIME bound to: 40000.000000 - type: double 
	Parameter WAIT_TIME_CDRLOCK bound to: 4000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'evr_mgt_gtx_multi_gt' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx_multi_gt.v:70]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter USE_BUFG bound to: 0 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter QPLL_FBDIV_TOP bound to: 32 - type: integer 
	Parameter QPLL_FBDIV_IN bound to: 10'b0001100000 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'evr_mgt_gtx_gt' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx_gt.v:71]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'GTXE2_CHANNEL' [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36264]
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 2 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 10 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 8 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG bound to: 24'b101111000000011111011100 
	Parameter CPLL_FBDIV bound to: 4 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00111100 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 99456 - type: integer 
	Parameter PMA_RSV2 bound to: 16'b0010000001010000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 0 - type: integer 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100010000001000000000000000100000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOUT_DIV bound to: 2 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: PCS - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 5 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 23'b00000100000111111101010 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_KL_CFG2 bound to: 806439084 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100100000100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXUSR - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b0101 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 9'b000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 2 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TX_CLK25_DIV bound to: 5 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_DEEMPH0 bound to: 5'b00000 
	Parameter TX_DEEMPH1 bound to: 5'b00000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b01100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_CHANNEL' (5#1) [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36264]
INFO: [Synth 8-6155] done synthesizing module 'evr_mgt_gtx_gt' (6#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx_gt.v:71]
INFO: [Synth 8-6157] synthesizing module 'evr_mgt_gtx_cpll_railing' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx_cpll_railing.v:68]
	Parameter USE_BUFG bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFH' [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1319]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (7#1) [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1319]
INFO: [Synth 8-6155] done synthesizing module 'evr_mgt_gtx_cpll_railing' (8#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx_cpll_railing.v:68]
INFO: [Synth 8-6155] done synthesizing module 'evr_mgt_gtx_multi_gt' (9#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx_multi_gt.v:70]
INFO: [Synth 8-6157] synthesizing module 'evr_mgt_gtx_rx_startup_fsm' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/evr_mgt_gtx_rx_startup_fsm.v:94]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter EQ_MODE bound to: LPM - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: FALSE - type: string 
	Parameter RX_QPLL_USED bound to: FALSE - type: string 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: FALSE - type: string 
	Parameter INIT bound to: 4'b0000 
	Parameter ASSERT_ALL_RESETS bound to: 4'b0001 
	Parameter WAIT_FOR_PLL_LOCK bound to: 4'b0010 
	Parameter RELEASE_PLL_RESET bound to: 4'b0011 
	Parameter VERIFY_RECCLK_STABLE bound to: 4'b0100 
	Parameter RELEASE_MMCM_RESET bound to: 4'b0101 
	Parameter WAIT_FOR_RXUSRCLK bound to: 4'b0110 
	Parameter WAIT_RESET_DONE bound to: 4'b0111 
	Parameter DO_PHASE_ALIGNMENT bound to: 4'b1000 
	Parameter MONITOR_DATA_VALID bound to: 4'b1001 
	Parameter FSM_DONE bound to: 4'b1010 
	Parameter MMCM_LOCK_CNT_MAX bound to: 256 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 50 - type: integer 
	Parameter WAIT_MAX bound to: 60 - type: integer 
	Parameter WAIT_TIMEOUT_2ms bound to: 200000 - type: integer 
	Parameter WAIT_TLOCK_MAX bound to: 10000 - type: integer 
	Parameter WAIT_TIMEOUT_500us bound to: 50000 - type: integer 
	Parameter WAIT_TIMEOUT_1us bound to: 100 - type: integer 
	Parameter WAIT_TIMEOUT_100us bound to: 10000 - type: integer 
	Parameter WAIT_TIME_ADAPT bound to: 1480000 - type: integer 
	Parameter WAIT_TIME_MAX bound to: 1000 - type: integer 
	Parameter PORT_WIDTH bound to: 18 - type: integer 
	Parameter MAX_RETRIES bound to: 255 - type: integer 
	Parameter MAX_WAIT_BYPASS bound to: 5000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'evr_mgt_gtx_sync_block' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/evr_mgt_gtx_sync_block.v:78]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-6157] synthesizing module 'FD' [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:26754]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FD' (10#1) [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:26754]
INFO: [Synth 8-6155] done synthesizing module 'evr_mgt_gtx_sync_block' (11#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/evr_mgt_gtx_sync_block.v:78]
INFO: [Synth 8-6155] done synthesizing module 'evr_mgt_gtx_rx_startup_fsm' (12#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/evr_mgt_gtx_rx_startup_fsm.v:94]
INFO: [Synth 8-6157] synthesizing module 'evr_mgt_gtx_auto_phase_align' [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/evr_mgt_gtx_auto_phase_align.v:68]
	Parameter INIT bound to: 2'b00 
	Parameter WAIT_PHRST_DONE bound to: 2'b01 
	Parameter COUNT_PHALIGN_DONE bound to: 2'b10 
	Parameter PHALIGN_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/evr_mgt_gtx_auto_phase_align.v:156]
INFO: [Synth 8-6155] done synthesizing module 'evr_mgt_gtx_auto_phase_align' (13#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx/example_design/evr_mgt_gtx_auto_phase_align.v:68]
INFO: [Synth 8-6155] done synthesizing module 'evr_mgt_gtx_init' (14#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx_init.v:71]
INFO: [Synth 8-6155] done synthesizing module 'evr_mgt_gtx' (15#1) [/home/kpenney/repos/cell-controller/gateware/platform/xilinx/7series/cctrl/evr_mgt_gtx/evr_mgt_gtx.v:72]
WARNING: [Synth 8-7071] port 'gt0_rxphmonitor_out' of module 'evr_mgt_gtx' is unconnected for instance 'evr_mgt_gtx_i' [/home/kpenney/repos/cell-controller/gateware/modules/evr_mgt_top.v:89]
WARNING: [Synth 8-7071] port 'gt0_rxphslipmonitor_out' of module 'evr_mgt_gtx' is unconnected for instance 'evr_mgt_gtx_i' [/home/kpenney/repos/cell-controller/gateware/modules/evr_mgt_top.v:89]
WARNING: [Synth 8-7071] port 'gt0_rxoutclkfabric_out' of module 'evr_mgt_gtx' is unconnected for instance 'evr_mgt_gtx_i' [/home/kpenney/repos/cell-controller/gateware/modules/evr_mgt_top.v:89]
WARNING: [Synth 8-7023] instance 'evr_mgt_gtx_i' of module 'evr_mgt_gtx' has 49 connections declared, but only 46 given [/home/kpenney/repos/cell-controller/gateware/modules/evr_mgt_top.v:89]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (16#1) [/mnt/xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'gtx_byteisaligned' [/home/kpenney/repos/cell-controller/gateware/modules/gtx_byteisaligned.v:3]
	Parameter no_detect_threshold bound to: 1023 - type: integer 
	Parameter byte_aligned_threshold bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gtx_byteisaligned' (17#1) [/home/kpenney/repos/cell-controller/gateware/modules/gtx_byteisaligned.v:3]
INFO: [Synth 8-6157] synthesizing module 'gtx_rx_phase_force' [/home/kpenney/repos/cell-controller/gateware/modules/gtx_rx_phase_force.v:1]
	Parameter BITSLIDE_COUNTER_FORCE bound to: 5'b00101 
	Parameter COMMA_IS_LSB_FORCE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gtx_rx_phase_force' (18#1) [/home/kpenney/repos/cell-controller/gateware/modules/gtx_rx_phase_force.v:1]
INFO: [Synth 8-6157] synthesizing module 'gtp_bitslide' [/home/kpenney/repos/cell-controller/gateware/modules/gtp_bitslide.v:51]
	Parameter f_eval_sync_detect_threshold bound to: 8192 - type: integer 
	Parameter c_sync_detect_threshold bound to: 8192 - type: integer 
	Parameter c_pause_tics bound to: 16'b0000000001100100 
	Parameter S_SYNC_LOST bound to: 3'b000 
	Parameter S_STABILIZE bound to: 3'b001 
	Parameter S_SLIDE bound to: 3'b010 
	Parameter S_PAUSE bound to: 3'b011 
	Parameter S_GOT_SYNC bound to: 3'b100 
	Parameter S_RESET_CDR bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'gtp_bitslide' (19#1) [/home/kpenney/repos/cell-controller/gateware/modules/gtp_bitslide.v:51]
INFO: [Synth 8-6155] done synthesizing module 'evr_mgt_top' (20#1) [/home/kpenney/repos/cell-controller/gateware/modules/evr_mgt_top.v:25]
WARNING: [Synth 8-7071] port 'debug' of module 'evr_mgt_top' is unconnected for instance 'evr_mgt_top_i' [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:347]
WARNING: [Synth 8-7023] instance 'evr_mgt_top_i' of module 'evr_mgt_top' has 18 connections declared, but only 17 given [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:347]
INFO: [Synth 8-6157] synthesizing module 'evrLogger' [/home/kpenney/repos/cell-controller/gateware/modules/evrLogger.v:2]
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'evrLogger' (21#1) [/home/kpenney/repos/cell-controller/gateware/modules/evrLogger.v:2]
INFO: [Synth 8-6157] synthesizing module 'readBPMlinks' [/home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v:6]
	Parameter faStrobeDebug bound to: false - type: string 
	Parameter bpmSetpointDebug bound to: false - type: string 
	Parameter ccwInDebug bound to: false - type: string 
	Parameter cwInDebug bound to: false - type: string 
	Parameter mergedDebug bound to: false - type: string 
	Parameter outDebug bound to: false - type: string 
	Parameter stateDebug bound to: false - type: string 
	Parameter MAX_CELLS bound to: 32 - type: integer 
	Parameter CELL_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter CELL_INDEX_WIDTH bound to: 5 - type: integer 
	Parameter MAX_BPMS_PER_CELL bound to: 32 - type: integer 
	Parameter BPM_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter BPM_INDEX_WIDTH bound to: 5 - type: integer 
	Parameter FOFB_INDEX_WIDTH bound to: 9 - type: integer 
	Parameter FWST_IDLE bound to: 0 - type: integer 
	Parameter FWST_SEND_HEADER bound to: 1 - type: integer 
	Parameter FWST_SEND_X bound to: 2 - type: integer 
	Parameter FWST_SEND_Y bound to: 3 - type: integer 
	Parameter FWST_SEND_S bound to: 4 - type: integer 
	Parameter SETPOINT_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'forwardData__parameterized0' [/home/kpenney/repos/cell-controller/gateware/modules/forwardData.v:5]
	Parameter DATA_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'forwardData__parameterized0' (21#1) [/home/kpenney/repos/cell-controller/gateware/modules/forwardData.v:5]
INFO: [Synth 8-6157] synthesizing module 'forwardData__parameterized1' [/home/kpenney/repos/cell-controller/gateware/modules/forwardData.v:5]
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'forwardData__parameterized1' (21#1) [/home/kpenney/repos/cell-controller/gateware/modules/forwardData.v:5]
INFO: [Synth 8-6157] synthesizing module 'readBPMlink' [/home/kpenney/repos/cell-controller/gateware/modules/readBPMlink.v:5]
	Parameter dbg bound to: false - type: string 
	Parameter ST_SUCCESS bound to: 2'b00 
	Parameter ST_BAD_HEADER bound to: 2'b01 
	Parameter ST_BAD_SIZE bound to: 2'b10 
	Parameter ST_BAD_PACKET bound to: 2'b11 
	Parameter S_AWAIT_HEADER bound to: 0 - type: integer 
	Parameter S_AWAIT_X bound to: 1 - type: integer 
	Parameter S_AWAIT_Y bound to: 2 - type: integer 
	Parameter S_AWAIT_S bound to: 4 - type: integer 
	Parameter S_AWAIT_LAST bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'readBPMlink' (22#1) [/home/kpenney/repos/cell-controller/gateware/modules/readBPMlink.v:5]
INFO: [Synth 8-6157] synthesizing module 'readBPMlinksMux' [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-1947565-magba/realtime/readBPMlinksMux_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'readBPMlinksMux' (23#1) [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-1947565-magba/realtime/readBPMlinksMux_stub.v:6]
WARNING: [Synth 8-7071] port 'S00_AXIS_TREADY' of module 'readBPMlinksMux' is unconnected for instance 'readBPMlinksMux' [/home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v:195]
WARNING: [Synth 8-7071] port 'S01_AXIS_TREADY' of module 'readBPMlinksMux' is unconnected for instance 'readBPMlinksMux' [/home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v:195]
WARNING: [Synth 8-7071] port 'S00_FIFO_DATA_COUNT' of module 'readBPMlinksMux' is unconnected for instance 'readBPMlinksMux' [/home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v:195]
WARNING: [Synth 8-7071] port 'S01_FIFO_DATA_COUNT' of module 'readBPMlinksMux' is unconnected for instance 'readBPMlinksMux' [/home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v:195]
WARNING: [Synth 8-7023] instance 'readBPMlinksMux' of module 'readBPMlinksMux' has 21 connections declared, but only 17 given [/home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v:195]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v:231]
INFO: [Synth 8-6155] done synthesizing module 'readBPMlinks' (24#1) [/home/kpenney/repos/cell-controller/gateware/modules/readBPMlinks.v:6]
INFO: [Synth 8-6157] synthesizing module 'forwardCellLink' [/home/kpenney/repos/cell-controller/gateware/modules/forwardCellLink.v:5]
	Parameter dbg bound to: false - type: string 
	Parameter MAX_CELLS bound to: 32 - type: integer 
	Parameter CELL_INDEX_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'forwardCellLinkMux' [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-1947565-magba/realtime/forwardCellLinkMux_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'forwardCellLinkMux' (25#1) [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-1947565-magba/realtime/forwardCellLinkMux_stub.v:6]
WARNING: [Synth 8-7071] port 'S00_AXIS_TREADY' of module 'forwardCellLinkMux' is unconnected for instance 'forwardCellLinkMux' [/home/kpenney/repos/cell-controller/gateware/modules/forwardCellLink.v:119]
WARNING: [Synth 8-7071] port 'S01_AXIS_TREADY' of module 'forwardCellLinkMux' is unconnected for instance 'forwardCellLinkMux' [/home/kpenney/repos/cell-controller/gateware/modules/forwardCellLink.v:119]
WARNING: [Synth 8-7071] port 'S00_FIFO_DATA_COUNT' of module 'forwardCellLinkMux' is unconnected for instance 'forwardCellLinkMux' [/home/kpenney/repos/cell-controller/gateware/modules/forwardCellLink.v:119]
WARNING: [Synth 8-7071] port 'S01_FIFO_DATA_COUNT' of module 'forwardCellLinkMux' is unconnected for instance 'forwardCellLinkMux' [/home/kpenney/repos/cell-controller/gateware/modules/forwardCellLink.v:119]
WARNING: [Synth 8-7023] instance 'forwardCellLinkMux' of module 'forwardCellLinkMux' has 24 connections declared, but only 20 given [/home/kpenney/repos/cell-controller/gateware/modules/forwardCellLink.v:119]
INFO: [Synth 8-6155] done synthesizing module 'forwardCellLink' (26#1) [/home/kpenney/repos/cell-controller/gateware/modules/forwardCellLink.v:5]
INFO: [Synth 8-6157] synthesizing module 'fofbReadLinks' [/home/kpenney/repos/cell-controller/gateware/modules/fofbReadLinks.v:2]
	Parameter SYSCLK_RATE bound to: 100000000 - type: integer 
	Parameter FOFB_INDEX_WIDTH bound to: 9 - type: integer 
	Parameter MAX_CELLS bound to: 32 - type: integer 
	Parameter CELL_INDEX_WIDTH bound to: 5 - type: integer 
	Parameter FAstrobeDebug bound to: false - type: string 
	Parameter statusDebug bound to: false - type: string 
	Parameter rawDataDebug bound to: false - type: string 
	Parameter ccwLinkDebug bound to: false - type: string 
	Parameter cwLinkDebug bound to: false - type: string 
	Parameter cellCountDebug bound to: false - type: string 
	Parameter dspReadoutDebug bound to: false - type: string 
	Parameter CELL_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter READOUT_TIMER_WIDTH bound to: 5 - type: integer 
	Parameter LINK_CCW bound to: 1'b0 
	Parameter LINK_CW bound to: 1'b1 
	Parameter ST_SUCCESS bound to: 2'b00 
	Parameter SEQNO_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fofbReadLink' [/home/kpenney/repos/cell-controller/gateware/modules/fofbReadLink.v:2]
	Parameter FOFB_INDEX_WIDTH bound to: 9 - type: integer 
	Parameter CELL_INDEX_WIDTH bound to: 5 - type: integer 
	Parameter dbg bound to: false - type: string 
	Parameter ST_SUCCESS bound to: 2'b00 
	Parameter ST_BAD_HEADER bound to: 2'b01 
	Parameter ST_BAD_SIZE bound to: 2'b10 
	Parameter ST_BAD_PACKET bound to: 2'b11 
	Parameter S_AWAIT_HEADER bound to: 3'b000 
	Parameter S_AWAIT_X bound to: 3'b001 
	Parameter S_AWAIT_Y bound to: 3'b010 
	Parameter S_AWAIT_S bound to: 3'b100 
	Parameter S_AWAIT_LAST bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'fofbReadLink' (27#1) [/home/kpenney/repos/cell-controller/gateware/modules/fofbReadLink.v:2]
INFO: [Synth 8-6157] synthesizing module 'fofbReadLinksMux' [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-1947565-magba/realtime/fofbReadLinksMux_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fofbReadLinksMux' (28#1) [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-1947565-magba/realtime/fofbReadLinksMux_stub.v:6]
WARNING: [Synth 8-7071] port 'S00_AXIS_TREADY' of module 'fofbReadLinksMux' is unconnected for instance 'fofbReadLinksMux' [/home/kpenney/repos/cell-controller/gateware/modules/fofbReadLinks.v:150]
WARNING: [Synth 8-7071] port 'S01_AXIS_TREADY' of module 'fofbReadLinksMux' is unconnected for instance 'fofbReadLinksMux' [/home/kpenney/repos/cell-controller/gateware/modules/fofbReadLinks.v:150]
WARNING: [Synth 8-7071] port 'S00_FIFO_DATA_COUNT' of module 'fofbReadLinksMux' is unconnected for instance 'fofbReadLinksMux' [/home/kpenney/repos/cell-controller/gateware/modules/fofbReadLinks.v:150]
WARNING: [Synth 8-7071] port 'S01_FIFO_DATA_COUNT' of module 'fofbReadLinksMux' is unconnected for instance 'fofbReadLinksMux' [/home/kpenney/repos/cell-controller/gateware/modules/fofbReadLinks.v:150]
WARNING: [Synth 8-7023] instance 'fofbReadLinksMux' of module 'fofbReadLinksMux' has 24 connections declared, but only 20 given [/home/kpenney/repos/cell-controller/gateware/modules/fofbReadLinks.v:150]
INFO: [Synth 8-6155] done synthesizing module 'fofbReadLinks' (29#1) [/home/kpenney/repos/cell-controller/gateware/modules/fofbReadLinks.v:2]
INFO: [Synth 8-6157] synthesizing module 'linkStatistics' [/home/kpenney/repos/cell-controller/gateware/modules/linkStatistics.v:4]
	Parameter dbg bound to: false - type: string 
	Parameter DPRAM_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DPRAM_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'linkStatisticsMux' [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-1947565-magba/realtime/linkStatisticsMux_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'linkStatisticsMux' (30#1) [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-1947565-magba/realtime/linkStatisticsMux_stub.v:6]
WARNING: [Synth 8-7071] port 'S00_AXIS_TREADY' of module 'linkStatisticsMux' is unconnected for instance 'linkStatisticsMux' [/home/kpenney/repos/cell-controller/gateware/modules/linkStatistics.v:32]
WARNING: [Synth 8-7071] port 'S01_AXIS_TREADY' of module 'linkStatisticsMux' is unconnected for instance 'linkStatisticsMux' [/home/kpenney/repos/cell-controller/gateware/modules/linkStatistics.v:32]
WARNING: [Synth 8-7071] port 'S02_AXIS_TREADY' of module 'linkStatisticsMux' is unconnected for instance 'linkStatisticsMux' [/home/kpenney/repos/cell-controller/gateware/modules/linkStatistics.v:32]
WARNING: [Synth 8-7071] port 'S03_AXIS_TREADY' of module 'linkStatisticsMux' is unconnected for instance 'linkStatisticsMux' [/home/kpenney/repos/cell-controller/gateware/modules/linkStatistics.v:32]
WARNING: [Synth 8-7071] port 'S00_FIFO_DATA_COUNT' of module 'linkStatisticsMux' is unconnected for instance 'linkStatisticsMux' [/home/kpenney/repos/cell-controller/gateware/modules/linkStatistics.v:32]
WARNING: [Synth 8-7071] port 'S01_FIFO_DATA_COUNT' of module 'linkStatisticsMux' is unconnected for instance 'linkStatisticsMux' [/home/kpenney/repos/cell-controller/gateware/modules/linkStatistics.v:32]
WARNING: [Synth 8-7071] port 'S02_FIFO_DATA_COUNT' of module 'linkStatisticsMux' is unconnected for instance 'linkStatisticsMux' [/home/kpenney/repos/cell-controller/gateware/modules/linkStatistics.v:32]
WARNING: [Synth 8-7071] port 'S03_FIFO_DATA_COUNT' of module 'linkStatisticsMux' is unconnected for instance 'linkStatisticsMux' [/home/kpenney/repos/cell-controller/gateware/modules/linkStatistics.v:32]
WARNING: [Synth 8-7023] instance 'linkStatisticsMux' of module 'linkStatisticsMux' has 35 connections declared, but only 27 given [/home/kpenney/repos/cell-controller/gateware/modules/linkStatistics.v:32]
INFO: [Synth 8-6157] synthesizing module 'linkStatisticsDPRAM' [/home/kpenney/repos/cell-controller/gateware/modules/linkStatistics.v:124]
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'linkStatisticsDPRAM' (31#1) [/home/kpenney/repos/cell-controller/gateware/modules/linkStatistics.v:124]
INFO: [Synth 8-6155] done synthesizing module 'linkStatistics' (32#1) [/home/kpenney/repos/cell-controller/gateware/modules/linkStatistics.v:4]
INFO: [Synth 8-6157] synthesizing module 'fofbDSP' [/home/kpenney/repos/cell-controller/gateware/modules/fofbDSP.v:4]
	Parameter SOFT_START_STEPS bound to: 1024 - type: integer 
	Parameter RESULT_COUNT bound to: 24 - type: integer 
	Parameter MATRIX_MULTIPLY_RESULT_WIDTH bound to: 26 - type: integer 
	Parameter FOFB_MATRIX_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter MATMUL_DEBUG bound to: false - type: string 
	Parameter FIR_DEBUG bound to: false - type: string 
	Parameter TX_AXIS_DEBUG bound to: false - type: string 
	Parameter COEF_ROWINDEX_WIDTH bound to: 5 - type: integer 
	Parameter XYDATA_WIDTH bound to: 25 - type: integer 
	Parameter COEFFICIENT_WIDTH bound to: 32 - type: integer 
	Parameter PRODUCT_WIDTH bound to: 57 - type: integer 
	Parameter PRODUCT_WIDEN bound to: 9 - type: integer 
	Parameter ACCUMULATOR_WIDTH bound to: 66 - type: integer 
	Parameter MULTIPLIER_LATENCY bound to: 4 - type: integer 
	Parameter GPIO_IDX_COUNT bound to: 64 - type: integer 
	Parameter GPIO_IDX_FIRMWARE_BUILD_DATE bound to: 0 - type: integer 
	Parameter GPIO_IDX_MICROSECONDS bound to: 1 - type: integer 
	Parameter GPIO_IDX_SECONDS bound to: 2 - type: integer 
	Parameter GPIO_IDX_EVENT_STATUS bound to: 3 - type: integer 
	Parameter GPIO_IDX_UART_CSR bound to: 4 - type: integer 
	Parameter GPIO_IDX_QSFP_IIC bound to: 5 - type: integer 
	Parameter GPIO_IDX_PILOT_TONE_I2C bound to: 6 - type: integer 
	Parameter GPIO_IDX_PILOT_TONE_CSR bound to: 7 - type: integer 
	Parameter GPIO_IDX_LINK_STATISTICS_CSR bound to: 8 - type: integer 
	Parameter GPIO_IDX_AURORA_CSR bound to: 9 - type: integer 
	Parameter GPIO_IDX_CELL_COMM_CSR bound to: 10 - type: integer 
	Parameter GPIO_IDX_CELL_RX_BITMAP bound to: 11 - type: integer 
	Parameter GPIO_IDX_BPM_RX_BITMAP bound to: 12 - type: integer 
	Parameter GPIO_IDX_FOFB_ENABLE_BITMAP bound to: 13 - type: integer 
	Parameter GPIO_IDX_BPMLINKS_CSR bound to: 14 - type: integer 
	Parameter GPIO_IDX_BPMLINKS_EXTRA_STATUS bound to: 15 - type: integer 
	Parameter GPIO_IDX_BPM_READOUT_X bound to: 16 - type: integer 
	Parameter GPIO_IDX_BPM_READOUT_Y bound to: 17 - type: integer 
	Parameter GPIO_IDX_BPM_READOUT_S bound to: 18 - type: integer 
	Parameter GPIO_IDX_ERROR_CONVERT_CSR bound to: 19 - type: integer 
	Parameter GPIO_IDX_ERROR_CONVERT_WDATA bound to: 20 - type: integer 
	Parameter GPIO_IDX_ERROR_CONVERT_RDATA_HI bound to: 21 - type: integer 
	Parameter GPIO_IDX_ERROR_CONVERT_RDATA_LO bound to: 22 - type: integer 
	Parameter GPIO_IDX_DSP_CSR bound to: 23 - type: integer 
	Parameter GPIO_IDX_FOFB_CSR bound to: 24 - type: integer 
	Parameter GPIO_IDX_EEBI_CSR bound to: 25 - type: integer 
	Parameter GPIO_IDX_EEBI_FAULT_TIME_SECONDS bound to: 26 - type: integer 
	Parameter GPIO_IDX_EEBI_FAULT_TIME_TICKS bound to: 27 - type: integer 
	Parameter GPIO_IDX_ETHERNET0_CSR bound to: 28 - type: integer 
	Parameter GPIO_IDX_ETHERNET1_CSR bound to: 29 - type: integer 
	Parameter GPIO_IDX_EVENT_LOG_CSR bound to: 30 - type: integer 
	Parameter GPIO_IDX_EVENT_LOG_TICKS bound to: 31 - type: integer 
	Parameter GPIO_IDX_FREQUENCY_MONITOR_CSR bound to: 32 - type: integer 
	Parameter GPIO_IDX_PILOT_TONE_REFERENCE bound to: 35 - type: integer 
	Parameter GPIO_IDX_FOFB_PS_SETPOINT bound to: 36 - type: integer 
	Parameter GPIO_IDX_FOFB_PS_SETPOINT_STATUS bound to: 37 - type: integer 
	Parameter GPIO_IDX_AWG_CSR bound to: 38 - type: integer 
	Parameter GPIO_IDX_AWG_ADDRESS bound to: 39 - type: integer 
	Parameter GPIO_IDX_AWG_DATA bound to: 40 - type: integer 
	Parameter GPIO_IDX_WFR_CSR bound to: 41 - type: integer 
	Parameter GPIO_IDX_WFR_ADDRESS bound to: 42 - type: integer 
	Parameter GPIO_IDX_WFR_W_CHANNEL_BITMAP bound to: 43 - type: integer 
	Parameter GPIO_IDX_WFR_R_TX_DATA bound to: 43 - type: integer 
	Parameter GPIO_IDX_WFR_W_PRETRIGGER bound to: 44 - type: integer 
	Parameter GPIO_IDX_WFR_R_RX_DATA bound to: 44 - type: integer 
	Parameter GPIO_IDX_WFR_W_POSTTRIGGER bound to: 45 - type: integer 
	Parameter GPIO_IDX_WFR_R_SECONDS bound to: 45 - type: integer 
	Parameter GPIO_IDX_WFR_R_TICKS bound to: 46 - type: integer 
	Parameter GPIO_IDX_NET_CONFIG_CSR bound to: 47 - type: integer 
	Parameter GPIO_IDX_NET_RX_CSR bound to: 48 - type: integer 
	Parameter GPIO_IDX_NET_RX_DATA bound to: 49 - type: integer 
	Parameter GPIO_IDX_NET_TX_CSR bound to: 50 - type: integer 
	Parameter GPIO_DSP_CMD_LATCH_ADDRESS bound to: 0 - type: integer 
	Parameter GPIO_DSP_CMD_LATCH_HIGH_VALUE bound to: 1 - type: integer 
	Parameter GPIO_DSP_CMD_WRITE_MATRIX_ELEMENT bound to: 2 - type: integer 
	Parameter GPIO_DSP_CMD_WRITE_FOFB_GAIN bound to: 3 - type: integer 
	Parameter GPIO_DSP_CMD_WRITE_PS_OFFSET bound to: 4 - type: integer 
	Parameter GPIO_DSP_CMD_WRITE_PS_CLIP_LIMIT bound to: 5 - type: integer 
	Parameter GPIO_DSP_CMD_WRITE_FFB_CLIP_LIMIT bound to: 6 - type: integer 
	Parameter GPIO_DSP_CMD_FIR_RELOAD bound to: 7 - type: integer 
	Parameter GPIO_DSP_CMD_FIR_CONFIG bound to: 8 - type: integer 
	Parameter GPIO_DSP_CMD_SHIFT bound to: 28 - type: integer 
	Parameter GPIO_AWG_CAPACITY bound to: 8192 - type: integer 
	Parameter GPIO_RECORDER_CAPACITY bound to: 32768 - type: integer 
	Parameter GPIO_CHANNEL_COUNT bound to: 24 - type: integer 
	Parameter GPIO_FOFB_MATRIX_ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fofbCalc' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:22]
	Parameter RESULT_COUNT bound to: 24 - type: integer 
	Parameter RESULT_WIDTH bound to: 26 - type: integer 
	Parameter COEFFICIENT_WIDTH bound to: 32 - type: integer 
	Parameter MATRIX_COLUMN_WIDTH bound to: 9 - type: integer 
	Parameter COEF_ROWS_WIDTH bound to: 5 - type: integer 
	Parameter MATMUL_DEBUG bound to: false - type: string 
	Parameter FIR_DEBUG bound to: false - type: string 
	Parameter XYDATA_WIDTH bound to: 25 - type: integer 
	Parameter PRODUCT_WIDTH bound to: 41 - type: integer 
	Parameter PRODUCT_WIDEN bound to: 9 - type: integer 
	Parameter ACCUMULATOR_WIDTH bound to: 50 - type: integer 
	Parameter MATMUL_LSB_OFFSET bound to: 5 - type: integer 
	Parameter MULTIPLIER_LATENCY bound to: 4 - type: integer 
	Parameter ST_IDLE bound to: 2'b00 
	Parameter ST_FILL bound to: 2'b01 
	Parameter ST_ACCUMULATE bound to: 2'b10 
	Parameter FAKE_DATA_COUNTER_WIDTH bound to: 12 - type: integer 
	Parameter FIR_INPUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fofbDataDPRAM' [/home/kpenney/repos/cell-controller/gateware/modules/fofbDataDPRAM.v:3]
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fofbDataDPRAM' (33#1) [/home/kpenney/repos/cell-controller/gateware/modules/fofbDataDPRAM.v:3]
INFO: [Synth 8-6157] synthesizing module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-1947565-magba/realtime/fofbCoefficientMul_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fofbCoefficientMul' (34#1) [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-1947565-magba/realtime/fofbCoefficientMul_stub.v:6]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:194]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:198]
INFO: [Synth 8-6157] synthesizing module 'reduceWidth' [/home/kpenney/repos/cell-controller/gateware/modules/reduceWidth.v:2]
	Parameter IWIDTH bound to: 46 - type: integer 
	Parameter OWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reduceWidth' (35#1) [/home/kpenney/repos/cell-controller/gateware/modules/reduceWidth.v:2]
INFO: [Synth 8-6157] synthesizing module 'fofbSupplyFilter' [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-1947565-magba/realtime/fofbSupplyFilter_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fofbSupplyFilter' (36#1) [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-1947565-magba/realtime/fofbSupplyFilter_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'reduceWidth__parameterized0' [/home/kpenney/repos/cell-controller/gateware/modules/reduceWidth.v:2]
	Parameter IWIDTH bound to: 43 - type: integer 
	Parameter OWIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reduceWidth__parameterized0' (36#1) [/home/kpenney/repos/cell-controller/gateware/modules/reduceWidth.v:2]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:194]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:198]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:194]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:198]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:194]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:198]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:194]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:198]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:194]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:198]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:194]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:198]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:194]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:198]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:194]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:198]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:194]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:198]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:194]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:198]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:194]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:198]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:194]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:198]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:194]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:198]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:194]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:198]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:194]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:198]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:194]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:198]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:194]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:198]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:194]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:198]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:194]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:198]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:194]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:198]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:194]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:198]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:194]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:198]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:194]
WARNING: [Synth 8-689] width (41) of port connection 'P' does not match port width (42) of module 'fofbCoefficientMul' [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:198]
INFO: [Synth 8-6157] synthesizing module 'reduceWidth__parameterized1' [/home/kpenney/repos/cell-controller/gateware/modules/reduceWidth.v:2]
	Parameter IWIDTH bound to: 32 - type: integer 
	Parameter OWIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reduceWidth__parameterized1' (36#1) [/home/kpenney/repos/cell-controller/gateware/modules/reduceWidth.v:2]
INFO: [Synth 8-6155] done synthesizing module 'fofbCalc' (37#1) [/home/kpenney/repos/cell-controller/gateware/modules/fofbCalc.v:22]
INFO: [Synth 8-6157] synthesizing module 'psSetpointCalc' [/home/kpenney/repos/cell-controller/gateware/modules/psSetpointCalc.v:8]
	Parameter SOFT_START_STEPS bound to: 1024 - type: integer 
	Parameter RESULT_COUNT bound to: 24 - type: integer 
	Parameter DIN_WIDTH bound to: 26 - type: integer 
	Parameter DBUS_WIDTH bound to: 32 - type: integer 
	Parameter FLOAT_WIDTH bound to: 32 - type: integer 
	Parameter RESULT_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter GAIN_WIDTH bound to: 22 - type: integer 
	Parameter GAIN_INTEGER_WIDTH bound to: 4 - type: integer 
	Parameter FOFB_TERM_WIDTH bound to: 30 - type: integer 
	Parameter SETPOINT_WIDTH bound to: 28 - type: integer 
	Parameter UNCLIPPED_SETPOINT_WIDTH bound to: 29 - type: integer 
	Parameter ACTIVE_MSB bound to: 6 - type: integer 
	Parameter SOFT_START_FACTOR_WIDTH bound to: 16 - type: integer 
	Parameter UNITY_SOFT_START_FACTOR bound to: 16'b1000000000000000 
	Parameter SOFT_START_INCREMENT bound to: 32 - type: integer 
	Parameter DIN_SCALED_WIDTH bound to: 49 - type: integer 
	Parameter AXI_PAD_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'psSetpointCalcFixToFloat' [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-1947565-magba/realtime/psSetpointCalcFixToFloat_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'psSetpointCalcFixToFloat' (38#1) [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-1947565-magba/realtime/psSetpointCalcFixToFloat_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'psSetpointCalcConvertToAmps' [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-1947565-magba/realtime/psSetpointCalcConvertToAmps_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'psSetpointCalcConvertToAmps' (39#1) [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-1947565-magba/realtime/psSetpointCalcConvertToAmps_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'psSetpointCalc' (40#1) [/home/kpenney/repos/cell-controller/gateware/modules/psSetpointCalc.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fofbDSP' (41#1) [/home/kpenney/repos/cell-controller/gateware/modules/fofbDSP.v:4]
INFO: [Synth 8-6157] synthesizing module 'psSetpointMonitor' [/home/kpenney/repos/cell-controller/gateware/modules/psSetpointMonitor.v:3]
	Parameter SETPOINT_COUNT bound to: 24 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEBUG bound to: false - type: string 
	Parameter ADDRESS_WIDTH bound to: 5 - type: integer 
	Parameter FILL_NUMBER_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'psSetpointMonitor' (42#1) [/home/kpenney/repos/cell-controller/gateware/modules/psSetpointMonitor.v:3]
INFO: [Synth 8-6157] synthesizing module 'psAWG' [/home/kpenney/repos/cell-controller/gateware/modules/psAWG.v:5]
	Parameter SETPOINT_COUNT bound to: 24 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter SYSCLK_RATE bound to: 100000000 - type: integer 
	Parameter DEBUG bound to: false - type: string 
	Parameter SAMPLE_INTERVAL_COUNTER_WIDTH bound to: 18 - type: integer 
	Parameter SETPOINT_COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter ST_IDLE bound to: 2'b00 
	Parameter ST_ARMED bound to: 2'b01 
	Parameter ST_ACTIVE bound to: 2'b10 
	Parameter MODE_DISABLED bound to: 2'b00 
	Parameter MODE_RETRIGGER bound to: 2'b01 
	Parameter MODE_CONTINUOUS bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'psAWG' (43#1) [/home/kpenney/repos/cell-controller/gateware/modules/psAWG.v:5]
INFO: [Synth 8-6157] synthesizing module 'psMUX' [/home/kpenney/repos/cell-controller/gateware/modules/psMUX.v:4]
	Parameter DEBUG bound to: false - type: string 
	Parameter AXI_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'psMUX' (44#1) [/home/kpenney/repos/cell-controller/gateware/modules/psMUX.v:4]
INFO: [Synth 8-6157] synthesizing module 'fofbEthernet' [/home/kpenney/repos/cell-controller/gateware/modules/fofbEthernet.v:6]
	Parameter MAX_CORRECTOR_COUNT bound to: 24 - type: integer 
	Parameter PCS_PMA_SHARED_LOGIC_IN_CORE bound to: true - type: string 
	Parameter SRC_MAC_ADDRESS bound to: 48'b001010100100110001000010010011100100110000110010 
	Parameter SRC_IP_ADDRESS bound to: 32'b11000000101010000001111011111011 
	Parameter DST_MAC_ADDRESS bound to: 48'b000000010000000001011110000000000000001000010110 
	Parameter DST_IP_ADDRESS bound to: 32'b11100000000000000000001000010110 
	Parameter AN_DEBUG bound to: false - type: string 
	Parameter TX_DEBUG bound to: false - type: string 
	Parameter RX_DEBUG bound to: false - type: string 
	Parameter UDP_PORT bound to: 16'b0111100000000001 
	Parameter MTU_WIDTH bound to: 11 - type: integer 
	Parameter AXIS_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter MUXSELECT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fofbPCS_PMA_with_shared_logic' [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-1947565-magba/realtime/fofbPCS_PMA_with_shared_logic_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fofbPCS_PMA_with_shared_logic' (45#1) [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-1947565-magba/realtime/fofbPCS_PMA_with_shared_logic_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'aggregate' [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/aggregate.v:4]
	Parameter ip bound to: 32'b11000000101010000001111011111011 
	Parameter mac bound to: 48'b001010100100110001000010010011100100110000110010 
	Parameter DEFAULT_DESTINATION_MAC_ADDRESS bound to: 48'b000000010000000001011110000000000000001000010110 
	Parameter DEFAULT_DESTINATION_IP_ADDRESS bound to: 32'b11100000000000000000001000010110 
	Parameter DEFAULT_DESTINATION_UDP_PORT bound to: 16'b0111100000000001 
	Parameter jumbo_dw bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'head_rx' [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/head_rx.v:2]
	Parameter ip bound to: 32'b11000000101010000001111011111011 
	Parameter mac bound to: 48'b001010100100110001000010010011100100110000110010 
INFO: [Synth 8-6157] synthesizing module 'crc8e_guts' [/home/kpenney/repos/cell-controller/gateware/submodules/bedrock/badger/crc8e_guts.v:2]
	Parameter wid bound to: 32 - type: integer 
	Parameter init bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'crc8e_guts' (46#1) [/home/kpenney/repos/cell-controller/gateware/submodules/bedrock/badger/crc8e_guts.v:2]
WARNING: [Synth 8-7071] port 'd_out' of module 'crc8e_guts' is unconnected for instance 'crc' [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/head_rx.v:71]
WARNING: [Synth 8-7023] instance 'crc' of module 'crc8e_guts' has 6 connections declared, but only 5 given [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/head_rx.v:71]
INFO: [Synth 8-6157] synthesizing module 'udpip_rx' [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/udpip_rx.v:2]
	Parameter ip bound to: 32'b11000000101010000001111011111011 
	Parameter mac bound to: 48'b001010100100110001000010010011100100110000110010 
	Parameter jumbo_dw bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'macip_config' [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/macip_config.v:3]
	Parameter ip bound to: 32'b11000000101010000001111011111011 
	Parameter mac bound to: 48'b001010100100110001000010010011100100110000110010 
INFO: [Synth 8-6155] done synthesizing module 'macip_config' (47#1) [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/macip_config.v:3]
INFO: [Synth 8-6155] done synthesizing module 'udpip_rx' (48#1) [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/udpip_rx.v:2]
INFO: [Synth 8-6157] synthesizing module 'arp_rx' [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/arp_rx.v:2]
	Parameter ip bound to: 32'b11000000101010000001111011111011 
	Parameter mac bound to: 48'b001010100100110001000010010011100100110000110010 
INFO: [Synth 8-6155] done synthesizing module 'arp_rx' (49#1) [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/arp_rx.v:2]
INFO: [Synth 8-6157] synthesizing module 'icmp_rx' [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/icmp_rx.v:7]
	Parameter ip bound to: 32'b11000000101010000001111011111011 
	Parameter mac bound to: 48'b001010100100110001000010010011100100110000110010 
WARNING: [Synth 8-151] case item 6'b000100 is unreachable [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/icmp_rx.v:55]
WARNING: [Synth 8-151] case item 6'b000101 is unreachable [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/icmp_rx.v:55]
INFO: [Synth 8-6155] done synthesizing module 'icmp_rx' (50#1) [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/icmp_rx.v:7]
INFO: [Synth 8-6155] done synthesizing module 'head_rx' (51#1) [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/head_rx.v:2]
INFO: [Synth 8-6157] synthesizing module 'head_tx' [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/head_tx.v:12]
	Parameter jumbo_dw bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'port_rom' [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/aggregate.v:160]
INFO: [Synth 8-6155] done synthesizing module 'port_rom' (52#1) [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/aggregate.v:160]
INFO: [Synth 8-6157] synthesizing module 'pri_en16' [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/pri_en16.v:3]
INFO: [Synth 8-6157] synthesizing module 'pri_en4' [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/pri_en4.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pri_en4' (53#1) [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/pri_en4.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pri_en16' (54#1) [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/pri_en16.v:3]
INFO: [Synth 8-6155] done synthesizing module 'head_tx' (55#1) [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/head_tx.v:12]
INFO: [Synth 8-6157] synthesizing module 'emux_rx' [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/emux_rx.v:3]
	Parameter port bound to: 16'b0111100000000001 
	Parameter jumbo_dw bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'emux_rx' (56#1) [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/emux_rx.v:3]
INFO: [Synth 8-6157] synthesizing module 'emux_tx' [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/emux_tx.v:5]
	Parameter port bound to: 16'b0111100000000001 
	Parameter jumbo_dw bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'emux_tx' (57#1) [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/emux_tx.v:5]
INFO: [Synth 8-6157] synthesizing module 'tail_tx' [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/tail_tx.v:3]
	Parameter jumbo_dw bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tail_tx' (58#1) [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/tail_tx.v:3]
INFO: [Synth 8-6157] synthesizing module 'arp_tx' [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/arp_tx.v:2]
	Parameter ip bound to: 32'b11000000101010000001111011111011 
	Parameter mac bound to: 48'b001010100100110001000010010011100100110000110010 
INFO: [Synth 8-6155] done synthesizing module 'arp_tx' (59#1) [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/arp_tx.v:2]
INFO: [Synth 8-6157] synthesizing module 'icmp_tx' [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/icmp_tx.v:7]
	Parameter ip bound to: 32'b11000000101010000001111011111011 
	Parameter mac bound to: 48'b001010100100110001000010010011100100110000110010 
INFO: [Synth 8-6155] done synthesizing module 'icmp_tx' (60#1) [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/icmp_tx.v:7]
INFO: [Synth 8-6157] synthesizing module 'assemble_eth' [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/assemble_eth.v:2]
	Parameter ip bound to: 32'b11000000101010000001111011111011 
	Parameter mac bound to: 48'b001010100100110001000010010011100100110000110010 
	Parameter jumbo_dw bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'crc8e_guts__parameterized0' [/home/kpenney/repos/cell-controller/gateware/submodules/bedrock/badger/crc8e_guts.v:2]
	Parameter wid bound to: 32 - type: integer 
	Parameter init bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'crc8e_guts__parameterized0' (60#1) [/home/kpenney/repos/cell-controller/gateware/submodules/bedrock/badger/crc8e_guts.v:2]
INFO: [Synth 8-6155] done synthesizing module 'assemble_eth' (61#1) [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/assemble_eth.v:2]
INFO: [Synth 8-6157] synthesizing module 'dpram_pkheader' [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/dpram_pkheader.v:5]
	Parameter aw bound to: 5 - type: integer 
	Parameter dw bound to: 8 - type: integer 
	Parameter DEFAULT_DESTINATION_MAC_ADDRESS bound to: 48'b000000010000000001011110000000000000001000010110 
	Parameter DEFAULT_DESTINATION_IP_ADDRESS bound to: 32'b11100000000000000000001000010110 
	Parameter DEFAULT_DESTINATION_UDP_PORT bound to: 16'b0111100000000001 
	Parameter sz bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dpram_pkheader' (62#1) [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/dpram_pkheader.v:5]
WARNING: [Synth 8-7071] port 'douta' of module 'dpram_pkheader' is unconnected for instance 'dpr' [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/aggregate.v:140]
WARNING: [Synth 8-7023] instance 'dpr' of module 'dpram_pkheader' has 8 connections declared, but only 7 given [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/aggregate.v:140]
INFO: [Synth 8-6157] synthesizing module 'activity' [/home/kpenney/repos/cell-controller/gateware/submodules/bedrock/homeless/activity.v:10]
	Parameter cw bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'activity' (63#1) [/home/kpenney/repos/cell-controller/gateware/submodules/bedrock/homeless/activity.v:10]
INFO: [Synth 8-6155] done synthesizing module 'aggregate' (64#1) [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/aggregate.v:4]
WARNING: [Synth 8-7071] port 'rx_crc_ok' of module 'aggregate' is unconnected for instance 'a' [/home/kpenney/repos/cell-controller/gateware/modules/fofbEthernet.v:270]
WARNING: [Synth 8-7071] port 'rx_crc_fault' of module 'aggregate' is unconnected for instance 'a' [/home/kpenney/repos/cell-controller/gateware/modules/fofbEthernet.v:270]
WARNING: [Synth 8-7071] port 'debug' of module 'aggregate' is unconnected for instance 'a' [/home/kpenney/repos/cell-controller/gateware/modules/fofbEthernet.v:270]
WARNING: [Synth 8-7023] instance 'a' of module 'aggregate' has 20 connections declared, but only 17 given [/home/kpenney/repos/cell-controller/gateware/modules/fofbEthernet.v:270]
INFO: [Synth 8-6155] done synthesizing module 'fofbEthernet' (65#1) [/home/kpenney/repos/cell-controller/gateware/modules/fofbEthernet.v:6]
WARNING: [Synth 8-7071] port 'sysRx_M_AXIS_TDATA' of module 'fofbEthernet' is unconnected for instance 'psTx' [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:742]
WARNING: [Synth 8-7071] port 'sysRx_M_AXIS_TUSER' of module 'fofbEthernet' is unconnected for instance 'psTx' [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:742]
WARNING: [Synth 8-7071] port 'sysRx_M_AXIS_TVALID' of module 'fofbEthernet' is unconnected for instance 'psTx' [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:742]
WARNING: [Synth 8-7023] instance 'psTx' of module 'fofbEthernet' has 19 connections declared, but only 16 given [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:742]
INFO: [Synth 8-6157] synthesizing module 'fofbEthernet__parameterized0' [/home/kpenney/repos/cell-controller/gateware/modules/fofbEthernet.v:6]
	Parameter MAX_CORRECTOR_COUNT bound to: 24 - type: integer 
	Parameter PCS_PMA_SHARED_LOGIC_IN_CORE bound to: false - type: string 
	Parameter SRC_MAC_ADDRESS bound to: 48'b001010100100110001000010010011100100110000110011 
	Parameter SRC_IP_ADDRESS bound to: 32'b11000000101010000001111011111010 
	Parameter DST_MAC_ADDRESS bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter DST_IP_ADDRESS bound to: 32'b11111111111111111111111111111111 
	Parameter AN_DEBUG bound to: false - type: string 
	Parameter TX_DEBUG bound to: false - type: string 
	Parameter RX_DEBUG bound to: false - type: string 
	Parameter UDP_PORT bound to: 16'b0111100000000001 
	Parameter MTU_WIDTH bound to: 11 - type: integer 
	Parameter AXIS_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter MUXSELECT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fofbPCS_PMA_without_shared_logic' [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-1947565-magba/realtime/fofbPCS_PMA_without_shared_logic_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fofbPCS_PMA_without_shared_logic' (66#1) [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-1947565-magba/realtime/fofbPCS_PMA_without_shared_logic_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'aggregate__parameterized0' [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/aggregate.v:4]
	Parameter ip bound to: 32'b11000000101010000001111011111010 
	Parameter mac bound to: 48'b001010100100110001000010010011100100110000110011 
	Parameter DEFAULT_DESTINATION_MAC_ADDRESS bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter DEFAULT_DESTINATION_IP_ADDRESS bound to: 32'b11111111111111111111111111111111 
	Parameter DEFAULT_DESTINATION_UDP_PORT bound to: 16'b0111100000000001 
	Parameter jumbo_dw bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'head_rx__parameterized0' [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/head_rx.v:2]
	Parameter ip bound to: 32'b11000000101010000001111011111010 
	Parameter mac bound to: 48'b001010100100110001000010010011100100110000110011 
WARNING: [Synth 8-7071] port 'd_out' of module 'crc8e_guts' is unconnected for instance 'crc' [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/head_rx.v:71]
WARNING: [Synth 8-7023] instance 'crc' of module 'crc8e_guts' has 6 connections declared, but only 5 given [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/head_rx.v:71]
INFO: [Synth 8-6157] synthesizing module 'udpip_rx__parameterized0' [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/udpip_rx.v:2]
	Parameter ip bound to: 32'b11000000101010000001111011111010 
	Parameter mac bound to: 48'b001010100100110001000010010011100100110000110011 
	Parameter jumbo_dw bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'macip_config__parameterized0' [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/macip_config.v:3]
	Parameter ip bound to: 32'b11000000101010000001111011111010 
	Parameter mac bound to: 48'b001010100100110001000010010011100100110000110011 
INFO: [Synth 8-6155] done synthesizing module 'macip_config__parameterized0' (66#1) [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/macip_config.v:3]
INFO: [Synth 8-6155] done synthesizing module 'udpip_rx__parameterized0' (66#1) [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/udpip_rx.v:2]
INFO: [Synth 8-6157] synthesizing module 'arp_rx__parameterized0' [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/arp_rx.v:2]
	Parameter ip bound to: 32'b11000000101010000001111011111010 
	Parameter mac bound to: 48'b001010100100110001000010010011100100110000110011 
INFO: [Synth 8-6155] done synthesizing module 'arp_rx__parameterized0' (66#1) [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/arp_rx.v:2]
INFO: [Synth 8-6157] synthesizing module 'icmp_rx__parameterized0' [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/icmp_rx.v:7]
	Parameter ip bound to: 32'b11000000101010000001111011111010 
	Parameter mac bound to: 48'b001010100100110001000010010011100100110000110011 
WARNING: [Synth 8-151] case item 6'b000100 is unreachable [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/icmp_rx.v:55]
WARNING: [Synth 8-151] case item 6'b000101 is unreachable [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/icmp_rx.v:55]
INFO: [Synth 8-6155] done synthesizing module 'icmp_rx__parameterized0' (66#1) [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/icmp_rx.v:7]
INFO: [Synth 8-6155] done synthesizing module 'head_rx__parameterized0' (66#1) [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/head_rx.v:2]
INFO: [Synth 8-6157] synthesizing module 'arp_tx__parameterized0' [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/arp_tx.v:2]
	Parameter ip bound to: 32'b11000000101010000001111011111010 
	Parameter mac bound to: 48'b001010100100110001000010010011100100110000110011 
INFO: [Synth 8-6155] done synthesizing module 'arp_tx__parameterized0' (66#1) [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/arp_tx.v:2]
INFO: [Synth 8-6157] synthesizing module 'icmp_tx__parameterized0' [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/icmp_tx.v:7]
	Parameter ip bound to: 32'b11000000101010000001111011111010 
	Parameter mac bound to: 48'b001010100100110001000010010011100100110000110011 
INFO: [Synth 8-6155] done synthesizing module 'icmp_tx__parameterized0' (66#1) [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/icmp_tx.v:7]
INFO: [Synth 8-6157] synthesizing module 'assemble_eth__parameterized0' [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/assemble_eth.v:2]
	Parameter ip bound to: 32'b11000000101010000001111011111010 
	Parameter mac bound to: 48'b001010100100110001000010010011100100110000110011 
	Parameter jumbo_dw bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'assemble_eth__parameterized0' (66#1) [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/assemble_eth.v:2]
INFO: [Synth 8-6157] synthesizing module 'dpram_pkheader__parameterized0' [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/dpram_pkheader.v:5]
	Parameter aw bound to: 5 - type: integer 
	Parameter dw bound to: 8 - type: integer 
	Parameter DEFAULT_DESTINATION_MAC_ADDRESS bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter DEFAULT_DESTINATION_IP_ADDRESS bound to: 32'b11111111111111111111111111111111 
	Parameter DEFAULT_DESTINATION_UDP_PORT bound to: 16'b0111100000000001 
	Parameter sz bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dpram_pkheader__parameterized0' (66#1) [/home/kpenney/repos/cell-controller/gateware/submodules/ethernet-core/core/dpram_pkheader.v:5]
WARNING: [Synth 8-7071] port 'douta' of module 'dpram_pkheader' is unconnected for instance 'dpr' [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/aggregate.v:140]
WARNING: [Synth 8-7023] instance 'dpr' of module 'dpram_pkheader' has 8 connections declared, but only 7 given [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/aggregate.v:140]
INFO: [Synth 8-6155] done synthesizing module 'aggregate__parameterized0' (66#1) [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/aggregate.v:4]
WARNING: [Synth 8-7071] port 'rx_crc_ok' of module 'aggregate' is unconnected for instance 'a' [/home/kpenney/repos/cell-controller/gateware/modules/fofbEthernet.v:270]
WARNING: [Synth 8-7071] port 'rx_crc_fault' of module 'aggregate' is unconnected for instance 'a' [/home/kpenney/repos/cell-controller/gateware/modules/fofbEthernet.v:270]
WARNING: [Synth 8-7071] port 'debug' of module 'aggregate' is unconnected for instance 'a' [/home/kpenney/repos/cell-controller/gateware/modules/fofbEthernet.v:270]
WARNING: [Synth 8-7023] instance 'a' of module 'aggregate' has 20 connections declared, but only 17 given [/home/kpenney/repos/cell-controller/gateware/modules/fofbEthernet.v:270]
INFO: [Synth 8-6155] done synthesizing module 'fofbEthernet__parameterized0' (66#1) [/home/kpenney/repos/cell-controller/gateware/modules/fofbEthernet.v:6]
INFO: [Synth 8-6157] synthesizing module 'fofbRecorder' [/home/kpenney/repos/cell-controller/gateware/modules/fofbRecorder.v:3]
	Parameter BUFFER_CAPACITY bound to: 32768 - type: integer 
	Parameter CHANNEL_COUNT bound to: 24 - type: integer 
	Parameter DEBUG bound to: false - type: string 
	Parameter AXIS_WIDTH bound to: 32 - type: integer 
	Parameter CHAN_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 15 - type: integer 
	Parameter WATCHDOG_WIDTH bound to: 14 - type: integer 
	Parameter ST_IDLE bound to: 2'b00 
	Parameter ST_FILL bound to: 2'b01 
	Parameter ST_ARMED bound to: 2'b10 
	Parameter ST_FINISH bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'fofbRecorder' (67#1) [/home/kpenney/repos/cell-controller/gateware/modules/fofbRecorder.v:3]
INFO: [Synth 8-6157] synthesizing module 'eebi' [/home/kpenney/repos/cell-controller/gateware/modules/eebi.v:2]
	Parameter SUM_THRESHOLD bound to: 20000 - type: integer 
	Parameter SYSCLK_RATE bound to: 100000000 - type: integer 
	Parameter EEBI_COUNT bound to: 2 - type: integer 
	Parameter dbg bound to: false - type: string 
	Parameter FOFB_INDEX_WIDTH bound to: 9 - type: integer 
	Parameter BEAM_CURRENT_WIDTH bound to: 10 - type: integer 
	Parameter BEAM_TIMER_RELOAD bound to: 2000000000 - type: integer 
	Parameter BEAM_TIMER_WIDTH bound to: 32 - type: integer 
	Parameter EEBI_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter FAULTS_WIDTH bound to: 6 - type: integer 
	Parameter EEBIstate_UNCONFIGURED bound to: 3'b000 
	Parameter EEBIstate_CURRENT_TIMEOUT bound to: 3'b001 
	Parameter EEBIstate_BPM_TIMEOUT bound to: 3'b010 
	Parameter EEBIstate_CLIPPING bound to: 3'b011 
	Parameter EEBIstate_TRIPPED bound to: 3'b100 
	Parameter EEBIstate_UNDERCURRENT bound to: 3'b101 
	Parameter EEBIstate_ARMED bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'lowpass' [/home/kpenney/repos/cell-controller/gateware/modules/lowpass.v:5]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter L2_ALPHA bound to: 5 - type: integer 
	Parameter SUM_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lowpass' (68#1) [/home/kpenney/repos/cell-controller/gateware/modules/lowpass.v:5]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/modules/eebi.v:189]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/modules/eebi.v:189]
INFO: [Synth 8-226] default block is never used [/home/kpenney/repos/cell-controller/gateware/modules/eebi.v:77]
INFO: [Synth 8-6157] synthesizing module 'forwardData__parameterized2' [/home/kpenney/repos/cell-controller/gateware/modules/forwardData.v:5]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'forwardData__parameterized2' (68#1) [/home/kpenney/repos/cell-controller/gateware/modules/forwardData.v:5]
INFO: [Synth 8-6155] done synthesizing module 'eebi' (69#1) [/home/kpenney/repos/cell-controller/gateware/modules/eebi.v:2]
INFO: [Synth 8-6157] synthesizing module 'errorConvert' [/home/kpenney/repos/cell-controller/gateware/modules/errorConvert.v:4]
INFO: [Synth 8-6157] synthesizing module 'fixToFloat' [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-1947565-magba/realtime/fixToFloat_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fixToFloat' (70#1) [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-1947565-magba/realtime/fixToFloat_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'floatMultiply' [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-1947565-magba/realtime/floatMultiply_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'floatMultiply' (71#1) [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-1947565-magba/realtime/floatMultiply_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'floatToDouble' [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-1947565-magba/realtime/floatToDouble_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'floatToDouble' (72#1) [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-1947565-magba/realtime/floatToDouble_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'floatResultFIFO' [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-1947565-magba/realtime/floatResultFIFO_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'floatResultFIFO' (73#1) [/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble/_xilinx/cctrl_marble_top/cctrl_marble_top.runs/synth_1/.Xil/Vivado-1947565-magba/realtime/floatResultFIFO_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'errorConvert' (74#1) [/home/kpenney/repos/cell-controller/gateware/modules/errorConvert.v:4]
INFO: [Synth 8-6157] synthesizing module 'freq_multi_count' [/home/kpenney/repos/cell-controller/gateware/modules/freq_multi_count.v:10]
	Parameter NF bound to: 5 - type: integer 
	Parameter NG bound to: 1 - type: integer 
	Parameter gw bound to: 4 - type: integer 
	Parameter cw bound to: 1 - type: integer 
	Parameter rw bound to: 27 - type: integer 
	Parameter uw bound to: 30 - type: integer 
	Parameter NA_ bound to: 3 - type: integer 
	Parameter NB_ bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'freq_multi_count_sub' [/home/kpenney/repos/cell-controller/gateware/modules/freq_multi_count.v:155]
	Parameter NF bound to: 5 - type: integer 
	Parameter NA_ bound to: 3 - type: integer 
	Parameter gw bound to: 4 - type: integer 
	Parameter cw bound to: 3 - type: integer 
	Parameter uw bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'freq_multi_count_fe' [/home/kpenney/repos/cell-controller/gateware/modules/freq_multi_count.v:199]
	Parameter NF bound to: 5 - type: integer 
	Parameter gw bound to: 4 - type: integer 
	Parameter uw bound to: 30 - type: integer 
	Parameter NA_ bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'simplest_gray' [/home/kpenney/repos/cell-controller/gateware/modules/freq_multi_count.v:256]
	Parameter gw bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'simplest_gray' (75#1) [/home/kpenney/repos/cell-controller/gateware/modules/freq_multi_count.v:256]
INFO: [Synth 8-6155] done synthesizing module 'freq_multi_count_fe' (76#1) [/home/kpenney/repos/cell-controller/gateware/modules/freq_multi_count.v:199]
INFO: [Synth 8-6155] done synthesizing module 'freq_multi_count_sub' (77#1) [/home/kpenney/repos/cell-controller/gateware/modules/freq_multi_count.v:155]
INFO: [Synth 8-6155] done synthesizing module 'freq_multi_count' (78#1) [/home/kpenney/repos/cell-controller/gateware/modules/freq_multi_count.v:10]
WARNING: [Synth 8-7071] port 'source_state' of module 'freq_multi_count' is unconnected for instance 'frequencyCounters' [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:908]
WARNING: [Synth 8-7023] instance 'frequencyCounters' of module 'freq_multi_count' has 6 connections declared, but only 5 given [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:908]
INFO: [Synth 8-6157] synthesizing module 'fifoUART' [/home/kpenney/repos/cell-controller/gateware/modules/fifoUART.v:5]
	Parameter CLK_RATE bound to: 100000000 - type: integer 
	Parameter BIT_RATE bound to: 115200 - type: integer 
	Parameter FULLBIT_RELOAD bound to: 867 - type: integer 
	Parameter HALFBIT_RELOAD bound to: 433 - type: integer 
	Parameter CLKDIVIDER_WIDTH bound to: 10 - type: integer 
	Parameter L2_FIFO_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifoUART' (79#1) [/home/kpenney/repos/cell-controller/gateware/modules/fifoUART.v:5]
ERROR: [Synth 8-439] module 'badger' not found [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:962]
ERROR: [Synth 8-6156] failed synthesizing module 'cctrl_marble_top' [/home/kpenney/repos/cell-controller/gateware/top/cctrl_marble/cctrl_marble_top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 3103.430 ; gain = 707.566 ; free physical = 935 ; free virtual = 6942
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
209 Infos, 155 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:54:19 2023...
[Thu Apr 27 13:54:22 2023] synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'synth_1'
wait_on_run: Time (s): cpu = 00:12:40 ; elapsed = 00:14:15 . Memory (MB): peak = 2853.949 ; gain = 0.000 ; free physical = 2102 ; free virtual = 8110
ERROR: [Common 17-70] Application Exception: Failed to launch run 'impl_1' due to failures in the following run(s):
synth_1
These failed run(s) need to be reset prior to launching 'impl_1' again.

INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:54:22 2023...
make[1]: *** [/home/kpenney/repos/cell-controller/gateware/submodules/bedrock//build-tools/top_rules.mk:151: cctrl_marble_top.bit] Error 1
make[1]: Leaving directory '/home/kpenney/repos/cell-controller/gateware/syn/cctrl_marble'
make: *** [Makefile:20: bit] Error 2
