[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[INFO]: Running Synthesis...
[INFO]: Running Single-Corner Static Timing Analysis...
[INFO]: Running Initial Floorplanning...
[INFO]: Extracting core dimensions...
[INFO]: Set CORE_WIDTH to 246.56, CORE_HEIGHT to 244.8.
[INFO]: Running IO Placement...
[INFO]: Running Tap/Decap Insertion...
[INFO]: Power planning with power {VPWR VPB} and ground {VGND VNB}...
[INFO]: Generating PDN...
[INFO]: Running Global Placement...
[INFO]: Skipping Placement Resizer Design Optimizations.
[INFO]: Running Detailed Placement...
[INFO]: Routing...
[INFO]: Skipping Global Routing Resizer Timing Optimizations.
[INFO]: Running Detailed Placement...
[INFO]: Running Global Routing...
[INFO]: Starting FastRoute Antenna Repair Iterations...
[INFO]: Running Fill Insertion...
[INFO]: Writing Verilog...
[INFO]: Running Detailed Routing...
[INFO]: No DRC violations after detailed routing.
[INFO]: Writing Verilog...
[INFO]: Writing Powered Verilog...
[INFO]: Writing Verilog...
[INFO]: Running Magic to generate various views...
[INFO]: Streaming out GDS-II with Magic...
[INFO]: Generating MAGLEF views...
[INFO]: Running Magic Spice Export from LEF...
[INFO]: Running Magic DRC...
[INFO]: Converting Magic DRC Violations to Magic Readable Format...
[INFO]: Converting Magic DRC Violations to Klayout XML Database...
[INFO]: No DRC violations after GDS streaming out.
[INFO]: Writing Powered Verilog...
[INFO]: Writing Verilog...
[INFO]: Running LEF LVS...
[INFO]: Running OpenROAD Antenna Rule Checker...
