// Seed: 3120478609
module module_0 ();
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  reg id_13;
  assign id_3[1] = id_3;
  wire id_14;
  module_0();
  wire id_15;
  always @(1)
    if (1) begin
      id_4 = #id_16 1 == 1;
    end else id_1 <= #id_3 id_13;
  assign id_1 = 1;
  wire id_17;
  assign id_10 = id_11;
endmodule
