Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Apr 14 11:14:21 2021
| Host         : ALESI1008 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DISP7SEG_8ON_timing_summary_routed.rpt -pb DISP7SEG_8ON_timing_summary_routed.pb -rpx DISP7SEG_8ON_timing_summary_routed.rpx -warn_on_violation
| Design       : DISP7SEG_8ON
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.664        0.000                      0                   14        0.143        0.000                      0                   14        4.500        0.000                       0                    15  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.664        0.000                      0                   14        0.143        0.000                      0                   14        4.500        0.000                       0                    15  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.664ns  (required time - arrival time)
  Source:                 my_ce_n_hz/COUNTER_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_ce_n_hz/COUNTER_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.792ns (26.588%)  route 2.187ns (73.412%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.712     5.315    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  my_ce_n_hz/COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.518     5.833 f  my_ce_n_hz/COUNTER_reg[2]/Q
                         net (fo=5, routed)           0.901     6.734    my_ce_n_hz/COUNTER_reg_n_0_[2]
    SLICE_X2Y79          LUT6 (Prop_lut6_I3_O)        0.124     6.858 r  my_ce_n_hz/COUNTER[9]_i_2/O
                         net (fo=3, routed)           0.676     7.534    my_ce_n_hz/COUNTER[9]_i_2_n_0
    SLICE_X2Y78          LUT5 (Prop_lut5_I3_O)        0.150     7.684 r  my_ce_n_hz/COUNTER[8]_i_1/O
                         net (fo=1, routed)           0.610     8.293    my_ce_n_hz/COUNTER[8]
    SLICE_X3Y78          FDCE                                         r  my_ce_n_hz/COUNTER_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.593    15.016    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  my_ce_n_hz/COUNTER_reg[8]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X3Y78          FDCE (Setup_fdce_C_D)       -0.298    14.957    my_ce_n_hz/COUNTER_reg[8]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                  6.664    

Slack (MET) :             7.521ns  (required time - arrival time)
  Source:                 my_ce_n_hz/COUNTER_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_ce_n_hz/CLK_N_Hz_o_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.766ns (30.676%)  route 1.731ns (69.324%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.712     5.315    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  my_ce_n_hz/COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.518     5.833 r  my_ce_n_hz/COUNTER_reg[2]/Q
                         net (fo=5, routed)           0.901     6.734    my_ce_n_hz/COUNTER_reg_n_0_[2]
    SLICE_X2Y79          LUT6 (Prop_lut6_I3_O)        0.124     6.858 f  my_ce_n_hz/COUNTER[9]_i_2/O
                         net (fo=3, routed)           0.830     7.688    my_ce_n_hz/COUNTER[9]_i_2_n_0
    SLICE_X2Y78          LUT5 (Prop_lut5_I4_O)        0.124     7.812 r  my_ce_n_hz/CLK_N_Hz_o_i_1/O
                         net (fo=1, routed)           0.000     7.812    my_ce_n_hz/CLK_N_Hz_o_0
    SLICE_X2Y78          FDCE                                         r  my_ce_n_hz/CLK_N_Hz_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.593    15.016    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  my_ce_n_hz/CLK_N_Hz_o_reg/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y78          FDCE (Setup_fdce_C_D)        0.077    15.332    my_ce_n_hz/CLK_N_Hz_o_reg
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                          -7.812    
  -------------------------------------------------------------------
                         slack                                  7.521    

Slack (MET) :             7.536ns  (required time - arrival time)
  Source:                 my_ce_n_hz/COUNTER_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_ce_n_hz/COUNTER_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 0.792ns (31.390%)  route 1.731ns (68.610%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.712     5.315    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  my_ce_n_hz/COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.518     5.833 f  my_ce_n_hz/COUNTER_reg[2]/Q
                         net (fo=5, routed)           0.901     6.734    my_ce_n_hz/COUNTER_reg_n_0_[2]
    SLICE_X2Y79          LUT6 (Prop_lut6_I3_O)        0.124     6.858 r  my_ce_n_hz/COUNTER[9]_i_2/O
                         net (fo=3, routed)           0.830     7.688    my_ce_n_hz/COUNTER[9]_i_2_n_0
    SLICE_X2Y78          LUT5 (Prop_lut5_I4_O)        0.150     7.838 r  my_ce_n_hz/COUNTER[9]_i_1/O
                         net (fo=1, routed)           0.000     7.838    my_ce_n_hz/COUNTER[9]
    SLICE_X2Y78          FDCE                                         r  my_ce_n_hz/COUNTER_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.593    15.016    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  my_ce_n_hz/COUNTER_reg[9]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y78          FDCE (Setup_fdce_C_D)        0.118    15.373    my_ce_n_hz/COUNTER_reg[9]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                  7.536    

Slack (MET) :             7.588ns  (required time - arrival time)
  Source:                 my_ce_n_hz/COUNTER_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_ce_n_hz/COUNTER_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.671ns (31.584%)  route 1.453ns (68.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.712     5.315    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  my_ce_n_hz/COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.518     5.833 r  my_ce_n_hz/COUNTER_reg[2]/Q
                         net (fo=5, routed)           0.882     6.715    my_ce_n_hz/COUNTER_reg_n_0_[2]
    SLICE_X2Y79          LUT3 (Prop_lut3_I2_O)        0.153     6.868 r  my_ce_n_hz/COUNTER[2]_i_1/O
                         net (fo=1, routed)           0.572     7.439    my_ce_n_hz/COUNTER[2]
    SLICE_X2Y79          FDCE                                         r  my_ce_n_hz/COUNTER_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.594    15.017    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  my_ce_n_hz/COUNTER_reg[2]/C
                         clock pessimism              0.298    15.315    
                         clock uncertainty           -0.035    15.279    
    SLICE_X2Y79          FDCE (Setup_fdce_C_D)       -0.252    15.027    my_ce_n_hz/COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                          -7.439    
  -------------------------------------------------------------------
                         slack                                  7.588    

Slack (MET) :             7.590ns  (required time - arrival time)
  Source:                 my_ce_n_hz/COUNTER_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_ce_n_hz/COUNTER_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.642ns (27.356%)  route 1.705ns (72.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.712     5.315    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  my_ce_n_hz/COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.518     5.833 r  my_ce_n_hz/COUNTER_reg[4]/Q
                         net (fo=8, routed)           1.137     6.969    my_ce_n_hz/COUNTER_reg_n_0_[4]
    SLICE_X2Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.093 r  my_ce_n_hz/COUNTER[4]_i_1/O
                         net (fo=1, routed)           0.568     7.662    my_ce_n_hz/COUNTER[4]
    SLICE_X2Y79          FDCE                                         r  my_ce_n_hz/COUNTER_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.594    15.017    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  my_ce_n_hz/COUNTER_reg[4]/C
                         clock pessimism              0.298    15.315    
                         clock uncertainty           -0.035    15.279    
    SLICE_X2Y79          FDCE (Setup_fdce_C_D)       -0.028    15.251    my_ce_n_hz/COUNTER_reg[4]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                          -7.662    
  -------------------------------------------------------------------
                         slack                                  7.590    

Slack (MET) :             7.737ns  (required time - arrival time)
  Source:                 my_ce_n_hz/COUNTER_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_ce_n_hz/COUNTER_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 1.018ns (44.547%)  route 1.267ns (55.453%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.712     5.315    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  my_ce_n_hz/COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.518     5.833 f  my_ce_n_hz/COUNTER_reg[2]/Q
                         net (fo=5, routed)           0.664     6.497    my_ce_n_hz/COUNTER_reg_n_0_[2]
    SLICE_X2Y79          LUT3 (Prop_lut3_I2_O)        0.152     6.649 r  my_ce_n_hz/COUNTER[5]_i_3/O
                         net (fo=2, routed)           0.603     7.252    my_ce_n_hz/COUNTER[5]_i_3_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I4_O)        0.348     7.600 r  my_ce_n_hz/COUNTER[3]_i_1/O
                         net (fo=1, routed)           0.000     7.600    my_ce_n_hz/COUNTER[3]
    SLICE_X2Y80          FDCE                                         r  my_ce_n_hz/COUNTER_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.594    15.017    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y80          FDCE                                         r  my_ce_n_hz/COUNTER_reg[3]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y80          FDCE (Setup_fdce_C_D)        0.081    15.337    my_ce_n_hz/COUNTER_reg[3]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                  7.737    

Slack (MET) :             7.761ns  (required time - arrival time)
  Source:                 my_ce_n_hz/COUNTER_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_ce_n_hz/COUNTER_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.704ns (31.167%)  route 1.555ns (68.833%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.711     5.314    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  my_ce_n_hz/COUNTER_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.456     5.770 f  my_ce_n_hz/COUNTER_reg[8]/Q
                         net (fo=4, routed)           0.700     6.470    my_ce_n_hz/COUNTER_reg_n_0_[8]
    SLICE_X2Y78          LUT3 (Prop_lut3_I2_O)        0.124     6.594 r  my_ce_n_hz/COUNTER[7]_i_3/O
                         net (fo=4, routed)           0.855     7.449    my_ce_n_hz/COUNTER[7]_i_3_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.573 r  my_ce_n_hz/COUNTER[5]_i_1/O
                         net (fo=1, routed)           0.000     7.573    my_ce_n_hz/COUNTER[5]
    SLICE_X2Y80          FDCE                                         r  my_ce_n_hz/COUNTER_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.594    15.017    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y80          FDCE                                         r  my_ce_n_hz/COUNTER_reg[5]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y80          FDCE (Setup_fdce_C_D)        0.077    15.333    my_ce_n_hz/COUNTER_reg[5]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                  7.761    

Slack (MET) :             7.891ns  (required time - arrival time)
  Source:                 my_ce_n_hz/COUNTER_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_ce_n_hz/COUNTER_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.766ns (35.980%)  route 1.363ns (64.020%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.712     5.315    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  my_ce_n_hz/COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.518     5.833 f  my_ce_n_hz/COUNTER_reg[2]/Q
                         net (fo=5, routed)           0.882     6.715    my_ce_n_hz/COUNTER_reg_n_0_[2]
    SLICE_X2Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.839 r  my_ce_n_hz/COUNTER[7]_i_2/O
                         net (fo=2, routed)           0.481     7.320    my_ce_n_hz/COUNTER[7]_i_2_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.124     7.444 r  my_ce_n_hz/COUNTER[7]_i_1/O
                         net (fo=1, routed)           0.000     7.444    my_ce_n_hz/COUNTER[7]
    SLICE_X2Y78          FDCE                                         r  my_ce_n_hz/COUNTER_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.593    15.016    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  my_ce_n_hz/COUNTER_reg[7]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y78          FDCE (Setup_fdce_C_D)        0.079    15.334    my_ce_n_hz/COUNTER_reg[7]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  7.891    

Slack (MET) :             7.892ns  (required time - arrival time)
  Source:                 my_ce_n_hz/COUNTER_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_ce_n_hz/COUNTER_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.766ns (35.963%)  route 1.364ns (64.037%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.712     5.315    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  my_ce_n_hz/COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.518     5.833 f  my_ce_n_hz/COUNTER_reg[2]/Q
                         net (fo=5, routed)           0.882     6.715    my_ce_n_hz/COUNTER_reg_n_0_[2]
    SLICE_X2Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.839 r  my_ce_n_hz/COUNTER[7]_i_2/O
                         net (fo=2, routed)           0.482     7.321    my_ce_n_hz/COUNTER[7]_i_2_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.124     7.445 r  my_ce_n_hz/COUNTER[6]_i_1/O
                         net (fo=1, routed)           0.000     7.445    my_ce_n_hz/COUNTER[6]
    SLICE_X2Y78          FDCE                                         r  my_ce_n_hz/COUNTER_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.593    15.016    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  my_ce_n_hz/COUNTER_reg[6]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y78          FDCE (Setup_fdce_C_D)        0.081    15.336    my_ce_n_hz/COUNTER_reg[6]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                  7.892    

Slack (MET) :             8.368ns  (required time - arrival time)
  Source:                 my_ce_n_hz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_ce_n_hz/COUNTER_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.642ns (38.352%)  route 1.032ns (61.648%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.712     5.315    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  my_ce_n_hz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.518     5.833 f  my_ce_n_hz/COUNTER_reg[0]/Q
                         net (fo=7, routed)           1.032     6.865    my_ce_n_hz/COUNTER_reg_n_0_[0]
    SLICE_X2Y79          LUT1 (Prop_lut1_I0_O)        0.124     6.989 r  my_ce_n_hz/COUNTER[0]_i_1/O
                         net (fo=1, routed)           0.000     6.989    my_ce_n_hz/COUNTER[0]
    SLICE_X2Y79          FDCE                                         r  my_ce_n_hz/COUNTER_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.594    15.017    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  my_ce_n_hz/COUNTER_reg[0]/C
                         clock pessimism              0.298    15.315    
                         clock uncertainty           -0.035    15.279    
    SLICE_X2Y79          FDCE (Setup_fdce_C_D)        0.077    15.356    my_ce_n_hz/COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         15.356    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                  8.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 my_ce_n_hz/COUNTER_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_ce_n_hz/COUNTER_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.594     1.513    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  my_ce_n_hz/COUNTER_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  my_ce_n_hz/COUNTER_reg[8]/Q
                         net (fo=4, routed)           0.098     1.753    my_ce_n_hz/COUNTER_reg_n_0_[8]
    SLICE_X2Y78          LUT5 (Prop_lut5_I3_O)        0.048     1.801 r  my_ce_n_hz/COUNTER[9]_i_1/O
                         net (fo=1, routed)           0.000     1.801    my_ce_n_hz/COUNTER[9]
    SLICE_X2Y78          FDCE                                         r  my_ce_n_hz/COUNTER_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.865     2.030    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  my_ce_n_hz/COUNTER_reg[9]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X2Y78          FDCE (Hold_fdce_C_D)         0.131     1.657    my_ce_n_hz/COUNTER_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 my_ce_n_hz/COUNTER_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_ce_n_hz/CLK_N_Hz_o_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.594     1.513    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  my_ce_n_hz/COUNTER_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  my_ce_n_hz/COUNTER_reg[8]/Q
                         net (fo=4, routed)           0.098     1.753    my_ce_n_hz/COUNTER_reg_n_0_[8]
    SLICE_X2Y78          LUT5 (Prop_lut5_I3_O)        0.045     1.798 r  my_ce_n_hz/CLK_N_Hz_o_i_1/O
                         net (fo=1, routed)           0.000     1.798    my_ce_n_hz/CLK_N_Hz_o_0
    SLICE_X2Y78          FDCE                                         r  my_ce_n_hz/CLK_N_Hz_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.865     2.030    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  my_ce_n_hz/CLK_N_Hz_o_reg/C
                         clock pessimism             -0.503     1.526    
    SLICE_X2Y78          FDCE (Hold_fdce_C_D)         0.120     1.646    my_ce_n_hz/CLK_N_Hz_o_reg
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 my_ce_n_hz/CLK_N_Hz_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_counter_n_bits/COUNTER_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.215ns (58.478%)  route 0.153ns (41.522%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.594     1.513    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  my_ce_n_hz/CLK_N_Hz_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164     1.677 r  my_ce_n_hz/CLK_N_Hz_o_reg/Q
                         net (fo=3, routed)           0.153     1.830    my_counter_n_bits/CLK_N_Hz_o
    SLICE_X0Y77          LUT4 (Prop_lut4_I2_O)        0.051     1.881 r  my_counter_n_bits/COUNTER[2]_i_1/O
                         net (fo=1, routed)           0.000     1.881    my_counter_n_bits/COUNTER[2]_i_1_n_0
    SLICE_X0Y77          FDCE                                         r  my_counter_n_bits/COUNTER_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.864     2.029    my_counter_n_bits/CLK_i_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  my_counter_n_bits/COUNTER_reg[2]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X0Y77          FDCE (Hold_fdce_C_D)         0.107     1.633    my_counter_n_bits/COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 my_ce_n_hz/CLK_N_Hz_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_counter_n_bits/COUNTER_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.790%)  route 0.153ns (42.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.594     1.513    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  my_ce_n_hz/CLK_N_Hz_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164     1.677 r  my_ce_n_hz/CLK_N_Hz_o_reg/Q
                         net (fo=3, routed)           0.153     1.830    my_counter_n_bits/CLK_N_Hz_o
    SLICE_X0Y77          LUT3 (Prop_lut3_I1_O)        0.045     1.875 r  my_counter_n_bits/COUNTER[1]_i_1/O
                         net (fo=1, routed)           0.000     1.875    my_counter_n_bits/COUNTER[1]_i_1_n_0
    SLICE_X0Y77          FDCE                                         r  my_counter_n_bits/COUNTER_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.864     2.029    my_counter_n_bits/CLK_i_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  my_counter_n_bits/COUNTER_reg[1]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X0Y77          FDCE (Hold_fdce_C_D)         0.092     1.618    my_counter_n_bits/COUNTER_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 my_ce_n_hz/COUNTER_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_ce_n_hz/COUNTER_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.941%)  route 0.171ns (45.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.594     1.513    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  my_ce_n_hz/COUNTER_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164     1.677 f  my_ce_n_hz/COUNTER_reg[7]/Q
                         net (fo=5, routed)           0.171     1.849    my_ce_n_hz/COUNTER_reg_n_0_[7]
    SLICE_X2Y78          LUT6 (Prop_lut6_I0_O)        0.045     1.894 r  my_ce_n_hz/COUNTER[6]_i_1/O
                         net (fo=1, routed)           0.000     1.894    my_ce_n_hz/COUNTER[6]
    SLICE_X2Y78          FDCE                                         r  my_ce_n_hz/COUNTER_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.865     2.030    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  my_ce_n_hz/COUNTER_reg[6]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y78          FDCE (Hold_fdce_C_D)         0.121     1.634    my_ce_n_hz/COUNTER_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 my_ce_n_hz/COUNTER_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_ce_n_hz/COUNTER_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.596     1.515    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y80          FDCE                                         r  my_ce_n_hz/COUNTER_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.164     1.679 f  my_ce_n_hz/COUNTER_reg[5]/Q
                         net (fo=4, routed)           0.186     1.866    my_ce_n_hz/COUNTER_reg_n_0_[5]
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.045     1.911 r  my_ce_n_hz/COUNTER[3]_i_1/O
                         net (fo=1, routed)           0.000     1.911    my_ce_n_hz/COUNTER[3]
    SLICE_X2Y80          FDCE                                         r  my_ce_n_hz/COUNTER_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.867     2.032    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y80          FDCE                                         r  my_ce_n_hz/COUNTER_reg[3]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X2Y80          FDCE (Hold_fdce_C_D)         0.121     1.636    my_ce_n_hz/COUNTER_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 my_ce_n_hz/COUNTER_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_ce_n_hz/COUNTER_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.596     1.515    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y80          FDCE                                         r  my_ce_n_hz/COUNTER_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.164     1.679 r  my_ce_n_hz/COUNTER_reg[5]/Q
                         net (fo=4, routed)           0.186     1.866    my_ce_n_hz/COUNTER_reg_n_0_[5]
    SLICE_X2Y80          LUT6 (Prop_lut6_I2_O)        0.045     1.911 r  my_ce_n_hz/COUNTER[5]_i_1/O
                         net (fo=1, routed)           0.000     1.911    my_ce_n_hz/COUNTER[5]
    SLICE_X2Y80          FDCE                                         r  my_ce_n_hz/COUNTER_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.867     2.032    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y80          FDCE                                         r  my_ce_n_hz/COUNTER_reg[5]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X2Y80          FDCE (Hold_fdce_C_D)         0.120     1.635    my_ce_n_hz/COUNTER_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 my_ce_n_hz/COUNTER_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_ce_n_hz/COUNTER_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.115%)  route 0.225ns (51.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.595     1.514    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  my_ce_n_hz/COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.164     1.678 r  my_ce_n_hz/COUNTER_reg[4]/Q
                         net (fo=8, routed)           0.225     1.904    my_ce_n_hz/COUNTER_reg_n_0_[4]
    SLICE_X2Y78          LUT6 (Prop_lut6_I5_O)        0.045     1.949 r  my_ce_n_hz/COUNTER[7]_i_1/O
                         net (fo=1, routed)           0.000     1.949    my_ce_n_hz/COUNTER[7]
    SLICE_X2Y78          FDCE                                         r  my_ce_n_hz/COUNTER_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.865     2.030    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  my_ce_n_hz/COUNTER_reg[7]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X2Y78          FDCE (Hold_fdce_C_D)         0.121     1.648    my_ce_n_hz/COUNTER_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 my_counter_n_bits/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_counter_n_bits/COUNTER_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.681%)  route 0.212ns (53.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.594     1.513    my_counter_n_bits/CLK_i_IBUF_BUFG
    SLICE_X1Y77          FDCE                                         r  my_counter_n_bits/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  my_counter_n_bits/COUNTER_reg[0]/Q
                         net (fo=19, routed)          0.212     1.867    my_counter_n_bits/COUNTER[0]
    SLICE_X1Y77          LUT2 (Prop_lut2_I1_O)        0.045     1.912 r  my_counter_n_bits/COUNTER[0]_i_1/O
                         net (fo=1, routed)           0.000     1.912    my_counter_n_bits/COUNTER[0]_i_1_n_0
    SLICE_X1Y77          FDCE                                         r  my_counter_n_bits/COUNTER_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.864     2.029    my_counter_n_bits/CLK_i_IBUF_BUFG
    SLICE_X1Y77          FDCE                                         r  my_counter_n_bits/COUNTER_reg[0]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X1Y77          FDCE (Hold_fdce_C_D)         0.091     1.604    my_counter_n_bits/COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 my_ce_n_hz/COUNTER_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_ce_n_hz/COUNTER_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.245ns (42.872%)  route 0.326ns (57.128%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.595     1.514    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  my_ce_n_hz/COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.148     1.662 r  my_ce_n_hz/COUNTER_reg[1]/Q
                         net (fo=6, routed)           0.326     1.989    my_ce_n_hz/COUNTER_reg_n_0_[1]
    SLICE_X2Y79          LUT2 (Prop_lut2_I1_O)        0.097     2.086 r  my_ce_n_hz/COUNTER[1]_i_1/O
                         net (fo=1, routed)           0.000     2.086    my_ce_n_hz/COUNTER[1]
    SLICE_X2Y79          FDCE                                         r  my_ce_n_hz/COUNTER_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.866     2.031    my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  my_ce_n_hz/COUNTER_reg[1]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X2Y79          FDCE (Hold_fdce_C_D)         0.131     1.645    my_ce_n_hz/COUNTER_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.440    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y78     my_ce_n_hz/CLK_N_Hz_o_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y79     my_ce_n_hz/COUNTER_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y79     my_ce_n_hz/COUNTER_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y79     my_ce_n_hz/COUNTER_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y80     my_ce_n_hz/COUNTER_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y79     my_ce_n_hz/COUNTER_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y80     my_ce_n_hz/COUNTER_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y78     my_ce_n_hz/COUNTER_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y78     my_ce_n_hz/COUNTER_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     my_ce_n_hz/COUNTER_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     my_ce_n_hz/COUNTER_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y77     my_counter_n_bits/COUNTER_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     my_counter_n_bits/COUNTER_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     my_counter_n_bits/COUNTER_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     my_ce_n_hz/CLK_N_Hz_o_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     my_ce_n_hz/CLK_N_Hz_o_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y79     my_ce_n_hz/COUNTER_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y79     my_ce_n_hz/COUNTER_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y79     my_ce_n_hz/COUNTER_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     my_ce_n_hz/CLK_N_Hz_o_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     my_ce_n_hz/CLK_N_Hz_o_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y79     my_ce_n_hz/COUNTER_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y79     my_ce_n_hz/COUNTER_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y79     my_ce_n_hz/COUNTER_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y79     my_ce_n_hz/COUNTER_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y79     my_ce_n_hz/COUNTER_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y79     my_ce_n_hz/COUNTER_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     my_ce_n_hz/COUNTER_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y79     my_ce_n_hz/COUNTER_reg[4]/C



