
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: RD-LAPTOP

Implementation : impl1

# Written on Mon Jul 18 21:13:11 2022

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Counter.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



Constraints with issues
***********************

set_false_path -from [get_registers *] - - to [get_ports bp*]
	@E::"c:/users/reeve/git/uct-fpga-course-2022/projects/counter/counter.fdc":9:0:9:0|Duplicate parameter "-syn_tdm" and "-disable" for param "-". Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.
set_false_path -from [get_registers *] - - to [get_ports op*]
	@E::"c:/users/reeve/git/uct-fpga-course-2022/projects/counter/counter.fdc":7:0:7:0|Duplicate parameter "-syn_tdm" and "-disable" for param "-". Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.
set_false_path -to [get_registers *] - - from [get_ports bp*]
	@E::"c:/users/reeve/git/uct-fpga-course-2022/projects/counter/counter.fdc":8:0:8:0|Duplicate parameter "-syn_tdm" and "-disable" for param "-". Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.
set_false_path -to [get_registers *] - - from [get_ports ip*]
	@E::"c:/users/reeve/git/uct-fpga-course-2022/projects/counter/counter.fdc":6:0:6:0|Duplicate parameter "-syn_tdm" and "-disable" for param "-". Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.



Clock Summary
*************

          Start      Requested     Requested     Clock        Clock                Clock
Level     Clock      Frequency     Period        Type         Group                Load 
----------------------------------------------------------------------------------------
0 -       ipClk      50.0 MHz      20.000        declared     default_clkgroup     416  
                                                                                        
0 -       System     200.0 MHz     5.000         system       system_clkgroup      0    
========================================================================================


Clock Load Summary
******************

           Clock     Source          Clock Pin                           Non-clock Pin     Non-clock Pin
Clock      Load      Pin             Seq Example                         Seq Example       Comb Example 
--------------------------------------------------------------------------------------------------------
ipClk      416       ipClk(port)     RdRegisters\.ClockTicks[31:0].C     -                 -            
                                                                                                        
System     0         -               -                                   -                 -            
========================================================================================================
