<profile>

<section name = "Vivado HLS Report for 'ov7670_interface'" level="0">
<item name = "Date">Sat Aug 19 13:12:37 2017
</item>
<item name = "Version">2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)</item>
<item name = "Project">OV7670_INTERFACE</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 4.01, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">0, 0, 1, 1, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 111</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 74</column>
<column name="Register">-, -, 66, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_3_fu_189_p2">+, 0, 0, 32, 32, 1</column>
<column name="tmp_5_fu_177_p2">+, 0, 0, 32, 32, 1</column>
<column name="ap_sig_125">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_128">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_131">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_35">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_60">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_65">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_75">and, 0, 0, 1, 1, 1</column>
<column name="or_cond1_fu_149_p2">and, 0, 0, 1, 1, 1</column>
<column name="or_cond_fu_137_p2">and, 0, 0, 1, 1, 1</column>
<column name="tmp_1_fu_131_p2">icmp, 0, 0, 11, 32, 9</column>
<column name="tmp_2_fu_143_p2">icmp, 0, 0, 11, 32, 9</column>
<column name="tmp_4_fu_165_p2">icmp, 0, 0, 11, 32, 11</column>
<column name="brmerge_fu_113_p2">or, 0, 0, 1, 1, 1</column>
<column name="p_not1_fu_107_p2">xor, 0, 0, 2, 1, 2</column>
<column name="p_not_fu_125_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="count_lines">32, 2, 32, 64</column>
<column name="count_readings">32, 2, 32, 64</column>
<column name="data_out_V">8, 3, 8, 24</column>
<column name="frame_valid_V">1, 3, 1, 3</column>
<column name="line_valid_V">1, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="count_lines">32, 0, 32, 0</column>
<column name="count_readings">32, 0, 32, 0</column>
<column name="first">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, ov7670_interface, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ov7670_interface, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, ov7670_interface, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, ov7670_interface, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, ov7670_interface, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, ov7670_interface, return value</column>
<column name="data_in_V">in, 8, ap_none, data_in_V, scalar</column>
<column name="href_V">in, 1, ap_none, href_V, scalar</column>
<column name="vsync_V">in, 1, ap_none, vsync_V, scalar</column>
<column name="data_out_V">out, 8, ap_none, data_out_V, pointer</column>
<column name="line_valid_V">out, 1, ap_none, line_valid_V, pointer</column>
<column name="frame_valid_V">out, 1, ap_none, frame_valid_V, pointer</column>
</table>
</item>
</section>
</profile>
