#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Aug  7 14:00:18 2020
# Process ID: 13846
# Current directory: /home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/r2SDF_FFT_proj/r2SDF_FFT_proj.runs/synth_1
# Command line: vivado -log rTwoSDF.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rTwoSDF.tcl
# Log file: /home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/r2SDF_FFT_proj/r2SDF_FFT_proj.runs/synth_1/rTwoSDF.vds
# Journal file: /home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/r2SDF_FFT_proj/r2SDF_FFT_proj.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source rTwoSDF.tcl -notrace
Command: synth_design -top rTwoSDF -part xc7vx690tffg1927-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.07' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13863 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1592.402 ; gain = 166.656 ; free physical = 5560 ; free virtual = 15543
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function split_w does not always return a value [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_pkg/common_pkg.vhd:2111]
INFO: [Synth 8-638] synthesizing module 'rTwoSDF' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDF.vhd:98]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_use_reorder bound to: 1 - type: bool 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 18 - type: integer 
	Parameter g_stage_dat_w bound to: 40 - type: integer 
	Parameter g_guard_w bound to: 2 - type: integer 
	Parameter g_nof_points bound to: 512 - type: integer 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_stage_lat bound to: 1 - type: integer 
	Parameter g_weight_lat bound to: 1 - type: integer 
	Parameter g_mult_lat bound to: 4 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_device bound to: 7SERIES - type: string 
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 9 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'common_counter' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 9 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter' (1#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 9 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rTwoBF' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBF.vhd:90]
	Parameter g_in_a_zdly bound to: 0 - type: integer 
	Parameter g_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 40 - type: integer 
	Parameter g_depth bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay' (2#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'rTwoBF' (3#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBF.vhd:90]
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 80 - type: integer 
	Parameter g_depth bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized0' (3#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 256 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'gen_reg.shift_reg_reg' in module 'common_bit_delay' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay' (4#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-638] synthesizing module 'common_pipeline' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 1 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 80 - type: integer 
	Parameter g_out_dat_w bound to: 80 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline' (5#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-638] synthesizing module 'common_pipeline_sl' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline_sl.vhd:44]
	Parameter g_pipeline bound to: 1 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_out_invert bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: UNSIGNED - type: string 
	Parameter g_pipeline bound to: 1 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 1 - type: integer 
	Parameter g_out_dat_w bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized0' (5#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_pipeline_sl' (6#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline_sl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage' (7#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 9 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights' (8#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_stage bound to: 9 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_complex_mult' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/common_complex_mult.vhd:78]
	Parameter g_sim bound to: 1 - type: bool 
	Parameter g_sim_level bound to: 0 - type: integer 
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_in_a_w bound to: 40 - type: integer 
	Parameter g_in_b_w bound to: 18 - type: integer 
	Parameter g_out_p_w bound to: 59 - type: integer 
	Parameter g_conjugate_b bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 1 - type: integer 
	Parameter g_pipeline_product bound to: 0 - type: integer 
	Parameter g_pipeline_adder bound to: 1 - type: integer 
	Parameter g_pipeline_output bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_pipeline_sl__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline_sl.vhd:44]
	Parameter g_pipeline bound to: 3 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_out_invert bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: UNSIGNED - type: string 
	Parameter g_pipeline bound to: 3 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 1 - type: integer 
	Parameter g_out_dat_w bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized1' (8#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_pipeline_sl__parameterized0' (8#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline_sl.vhd:44]
INFO: [Synth 8-638] synthesizing module 'tech_complex_mult' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/tech_complex_mult.vhd:55]
	Parameter g_sim bound to: 1 - type: bool 
	Parameter g_sim_level bound to: 0 - type: integer 
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_in_a_w bound to: 40 - type: integer 
	Parameter g_in_b_w bound to: 18 - type: integer 
	Parameter g_out_p_w bound to: 59 - type: integer 
	Parameter g_conjugate_b bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 1 - type: integer 
	Parameter g_pipeline_product bound to: 0 - type: integer 
	Parameter g_pipeline_adder bound to: 1 - type: integer 
	Parameter g_pipeline_output bound to: 1 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_in_a_w bound to: 40 - type: integer 
	Parameter g_in_b_w bound to: 18 - type: integer 
	Parameter g_out_p_w bound to: 59 - type: integer 
	Parameter g_conjugate_b bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 1 - type: integer 
	Parameter g_pipeline_product bound to: 0 - type: integer 
	Parameter g_pipeline_adder bound to: 1 - type: integer 
	Parameter g_pipeline_output bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ip_cmult_rtl_3dsp' declared at '/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:6' bound to instance 'u1' of component 'ip_cmult_rtl_3dsp' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/tech_complex_mult.vhd:98]
INFO: [Synth 8-638] synthesizing module 'ip_cmult_rtl_3dsp' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:33]
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_in_a_w bound to: 40 - type: integer 
	Parameter g_in_b_w bound to: 18 - type: integer 
	Parameter g_out_p_w bound to: 59 - type: integer 
	Parameter g_conjugate_b bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 1 - type: integer 
	Parameter g_pipeline_product bound to: 0 - type: integer 
	Parameter g_pipeline_adder bound to: 1 - type: integer 
	Parameter g_pipeline_output bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element reg_k1_reg was removed.  [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element reg_k2_reg was removed.  [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element reg_k3_reg was removed.  [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'ip_cmult_rtl_3dsp' (9#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'tech_complex_mult' (10#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/tech_complex_mult.vhd:55]
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized2' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 0 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 59 - type: integer 
	Parameter g_out_dat_w bound to: 59 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized2' (10#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_complex_mult' (11#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/common_complex_mult.vhd:78]
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized3' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 4 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 40 - type: integer 
	Parameter g_out_dat_w bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized3' (11#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-638] synthesizing module 'common_pipeline_sl__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline_sl.vhd:44]
	Parameter g_pipeline bound to: 4 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_out_invert bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized4' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: UNSIGNED - type: string 
	Parameter g_pipeline bound to: 4 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 1 - type: integer 
	Parameter g_out_dat_w bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized4' (11#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_pipeline_sl__parameterized1' (11#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline_sl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul' (12#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-638] synthesizing module 'common_requantize' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_requantize.vhd:80]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_lsb_w bound to: 1 - type: integer 
	Parameter g_lsb_round bound to: 1 - type: bool 
	Parameter g_lsb_round_clip bound to: 0 - type: bool 
	Parameter g_msb_clip bound to: 0 - type: bool 
	Parameter g_msb_clip_symmetric bound to: 0 - type: bool 
	Parameter g_gain_w bound to: 0 - type: integer 
	Parameter g_pipeline_remove_lsb bound to: 0 - type: integer 
	Parameter g_pipeline_remove_msb bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 40 - type: integer 
	Parameter g_out_dat_w bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_round' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_round.vhd:57]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_round bound to: 1 - type: bool 
	Parameter g_round_clip bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 0 - type: integer 
	Parameter g_pipeline_output bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 40 - type: integer 
	Parameter g_out_dat_w bound to: 39 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized5' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 0 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 40 - type: integer 
	Parameter g_out_dat_w bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized5' (12#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized6' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 0 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 39 - type: integer 
	Parameter g_out_dat_w bound to: 39 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized6' (12#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_round' (13#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_round.vhd:57]
INFO: [Synth 8-638] synthesizing module 'common_resize' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_resize.vhd:47]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_clip bound to: 0 - type: bool 
	Parameter g_clip_symmetric bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 0 - type: integer 
	Parameter g_pipeline_output bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 39 - type: integer 
	Parameter g_out_dat_w bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized7' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 0 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 41 - type: integer 
	Parameter g_out_dat_w bound to: 41 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized7' (13#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_resize' (14#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_resize.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'common_requantize' (15#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_requantize.vhd:80]
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized8' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 1 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 40 - type: integer 
	Parameter g_out_dat_w bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized8' (15#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 8 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 8 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized0' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 8 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 80 - type: integer 
	Parameter g_depth bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized1' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 128 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'gen_reg.shift_reg_reg' in module 'common_bit_delay__parameterized0' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay__parameterized0' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage__parameterized0' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 8 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized0' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_stage bound to: 8 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul__parameterized0' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized0' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 7 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 7 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized1' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 7 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized2' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 80 - type: integer 
	Parameter g_depth bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized2' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 64 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'gen_reg.shift_reg_reg' in module 'common_bit_delay__parameterized1' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay__parameterized1' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage__parameterized1' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 7 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized1' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_stage bound to: 7 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul__parameterized1' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized1' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized2' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 6 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized2' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 6 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized2' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage__parameterized2' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 6 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized3' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 80 - type: integer 
	Parameter g_depth bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized3' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay__parameterized2' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 32 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'gen_reg.shift_reg_reg' in module 'common_bit_delay__parameterized2' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay__parameterized2' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage__parameterized2' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized2' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 6 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized2' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul__parameterized2' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_stage bound to: 6 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul__parameterized2' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized2' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized3' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 5 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized3' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 5 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized3' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage__parameterized3' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 5 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized4' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 80 - type: integer 
	Parameter g_depth bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized4' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay__parameterized3' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 16 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'gen_reg.shift_reg_reg' in module 'common_bit_delay__parameterized3' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay__parameterized3' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage__parameterized3' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized3' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 5 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized3' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul__parameterized3' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_stage bound to: 5 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul__parameterized3' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized3' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized4' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 4 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized4' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 4 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized4' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage__parameterized4' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 4 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized5' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 80 - type: integer 
	Parameter g_depth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized5' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay__parameterized4' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 8 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'gen_reg.shift_reg_reg' in module 'common_bit_delay__parameterized4' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay__parameterized4' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage__parameterized4' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized4' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 4 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized4' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul__parameterized4' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_stage bound to: 4 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul__parameterized4' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized4' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized5' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 3 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized5' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 3 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized5' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage__parameterized5' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 3 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized6' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 80 - type: integer 
	Parameter g_depth bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized6' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay__parameterized5' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 4 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'gen_reg.shift_reg_reg' in module 'common_bit_delay__parameterized5' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay__parameterized5' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage__parameterized5' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized5' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 3 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized5' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul__parameterized5' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_stage bound to: 3 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul__parameterized5' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized5' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized6' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 2 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 0 - type: bool 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized6' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 2 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized6' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage__parameterized6' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 2 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized7' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 80 - type: integer 
	Parameter g_depth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized7' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay__parameterized6' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 2 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'gen_reg.shift_reg_reg' in module 'common_bit_delay__parameterized6' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay__parameterized6' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage__parameterized6' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized6' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 2 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized6' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul__parameterized6' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_stage bound to: 2 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul__parameterized6' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-638] synthesizing module 'common_requantize__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_requantize.vhd:80]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_lsb_w bound to: 0 - type: integer 
	Parameter g_lsb_round bound to: 1 - type: bool 
	Parameter g_lsb_round_clip bound to: 0 - type: bool 
	Parameter g_msb_clip bound to: 0 - type: bool 
	Parameter g_msb_clip_symmetric bound to: 0 - type: bool 
	Parameter g_gain_w bound to: 0 - type: integer 
	Parameter g_pipeline_remove_lsb bound to: 0 - type: integer 
	Parameter g_pipeline_remove_msb bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 40 - type: integer 
	Parameter g_out_dat_w bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_round__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_round.vhd:57]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_round bound to: 1 - type: bool 
	Parameter g_round_clip bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 0 - type: integer 
	Parameter g_pipeline_output bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 40 - type: integer 
	Parameter g_out_dat_w bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_round__parameterized0' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_round.vhd:57]
INFO: [Synth 8-638] synthesizing module 'common_resize__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_resize.vhd:47]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_clip bound to: 0 - type: bool 
	Parameter g_clip_symmetric bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 0 - type: integer 
	Parameter g_pipeline_output bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 40 - type: integer 
	Parameter g_out_dat_w bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_resize__parameterized0' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_resize.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'common_requantize__parameterized0' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_requantize.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized6' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized7' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 1 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 0 - type: bool 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:69]
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized7' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 1 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized7' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage__parameterized7' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 1 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized8' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 80 - type: integer 
	Parameter g_depth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized8' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay__parameterized7' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 1 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'gen_reg.shift_reg_reg' in module 'common_bit_delay__parameterized7' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay__parameterized7' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage__parameterized7' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized7' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 1 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'in_wAdr' ignored [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:46]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:59]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized7' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:141]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul__parameterized7' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_stage bound to: 1 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul__parameterized7' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized7' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoOrder' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoOrder.vhd:71]
	Parameter g_device bound to: 7SERIES - type: string 
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_nof_points bound to: 512 - type: integer 
	Parameter g_bit_flip bound to: 1 - type: bool 
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_dat_w bound to: 80 - type: integer 
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoOrder.vhd:81]
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized8' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 9 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized8' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized9' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 0 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
WARNING: [Synth 8-506] null port 'cnt_max' ignored [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:80]
WARNING: [Synth 8-506] null port 'load' ignored [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:81]
WARNING: [Synth 8-506] null port 'count' ignored [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:82]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:89]
WARNING: [Synth 8-3919] null assignment ignored [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:89]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:90]
WARNING: [Synth 8-3919] null assignment ignored [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:90]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:91]
WARNING: [Synth 8-3919] null assignment ignored [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized9' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoOrder.vhd:167]
WARNING: [Synth 8-6014] Unused sequential element in_init_reg was removed.  [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoOrder.vhd:109]
WARNING: [Synth 8-3848] Net rd_dat in module/entity rTwoOrder does not have driver. [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoOrder.vhd:98]
WARNING: [Synth 8-3848] Net rd_val in module/entity rTwoOrder does not have driver. [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoOrder.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'rTwoOrder' (17#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoOrder.vhd:71]
INFO: [Synth 8-638] synthesizing module 'common_requantize__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_requantize.vhd:80]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_lsb_w bound to: 22 - type: integer 
	Parameter g_lsb_round bound to: 1 - type: bool 
	Parameter g_lsb_round_clip bound to: 0 - type: bool 
	Parameter g_msb_clip bound to: 0 - type: bool 
	Parameter g_msb_clip_symmetric bound to: 0 - type: bool 
	Parameter g_gain_w bound to: 0 - type: integer 
	Parameter g_pipeline_remove_lsb bound to: 0 - type: integer 
	Parameter g_pipeline_remove_msb bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 40 - type: integer 
	Parameter g_out_dat_w bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_round__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_round.vhd:57]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_round bound to: 1 - type: bool 
	Parameter g_round_clip bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 0 - type: integer 
	Parameter g_pipeline_output bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 40 - type: integer 
	Parameter g_out_dat_w bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized9' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 0 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized9' (17#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_round__parameterized1' (17#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_round.vhd:57]
INFO: [Synth 8-638] synthesizing module 'common_resize__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_resize.vhd:47]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_clip bound to: 0 - type: bool 
	Parameter g_clip_symmetric bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 0 - type: integer 
	Parameter g_pipeline_output bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized10' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 0 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 19 - type: integer 
	Parameter g_out_dat_w bound to: 19 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized10' (17#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_resize__parameterized1' (17#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_resize.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'common_requantize__parameterized1' (17#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_requantize.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDF' (18#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDF.vhd:98]
WARNING: [Synth 8-3331] design common_counter__parameterized9 has unconnected port rst
WARNING: [Synth 8-3331] design common_counter__parameterized9 has unconnected port clk
WARNING: [Synth 8-3331] design common_counter__parameterized9 has unconnected port clken
WARNING: [Synth 8-3331] design common_counter__parameterized9 has unconnected port cnt_clr
WARNING: [Synth 8-3331] design common_counter__parameterized9 has unconnected port cnt_ld
WARNING: [Synth 8-3331] design common_counter__parameterized9 has unconnected port cnt_en
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[79]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[78]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[77]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[76]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[75]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[74]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[73]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[72]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[71]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[70]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[69]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[68]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[67]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[66]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[65]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[64]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[63]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[62]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[61]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[60]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[59]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[58]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[57]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[56]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[55]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[54]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[53]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[52]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[51]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[50]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[49]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[48]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[47]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[46]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[45]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[44]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[43]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[42]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[41]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[40]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[39]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[38]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[37]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[36]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[35]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[34]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[33]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[32]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[31]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[30]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[29]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[28]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[27]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[26]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[25]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[24]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[23]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[22]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[21]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[20]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[19]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[18]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[17]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[16]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[15]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[14]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[13]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[12]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[11]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[10]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[9]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[8]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[7]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[6]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[5]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[4]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[3]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[2]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[1]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_dat[0]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port out_val
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port in_dat[79]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port in_dat[78]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port in_dat[77]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port in_dat[76]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port in_dat[75]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port in_dat[74]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port in_dat[73]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port in_dat[72]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port in_dat[71]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port in_dat[70]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port in_dat[69]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port in_dat[68]
WARNING: [Synth 8-3331] design rTwoOrder has unconnected port in_dat[67]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1768.293 ; gain = 342.547 ; free physical = 5464 ; free virtual = 15450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1786.105 ; gain = 360.359 ; free physical = 5506 ; free virtual = 15492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1927-2
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1794.109 ; gain = 368.363 ; free physical = 5505 ; free virtual = 15491
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:167]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:165]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:166]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 2073.336 ; gain = 647.590 ; free physical = 5120 ; free virtual = 15110
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |rTwoSDF__GB0                 |           1|     16307|
|2     |rTwoSDF__GB1                 |           1|     16013|
|3     |rTwoSDF__GB2                 |           1|     10787|
|4     |rTwoSDFStage                 |           1|     27014|
|5     |rTwoSDFStage__parameterized0 |           1|     15925|
+------+-----------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     60 Bit       Adders := 9     
	   2 Input     60 Bit       Adders := 9     
	   2 Input     59 Bit       Adders := 18    
	   2 Input     40 Bit       Adders := 50    
	   3 Input     40 Bit       Adders := 18    
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	              257 Bit    Registers := 2     
	              129 Bit    Registers := 2     
	               80 Bit    Registers := 520   
	               65 Bit    Registers := 2     
	               60 Bit    Registers := 18    
	               59 Bit    Registers := 18    
	               40 Bit    Registers := 117   
	               33 Bit    Registers := 2     
	               30 Bit    Registers := 9     
	               18 Bit    Registers := 81    
	               17 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 19    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 127   
+---ROMs : 
	                              ROMs := 16    
+---Muxes : 
	   2 Input    257 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 6     
	   2 Input    129 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 6     
	   2 Input     80 Bit        Muxes := 9     
	   2 Input     65 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     40 Bit        Muxes := 144   
	   2 Input     39 Bit        Muxes := 14    
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 124   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module common_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module rTwoBF__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module rTwoBF__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module common_delay__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 256   
Module common_bit_delay__1 
Detailed RTL Component Info : 
+---Registers : 
	              257 Bit    Registers := 1     
+---Muxes : 
	   2 Input    257 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 3     
Module common_bit_delay 
Detailed RTL Component Info : 
+---Registers : 
	              257 Bit    Registers := 1     
+---Muxes : 
	   2 Input    257 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 3     
Module common_pipeline__8 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rTwoWeights 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module common_pipeline__parameterized3__15 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 4     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized3__16 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 4     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ip_cmult_rtl_3dsp__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     60 Bit       Adders := 1     
	   2 Input     60 Bit       Adders := 1     
	   2 Input     59 Bit       Adders := 2     
+---Registers : 
	               60 Bit    Registers := 2     
	               59 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               18 Bit    Registers := 7     
	                6 Bit    Registers := 2     
Module rTwoWMul 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module common_round__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 2     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
Module common_round__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 2     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
Module common_pipeline__parameterized8__15 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized8__16 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module rTwoBF__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module rTwoBF 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module common_delay__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 128   
Module common_bit_delay__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 1     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 3     
Module common_bit_delay__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 1     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 3     
Module common_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rTwoWeights__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module common_pipeline__parameterized3__17 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 4     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 4     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ip_cmult_rtl_3dsp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     60 Bit       Adders := 1     
	   2 Input     60 Bit       Adders := 1     
	   2 Input     59 Bit       Adders := 2     
+---Registers : 
	               60 Bit    Registers := 2     
	               59 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               18 Bit    Registers := 7     
	                6 Bit    Registers := 2     
Module rTwoWMul__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module common_round__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 2     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
Module common_round 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 2     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
Module common_pipeline__parameterized8__17 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_counter__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module rTwoBF__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module rTwoBF__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module common_delay__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 8     
Module common_bit_delay__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
Module common_bit_delay__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
Module common_pipeline__3 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rTwoWeights__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module common_pipeline__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 4     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 4     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ip_cmult_rtl_3dsp__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     60 Bit       Adders := 1     
	   2 Input     60 Bit       Adders := 1     
	   2 Input     59 Bit       Adders := 2     
+---Registers : 
	               60 Bit    Registers := 2     
	               59 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               18 Bit    Registers := 7     
	                6 Bit    Registers := 2     
Module rTwoWMul__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module common_round__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 2     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
Module common_round__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 2     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
Module common_pipeline__parameterized8__5 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized8__6 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_counter__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module rTwoBF__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module rTwoBF__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module common_delay__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 16    
Module common_bit_delay__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
Module common_bit_delay__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
Module common_pipeline__2 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rTwoWeights__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module common_pipeline__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 4     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 4     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ip_cmult_rtl_3dsp__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     60 Bit       Adders := 1     
	   2 Input     60 Bit       Adders := 1     
	   2 Input     59 Bit       Adders := 2     
+---Registers : 
	               60 Bit    Registers := 2     
	               59 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               18 Bit    Registers := 7     
	                6 Bit    Registers := 2     
Module rTwoWMul__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module common_round__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 2     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
Module common_round__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 2     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
Module common_pipeline__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized8__4 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_counter__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module rTwoBF__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module rTwoBF__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module common_delay__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 4     
Module common_bit_delay__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
Module common_bit_delay__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
Module common_pipeline__1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rTwoWeights__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module common_pipeline__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 4     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 4     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ip_cmult_rtl_3dsp__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     60 Bit       Adders := 1     
	   2 Input     60 Bit       Adders := 1     
	   2 Input     59 Bit       Adders := 2     
+---Registers : 
	               60 Bit    Registers := 2     
	               59 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               18 Bit    Registers := 7     
	                6 Bit    Registers := 2     
Module rTwoWMul__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module common_round__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 2     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
Module common_round__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 2     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
Module common_pipeline__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_counter__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module rTwoBF__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module rTwoBF__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module common_delay__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
Module common_bit_delay__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module common_bit_delay__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module common_pipeline__6 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rTwoWeights__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
Module common_pipeline__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 4     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 4     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ip_cmult_rtl_3dsp__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     60 Bit       Adders := 1     
	   2 Input     60 Bit       Adders := 1     
	   2 Input     59 Bit       Adders := 2     
+---Registers : 
	               60 Bit    Registers := 2     
	               59 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               18 Bit    Registers := 7     
	                6 Bit    Registers := 2     
Module rTwoWMul__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module common_pipeline__parameterized8__11 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized8__12 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_counter__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module common_counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module rTwoBF__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module rTwoBF__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module common_delay__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 32    
Module common_bit_delay__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
Module common_bit_delay__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
Module common_pipeline__5 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rTwoWeights__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module common_pipeline__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 4     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 4     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ip_cmult_rtl_3dsp__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     60 Bit       Adders := 1     
	   2 Input     60 Bit       Adders := 1     
	   2 Input     59 Bit       Adders := 2     
+---Registers : 
	               60 Bit    Registers := 2     
	               59 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               18 Bit    Registers := 7     
	                6 Bit    Registers := 2     
Module rTwoWMul__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module common_round__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 2     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
Module common_round__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 2     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
Module common_pipeline__parameterized8__9 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized8__10 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_round__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module common_counter__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module rTwoBF__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module rTwoBF__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module common_delay__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 2     
Module common_bit_delay__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module common_bit_delay__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module common_pipeline__4 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rTwoWeights__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module common_pipeline__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 4     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 4     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ip_cmult_rtl_3dsp__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     60 Bit       Adders := 1     
	   2 Input     60 Bit       Adders := 1     
	   2 Input     59 Bit       Adders := 2     
+---Registers : 
	               60 Bit    Registers := 2     
	               59 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               18 Bit    Registers := 7     
	                6 Bit    Registers := 2     
Module rTwoWMul__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module common_pipeline__parameterized8__7 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized8__8 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module rTwoBF__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module rTwoBF__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module common_delay__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 64    
Module common_bit_delay__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
Module common_bit_delay__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
Module common_pipeline__7 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rTwoWeights__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module common_pipeline__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 4     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized3__14 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 4     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ip_cmult_rtl_3dsp__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     60 Bit       Adders := 1     
	   2 Input     60 Bit       Adders := 1     
	   2 Input     59 Bit       Adders := 2     
+---Registers : 
	               60 Bit    Registers := 2     
	               59 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               18 Bit    Registers := 7     
	                6 Bit    Registers := 2     
Module rTwoWMul__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module common_round__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 2     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
Module common_round__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 2     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
Module common_pipeline__parameterized8__13 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized8__14 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_round__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-5409] Adder 'nxt_k3' is implemented in DSP cascade. 3 registers following 'nxt_k3' are needed to fully pipeline the cascade, 0 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:167]
WARNING: [Synth 8-5409] Adder 'nxt_sum_re' is implemented in DSP cascade. 3 registers following 'nxt_sum_re' are needed to fully pipeline the cascade, 1 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:191]
WARNING: [Synth 8-5409] Adder 'nxt_k2' is implemented in DSP cascade. 3 registers following 'nxt_k2' are needed to fully pipeline the cascade, 0 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:166]
WARNING: [Synth 8-5409] Adder 'nxt_sum_im' is implemented in DSP cascade. 3 registers following 'nxt_sum_im' are needed to fully pipeline the cascade, 1 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:192]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:109]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
DSP Report: Generating DSP nxt_k30, operation Mode is: C'+A2:B2.
DSP Report: register nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: register nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: register nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: operator nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: Generating DSP nxt_k3, operation Mode is: A*B2.
DSP Report: register nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: Generating DSP nxt_k3, operation Mode is: A*B2.
DSP Report: register nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: Generating DSP nxt_k3, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: Generating DSP nxt_k10, operation Mode is: C'+A2:B2.
DSP Report: register nxt_k10 is absorbed into DSP nxt_k10.
DSP Report: register nxt_k10 is absorbed into DSP nxt_k10.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_k10.
DSP Report: operator nxt_k10 is absorbed into DSP nxt_k10.
DSP Report: Generating DSP nxt_k1, operation Mode is: A2*B.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: Generating DSP nxt_k1, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: Generating DSP nxt_k20, operation Mode is: C'-A2:B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k20.
DSP Report: register nxt_k20 is absorbed into DSP nxt_k20.
DSP Report: register reg_bi_reg is absorbed into DSP nxt_k20.
DSP Report: operator nxt_k20 is absorbed into DSP nxt_k20.
DSP Report: Generating DSP nxt_k2, operation Mode is: A*B2.
DSP Report: register nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: Generating DSP nxt_k2, operation Mode is: A*B2.
DSP Report: register nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: Generating DSP nxt_k2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
WARNING: [Synth 8-5409] Adder 'nxt_k3' is implemented in DSP cascade. 3 registers following 'nxt_k3' are needed to fully pipeline the cascade, 0 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:167]
WARNING: [Synth 8-5409] Adder 'nxt_sum_re' is implemented in DSP cascade. 3 registers following 'nxt_sum_re' are needed to fully pipeline the cascade, 1 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:191]
WARNING: [Synth 8-5409] Adder 'nxt_k2' is implemented in DSP cascade. 3 registers following 'nxt_k2' are needed to fully pipeline the cascade, 0 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:166]
WARNING: [Synth 8-5409] Adder 'nxt_sum_im' is implemented in DSP cascade. 3 registers following 'nxt_sum_im' are needed to fully pipeline the cascade, 1 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:192]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:109]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
DSP Report: Generating DSP nxt_k30, operation Mode is: C'+A2:B2.
DSP Report: register nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: register nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: register nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: operator nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: Generating DSP nxt_k3, operation Mode is: A*B2.
DSP Report: register nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: Generating DSP nxt_k3, operation Mode is: A*B2.
DSP Report: register nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: Generating DSP nxt_k3, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: Generating DSP nxt_k10, operation Mode is: C'+A2:B2.
DSP Report: register nxt_k10 is absorbed into DSP nxt_k10.
DSP Report: register nxt_k10 is absorbed into DSP nxt_k10.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_k10.
DSP Report: operator nxt_k10 is absorbed into DSP nxt_k10.
DSP Report: Generating DSP nxt_k1, operation Mode is: A2*B.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: Generating DSP nxt_k1, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: Generating DSP nxt_k20, operation Mode is: C'-A2:B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k20.
DSP Report: register nxt_k20 is absorbed into DSP nxt_k20.
DSP Report: register reg_bi_reg is absorbed into DSP nxt_k20.
DSP Report: operator nxt_k20 is absorbed into DSP nxt_k20.
DSP Report: Generating DSP nxt_k2, operation Mode is: A*B2.
DSP Report: register nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: Generating DSP nxt_k2, operation Mode is: A*B2.
DSP Report: register nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: Generating DSP nxt_k2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
WARNING: [Synth 8-5409] Adder 'nxt_k3' is implemented in DSP cascade. 3 registers following 'nxt_k3' are needed to fully pipeline the cascade, 0 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:167]
WARNING: [Synth 8-5409] Adder 'nxt_sum_re' is implemented in DSP cascade. 3 registers following 'nxt_sum_re' are needed to fully pipeline the cascade, 1 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:191]
WARNING: [Synth 8-5409] Adder 'nxt_k2' is implemented in DSP cascade. 3 registers following 'nxt_k2' are needed to fully pipeline the cascade, 0 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:166]
WARNING: [Synth 8-5409] Adder 'nxt_sum_im' is implemented in DSP cascade. 3 registers following 'nxt_sum_im' are needed to fully pipeline the cascade, 1 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:192]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:109]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
DSP Report: Generating DSP nxt_k30, operation Mode is: C'+A2:B2.
DSP Report: register nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: register nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: register nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: operator nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: Generating DSP nxt_k3, operation Mode is: A*B2.
DSP Report: register nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: Generating DSP nxt_k3, operation Mode is: A*B2.
DSP Report: register nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: Generating DSP nxt_k3, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: Generating DSP nxt_k10, operation Mode is: C'+A2:B2.
DSP Report: register nxt_k10 is absorbed into DSP nxt_k10.
DSP Report: register nxt_k10 is absorbed into DSP nxt_k10.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_k10.
DSP Report: operator nxt_k10 is absorbed into DSP nxt_k10.
DSP Report: Generating DSP nxt_k1, operation Mode is: A2*B.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: Generating DSP nxt_k1, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: Generating DSP nxt_k20, operation Mode is: C'-A2:B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k20.
DSP Report: register nxt_k20 is absorbed into DSP nxt_k20.
DSP Report: register reg_bi_reg is absorbed into DSP nxt_k20.
DSP Report: operator nxt_k20 is absorbed into DSP nxt_k20.
DSP Report: Generating DSP nxt_k2, operation Mode is: A*B2.
DSP Report: register nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: Generating DSP nxt_k2, operation Mode is: A*B2.
DSP Report: register nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: Generating DSP nxt_k2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
INFO: [Synth 8-3886] merging instance 'gen_fft[5].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][38]' (FDE) to 'gen_fft[5].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][39]'
INFO: [Synth 8-3886] merging instance 'gen_fft[5].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][38]' (FDE) to 'gen_fft[5].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][39]'
INFO: [Synth 8-3886] merging instance 'gen_fft[4].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][38]' (FDE) to 'gen_fft[4].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][39]'
INFO: [Synth 8-3886] merging instance 'gen_fft[4].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][38]' (FDE) to 'gen_fft[4].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][39]'
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][38]' (FDE) to 'gen_fft[3].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][39]'
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][38]' (FDE) to 'gen_fft[3].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][39]'
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[0]) is unused and will be removed from module ip_cmult_rtl_3dsp__3.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[1]) is unused and will be removed from module ip_cmult_rtl_3dsp__3.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[2]) is unused and will be removed from module ip_cmult_rtl_3dsp__3.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[3]) is unused and will be removed from module ip_cmult_rtl_3dsp__3.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[4]) is unused and will be removed from module ip_cmult_rtl_3dsp__3.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[5]) is unused and will be removed from module ip_cmult_rtl_3dsp__3.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[6]) is unused and will be removed from module ip_cmult_rtl_3dsp__3.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[7]) is unused and will be removed from module ip_cmult_rtl_3dsp__3.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[8]) is unused and will be removed from module ip_cmult_rtl_3dsp__3.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[9]) is unused and will be removed from module ip_cmult_rtl_3dsp__3.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[10]) is unused and will be removed from module ip_cmult_rtl_3dsp__3.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[11]) is unused and will be removed from module ip_cmult_rtl_3dsp__3.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[12]) is unused and will be removed from module ip_cmult_rtl_3dsp__3.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[13]) is unused and will be removed from module ip_cmult_rtl_3dsp__3.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[14]) is unused and will be removed from module ip_cmult_rtl_3dsp__3.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[15]) is unused and will be removed from module ip_cmult_rtl_3dsp__3.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[16]) is unused and will be removed from module ip_cmult_rtl_3dsp__3.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[0]) is unused and will be removed from module ip_cmult_rtl_3dsp__3.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[1]) is unused and will be removed from module ip_cmult_rtl_3dsp__3.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[2]) is unused and will be removed from module ip_cmult_rtl_3dsp__3.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[3]) is unused and will be removed from module ip_cmult_rtl_3dsp__3.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[4]) is unused and will be removed from module ip_cmult_rtl_3dsp__3.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[5]) is unused and will be removed from module ip_cmult_rtl_3dsp__3.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[6]) is unused and will be removed from module ip_cmult_rtl_3dsp__3.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[7]) is unused and will be removed from module ip_cmult_rtl_3dsp__3.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[8]) is unused and will be removed from module ip_cmult_rtl_3dsp__3.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[9]) is unused and will be removed from module ip_cmult_rtl_3dsp__3.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[10]) is unused and will be removed from module ip_cmult_rtl_3dsp__3.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[11]) is unused and will be removed from module ip_cmult_rtl_3dsp__3.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[12]) is unused and will be removed from module ip_cmult_rtl_3dsp__3.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[13]) is unused and will be removed from module ip_cmult_rtl_3dsp__3.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[14]) is unused and will be removed from module ip_cmult_rtl_3dsp__3.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[15]) is unused and will be removed from module ip_cmult_rtl_3dsp__3.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[16]) is unused and will be removed from module ip_cmult_rtl_3dsp__3.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[0]) is unused and will be removed from module ip_cmult_rtl_3dsp__2.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[1]) is unused and will be removed from module ip_cmult_rtl_3dsp__2.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[2]) is unused and will be removed from module ip_cmult_rtl_3dsp__2.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[3]) is unused and will be removed from module ip_cmult_rtl_3dsp__2.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[4]) is unused and will be removed from module ip_cmult_rtl_3dsp__2.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[5]) is unused and will be removed from module ip_cmult_rtl_3dsp__2.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[6]) is unused and will be removed from module ip_cmult_rtl_3dsp__2.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[7]) is unused and will be removed from module ip_cmult_rtl_3dsp__2.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[8]) is unused and will be removed from module ip_cmult_rtl_3dsp__2.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[9]) is unused and will be removed from module ip_cmult_rtl_3dsp__2.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[10]) is unused and will be removed from module ip_cmult_rtl_3dsp__2.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[11]) is unused and will be removed from module ip_cmult_rtl_3dsp__2.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[12]) is unused and will be removed from module ip_cmult_rtl_3dsp__2.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[13]) is unused and will be removed from module ip_cmult_rtl_3dsp__2.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[14]) is unused and will be removed from module ip_cmult_rtl_3dsp__2.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[15]) is unused and will be removed from module ip_cmult_rtl_3dsp__2.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[16]) is unused and will be removed from module ip_cmult_rtl_3dsp__2.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[0]) is unused and will be removed from module ip_cmult_rtl_3dsp__2.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[1]) is unused and will be removed from module ip_cmult_rtl_3dsp__2.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[2]) is unused and will be removed from module ip_cmult_rtl_3dsp__2.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[3]) is unused and will be removed from module ip_cmult_rtl_3dsp__2.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[4]) is unused and will be removed from module ip_cmult_rtl_3dsp__2.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[5]) is unused and will be removed from module ip_cmult_rtl_3dsp__2.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[6]) is unused and will be removed from module ip_cmult_rtl_3dsp__2.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[7]) is unused and will be removed from module ip_cmult_rtl_3dsp__2.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[8]) is unused and will be removed from module ip_cmult_rtl_3dsp__2.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[9]) is unused and will be removed from module ip_cmult_rtl_3dsp__2.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[10]) is unused and will be removed from module ip_cmult_rtl_3dsp__2.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[11]) is unused and will be removed from module ip_cmult_rtl_3dsp__2.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[12]) is unused and will be removed from module ip_cmult_rtl_3dsp__2.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[13]) is unused and will be removed from module ip_cmult_rtl_3dsp__2.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[14]) is unused and will be removed from module ip_cmult_rtl_3dsp__2.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[15]) is unused and will be removed from module ip_cmult_rtl_3dsp__2.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[16]) is unused and will be removed from module ip_cmult_rtl_3dsp__2.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[0]) is unused and will be removed from module ip_cmult_rtl_3dsp__1.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[1]) is unused and will be removed from module ip_cmult_rtl_3dsp__1.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[2]) is unused and will be removed from module ip_cmult_rtl_3dsp__1.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[3]) is unused and will be removed from module ip_cmult_rtl_3dsp__1.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[4]) is unused and will be removed from module ip_cmult_rtl_3dsp__1.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[5]) is unused and will be removed from module ip_cmult_rtl_3dsp__1.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[6]) is unused and will be removed from module ip_cmult_rtl_3dsp__1.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[7]) is unused and will be removed from module ip_cmult_rtl_3dsp__1.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[8]) is unused and will be removed from module ip_cmult_rtl_3dsp__1.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[9]) is unused and will be removed from module ip_cmult_rtl_3dsp__1.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[10]) is unused and will be removed from module ip_cmult_rtl_3dsp__1.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[11]) is unused and will be removed from module ip_cmult_rtl_3dsp__1.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[12]) is unused and will be removed from module ip_cmult_rtl_3dsp__1.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[13]) is unused and will be removed from module ip_cmult_rtl_3dsp__1.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[14]) is unused and will be removed from module ip_cmult_rtl_3dsp__1.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[15]) is unused and will be removed from module ip_cmult_rtl_3dsp__1.
WARNING: [Synth 8-3332] Sequential element (reg_sum_re_reg[16]) is unused and will be removed from module ip_cmult_rtl_3dsp__1.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[0]) is unused and will be removed from module ip_cmult_rtl_3dsp__1.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[1]) is unused and will be removed from module ip_cmult_rtl_3dsp__1.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[2]) is unused and will be removed from module ip_cmult_rtl_3dsp__1.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[3]) is unused and will be removed from module ip_cmult_rtl_3dsp__1.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[4]) is unused and will be removed from module ip_cmult_rtl_3dsp__1.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[5]) is unused and will be removed from module ip_cmult_rtl_3dsp__1.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[6]) is unused and will be removed from module ip_cmult_rtl_3dsp__1.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[7]) is unused and will be removed from module ip_cmult_rtl_3dsp__1.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[8]) is unused and will be removed from module ip_cmult_rtl_3dsp__1.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[9]) is unused and will be removed from module ip_cmult_rtl_3dsp__1.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[10]) is unused and will be removed from module ip_cmult_rtl_3dsp__1.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[11]) is unused and will be removed from module ip_cmult_rtl_3dsp__1.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[12]) is unused and will be removed from module ip_cmult_rtl_3dsp__1.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[13]) is unused and will be removed from module ip_cmult_rtl_3dsp__1.
WARNING: [Synth 8-3332] Sequential element (reg_sum_im_reg[14]) is unused and will be removed from module ip_cmult_rtl_3dsp__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5409] Adder 'nxt_k3' is implemented in DSP cascade. 3 registers following 'nxt_k3' are needed to fully pipeline the cascade, 0 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:167]
WARNING: [Synth 8-5409] Adder 'nxt_sum_re' is implemented in DSP cascade. 3 registers following 'nxt_sum_re' are needed to fully pipeline the cascade, 1 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:191]
WARNING: [Synth 8-5409] Adder 'nxt_k2' is implemented in DSP cascade. 3 registers following 'nxt_k2' are needed to fully pipeline the cascade, 0 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:166]
WARNING: [Synth 8-5409] Adder 'nxt_sum_im' is implemented in DSP cascade. 3 registers following 'nxt_sum_im' are needed to fully pipeline the cascade, 1 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:192]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:109]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
DSP Report: Generating DSP nxt_k30, operation Mode is: C'+A2:B2.
DSP Report: register nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: register nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: register nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: operator nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: Generating DSP nxt_k3, operation Mode is: A*B2.
DSP Report: register nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: Generating DSP nxt_k3, operation Mode is: A*B2.
DSP Report: register nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: Generating DSP nxt_k3, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: Generating DSP nxt_k10, operation Mode is: C'+A2:B2.
DSP Report: register nxt_k10 is absorbed into DSP nxt_k10.
DSP Report: register nxt_k10 is absorbed into DSP nxt_k10.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_k10.
DSP Report: operator nxt_k10 is absorbed into DSP nxt_k10.
DSP Report: Generating DSP nxt_k1, operation Mode is: A2*B.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: Generating DSP nxt_k1, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: Generating DSP nxt_k20, operation Mode is: C'-A2:B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k20.
DSP Report: register nxt_k20 is absorbed into DSP nxt_k20.
DSP Report: register reg_bi_reg is absorbed into DSP nxt_k20.
DSP Report: operator nxt_k20 is absorbed into DSP nxt_k20.
DSP Report: Generating DSP nxt_k2, operation Mode is: A*B2.
DSP Report: register nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: Generating DSP nxt_k2, operation Mode is: A*B2.
DSP Report: register nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: Generating DSP nxt_k2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
WARNING: [Synth 8-5409] Adder 'nxt_k3' is implemented in DSP cascade. 3 registers following 'nxt_k3' are needed to fully pipeline the cascade, 0 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:167]
WARNING: [Synth 8-5409] Adder 'nxt_sum_re' is implemented in DSP cascade. 3 registers following 'nxt_sum_re' are needed to fully pipeline the cascade, 1 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:191]
WARNING: [Synth 8-5409] Adder 'nxt_k2' is implemented in DSP cascade. 3 registers following 'nxt_k2' are needed to fully pipeline the cascade, 0 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:166]
WARNING: [Synth 8-5409] Adder 'nxt_sum_im' is implemented in DSP cascade. 3 registers following 'nxt_sum_im' are needed to fully pipeline the cascade, 1 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:192]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:109]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
DSP Report: Generating DSP nxt_k30, operation Mode is: C'+A2:B2.
DSP Report: register nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: register nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: register nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: operator nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: Generating DSP nxt_k3, operation Mode is: A*B2.
DSP Report: register nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: Generating DSP nxt_k3, operation Mode is: A*B2.
DSP Report: register nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: Generating DSP nxt_k3, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: Generating DSP nxt_k10, operation Mode is: C'+A2:B2.
DSP Report: register nxt_k10 is absorbed into DSP nxt_k10.
DSP Report: register nxt_k10 is absorbed into DSP nxt_k10.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_k10.
DSP Report: operator nxt_k10 is absorbed into DSP nxt_k10.
DSP Report: Generating DSP nxt_k1, operation Mode is: A2*B.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: Generating DSP nxt_k1, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: Generating DSP nxt_k20, operation Mode is: C'-A2:B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k20.
DSP Report: register nxt_k20 is absorbed into DSP nxt_k20.
DSP Report: register reg_bi_reg is absorbed into DSP nxt_k20.
DSP Report: operator nxt_k20 is absorbed into DSP nxt_k20.
DSP Report: Generating DSP nxt_k2, operation Mode is: A*B2.
DSP Report: register nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: Generating DSP nxt_k2, operation Mode is: A*B2.
DSP Report: register nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: Generating DSP nxt_k2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
WARNING: [Synth 8-5409] Adder 'nxt_k3' is implemented in DSP cascade. 3 registers following 'nxt_k3' are needed to fully pipeline the cascade, 0 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:167]
WARNING: [Synth 8-5409] Adder 'nxt_sum_re' is implemented in DSP cascade. 3 registers following 'nxt_sum_re' are needed to fully pipeline the cascade, 1 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:191]
WARNING: [Synth 8-5409] Adder 'nxt_k2' is implemented in DSP cascade. 3 registers following 'nxt_k2' are needed to fully pipeline the cascade, 0 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:166]
WARNING: [Synth 8-5409] Adder 'nxt_sum_im' is implemented in DSP cascade. 3 registers following 'nxt_sum_im' are needed to fully pipeline the cascade, 1 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:192]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:109]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
DSP Report: Generating DSP nxt_k30, operation Mode is: C'+A2:B2.
DSP Report: register nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: register nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: register nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: operator nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: Generating DSP nxt_k3, operation Mode is: A*B2.
DSP Report: register nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: Generating DSP nxt_k3, operation Mode is: A*B2.
DSP Report: register nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: Generating DSP nxt_k3, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: Generating DSP nxt_k10, operation Mode is: C'+A2:B2.
DSP Report: register nxt_k10 is absorbed into DSP nxt_k10.
DSP Report: register nxt_k10 is absorbed into DSP nxt_k10.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_k10.
DSP Report: operator nxt_k10 is absorbed into DSP nxt_k10.
DSP Report: Generating DSP nxt_k1, operation Mode is: A2*B.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: Generating DSP nxt_k1, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: Generating DSP nxt_k20, operation Mode is: C'-A2:B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k20.
DSP Report: register nxt_k20 is absorbed into DSP nxt_k20.
DSP Report: register reg_bi_reg is absorbed into DSP nxt_k20.
DSP Report: operator nxt_k20 is absorbed into DSP nxt_k20.
DSP Report: Generating DSP nxt_k2, operation Mode is: A*B2.
DSP Report: register nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: Generating DSP nxt_k2, operation Mode is: A*B2.
DSP Report: register nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: Generating DSP nxt_k2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
INFO: [Synth 8-3886] merging instance 'gen_fft[6].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][38]' (FDE) to 'gen_fft[6].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][39]'
INFO: [Synth 8-3886] merging instance 'gen_fft[6].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][38]' (FDE) to 'gen_fft[6].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][39]'
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5409] Adder 'nxt_k3' is implemented in DSP cascade. 3 registers following 'nxt_k3' are needed to fully pipeline the cascade, 0 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:167]
WARNING: [Synth 8-5409] Adder 'nxt_sum_re' is implemented in DSP cascade. 3 registers following 'nxt_sum_re' are needed to fully pipeline the cascade, 1 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:191]
WARNING: [Synth 8-5409] Adder 'nxt_k2' is implemented in DSP cascade. 3 registers following 'nxt_k2' are needed to fully pipeline the cascade, 0 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:166]
WARNING: [Synth 8-5409] Adder 'nxt_sum_im' is implemented in DSP cascade. 3 registers following 'nxt_sum_im' are needed to fully pipeline the cascade, 1 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:192]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:109]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
DSP Report: Generating DSP nxt_k30, operation Mode is: C'+A2:B2.
DSP Report: register nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: register nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: register nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: operator nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: Generating DSP nxt_k3, operation Mode is: A*B2.
DSP Report: register nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: Generating DSP nxt_k3, operation Mode is: A*B2.
DSP Report: register nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: Generating DSP nxt_k3, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: Generating DSP nxt_k10, operation Mode is: C'+A2:B2.
DSP Report: register nxt_k10 is absorbed into DSP nxt_k10.
DSP Report: register nxt_k10 is absorbed into DSP nxt_k10.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_k10.
DSP Report: operator nxt_k10 is absorbed into DSP nxt_k10.
DSP Report: Generating DSP nxt_k1, operation Mode is: A2*B.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: Generating DSP nxt_k1, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: Generating DSP nxt_k20, operation Mode is: C'-A2:B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k20.
DSP Report: register nxt_k20 is absorbed into DSP nxt_k20.
DSP Report: register reg_bi_reg is absorbed into DSP nxt_k20.
DSP Report: operator nxt_k20 is absorbed into DSP nxt_k20.
DSP Report: Generating DSP nxt_k2, operation Mode is: A*B2.
DSP Report: register nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: Generating DSP nxt_k2, operation Mode is: A*B2.
DSP Report: register nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: Generating DSP nxt_k2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
INFO: [Synth 8-3886] merging instance 'gen_fft[7].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][38]' (FDE) to 'gen_fft[7].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][39]'
INFO: [Synth 8-3886] merging instance 'gen_fft[7].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][38]' (FDE) to 'gen_fft[7].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][39]'
WARNING: [Synth 8-5409] Adder 'nxt_k3' is implemented in DSP cascade. 3 registers following 'nxt_k3' are needed to fully pipeline the cascade, 0 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:167]
WARNING: [Synth 8-5409] Adder 'nxt_sum_re' is implemented in DSP cascade. 3 registers following 'nxt_sum_re' are needed to fully pipeline the cascade, 1 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:191]
WARNING: [Synth 8-5409] Adder 'nxt_k2' is implemented in DSP cascade. 3 registers following 'nxt_k2' are needed to fully pipeline the cascade, 0 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:166]
WARNING: [Synth 8-5409] Adder 'nxt_sum_im' is implemented in DSP cascade. 3 registers following 'nxt_sum_im' are needed to fully pipeline the cascade, 1 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:192]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:109]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
DSP Report: Generating DSP nxt_k30, operation Mode is: C'+A2:B2.
DSP Report: register nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: register nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: register nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: operator nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: Generating DSP nxt_k3, operation Mode is: A*B2.
DSP Report: register nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: Generating DSP nxt_k3, operation Mode is: A*B2.
DSP Report: register nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: Generating DSP nxt_k3, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: Generating DSP nxt_k10, operation Mode is: C'+A2:B2.
DSP Report: register nxt_k10 is absorbed into DSP nxt_k10.
DSP Report: register nxt_k10 is absorbed into DSP nxt_k10.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_k10.
DSP Report: operator nxt_k10 is absorbed into DSP nxt_k10.
DSP Report: Generating DSP nxt_k1, operation Mode is: A2*B.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: Generating DSP nxt_k1, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: Generating DSP nxt_k20, operation Mode is: C'-A2:B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k20.
DSP Report: register nxt_k20 is absorbed into DSP nxt_k20.
DSP Report: register reg_bi_reg is absorbed into DSP nxt_k20.
DSP Report: operator nxt_k20 is absorbed into DSP nxt_k20.
DSP Report: Generating DSP nxt_k2, operation Mode is: A*B2.
DSP Report: register nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: Generating DSP nxt_k2, operation Mode is: A*B2.
DSP Report: register nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: Generating DSP nxt_k2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
INFO: [Synth 8-3886] merging instance 'u_im_lat/gen_pipe_n.out_dat_p_reg[1][38]' (FDCE) to 'u_im_lat/gen_pipe_n.out_dat_p_reg[1][39]'
INFO: [Synth 8-3886] merging instance 'u_re_lat/gen_pipe_n.out_dat_p_reg[1][38]' (FDCE) to 'u_re_lat/gen_pipe_n.out_dat_p_reg[1][39]'
WARNING: [Synth 8-5409] Adder 'nxt_k3' is implemented in DSP cascade. 3 registers following 'nxt_k3' are needed to fully pipeline the cascade, 0 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:167]
WARNING: [Synth 8-5409] Adder 'nxt_sum_re' is implemented in DSP cascade. 3 registers following 'nxt_sum_re' are needed to fully pipeline the cascade, 1 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:191]
WARNING: [Synth 8-5409] Adder 'nxt_k2' is implemented in DSP cascade. 3 registers following 'nxt_k2' are needed to fully pipeline the cascade, 0 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:166]
WARNING: [Synth 8-5409] Adder 'nxt_sum_im' is implemented in DSP cascade. 3 registers following 'nxt_sum_im' are needed to fully pipeline the cascade, 1 are found. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:192]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:109]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
DSP Report: Generating DSP nxt_k30, operation Mode is: C'+A2:B2.
DSP Report: register nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: register nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: register nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: operator nxt_k30 is absorbed into DSP nxt_k30.
DSP Report: Generating DSP nxt_k3, operation Mode is: A*B2.
DSP Report: register nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: Generating DSP nxt_k3, operation Mode is: A*B2.
DSP Report: register nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: Generating DSP nxt_k3, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: operator nxt_k3 is absorbed into DSP nxt_k3.
DSP Report: Generating DSP nxt_k10, operation Mode is: C'+A2:B2.
DSP Report: register nxt_k10 is absorbed into DSP nxt_k10.
DSP Report: register nxt_k10 is absorbed into DSP nxt_k10.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_k10.
DSP Report: operator nxt_k10 is absorbed into DSP nxt_k10.
DSP Report: Generating DSP nxt_k1, operation Mode is: A2*B.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: Generating DSP nxt_k1, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: Generating DSP nxt_k20, operation Mode is: C'-A2:B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k20.
DSP Report: register nxt_k20 is absorbed into DSP nxt_k20.
DSP Report: register reg_bi_reg is absorbed into DSP nxt_k20.
DSP Report: operator nxt_k20 is absorbed into DSP nxt_k20.
DSP Report: Generating DSP nxt_k2, operation Mode is: A*B2.
DSP Report: register nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: Generating DSP nxt_k2, operation Mode is: A*B2.
DSP Report: register nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: Generating DSP nxt_k2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
DSP Report: operator nxt_k2 is absorbed into DSP nxt_k2.
INFO: [Synth 8-3886] merging instance 'u_im_lat/gen_pipe_n.out_dat_p_reg[1][38]' (FDCE) to 'u_im_lat/gen_pipe_n.out_dat_p_reg[1][39]'
INFO: [Synth 8-3886] merging instance 'u_re_lat/gen_pipe_n.out_dat_p_reg[1][38]' (FDCE) to 'u_re_lat/gen_pipe_n.out_dat_p_reg[1][39]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:08 . Memory (MB): peak = 2101.270 ; gain = 675.523 ; free physical = 1770 ; free virtual = 11801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|rTwoWeights | wMap[0,9]  | 2048x10       | LUT            | 
|rTwoWeights | wMap[0,8]  | 2048x9        | LUT            | 
|rTwoWeights | wMap[0,7]  | 2048x8        | LUT            | 
|rTwoWeights | wMap[0,6]  | 2048x7        | LUT            | 
|rTwoWeights | wMap[0,5]  | 2048x6        | LUT            | 
|rTwoWeights | wMap[0,4]  | 2048x5        | LUT            | 
|rTwoWeights | wMap[0,3]  | 2048x4        | LUT            | 
|rTwoWeights | wMap[0,2]  | 2048x3        | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ip_cmult_rtl_3dsp | C'+A2:B2        | 30     | 18     | 48     | -      | 19     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 6      | -      | -      | 25     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN>>17)+A*B2 | 19     | 18     | -      | -      | 42     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | C'+A2:B2        | 22     | 18     | 40     | -      | 41     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN>>17)+A*B2 | 24     | 18     | -      | -      | 42     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | C'-A2:B2        | 30     | 18     | 18     | -      | 19     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 6      | -      | -      | 25     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN>>17)+A*B2 | 19     | 18     | -      | -      | 42     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | C'+A2:B2        | 30     | 18     | 48     | -      | 19     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 6      | -      | -      | 25     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN>>17)+A*B2 | 19     | 18     | -      | -      | 42     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | C'+A2:B2        | 22     | 18     | 40     | -      | 41     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN>>17)+A*B2 | 24     | 18     | -      | -      | 42     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | C'-A2:B2        | 30     | 18     | 18     | -      | 19     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 6      | -      | -      | 25     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN>>17)+A*B2 | 19     | 18     | -      | -      | 42     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | C'+A2:B2        | 30     | 18     | 48     | -      | 19     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 6      | -      | -      | 25     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN>>17)+A*B2 | 19     | 18     | -      | -      | 42     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | C'+A2:B2        | 22     | 18     | 40     | -      | 41     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN>>17)+A*B2 | 24     | 18     | -      | -      | 42     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | C'-A2:B2        | 30     | 18     | 18     | -      | 19     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 6      | -      | -      | 25     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN>>17)+A*B2 | 19     | 18     | -      | -      | 42     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | C'+A2:B2        | 30     | 18     | 48     | -      | 19     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 6      | -      | -      | 25     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN>>17)+A*B2 | 19     | 18     | -      | -      | 42     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | C'+A2:B2        | 22     | 18     | 40     | -      | 41     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN>>17)+A*B2 | 24     | 18     | -      | -      | 42     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | C'-A2:B2        | 30     | 18     | 18     | -      | 19     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 6      | -      | -      | 25     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN>>17)+A*B2 | 19     | 18     | -      | -      | 42     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | C'+A2:B2        | 30     | 18     | 48     | -      | 19     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 6      | -      | -      | 25     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN>>17)+A*B2 | 19     | 18     | -      | -      | 42     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | C'+A2:B2        | 22     | 18     | 40     | -      | 41     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN>>17)+A*B2 | 24     | 18     | -      | -      | 42     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | C'-A2:B2        | 30     | 18     | 18     | -      | 19     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 6      | -      | -      | 25     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN>>17)+A*B2 | 19     | 18     | -      | -      | 42     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | C'+A2:B2        | 30     | 18     | 48     | -      | 19     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 6      | -      | -      | 25     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN>>17)+A*B2 | 19     | 18     | -      | -      | 42     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | C'+A2:B2        | 22     | 18     | 40     | -      | 41     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN>>17)+A*B2 | 24     | 18     | -      | -      | 42     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | C'-A2:B2        | 30     | 18     | 18     | -      | 19     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 6      | -      | -      | 25     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN>>17)+A*B2 | 19     | 18     | -      | -      | 42     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | C'+A2:B2        | 30     | 18     | 48     | -      | 19     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 6      | -      | -      | 25     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN>>17)+A*B2 | 19     | 18     | -      | -      | 42     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | C'+A2:B2        | 22     | 18     | 40     | -      | 41     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN>>17)+A*B2 | 24     | 18     | -      | -      | 42     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | C'-A2:B2        | 30     | 18     | 18     | -      | 19     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 6      | -      | -      | 25     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN>>17)+A*B2 | 19     | 18     | -      | -      | 42     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | C'+A2:B2        | 30     | 18     | 48     | -      | 19     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 6      | -      | -      | 25     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN>>17)+A*B2 | 19     | 18     | -      | -      | 42     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | C'+A2:B2        | 22     | 18     | 40     | -      | 41     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN>>17)+A*B2 | 24     | 18     | -      | -      | 42     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | C'-A2:B2        | 30     | 18     | 18     | -      | 19     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 6      | -      | -      | 25     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN>>17)+A*B2 | 19     | 18     | -      | -      | 42     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | C'+A2:B2        | 30     | 18     | 48     | -      | 19     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 6      | -      | -      | 25     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN>>17)+A*B2 | 19     | 18     | -      | -      | 42     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | C'+A2:B2        | 22     | 18     | 40     | -      | 41     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN>>17)+A*B2 | 24     | 18     | -      | -      | 42     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | C'-A2:B2        | 30     | 18     | 18     | -      | 19     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 6      | -      | -      | 25     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | A*B2            | 19     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN>>17)+A*B2 | 19     | 18     | -      | -      | 42     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance gen_fft[9].u_stage/i_0/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[9].u_stage/i_0/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[9].u_stage/i_1/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[9].u_stage/i_1/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[8].u_stage/i_0/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[8].u_stage/i_0/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[8].u_stage/i_1/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[8].u_stage/i_1/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/gen_fft[4].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/gen_fft[4].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/gen_fft[4].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/gen_fft[4].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_4/gen_fft[5].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_4/gen_fft[5].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_5/gen_fft[5].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_5/gen_fft[5].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_8/gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_8/gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_9/gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_9/gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/i_0/gen_fft[6].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/i_0/gen_fft[6].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/i_1/gen_fft[6].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/i_1/gen_fft[6].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_0/gen_fft[7].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_0/gen_fft[7].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_1/gen_fft[7].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/i_1/gen_fft[7].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |rTwoSDF__GB0                 |           1|      7047|
|2     |rTwoSDF__GB1                 |           1|      4271|
|3     |rTwoSDF__GB2                 |           1|      6899|
|4     |rTwoSDFStage                 |           1|     22595|
|5     |rTwoSDFStage__parameterized0 |           1|     12096|
+------+-----------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:09 . Memory (MB): peak = 2105.285 ; gain = 679.539 ; free physical = 1805 ; free virtual = 11836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |rTwoSDF__GB1  |           1|        54|
|2     |rTwoSDF__GB2  |           1|        54|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:01:09 . Memory (MB): peak = 2105.285 ; gain = 679.539 ; free physical = 1802 ; free virtual = 11836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2105.285 ; gain = 679.539 ; free physical = 1801 ; free virtual = 11835
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2105.285 ; gain = 679.539 ; free physical = 1801 ; free virtual = 11835
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2105.285 ; gain = 679.539 ; free physical = 1801 ; free virtual = 11835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2105.285 ; gain = 679.539 ; free physical = 1801 ; free virtual = 11835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2105.285 ; gain = 679.539 ; free physical = 1801 ; free virtual = 11835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2105.285 ; gain = 679.539 ; free physical = 1801 ; free virtual = 11835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    10|
|2     |OBUF   |    36|
|3     |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+------------------+----------------------------------+------+
|      |Instance          |Module                            |Cells |
+------+------------------+----------------------------------+------+
|1     |top               |                                  |    47|
|2     |  u_requantize_re |common_requantize__parameterized1 |     5|
|3     |    u_remove_lsb  |common_round__parameterized1      |     5|
+------+------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2105.285 ; gain = 679.539 ; free physical = 1801 ; free virtual = 11835
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 767 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:01:15 . Memory (MB): peak = 2109.195 ; gain = 683.449 ; free physical = 5107 ; free virtual = 15141
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:01:15 . Memory (MB): peak = 2109.195 ; gain = 683.449 ; free physical = 5114 ; free virtual = 15141
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2127.098 ; gain = 0.000 ; free physical = 5041 ; free virtual = 15069
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
280 Infos, 268 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:19 . Memory (MB): peak = 2127.098 ; gain = 724.230 ; free physical = 5142 ; free virtual = 15169
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2127.098 ; gain = 0.000 ; free physical = 5142 ; free virtual = 15169
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/r2SDF_FFT_proj/r2SDF_FFT_proj.runs/synth_1/rTwoSDF.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rTwoSDF_utilization_synth.rpt -pb rTwoSDF_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug  7 14:01:44 2020...
