Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Mar  5 21:48:52 2018
| Host         : AKUL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file counter_8bit_control_sets_placed.rpt
| Design       : counter_8bit
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    25 |
| Unused register locations in slices containing registers |   174 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |            7 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |               8 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              15 |           15 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------+---------------+---------------------------------+------------------+----------------+
|           Clock Signal           | Enable Signal |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------------------------+---------------+---------------------------------+------------------+----------------+
|  dummyCounter_reg[4]_LDC_i_1_n_0 |               | dummyCounter_reg[4]_LDC_i_2_n_0 |                1 |              1 |
|  dummyCounter_reg[5]_LDC_i_1_n_0 |               | dummyCounter_reg[5]_LDC_i_2_n_0 |                1 |              1 |
|  dummyCounter_reg[1]_LDC_i_1_n_0 |               | dummyCounter_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  dummyCounter_reg[6]_LDC_i_1_n_0 |               | dummyCounter_reg[6]_LDC_i_2_n_0 |                1 |              1 |
|  dummyCounter_reg[3]_LDC_i_1_n_0 |               | dummyCounter_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  dummyCounter_reg[0]_LDC_i_1_n_0 |               | dummyCounter_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  dummyCounter_reg[2]_LDC_i_1_n_0 |               | dummyCounter_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  dummyCounter_reg[7]_LDC_i_1_n_0 |               | dummyCounter_reg[7]_LDC_i_2_n_0 |                1 |              1 |
|  p_3_in                          |               | dummyCounter_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  p_3_in                          | p_2_in        | dummyCounter_reg[4]_LDC_i_1_n_0 |                1 |              1 |
|  p_3_in                          | p_2_in        | dummyCounter_reg[5]_LDC_i_1_n_0 |                1 |              1 |
|  p_3_in                          | p_2_in        | dummyCounter_reg[5]_LDC_i_2_n_0 |                1 |              1 |
|  p_3_in                          | p_2_in        | dummyCounter_reg[6]_LDC_i_2_n_0 |                1 |              1 |
|  p_3_in                          | p_2_in        | dummyCounter_reg[4]_LDC_i_2_n_0 |                1 |              1 |
|  p_3_in                          | p_2_in        | dummyCounter_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  p_3_in                          | p_2_in        | dummyCounter_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  p_3_in                          | p_2_in        | dummyCounter_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  p_3_in                          | p_2_in        | dummyCounter_reg[6]_LDC_i_1_n_0 |                1 |              1 |
|  p_3_in                          | p_2_in        | dummyCounter_reg[3]_LDC_i_1_n_0 |                1 |              1 |
|  p_3_in                          | p_2_in        | dummyCounter_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  p_3_in                          | p_2_in        | dummyCounter_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  p_3_in                          | p_2_in        | dummyCounter_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  p_3_in                          | p_2_in        | dummyCounter_reg[7]_LDC_i_1_n_0 |                1 |              1 |
|  p_3_in                          | p_2_in        | dummyCounter_reg[7]_LDC_i_2_n_0 |                1 |              1 |
|  CLK_IBUF_BUFG                   |               |                                 |                7 |             26 |
+----------------------------------+---------------+---------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    24 |
| 16+    |                     1 |
+--------+-----------------------+


