#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu May 24 08:28:13 2018
# Process ID: 7108
# Current directory: C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.runs/synth_1
# Command line: vivado.exe -log SYS_WRAPPER.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SYS_WRAPPER.tcl
# Log file: C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.runs/synth_1/SYS_WRAPPER.vds
# Journal file: C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source SYS_WRAPPER.tcl -notrace
Command: synth_design -top SYS_WRAPPER -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6228 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 389.734 ; gain = 97.996
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SYS_WRAPPER' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/SYS_WRAPPER.vhd:23]
INFO: [Synth 8-3491] module 'RAT_wrapper' declared at 'C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/RAT_WRAPPER.vhd:9' bound to instance 'rat' of component 'RAT_wrapper' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/SYS_WRAPPER.vhd:79]
INFO: [Synth 8-638] synthesizing module 'RAT_wrapper' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/RAT_WRAPPER.vhd:20]
INFO: [Synth 8-3491] module 'RAT_CPU' declared at 'C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/RAT_CPU.vhd:12' bound to instance 'CPU' of component 'RAT_CPU' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/RAT_WRAPPER.vhd:70]
INFO: [Synth 8-638] synthesizing module 'RAT_CPU' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/RAT_CPU.vhd:22]
INFO: [Synth 8-3491] module 'stage1' declared at 'C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/stage1.vhd:27' bound to instance 'fetch' of component 'stage1' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/RAT_CPU.vhd:359]
INFO: [Synth 8-638] synthesizing module 'stage1' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/stage1.vhd:42]
INFO: [Synth 8-3491] module 'PC' declared at 'C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/new/PC.vhd:13' bound to instance 'cnt' of component 'PC' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/stage1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/new/PC.vhd:26]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/CPE 233/Exp. 3 ProgramCounter/ProgramCounter.srcs/sources_1/new/ProgramCounter.vhd:12' bound to instance 'cnt' of component 'ProgramCounter' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/new/PC.vhd:49]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/CPE 233/Exp. 3 ProgramCounter/ProgramCounter.srcs/sources_1/new/ProgramCounter.vhd:23]
WARNING: [Synth 8-6014] Unused sequential element count_sig_reg was removed.  [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/CPE 233/Exp. 3 ProgramCounter/ProgramCounter.srcs/sources_1/new/ProgramCounter.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/CPE 233/Exp. 3 ProgramCounter/ProgramCounter.srcs/sources_1/new/ProgramCounter.vhd:23]
INFO: [Synth 8-3491] module 'PC_MUX' declared at 'C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/CPE 233/Exp. 3 ProgramCounter/ProgramCounter.srcs/sources_1/new/PC_MUX.vhd:11' bound to instance 'mux' of component 'PC_MUX' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/new/PC.vhd:59]
INFO: [Synth 8-638] synthesizing module 'PC_MUX' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/CPE 233/Exp. 3 ProgramCounter/ProgramCounter.srcs/sources_1/new/PC_MUX.vhd:19]
INFO: [Synth 8-226] default block is never used [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/CPE 233/Exp. 3 ProgramCounter/ProgramCounter.srcs/sources_1/new/PC_MUX.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'PC_MUX' (2#1) [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/CPE 233/Exp. 3 ProgramCounter/ProgramCounter.srcs/sources_1/new/PC_MUX.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'PC' (3#1) [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/new/PC.vhd:26]
INFO: [Synth 8-3491] module 'prog_rom' declared at 'C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/TestCases/prog_rom.vhd:21' bound to instance 'prog' of component 'prog_rom' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/stage1.vhd:79]
INFO: [Synth 8-638] synthesizing module 'prog_rom' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/TestCases/prog_rom.vhd:29]
	Parameter INIT bound to: 20'b00000000000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111001111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000010010000000110111000100000011011110001011110000010000000110001000000000000011100000001011001100010101010100110000100001111011010110000000101101010000000000111010000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 20'b00000000000000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-113] binding component instance 'ram_1024_x_18' to cell 'RAMB16_S18' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/TestCases/prog_rom.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'prog_rom' (4#1) [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/TestCases/prog_rom.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'stage1' (5#1) [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/stage1.vhd:42]
INFO: [Synth 8-3491] module 'buffer1' declared at 'C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/buffer1.vhd:36' bound to instance 'fetch_buffer' of component 'buffer1' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/RAT_CPU.vhd:373]
INFO: [Synth 8-638] synthesizing module 'buffer1' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/buffer1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'buffer1' (6#1) [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/buffer1.vhd:43]
INFO: [Synth 8-3491] module 'stage2' declared at 'C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/stage2.vhd:26' bound to instance 'decode' of component 'stage2' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/RAT_CPU.vhd:380]
INFO: [Synth 8-638] synthesizing module 'stage2' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/stage2.vhd:66]
INFO: [Synth 8-3491] module 'CONTROL_UNIT' declared at 'C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/CONTROL_UNIT.vhd:12' bound to instance 'my_cu' of component 'CONTROL_UNIT' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/stage2.vhd:155]
INFO: [Synth 8-638] synthesizing module 'CONTROL_UNIT' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/CONTROL_UNIT.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'CONTROL_UNIT' (7#1) [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/CONTROL_UNIT.vhd:53]
INFO: [Synth 8-3491] module 'RegisterFile' declared at 'C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/new/reg_file.vhd:5' bound to instance 'my_regfile' of component 'RegisterFile' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/stage2.vhd:195]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/new/reg_file.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (8#1) [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/new/reg_file.vhd:16]
INFO: [Synth 8-226] default block is never used [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/stage2.vhd:207]
INFO: [Synth 8-3491] module 'I_FLAG' declared at 'C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/I_FLAG.vhd:10' bound to instance 'my_i_flag' of component 'I_FLAG' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/stage2.vhd:213]
INFO: [Synth 8-638] synthesizing module 'I_FLAG' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/I_FLAG.vhd:17]
INFO: [Synth 8-3491] module 'FlagReg' declared at 'C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/FlagReg.vhd:11' bound to instance 'I_REG' of component 'FlagReg' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/I_FLAG.vhd:29]
INFO: [Synth 8-638] synthesizing module 'FlagReg' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/FlagReg.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'FlagReg' (9#1) [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/FlagReg.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'I_FLAG' (10#1) [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/I_FLAG.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'stage2' (11#1) [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/stage2.vhd:66]
INFO: [Synth 8-3491] module 'buffer2' declared at 'C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/buffer2.vhd:35' bound to instance 'decode_buffer' of component 'buffer2' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/RAT_CPU.vhd:419]
INFO: [Synth 8-638] synthesizing module 'buffer2' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/buffer2.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'buffer2' (12#1) [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/buffer2.vhd:89]
INFO: [Synth 8-3491] module 'stage34' declared at 'C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/stage34.vhd:26' bound to instance 'exwr' of component 'stage34' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/RAT_CPU.vhd:472]
INFO: [Synth 8-638] synthesizing module 'stage34' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/stage34.vhd:59]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/CPE 233/Exp. 6 ALU/Exp. 6 ALU.srcs/sources_1/new/ALU.vhd:35' bound to instance 'my_alu' of component 'ALU' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/stage34.vhd:160]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/CPE 233/Exp. 6 ALU/Exp. 6 ALU.srcs/sources_1/new/ALU.vhd:46]
INFO: [Synth 8-226] default block is never used [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/CPE 233/Exp. 6 ALU/Exp. 6 ALU.srcs/sources_1/new/ALU.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/CPE 233/Exp. 6 ALU/Exp. 6 ALU.srcs/sources_1/new/ALU.vhd:46]
INFO: [Synth 8-3491] module 'Flags' declared at 'C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/Flags.vhd:11' bound to instance 'my_flgs' of component 'Flags' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/stage34.vhd:170]
INFO: [Synth 8-638] synthesizing module 'Flags' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/Flags.vhd:25]
INFO: [Synth 8-3491] module 'FlagReg' declared at 'C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/FlagReg.vhd:11' bound to instance 'Z_REG' of component 'FlagReg' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/Flags.vhd:46]
INFO: [Synth 8-3491] module 'FlagReg' declared at 'C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/FlagReg.vhd:11' bound to instance 'C_REG' of component 'FlagReg' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/Flags.vhd:55]
INFO: [Synth 8-3491] module 'FlagReg' declared at 'C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/FlagReg.vhd:11' bound to instance 'SHAD_Z' of component 'FlagReg' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/Flags.vhd:64]
INFO: [Synth 8-3491] module 'FlagReg' declared at 'C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/FlagReg.vhd:11' bound to instance 'SHAD_C' of component 'FlagReg' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/Flags.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'Flags' (14#1) [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/Flags.vhd:25]
INFO: [Synth 8-3491] module 'SCRATCH_RAM' declared at 'C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/new/SCRATCH_RAM.vhd:14' bound to instance 'my_SCR' of component 'SCRATCH_RAM' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/stage34.vhd:183]
INFO: [Synth 8-638] synthesizing module 'SCRATCH_RAM' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/new/SCRATCH_RAM.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'SCRATCH_RAM' (15#1) [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/new/SCRATCH_RAM.vhd:22]
INFO: [Synth 8-3491] module 'SP' declared at 'C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/SP.vhd:13' bound to instance 'my_SP' of component 'SP' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/stage34.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SP' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/SP.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'SP' (16#1) [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/SP.vhd:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/stage34.vhd:200]
INFO: [Synth 8-226] default block is never used [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/stage34.vhd:206]
INFO: [Synth 8-226] default block is never used [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/stage34.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'stage34' (17#1) [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/stage34.vhd:59]
INFO: [Synth 8-3491] module 'buffer3' declared at 'C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/buffer3.vhd:35' bound to instance 'exec_buffer' of component 'buffer3' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/RAT_CPU.vhd:503]
INFO: [Synth 8-638] synthesizing module 'buffer3' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/buffer3.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'buffer3' (18#1) [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/buffer3.vhd:56]
INFO: [Synth 8-3491] module 'hazard_unit' declared at 'C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/hazard_unit.vhd:35' bound to instance 'hazard' of component 'hazard_unit' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/RAT_CPU.vhd:524]
INFO: [Synth 8-638] synthesizing module 'hazard_unit' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/hazard_unit.vhd:48]
INFO: [Synth 8-4471] merging register 'B1_CLK_reg' into 'PC_CLK_reg' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/hazard_unit.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element B1_CLK_reg was removed.  [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/hazard_unit.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'hazard_unit' (19#1) [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/hazard_unit.vhd:48]
INFO: [Synth 8-3491] module 'branch_pred' declared at 'C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/branch_pred.vhd:34' bound to instance 'branchs' of component 'branch_pred' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/RAT_CPU.vhd:535]
INFO: [Synth 8-638] synthesizing module 'branch_pred' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/branch_pred.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'branch_pred' (20#1) [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/branch_pred.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'RAT_CPU' (21#1) [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/RAT_CPU.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'RAT_wrapper' (22#1) [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/RAT_WRAPPER.vhd:20]
INFO: [Synth 8-3491] module 'MAIN_CLK_DIV' declared at 'C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/MAIN_CLK_DIV.vhd:11' bound to instance 'div' of component 'MAIN_CLK_DIV' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/SYS_WRAPPER.vhd:92]
INFO: [Synth 8-638] synthesizing module 'MAIN_CLK_DIV' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/MAIN_CLK_DIV.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'MAIN_CLK_DIV' (23#1) [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/MAIN_CLK_DIV.vhd:16]
INFO: [Synth 8-3491] module 'db_1shot_FSM' declared at 'C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/debounce_one_shot_FSM.vhd:26' bound to instance 'my_debouncer' of component 'db_1shot_FSM' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/SYS_WRAPPER.vhd:99]
INFO: [Synth 8-638] synthesizing module 'db_1shot_FSM' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/debounce_one_shot_FSM.vhd:32]
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/counter_for_one_shot.vhd:27' bound to instance 'bounce_counter' of component 'Counter' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/debounce_one_shot_FSM.vhd:60]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/counter_for_one_shot.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'counter' (24#1) [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/counter_for_one_shot.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'db_1shot_FSM' (25#1) [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/debounce_one_shot_FSM.vhd:32]
INFO: [Synth 8-3491] module 'sseg_dec_uni' declared at 'C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/univ_sseg_dec.vhd:63' bound to instance 'sg' of component 'sseg_dec_uni' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/SYS_WRAPPER.vhd:106]
INFO: [Synth 8-638] synthesizing module 'sseg_dec_uni' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/univ_sseg_dec.vhd:80]
INFO: [Synth 8-3491] module 'bin2bcdconv' declared at 'C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/univ_sseg_dec.vhd:417' bound to instance 'my_conv1' of component 'bin2bcdconv' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/univ_sseg_dec.vhd:107]
INFO: [Synth 8-638] synthesizing module 'bin2bcdconv' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/univ_sseg_dec.vhd:429]
INFO: [Synth 8-256] done synthesizing module 'bin2bcdconv' (26#1) [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/univ_sseg_dec.vhd:429]
INFO: [Synth 8-3491] module 'bin2bcdconv' declared at 'C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/univ_sseg_dec.vhd:417' bound to instance 'my_conv2' of component 'bin2bcdconv' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/univ_sseg_dec.vhd:118]
INFO: [Synth 8-3491] module 'clk_div' declared at 'C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/univ_sseg_dec.vhd:573' bound to instance 'my_clk' of component 'clk_div' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/univ_sseg_dec.vhd:127]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/univ_sseg_dec.vhd:578]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (27#1) [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/univ_sseg_dec.vhd:578]
INFO: [Synth 8-226] default block is never used [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/univ_sseg_dec.vhd:142]
WARNING: [Synth 8-614] signal 'dp_position' is read in the process but is not in the sensitivity list [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/univ_sseg_dec.vhd:152]
INFO: [Synth 8-226] default block is never used [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/univ_sseg_dec.vhd:305]
INFO: [Synth 8-226] default block is never used [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/univ_sseg_dec.vhd:313]
INFO: [Synth 8-226] default block is never used [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/univ_sseg_dec.vhd:340]
INFO: [Synth 8-226] default block is never used [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/univ_sseg_dec.vhd:390]
INFO: [Synth 8-256] done synthesizing module 'sseg_dec_uni' (28#1) [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/univ_sseg_dec.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'SYS_WRAPPER' (29#1) [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/SYS_WRAPPER.vhd:23]
WARNING: [Synth 8-3331] design branch_pred has unconnected port INSTR[2]
WARNING: [Synth 8-3331] design branch_pred has unconnected port INSTR_OLD[2]
WARNING: [Synth 8-3331] design CONTROL_UNIT has unconnected port C
WARNING: [Synth 8-3331] design CONTROL_UNIT has unconnected port Z
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 448.352 ; gain = 156.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 448.352 ; gain = 156.613
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/constrs_1/imports/Vivado/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/constrs_1/imports/Vivado/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/constrs_1/imports/Vivado/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SYS_WRAPPER_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SYS_WRAPPER_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAMB16_S18 => RAMB18E1: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 789.141 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 789.141 ; gain = 497.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 789.141 ; gain = 497.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 789.141 ; gain = 497.402
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_sig_reg was removed.  [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/CPE 233/Exp. 3 ProgramCounter/ProgramCounter.srcs/sources_1/new/ProgramCounter.vhd:38]
INFO: [Synth 8-5546] ROM "PC_LD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PC_MUX_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SP_LD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SP_INCR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SP_DECR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_WR_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALU_OPY_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALU_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SCR_WE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SCR_DATA_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SCR_ADDR_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLG_C_SET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLG_C_CLR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLG_LD_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_SET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_CLR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IO_STRB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/CPE 233/Exp. 6 ALU/Exp. 6 ALU.srcs/sources_1/new/ALU.vhd:54]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/SP.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element sp_sig_reg was removed.  [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/SP.vhd:32]
INFO: [Synth 8-5544] ROM "s_temp_instr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_flag" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_LEDS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element s_count_reg was removed.  [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/counter_for_one_shot.vhd:44]
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'db_1shot_FSM'
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "SEGMENTS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SEGMENTS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dp_position" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_init |                              000 |                              000
                st_a_low |                              001 |                              001
        st_a_low_to_high |                              010 |                              010
               st_a_high |                              011 |                              011
        st_a_high_to_low |                              100 |                              100
             st_one_shot |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'db_1shot_FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 789.141 ; gain = 497.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 52    
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 23    
	   2 Input      4 Bit       Adders := 4     
	   7 Input      4 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 11    
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   7 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 104   
	   2 Input     10 Bit        Muxes := 10    
	   4 Input     10 Bit        Muxes := 1     
	  16 Input      9 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 44    
	  13 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	  52 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 29    
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 6     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	  52 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 13    
	  52 Input      1 Bit        Muxes := 13    
	  49 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 99    
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ProgramCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module PC_MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module buffer1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module CONTROL_UNIT 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	  52 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  52 Input      2 Bit        Muxes := 2     
	  52 Input      1 Bit        Muxes := 13    
	  49 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module FlagReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stage2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module buffer2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Muxes : 
	  16 Input      9 Bit        Muxes := 2     
Module Flags 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module stage34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
Module buffer3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module hazard_unit 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     18 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module branch_pred 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 16    
Module RAT_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   7 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module MAIN_CLK_DIV 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module db_1shot_FSM 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
Module bin2bcdconv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 26    
	   2 Input      8 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 2     
	   7 Input      4 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 5     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 52    
	   2 Input      8 Bit        Muxes := 19    
	   3 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 28    
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sseg_dec_uni 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 21    
	   4 Input      4 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "my_clk/div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "my_clk/tmp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element rat/CPU/exec_buffer/s_Z_FLG_reg was removed.  [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/buffer3.vhd:79]
INFO: [Synth 8-5546] ROM "rat/CPU/decode/my_cu/PC_MUX_SEL" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element rat/CPU/fetch/cnt/cnt/count_sig_reg was removed.  [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/CPE 233/Exp. 3 ProgramCounter/ProgramCounter.srcs/sources_1/new/ProgramCounter.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element rat/CPU/exwr/my_SP/sp_sig_reg was removed.  [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/SP.vhd:32]
WARNING: [Synth 8-6014] Unused sequential element my_debouncer/bounce_counter/s_count_reg was removed.  [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/counter_for_one_shot.vhd:44]
INFO: [Synth 8-3886] merging instance 'rat/CPU/branchs/PC_MUX_SEL_reg[1]' (FDSE_1) to 'rat/CPU/branchs/PC_MUX_SEL_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rat/CPU/branchs/PC_MUX_SEL_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rat/CPU/branchs/PC_LD_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rat/CPU/decode_buffer/s_PC_LD_BR_IN_reg )
WARNING: [Synth 8-3332] Sequential element (rat/CPU/branchs/PC_LD_reg) is unused and will be removed from module SYS_WRAPPER.
WARNING: [Synth 8-3332] Sequential element (rat/CPU/branchs/PC_MUX_SEL_reg[0]) is unused and will be removed from module SYS_WRAPPER.
WARNING: [Synth 8-3332] Sequential element (rat/r_SSEG_CR_reg[3]) is unused and will be removed from module SYS_WRAPPER.
WARNING: [Synth 8-3332] Sequential element (rat/CPU/decode_buffer/s_PC_LD_IN_reg) is unused and will be removed from module SYS_WRAPPER.
WARNING: [Synth 8-3332] Sequential element (rat/CPU/decode_buffer/s_PC_LD_BR_IN_reg) is unused and will be removed from module SYS_WRAPPER.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:28 ; elapsed = 00:02:35 . Memory (MB): peak = 789.141 ; gain = 497.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+-------------------------------+---------------+----------------+
|Module Name  | RTL Object                    | Depth x Width | Implemented As | 
+-------------+-------------------------------+---------------+----------------+
|CONTROL_UNIT | RF_WR                         | 128x1         | LUT            | 
|CONTROL_UNIT | FLG_C_LD                      | 128x1         | LUT            | 
|CONTROL_UNIT | FLG_Z_LD                      | 128x1         | LUT            | 
|SYS_WRAPPER  | rat/CPU/decode/my_cu/RF_WR    | 128x1         | LUT            | 
|SYS_WRAPPER  | rat/CPU/decode/my_cu/FLG_C_LD | 128x1         | LUT            | 
|SYS_WRAPPER  | rat/CPU/decode/my_cu/FLG_Z_LD | 128x1         | LUT            | 
+-------------+-------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|SYS_WRAPPER | rat/CPU/exwr/my_SCR/REG_reg | 256 x 10(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                        | Inference | Size (Depth x Width) | Primitives   | 
+------------+-----------------------------------+-----------+----------------------+--------------+
|SYS_WRAPPER | rat/CPU/decode/my_regfile/REG_reg | Implied   | 32 x 8               | RAM32M x 4   | 
+------------+-----------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:40 ; elapsed = 00:02:48 . Memory (MB): peak = 813.680 ; gain = 521.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
Found timing loop:
     0: i_4/i_229/O (GATE_2_11)
     1: i_4/i_229/I0 (GATE_2_11)
     2: i_4/i_228/O (GATE_2_14_OR)
     3: i_4/i_228/I0 (GATE_2_14_OR)
     4: i_4/i_227/O (GATE_2_14_OR)
     5: i_4/i_227/I1 (GATE_2_14_OR)
     6: i_4/i_203/Z (MUX1)
     7: i_4/i_203/B (MUX1)
     8: i_4/i_189/Z (MUX1)
     9: i_4/i_189/A (MUX1)
    10: i_4/i_324/O (GATE_2_2)
    11: i_4/i_324/I0 (GATE_2_2)
    12: i_4/i_323/O (GATE_2_14_OR)
    13: i_4/i_323/I1 (GATE_2_14_OR)
    14: i_4/i_322/O (GATE_2_2)
    15: i_4/i_322/I1 (GATE_2_2)
    16: i_4/i_229/O (GATE_2_11)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/CPE 233/Exp. 6 ALU/Exp. 6 ALU.srcs/sources_1/new/ALU.vhd:60]
Inferred a: "set_disable_timing -from I0 -to O i_4/i_229"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:41 ; elapsed = 00:02:49 . Memory (MB): peak = 836.410 ; gain = 544.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|SYS_WRAPPER | rat/CPU/exwr/my_SCR/REG_reg | 256 x 10(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+-----------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                        | Inference | Size (Depth x Width) | Primitives   | 
+------------+-----------------------------------+-----------+----------------------+--------------+
|SYS_WRAPPER | rat/CPU/decode/my_regfile/REG_reg | Implied   | 32 x 8               | RAM32M x 4   | 
+------------+-----------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: i_1667/O (LUT2)
     1: i_1667/I0 (LUT2)
     2: i_1426/O (LUT4)
     3: i_1426/I0 (LUT4)
     4: i_1434/O (MUXF8)
     5: i_1434/I1 (MUXF8)
     6: i_1514/O (MUXF7)
     7: i_1514/I1 (MUXF7)
     8: i_1517/O (LUT5)
     9: i_1517/I1 (LUT5)
    10: i_1667/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/new/SYS_WRAPPER.vhd:13]
Inferred a: "set_disable_timing -from I0 -to O i_1667"
INFO: [Synth 8-4480] The timing for the instance rat/CPU/exwr/my_SCR/REG_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:42 ; elapsed = 00:02:50 . Memory (MB): peak = 892.547 ; gain = 600.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:43 ; elapsed = 00:02:53 . Memory (MB): peak = 892.547 ; gain = 600.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:44 ; elapsed = 00:02:53 . Memory (MB): peak = 892.547 ; gain = 600.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:44 ; elapsed = 00:02:53 . Memory (MB): peak = 892.547 ; gain = 600.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:45 ; elapsed = 00:02:54 . Memory (MB): peak = 892.547 ; gain = 600.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:45 ; elapsed = 00:02:54 . Memory (MB): peak = 892.547 ; gain = 600.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:45 ; elapsed = 00:02:54 . Memory (MB): peak = 892.547 ; gain = 600.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |   180|
|3     |LUT1       |   107|
|4     |LUT2       |   522|
|5     |LUT3       |   321|
|6     |LUT4       |   111|
|7     |LUT5       |   328|
|8     |LUT6       |   472|
|9     |MUXF7      |    12|
|10    |MUXF8      |     3|
|11    |RAM32M     |     4|
|12    |RAMB16_S18 |     1|
|13    |RAMB18E1   |     1|
|14    |FDCE       |     8|
|15    |FDRE       |   274|
|16    |FDSE       |     7|
|17    |IBUF       |    19|
|18    |OBUF       |    28|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------+---------------+------+
|      |Instance            |Module         |Cells |
+------+--------------------+---------------+------+
|1     |top                 |               |  2400|
|2     |  div               |MAIN_CLK_DIV   |     2|
|3     |  my_debouncer      |db_1shot_FSM   |    35|
|4     |    bounce_counter  |counter        |    31|
|5     |  rat               |RAT_wrapper    |  1403|
|6     |    CPU             |RAT_CPU        |   517|
|7     |      branchs       |branch_pred    |    20|
|8     |      decode        |stage2         |    12|
|9     |        my_cu       |CONTROL_UNIT   |     7|
|10    |        my_i_flag   |I_FLAG         |     1|
|11    |          I_REG     |FlagReg_4      |     1|
|12    |        my_regfile  |RegisterFile   |     4|
|13    |      decode_buffer |buffer2        |   230|
|14    |      exec_buffer   |buffer3        |    42|
|15    |      exwr          |stage34        |    42|
|16    |        my_SCR      |SCRATCH_RAM    |     1|
|17    |        my_SP       |SP             |    24|
|18    |        my_alu      |ALU            |    11|
|19    |        my_flgs     |Flags          |     6|
|20    |          C_REG     |FlagReg        |     2|
|21    |          SHAD_C    |FlagReg_1      |     1|
|22    |          SHAD_Z    |FlagReg_2      |     1|
|23    |          Z_REG     |FlagReg_3      |     2|
|24    |      fetch         |stage1         |    18|
|25    |        cnt         |PC             |    10|
|26    |          cnt       |ProgramCounter |    10|
|27    |        prog        |prog_rom       |     8|
|28    |      fetch_buffer  |buffer1        |    10|
|29    |      hazard        |hazard_unit    |   143|
|30    |  sg                |sseg_dec_uni   |   911|
|31    |    my_clk          |clk_div        |    52|
|32    |    my_conv1        |bin2bcdconv    |   533|
|33    |    my_conv2        |bin2bcdconv_0  |   313|
+------+--------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:45 ; elapsed = 00:02:54 . Memory (MB): peak = 892.547 ; gain = 600.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:22 ; elapsed = 00:02:41 . Memory (MB): peak = 892.547 ; gain = 260.020
Synthesis Optimization Complete : Time (s): cpu = 00:02:45 ; elapsed = 00:02:54 . Memory (MB): peak = 892.547 ; gain = 600.809
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 220 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAMB16_S18 => RAMB18E1: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
160 Infos, 19 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:48 ; elapsed = 00:03:00 . Memory (MB): peak = 892.547 ; gain = 613.684
INFO: [Common 17-1381] The checkpoint 'C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.runs/synth_1/SYS_WRAPPER.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SYS_WRAPPER_utilization_synth.rpt -pb SYS_WRAPPER_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 892.547 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 24 08:31:29 2018...
