Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Thu Mar  5 10:17:59 2020
| Host              : eee-bumblebee running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file Hybrid_LHT_timing_summary_routed.rpt -pb Hybrid_LHT_timing_summary_routed.pb -rpx Hybrid_LHT_timing_summary_routed.rpx -warn_on_violation
| Design            : Hybrid_LHT
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.074        0.000                      0                18175        0.042        0.000                      0                18175        3.625        0.000                       0                  8728  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
MWCLK  {0.000 4.167}        8.333           120.005         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MWCLK               0.074        0.000                      0                18175        0.042        0.000                      0                18175        3.625        0.000                       0                  8728  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MWCLK
  To Clock:  MWCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[82][4]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        7.906ns  (logic 1.607ns (20.326%)  route 6.299ns (79.674%))
  Logic Levels:           15  (CARRY8=2 LUT2=1 LUT3=3 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.373 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X36Y271        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[82][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y271        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.108 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[82][4]/Q
                         net (fo=5, routed)           0.293     0.401    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[82]_520[4]
    SLICE_X39Y271        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     0.562 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_3480/O
                         net (fo=28, routed)          1.624     2.186    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[82]_194[4]
    SLICE_X79Y252        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.338 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2539/O
                         net (fo=5, routed)           0.334     2.672    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2539_n_0
    SLICE_X81Y251        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.145     2.817 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_12735/O
                         net (fo=1, routed)           0.025     2.842    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_12735_n_0
    SLICE_X81Y251        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     2.911 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_8127/O
                         net (fo=1, routed)           0.312     3.223    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_8127_n_0
    SLICE_X79Y246        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     3.314 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_5033/O
                         net (fo=1, routed)           0.503     3.817    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1179__0_8
    SLICE_X67Y223        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     3.941 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2956/O
                         net (fo=1, routed)           0.014     3.955    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2956_n_0
    SLICE_X67Y223        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.111 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1179__0/CO[7]
                         net (fo=1, routed)           0.026     4.137    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1179__0_n_0
    SLICE_X67Y224        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.193 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1180__0/O[0]
                         net (fo=4, routed)           0.599     4.792    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[36].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Hough_Kernel_out1[16]_121[1]
    SLICE_X67Y200        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     4.844 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[36].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_510__0/O
                         net (fo=6, routed)           0.196     5.040    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_203__36_0
    SLICE_X66Y198        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     5.130 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_639__0/O
                         net (fo=3, routed)           0.381     5.511    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_639__0_n_0
    SLICE_X66Y183        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     5.610 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_273__3/O
                         net (fo=10, routed)          0.628     6.238    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_273__3_n_0
    SLICE_X76Y163        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     6.335 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_199__39/O
                         net (fo=1, routed)           0.008     6.343    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_199__39_n_0
    SLICE_X76Y163        MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.063     6.406 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_131__36/O
                         net (fo=1, routed)           0.389     6.795    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_131__36_n_0
    SLICE_X80Y153        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     6.846 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_48__34/O
                         net (fo=2, routed)           0.345     7.191    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Hybrid_LHT_Kernel_out4[58][9]
    SLICE_X83Y130        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     7.313 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_2__58/O
                         net (fo=2, routed)           0.622     7.935    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[9]
    RAMB36_X3Y21         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=9034, unset)         0.040     8.373    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X3Y21         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.373    
                         clock uncertainty           -0.035     8.338    
    RAMB36_X3Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329     8.009    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.009    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__8/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[52].u_Accumulator/Delay2_out1_reg/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        8.232ns  (logic 1.653ns (20.080%)  route 6.579ns (79.920%))
  Logic Levels:           17  (CARRY8=2 LUT2=1 LUT3=2 LUT5=2 LUT6=6 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.354 - 8.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.030     0.030    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X61Y284        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y284        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.110 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__8/Q
                         net (fo=119, routed)         0.383     0.493    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__8_n_0
    SLICE_X58Y287        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     0.617 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1729__0/O
                         net (fo=28, routed)          1.414     2.031    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[37]_149[2]
    SLICE_X67Y241        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     2.156 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_6166/O
                         net (fo=7, routed)           0.303     2.459    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_6166_n_0
    SLICE_X68Y235        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     2.548 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_11240/O
                         net (fo=1, routed)           0.009     2.557    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_11240_n_0
    SLICE_X68Y235        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     2.620 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_7083/O
                         net (fo=1, routed)           0.482     3.102    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_7083_n_0
    SLICE_X65Y236        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.146     3.248 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_4477/O
                         net (fo=1, routed)           0.010     3.258    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_4477_n_0
    SLICE_X65Y236        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     3.322 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2529/O
                         net (fo=1, routed)           0.768     4.090    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_459_2
    SLICE_X67Y206        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     4.188 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1055__0/O
                         net (fo=1, routed)           0.021     4.209    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1055__0_n_0
    SLICE_X67Y206        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.370 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_459/CO[7]
                         net (fo=1, routed)           0.026     4.396    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_459_n_0
    SLICE_X67Y207        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.472 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_460/O[1]
                         net (fo=6, routed)           0.555     5.027    u_Hybrid_LHT_Kernel/delayMatch_1_reg_35_reg[1][7][2]
    SLICE_X69Y200        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     5.124 r  u_Hybrid_LHT_Kernel/delay_out1[0]_i_47__0/O
                         net (fo=3, routed)           0.339     5.463    u_Hybrid_LHT_Kernel/delay_out1[0]_i_47__0_n_0
    SLICE_X70Y190        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.139     5.602 r  u_Hybrid_LHT_Kernel/delay_out1[0]_i_21/O
                         net (fo=11, routed)          0.998     6.600    u_Hybrid_LHT_Kernel/delay_out1[0]_i_21_n_0
    SLICE_X65Y172        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.124     6.724 r  u_Hybrid_LHT_Kernel/delay_out1[0]_i_7__48/O
                         net (fo=1, routed)           0.009     6.733    u_Hybrid_LHT_Kernel/delay_out1[0]_i_7__48_n_0
    SLICE_X65Y172        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.056     6.789 r  u_Hybrid_LHT_Kernel/delay_out1_reg[0]_i_4__49/O
                         net (fo=1, routed)           0.000     6.789    u_Hybrid_LHT_Kernel/delay_out1_reg[0]_i_4__49_n_0
    SLICE_X65Y172        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     6.815 r  u_Hybrid_LHT_Kernel/delay_out1_reg[0]_i_2__36/O
                         net (fo=1, routed)           0.379     7.194    u_Hybrid_LHT_Kernel/delay_out1_reg[0]_i_2__36_n_0
    SLICE_X62Y164        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     7.229 r  u_Hybrid_LHT_Kernel/delay_out1[0]_i_1__37/O
                         net (fo=2, routed)           0.670     7.899    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[52].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]_1
    SLICE_X58Y114        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     7.998 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[52].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/Delay2_out1_i_2__15/O
                         net (fo=1, routed)           0.141     8.139    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[52].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/Delay2_out1_i_2__15_n_0
    SLICE_X57Y114        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     8.190 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[52].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/Delay2_out1_i_1__16/O
                         net (fo=1, routed)           0.072     8.262    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[52].u_Accumulator/AND_out1
    SLICE_X57Y114        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[52].u_Accumulator/Delay2_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=9034, unset)         0.021     8.354    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[52].u_Accumulator/clk
    SLICE_X57Y114        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[52].u_Accumulator/Delay2_out1_reg/C
                         clock pessimism              0.000     8.354    
                         clock uncertainty           -0.035     8.319    
    SLICE_X57Y114        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.344    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[52].u_Accumulator/Delay2_out1_reg
  -------------------------------------------------------------------
                         required time                          8.344    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[48].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        7.886ns  (logic 1.638ns (20.771%)  route 6.248ns (79.229%))
  Logic Levels:           16  (CARRY8=2 LUT2=1 LUT3=3 LUT5=2 LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.373 - 8.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.030     0.030    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X41Y261        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y261        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.109 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5/Q
                         net (fo=119, routed)         0.336     0.445    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5_n_0
    SLICE_X42Y264        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159     0.604 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_3434/O
                         net (fo=28, routed)          1.519     2.123    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[73]_185[5]
    SLICE_X74Y260        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     2.272 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_14778/O
                         net (fo=7, routed)           0.164     2.436    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_14778_n_0
    SLICE_X77Y260        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     2.535 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_16503/O
                         net (fo=1, routed)           0.010     2.545    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_16503_n_0
    SLICE_X77Y260        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     2.609 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_11585/O
                         net (fo=1, routed)           0.140     2.749    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_11585_n_0
    SLICE_X78Y260        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     2.894 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_7280/O
                         net (fo=1, routed)           0.025     2.919    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_7280_n_0
    SLICE_X78Y260        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     2.988 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_4568/O
                         net (fo=1, routed)           1.073     4.061    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1091__0_5
    SLICE_X65Y196        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     4.184 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2627__0/O
                         net (fo=1, routed)           0.011     4.195    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2627__0_n_0
    SLICE_X65Y196        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.350 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1091__0/CO[7]
                         net (fo=1, routed)           0.026     4.376    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1091__0_n_0
    SLICE_X65Y197        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.432 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1092__0/O[0]
                         net (fo=5, routed)           0.153     4.585    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Hough_Kernel_out1[30]_129[1]
    SLICE_X65Y195        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     4.734 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_511__0/O
                         net (fo=6, routed)           0.494     5.228    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_225__0_1
    SLICE_X67Y191        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     5.376 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_632__0/O
                         net (fo=3, routed)           0.184     5.560    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_632__0_n_0
    SLICE_X67Y187        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     5.626 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_331/O
                         net (fo=11, routed)          0.827     6.453    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_331_n_0
    SLICE_X64Y163        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     6.504 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_203__7/O
                         net (fo=1, routed)           0.021     6.525    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_203__7_n_0
    SLICE_X64Y163        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.061     6.586 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_135__24/O
                         net (fo=1, routed)           0.000     6.586    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_135__24_n_0
    SLICE_X64Y163        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     6.616 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_49__33/O
                         net (fo=1, routed)           0.459     7.075    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_49__33_n_0
    SLICE_X62Y135        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     7.110 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_2__4/O
                         net (fo=3, routed)           0.806     7.916    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[48].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_1[9]
    RAMB36_X1Y17         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[48].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=9034, unset)         0.040     8.373    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[48].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X1Y17         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[48].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.373    
                         clock uncertainty           -0.035     8.338    
    RAMB36_X1Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329     8.009    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[48].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.009    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__10/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        7.927ns  (logic 1.379ns (17.396%)  route 6.548ns (82.604%))
  Logic Levels:           13  (CARRY8=1 LUT2=1 LUT3=1 LUT5=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 8.374 - 8.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.030     0.030    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X63Y298        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y298        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.106 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__10/Q
                         net (fo=119, routed)         0.294     0.400    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__10_n_0
    SLICE_X61Y298        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     0.522 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1902__0/O
                         net (fo=28, routed)          1.186     1.708    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[50]_162[0]
    SLICE_X69Y297        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     1.797 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_18552/O
                         net (fo=3, routed)           0.176     1.973    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_18552_n_0
    SLICE_X69Y295        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     2.008 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_13217/O
                         net (fo=1, routed)           0.010     2.018    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_13217_n_0
    SLICE_X69Y295        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     2.082 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_8481/O
                         net (fo=1, routed)           0.447     2.529    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_8481_n_0
    SLICE_X66Y269        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     2.653 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_5225/O
                         net (fo=1, routed)           0.495     3.148    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1207__0_0
    SLICE_X66Y235        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     3.238 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_3060/O
                         net (fo=1, routed)           0.617     3.855    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_3060_n_0
    SLICE_X65Y229        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[7])
                                                      0.239     4.094 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1207__0/O[7]
                         net (fo=8, routed)           0.798     4.892    u_Hybrid_LHT_Kernel/Rho[12][0]
    SLICE_X66Y198        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     5.039 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_482__0/O
                         net (fo=3, routed)           0.306     5.345    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_482__0_n_0
    SLICE_X67Y192        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     5.398 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_217__3/O
                         net (fo=14, routed)          0.764     6.162    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_217__3_n_0
    SLICE_X78Y163        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     6.287 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_202__2/O
                         net (fo=1, routed)           0.014     6.301    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_202__2_n_0
    SLICE_X78Y163        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066     6.367 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_133__40/O
                         net (fo=1, routed)           0.352     6.719    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_133__40_n_0
    SLICE_X81Y153        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.758 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_49__28/O
                         net (fo=1, routed)           0.359     7.117    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Hybrid_LHT_Kernel_out4[58][8]
    SLICE_X83Y130        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     7.227 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_3__58/O
                         net (fo=4, routed)           0.730     7.957    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/D[8]
    RAMB18_X3Y39         RAMB18E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=9034, unset)         0.041     8.374    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/clk
    RAMB18_X3Y39         RAMB18E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKARDCLK
                         clock pessimism              0.000     8.374    
                         clock uncertainty           -0.035     8.339    
    RAMB18_X3Y39         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.287     8.052    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg
  -------------------------------------------------------------------
                         required time                          8.052    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[33][4]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[56].u_Accumulator/Delay2_out1_reg/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        8.209ns  (logic 1.690ns (20.587%)  route 6.519ns (79.413%))
  Logic Levels:           17  (CARRY8=2 LUT2=1 LUT3=2 LUT5=1 LUT6=7 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.353 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X36Y273        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[33][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y273        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.109 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[33][4]/Q
                         net (fo=5, routed)           0.341     0.450    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[33]_476[4]
    SLICE_X40Y272        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     0.598 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1597/O
                         net (fo=28, routed)          1.645     2.243    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[33]_145[4]
    SLICE_X78Y263        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     2.294 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_15318/O
                         net (fo=7, routed)           0.244     2.538    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_15318_n_0
    SLICE_X82Y263        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098     2.636 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_16617/O
                         net (fo=1, routed)           0.009     2.645    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_16617_n_0
    SLICE_X82Y263        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063     2.708 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_11659/O
                         net (fo=1, routed)           0.197     2.905    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_11659_n_0
    SLICE_X79Y263        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.149     3.054 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_7312/O
                         net (fo=1, routed)           0.017     3.071    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_7312_n_0
    SLICE_X79Y263        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.067     3.138 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_4583/O
                         net (fo=1, routed)           1.007     4.145    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1093__0_4
    SLICE_X68Y194        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     4.292 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2650__0/O
                         net (fo=1, routed)           0.007     4.299    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2650__0_n_0
    SLICE_X68Y194        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.452 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1093__0/CO[7]
                         net (fo=1, routed)           0.026     4.478    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1093__0_n_0
    SLICE_X68Y195        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.554 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1094__0/O[1]
                         net (fo=6, routed)           0.789     5.343    u_Hybrid_LHT_Kernel/delayMatch_1_reg_29_reg[1][7][2]
    SLICE_X64Y187        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     5.444 r  u_Hybrid_LHT_Kernel/delay_out1[0]_i_34__1/O
                         net (fo=3, routed)           0.228     5.672    u_Hybrid_LHT_Kernel/delay_out1[0]_i_34__1_n_0
    SLICE_X65Y186        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     5.829 r  u_Hybrid_LHT_Kernel/delay_out1[0]_i_14__7/O
                         net (fo=11, routed)          0.882     6.711    u_Hybrid_LHT_Kernel/delay_out1[0]_i_14__7_n_0
    SLICE_X66Y170        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     6.746 r  u_Hybrid_LHT_Kernel/delay_out1[0]_i_6__38/O
                         net (fo=1, routed)           0.010     6.756    u_Hybrid_LHT_Kernel/delay_out1[0]_i_6__38_n_0
    SLICE_X66Y170        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.057     6.813 r  u_Hybrid_LHT_Kernel/delay_out1_reg[0]_i_3__37/O
                         net (fo=1, routed)           0.000     6.813    u_Hybrid_LHT_Kernel/delay_out1_reg[0]_i_3__37_n_0
    SLICE_X66Y170        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     6.839 r  u_Hybrid_LHT_Kernel/delay_out1_reg[0]_i_2__37/O
                         net (fo=1, routed)           0.351     7.190    u_Hybrid_LHT_Kernel/delay_out1_reg[0]_i_2__37_n_0
    SLICE_X66Y159        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     7.312 r  u_Hybrid_LHT_Kernel/delay_out1[0]_i_1__38/O
                         net (fo=2, routed)           0.568     7.880    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[56].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1_reg[0]_1
    SLICE_X65Y148        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     8.004 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[56].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/Delay2_out1_i_2__19/O
                         net (fo=1, routed)           0.149     8.153    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[56].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/Delay2_out1_i_2__19_n_0
    SLICE_X65Y146        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     8.189 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[56].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/Delay2_out1_i_1__20/O
                         net (fo=1, routed)           0.049     8.238    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[56].u_Accumulator/AND_out1
    SLICE_X65Y146        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[56].u_Accumulator/Delay2_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=9034, unset)         0.020     8.353    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[56].u_Accumulator/clk
    SLICE_X65Y146        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[56].u_Accumulator/Delay2_out1_reg/C
                         clock pessimism              0.000     8.353    
                         clock uncertainty           -0.035     8.318    
    SLICE_X65Y146        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.343    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[56].u_Accumulator/Delay2_out1_reg
  -------------------------------------------------------------------
                         required time                          8.343    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[48].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        7.911ns  (logic 1.008ns (12.742%)  route 6.903ns (87.258%))
  Logic Levels:           12  (CARRY8=1 LUT2=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.373 - 8.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.030     0.030    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X64Y314        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y314        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__1/Q
                         net (fo=119, routed)         0.376     0.484    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__1_n_0
    SLICE_X63Y316        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     0.642 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2057__0/O
                         net (fo=28, routed)          1.124     1.766    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[45]_157[8]
    SLICE_X77Y297        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     1.856 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_17248/O
                         net (fo=5, routed)           0.280     2.136    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_17248_n_0
    SLICE_X80Y296        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     2.260 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_12186/O
                         net (fo=1, routed)           0.009     2.269    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_12186_n_0
    SLICE_X80Y296        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063     2.332 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_7554/O
                         net (fo=1, routed)           0.375     2.707    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_7554_n_0
    SLICE_X75Y288        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     2.757 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_4696/O
                         net (fo=1, routed)           1.151     3.908    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1124_2
    SLICE_X65Y215        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035     3.943 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2762/O
                         net (fo=1, routed)           0.009     3.952    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2762_n_0
    SLICE_X65Y215        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.063     4.015 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1124/O[0]
                         net (fo=4, routed)           0.729     4.744    u_Hybrid_LHT_Kernel/Rho[24][1]
    SLICE_X66Y198        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     4.867 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_470/O
                         net (fo=3, routed)           0.574     5.441    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_470_n_0
    SLICE_X66Y185        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     5.476 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_275__3/O
                         net (fo=15, routed)          0.933     6.409    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_275__3_n_0
    SLICE_X64Y147        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     6.462 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_139__26/O
                         net (fo=1, routed)           0.165     6.627    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_139__26_n_0
    SLICE_X64Y147        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     6.727 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_50__48/O
                         net (fo=1, routed)           0.336     7.063    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_50__48_n_0
    SLICE_X62Y134        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     7.099 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_3__36/O
                         net (fo=4, routed)           0.842     7.941    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[48].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_1[8]
    RAMB36_X1Y17         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[48].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=9034, unset)         0.040     8.373    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[48].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X1Y17         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[48].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.373    
                         clock uncertainty           -0.035     8.338    
    RAMB36_X1Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.290     8.048    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[48].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.048    
                         arrival time                          -7.941    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[33][4]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/Delay2_out1_reg/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        8.205ns  (logic 1.613ns (19.659%)  route 6.592ns (80.341%))
  Logic Levels:           17  (CARRY8=2 LUT2=1 LUT3=3 LUT5=1 LUT6=7 MUXF7=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.354 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X36Y273        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[33][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y273        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.109 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[33][4]/Q
                         net (fo=5, routed)           0.341     0.450    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[33]_476[4]
    SLICE_X40Y272        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     0.598 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1597/O
                         net (fo=28, routed)          1.645     2.243    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[33]_145[4]
    SLICE_X78Y263        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     2.294 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_15318/O
                         net (fo=7, routed)           0.244     2.538    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_15318_n_0
    SLICE_X82Y263        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098     2.636 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_16617/O
                         net (fo=1, routed)           0.009     2.645    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_16617_n_0
    SLICE_X82Y263        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063     2.708 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_11659/O
                         net (fo=1, routed)           0.197     2.905    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_11659_n_0
    SLICE_X79Y263        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.149     3.054 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_7312/O
                         net (fo=1, routed)           0.017     3.071    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_7312_n_0
    SLICE_X79Y263        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.067     3.138 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_4583/O
                         net (fo=1, routed)           1.007     4.145    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1093__0_4
    SLICE_X68Y194        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     4.292 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2650__0/O
                         net (fo=1, routed)           0.007     4.299    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2650__0_n_0
    SLICE_X68Y194        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.452 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1093__0/CO[7]
                         net (fo=1, routed)           0.026     4.478    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1093__0_n_0
    SLICE_X68Y195        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.554 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1094__0/O[1]
                         net (fo=6, routed)           0.789     5.343    u_Hybrid_LHT_Kernel/delayMatch_1_reg_29_reg[1][7][2]
    SLICE_X64Y187        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     5.444 r  u_Hybrid_LHT_Kernel/delay_out1[0]_i_34__1/O
                         net (fo=3, routed)           0.228     5.672    u_Hybrid_LHT_Kernel/delay_out1[0]_i_34__1_n_0
    SLICE_X65Y186        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     5.818 r  u_Hybrid_LHT_Kernel/delay_out1[0]_i_13__6/O
                         net (fo=10, routed)          0.718     6.536    u_Hybrid_LHT_Kernel/delay_out1[0]_i_13__6_n_0
    SLICE_X75Y175        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.633 r  u_Hybrid_LHT_Kernel/delay_out1[0]_i_8__9/O
                         net (fo=1, routed)           0.008     6.641    u_Hybrid_LHT_Kernel/delay_out1[0]_i_8__9_n_0
    SLICE_X75Y175        MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.063     6.704 r  u_Hybrid_LHT_Kernel/delay_out1_reg[0]_i_4__10/O
                         net (fo=1, routed)           0.428     7.132    u_Hybrid_LHT_Kernel/delay_out1_reg[0]_i_4__10_n_0
    SLICE_X80Y170        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.035     7.167 r  u_Hybrid_LHT_Kernel/delay_out1[0]_i_2__11/O
                         net (fo=1, routed)           0.324     7.491    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/Hybrid_LHT_Kernel_out4[58][10]
    SLICE_X82Y158        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     7.526 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1[0]_i_1__58/O
                         net (fo=2, routed)           0.345     7.871    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1[0]_i_1__58_n_0
    SLICE_X83Y130        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     7.924 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/Delay2_out1_i_3__58/O
                         net (fo=1, routed)           0.187     8.111    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/Delay2_out1_i_3__58_n_0
    SLICE_X83Y126        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     8.162 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/Delay2_out1_i_1__23/O
                         net (fo=1, routed)           0.072     8.234    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/AND_out1
    SLICE_X83Y126        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/Delay2_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=9034, unset)         0.021     8.354    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/clk
    SLICE_X83Y126        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/Delay2_out1_reg/C
                         clock pessimism              0.000     8.354    
                         clock uncertainty           -0.035     8.319    
    SLICE_X83Y126        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.344    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[58].u_Accumulator/Delay2_out1_reg
  -------------------------------------------------------------------
                         required time                          8.344    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        7.864ns  (logic 1.732ns (22.024%)  route 6.132ns (77.976%))
  Logic Levels:           16  (CARRY8=2 LUT2=1 LUT3=4 LUT5=2 LUT6=4 MUXF7=3)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.373 - 8.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.030     0.030    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X41Y261        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y261        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.109 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5/Q
                         net (fo=119, routed)         0.336     0.445    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__5_n_0
    SLICE_X42Y264        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159     0.604 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_3434/O
                         net (fo=28, routed)          1.519     2.123    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[73]_185[5]
    SLICE_X74Y260        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     2.272 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_14778/O
                         net (fo=7, routed)           0.164     2.436    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_14778_n_0
    SLICE_X77Y260        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     2.535 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_16503/O
                         net (fo=1, routed)           0.010     2.545    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_16503_n_0
    SLICE_X77Y260        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     2.609 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_11585/O
                         net (fo=1, routed)           0.140     2.749    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_11585_n_0
    SLICE_X78Y260        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     2.894 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_7280/O
                         net (fo=1, routed)           0.025     2.919    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_7280_n_0
    SLICE_X78Y260        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     2.988 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_4568/O
                         net (fo=1, routed)           1.073     4.061    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1091__0_5
    SLICE_X65Y196        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     4.184 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2627__0/O
                         net (fo=1, routed)           0.011     4.195    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2627__0_n_0
    SLICE_X65Y196        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.350 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1091__0/CO[7]
                         net (fo=1, routed)           0.026     4.376    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1091__0_n_0
    SLICE_X65Y197        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.432 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1092__0/O[0]
                         net (fo=5, routed)           0.153     4.585    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Hough_Kernel_out1[30]_129[1]
    SLICE_X65Y195        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     4.734 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_511__0/O
                         net (fo=6, routed)           0.573     5.307    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_225__0_1
    SLICE_X67Y187        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.037     5.344 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_339/O
                         net (fo=3, routed)           0.431     5.775    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_339_n_0
    SLICE_X67Y179        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.099     5.874 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_270__5/O
                         net (fo=11, routed)          0.449     6.323    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_270__5_n_0
    SLICE_X72Y178        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.420 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_201__40/O
                         net (fo=1, routed)           0.008     6.428    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_201__40_n_0
    SLICE_X72Y178        MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.063     6.491 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_131__40/O
                         net (fo=1, routed)           0.342     6.833    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_131__40_n_0
    SLICE_X79Y180        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     6.934 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_48__38/O
                         net (fo=2, routed)           0.405     7.339    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Hybrid_LHT_Kernel_out4[11][9]
    SLICE_X86Y190        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     7.427 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_2__47/O
                         net (fo=2, routed)           0.467     7.894    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[9]
    RAMB36_X3Y39         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=9034, unset)         0.040     8.373    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X3Y39         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.373    
                         clock uncertainty           -0.035     8.338    
    RAMB36_X3Y39         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329     8.009    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.009    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__7/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        7.863ns  (logic 1.527ns (19.420%)  route 6.336ns (80.580%))
  Logic Levels:           14  (CARRY8=1 LUT2=1 LUT3=2 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.373 - 8.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.030     0.030    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X46Y270        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y270        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__7/Q
                         net (fo=119, routed)         0.367     0.473    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__7_n_0
    SLICE_X50Y271        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159     0.632 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_767__0/O
                         net (fo=28, routed)          1.408     2.040    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[4]_116[3]
    SLICE_X70Y255        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     2.138 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_15357/O
                         net (fo=7, routed)           0.466     2.604    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_15357_n_0
    SLICE_X75Y257        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     2.754 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_16630/O
                         net (fo=1, routed)           0.010     2.764    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_16630_n_0
    SLICE_X75Y257        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     2.828 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_11666/O
                         net (fo=1, routed)           0.202     3.030    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_11666_n_0
    SLICE_X74Y257        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     3.182 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_7314/O
                         net (fo=1, routed)           0.014     3.196    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_7314_n_0
    SLICE_X74Y257        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066     3.262 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_4584/O
                         net (fo=1, routed)           0.895     4.157    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1093__0_3
    SLICE_X68Y194        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     4.256 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2651__0/O
                         net (fo=1, routed)           0.009     4.265    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2651__0_n_0
    SLICE_X68Y194        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[7])
                                                      0.182     4.447 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1093__0/O[7]
                         net (fo=12, routed)          0.653     5.100    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[36].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Hough_Kernel_out1[29]_128[0]
    SLICE_X64Y190        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     5.223 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[36].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_285__5/O
                         net (fo=4, routed)           0.296     5.519    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_203__36_8
    SLICE_X65Y195        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090     5.609 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_256__38/O
                         net (fo=4, routed)           0.820     6.429    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_256__38_n_0
    SLICE_X74Y183        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     6.519 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_203__35/O
                         net (fo=1, routed)           0.017     6.536    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_203__35_n_0
    SLICE_X74Y183        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.060     6.596 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_135__53/O
                         net (fo=1, routed)           0.000     6.596    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_135__53_n_0
    SLICE_X74Y183        MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028     6.624 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_48__51/O
                         net (fo=1, routed)           0.430     7.054    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_48__51_n_0
    SLICE_X80Y165        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     7.144 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_2__41/O
                         net (fo=3, routed)           0.749     7.893    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_1[9]
    RAMB36_X3Y26         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=9034, unset)         0.040     8.373    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X3Y26         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.373    
                         clock uncertainty           -0.035     8.338    
    RAMB36_X3Y26         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329     8.009    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.009    
                         arrival time                          -7.893    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__7/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/Delay2_out1_reg/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        8.188ns  (logic 1.774ns (21.666%)  route 6.414ns (78.334%))
  Logic Levels:           16  (CARRY8=1 LUT2=1 LUT3=3 LUT5=1 LUT6=7 MUXF7=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.354 - 8.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.030     0.030    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X46Y270        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y270        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__7/Q
                         net (fo=119, routed)         0.367     0.473    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__7_n_0
    SLICE_X50Y271        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159     0.632 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_767__0/O
                         net (fo=28, routed)          1.408     2.040    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[4]_116[3]
    SLICE_X70Y255        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     2.138 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_15357/O
                         net (fo=7, routed)           0.466     2.604    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_15357_n_0
    SLICE_X75Y257        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     2.754 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_16630/O
                         net (fo=1, routed)           0.010     2.764    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_16630_n_0
    SLICE_X75Y257        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     2.828 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_11666/O
                         net (fo=1, routed)           0.202     3.030    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_11666_n_0
    SLICE_X74Y257        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     3.182 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_7314/O
                         net (fo=1, routed)           0.014     3.196    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_7314_n_0
    SLICE_X74Y257        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066     3.262 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_4584/O
                         net (fo=1, routed)           0.895     4.157    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1093__0_3
    SLICE_X68Y194        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     4.256 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2651__0/O
                         net (fo=1, routed)           0.009     4.265    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_2651__0_n_0
    SLICE_X68Y194        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[7])
                                                      0.182     4.447 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_1093__0/O[7]
                         net (fo=12, routed)          0.840     5.287    u_Hybrid_LHT_Kernel/delayMatch_1_reg_29_reg[1][7][0]
    SLICE_X65Y185        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     5.377 r  u_Hybrid_LHT_Kernel/delay_out1[0]_i_34__0/O
                         net (fo=3, routed)           0.311     5.688    u_Hybrid_LHT_Kernel/delay_out1[0]_i_34__0_n_0
    SLICE_X65Y178        LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.112     5.800 r  u_Hybrid_LHT_Kernel/delay_out1[0]_i_13__5/O
                         net (fo=11, routed)          0.649     6.449    u_Hybrid_LHT_Kernel/delay_out1[0]_i_13__5_n_0
    SLICE_X72Y178        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     6.537 r  u_Hybrid_LHT_Kernel/delay_out1[0]_i_8__2/O
                         net (fo=1, routed)           0.010     6.547    u_Hybrid_LHT_Kernel/delay_out1[0]_i_8__2_n_0
    SLICE_X72Y178        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     6.611 r  u_Hybrid_LHT_Kernel/delay_out1_reg[0]_i_4__2/O
                         net (fo=1, routed)           0.264     6.875    u_Hybrid_LHT_Kernel/delay_out1_reg[0]_i_4__2_n_0
    SLICE_X78Y178        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123     6.998 r  u_Hybrid_LHT_Kernel/delay_out1[0]_i_2__3/O
                         net (fo=1, routed)           0.260     7.258    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/Hybrid_LHT_Kernel_out4[11][10]
    SLICE_X80Y184        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     7.309 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1[0]_i_1__47/O
                         net (fo=2, routed)           0.409     7.718    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/delay_out1[0]_i_1__47_n_0
    SLICE_X86Y190        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     7.819 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/Delay2_out1_i_3__57/O
                         net (fo=1, routed)           0.228     8.047    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/Delay2_out1_i_3__57_n_0
    SLICE_X89Y194        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099     8.146 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/Delay2_out1_i_1__22/O
                         net (fo=1, routed)           0.072     8.218    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/AND_out1
    SLICE_X89Y194        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/Delay2_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=9034, unset)         0.021     8.354    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/clk
    SLICE_X89Y194        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/Delay2_out1_reg/C
                         clock pessimism              0.000     8.354    
                         clock uncertainty           -0.035     8.319    
    SLICE_X89Y194        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.344    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[11].u_Accumulator/Delay2_out1_reg
  -------------------------------------------------------------------
                         required time                          8.344    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                  0.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance9/Unit_Delay_Enabled_Synchronous_out1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[8][2]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.012     0.012    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance9/clk
    SLICE_X59Y285        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance9/Unit_Delay_Enabled_Synchronous_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y285        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance9/Unit_Delay_Enabled_Synchronous_out1_reg[2]/Q
                         net (fo=1, routed)           0.057     0.108    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance9_n_7
    SLICE_X59Y284        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[8][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.019     0.019    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X59Y284        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[8][2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X59Y284        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[8][2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.059ns (62.105%)  route 0.036ns (37.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.013     0.013    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/clk
    SLICE_X62Y113        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[0]/Q
                         net (fo=10, routed)          0.030     0.082    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter[0]
    SLICE_X62Y113        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.020     0.102 r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter[1]_i_1/O
                         net (fo=1, routed)           0.006     0.108    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter[1]_i_1_n_0
    SLICE_X62Y113        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.019     0.019    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/clk
    SLICE_X62Y113        FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X62Y113        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/rho_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance14/Unit_Delay_Enabled_Synchronous_out1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[13][1]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.041ns (42.708%)  route 0.055ns (57.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.013     0.013    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance14/clk
    SLICE_X54Y292        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance14/Unit_Delay_Enabled_Synchronous_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y292        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.054 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance14/Unit_Delay_Enabled_Synchronous_out1_reg[1]/Q
                         net (fo=1, routed)           0.055     0.109    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance14_n_8
    SLICE_X55Y292        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[13][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.019     0.019    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X55Y292        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[13][1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X55Y292        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[13][1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance81/Unit_Delay_Enabled_Synchronous_out1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[80][6]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.041ns (42.708%)  route 0.055ns (57.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.013     0.013    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance81/clk
    SLICE_X50Y280        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance81/Unit_Delay_Enabled_Synchronous_out1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y280        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.054 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance81/Unit_Delay_Enabled_Synchronous_out1_reg[6]/Q
                         net (fo=1, routed)           0.055     0.109    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance81_n_3
    SLICE_X51Y280        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[80][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.019     0.019    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X51Y280        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[80][6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X51Y280        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[80][6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance82/Unit_Delay_Enabled_Synchronous_out1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[81][3]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.012     0.012    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance82/clk
    SLICE_X44Y276        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance82/Unit_Delay_Enabled_Synchronous_out1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y276        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance82/Unit_Delay_Enabled_Synchronous_out1_reg[3]/Q
                         net (fo=1, routed)           0.058     0.109    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance82_n_6
    SLICE_X44Y275        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[81][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.019     0.019    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X44Y275        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[81][3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X44Y275        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[81][3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance83/Unit_Delay_Enabled_Synchronous_out1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[82][3]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.013     0.013    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance83/clk
    SLICE_X45Y276        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance83/Unit_Delay_Enabled_Synchronous_out1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y276        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance83/Unit_Delay_Enabled_Synchronous_out1_reg[3]/Q
                         net (fo=1, routed)           0.057     0.109    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance83_n_6
    SLICE_X45Y275        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[82][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.019     0.019    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X45Y275        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[82][3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X45Y275        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[82][3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance20/Unit_Delay_Enabled_Synchronous_out1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[19][6]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.013     0.013    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance20/clk
    SLICE_X47Y279        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance20/Unit_Delay_Enabled_Synchronous_out1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y279        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance20/Unit_Delay_Enabled_Synchronous_out1_reg[6]/Q
                         net (fo=1, routed)           0.057     0.109    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance20_n_3
    SLICE_X48Y279        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[19][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.018     0.018    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X48Y279        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[19][6]/C
                         clock pessimism              0.000     0.018    
    SLICE_X48Y279        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[19][6]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Accumulator/HDL_Counter_out1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/HDL_Counter_out1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.012     0.012    u_Hybrid_LHT_Accumulator/clk
    SLICE_X51Y140        FDCE                                         r  u_Hybrid_LHT_Accumulator/HDL_Counter_out1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y140        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  u_Hybrid_LHT_Accumulator/HDL_Counter_out1_reg[3]/Q
                         net (fo=5, routed)           0.027     0.078    u_Hybrid_LHT_Accumulator/HDL_Counter_out1_reg_n_0_[3]
    SLICE_X51Y140        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  u_Hybrid_LHT_Accumulator/HDL_Counter_out1[3]_i_1/O
                         net (fo=1, routed)           0.016     0.108    u_Hybrid_LHT_Accumulator/HDL_Counter_out1[3]_i_1_n_0
    SLICE_X51Y140        FDCE                                         r  u_Hybrid_LHT_Accumulator/HDL_Counter_out1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.018     0.018    u_Hybrid_LHT_Accumulator/clk
    SLICE_X51Y140        FDCE                                         r  u_Hybrid_LHT_Accumulator/HDL_Counter_out1_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X51Y140        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    u_Hybrid_LHT_Accumulator/HDL_Counter_out1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance43/Unit_Delay_Enabled_Synchronous_out1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[42][7]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.041ns (41.837%)  route 0.057ns (58.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.012     0.012    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance43/clk
    SLICE_X58Y281        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance43/Unit_Delay_Enabled_Synchronous_out1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y281        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.053 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance43/Unit_Delay_Enabled_Synchronous_out1_reg[7]/Q
                         net (fo=1, routed)           0.057     0.110    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance43_n_2
    SLICE_X58Y282        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[42][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.019     0.019    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X58Y282        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[42][7]/C
                         clock pessimism              0.000     0.019    
    SLICE_X58Y282        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[42][7]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance76/Unit_Delay_Enabled_Synchronous_out1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[75][4]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.012     0.012    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance76/clk
    SLICE_X36Y272        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance76/Unit_Delay_Enabled_Synchronous_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y272        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance76/Unit_Delay_Enabled_Synchronous_out1_reg[4]/Q
                         net (fo=1, routed)           0.059     0.110    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/u_Register_Bank_instance76_n_5
    SLICE_X36Y271        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[75][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9034, unset)         0.018     0.018    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X36Y271        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[75][4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X36Y271        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Unit_Delay_Enabled_Synchronous_out1_reg[75][4]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MWCLK
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB36_X3Y26  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB36_X3Y41  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[6].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB18_X3Y38  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         8.333       6.764      RAMB18_X3Y38  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB18_X3Y81  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[6].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         8.333       6.764      RAMB18_X3Y81  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[6].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB36_X3Y44  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[35].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB36_X1Y36  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB18_X3Y87  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[35].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         8.333       6.764      RAMB18_X3Y87  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[35].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X3Y26  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X3Y26  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB36_X3Y26  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB36_X3Y26  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X3Y41  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[6].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X3Y41  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[6].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB36_X3Y41  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[6].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB36_X3Y41  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[6].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB18_X3Y38  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB18_X3Y38  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X3Y26  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X3Y26  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB36_X3Y26  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB36_X3Y26  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X3Y41  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[6].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X3Y41  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[6].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB36_X3Y41  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[6].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB36_X3Y41  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[6].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB18_X3Y38  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB18_X3Y38  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[34].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_1/ram_reg/CLKARDCLK



