// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toThreshold_Filter2D (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_V_dout,
        p_src_data_stream_V_empty_n,
        p_src_data_stream_V_read,
        p_dst_data_stream_V_din,
        p_dst_data_stream_V_full_n,
        p_dst_data_stream_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 4'b1;
parameter    ap_ST_st2_fsm_1 = 4'b10;
parameter    ap_ST_pp0_stg0_fsm_2 = 4'b100;
parameter    ap_ST_st18_fsm_3 = 4'b1000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv11_9 = 11'b1001;
parameter    ap_const_lv11_4 = 11'b100;
parameter    ap_const_lv11_7FB = 11'b11111111011;
parameter    ap_const_lv12_5 = 12'b101;
parameter    ap_const_lv11_7FF = 11'b11111111111;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv11_8 = 11'b1000;
parameter    ap_const_lv12_FF9 = 12'b111111111001;
parameter    ap_const_lv12_FFE = 12'b111111111110;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv12_FF8 = 12'b111111111000;
parameter    ap_const_lv12_FF7 = 12'b111111110111;
parameter    ap_const_lv12_FF6 = 12'b111111110110;
parameter    ap_const_lv12_FF5 = 12'b111111110101;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv17_11B = 17'b100011011;
parameter    ap_const_lv16_52 = 16'b1010010;
parameter    ap_const_lv19_3D3 = 19'b1111010011;
parameter    ap_const_lv20_5C8 = 20'b10111001000;
parameter    ap_const_lv18_11B = 18'b100011011;
parameter    ap_const_lv18_1AC = 18'b110101100;
parameter    ap_const_lv20_8BD = 20'b100010111101;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [11:0] p_src_rows_V_read;
input  [11:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_V_dout;
input   p_src_data_stream_V_empty_n;
output   p_src_data_stream_V_read;
output  [7:0] p_dst_data_stream_V_din;
input   p_dst_data_stream_V_full_n;
output   p_dst_data_stream_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_V_read;
reg p_dst_data_stream_V_write;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm = 4'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_22;
reg   [10:0] p_025_0_i_reg_467;
wire   [10:0] heightloop_fu_627_p2;
reg   [10:0] heightloop_reg_2855;
wire   [10:0] widthloop_fu_633_p2;
reg   [10:0] widthloop_reg_2860;
wire   [11:0] tmp_123_cast_fu_645_p1;
reg   [11:0] tmp_123_cast_reg_2865;
wire   [11:0] p_neg228_i_fu_649_p2;
reg   [11:0] p_neg228_i_reg_2870;
wire   [2:0] tmp_61_fu_655_p1;
reg   [2:0] tmp_61_reg_2875;
wire   [10:0] ref_fu_659_p2;
reg   [10:0] ref_reg_2881;
wire   [11:0] ref_cast_fu_665_p1;
reg   [11:0] ref_cast_reg_2886;
wire   [0:0] tmp_54_fu_673_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_67;
wire   [10:0] i_V_fu_678_p2;
reg   [10:0] i_V_reg_2895;
wire   [0:0] tmp_56_fu_684_p2;
reg   [0:0] tmp_56_reg_2900;
reg   [0:0] tmp_65_reg_2905;
wire   [2:0] tmp_66_fu_744_p1;
reg   [2:0] tmp_66_reg_2909;
wire   [12:0] ImagLoc_y_cast_cast_fu_748_p1;
reg   [12:0] ImagLoc_y_cast_cast_reg_2915;
wire  signed [12:0] y_3_cast_cast_fu_758_p1;
reg  signed [12:0] y_3_cast_cast_reg_2920;
wire   [2:0] tmp_68_fu_762_p1;
reg   [2:0] tmp_68_reg_2925;
wire  signed [12:0] y_3_1_cast_cast_fu_772_p1;
reg  signed [12:0] y_3_1_cast_cast_reg_2936;
wire  signed [12:0] y_3_2_cast_cast_fu_782_p1;
reg  signed [12:0] y_3_2_cast_cast_reg_2941;
wire  signed [12:0] y_3_3_cast_cast_fu_792_p1;
reg  signed [12:0] y_3_3_cast_cast_reg_2946;
wire   [0:0] brmerge_fu_796_p2;
reg   [0:0] brmerge_reg_2951;
wire   [0:0] tmp_60_fu_806_p2;
reg   [0:0] tmp_60_reg_2955;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_2;
reg    ap_sig_bdd_102;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_60_reg_2955_pp0_it3;
reg   [0:0] or_cond7_reg_2972;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_2972_pp0_it3;
reg    ap_sig_bdd_125;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg    ap_reg_ppiten_pp0_it13 = 1'b0;
reg   [0:0] or_cond221_i_reg_2964;
reg   [0:0] ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it13;
reg    ap_sig_bdd_153;
reg    ap_reg_ppiten_pp0_it14 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_60_reg_2955_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_60_reg_2955_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_60_reg_2955_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_60_reg_2955_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_60_reg_2955_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_60_reg_2955_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_60_reg_2955_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_60_reg_2955_pp0_it9;
wire   [10:0] j_V_fu_811_p2;
wire   [0:0] or_cond221_i_fu_833_p2;
reg   [0:0] ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it7;
reg   [0:0] ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it8;
reg   [0:0] ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it9;
reg   [0:0] ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it10;
reg   [0:0] ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it11;
reg   [0:0] ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it12;
wire   [0:0] tmp_67_fu_867_p2;
reg   [0:0] tmp_67_reg_2968;
reg   [0:0] ap_reg_ppstg_tmp_67_reg_2968_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_67_reg_2968_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_67_reg_2968_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_67_reg_2968_pp0_it4;
wire   [0:0] or_cond7_fu_872_p2;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_2972_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_2972_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_2972_pp0_it4;
reg   [0:0] tmp_75_reg_2976;
reg   [0:0] ap_reg_ppstg_tmp_75_reg_2976_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_75_reg_2976_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_75_reg_2976_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_75_reg_2976_pp0_it4;
wire   [0:0] tmp_69_fu_886_p2;
reg   [0:0] tmp_69_reg_2980;
reg   [0:0] ap_reg_ppstg_tmp_69_reg_2980_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_69_reg_2980_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_69_reg_2980_pp0_it3;
wire   [2:0] col_assign_fu_891_p2;
reg   [2:0] col_assign_reg_2984;
reg   [2:0] ap_reg_ppstg_col_assign_reg_2984_pp0_it1;
reg   [2:0] ap_reg_ppstg_col_assign_reg_2984_pp0_it2;
reg   [2:0] ap_reg_ppstg_col_assign_reg_2984_pp0_it3;
wire   [2:0] tmp_81_fu_901_p1;
reg   [2:0] tmp_81_reg_2992;
reg   [2:0] ap_reg_ppstg_tmp_81_reg_2992_pp0_it1;
reg   [2:0] ap_reg_ppstg_tmp_81_reg_2992_pp0_it2;
reg   [2:0] ap_reg_ppstg_tmp_81_reg_2992_pp0_it3;
wire   [14:0] grp_toThreshold_borderInterpolate_fu_479_ap_return;
reg   [14:0] x_reg_3000;
wire   [2:0] tmp_73_fu_905_p1;
reg   [2:0] tmp_73_reg_3005;
wire   [2:0] tmp_80_fu_909_p1;
reg   [2:0] tmp_80_reg_3010;
reg   [10:0] k_buf_0_val_0_addr_reg_3015;
reg   [10:0] k_buf_0_val_1_addr_reg_3021;
reg   [10:0] k_buf_0_val_2_addr_reg_3027;
reg   [10:0] k_buf_0_val_3_addr_reg_3033;
reg   [10:0] k_buf_0_val_4_addr_reg_3039;
wire   [2:0] locy_4_t_fu_925_p2;
reg   [2:0] locy_4_t_reg_3045;
reg   [2:0] ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4;
wire   [2:0] col_assign_2_fu_929_p2;
reg   [2:0] col_assign_2_reg_3049;
reg   [2:0] ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4;
wire   [7:0] k_buf_0_val_0_q0;
reg   [7:0] right_border_buf_0_val_4_0_reg_3057;
wire   [7:0] k_buf_0_val_1_q0;
reg   [7:0] right_border_buf_0_val_3_0_reg_3062;
wire   [7:0] k_buf_0_val_2_q0;
reg   [7:0] right_border_buf_0_val_2_0_reg_3072;
wire   [7:0] k_buf_0_val_3_q0;
reg   [7:0] right_border_buf_0_val_1_0_reg_3082;
wire   [7:0] k_buf_0_val_4_q0;
reg   [7:0] src_kernel_win_0_val_4_0_reg_3092;
wire   [2:0] tmp_76_fu_938_p1;
reg   [2:0] tmp_76_reg_3101;
wire   [2:0] tmp_77_fu_942_p1;
reg   [2:0] tmp_77_reg_3107;
wire   [2:0] tmp_78_fu_946_p1;
reg   [2:0] tmp_78_reg_3113;
wire   [2:0] tmp_79_fu_950_p1;
reg   [2:0] tmp_79_reg_3119;
reg   [7:0] src_kernel_win_0_val_0_1_6_reg_3125;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_6_reg_3125_pp0_it6;
reg   [7:0] src_kernel_win_0_val_1_1_6_reg_3131;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_6_reg_3131_pp0_it6;
reg   [7:0] src_kernel_win_0_val_2_1_6_reg_3137;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_6_reg_3137_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_6_reg_3137_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_6_reg_3137_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_6_reg_3137_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_6_reg_3137_pp0_it10;
reg   [7:0] src_kernel_win_0_val_4_1_13_reg_3143;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_1_13_reg_3143_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_1_13_reg_3143_pp0_it7;
reg   [7:0] src_kernel_win_0_val_3_1_6_reg_3148;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3148_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3148_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3148_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3148_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3148_pp0_it10;
reg   [7:0] src_kernel_win_0_val_4_2_lo_reg_3154;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_reg_3154_pp0_it6;
wire   [16:0] p_Val2_11_0_1_fu_1862_p2;
reg   [16:0] p_Val2_11_0_1_reg_3159;
reg   [7:0] src_kernel_win_0_val_4_4_1_reg_3164;
reg   [7:0] src_kernel_win_0_val_0_1_lo_reg_3169;
reg   [7:0] src_kernel_win_0_val_2_1_lo_reg_3174;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_reg_3174_pp0_it7;
reg   [7:0] src_kernel_win_0_val_4_1_lo_reg_3179;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_reg_3179_pp0_it7;
reg   [7:0] src_kernel_win_0_val_3_1_lo_reg_3184;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_reg_3184_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_reg_3184_pp0_it8;
wire   [17:0] p_Val2_14_0_1_cast_fu_1930_p1;
reg   [17:0] p_Val2_14_0_1_cast_reg_3189;
wire   [18:0] p_Val2_11_3_1_fu_1942_p2;
reg   [18:0] p_Val2_11_3_1_reg_3194;
wire   [19:0] p_Val2_11_3_2_fu_1952_p2;
reg   [19:0] p_Val2_11_3_2_reg_3199;
wire   [17:0] tmp28_fu_1972_p2;
reg   [17:0] tmp28_reg_3204;
reg   [7:0] src_kernel_win_0_val_0_2_lo_reg_3209;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_reg_3209_pp0_it8;
reg   [7:0] src_kernel_win_0_val_3_2_lo_reg_3214;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_reg_3214_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_reg_3214_pp0_it9;
reg   [7:0] src_kernel_win_0_val_3_3_lo_reg_3219;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_reg_3219_pp0_it8;
wire   [18:0] p_Val2_14_0_2_cast_fu_2034_p1;
reg   [18:0] p_Val2_14_0_2_cast_reg_3224;
wire   [16:0] p_Val2_11_1_fu_2042_p2;
reg   [16:0] p_Val2_11_1_reg_3229;
wire   [17:0] p_Val2_11_4_1_fu_2069_p2;
reg   [17:0] p_Val2_11_4_1_reg_3234;
wire   [19:0] tmp22_fu_2091_p2;
reg   [19:0] tmp22_reg_3239;
wire   [19:0] tmp23_cast_fu_2101_p1;
reg   [19:0] tmp23_cast_reg_3244;
wire   [18:0] tmp27_cast_fu_2130_p1;
reg   [18:0] tmp27_cast_reg_3249;
reg   [18:0] ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8;
reg   [18:0] ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9;
wire   [18:0] tmp1_fu_2200_p2;
reg   [18:0] tmp1_reg_3254;
wire   [18:0] tmp2_cast_fu_2210_p1;
reg   [18:0] tmp2_cast_reg_3259;
(* use_dsp48 = "no" *) wire   [19:0] tmp21_fu_2223_p2;
reg   [19:0] tmp21_reg_3264;
reg   [19:0] ap_reg_ppstg_tmp21_reg_3264_pp0_it9;
reg   [19:0] ap_reg_ppstg_tmp21_reg_3264_pp0_it10;
reg   [19:0] ap_reg_ppstg_tmp21_reg_3264_pp0_it11;
reg   [19:0] ap_reg_ppstg_tmp21_reg_3264_pp0_it12;
wire   [18:0] tmp26_cast_fu_2232_p1;
reg   [18:0] tmp26_cast_reg_3269;
wire   [19:0] tmp3_fu_2257_p2;
reg   [19:0] tmp3_reg_3274;
wire   [17:0] p_Val2_11_1_4_fu_2266_p2;
reg   [17:0] p_Val2_11_1_4_reg_3279;
wire   [18:0] tmp25_fu_2285_p2;
reg   [18:0] tmp25_reg_3284;
reg   [7:0] src_kernel_win_0_val_2_3_lo_reg_3289;
wire   [20:0] p_Val2_14_1_2_cast_fu_2313_p1;
reg   [20:0] p_Val2_14_1_2_cast_reg_3294;
wire   [18:0] tmp6_cast_fu_2332_p1;
reg   [18:0] tmp6_cast_reg_3299;
wire   [19:0] p_Val2_11_2_2_fu_2340_p2;
reg   [19:0] p_Val2_11_2_2_reg_3304;
(* use_dsp48 = "no" *) wire   [18:0] tmp24_fu_2346_p2;
reg   [18:0] tmp24_reg_3309;
reg   [18:0] ap_reg_ppstg_tmp24_reg_3309_pp0_it11;
reg   [18:0] ap_reg_ppstg_tmp24_reg_3309_pp0_it12;
wire   [20:0] tmp4_fu_2392_p2;
reg   [20:0] tmp4_reg_3314;
wire   [20:0] tmp5_cast_fu_2402_p1;
reg   [20:0] tmp5_cast_reg_3319;
wire   [21:0] tmp20_cast_fu_2420_p1;
reg   [21:0] tmp20_cast_reg_3324;
(* use_dsp48 = "no" *) wire   [21:0] tmp19_fu_2432_p2;
reg   [21:0] tmp19_reg_3329;
wire   [7:0] p_Val2_s_70_fu_2510_p3;
reg   [7:0] p_Val2_s_70_reg_3334;
wire   [10:0] k_buf_0_val_0_address0;
reg    k_buf_0_val_0_ce0;
wire   [10:0] k_buf_0_val_0_address1;
reg    k_buf_0_val_0_ce1;
reg    k_buf_0_val_0_we1;
wire   [7:0] k_buf_0_val_0_d1;
wire   [10:0] k_buf_0_val_1_address0;
reg    k_buf_0_val_1_ce0;
wire   [10:0] k_buf_0_val_1_address1;
reg    k_buf_0_val_1_ce1;
reg    k_buf_0_val_1_we1;
wire   [7:0] k_buf_0_val_1_d1;
wire   [10:0] k_buf_0_val_2_address0;
reg    k_buf_0_val_2_ce0;
wire   [10:0] k_buf_0_val_2_address1;
reg    k_buf_0_val_2_ce1;
reg    k_buf_0_val_2_we1;
wire   [7:0] k_buf_0_val_2_d1;
wire   [10:0] k_buf_0_val_3_address0;
reg    k_buf_0_val_3_ce0;
wire   [10:0] k_buf_0_val_3_address1;
reg    k_buf_0_val_3_ce1;
reg    k_buf_0_val_3_we1;
wire   [7:0] k_buf_0_val_3_d1;
wire   [10:0] k_buf_0_val_4_address0;
reg    k_buf_0_val_4_ce0;
wire   [10:0] k_buf_0_val_4_address1;
reg    k_buf_0_val_4_ce1;
reg    k_buf_0_val_4_we1;
wire   [7:0] k_buf_0_val_4_d1;
wire   [12:0] grp_toThreshold_borderInterpolate_fu_479_p;
wire   [11:0] grp_toThreshold_borderInterpolate_fu_479_len;
wire   [3:0] grp_toThreshold_borderInterpolate_fu_479_borderType;
reg    grp_toThreshold_borderInterpolate_fu_479_ap_ce;
wire   [12:0] grp_toThreshold_borderInterpolate_fu_487_p;
wire   [11:0] grp_toThreshold_borderInterpolate_fu_487_len;
wire   [3:0] grp_toThreshold_borderInterpolate_fu_487_borderType;
wire   [14:0] grp_toThreshold_borderInterpolate_fu_487_ap_return;
reg    grp_toThreshold_borderInterpolate_fu_487_ap_ce;
wire   [12:0] grp_toThreshold_borderInterpolate_fu_495_p;
wire   [11:0] grp_toThreshold_borderInterpolate_fu_495_len;
wire   [3:0] grp_toThreshold_borderInterpolate_fu_495_borderType;
wire   [14:0] grp_toThreshold_borderInterpolate_fu_495_ap_return;
reg    grp_toThreshold_borderInterpolate_fu_495_ap_ce;
wire   [12:0] grp_toThreshold_borderInterpolate_fu_503_p;
wire   [11:0] grp_toThreshold_borderInterpolate_fu_503_len;
wire   [3:0] grp_toThreshold_borderInterpolate_fu_503_borderType;
wire   [14:0] grp_toThreshold_borderInterpolate_fu_503_ap_return;
reg    grp_toThreshold_borderInterpolate_fu_503_ap_ce;
wire   [12:0] grp_toThreshold_borderInterpolate_fu_511_p;
wire   [11:0] grp_toThreshold_borderInterpolate_fu_511_len;
wire   [3:0] grp_toThreshold_borderInterpolate_fu_511_borderType;
wire   [14:0] grp_toThreshold_borderInterpolate_fu_511_ap_return;
reg    grp_toThreshold_borderInterpolate_fu_511_ap_ce;
wire   [12:0] grp_toThreshold_borderInterpolate_fu_519_p;
wire   [11:0] grp_toThreshold_borderInterpolate_fu_519_len;
wire   [3:0] grp_toThreshold_borderInterpolate_fu_519_borderType;
wire   [14:0] grp_toThreshold_borderInterpolate_fu_519_ap_return;
reg    grp_toThreshold_borderInterpolate_fu_519_ap_ce;
reg   [10:0] p_012_0_i_reg_456;
reg    ap_sig_cseq_ST_st18_fsm_3;
reg    ap_sig_bdd_584;
wire   [63:0] tmp_63_fu_916_p1;
reg   [7:0] src_kernel_win_0_val_0_1_fu_152;
wire   [7:0] src_kernel_win_0_val_0_0_fu_1398_p3;
wire   [7:0] col_buf_0_val_0_0_15_fu_1704_p3;
reg   [7:0] src_kernel_win_0_val_0_2_fu_156;
reg   [7:0] src_kernel_win_0_val_0_3_fu_160;
reg   [7:0] src_kernel_win_0_val_0_4_fu_164;
reg   [7:0] col_buf_0_val_0_0_5_fu_168;
reg   [7:0] src_kernel_win_0_val_1_1_fu_172;
wire   [7:0] src_kernel_win_0_val_1_0_fu_1456_p3;
wire   [7:0] right_border_buf_0_val_3_4_27_fu_1737_p3;
reg   [7:0] src_kernel_win_0_val_1_2_fu_176;
reg   [7:0] src_kernel_win_0_val_1_3_fu_180;
reg   [7:0] src_kernel_win_0_val_1_4_fu_184;
reg   [7:0] col_buf_0_val_0_0_7_fu_188;
reg   [7:0] src_kernel_win_0_val_2_1_fu_192;
wire   [7:0] src_kernel_win_0_val_2_0_fu_1514_p3;
wire   [7:0] right_border_buf_0_val_2_4_13_fu_1770_p3;
reg   [7:0] src_kernel_win_0_val_2_2_fu_196;
reg   [7:0] src_kernel_win_0_val_2_3_fu_200;
reg   [7:0] src_kernel_win_0_val_2_4_fu_204;
reg   [7:0] col_buf_0_val_0_0_8_fu_208;
reg   [7:0] src_kernel_win_0_val_4_1_fu_212;
reg   [7:0] src_kernel_win_0_val_3_1_fu_216;
wire   [7:0] src_kernel_win_0_val_3_0_fu_1572_p3;
wire   [7:0] right_border_buf_0_val_1_4_27_fu_1803_p3;
reg   [7:0] src_kernel_win_0_val_3_2_fu_220;
reg   [7:0] src_kernel_win_0_val_3_3_fu_224;
reg   [7:0] src_kernel_win_0_val_3_4_fu_228;
reg   [7:0] col_buf_0_val_0_0_9_fu_232;
reg   [7:0] src_kernel_win_0_val_4_2_fu_236;
reg   [7:0] src_kernel_win_0_val_4_3_fu_240;
reg   [7:0] src_kernel_win_0_val_4_4_fu_244;
reg   [7:0] col_buf_0_val_0_0_10_fu_248;
reg   [7:0] right_border_buf_0_val_1_4_3_fu_252;
wire   [7:0] right_border_buf_0_val_1_4_26_fu_1122_p3;
reg   [7:0] right_border_buf_0_val_1_4_4_fu_256;
wire   [7:0] right_border_buf_0_val_1_4_25_fu_1113_p3;
reg   [7:0] right_border_buf_0_val_1_4_13_fu_260;
wire   [7:0] right_border_buf_0_val_1_4_23_fu_1096_p3;
reg   [7:0] right_border_buf_0_val_1_4_14_fu_264;
wire   [7:0] right_border_buf_0_val_1_4_20_fu_1071_p3;
reg   [7:0] right_border_buf_0_val_1_4_15_fu_268;
wire   [7:0] right_border_buf_0_val_1_4_8_fu_1038_p3;
reg   [7:0] right_border_buf_0_val_2_4_3_fu_272;
reg   [7:0] right_border_buf_0_val_2_4_4_fu_276;
reg   [7:0] right_border_buf_0_val_2_4_6_fu_280;
reg   [7:0] right_border_buf_0_val_2_4_7_fu_284;
reg   [7:0] right_border_buf_0_val_2_4_8_fu_288;
reg   [7:0] right_border_buf_0_val_3_4_3_fu_292;
wire   [7:0] right_border_buf_0_val_3_4_26_fu_1299_p3;
reg   [7:0] right_border_buf_0_val_3_4_4_fu_296;
wire   [7:0] right_border_buf_0_val_3_4_25_fu_1290_p3;
reg   [7:0] right_border_buf_0_val_3_4_13_fu_300;
wire   [7:0] right_border_buf_0_val_3_4_23_fu_1273_p3;
reg   [7:0] right_border_buf_0_val_3_4_14_fu_304;
wire   [7:0] right_border_buf_0_val_3_4_20_fu_1248_p3;
reg   [7:0] right_border_buf_0_val_3_4_15_fu_308;
wire   [7:0] right_border_buf_0_val_3_4_8_fu_1215_p3;
reg   [7:0] right_border_buf_0_val_0_0_fu_332;
reg   [7:0] right_border_buf_0_val_0_1_fu_336;
reg   [7:0] right_border_buf_0_val_0_2_fu_340;
reg   [7:0] right_border_buf_0_val_0_3_fu_344;
reg   [7:0] right_border_buf_0_val_0_4_fu_348;
reg   [7:0] col_buf_0_val_0_0_fu_352;
wire   [10:0] tmp_55_fu_619_p1;
wire   [10:0] tmp_59_fu_623_p1;
wire   [10:0] tmp_s_fu_639_p2;
wire   [11:0] tmp_124_cast_fu_669_p1;
wire   [11:0] ImagLoc_y_fu_690_p2;
wire   [9:0] tmp_64_fu_702_p4;
wire   [0:0] icmp_fu_712_p2;
wire   [0:0] tmp_58_fu_718_p2;
wire   [10:0] p_i_fu_737_p3;
wire   [11:0] y_3_fu_752_p2;
wire   [11:0] y_3_1_fu_766_p2;
wire   [11:0] y_3_2_fu_776_p2;
wire   [11:0] y_3_3_fu_786_p2;
wire   [0:0] tmp_57_fu_696_p2;
wire   [0:0] or_cond6_fu_723_p2;
wire   [8:0] tmp_71_fu_817_p4;
wire   [0:0] icmp1_fu_827_p2;
wire   [11:0] tmp_127_cast_fu_802_p1;
wire   [11:0] ImagLoc_x_fu_838_p2;
wire   [0:0] tmp_74_fu_853_p3;
wire   [0:0] rev_fu_861_p2;
wire   [2:0] tmp_72_fu_844_p1;
wire   [11:0] col_assign_18_2_fu_896_p2;
wire  signed [31:0] x_1_fu_913_p1;
wire   [0:0] sel_tmp32_fu_994_p2;
wire   [0:0] sel_tmp33_fu_1007_p2;
wire   [7:0] right_border_buf_0_val_1_4_5_fu_999_p3;
wire   [0:0] sel_tmp34_fu_1020_p2;
wire   [7:0] right_border_buf_0_val_1_4_6_fu_1012_p3;
wire   [0:0] sel_tmp35_fu_1033_p2;
wire   [7:0] right_border_buf_0_val_1_4_7_fu_1025_p3;
wire   [7:0] right_border_buf_0_val_1_4_9_fu_1047_p3;
wire   [7:0] right_border_buf_0_val_1_4_18_fu_1055_p3;
wire   [7:0] right_border_buf_0_val_1_4_19_fu_1063_p3;
wire   [7:0] right_border_buf_0_val_1_4_21_fu_1080_p3;
wire   [7:0] right_border_buf_0_val_1_4_22_fu_1088_p3;
wire   [7:0] right_border_buf_0_val_1_4_24_fu_1105_p3;
wire   [0:0] sel_tmp36_fu_1171_p2;
wire   [0:0] sel_tmp37_fu_1184_p2;
wire   [7:0] right_border_buf_0_val_3_4_5_fu_1176_p3;
wire   [0:0] sel_tmp38_fu_1197_p2;
wire   [7:0] right_border_buf_0_val_3_4_6_fu_1189_p3;
wire   [0:0] sel_tmp39_fu_1210_p2;
wire   [7:0] right_border_buf_0_val_3_4_7_fu_1202_p3;
wire   [7:0] right_border_buf_0_val_3_4_9_fu_1224_p3;
wire   [7:0] right_border_buf_0_val_3_4_18_fu_1232_p3;
wire   [7:0] right_border_buf_0_val_3_4_19_fu_1240_p3;
wire   [7:0] right_border_buf_0_val_3_4_21_fu_1257_p3;
wire   [7:0] right_border_buf_0_val_3_4_22_fu_1265_p3;
wire   [7:0] right_border_buf_0_val_3_4_24_fu_1282_p3;
wire   [0:0] sel_tmp1_fu_1355_p2;
wire   [2:0] locy_fu_1348_p2;
wire   [0:0] sel_tmp3_fu_1366_p2;
wire   [7:0] sel_tmp2_fu_1359_p3;
wire   [0:0] sel_tmp7_fu_1379_p2;
wire   [7:0] sel_tmp5_fu_1372_p3;
wire   [0:0] sel_tmp10_fu_1392_p2;
wire   [7:0] sel_tmp9_fu_1385_p3;
wire   [0:0] sel_tmp11_fu_1413_p2;
wire   [2:0] locy_1_t_fu_1406_p2;
wire   [0:0] sel_tmp13_fu_1424_p2;
wire   [7:0] sel_tmp12_fu_1417_p3;
wire   [0:0] sel_tmp15_fu_1437_p2;
wire   [7:0] sel_tmp14_fu_1430_p3;
wire   [0:0] sel_tmp17_fu_1450_p2;
wire   [7:0] sel_tmp16_fu_1443_p3;
wire   [0:0] sel_tmp18_fu_1471_p2;
wire   [2:0] locy_2_t_fu_1464_p2;
wire   [0:0] sel_tmp20_fu_1482_p2;
wire   [7:0] sel_tmp19_fu_1475_p3;
wire   [0:0] sel_tmp22_fu_1495_p2;
wire   [7:0] sel_tmp21_fu_1488_p3;
wire   [0:0] sel_tmp24_fu_1508_p2;
wire   [7:0] sel_tmp23_fu_1501_p3;
wire   [0:0] sel_tmp25_fu_1529_p2;
wire   [2:0] locy_3_t_fu_1522_p2;
wire   [0:0] sel_tmp27_fu_1540_p2;
wire   [7:0] sel_tmp26_fu_1533_p3;
wire   [0:0] sel_tmp29_fu_1553_p2;
wire   [7:0] sel_tmp28_fu_1546_p3;
wire   [0:0] sel_tmp31_fu_1566_p2;
wire   [7:0] sel_tmp30_fu_1559_p3;
wire   [0:0] sel_tmp_fu_1660_p2;
wire   [0:0] sel_tmp4_fu_1673_p2;
wire   [7:0] col_buf_0_val_0_0_2_fu_1665_p3;
wire   [0:0] sel_tmp6_fu_1686_p2;
wire   [7:0] col_buf_0_val_0_0_3_fu_1678_p3;
wire   [0:0] sel_tmp8_fu_1699_p2;
wire   [7:0] col_buf_0_val_0_0_4_fu_1691_p3;
wire   [7:0] right_border_buf_0_val_3_4_fu_1713_p3;
wire   [7:0] right_border_buf_0_val_3_4_1_64_fu_1721_p3;
wire   [7:0] right_border_buf_0_val_3_4_2_65_fu_1729_p3;
wire   [7:0] right_border_buf_0_val_2_4_fu_1746_p3;
wire   [7:0] right_border_buf_0_val_2_4_1_66_fu_1754_p3;
wire   [7:0] right_border_buf_0_val_2_4_2_67_fu_1762_p3;
wire   [7:0] right_border_buf_0_val_1_4_fu_1779_p3;
wire   [7:0] right_border_buf_0_val_1_4_1_68_fu_1787_p3;
wire   [7:0] right_border_buf_0_val_1_4_2_69_fu_1795_p3;
wire   [7:0] p_Val2_11_0_1_fu_1862_p0;
wire   [7:0] p_Val2_s_fu_1915_p0;
wire   [15:0] p_Val2_s_fu_1915_p2;
wire   [16:0] tmp_496_0_cast_fu_1921_p1;
wire   [16:0] p_Val2_14_0_1_fu_1925_p2;
wire   [7:0] p_Val2_11_3_1_fu_1942_p0;
wire   [7:0] p_Val2_11_3_2_fu_1952_p0;
wire   [8:0] OP1_V_3_4_cast_cast_fu_1958_p1;
wire   [8:0] OP1_V_3_cast_cast_fu_1934_p1;
wire   [8:0] p_Val2_11_3_s_fu_1962_p2;
wire   [8:0] tmp28_fu_1972_p0;
wire   [7:0] p_Val2_11_0_2_fu_2023_p0;
wire   [17:0] p_Val2_11_0_2_fu_2023_p2;
wire   [17:0] p_Val2_14_0_2_fu_2029_p2;
wire   [7:0] p_Val2_11_1_fu_2042_p0;
wire   [7:0] p_Val2_11_3_3_fu_2051_p0;
wire   [18:0] p_Val2_11_3_3_fu_2051_p2;
wire   [7:0] p_Val2_11_4_1_fu_2069_p0;
wire   [7:0] p_Val2_11_4_3_fu_2078_p0;
wire   [17:0] p_Val2_11_4_3_fu_2078_p2;
wire   [19:0] tmp_496_3_3_cast_cast_fu_2057_p1;
wire   [18:0] tmp_496_4_3_cast_cast_fu_2084_p1;
wire   [18:0] tmp23_fu_2096_p2;
wire   [8:0] OP1_V_4_cast_cast_fu_2061_p1;
wire   [8:0] OP1_V_4_4_cast_cast_fu_2088_p1;
wire   [8:0] p_Val2_11_s_fu_2105_p2;
wire   [8:0] tmp29_fu_2115_p0;
wire   [15:0] tmp29_fu_2115_p2;
wire   [17:0] tmp29_cast_fu_2121_p1;
wire   [17:0] tmp27_fu_2125_p2;
wire   [7:0] p_Val2_11_0_3_fu_2177_p0;
wire   [17:0] p_Val2_11_0_3_fu_2177_p2;
wire   [7:0] p_Val2_11_0_4_fu_2190_p0;
wire   [15:0] p_Val2_11_0_4_fu_2190_p2;
wire   [18:0] tmp_496_0_3_cast_fu_2183_p1;
wire   [16:0] tmp_496_0_4_cast_cast_fu_2196_p1;
wire   [16:0] tmp2_fu_2205_p2;
wire   [7:0] p_Val2_11_2_4_fu_2217_p0;
wire   [17:0] p_Val2_11_2_4_fu_2217_p2;
wire   [17:0] tmp26_fu_2227_p2;
(* use_dsp48 = "no" *) wire   [18:0] p_Val2_14_1_fu_2236_p2;
wire   [7:0] p_Val2_11_1_1_fu_2247_p0;
wire   [18:0] p_Val2_11_1_1_fu_2247_p2;
wire   [19:0] p_Val2_14_1_cast_fu_2240_p1;
wire   [19:0] tmp_496_1_1_cast_fu_2253_p1;
wire   [7:0] p_Val2_11_1_4_fu_2266_p0;
wire   [7:0] p_Val2_11_4_2_fu_2275_p0;
wire   [17:0] p_Val2_11_4_2_fu_2275_p2;
wire   [18:0] tmp_496_4_2_cast_cast_fu_2281_p1;
wire   [7:0] p_Val2_11_1_2_fu_2302_p0;
wire   [19:0] p_Val2_11_1_2_fu_2302_p2;
wire   [19:0] p_Val2_14_1_2_fu_2308_p2;
wire   [7:0] p_Val2_11_2_fu_2321_p0;
wire   [17:0] p_Val2_11_2_fu_2321_p2;
wire   [17:0] tmp6_fu_2327_p2;
wire   [7:0] p_Val2_11_2_2_fu_2340_p0;
wire   [7:0] p_Val2_11_1_3_fu_2373_p0;
wire   [7:0] p_Val2_11_2_1_fu_2382_p0;
wire   [19:0] p_Val2_11_2_1_fu_2382_p2;
wire   [20:0] tmp_496_2_1_cast_fu_2388_p1;
wire   [18:0] p_Val2_11_1_3_fu_2373_p2;
wire   [18:0] tmp5_fu_2397_p2;
wire   [7:0] p_Val2_11_2_3_fu_2409_p0;
wire   [19:0] p_Val2_11_2_3_fu_2409_p2;
wire   [19:0] tmp20_fu_2415_p2;
(* use_dsp48 = "no" *) wire   [20:0] p_Val2_14_2_1_fu_2424_p2;
wire   [21:0] p_Val2_14_2_1_cast_fu_2428_p1;
wire   [21:0] tmp21_cast_fu_2437_p1;
wire   [21:0] tmp24_cast_fu_2445_p1;
wire   [21:0] tmp18_fu_2440_p2;
wire   [21:0] p_Val2_4_fu_2448_p2;
wire   [0:0] tmp_83_fu_2464_p3;
wire   [7:0] p_Val2_5_fu_2454_p4;
wire   [7:0] tmp_79_i_i_fu_2472_p1;
wire   [7:0] p_Val2_6_fu_2484_p2;
wire   [0:0] tmp_84_fu_2476_p3;
wire   [0:0] tmp_85_fu_2490_p3;
wire   [0:0] p_Result_1_i_i_not_fu_2498_p2;
wire   [0:0] not_carry_fu_2504_p2;
reg   [3:0] ap_NS_fsm;
wire   [16:0] p_Val2_11_0_1_fu_1862_p00;
wire   [17:0] p_Val2_11_0_2_fu_2023_p00;
wire   [17:0] p_Val2_11_0_3_fu_2177_p00;
wire   [15:0] p_Val2_11_0_4_fu_2190_p00;
wire   [18:0] p_Val2_11_1_1_fu_2247_p00;
wire   [19:0] p_Val2_11_1_2_fu_2302_p00;
wire   [18:0] p_Val2_11_1_3_fu_2373_p00;
wire   [17:0] p_Val2_11_1_4_fu_2266_p00;
wire   [16:0] p_Val2_11_1_fu_2042_p00;
wire   [19:0] p_Val2_11_2_1_fu_2382_p00;
wire   [19:0] p_Val2_11_2_2_fu_2340_p00;
wire   [19:0] p_Val2_11_2_3_fu_2409_p00;
wire   [17:0] p_Val2_11_2_4_fu_2217_p00;
wire   [17:0] p_Val2_11_2_fu_2321_p00;
wire   [18:0] p_Val2_11_3_1_fu_1942_p00;
wire   [19:0] p_Val2_11_3_2_fu_1952_p00;
wire   [18:0] p_Val2_11_3_3_fu_2051_p00;
wire   [17:0] p_Val2_11_4_1_fu_2069_p00;
wire   [17:0] p_Val2_11_4_2_fu_2275_p00;
wire   [17:0] p_Val2_11_4_3_fu_2078_p00;
wire   [15:0] p_Val2_s_fu_1915_p00;
wire   [17:0] tmp28_fu_1972_p00;
wire   [15:0] tmp29_fu_2115_p00;


toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_0_address0 ),
    .ce0( k_buf_0_val_0_ce0 ),
    .q0( k_buf_0_val_0_q0 ),
    .address1( k_buf_0_val_0_address1 ),
    .ce1( k_buf_0_val_0_ce1 ),
    .we1( k_buf_0_val_0_we1 ),
    .d1( k_buf_0_val_0_d1 )
);

toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_1_address0 ),
    .ce0( k_buf_0_val_1_ce0 ),
    .q0( k_buf_0_val_1_q0 ),
    .address1( k_buf_0_val_1_address1 ),
    .ce1( k_buf_0_val_1_ce1 ),
    .we1( k_buf_0_val_1_we1 ),
    .d1( k_buf_0_val_1_d1 )
);

toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_2_address0 ),
    .ce0( k_buf_0_val_2_ce0 ),
    .q0( k_buf_0_val_2_q0 ),
    .address1( k_buf_0_val_2_address1 ),
    .ce1( k_buf_0_val_2_ce1 ),
    .we1( k_buf_0_val_2_we1 ),
    .d1( k_buf_0_val_2_d1 )
);

toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_3_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_3_address0 ),
    .ce0( k_buf_0_val_3_ce0 ),
    .q0( k_buf_0_val_3_q0 ),
    .address1( k_buf_0_val_3_address1 ),
    .ce1( k_buf_0_val_3_ce1 ),
    .we1( k_buf_0_val_3_we1 ),
    .d1( k_buf_0_val_3_d1 )
);

toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_4_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_4_address0 ),
    .ce0( k_buf_0_val_4_ce0 ),
    .q0( k_buf_0_val_4_q0 ),
    .address1( k_buf_0_val_4_address1 ),
    .ce1( k_buf_0_val_4_ce1 ),
    .we1( k_buf_0_val_4_we1 ),
    .d1( k_buf_0_val_4_d1 )
);

toThreshold_borderInterpolate grp_toThreshold_borderInterpolate_fu_479(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_toThreshold_borderInterpolate_fu_479_p ),
    .len( grp_toThreshold_borderInterpolate_fu_479_len ),
    .borderType( grp_toThreshold_borderInterpolate_fu_479_borderType ),
    .ap_return( grp_toThreshold_borderInterpolate_fu_479_ap_return ),
    .ap_ce( grp_toThreshold_borderInterpolate_fu_479_ap_ce )
);

toThreshold_borderInterpolate grp_toThreshold_borderInterpolate_fu_487(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_toThreshold_borderInterpolate_fu_487_p ),
    .len( grp_toThreshold_borderInterpolate_fu_487_len ),
    .borderType( grp_toThreshold_borderInterpolate_fu_487_borderType ),
    .ap_return( grp_toThreshold_borderInterpolate_fu_487_ap_return ),
    .ap_ce( grp_toThreshold_borderInterpolate_fu_487_ap_ce )
);

toThreshold_borderInterpolate grp_toThreshold_borderInterpolate_fu_495(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_toThreshold_borderInterpolate_fu_495_p ),
    .len( grp_toThreshold_borderInterpolate_fu_495_len ),
    .borderType( grp_toThreshold_borderInterpolate_fu_495_borderType ),
    .ap_return( grp_toThreshold_borderInterpolate_fu_495_ap_return ),
    .ap_ce( grp_toThreshold_borderInterpolate_fu_495_ap_ce )
);

toThreshold_borderInterpolate grp_toThreshold_borderInterpolate_fu_503(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_toThreshold_borderInterpolate_fu_503_p ),
    .len( grp_toThreshold_borderInterpolate_fu_503_len ),
    .borderType( grp_toThreshold_borderInterpolate_fu_503_borderType ),
    .ap_return( grp_toThreshold_borderInterpolate_fu_503_ap_return ),
    .ap_ce( grp_toThreshold_borderInterpolate_fu_503_ap_ce )
);

toThreshold_borderInterpolate grp_toThreshold_borderInterpolate_fu_511(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_toThreshold_borderInterpolate_fu_511_p ),
    .len( grp_toThreshold_borderInterpolate_fu_511_len ),
    .borderType( grp_toThreshold_borderInterpolate_fu_511_borderType ),
    .ap_return( grp_toThreshold_borderInterpolate_fu_511_ap_return ),
    .ap_ce( grp_toThreshold_borderInterpolate_fu_511_ap_ce )
);

toThreshold_borderInterpolate grp_toThreshold_borderInterpolate_fu_519(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_toThreshold_borderInterpolate_fu_519_p ),
    .len( grp_toThreshold_borderInterpolate_fu_519_len ),
    .borderType( grp_toThreshold_borderInterpolate_fu_519_borderType ),
    .ap_return( grp_toThreshold_borderInterpolate_fu_519_ap_return ),
    .ap_ce( grp_toThreshold_borderInterpolate_fu_519_ap_ce )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == tmp_60_fu_806_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_54_fu_673_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_54_fu_673_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14)))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

/// ap_reg_ppiten_pp0_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14)))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

/// ap_reg_ppiten_pp0_it12 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14)))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end
    end
end

/// ap_reg_ppiten_pp0_it13 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14)))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end
    end
end

/// ap_reg_ppiten_pp0_it14 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14)))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_54_fu_673_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14)))) begin
            if (~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) begin
                ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) begin
                ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
            end
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14)))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14)))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14)))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_3)) begin
        p_012_0_i_reg_456 <= i_V_reg_2895;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        p_012_0_i_reg_456 <= ap_const_lv11_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == tmp_60_fu_806_p2))) begin
        p_025_0_i_reg_467 <= j_V_fu_811_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_54_fu_673_p2 == ap_const_lv1_0))) begin
        p_025_0_i_reg_467 <= ap_const_lv11_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_75_reg_2976_pp0_it4)) | (~(ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it4)))) begin
        src_kernel_win_0_val_0_1_fu_152 <= right_border_buf_0_val_4_0_reg_3057;
    end else if (((~(ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) & (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_3)) | (~(ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) & (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_2)) | (~(ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) & (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_1)) | (~(ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) & (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_0)) | (~(ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) & ~(ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_3) & ~(ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_2) & ~(ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_1) & ~(ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_0)))) begin
        src_kernel_win_0_val_0_1_fu_152 <= col_buf_0_val_0_0_15_fu_1704_p3;
    end else if ((((ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == tmp_65_reg_2905) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_3)) | ((ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == tmp_65_reg_2905) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_2)) | ((ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == tmp_65_reg_2905) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_1)) | ((ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == tmp_65_reg_2905) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_0)) | ((ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == tmp_65_reg_2905) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & ~(ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_3) & ~(ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_2) & ~(ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_1) & ~(ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_0)))) begin
        src_kernel_win_0_val_0_1_fu_152 <= src_kernel_win_0_val_0_0_fu_1398_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_75_reg_2976_pp0_it4)) | (~(ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it4)))) begin
        src_kernel_win_0_val_1_1_fu_172 <= right_border_buf_0_val_3_0_reg_3062;
    end else if (((~(ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) & (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_3)) | (~(ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) & (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_2)) | (~(ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) & (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_1)) | (~(ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) & (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_0)) | (~(ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) & ~(ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_3) & ~(ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_2) & ~(ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_1) & ~(ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_0)))) begin
        src_kernel_win_0_val_1_1_fu_172 <= right_border_buf_0_val_3_4_27_fu_1737_p3;
    end else if ((((ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == tmp_65_reg_2905) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_3)) | ((ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == tmp_65_reg_2905) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_2)) | ((ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == tmp_65_reg_2905) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_1)) | ((ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == tmp_65_reg_2905) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_0)) | ((ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == tmp_65_reg_2905) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & ~(ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_3) & ~(ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_2) & ~(ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_1) & ~(ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_0)))) begin
        src_kernel_win_0_val_1_1_fu_172 <= src_kernel_win_0_val_1_0_fu_1456_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_75_reg_2976_pp0_it4)) | (~(ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it4)))) begin
        src_kernel_win_0_val_2_1_fu_192 <= right_border_buf_0_val_2_0_reg_3072;
    end else if (((~(ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) & (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_3)) | (~(ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) & (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_2)) | (~(ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) & (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_1)) | (~(ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) & (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_0)) | (~(ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) & ~(ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_3) & ~(ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_2) & ~(ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_1) & ~(ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_0)))) begin
        src_kernel_win_0_val_2_1_fu_192 <= right_border_buf_0_val_2_4_13_fu_1770_p3;
    end else if ((((ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == tmp_65_reg_2905) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_3)) | ((ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == tmp_65_reg_2905) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_2)) | ((ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == tmp_65_reg_2905) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_1)) | ((ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == tmp_65_reg_2905) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_0)) | ((ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == tmp_65_reg_2905) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & ~(ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_3) & ~(ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_2) & ~(ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_1) & ~(ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_0)))) begin
        src_kernel_win_0_val_2_1_fu_192 <= src_kernel_win_0_val_2_0_fu_1514_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_75_reg_2976_pp0_it4)) | (~(ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it4)))) begin
        src_kernel_win_0_val_3_1_fu_216 <= right_border_buf_0_val_1_0_reg_3082;
    end else if (((~(ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) & (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_3)) | (~(ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) & (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_2)) | (~(ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) & (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_1)) | (~(ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) & (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_0)) | (~(ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) & ~(ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_3) & ~(ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_2) & ~(ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_1) & ~(ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_0)))) begin
        src_kernel_win_0_val_3_1_fu_216 <= right_border_buf_0_val_1_4_27_fu_1803_p3;
    end else if ((((ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == tmp_65_reg_2905) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_3)) | ((ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == tmp_65_reg_2905) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_2)) | ((ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == tmp_65_reg_2905) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_1)) | ((ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == tmp_65_reg_2905) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_0)) | ((ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == tmp_65_reg_2905) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & ~(ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_3) & ~(ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_2) & ~(ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_1) & ~(ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_0)))) begin
        src_kernel_win_0_val_3_1_fu_216 <= src_kernel_win_0_val_3_0_fu_1572_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) & ~(ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_3) & ~(ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_2) & ~(ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_1) & ~(ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_0))) begin
        src_kernel_win_0_val_4_1_fu_212 <= right_border_buf_0_val_0_4_fu_348;
    end else if ((~(ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) & (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_0))) begin
        src_kernel_win_0_val_4_1_fu_212 <= right_border_buf_0_val_0_0_fu_332;
    end else if ((~(ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) & (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_1))) begin
        src_kernel_win_0_val_4_1_fu_212 <= right_border_buf_0_val_0_1_fu_336;
    end else if ((~(ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) & (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_2))) begin
        src_kernel_win_0_val_4_1_fu_212 <= right_border_buf_0_val_0_2_fu_340;
    end else if ((~(ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) & (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_3))) begin
        src_kernel_win_0_val_4_1_fu_212 <= right_border_buf_0_val_0_3_fu_344;
    end else if ((((ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == tmp_65_reg_2905) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & ~(ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_3) & ~(ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_2) & ~(ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_1) & ~(ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_0)) | (~(ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_75_reg_2976_pp0_it4)) | (~(ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it4)))) begin
        src_kernel_win_0_val_4_1_fu_212 <= src_kernel_win_0_val_4_0_reg_3092;
    end else if (((ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == tmp_65_reg_2905) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_0))) begin
        src_kernel_win_0_val_4_1_fu_212 <= col_buf_0_val_0_0_fu_352;
    end else if (((ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == tmp_65_reg_2905) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_1))) begin
        src_kernel_win_0_val_4_1_fu_212 <= right_border_buf_0_val_3_0_reg_3062;
    end else if (((ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == tmp_65_reg_2905) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_2))) begin
        src_kernel_win_0_val_4_1_fu_212 <= right_border_buf_0_val_2_0_reg_3072;
    end else if (((ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == tmp_65_reg_2905) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 == ap_const_lv3_3))) begin
        src_kernel_win_0_val_4_1_fu_212 <= right_border_buf_0_val_1_0_reg_3082;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_54_fu_673_p2 == ap_const_lv1_0))) begin
        ImagLoc_y_cast_cast_reg_2915[0] <= ImagLoc_y_cast_cast_fu_748_p1[0];
ImagLoc_y_cast_cast_reg_2915[1] <= ImagLoc_y_cast_cast_fu_748_p1[1];
ImagLoc_y_cast_cast_reg_2915[2] <= ImagLoc_y_cast_cast_fu_748_p1[2];
ImagLoc_y_cast_cast_reg_2915[3] <= ImagLoc_y_cast_cast_fu_748_p1[3];
ImagLoc_y_cast_cast_reg_2915[4] <= ImagLoc_y_cast_cast_fu_748_p1[4];
ImagLoc_y_cast_cast_reg_2915[5] <= ImagLoc_y_cast_cast_fu_748_p1[5];
ImagLoc_y_cast_cast_reg_2915[6] <= ImagLoc_y_cast_cast_fu_748_p1[6];
ImagLoc_y_cast_cast_reg_2915[7] <= ImagLoc_y_cast_cast_fu_748_p1[7];
ImagLoc_y_cast_cast_reg_2915[8] <= ImagLoc_y_cast_cast_fu_748_p1[8];
ImagLoc_y_cast_cast_reg_2915[9] <= ImagLoc_y_cast_cast_fu_748_p1[9];
ImagLoc_y_cast_cast_reg_2915[10] <= ImagLoc_y_cast_cast_fu_748_p1[10];
ImagLoc_y_cast_cast_reg_2915[11] <= ImagLoc_y_cast_cast_fu_748_p1[11];
        brmerge_reg_2951 <= brmerge_fu_796_p2;
        tmp_56_reg_2900 <= tmp_56_fu_684_p2;
        tmp_65_reg_2905 <= ImagLoc_y_fu_690_p2[ap_const_lv32_B];
        tmp_66_reg_2909 <= tmp_66_fu_744_p1;
        tmp_68_reg_2925 <= tmp_68_fu_762_p1;
        y_3_1_cast_cast_reg_2936 <= y_3_1_cast_cast_fu_772_p1;
        y_3_2_cast_cast_reg_2941 <= y_3_2_cast_cast_fu_782_p1;
        y_3_3_cast_cast_reg_2946 <= y_3_3_cast_cast_fu_792_p1;
        y_3_cast_cast_reg_2920 <= y_3_cast_cast_fu_758_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14)))) begin
        ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 <= col_assign_2_reg_3049;
        ap_reg_ppstg_col_assign_reg_2984_pp0_it2 <= ap_reg_ppstg_col_assign_reg_2984_pp0_it1;
        ap_reg_ppstg_col_assign_reg_2984_pp0_it3 <= ap_reg_ppstg_col_assign_reg_2984_pp0_it2;
        ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 <= locy_4_t_reg_3045;
        ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it10 <= ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it9;
        ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it11 <= ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it10;
        ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it12 <= ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it11;
        ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it13 <= ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it12;
        ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it2 <= ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it1;
        ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it3 <= ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it2;
        ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it4 <= ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it3;
        ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it5 <= ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it4;
        ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it6 <= ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it5;
        ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it7 <= ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it6;
        ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it8 <= ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it7;
        ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it9 <= ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it8;
        ap_reg_ppstg_or_cond7_reg_2972_pp0_it2 <= ap_reg_ppstg_or_cond7_reg_2972_pp0_it1;
        ap_reg_ppstg_or_cond7_reg_2972_pp0_it3 <= ap_reg_ppstg_or_cond7_reg_2972_pp0_it2;
        ap_reg_ppstg_or_cond7_reg_2972_pp0_it4 <= ap_reg_ppstg_or_cond7_reg_2972_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_6_reg_3125_pp0_it6 <= src_kernel_win_0_val_0_1_6_reg_3125;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_reg_3209_pp0_it8 <= src_kernel_win_0_val_0_2_lo_reg_3209;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_6_reg_3131_pp0_it6 <= src_kernel_win_0_val_1_1_6_reg_3131;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_6_reg_3137_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_6_reg_3137_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_6_reg_3137_pp0_it6 <= src_kernel_win_0_val_2_1_6_reg_3137;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_6_reg_3137_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_6_reg_3137_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_6_reg_3137_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_6_reg_3137_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_6_reg_3137_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_6_reg_3137_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_reg_3174_pp0_it7 <= src_kernel_win_0_val_2_1_lo_reg_3174;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3148_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3148_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3148_pp0_it6 <= src_kernel_win_0_val_3_1_6_reg_3148;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3148_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3148_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3148_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3148_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3148_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3148_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_reg_3184_pp0_it7 <= src_kernel_win_0_val_3_1_lo_reg_3184;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_reg_3184_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_reg_3184_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_reg_3214_pp0_it8 <= src_kernel_win_0_val_3_2_lo_reg_3214;
        ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_reg_3214_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_reg_3214_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_reg_3219_pp0_it8 <= src_kernel_win_0_val_3_3_lo_reg_3219;
        ap_reg_ppstg_src_kernel_win_0_val_4_1_13_reg_3143_pp0_it6 <= src_kernel_win_0_val_4_1_13_reg_3143;
        ap_reg_ppstg_src_kernel_win_0_val_4_1_13_reg_3143_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_4_1_13_reg_3143_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_reg_3179_pp0_it7 <= src_kernel_win_0_val_4_1_lo_reg_3179;
        ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_reg_3154_pp0_it6 <= src_kernel_win_0_val_4_2_lo_reg_3154;
        ap_reg_ppstg_tmp21_reg_3264_pp0_it10 <= ap_reg_ppstg_tmp21_reg_3264_pp0_it9;
        ap_reg_ppstg_tmp21_reg_3264_pp0_it11 <= ap_reg_ppstg_tmp21_reg_3264_pp0_it10;
        ap_reg_ppstg_tmp21_reg_3264_pp0_it12 <= ap_reg_ppstg_tmp21_reg_3264_pp0_it11;
        ap_reg_ppstg_tmp21_reg_3264_pp0_it9 <= tmp21_reg_3264;
        ap_reg_ppstg_tmp24_reg_3309_pp0_it11 <= tmp24_reg_3309;
        ap_reg_ppstg_tmp24_reg_3309_pp0_it12 <= ap_reg_ppstg_tmp24_reg_3309_pp0_it11;
        ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[0] <= tmp27_cast_reg_3249[0];
ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[1] <= tmp27_cast_reg_3249[1];
ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[2] <= tmp27_cast_reg_3249[2];
ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[3] <= tmp27_cast_reg_3249[3];
ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[4] <= tmp27_cast_reg_3249[4];
ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[5] <= tmp27_cast_reg_3249[5];
ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[6] <= tmp27_cast_reg_3249[6];
ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[7] <= tmp27_cast_reg_3249[7];
ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[8] <= tmp27_cast_reg_3249[8];
ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[9] <= tmp27_cast_reg_3249[9];
ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[10] <= tmp27_cast_reg_3249[10];
ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[11] <= tmp27_cast_reg_3249[11];
ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[12] <= tmp27_cast_reg_3249[12];
ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[13] <= tmp27_cast_reg_3249[13];
ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[14] <= tmp27_cast_reg_3249[14];
ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[15] <= tmp27_cast_reg_3249[15];
ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[16] <= tmp27_cast_reg_3249[16];
ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[17] <= tmp27_cast_reg_3249[17];
        ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9[0] <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[0];
ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9[1] <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[1];
ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9[2] <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[2];
ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9[3] <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[3];
ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9[4] <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[4];
ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9[5] <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[5];
ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9[6] <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[6];
ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9[7] <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[7];
ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9[8] <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[8];
ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9[9] <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[9];
ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9[10] <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[10];
ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9[11] <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[11];
ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9[12] <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[12];
ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9[13] <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[13];
ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9[14] <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[14];
ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9[15] <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[15];
ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9[16] <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[16];
ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9[17] <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[17];
        ap_reg_ppstg_tmp_60_reg_2955_pp0_it2 <= ap_reg_ppstg_tmp_60_reg_2955_pp0_it1;
        ap_reg_ppstg_tmp_60_reg_2955_pp0_it3 <= ap_reg_ppstg_tmp_60_reg_2955_pp0_it2;
        ap_reg_ppstg_tmp_60_reg_2955_pp0_it4 <= ap_reg_ppstg_tmp_60_reg_2955_pp0_it3;
        ap_reg_ppstg_tmp_60_reg_2955_pp0_it5 <= ap_reg_ppstg_tmp_60_reg_2955_pp0_it4;
        ap_reg_ppstg_tmp_60_reg_2955_pp0_it6 <= ap_reg_ppstg_tmp_60_reg_2955_pp0_it5;
        ap_reg_ppstg_tmp_60_reg_2955_pp0_it7 <= ap_reg_ppstg_tmp_60_reg_2955_pp0_it6;
        ap_reg_ppstg_tmp_60_reg_2955_pp0_it8 <= ap_reg_ppstg_tmp_60_reg_2955_pp0_it7;
        ap_reg_ppstg_tmp_60_reg_2955_pp0_it9 <= ap_reg_ppstg_tmp_60_reg_2955_pp0_it8;
        ap_reg_ppstg_tmp_67_reg_2968_pp0_it2 <= ap_reg_ppstg_tmp_67_reg_2968_pp0_it1;
        ap_reg_ppstg_tmp_67_reg_2968_pp0_it3 <= ap_reg_ppstg_tmp_67_reg_2968_pp0_it2;
        ap_reg_ppstg_tmp_67_reg_2968_pp0_it4 <= ap_reg_ppstg_tmp_67_reg_2968_pp0_it3;
        ap_reg_ppstg_tmp_69_reg_2980_pp0_it2 <= ap_reg_ppstg_tmp_69_reg_2980_pp0_it1;
        ap_reg_ppstg_tmp_69_reg_2980_pp0_it3 <= ap_reg_ppstg_tmp_69_reg_2980_pp0_it2;
        ap_reg_ppstg_tmp_75_reg_2976_pp0_it2 <= ap_reg_ppstg_tmp_75_reg_2976_pp0_it1;
        ap_reg_ppstg_tmp_75_reg_2976_pp0_it3 <= ap_reg_ppstg_tmp_75_reg_2976_pp0_it2;
        ap_reg_ppstg_tmp_75_reg_2976_pp0_it4 <= ap_reg_ppstg_tmp_75_reg_2976_pp0_it3;
        ap_reg_ppstg_tmp_81_reg_2992_pp0_it2 <= ap_reg_ppstg_tmp_81_reg_2992_pp0_it1;
        ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 <= ap_reg_ppstg_tmp_81_reg_2992_pp0_it2;
        src_kernel_win_0_val_0_1_6_reg_3125 <= src_kernel_win_0_val_0_1_fu_152;
        src_kernel_win_0_val_1_1_6_reg_3131 <= src_kernel_win_0_val_1_1_fu_172;
        src_kernel_win_0_val_2_1_6_reg_3137 <= src_kernel_win_0_val_2_1_fu_192;
        src_kernel_win_0_val_3_1_6_reg_3148 <= src_kernel_win_0_val_3_1_fu_216;
        src_kernel_win_0_val_4_1_13_reg_3143 <= src_kernel_win_0_val_4_1_fu_212;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
        ap_reg_ppstg_col_assign_reg_2984_pp0_it1 <= col_assign_reg_2984;
        ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it1 <= or_cond221_i_reg_2964;
        ap_reg_ppstg_or_cond7_reg_2972_pp0_it1 <= or_cond7_reg_2972;
        ap_reg_ppstg_tmp_60_reg_2955_pp0_it1 <= tmp_60_reg_2955;
        ap_reg_ppstg_tmp_67_reg_2968_pp0_it1 <= tmp_67_reg_2968;
        ap_reg_ppstg_tmp_69_reg_2980_pp0_it1 <= tmp_69_reg_2980;
        ap_reg_ppstg_tmp_75_reg_2976_pp0_it1 <= tmp_75_reg_2976;
        ap_reg_ppstg_tmp_81_reg_2992_pp0_it1 <= tmp_81_reg_2992;
        tmp_60_reg_2955 <= tmp_60_fu_806_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == brmerge_reg_2951) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_75_reg_2976_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_67_reg_2968_pp0_it2))) begin
        col_assign_2_reg_3049 <= col_assign_2_fu_929_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == tmp_60_fu_806_p2) & ~(ap_const_lv1_0 == or_cond7_fu_872_p2) & (ap_const_lv1_0 == tmp_69_fu_886_p2))) begin
        col_assign_reg_2984 <= col_assign_fu_891_p2;
        tmp_81_reg_2992 <= tmp_81_fu_901_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) & (ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 == ap_const_lv3_0))) begin
        col_buf_0_val_0_0_10_fu_248 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) & ~(ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 == ap_const_lv3_3) & ~(ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 == ap_const_lv3_2) & ~(ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 == ap_const_lv3_1) & ~(ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 == ap_const_lv3_0))) begin
        col_buf_0_val_0_0_5_fu_168 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) & (ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 == ap_const_lv3_3))) begin
        col_buf_0_val_0_0_7_fu_188 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) & (ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 == ap_const_lv3_2))) begin
        col_buf_0_val_0_0_8_fu_208 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) & (ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 == ap_const_lv3_1))) begin
        col_buf_0_val_0_0_9_fu_232 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
        col_buf_0_val_0_0_fu_352 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        heightloop_reg_2855 <= heightloop_fu_627_p2;
        p_neg228_i_reg_2870 <= p_neg228_i_fu_649_p2;
        ref_cast_reg_2886[0] <= ref_cast_fu_665_p1[0];
ref_cast_reg_2886[1] <= ref_cast_fu_665_p1[1];
ref_cast_reg_2886[2] <= ref_cast_fu_665_p1[2];
ref_cast_reg_2886[3] <= ref_cast_fu_665_p1[3];
ref_cast_reg_2886[4] <= ref_cast_fu_665_p1[4];
ref_cast_reg_2886[5] <= ref_cast_fu_665_p1[5];
ref_cast_reg_2886[6] <= ref_cast_fu_665_p1[6];
ref_cast_reg_2886[7] <= ref_cast_fu_665_p1[7];
ref_cast_reg_2886[8] <= ref_cast_fu_665_p1[8];
ref_cast_reg_2886[9] <= ref_cast_fu_665_p1[9];
ref_cast_reg_2886[10] <= ref_cast_fu_665_p1[10];
        ref_reg_2881 <= ref_fu_659_p2;
        tmp_123_cast_reg_2865[0] <= tmp_123_cast_fu_645_p1[0];
tmp_123_cast_reg_2865[1] <= tmp_123_cast_fu_645_p1[1];
tmp_123_cast_reg_2865[2] <= tmp_123_cast_fu_645_p1[2];
tmp_123_cast_reg_2865[3] <= tmp_123_cast_fu_645_p1[3];
tmp_123_cast_reg_2865[4] <= tmp_123_cast_fu_645_p1[4];
tmp_123_cast_reg_2865[5] <= tmp_123_cast_fu_645_p1[5];
tmp_123_cast_reg_2865[6] <= tmp_123_cast_fu_645_p1[6];
tmp_123_cast_reg_2865[7] <= tmp_123_cast_fu_645_p1[7];
tmp_123_cast_reg_2865[8] <= tmp_123_cast_fu_645_p1[8];
tmp_123_cast_reg_2865[9] <= tmp_123_cast_fu_645_p1[9];
tmp_123_cast_reg_2865[10] <= tmp_123_cast_fu_645_p1[10];
        tmp_61_reg_2875 <= tmp_61_fu_655_p1;
        widthloop_reg_2860 <= widthloop_fu_633_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        i_V_reg_2895 <= i_V_fu_678_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it2))) begin
        k_buf_0_val_0_addr_reg_3015 <= tmp_63_fu_916_p1;
        k_buf_0_val_1_addr_reg_3021 <= tmp_63_fu_916_p1;
        k_buf_0_val_2_addr_reg_3027 <= tmp_63_fu_916_p1;
        k_buf_0_val_3_addr_reg_3033 <= tmp_63_fu_916_p1;
        k_buf_0_val_4_addr_reg_3039 <= tmp_63_fu_916_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_lv1_0 == brmerge_reg_2951) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == tmp_65_reg_2905) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it2))) begin
        locy_4_t_reg_3045 <= locy_4_t_fu_925_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == tmp_60_fu_806_p2))) begin
        or_cond221_i_reg_2964 <= or_cond221_i_fu_833_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == tmp_60_fu_806_p2))) begin
        or_cond7_reg_2972 <= or_cond7_fu_872_p2;
        tmp_67_reg_2968 <= tmp_67_fu_867_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it4))) begin
        p_Val2_11_0_1_reg_3159 <= p_Val2_11_0_1_fu_1862_p2;
        src_kernel_win_0_val_4_2_lo_reg_3154 <= src_kernel_win_0_val_4_2_fu_236;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it8))) begin
        p_Val2_11_1_4_reg_3279 <= p_Val2_11_1_4_fu_2266_p2;
        tmp25_reg_3284 <= tmp25_fu_2285_p2;
        tmp3_reg_3274 <= tmp3_fu_2257_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it6))) begin
        p_Val2_11_1_reg_3229 <= p_Val2_11_1_fu_2042_p2;
        p_Val2_11_4_1_reg_3234 <= p_Val2_11_4_1_fu_2069_p2;
        p_Val2_14_0_2_cast_reg_3224[0] <= p_Val2_14_0_2_cast_fu_2034_p1[0];
p_Val2_14_0_2_cast_reg_3224[1] <= p_Val2_14_0_2_cast_fu_2034_p1[1];
p_Val2_14_0_2_cast_reg_3224[2] <= p_Val2_14_0_2_cast_fu_2034_p1[2];
p_Val2_14_0_2_cast_reg_3224[3] <= p_Val2_14_0_2_cast_fu_2034_p1[3];
p_Val2_14_0_2_cast_reg_3224[4] <= p_Val2_14_0_2_cast_fu_2034_p1[4];
p_Val2_14_0_2_cast_reg_3224[5] <= p_Val2_14_0_2_cast_fu_2034_p1[5];
p_Val2_14_0_2_cast_reg_3224[6] <= p_Val2_14_0_2_cast_fu_2034_p1[6];
p_Val2_14_0_2_cast_reg_3224[7] <= p_Val2_14_0_2_cast_fu_2034_p1[7];
p_Val2_14_0_2_cast_reg_3224[8] <= p_Val2_14_0_2_cast_fu_2034_p1[8];
p_Val2_14_0_2_cast_reg_3224[9] <= p_Val2_14_0_2_cast_fu_2034_p1[9];
p_Val2_14_0_2_cast_reg_3224[10] <= p_Val2_14_0_2_cast_fu_2034_p1[10];
p_Val2_14_0_2_cast_reg_3224[11] <= p_Val2_14_0_2_cast_fu_2034_p1[11];
p_Val2_14_0_2_cast_reg_3224[12] <= p_Val2_14_0_2_cast_fu_2034_p1[12];
p_Val2_14_0_2_cast_reg_3224[13] <= p_Val2_14_0_2_cast_fu_2034_p1[13];
p_Val2_14_0_2_cast_reg_3224[14] <= p_Val2_14_0_2_cast_fu_2034_p1[14];
p_Val2_14_0_2_cast_reg_3224[15] <= p_Val2_14_0_2_cast_fu_2034_p1[15];
p_Val2_14_0_2_cast_reg_3224[16] <= p_Val2_14_0_2_cast_fu_2034_p1[16];
p_Val2_14_0_2_cast_reg_3224[17] <= p_Val2_14_0_2_cast_fu_2034_p1[17];
        src_kernel_win_0_val_0_2_lo_reg_3209 <= src_kernel_win_0_val_0_2_fu_156;
        src_kernel_win_0_val_3_2_lo_reg_3214 <= src_kernel_win_0_val_3_2_fu_220;
        src_kernel_win_0_val_3_3_lo_reg_3219 <= src_kernel_win_0_val_3_3_fu_224;
        tmp22_reg_3239 <= tmp22_fu_2091_p2;
        tmp23_cast_reg_3244[0] <= tmp23_cast_fu_2101_p1[0];
tmp23_cast_reg_3244[1] <= tmp23_cast_fu_2101_p1[1];
tmp23_cast_reg_3244[2] <= tmp23_cast_fu_2101_p1[2];
tmp23_cast_reg_3244[3] <= tmp23_cast_fu_2101_p1[3];
tmp23_cast_reg_3244[4] <= tmp23_cast_fu_2101_p1[4];
tmp23_cast_reg_3244[5] <= tmp23_cast_fu_2101_p1[5];
tmp23_cast_reg_3244[6] <= tmp23_cast_fu_2101_p1[6];
tmp23_cast_reg_3244[7] <= tmp23_cast_fu_2101_p1[7];
tmp23_cast_reg_3244[8] <= tmp23_cast_fu_2101_p1[8];
tmp23_cast_reg_3244[9] <= tmp23_cast_fu_2101_p1[9];
tmp23_cast_reg_3244[10] <= tmp23_cast_fu_2101_p1[10];
tmp23_cast_reg_3244[11] <= tmp23_cast_fu_2101_p1[11];
tmp23_cast_reg_3244[12] <= tmp23_cast_fu_2101_p1[12];
tmp23_cast_reg_3244[13] <= tmp23_cast_fu_2101_p1[13];
tmp23_cast_reg_3244[14] <= tmp23_cast_fu_2101_p1[14];
tmp23_cast_reg_3244[15] <= tmp23_cast_fu_2101_p1[15];
tmp23_cast_reg_3244[16] <= tmp23_cast_fu_2101_p1[16];
tmp23_cast_reg_3244[17] <= tmp23_cast_fu_2101_p1[17];
tmp23_cast_reg_3244[18] <= tmp23_cast_fu_2101_p1[18];
        tmp27_cast_reg_3249[0] <= tmp27_cast_fu_2130_p1[0];
tmp27_cast_reg_3249[1] <= tmp27_cast_fu_2130_p1[1];
tmp27_cast_reg_3249[2] <= tmp27_cast_fu_2130_p1[2];
tmp27_cast_reg_3249[3] <= tmp27_cast_fu_2130_p1[3];
tmp27_cast_reg_3249[4] <= tmp27_cast_fu_2130_p1[4];
tmp27_cast_reg_3249[5] <= tmp27_cast_fu_2130_p1[5];
tmp27_cast_reg_3249[6] <= tmp27_cast_fu_2130_p1[6];
tmp27_cast_reg_3249[7] <= tmp27_cast_fu_2130_p1[7];
tmp27_cast_reg_3249[8] <= tmp27_cast_fu_2130_p1[8];
tmp27_cast_reg_3249[9] <= tmp27_cast_fu_2130_p1[9];
tmp27_cast_reg_3249[10] <= tmp27_cast_fu_2130_p1[10];
tmp27_cast_reg_3249[11] <= tmp27_cast_fu_2130_p1[11];
tmp27_cast_reg_3249[12] <= tmp27_cast_fu_2130_p1[12];
tmp27_cast_reg_3249[13] <= tmp27_cast_fu_2130_p1[13];
tmp27_cast_reg_3249[14] <= tmp27_cast_fu_2130_p1[14];
tmp27_cast_reg_3249[15] <= tmp27_cast_fu_2130_p1[15];
tmp27_cast_reg_3249[16] <= tmp27_cast_fu_2130_p1[16];
tmp27_cast_reg_3249[17] <= tmp27_cast_fu_2130_p1[17];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it9))) begin
        p_Val2_11_2_2_reg_3304 <= p_Val2_11_2_2_fu_2340_p2;
        p_Val2_14_1_2_cast_reg_3294[0] <= p_Val2_14_1_2_cast_fu_2313_p1[0];
p_Val2_14_1_2_cast_reg_3294[1] <= p_Val2_14_1_2_cast_fu_2313_p1[1];
p_Val2_14_1_2_cast_reg_3294[2] <= p_Val2_14_1_2_cast_fu_2313_p1[2];
p_Val2_14_1_2_cast_reg_3294[3] <= p_Val2_14_1_2_cast_fu_2313_p1[3];
p_Val2_14_1_2_cast_reg_3294[4] <= p_Val2_14_1_2_cast_fu_2313_p1[4];
p_Val2_14_1_2_cast_reg_3294[5] <= p_Val2_14_1_2_cast_fu_2313_p1[5];
p_Val2_14_1_2_cast_reg_3294[6] <= p_Val2_14_1_2_cast_fu_2313_p1[6];
p_Val2_14_1_2_cast_reg_3294[7] <= p_Val2_14_1_2_cast_fu_2313_p1[7];
p_Val2_14_1_2_cast_reg_3294[8] <= p_Val2_14_1_2_cast_fu_2313_p1[8];
p_Val2_14_1_2_cast_reg_3294[9] <= p_Val2_14_1_2_cast_fu_2313_p1[9];
p_Val2_14_1_2_cast_reg_3294[10] <= p_Val2_14_1_2_cast_fu_2313_p1[10];
p_Val2_14_1_2_cast_reg_3294[11] <= p_Val2_14_1_2_cast_fu_2313_p1[11];
p_Val2_14_1_2_cast_reg_3294[12] <= p_Val2_14_1_2_cast_fu_2313_p1[12];
p_Val2_14_1_2_cast_reg_3294[13] <= p_Val2_14_1_2_cast_fu_2313_p1[13];
p_Val2_14_1_2_cast_reg_3294[14] <= p_Val2_14_1_2_cast_fu_2313_p1[14];
p_Val2_14_1_2_cast_reg_3294[15] <= p_Val2_14_1_2_cast_fu_2313_p1[15];
p_Val2_14_1_2_cast_reg_3294[16] <= p_Val2_14_1_2_cast_fu_2313_p1[16];
p_Val2_14_1_2_cast_reg_3294[17] <= p_Val2_14_1_2_cast_fu_2313_p1[17];
p_Val2_14_1_2_cast_reg_3294[18] <= p_Val2_14_1_2_cast_fu_2313_p1[18];
p_Val2_14_1_2_cast_reg_3294[19] <= p_Val2_14_1_2_cast_fu_2313_p1[19];
        src_kernel_win_0_val_2_3_lo_reg_3289 <= src_kernel_win_0_val_2_3_fu_200;
        tmp24_reg_3309 <= tmp24_fu_2346_p2;
        tmp6_cast_reg_3299[0] <= tmp6_cast_fu_2332_p1[0];
tmp6_cast_reg_3299[1] <= tmp6_cast_fu_2332_p1[1];
tmp6_cast_reg_3299[2] <= tmp6_cast_fu_2332_p1[2];
tmp6_cast_reg_3299[3] <= tmp6_cast_fu_2332_p1[3];
tmp6_cast_reg_3299[4] <= tmp6_cast_fu_2332_p1[4];
tmp6_cast_reg_3299[5] <= tmp6_cast_fu_2332_p1[5];
tmp6_cast_reg_3299[6] <= tmp6_cast_fu_2332_p1[6];
tmp6_cast_reg_3299[7] <= tmp6_cast_fu_2332_p1[7];
tmp6_cast_reg_3299[8] <= tmp6_cast_fu_2332_p1[8];
tmp6_cast_reg_3299[9] <= tmp6_cast_fu_2332_p1[9];
tmp6_cast_reg_3299[10] <= tmp6_cast_fu_2332_p1[10];
tmp6_cast_reg_3299[11] <= tmp6_cast_fu_2332_p1[11];
tmp6_cast_reg_3299[12] <= tmp6_cast_fu_2332_p1[12];
tmp6_cast_reg_3299[13] <= tmp6_cast_fu_2332_p1[13];
tmp6_cast_reg_3299[14] <= tmp6_cast_fu_2332_p1[14];
tmp6_cast_reg_3299[15] <= tmp6_cast_fu_2332_p1[15];
tmp6_cast_reg_3299[16] <= tmp6_cast_fu_2332_p1[16];
tmp6_cast_reg_3299[17] <= tmp6_cast_fu_2332_p1[17];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it5))) begin
        p_Val2_11_3_1_reg_3194 <= p_Val2_11_3_1_fu_1942_p2;
        p_Val2_11_3_2_reg_3199[3] <= p_Val2_11_3_2_fu_1952_p2[3];
p_Val2_11_3_2_reg_3199[4] <= p_Val2_11_3_2_fu_1952_p2[4];
p_Val2_11_3_2_reg_3199[5] <= p_Val2_11_3_2_fu_1952_p2[5];
p_Val2_11_3_2_reg_3199[6] <= p_Val2_11_3_2_fu_1952_p2[6];
p_Val2_11_3_2_reg_3199[7] <= p_Val2_11_3_2_fu_1952_p2[7];
p_Val2_11_3_2_reg_3199[8] <= p_Val2_11_3_2_fu_1952_p2[8];
p_Val2_11_3_2_reg_3199[9] <= p_Val2_11_3_2_fu_1952_p2[9];
p_Val2_11_3_2_reg_3199[10] <= p_Val2_11_3_2_fu_1952_p2[10];
p_Val2_11_3_2_reg_3199[11] <= p_Val2_11_3_2_fu_1952_p2[11];
p_Val2_11_3_2_reg_3199[12] <= p_Val2_11_3_2_fu_1952_p2[12];
p_Val2_11_3_2_reg_3199[13] <= p_Val2_11_3_2_fu_1952_p2[13];
p_Val2_11_3_2_reg_3199[14] <= p_Val2_11_3_2_fu_1952_p2[14];
p_Val2_11_3_2_reg_3199[15] <= p_Val2_11_3_2_fu_1952_p2[15];
p_Val2_11_3_2_reg_3199[16] <= p_Val2_11_3_2_fu_1952_p2[16];
p_Val2_11_3_2_reg_3199[17] <= p_Val2_11_3_2_fu_1952_p2[17];
p_Val2_11_3_2_reg_3199[18] <= p_Val2_11_3_2_fu_1952_p2[18];
p_Val2_11_3_2_reg_3199[19] <= p_Val2_11_3_2_fu_1952_p2[19];
        p_Val2_14_0_1_cast_reg_3189[0] <= p_Val2_14_0_1_cast_fu_1930_p1[0];
p_Val2_14_0_1_cast_reg_3189[1] <= p_Val2_14_0_1_cast_fu_1930_p1[1];
p_Val2_14_0_1_cast_reg_3189[2] <= p_Val2_14_0_1_cast_fu_1930_p1[2];
p_Val2_14_0_1_cast_reg_3189[3] <= p_Val2_14_0_1_cast_fu_1930_p1[3];
p_Val2_14_0_1_cast_reg_3189[4] <= p_Val2_14_0_1_cast_fu_1930_p1[4];
p_Val2_14_0_1_cast_reg_3189[5] <= p_Val2_14_0_1_cast_fu_1930_p1[5];
p_Val2_14_0_1_cast_reg_3189[6] <= p_Val2_14_0_1_cast_fu_1930_p1[6];
p_Val2_14_0_1_cast_reg_3189[7] <= p_Val2_14_0_1_cast_fu_1930_p1[7];
p_Val2_14_0_1_cast_reg_3189[8] <= p_Val2_14_0_1_cast_fu_1930_p1[8];
p_Val2_14_0_1_cast_reg_3189[9] <= p_Val2_14_0_1_cast_fu_1930_p1[9];
p_Val2_14_0_1_cast_reg_3189[10] <= p_Val2_14_0_1_cast_fu_1930_p1[10];
p_Val2_14_0_1_cast_reg_3189[11] <= p_Val2_14_0_1_cast_fu_1930_p1[11];
p_Val2_14_0_1_cast_reg_3189[12] <= p_Val2_14_0_1_cast_fu_1930_p1[12];
p_Val2_14_0_1_cast_reg_3189[13] <= p_Val2_14_0_1_cast_fu_1930_p1[13];
p_Val2_14_0_1_cast_reg_3189[14] <= p_Val2_14_0_1_cast_fu_1930_p1[14];
p_Val2_14_0_1_cast_reg_3189[15] <= p_Val2_14_0_1_cast_fu_1930_p1[15];
p_Val2_14_0_1_cast_reg_3189[16] <= p_Val2_14_0_1_cast_fu_1930_p1[16];
        src_kernel_win_0_val_0_1_lo_reg_3169 <= src_kernel_win_0_val_0_1_fu_152;
        src_kernel_win_0_val_2_1_lo_reg_3174 <= src_kernel_win_0_val_2_1_fu_192;
        src_kernel_win_0_val_3_1_lo_reg_3184 <= src_kernel_win_0_val_3_1_fu_216;
        src_kernel_win_0_val_4_1_lo_reg_3179 <= src_kernel_win_0_val_4_1_fu_212;
        tmp28_reg_3204 <= tmp28_fu_1972_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it12))) begin
        p_Val2_s_70_reg_3334 <= p_Val2_s_70_fu_2510_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) & (ap_reg_ppstg_col_assign_reg_2984_pp0_it3 == ap_const_lv3_0))) begin
        right_border_buf_0_val_0_0_fu_332 <= k_buf_0_val_4_q0;
        right_border_buf_0_val_2_4_3_fu_272 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) & (ap_reg_ppstg_col_assign_reg_2984_pp0_it3 == ap_const_lv3_1))) begin
        right_border_buf_0_val_0_1_fu_336 <= k_buf_0_val_4_q0;
        right_border_buf_0_val_2_4_4_fu_276 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) & (ap_reg_ppstg_col_assign_reg_2984_pp0_it3 == ap_const_lv3_2))) begin
        right_border_buf_0_val_0_2_fu_340 <= k_buf_0_val_4_q0;
        right_border_buf_0_val_2_4_6_fu_280 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) & (ap_reg_ppstg_col_assign_reg_2984_pp0_it3 == ap_const_lv3_3))) begin
        right_border_buf_0_val_0_3_fu_344 <= k_buf_0_val_4_q0;
        right_border_buf_0_val_2_4_7_fu_284 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) & ~(ap_reg_ppstg_col_assign_reg_2984_pp0_it3 == ap_const_lv3_3) & ~(ap_reg_ppstg_col_assign_reg_2984_pp0_it3 == ap_const_lv3_2) & ~(ap_reg_ppstg_col_assign_reg_2984_pp0_it3 == ap_const_lv3_1) & ~(ap_reg_ppstg_col_assign_reg_2984_pp0_it3 == ap_const_lv3_0))) begin
        right_border_buf_0_val_0_4_fu_348 <= k_buf_0_val_4_q0;
        right_border_buf_0_val_2_4_8_fu_288 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
        right_border_buf_0_val_1_0_reg_3082 <= k_buf_0_val_3_q0;
        right_border_buf_0_val_2_0_reg_3072 <= k_buf_0_val_2_q0;
        right_border_buf_0_val_3_0_reg_3062 <= k_buf_0_val_1_q0;
        right_border_buf_0_val_4_0_reg_3057 <= k_buf_0_val_0_q0;
        src_kernel_win_0_val_4_0_reg_3092 <= k_buf_0_val_4_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) & (ap_reg_ppstg_col_assign_reg_2984_pp0_it3 == ap_const_lv3_3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) & (ap_reg_ppstg_col_assign_reg_2984_pp0_it3 == ap_const_lv3_2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) & (ap_reg_ppstg_col_assign_reg_2984_pp0_it3 == ap_const_lv3_1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) & (ap_reg_ppstg_col_assign_reg_2984_pp0_it3 == ap_const_lv3_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) & ~(ap_reg_ppstg_col_assign_reg_2984_pp0_it3 == ap_const_lv3_3) & ~(ap_reg_ppstg_col_assign_reg_2984_pp0_it3 == ap_const_lv3_2) & ~(ap_reg_ppstg_col_assign_reg_2984_pp0_it3 == ap_const_lv3_1) & ~(ap_reg_ppstg_col_assign_reg_2984_pp0_it3 == ap_const_lv3_0)))) begin
        right_border_buf_0_val_1_4_13_fu_260 <= right_border_buf_0_val_1_4_23_fu_1096_p3;
        right_border_buf_0_val_1_4_14_fu_264 <= right_border_buf_0_val_1_4_20_fu_1071_p3;
        right_border_buf_0_val_1_4_15_fu_268 <= right_border_buf_0_val_1_4_8_fu_1038_p3;
        right_border_buf_0_val_1_4_3_fu_252 <= right_border_buf_0_val_1_4_26_fu_1122_p3;
        right_border_buf_0_val_1_4_4_fu_256 <= right_border_buf_0_val_1_4_25_fu_1113_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) & ~(ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 == ap_const_lv3_3) & ~(ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 == ap_const_lv3_2) & ~(ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 == ap_const_lv3_1) & ~(ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 == ap_const_lv3_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) & (ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 == ap_const_lv3_3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) & (ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 == ap_const_lv3_2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) & (ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 == ap_const_lv3_1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) & (ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 == ap_const_lv3_0)))) begin
        right_border_buf_0_val_3_4_13_fu_300 <= right_border_buf_0_val_3_4_23_fu_1273_p3;
        right_border_buf_0_val_3_4_14_fu_304 <= right_border_buf_0_val_3_4_20_fu_1248_p3;
        right_border_buf_0_val_3_4_15_fu_308 <= right_border_buf_0_val_3_4_8_fu_1215_p3;
        right_border_buf_0_val_3_4_3_fu_292 <= right_border_buf_0_val_3_4_26_fu_1299_p3;
        right_border_buf_0_val_3_4_4_fu_296 <= right_border_buf_0_val_3_4_25_fu_1290_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it6))) begin
        src_kernel_win_0_val_0_2_fu_156 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_6_reg_3125_pp0_it6;
        src_kernel_win_0_val_0_3_fu_160 <= src_kernel_win_0_val_0_2_fu_156;
        src_kernel_win_0_val_0_4_fu_164 <= src_kernel_win_0_val_0_3_fu_160;
        src_kernel_win_0_val_3_2_fu_220 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3148_pp0_it6;
        src_kernel_win_0_val_3_3_fu_224 <= src_kernel_win_0_val_3_2_fu_220;
        src_kernel_win_0_val_3_4_fu_228 <= src_kernel_win_0_val_3_3_fu_224;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it5))) begin
        src_kernel_win_0_val_1_2_fu_176 <= src_kernel_win_0_val_1_1_6_reg_3131;
        src_kernel_win_0_val_1_3_fu_180 <= src_kernel_win_0_val_1_2_fu_176;
        src_kernel_win_0_val_1_4_fu_184 <= src_kernel_win_0_val_1_3_fu_180;
        src_kernel_win_0_val_4_4_fu_244 <= src_kernel_win_0_val_4_4_1_reg_3164;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it9))) begin
        src_kernel_win_0_val_2_2_fu_196 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_6_reg_3137_pp0_it9;
        src_kernel_win_0_val_2_3_fu_200 <= src_kernel_win_0_val_2_2_fu_196;
        src_kernel_win_0_val_2_4_fu_204 <= src_kernel_win_0_val_2_3_fu_200;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4))) begin
        src_kernel_win_0_val_4_2_fu_236 <= src_kernel_win_0_val_4_1_fu_212;
        src_kernel_win_0_val_4_3_fu_240 <= src_kernel_win_0_val_4_2_fu_236;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it4))) begin
        src_kernel_win_0_val_4_4_1_reg_3164 <= src_kernel_win_0_val_4_3_fu_240;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it11))) begin
        tmp19_reg_3329 <= tmp19_fu_2432_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it7))) begin
        tmp1_reg_3254 <= tmp1_fu_2200_p2;
        tmp21_reg_3264 <= tmp21_fu_2223_p2;
        tmp26_cast_reg_3269[0] <= tmp26_cast_fu_2232_p1[0];
tmp26_cast_reg_3269[1] <= tmp26_cast_fu_2232_p1[1];
tmp26_cast_reg_3269[2] <= tmp26_cast_fu_2232_p1[2];
tmp26_cast_reg_3269[3] <= tmp26_cast_fu_2232_p1[3];
tmp26_cast_reg_3269[4] <= tmp26_cast_fu_2232_p1[4];
tmp26_cast_reg_3269[5] <= tmp26_cast_fu_2232_p1[5];
tmp26_cast_reg_3269[6] <= tmp26_cast_fu_2232_p1[6];
tmp26_cast_reg_3269[7] <= tmp26_cast_fu_2232_p1[7];
tmp26_cast_reg_3269[8] <= tmp26_cast_fu_2232_p1[8];
tmp26_cast_reg_3269[9] <= tmp26_cast_fu_2232_p1[9];
tmp26_cast_reg_3269[10] <= tmp26_cast_fu_2232_p1[10];
tmp26_cast_reg_3269[11] <= tmp26_cast_fu_2232_p1[11];
tmp26_cast_reg_3269[12] <= tmp26_cast_fu_2232_p1[12];
tmp26_cast_reg_3269[13] <= tmp26_cast_fu_2232_p1[13];
tmp26_cast_reg_3269[14] <= tmp26_cast_fu_2232_p1[14];
tmp26_cast_reg_3269[15] <= tmp26_cast_fu_2232_p1[15];
tmp26_cast_reg_3269[16] <= tmp26_cast_fu_2232_p1[16];
tmp26_cast_reg_3269[17] <= tmp26_cast_fu_2232_p1[17];
        tmp2_cast_reg_3259[0] <= tmp2_cast_fu_2210_p1[0];
tmp2_cast_reg_3259[1] <= tmp2_cast_fu_2210_p1[1];
tmp2_cast_reg_3259[2] <= tmp2_cast_fu_2210_p1[2];
tmp2_cast_reg_3259[3] <= tmp2_cast_fu_2210_p1[3];
tmp2_cast_reg_3259[4] <= tmp2_cast_fu_2210_p1[4];
tmp2_cast_reg_3259[5] <= tmp2_cast_fu_2210_p1[5];
tmp2_cast_reg_3259[6] <= tmp2_cast_fu_2210_p1[6];
tmp2_cast_reg_3259[7] <= tmp2_cast_fu_2210_p1[7];
tmp2_cast_reg_3259[8] <= tmp2_cast_fu_2210_p1[8];
tmp2_cast_reg_3259[9] <= tmp2_cast_fu_2210_p1[9];
tmp2_cast_reg_3259[10] <= tmp2_cast_fu_2210_p1[10];
tmp2_cast_reg_3259[11] <= tmp2_cast_fu_2210_p1[11];
tmp2_cast_reg_3259[12] <= tmp2_cast_fu_2210_p1[12];
tmp2_cast_reg_3259[13] <= tmp2_cast_fu_2210_p1[13];
tmp2_cast_reg_3259[14] <= tmp2_cast_fu_2210_p1[14];
tmp2_cast_reg_3259[15] <= tmp2_cast_fu_2210_p1[15];
tmp2_cast_reg_3259[16] <= tmp2_cast_fu_2210_p1[16];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it10))) begin
        tmp20_cast_reg_3324[0] <= tmp20_cast_fu_2420_p1[0];
tmp20_cast_reg_3324[1] <= tmp20_cast_fu_2420_p1[1];
tmp20_cast_reg_3324[2] <= tmp20_cast_fu_2420_p1[2];
tmp20_cast_reg_3324[3] <= tmp20_cast_fu_2420_p1[3];
tmp20_cast_reg_3324[4] <= tmp20_cast_fu_2420_p1[4];
tmp20_cast_reg_3324[5] <= tmp20_cast_fu_2420_p1[5];
tmp20_cast_reg_3324[6] <= tmp20_cast_fu_2420_p1[6];
tmp20_cast_reg_3324[7] <= tmp20_cast_fu_2420_p1[7];
tmp20_cast_reg_3324[8] <= tmp20_cast_fu_2420_p1[8];
tmp20_cast_reg_3324[9] <= tmp20_cast_fu_2420_p1[9];
tmp20_cast_reg_3324[10] <= tmp20_cast_fu_2420_p1[10];
tmp20_cast_reg_3324[11] <= tmp20_cast_fu_2420_p1[11];
tmp20_cast_reg_3324[12] <= tmp20_cast_fu_2420_p1[12];
tmp20_cast_reg_3324[13] <= tmp20_cast_fu_2420_p1[13];
tmp20_cast_reg_3324[14] <= tmp20_cast_fu_2420_p1[14];
tmp20_cast_reg_3324[15] <= tmp20_cast_fu_2420_p1[15];
tmp20_cast_reg_3324[16] <= tmp20_cast_fu_2420_p1[16];
tmp20_cast_reg_3324[17] <= tmp20_cast_fu_2420_p1[17];
tmp20_cast_reg_3324[18] <= tmp20_cast_fu_2420_p1[18];
tmp20_cast_reg_3324[19] <= tmp20_cast_fu_2420_p1[19];
        tmp4_reg_3314 <= tmp4_fu_2392_p2;
        tmp5_cast_reg_3319[0] <= tmp5_cast_fu_2402_p1[0];
tmp5_cast_reg_3319[1] <= tmp5_cast_fu_2402_p1[1];
tmp5_cast_reg_3319[2] <= tmp5_cast_fu_2402_p1[2];
tmp5_cast_reg_3319[3] <= tmp5_cast_fu_2402_p1[3];
tmp5_cast_reg_3319[4] <= tmp5_cast_fu_2402_p1[4];
tmp5_cast_reg_3319[5] <= tmp5_cast_fu_2402_p1[5];
tmp5_cast_reg_3319[6] <= tmp5_cast_fu_2402_p1[6];
tmp5_cast_reg_3319[7] <= tmp5_cast_fu_2402_p1[7];
tmp5_cast_reg_3319[8] <= tmp5_cast_fu_2402_p1[8];
tmp5_cast_reg_3319[9] <= tmp5_cast_fu_2402_p1[9];
tmp5_cast_reg_3319[10] <= tmp5_cast_fu_2402_p1[10];
tmp5_cast_reg_3319[11] <= tmp5_cast_fu_2402_p1[11];
tmp5_cast_reg_3319[12] <= tmp5_cast_fu_2402_p1[12];
tmp5_cast_reg_3319[13] <= tmp5_cast_fu_2402_p1[13];
tmp5_cast_reg_3319[14] <= tmp5_cast_fu_2402_p1[14];
tmp5_cast_reg_3319[15] <= tmp5_cast_fu_2402_p1[15];
tmp5_cast_reg_3319[16] <= tmp5_cast_fu_2402_p1[16];
tmp5_cast_reg_3319[17] <= tmp5_cast_fu_2402_p1[17];
tmp5_cast_reg_3319[18] <= tmp5_cast_fu_2402_p1[18];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == tmp_60_fu_806_p2) & ~(ap_const_lv1_0 == or_cond7_fu_872_p2))) begin
        tmp_69_reg_2980 <= tmp_69_fu_886_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it1))) begin
        tmp_73_reg_3005 <= tmp_73_fu_905_p1;
        x_reg_3000 <= grp_toThreshold_borderInterpolate_fu_479_ap_return;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == tmp_60_fu_806_p2) & (ap_const_lv1_0 == or_cond7_fu_872_p2))) begin
        tmp_75_reg_2976 <= ImagLoc_x_fu_838_p2[ap_const_lv32_B];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_2951) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == tmp_65_reg_2905))) begin
        tmp_76_reg_3101 <= tmp_76_fu_938_p1;
        tmp_77_reg_3107 <= tmp_77_fu_942_p1;
        tmp_78_reg_3113 <= tmp_78_fu_946_p1;
        tmp_79_reg_3119 <= tmp_79_fu_950_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_lv1_0 == brmerge_reg_2951) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it1) & (ap_const_lv1_0 == tmp_65_reg_2905))) begin
        tmp_80_reg_3010 <= tmp_80_fu_909_p1;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or tmp_54_fu_673_p2 or ap_sig_cseq_ST_st2_fsm_1)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_54_fu_673_p2 == ap_const_lv1_0)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (tmp_54_fu_673_p2 or ap_sig_cseq_ST_st2_fsm_1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_54_fu_673_p2 == ap_const_lv1_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_2 assign process. ///
always @ (ap_sig_bdd_102)
begin
    if (ap_sig_bdd_102) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st18_fsm_3 assign process. ///
always @ (ap_sig_bdd_584)
begin
    if (ap_sig_bdd_584) begin
        ap_sig_cseq_ST_st18_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_22)
begin
    if (ap_sig_bdd_22) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_67)
begin
    if (ap_sig_bdd_67) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// grp_toThreshold_borderInterpolate_fu_479_ap_ce assign process. ///
always @ (tmp_60_fu_806_p2 or tmp_60_reg_2955 or ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it14 or ap_reg_ppstg_tmp_60_reg_2955_pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (~(ap_const_lv1_0 == tmp_60_fu_806_p2) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it1) | ~(ap_const_lv1_0 == tmp_60_reg_2955)))) begin
        grp_toThreshold_borderInterpolate_fu_479_ap_ce = ap_const_logic_1;
    end else begin
        grp_toThreshold_borderInterpolate_fu_479_ap_ce = ap_const_logic_0;
    end
end

/// grp_toThreshold_borderInterpolate_fu_487_ap_ce assign process. ///
always @ (tmp_65_reg_2905 or brmerge_reg_2951 or tmp_60_fu_806_p2 or tmp_60_reg_2955 or ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it14 or ap_reg_ppstg_tmp_60_reg_2955_pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (((ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it1) & (ap_const_lv1_0 == tmp_65_reg_2905)) | ((ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == tmp_60_fu_806_p2) & (ap_const_lv1_0 == tmp_65_reg_2905)) | ((ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_lv1_0 == tmp_65_reg_2905) & ~(ap_const_lv1_0 == tmp_60_reg_2955))))) begin
        grp_toThreshold_borderInterpolate_fu_487_ap_ce = ap_const_logic_1;
    end else begin
        grp_toThreshold_borderInterpolate_fu_487_ap_ce = ap_const_logic_0;
    end
end

/// grp_toThreshold_borderInterpolate_fu_495_ap_ce assign process. ///
always @ (tmp_65_reg_2905 or brmerge_reg_2951 or ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppstg_tmp_60_reg_2955_pp0_it3 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it14 or ap_reg_ppstg_tmp_60_reg_2955_pp0_it1 or ap_reg_ppstg_tmp_60_reg_2955_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (((ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it1) & (ap_const_lv1_0 == tmp_65_reg_2905)) | ((ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_lv1_0 == tmp_65_reg_2905) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_lv1_0 == tmp_65_reg_2905))))) begin
        grp_toThreshold_borderInterpolate_fu_495_ap_ce = ap_const_logic_1;
    end else begin
        grp_toThreshold_borderInterpolate_fu_495_ap_ce = ap_const_logic_0;
    end
end

/// grp_toThreshold_borderInterpolate_fu_503_ap_ce assign process. ///
always @ (tmp_65_reg_2905 or brmerge_reg_2951 or ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppstg_tmp_60_reg_2955_pp0_it3 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it14 or ap_reg_ppstg_tmp_60_reg_2955_pp0_it1 or ap_reg_ppstg_tmp_60_reg_2955_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (((ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it1) & (ap_const_lv1_0 == tmp_65_reg_2905)) | ((ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_lv1_0 == tmp_65_reg_2905) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_lv1_0 == tmp_65_reg_2905))))) begin
        grp_toThreshold_borderInterpolate_fu_503_ap_ce = ap_const_logic_1;
    end else begin
        grp_toThreshold_borderInterpolate_fu_503_ap_ce = ap_const_logic_0;
    end
end

/// grp_toThreshold_borderInterpolate_fu_511_ap_ce assign process. ///
always @ (tmp_65_reg_2905 or brmerge_reg_2951 or ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppstg_tmp_60_reg_2955_pp0_it3 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it14 or ap_reg_ppstg_tmp_60_reg_2955_pp0_it1 or ap_reg_ppstg_tmp_60_reg_2955_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (((ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it1) & (ap_const_lv1_0 == tmp_65_reg_2905)) | ((ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_lv1_0 == tmp_65_reg_2905) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_lv1_0 == tmp_65_reg_2905))))) begin
        grp_toThreshold_borderInterpolate_fu_511_ap_ce = ap_const_logic_1;
    end else begin
        grp_toThreshold_borderInterpolate_fu_511_ap_ce = ap_const_logic_0;
    end
end

/// grp_toThreshold_borderInterpolate_fu_519_ap_ce assign process. ///
always @ (tmp_65_reg_2905 or brmerge_reg_2951 or ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppstg_tmp_60_reg_2955_pp0_it3 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it14 or ap_reg_ppstg_tmp_60_reg_2955_pp0_it1 or ap_reg_ppstg_tmp_60_reg_2955_pp0_it2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (((ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it1) & (ap_const_lv1_0 == tmp_65_reg_2905)) | ((ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_lv1_0 == tmp_65_reg_2905) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & (ap_const_lv1_0 == brmerge_reg_2951) & (ap_const_lv1_0 == tmp_65_reg_2905))))) begin
        grp_toThreshold_borderInterpolate_fu_519_ap_ce = ap_const_logic_1;
    end else begin
        grp_toThreshold_borderInterpolate_fu_519_ap_ce = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it3 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it14)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
        k_buf_0_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce1 assign process. ///
always @ (ap_sig_bdd_125 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it14)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
        k_buf_0_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_we1 assign process. ///
always @ (brmerge_reg_2951 or ap_reg_ppstg_tmp_60_reg_2955_pp0_it3 or ap_reg_ppstg_or_cond7_reg_2972_pp0_it3 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it14)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
        k_buf_0_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it3 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it14)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
        k_buf_0_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce1 assign process. ///
always @ (brmerge_reg_2951 or ap_reg_ppstg_tmp_60_reg_2955_pp0_it3 or ap_reg_ppstg_or_cond7_reg_2972_pp0_it3 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it14 or ap_reg_ppstg_tmp_69_reg_2980_pp0_it3)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_69_reg_2980_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_69_reg_2980_pp0_it3)))) begin
        k_buf_0_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_we1 assign process. ///
always @ (brmerge_reg_2951 or ap_reg_ppstg_tmp_60_reg_2955_pp0_it3 or ap_reg_ppstg_or_cond7_reg_2972_pp0_it3 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it14 or ap_reg_ppstg_tmp_69_reg_2980_pp0_it3)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_69_reg_2980_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_69_reg_2980_pp0_it3)))) begin
        k_buf_0_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it3 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it14)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
        k_buf_0_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce1 assign process. ///
always @ (ap_sig_bdd_125 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it14)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
        k_buf_0_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_we1 assign process. ///
always @ (brmerge_reg_2951 or ap_reg_ppstg_tmp_60_reg_2955_pp0_it3 or ap_reg_ppstg_or_cond7_reg_2972_pp0_it3 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it14)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
        k_buf_0_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_3_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it3 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it14)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
        k_buf_0_val_3_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_3_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_3_ce1 assign process. ///
always @ (brmerge_reg_2951 or ap_reg_ppstg_tmp_60_reg_2955_pp0_it3 or ap_reg_ppstg_or_cond7_reg_2972_pp0_it3 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it14 or ap_reg_ppstg_tmp_69_reg_2980_pp0_it3)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_69_reg_2980_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_69_reg_2980_pp0_it3)))) begin
        k_buf_0_val_3_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_3_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_3_we1 assign process. ///
always @ (brmerge_reg_2951 or ap_reg_ppstg_tmp_60_reg_2955_pp0_it3 or ap_reg_ppstg_or_cond7_reg_2972_pp0_it3 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it14 or ap_reg_ppstg_tmp_69_reg_2980_pp0_it3)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_69_reg_2980_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_69_reg_2980_pp0_it3)))) begin
        k_buf_0_val_3_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_3_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_4_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it3 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it14)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
        k_buf_0_val_4_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_4_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_4_ce1 assign process. ///
always @ (brmerge_reg_2951 or ap_reg_ppstg_tmp_60_reg_2955_pp0_it3 or ap_reg_ppstg_or_cond7_reg_2972_pp0_it3 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it14 or ap_reg_ppstg_tmp_69_reg_2980_pp0_it3)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_69_reg_2980_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_69_reg_2980_pp0_it3)))) begin
        k_buf_0_val_4_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_4_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_4_we1 assign process. ///
always @ (brmerge_reg_2951 or ap_reg_ppstg_tmp_60_reg_2955_pp0_it3 or ap_reg_ppstg_or_cond7_reg_2972_pp0_it3 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it14 or ap_reg_ppstg_tmp_69_reg_2980_pp0_it3)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_69_reg_2980_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_69_reg_2980_pp0_it3)))) begin
        k_buf_0_val_4_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_4_we1 = ap_const_logic_0;
    end
end

/// p_dst_data_stream_V_write assign process. ///
always @ (ap_sig_bdd_125 or ap_reg_ppiten_pp0_it4 or ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it13 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it14)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it13) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
        p_dst_data_stream_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_V_write = ap_const_logic_0;
    end
end

/// p_src_data_stream_V_read assign process. ///
always @ (brmerge_reg_2951 or ap_reg_ppstg_tmp_60_reg_2955_pp0_it3 or ap_reg_ppstg_or_cond7_reg_2972_pp0_it3 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it14)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))))) begin
        p_src_data_stream_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_V_read = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_start or ap_CS_fsm or tmp_54_fu_673_p2 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it5 or ap_reg_ppiten_pp0_it6 or ap_reg_ppiten_pp0_it13 or ap_sig_bdd_153 or ap_reg_ppiten_pp0_it14)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if ((tmp_54_fu_673_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_pp0_stg0_fsm_2 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it14) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it13)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it14) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | (ap_sig_bdd_153 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it6)))) begin
                ap_NS_fsm = ap_ST_st18_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_st18_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ImagLoc_x_fu_838_p2 = ($signed(tmp_127_cast_fu_802_p1) + $signed(ap_const_lv12_FFE));
assign ImagLoc_y_cast_cast_fu_748_p1 = ImagLoc_y_fu_690_p2;
assign ImagLoc_y_fu_690_p2 = ($signed(tmp_124_cast_fu_669_p1) + $signed(ap_const_lv12_FF9));
assign OP1_V_3_4_cast_cast_fu_1958_p1 = src_kernel_win_0_val_1_1_fu_172;
assign OP1_V_3_cast_cast_fu_1934_p1 = src_kernel_win_0_val_1_4_fu_184;
assign OP1_V_4_4_cast_cast_fu_2088_p1 = src_kernel_win_0_val_0_1_lo_reg_3169;
assign OP1_V_4_cast_cast_fu_2061_p1 = src_kernel_win_0_val_0_4_fu_164;

/// ap_sig_bdd_102 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_102 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_125 assign process. ///
always @ (p_src_data_stream_V_empty_n or brmerge_reg_2951 or ap_reg_ppstg_tmp_60_reg_2955_pp0_it3 or ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)
begin
    ap_sig_bdd_125 = ((p_src_data_stream_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_60_reg_2955_pp0_it3) & ~(ap_const_lv1_0 == brmerge_reg_2951) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2972_pp0_it3));
end

/// ap_sig_bdd_153 assign process. ///
always @ (p_dst_data_stream_V_full_n or ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it13)
begin
    ap_sig_bdd_153 = ((p_dst_data_stream_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it13));
end

/// ap_sig_bdd_22 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_22 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_584 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_584 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

/// ap_sig_bdd_67 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_67 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end
assign brmerge_fu_796_p2 = (tmp_57_fu_696_p2 | or_cond6_fu_723_p2);
assign col_assign_18_2_fu_896_p2 = (ImagLoc_x_fu_838_p2 + p_neg228_i_reg_2870);
assign col_assign_2_fu_929_p2 = (tmp_73_reg_3005 + tmp_61_reg_2875);
assign col_assign_fu_891_p2 = (tmp_72_fu_844_p1 + tmp_61_reg_2875);
assign col_buf_0_val_0_0_15_fu_1704_p3 = ((sel_tmp8_fu_1699_p2)? col_buf_0_val_0_0_10_fu_248: col_buf_0_val_0_0_4_fu_1691_p3);
assign col_buf_0_val_0_0_2_fu_1665_p3 = ((sel_tmp_fu_1660_p2)? col_buf_0_val_0_0_9_fu_232: col_buf_0_val_0_0_5_fu_168);
assign col_buf_0_val_0_0_3_fu_1678_p3 = ((sel_tmp4_fu_1673_p2)? col_buf_0_val_0_0_8_fu_208: col_buf_0_val_0_0_2_fu_1665_p3);
assign col_buf_0_val_0_0_4_fu_1691_p3 = ((sel_tmp6_fu_1686_p2)? col_buf_0_val_0_0_7_fu_188: col_buf_0_val_0_0_3_fu_1678_p3);
assign grp_toThreshold_borderInterpolate_fu_479_borderType = ap_const_lv4_4;
assign grp_toThreshold_borderInterpolate_fu_479_len = p_src_cols_V_read;
assign grp_toThreshold_borderInterpolate_fu_479_p = $signed(ImagLoc_x_fu_838_p2);
assign grp_toThreshold_borderInterpolate_fu_487_borderType = ap_const_lv4_4;
assign grp_toThreshold_borderInterpolate_fu_487_len = p_src_rows_V_read;
assign grp_toThreshold_borderInterpolate_fu_487_p = y_3_3_cast_cast_reg_2946;
assign grp_toThreshold_borderInterpolate_fu_495_borderType = ap_const_lv4_4;
assign grp_toThreshold_borderInterpolate_fu_495_len = p_src_rows_V_read;
assign grp_toThreshold_borderInterpolate_fu_495_p = ImagLoc_y_cast_cast_reg_2915;
assign grp_toThreshold_borderInterpolate_fu_503_borderType = ap_const_lv4_4;
assign grp_toThreshold_borderInterpolate_fu_503_len = p_src_rows_V_read;
assign grp_toThreshold_borderInterpolate_fu_503_p = y_3_cast_cast_reg_2920;
assign grp_toThreshold_borderInterpolate_fu_511_borderType = ap_const_lv4_4;
assign grp_toThreshold_borderInterpolate_fu_511_len = p_src_rows_V_read;
assign grp_toThreshold_borderInterpolate_fu_511_p = y_3_1_cast_cast_reg_2936;
assign grp_toThreshold_borderInterpolate_fu_519_borderType = ap_const_lv4_4;
assign grp_toThreshold_borderInterpolate_fu_519_len = p_src_rows_V_read;
assign grp_toThreshold_borderInterpolate_fu_519_p = y_3_2_cast_cast_reg_2941;
assign heightloop_fu_627_p2 = (tmp_55_fu_619_p1 + ap_const_lv11_9);
assign i_V_fu_678_p2 = (p_012_0_i_reg_456 + ap_const_lv11_1);
assign icmp1_fu_827_p2 = (tmp_71_fu_817_p4 != ap_const_lv9_0? 1'b1: 1'b0);
assign icmp_fu_712_p2 = ($signed(tmp_64_fu_702_p4) > $signed(10'b0000000000)? 1'b1: 1'b0);
assign j_V_fu_811_p2 = (p_025_0_i_reg_467 + ap_const_lv11_1);
assign k_buf_0_val_0_address0 = tmp_63_fu_916_p1;
assign k_buf_0_val_0_address1 = k_buf_0_val_0_addr_reg_3015;
assign k_buf_0_val_0_d1 = p_src_data_stream_V_dout;
assign k_buf_0_val_1_address0 = tmp_63_fu_916_p1;
assign k_buf_0_val_1_address1 = k_buf_0_val_1_addr_reg_3021;
assign k_buf_0_val_1_d1 = k_buf_0_val_0_q0;
assign k_buf_0_val_2_address0 = tmp_63_fu_916_p1;
assign k_buf_0_val_2_address1 = k_buf_0_val_2_addr_reg_3027;
assign k_buf_0_val_2_d1 = k_buf_0_val_1_q0;
assign k_buf_0_val_3_address0 = tmp_63_fu_916_p1;
assign k_buf_0_val_3_address1 = k_buf_0_val_3_addr_reg_3033;
assign k_buf_0_val_3_d1 = k_buf_0_val_2_q0;
assign k_buf_0_val_4_address0 = tmp_63_fu_916_p1;
assign k_buf_0_val_4_address1 = k_buf_0_val_4_addr_reg_3039;
assign k_buf_0_val_4_d1 = k_buf_0_val_3_q0;
assign locy_1_t_fu_1406_p2 = (tmp_68_reg_2925 - tmp_77_reg_3107);
assign locy_2_t_fu_1464_p2 = (tmp_68_reg_2925 - tmp_78_reg_3113);
assign locy_3_t_fu_1522_p2 = (tmp_68_reg_2925 - tmp_79_reg_3119);
assign locy_4_t_fu_925_p2 = (tmp_68_reg_2925 - tmp_80_reg_3010);
assign locy_fu_1348_p2 = (tmp_66_reg_2909 - tmp_76_reg_3101);
assign not_carry_fu_2504_p2 = (tmp_85_fu_2490_p3 | p_Result_1_i_i_not_fu_2498_p2);
assign or_cond221_i_fu_833_p2 = (tmp_56_reg_2900 & icmp1_fu_827_p2);
assign or_cond6_fu_723_p2 = (icmp_fu_712_p2 & tmp_58_fu_718_p2);
assign or_cond7_fu_872_p2 = (tmp_67_fu_867_p2 & rev_fu_861_p2);
assign p_Result_1_i_i_not_fu_2498_p2 = (tmp_84_fu_2476_p3 ^ ap_const_lv1_1);
assign p_Val2_11_0_1_fu_1862_p0 = p_Val2_11_0_1_fu_1862_p00;
assign p_Val2_11_0_1_fu_1862_p00 = src_kernel_win_0_val_4_3_fu_240;
assign p_Val2_11_0_1_fu_1862_p2 = (p_Val2_11_0_1_fu_1862_p0 * $signed('h11B));
assign p_Val2_11_0_2_fu_2023_p0 = p_Val2_11_0_2_fu_2023_p00;
assign p_Val2_11_0_2_fu_2023_p00 = ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_reg_3154_pp0_it6;
assign p_Val2_11_0_2_fu_2023_p2 = (p_Val2_11_0_2_fu_2023_p0 * $signed('h1AC));
assign p_Val2_11_0_3_fu_2177_p0 = p_Val2_11_0_3_fu_2177_p00;
assign p_Val2_11_0_3_fu_2177_p00 = ap_reg_ppstg_src_kernel_win_0_val_4_1_13_reg_3143_pp0_it7;
assign p_Val2_11_0_3_fu_2177_p2 = (p_Val2_11_0_3_fu_2177_p0 * $signed('h11B));
assign p_Val2_11_0_4_fu_2190_p0 = p_Val2_11_0_4_fu_2190_p00;
assign p_Val2_11_0_4_fu_2190_p00 = ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_reg_3179_pp0_it7;
assign p_Val2_11_0_4_fu_2190_p2 = (p_Val2_11_0_4_fu_2190_p0 * $signed('h52));
assign p_Val2_11_1_1_fu_2247_p0 = p_Val2_11_1_1_fu_2247_p00;
assign p_Val2_11_1_1_fu_2247_p00 = ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_reg_3219_pp0_it8;
assign p_Val2_11_1_1_fu_2247_p2 = (p_Val2_11_1_1_fu_2247_p0 * $signed('h3D3));
assign p_Val2_11_1_2_fu_2302_p0 = p_Val2_11_1_2_fu_2302_p00;
assign p_Val2_11_1_2_fu_2302_p00 = ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_reg_3214_pp0_it9;
assign p_Val2_11_1_2_fu_2302_p2 = (p_Val2_11_1_2_fu_2302_p0 * $signed('h5C8));
assign p_Val2_11_1_3_fu_2373_p0 = p_Val2_11_1_3_fu_2373_p00;
assign p_Val2_11_1_3_fu_2373_p00 = ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3148_pp0_it10;
assign p_Val2_11_1_3_fu_2373_p2 = (p_Val2_11_1_3_fu_2373_p0 * $signed('h3D3));
assign p_Val2_11_1_4_fu_2266_p0 = p_Val2_11_1_4_fu_2266_p00;
assign p_Val2_11_1_4_fu_2266_p00 = ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_reg_3184_pp0_it8;
assign p_Val2_11_1_4_fu_2266_p2 = (p_Val2_11_1_4_fu_2266_p0 * $signed('h11B));
assign p_Val2_11_1_fu_2042_p0 = p_Val2_11_1_fu_2042_p00;
assign p_Val2_11_1_fu_2042_p00 = src_kernel_win_0_val_3_4_fu_228;
assign p_Val2_11_1_fu_2042_p2 = (p_Val2_11_1_fu_2042_p0 * $signed('h11B));
assign p_Val2_11_2_1_fu_2382_p0 = p_Val2_11_2_1_fu_2382_p00;
assign p_Val2_11_2_1_fu_2382_p00 = src_kernel_win_0_val_2_3_lo_reg_3289;
assign p_Val2_11_2_1_fu_2382_p2 = (p_Val2_11_2_1_fu_2382_p0 * $signed('h5C8));
assign p_Val2_11_2_2_fu_2340_p0 = p_Val2_11_2_2_fu_2340_p00;
assign p_Val2_11_2_2_fu_2340_p00 = src_kernel_win_0_val_2_2_fu_196;
assign p_Val2_11_2_2_fu_2340_p2 = (p_Val2_11_2_2_fu_2340_p0 * $signed('h8BD));
assign p_Val2_11_2_3_fu_2409_p0 = p_Val2_11_2_3_fu_2409_p00;
assign p_Val2_11_2_3_fu_2409_p00 = ap_reg_ppstg_src_kernel_win_0_val_2_1_6_reg_3137_pp0_it10;
assign p_Val2_11_2_3_fu_2409_p2 = (p_Val2_11_2_3_fu_2409_p0 * $signed('h5C8));
assign p_Val2_11_2_4_fu_2217_p0 = p_Val2_11_2_4_fu_2217_p00;
assign p_Val2_11_2_4_fu_2217_p00 = ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_reg_3174_pp0_it7;
assign p_Val2_11_2_4_fu_2217_p2 = (p_Val2_11_2_4_fu_2217_p0 * $signed('h1AC));
assign p_Val2_11_2_fu_2321_p0 = p_Val2_11_2_fu_2321_p00;
assign p_Val2_11_2_fu_2321_p00 = src_kernel_win_0_val_2_4_fu_204;
assign p_Val2_11_2_fu_2321_p2 = (p_Val2_11_2_fu_2321_p0 * $signed('h1AC));
assign p_Val2_11_3_1_fu_1942_p0 = p_Val2_11_3_1_fu_1942_p00;
assign p_Val2_11_3_1_fu_1942_p00 = src_kernel_win_0_val_1_3_fu_180;
assign p_Val2_11_3_1_fu_1942_p2 = (p_Val2_11_3_1_fu_1942_p0 * $signed('h3D3));
assign p_Val2_11_3_2_fu_1952_p0 = p_Val2_11_3_2_fu_1952_p00;
assign p_Val2_11_3_2_fu_1952_p00 = src_kernel_win_0_val_1_2_fu_176;
assign p_Val2_11_3_2_fu_1952_p2 = (p_Val2_11_3_2_fu_1952_p0 * $signed('h5C8));
assign p_Val2_11_3_3_fu_2051_p0 = p_Val2_11_3_3_fu_2051_p00;
assign p_Val2_11_3_3_fu_2051_p00 = ap_reg_ppstg_src_kernel_win_0_val_1_1_6_reg_3131_pp0_it6;
assign p_Val2_11_3_3_fu_2051_p2 = (p_Val2_11_3_3_fu_2051_p0 * $signed('h3D3));
assign p_Val2_11_3_s_fu_1962_p2 = (OP1_V_3_4_cast_cast_fu_1958_p1 + OP1_V_3_cast_cast_fu_1934_p1);
assign p_Val2_11_4_1_fu_2069_p0 = p_Val2_11_4_1_fu_2069_p00;
assign p_Val2_11_4_1_fu_2069_p00 = src_kernel_win_0_val_0_3_fu_160;
assign p_Val2_11_4_1_fu_2069_p2 = (p_Val2_11_4_1_fu_2069_p0 * $signed('h11B));
assign p_Val2_11_4_2_fu_2275_p0 = p_Val2_11_4_2_fu_2275_p00;
assign p_Val2_11_4_2_fu_2275_p00 = ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_reg_3209_pp0_it8;
assign p_Val2_11_4_2_fu_2275_p2 = (p_Val2_11_4_2_fu_2275_p0 * $signed('h1AC));
assign p_Val2_11_4_3_fu_2078_p0 = p_Val2_11_4_3_fu_2078_p00;
assign p_Val2_11_4_3_fu_2078_p00 = ap_reg_ppstg_src_kernel_win_0_val_0_1_6_reg_3125_pp0_it6;
assign p_Val2_11_4_3_fu_2078_p2 = (p_Val2_11_4_3_fu_2078_p0 * $signed('h11B));
assign p_Val2_11_s_fu_2105_p2 = (OP1_V_4_cast_cast_fu_2061_p1 + OP1_V_4_4_cast_cast_fu_2088_p1);
assign p_Val2_14_0_1_cast_fu_1930_p1 = p_Val2_14_0_1_fu_1925_p2;
assign p_Val2_14_0_1_fu_1925_p2 = (p_Val2_11_0_1_reg_3159 + tmp_496_0_cast_fu_1921_p1);
assign p_Val2_14_0_2_cast_fu_2034_p1 = p_Val2_14_0_2_fu_2029_p2;
assign p_Val2_14_0_2_fu_2029_p2 = (p_Val2_11_0_2_fu_2023_p2 + p_Val2_14_0_1_cast_reg_3189);
assign p_Val2_14_1_2_cast_fu_2313_p1 = p_Val2_14_1_2_fu_2308_p2;
assign p_Val2_14_1_2_fu_2308_p2 = (tmp3_reg_3274 + p_Val2_11_1_2_fu_2302_p2);
assign p_Val2_14_1_cast_fu_2240_p1 = p_Val2_14_1_fu_2236_p2;
assign p_Val2_14_1_fu_2236_p2 = (tmp2_cast_reg_3259 + tmp1_reg_3254);
assign p_Val2_14_2_1_cast_fu_2428_p1 = p_Val2_14_2_1_fu_2424_p2;
assign p_Val2_14_2_1_fu_2424_p2 = (tmp5_cast_reg_3319 + tmp4_reg_3314);
assign p_Val2_4_fu_2448_p2 = (tmp24_cast_fu_2445_p1 + tmp18_fu_2440_p2);
assign p_Val2_5_fu_2454_p4 = {{p_Val2_4_fu_2448_p2[ap_const_lv32_15 : ap_const_lv32_E]}};
assign p_Val2_6_fu_2484_p2 = (p_Val2_5_fu_2454_p4 + tmp_79_i_i_fu_2472_p1);
assign p_Val2_s_70_fu_2510_p3 = ((not_carry_fu_2504_p2)? p_Val2_6_fu_2484_p2: ap_const_lv8_FF);
assign p_Val2_s_fu_1915_p0 = p_Val2_s_fu_1915_p00;
assign p_Val2_s_fu_1915_p00 = src_kernel_win_0_val_4_4_fu_244;
assign p_Val2_s_fu_1915_p2 = (p_Val2_s_fu_1915_p0 * $signed('h52));
assign p_dst_data_stream_V_din = p_Val2_s_70_reg_3334;
assign p_i_fu_737_p3 = ((tmp_58_fu_718_p2)? ap_const_lv11_4: ref_reg_2881);
assign p_neg228_i_fu_649_p2 = (ap_const_lv12_5 - p_src_cols_V_read);
assign ref_cast_fu_665_p1 = ref_fu_659_p2;
assign ref_fu_659_p2 = ($signed(tmp_55_fu_619_p1) + $signed(ap_const_lv11_7FF));
assign rev_fu_861_p2 = (tmp_74_fu_853_p3 ^ ap_const_lv1_1);
assign right_border_buf_0_val_1_4_18_fu_1055_p3 = ((sel_tmp33_fu_1007_p2)? right_border_buf_0_val_1_4_14_fu_264: right_border_buf_0_val_1_4_9_fu_1047_p3);
assign right_border_buf_0_val_1_4_19_fu_1063_p3 = ((sel_tmp34_fu_1020_p2)? right_border_buf_0_val_1_4_14_fu_264: right_border_buf_0_val_1_4_18_fu_1055_p3);
assign right_border_buf_0_val_1_4_1_68_fu_1787_p3 = ((sel_tmp4_fu_1673_p2)? right_border_buf_0_val_1_4_13_fu_260: right_border_buf_0_val_1_4_fu_1779_p3);
assign right_border_buf_0_val_1_4_20_fu_1071_p3 = ((sel_tmp35_fu_1033_p2)? right_border_buf_0_val_1_4_14_fu_264: right_border_buf_0_val_1_4_19_fu_1063_p3);
assign right_border_buf_0_val_1_4_21_fu_1080_p3 = ((sel_tmp33_fu_1007_p2)? k_buf_0_val_3_q0: right_border_buf_0_val_1_4_13_fu_260);
assign right_border_buf_0_val_1_4_22_fu_1088_p3 = ((sel_tmp34_fu_1020_p2)? right_border_buf_0_val_1_4_13_fu_260: right_border_buf_0_val_1_4_21_fu_1080_p3);
assign right_border_buf_0_val_1_4_23_fu_1096_p3 = ((sel_tmp35_fu_1033_p2)? right_border_buf_0_val_1_4_13_fu_260: right_border_buf_0_val_1_4_22_fu_1088_p3);
assign right_border_buf_0_val_1_4_24_fu_1105_p3 = ((sel_tmp34_fu_1020_p2)? k_buf_0_val_3_q0: right_border_buf_0_val_1_4_4_fu_256);
assign right_border_buf_0_val_1_4_25_fu_1113_p3 = ((sel_tmp35_fu_1033_p2)? right_border_buf_0_val_1_4_4_fu_256: right_border_buf_0_val_1_4_24_fu_1105_p3);
assign right_border_buf_0_val_1_4_26_fu_1122_p3 = ((sel_tmp35_fu_1033_p2)? k_buf_0_val_3_q0: right_border_buf_0_val_1_4_3_fu_252);
assign right_border_buf_0_val_1_4_27_fu_1803_p3 = ((sel_tmp8_fu_1699_p2)? right_border_buf_0_val_1_4_3_fu_252: right_border_buf_0_val_1_4_2_69_fu_1795_p3);
assign right_border_buf_0_val_1_4_2_69_fu_1795_p3 = ((sel_tmp6_fu_1686_p2)? right_border_buf_0_val_1_4_14_fu_264: right_border_buf_0_val_1_4_1_68_fu_1787_p3);
assign right_border_buf_0_val_1_4_5_fu_999_p3 = ((sel_tmp32_fu_994_p2)? right_border_buf_0_val_1_4_15_fu_268: k_buf_0_val_3_q0);
assign right_border_buf_0_val_1_4_6_fu_1012_p3 = ((sel_tmp33_fu_1007_p2)? right_border_buf_0_val_1_4_15_fu_268: right_border_buf_0_val_1_4_5_fu_999_p3);
assign right_border_buf_0_val_1_4_7_fu_1025_p3 = ((sel_tmp34_fu_1020_p2)? right_border_buf_0_val_1_4_15_fu_268: right_border_buf_0_val_1_4_6_fu_1012_p3);
assign right_border_buf_0_val_1_4_8_fu_1038_p3 = ((sel_tmp35_fu_1033_p2)? right_border_buf_0_val_1_4_15_fu_268: right_border_buf_0_val_1_4_7_fu_1025_p3);
assign right_border_buf_0_val_1_4_9_fu_1047_p3 = ((sel_tmp32_fu_994_p2)? k_buf_0_val_3_q0: right_border_buf_0_val_1_4_14_fu_264);
assign right_border_buf_0_val_1_4_fu_1779_p3 = ((sel_tmp_fu_1660_p2)? right_border_buf_0_val_1_4_4_fu_256: right_border_buf_0_val_1_4_15_fu_268);
assign right_border_buf_0_val_2_4_13_fu_1770_p3 = ((sel_tmp8_fu_1699_p2)? right_border_buf_0_val_2_4_3_fu_272: right_border_buf_0_val_2_4_2_67_fu_1762_p3);
assign right_border_buf_0_val_2_4_1_66_fu_1754_p3 = ((sel_tmp4_fu_1673_p2)? right_border_buf_0_val_2_4_6_fu_280: right_border_buf_0_val_2_4_fu_1746_p3);
assign right_border_buf_0_val_2_4_2_67_fu_1762_p3 = ((sel_tmp6_fu_1686_p2)? right_border_buf_0_val_2_4_7_fu_284: right_border_buf_0_val_2_4_1_66_fu_1754_p3);
assign right_border_buf_0_val_2_4_fu_1746_p3 = ((sel_tmp_fu_1660_p2)? right_border_buf_0_val_2_4_4_fu_276: right_border_buf_0_val_2_4_8_fu_288);
assign right_border_buf_0_val_3_4_18_fu_1232_p3 = ((sel_tmp37_fu_1184_p2)? right_border_buf_0_val_3_4_14_fu_304: right_border_buf_0_val_3_4_9_fu_1224_p3);
assign right_border_buf_0_val_3_4_19_fu_1240_p3 = ((sel_tmp38_fu_1197_p2)? right_border_buf_0_val_3_4_14_fu_304: right_border_buf_0_val_3_4_18_fu_1232_p3);
assign right_border_buf_0_val_3_4_1_64_fu_1721_p3 = ((sel_tmp4_fu_1673_p2)? right_border_buf_0_val_3_4_13_fu_300: right_border_buf_0_val_3_4_fu_1713_p3);
assign right_border_buf_0_val_3_4_20_fu_1248_p3 = ((sel_tmp39_fu_1210_p2)? right_border_buf_0_val_3_4_14_fu_304: right_border_buf_0_val_3_4_19_fu_1240_p3);
assign right_border_buf_0_val_3_4_21_fu_1257_p3 = ((sel_tmp37_fu_1184_p2)? k_buf_0_val_1_q0: right_border_buf_0_val_3_4_13_fu_300);
assign right_border_buf_0_val_3_4_22_fu_1265_p3 = ((sel_tmp38_fu_1197_p2)? right_border_buf_0_val_3_4_13_fu_300: right_border_buf_0_val_3_4_21_fu_1257_p3);
assign right_border_buf_0_val_3_4_23_fu_1273_p3 = ((sel_tmp39_fu_1210_p2)? right_border_buf_0_val_3_4_13_fu_300: right_border_buf_0_val_3_4_22_fu_1265_p3);
assign right_border_buf_0_val_3_4_24_fu_1282_p3 = ((sel_tmp38_fu_1197_p2)? k_buf_0_val_1_q0: right_border_buf_0_val_3_4_4_fu_296);
assign right_border_buf_0_val_3_4_25_fu_1290_p3 = ((sel_tmp39_fu_1210_p2)? right_border_buf_0_val_3_4_4_fu_296: right_border_buf_0_val_3_4_24_fu_1282_p3);
assign right_border_buf_0_val_3_4_26_fu_1299_p3 = ((sel_tmp39_fu_1210_p2)? k_buf_0_val_1_q0: right_border_buf_0_val_3_4_3_fu_292);
assign right_border_buf_0_val_3_4_27_fu_1737_p3 = ((sel_tmp8_fu_1699_p2)? right_border_buf_0_val_3_4_3_fu_292: right_border_buf_0_val_3_4_2_65_fu_1729_p3);
assign right_border_buf_0_val_3_4_2_65_fu_1729_p3 = ((sel_tmp6_fu_1686_p2)? right_border_buf_0_val_3_4_14_fu_304: right_border_buf_0_val_3_4_1_64_fu_1721_p3);
assign right_border_buf_0_val_3_4_5_fu_1176_p3 = ((sel_tmp36_fu_1171_p2)? right_border_buf_0_val_3_4_15_fu_308: k_buf_0_val_1_q0);
assign right_border_buf_0_val_3_4_6_fu_1189_p3 = ((sel_tmp37_fu_1184_p2)? right_border_buf_0_val_3_4_15_fu_308: right_border_buf_0_val_3_4_5_fu_1176_p3);
assign right_border_buf_0_val_3_4_7_fu_1202_p3 = ((sel_tmp38_fu_1197_p2)? right_border_buf_0_val_3_4_15_fu_308: right_border_buf_0_val_3_4_6_fu_1189_p3);
assign right_border_buf_0_val_3_4_8_fu_1215_p3 = ((sel_tmp39_fu_1210_p2)? right_border_buf_0_val_3_4_15_fu_308: right_border_buf_0_val_3_4_7_fu_1202_p3);
assign right_border_buf_0_val_3_4_9_fu_1224_p3 = ((sel_tmp36_fu_1171_p2)? k_buf_0_val_1_q0: right_border_buf_0_val_3_4_14_fu_304);
assign right_border_buf_0_val_3_4_fu_1713_p3 = ((sel_tmp_fu_1660_p2)? right_border_buf_0_val_3_4_4_fu_296: right_border_buf_0_val_3_4_15_fu_308);
assign sel_tmp10_fu_1392_p2 = (locy_fu_1348_p2 == ap_const_lv3_1? 1'b1: 1'b0);
assign sel_tmp11_fu_1413_p2 = (tmp_68_reg_2925 == tmp_77_reg_3107? 1'b1: 1'b0);
assign sel_tmp12_fu_1417_p3 = ((sel_tmp11_fu_1413_p2)? col_buf_0_val_0_0_fu_352: src_kernel_win_0_val_4_0_reg_3092);
assign sel_tmp13_fu_1424_p2 = (locy_1_t_fu_1406_p2 == ap_const_lv3_2? 1'b1: 1'b0);
assign sel_tmp14_fu_1430_p3 = ((sel_tmp13_fu_1424_p2)? right_border_buf_0_val_2_0_reg_3072: sel_tmp12_fu_1417_p3);
assign sel_tmp15_fu_1437_p2 = (locy_1_t_fu_1406_p2 == ap_const_lv3_3? 1'b1: 1'b0);
assign sel_tmp16_fu_1443_p3 = ((sel_tmp15_fu_1437_p2)? right_border_buf_0_val_1_0_reg_3082: sel_tmp14_fu_1430_p3);
assign sel_tmp17_fu_1450_p2 = (locy_1_t_fu_1406_p2 == ap_const_lv3_1? 1'b1: 1'b0);
assign sel_tmp18_fu_1471_p2 = (tmp_68_reg_2925 == tmp_78_reg_3113? 1'b1: 1'b0);
assign sel_tmp19_fu_1475_p3 = ((sel_tmp18_fu_1471_p2)? col_buf_0_val_0_0_fu_352: src_kernel_win_0_val_4_0_reg_3092);
assign sel_tmp1_fu_1355_p2 = (tmp_66_reg_2909 == tmp_76_reg_3101? 1'b1: 1'b0);
assign sel_tmp20_fu_1482_p2 = (locy_2_t_fu_1464_p2 == ap_const_lv3_2? 1'b1: 1'b0);
assign sel_tmp21_fu_1488_p3 = ((sel_tmp20_fu_1482_p2)? right_border_buf_0_val_2_0_reg_3072: sel_tmp19_fu_1475_p3);
assign sel_tmp22_fu_1495_p2 = (locy_2_t_fu_1464_p2 == ap_const_lv3_3? 1'b1: 1'b0);
assign sel_tmp23_fu_1501_p3 = ((sel_tmp22_fu_1495_p2)? right_border_buf_0_val_1_0_reg_3082: sel_tmp21_fu_1488_p3);
assign sel_tmp24_fu_1508_p2 = (locy_2_t_fu_1464_p2 == ap_const_lv3_1? 1'b1: 1'b0);
assign sel_tmp25_fu_1529_p2 = (tmp_68_reg_2925 == tmp_79_reg_3119? 1'b1: 1'b0);
assign sel_tmp26_fu_1533_p3 = ((sel_tmp25_fu_1529_p2)? col_buf_0_val_0_0_fu_352: src_kernel_win_0_val_4_0_reg_3092);
assign sel_tmp27_fu_1540_p2 = (locy_3_t_fu_1522_p2 == ap_const_lv3_2? 1'b1: 1'b0);
assign sel_tmp28_fu_1546_p3 = ((sel_tmp27_fu_1540_p2)? right_border_buf_0_val_2_0_reg_3072: sel_tmp26_fu_1533_p3);
assign sel_tmp29_fu_1553_p2 = (locy_3_t_fu_1522_p2 == ap_const_lv3_3? 1'b1: 1'b0);
assign sel_tmp2_fu_1359_p3 = ((sel_tmp1_fu_1355_p2)? col_buf_0_val_0_0_fu_352: src_kernel_win_0_val_4_0_reg_3092);
assign sel_tmp30_fu_1559_p3 = ((sel_tmp29_fu_1553_p2)? right_border_buf_0_val_1_0_reg_3082: sel_tmp28_fu_1546_p3);
assign sel_tmp31_fu_1566_p2 = (locy_3_t_fu_1522_p2 == ap_const_lv3_1? 1'b1: 1'b0);
assign sel_tmp32_fu_994_p2 = (ap_reg_ppstg_col_assign_reg_2984_pp0_it3 == ap_const_lv3_3? 1'b1: 1'b0);
assign sel_tmp33_fu_1007_p2 = (ap_reg_ppstg_col_assign_reg_2984_pp0_it3 == ap_const_lv3_2? 1'b1: 1'b0);
assign sel_tmp34_fu_1020_p2 = (ap_reg_ppstg_col_assign_reg_2984_pp0_it3 == ap_const_lv3_1? 1'b1: 1'b0);
assign sel_tmp35_fu_1033_p2 = (ap_reg_ppstg_col_assign_reg_2984_pp0_it3 == ap_const_lv3_0? 1'b1: 1'b0);
assign sel_tmp36_fu_1171_p2 = (ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 == ap_const_lv3_3? 1'b1: 1'b0);
assign sel_tmp37_fu_1184_p2 = (ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 == ap_const_lv3_2? 1'b1: 1'b0);
assign sel_tmp38_fu_1197_p2 = (ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 == ap_const_lv3_1? 1'b1: 1'b0);
assign sel_tmp39_fu_1210_p2 = (ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 == ap_const_lv3_0? 1'b1: 1'b0);
assign sel_tmp3_fu_1366_p2 = (locy_fu_1348_p2 == ap_const_lv3_2? 1'b1: 1'b0);
assign sel_tmp4_fu_1673_p2 = (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_2? 1'b1: 1'b0);
assign sel_tmp5_fu_1372_p3 = ((sel_tmp3_fu_1366_p2)? right_border_buf_0_val_2_0_reg_3072: sel_tmp2_fu_1359_p3);
assign sel_tmp6_fu_1686_p2 = (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_3? 1'b1: 1'b0);
assign sel_tmp7_fu_1379_p2 = (locy_fu_1348_p2 == ap_const_lv3_3? 1'b1: 1'b0);
assign sel_tmp8_fu_1699_p2 = (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_0? 1'b1: 1'b0);
assign sel_tmp9_fu_1385_p3 = ((sel_tmp7_fu_1379_p2)? right_border_buf_0_val_1_0_reg_3082: sel_tmp5_fu_1372_p3);
assign sel_tmp_fu_1660_p2 = (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 == ap_const_lv3_1? 1'b1: 1'b0);
assign src_kernel_win_0_val_0_0_fu_1398_p3 = ((sel_tmp10_fu_1392_p2)? right_border_buf_0_val_3_0_reg_3062: sel_tmp9_fu_1385_p3);
assign src_kernel_win_0_val_1_0_fu_1456_p3 = ((sel_tmp17_fu_1450_p2)? right_border_buf_0_val_3_0_reg_3062: sel_tmp16_fu_1443_p3);
assign src_kernel_win_0_val_2_0_fu_1514_p3 = ((sel_tmp24_fu_1508_p2)? right_border_buf_0_val_3_0_reg_3062: sel_tmp23_fu_1501_p3);
assign src_kernel_win_0_val_3_0_fu_1572_p3 = ((sel_tmp31_fu_1566_p2)? right_border_buf_0_val_3_0_reg_3062: sel_tmp30_fu_1559_p3);
assign tmp18_fu_2440_p2 = (tmp21_cast_fu_2437_p1 + tmp19_reg_3329);
assign tmp19_fu_2432_p2 = (tmp20_cast_reg_3324 + p_Val2_14_2_1_cast_fu_2428_p1);
assign tmp1_fu_2200_p2 = (p_Val2_14_0_2_cast_reg_3224 + tmp_496_0_3_cast_fu_2183_p1);
assign tmp20_cast_fu_2420_p1 = tmp20_fu_2415_p2;
assign tmp20_fu_2415_p2 = (p_Val2_11_2_2_reg_3304 + p_Val2_11_2_3_fu_2409_p2);
assign tmp21_cast_fu_2437_p1 = ap_reg_ppstg_tmp21_reg_3264_pp0_it12;
assign tmp21_fu_2223_p2 = (tmp23_cast_reg_3244 + tmp22_reg_3239);
assign tmp22_fu_2091_p2 = (p_Val2_11_3_2_reg_3199 + tmp_496_3_3_cast_cast_fu_2057_p1);
assign tmp23_cast_fu_2101_p1 = tmp23_fu_2096_p2;
assign tmp23_fu_2096_p2 = (p_Val2_11_3_1_reg_3194 + tmp_496_4_3_cast_cast_fu_2084_p1);
assign tmp24_cast_fu_2445_p1 = ap_reg_ppstg_tmp24_reg_3309_pp0_it12;
assign tmp24_fu_2346_p2 = (ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9 + tmp25_reg_3284);
assign tmp25_fu_2285_p2 = (tmp26_cast_reg_3269 + tmp_496_4_2_cast_cast_fu_2281_p1);
assign tmp26_cast_fu_2232_p1 = tmp26_fu_2227_p2;
assign tmp26_fu_2227_p2 = (p_Val2_11_4_1_reg_3234 + p_Val2_11_2_4_fu_2217_p2);
assign tmp27_cast_fu_2130_p1 = tmp27_fu_2125_p2;
assign tmp27_fu_2125_p2 = (tmp29_cast_fu_2121_p1 + tmp28_reg_3204);
assign tmp28_fu_1972_p0 = tmp28_fu_1972_p00;
assign tmp28_fu_1972_p00 = p_Val2_11_3_s_fu_1962_p2;
assign tmp28_fu_1972_p2 = (tmp28_fu_1972_p0 * $signed('h11B));
assign tmp29_cast_fu_2121_p1 = tmp29_fu_2115_p2;
assign tmp29_fu_2115_p0 = tmp29_fu_2115_p00;
assign tmp29_fu_2115_p00 = p_Val2_11_s_fu_2105_p2;
assign tmp29_fu_2115_p2 = (tmp29_fu_2115_p0 * $signed('h52));
assign tmp2_cast_fu_2210_p1 = tmp2_fu_2205_p2;
assign tmp2_fu_2205_p2 = (p_Val2_11_1_reg_3229 + tmp_496_0_4_cast_cast_fu_2196_p1);
assign tmp3_fu_2257_p2 = (p_Val2_14_1_cast_fu_2240_p1 + tmp_496_1_1_cast_fu_2253_p1);
assign tmp4_fu_2392_p2 = (p_Val2_14_1_2_cast_reg_3294 + tmp_496_2_1_cast_fu_2388_p1);
assign tmp5_cast_fu_2402_p1 = tmp5_fu_2397_p2;
assign tmp5_fu_2397_p2 = (tmp6_cast_reg_3299 + p_Val2_11_1_3_fu_2373_p2);
assign tmp6_cast_fu_2332_p1 = tmp6_fu_2327_p2;
assign tmp6_fu_2327_p2 = (p_Val2_11_1_4_reg_3279 + p_Val2_11_2_fu_2321_p2);
assign tmp_123_cast_fu_645_p1 = tmp_s_fu_639_p2;
assign tmp_124_cast_fu_669_p1 = p_012_0_i_reg_456;
assign tmp_127_cast_fu_802_p1 = p_025_0_i_reg_467;
assign tmp_496_0_3_cast_fu_2183_p1 = p_Val2_11_0_3_fu_2177_p2;
assign tmp_496_0_4_cast_cast_fu_2196_p1 = p_Val2_11_0_4_fu_2190_p2;
assign tmp_496_0_cast_fu_1921_p1 = p_Val2_s_fu_1915_p2;
assign tmp_496_1_1_cast_fu_2253_p1 = p_Val2_11_1_1_fu_2247_p2;
assign tmp_496_2_1_cast_fu_2388_p1 = p_Val2_11_2_1_fu_2382_p2;
assign tmp_496_3_3_cast_cast_fu_2057_p1 = p_Val2_11_3_3_fu_2051_p2;
assign tmp_496_4_2_cast_cast_fu_2281_p1 = p_Val2_11_4_2_fu_2275_p2;
assign tmp_496_4_3_cast_cast_fu_2084_p1 = p_Val2_11_4_3_fu_2078_p2;
assign tmp_54_fu_673_p2 = (p_012_0_i_reg_456 < heightloop_reg_2855? 1'b1: 1'b0);
assign tmp_55_fu_619_p1 = p_src_rows_V_read[10:0];
assign tmp_56_fu_684_p2 = (p_012_0_i_reg_456 > ap_const_lv11_8? 1'b1: 1'b0);
assign tmp_57_fu_696_p2 = ($signed(ImagLoc_y_fu_690_p2) < $signed(12'b111111111110)? 1'b1: 1'b0);
assign tmp_58_fu_718_p2 = ($signed(ImagLoc_y_fu_690_p2) < $signed(ref_cast_reg_2886)? 1'b1: 1'b0);
assign tmp_59_fu_623_p1 = p_src_cols_V_read[10:0];
assign tmp_60_fu_806_p2 = (p_025_0_i_reg_467 < widthloop_reg_2860? 1'b1: 1'b0);
assign tmp_61_fu_655_p1 = p_neg228_i_fu_649_p2[2:0];
assign tmp_63_fu_916_p1 = $unsigned(x_1_fu_913_p1);
assign tmp_64_fu_702_p4 = {{ImagLoc_y_fu_690_p2[ap_const_lv32_B : ap_const_lv32_2]}};
assign tmp_66_fu_744_p1 = p_i_fu_737_p3[2:0];
assign tmp_67_fu_867_p2 = ($signed(ImagLoc_x_fu_838_p2) < $signed(p_src_cols_V_read)? 1'b1: 1'b0);
assign tmp_68_fu_762_p1 = p_i_fu_737_p3[2:0];
assign tmp_69_fu_886_p2 = ($signed(ImagLoc_x_fu_838_p2) < $signed(tmp_123_cast_reg_2865)? 1'b1: 1'b0);
assign tmp_71_fu_817_p4 = {{p_025_0_i_reg_467[ap_const_lv32_A : ap_const_lv32_2]}};
assign tmp_72_fu_844_p1 = ImagLoc_x_fu_838_p2[2:0];
assign tmp_73_fu_905_p1 = grp_toThreshold_borderInterpolate_fu_479_ap_return[2:0];
assign tmp_74_fu_853_p3 = ImagLoc_x_fu_838_p2[ap_const_lv32_B];
assign tmp_76_fu_938_p1 = grp_toThreshold_borderInterpolate_fu_495_ap_return[2:0];
assign tmp_77_fu_942_p1 = grp_toThreshold_borderInterpolate_fu_503_ap_return[2:0];
assign tmp_78_fu_946_p1 = grp_toThreshold_borderInterpolate_fu_511_ap_return[2:0];
assign tmp_79_fu_950_p1 = grp_toThreshold_borderInterpolate_fu_519_ap_return[2:0];
assign tmp_79_i_i_fu_2472_p1 = tmp_83_fu_2464_p3;
assign tmp_80_fu_909_p1 = grp_toThreshold_borderInterpolate_fu_487_ap_return[2:0];
assign tmp_81_fu_901_p1 = col_assign_18_2_fu_896_p2[2:0];
assign tmp_83_fu_2464_p3 = p_Val2_4_fu_2448_p2[ap_const_lv32_D];
assign tmp_84_fu_2476_p3 = p_Val2_4_fu_2448_p2[ap_const_lv32_15];
assign tmp_85_fu_2490_p3 = p_Val2_6_fu_2484_p2[ap_const_lv32_7];
assign tmp_s_fu_639_p2 = ($signed(tmp_59_fu_623_p1) + $signed(ap_const_lv11_7FB));
assign widthloop_fu_633_p2 = (tmp_59_fu_623_p1 + ap_const_lv11_4);
assign x_1_fu_913_p1 = $signed(x_reg_3000);
assign y_3_1_cast_cast_fu_772_p1 = $signed(y_3_1_fu_766_p2);
assign y_3_1_fu_766_p2 = ($signed(tmp_124_cast_fu_669_p1) + $signed(ap_const_lv12_FF7));
assign y_3_2_cast_cast_fu_782_p1 = $signed(y_3_2_fu_776_p2);
assign y_3_2_fu_776_p2 = ($signed(tmp_124_cast_fu_669_p1) + $signed(ap_const_lv12_FF6));
assign y_3_3_cast_cast_fu_792_p1 = $signed(y_3_3_fu_786_p2);
assign y_3_3_fu_786_p2 = ($signed(tmp_124_cast_fu_669_p1) + $signed(ap_const_lv12_FF5));
assign y_3_cast_cast_fu_758_p1 = $signed(y_3_fu_752_p2);
assign y_3_fu_752_p2 = ($signed(tmp_124_cast_fu_669_p1) + $signed(ap_const_lv12_FF8));
always @ (posedge ap_clk)
begin
    tmp_123_cast_reg_2865[11] <= 1'b0;
    ref_cast_reg_2886[11] <= 1'b0;
    ImagLoc_y_cast_cast_reg_2915[12] <= 1'b0;
    p_Val2_14_0_1_cast_reg_3189[17] <= 1'b0;
    p_Val2_11_3_2_reg_3199[2:0] <= 3'b000;
    p_Val2_14_0_2_cast_reg_3224[18] <= 1'b0;
    tmp23_cast_reg_3244[19] <= 1'b0;
    tmp27_cast_reg_3249[18] <= 1'b0;
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8[18] <= 1'b0;
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9[18] <= 1'b0;
    tmp2_cast_reg_3259[18:17] <= 2'b00;
    tmp26_cast_reg_3269[18] <= 1'b0;
    p_Val2_14_1_2_cast_reg_3294[20] <= 1'b0;
    tmp6_cast_reg_3299[18] <= 1'b0;
    tmp5_cast_reg_3319[20:19] <= 2'b00;
    tmp20_cast_reg_3324[21:20] <= 2'b00;
end



endmodule //toThreshold_Filter2D

