# //  ModelSim SE-64 10.6 Dec 13 2016Linux 3.10.0-1062.4.1.el7.x86_64
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -i -t ps -wlf ./Catapult/inPlaceNTT_DIF_precomp.v14/scverify/rtl_v_msim/vsim.wlf -l ./Catapult/inPlaceNTT_DIF_precomp.v14/scverify/rtl_v_msim/sim.log -L ./Catapult/inPlaceNTT_DIF_precomp.v14/scverify/rtl_v_msim/mgc_hls -L ./Catapult/inPlaceNTT_DIF_precomp.v14/scverify/rtl_v_msim/work scverify_top_opt -do "do {./Catapult/inPlaceNTT_DIF_precomp.v14/scverify/rtl_v_msim/scverify_msim_wave.tcl}" 
# Start time: 01:31:51 on Sep 16,2021
# Loading /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult/inPlaceNTT_DIF_precomp.v14/scverify/rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# Loading /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp_md/Catapult/inPlaceNTT_DIF_precomp.v14/scverify/rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# Loading work.inPlaceNTT_DIF_precomp(fast)
# Loading work.inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_13_10_32_1024_1024_32_1_gen(fast)
# Loading work.inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_16_10_32_1024_1024_32_1_gen(fast)
# Loading work.inPlaceNTT_DIF_precomp_Xilinx_RAMS_BLOCK_2R1W_RBW_DUAL_rport_17_10_32_1024_1024_32_1_gen(fast)
# Loading work.inPlaceNTT_DIF_precomp_core(fast)
# Loading ./Catapult/inPlaceNTT_DIF_precomp.v14/scverify/rtl_v_msim/mgc_hls.ccs_in_v1(fast)
# Loading work.mult(fast)
# Loading work.mult_core(fast)
# Loading ./Catapult/inPlaceNTT_DIF_precomp.v14/scverify/rtl_v_msim/mgc_hls.mgc_out_dreg_v2(fast)
# Loading ./Catapult/inPlaceNTT_DIF_precomp.v14/scverify/rtl_v_msim/mgc_hls.ccs_in_v1(fast__1)
# Loading work.modulo_sub(fast)
# Loading work.modulo_sub_core(fast)
# Loading ./Catapult/inPlaceNTT_DIF_precomp.v14/scverify/rtl_v_msim/mgc_hls.mgc_out_dreg_v2(fast__1)
# Loading work.modulo_add(fast)
# Loading work.modulo_add_core(fast)
# Loading ./Catapult/inPlaceNTT_DIF_precomp.v14/scverify/rtl_v_msim/mgc_hls.mgc_out_dreg_v2(fast__2)
# Loading ./Catapult/inPlaceNTT_DIF_precomp.v14/scverify/rtl_v_msim/mgc_hls.mgc_shift_l_v5(fast)
# Loading ./Catapult/inPlaceNTT_DIF_precomp.v14/scverify/rtl_v_msim/mgc_hls.mgc_shift_l_v5(fast__1)
# Loading ./Catapult/inPlaceNTT_DIF_precomp.v14/scverify/rtl_v_msim/mgc_hls.mgc_shift_l_v5(fast__2)
# Loading ./Catapult/inPlaceNTT_DIF_precomp.v14/scverify/rtl_v_msim/mgc_hls.mgc_shift_l_v5(fast__3)
# Loading work.inPlaceNTT_DIF_precomp_core_run_rsci(fast)
# Loading ./Catapult/inPlaceNTT_DIF_precomp.v14/scverify/rtl_v_msim/mgc_hls.ccs_sync_in_wait_v1(fast)
# Loading work.inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_ctrl(fast)
# Loading work.inPlaceNTT_DIF_precomp_core_run_rsci_run_wait_dp(fast)
# Loading work.inPlaceNTT_DIF_precomp_core_vec_rsci_1(fast)
# Loading work.inPlaceNTT_DIF_precomp_core_vec_rsci_1_vec_rsc_wait_ctrl(fast)
# Loading work.inPlaceNTT_DIF_precomp_core_vec_rsci_1_vec_rsc_wait_dp(fast)
# Loading work.inPlaceNTT_DIF_precomp_core_wait_dp(fast)
# Loading work.inPlaceNTT_DIF_precomp_core_twiddle_rsci_1(fast)
# Loading work.inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_twiddle_rsc_wait_ctrl(fast)
# Loading work.inPlaceNTT_DIF_precomp_core_twiddle_rsci_1_twiddle_rsc_wait_dp(fast)
# Loading work.inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1(fast)
# Loading work.inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_ctrl(fast)
# Loading work.inPlaceNTT_DIF_precomp_core_twiddle_h_rsci_1_twiddle_h_rsc_wait_dp(fast)
# Loading work.inPlaceNTT_DIF_precomp_core_complete_rsci(fast)
# Loading ./Catapult/inPlaceNTT_DIF_precomp.v14/scverify/rtl_v_msim/mgc_hls.ccs_sync_out_wait_v1(fast)
# Loading work.inPlaceNTT_DIF_precomp_core_complete_rsci_complete_wait_ctrl(fast)
# Loading work.inPlaceNTT_DIF_precomp_core_complete_rsci_complete_wait_dp(fast)
# Loading work.inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_obj(fast)
# Loading ./Catapult/inPlaceNTT_DIF_precomp.v14/scverify/rtl_v_msim/mgc_hls.mgc_io_sync_v2(fast)
# Loading work.inPlaceNTT_DIF_precomp_core_vec_rsc_triosy_obj_vec_rsc_triosy_wait_ctrl(fast)
# Loading work.inPlaceNTT_DIF_precomp_core_p_rsc_triosy_obj(fast)
# Loading work.inPlaceNTT_DIF_precomp_core_p_rsc_triosy_obj_p_rsc_triosy_wait_ctrl(fast)
# Loading work.inPlaceNTT_DIF_precomp_core_r_rsc_triosy_obj(fast)
# Loading work.inPlaceNTT_DIF_precomp_core_r_rsc_triosy_obj_r_rsc_triosy_wait_ctrl(fast)
# Loading work.inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_obj(fast)
# Loading work.inPlaceNTT_DIF_precomp_core_twiddle_rsc_triosy_obj_twiddle_rsc_triosy_wait_ctrl(fast)
# Loading work.inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_obj(fast)
# Loading work.inPlaceNTT_DIF_precomp_core_twiddle_h_rsc_triosy_obj_twiddle_h_rsc_triosy_wait_ctrl(fast)
# Loading work.inPlaceNTT_DIF_precomp_core_staller(fast)
# Loading work.inPlaceNTT_DIF_precomp_core_core_fsm(fast)
# ** Warning: (vsim-4029) The fifo '/scverify_top/user_tb/complete_golden'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/user_tb/vec_golden'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_twiddle_h'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_twiddle_h'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_twiddle'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_twiddle'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_r'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_r'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_p'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_p'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_wait_ctrl_fifo_vec'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_fifo_vec'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_vec'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_vec'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_wait_ctrl_fifo_complete'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_fifo_complete'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_run'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_run'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Disabling STALL_FLAG toggling
# do {./Catapult/inPlaceNTT_DIF_precomp.v14/scverify/rtl_v_msim/scverify_msim_wave.tcl}
# Reading SCVerify waveform database './Catapult/inPlaceNTT_DIF_precomp.v14/scverify/ccs_wave_signals.dat'
# Populating WAVE window...
#                 DONE
# 0
# 
# stdin: <EOF>
run -all
