****************************************
Report : timing
	-path_type full_clock
	-delay_type min
	-slack_lesser_than 1000000.000
	-max_paths 30
	-group core_clk
	-transition_time
	-sort_by slack
Design : bp_softcore
Version: K-2015.12-SP3-2
Date   : Fri Mar 20 07:34:35 2020
****************************************

Report timing status: Started...
Report timing status: Processing group core_clk

  Startpoint: core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_47_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                         Trans       Incr       Path
  --------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                               0.000      0.000
  clock source latency                                                     0.000      0.000
  clk_i (in)                                                    0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                    0.035      0.018 &    0.018 f
  CTSINVX16_G1B3I2/ZN (INVX8)                                   0.089      0.052 &    0.070 r
  CTSINVX16_G1B2I12/ZN (INVX8)                                  0.077      0.061 &    0.131 f
  core/CTSINVX16_G1B1I88/ZN (INVX8)                             0.147      0.085 &    0.216 r
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_5_/CLK (DFFX1)     0.147      0.003 &    0.219 r
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_5_/Q (DFFX1)       0.036      0.206 &    0.425 f
  core/fe/pc_gen/pc_gen_stage_reg/U33/Q (AND2X1)                0.028      0.056 &    0.480 f
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_47_/D (DFFX1)      0.028      0.000 &    0.480 f
  data arrival time                                                                   0.480

  clock core_clk (rise edge)                                               0.000      0.000
  clock source latency                                                     0.000      0.000
  clk_i (in)                                                    0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                   0.047      0.055 &    0.055 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                    0.082      0.048 &    0.103 r
  CTSINVX16_G1B2I11/ZN (INVX4)                                  0.201      0.129 &    0.232 f
  CTSINVX16_G1B1I31_1/ZN (INVX8)                                0.226      0.133 &    0.364 r
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_47_/CLK (DFFX1)    0.226      0.009 &    0.373 r
  clock reconvergence pessimism                                           -0.000      0.373
  library hold time                                                        0.022      0.395
  data required time                                                                  0.395
  --------------------------------------------------------------------------------------------
  data required time                                                                  0.395
  data arrival time                                                                  -0.480
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                         0.085


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_11_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                              Trans       Incr       Path
  -------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                    0.000      0.000
  clock source latency                                                          0.000      0.000
  clk_i (in)                                                         0.000      0.000 &    0.000 r
  core/CTSINVX4_G1B4I2/ZN (INVX4)                                    0.102      0.040 &    0.040 f
  core/CTSINVX4_G1B3I5/ZN (INVX16)                                   0.052      0.060 &    0.100 r
  core/CTSINVX16_G1B2I13/ZN (INVX4)                                  0.134      0.086 &    0.186 f
  core/CTSINVX16_G1B1I55/ZN (INVX8)                                  0.184      0.105 &    0.291 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/CLK (DFFX1)    0.184      0.007 &    0.298 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/Q (DFFX1)      0.030      0.204 &    0.502 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/D (DFFX1)      0.030      0.000 &    0.502 f
  data arrival time                                                                        0.502

  clock core_clk (rise edge)                                                    0.000      0.000
  clock source latency                                                          0.000      0.000
  clk_i (in)                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                        0.047      0.055 &    0.055 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                         0.082      0.048 &    0.103 r
  CTSINVX16_G1B2I5/ZN (INVX4)                                        0.188      0.104 &    0.206 f
  core/be/CTSINVX16_G1B1I301/ZN (INVX8)                              0.227      0.143 &    0.350 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)    0.229      0.012 &    0.362 r
  clock reconvergence pessimism                                                -0.000      0.362
  library hold time                                                             0.021      0.383
  data required time                                                                       0.383
  -------------------------------------------------------------------------------------------------
  data required time                                                                       0.383
  data arrival time                                                                       -0.502
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                              0.119


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_190_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                     0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  core/CTSINVX4_G1B4I2/ZN (INVX4)                                     0.102      0.040 &    0.040 f
  core/CTSINVX4_G1B3I5/ZN (INVX16)                                    0.052      0.060 &    0.100 r
  core/CTSINVX16_G1B2I13/ZN (INVX4)                                   0.134      0.086 &    0.186 f
  core/CTSINVX16_G1B1I55/ZN (INVX8)                                   0.184      0.105 &    0.291 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)    0.184      0.007 &    0.298 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/Q (DFFX1)      0.034      0.207 &    0.505 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/D (DFFX1)      0.034      0.000 &    0.505 f
  data arrival time                                                                         0.505

  clock core_clk (rise edge)                                                     0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                         0.047      0.055 &    0.055 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                          0.082      0.048 &    0.103 r
  CTSINVX16_G1B2I5/ZN (INVX4)                                         0.188      0.104 &    0.206 f
  core/be/CTSINVX16_G1B1I301/ZN (INVX8)                               0.227      0.143 &    0.350 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/CLK (DFFX1)    0.229      0.012 &    0.362 r
  clock reconvergence pessimism                                                 -0.000      0.362
  library hold time                                                              0.021      0.382
  data required time                                                                        0.382
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.382
  data arrival time                                                                        -0.505
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.123


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_6_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                   Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                         0.000      0.000
  clock source latency                                                               0.000      0.000
  clk_i (in)                                                              0.000      0.000 &    0.000 r
  core/CTSINVX4_G1B4I2/ZN (INVX4)                                         0.102      0.040 &    0.040 f
  core/CTSINVX4_G1B3I5/ZN (INVX16)                                        0.052      0.060 &    0.100 r
  core/CTSINVX4_G1B2I3/ZN (INVX2)                                         0.072      0.050 &    0.150 f
  core/CTS_CTS_core_clk_CTO_delay2/Z (NBUFFX2)                            0.050      0.074 &    0.225 f
  core/CTSINVX16_G1B1I84/ZN (INVX8)                                       0.167      0.083 &    0.308 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_/CLK (DFFX1)    0.168      0.003 &    0.311 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_/Q (DFFX1)      0.050      0.218 &    0.529 f
  core/be/be_calculator/reservation_reg/data_r_reg_6_/D (DFFX1)           0.050      0.000 &    0.529 f
  data arrival time                                                                             0.529

  clock core_clk (rise edge)                                                         0.000      0.000
  clock source latency                                                               0.000      0.000
  clk_i (in)                                                              0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                             0.047      0.055 &    0.055 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                              0.082      0.048 &    0.103 r
  CTSINVX16_G1B2I5/ZN (INVX4)                                             0.188      0.104 &    0.206 f
  core/be/CTSINVX16_G1B1I46_1/ZN (INVX8)                                  0.252      0.166 &    0.372 r
  core/be/be_calculator/reservation_reg/data_r_reg_6_/CLK (DFFX1)         0.253      0.005 &    0.377 r
  clock reconvergence pessimism                                                     -0.000      0.377
  library hold time                                                                  0.019      0.396
  data required time                                                                            0.396
  ------------------------------------------------------------------------------------------------------
  data required time                                                                            0.396
  data arrival time                                                                            -0.529
  ------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.133


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_12_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/CTSINVX4_G1B3I5/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                    Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                          0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  core/CTSINVX4_G1B4I2/ZN (INVX4)                                          0.102      0.040 &    0.040 f
  core/CTSINVX4_G1B3I5/ZN (INVX16)                                         0.052      0.060 &    0.100 r
  core/CTSINVX16_G1B2I13/ZN (INVX4)                                        0.134      0.086 &    0.186 f
  core/CTSINVX16_G1B1I55/ZN (INVX8)                                        0.184      0.105 &    0.291 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_/CLK (DFFX1)    0.184      0.002 &    0.293 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_/Q (DFFX1)      0.037      0.209 &    0.503 f
  core/be/be_calculator/reservation_reg/data_r_reg_12_/D (DFFX1)           0.037      0.000 &    0.503 f
  data arrival time                                                                              0.503

  clock core_clk (rise edge)                                                          0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  core/CTSINVX4_G1B4I2/ZN (INVX4)                                          0.117      0.043 &    0.043 f
  core/CTSINVX4_G1B3I5/ZN (INVX16)                                         0.069      0.076 &    0.120 r
  core/CTSINVX4_G1B2I3/ZN (INVX2)                                          0.087      0.061 &    0.180 f
  core/CTS_CTS_core_clk_CTO_delay2/Z (NBUFFX2)                             0.062      0.084 &    0.265 f
  core/CTSINVX16_G1B1I84/ZN (INVX8)                                        0.201      0.100 &    0.365 r
  core/be/be_calculator/reservation_reg/data_r_reg_12_/CLK (DFFX1)         0.202      0.005 &    0.369 r
  clock reconvergence pessimism                                                      -0.020      0.350
  library hold time                                                                   0.018      0.368
  data required time                                                                             0.368
  -------------------------------------------------------------------------------------------------------
  data required time                                                                             0.368
  data arrival time                                                                             -0.503
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.135


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_7_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                   Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                         0.000      0.000
  clock source latency                                                               0.000      0.000
  clk_i (in)                                                              0.000      0.000 &    0.000 r
  core/CTSINVX4_G1B4I2/ZN (INVX4)                                         0.102      0.040 &    0.040 f
  core/CTSINVX4_G1B3I5/ZN (INVX16)                                        0.052      0.060 &    0.100 r
  core/CTSINVX4_G1B2I3/ZN (INVX2)                                         0.072      0.050 &    0.150 f
  core/CTS_CTS_core_clk_CTO_delay2/Z (NBUFFX2)                            0.050      0.074 &    0.225 f
  core/CTSINVX16_G1B1I84/ZN (INVX8)                                       0.167      0.083 &    0.308 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_/CLK (DFFX1)    0.168      0.002 &    0.310 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_/Q (DFFX1)      0.053      0.220 &    0.530 f
  core/be/be_calculator/reservation_reg/data_r_reg_7_/D (DFFX1)           0.053      0.000 &    0.530 f
  data arrival time                                                                             0.530

  clock core_clk (rise edge)                                                         0.000      0.000
  clock source latency                                                               0.000      0.000
  clk_i (in)                                                              0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                             0.047      0.055 &    0.055 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                              0.082      0.048 &    0.103 r
  CTSINVX16_G1B2I5/ZN (INVX4)                                             0.188      0.104 &    0.206 f
  core/be/CTSINVX16_G1B1I46_1/ZN (INVX8)                                  0.252      0.166 &    0.372 r
  core/be/be_calculator/reservation_reg/data_r_reg_7_/CLK (DFFX1)         0.253      0.005 &    0.377 r
  clock reconvergence pessimism                                                     -0.000      0.377
  library hold time                                                                  0.018      0.395
  data required time                                                                            0.395
  ------------------------------------------------------------------------------------------------------
  data required time                                                                            0.395
  data arrival time                                                                            -0.530
  ------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.135


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_2_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_2_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                   Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                         0.000      0.000
  clock source latency                                                               0.000      0.000
  clk_i (in)                                                              0.000      0.000 &    0.000 r
  core/CTSINVX4_G1B4I2/ZN (INVX4)                                         0.102      0.040 &    0.040 f
  core/CTSINVX4_G1B3I5/ZN (INVX16)                                        0.052      0.060 &    0.100 r
  core/CTSINVX16_G1B2I13/ZN (INVX4)                                       0.134      0.086 &    0.186 f
  core/CTSINVX16_G1B1I55/ZN (INVX8)                                       0.184      0.105 &    0.291 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_2_/CLK (DFFX1)    0.184      0.002 &    0.293 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_2_/Q (DFFX1)      0.074      0.235 &    0.527 f
  core/be/be_calculator/reservation_reg/data_r_reg_2_/D (DFFX1)           0.074     -0.001 &    0.526 f
  data arrival time                                                                             0.526

  clock core_clk (rise edge)                                                         0.000      0.000
  clock source latency                                                               0.000      0.000
  clk_i (in)                                                              0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                             0.047      0.055 &    0.055 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                              0.082      0.048 &    0.103 r
  CTSINVX16_G1B2I5/ZN (INVX4)                                             0.188      0.104 &    0.206 f
  core/be/CTSINVX16_G1B1I46_1/ZN (INVX8)                                  0.252      0.166 &    0.372 r
  core/be/be_calculator/reservation_reg/data_r_reg_2_/CLK (DFFX1)         0.253      0.005 &    0.377 r
  clock reconvergence pessimism                                                     -0.000      0.377
  library hold time                                                                  0.014      0.391
  data required time                                                                            0.391
  ------------------------------------------------------------------------------------------------------
  data required time                                                                            0.391
  data arrival time                                                                            -0.526
  ------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.136


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                   Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                         0.000      0.000
  clock source latency                                                               0.000      0.000
  clk_i (in)                                                              0.000      0.000 &    0.000 r
  core/CTSINVX4_G1B4I2/ZN (INVX4)                                         0.102      0.040 &    0.040 f
  core/CTSINVX4_G1B3I5/ZN (INVX16)                                        0.052      0.060 &    0.100 r
  core/CTSINVX4_G1B2I3/ZN (INVX2)                                         0.072      0.050 &    0.150 f
  core/CTS_CTS_core_clk_CTO_delay2/Z (NBUFFX2)                            0.050      0.074 &    0.225 f
  core/CTSINVX16_G1B1I84/ZN (INVX8)                                       0.167      0.083 &    0.308 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_/CLK (DFFX1)    0.168      0.003 &    0.311 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_/Q (DFFX1)      0.055      0.221 &    0.532 f
  core/be/be_calculator/reservation_reg/data_r_reg_5_/D (DFFX1)           0.055     -0.002 &    0.531 f
  data arrival time                                                                             0.531

  clock core_clk (rise edge)                                                         0.000      0.000
  clock source latency                                                               0.000      0.000
  clk_i (in)                                                              0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                             0.047      0.055 &    0.055 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                              0.082      0.048 &    0.103 r
  CTSINVX16_G1B2I5/ZN (INVX4)                                             0.188      0.104 &    0.206 f
  core/be/CTSINVX16_G1B1I46_1/ZN (INVX8)                                  0.252      0.166 &    0.372 r
  core/be/be_calculator/reservation_reg/data_r_reg_5_/CLK (DFFX1)         0.253      0.005 &    0.377 r
  clock reconvergence pessimism                                                     -0.000      0.377
  library hold time                                                                  0.018      0.395
  data required time                                                                            0.395
  ------------------------------------------------------------------------------------------------------
  data required time                                                                            0.395
  data arrival time                                                                            -0.531
  ------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.136


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_179_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                     0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  core/CTSINVX4_G1B4I2/ZN (INVX4)                                     0.102      0.040 &    0.040 f
  core/CTSINVX4_G1B3I5/ZN (INVX16)                                    0.052      0.060 &    0.100 r
  core/CTSINVX16_G1B2I13/ZN (INVX4)                                   0.134      0.086 &    0.186 f
  core/CTSINVX16_G1B1I55/ZN (INVX8)                                   0.184      0.105 &    0.291 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)     0.184      0.007 &    0.298 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/Q (DFFX1)       0.068      0.231 &    0.529 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/D (DFFX1)      0.068     -0.000 &    0.529 f
  data arrival time                                                                         0.529

  clock core_clk (rise edge)                                                     0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                         0.047      0.055 &    0.055 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                          0.082      0.048 &    0.103 r
  CTSINVX16_G1B2I11/ZN (INVX4)                                        0.201      0.129 &    0.232 f
  core/CTSINVX16_G1B1I80/ZN (INVX8)                                   0.226      0.140 &    0.372 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/CLK (DFFX1)    0.227      0.004 &    0.376 r
  clock reconvergence pessimism                                                 -0.000      0.376
  library hold time                                                              0.013      0.389
  data required time                                                                        0.389
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.389
  data arrival time                                                                        -0.529
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.140


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_178_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                     0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  core/CTSINVX4_G1B4I2/ZN (INVX4)                                     0.102      0.040 &    0.040 f
  core/CTSINVX4_G1B3I5/ZN (INVX16)                                    0.052      0.060 &    0.100 r
  core/CTSINVX16_G1B2I13/ZN (INVX4)                                   0.134      0.086 &    0.186 f
  core/CTSINVX16_G1B1I55/ZN (INVX8)                                   0.184      0.105 &    0.291 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)     0.184      0.007 &    0.298 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/Q (DFFX1)       0.069      0.232 &    0.530 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/D (DFFX1)      0.069     -0.000 &    0.529 f
  data arrival time                                                                         0.529

  clock core_clk (rise edge)                                                     0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                         0.047      0.055 &    0.055 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                          0.082      0.048 &    0.103 r
  CTSINVX16_G1B2I11/ZN (INVX4)                                        0.201      0.129 &    0.232 f
  core/CTSINVX16_G1B1I80/ZN (INVX8)                                   0.226      0.140 &    0.372 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/CLK (DFFX1)    0.227      0.004 &    0.376 r
  clock reconvergence pessimism                                                 -0.000      0.376
  library hold time                                                              0.013      0.389
  data required time                                                                        0.389
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.389
  data arrival time                                                                        -0.529
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.140


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_80_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_22_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                    Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                          0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  core/CTSINVX4_G1B4I2/ZN (INVX4)                                          0.102      0.040 &    0.040 f
  core/CTSINVX4_G1B3I5/ZN (INVX16)                                         0.052      0.060 &    0.100 r
  core/CTSINVX16_G1B2I13/ZN (INVX4)                                        0.134      0.086 &    0.186 f
  core/CTSINVX16_G1B1I55/ZN (INVX8)                                        0.184      0.105 &    0.291 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_80_/CLK (DFFX1)    0.184      0.006 &    0.297 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_80_/Q (DFFX1)      0.074      0.235 &    0.532 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_22_/D (DFFX1)            0.074      0.000 &    0.532 f
  data arrival time                                                                              0.532

  clock core_clk (rise edge)                                                          0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                              0.047      0.055 &    0.055 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                               0.082      0.048 &    0.103 r
  CTSINVX16_G1B2I5/ZN (INVX4)                                              0.188      0.104 &    0.206 f
  core/be/CTSINVX16_G1B1I46_1/ZN (INVX8)                                   0.252      0.166 &    0.372 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_22_/CLK (DFFX1)          0.254      0.005 &    0.376 r
  clock reconvergence pessimism                                                      -0.000      0.376
  library hold time                                                                   0.014      0.390
  data required time                                                                             0.390
  -------------------------------------------------------------------------------------------------------
  data required time                                                                             0.390
  data arrival time                                                                             -0.532
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.142


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_21_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                    Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                          0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  core/CTSINVX4_G1B4I2/ZN (INVX4)                                          0.102      0.040 &    0.040 f
  core/CTSINVX4_G1B3I5/ZN (INVX16)                                         0.052      0.060 &    0.100 r
  core/CTSINVX16_G1B2I13/ZN (INVX4)                                        0.134      0.086 &    0.186 f
  core/CTSINVX16_G1B1I55/ZN (INVX8)                                        0.184      0.105 &    0.291 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_/CLK (DFFX1)    0.184      0.005 &    0.296 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_/Q (DFFX1)      0.078      0.238 &    0.533 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_21_/D (DFFX1)            0.078     -0.000 &    0.533 f
  data arrival time                                                                              0.533

  clock core_clk (rise edge)                                                          0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                              0.047      0.055 &    0.055 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                               0.082      0.048 &    0.103 r
  CTSINVX16_G1B2I5/ZN (INVX4)                                              0.188      0.104 &    0.206 f
  core/be/CTSINVX16_G1B1I46_1/ZN (INVX8)                                   0.252      0.166 &    0.372 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_21_/CLK (DFFX1)          0.254      0.005 &    0.376 r
  clock reconvergence pessimism                                                      -0.000      0.376
  library hold time                                                                   0.013      0.390
  data required time                                                                             0.390
  -------------------------------------------------------------------------------------------------------
  data required time                                                                             0.390
  data arrival time                                                                             -0.533
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.143


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_20_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                    Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                          0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  core/CTSINVX4_G1B4I2/ZN (INVX4)                                          0.102      0.040 &    0.040 f
  core/CTSINVX4_G1B3I5/ZN (INVX16)                                         0.052      0.060 &    0.100 r
  core/CTSINVX16_G1B2I13/ZN (INVX4)                                        0.134      0.086 &    0.186 f
  core/CTSINVX16_G1B1I55/ZN (INVX8)                                        0.184      0.105 &    0.291 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_/CLK (DFFX1)    0.184      0.005 &    0.296 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_/Q (DFFX1)      0.084      0.241 &    0.536 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_20_/D (DFFX1)            0.084     -0.002 &    0.535 f
  data arrival time                                                                              0.535

  clock core_clk (rise edge)                                                          0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                              0.047      0.055 &    0.055 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                               0.082      0.048 &    0.103 r
  CTSINVX16_G1B2I5/ZN (INVX4)                                              0.188      0.104 &    0.206 f
  core/be/CTSINVX16_G1B1I46_1/ZN (INVX8)                                   0.252      0.166 &    0.372 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_20_/CLK (DFFX1)          0.254      0.005 &    0.376 r
  clock reconvergence pessimism                                                      -0.000      0.376
  library hold time                                                                   0.012      0.388
  data required time                                                                             0.388
  -------------------------------------------------------------------------------------------------------
  data required time                                                                             0.388
  data arrival time                                                                             -0.535
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.146


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_4_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                   Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                         0.000      0.000
  clock source latency                                                               0.000      0.000
  clk_i (in)                                                              0.000      0.000 &    0.000 r
  core/CTSINVX4_G1B4I2/ZN (INVX4)                                         0.102      0.040 &    0.040 f
  core/CTSINVX4_G1B3I5/ZN (INVX16)                                        0.052      0.060 &    0.100 r
  core/CTSINVX4_G1B2I3/ZN (INVX2)                                         0.072      0.050 &    0.150 f
  core/CTS_CTS_core_clk_CTO_delay2/Z (NBUFFX2)                            0.050      0.074 &    0.225 f
  core/CTSINVX16_G1B1I84/ZN (INVX8)                                       0.167      0.083 &    0.308 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_/CLK (DFFX1)    0.168      0.003 &    0.311 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_/Q (DFFX1)      0.068      0.230 &    0.541 f
  core/be/be_calculator/reservation_reg/data_r_reg_4_/D (DFFX1)           0.068     -0.000 &    0.541 f
  data arrival time                                                                             0.541

  clock core_clk (rise edge)                                                         0.000      0.000
  clock source latency                                                               0.000      0.000
  clk_i (in)                                                              0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                             0.047      0.055 &    0.055 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                              0.082      0.048 &    0.103 r
  CTSINVX16_G1B2I5/ZN (INVX4)                                             0.188      0.104 &    0.206 f
  core/be/CTSINVX16_G1B1I46_1/ZN (INVX8)                                  0.252      0.166 &    0.372 r
  core/be/be_calculator/reservation_reg/data_r_reg_4_/CLK (DFFX1)         0.253      0.005 &    0.377 r
  clock reconvergence pessimism                                                     -0.000      0.377
  library hold time                                                                  0.015      0.392
  data required time                                                                            0.392
  ------------------------------------------------------------------------------------------------------
  data required time                                                                            0.392
  data arrival time                                                                            -0.541
  ------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.149


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                   Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                         0.000      0.000
  clock source latency                                                               0.000      0.000
  clk_i (in)                                                              0.000      0.000 &    0.000 r
  core/CTSINVX4_G1B4I2/ZN (INVX4)                                         0.102      0.040 &    0.040 f
  core/CTSINVX4_G1B3I5/ZN (INVX16)                                        0.052      0.060 &    0.100 r
  core/CTSINVX4_G1B2I3/ZN (INVX2)                                         0.072      0.050 &    0.150 f
  core/CTS_CTS_core_clk_CTO_delay2/Z (NBUFFX2)                            0.050      0.074 &    0.225 f
  core/CTSINVX16_G1B1I84/ZN (INVX8)                                       0.167      0.083 &    0.308 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_/CLK (DFFX1)    0.168      0.003 &    0.311 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_/Q (DFFX1)      0.073      0.233 &    0.544 f
  core/be/be_calculator/reservation_reg/data_r_reg_1_/D (DFFX1)           0.073     -0.004 &    0.540 f
  data arrival time                                                                             0.540

  clock core_clk (rise edge)                                                         0.000      0.000
  clock source latency                                                               0.000      0.000
  clk_i (in)                                                              0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                             0.047      0.055 &    0.055 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                              0.082      0.048 &    0.103 r
  CTSINVX16_G1B2I5/ZN (INVX4)                                             0.188      0.104 &    0.206 f
  core/be/CTSINVX16_G1B1I46_1/ZN (INVX8)                                  0.252      0.166 &    0.372 r
  core/be/be_calculator/reservation_reg/data_r_reg_1_/CLK (DFFX1)         0.253      0.005 &    0.377 r
  clock reconvergence pessimism                                                     -0.000      0.377
  library hold time                                                                  0.014      0.391
  data required time                                                                            0.391
  ------------------------------------------------------------------------------------------------------
  data required time                                                                            0.391
  data arrival time                                                                            -0.540
  ------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.149


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_71_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_154_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I5/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                     0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                         0.040      0.048 &    0.048 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                          0.071      0.041 &    0.089 r
  CTSINVX16_G1B2I5/ZN (INVX4)                                         0.150      0.085 &    0.174 f
  core/be/CTSINVX16_G1B1I301/ZN (INVX8)                               0.187      0.117 &    0.291 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/CLK (DFFX1)     0.187      0.004 &    0.295 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/Q (DFFX1)       0.031      0.205 &    0.500 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/D (DFFX1)      0.031      0.000 &    0.500 f
  data arrival time                                                                         0.500

  clock core_clk (rise edge)                                                     0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                         0.047      0.055 &    0.055 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                          0.082      0.048 &    0.103 r
  CTSINVX16_G1B2I5/ZN (INVX4)                                         0.188      0.104 &    0.206 f
  core/be/CTSINVX16_G1B1I90/ZN (INVX8)                                0.236      0.142 &    0.348 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/CLK (DFFX1)    0.238      0.012 &    0.361 r
  clock reconvergence pessimism                                                 -0.033      0.328
  library hold time                                                              0.022      0.350
  data required time                                                                        0.350
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.350
  data arrival time                                                                        -0.500
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.150


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_53_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_136_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                     0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                         0.040      0.048 &    0.048 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                          0.071      0.041 &    0.089 r
  CTSINVX16_G1B2I11/ZN (INVX4)                                        0.159      0.104 &    0.193 f
  core/CTSINVX16_G1B1I80/ZN (INVX8)                                   0.186      0.115 &    0.308 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/CLK (DFFX1)     0.186      0.004 &    0.311 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/Q (DFFX1)       0.033      0.207 &    0.518 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/D (DFFX1)      0.033      0.000 &    0.518 f
  data arrival time                                                                         0.518

  clock core_clk (rise edge)                                                     0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                         0.047      0.055 &    0.055 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                          0.082      0.048 &    0.103 r
  CTSINVX16_G1B2I5/ZN (INVX4)                                         0.188      0.104 &    0.206 f
  core/be/CTSINVX16_G1B1I90/ZN (INVX8)                                0.236      0.142 &    0.348 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/CLK (DFFX1)    0.238      0.012 &    0.361 r
  clock reconvergence pessimism                                                 -0.014      0.347
  library hold time                                                              0.021      0.368
  data required time                                                                        0.368
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.368
  data arrival time                                                                        -0.518
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.150


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_73_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_156_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I5/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                     0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                         0.040      0.048 &    0.048 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                          0.071      0.041 &    0.089 r
  CTSINVX16_G1B2I5/ZN (INVX4)                                         0.150      0.085 &    0.174 f
  core/be/CTSINVX16_G1B1I301/ZN (INVX8)                               0.187      0.117 &    0.291 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/CLK (DFFX1)     0.187      0.006 &    0.297 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/Q (DFFX1)       0.030      0.204 &    0.501 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/D (DFFX1)      0.030      0.000 &    0.501 f
  data arrival time                                                                         0.501

  clock core_clk (rise edge)                                                     0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                         0.047      0.055 &    0.055 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                          0.082      0.048 &    0.103 r
  CTSINVX16_G1B2I5/ZN (INVX4)                                         0.188      0.104 &    0.206 f
  core/be/CTSINVX16_G1B1I90/ZN (INVX8)                                0.236      0.142 &    0.348 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)    0.238      0.012 &    0.361 r
  clock reconvergence pessimism                                                 -0.033      0.328
  library hold time                                                              0.022      0.350
  data required time                                                                        0.350
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.350
  data arrival time                                                                        -0.501
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.151


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_215_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_298_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                     0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                         0.040      0.048 &    0.048 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                          0.071      0.041 &    0.089 r
  CTSINVX16_G1B2I5/ZN (INVX4)                                         0.150      0.085 &    0.174 f
  core/be/CTSINVX16_G1B1I90/ZN (INVX8)                                0.195      0.117 &    0.290 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_215_/CLK (DFFX1)    0.195      0.005 &    0.295 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_215_/Q (DFFX1)      0.058      0.225 &    0.520 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_298_/D (DFFX1)      0.058      0.000 &    0.521 f
  data arrival time                                                                         0.521

  clock core_clk (rise edge)                                                     0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                         0.047      0.055 &    0.055 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                          0.082      0.048 &    0.103 r
  CTSINVX16_G1B2I11/ZN (INVX4)                                        0.201      0.129 &    0.232 f
  core/be/CTSINVX16_G1B1I53/ZN (INVX8)                                0.221      0.129 &    0.361 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_298_/CLK (DFFX1)    0.222      0.007 &    0.368 r
  clock reconvergence pessimism                                                 -0.014      0.354
  library hold time                                                              0.015      0.369
  data required time                                                                        0.369
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.369
  data arrival time                                                                        -0.521
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.152


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_227_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_310_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I5/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                     0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                         0.040      0.048 &    0.048 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                          0.071      0.041 &    0.089 r
  CTSINVX16_G1B2I5/ZN (INVX4)                                         0.150      0.085 &    0.174 f
  core/be/CTSINVX16_G1B1I301/ZN (INVX8)                               0.187      0.117 &    0.291 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_227_/CLK (DFFX1)    0.187      0.006 &    0.296 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_227_/Q (DFFX1)      0.049      0.218 &    0.515 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_310_/D (DFFX1)      0.049      0.000 &    0.515 f
  data arrival time                                                                         0.515

  clock core_clk (rise edge)                                                     0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                         0.047      0.055 &    0.055 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                          0.082      0.048 &    0.103 r
  CTSINVX16_G1B2I5/ZN (INVX4)                                         0.188      0.104 &    0.206 f
  core/be/CTSINVX16_G1B1I46_1/ZN (INVX8)                              0.252      0.166 &    0.372 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_310_/CLK (DFFX1)    0.253      0.004 &    0.376 r
  clock reconvergence pessimism                                                 -0.033      0.343
  library hold time                                                              0.019      0.362
  data required time                                                                        0.362
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.362
  data arrival time                                                                        -0.515
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.152


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_191_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I5/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                     0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                         0.040      0.048 &    0.048 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                          0.071      0.041 &    0.089 r
  CTSINVX16_G1B2I5/ZN (INVX4)                                         0.150      0.085 &    0.174 f
  core/be/CTSINVX16_G1B1I301/ZN (INVX8)                               0.187      0.117 &    0.291 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)    0.187      0.007 &    0.298 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/Q (DFFX1)      0.047      0.218 &    0.516 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/D (DFFX1)      0.047     -0.000 &    0.516 f
  data arrival time                                                                         0.516

  clock core_clk (rise edge)                                                     0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                         0.047      0.055 &    0.055 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                          0.082      0.048 &    0.103 r
  CTSINVX16_G1B2I5/ZN (INVX4)                                         0.188      0.104 &    0.206 f
  core/be/CTSINVX16_G1B1I46_1/ZN (INVX8)                              0.252      0.166 &    0.372 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/CLK (DFFX1)    0.253      0.002 &    0.374 r
  clock reconvergence pessimism                                                 -0.033      0.342
  library hold time                                                              0.019      0.361
  data required time                                                                        0.361
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.361
  data arrival time                                                                        -0.516
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.155


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_95_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_37_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                    Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                          0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  core/CTSINVX4_G1B4I2/ZN (INVX4)                                          0.102      0.040 &    0.040 f
  core/CTSINVX4_G1B3I5/ZN (INVX16)                                         0.052      0.060 &    0.100 r
  core/CTSINVX4_G1B2I3/ZN (INVX2)                                          0.072      0.050 &    0.150 f
  core/CTS_CTS_core_clk_CTO_delay2/Z (NBUFFX2)                             0.050      0.074 &    0.225 f
  core/CTSINVX16_G1B1I84/ZN (INVX8)                                        0.167      0.083 &    0.308 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_95_/CLK (DFFX1)    0.168      0.003 &    0.310 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_95_/Q (DFFX1)      0.076      0.235 &    0.545 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/D (DFFX1)            0.076      0.001 &    0.546 f
  data arrival time                                                                              0.546

  clock core_clk (rise edge)                                                          0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                              0.047      0.055 &    0.055 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                               0.082      0.048 &    0.103 r
  CTSINVX16_G1B2I5/ZN (INVX4)                                              0.188      0.104 &    0.206 f
  core/be/CTSINVX16_G1B1I46_1/ZN (INVX8)                                   0.252      0.166 &    0.372 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/CLK (DFFX1)          0.253      0.004 &    0.376 r
  clock reconvergence pessimism                                                      -0.000      0.376
  library hold time                                                                   0.013      0.390
  data required time                                                                             0.390
  -------------------------------------------------------------------------------------------------------
  data required time                                                                             0.390
  data arrival time                                                                             -0.546
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.156


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_95_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_247_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                    Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                          0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  core/CTSINVX4_G1B4I2/ZN (INVX4)                                          0.102      0.040 &    0.040 f
  core/CTSINVX4_G1B3I5/ZN (INVX16)                                         0.052      0.060 &    0.100 r
  core/CTSINVX4_G1B2I3/ZN (INVX2)                                          0.072      0.050 &    0.150 f
  core/CTS_CTS_core_clk_CTO_delay2/Z (NBUFFX2)                             0.050      0.074 &    0.225 f
  core/CTSINVX16_G1B1I84/ZN (INVX8)                                        0.167      0.083 &    0.308 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_95_/CLK (DFFX1)    0.168      0.003 &    0.310 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_95_/Q (DFFX1)      0.076      0.235 &    0.545 f
  core/be/be_calculator/reservation_reg/data_r_reg_247_/D (DFFX1)          0.076      0.001 &    0.546 f
  data arrival time                                                                              0.546

  clock core_clk (rise edge)                                                          0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                              0.047      0.055 &    0.055 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                               0.082      0.048 &    0.103 r
  CTSINVX16_G1B2I5/ZN (INVX4)                                              0.188      0.104 &    0.206 f
  core/be/CTSINVX16_G1B1I46_1/ZN (INVX8)                                   0.252      0.166 &    0.372 r
  core/be/be_calculator/reservation_reg/data_r_reg_247_/CLK (DFFX1)        0.253      0.004 &    0.376 r
  clock reconvergence pessimism                                                      -0.000      0.376
  library hold time                                                                   0.013      0.390
  data required time                                                                             0.390
  -------------------------------------------------------------------------------------------------------
  data required time                                                                             0.390
  data arrival time                                                                             -0.546
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.157


  Startpoint: core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_42_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/fe_queue_fifo/fifo_mem/synth/mem_reg_2__61_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Trans       Incr       Path
  ----------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                 0.000      0.000
  clock source latency                                                       0.000      0.000
  clk_i (in)                                                      0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                      0.035      0.018 &    0.018 f
  CTSINVX16_G1B3I2/ZN (INVX8)                                     0.089      0.052 &    0.070 r
  CTSINVX16_G1B2I12/ZN (INVX8)                                    0.077      0.061 &    0.131 f
  core/CTSINVX16_G1B1I88/ZN (INVX8)                               0.147      0.085 &    0.216 r
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_42_/CLK (DFFX1)      0.147      0.003 &    0.219 r
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_42_/Q (DFFX1)        0.105      0.249 &    0.468 f
  core/fe_queue_fifo/fifo_mem/synth/U1141/Q (MUX21X1)             0.041      0.082 &    0.550 f
  core/fe_queue_fifo/fifo_mem/synth/mem_reg_2__61_/D (DFFX1)      0.041      0.000 &    0.550 f
  data arrival time                                                                     0.550

  clock core_clk (rise edge)                                                 0.000      0.000
  clock source latency                                                       0.000      0.000
  clk_i (in)                                                      0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                     0.047      0.055 &    0.055 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                      0.082      0.048 &    0.103 r
  CTSINVX16_G1B2I11/ZN (INVX4)                                    0.201      0.129 &    0.232 f
  CTSINVX16_G1B1I31_1/ZN (INVX8)                                  0.226      0.133 &    0.364 r
  core/fe_queue_fifo/fifo_mem/synth/mem_reg_2__61_/CLK (DFFX1)    0.226      0.008 &    0.373 r
  clock reconvergence pessimism                                             -0.000      0.373
  library hold time                                                          0.019      0.392
  data required time                                                                    0.392
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.392
  data arrival time                                                                    -0.550
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.158


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_74_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_16_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                    Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                          0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  core/CTSINVX4_G1B4I2/ZN (INVX4)                                          0.102      0.040 &    0.040 f
  core/CTSINVX4_G1B3I5/ZN (INVX16)                                         0.052      0.060 &    0.100 r
  core/CTSINVX16_G1B2I13/ZN (INVX4)                                        0.134      0.086 &    0.186 f
  core/CTSINVX16_G1B1I55/ZN (INVX8)                                        0.184      0.105 &    0.291 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_74_/CLK (DFFX1)    0.184      0.006 &    0.297 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_74_/Q (DFFX1)      0.075      0.235 &    0.532 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/D (DFFX1)            0.075      0.001 &    0.533 f
  data arrival time                                                                              0.533

  clock core_clk (rise edge)                                                          0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                              0.047      0.055 &    0.055 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                               0.082      0.048 &    0.103 r
  CTSINVX16_G1B2I5/ZN (INVX4)                                              0.188      0.104 &    0.206 f
  core/be/CTSINVX16_G1B1I301/ZN (INVX8)                                    0.227      0.143 &    0.350 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/CLK (DFFX1)          0.229      0.013 &    0.362 r
  clock reconvergence pessimism                                                      -0.000      0.362
  library hold time                                                                   0.012      0.374
  data required time                                                                             0.374
  -------------------------------------------------------------------------------------------------------
  data required time                                                                             0.374
  data arrival time                                                                             -0.533
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.159


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_230_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_313_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I5/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                     0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                         0.040      0.048 &    0.048 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                          0.071      0.041 &    0.089 r
  CTSINVX16_G1B2I5/ZN (INVX4)                                         0.150      0.085 &    0.174 f
  core/be/CTSINVX16_G1B1I59/ZN (INVX8)                                0.173      0.100 &    0.274 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/CLK (DFFX1)    0.174      0.006 &    0.280 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/Q (DFFX1)      0.052      0.219 &    0.499 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_313_/D (DFFX1)      0.052      0.000 &    0.499 f
  data arrival time                                                                         0.499

  clock core_clk (rise edge)                                                     0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                         0.047      0.055 &    0.055 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                          0.082      0.048 &    0.103 r
  CTSINVX16_G1B2I5/ZN (INVX4)                                         0.188      0.104 &    0.206 f
  core/be/CTSINVX16_G1B1I301/ZN (INVX8)                               0.227      0.143 &    0.350 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_313_/CLK (DFFX1)    0.228      0.006 &    0.356 r
  clock reconvergence pessimism                                                 -0.033      0.323
  library hold time                                                              0.017      0.340
  data required time                                                                        0.340
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.340
  data arrival time                                                                        -0.499
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.159


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_96_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_38_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                    Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                          0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  core/CTSINVX4_G1B4I2/ZN (INVX4)                                          0.102      0.040 &    0.040 f
  core/CTSINVX4_G1B3I5/ZN (INVX16)                                         0.052      0.060 &    0.100 r
  core/CTSINVX4_G1B2I3/ZN (INVX2)                                          0.072      0.050 &    0.150 f
  core/CTS_CTS_core_clk_CTO_delay2/Z (NBUFFX2)                             0.050      0.074 &    0.225 f
  core/CTSINVX16_G1B1I84/ZN (INVX8)                                        0.167      0.083 &    0.308 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_96_/CLK (DFFX1)    0.168      0.003 &    0.311 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_96_/Q (DFFX1)      0.083      0.238 &    0.549 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/D (DFFX1)            0.083      0.001 &    0.549 f
  data arrival time                                                                              0.549

  clock core_clk (rise edge)                                                          0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                              0.047      0.055 &    0.055 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                               0.082      0.048 &    0.103 r
  CTSINVX16_G1B2I5/ZN (INVX4)                                              0.188      0.104 &    0.206 f
  core/be/CTSINVX16_G1B1I46_1/ZN (INVX8)                                   0.252      0.166 &    0.372 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/CLK (DFFX1)          0.253      0.004 &    0.376 r
  clock reconvergence pessimism                                                      -0.000      0.376
  library hold time                                                                   0.012      0.388
  data required time                                                                             0.388
  -------------------------------------------------------------------------------------------------------
  data required time                                                                             0.388
  data arrival time                                                                             -0.549
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.161


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_96_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_248_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                    Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                          0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  core/CTSINVX4_G1B4I2/ZN (INVX4)                                          0.102      0.040 &    0.040 f
  core/CTSINVX4_G1B3I5/ZN (INVX16)                                         0.052      0.060 &    0.100 r
  core/CTSINVX4_G1B2I3/ZN (INVX2)                                          0.072      0.050 &    0.150 f
  core/CTS_CTS_core_clk_CTO_delay2/Z (NBUFFX2)                             0.050      0.074 &    0.225 f
  core/CTSINVX16_G1B1I84/ZN (INVX8)                                        0.167      0.083 &    0.308 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_96_/CLK (DFFX1)    0.168      0.003 &    0.311 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_96_/Q (DFFX1)      0.083      0.238 &    0.549 f
  core/be/be_calculator/reservation_reg/data_r_reg_248_/D (DFFX1)          0.083      0.001 &    0.549 f
  data arrival time                                                                              0.549

  clock core_clk (rise edge)                                                          0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                              0.047      0.055 &    0.055 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                               0.082      0.048 &    0.103 r
  CTSINVX16_G1B2I5/ZN (INVX4)                                              0.188      0.104 &    0.206 f
  core/be/CTSINVX16_G1B1I46_1/ZN (INVX8)                                   0.252      0.166 &    0.372 r
  core/be/be_calculator/reservation_reg/data_r_reg_248_/CLK (DFFX1)        0.253      0.004 &    0.376 r
  clock reconvergence pessimism                                                      -0.000      0.376
  library hold time                                                                   0.012      0.388
  data required time                                                                             0.388
  -------------------------------------------------------------------------------------------------------
  data required time                                                                             0.388
  data arrival time                                                                             -0.549
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.161


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_77_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_19_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/CTSINVX4_G1B3I5/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                    Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                          0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  core/CTSINVX4_G1B4I2/ZN (INVX4)                                          0.102      0.040 &    0.040 f
  core/CTSINVX4_G1B3I5/ZN (INVX16)                                         0.052      0.060 &    0.100 r
  core/CTSINVX16_G1B2I13/ZN (INVX4)                                        0.134      0.086 &    0.186 f
  core/CTSINVX16_G1B1I55/ZN (INVX8)                                        0.184      0.105 &    0.291 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_77_/CLK (DFFX1)    0.184      0.005 &    0.296 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_77_/Q (DFFX1)      0.062      0.227 &    0.523 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_19_/D (DFFX1)            0.062      0.000 &    0.523 f
  data arrival time                                                                              0.523

  clock core_clk (rise edge)                                                          0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  core/CTSINVX4_G1B4I2/ZN (INVX4)                                          0.117      0.043 &    0.043 f
  core/CTSINVX4_G1B3I5/ZN (INVX16)                                         0.069      0.076 &    0.120 r
  core/CTSINVX4_G1B2I3/ZN (INVX2)                                          0.087      0.061 &    0.180 f
  core/CTS_CTS_core_clk_CTO_delay2/Z (NBUFFX2)                             0.062      0.084 &    0.265 f
  core/CTSINVX16_G1B1I84/ZN (INVX8)                                        0.201      0.100 &    0.365 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_19_/CLK (DFFX1)          0.202      0.004 &    0.369 r
  clock reconvergence pessimism                                                      -0.020      0.349
  library hold time                                                                   0.012      0.362
  data required time                                                                             0.362
  -------------------------------------------------------------------------------------------------------
  data required time                                                                             0.362
  data arrival time                                                                             -0.523
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.161


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_158_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_241_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I5/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                     0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                         0.040      0.048 &    0.048 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                          0.071      0.041 &    0.089 r
  CTSINVX16_G1B2I5/ZN (INVX4)                                         0.150      0.085 &    0.174 f
  core/be/CTSINVX16_G1B1I301/ZN (INVX8)                               0.187      0.117 &    0.291 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)    0.187      0.006 &    0.296 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/Q (DFFX1)      0.059      0.225 &    0.522 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_241_/D (DFFX1)      0.059      0.000 &    0.522 f
  data arrival time                                                                         0.522

  clock core_clk (rise edge)                                                     0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I3/ZN (INVX16)                                         0.047      0.055 &    0.055 f
  CTSINVX8_G1B3I3/ZN (INVX8)                                          0.082      0.048 &    0.103 r
  CTSINVX16_G1B2I5/ZN (INVX4)                                         0.188      0.104 &    0.206 f
  core/be/CTSINVX16_G1B1I46_1/ZN (INVX8)                              0.252      0.166 &    0.372 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_241_/CLK (DFFX1)    0.253      0.004 &    0.376 r
  clock reconvergence pessimism                                                 -0.033      0.343
  library hold time                                                              0.017      0.360
  data required time                                                                        0.360
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.360
  data arrival time                                                                        -0.522
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.161

Report timing status: Processing group core_clk (total endpoints 15212)...10% done.
Report timing status: Processing group core_clk (total endpoints 15212)...20% done.
Report timing status: Processing group core_clk (total endpoints 15212)...30% done.
Report timing status: Processing group core_clk (total endpoints 15212)...40% done.
Report timing status: Processing group core_clk (total endpoints 15212)...50% done.
Report timing status: Processing group core_clk (total endpoints 15212)...60% done.
Report timing status: Processing group core_clk (total endpoints 15212)...70% done.
Report timing status: Processing group core_clk (total endpoints 15212)...80% done.
Report timing status: Processing group core_clk (total endpoints 15212)...90% done.
Warning: report_timing has satisfied the max_paths criteria. There are 15182 further endpoints which have paths of interest with slack less than 1000000.000 that were not considered when generating this report. (UITE-502)

Report timing status: Completed...
1
