// Seed: 3346954661
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    output supply0 id_2,
    output tri0 id_3,
    input tri id_4,
    input tri1 id_5,
    output tri0 id_6,
    input uwire id_7
    , id_12,
    input supply1 id_8,
    input wor id_9,
    output tri1 id_10
);
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    input tri0 id_2,
    input uwire id_3,
    output wire id_4,
    output wor id_5,
    output tri1 id_6,
    input wire id_7,
    input wor id_8,
    input tri0 id_9,
    input tri1 id_10,
    input tri id_11,
    output wor id_12,
    output tri1 id_13,
    input tri0 id_14
);
  always @(id_1 or negedge id_9) id_0 = #1 1;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_4,
      id_4,
      id_9,
      id_2,
      id_4,
      id_8,
      id_1,
      id_9,
      id_13
  );
  assign modCall_1.type_13 = 0;
endmodule
