<?xml version="1.0" encoding="UTF-8"?>
<module id="CCFG" HW_revision="" XML_version="1.0" description="Customer configuration area (CCFG)" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
   <register acronym="SIZE_AND_DIS_FLAGS" width="32" description="CCFG Size and Disable Flags" id="SIZE_AND_DIS_FLAGS" offset="0x0">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Total size of CCFG in bytes." id="SIZE_OF_CCFG" resetval="0xffff">
      </bitfield>
      <bitfield range="" begin="15" width="12" end="4" rwaccess="RO" description="Reserved for future use. Software should not rely on the value of a reserved. Writing any other value than the reset/default value may result in undefined behavior.
" id="DISABLE_FLAGS" resetval="0xfff">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RO" description="Deprecated. Must be set to 1." id="DIS_TCXO" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RO" description="Disable GPRAM (or use the 8K VIMS RAM as CACHE RAM).
0: GPRAM is enabled and hence CACHE disabled.
1: GPRAM is disabled and instead CACHE is enabled (default).
Notes:
- Disabling CACHE will reduce CPU execution speed (up to 60%).
- GPRAM is 8 K-bytes in size and located at 0x11000000-0x11001FFF if enabled.
See:
VIMS:CTL.MODE" id="DIS_GPRAM" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RO" description="Disable alternate DC/DC settings. 
0: Enable alternate DC/DC settings.
1: Disable alternate DC/DC settings.
See:
MODE_CONF_1.ALT_DCDC_VMIN
MODE_CONF_1.ALT_DCDC_DITHER_EN
MODE_CONF_1.ALT_DCDC_IPEAK

NOTE! The DriverLib function SysCtrl_DCDC_VoltageConditionalControl() must be called regularly to apply this field." id="DIS_ALT_DCDC_SETTING" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="Disable XOSC override functionality.
0: Enable XOSC override functionality.
1: Disable XOSC override functionality.
See:
MODE_CONF_1.DELTA_IBIAS_INIT
MODE_CONF_1.DELTA_IBIAS_OFFSET
MODE_CONF_1.XOSC_MAX_START" id="DIS_XOSC_OVR" resetval="0x1">
      </bitfield>
   </register>
   <register acronym="MODE_CONF" width="32" description="Mode Configuration 0" id="MODE_CONF" offset="0x4">
      <bitfield range="" begin="31" width="4" end="28" rwaccess="RO" description="Signed delta value to apply to the
VDDR_TRIM_SLEEP target, minus one. See FCFG1:VOLT_TRIM.VDDR_TRIM_SLEEP_H.
0x8 (-8) : Delta = -7
...
0xF (-1) : Delta = 0
0x0 (0) : Delta = +1
...
0x7 (7) : Delta = +8" id="VDDR_TRIM_SLEEP_DELTA" resetval="0xf">
      </bitfield>
      <bitfield range="" begin="27" width="1" end="27" rwaccess="RO" description="DC/DC during recharge in powerdown.
0: Use the DC/DC during recharge in powerdown.
1: Do not use the DC/DC during recharge in powerdown (default).

NOTE! The DriverLib function SysCtrl_DCDC_VoltageConditionalControl() must be called regularly to apply this field." id="DCDC_RECHARGE" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="26" width="1" end="26" rwaccess="RO" description="DC/DC in active mode.
0: Use the DC/DC during active mode.
1: Do not use the DC/DC during active mode (default).

NOTE! The DriverLib function SysCtrl_DCDC_VoltageConditionalControl() must be called regularly to apply this field." id="DCDC_ACTIVE" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="25" width="1" end="25" rwaccess="RO" description="For TI internal use only." id="VDDR_EXT_LOAD" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="24" width="1" end="24" rwaccess="RO" description="VDDS BOD level.
0: VDDS BOD level is 2.0V (necessary for external load mode, or for maximum PA output power on CC13x4x10).
1: VDDS BOD level is 1.8V (or 1.65V for external regulator mode) (default).
" id="VDDS_BOD_LEVEL" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="23" width="2" end="22" rwaccess="RO" description="Select source for SCLK_LF." id="SCLK_LF_OPTION" resetval="0x3">
         <bitenum id="RCOSC_LF" value="3" token="Low frequency RCOSC (default)" description="Low frequency RCOSC (default)"/>
         <bitenum id="XOSC_LF" value="2" token="32.768 kHz low frequency XOSC" description="32.768 kHz low frequency XOSC"/>
         <bitenum id="EXTERNAL_LF" value="1" token="External low frequency clock on DIO defined by EXT_LF_CLK.DIO. The RTC tick speed AON_RTC:SUBSECINC is updated to EXT_LF_CLK.RTC_INCREMENT (done in the SetupTrimDevice() driverlib boot function). External clock must always be running when the chip is in standby for VDDR recharge timing." description="External low frequency clock on DIO defined by EXT_LF_CLK.DIO. The RTC tick speed AON_RTC:SUBSECINC is updated to EXT_LF_CLK.RTC_INCREMENT (done in the SetupTrimDevice() driverlib boot function). External clock must always be running when the chip is in standby for VDDR recharge timing."/>
         <bitenum id="XOSC_HF_DLF" value="0" token="31.25 kHz clock derived from 48 MHz XOSC or HPOSC. The RTC tick speed AON_RTC:SUBSECINC is updated to 0x8637BD, corresponding to a 31.25 kHz clock (done in the SetupTrimDevice() driverlib boot function). The device must be blocked from entering Standby mode when using this clock source." description="31.25 kHz clock derived from 48 MHz XOSC or HPOSC. The RTC tick speed AON_RTC:SUBSECINC is updated to 0x8637BD, corresponding to a 31.25 kHz clock (done in the SetupTrimDevice() driverlib boot function). The device must be blocked from entering Standby mode when using this clock source."/>
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RO" description="0x1: VDDR_TRIM_SLEEP_DELTA is not temperature compensated
0x0: TI&#39;s Power Manager temperature compensates VDDR_TRIM_SLEEP_DELTA every time Standby mode is entered.

When temperature compensation is performed, the delta is calculated this way:
Delta = max (delta, min(8, floor(62-temp)/8))
Here, delta is given by VDDR_TRIM_SLEEP_DELTA, and temp is the current temperature in degrees C." id="VDDR_TRIM_SLEEP_TC" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="20" width="1" end="20" rwaccess="RO" description="Reserved for future use. Software should not rely on the value of a reserved. Writing any other value than the reset/default value may result in undefined behavior.
" id="RTC_COMP" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="19" width="2" end="18" rwaccess="RO" description="Selects which high frequency oscillator is used (required for radio usage)." id="XOSC_FREQ" resetval="0x3">
         <bitenum id="24M" value="3" token="24 MHz XOSC_HF. Not supported." description="24 MHz XOSC_HF. Not supported."/>
         <bitenum id="48M" value="2" token="48 MHz XOSC_HF" description="48 MHz XOSC_HF"/>
         <bitenum id="HPOSC" value="1" token="Internal high precision oscillator." description="Internal high precision oscillator."/>
         <bitenum id="TCXO" value="0" token="External 48 MHz TCXO.
Refer to MODE_CONF_1.TCXO_MAX_START and MODE_CONF_1.TCXO_TYPE bit fields for additional configuration of TCXO." description="External 48 MHz TCXO.
Refer to MODE_CONF_1.TCXO_MAX_START and MODE_CONF_1.TCXO_TYPE bit fields for additional configuration of TCXO."/>
      </bitfield>
      <bitfield range="" begin="17" width="1" end="17" rwaccess="RO" description="Enable modification (delta) to XOSC cap-array. Value specified in XOSC_CAPARRAY_DELTA.
0: Apply cap-array delta
1: Do not apply cap-array delta (default)" id="XOSC_CAP_MOD" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="16" width="1" end="16" rwaccess="RO" description="Reserved for future use. Software should not rely on the value of a reserved. Writing any other value than the reset/default value may result in undefined behavior.
" id="HF_COMP" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="15" width="8" end="8" rwaccess="RO" description="Signed 8-bit value, directly modifying trimmed XOSC cap-array step value. Enabled by XOSC_CAP_MOD." id="XOSC_CAPARRAY_DELTA" resetval="0xff">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Unsigned 8-bit integer, representing the minimum decoupling capacitance (worst case) on VDDR, in units of 100nF. This should take into account capacitor tolerance and voltage dependent capacitance variation. This bit affects the recharge period calculation when going into powerdown or standby.
 
NOTE! If using the following functions this field must be configured (used by TI RTOS):
SysCtrlSetRechargeBeforePowerDown() SysCtrlAdjustRechargeAfterPowerDown()" id="VDDR_CAP" resetval="0xff">
      </bitfield>
   </register>
   <register acronym="MODE_CONF_1" width="32" description="Mode Configuration 1" id="MODE_CONF_1" offset="0x8">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Selects the TCXO type.

0: CMOS type. Internal common-mode bias will not be enabled.
1: Clipped-sine type. Internal common-mode bias will be enabled when TCXO is used.

Bit field value is only valid if MODE_CONF.XOSC_FREQ=0." id="TCXO_TYPE" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="30" width="7" end="24" rwaccess="RO" description="Maximum TCXO startup time in units of 100us.
Bit field value is only valid if MODE_CONF.XOSC_FREQ=0." id="TCXO_MAX_START" resetval="0x7f">
      </bitfield>
      <bitfield range="" begin="23" width="4" end="20" rwaccess="RO" description="Minimum voltage for when DC/DC should be used if alternate DC/DC setting is enabled (SIZE_AND_DIS_FLAGS.DIS_ALT_DCDC_SETTING=0).
Voltage = (28 + ALT_DCDC_VMIN) / 16.
0: 1.75V
1: 1.8125V
...
14: 2.625V
15: 2.6875V

NOTE! The DriverLib function SysCtrl_DCDC_VoltageConditionalControl() must be called regularly to apply this field (handled automatically if using TI RTOS!)." id="ALT_DCDC_VMIN" resetval="0xf">
      </bitfield>
      <bitfield range="" begin="19" width="1" end="19" rwaccess="RO" description="Enable DC/DC dithering if alternate DC/DC setting is enabled (SIZE_AND_DIS_FLAGS.DIS_ALT_DCDC_SETTING=0).
0: Dither disable
1: Dither enable" id="ALT_DCDC_DITHER_EN" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="18" width="3" end="16" rwaccess="RO" description="Inductor peak current if alternate DC/DC setting is enabled (SIZE_AND_DIS_FLAGS.DIS_ALT_DCDC_SETTING=0). Assuming 10uH external inductor!

0: Min 46mA
...
4: Typical 70mA
...
7: Max 87mA" id="ALT_DCDC_IPEAK" resetval="0x7">
      </bitfield>
      <bitfield range="" begin="15" width="4" end="12" rwaccess="RO" description="Signed delta value for IBIAS_INIT. Delta value only applies if SIZE_AND_DIS_FLAGS.DIS_XOSC_OVR=0.
See FCFG1:AMPCOMP_CTRL1.IBIAS_INIT" id="DELTA_IBIAS_INIT" resetval="0xf">
      </bitfield>
      <bitfield range="" begin="11" width="4" end="8" rwaccess="RO" description="Signed delta value for IBIAS_OFFSET. Delta value only applies if SIZE_AND_DIS_FLAGS.DIS_XOSC_OVR=0.
See FCFG1:AMPCOMP_CTRL1.IBIAS_OFFSET" id="DELTA_IBIAS_OFFSET" resetval="0xf">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Unsigned value of maximum XOSC startup time (worst case) in units of 100us. Value only applies if SIZE_AND_DIS_FLAGS.DIS_XOSC_OVR=0." id="XOSC_MAX_START" resetval="0xff">
      </bitfield>
   </register>
   <register acronym="VOLT_LOAD_0" width="32" description="Voltage Load 0
Enabled by MODE_CONF.VDDR_EXT_LOAD." id="VOLT_LOAD_0" offset="0xc">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="RO" description="Reserved for future use. Software should not rely on the value of a reserved. Writing any other value than the reset/default value may result in undefined behavior.
" id="VDDR_EXT_TP45" resetval="0xff">
      </bitfield>
      <bitfield range="" begin="23" width="8" end="16" rwaccess="RO" description="Reserved for future use. Software should not rely on the value of a reserved. Writing any other value than the reset/default value may result in undefined behavior.
" id="VDDR_EXT_TP25" resetval="0xff">
      </bitfield>
      <bitfield range="" begin="15" width="8" end="8" rwaccess="RO" description="Reserved for future use. Software should not rely on the value of a reserved. Writing any other value than the reset/default value may result in undefined behavior.
" id="VDDR_EXT_TP5" resetval="0xff">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Reserved for future use. Software should not rely on the value of a reserved. Writing any other value than the reset/default value may result in undefined behavior.
" id="VDDR_EXT_TM15" resetval="0xff">
      </bitfield>
   </register>
   <register acronym="VOLT_LOAD_1" width="32" description="Voltage Load 1
Enabled by MODE_CONF.VDDR_EXT_LOAD." id="VOLT_LOAD_1" offset="0x10">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="RO" description="Reserved for future use. Software should not rely on the value of a reserved. Writing any other value than the reset/default value may result in undefined behavior.
" id="VDDR_EXT_TP125" resetval="0xff">
      </bitfield>
      <bitfield range="" begin="23" width="8" end="16" rwaccess="RO" description="Reserved for future use. Software should not rely on the value of a reserved. Writing any other value than the reset/default value may result in undefined behavior.
" id="VDDR_EXT_TP105" resetval="0xff">
      </bitfield>
      <bitfield range="" begin="15" width="8" end="8" rwaccess="RO" description="Reserved for future use. Software should not rely on the value of a reserved. Writing any other value than the reset/default value may result in undefined behavior.
" id="VDDR_EXT_TP85" resetval="0xff">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Reserved for future use. Software should not rely on the value of a reserved. Writing any other value than the reset/default value may result in undefined behavior.
" id="VDDR_EXT_TP65" resetval="0xff">
      </bitfield>
   </register>
   <register acronym="EXT_LF_CLK" width="32" description="Extern LF clock configuration" id="EXT_LF_CLK" offset="0x14">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="RO" description="Unsigned integer, selecting the DIO to supply external 32 kHz clock as SCLK_LF when MODE_CONF.SCLK_LF_OPTION is set to EXTERNAL." id="DIO" resetval="0xff">
      </bitfield>
      <bitfield range="" begin="23" width="24" end="0" rwaccess="RO" description="Unsigned integer, defining the input frequency of the external clock and is written to AON_RTC:SUBSECINC.VALUEINC. Defined as follows: EXT_LF_CLK.RTC_INCREMENT = 2^38/InputClockFrequency in Hertz (e.g.: RTC_INCREMENT=0x800000 for InputClockFrequency=32768 Hz)" id="RTC_INCREMENT" resetval="0xffffff">
      </bitfield>
   </register>
   <register acronym="IEEE_MAC_0" width="32" description="IEEE MAC Address 0" id="IEEE_MAC_0" offset="0x18">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Bits[31:0] of the 64-bits custom IEEE MAC address.
If different from 0xFFFFFFFF then the value of this field is applied otherwise use value from FCFG:MAC_15_4_0." id="ADDR" resetval="0xffffffff">
      </bitfield>
   </register>
   <register acronym="IEEE_MAC_1" width="32" description="IEEE MAC Address 1" id="IEEE_MAC_1" offset="0x1c">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Bits[63:32] of the 64-bits custom IEEE MAC address.
If different from 0xFFFFFFFF then the value of this field is applied, otherwise use value from FCFG:MAC_15_4_1." id="ADDR" resetval="0xffffffff">
      </bitfield>
   </register>
   <register acronym="IEEE_BLE_0" width="32" description="IEEE BLE Address 0" id="IEEE_BLE_0" offset="0x20">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Bits[31:0] of the 64-bits custom IEEE BLE address.
If different from 0xFFFFFFFF then the value of this field is applied otherwise use value from FCFG:MAC_BLE_0." id="ADDR" resetval="0xffffffff">
      </bitfield>
   </register>
   <register acronym="IEEE_BLE_1" width="32" description="IEEE BLE Address 1" id="IEEE_BLE_1" offset="0x24">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Bits[63:32] of the 64-bits custom IEEE BLE address.
If different from 0xFFFFFFFF then the value of this field is applied, otherwise use value from FCFG:MAC_BLE_1." id="ADDR" resetval="0xffffffff">
      </bitfield>
   </register>
   <register acronym="BL_CONFIG" width="32" description="Bootloader Configuration
Configures the functionality of the ROM boot loader.
If both the boot loader is enabled by the BOOTLOADER_ENABLE field and the boot loader backdoor is enabled by the BL_ENABLE field it is possible to force entry of the ROM boot loader even if a valid image is present in flash." id="BL_CONFIG" offset="0x28">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="RO" description="Bootloader enable. Boot loader can be accessed if IMAGE_VALID_CONF.IMAGE_VALID is an invalid vector table address or BL_ENABLE is enabled (and conditions for boot loader backdoor are met).
0xC5: Boot loader is enabled.
Any other value: Boot loader is disabled.

" id="BOOTLOADER_ENABLE" resetval="0xc5">
      </bitfield>
      <bitfield range="" begin="23" width="7" end="17" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x7f">
      </bitfield>
      <bitfield range="" begin="16" width="1" end="16" rwaccess="RO" description="Sets the active level of the selected DIO number BL_PIN_NUMBER if boot loader backdoor is enabled by the BL_ENABLE field.
0: Active low.
1: Active high." id="BL_LEVEL" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="15" width="8" end="8" rwaccess="RO" description="DIO number that is level checked if the boot loader backdoor is enabled by the BL_ENABLE field." id="BL_PIN_NUMBER" resetval="0xff">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Enables the boot loader backdoor.
0xC5: Boot loader backdoor is enabled.
Any other value: Boot loader backdoor is disabled.

NOTE! Boot loader must be enabled (see BOOTLOADER_ENABLE) if boot loader backdoor is enabled." id="BL_ENABLE" resetval="0xff">
      </bitfield>
   </register>
   <register acronym="ERASE_CONF" width="32" description="Erase Configuration" id="ERASE_CONF" offset="0x2c">
      <bitfield range="" begin="31" width="23" end="9" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED2" resetval="0x7fffff">
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RO" description="Chip erase.
This bit controls if a chip erase requested through the JTAG WUC TAP will be ignored in a following boot caused by a reset of the MCU VD.
A successful chip erase operation will force the content of the flash main bank back to the state as it was when delivered by TI. 
0: Disable. Any chip erase request detected during boot will be ignored.
1: Enable. Any chip erase request detected during boot will be performed by the boot FW." id="CHIP_ERASE_DIS_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="7" width="7" end="1" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED1" resetval="0x7f">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="Bank erase.
This bit controls if the ROM serial boot loader will accept a received Bank Erase command (COMMAND_BANK_ERASE).
A successful Bank Erase operation will erase all main bank sectors not protected by write protect configuration bits in CCFG.
0: Disable the boot loader bank erase function.
1: Enable the boot loader bank erase function." id="BANK_ERASE_DIS_N" resetval="0x1">
      </bitfield>
   </register>
   <register acronym="ERASE_CONF_1" width="32" description="Erase Configuration 1" id="ERASE_CONF_1" offset="0x30">
      <bitfield range="" begin="31" width="31" end="1" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x7fffffff">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="WriteErase protect the CCFG sector
Setting this bit = 0 will set FLASH:WEPROT_AUX_BY1.WEPROT_B0_CCFG_BY1 = 1 during boot and hence WriteErase protect the CCFG" id="WEPROT_CCFG_N" resetval="0x1">
      </bitfield>
   </register>
   <register acronym="CCFG_TI_OPTIONS" width="32" description="TI Options" id="CCFG_TI_OPTIONS" offset="0x34">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0xff">
      </bitfield>
      <bitfield range="" begin="23" width="8" end="16" rwaccess="RO" description="Option to disable failure analysis without customer password. If C_FA_DIS != 0xC5, CKEY (CKEY0.KEY, CKEY1.KEY, CKEY2.KEY, CKEY2.KEY) must be provided to TI for failure analysis to be possible.

0xC5: Failure analysis without customer password is enabled
All other values: Failure analysis without customer password is disabled

" id="C_FA_DIS" resetval="0xc5">
      </bitfield>
      <bitfield range="" begin="15" width="8" end="8" rwaccess="RO" description="IDAU configuration.
0xC5: Disable IDAU configuration controlled by TRUSTZONE_FLASH_CFG and TRUSTZONE_SRAM_CFG.
All other values: Enable IDAU configuration controlled by TRUSTZONE_FLASH_CFG and TRUSTZONE_SRAM_CFG.

" id="IDAU_CFG_ENABLE" resetval="0xc5">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="TI Failure Analysis.
0xC5: Enable the functionality of unlocking the TI FA (TI Failure Analysis) option with the unlock code.
All other values: Disable the functionality of unlocking the TI FA option with the unlock code.

" id="TI_FA_ENABLE" resetval="0xc5">
      </bitfield>
   </register>
   <register acronym="CCFG_TAP_DAP_0" width="32" description="Test Access Points Enable 0" id="CCFG_TAP_DAP_0" offset="0x38">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0xff">
      </bitfield>
      <bitfield range="" begin="23" width="8" end="16" rwaccess="RO" description="Enable CPU DAP.
0xC5: Main CPU DAP access is enabled during power-up/system-reset by ROM boot FW.
Any other value: Main CPU DAP access will remain disabled out of power-up/system-reset.

" id="CPU_DAP_ENABLE" resetval="0xc5">
      </bitfield>
      <bitfield range="" begin="15" width="8" end="8" rwaccess="RO" description="Enable PWRPROF TAP.
0xC5: PWRPROF TAP access is enabled during power-up/system-reset by ROM boot FW if enabled by corresponding configuration value in FCFG1 defined by TI.
Any other value: PWRPROF TAP access will remain disabled out of power-up/system-reset.

" id="PWRPROF_TAP_ENABLE" resetval="0xc5">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Enable Test TAP.
0xC5: TEST TAP access is enabled during power-up/system-reset by ROM boot FW if enabled by corresponding configuration value in FCFG1 defined by TI.
Any other value: TEST TAP access will remain disabled out of power-up/system-reset.

" id="TEST_TAP_ENABLE" resetval="0xc5">
      </bitfield>
   </register>
   <register acronym="CCFG_TAP_DAP_1" width="32" description="Test Access Points Enable 1" id="CCFG_TAP_DAP_1" offset="0x3c">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0xff">
      </bitfield>
      <bitfield range="" begin="23" width="8" end="16" rwaccess="RO" description="Enable PBIST2 TAP.
0xC5: PBIST2 TAP access is enabled during power-up/system-reset by ROM boot FW if enabled by corresponding configuration value in FCFG1 defined by TI.
Any other value: PBIST2 TAP access will remain disabled out of power-up/system-reset.

" id="PBIST2_TAP_ENABLE" resetval="0xc5">
      </bitfield>
      <bitfield range="" begin="15" width="8" end="8" rwaccess="RO" description="Enable PBIST1 TAP.
0xC5: PBIST1 TAP access is enabled during power-up/system-reset by ROM boot FW if enabled by corresponding configuration value in FCFG1 defined by TI.
Any other value: PBIST1 TAP access will remain disabled out of power-up/system-reset.

" id="PBIST1_TAP_ENABLE" resetval="0xc5">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Enable AON TAP
0xC5: AON TAP access is enabled during power-up/system-reset by ROM boot FW if enabled by corresponding configuration value in FCFG1 defined by TI.
Any other value: AON TAP access will remain disabled out of power-up/system-reset.

" id="AON_TAP_ENABLE" resetval="0xc5">
      </bitfield>
   </register>
   <register acronym="IMAGE_VALID_CONF" width="32" description="Image Valid " id="IMAGE_VALID_CONF" offset="0x40">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="This field must have the address value of the start of the flash vector table in order to enable the boot FW in ROM to transfer control to a flash image.
Any illegal vector table start address value will force the boot FW in ROM to transfer control to the serial boot loader in ROM." id="IMAGE_VALID" resetval="0xffffffff">
      </bitfield>
   </register>
   <register acronym="CCFG_WEPROT_31_0_BY2K" width="32" description="Protect Sectors 0-31
Each bit write protects one 2KB flash sector from being both programmed and erased. Bit must be set to 0 in order to enable sector WriteErase protect." id="CCFG_WEPROT_31_0_BY2K" offset="0x44">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="0: Sector protected" id="WEPROT_SEC_31_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RO" description="0: Sector protected" id="WEPROT_SEC_30_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RO" description="0: Sector protected" id="WEPROT_SEC_29_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="28" width="1" end="28" rwaccess="RO" description="0: Sector protected" id="WEPROT_SEC_28_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="27" width="1" end="27" rwaccess="RO" description="0: Sector protected" id="WEPROT_SEC_27_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="26" width="1" end="26" rwaccess="RO" description="0: Sector protected" id="WEPROT_SEC_26_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="25" width="1" end="25" rwaccess="RO" description="0: Sector protected" id="WEPROT_SEC_25_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="24" width="1" end="24" rwaccess="RO" description="0: Sector protected" id="WEPROT_SEC_24_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RO" description="0: Sector protected" id="WEPROT_SEC_23_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RO" description="0: Sector protected" id="WEPROT_SEC_22_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RO" description="0: Sector protected" id="WEPROT_SEC_21_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="20" width="1" end="20" rwaccess="RO" description="0: Sector protected" id="WEPROT_SEC_20_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="19" width="1" end="19" rwaccess="RO" description="0: Sector protected" id="WEPROT_SEC_19_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RO" description="0: Sector protected" id="WEPROT_SEC_18_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="17" width="1" end="17" rwaccess="RO" description="0: Sector protected" id="WEPROT_SEC_17_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="16" width="1" end="16" rwaccess="RO" description="0: Sector protected" id="WEPROT_SEC_16_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="0: Sector protected" id="WEPROT_SEC_15_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="14" width="1" end="14" rwaccess="RO" description="0: Sector protected" id="WEPROT_SEC_14_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="13" width="1" end="13" rwaccess="RO" description="0: Sector protected" id="WEPROT_SEC_13_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RO" description="0: Sector protected" id="WEPROT_SEC_12_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="11" width="1" end="11" rwaccess="RO" description="0: Sector protected" id="WEPROT_SEC_11_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="10" width="1" end="10" rwaccess="RO" description="0: Sector protected" id="WEPROT_SEC_10_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="9" width="1" end="9" rwaccess="RO" description="0: Sector protected" id="WEPROT_SEC_9_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RO" description="0: Sector protected" id="WEPROT_SEC_8_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RO" description="0: Sector protected" id="WEPROT_SEC_7_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RO" description="0: Sector protected" id="WEPROT_SEC_6_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RO" description="0: Sector protected" id="WEPROT_SEC_5_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RO" description="0: Sector protected" id="WEPROT_SEC_4_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RO" description="0: Sector protected" id="WEPROT_SEC_3_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RO" description="0: Sector protected" id="WEPROT_SEC_2_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RO" description="0: Sector protected" id="WEPROT_SEC_1_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="0: Sector protected" id="WEPROT_SEC_0_N" resetval="0x1">
      </bitfield>
   </register>
   <register acronym="CCFG_WEPROT_SPARE_1" width="32" description="Spare register for WriteErase configuration" id="CCFG_WEPROT_SPARE_1" offset="0x48">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Reserved" id="RESERVED" resetval="0xffffffff">
      </bitfield>
   </register>
   <register acronym="CCFG_WEPROT_SPARE_2" width="32" description="Spare register for WriteErase configuration" id="CCFG_WEPROT_SPARE_2" offset="0x4c">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Reserved" id="RESERVED" resetval="0xffffffff">
      </bitfield>
   </register>
   <register acronym="CCFG_WEPROT_SPARE_3" width="32" description="Spare register for WriteErase configuration" id="CCFG_WEPROT_SPARE_3" offset="0x50">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Reserved" id="RESERVED" resetval="0xffffffff">
      </bitfield>
   </register>
   <register acronym="TRUSTZONE_FLASH_CFG" width="32" description="Trustzone configuration register for flash" id="TRUSTZONE_FLASH_CFG" offset="0x54">
      <bitfield range="" begin="31" width="15" end="17" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x7fff">
      </bitfield>
      <bitfield range="" begin="16" width="7" end="10" rwaccess="RO" description="Value will be written to PRCM:NVMNSADDR.BOUNDARY by ROM boot FW only if CCFG_TI_OPTIONS.IDAU_CFG_ENABLE != 0xC5." id="NSADDR_BOUNDARY" resetval="0x7f">
      </bitfield>
      <bitfield range="" begin="9" width="10" end="0" rwaccess="RO" description="Value will be written to PRCM:NVMNSCADDR.BOUNDARY by ROM boot FW only if CCFG_TI_OPTIONS.IDAU_CFG_ENABLE != 0xC5." id="NSCADDR_BOUNDARY" resetval="0x3ff">
      </bitfield>
   </register>
   <register acronym="TRUSTZONE_SRAM_CFG" width="32" description="Trustzone configuration register for MCU SRAM" id="TRUSTZONE_SRAM_CFG" offset="0x58">
      <bitfield range="" begin="31" width="14" end="18" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x3fff">
      </bitfield>
      <bitfield range="" begin="17" width="9" end="9" rwaccess="RO" description="Value will be written to PRCM:SRAMNSADDR.BOUNDARY by ROM boot FW only if CCFG_TI_OPTIONS.IDAU_CFG_ENABLE != 0xC5." id="NSADDR_BOUNDARY" resetval="0x1ff">
      </bitfield>
      <bitfield range="" begin="8" width="9" end="0" rwaccess="RO" description="Value will be written to PRCM:SRAMNSCADDR.BOUNDARY by ROM boot FW only if CCFG_TI_OPTIONS.IDAU_CFG_ENABLE != 0xC5." id="NSCADDR_BOUNDARY" resetval="0x1ff">
      </bitfield>
   </register>
   <register acronym="SRAM_CFG" width="32" description="Configuration register for MCU SRAM" id="SRAM_CFG" offset="0x5c">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Value will be written to SRAM_MMR:MEM_CTL.MEM_SEL by ROM boot FW" id="MEM_SEL" resetval="0xffffff">
      </bitfield>
      <bitfield range="" begin="7" width="7" end="1" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x7f">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="Value will be inverted and then written to PRCM:MCUSRAMCFG.PARITY_EN by ROM boot FW" id="PARITY_DIS" resetval="0x1">
      </bitfield>
   </register>
   <register acronym="CPU_LOCK_CFG" width="32" description="Configuration register for MCU CPU lock options" id="CPU_LOCK_CFG" offset="0x64">
      <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x7ffffff">
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RO" description="Value will be inverted and written to PRCM:CPULOCK.LOCKNSVTOR by ROM boot FW" id="LOCKNSVTOR_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RO" description="Value will be inverted and written to PRCM:CPULOCK.LOCKSVTAIRCR by ROM boot FW" id="LOCKSVTAIRCR_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RO" description="Value will be inverted and written to PRCM:CPULOCK.LOCKSAU by ROM boot FW" id="LOCKSAU_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RO" description="Value will be inverted and written to PRCM:CPULOCK.LOCKNSMPU by ROM boot FW" id="LOCKNSMPU_N" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="Value will be inverted and written to PRCM:CPULOCK.LOCKSMPU by ROM boot FW" id="LOCKSMPU_N" resetval="0x1">
      </bitfield>
   </register>
   <register acronym="DEB_AUTH_CFG" width="32" description="Configuration register for debug authentication" id="DEB_AUTH_CFG" offset="0x68">
      <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0xfffffff">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RO" description="Value will be written to CPU_DCB:DAUTHCTRL.INTSPNIDEN by ROM boot FW" id="INTSPNIDEN" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RO" description="Value will be written to CPU_DCB:DAUTHCTRL.SPNIDENSEL by ROM boot FW" id="SPNIDENSEL" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RO" description="Value will be written to CPU_DCB:DAUTHCTRL.INTSPIDEN by ROM boot FW" id="INTSPIDEN" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="Value will be written to CPU_DCB:DAUTHCTRL.SPIDENSEL by ROM boot FW" id="SPIDENSEL" resetval="0x1">
      </bitfield>
   </register>
   <register acronym="CKEY0" width="32" description="Customer key" id="CKEY0" offset="0x6c">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Bit[31:0] of customer key used for XOR of TI unlock code when CCFG_TI_OPTIONS.C_FA_DIS != 0xC5." id="KEY" resetval="0xfffffff">
      </bitfield>
   </register>
   <register acronym="CKEY1" width="32" description="Customer key" id="CKEY1" offset="0x70">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Bit[63:32] of customer key used for XOR of TI unlock code when CCFG_TI_OPTIONS.C_FA_DIS != 0xC5." id="KEY" resetval="0xfffffff">
      </bitfield>
   </register>
   <register acronym="CKEY2" width="32" description="Customer key" id="CKEY2" offset="0x74">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Bit[95:64] of customer key used for XOR of TI unlock code when CCFG_TI_OPTIONS.C_FA_DIS != 0xC5." id="KEY" resetval="0xfffffff">
      </bitfield>
   </register>
   <register acronym="CKEY3" width="32" description="Customer key" id="CKEY3" offset="0x78">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Bit[127:96] of customer key used for XOR of TI unlock code when CCFG_TI_OPTIONS.C_FA_DIS != 0xC5." id="KEY" resetval="0xfffffff">
      </bitfield>
   </register>
</module>
