%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Lachaise Assignment
% LaTeX Template
% Version 1.0 (26/6/2018)
%
% This template originates from:
% http://www.LaTeXTemplates.com
%
% Authors:
% Marion Lachaise & François Févotte
% Vel (vel@LaTeXTemplates.com)
%
% License:
% CC BY-NC-SA 3.0 (http://creativecommons.org/licenses/by-nc-sa/3.0/)
% 
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

%----------------------------------------------------------------------------------------
%	PACKAGES AND OTHER DOCUMENT CONFIGURATIONS
%----------------------------------------------------------------------------------------

\documentclass{article}

\input{structure.tex} % Include the file specifying the document structure and custom commands

% making hyperlinks colored
\usepackage[colorlinks]{hyperref}
\usepackage{siunitx}

% need to add font encoding, used to check if it changes something
\usepackage[T1]{fontenc}

% added for two figures next to each other
\usepackage{caption}
\usepackage{subcaption}

% added for coloring inside of tables
\usepackage{xcolor,colortbl}

%----------------------------------------------------------------------------------------
% added to use \unit[options]{unit}
\usepackage{siunitx}
% The correct application of units of measurement is very important in technical applications. For this reason, carefully-crafted definitions of a coherent units system have been laid down by the Conférence Génrale des Poids et Mesures (cgpm): this has resulted in the Système International d’Unités (si). At the same time, typographic conventions for correctly displaying both numbers and units exist to ensure that no loss of meaning occurs in printed matter. The siunitx package aims to provide a unified method for LATEX users to typeset numbers and units correctly and easily. The design philosophy of siunitx is to follow the agreed rules by default, but to allow variation through option settings. In this way, users can use siunitx to follow the requirements of publishers, co-authors, universities, etc. without needing to alter the input at all.

% generated from LaTeX table
\usepackage{tabularray}


%----------------------------------------------------------------------------------------
% defining colors used for table
\newcommand{\mc}[2]{\multicolumn{#1}{c}{#2}}
\definecolor{Gray}{gray}{0.85}
\definecolor{LightCyan}{rgb}{0.88,1,1}
\definecolor{DarkCyan}{RGB}{0,139,139}

% defining columns
\newcolumntype{a}{>{\columncolor{Gray}}c}
\newcolumntype{b}{>{\columncolor{white}}c}
%  Note that the column names cannot be more than a single character! 
%----------------------------------------------------------------------------------------

%----------------------------------------------------------------------------------------
%	ASSIGNMENT INFORMATION
%----------------------------------------------------------------------------------------

\title{Low Noise 6-8 GHz VCO with Differential Tuning as part of PLL} % Title of the assignment

\author{Aleksandar Vuković} % Author name and email address

\date{\today} % University, school and/or department name(s) and a date

%----------------------------------------------------------------------------------------

\begin{document}

\maketitle % Print the title

%----------------------------------------------------------------------------------------
%	INTRODUCTION - First Page
%----------------------------------------------------------------------------------------

\section{Introduction}

Working title needs to be changed VCOs frequency range is changed probably 7-12 GHz and around 4 GHz. % TODO Maybe abstract 
\\
This needs to be added to body of document. The open items from last meeting minutes I recorded are:

\begin{itemize}
	\item Packaging concerns, risks and schedule
	\item Die quantity and meaningful sample volume
	\item test chip content and expectations
	\item overall schedule for the follow-on tape out in 2025
\end{itemize}

Planning VCO timeframe per core:

\begin{itemize}
	\item Design -- 10 days
	\item Layout -- 10 days
	\item Verification -- 0 day
\end{itemize}

% potential next projects might utilize a technology node

% \href{https://gf.com/gf-partner-community/fdx-network/}{GF22FDX platform (built on 22 nm FD-SOI process technology)}

% FD-SOI == Fully Depleted - Sillicon on Insulator

% https://gf.com/gf-partner-community/fdx-network/


% type in the day you received VCO design

\newpage

%----------------------------------------------------------------------------------------
%	List of Abbreviations
%----------------------------------------------------------------------------------------

\section{List of Abbreviations} % needs to be without * to show in bookmarks

\begin{itemize}
	\item [CML	-] Common Mode Logic
	\item [CP	-] Charge Pump
	\item [CTAT	-] Complementary to Absolute Temperature - usually miscontrued to represent constant 
	\item [DAC	-] Digital Analog Converter
	\item [ECL  -] Emitter Coupled Logic
	\item [EDA	-] Electronic Design Automation
	\item [EM	-] Electro Magnetic
	\item [EVB	-] EValuation Board
	\item [FET	-] Field-Effect Transistor
	\item [FTR	-] Fine Tuning Range (unit is percentage)
	\item [HCI  -] Hot Carrier Injection
	\item [LBE 	-] Localized Backsided Etching
	\item [MEMS	-] MicroElectronical Mechanical Systems
	\item [NBTI -] Negative-Bias Temperature Instability
	\item [PBTI	-] Positive-Bias Temperature Instability
	\item [PCB  -] Printed Circuit Board
	\item [PFD	-] Phase Frequency Detector
	\item [PnR  -] Place and Route
	\item [PSD	-] Power Spectral Density
	\item [PTAT	-] Proportional to Absolute Temperature
	\item [Q	-] Quality (factor usually)
	\item [QFN	-] Quad Flat No lead
	\item [SIW	-] Substrate Integrated Waveguide
	\item [TDDB	-] Time Dependent Dielectric Breakdown
	\item [TOEO -] Tuneable Opto-electronic Oscillators
	\item [YIG  -] Yttrium Iron Garnet % 
	% not sorted yot
	\item [VCO  -] Voltage Controlled Oscillator
	\item [PLL  -] Phase Locked Loop 
	\item [RMS  -] Root Mean Square 
\end{itemize}

% TODO Sort by alphabet, ctrl+shift+P then sort and choose between ascending and descending

\newpage

% TODO: check how to test reliability of the design. breakdown voltages

% \subsection*{My current problems and work in progress}
% MOVED TO VCO

% TOSEARCH for Samuel papers

%----------------------------------------------------------------------------------------
% 	Quality of Life - Software tools - Commercial and Open Source
%----------------------------------------------------------------------------------------

\include{subtex-files/qol-software-tools}

%----------------------------------------------------------------------------------------
%	Technical specification, Chip Design Plan and Signoff Plan
%----------------------------------------------------------------------------------------

\section{Technical specification, Design and Signoff Plan}

%----------------------------------------------------------------------------------------
%	Technical offer for the start of project
%----------------------------------------------------------------------------------------

\subsection{Novelic Technical Offer}

Document before the start of the project. Here are technical Novelic evaluation summary on provided documents:  % Point 3 

\begin{itemize}
	\item Overall conclusion is that: the provided report contains almost the same type of the architecture, like provided in Novelic \& Nirsen study. 
	\item However, the simulation provided by customer does not include process corners and temp range. We see TT process and nominal temp. It is clear that temperature and process deviation will influence the performance of the power detector, which imposes the design risks. % impose risk
	% Imposing risk thus involves subjecting one or more people to some probability that they will suffer a setback to their interests, however those interests might be construed.
	% construed here means managed
	\item Dead zone of PFD which they are claiming that cannot measure is not that critical, more important is blind zone which is in our case on schematic in order of 0.5*Tosc at 8GHz in some corners. This is also a design risk. 
	\item All provided schematics are not including any parasitic estimates which make significant difference as we saw in our simulations. This is a design risk. 
	\item Robustness over supply voltage variation imposes the design risk.
	\item Further technical explanation is following:
	% here need to use idented itemize somehow
	\begin{itemize}
		\item Reset path of this and all similar PFDs has minimum 5 logic gates in signal path.
		\item Let's assume propagation through gate is 5ps (schematic, typical, in reality and over PVT is even worse!). Period of signal is 125ps at 8GHz which means we are loosing 20\% of period just for propagation. Layout parasitics will degrade this to 40\% in typical. For reset delay > 50\% of period we cannot make a lock of PLL by design. This presents a design risk.
		\item In the provided document SiGe solution was not simulated in closed loop scenario - PFD and CP tested separately with optimistic separation between input signals. This presents a design risk.
		\item Mixer gm PFD is good try but followed by ideal VCO in the provided document.  So, we can confirm to get similar PFD values like in initial simulations. But provided simulation does not include any real VCO with imperfections.  By this approach PLL will work good if VCO is ideal, with possibly too optimistic phase noise profile. This presents a design risk.
		\item If the mixer is used in PFD (like possible proposed option) basically we would have PHASE ONLY locking, while if input frequencies of the PFD are significantly apart from each other, so we will not have PLL in LOCK state. This is the most likely scenario since range of input frequencies is 1-8GHz. So most probably this approach can be followed for design.
		\item In entire document provided by End user, Novelic do not see any VCO design, which is the most critical part besides PFD, so VCO is considered as an ideal VCO.  % PLL model
		\item Based on Novelic previous experience, and comparison to the state-of-the-art performance in journal/conference publications and/or patents we could not confirm feasibility of making VCO with required phase noise requirements, like in initial specifications. 
	\end{itemize}

\end{itemize}

%----------------------------------------------------------------------------------------
%	General guidelines nad milestones in Specification and Design
%----------------------------------------------------------------------------------------

\subsection{Specification and Design Review Plan} % Original plan

Suggestion on how to review and specify chip and comparable options:

\begin{itemize}
	\item Preliminary Design Review	- PDR
	\item Critical Design Review	- CDR
	\item Sign-off tools - Voltus or Voltera to check currents % meaning In the automated design of integrated circuits, signoff (also written as sign-off) checks is the collective name given to a series of verification steps that the design must pass before it can be taped out.
	\item (mentioned once) acquire evaluation boards (EVB) for ADF6610, LMX2594
	% \item Packaging, actual implementation, could be different for different process nodes
	\item Testability options within chip
	\item VCO registers/overriding
	\item External test requirements/definitions
\end{itemize}

\href{https://en.wikipedia.org/wiki/Signoff_(electronic_design_automation)}{Signoff EDA}

%----------------------------------------------------------------------------------------
%	References from Novelic feasibility study
%----------------------------------------------------------------------------------------
\subsection{References from Novelic feasibility study}

Papers that are referenced in the feasibility study concerning Gilbert Cell Mixer Based PD and ECL PFD:

\begin{itemize}

	\item [ng2006] A. W. L. Ng, G. C. T. Leung, Ka-Chun Kwok, L. L. K. Leung and H. C. Luong, "A 1-V 24-GHz 17.5-mW phase-locked loop in a 0.18-/spl mu/m CMOS process," in IEEE Journal of	Solid-State Circuits, vol. 41, no. 6, pp. 1236-1244, June 2006, doi: 10.1109/JSSC.2006.874332.
	\item [razavi2002] B. Razavi, "Challenges in the design high-speed clock and data recovery circuits," in IEEE Communications Magazine, vol. 40, no. 8, pp. 94-101, Aug. 2002, doi: 10.1109/MCOM.2002.1024421.
	\item [Pottbacker1992] A. Pottbacker, U. Langmann and H. -. Schreiber, "A Si bipolar phase and frequency detector IC for clock extraction up to 8 Gb/s," in IEEE Journal of Solid-State Circuits, vol. 27, no. 12, pp. 1747-1751, Dec. 1992, doi: 10.1109/4.173101. 
	\item [park2008] Park, Hyun \& Kim, Kang \& Lim, Sang-Kyu \& Ko, Jesoo. (2008). "A 40 Gb/s Clock and Data Recovery Module with Improved Phase-Locked Loop Circuits". Etri Journal - ETRI J. 30. 275-281. 10.4218/etrij.08.1107.0043.
	\item [pantoli2016] L. Pantoli, L. N. Di Muccio, G. Leuzzi, A. Barigelli and F. Vitulli, "Wideband high-linearity low-phase-noise VCO for space communication systems," 2016 11th European Microwave Integrated Circuits Conference (EuMIC), London, 2016, pp. 205-208, doi: 10.1109/EuMIC.2016.7777526.
	\item [florian2017] C. Florian, S. D'Angelo, D. Resca and F. Scappaviva, "A chip set of low phase noise MMIC VCOs at C, X and Ku band in InGaP-GaAs HBT technology for satellite telecommunications," 2017 IEEE MTT-S International Microwave Symposium (IMS), Honololu, HI, 2017, pp. 1148-1151, doi: 10.1109/ MWSYM.2017.8058802.
	\item [hyvert2015] J. Hyvert, D. Cordeau, J. Paillot, P. Philippe and B. Fahs, "A new class-C very low phase-noise Ku-band VCO in 0.25 µm SiGe:C BiCMOS technology," 2015 IEEE MTT-S International Microwave Symposium, Phoenix, AZ, 2015, pp. 1-4, doi: 10.1109/MWSYM.2015.7166964.
	\item [hyvert2016] J. Hyvert, D. Cordeau, J. Paillot and P. Philippe, "A very low phase-noise ku-band resistively coupled VCO array in 0.25 $\mu$ m SiGe:C BiCMOS," 2016 46th European Microwave Conference (EuMC), London, 2016, pp. 501-504, doi: 10.1109/EuMC.2016.7824389.

\end{itemize}


\newpage

% ==============================================
% Packaging Technology options and theory
% ==============================================

\include{subtex-files/packaging-tech}

% ==============================================
% Test Chiup Architecture
% ==============================================

\section{Test Chip Architecture}

Removed CMOS VCO design.

\begin{figure}[ht!] % from Anthony
	\centering % try to center it
	\includegraphics[width=0.5\linewidth]{Figures/test-chip-arch.png}
	\caption{Test Chip Architecture Block Scheme}
	\label{fig:test-chip-arch}
\end{figure}

\subsection*{Identified various risks} % for project plan

\begin{itemize}
	\item VCO phase noise contributors
	\item PFD topology and “blind spots” % not sure how is this tackled?
	\item Discussed design methodology to be finalized in next couple of days
	\item Obtained PDK and discussed risk mitigation strategies % PDK : SG13G2
	\item Started authoring chip system specification
	\item Started project plan with internal and external milestones
	\item Agenda: project progress towards milestones, technical discussion
	\item Review \& signoff of project milestones and plan
	\item Review system specification draft 
	\item Packaging option
\end{itemize}

% ==============================================
% Specification Table
% ==============================================
\newpage
\subsection{PLL overall performance table}

PLL overall performance table:

\begin{table}
	\centering
	\begin{tblr}{
	  row{1}     = {bg = LightCyan},
	  cell{3}{2} = {r=2}{},
	  cell{3}{7} = {r=2}{},
	  cell{5}{2} = {r=2}{},
	  cell{5}{6} = {r=2}{},
	  cell{10}{2} = {r=3}{},
	  cell{10}{6} = {r=3}{},
	  cell{13}{2} = {r=3}{},
	  cell{13}{6} = {r=3}{},
	  cell{17}{2} = {r=4}{},
	  cell{17}{6} = {r=4}{},
	  vlines,
	  hline{1-3,5,7-10,13,16-17,21-23} = {-}{},
	  hline{4} = {1,3-6}{},
	  hline{6,11-12,14-15,18-20} = {1,3-5,7}{},
	}
	\# & Description                                                 & Min  & Typ         & Max  & Units  & Conditions                                        \\
	   & Input Frequency                                             & 1    &             & 8    & GHz    & From Reference generator                          \\
	   & Input Level                                                 &      &             &      & mVppd  & {Accommodating -10..7dBm \\with
	  external BALUN} \\
	   &                                                             &      &             &      &        &                                                   \\
	   & Output Frequency                                            & 1    &             & 8    & GHz    & (range)                                           \\
	   &                                                             &      &             &      &        & (VCO2 range)                                      \\
	   & Output Level                                                &      &             &      & mVppd  & TBD – prefer differential                         \\
	   & Comparison Frequency                                        & 1    &             & 8    & GHz    &                                                   \\
	   & Loop Bandwidth                                              & 1000 &             & 3000 & kHz    & TBD for given configuration                       \\
	   & {VCO noise \\(open loop at 7GHz)}                           &      & -133        &      & dBc/Hz & At 1MHz                                           \\
	   &                                                             &      & -153        &      &        & At 10MHz                                          \\
	   &                                                             &      &             &      &        & At 100MHz                                         \\
	   & REF noise (Test at 7GHz)                                    &      &             &      & dBc/Hz & At 1MHz                                           \\
	   &                                                             &      &             &      &        & At 10MHz                                          \\
	   &                                                             &      &             &      &        & At 100MHz                                         \\
	   & Frequency Division Ratio                                    &      & 1,2,3,4,6,8 &      & -      &                                                   \\
	   & {PLL residual noise\\(Relative to 1GHz,
	  \\excluding VCO)} &      &             &      & dBc/Hz & At 1kHz                                           \\
	   &                                                             &      &             &      &        & At 10kHz                                          \\
	   &                                                             &      &             &      &        & At 100kHz                                         \\
	   &                                                             &      &             &      &        & At 1MHz                                           \\
	   & Settling Time                                               &      &             & 40   & usec   & Target                                            \\
	   & Spurious Rejection                                          & 70   &             &      & dBc    & TBD                                               
	\end{tblr}
\end{table}

% how to calculate the eq tank Rpar

% \section{External and internal milestones}
% Internal are given by anthony
% \subsection{Internal milestones}

% fixed by modifying model files

% \section{Blocks needed} 
% MOVED AFTER VCO


% what does fuses not available mean?

%=======================================================================================================
% VCO THEORY, DESIGN, RESULTS
%=======================================================================================================

\newpage

\include{subtex-files/vco-design-and-theory}

%----------------------------------------------------------------------------------------
%	NON VCO PARTS OF PLL
%----------------------------------------------------------------------------------------

\section{Non VCO parts of PLL}
%----------------------------------------------------------------------------------------

% non-vco
%=======================================================================================================
% PFD is CML. Has prebuffers, charge pump.
% Should it be characterized near DC like current noise or at higher frequency (att 8 \unit{GHz})
% this was a question for the PFD+CP noise characteristic
%=======================================================================================================

\begin{itemize}
	\item Bandgap PTAT (CTAT?)  % used for
	\item Digital: State Machines, fuses are not available
	\item Digital: Register Bank for VCO bands, cores
	\item DAC, not necessary, could use external
	\item PFD + CP
	\item Passive Differential Loop Filter
	\item Balun is off chip. Multiplexer is high frequency up to 80 GHz - differential amplifier structure.
	\item PLL lock circuit
\end{itemize}

\subsection{Divider}

% Divider probably ratio 12 is not needed.

\begin{itemize}
	\item division rations needed : 1/2/3/4/12
	\item using ecl logic same as PFD
\end{itemize}


\subsection{PFD} % called "blind spots"

PFD topology and blind zone \\
% Question for Anthony and Anthimos

Reset path delay is needed because of dead zone and that is why blind zone was much worse than expected. % so this is a trade-off
\\

\subsection{Loop Filter}

Two options are:

\begin{table}[!ht]
    \centering
    \begin{tabular}{|l|l|}
    \hline
		\rowcolor{LightCyan}
		option 1 & option 2 \\ \hline
        active & passive \\ \hline
        External OpAmp & Diff Charge Pump \\ \hline
        Single-ended Tuning & Differential Tuning \\ \hline
    \end{tabular}
\end{table}

Passive loop filter is chosen because of better phase noise performance.

\subsubsection*{Active Loop Filter Operational Amplifier}

\begin{table}[!ht]
    \centering
    \begin{tabular}{|l|p{100mm}|}
    \hline
		\rowcolor{LightCyan}
        OA Characteristic & Impact/Considerations \\ \hline
        Supply Voltage & The op amp needs to allow the supply range needed for rail-to-rail i/o operation. No obligation to use negative supply rail. \\ \hline
        I/O Common mode range & Output common mode range should allow the VCO to cover the entire tuning range and the input also needs to be rail to rail.* \\ \hline
        Noise Voltage ($nV/\sqrt{Hz}$) & The voltage noise causes phase noise degradation, especially near the loop bandwidth. Smaller is better. \\ \hline
        Minimum Stable Gain & Unity gain stable is preferred. \\ \hline
        Input Bias Currents & This parameter will affect phase detector spurs. Smaller is better. \\ \hline
        Gain Bandwidth Product & As a rough rule of thumb, one would want the gain bandwidth product to be at least 50 times the loop bandwidth. 
		\\ \hline
    \end{tabular}
\end{table}

\begin{itemize}
	\item [*] This is important even in fixed bias topologies as the input voltage connected to the PLL charge pump output will start at the lower rail on power-up.
\end{itemize}

Some commercial part examples to look into:
\begin{itemize}
	\item OP184
	\item AD820
	\item AD8661 
\end{itemize}

\subsection{OTA}

Example of specification:

\begin{table}[ht!]
	\begin{tabular}{|l|l|l|l|l|}
		\rowcolor{LightCyan}\hline
		Parameter                        & \multicolumn{3}{l|}{Value}                & Unit\\ \hline
			                        & Min & Nom & Max              & \\ \hline
		Supply Voltage $V_{DD}$                 & & 3.3 & & \unit{\volt} \\ \hline
		Supply Ground   $V_{SS}$                 & & 0 & & \unit{\volt} \\ \hline
		Supply Variation                 & -5 & & 5     &   \unit{\percent}        \\ \hline
		Temperature range                & -40 & & +125 & \unit{\degreeCelsius}     \\ \hline
		Common Mode Input Range          & 0.1 & & 3.2 & \unit{\volt}        \\ \hline
		Common Mode Output Range         & 1  & & 2.3    &   \unit{\volt}    \\ \hline
		Gain Bandwidth                   & 30 & &          & \unit{\MHz}\\ \hline
		Common-mode rejection ratio @BW  & 40 & &          & \unit{\decibel}\\ \hline
		Power supply rejection ratio @BW & 40  & &        & \unit{\decibel}  \\ \hline
		Variation of transconductance    & -10 & & +10        & \unit{\percent}     \\ \hline
		Slew Rate                        & 20 & & &  \unit{\volt\per\micro\siemens}   \\ \hline
		Input Voltage Offset             & -100& & 100          &  \unit{\micro\volt}  \\ \hline
		Phase Margin                     & 65 & & &\unit{\decibel}         \\ \hline
		DC Gain                          & 50 & & &\unit{\decibel}       \\ \hline
		Current Dissipation              &  & & 1& \unit{\milli\ampere}         \\ \hline
		Area                             & & & 0.05 & \unit{\milli\metre}     \\ \hline
		Capacitive load                  & & 1 &  & \unit{\pico\farad}           \\   \hline
	\end{tabular}
\end{table}

\subsection{Level Shifters}

Lever shifters are digital circtuits that change the high level of signl. In this case from 3.3 V to 1.2 V and other way around.

\begin{table}[ht!]
	\centering
	\begin{tblr}{
		row{1}     = {bg = DarkCyan, fg = white},
	  row{2}     = {bg = LightCyan},
	  cell{1}{3} = {c=3}{},
	  cell{1}{6} = {c=4}{},
	  vline{1-4,7} = {1}{},
	  vline{-} = {2-3,7}{},
	  vline{2-10} = {4-6,8-12}{},
	  hline{1-4,7-8} = {-}{},
	  hline{5-6,9-13} = {2-9}{},
	}
						  &                      & Schematic &        &        & Extracted &        &        &      \\
	Delay times           & \#                   & bcs       & nom    & wcs    & bcs       & nom    & wcs    & Unit \\
	lvlsh 3p3V to 1p2V    & tq\_1p2\_fall\_s     & 144.5p    & 211p   & 301.8p & 147.1p    & 214.7p & 307p   &  \unit{\s}    \\
						  & tq\_1p2\_rise\_s     & 322.8p    & 504.4p & 815.2p & 328.3p    & 512.8p & 828p   & s    \\
						  & tqc\_1p2\_fall\_s    & 285.2p    & 432.6p & 672.9p & 290.2p    & 439.9p & 683p   & s    \\
						  & tqc\_1p2\_rise\_s    & 94.38p    & 140.7p & 201.6p & 96.26p    & 143.5p & 205.5p & s    \\
	lvlsh 1p2V to 3p3V    & tq\_3p3\_fall\_s     & 298.3p    & 530.2p & 1.544n & 355.1p    & 642.2p & 1.867n & s    \\
						  & tq\_3p3\_rise\_s     & 176.9p    & 357.1p & 1.382n & 196.9p    & 413.8p & 1.688n & s    \\
						  & tqc\_3p3\_fall\_s    & 272.7p    & 472.4p & 1.455n & 315.7p    & 563.3p & 1.786n & s    \\
						  & tqc\_3p3\_rise\_s    & 202p      & 417.1p & 1.476n & 238.8p    & 501.6p & 1.781n & s    \\
	Current consumption   & I\_lsh12\_33\_rms\_A & 69.55u    & 89.78u & 121.7u & 75.13u    & 96.94u & 130.7u & A    \\
	for 100  \unit{\MHz} clock      & I\_lsh33\_12\_rms\_A & 22.01u    & 27.65u & 36.54u & 22.35u    & 28.09u & 37.12u & A    \\
	80 ps 90\%-10\% input &                      &           &        &        &           &        &        &      
	\end{tblr}
\end{table}

Example paper for level shifters 
\href{http://leda.elfak.ni.ac.rs/publications/pdf/Conferences/2015/Etran/Low-power%20And%20High%20Speed%20High-to-Low%20level%20Shifter.pdf}{[pdf] High2low Level Shifter}

\section{Supply Regulation}

Needed to reduce the number of supplies.

\subsection{LDO - Low Drop Out Regulators}

Is external filter (capacitor) needed?

\subsection{Bandgap}

Are bandgaps always cvt?
PTAT 


\subsection{Ready Bit}

Needs a comparator to check 1.2\unit{V} supply voltage is higer then some level 

% Also interesting idea is to use TIEHIGH, prolly stupid.

\include{subtex-files/spi}
%----------------------------------------------------------------------------------------
\section{Commercial Parts}

Commercial parts used as alternative or to augment the design.

\subsubsection*{LMX2592}
LMX2592 High Performance, Wideband PLLatinuTM RF Synthesizer With Integrated VCO

\begin{itemize}

	\item VCO Phase Noise: -134.5 dBc/Hz at 1-\unit{\MHz}
	\item Offset for 6-\unit{\GHz} Output
	\item Industry Leading Phase Noise Performance 
	\item VCO Phase Noise: -134.5 dBc/\unit{\Hz} at 1-\unit{\MHz} Offset for 6-GHz Output
	\item Normalized PLL Noise Floor: -231 dBc/Hz 
	\item Normalized PLL Flicker Noise: -126 dBc/Hz - 49-\unit{\fs} RMS Jitter (12 \unit{\kHz} to 20 \unit{\MHz}) for 6 \unit{\GHz} Output

\end{itemize}

Applications: 

\begin{itemize}
	\item Test and Measurement Equipment
	\item Defence and RADAR
	\item Microwave Backhaul
	\item High-Performance Clock Source for High-Speed
	\item Data Converters
	\item Satellite Communications
\end{itemize}

% Find the commercial part for LDO (Low-dropout regulator)

\subsubsection*{TPS7A8300}

Texas Instruments: TPS7A8300 2-\unit{\ampere},6-\unit{\micro\volt} RMS,RF,LDOVoltage Regulator

\begin{figure}[ht!]
	\includegraphics[width=0.5\linewidth]{Figures/LDO-noise-characteristic.png}
	% \caption{Difference between class C and class B}
	\label{fig:ldo-noise-documntation}
\end{figure}


\subsubsection*{HP4352S}

powerful VCO/PLL test system, the HP4352S

\subsection{I/O Baluns}

Presented commercial parts that could be used:

\begin{itemize}
	\item Minicircuits TCM1-83X
	\item Marki Microwave BALH-0012SSG
\end{itemize}




\include{subtex-files/old-project}

% Lorem ipsum dolor sit amet, consectetur adipiscing elit. Praesent porttitor arcu luctus, imperdiet urna iaculis, mattis eros. Pellentesque iaculis odio vel nisl ullamcorper, nec faucibus ipsum molestie. Sed dictum nisl non aliquet porttitor. Etiam vulputate arcu dignissim, finibus sem et, viverra nisl. Aenean luctus congue massa, ut laoreet metus ornare in. Nunc fermentum nisi imperdiet lectus tincidunt vestibulum at ac elit. Nulla mattis nisl eu malesuada suscipit.

% % Math equation/formula
% \begin{equation}
% 	I = \int_{a}^{b} f(x) \; \text{d}x.
% \end{equation}

% Aliquam arcu turpis, ultrices sed luctus ac, vehicula id metus. Morbi eu feugiat velit, et tempus augue. Proin ac mattis tortor. Donec tincidunt, ante rhoncus luctus semper, arcu lorem lobortis justo, nec convallis ante quam quis lectus. Aenean tincidunt sodales massa, et hendrerit tellus mattis ac. Sed non pretium nibh. Donec cursus maximus luctus. Vivamus lobortis eros et massa porta porttitor.

% \begin{info} % Information block
% 	This is an interesting piece of information, to which the reader should pay special attention. Fusce varius orci ac magna dapibus porttitor. In tempor leo a neque bibendum sollicitudin. Nulla pretium fermentum nisi, eget sodales magna facilisis eu. Praesent aliquet nulla ut bibendum lacinia. Donec vel mauris vulputate, commodo ligula ut, egestas orci. Suspendisse commodo odio sed hendrerit lobortis. Donec finibus eros erat, vel ornare enim mattis et.
% \end{info}

% %----------------------------------------------------------------------------------------
% %	PROBLEM 1
% %----------------------------------------------------------------------------------------

% \section{Problem title} % Numbered section

% In hac habitasse platea dictumst. Curabitur mattis elit sit amet justo luctus vestibulum. In hac habitasse platea dictumst. Pellentesque lobortis justo enim, a condimentum massa tempor eu. Ut quis nulla a quam pretium eleifend nec eu nisl. Nam cursus porttitor eros, sed luctus ligula convallis quis. Nam convallis, ligula in auctor euismod, ligula mauris fringilla tellus, et egestas mauris odio eget diam. Praesent sodales in ipsum eu dictum.

% %------------------------------------------------

% \subsection{Theoretical viewpoint}

% Maecenas consectetur metus at tellus finibus condimentum. Proin arcu lectus, ultrices non tincidunt et, tincidunt ut quam. Integer luctus posuere est, non maximus ante dignissim quis. Nunc a cursus erat. Curabitur suscipit nibh in tincidunt sagittis. Nam malesuada vestibulum quam id gravida. Proin ut dapibus velit. Vestibulum eget quam quis ipsum semper convallis. Duis consectetur nibh ac diam dignissim, id condimentum enim dictum. Nam aliquet ligula eu magna pellentesque, nec sagittis leo lobortis. Aenean tincidunt dignissim egestas. Morbi efficitur risus ante, id tincidunt odio pulvinar vitae.

% Curabitur tempus hendrerit nulla. Donec faucibus lobortis nibh pharetra sagittis. Sed magna sem, posuere eget sem vitae, finibus consequat libero. Cras aliquet sagittis erat ut semper. Aenean vel enim ipsum. Fusce ut felis at eros sagittis bibendum mollis lobortis libero. Donec laoreet nisl vel risus lacinia elementum non nec lacus. Nullam luctus, nulla volutpat ultricies ultrices, quam massa placerat augue, ut fringilla urna lectus nec nibh. Vestibulum efficitur condimentum orci a semper. Pellentesque ut metus pretium lacus maximus semper. Sed tellus augue, consectetur rhoncus eleifend vel, imperdiet nec turpis. Nulla ligula ante, malesuada quis orci a, ultricies blandit elit.

% % Numbered question, with subquestions in an enumerate environment
% \begin{question}
% 	Quisque ullamcorper placerat ipsum. Cras nibh. Morbi vel justo vitae lacus tincidunt ultrices. Lorem ipsum dolor sit amet, consectetuer adipiscing elit.

% 	% Subquestions numbered with letters
% 	\begin{enumerate}[(a)]
% 		\item Do this.
% 		\item Do that.
% 		\item Do something else.
% 	\end{enumerate}
% \end{question}
	
% %------------------------------------------------

% \subsection{Algorithmic issues}

% In malesuada ullamcorper urna, sed dapibus diam sollicitudin non. Donec elit odio, accumsan ac nisl a, tempor imperdiet eros. Donec porta tortor eu risus consequat, a pharetra tortor tristique. Morbi sit amet laoreet erat. Morbi et luctus diam, quis porta ipsum. Quisque libero dolor, suscipit id facilisis eget, sodales volutpat dolor. Nullam vulputate interdum aliquam. Mauris id convallis erat, ut vehicula neque. Sed auctor nibh et elit fringilla, nec ultricies dui sollicitudin. Vestibulum vestibulum luctus metus venenatis facilisis. Suspendisse iaculis augue at vehicula ornare. Sed vel eros ut velit fermentum porttitor sed sed massa. Fusce venenatis, metus a rutrum sagittis, enim ex maximus velit, id semper nisi velit eu purus.

% \begin{center}
% 	\begin{minipage}{0.5\linewidth} % Adjust the minipage width to accomodate for the length of algorithm lines
% 		\begin{algorithm}[H]
% 			\KwIn{$(a, b)$, two floating-point numbers}  % Algorithm inputs
% 			\KwResult{$(c, d)$, such that $a+b = c + d$} % Algorithm outputs/results
% 			\medskip
% 			\If{$\vert b\vert > \vert a\vert$}{
% 				exchange $a$ and $b$ \;
% 			}
% 			$c \leftarrow a + b$ \;
% 			$z \leftarrow c - a$ \;
% 			$d \leftarrow b - z$ \;
% 			{\bf return} $(c,d)$ \;
% 			\caption{\texttt{FastTwoSum}} % Algorithm name
% 			\label{alg:fastTwoSum}   % optional label to refer to
% 		\end{algorithm}
% 	\end{minipage}
% \end{center}

% Fusce varius orci ac magna dapibus porttitor. In tempor leo a neque bibendum sollicitudin. Nulla pretium fermentum nisi, eget sodales magna facilisis eu. Praesent aliquet nulla ut bibendum lacinia. Donec vel mauris vulputate, commodo ligula ut, egestas orci. Suspendisse commodo odio sed hendrerit lobortis. Donec finibus eros erat, vel ornare enim mattis et.

% % Numbered question, with an optional title
% \begin{question}[\itshape (with optional title)]
% 	In congue risus leo, in gravida enim viverra id. Donec eros mauris, bibendum vel dui at, tempor commodo augue. In vel lobortis lacus. Nam ornare ullamcorper mauris vel molestie. Maecenas vehicula ornare turpis, vitae fringilla orci consectetur vel. Nam pulvinar justo nec neque egestas tristique. Donec ac dolor at libero congue varius sed vitae lectus. Donec et tristique nulla, sit amet scelerisque orci. Maecenas a vestibulum lectus, vitae gravida nulla. Proin eget volutpat orci. Morbi eu aliquet turpis. Vivamus molestie urna quis tempor tristique. Proin hendrerit sem nec tempor sollicitudin.
% \end{question}

% Mauris interdum porttitor fringilla. Proin tincidunt sodales leo at ornare. Donec tempus magna non mauris gravida luctus. Cras vitae arcu vitae mauris eleifend scelerisque. Nam sem sapien, vulputate nec felis eu, blandit convallis risus. Pellentesque sollicitudin venenatis tincidunt. In et ipsum libero. Nullam tempor ligula a massa convallis pellentesque.

% %----------------------------------------------------------------------------------------
% %	PROBLEM 2
% %----------------------------------------------------------------------------------------

% \section{Implementation}

% Proin lobortis efficitur dictum. Pellentesque vitae pharetra eros, quis dignissim magna. Sed tellus leo, semper non vestibulum vel, tincidunt eu mi. Aenean pretium ut velit sed facilisis. Ut placerat urna facilisis dolor suscipit vehicula. Ut ut auctor nunc. Nulla non massa eros. Proin rhoncus arcu odio, eu lobortis metus sollicitudin eu. Duis maximus ex dui, id bibendum diam dignissim id. Aliquam quis lorem lorem. Phasellus sagittis aliquet dolor, vulputate cursus dolor convallis vel. Suspendisse eu tellus feugiat, bibendum lectus quis, fermentum nunc. Nunc euismod condimentum magna nec bibendum. Curabitur elementum nibh eu sem cursus, eu aliquam leo rutrum. Sed bibendum augue sit amet pharetra ullamcorper. Aenean congue sit amet tortor vitae feugiat.

% In congue risus leo, in gravida enim viverra id. Donec eros mauris, bibendum vel dui at, tempor commodo augue. In vel lobortis lacus. Nam ornare ullamcorper mauris vel molestie. Maecenas vehicula ornare turpis, vitae fringilla orci consectetur vel. Nam pulvinar justo nec neque egestas tristique. Donec ac dolor at libero congue varius sed vitae lectus. Donec et tristique nulla, sit amet scelerisque orci. Maecenas a vestibulum lectus, vitae gravida nulla. Proin eget volutpat orci. Morbi eu aliquet turpis. Vivamus molestie urna quis tempor tristique. Proin hendrerit sem nec tempor sollicitudin.

% % File contents
% \begin{file}[hello.py]
% \begin{lstlisting}[language=Python]
% #! /usr/bin/python

% import sys
% sys.stdout.write("Hello World!\n")
% \end{lstlisting}
% \end{file}

% Fusce eleifend porttitor arcu, id accumsan elit pharetra eget. Mauris luctus velit sit amet est sodales rhoncus. Donec cursus suscipit justo, sed tristique ipsum fermentum nec. Ut tortor ex, ullamcorper varius congue in, efficitur a tellus. Vivamus ut rutrum nisi. Phasellus sit amet enim efficitur, aliquam nulla id, lacinia mauris. Quisque viverra libero ac magna maximus efficitur. Interdum et malesuada fames ac ante ipsum primis in faucibus. Vestibulum mollis eros in tellus fermentum, vitae tristique justo finibus. Sed quis vehicula nibh. Etiam nulla justo, pellentesque id sapien at, semper aliquam arcu. Integer at commodo arcu. Quisque dapibus ut lacus eget vulputate.

% % Command-line "screenshot"
% \begin{commandline}
% 	\begin{verbatim}
% 		$ chmod +x hello.py
% 		$ ./hello.py

% 		Hello World!
% 	\end{verbatim}
% \end{commandline}

% Vestibulum sodales orci a nisi interdum tristique. In dictum vehicula dui, eget bibendum purus elementum eu. Pellentesque lobortis mattis mauris, non feugiat dolor vulputate a. Cras porttitor dapibus lacus at pulvinar. Praesent eu nunc et libero porttitor malesuada tempus quis massa. Aenean cursus ipsum a velit ultricies sagittis. Sed non leo ullamcorper, suscipit massa ut, pulvinar erat. Aliquam erat volutpat. Nulla non lacus vitae mi placerat tincidunt et ac diam. Aliquam tincidunt augue sem, ut vestibulum est volutpat eget. Suspendisse potenti. Integer condimentum, risus nec maximus elementum, lacus purus porta arcu, at ultrices diam nisl eget urna. Curabitur sollicitudin diam quis sollicitudin varius. Ut porta erat ornare laoreet euismod. In tincidunt purus dui, nec egestas dui convallis non. In vestibulum ipsum in dictum scelerisque.

% % Warning text, with a custom title
% \begin{warn}[Notice:]
%   In congue risus leo, in gravida enim viverra id. Donec eros mauris, bibendum vel dui at, tempor commodo augue. In vel lobortis lacus. Nam ornare ullamcorper mauris vel molestie. Maecenas vehicula ornare turpis, vitae fringilla orci consectetur vel. Nam pulvinar justo nec neque egestas tristique. Donec ac dolor at libero congue varius sed vitae lectus. Donec et tristique nulla, sit amet scelerisque orci. Maecenas a vestibulum lectus, vitae gravida nulla. Proin eget volutpat orci. Morbi eu aliquet turpis. Vivamus molestie urna quis tempor tristique. Proin hendrerit sem nec tempor sollicitudin.
% \end{warn}

% %----------------------------------------------------------------------------------------

\end{document}
