$date
	Mon Feb 24 13:13:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module uart_tx_tb $end
$var wire 1 ! dout $end
$var reg 1 " clk $end
$var reg 8 # din [7:0] $end
$var reg 1 $ load_done $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 8 % din [7:0] $end
$var wire 1 ! dout $end
$var wire 1 $ load_done $end
$var reg 4 & count [3:0] $end
$var reg 8 ' data [7:0] $end
$var reg 1 ( data_out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x(
bx '
bx &
b0 %
0$
b0 #
0"
x!
$end
#1000
b0 &
1!
1(
b0 '
1"
#2000
0"
#3000
1"
#4000
0"
