
Systick.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003bf8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000bc  08003d98  08003d98  00013d98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003e54  08003e54  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003e54  08003e54  00013e54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003e5c  08003e5c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003e5c  08003e5c  00013e5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003e60  08003e60  00013e60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003e64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d0  20000070  08003ed4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000140  08003ed4  00020140  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d142  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c68  00000000  00000000  0002d1e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c68  00000000  00000000  0002ee50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bb0  00000000  00000000  0002fab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000170d7  00000000  00000000  00030668  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000db79  00000000  00000000  0004773f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f2a6  00000000  00000000  000552b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e455e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003bac  00000000  00000000  000e45b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003d80 	.word	0x08003d80

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08003d80 	.word	0x08003d80

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <callbackSystick>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint32_t	bufferSwitch;	// 스위치의 상태를 1ms마다 저장
uint8_t		stateSwitch;	// 스위치의 상태를 결정
// 1ms마다 호출
void callbackSystick() {
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
	bufferSwitch = bufferSwitch << 1;
 8000588:	4b10      	ldr	r3, [pc, #64]	; (80005cc <callbackSystick+0x48>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	005b      	lsls	r3, r3, #1
 800058e:	4a0f      	ldr	r2, [pc, #60]	; (80005cc <callbackSystick+0x48>)
 8000590:	6013      	str	r3, [r2, #0]
	bufferSwitch += HAL_GPIO_ReadPin(SW_GPIO_Port, SW_Pin);
 8000592:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000596:	480e      	ldr	r0, [pc, #56]	; (80005d0 <callbackSystick+0x4c>)
 8000598:	f000 fe68 	bl	800126c <HAL_GPIO_ReadPin>
 800059c:	4603      	mov	r3, r0
 800059e:	461a      	mov	r2, r3
 80005a0:	4b0a      	ldr	r3, [pc, #40]	; (80005cc <callbackSystick+0x48>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	4413      	add	r3, r2
 80005a6:	4a09      	ldr	r2, [pc, #36]	; (80005cc <callbackSystick+0x48>)
 80005a8:	6013      	str	r3, [r2, #0]
	if(bufferSwitch == 0) stateSwitch = 0;
 80005aa:	4b08      	ldr	r3, [pc, #32]	; (80005cc <callbackSystick+0x48>)
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d102      	bne.n	80005b8 <callbackSystick+0x34>
 80005b2:	4b08      	ldr	r3, [pc, #32]	; (80005d4 <callbackSystick+0x50>)
 80005b4:	2200      	movs	r2, #0
 80005b6:	701a      	strb	r2, [r3, #0]
	if(bufferSwitch == 0xffffffff) stateSwitch = 1;
 80005b8:	4b04      	ldr	r3, [pc, #16]	; (80005cc <callbackSystick+0x48>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005c0:	d102      	bne.n	80005c8 <callbackSystick+0x44>
 80005c2:	4b04      	ldr	r3, [pc, #16]	; (80005d4 <callbackSystick+0x50>)
 80005c4:	2201      	movs	r2, #1
 80005c6:	701a      	strb	r2, [r3, #0]
}
 80005c8:	bf00      	nop
 80005ca:	bd80      	pop	{r7, pc}
 80005cc:	20000118 	.word	0x20000118
 80005d0:	40020800 	.word	0x40020800
 80005d4:	2000011c 	.word	0x2000011c

080005d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b082      	sub	sp, #8
 80005dc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005de:	f000 fb69 	bl	8000cb4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005e2:	f000 f82b 	bl	800063c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005e6:	f000 f953 	bl	8000890 <MX_GPIO_Init>
  MX_TIM1_Init();
 80005ea:	f000 f885 	bl	80006f8 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80005ee:	f000 f925 	bl	800083c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  int count = 0;
 80005f2:	2300      	movs	r3, #0
 80005f4:	607b      	str	r3, [r7, #4]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  	static int oldSwitch, curSwitch;
  	curSwitch = stateSwitch;
 80005f6:	4b0d      	ldr	r3, [pc, #52]	; (800062c <main+0x54>)
 80005f8:	781b      	ldrb	r3, [r3, #0]
 80005fa:	461a      	mov	r2, r3
 80005fc:	4b0c      	ldr	r3, [pc, #48]	; (8000630 <main+0x58>)
 80005fe:	601a      	str	r2, [r3, #0]

  	if(oldSwitch != curSwitch) {
 8000600:	4b0c      	ldr	r3, [pc, #48]	; (8000634 <main+0x5c>)
 8000602:	681a      	ldr	r2, [r3, #0]
 8000604:	4b0a      	ldr	r3, [pc, #40]	; (8000630 <main+0x58>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	429a      	cmp	r2, r3
 800060a:	d0f4      	beq.n	80005f6 <main+0x1e>
  		if(curSwitch == 0) {
 800060c:	4b08      	ldr	r3, [pc, #32]	; (8000630 <main+0x58>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	2b00      	cmp	r3, #0
 8000612:	d106      	bne.n	8000622 <main+0x4a>
  			// 스위치를 누름
    		count++;
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	3301      	adds	r3, #1
 8000618:	607b      	str	r3, [r7, #4]
    		printf("count = %d\n", count);
 800061a:	6879      	ldr	r1, [r7, #4]
 800061c:	4806      	ldr	r0, [pc, #24]	; (8000638 <main+0x60>)
 800061e:	f002 fc21 	bl	8002e64 <iprintf>
  		}
  		else {
  			// 스위치를 놓음
  		}
  		oldSwitch = curSwitch;
 8000622:	4b03      	ldr	r3, [pc, #12]	; (8000630 <main+0x58>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	4a03      	ldr	r2, [pc, #12]	; (8000634 <main+0x5c>)
 8000628:	6013      	str	r3, [r2, #0]
  {
 800062a:	e7e4      	b.n	80005f6 <main+0x1e>
 800062c:	2000011c 	.word	0x2000011c
 8000630:	20000120 	.word	0x20000120
 8000634:	20000124 	.word	0x20000124
 8000638:	08003d98 	.word	0x08003d98

0800063c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b094      	sub	sp, #80	; 0x50
 8000640:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000642:	f107 0320 	add.w	r3, r7, #32
 8000646:	2230      	movs	r2, #48	; 0x30
 8000648:	2100      	movs	r1, #0
 800064a:	4618      	mov	r0, r3
 800064c:	f002 fc02 	bl	8002e54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000650:	f107 030c 	add.w	r3, r7, #12
 8000654:	2200      	movs	r2, #0
 8000656:	601a      	str	r2, [r3, #0]
 8000658:	605a      	str	r2, [r3, #4]
 800065a:	609a      	str	r2, [r3, #8]
 800065c:	60da      	str	r2, [r3, #12]
 800065e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000660:	2300      	movs	r3, #0
 8000662:	60bb      	str	r3, [r7, #8]
 8000664:	4b22      	ldr	r3, [pc, #136]	; (80006f0 <SystemClock_Config+0xb4>)
 8000666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000668:	4a21      	ldr	r2, [pc, #132]	; (80006f0 <SystemClock_Config+0xb4>)
 800066a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800066e:	6413      	str	r3, [r2, #64]	; 0x40
 8000670:	4b1f      	ldr	r3, [pc, #124]	; (80006f0 <SystemClock_Config+0xb4>)
 8000672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000674:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000678:	60bb      	str	r3, [r7, #8]
 800067a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800067c:	2300      	movs	r3, #0
 800067e:	607b      	str	r3, [r7, #4]
 8000680:	4b1c      	ldr	r3, [pc, #112]	; (80006f4 <SystemClock_Config+0xb8>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	4a1b      	ldr	r2, [pc, #108]	; (80006f4 <SystemClock_Config+0xb8>)
 8000686:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800068a:	6013      	str	r3, [r2, #0]
 800068c:	4b19      	ldr	r3, [pc, #100]	; (80006f4 <SystemClock_Config+0xb8>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000694:	607b      	str	r3, [r7, #4]
 8000696:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000698:	2302      	movs	r3, #2
 800069a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800069c:	2301      	movs	r3, #1
 800069e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006a0:	2310      	movs	r3, #16
 80006a2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006a4:	2300      	movs	r3, #0
 80006a6:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006a8:	f107 0320 	add.w	r3, r7, #32
 80006ac:	4618      	mov	r0, r3
 80006ae:	f000 fdf5 	bl	800129c <HAL_RCC_OscConfig>
 80006b2:	4603      	mov	r3, r0
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d001      	beq.n	80006bc <SystemClock_Config+0x80>
  {
    Error_Handler();
 80006b8:	f000 f926 	bl	8000908 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006bc:	230f      	movs	r3, #15
 80006be:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006c0:	2300      	movs	r3, #0
 80006c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006c4:	2300      	movs	r3, #0
 80006c6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006c8:	2300      	movs	r3, #0
 80006ca:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006cc:	2300      	movs	r3, #0
 80006ce:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006d0:	f107 030c 	add.w	r3, r7, #12
 80006d4:	2100      	movs	r1, #0
 80006d6:	4618      	mov	r0, r3
 80006d8:	f001 f858 	bl	800178c <HAL_RCC_ClockConfig>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d001      	beq.n	80006e6 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80006e2:	f000 f911 	bl	8000908 <Error_Handler>
  }
}
 80006e6:	bf00      	nop
 80006e8:	3750      	adds	r7, #80	; 0x50
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	bf00      	nop
 80006f0:	40023800 	.word	0x40023800
 80006f4:	40007000 	.word	0x40007000

080006f8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b096      	sub	sp, #88	; 0x58
 80006fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80006fe:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000702:	2200      	movs	r2, #0
 8000704:	601a      	str	r2, [r3, #0]
 8000706:	605a      	str	r2, [r3, #4]
 8000708:	609a      	str	r2, [r3, #8]
 800070a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800070c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000710:	2200      	movs	r2, #0
 8000712:	601a      	str	r2, [r3, #0]
 8000714:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000716:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800071a:	2200      	movs	r2, #0
 800071c:	601a      	str	r2, [r3, #0]
 800071e:	605a      	str	r2, [r3, #4]
 8000720:	609a      	str	r2, [r3, #8]
 8000722:	60da      	str	r2, [r3, #12]
 8000724:	611a      	str	r2, [r3, #16]
 8000726:	615a      	str	r2, [r3, #20]
 8000728:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800072a:	1d3b      	adds	r3, r7, #4
 800072c:	2220      	movs	r2, #32
 800072e:	2100      	movs	r1, #0
 8000730:	4618      	mov	r0, r3
 8000732:	f002 fb8f 	bl	8002e54 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000736:	4b3f      	ldr	r3, [pc, #252]	; (8000834 <MX_TIM1_Init+0x13c>)
 8000738:	4a3f      	ldr	r2, [pc, #252]	; (8000838 <MX_TIM1_Init+0x140>)
 800073a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 15;
 800073c:	4b3d      	ldr	r3, [pc, #244]	; (8000834 <MX_TIM1_Init+0x13c>)
 800073e:	220f      	movs	r2, #15
 8000740:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000742:	4b3c      	ldr	r3, [pc, #240]	; (8000834 <MX_TIM1_Init+0x13c>)
 8000744:	2200      	movs	r2, #0
 8000746:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8000748:	4b3a      	ldr	r3, [pc, #232]	; (8000834 <MX_TIM1_Init+0x13c>)
 800074a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800074e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000750:	4b38      	ldr	r3, [pc, #224]	; (8000834 <MX_TIM1_Init+0x13c>)
 8000752:	2200      	movs	r2, #0
 8000754:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000756:	4b37      	ldr	r3, [pc, #220]	; (8000834 <MX_TIM1_Init+0x13c>)
 8000758:	2200      	movs	r2, #0
 800075a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800075c:	4b35      	ldr	r3, [pc, #212]	; (8000834 <MX_TIM1_Init+0x13c>)
 800075e:	2200      	movs	r2, #0
 8000760:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000762:	4834      	ldr	r0, [pc, #208]	; (8000834 <MX_TIM1_Init+0x13c>)
 8000764:	f001 f9f2 	bl	8001b4c <HAL_TIM_Base_Init>
 8000768:	4603      	mov	r3, r0
 800076a:	2b00      	cmp	r3, #0
 800076c:	d001      	beq.n	8000772 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800076e:	f000 f8cb 	bl	8000908 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000772:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000776:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000778:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800077c:	4619      	mov	r1, r3
 800077e:	482d      	ldr	r0, [pc, #180]	; (8000834 <MX_TIM1_Init+0x13c>)
 8000780:	f001 fb4e 	bl	8001e20 <HAL_TIM_ConfigClockSource>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	d001      	beq.n	800078e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800078a:	f000 f8bd 	bl	8000908 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800078e:	4829      	ldr	r0, [pc, #164]	; (8000834 <MX_TIM1_Init+0x13c>)
 8000790:	f001 fa2b 	bl	8001bea <HAL_TIM_PWM_Init>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800079a:	f000 f8b5 	bl	8000908 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800079e:	2300      	movs	r3, #0
 80007a0:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007a2:	2300      	movs	r3, #0
 80007a4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80007a6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80007aa:	4619      	mov	r1, r3
 80007ac:	4821      	ldr	r0, [pc, #132]	; (8000834 <MX_TIM1_Init+0x13c>)
 80007ae:	f001 fea5 	bl	80024fc <HAL_TIMEx_MasterConfigSynchronization>
 80007b2:	4603      	mov	r3, r0
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d001      	beq.n	80007bc <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80007b8:	f000 f8a6 	bl	8000908 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007bc:	2360      	movs	r3, #96	; 0x60
 80007be:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 499;
 80007c0:	f240 13f3 	movw	r3, #499	; 0x1f3
 80007c4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007c6:	2300      	movs	r3, #0
 80007c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80007ca:	2300      	movs	r3, #0
 80007cc:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007ce:	2300      	movs	r3, #0
 80007d0:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80007d2:	2300      	movs	r3, #0
 80007d4:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80007d6:	2300      	movs	r3, #0
 80007d8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007de:	2200      	movs	r2, #0
 80007e0:	4619      	mov	r1, r3
 80007e2:	4814      	ldr	r0, [pc, #80]	; (8000834 <MX_TIM1_Init+0x13c>)
 80007e4:	f001 fa5a 	bl	8001c9c <HAL_TIM_PWM_ConfigChannel>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d001      	beq.n	80007f2 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 80007ee:	f000 f88b 	bl	8000908 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80007f2:	2300      	movs	r3, #0
 80007f4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80007f6:	2300      	movs	r3, #0
 80007f8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80007fa:	2300      	movs	r3, #0
 80007fc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80007fe:	2300      	movs	r3, #0
 8000800:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000802:	2300      	movs	r3, #0
 8000804:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000806:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800080a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800080c:	2300      	movs	r3, #0
 800080e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000810:	1d3b      	adds	r3, r7, #4
 8000812:	4619      	mov	r1, r3
 8000814:	4807      	ldr	r0, [pc, #28]	; (8000834 <MX_TIM1_Init+0x13c>)
 8000816:	f001 fedf 	bl	80025d8 <HAL_TIMEx_ConfigBreakDeadTime>
 800081a:	4603      	mov	r3, r0
 800081c:	2b00      	cmp	r3, #0
 800081e:	d001      	beq.n	8000824 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8000820:	f000 f872 	bl	8000908 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000824:	4803      	ldr	r0, [pc, #12]	; (8000834 <MX_TIM1_Init+0x13c>)
 8000826:	f000 f8bf 	bl	80009a8 <HAL_TIM_MspPostInit>

}
 800082a:	bf00      	nop
 800082c:	3758      	adds	r7, #88	; 0x58
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
 8000832:	bf00      	nop
 8000834:	2000008c 	.word	0x2000008c
 8000838:	40010000 	.word	0x40010000

0800083c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000840:	4b11      	ldr	r3, [pc, #68]	; (8000888 <MX_USART1_UART_Init+0x4c>)
 8000842:	4a12      	ldr	r2, [pc, #72]	; (800088c <MX_USART1_UART_Init+0x50>)
 8000844:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000846:	4b10      	ldr	r3, [pc, #64]	; (8000888 <MX_USART1_UART_Init+0x4c>)
 8000848:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800084c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800084e:	4b0e      	ldr	r3, [pc, #56]	; (8000888 <MX_USART1_UART_Init+0x4c>)
 8000850:	2200      	movs	r2, #0
 8000852:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000854:	4b0c      	ldr	r3, [pc, #48]	; (8000888 <MX_USART1_UART_Init+0x4c>)
 8000856:	2200      	movs	r2, #0
 8000858:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800085a:	4b0b      	ldr	r3, [pc, #44]	; (8000888 <MX_USART1_UART_Init+0x4c>)
 800085c:	2200      	movs	r2, #0
 800085e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000860:	4b09      	ldr	r3, [pc, #36]	; (8000888 <MX_USART1_UART_Init+0x4c>)
 8000862:	220c      	movs	r2, #12
 8000864:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000866:	4b08      	ldr	r3, [pc, #32]	; (8000888 <MX_USART1_UART_Init+0x4c>)
 8000868:	2200      	movs	r2, #0
 800086a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800086c:	4b06      	ldr	r3, [pc, #24]	; (8000888 <MX_USART1_UART_Init+0x4c>)
 800086e:	2200      	movs	r2, #0
 8000870:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000872:	4805      	ldr	r0, [pc, #20]	; (8000888 <MX_USART1_UART_Init+0x4c>)
 8000874:	f001 ff02 	bl	800267c <HAL_UART_Init>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800087e:	f000 f843 	bl	8000908 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000882:	bf00      	nop
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	200000d4 	.word	0x200000d4
 800088c:	40011000 	.word	0x40011000

08000890 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b088      	sub	sp, #32
 8000894:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000896:	f107 030c 	add.w	r3, r7, #12
 800089a:	2200      	movs	r2, #0
 800089c:	601a      	str	r2, [r3, #0]
 800089e:	605a      	str	r2, [r3, #4]
 80008a0:	609a      	str	r2, [r3, #8]
 80008a2:	60da      	str	r2, [r3, #12]
 80008a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008a6:	2300      	movs	r3, #0
 80008a8:	60bb      	str	r3, [r7, #8]
 80008aa:	4b15      	ldr	r3, [pc, #84]	; (8000900 <MX_GPIO_Init+0x70>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ae:	4a14      	ldr	r2, [pc, #80]	; (8000900 <MX_GPIO_Init+0x70>)
 80008b0:	f043 0304 	orr.w	r3, r3, #4
 80008b4:	6313      	str	r3, [r2, #48]	; 0x30
 80008b6:	4b12      	ldr	r3, [pc, #72]	; (8000900 <MX_GPIO_Init+0x70>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ba:	f003 0304 	and.w	r3, r3, #4
 80008be:	60bb      	str	r3, [r7, #8]
 80008c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008c2:	2300      	movs	r3, #0
 80008c4:	607b      	str	r3, [r7, #4]
 80008c6:	4b0e      	ldr	r3, [pc, #56]	; (8000900 <MX_GPIO_Init+0x70>)
 80008c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ca:	4a0d      	ldr	r2, [pc, #52]	; (8000900 <MX_GPIO_Init+0x70>)
 80008cc:	f043 0301 	orr.w	r3, r3, #1
 80008d0:	6313      	str	r3, [r2, #48]	; 0x30
 80008d2:	4b0b      	ldr	r3, [pc, #44]	; (8000900 <MX_GPIO_Init+0x70>)
 80008d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d6:	f003 0301 	and.w	r3, r3, #1
 80008da:	607b      	str	r3, [r7, #4]
 80008dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : SW_Pin */
  GPIO_InitStruct.Pin = SW_Pin;
 80008de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008e4:	2300      	movs	r3, #0
 80008e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008e8:	2301      	movs	r3, #1
 80008ea:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SW_GPIO_Port, &GPIO_InitStruct);
 80008ec:	f107 030c 	add.w	r3, r7, #12
 80008f0:	4619      	mov	r1, r3
 80008f2:	4804      	ldr	r0, [pc, #16]	; (8000904 <MX_GPIO_Init+0x74>)
 80008f4:	f000 fb36 	bl	8000f64 <HAL_GPIO_Init>

}
 80008f8:	bf00      	nop
 80008fa:	3720      	adds	r7, #32
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	40023800 	.word	0x40023800
 8000904:	40020800 	.word	0x40020800

08000908 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800090c:	b672      	cpsid	i
}
 800090e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000910:	e7fe      	b.n	8000910 <Error_Handler+0x8>
	...

08000914 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000914:	b480      	push	{r7}
 8000916:	b083      	sub	sp, #12
 8000918:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800091a:	2300      	movs	r3, #0
 800091c:	607b      	str	r3, [r7, #4]
 800091e:	4b10      	ldr	r3, [pc, #64]	; (8000960 <HAL_MspInit+0x4c>)
 8000920:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000922:	4a0f      	ldr	r2, [pc, #60]	; (8000960 <HAL_MspInit+0x4c>)
 8000924:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000928:	6453      	str	r3, [r2, #68]	; 0x44
 800092a:	4b0d      	ldr	r3, [pc, #52]	; (8000960 <HAL_MspInit+0x4c>)
 800092c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800092e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000932:	607b      	str	r3, [r7, #4]
 8000934:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000936:	2300      	movs	r3, #0
 8000938:	603b      	str	r3, [r7, #0]
 800093a:	4b09      	ldr	r3, [pc, #36]	; (8000960 <HAL_MspInit+0x4c>)
 800093c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800093e:	4a08      	ldr	r2, [pc, #32]	; (8000960 <HAL_MspInit+0x4c>)
 8000940:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000944:	6413      	str	r3, [r2, #64]	; 0x40
 8000946:	4b06      	ldr	r3, [pc, #24]	; (8000960 <HAL_MspInit+0x4c>)
 8000948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800094a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800094e:	603b      	str	r3, [r7, #0]
 8000950:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000952:	bf00      	nop
 8000954:	370c      	adds	r7, #12
 8000956:	46bd      	mov	sp, r7
 8000958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095c:	4770      	bx	lr
 800095e:	bf00      	nop
 8000960:	40023800 	.word	0x40023800

08000964 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000964:	b480      	push	{r7}
 8000966:	b085      	sub	sp, #20
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	4a0b      	ldr	r2, [pc, #44]	; (80009a0 <HAL_TIM_Base_MspInit+0x3c>)
 8000972:	4293      	cmp	r3, r2
 8000974:	d10d      	bne.n	8000992 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000976:	2300      	movs	r3, #0
 8000978:	60fb      	str	r3, [r7, #12]
 800097a:	4b0a      	ldr	r3, [pc, #40]	; (80009a4 <HAL_TIM_Base_MspInit+0x40>)
 800097c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800097e:	4a09      	ldr	r2, [pc, #36]	; (80009a4 <HAL_TIM_Base_MspInit+0x40>)
 8000980:	f043 0301 	orr.w	r3, r3, #1
 8000984:	6453      	str	r3, [r2, #68]	; 0x44
 8000986:	4b07      	ldr	r3, [pc, #28]	; (80009a4 <HAL_TIM_Base_MspInit+0x40>)
 8000988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800098a:	f003 0301 	and.w	r3, r3, #1
 800098e:	60fb      	str	r3, [r7, #12]
 8000990:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000992:	bf00      	nop
 8000994:	3714      	adds	r7, #20
 8000996:	46bd      	mov	sp, r7
 8000998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099c:	4770      	bx	lr
 800099e:	bf00      	nop
 80009a0:	40010000 	.word	0x40010000
 80009a4:	40023800 	.word	0x40023800

080009a8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b088      	sub	sp, #32
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009b0:	f107 030c 	add.w	r3, r7, #12
 80009b4:	2200      	movs	r2, #0
 80009b6:	601a      	str	r2, [r3, #0]
 80009b8:	605a      	str	r2, [r3, #4]
 80009ba:	609a      	str	r2, [r3, #8]
 80009bc:	60da      	str	r2, [r3, #12]
 80009be:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	4a12      	ldr	r2, [pc, #72]	; (8000a10 <HAL_TIM_MspPostInit+0x68>)
 80009c6:	4293      	cmp	r3, r2
 80009c8:	d11e      	bne.n	8000a08 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ca:	2300      	movs	r3, #0
 80009cc:	60bb      	str	r3, [r7, #8]
 80009ce:	4b11      	ldr	r3, [pc, #68]	; (8000a14 <HAL_TIM_MspPostInit+0x6c>)
 80009d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009d2:	4a10      	ldr	r2, [pc, #64]	; (8000a14 <HAL_TIM_MspPostInit+0x6c>)
 80009d4:	f043 0301 	orr.w	r3, r3, #1
 80009d8:	6313      	str	r3, [r2, #48]	; 0x30
 80009da:	4b0e      	ldr	r3, [pc, #56]	; (8000a14 <HAL_TIM_MspPostInit+0x6c>)
 80009dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009de:	f003 0301 	and.w	r3, r3, #1
 80009e2:	60bb      	str	r3, [r7, #8]
 80009e4:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80009e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80009ea:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ec:	2302      	movs	r3, #2
 80009ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f0:	2300      	movs	r3, #0
 80009f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f4:	2300      	movs	r3, #0
 80009f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80009f8:	2301      	movs	r3, #1
 80009fa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009fc:	f107 030c 	add.w	r3, r7, #12
 8000a00:	4619      	mov	r1, r3
 8000a02:	4805      	ldr	r0, [pc, #20]	; (8000a18 <HAL_TIM_MspPostInit+0x70>)
 8000a04:	f000 faae 	bl	8000f64 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000a08:	bf00      	nop
 8000a0a:	3720      	adds	r7, #32
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	40010000 	.word	0x40010000
 8000a14:	40023800 	.word	0x40023800
 8000a18:	40020000 	.word	0x40020000

08000a1c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b08a      	sub	sp, #40	; 0x28
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a24:	f107 0314 	add.w	r3, r7, #20
 8000a28:	2200      	movs	r2, #0
 8000a2a:	601a      	str	r2, [r3, #0]
 8000a2c:	605a      	str	r2, [r3, #4]
 8000a2e:	609a      	str	r2, [r3, #8]
 8000a30:	60da      	str	r2, [r3, #12]
 8000a32:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	4a19      	ldr	r2, [pc, #100]	; (8000aa0 <HAL_UART_MspInit+0x84>)
 8000a3a:	4293      	cmp	r3, r2
 8000a3c:	d12c      	bne.n	8000a98 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a3e:	2300      	movs	r3, #0
 8000a40:	613b      	str	r3, [r7, #16]
 8000a42:	4b18      	ldr	r3, [pc, #96]	; (8000aa4 <HAL_UART_MspInit+0x88>)
 8000a44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a46:	4a17      	ldr	r2, [pc, #92]	; (8000aa4 <HAL_UART_MspInit+0x88>)
 8000a48:	f043 0310 	orr.w	r3, r3, #16
 8000a4c:	6453      	str	r3, [r2, #68]	; 0x44
 8000a4e:	4b15      	ldr	r3, [pc, #84]	; (8000aa4 <HAL_UART_MspInit+0x88>)
 8000a50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a52:	f003 0310 	and.w	r3, r3, #16
 8000a56:	613b      	str	r3, [r7, #16]
 8000a58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	60fb      	str	r3, [r7, #12]
 8000a5e:	4b11      	ldr	r3, [pc, #68]	; (8000aa4 <HAL_UART_MspInit+0x88>)
 8000a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a62:	4a10      	ldr	r2, [pc, #64]	; (8000aa4 <HAL_UART_MspInit+0x88>)
 8000a64:	f043 0301 	orr.w	r3, r3, #1
 8000a68:	6313      	str	r3, [r2, #48]	; 0x30
 8000a6a:	4b0e      	ldr	r3, [pc, #56]	; (8000aa4 <HAL_UART_MspInit+0x88>)
 8000a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a6e:	f003 0301 	and.w	r3, r3, #1
 8000a72:	60fb      	str	r3, [r7, #12]
 8000a74:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000a76:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000a7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a7c:	2302      	movs	r3, #2
 8000a7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a80:	2300      	movs	r3, #0
 8000a82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a84:	2303      	movs	r3, #3
 8000a86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000a88:	2307      	movs	r3, #7
 8000a8a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a8c:	f107 0314 	add.w	r3, r7, #20
 8000a90:	4619      	mov	r1, r3
 8000a92:	4805      	ldr	r0, [pc, #20]	; (8000aa8 <HAL_UART_MspInit+0x8c>)
 8000a94:	f000 fa66 	bl	8000f64 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000a98:	bf00      	nop
 8000a9a:	3728      	adds	r7, #40	; 0x28
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	40011000 	.word	0x40011000
 8000aa4:	40023800 	.word	0x40023800
 8000aa8:	40020000 	.word	0x40020000

08000aac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ab0:	e7fe      	b.n	8000ab0 <NMI_Handler+0x4>

08000ab2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ab2:	b480      	push	{r7}
 8000ab4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ab6:	e7fe      	b.n	8000ab6 <HardFault_Handler+0x4>

08000ab8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000abc:	e7fe      	b.n	8000abc <MemManage_Handler+0x4>

08000abe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000abe:	b480      	push	{r7}
 8000ac0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ac2:	e7fe      	b.n	8000ac2 <BusFault_Handler+0x4>

08000ac4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ac8:	e7fe      	b.n	8000ac8 <UsageFault_Handler+0x4>

08000aca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000aca:	b480      	push	{r7}
 8000acc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ace:	bf00      	nop
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad6:	4770      	bx	lr

08000ad8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000adc:	bf00      	nop
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae4:	4770      	bx	lr

08000ae6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ae6:	b480      	push	{r7}
 8000ae8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000aea:	bf00      	nop
 8000aec:	46bd      	mov	sp, r7
 8000aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af2:	4770      	bx	lr

08000af4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	callbackSystick();
 8000af8:	f7ff fd44 	bl	8000584 <callbackSystick>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000afc:	f000 f92c 	bl	8000d58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b00:	bf00      	nop
 8000b02:	bd80      	pop	{r7, pc}

08000b04 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b086      	sub	sp, #24
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	60f8      	str	r0, [r7, #12]
 8000b0c:	60b9      	str	r1, [r7, #8]
 8000b0e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b10:	2300      	movs	r3, #0
 8000b12:	617b      	str	r3, [r7, #20]
 8000b14:	e00a      	b.n	8000b2c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b16:	f3af 8000 	nop.w
 8000b1a:	4601      	mov	r1, r0
 8000b1c:	68bb      	ldr	r3, [r7, #8]
 8000b1e:	1c5a      	adds	r2, r3, #1
 8000b20:	60ba      	str	r2, [r7, #8]
 8000b22:	b2ca      	uxtb	r2, r1
 8000b24:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b26:	697b      	ldr	r3, [r7, #20]
 8000b28:	3301      	adds	r3, #1
 8000b2a:	617b      	str	r3, [r7, #20]
 8000b2c:	697a      	ldr	r2, [r7, #20]
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	429a      	cmp	r2, r3
 8000b32:	dbf0      	blt.n	8000b16 <_read+0x12>
  }

  return len;
 8000b34:	687b      	ldr	r3, [r7, #4]
}
 8000b36:	4618      	mov	r0, r3
 8000b38:	3718      	adds	r7, #24
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}

08000b3e <_close>:
  }
  return len;
}

int _close(int file)
{
 8000b3e:	b480      	push	{r7}
 8000b40:	b083      	sub	sp, #12
 8000b42:	af00      	add	r7, sp, #0
 8000b44:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b46:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	370c      	adds	r7, #12
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b54:	4770      	bx	lr

08000b56 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b56:	b480      	push	{r7}
 8000b58:	b083      	sub	sp, #12
 8000b5a:	af00      	add	r7, sp, #0
 8000b5c:	6078      	str	r0, [r7, #4]
 8000b5e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b60:	683b      	ldr	r3, [r7, #0]
 8000b62:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b66:	605a      	str	r2, [r3, #4]
  return 0;
 8000b68:	2300      	movs	r3, #0
}
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	370c      	adds	r7, #12
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b74:	4770      	bx	lr

08000b76 <_isatty>:

int _isatty(int file)
{
 8000b76:	b480      	push	{r7}
 8000b78:	b083      	sub	sp, #12
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b7e:	2301      	movs	r3, #1
}
 8000b80:	4618      	mov	r0, r3
 8000b82:	370c      	adds	r7, #12
 8000b84:	46bd      	mov	sp, r7
 8000b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8a:	4770      	bx	lr

08000b8c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b085      	sub	sp, #20
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	60f8      	str	r0, [r7, #12]
 8000b94:	60b9      	str	r1, [r7, #8]
 8000b96:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b98:	2300      	movs	r3, #0
}
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	3714      	adds	r7, #20
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr
	...

08000ba8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b086      	sub	sp, #24
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bb0:	4a14      	ldr	r2, [pc, #80]	; (8000c04 <_sbrk+0x5c>)
 8000bb2:	4b15      	ldr	r3, [pc, #84]	; (8000c08 <_sbrk+0x60>)
 8000bb4:	1ad3      	subs	r3, r2, r3
 8000bb6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bb8:	697b      	ldr	r3, [r7, #20]
 8000bba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bbc:	4b13      	ldr	r3, [pc, #76]	; (8000c0c <_sbrk+0x64>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d102      	bne.n	8000bca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bc4:	4b11      	ldr	r3, [pc, #68]	; (8000c0c <_sbrk+0x64>)
 8000bc6:	4a12      	ldr	r2, [pc, #72]	; (8000c10 <_sbrk+0x68>)
 8000bc8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bca:	4b10      	ldr	r3, [pc, #64]	; (8000c0c <_sbrk+0x64>)
 8000bcc:	681a      	ldr	r2, [r3, #0]
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	4413      	add	r3, r2
 8000bd2:	693a      	ldr	r2, [r7, #16]
 8000bd4:	429a      	cmp	r2, r3
 8000bd6:	d207      	bcs.n	8000be8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bd8:	f002 f912 	bl	8002e00 <__errno>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	220c      	movs	r2, #12
 8000be0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000be2:	f04f 33ff 	mov.w	r3, #4294967295
 8000be6:	e009      	b.n	8000bfc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000be8:	4b08      	ldr	r3, [pc, #32]	; (8000c0c <_sbrk+0x64>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bee:	4b07      	ldr	r3, [pc, #28]	; (8000c0c <_sbrk+0x64>)
 8000bf0:	681a      	ldr	r2, [r3, #0]
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	4413      	add	r3, r2
 8000bf6:	4a05      	ldr	r2, [pc, #20]	; (8000c0c <_sbrk+0x64>)
 8000bf8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bfa:	68fb      	ldr	r3, [r7, #12]
}
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	3718      	adds	r7, #24
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}
 8000c04:	20020000 	.word	0x20020000
 8000c08:	00000400 	.word	0x00000400
 8000c0c:	20000128 	.word	0x20000128
 8000c10:	20000140 	.word	0x20000140

08000c14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c18:	4b06      	ldr	r3, [pc, #24]	; (8000c34 <SystemInit+0x20>)
 8000c1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c1e:	4a05      	ldr	r2, [pc, #20]	; (8000c34 <SystemInit+0x20>)
 8000c20:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c24:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c28:	bf00      	nop
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr
 8000c32:	bf00      	nop
 8000c34:	e000ed00 	.word	0xe000ed00

08000c38 <_write>:
	result = rxBuffer[rxBufferGp++];
	rxBufferGp %= rxBufferMax;
	return result;
}

int _write(int file, char *p, int len) {
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b084      	sub	sp, #16
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	60f8      	str	r0, [r7, #12]
 8000c40:	60b9      	str	r1, [r7, #8]
 8000c42:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1, p, len, 1);
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	b29a      	uxth	r2, r3
 8000c48:	2301      	movs	r3, #1
 8000c4a:	68b9      	ldr	r1, [r7, #8]
 8000c4c:	4803      	ldr	r0, [pc, #12]	; (8000c5c <_write+0x24>)
 8000c4e:	f001 fd62 	bl	8002716 <HAL_UART_Transmit>
	return len;
 8000c52:	687b      	ldr	r3, [r7, #4]
}
 8000c54:	4618      	mov	r0, r3
 8000c56:	3710      	adds	r7, #16
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	200000d4 	.word	0x200000d4

08000c60 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c60:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c98 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c64:	480d      	ldr	r0, [pc, #52]	; (8000c9c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c66:	490e      	ldr	r1, [pc, #56]	; (8000ca0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c68:	4a0e      	ldr	r2, [pc, #56]	; (8000ca4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c6c:	e002      	b.n	8000c74 <LoopCopyDataInit>

08000c6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c72:	3304      	adds	r3, #4

08000c74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c78:	d3f9      	bcc.n	8000c6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c7a:	4a0b      	ldr	r2, [pc, #44]	; (8000ca8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c7c:	4c0b      	ldr	r4, [pc, #44]	; (8000cac <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c80:	e001      	b.n	8000c86 <LoopFillZerobss>

08000c82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c84:	3204      	adds	r2, #4

08000c86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c88:	d3fb      	bcc.n	8000c82 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000c8a:	f7ff ffc3 	bl	8000c14 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c8e:	f002 f8bd 	bl	8002e0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c92:	f7ff fca1 	bl	80005d8 <main>
  bx  lr    
 8000c96:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c98:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ca0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000ca4:	08003e64 	.word	0x08003e64
  ldr r2, =_sbss
 8000ca8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000cac:	20000140 	.word	0x20000140

08000cb0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000cb0:	e7fe      	b.n	8000cb0 <ADC_IRQHandler>
	...

08000cb4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000cb8:	4b0e      	ldr	r3, [pc, #56]	; (8000cf4 <HAL_Init+0x40>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4a0d      	ldr	r2, [pc, #52]	; (8000cf4 <HAL_Init+0x40>)
 8000cbe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000cc2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000cc4:	4b0b      	ldr	r3, [pc, #44]	; (8000cf4 <HAL_Init+0x40>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4a0a      	ldr	r2, [pc, #40]	; (8000cf4 <HAL_Init+0x40>)
 8000cca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cd0:	4b08      	ldr	r3, [pc, #32]	; (8000cf4 <HAL_Init+0x40>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	4a07      	ldr	r2, [pc, #28]	; (8000cf4 <HAL_Init+0x40>)
 8000cd6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cda:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cdc:	2003      	movs	r0, #3
 8000cde:	f000 f90d 	bl	8000efc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ce2:	200f      	movs	r0, #15
 8000ce4:	f000 f808 	bl	8000cf8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ce8:	f7ff fe14 	bl	8000914 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cec:	2300      	movs	r3, #0
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	40023c00 	.word	0x40023c00

08000cf8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d00:	4b12      	ldr	r3, [pc, #72]	; (8000d4c <HAL_InitTick+0x54>)
 8000d02:	681a      	ldr	r2, [r3, #0]
 8000d04:	4b12      	ldr	r3, [pc, #72]	; (8000d50 <HAL_InitTick+0x58>)
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	4619      	mov	r1, r3
 8000d0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d12:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d16:	4618      	mov	r0, r3
 8000d18:	f000 f917 	bl	8000f4a <HAL_SYSTICK_Config>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d001      	beq.n	8000d26 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d22:	2301      	movs	r3, #1
 8000d24:	e00e      	b.n	8000d44 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	2b0f      	cmp	r3, #15
 8000d2a:	d80a      	bhi.n	8000d42 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	6879      	ldr	r1, [r7, #4]
 8000d30:	f04f 30ff 	mov.w	r0, #4294967295
 8000d34:	f000 f8ed 	bl	8000f12 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d38:	4a06      	ldr	r2, [pc, #24]	; (8000d54 <HAL_InitTick+0x5c>)
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	e000      	b.n	8000d44 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d42:	2301      	movs	r3, #1
}
 8000d44:	4618      	mov	r0, r3
 8000d46:	3708      	adds	r7, #8
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	20000000 	.word	0x20000000
 8000d50:	20000008 	.word	0x20000008
 8000d54:	20000004 	.word	0x20000004

08000d58 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d5c:	4b06      	ldr	r3, [pc, #24]	; (8000d78 <HAL_IncTick+0x20>)
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	461a      	mov	r2, r3
 8000d62:	4b06      	ldr	r3, [pc, #24]	; (8000d7c <HAL_IncTick+0x24>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	4413      	add	r3, r2
 8000d68:	4a04      	ldr	r2, [pc, #16]	; (8000d7c <HAL_IncTick+0x24>)
 8000d6a:	6013      	str	r3, [r2, #0]
}
 8000d6c:	bf00      	nop
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop
 8000d78:	20000008 	.word	0x20000008
 8000d7c:	2000012c 	.word	0x2000012c

08000d80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  return uwTick;
 8000d84:	4b03      	ldr	r3, [pc, #12]	; (8000d94 <HAL_GetTick+0x14>)
 8000d86:	681b      	ldr	r3, [r3, #0]
}
 8000d88:	4618      	mov	r0, r3
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d90:	4770      	bx	lr
 8000d92:	bf00      	nop
 8000d94:	2000012c 	.word	0x2000012c

08000d98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b085      	sub	sp, #20
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	f003 0307 	and.w	r3, r3, #7
 8000da6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000da8:	4b0c      	ldr	r3, [pc, #48]	; (8000ddc <__NVIC_SetPriorityGrouping+0x44>)
 8000daa:	68db      	ldr	r3, [r3, #12]
 8000dac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dae:	68ba      	ldr	r2, [r7, #8]
 8000db0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000db4:	4013      	ands	r3, r2
 8000db6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dbc:	68bb      	ldr	r3, [r7, #8]
 8000dbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000dc0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000dc4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000dc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dca:	4a04      	ldr	r2, [pc, #16]	; (8000ddc <__NVIC_SetPriorityGrouping+0x44>)
 8000dcc:	68bb      	ldr	r3, [r7, #8]
 8000dce:	60d3      	str	r3, [r2, #12]
}
 8000dd0:	bf00      	nop
 8000dd2:	3714      	adds	r7, #20
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dda:	4770      	bx	lr
 8000ddc:	e000ed00 	.word	0xe000ed00

08000de0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000de4:	4b04      	ldr	r3, [pc, #16]	; (8000df8 <__NVIC_GetPriorityGrouping+0x18>)
 8000de6:	68db      	ldr	r3, [r3, #12]
 8000de8:	0a1b      	lsrs	r3, r3, #8
 8000dea:	f003 0307 	and.w	r3, r3, #7
}
 8000dee:	4618      	mov	r0, r3
 8000df0:	46bd      	mov	sp, r7
 8000df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df6:	4770      	bx	lr
 8000df8:	e000ed00 	.word	0xe000ed00

08000dfc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	b083      	sub	sp, #12
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	4603      	mov	r3, r0
 8000e04:	6039      	str	r1, [r7, #0]
 8000e06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	db0a      	blt.n	8000e26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	b2da      	uxtb	r2, r3
 8000e14:	490c      	ldr	r1, [pc, #48]	; (8000e48 <__NVIC_SetPriority+0x4c>)
 8000e16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e1a:	0112      	lsls	r2, r2, #4
 8000e1c:	b2d2      	uxtb	r2, r2
 8000e1e:	440b      	add	r3, r1
 8000e20:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e24:	e00a      	b.n	8000e3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	b2da      	uxtb	r2, r3
 8000e2a:	4908      	ldr	r1, [pc, #32]	; (8000e4c <__NVIC_SetPriority+0x50>)
 8000e2c:	79fb      	ldrb	r3, [r7, #7]
 8000e2e:	f003 030f 	and.w	r3, r3, #15
 8000e32:	3b04      	subs	r3, #4
 8000e34:	0112      	lsls	r2, r2, #4
 8000e36:	b2d2      	uxtb	r2, r2
 8000e38:	440b      	add	r3, r1
 8000e3a:	761a      	strb	r2, [r3, #24]
}
 8000e3c:	bf00      	nop
 8000e3e:	370c      	adds	r7, #12
 8000e40:	46bd      	mov	sp, r7
 8000e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e46:	4770      	bx	lr
 8000e48:	e000e100 	.word	0xe000e100
 8000e4c:	e000ed00 	.word	0xe000ed00

08000e50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b089      	sub	sp, #36	; 0x24
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	60f8      	str	r0, [r7, #12]
 8000e58:	60b9      	str	r1, [r7, #8]
 8000e5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	f003 0307 	and.w	r3, r3, #7
 8000e62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e64:	69fb      	ldr	r3, [r7, #28]
 8000e66:	f1c3 0307 	rsb	r3, r3, #7
 8000e6a:	2b04      	cmp	r3, #4
 8000e6c:	bf28      	it	cs
 8000e6e:	2304      	movcs	r3, #4
 8000e70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e72:	69fb      	ldr	r3, [r7, #28]
 8000e74:	3304      	adds	r3, #4
 8000e76:	2b06      	cmp	r3, #6
 8000e78:	d902      	bls.n	8000e80 <NVIC_EncodePriority+0x30>
 8000e7a:	69fb      	ldr	r3, [r7, #28]
 8000e7c:	3b03      	subs	r3, #3
 8000e7e:	e000      	b.n	8000e82 <NVIC_EncodePriority+0x32>
 8000e80:	2300      	movs	r3, #0
 8000e82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e84:	f04f 32ff 	mov.w	r2, #4294967295
 8000e88:	69bb      	ldr	r3, [r7, #24]
 8000e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8e:	43da      	mvns	r2, r3
 8000e90:	68bb      	ldr	r3, [r7, #8]
 8000e92:	401a      	ands	r2, r3
 8000e94:	697b      	ldr	r3, [r7, #20]
 8000e96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e98:	f04f 31ff 	mov.w	r1, #4294967295
 8000e9c:	697b      	ldr	r3, [r7, #20]
 8000e9e:	fa01 f303 	lsl.w	r3, r1, r3
 8000ea2:	43d9      	mvns	r1, r3
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ea8:	4313      	orrs	r3, r2
         );
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	3724      	adds	r7, #36	; 0x24
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb4:	4770      	bx	lr
	...

08000eb8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	3b01      	subs	r3, #1
 8000ec4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ec8:	d301      	bcc.n	8000ece <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000eca:	2301      	movs	r3, #1
 8000ecc:	e00f      	b.n	8000eee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ece:	4a0a      	ldr	r2, [pc, #40]	; (8000ef8 <SysTick_Config+0x40>)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	3b01      	subs	r3, #1
 8000ed4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ed6:	210f      	movs	r1, #15
 8000ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8000edc:	f7ff ff8e 	bl	8000dfc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ee0:	4b05      	ldr	r3, [pc, #20]	; (8000ef8 <SysTick_Config+0x40>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ee6:	4b04      	ldr	r3, [pc, #16]	; (8000ef8 <SysTick_Config+0x40>)
 8000ee8:	2207      	movs	r2, #7
 8000eea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000eec:	2300      	movs	r3, #0
}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	3708      	adds	r7, #8
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	e000e010 	.word	0xe000e010

08000efc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f04:	6878      	ldr	r0, [r7, #4]
 8000f06:	f7ff ff47 	bl	8000d98 <__NVIC_SetPriorityGrouping>
}
 8000f0a:	bf00      	nop
 8000f0c:	3708      	adds	r7, #8
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}

08000f12 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f12:	b580      	push	{r7, lr}
 8000f14:	b086      	sub	sp, #24
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	4603      	mov	r3, r0
 8000f1a:	60b9      	str	r1, [r7, #8]
 8000f1c:	607a      	str	r2, [r7, #4]
 8000f1e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f20:	2300      	movs	r3, #0
 8000f22:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f24:	f7ff ff5c 	bl	8000de0 <__NVIC_GetPriorityGrouping>
 8000f28:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f2a:	687a      	ldr	r2, [r7, #4]
 8000f2c:	68b9      	ldr	r1, [r7, #8]
 8000f2e:	6978      	ldr	r0, [r7, #20]
 8000f30:	f7ff ff8e 	bl	8000e50 <NVIC_EncodePriority>
 8000f34:	4602      	mov	r2, r0
 8000f36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f3a:	4611      	mov	r1, r2
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f7ff ff5d 	bl	8000dfc <__NVIC_SetPriority>
}
 8000f42:	bf00      	nop
 8000f44:	3718      	adds	r7, #24
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}

08000f4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f4a:	b580      	push	{r7, lr}
 8000f4c:	b082      	sub	sp, #8
 8000f4e:	af00      	add	r7, sp, #0
 8000f50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f52:	6878      	ldr	r0, [r7, #4]
 8000f54:	f7ff ffb0 	bl	8000eb8 <SysTick_Config>
 8000f58:	4603      	mov	r3, r0
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	3708      	adds	r7, #8
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
	...

08000f64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f64:	b480      	push	{r7}
 8000f66:	b089      	sub	sp, #36	; 0x24
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
 8000f6c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f72:	2300      	movs	r3, #0
 8000f74:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f76:	2300      	movs	r3, #0
 8000f78:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	61fb      	str	r3, [r7, #28]
 8000f7e:	e159      	b.n	8001234 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f80:	2201      	movs	r2, #1
 8000f82:	69fb      	ldr	r3, [r7, #28]
 8000f84:	fa02 f303 	lsl.w	r3, r2, r3
 8000f88:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	697a      	ldr	r2, [r7, #20]
 8000f90:	4013      	ands	r3, r2
 8000f92:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f94:	693a      	ldr	r2, [r7, #16]
 8000f96:	697b      	ldr	r3, [r7, #20]
 8000f98:	429a      	cmp	r2, r3
 8000f9a:	f040 8148 	bne.w	800122e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	f003 0303 	and.w	r3, r3, #3
 8000fa6:	2b01      	cmp	r3, #1
 8000fa8:	d005      	beq.n	8000fb6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	685b      	ldr	r3, [r3, #4]
 8000fae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fb2:	2b02      	cmp	r3, #2
 8000fb4:	d130      	bne.n	8001018 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	689b      	ldr	r3, [r3, #8]
 8000fba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fbc:	69fb      	ldr	r3, [r7, #28]
 8000fbe:	005b      	lsls	r3, r3, #1
 8000fc0:	2203      	movs	r2, #3
 8000fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc6:	43db      	mvns	r3, r3
 8000fc8:	69ba      	ldr	r2, [r7, #24]
 8000fca:	4013      	ands	r3, r2
 8000fcc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	68da      	ldr	r2, [r3, #12]
 8000fd2:	69fb      	ldr	r3, [r7, #28]
 8000fd4:	005b      	lsls	r3, r3, #1
 8000fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fda:	69ba      	ldr	r2, [r7, #24]
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	69ba      	ldr	r2, [r7, #24]
 8000fe4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fec:	2201      	movs	r2, #1
 8000fee:	69fb      	ldr	r3, [r7, #28]
 8000ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff4:	43db      	mvns	r3, r3
 8000ff6:	69ba      	ldr	r2, [r7, #24]
 8000ff8:	4013      	ands	r3, r2
 8000ffa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	685b      	ldr	r3, [r3, #4]
 8001000:	091b      	lsrs	r3, r3, #4
 8001002:	f003 0201 	and.w	r2, r3, #1
 8001006:	69fb      	ldr	r3, [r7, #28]
 8001008:	fa02 f303 	lsl.w	r3, r2, r3
 800100c:	69ba      	ldr	r2, [r7, #24]
 800100e:	4313      	orrs	r3, r2
 8001010:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	69ba      	ldr	r2, [r7, #24]
 8001016:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	f003 0303 	and.w	r3, r3, #3
 8001020:	2b03      	cmp	r3, #3
 8001022:	d017      	beq.n	8001054 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	68db      	ldr	r3, [r3, #12]
 8001028:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800102a:	69fb      	ldr	r3, [r7, #28]
 800102c:	005b      	lsls	r3, r3, #1
 800102e:	2203      	movs	r2, #3
 8001030:	fa02 f303 	lsl.w	r3, r2, r3
 8001034:	43db      	mvns	r3, r3
 8001036:	69ba      	ldr	r2, [r7, #24]
 8001038:	4013      	ands	r3, r2
 800103a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	689a      	ldr	r2, [r3, #8]
 8001040:	69fb      	ldr	r3, [r7, #28]
 8001042:	005b      	lsls	r3, r3, #1
 8001044:	fa02 f303 	lsl.w	r3, r2, r3
 8001048:	69ba      	ldr	r2, [r7, #24]
 800104a:	4313      	orrs	r3, r2
 800104c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	69ba      	ldr	r2, [r7, #24]
 8001052:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	f003 0303 	and.w	r3, r3, #3
 800105c:	2b02      	cmp	r3, #2
 800105e:	d123      	bne.n	80010a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001060:	69fb      	ldr	r3, [r7, #28]
 8001062:	08da      	lsrs	r2, r3, #3
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	3208      	adds	r2, #8
 8001068:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800106c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800106e:	69fb      	ldr	r3, [r7, #28]
 8001070:	f003 0307 	and.w	r3, r3, #7
 8001074:	009b      	lsls	r3, r3, #2
 8001076:	220f      	movs	r2, #15
 8001078:	fa02 f303 	lsl.w	r3, r2, r3
 800107c:	43db      	mvns	r3, r3
 800107e:	69ba      	ldr	r2, [r7, #24]
 8001080:	4013      	ands	r3, r2
 8001082:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	691a      	ldr	r2, [r3, #16]
 8001088:	69fb      	ldr	r3, [r7, #28]
 800108a:	f003 0307 	and.w	r3, r3, #7
 800108e:	009b      	lsls	r3, r3, #2
 8001090:	fa02 f303 	lsl.w	r3, r2, r3
 8001094:	69ba      	ldr	r2, [r7, #24]
 8001096:	4313      	orrs	r3, r2
 8001098:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800109a:	69fb      	ldr	r3, [r7, #28]
 800109c:	08da      	lsrs	r2, r3, #3
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	3208      	adds	r2, #8
 80010a2:	69b9      	ldr	r1, [r7, #24]
 80010a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80010ae:	69fb      	ldr	r3, [r7, #28]
 80010b0:	005b      	lsls	r3, r3, #1
 80010b2:	2203      	movs	r2, #3
 80010b4:	fa02 f303 	lsl.w	r3, r2, r3
 80010b8:	43db      	mvns	r3, r3
 80010ba:	69ba      	ldr	r2, [r7, #24]
 80010bc:	4013      	ands	r3, r2
 80010be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	685b      	ldr	r3, [r3, #4]
 80010c4:	f003 0203 	and.w	r2, r3, #3
 80010c8:	69fb      	ldr	r3, [r7, #28]
 80010ca:	005b      	lsls	r3, r3, #1
 80010cc:	fa02 f303 	lsl.w	r3, r2, r3
 80010d0:	69ba      	ldr	r2, [r7, #24]
 80010d2:	4313      	orrs	r3, r2
 80010d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	69ba      	ldr	r2, [r7, #24]
 80010da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	f000 80a2 	beq.w	800122e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010ea:	2300      	movs	r3, #0
 80010ec:	60fb      	str	r3, [r7, #12]
 80010ee:	4b57      	ldr	r3, [pc, #348]	; (800124c <HAL_GPIO_Init+0x2e8>)
 80010f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010f2:	4a56      	ldr	r2, [pc, #344]	; (800124c <HAL_GPIO_Init+0x2e8>)
 80010f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010f8:	6453      	str	r3, [r2, #68]	; 0x44
 80010fa:	4b54      	ldr	r3, [pc, #336]	; (800124c <HAL_GPIO_Init+0x2e8>)
 80010fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001102:	60fb      	str	r3, [r7, #12]
 8001104:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001106:	4a52      	ldr	r2, [pc, #328]	; (8001250 <HAL_GPIO_Init+0x2ec>)
 8001108:	69fb      	ldr	r3, [r7, #28]
 800110a:	089b      	lsrs	r3, r3, #2
 800110c:	3302      	adds	r3, #2
 800110e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001112:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001114:	69fb      	ldr	r3, [r7, #28]
 8001116:	f003 0303 	and.w	r3, r3, #3
 800111a:	009b      	lsls	r3, r3, #2
 800111c:	220f      	movs	r2, #15
 800111e:	fa02 f303 	lsl.w	r3, r2, r3
 8001122:	43db      	mvns	r3, r3
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	4013      	ands	r3, r2
 8001128:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	4a49      	ldr	r2, [pc, #292]	; (8001254 <HAL_GPIO_Init+0x2f0>)
 800112e:	4293      	cmp	r3, r2
 8001130:	d019      	beq.n	8001166 <HAL_GPIO_Init+0x202>
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	4a48      	ldr	r2, [pc, #288]	; (8001258 <HAL_GPIO_Init+0x2f4>)
 8001136:	4293      	cmp	r3, r2
 8001138:	d013      	beq.n	8001162 <HAL_GPIO_Init+0x1fe>
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4a47      	ldr	r2, [pc, #284]	; (800125c <HAL_GPIO_Init+0x2f8>)
 800113e:	4293      	cmp	r3, r2
 8001140:	d00d      	beq.n	800115e <HAL_GPIO_Init+0x1fa>
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	4a46      	ldr	r2, [pc, #280]	; (8001260 <HAL_GPIO_Init+0x2fc>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d007      	beq.n	800115a <HAL_GPIO_Init+0x1f6>
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	4a45      	ldr	r2, [pc, #276]	; (8001264 <HAL_GPIO_Init+0x300>)
 800114e:	4293      	cmp	r3, r2
 8001150:	d101      	bne.n	8001156 <HAL_GPIO_Init+0x1f2>
 8001152:	2304      	movs	r3, #4
 8001154:	e008      	b.n	8001168 <HAL_GPIO_Init+0x204>
 8001156:	2307      	movs	r3, #7
 8001158:	e006      	b.n	8001168 <HAL_GPIO_Init+0x204>
 800115a:	2303      	movs	r3, #3
 800115c:	e004      	b.n	8001168 <HAL_GPIO_Init+0x204>
 800115e:	2302      	movs	r3, #2
 8001160:	e002      	b.n	8001168 <HAL_GPIO_Init+0x204>
 8001162:	2301      	movs	r3, #1
 8001164:	e000      	b.n	8001168 <HAL_GPIO_Init+0x204>
 8001166:	2300      	movs	r3, #0
 8001168:	69fa      	ldr	r2, [r7, #28]
 800116a:	f002 0203 	and.w	r2, r2, #3
 800116e:	0092      	lsls	r2, r2, #2
 8001170:	4093      	lsls	r3, r2
 8001172:	69ba      	ldr	r2, [r7, #24]
 8001174:	4313      	orrs	r3, r2
 8001176:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001178:	4935      	ldr	r1, [pc, #212]	; (8001250 <HAL_GPIO_Init+0x2ec>)
 800117a:	69fb      	ldr	r3, [r7, #28]
 800117c:	089b      	lsrs	r3, r3, #2
 800117e:	3302      	adds	r3, #2
 8001180:	69ba      	ldr	r2, [r7, #24]
 8001182:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001186:	4b38      	ldr	r3, [pc, #224]	; (8001268 <HAL_GPIO_Init+0x304>)
 8001188:	689b      	ldr	r3, [r3, #8]
 800118a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800118c:	693b      	ldr	r3, [r7, #16]
 800118e:	43db      	mvns	r3, r3
 8001190:	69ba      	ldr	r2, [r7, #24]
 8001192:	4013      	ands	r3, r2
 8001194:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d003      	beq.n	80011aa <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80011a2:	69ba      	ldr	r2, [r7, #24]
 80011a4:	693b      	ldr	r3, [r7, #16]
 80011a6:	4313      	orrs	r3, r2
 80011a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011aa:	4a2f      	ldr	r2, [pc, #188]	; (8001268 <HAL_GPIO_Init+0x304>)
 80011ac:	69bb      	ldr	r3, [r7, #24]
 80011ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011b0:	4b2d      	ldr	r3, [pc, #180]	; (8001268 <HAL_GPIO_Init+0x304>)
 80011b2:	68db      	ldr	r3, [r3, #12]
 80011b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011b6:	693b      	ldr	r3, [r7, #16]
 80011b8:	43db      	mvns	r3, r3
 80011ba:	69ba      	ldr	r2, [r7, #24]
 80011bc:	4013      	ands	r3, r2
 80011be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d003      	beq.n	80011d4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80011cc:	69ba      	ldr	r2, [r7, #24]
 80011ce:	693b      	ldr	r3, [r7, #16]
 80011d0:	4313      	orrs	r3, r2
 80011d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011d4:	4a24      	ldr	r2, [pc, #144]	; (8001268 <HAL_GPIO_Init+0x304>)
 80011d6:	69bb      	ldr	r3, [r7, #24]
 80011d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80011da:	4b23      	ldr	r3, [pc, #140]	; (8001268 <HAL_GPIO_Init+0x304>)
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011e0:	693b      	ldr	r3, [r7, #16]
 80011e2:	43db      	mvns	r3, r3
 80011e4:	69ba      	ldr	r2, [r7, #24]
 80011e6:	4013      	ands	r3, r2
 80011e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d003      	beq.n	80011fe <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80011f6:	69ba      	ldr	r2, [r7, #24]
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	4313      	orrs	r3, r2
 80011fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011fe:	4a1a      	ldr	r2, [pc, #104]	; (8001268 <HAL_GPIO_Init+0x304>)
 8001200:	69bb      	ldr	r3, [r7, #24]
 8001202:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001204:	4b18      	ldr	r3, [pc, #96]	; (8001268 <HAL_GPIO_Init+0x304>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800120a:	693b      	ldr	r3, [r7, #16]
 800120c:	43db      	mvns	r3, r3
 800120e:	69ba      	ldr	r2, [r7, #24]
 8001210:	4013      	ands	r3, r2
 8001212:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800121c:	2b00      	cmp	r3, #0
 800121e:	d003      	beq.n	8001228 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001220:	69ba      	ldr	r2, [r7, #24]
 8001222:	693b      	ldr	r3, [r7, #16]
 8001224:	4313      	orrs	r3, r2
 8001226:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001228:	4a0f      	ldr	r2, [pc, #60]	; (8001268 <HAL_GPIO_Init+0x304>)
 800122a:	69bb      	ldr	r3, [r7, #24]
 800122c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800122e:	69fb      	ldr	r3, [r7, #28]
 8001230:	3301      	adds	r3, #1
 8001232:	61fb      	str	r3, [r7, #28]
 8001234:	69fb      	ldr	r3, [r7, #28]
 8001236:	2b0f      	cmp	r3, #15
 8001238:	f67f aea2 	bls.w	8000f80 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800123c:	bf00      	nop
 800123e:	bf00      	nop
 8001240:	3724      	adds	r7, #36	; 0x24
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	40023800 	.word	0x40023800
 8001250:	40013800 	.word	0x40013800
 8001254:	40020000 	.word	0x40020000
 8001258:	40020400 	.word	0x40020400
 800125c:	40020800 	.word	0x40020800
 8001260:	40020c00 	.word	0x40020c00
 8001264:	40021000 	.word	0x40021000
 8001268:	40013c00 	.word	0x40013c00

0800126c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800126c:	b480      	push	{r7}
 800126e:	b085      	sub	sp, #20
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
 8001274:	460b      	mov	r3, r1
 8001276:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	691a      	ldr	r2, [r3, #16]
 800127c:	887b      	ldrh	r3, [r7, #2]
 800127e:	4013      	ands	r3, r2
 8001280:	2b00      	cmp	r3, #0
 8001282:	d002      	beq.n	800128a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001284:	2301      	movs	r3, #1
 8001286:	73fb      	strb	r3, [r7, #15]
 8001288:	e001      	b.n	800128e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800128a:	2300      	movs	r3, #0
 800128c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800128e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001290:	4618      	mov	r0, r3
 8001292:	3714      	adds	r7, #20
 8001294:	46bd      	mov	sp, r7
 8001296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129a:	4770      	bx	lr

0800129c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b086      	sub	sp, #24
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d101      	bne.n	80012ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012aa:	2301      	movs	r3, #1
 80012ac:	e267      	b.n	800177e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f003 0301 	and.w	r3, r3, #1
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d075      	beq.n	80013a6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012ba:	4b88      	ldr	r3, [pc, #544]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 80012bc:	689b      	ldr	r3, [r3, #8]
 80012be:	f003 030c 	and.w	r3, r3, #12
 80012c2:	2b04      	cmp	r3, #4
 80012c4:	d00c      	beq.n	80012e0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012c6:	4b85      	ldr	r3, [pc, #532]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 80012c8:	689b      	ldr	r3, [r3, #8]
 80012ca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012ce:	2b08      	cmp	r3, #8
 80012d0:	d112      	bne.n	80012f8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012d2:	4b82      	ldr	r3, [pc, #520]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012da:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80012de:	d10b      	bne.n	80012f8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012e0:	4b7e      	ldr	r3, [pc, #504]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d05b      	beq.n	80013a4 <HAL_RCC_OscConfig+0x108>
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d157      	bne.n	80013a4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80012f4:	2301      	movs	r3, #1
 80012f6:	e242      	b.n	800177e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001300:	d106      	bne.n	8001310 <HAL_RCC_OscConfig+0x74>
 8001302:	4b76      	ldr	r3, [pc, #472]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	4a75      	ldr	r2, [pc, #468]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 8001308:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800130c:	6013      	str	r3, [r2, #0]
 800130e:	e01d      	b.n	800134c <HAL_RCC_OscConfig+0xb0>
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001318:	d10c      	bne.n	8001334 <HAL_RCC_OscConfig+0x98>
 800131a:	4b70      	ldr	r3, [pc, #448]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4a6f      	ldr	r2, [pc, #444]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 8001320:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001324:	6013      	str	r3, [r2, #0]
 8001326:	4b6d      	ldr	r3, [pc, #436]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4a6c      	ldr	r2, [pc, #432]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 800132c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001330:	6013      	str	r3, [r2, #0]
 8001332:	e00b      	b.n	800134c <HAL_RCC_OscConfig+0xb0>
 8001334:	4b69      	ldr	r3, [pc, #420]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4a68      	ldr	r2, [pc, #416]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 800133a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800133e:	6013      	str	r3, [r2, #0]
 8001340:	4b66      	ldr	r3, [pc, #408]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a65      	ldr	r2, [pc, #404]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 8001346:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800134a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d013      	beq.n	800137c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001354:	f7ff fd14 	bl	8000d80 <HAL_GetTick>
 8001358:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800135a:	e008      	b.n	800136e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800135c:	f7ff fd10 	bl	8000d80 <HAL_GetTick>
 8001360:	4602      	mov	r2, r0
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	1ad3      	subs	r3, r2, r3
 8001366:	2b64      	cmp	r3, #100	; 0x64
 8001368:	d901      	bls.n	800136e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800136a:	2303      	movs	r3, #3
 800136c:	e207      	b.n	800177e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800136e:	4b5b      	ldr	r3, [pc, #364]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001376:	2b00      	cmp	r3, #0
 8001378:	d0f0      	beq.n	800135c <HAL_RCC_OscConfig+0xc0>
 800137a:	e014      	b.n	80013a6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800137c:	f7ff fd00 	bl	8000d80 <HAL_GetTick>
 8001380:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001382:	e008      	b.n	8001396 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001384:	f7ff fcfc 	bl	8000d80 <HAL_GetTick>
 8001388:	4602      	mov	r2, r0
 800138a:	693b      	ldr	r3, [r7, #16]
 800138c:	1ad3      	subs	r3, r2, r3
 800138e:	2b64      	cmp	r3, #100	; 0x64
 8001390:	d901      	bls.n	8001396 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001392:	2303      	movs	r3, #3
 8001394:	e1f3      	b.n	800177e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001396:	4b51      	ldr	r3, [pc, #324]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d1f0      	bne.n	8001384 <HAL_RCC_OscConfig+0xe8>
 80013a2:	e000      	b.n	80013a6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f003 0302 	and.w	r3, r3, #2
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d063      	beq.n	800147a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013b2:	4b4a      	ldr	r3, [pc, #296]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 80013b4:	689b      	ldr	r3, [r3, #8]
 80013b6:	f003 030c 	and.w	r3, r3, #12
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d00b      	beq.n	80013d6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013be:	4b47      	ldr	r3, [pc, #284]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 80013c0:	689b      	ldr	r3, [r3, #8]
 80013c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013c6:	2b08      	cmp	r3, #8
 80013c8:	d11c      	bne.n	8001404 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013ca:	4b44      	ldr	r3, [pc, #272]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d116      	bne.n	8001404 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013d6:	4b41      	ldr	r3, [pc, #260]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f003 0302 	and.w	r3, r3, #2
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d005      	beq.n	80013ee <HAL_RCC_OscConfig+0x152>
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	68db      	ldr	r3, [r3, #12]
 80013e6:	2b01      	cmp	r3, #1
 80013e8:	d001      	beq.n	80013ee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80013ea:	2301      	movs	r3, #1
 80013ec:	e1c7      	b.n	800177e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013ee:	4b3b      	ldr	r3, [pc, #236]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	691b      	ldr	r3, [r3, #16]
 80013fa:	00db      	lsls	r3, r3, #3
 80013fc:	4937      	ldr	r1, [pc, #220]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 80013fe:	4313      	orrs	r3, r2
 8001400:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001402:	e03a      	b.n	800147a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	68db      	ldr	r3, [r3, #12]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d020      	beq.n	800144e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800140c:	4b34      	ldr	r3, [pc, #208]	; (80014e0 <HAL_RCC_OscConfig+0x244>)
 800140e:	2201      	movs	r2, #1
 8001410:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001412:	f7ff fcb5 	bl	8000d80 <HAL_GetTick>
 8001416:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001418:	e008      	b.n	800142c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800141a:	f7ff fcb1 	bl	8000d80 <HAL_GetTick>
 800141e:	4602      	mov	r2, r0
 8001420:	693b      	ldr	r3, [r7, #16]
 8001422:	1ad3      	subs	r3, r2, r3
 8001424:	2b02      	cmp	r3, #2
 8001426:	d901      	bls.n	800142c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001428:	2303      	movs	r3, #3
 800142a:	e1a8      	b.n	800177e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800142c:	4b2b      	ldr	r3, [pc, #172]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f003 0302 	and.w	r3, r3, #2
 8001434:	2b00      	cmp	r3, #0
 8001436:	d0f0      	beq.n	800141a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001438:	4b28      	ldr	r3, [pc, #160]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	691b      	ldr	r3, [r3, #16]
 8001444:	00db      	lsls	r3, r3, #3
 8001446:	4925      	ldr	r1, [pc, #148]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 8001448:	4313      	orrs	r3, r2
 800144a:	600b      	str	r3, [r1, #0]
 800144c:	e015      	b.n	800147a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800144e:	4b24      	ldr	r3, [pc, #144]	; (80014e0 <HAL_RCC_OscConfig+0x244>)
 8001450:	2200      	movs	r2, #0
 8001452:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001454:	f7ff fc94 	bl	8000d80 <HAL_GetTick>
 8001458:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800145a:	e008      	b.n	800146e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800145c:	f7ff fc90 	bl	8000d80 <HAL_GetTick>
 8001460:	4602      	mov	r2, r0
 8001462:	693b      	ldr	r3, [r7, #16]
 8001464:	1ad3      	subs	r3, r2, r3
 8001466:	2b02      	cmp	r3, #2
 8001468:	d901      	bls.n	800146e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800146a:	2303      	movs	r3, #3
 800146c:	e187      	b.n	800177e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800146e:	4b1b      	ldr	r3, [pc, #108]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f003 0302 	and.w	r3, r3, #2
 8001476:	2b00      	cmp	r3, #0
 8001478:	d1f0      	bne.n	800145c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f003 0308 	and.w	r3, r3, #8
 8001482:	2b00      	cmp	r3, #0
 8001484:	d036      	beq.n	80014f4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	695b      	ldr	r3, [r3, #20]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d016      	beq.n	80014bc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800148e:	4b15      	ldr	r3, [pc, #84]	; (80014e4 <HAL_RCC_OscConfig+0x248>)
 8001490:	2201      	movs	r2, #1
 8001492:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001494:	f7ff fc74 	bl	8000d80 <HAL_GetTick>
 8001498:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800149a:	e008      	b.n	80014ae <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800149c:	f7ff fc70 	bl	8000d80 <HAL_GetTick>
 80014a0:	4602      	mov	r2, r0
 80014a2:	693b      	ldr	r3, [r7, #16]
 80014a4:	1ad3      	subs	r3, r2, r3
 80014a6:	2b02      	cmp	r3, #2
 80014a8:	d901      	bls.n	80014ae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80014aa:	2303      	movs	r3, #3
 80014ac:	e167      	b.n	800177e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014ae:	4b0b      	ldr	r3, [pc, #44]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 80014b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014b2:	f003 0302 	and.w	r3, r3, #2
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d0f0      	beq.n	800149c <HAL_RCC_OscConfig+0x200>
 80014ba:	e01b      	b.n	80014f4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014bc:	4b09      	ldr	r3, [pc, #36]	; (80014e4 <HAL_RCC_OscConfig+0x248>)
 80014be:	2200      	movs	r2, #0
 80014c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014c2:	f7ff fc5d 	bl	8000d80 <HAL_GetTick>
 80014c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014c8:	e00e      	b.n	80014e8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014ca:	f7ff fc59 	bl	8000d80 <HAL_GetTick>
 80014ce:	4602      	mov	r2, r0
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	1ad3      	subs	r3, r2, r3
 80014d4:	2b02      	cmp	r3, #2
 80014d6:	d907      	bls.n	80014e8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80014d8:	2303      	movs	r3, #3
 80014da:	e150      	b.n	800177e <HAL_RCC_OscConfig+0x4e2>
 80014dc:	40023800 	.word	0x40023800
 80014e0:	42470000 	.word	0x42470000
 80014e4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014e8:	4b88      	ldr	r3, [pc, #544]	; (800170c <HAL_RCC_OscConfig+0x470>)
 80014ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014ec:	f003 0302 	and.w	r3, r3, #2
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d1ea      	bne.n	80014ca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f003 0304 	and.w	r3, r3, #4
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	f000 8097 	beq.w	8001630 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001502:	2300      	movs	r3, #0
 8001504:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001506:	4b81      	ldr	r3, [pc, #516]	; (800170c <HAL_RCC_OscConfig+0x470>)
 8001508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800150a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800150e:	2b00      	cmp	r3, #0
 8001510:	d10f      	bne.n	8001532 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001512:	2300      	movs	r3, #0
 8001514:	60bb      	str	r3, [r7, #8]
 8001516:	4b7d      	ldr	r3, [pc, #500]	; (800170c <HAL_RCC_OscConfig+0x470>)
 8001518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800151a:	4a7c      	ldr	r2, [pc, #496]	; (800170c <HAL_RCC_OscConfig+0x470>)
 800151c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001520:	6413      	str	r3, [r2, #64]	; 0x40
 8001522:	4b7a      	ldr	r3, [pc, #488]	; (800170c <HAL_RCC_OscConfig+0x470>)
 8001524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001526:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800152a:	60bb      	str	r3, [r7, #8]
 800152c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800152e:	2301      	movs	r3, #1
 8001530:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001532:	4b77      	ldr	r3, [pc, #476]	; (8001710 <HAL_RCC_OscConfig+0x474>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800153a:	2b00      	cmp	r3, #0
 800153c:	d118      	bne.n	8001570 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800153e:	4b74      	ldr	r3, [pc, #464]	; (8001710 <HAL_RCC_OscConfig+0x474>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4a73      	ldr	r2, [pc, #460]	; (8001710 <HAL_RCC_OscConfig+0x474>)
 8001544:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001548:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800154a:	f7ff fc19 	bl	8000d80 <HAL_GetTick>
 800154e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001550:	e008      	b.n	8001564 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001552:	f7ff fc15 	bl	8000d80 <HAL_GetTick>
 8001556:	4602      	mov	r2, r0
 8001558:	693b      	ldr	r3, [r7, #16]
 800155a:	1ad3      	subs	r3, r2, r3
 800155c:	2b02      	cmp	r3, #2
 800155e:	d901      	bls.n	8001564 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001560:	2303      	movs	r3, #3
 8001562:	e10c      	b.n	800177e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001564:	4b6a      	ldr	r3, [pc, #424]	; (8001710 <HAL_RCC_OscConfig+0x474>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800156c:	2b00      	cmp	r3, #0
 800156e:	d0f0      	beq.n	8001552 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	689b      	ldr	r3, [r3, #8]
 8001574:	2b01      	cmp	r3, #1
 8001576:	d106      	bne.n	8001586 <HAL_RCC_OscConfig+0x2ea>
 8001578:	4b64      	ldr	r3, [pc, #400]	; (800170c <HAL_RCC_OscConfig+0x470>)
 800157a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800157c:	4a63      	ldr	r2, [pc, #396]	; (800170c <HAL_RCC_OscConfig+0x470>)
 800157e:	f043 0301 	orr.w	r3, r3, #1
 8001582:	6713      	str	r3, [r2, #112]	; 0x70
 8001584:	e01c      	b.n	80015c0 <HAL_RCC_OscConfig+0x324>
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	689b      	ldr	r3, [r3, #8]
 800158a:	2b05      	cmp	r3, #5
 800158c:	d10c      	bne.n	80015a8 <HAL_RCC_OscConfig+0x30c>
 800158e:	4b5f      	ldr	r3, [pc, #380]	; (800170c <HAL_RCC_OscConfig+0x470>)
 8001590:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001592:	4a5e      	ldr	r2, [pc, #376]	; (800170c <HAL_RCC_OscConfig+0x470>)
 8001594:	f043 0304 	orr.w	r3, r3, #4
 8001598:	6713      	str	r3, [r2, #112]	; 0x70
 800159a:	4b5c      	ldr	r3, [pc, #368]	; (800170c <HAL_RCC_OscConfig+0x470>)
 800159c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800159e:	4a5b      	ldr	r2, [pc, #364]	; (800170c <HAL_RCC_OscConfig+0x470>)
 80015a0:	f043 0301 	orr.w	r3, r3, #1
 80015a4:	6713      	str	r3, [r2, #112]	; 0x70
 80015a6:	e00b      	b.n	80015c0 <HAL_RCC_OscConfig+0x324>
 80015a8:	4b58      	ldr	r3, [pc, #352]	; (800170c <HAL_RCC_OscConfig+0x470>)
 80015aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015ac:	4a57      	ldr	r2, [pc, #348]	; (800170c <HAL_RCC_OscConfig+0x470>)
 80015ae:	f023 0301 	bic.w	r3, r3, #1
 80015b2:	6713      	str	r3, [r2, #112]	; 0x70
 80015b4:	4b55      	ldr	r3, [pc, #340]	; (800170c <HAL_RCC_OscConfig+0x470>)
 80015b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015b8:	4a54      	ldr	r2, [pc, #336]	; (800170c <HAL_RCC_OscConfig+0x470>)
 80015ba:	f023 0304 	bic.w	r3, r3, #4
 80015be:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	689b      	ldr	r3, [r3, #8]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d015      	beq.n	80015f4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015c8:	f7ff fbda 	bl	8000d80 <HAL_GetTick>
 80015cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015ce:	e00a      	b.n	80015e6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015d0:	f7ff fbd6 	bl	8000d80 <HAL_GetTick>
 80015d4:	4602      	mov	r2, r0
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	f241 3288 	movw	r2, #5000	; 0x1388
 80015de:	4293      	cmp	r3, r2
 80015e0:	d901      	bls.n	80015e6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80015e2:	2303      	movs	r3, #3
 80015e4:	e0cb      	b.n	800177e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015e6:	4b49      	ldr	r3, [pc, #292]	; (800170c <HAL_RCC_OscConfig+0x470>)
 80015e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015ea:	f003 0302 	and.w	r3, r3, #2
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d0ee      	beq.n	80015d0 <HAL_RCC_OscConfig+0x334>
 80015f2:	e014      	b.n	800161e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015f4:	f7ff fbc4 	bl	8000d80 <HAL_GetTick>
 80015f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015fa:	e00a      	b.n	8001612 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015fc:	f7ff fbc0 	bl	8000d80 <HAL_GetTick>
 8001600:	4602      	mov	r2, r0
 8001602:	693b      	ldr	r3, [r7, #16]
 8001604:	1ad3      	subs	r3, r2, r3
 8001606:	f241 3288 	movw	r2, #5000	; 0x1388
 800160a:	4293      	cmp	r3, r2
 800160c:	d901      	bls.n	8001612 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800160e:	2303      	movs	r3, #3
 8001610:	e0b5      	b.n	800177e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001612:	4b3e      	ldr	r3, [pc, #248]	; (800170c <HAL_RCC_OscConfig+0x470>)
 8001614:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001616:	f003 0302 	and.w	r3, r3, #2
 800161a:	2b00      	cmp	r3, #0
 800161c:	d1ee      	bne.n	80015fc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800161e:	7dfb      	ldrb	r3, [r7, #23]
 8001620:	2b01      	cmp	r3, #1
 8001622:	d105      	bne.n	8001630 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001624:	4b39      	ldr	r3, [pc, #228]	; (800170c <HAL_RCC_OscConfig+0x470>)
 8001626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001628:	4a38      	ldr	r2, [pc, #224]	; (800170c <HAL_RCC_OscConfig+0x470>)
 800162a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800162e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	699b      	ldr	r3, [r3, #24]
 8001634:	2b00      	cmp	r3, #0
 8001636:	f000 80a1 	beq.w	800177c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800163a:	4b34      	ldr	r3, [pc, #208]	; (800170c <HAL_RCC_OscConfig+0x470>)
 800163c:	689b      	ldr	r3, [r3, #8]
 800163e:	f003 030c 	and.w	r3, r3, #12
 8001642:	2b08      	cmp	r3, #8
 8001644:	d05c      	beq.n	8001700 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	699b      	ldr	r3, [r3, #24]
 800164a:	2b02      	cmp	r3, #2
 800164c:	d141      	bne.n	80016d2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800164e:	4b31      	ldr	r3, [pc, #196]	; (8001714 <HAL_RCC_OscConfig+0x478>)
 8001650:	2200      	movs	r2, #0
 8001652:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001654:	f7ff fb94 	bl	8000d80 <HAL_GetTick>
 8001658:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800165a:	e008      	b.n	800166e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800165c:	f7ff fb90 	bl	8000d80 <HAL_GetTick>
 8001660:	4602      	mov	r2, r0
 8001662:	693b      	ldr	r3, [r7, #16]
 8001664:	1ad3      	subs	r3, r2, r3
 8001666:	2b02      	cmp	r3, #2
 8001668:	d901      	bls.n	800166e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800166a:	2303      	movs	r3, #3
 800166c:	e087      	b.n	800177e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800166e:	4b27      	ldr	r3, [pc, #156]	; (800170c <HAL_RCC_OscConfig+0x470>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001676:	2b00      	cmp	r3, #0
 8001678:	d1f0      	bne.n	800165c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	69da      	ldr	r2, [r3, #28]
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6a1b      	ldr	r3, [r3, #32]
 8001682:	431a      	orrs	r2, r3
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001688:	019b      	lsls	r3, r3, #6
 800168a:	431a      	orrs	r2, r3
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001690:	085b      	lsrs	r3, r3, #1
 8001692:	3b01      	subs	r3, #1
 8001694:	041b      	lsls	r3, r3, #16
 8001696:	431a      	orrs	r2, r3
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800169c:	061b      	lsls	r3, r3, #24
 800169e:	491b      	ldr	r1, [pc, #108]	; (800170c <HAL_RCC_OscConfig+0x470>)
 80016a0:	4313      	orrs	r3, r2
 80016a2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016a4:	4b1b      	ldr	r3, [pc, #108]	; (8001714 <HAL_RCC_OscConfig+0x478>)
 80016a6:	2201      	movs	r2, #1
 80016a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016aa:	f7ff fb69 	bl	8000d80 <HAL_GetTick>
 80016ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016b0:	e008      	b.n	80016c4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016b2:	f7ff fb65 	bl	8000d80 <HAL_GetTick>
 80016b6:	4602      	mov	r2, r0
 80016b8:	693b      	ldr	r3, [r7, #16]
 80016ba:	1ad3      	subs	r3, r2, r3
 80016bc:	2b02      	cmp	r3, #2
 80016be:	d901      	bls.n	80016c4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80016c0:	2303      	movs	r3, #3
 80016c2:	e05c      	b.n	800177e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016c4:	4b11      	ldr	r3, [pc, #68]	; (800170c <HAL_RCC_OscConfig+0x470>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d0f0      	beq.n	80016b2 <HAL_RCC_OscConfig+0x416>
 80016d0:	e054      	b.n	800177c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016d2:	4b10      	ldr	r3, [pc, #64]	; (8001714 <HAL_RCC_OscConfig+0x478>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016d8:	f7ff fb52 	bl	8000d80 <HAL_GetTick>
 80016dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016de:	e008      	b.n	80016f2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016e0:	f7ff fb4e 	bl	8000d80 <HAL_GetTick>
 80016e4:	4602      	mov	r2, r0
 80016e6:	693b      	ldr	r3, [r7, #16]
 80016e8:	1ad3      	subs	r3, r2, r3
 80016ea:	2b02      	cmp	r3, #2
 80016ec:	d901      	bls.n	80016f2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80016ee:	2303      	movs	r3, #3
 80016f0:	e045      	b.n	800177e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016f2:	4b06      	ldr	r3, [pc, #24]	; (800170c <HAL_RCC_OscConfig+0x470>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d1f0      	bne.n	80016e0 <HAL_RCC_OscConfig+0x444>
 80016fe:	e03d      	b.n	800177c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	699b      	ldr	r3, [r3, #24]
 8001704:	2b01      	cmp	r3, #1
 8001706:	d107      	bne.n	8001718 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001708:	2301      	movs	r3, #1
 800170a:	e038      	b.n	800177e <HAL_RCC_OscConfig+0x4e2>
 800170c:	40023800 	.word	0x40023800
 8001710:	40007000 	.word	0x40007000
 8001714:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001718:	4b1b      	ldr	r3, [pc, #108]	; (8001788 <HAL_RCC_OscConfig+0x4ec>)
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	699b      	ldr	r3, [r3, #24]
 8001722:	2b01      	cmp	r3, #1
 8001724:	d028      	beq.n	8001778 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001730:	429a      	cmp	r2, r3
 8001732:	d121      	bne.n	8001778 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800173e:	429a      	cmp	r2, r3
 8001740:	d11a      	bne.n	8001778 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001742:	68fa      	ldr	r2, [r7, #12]
 8001744:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001748:	4013      	ands	r3, r2
 800174a:	687a      	ldr	r2, [r7, #4]
 800174c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800174e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001750:	4293      	cmp	r3, r2
 8001752:	d111      	bne.n	8001778 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800175e:	085b      	lsrs	r3, r3, #1
 8001760:	3b01      	subs	r3, #1
 8001762:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001764:	429a      	cmp	r2, r3
 8001766:	d107      	bne.n	8001778 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001772:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001774:	429a      	cmp	r2, r3
 8001776:	d001      	beq.n	800177c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001778:	2301      	movs	r3, #1
 800177a:	e000      	b.n	800177e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800177c:	2300      	movs	r3, #0
}
 800177e:	4618      	mov	r0, r3
 8001780:	3718      	adds	r7, #24
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	40023800 	.word	0x40023800

0800178c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b084      	sub	sp, #16
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
 8001794:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d101      	bne.n	80017a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800179c:	2301      	movs	r3, #1
 800179e:	e0cc      	b.n	800193a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80017a0:	4b68      	ldr	r3, [pc, #416]	; (8001944 <HAL_RCC_ClockConfig+0x1b8>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f003 0307 	and.w	r3, r3, #7
 80017a8:	683a      	ldr	r2, [r7, #0]
 80017aa:	429a      	cmp	r2, r3
 80017ac:	d90c      	bls.n	80017c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017ae:	4b65      	ldr	r3, [pc, #404]	; (8001944 <HAL_RCC_ClockConfig+0x1b8>)
 80017b0:	683a      	ldr	r2, [r7, #0]
 80017b2:	b2d2      	uxtb	r2, r2
 80017b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017b6:	4b63      	ldr	r3, [pc, #396]	; (8001944 <HAL_RCC_ClockConfig+0x1b8>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f003 0307 	and.w	r3, r3, #7
 80017be:	683a      	ldr	r2, [r7, #0]
 80017c0:	429a      	cmp	r2, r3
 80017c2:	d001      	beq.n	80017c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80017c4:	2301      	movs	r3, #1
 80017c6:	e0b8      	b.n	800193a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f003 0302 	and.w	r3, r3, #2
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d020      	beq.n	8001816 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f003 0304 	and.w	r3, r3, #4
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d005      	beq.n	80017ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017e0:	4b59      	ldr	r3, [pc, #356]	; (8001948 <HAL_RCC_ClockConfig+0x1bc>)
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	4a58      	ldr	r2, [pc, #352]	; (8001948 <HAL_RCC_ClockConfig+0x1bc>)
 80017e6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80017ea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f003 0308 	and.w	r3, r3, #8
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d005      	beq.n	8001804 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017f8:	4b53      	ldr	r3, [pc, #332]	; (8001948 <HAL_RCC_ClockConfig+0x1bc>)
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	4a52      	ldr	r2, [pc, #328]	; (8001948 <HAL_RCC_ClockConfig+0x1bc>)
 80017fe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001802:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001804:	4b50      	ldr	r3, [pc, #320]	; (8001948 <HAL_RCC_ClockConfig+0x1bc>)
 8001806:	689b      	ldr	r3, [r3, #8]
 8001808:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	689b      	ldr	r3, [r3, #8]
 8001810:	494d      	ldr	r1, [pc, #308]	; (8001948 <HAL_RCC_ClockConfig+0x1bc>)
 8001812:	4313      	orrs	r3, r2
 8001814:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f003 0301 	and.w	r3, r3, #1
 800181e:	2b00      	cmp	r3, #0
 8001820:	d044      	beq.n	80018ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	2b01      	cmp	r3, #1
 8001828:	d107      	bne.n	800183a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800182a:	4b47      	ldr	r3, [pc, #284]	; (8001948 <HAL_RCC_ClockConfig+0x1bc>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001832:	2b00      	cmp	r3, #0
 8001834:	d119      	bne.n	800186a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001836:	2301      	movs	r3, #1
 8001838:	e07f      	b.n	800193a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	2b02      	cmp	r3, #2
 8001840:	d003      	beq.n	800184a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001846:	2b03      	cmp	r3, #3
 8001848:	d107      	bne.n	800185a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800184a:	4b3f      	ldr	r3, [pc, #252]	; (8001948 <HAL_RCC_ClockConfig+0x1bc>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001852:	2b00      	cmp	r3, #0
 8001854:	d109      	bne.n	800186a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001856:	2301      	movs	r3, #1
 8001858:	e06f      	b.n	800193a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800185a:	4b3b      	ldr	r3, [pc, #236]	; (8001948 <HAL_RCC_ClockConfig+0x1bc>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f003 0302 	and.w	r3, r3, #2
 8001862:	2b00      	cmp	r3, #0
 8001864:	d101      	bne.n	800186a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	e067      	b.n	800193a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800186a:	4b37      	ldr	r3, [pc, #220]	; (8001948 <HAL_RCC_ClockConfig+0x1bc>)
 800186c:	689b      	ldr	r3, [r3, #8]
 800186e:	f023 0203 	bic.w	r2, r3, #3
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	4934      	ldr	r1, [pc, #208]	; (8001948 <HAL_RCC_ClockConfig+0x1bc>)
 8001878:	4313      	orrs	r3, r2
 800187a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800187c:	f7ff fa80 	bl	8000d80 <HAL_GetTick>
 8001880:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001882:	e00a      	b.n	800189a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001884:	f7ff fa7c 	bl	8000d80 <HAL_GetTick>
 8001888:	4602      	mov	r2, r0
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	1ad3      	subs	r3, r2, r3
 800188e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001892:	4293      	cmp	r3, r2
 8001894:	d901      	bls.n	800189a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001896:	2303      	movs	r3, #3
 8001898:	e04f      	b.n	800193a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800189a:	4b2b      	ldr	r3, [pc, #172]	; (8001948 <HAL_RCC_ClockConfig+0x1bc>)
 800189c:	689b      	ldr	r3, [r3, #8]
 800189e:	f003 020c 	and.w	r2, r3, #12
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	009b      	lsls	r3, r3, #2
 80018a8:	429a      	cmp	r2, r3
 80018aa:	d1eb      	bne.n	8001884 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80018ac:	4b25      	ldr	r3, [pc, #148]	; (8001944 <HAL_RCC_ClockConfig+0x1b8>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f003 0307 	and.w	r3, r3, #7
 80018b4:	683a      	ldr	r2, [r7, #0]
 80018b6:	429a      	cmp	r2, r3
 80018b8:	d20c      	bcs.n	80018d4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018ba:	4b22      	ldr	r3, [pc, #136]	; (8001944 <HAL_RCC_ClockConfig+0x1b8>)
 80018bc:	683a      	ldr	r2, [r7, #0]
 80018be:	b2d2      	uxtb	r2, r2
 80018c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018c2:	4b20      	ldr	r3, [pc, #128]	; (8001944 <HAL_RCC_ClockConfig+0x1b8>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f003 0307 	and.w	r3, r3, #7
 80018ca:	683a      	ldr	r2, [r7, #0]
 80018cc:	429a      	cmp	r2, r3
 80018ce:	d001      	beq.n	80018d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80018d0:	2301      	movs	r3, #1
 80018d2:	e032      	b.n	800193a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f003 0304 	and.w	r3, r3, #4
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d008      	beq.n	80018f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018e0:	4b19      	ldr	r3, [pc, #100]	; (8001948 <HAL_RCC_ClockConfig+0x1bc>)
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	4916      	ldr	r1, [pc, #88]	; (8001948 <HAL_RCC_ClockConfig+0x1bc>)
 80018ee:	4313      	orrs	r3, r2
 80018f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f003 0308 	and.w	r3, r3, #8
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d009      	beq.n	8001912 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018fe:	4b12      	ldr	r3, [pc, #72]	; (8001948 <HAL_RCC_ClockConfig+0x1bc>)
 8001900:	689b      	ldr	r3, [r3, #8]
 8001902:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	691b      	ldr	r3, [r3, #16]
 800190a:	00db      	lsls	r3, r3, #3
 800190c:	490e      	ldr	r1, [pc, #56]	; (8001948 <HAL_RCC_ClockConfig+0x1bc>)
 800190e:	4313      	orrs	r3, r2
 8001910:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001912:	f000 f821 	bl	8001958 <HAL_RCC_GetSysClockFreq>
 8001916:	4602      	mov	r2, r0
 8001918:	4b0b      	ldr	r3, [pc, #44]	; (8001948 <HAL_RCC_ClockConfig+0x1bc>)
 800191a:	689b      	ldr	r3, [r3, #8]
 800191c:	091b      	lsrs	r3, r3, #4
 800191e:	f003 030f 	and.w	r3, r3, #15
 8001922:	490a      	ldr	r1, [pc, #40]	; (800194c <HAL_RCC_ClockConfig+0x1c0>)
 8001924:	5ccb      	ldrb	r3, [r1, r3]
 8001926:	fa22 f303 	lsr.w	r3, r2, r3
 800192a:	4a09      	ldr	r2, [pc, #36]	; (8001950 <HAL_RCC_ClockConfig+0x1c4>)
 800192c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800192e:	4b09      	ldr	r3, [pc, #36]	; (8001954 <HAL_RCC_ClockConfig+0x1c8>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4618      	mov	r0, r3
 8001934:	f7ff f9e0 	bl	8000cf8 <HAL_InitTick>

  return HAL_OK;
 8001938:	2300      	movs	r3, #0
}
 800193a:	4618      	mov	r0, r3
 800193c:	3710      	adds	r7, #16
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	40023c00 	.word	0x40023c00
 8001948:	40023800 	.word	0x40023800
 800194c:	08003da4 	.word	0x08003da4
 8001950:	20000000 	.word	0x20000000
 8001954:	20000004 	.word	0x20000004

08001958 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001958:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800195c:	b090      	sub	sp, #64	; 0x40
 800195e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001960:	2300      	movs	r3, #0
 8001962:	637b      	str	r3, [r7, #52]	; 0x34
 8001964:	2300      	movs	r3, #0
 8001966:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001968:	2300      	movs	r3, #0
 800196a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800196c:	2300      	movs	r3, #0
 800196e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001970:	4b59      	ldr	r3, [pc, #356]	; (8001ad8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	f003 030c 	and.w	r3, r3, #12
 8001978:	2b08      	cmp	r3, #8
 800197a:	d00d      	beq.n	8001998 <HAL_RCC_GetSysClockFreq+0x40>
 800197c:	2b08      	cmp	r3, #8
 800197e:	f200 80a1 	bhi.w	8001ac4 <HAL_RCC_GetSysClockFreq+0x16c>
 8001982:	2b00      	cmp	r3, #0
 8001984:	d002      	beq.n	800198c <HAL_RCC_GetSysClockFreq+0x34>
 8001986:	2b04      	cmp	r3, #4
 8001988:	d003      	beq.n	8001992 <HAL_RCC_GetSysClockFreq+0x3a>
 800198a:	e09b      	b.n	8001ac4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800198c:	4b53      	ldr	r3, [pc, #332]	; (8001adc <HAL_RCC_GetSysClockFreq+0x184>)
 800198e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8001990:	e09b      	b.n	8001aca <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001992:	4b53      	ldr	r3, [pc, #332]	; (8001ae0 <HAL_RCC_GetSysClockFreq+0x188>)
 8001994:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001996:	e098      	b.n	8001aca <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001998:	4b4f      	ldr	r3, [pc, #316]	; (8001ad8 <HAL_RCC_GetSysClockFreq+0x180>)
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80019a0:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80019a2:	4b4d      	ldr	r3, [pc, #308]	; (8001ad8 <HAL_RCC_GetSysClockFreq+0x180>)
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d028      	beq.n	8001a00 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019ae:	4b4a      	ldr	r3, [pc, #296]	; (8001ad8 <HAL_RCC_GetSysClockFreq+0x180>)
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	099b      	lsrs	r3, r3, #6
 80019b4:	2200      	movs	r2, #0
 80019b6:	623b      	str	r3, [r7, #32]
 80019b8:	627a      	str	r2, [r7, #36]	; 0x24
 80019ba:	6a3b      	ldr	r3, [r7, #32]
 80019bc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80019c0:	2100      	movs	r1, #0
 80019c2:	4b47      	ldr	r3, [pc, #284]	; (8001ae0 <HAL_RCC_GetSysClockFreq+0x188>)
 80019c4:	fb03 f201 	mul.w	r2, r3, r1
 80019c8:	2300      	movs	r3, #0
 80019ca:	fb00 f303 	mul.w	r3, r0, r3
 80019ce:	4413      	add	r3, r2
 80019d0:	4a43      	ldr	r2, [pc, #268]	; (8001ae0 <HAL_RCC_GetSysClockFreq+0x188>)
 80019d2:	fba0 1202 	umull	r1, r2, r0, r2
 80019d6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80019d8:	460a      	mov	r2, r1
 80019da:	62ba      	str	r2, [r7, #40]	; 0x28
 80019dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80019de:	4413      	add	r3, r2
 80019e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80019e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019e4:	2200      	movs	r2, #0
 80019e6:	61bb      	str	r3, [r7, #24]
 80019e8:	61fa      	str	r2, [r7, #28]
 80019ea:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80019ee:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80019f2:	f7fe fc45 	bl	8000280 <__aeabi_uldivmod>
 80019f6:	4602      	mov	r2, r0
 80019f8:	460b      	mov	r3, r1
 80019fa:	4613      	mov	r3, r2
 80019fc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80019fe:	e053      	b.n	8001aa8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a00:	4b35      	ldr	r3, [pc, #212]	; (8001ad8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	099b      	lsrs	r3, r3, #6
 8001a06:	2200      	movs	r2, #0
 8001a08:	613b      	str	r3, [r7, #16]
 8001a0a:	617a      	str	r2, [r7, #20]
 8001a0c:	693b      	ldr	r3, [r7, #16]
 8001a0e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001a12:	f04f 0b00 	mov.w	fp, #0
 8001a16:	4652      	mov	r2, sl
 8001a18:	465b      	mov	r3, fp
 8001a1a:	f04f 0000 	mov.w	r0, #0
 8001a1e:	f04f 0100 	mov.w	r1, #0
 8001a22:	0159      	lsls	r1, r3, #5
 8001a24:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a28:	0150      	lsls	r0, r2, #5
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	460b      	mov	r3, r1
 8001a2e:	ebb2 080a 	subs.w	r8, r2, sl
 8001a32:	eb63 090b 	sbc.w	r9, r3, fp
 8001a36:	f04f 0200 	mov.w	r2, #0
 8001a3a:	f04f 0300 	mov.w	r3, #0
 8001a3e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001a42:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001a46:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001a4a:	ebb2 0408 	subs.w	r4, r2, r8
 8001a4e:	eb63 0509 	sbc.w	r5, r3, r9
 8001a52:	f04f 0200 	mov.w	r2, #0
 8001a56:	f04f 0300 	mov.w	r3, #0
 8001a5a:	00eb      	lsls	r3, r5, #3
 8001a5c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a60:	00e2      	lsls	r2, r4, #3
 8001a62:	4614      	mov	r4, r2
 8001a64:	461d      	mov	r5, r3
 8001a66:	eb14 030a 	adds.w	r3, r4, sl
 8001a6a:	603b      	str	r3, [r7, #0]
 8001a6c:	eb45 030b 	adc.w	r3, r5, fp
 8001a70:	607b      	str	r3, [r7, #4]
 8001a72:	f04f 0200 	mov.w	r2, #0
 8001a76:	f04f 0300 	mov.w	r3, #0
 8001a7a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001a7e:	4629      	mov	r1, r5
 8001a80:	028b      	lsls	r3, r1, #10
 8001a82:	4621      	mov	r1, r4
 8001a84:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001a88:	4621      	mov	r1, r4
 8001a8a:	028a      	lsls	r2, r1, #10
 8001a8c:	4610      	mov	r0, r2
 8001a8e:	4619      	mov	r1, r3
 8001a90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a92:	2200      	movs	r2, #0
 8001a94:	60bb      	str	r3, [r7, #8]
 8001a96:	60fa      	str	r2, [r7, #12]
 8001a98:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001a9c:	f7fe fbf0 	bl	8000280 <__aeabi_uldivmod>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	460b      	mov	r3, r1
 8001aa4:	4613      	mov	r3, r2
 8001aa6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001aa8:	4b0b      	ldr	r3, [pc, #44]	; (8001ad8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	0c1b      	lsrs	r3, r3, #16
 8001aae:	f003 0303 	and.w	r3, r3, #3
 8001ab2:	3301      	adds	r3, #1
 8001ab4:	005b      	lsls	r3, r3, #1
 8001ab6:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8001ab8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001aba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001abc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ac0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001ac2:	e002      	b.n	8001aca <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ac4:	4b05      	ldr	r3, [pc, #20]	; (8001adc <HAL_RCC_GetSysClockFreq+0x184>)
 8001ac6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001ac8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001aca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	3740      	adds	r7, #64	; 0x40
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001ad6:	bf00      	nop
 8001ad8:	40023800 	.word	0x40023800
 8001adc:	00f42400 	.word	0x00f42400
 8001ae0:	017d7840 	.word	0x017d7840

08001ae4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ae8:	4b03      	ldr	r3, [pc, #12]	; (8001af8 <HAL_RCC_GetHCLKFreq+0x14>)
 8001aea:	681b      	ldr	r3, [r3, #0]
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	46bd      	mov	sp, r7
 8001af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af4:	4770      	bx	lr
 8001af6:	bf00      	nop
 8001af8:	20000000 	.word	0x20000000

08001afc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001b00:	f7ff fff0 	bl	8001ae4 <HAL_RCC_GetHCLKFreq>
 8001b04:	4602      	mov	r2, r0
 8001b06:	4b05      	ldr	r3, [pc, #20]	; (8001b1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b08:	689b      	ldr	r3, [r3, #8]
 8001b0a:	0a9b      	lsrs	r3, r3, #10
 8001b0c:	f003 0307 	and.w	r3, r3, #7
 8001b10:	4903      	ldr	r1, [pc, #12]	; (8001b20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b12:	5ccb      	ldrb	r3, [r1, r3]
 8001b14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	40023800 	.word	0x40023800
 8001b20:	08003db4 	.word	0x08003db4

08001b24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001b28:	f7ff ffdc 	bl	8001ae4 <HAL_RCC_GetHCLKFreq>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	4b05      	ldr	r3, [pc, #20]	; (8001b44 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	0b5b      	lsrs	r3, r3, #13
 8001b34:	f003 0307 	and.w	r3, r3, #7
 8001b38:	4903      	ldr	r1, [pc, #12]	; (8001b48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b3a:	5ccb      	ldrb	r3, [r1, r3]
 8001b3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	40023800 	.word	0x40023800
 8001b48:	08003db4 	.word	0x08003db4

08001b4c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b082      	sub	sp, #8
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d101      	bne.n	8001b5e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	e041      	b.n	8001be2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b64:	b2db      	uxtb	r3, r3
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d106      	bne.n	8001b78 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001b72:	6878      	ldr	r0, [r7, #4]
 8001b74:	f7fe fef6 	bl	8000964 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2202      	movs	r2, #2
 8001b7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681a      	ldr	r2, [r3, #0]
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	3304      	adds	r3, #4
 8001b88:	4619      	mov	r1, r3
 8001b8a:	4610      	mov	r0, r2
 8001b8c:	f000 fa10 	bl	8001fb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2201      	movs	r2, #1
 8001b94:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2201      	movs	r2, #1
 8001bac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2201      	movs	r2, #1
 8001bbc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2201      	movs	r2, #1
 8001bcc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2201      	movs	r2, #1
 8001bdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001be0:	2300      	movs	r3, #0
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	3708      	adds	r7, #8
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}

08001bea <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001bea:	b580      	push	{r7, lr}
 8001bec:	b082      	sub	sp, #8
 8001bee:	af00      	add	r7, sp, #0
 8001bf0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d101      	bne.n	8001bfc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	e041      	b.n	8001c80 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c02:	b2db      	uxtb	r3, r3
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d106      	bne.n	8001c16 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001c10:	6878      	ldr	r0, [r7, #4]
 8001c12:	f000 f839 	bl	8001c88 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2202      	movs	r2, #2
 8001c1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	3304      	adds	r3, #4
 8001c26:	4619      	mov	r1, r3
 8001c28:	4610      	mov	r0, r2
 8001c2a:	f000 f9c1 	bl	8001fb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2201      	movs	r2, #1
 8001c32:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2201      	movs	r2, #1
 8001c3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2201      	movs	r2, #1
 8001c42:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2201      	movs	r2, #1
 8001c4a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2201      	movs	r2, #1
 8001c52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	2201      	movs	r2, #1
 8001c5a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2201      	movs	r2, #1
 8001c62:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2201      	movs	r2, #1
 8001c6a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2201      	movs	r2, #1
 8001c72:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2201      	movs	r2, #1
 8001c7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001c7e:	2300      	movs	r3, #0
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	3708      	adds	r7, #8
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}

08001c88 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b083      	sub	sp, #12
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8001c90:	bf00      	nop
 8001c92:	370c      	adds	r7, #12
 8001c94:	46bd      	mov	sp, r7
 8001c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9a:	4770      	bx	lr

08001c9c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b086      	sub	sp, #24
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	60f8      	str	r0, [r7, #12]
 8001ca4:	60b9      	str	r1, [r7, #8]
 8001ca6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001cb2:	2b01      	cmp	r3, #1
 8001cb4:	d101      	bne.n	8001cba <HAL_TIM_PWM_ConfigChannel+0x1e>
 8001cb6:	2302      	movs	r3, #2
 8001cb8:	e0ae      	b.n	8001e18 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2b0c      	cmp	r3, #12
 8001cc6:	f200 809f 	bhi.w	8001e08 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8001cca:	a201      	add	r2, pc, #4	; (adr r2, 8001cd0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8001ccc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cd0:	08001d05 	.word	0x08001d05
 8001cd4:	08001e09 	.word	0x08001e09
 8001cd8:	08001e09 	.word	0x08001e09
 8001cdc:	08001e09 	.word	0x08001e09
 8001ce0:	08001d45 	.word	0x08001d45
 8001ce4:	08001e09 	.word	0x08001e09
 8001ce8:	08001e09 	.word	0x08001e09
 8001cec:	08001e09 	.word	0x08001e09
 8001cf0:	08001d87 	.word	0x08001d87
 8001cf4:	08001e09 	.word	0x08001e09
 8001cf8:	08001e09 	.word	0x08001e09
 8001cfc:	08001e09 	.word	0x08001e09
 8001d00:	08001dc7 	.word	0x08001dc7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	68b9      	ldr	r1, [r7, #8]
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f000 f9d0 	bl	80020b0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	699a      	ldr	r2, [r3, #24]
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f042 0208 	orr.w	r2, r2, #8
 8001d1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	699a      	ldr	r2, [r3, #24]
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f022 0204 	bic.w	r2, r2, #4
 8001d2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	6999      	ldr	r1, [r3, #24]
 8001d36:	68bb      	ldr	r3, [r7, #8]
 8001d38:	691a      	ldr	r2, [r3, #16]
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	430a      	orrs	r2, r1
 8001d40:	619a      	str	r2, [r3, #24]
      break;
 8001d42:	e064      	b.n	8001e0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	68b9      	ldr	r1, [r7, #8]
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f000 fa16 	bl	800217c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	699a      	ldr	r2, [r3, #24]
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001d5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	699a      	ldr	r2, [r3, #24]
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001d6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	6999      	ldr	r1, [r3, #24]
 8001d76:	68bb      	ldr	r3, [r7, #8]
 8001d78:	691b      	ldr	r3, [r3, #16]
 8001d7a:	021a      	lsls	r2, r3, #8
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	430a      	orrs	r2, r1
 8001d82:	619a      	str	r2, [r3, #24]
      break;
 8001d84:	e043      	b.n	8001e0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	68b9      	ldr	r1, [r7, #8]
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f000 fa61 	bl	8002254 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	69da      	ldr	r2, [r3, #28]
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f042 0208 	orr.w	r2, r2, #8
 8001da0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	69da      	ldr	r2, [r3, #28]
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f022 0204 	bic.w	r2, r2, #4
 8001db0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	69d9      	ldr	r1, [r3, #28]
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	691a      	ldr	r2, [r3, #16]
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	430a      	orrs	r2, r1
 8001dc2:	61da      	str	r2, [r3, #28]
      break;
 8001dc4:	e023      	b.n	8001e0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	68b9      	ldr	r1, [r7, #8]
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f000 faab 	bl	8002328 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	69da      	ldr	r2, [r3, #28]
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001de0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	69da      	ldr	r2, [r3, #28]
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001df0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	69d9      	ldr	r1, [r3, #28]
 8001df8:	68bb      	ldr	r3, [r7, #8]
 8001dfa:	691b      	ldr	r3, [r3, #16]
 8001dfc:	021a      	lsls	r2, r3, #8
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	430a      	orrs	r2, r1
 8001e04:	61da      	str	r2, [r3, #28]
      break;
 8001e06:	e002      	b.n	8001e0e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	75fb      	strb	r3, [r7, #23]
      break;
 8001e0c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	2200      	movs	r2, #0
 8001e12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8001e16:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3718      	adds	r7, #24
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}

08001e20 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b084      	sub	sp, #16
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
 8001e28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e34:	2b01      	cmp	r3, #1
 8001e36:	d101      	bne.n	8001e3c <HAL_TIM_ConfigClockSource+0x1c>
 8001e38:	2302      	movs	r3, #2
 8001e3a:	e0b4      	b.n	8001fa6 <HAL_TIM_ConfigClockSource+0x186>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2201      	movs	r2, #1
 8001e40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2202      	movs	r2, #2
 8001e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001e54:	68bb      	ldr	r3, [r7, #8]
 8001e56:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001e5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001e5c:	68bb      	ldr	r3, [r7, #8]
 8001e5e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001e62:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	68ba      	ldr	r2, [r7, #8]
 8001e6a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001e74:	d03e      	beq.n	8001ef4 <HAL_TIM_ConfigClockSource+0xd4>
 8001e76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001e7a:	f200 8087 	bhi.w	8001f8c <HAL_TIM_ConfigClockSource+0x16c>
 8001e7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e82:	f000 8086 	beq.w	8001f92 <HAL_TIM_ConfigClockSource+0x172>
 8001e86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e8a:	d87f      	bhi.n	8001f8c <HAL_TIM_ConfigClockSource+0x16c>
 8001e8c:	2b70      	cmp	r3, #112	; 0x70
 8001e8e:	d01a      	beq.n	8001ec6 <HAL_TIM_ConfigClockSource+0xa6>
 8001e90:	2b70      	cmp	r3, #112	; 0x70
 8001e92:	d87b      	bhi.n	8001f8c <HAL_TIM_ConfigClockSource+0x16c>
 8001e94:	2b60      	cmp	r3, #96	; 0x60
 8001e96:	d050      	beq.n	8001f3a <HAL_TIM_ConfigClockSource+0x11a>
 8001e98:	2b60      	cmp	r3, #96	; 0x60
 8001e9a:	d877      	bhi.n	8001f8c <HAL_TIM_ConfigClockSource+0x16c>
 8001e9c:	2b50      	cmp	r3, #80	; 0x50
 8001e9e:	d03c      	beq.n	8001f1a <HAL_TIM_ConfigClockSource+0xfa>
 8001ea0:	2b50      	cmp	r3, #80	; 0x50
 8001ea2:	d873      	bhi.n	8001f8c <HAL_TIM_ConfigClockSource+0x16c>
 8001ea4:	2b40      	cmp	r3, #64	; 0x40
 8001ea6:	d058      	beq.n	8001f5a <HAL_TIM_ConfigClockSource+0x13a>
 8001ea8:	2b40      	cmp	r3, #64	; 0x40
 8001eaa:	d86f      	bhi.n	8001f8c <HAL_TIM_ConfigClockSource+0x16c>
 8001eac:	2b30      	cmp	r3, #48	; 0x30
 8001eae:	d064      	beq.n	8001f7a <HAL_TIM_ConfigClockSource+0x15a>
 8001eb0:	2b30      	cmp	r3, #48	; 0x30
 8001eb2:	d86b      	bhi.n	8001f8c <HAL_TIM_ConfigClockSource+0x16c>
 8001eb4:	2b20      	cmp	r3, #32
 8001eb6:	d060      	beq.n	8001f7a <HAL_TIM_ConfigClockSource+0x15a>
 8001eb8:	2b20      	cmp	r3, #32
 8001eba:	d867      	bhi.n	8001f8c <HAL_TIM_ConfigClockSource+0x16c>
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d05c      	beq.n	8001f7a <HAL_TIM_ConfigClockSource+0x15a>
 8001ec0:	2b10      	cmp	r3, #16
 8001ec2:	d05a      	beq.n	8001f7a <HAL_TIM_ConfigClockSource+0x15a>
 8001ec4:	e062      	b.n	8001f8c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6818      	ldr	r0, [r3, #0]
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	6899      	ldr	r1, [r3, #8]
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	685a      	ldr	r2, [r3, #4]
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	68db      	ldr	r3, [r3, #12]
 8001ed6:	f000 faf1 	bl	80024bc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001ee2:	68bb      	ldr	r3, [r7, #8]
 8001ee4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001ee8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	68ba      	ldr	r2, [r7, #8]
 8001ef0:	609a      	str	r2, [r3, #8]
      break;
 8001ef2:	e04f      	b.n	8001f94 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6818      	ldr	r0, [r3, #0]
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	6899      	ldr	r1, [r3, #8]
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685a      	ldr	r2, [r3, #4]
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	68db      	ldr	r3, [r3, #12]
 8001f04:	f000 fada 	bl	80024bc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	689a      	ldr	r2, [r3, #8]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001f16:	609a      	str	r2, [r3, #8]
      break;
 8001f18:	e03c      	b.n	8001f94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6818      	ldr	r0, [r3, #0]
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	6859      	ldr	r1, [r3, #4]
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	68db      	ldr	r3, [r3, #12]
 8001f26:	461a      	mov	r2, r3
 8001f28:	f000 fa4e 	bl	80023c8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	2150      	movs	r1, #80	; 0x50
 8001f32:	4618      	mov	r0, r3
 8001f34:	f000 faa7 	bl	8002486 <TIM_ITRx_SetConfig>
      break;
 8001f38:	e02c      	b.n	8001f94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6818      	ldr	r0, [r3, #0]
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	6859      	ldr	r1, [r3, #4]
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	68db      	ldr	r3, [r3, #12]
 8001f46:	461a      	mov	r2, r3
 8001f48:	f000 fa6d 	bl	8002426 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	2160      	movs	r1, #96	; 0x60
 8001f52:	4618      	mov	r0, r3
 8001f54:	f000 fa97 	bl	8002486 <TIM_ITRx_SetConfig>
      break;
 8001f58:	e01c      	b.n	8001f94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6818      	ldr	r0, [r3, #0]
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	6859      	ldr	r1, [r3, #4]
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	68db      	ldr	r3, [r3, #12]
 8001f66:	461a      	mov	r2, r3
 8001f68:	f000 fa2e 	bl	80023c8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	2140      	movs	r1, #64	; 0x40
 8001f72:	4618      	mov	r0, r3
 8001f74:	f000 fa87 	bl	8002486 <TIM_ITRx_SetConfig>
      break;
 8001f78:	e00c      	b.n	8001f94 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681a      	ldr	r2, [r3, #0]
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4619      	mov	r1, r3
 8001f84:	4610      	mov	r0, r2
 8001f86:	f000 fa7e 	bl	8002486 <TIM_ITRx_SetConfig>
      break;
 8001f8a:	e003      	b.n	8001f94 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	73fb      	strb	r3, [r7, #15]
      break;
 8001f90:	e000      	b.n	8001f94 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8001f92:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2201      	movs	r2, #1
 8001f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8001fa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	3710      	adds	r7, #16
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
	...

08001fb0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b085      	sub	sp, #20
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
 8001fb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	4a34      	ldr	r2, [pc, #208]	; (8002094 <TIM_Base_SetConfig+0xe4>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d00f      	beq.n	8001fe8 <TIM_Base_SetConfig+0x38>
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fce:	d00b      	beq.n	8001fe8 <TIM_Base_SetConfig+0x38>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	4a31      	ldr	r2, [pc, #196]	; (8002098 <TIM_Base_SetConfig+0xe8>)
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d007      	beq.n	8001fe8 <TIM_Base_SetConfig+0x38>
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	4a30      	ldr	r2, [pc, #192]	; (800209c <TIM_Base_SetConfig+0xec>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d003      	beq.n	8001fe8 <TIM_Base_SetConfig+0x38>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	4a2f      	ldr	r2, [pc, #188]	; (80020a0 <TIM_Base_SetConfig+0xf0>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d108      	bne.n	8001ffa <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001fee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	68fa      	ldr	r2, [r7, #12]
 8001ff6:	4313      	orrs	r3, r2
 8001ff8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	4a25      	ldr	r2, [pc, #148]	; (8002094 <TIM_Base_SetConfig+0xe4>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d01b      	beq.n	800203a <TIM_Base_SetConfig+0x8a>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002008:	d017      	beq.n	800203a <TIM_Base_SetConfig+0x8a>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	4a22      	ldr	r2, [pc, #136]	; (8002098 <TIM_Base_SetConfig+0xe8>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d013      	beq.n	800203a <TIM_Base_SetConfig+0x8a>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	4a21      	ldr	r2, [pc, #132]	; (800209c <TIM_Base_SetConfig+0xec>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d00f      	beq.n	800203a <TIM_Base_SetConfig+0x8a>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	4a20      	ldr	r2, [pc, #128]	; (80020a0 <TIM_Base_SetConfig+0xf0>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d00b      	beq.n	800203a <TIM_Base_SetConfig+0x8a>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	4a1f      	ldr	r2, [pc, #124]	; (80020a4 <TIM_Base_SetConfig+0xf4>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d007      	beq.n	800203a <TIM_Base_SetConfig+0x8a>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	4a1e      	ldr	r2, [pc, #120]	; (80020a8 <TIM_Base_SetConfig+0xf8>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d003      	beq.n	800203a <TIM_Base_SetConfig+0x8a>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	4a1d      	ldr	r2, [pc, #116]	; (80020ac <TIM_Base_SetConfig+0xfc>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d108      	bne.n	800204c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002040:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	68db      	ldr	r3, [r3, #12]
 8002046:	68fa      	ldr	r2, [r7, #12]
 8002048:	4313      	orrs	r3, r2
 800204a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	695b      	ldr	r3, [r3, #20]
 8002056:	4313      	orrs	r3, r2
 8002058:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	68fa      	ldr	r2, [r7, #12]
 800205e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	689a      	ldr	r2, [r3, #8]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	681a      	ldr	r2, [r3, #0]
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	4a08      	ldr	r2, [pc, #32]	; (8002094 <TIM_Base_SetConfig+0xe4>)
 8002074:	4293      	cmp	r3, r2
 8002076:	d103      	bne.n	8002080 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	691a      	ldr	r2, [r3, #16]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2201      	movs	r2, #1
 8002084:	615a      	str	r2, [r3, #20]
}
 8002086:	bf00      	nop
 8002088:	3714      	adds	r7, #20
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr
 8002092:	bf00      	nop
 8002094:	40010000 	.word	0x40010000
 8002098:	40000400 	.word	0x40000400
 800209c:	40000800 	.word	0x40000800
 80020a0:	40000c00 	.word	0x40000c00
 80020a4:	40014000 	.word	0x40014000
 80020a8:	40014400 	.word	0x40014400
 80020ac:	40014800 	.word	0x40014800

080020b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b087      	sub	sp, #28
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
 80020b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6a1b      	ldr	r3, [r3, #32]
 80020be:	f023 0201 	bic.w	r2, r3, #1
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6a1b      	ldr	r3, [r3, #32]
 80020ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	699b      	ldr	r3, [r3, #24]
 80020d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80020de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	f023 0303 	bic.w	r3, r3, #3
 80020e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	68fa      	ldr	r2, [r7, #12]
 80020ee:	4313      	orrs	r3, r2
 80020f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	f023 0302 	bic.w	r3, r3, #2
 80020f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	689b      	ldr	r3, [r3, #8]
 80020fe:	697a      	ldr	r2, [r7, #20]
 8002100:	4313      	orrs	r3, r2
 8002102:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	4a1c      	ldr	r2, [pc, #112]	; (8002178 <TIM_OC1_SetConfig+0xc8>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d10c      	bne.n	8002126 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	f023 0308 	bic.w	r3, r3, #8
 8002112:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	68db      	ldr	r3, [r3, #12]
 8002118:	697a      	ldr	r2, [r7, #20]
 800211a:	4313      	orrs	r3, r2
 800211c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	f023 0304 	bic.w	r3, r3, #4
 8002124:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	4a13      	ldr	r2, [pc, #76]	; (8002178 <TIM_OC1_SetConfig+0xc8>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d111      	bne.n	8002152 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800212e:	693b      	ldr	r3, [r7, #16]
 8002130:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002134:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800213c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	695b      	ldr	r3, [r3, #20]
 8002142:	693a      	ldr	r2, [r7, #16]
 8002144:	4313      	orrs	r3, r2
 8002146:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	699b      	ldr	r3, [r3, #24]
 800214c:	693a      	ldr	r2, [r7, #16]
 800214e:	4313      	orrs	r3, r2
 8002150:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	693a      	ldr	r2, [r7, #16]
 8002156:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	68fa      	ldr	r2, [r7, #12]
 800215c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	685a      	ldr	r2, [r3, #4]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	697a      	ldr	r2, [r7, #20]
 800216a:	621a      	str	r2, [r3, #32]
}
 800216c:	bf00      	nop
 800216e:	371c      	adds	r7, #28
 8002170:	46bd      	mov	sp, r7
 8002172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002176:	4770      	bx	lr
 8002178:	40010000 	.word	0x40010000

0800217c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800217c:	b480      	push	{r7}
 800217e:	b087      	sub	sp, #28
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6a1b      	ldr	r3, [r3, #32]
 800218a:	f023 0210 	bic.w	r2, r3, #16
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6a1b      	ldr	r3, [r3, #32]
 8002196:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	699b      	ldr	r3, [r3, #24]
 80021a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80021aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80021b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	021b      	lsls	r3, r3, #8
 80021ba:	68fa      	ldr	r2, [r7, #12]
 80021bc:	4313      	orrs	r3, r2
 80021be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	f023 0320 	bic.w	r3, r3, #32
 80021c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	689b      	ldr	r3, [r3, #8]
 80021cc:	011b      	lsls	r3, r3, #4
 80021ce:	697a      	ldr	r2, [r7, #20]
 80021d0:	4313      	orrs	r3, r2
 80021d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	4a1e      	ldr	r2, [pc, #120]	; (8002250 <TIM_OC2_SetConfig+0xd4>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d10d      	bne.n	80021f8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80021e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	68db      	ldr	r3, [r3, #12]
 80021e8:	011b      	lsls	r3, r3, #4
 80021ea:	697a      	ldr	r2, [r7, #20]
 80021ec:	4313      	orrs	r3, r2
 80021ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80021f6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	4a15      	ldr	r2, [pc, #84]	; (8002250 <TIM_OC2_SetConfig+0xd4>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d113      	bne.n	8002228 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002200:	693b      	ldr	r3, [r7, #16]
 8002202:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002206:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002208:	693b      	ldr	r3, [r7, #16]
 800220a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800220e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	695b      	ldr	r3, [r3, #20]
 8002214:	009b      	lsls	r3, r3, #2
 8002216:	693a      	ldr	r2, [r7, #16]
 8002218:	4313      	orrs	r3, r2
 800221a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	699b      	ldr	r3, [r3, #24]
 8002220:	009b      	lsls	r3, r3, #2
 8002222:	693a      	ldr	r2, [r7, #16]
 8002224:	4313      	orrs	r3, r2
 8002226:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	693a      	ldr	r2, [r7, #16]
 800222c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	68fa      	ldr	r2, [r7, #12]
 8002232:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	685a      	ldr	r2, [r3, #4]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	697a      	ldr	r2, [r7, #20]
 8002240:	621a      	str	r2, [r3, #32]
}
 8002242:	bf00      	nop
 8002244:	371c      	adds	r7, #28
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr
 800224e:	bf00      	nop
 8002250:	40010000 	.word	0x40010000

08002254 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002254:	b480      	push	{r7}
 8002256:	b087      	sub	sp, #28
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
 800225c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6a1b      	ldr	r3, [r3, #32]
 8002262:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6a1b      	ldr	r3, [r3, #32]
 800226e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	69db      	ldr	r3, [r3, #28]
 800227a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002282:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	f023 0303 	bic.w	r3, r3, #3
 800228a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	68fa      	ldr	r2, [r7, #12]
 8002292:	4313      	orrs	r3, r2
 8002294:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002296:	697b      	ldr	r3, [r7, #20]
 8002298:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800229c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	021b      	lsls	r3, r3, #8
 80022a4:	697a      	ldr	r2, [r7, #20]
 80022a6:	4313      	orrs	r3, r2
 80022a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4a1d      	ldr	r2, [pc, #116]	; (8002324 <TIM_OC3_SetConfig+0xd0>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d10d      	bne.n	80022ce <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80022b8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	68db      	ldr	r3, [r3, #12]
 80022be:	021b      	lsls	r3, r3, #8
 80022c0:	697a      	ldr	r2, [r7, #20]
 80022c2:	4313      	orrs	r3, r2
 80022c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80022cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	4a14      	ldr	r2, [pc, #80]	; (8002324 <TIM_OC3_SetConfig+0xd0>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d113      	bne.n	80022fe <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80022dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80022de:	693b      	ldr	r3, [r7, #16]
 80022e0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80022e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	695b      	ldr	r3, [r3, #20]
 80022ea:	011b      	lsls	r3, r3, #4
 80022ec:	693a      	ldr	r2, [r7, #16]
 80022ee:	4313      	orrs	r3, r2
 80022f0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	699b      	ldr	r3, [r3, #24]
 80022f6:	011b      	lsls	r3, r3, #4
 80022f8:	693a      	ldr	r2, [r7, #16]
 80022fa:	4313      	orrs	r3, r2
 80022fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	693a      	ldr	r2, [r7, #16]
 8002302:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	68fa      	ldr	r2, [r7, #12]
 8002308:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	685a      	ldr	r2, [r3, #4]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	697a      	ldr	r2, [r7, #20]
 8002316:	621a      	str	r2, [r3, #32]
}
 8002318:	bf00      	nop
 800231a:	371c      	adds	r7, #28
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr
 8002324:	40010000 	.word	0x40010000

08002328 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002328:	b480      	push	{r7}
 800232a:	b087      	sub	sp, #28
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
 8002330:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6a1b      	ldr	r3, [r3, #32]
 8002336:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6a1b      	ldr	r3, [r3, #32]
 8002342:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	69db      	ldr	r3, [r3, #28]
 800234e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002356:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800235e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	021b      	lsls	r3, r3, #8
 8002366:	68fa      	ldr	r2, [r7, #12]
 8002368:	4313      	orrs	r3, r2
 800236a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800236c:	693b      	ldr	r3, [r7, #16]
 800236e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002372:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	031b      	lsls	r3, r3, #12
 800237a:	693a      	ldr	r2, [r7, #16]
 800237c:	4313      	orrs	r3, r2
 800237e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	4a10      	ldr	r2, [pc, #64]	; (80023c4 <TIM_OC4_SetConfig+0x9c>)
 8002384:	4293      	cmp	r3, r2
 8002386:	d109      	bne.n	800239c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800238e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	695b      	ldr	r3, [r3, #20]
 8002394:	019b      	lsls	r3, r3, #6
 8002396:	697a      	ldr	r2, [r7, #20]
 8002398:	4313      	orrs	r3, r2
 800239a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	697a      	ldr	r2, [r7, #20]
 80023a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	68fa      	ldr	r2, [r7, #12]
 80023a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	685a      	ldr	r2, [r3, #4]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	693a      	ldr	r2, [r7, #16]
 80023b4:	621a      	str	r2, [r3, #32]
}
 80023b6:	bf00      	nop
 80023b8:	371c      	adds	r7, #28
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr
 80023c2:	bf00      	nop
 80023c4:	40010000 	.word	0x40010000

080023c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b087      	sub	sp, #28
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	60f8      	str	r0, [r7, #12]
 80023d0:	60b9      	str	r1, [r7, #8]
 80023d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	6a1b      	ldr	r3, [r3, #32]
 80023d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	6a1b      	ldr	r3, [r3, #32]
 80023de:	f023 0201 	bic.w	r2, r3, #1
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	699b      	ldr	r3, [r3, #24]
 80023ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80023ec:	693b      	ldr	r3, [r7, #16]
 80023ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80023f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	011b      	lsls	r3, r3, #4
 80023f8:	693a      	ldr	r2, [r7, #16]
 80023fa:	4313      	orrs	r3, r2
 80023fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80023fe:	697b      	ldr	r3, [r7, #20]
 8002400:	f023 030a 	bic.w	r3, r3, #10
 8002404:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002406:	697a      	ldr	r2, [r7, #20]
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	4313      	orrs	r3, r2
 800240c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	693a      	ldr	r2, [r7, #16]
 8002412:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	697a      	ldr	r2, [r7, #20]
 8002418:	621a      	str	r2, [r3, #32]
}
 800241a:	bf00      	nop
 800241c:	371c      	adds	r7, #28
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr

08002426 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002426:	b480      	push	{r7}
 8002428:	b087      	sub	sp, #28
 800242a:	af00      	add	r7, sp, #0
 800242c:	60f8      	str	r0, [r7, #12]
 800242e:	60b9      	str	r1, [r7, #8]
 8002430:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	6a1b      	ldr	r3, [r3, #32]
 8002436:	f023 0210 	bic.w	r2, r3, #16
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	699b      	ldr	r3, [r3, #24]
 8002442:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	6a1b      	ldr	r3, [r3, #32]
 8002448:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002450:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	031b      	lsls	r3, r3, #12
 8002456:	697a      	ldr	r2, [r7, #20]
 8002458:	4313      	orrs	r3, r2
 800245a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800245c:	693b      	ldr	r3, [r7, #16]
 800245e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002462:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	011b      	lsls	r3, r3, #4
 8002468:	693a      	ldr	r2, [r7, #16]
 800246a:	4313      	orrs	r3, r2
 800246c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	697a      	ldr	r2, [r7, #20]
 8002472:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	693a      	ldr	r2, [r7, #16]
 8002478:	621a      	str	r2, [r3, #32]
}
 800247a:	bf00      	nop
 800247c:	371c      	adds	r7, #28
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr

08002486 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002486:	b480      	push	{r7}
 8002488:	b085      	sub	sp, #20
 800248a:	af00      	add	r7, sp, #0
 800248c:	6078      	str	r0, [r7, #4]
 800248e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800249c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800249e:	683a      	ldr	r2, [r7, #0]
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	4313      	orrs	r3, r2
 80024a4:	f043 0307 	orr.w	r3, r3, #7
 80024a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	68fa      	ldr	r2, [r7, #12]
 80024ae:	609a      	str	r2, [r3, #8]
}
 80024b0:	bf00      	nop
 80024b2:	3714      	adds	r7, #20
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr

080024bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80024bc:	b480      	push	{r7}
 80024be:	b087      	sub	sp, #28
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	60f8      	str	r0, [r7, #12]
 80024c4:	60b9      	str	r1, [r7, #8]
 80024c6:	607a      	str	r2, [r7, #4]
 80024c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80024d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	021a      	lsls	r2, r3, #8
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	431a      	orrs	r2, r3
 80024e0:	68bb      	ldr	r3, [r7, #8]
 80024e2:	4313      	orrs	r3, r2
 80024e4:	697a      	ldr	r2, [r7, #20]
 80024e6:	4313      	orrs	r3, r2
 80024e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	697a      	ldr	r2, [r7, #20]
 80024ee:	609a      	str	r2, [r3, #8]
}
 80024f0:	bf00      	nop
 80024f2:	371c      	adds	r7, #28
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr

080024fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b085      	sub	sp, #20
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
 8002504:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800250c:	2b01      	cmp	r3, #1
 800250e:	d101      	bne.n	8002514 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002510:	2302      	movs	r3, #2
 8002512:	e050      	b.n	80025b6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2201      	movs	r2, #1
 8002518:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2202      	movs	r2, #2
 8002520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	689b      	ldr	r3, [r3, #8]
 8002532:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800253a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	68fa      	ldr	r2, [r7, #12]
 8002542:	4313      	orrs	r3, r2
 8002544:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	68fa      	ldr	r2, [r7, #12]
 800254c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4a1c      	ldr	r2, [pc, #112]	; (80025c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d018      	beq.n	800258a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002560:	d013      	beq.n	800258a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4a18      	ldr	r2, [pc, #96]	; (80025c8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002568:	4293      	cmp	r3, r2
 800256a:	d00e      	beq.n	800258a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a16      	ldr	r2, [pc, #88]	; (80025cc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d009      	beq.n	800258a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4a15      	ldr	r2, [pc, #84]	; (80025d0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800257c:	4293      	cmp	r3, r2
 800257e:	d004      	beq.n	800258a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4a13      	ldr	r2, [pc, #76]	; (80025d4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d10c      	bne.n	80025a4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002590:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	68ba      	ldr	r2, [r7, #8]
 8002598:	4313      	orrs	r3, r2
 800259a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	68ba      	ldr	r2, [r7, #8]
 80025a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2201      	movs	r2, #1
 80025a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2200      	movs	r2, #0
 80025b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80025b4:	2300      	movs	r3, #0
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	3714      	adds	r7, #20
 80025ba:	46bd      	mov	sp, r7
 80025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c0:	4770      	bx	lr
 80025c2:	bf00      	nop
 80025c4:	40010000 	.word	0x40010000
 80025c8:	40000400 	.word	0x40000400
 80025cc:	40000800 	.word	0x40000800
 80025d0:	40000c00 	.word	0x40000c00
 80025d4:	40014000 	.word	0x40014000

080025d8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80025d8:	b480      	push	{r7}
 80025da:	b085      	sub	sp, #20
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
 80025e0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80025e2:	2300      	movs	r3, #0
 80025e4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025ec:	2b01      	cmp	r3, #1
 80025ee:	d101      	bne.n	80025f4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80025f0:	2302      	movs	r3, #2
 80025f2:	e03d      	b.n	8002670 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2201      	movs	r2, #1
 80025f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	68db      	ldr	r3, [r3, #12]
 8002606:	4313      	orrs	r3, r2
 8002608:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	689b      	ldr	r3, [r3, #8]
 8002614:	4313      	orrs	r3, r2
 8002616:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	4313      	orrs	r3, r2
 8002624:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4313      	orrs	r3, r2
 8002632:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	691b      	ldr	r3, [r3, #16]
 800263e:	4313      	orrs	r3, r2
 8002640:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	695b      	ldr	r3, [r3, #20]
 800264c:	4313      	orrs	r3, r2
 800264e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	69db      	ldr	r3, [r3, #28]
 800265a:	4313      	orrs	r3, r2
 800265c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	68fa      	ldr	r2, [r7, #12]
 8002664:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2200      	movs	r2, #0
 800266a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800266e:	2300      	movs	r3, #0
}
 8002670:	4618      	mov	r0, r3
 8002672:	3714      	adds	r7, #20
 8002674:	46bd      	mov	sp, r7
 8002676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267a:	4770      	bx	lr

0800267c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b082      	sub	sp, #8
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d101      	bne.n	800268e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e03f      	b.n	800270e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002694:	b2db      	uxtb	r3, r3
 8002696:	2b00      	cmp	r3, #0
 8002698:	d106      	bne.n	80026a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2200      	movs	r2, #0
 800269e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80026a2:	6878      	ldr	r0, [r7, #4]
 80026a4:	f7fe f9ba 	bl	8000a1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2224      	movs	r2, #36	; 0x24
 80026ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	68da      	ldr	r2, [r3, #12]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80026be:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80026c0:	6878      	ldr	r0, [r7, #4]
 80026c2:	f000 f929 	bl	8002918 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	691a      	ldr	r2, [r3, #16]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80026d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	695a      	ldr	r2, [r3, #20]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80026e4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	68da      	ldr	r2, [r3, #12]
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80026f4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2200      	movs	r2, #0
 80026fa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2220      	movs	r2, #32
 8002700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2220      	movs	r2, #32
 8002708:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800270c:	2300      	movs	r3, #0
}
 800270e:	4618      	mov	r0, r3
 8002710:	3708      	adds	r7, #8
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}

08002716 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002716:	b580      	push	{r7, lr}
 8002718:	b08a      	sub	sp, #40	; 0x28
 800271a:	af02      	add	r7, sp, #8
 800271c:	60f8      	str	r0, [r7, #12]
 800271e:	60b9      	str	r1, [r7, #8]
 8002720:	603b      	str	r3, [r7, #0]
 8002722:	4613      	mov	r3, r2
 8002724:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002726:	2300      	movs	r3, #0
 8002728:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002730:	b2db      	uxtb	r3, r3
 8002732:	2b20      	cmp	r3, #32
 8002734:	d17c      	bne.n	8002830 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d002      	beq.n	8002742 <HAL_UART_Transmit+0x2c>
 800273c:	88fb      	ldrh	r3, [r7, #6]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d101      	bne.n	8002746 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	e075      	b.n	8002832 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800274c:	2b01      	cmp	r3, #1
 800274e:	d101      	bne.n	8002754 <HAL_UART_Transmit+0x3e>
 8002750:	2302      	movs	r3, #2
 8002752:	e06e      	b.n	8002832 <HAL_UART_Transmit+0x11c>
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	2201      	movs	r2, #1
 8002758:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	2200      	movs	r2, #0
 8002760:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	2221      	movs	r2, #33	; 0x21
 8002766:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800276a:	f7fe fb09 	bl	8000d80 <HAL_GetTick>
 800276e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	88fa      	ldrh	r2, [r7, #6]
 8002774:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	88fa      	ldrh	r2, [r7, #6]
 800277a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002784:	d108      	bne.n	8002798 <HAL_UART_Transmit+0x82>
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	691b      	ldr	r3, [r3, #16]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d104      	bne.n	8002798 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800278e:	2300      	movs	r3, #0
 8002790:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002792:	68bb      	ldr	r3, [r7, #8]
 8002794:	61bb      	str	r3, [r7, #24]
 8002796:	e003      	b.n	80027a0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002798:	68bb      	ldr	r3, [r7, #8]
 800279a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800279c:	2300      	movs	r3, #0
 800279e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2200      	movs	r2, #0
 80027a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80027a8:	e02a      	b.n	8002800 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	9300      	str	r3, [sp, #0]
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	2200      	movs	r2, #0
 80027b2:	2180      	movs	r1, #128	; 0x80
 80027b4:	68f8      	ldr	r0, [r7, #12]
 80027b6:	f000 f840 	bl	800283a <UART_WaitOnFlagUntilTimeout>
 80027ba:	4603      	mov	r3, r0
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d001      	beq.n	80027c4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80027c0:	2303      	movs	r3, #3
 80027c2:	e036      	b.n	8002832 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80027c4:	69fb      	ldr	r3, [r7, #28]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d10b      	bne.n	80027e2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80027ca:	69bb      	ldr	r3, [r7, #24]
 80027cc:	881b      	ldrh	r3, [r3, #0]
 80027ce:	461a      	mov	r2, r3
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80027d8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80027da:	69bb      	ldr	r3, [r7, #24]
 80027dc:	3302      	adds	r3, #2
 80027de:	61bb      	str	r3, [r7, #24]
 80027e0:	e007      	b.n	80027f2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80027e2:	69fb      	ldr	r3, [r7, #28]
 80027e4:	781a      	ldrb	r2, [r3, #0]
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80027ec:	69fb      	ldr	r3, [r7, #28]
 80027ee:	3301      	adds	r3, #1
 80027f0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80027f6:	b29b      	uxth	r3, r3
 80027f8:	3b01      	subs	r3, #1
 80027fa:	b29a      	uxth	r2, r3
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002804:	b29b      	uxth	r3, r3
 8002806:	2b00      	cmp	r3, #0
 8002808:	d1cf      	bne.n	80027aa <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	9300      	str	r3, [sp, #0]
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	2200      	movs	r2, #0
 8002812:	2140      	movs	r1, #64	; 0x40
 8002814:	68f8      	ldr	r0, [r7, #12]
 8002816:	f000 f810 	bl	800283a <UART_WaitOnFlagUntilTimeout>
 800281a:	4603      	mov	r3, r0
 800281c:	2b00      	cmp	r3, #0
 800281e:	d001      	beq.n	8002824 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002820:	2303      	movs	r3, #3
 8002822:	e006      	b.n	8002832 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	2220      	movs	r2, #32
 8002828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800282c:	2300      	movs	r3, #0
 800282e:	e000      	b.n	8002832 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002830:	2302      	movs	r3, #2
  }
}
 8002832:	4618      	mov	r0, r3
 8002834:	3720      	adds	r7, #32
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}

0800283a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800283a:	b580      	push	{r7, lr}
 800283c:	b090      	sub	sp, #64	; 0x40
 800283e:	af00      	add	r7, sp, #0
 8002840:	60f8      	str	r0, [r7, #12]
 8002842:	60b9      	str	r1, [r7, #8]
 8002844:	603b      	str	r3, [r7, #0]
 8002846:	4613      	mov	r3, r2
 8002848:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800284a:	e050      	b.n	80028ee <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800284c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800284e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002852:	d04c      	beq.n	80028ee <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002854:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002856:	2b00      	cmp	r3, #0
 8002858:	d007      	beq.n	800286a <UART_WaitOnFlagUntilTimeout+0x30>
 800285a:	f7fe fa91 	bl	8000d80 <HAL_GetTick>
 800285e:	4602      	mov	r2, r0
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	1ad3      	subs	r3, r2, r3
 8002864:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002866:	429a      	cmp	r2, r3
 8002868:	d241      	bcs.n	80028ee <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	330c      	adds	r3, #12
 8002870:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002872:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002874:	e853 3f00 	ldrex	r3, [r3]
 8002878:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800287a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800287c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002880:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	330c      	adds	r3, #12
 8002888:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800288a:	637a      	str	r2, [r7, #52]	; 0x34
 800288c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800288e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002890:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002892:	e841 2300 	strex	r3, r2, [r1]
 8002896:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002898:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800289a:	2b00      	cmp	r3, #0
 800289c:	d1e5      	bne.n	800286a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	3314      	adds	r3, #20
 80028a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	e853 3f00 	ldrex	r3, [r3]
 80028ac:	613b      	str	r3, [r7, #16]
   return(result);
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	f023 0301 	bic.w	r3, r3, #1
 80028b4:	63bb      	str	r3, [r7, #56]	; 0x38
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	3314      	adds	r3, #20
 80028bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80028be:	623a      	str	r2, [r7, #32]
 80028c0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028c2:	69f9      	ldr	r1, [r7, #28]
 80028c4:	6a3a      	ldr	r2, [r7, #32]
 80028c6:	e841 2300 	strex	r3, r2, [r1]
 80028ca:	61bb      	str	r3, [r7, #24]
   return(result);
 80028cc:	69bb      	ldr	r3, [r7, #24]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d1e5      	bne.n	800289e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	2220      	movs	r2, #32
 80028d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	2220      	movs	r2, #32
 80028de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	2200      	movs	r2, #0
 80028e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80028ea:	2303      	movs	r3, #3
 80028ec:	e00f      	b.n	800290e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	4013      	ands	r3, r2
 80028f8:	68ba      	ldr	r2, [r7, #8]
 80028fa:	429a      	cmp	r2, r3
 80028fc:	bf0c      	ite	eq
 80028fe:	2301      	moveq	r3, #1
 8002900:	2300      	movne	r3, #0
 8002902:	b2db      	uxtb	r3, r3
 8002904:	461a      	mov	r2, r3
 8002906:	79fb      	ldrb	r3, [r7, #7]
 8002908:	429a      	cmp	r2, r3
 800290a:	d09f      	beq.n	800284c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800290c:	2300      	movs	r3, #0
}
 800290e:	4618      	mov	r0, r3
 8002910:	3740      	adds	r7, #64	; 0x40
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
	...

08002918 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002918:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800291c:	b0c0      	sub	sp, #256	; 0x100
 800291e:	af00      	add	r7, sp, #0
 8002920:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002924:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	691b      	ldr	r3, [r3, #16]
 800292c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002930:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002934:	68d9      	ldr	r1, [r3, #12]
 8002936:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	ea40 0301 	orr.w	r3, r0, r1
 8002940:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002942:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002946:	689a      	ldr	r2, [r3, #8]
 8002948:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800294c:	691b      	ldr	r3, [r3, #16]
 800294e:	431a      	orrs	r2, r3
 8002950:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002954:	695b      	ldr	r3, [r3, #20]
 8002956:	431a      	orrs	r2, r3
 8002958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800295c:	69db      	ldr	r3, [r3, #28]
 800295e:	4313      	orrs	r3, r2
 8002960:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002964:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	68db      	ldr	r3, [r3, #12]
 800296c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002970:	f021 010c 	bic.w	r1, r1, #12
 8002974:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002978:	681a      	ldr	r2, [r3, #0]
 800297a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800297e:	430b      	orrs	r3, r1
 8002980:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002982:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	695b      	ldr	r3, [r3, #20]
 800298a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800298e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002992:	6999      	ldr	r1, [r3, #24]
 8002994:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002998:	681a      	ldr	r2, [r3, #0]
 800299a:	ea40 0301 	orr.w	r3, r0, r1
 800299e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80029a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	4b8f      	ldr	r3, [pc, #572]	; (8002be4 <UART_SetConfig+0x2cc>)
 80029a8:	429a      	cmp	r2, r3
 80029aa:	d005      	beq.n	80029b8 <UART_SetConfig+0xa0>
 80029ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	4b8d      	ldr	r3, [pc, #564]	; (8002be8 <UART_SetConfig+0x2d0>)
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d104      	bne.n	80029c2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80029b8:	f7ff f8b4 	bl	8001b24 <HAL_RCC_GetPCLK2Freq>
 80029bc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80029c0:	e003      	b.n	80029ca <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80029c2:	f7ff f89b 	bl	8001afc <HAL_RCC_GetPCLK1Freq>
 80029c6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80029ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029ce:	69db      	ldr	r3, [r3, #28]
 80029d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80029d4:	f040 810c 	bne.w	8002bf0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80029d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80029dc:	2200      	movs	r2, #0
 80029de:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80029e2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80029e6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80029ea:	4622      	mov	r2, r4
 80029ec:	462b      	mov	r3, r5
 80029ee:	1891      	adds	r1, r2, r2
 80029f0:	65b9      	str	r1, [r7, #88]	; 0x58
 80029f2:	415b      	adcs	r3, r3
 80029f4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80029f6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80029fa:	4621      	mov	r1, r4
 80029fc:	eb12 0801 	adds.w	r8, r2, r1
 8002a00:	4629      	mov	r1, r5
 8002a02:	eb43 0901 	adc.w	r9, r3, r1
 8002a06:	f04f 0200 	mov.w	r2, #0
 8002a0a:	f04f 0300 	mov.w	r3, #0
 8002a0e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002a12:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002a16:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002a1a:	4690      	mov	r8, r2
 8002a1c:	4699      	mov	r9, r3
 8002a1e:	4623      	mov	r3, r4
 8002a20:	eb18 0303 	adds.w	r3, r8, r3
 8002a24:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002a28:	462b      	mov	r3, r5
 8002a2a:	eb49 0303 	adc.w	r3, r9, r3
 8002a2e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002a32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002a3e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002a42:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002a46:	460b      	mov	r3, r1
 8002a48:	18db      	adds	r3, r3, r3
 8002a4a:	653b      	str	r3, [r7, #80]	; 0x50
 8002a4c:	4613      	mov	r3, r2
 8002a4e:	eb42 0303 	adc.w	r3, r2, r3
 8002a52:	657b      	str	r3, [r7, #84]	; 0x54
 8002a54:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002a58:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002a5c:	f7fd fc10 	bl	8000280 <__aeabi_uldivmod>
 8002a60:	4602      	mov	r2, r0
 8002a62:	460b      	mov	r3, r1
 8002a64:	4b61      	ldr	r3, [pc, #388]	; (8002bec <UART_SetConfig+0x2d4>)
 8002a66:	fba3 2302 	umull	r2, r3, r3, r2
 8002a6a:	095b      	lsrs	r3, r3, #5
 8002a6c:	011c      	lsls	r4, r3, #4
 8002a6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002a72:	2200      	movs	r2, #0
 8002a74:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002a78:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002a7c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002a80:	4642      	mov	r2, r8
 8002a82:	464b      	mov	r3, r9
 8002a84:	1891      	adds	r1, r2, r2
 8002a86:	64b9      	str	r1, [r7, #72]	; 0x48
 8002a88:	415b      	adcs	r3, r3
 8002a8a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002a8c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002a90:	4641      	mov	r1, r8
 8002a92:	eb12 0a01 	adds.w	sl, r2, r1
 8002a96:	4649      	mov	r1, r9
 8002a98:	eb43 0b01 	adc.w	fp, r3, r1
 8002a9c:	f04f 0200 	mov.w	r2, #0
 8002aa0:	f04f 0300 	mov.w	r3, #0
 8002aa4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002aa8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002aac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002ab0:	4692      	mov	sl, r2
 8002ab2:	469b      	mov	fp, r3
 8002ab4:	4643      	mov	r3, r8
 8002ab6:	eb1a 0303 	adds.w	r3, sl, r3
 8002aba:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002abe:	464b      	mov	r3, r9
 8002ac0:	eb4b 0303 	adc.w	r3, fp, r3
 8002ac4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002ac8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	2200      	movs	r2, #0
 8002ad0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002ad4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002ad8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002adc:	460b      	mov	r3, r1
 8002ade:	18db      	adds	r3, r3, r3
 8002ae0:	643b      	str	r3, [r7, #64]	; 0x40
 8002ae2:	4613      	mov	r3, r2
 8002ae4:	eb42 0303 	adc.w	r3, r2, r3
 8002ae8:	647b      	str	r3, [r7, #68]	; 0x44
 8002aea:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002aee:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002af2:	f7fd fbc5 	bl	8000280 <__aeabi_uldivmod>
 8002af6:	4602      	mov	r2, r0
 8002af8:	460b      	mov	r3, r1
 8002afa:	4611      	mov	r1, r2
 8002afc:	4b3b      	ldr	r3, [pc, #236]	; (8002bec <UART_SetConfig+0x2d4>)
 8002afe:	fba3 2301 	umull	r2, r3, r3, r1
 8002b02:	095b      	lsrs	r3, r3, #5
 8002b04:	2264      	movs	r2, #100	; 0x64
 8002b06:	fb02 f303 	mul.w	r3, r2, r3
 8002b0a:	1acb      	subs	r3, r1, r3
 8002b0c:	00db      	lsls	r3, r3, #3
 8002b0e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002b12:	4b36      	ldr	r3, [pc, #216]	; (8002bec <UART_SetConfig+0x2d4>)
 8002b14:	fba3 2302 	umull	r2, r3, r3, r2
 8002b18:	095b      	lsrs	r3, r3, #5
 8002b1a:	005b      	lsls	r3, r3, #1
 8002b1c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002b20:	441c      	add	r4, r3
 8002b22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002b26:	2200      	movs	r2, #0
 8002b28:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002b2c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002b30:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002b34:	4642      	mov	r2, r8
 8002b36:	464b      	mov	r3, r9
 8002b38:	1891      	adds	r1, r2, r2
 8002b3a:	63b9      	str	r1, [r7, #56]	; 0x38
 8002b3c:	415b      	adcs	r3, r3
 8002b3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002b40:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002b44:	4641      	mov	r1, r8
 8002b46:	1851      	adds	r1, r2, r1
 8002b48:	6339      	str	r1, [r7, #48]	; 0x30
 8002b4a:	4649      	mov	r1, r9
 8002b4c:	414b      	adcs	r3, r1
 8002b4e:	637b      	str	r3, [r7, #52]	; 0x34
 8002b50:	f04f 0200 	mov.w	r2, #0
 8002b54:	f04f 0300 	mov.w	r3, #0
 8002b58:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002b5c:	4659      	mov	r1, fp
 8002b5e:	00cb      	lsls	r3, r1, #3
 8002b60:	4651      	mov	r1, sl
 8002b62:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b66:	4651      	mov	r1, sl
 8002b68:	00ca      	lsls	r2, r1, #3
 8002b6a:	4610      	mov	r0, r2
 8002b6c:	4619      	mov	r1, r3
 8002b6e:	4603      	mov	r3, r0
 8002b70:	4642      	mov	r2, r8
 8002b72:	189b      	adds	r3, r3, r2
 8002b74:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002b78:	464b      	mov	r3, r9
 8002b7a:	460a      	mov	r2, r1
 8002b7c:	eb42 0303 	adc.w	r3, r2, r3
 8002b80:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002b84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002b90:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002b94:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002b98:	460b      	mov	r3, r1
 8002b9a:	18db      	adds	r3, r3, r3
 8002b9c:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b9e:	4613      	mov	r3, r2
 8002ba0:	eb42 0303 	adc.w	r3, r2, r3
 8002ba4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ba6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002baa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002bae:	f7fd fb67 	bl	8000280 <__aeabi_uldivmod>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	460b      	mov	r3, r1
 8002bb6:	4b0d      	ldr	r3, [pc, #52]	; (8002bec <UART_SetConfig+0x2d4>)
 8002bb8:	fba3 1302 	umull	r1, r3, r3, r2
 8002bbc:	095b      	lsrs	r3, r3, #5
 8002bbe:	2164      	movs	r1, #100	; 0x64
 8002bc0:	fb01 f303 	mul.w	r3, r1, r3
 8002bc4:	1ad3      	subs	r3, r2, r3
 8002bc6:	00db      	lsls	r3, r3, #3
 8002bc8:	3332      	adds	r3, #50	; 0x32
 8002bca:	4a08      	ldr	r2, [pc, #32]	; (8002bec <UART_SetConfig+0x2d4>)
 8002bcc:	fba2 2303 	umull	r2, r3, r2, r3
 8002bd0:	095b      	lsrs	r3, r3, #5
 8002bd2:	f003 0207 	and.w	r2, r3, #7
 8002bd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4422      	add	r2, r4
 8002bde:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002be0:	e105      	b.n	8002dee <UART_SetConfig+0x4d6>
 8002be2:	bf00      	nop
 8002be4:	40011000 	.word	0x40011000
 8002be8:	40011400 	.word	0x40011400
 8002bec:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002bf0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002bfa:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002bfe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002c02:	4642      	mov	r2, r8
 8002c04:	464b      	mov	r3, r9
 8002c06:	1891      	adds	r1, r2, r2
 8002c08:	6239      	str	r1, [r7, #32]
 8002c0a:	415b      	adcs	r3, r3
 8002c0c:	627b      	str	r3, [r7, #36]	; 0x24
 8002c0e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002c12:	4641      	mov	r1, r8
 8002c14:	1854      	adds	r4, r2, r1
 8002c16:	4649      	mov	r1, r9
 8002c18:	eb43 0501 	adc.w	r5, r3, r1
 8002c1c:	f04f 0200 	mov.w	r2, #0
 8002c20:	f04f 0300 	mov.w	r3, #0
 8002c24:	00eb      	lsls	r3, r5, #3
 8002c26:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002c2a:	00e2      	lsls	r2, r4, #3
 8002c2c:	4614      	mov	r4, r2
 8002c2e:	461d      	mov	r5, r3
 8002c30:	4643      	mov	r3, r8
 8002c32:	18e3      	adds	r3, r4, r3
 8002c34:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002c38:	464b      	mov	r3, r9
 8002c3a:	eb45 0303 	adc.w	r3, r5, r3
 8002c3e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002c42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002c4e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002c52:	f04f 0200 	mov.w	r2, #0
 8002c56:	f04f 0300 	mov.w	r3, #0
 8002c5a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002c5e:	4629      	mov	r1, r5
 8002c60:	008b      	lsls	r3, r1, #2
 8002c62:	4621      	mov	r1, r4
 8002c64:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002c68:	4621      	mov	r1, r4
 8002c6a:	008a      	lsls	r2, r1, #2
 8002c6c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002c70:	f7fd fb06 	bl	8000280 <__aeabi_uldivmod>
 8002c74:	4602      	mov	r2, r0
 8002c76:	460b      	mov	r3, r1
 8002c78:	4b60      	ldr	r3, [pc, #384]	; (8002dfc <UART_SetConfig+0x4e4>)
 8002c7a:	fba3 2302 	umull	r2, r3, r3, r2
 8002c7e:	095b      	lsrs	r3, r3, #5
 8002c80:	011c      	lsls	r4, r3, #4
 8002c82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002c86:	2200      	movs	r2, #0
 8002c88:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002c8c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002c90:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002c94:	4642      	mov	r2, r8
 8002c96:	464b      	mov	r3, r9
 8002c98:	1891      	adds	r1, r2, r2
 8002c9a:	61b9      	str	r1, [r7, #24]
 8002c9c:	415b      	adcs	r3, r3
 8002c9e:	61fb      	str	r3, [r7, #28]
 8002ca0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002ca4:	4641      	mov	r1, r8
 8002ca6:	1851      	adds	r1, r2, r1
 8002ca8:	6139      	str	r1, [r7, #16]
 8002caa:	4649      	mov	r1, r9
 8002cac:	414b      	adcs	r3, r1
 8002cae:	617b      	str	r3, [r7, #20]
 8002cb0:	f04f 0200 	mov.w	r2, #0
 8002cb4:	f04f 0300 	mov.w	r3, #0
 8002cb8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002cbc:	4659      	mov	r1, fp
 8002cbe:	00cb      	lsls	r3, r1, #3
 8002cc0:	4651      	mov	r1, sl
 8002cc2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002cc6:	4651      	mov	r1, sl
 8002cc8:	00ca      	lsls	r2, r1, #3
 8002cca:	4610      	mov	r0, r2
 8002ccc:	4619      	mov	r1, r3
 8002cce:	4603      	mov	r3, r0
 8002cd0:	4642      	mov	r2, r8
 8002cd2:	189b      	adds	r3, r3, r2
 8002cd4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002cd8:	464b      	mov	r3, r9
 8002cda:	460a      	mov	r2, r1
 8002cdc:	eb42 0303 	adc.w	r3, r2, r3
 8002ce0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002ce4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	2200      	movs	r2, #0
 8002cec:	67bb      	str	r3, [r7, #120]	; 0x78
 8002cee:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002cf0:	f04f 0200 	mov.w	r2, #0
 8002cf4:	f04f 0300 	mov.w	r3, #0
 8002cf8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002cfc:	4649      	mov	r1, r9
 8002cfe:	008b      	lsls	r3, r1, #2
 8002d00:	4641      	mov	r1, r8
 8002d02:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002d06:	4641      	mov	r1, r8
 8002d08:	008a      	lsls	r2, r1, #2
 8002d0a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002d0e:	f7fd fab7 	bl	8000280 <__aeabi_uldivmod>
 8002d12:	4602      	mov	r2, r0
 8002d14:	460b      	mov	r3, r1
 8002d16:	4b39      	ldr	r3, [pc, #228]	; (8002dfc <UART_SetConfig+0x4e4>)
 8002d18:	fba3 1302 	umull	r1, r3, r3, r2
 8002d1c:	095b      	lsrs	r3, r3, #5
 8002d1e:	2164      	movs	r1, #100	; 0x64
 8002d20:	fb01 f303 	mul.w	r3, r1, r3
 8002d24:	1ad3      	subs	r3, r2, r3
 8002d26:	011b      	lsls	r3, r3, #4
 8002d28:	3332      	adds	r3, #50	; 0x32
 8002d2a:	4a34      	ldr	r2, [pc, #208]	; (8002dfc <UART_SetConfig+0x4e4>)
 8002d2c:	fba2 2303 	umull	r2, r3, r2, r3
 8002d30:	095b      	lsrs	r3, r3, #5
 8002d32:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002d36:	441c      	add	r4, r3
 8002d38:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	673b      	str	r3, [r7, #112]	; 0x70
 8002d40:	677a      	str	r2, [r7, #116]	; 0x74
 8002d42:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002d46:	4642      	mov	r2, r8
 8002d48:	464b      	mov	r3, r9
 8002d4a:	1891      	adds	r1, r2, r2
 8002d4c:	60b9      	str	r1, [r7, #8]
 8002d4e:	415b      	adcs	r3, r3
 8002d50:	60fb      	str	r3, [r7, #12]
 8002d52:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002d56:	4641      	mov	r1, r8
 8002d58:	1851      	adds	r1, r2, r1
 8002d5a:	6039      	str	r1, [r7, #0]
 8002d5c:	4649      	mov	r1, r9
 8002d5e:	414b      	adcs	r3, r1
 8002d60:	607b      	str	r3, [r7, #4]
 8002d62:	f04f 0200 	mov.w	r2, #0
 8002d66:	f04f 0300 	mov.w	r3, #0
 8002d6a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002d6e:	4659      	mov	r1, fp
 8002d70:	00cb      	lsls	r3, r1, #3
 8002d72:	4651      	mov	r1, sl
 8002d74:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002d78:	4651      	mov	r1, sl
 8002d7a:	00ca      	lsls	r2, r1, #3
 8002d7c:	4610      	mov	r0, r2
 8002d7e:	4619      	mov	r1, r3
 8002d80:	4603      	mov	r3, r0
 8002d82:	4642      	mov	r2, r8
 8002d84:	189b      	adds	r3, r3, r2
 8002d86:	66bb      	str	r3, [r7, #104]	; 0x68
 8002d88:	464b      	mov	r3, r9
 8002d8a:	460a      	mov	r2, r1
 8002d8c:	eb42 0303 	adc.w	r3, r2, r3
 8002d90:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002d92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	663b      	str	r3, [r7, #96]	; 0x60
 8002d9c:	667a      	str	r2, [r7, #100]	; 0x64
 8002d9e:	f04f 0200 	mov.w	r2, #0
 8002da2:	f04f 0300 	mov.w	r3, #0
 8002da6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002daa:	4649      	mov	r1, r9
 8002dac:	008b      	lsls	r3, r1, #2
 8002dae:	4641      	mov	r1, r8
 8002db0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002db4:	4641      	mov	r1, r8
 8002db6:	008a      	lsls	r2, r1, #2
 8002db8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002dbc:	f7fd fa60 	bl	8000280 <__aeabi_uldivmod>
 8002dc0:	4602      	mov	r2, r0
 8002dc2:	460b      	mov	r3, r1
 8002dc4:	4b0d      	ldr	r3, [pc, #52]	; (8002dfc <UART_SetConfig+0x4e4>)
 8002dc6:	fba3 1302 	umull	r1, r3, r3, r2
 8002dca:	095b      	lsrs	r3, r3, #5
 8002dcc:	2164      	movs	r1, #100	; 0x64
 8002dce:	fb01 f303 	mul.w	r3, r1, r3
 8002dd2:	1ad3      	subs	r3, r2, r3
 8002dd4:	011b      	lsls	r3, r3, #4
 8002dd6:	3332      	adds	r3, #50	; 0x32
 8002dd8:	4a08      	ldr	r2, [pc, #32]	; (8002dfc <UART_SetConfig+0x4e4>)
 8002dda:	fba2 2303 	umull	r2, r3, r2, r3
 8002dde:	095b      	lsrs	r3, r3, #5
 8002de0:	f003 020f 	and.w	r2, r3, #15
 8002de4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4422      	add	r2, r4
 8002dec:	609a      	str	r2, [r3, #8]
}
 8002dee:	bf00      	nop
 8002df0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002df4:	46bd      	mov	sp, r7
 8002df6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002dfa:	bf00      	nop
 8002dfc:	51eb851f 	.word	0x51eb851f

08002e00 <__errno>:
 8002e00:	4b01      	ldr	r3, [pc, #4]	; (8002e08 <__errno+0x8>)
 8002e02:	6818      	ldr	r0, [r3, #0]
 8002e04:	4770      	bx	lr
 8002e06:	bf00      	nop
 8002e08:	2000000c 	.word	0x2000000c

08002e0c <__libc_init_array>:
 8002e0c:	b570      	push	{r4, r5, r6, lr}
 8002e0e:	4d0d      	ldr	r5, [pc, #52]	; (8002e44 <__libc_init_array+0x38>)
 8002e10:	4c0d      	ldr	r4, [pc, #52]	; (8002e48 <__libc_init_array+0x3c>)
 8002e12:	1b64      	subs	r4, r4, r5
 8002e14:	10a4      	asrs	r4, r4, #2
 8002e16:	2600      	movs	r6, #0
 8002e18:	42a6      	cmp	r6, r4
 8002e1a:	d109      	bne.n	8002e30 <__libc_init_array+0x24>
 8002e1c:	4d0b      	ldr	r5, [pc, #44]	; (8002e4c <__libc_init_array+0x40>)
 8002e1e:	4c0c      	ldr	r4, [pc, #48]	; (8002e50 <__libc_init_array+0x44>)
 8002e20:	f000 ffae 	bl	8003d80 <_init>
 8002e24:	1b64      	subs	r4, r4, r5
 8002e26:	10a4      	asrs	r4, r4, #2
 8002e28:	2600      	movs	r6, #0
 8002e2a:	42a6      	cmp	r6, r4
 8002e2c:	d105      	bne.n	8002e3a <__libc_init_array+0x2e>
 8002e2e:	bd70      	pop	{r4, r5, r6, pc}
 8002e30:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e34:	4798      	blx	r3
 8002e36:	3601      	adds	r6, #1
 8002e38:	e7ee      	b.n	8002e18 <__libc_init_array+0xc>
 8002e3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e3e:	4798      	blx	r3
 8002e40:	3601      	adds	r6, #1
 8002e42:	e7f2      	b.n	8002e2a <__libc_init_array+0x1e>
 8002e44:	08003e5c 	.word	0x08003e5c
 8002e48:	08003e5c 	.word	0x08003e5c
 8002e4c:	08003e5c 	.word	0x08003e5c
 8002e50:	08003e60 	.word	0x08003e60

08002e54 <memset>:
 8002e54:	4402      	add	r2, r0
 8002e56:	4603      	mov	r3, r0
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d100      	bne.n	8002e5e <memset+0xa>
 8002e5c:	4770      	bx	lr
 8002e5e:	f803 1b01 	strb.w	r1, [r3], #1
 8002e62:	e7f9      	b.n	8002e58 <memset+0x4>

08002e64 <iprintf>:
 8002e64:	b40f      	push	{r0, r1, r2, r3}
 8002e66:	4b0a      	ldr	r3, [pc, #40]	; (8002e90 <iprintf+0x2c>)
 8002e68:	b513      	push	{r0, r1, r4, lr}
 8002e6a:	681c      	ldr	r4, [r3, #0]
 8002e6c:	b124      	cbz	r4, 8002e78 <iprintf+0x14>
 8002e6e:	69a3      	ldr	r3, [r4, #24]
 8002e70:	b913      	cbnz	r3, 8002e78 <iprintf+0x14>
 8002e72:	4620      	mov	r0, r4
 8002e74:	f000 f866 	bl	8002f44 <__sinit>
 8002e78:	ab05      	add	r3, sp, #20
 8002e7a:	9a04      	ldr	r2, [sp, #16]
 8002e7c:	68a1      	ldr	r1, [r4, #8]
 8002e7e:	9301      	str	r3, [sp, #4]
 8002e80:	4620      	mov	r0, r4
 8002e82:	f000 f9bd 	bl	8003200 <_vfiprintf_r>
 8002e86:	b002      	add	sp, #8
 8002e88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e8c:	b004      	add	sp, #16
 8002e8e:	4770      	bx	lr
 8002e90:	2000000c 	.word	0x2000000c

08002e94 <std>:
 8002e94:	2300      	movs	r3, #0
 8002e96:	b510      	push	{r4, lr}
 8002e98:	4604      	mov	r4, r0
 8002e9a:	e9c0 3300 	strd	r3, r3, [r0]
 8002e9e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002ea2:	6083      	str	r3, [r0, #8]
 8002ea4:	8181      	strh	r1, [r0, #12]
 8002ea6:	6643      	str	r3, [r0, #100]	; 0x64
 8002ea8:	81c2      	strh	r2, [r0, #14]
 8002eaa:	6183      	str	r3, [r0, #24]
 8002eac:	4619      	mov	r1, r3
 8002eae:	2208      	movs	r2, #8
 8002eb0:	305c      	adds	r0, #92	; 0x5c
 8002eb2:	f7ff ffcf 	bl	8002e54 <memset>
 8002eb6:	4b05      	ldr	r3, [pc, #20]	; (8002ecc <std+0x38>)
 8002eb8:	6263      	str	r3, [r4, #36]	; 0x24
 8002eba:	4b05      	ldr	r3, [pc, #20]	; (8002ed0 <std+0x3c>)
 8002ebc:	62a3      	str	r3, [r4, #40]	; 0x28
 8002ebe:	4b05      	ldr	r3, [pc, #20]	; (8002ed4 <std+0x40>)
 8002ec0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002ec2:	4b05      	ldr	r3, [pc, #20]	; (8002ed8 <std+0x44>)
 8002ec4:	6224      	str	r4, [r4, #32]
 8002ec6:	6323      	str	r3, [r4, #48]	; 0x30
 8002ec8:	bd10      	pop	{r4, pc}
 8002eca:	bf00      	nop
 8002ecc:	080037a9 	.word	0x080037a9
 8002ed0:	080037cb 	.word	0x080037cb
 8002ed4:	08003803 	.word	0x08003803
 8002ed8:	08003827 	.word	0x08003827

08002edc <_cleanup_r>:
 8002edc:	4901      	ldr	r1, [pc, #4]	; (8002ee4 <_cleanup_r+0x8>)
 8002ede:	f000 b8af 	b.w	8003040 <_fwalk_reent>
 8002ee2:	bf00      	nop
 8002ee4:	08003b01 	.word	0x08003b01

08002ee8 <__sfmoreglue>:
 8002ee8:	b570      	push	{r4, r5, r6, lr}
 8002eea:	2268      	movs	r2, #104	; 0x68
 8002eec:	1e4d      	subs	r5, r1, #1
 8002eee:	4355      	muls	r5, r2
 8002ef0:	460e      	mov	r6, r1
 8002ef2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002ef6:	f000 f8e5 	bl	80030c4 <_malloc_r>
 8002efa:	4604      	mov	r4, r0
 8002efc:	b140      	cbz	r0, 8002f10 <__sfmoreglue+0x28>
 8002efe:	2100      	movs	r1, #0
 8002f00:	e9c0 1600 	strd	r1, r6, [r0]
 8002f04:	300c      	adds	r0, #12
 8002f06:	60a0      	str	r0, [r4, #8]
 8002f08:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002f0c:	f7ff ffa2 	bl	8002e54 <memset>
 8002f10:	4620      	mov	r0, r4
 8002f12:	bd70      	pop	{r4, r5, r6, pc}

08002f14 <__sfp_lock_acquire>:
 8002f14:	4801      	ldr	r0, [pc, #4]	; (8002f1c <__sfp_lock_acquire+0x8>)
 8002f16:	f000 b8b3 	b.w	8003080 <__retarget_lock_acquire_recursive>
 8002f1a:	bf00      	nop
 8002f1c:	20000131 	.word	0x20000131

08002f20 <__sfp_lock_release>:
 8002f20:	4801      	ldr	r0, [pc, #4]	; (8002f28 <__sfp_lock_release+0x8>)
 8002f22:	f000 b8ae 	b.w	8003082 <__retarget_lock_release_recursive>
 8002f26:	bf00      	nop
 8002f28:	20000131 	.word	0x20000131

08002f2c <__sinit_lock_acquire>:
 8002f2c:	4801      	ldr	r0, [pc, #4]	; (8002f34 <__sinit_lock_acquire+0x8>)
 8002f2e:	f000 b8a7 	b.w	8003080 <__retarget_lock_acquire_recursive>
 8002f32:	bf00      	nop
 8002f34:	20000132 	.word	0x20000132

08002f38 <__sinit_lock_release>:
 8002f38:	4801      	ldr	r0, [pc, #4]	; (8002f40 <__sinit_lock_release+0x8>)
 8002f3a:	f000 b8a2 	b.w	8003082 <__retarget_lock_release_recursive>
 8002f3e:	bf00      	nop
 8002f40:	20000132 	.word	0x20000132

08002f44 <__sinit>:
 8002f44:	b510      	push	{r4, lr}
 8002f46:	4604      	mov	r4, r0
 8002f48:	f7ff fff0 	bl	8002f2c <__sinit_lock_acquire>
 8002f4c:	69a3      	ldr	r3, [r4, #24]
 8002f4e:	b11b      	cbz	r3, 8002f58 <__sinit+0x14>
 8002f50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002f54:	f7ff bff0 	b.w	8002f38 <__sinit_lock_release>
 8002f58:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002f5c:	6523      	str	r3, [r4, #80]	; 0x50
 8002f5e:	4b13      	ldr	r3, [pc, #76]	; (8002fac <__sinit+0x68>)
 8002f60:	4a13      	ldr	r2, [pc, #76]	; (8002fb0 <__sinit+0x6c>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	62a2      	str	r2, [r4, #40]	; 0x28
 8002f66:	42a3      	cmp	r3, r4
 8002f68:	bf04      	itt	eq
 8002f6a:	2301      	moveq	r3, #1
 8002f6c:	61a3      	streq	r3, [r4, #24]
 8002f6e:	4620      	mov	r0, r4
 8002f70:	f000 f820 	bl	8002fb4 <__sfp>
 8002f74:	6060      	str	r0, [r4, #4]
 8002f76:	4620      	mov	r0, r4
 8002f78:	f000 f81c 	bl	8002fb4 <__sfp>
 8002f7c:	60a0      	str	r0, [r4, #8]
 8002f7e:	4620      	mov	r0, r4
 8002f80:	f000 f818 	bl	8002fb4 <__sfp>
 8002f84:	2200      	movs	r2, #0
 8002f86:	60e0      	str	r0, [r4, #12]
 8002f88:	2104      	movs	r1, #4
 8002f8a:	6860      	ldr	r0, [r4, #4]
 8002f8c:	f7ff ff82 	bl	8002e94 <std>
 8002f90:	68a0      	ldr	r0, [r4, #8]
 8002f92:	2201      	movs	r2, #1
 8002f94:	2109      	movs	r1, #9
 8002f96:	f7ff ff7d 	bl	8002e94 <std>
 8002f9a:	68e0      	ldr	r0, [r4, #12]
 8002f9c:	2202      	movs	r2, #2
 8002f9e:	2112      	movs	r1, #18
 8002fa0:	f7ff ff78 	bl	8002e94 <std>
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	61a3      	str	r3, [r4, #24]
 8002fa8:	e7d2      	b.n	8002f50 <__sinit+0xc>
 8002faa:	bf00      	nop
 8002fac:	08003dbc 	.word	0x08003dbc
 8002fb0:	08002edd 	.word	0x08002edd

08002fb4 <__sfp>:
 8002fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fb6:	4607      	mov	r7, r0
 8002fb8:	f7ff ffac 	bl	8002f14 <__sfp_lock_acquire>
 8002fbc:	4b1e      	ldr	r3, [pc, #120]	; (8003038 <__sfp+0x84>)
 8002fbe:	681e      	ldr	r6, [r3, #0]
 8002fc0:	69b3      	ldr	r3, [r6, #24]
 8002fc2:	b913      	cbnz	r3, 8002fca <__sfp+0x16>
 8002fc4:	4630      	mov	r0, r6
 8002fc6:	f7ff ffbd 	bl	8002f44 <__sinit>
 8002fca:	3648      	adds	r6, #72	; 0x48
 8002fcc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002fd0:	3b01      	subs	r3, #1
 8002fd2:	d503      	bpl.n	8002fdc <__sfp+0x28>
 8002fd4:	6833      	ldr	r3, [r6, #0]
 8002fd6:	b30b      	cbz	r3, 800301c <__sfp+0x68>
 8002fd8:	6836      	ldr	r6, [r6, #0]
 8002fda:	e7f7      	b.n	8002fcc <__sfp+0x18>
 8002fdc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002fe0:	b9d5      	cbnz	r5, 8003018 <__sfp+0x64>
 8002fe2:	4b16      	ldr	r3, [pc, #88]	; (800303c <__sfp+0x88>)
 8002fe4:	60e3      	str	r3, [r4, #12]
 8002fe6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002fea:	6665      	str	r5, [r4, #100]	; 0x64
 8002fec:	f000 f847 	bl	800307e <__retarget_lock_init_recursive>
 8002ff0:	f7ff ff96 	bl	8002f20 <__sfp_lock_release>
 8002ff4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002ff8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002ffc:	6025      	str	r5, [r4, #0]
 8002ffe:	61a5      	str	r5, [r4, #24]
 8003000:	2208      	movs	r2, #8
 8003002:	4629      	mov	r1, r5
 8003004:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003008:	f7ff ff24 	bl	8002e54 <memset>
 800300c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003010:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003014:	4620      	mov	r0, r4
 8003016:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003018:	3468      	adds	r4, #104	; 0x68
 800301a:	e7d9      	b.n	8002fd0 <__sfp+0x1c>
 800301c:	2104      	movs	r1, #4
 800301e:	4638      	mov	r0, r7
 8003020:	f7ff ff62 	bl	8002ee8 <__sfmoreglue>
 8003024:	4604      	mov	r4, r0
 8003026:	6030      	str	r0, [r6, #0]
 8003028:	2800      	cmp	r0, #0
 800302a:	d1d5      	bne.n	8002fd8 <__sfp+0x24>
 800302c:	f7ff ff78 	bl	8002f20 <__sfp_lock_release>
 8003030:	230c      	movs	r3, #12
 8003032:	603b      	str	r3, [r7, #0]
 8003034:	e7ee      	b.n	8003014 <__sfp+0x60>
 8003036:	bf00      	nop
 8003038:	08003dbc 	.word	0x08003dbc
 800303c:	ffff0001 	.word	0xffff0001

08003040 <_fwalk_reent>:
 8003040:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003044:	4606      	mov	r6, r0
 8003046:	4688      	mov	r8, r1
 8003048:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800304c:	2700      	movs	r7, #0
 800304e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003052:	f1b9 0901 	subs.w	r9, r9, #1
 8003056:	d505      	bpl.n	8003064 <_fwalk_reent+0x24>
 8003058:	6824      	ldr	r4, [r4, #0]
 800305a:	2c00      	cmp	r4, #0
 800305c:	d1f7      	bne.n	800304e <_fwalk_reent+0xe>
 800305e:	4638      	mov	r0, r7
 8003060:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003064:	89ab      	ldrh	r3, [r5, #12]
 8003066:	2b01      	cmp	r3, #1
 8003068:	d907      	bls.n	800307a <_fwalk_reent+0x3a>
 800306a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800306e:	3301      	adds	r3, #1
 8003070:	d003      	beq.n	800307a <_fwalk_reent+0x3a>
 8003072:	4629      	mov	r1, r5
 8003074:	4630      	mov	r0, r6
 8003076:	47c0      	blx	r8
 8003078:	4307      	orrs	r7, r0
 800307a:	3568      	adds	r5, #104	; 0x68
 800307c:	e7e9      	b.n	8003052 <_fwalk_reent+0x12>

0800307e <__retarget_lock_init_recursive>:
 800307e:	4770      	bx	lr

08003080 <__retarget_lock_acquire_recursive>:
 8003080:	4770      	bx	lr

08003082 <__retarget_lock_release_recursive>:
 8003082:	4770      	bx	lr

08003084 <sbrk_aligned>:
 8003084:	b570      	push	{r4, r5, r6, lr}
 8003086:	4e0e      	ldr	r6, [pc, #56]	; (80030c0 <sbrk_aligned+0x3c>)
 8003088:	460c      	mov	r4, r1
 800308a:	6831      	ldr	r1, [r6, #0]
 800308c:	4605      	mov	r5, r0
 800308e:	b911      	cbnz	r1, 8003096 <sbrk_aligned+0x12>
 8003090:	f000 fb7a 	bl	8003788 <_sbrk_r>
 8003094:	6030      	str	r0, [r6, #0]
 8003096:	4621      	mov	r1, r4
 8003098:	4628      	mov	r0, r5
 800309a:	f000 fb75 	bl	8003788 <_sbrk_r>
 800309e:	1c43      	adds	r3, r0, #1
 80030a0:	d00a      	beq.n	80030b8 <sbrk_aligned+0x34>
 80030a2:	1cc4      	adds	r4, r0, #3
 80030a4:	f024 0403 	bic.w	r4, r4, #3
 80030a8:	42a0      	cmp	r0, r4
 80030aa:	d007      	beq.n	80030bc <sbrk_aligned+0x38>
 80030ac:	1a21      	subs	r1, r4, r0
 80030ae:	4628      	mov	r0, r5
 80030b0:	f000 fb6a 	bl	8003788 <_sbrk_r>
 80030b4:	3001      	adds	r0, #1
 80030b6:	d101      	bne.n	80030bc <sbrk_aligned+0x38>
 80030b8:	f04f 34ff 	mov.w	r4, #4294967295
 80030bc:	4620      	mov	r0, r4
 80030be:	bd70      	pop	{r4, r5, r6, pc}
 80030c0:	20000138 	.word	0x20000138

080030c4 <_malloc_r>:
 80030c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80030c8:	1ccd      	adds	r5, r1, #3
 80030ca:	f025 0503 	bic.w	r5, r5, #3
 80030ce:	3508      	adds	r5, #8
 80030d0:	2d0c      	cmp	r5, #12
 80030d2:	bf38      	it	cc
 80030d4:	250c      	movcc	r5, #12
 80030d6:	2d00      	cmp	r5, #0
 80030d8:	4607      	mov	r7, r0
 80030da:	db01      	blt.n	80030e0 <_malloc_r+0x1c>
 80030dc:	42a9      	cmp	r1, r5
 80030de:	d905      	bls.n	80030ec <_malloc_r+0x28>
 80030e0:	230c      	movs	r3, #12
 80030e2:	603b      	str	r3, [r7, #0]
 80030e4:	2600      	movs	r6, #0
 80030e6:	4630      	mov	r0, r6
 80030e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80030ec:	4e2e      	ldr	r6, [pc, #184]	; (80031a8 <_malloc_r+0xe4>)
 80030ee:	f000 fdbb 	bl	8003c68 <__malloc_lock>
 80030f2:	6833      	ldr	r3, [r6, #0]
 80030f4:	461c      	mov	r4, r3
 80030f6:	bb34      	cbnz	r4, 8003146 <_malloc_r+0x82>
 80030f8:	4629      	mov	r1, r5
 80030fa:	4638      	mov	r0, r7
 80030fc:	f7ff ffc2 	bl	8003084 <sbrk_aligned>
 8003100:	1c43      	adds	r3, r0, #1
 8003102:	4604      	mov	r4, r0
 8003104:	d14d      	bne.n	80031a2 <_malloc_r+0xde>
 8003106:	6834      	ldr	r4, [r6, #0]
 8003108:	4626      	mov	r6, r4
 800310a:	2e00      	cmp	r6, #0
 800310c:	d140      	bne.n	8003190 <_malloc_r+0xcc>
 800310e:	6823      	ldr	r3, [r4, #0]
 8003110:	4631      	mov	r1, r6
 8003112:	4638      	mov	r0, r7
 8003114:	eb04 0803 	add.w	r8, r4, r3
 8003118:	f000 fb36 	bl	8003788 <_sbrk_r>
 800311c:	4580      	cmp	r8, r0
 800311e:	d13a      	bne.n	8003196 <_malloc_r+0xd2>
 8003120:	6821      	ldr	r1, [r4, #0]
 8003122:	3503      	adds	r5, #3
 8003124:	1a6d      	subs	r5, r5, r1
 8003126:	f025 0503 	bic.w	r5, r5, #3
 800312a:	3508      	adds	r5, #8
 800312c:	2d0c      	cmp	r5, #12
 800312e:	bf38      	it	cc
 8003130:	250c      	movcc	r5, #12
 8003132:	4629      	mov	r1, r5
 8003134:	4638      	mov	r0, r7
 8003136:	f7ff ffa5 	bl	8003084 <sbrk_aligned>
 800313a:	3001      	adds	r0, #1
 800313c:	d02b      	beq.n	8003196 <_malloc_r+0xd2>
 800313e:	6823      	ldr	r3, [r4, #0]
 8003140:	442b      	add	r3, r5
 8003142:	6023      	str	r3, [r4, #0]
 8003144:	e00e      	b.n	8003164 <_malloc_r+0xa0>
 8003146:	6822      	ldr	r2, [r4, #0]
 8003148:	1b52      	subs	r2, r2, r5
 800314a:	d41e      	bmi.n	800318a <_malloc_r+0xc6>
 800314c:	2a0b      	cmp	r2, #11
 800314e:	d916      	bls.n	800317e <_malloc_r+0xba>
 8003150:	1961      	adds	r1, r4, r5
 8003152:	42a3      	cmp	r3, r4
 8003154:	6025      	str	r5, [r4, #0]
 8003156:	bf18      	it	ne
 8003158:	6059      	strne	r1, [r3, #4]
 800315a:	6863      	ldr	r3, [r4, #4]
 800315c:	bf08      	it	eq
 800315e:	6031      	streq	r1, [r6, #0]
 8003160:	5162      	str	r2, [r4, r5]
 8003162:	604b      	str	r3, [r1, #4]
 8003164:	4638      	mov	r0, r7
 8003166:	f104 060b 	add.w	r6, r4, #11
 800316a:	f000 fd83 	bl	8003c74 <__malloc_unlock>
 800316e:	f026 0607 	bic.w	r6, r6, #7
 8003172:	1d23      	adds	r3, r4, #4
 8003174:	1af2      	subs	r2, r6, r3
 8003176:	d0b6      	beq.n	80030e6 <_malloc_r+0x22>
 8003178:	1b9b      	subs	r3, r3, r6
 800317a:	50a3      	str	r3, [r4, r2]
 800317c:	e7b3      	b.n	80030e6 <_malloc_r+0x22>
 800317e:	6862      	ldr	r2, [r4, #4]
 8003180:	42a3      	cmp	r3, r4
 8003182:	bf0c      	ite	eq
 8003184:	6032      	streq	r2, [r6, #0]
 8003186:	605a      	strne	r2, [r3, #4]
 8003188:	e7ec      	b.n	8003164 <_malloc_r+0xa0>
 800318a:	4623      	mov	r3, r4
 800318c:	6864      	ldr	r4, [r4, #4]
 800318e:	e7b2      	b.n	80030f6 <_malloc_r+0x32>
 8003190:	4634      	mov	r4, r6
 8003192:	6876      	ldr	r6, [r6, #4]
 8003194:	e7b9      	b.n	800310a <_malloc_r+0x46>
 8003196:	230c      	movs	r3, #12
 8003198:	603b      	str	r3, [r7, #0]
 800319a:	4638      	mov	r0, r7
 800319c:	f000 fd6a 	bl	8003c74 <__malloc_unlock>
 80031a0:	e7a1      	b.n	80030e6 <_malloc_r+0x22>
 80031a2:	6025      	str	r5, [r4, #0]
 80031a4:	e7de      	b.n	8003164 <_malloc_r+0xa0>
 80031a6:	bf00      	nop
 80031a8:	20000134 	.word	0x20000134

080031ac <__sfputc_r>:
 80031ac:	6893      	ldr	r3, [r2, #8]
 80031ae:	3b01      	subs	r3, #1
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	b410      	push	{r4}
 80031b4:	6093      	str	r3, [r2, #8]
 80031b6:	da08      	bge.n	80031ca <__sfputc_r+0x1e>
 80031b8:	6994      	ldr	r4, [r2, #24]
 80031ba:	42a3      	cmp	r3, r4
 80031bc:	db01      	blt.n	80031c2 <__sfputc_r+0x16>
 80031be:	290a      	cmp	r1, #10
 80031c0:	d103      	bne.n	80031ca <__sfputc_r+0x1e>
 80031c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80031c6:	f000 bb33 	b.w	8003830 <__swbuf_r>
 80031ca:	6813      	ldr	r3, [r2, #0]
 80031cc:	1c58      	adds	r0, r3, #1
 80031ce:	6010      	str	r0, [r2, #0]
 80031d0:	7019      	strb	r1, [r3, #0]
 80031d2:	4608      	mov	r0, r1
 80031d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80031d8:	4770      	bx	lr

080031da <__sfputs_r>:
 80031da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031dc:	4606      	mov	r6, r0
 80031de:	460f      	mov	r7, r1
 80031e0:	4614      	mov	r4, r2
 80031e2:	18d5      	adds	r5, r2, r3
 80031e4:	42ac      	cmp	r4, r5
 80031e6:	d101      	bne.n	80031ec <__sfputs_r+0x12>
 80031e8:	2000      	movs	r0, #0
 80031ea:	e007      	b.n	80031fc <__sfputs_r+0x22>
 80031ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80031f0:	463a      	mov	r2, r7
 80031f2:	4630      	mov	r0, r6
 80031f4:	f7ff ffda 	bl	80031ac <__sfputc_r>
 80031f8:	1c43      	adds	r3, r0, #1
 80031fa:	d1f3      	bne.n	80031e4 <__sfputs_r+0xa>
 80031fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003200 <_vfiprintf_r>:
 8003200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003204:	460d      	mov	r5, r1
 8003206:	b09d      	sub	sp, #116	; 0x74
 8003208:	4614      	mov	r4, r2
 800320a:	4698      	mov	r8, r3
 800320c:	4606      	mov	r6, r0
 800320e:	b118      	cbz	r0, 8003218 <_vfiprintf_r+0x18>
 8003210:	6983      	ldr	r3, [r0, #24]
 8003212:	b90b      	cbnz	r3, 8003218 <_vfiprintf_r+0x18>
 8003214:	f7ff fe96 	bl	8002f44 <__sinit>
 8003218:	4b89      	ldr	r3, [pc, #548]	; (8003440 <_vfiprintf_r+0x240>)
 800321a:	429d      	cmp	r5, r3
 800321c:	d11b      	bne.n	8003256 <_vfiprintf_r+0x56>
 800321e:	6875      	ldr	r5, [r6, #4]
 8003220:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003222:	07d9      	lsls	r1, r3, #31
 8003224:	d405      	bmi.n	8003232 <_vfiprintf_r+0x32>
 8003226:	89ab      	ldrh	r3, [r5, #12]
 8003228:	059a      	lsls	r2, r3, #22
 800322a:	d402      	bmi.n	8003232 <_vfiprintf_r+0x32>
 800322c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800322e:	f7ff ff27 	bl	8003080 <__retarget_lock_acquire_recursive>
 8003232:	89ab      	ldrh	r3, [r5, #12]
 8003234:	071b      	lsls	r3, r3, #28
 8003236:	d501      	bpl.n	800323c <_vfiprintf_r+0x3c>
 8003238:	692b      	ldr	r3, [r5, #16]
 800323a:	b9eb      	cbnz	r3, 8003278 <_vfiprintf_r+0x78>
 800323c:	4629      	mov	r1, r5
 800323e:	4630      	mov	r0, r6
 8003240:	f000 fb5a 	bl	80038f8 <__swsetup_r>
 8003244:	b1c0      	cbz	r0, 8003278 <_vfiprintf_r+0x78>
 8003246:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003248:	07dc      	lsls	r4, r3, #31
 800324a:	d50e      	bpl.n	800326a <_vfiprintf_r+0x6a>
 800324c:	f04f 30ff 	mov.w	r0, #4294967295
 8003250:	b01d      	add	sp, #116	; 0x74
 8003252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003256:	4b7b      	ldr	r3, [pc, #492]	; (8003444 <_vfiprintf_r+0x244>)
 8003258:	429d      	cmp	r5, r3
 800325a:	d101      	bne.n	8003260 <_vfiprintf_r+0x60>
 800325c:	68b5      	ldr	r5, [r6, #8]
 800325e:	e7df      	b.n	8003220 <_vfiprintf_r+0x20>
 8003260:	4b79      	ldr	r3, [pc, #484]	; (8003448 <_vfiprintf_r+0x248>)
 8003262:	429d      	cmp	r5, r3
 8003264:	bf08      	it	eq
 8003266:	68f5      	ldreq	r5, [r6, #12]
 8003268:	e7da      	b.n	8003220 <_vfiprintf_r+0x20>
 800326a:	89ab      	ldrh	r3, [r5, #12]
 800326c:	0598      	lsls	r0, r3, #22
 800326e:	d4ed      	bmi.n	800324c <_vfiprintf_r+0x4c>
 8003270:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003272:	f7ff ff06 	bl	8003082 <__retarget_lock_release_recursive>
 8003276:	e7e9      	b.n	800324c <_vfiprintf_r+0x4c>
 8003278:	2300      	movs	r3, #0
 800327a:	9309      	str	r3, [sp, #36]	; 0x24
 800327c:	2320      	movs	r3, #32
 800327e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003282:	f8cd 800c 	str.w	r8, [sp, #12]
 8003286:	2330      	movs	r3, #48	; 0x30
 8003288:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800344c <_vfiprintf_r+0x24c>
 800328c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003290:	f04f 0901 	mov.w	r9, #1
 8003294:	4623      	mov	r3, r4
 8003296:	469a      	mov	sl, r3
 8003298:	f813 2b01 	ldrb.w	r2, [r3], #1
 800329c:	b10a      	cbz	r2, 80032a2 <_vfiprintf_r+0xa2>
 800329e:	2a25      	cmp	r2, #37	; 0x25
 80032a0:	d1f9      	bne.n	8003296 <_vfiprintf_r+0x96>
 80032a2:	ebba 0b04 	subs.w	fp, sl, r4
 80032a6:	d00b      	beq.n	80032c0 <_vfiprintf_r+0xc0>
 80032a8:	465b      	mov	r3, fp
 80032aa:	4622      	mov	r2, r4
 80032ac:	4629      	mov	r1, r5
 80032ae:	4630      	mov	r0, r6
 80032b0:	f7ff ff93 	bl	80031da <__sfputs_r>
 80032b4:	3001      	adds	r0, #1
 80032b6:	f000 80aa 	beq.w	800340e <_vfiprintf_r+0x20e>
 80032ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80032bc:	445a      	add	r2, fp
 80032be:	9209      	str	r2, [sp, #36]	; 0x24
 80032c0:	f89a 3000 	ldrb.w	r3, [sl]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	f000 80a2 	beq.w	800340e <_vfiprintf_r+0x20e>
 80032ca:	2300      	movs	r3, #0
 80032cc:	f04f 32ff 	mov.w	r2, #4294967295
 80032d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80032d4:	f10a 0a01 	add.w	sl, sl, #1
 80032d8:	9304      	str	r3, [sp, #16]
 80032da:	9307      	str	r3, [sp, #28]
 80032dc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80032e0:	931a      	str	r3, [sp, #104]	; 0x68
 80032e2:	4654      	mov	r4, sl
 80032e4:	2205      	movs	r2, #5
 80032e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80032ea:	4858      	ldr	r0, [pc, #352]	; (800344c <_vfiprintf_r+0x24c>)
 80032ec:	f7fc ff78 	bl	80001e0 <memchr>
 80032f0:	9a04      	ldr	r2, [sp, #16]
 80032f2:	b9d8      	cbnz	r0, 800332c <_vfiprintf_r+0x12c>
 80032f4:	06d1      	lsls	r1, r2, #27
 80032f6:	bf44      	itt	mi
 80032f8:	2320      	movmi	r3, #32
 80032fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80032fe:	0713      	lsls	r3, r2, #28
 8003300:	bf44      	itt	mi
 8003302:	232b      	movmi	r3, #43	; 0x2b
 8003304:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003308:	f89a 3000 	ldrb.w	r3, [sl]
 800330c:	2b2a      	cmp	r3, #42	; 0x2a
 800330e:	d015      	beq.n	800333c <_vfiprintf_r+0x13c>
 8003310:	9a07      	ldr	r2, [sp, #28]
 8003312:	4654      	mov	r4, sl
 8003314:	2000      	movs	r0, #0
 8003316:	f04f 0c0a 	mov.w	ip, #10
 800331a:	4621      	mov	r1, r4
 800331c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003320:	3b30      	subs	r3, #48	; 0x30
 8003322:	2b09      	cmp	r3, #9
 8003324:	d94e      	bls.n	80033c4 <_vfiprintf_r+0x1c4>
 8003326:	b1b0      	cbz	r0, 8003356 <_vfiprintf_r+0x156>
 8003328:	9207      	str	r2, [sp, #28]
 800332a:	e014      	b.n	8003356 <_vfiprintf_r+0x156>
 800332c:	eba0 0308 	sub.w	r3, r0, r8
 8003330:	fa09 f303 	lsl.w	r3, r9, r3
 8003334:	4313      	orrs	r3, r2
 8003336:	9304      	str	r3, [sp, #16]
 8003338:	46a2      	mov	sl, r4
 800333a:	e7d2      	b.n	80032e2 <_vfiprintf_r+0xe2>
 800333c:	9b03      	ldr	r3, [sp, #12]
 800333e:	1d19      	adds	r1, r3, #4
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	9103      	str	r1, [sp, #12]
 8003344:	2b00      	cmp	r3, #0
 8003346:	bfbb      	ittet	lt
 8003348:	425b      	neglt	r3, r3
 800334a:	f042 0202 	orrlt.w	r2, r2, #2
 800334e:	9307      	strge	r3, [sp, #28]
 8003350:	9307      	strlt	r3, [sp, #28]
 8003352:	bfb8      	it	lt
 8003354:	9204      	strlt	r2, [sp, #16]
 8003356:	7823      	ldrb	r3, [r4, #0]
 8003358:	2b2e      	cmp	r3, #46	; 0x2e
 800335a:	d10c      	bne.n	8003376 <_vfiprintf_r+0x176>
 800335c:	7863      	ldrb	r3, [r4, #1]
 800335e:	2b2a      	cmp	r3, #42	; 0x2a
 8003360:	d135      	bne.n	80033ce <_vfiprintf_r+0x1ce>
 8003362:	9b03      	ldr	r3, [sp, #12]
 8003364:	1d1a      	adds	r2, r3, #4
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	9203      	str	r2, [sp, #12]
 800336a:	2b00      	cmp	r3, #0
 800336c:	bfb8      	it	lt
 800336e:	f04f 33ff 	movlt.w	r3, #4294967295
 8003372:	3402      	adds	r4, #2
 8003374:	9305      	str	r3, [sp, #20]
 8003376:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800345c <_vfiprintf_r+0x25c>
 800337a:	7821      	ldrb	r1, [r4, #0]
 800337c:	2203      	movs	r2, #3
 800337e:	4650      	mov	r0, sl
 8003380:	f7fc ff2e 	bl	80001e0 <memchr>
 8003384:	b140      	cbz	r0, 8003398 <_vfiprintf_r+0x198>
 8003386:	2340      	movs	r3, #64	; 0x40
 8003388:	eba0 000a 	sub.w	r0, r0, sl
 800338c:	fa03 f000 	lsl.w	r0, r3, r0
 8003390:	9b04      	ldr	r3, [sp, #16]
 8003392:	4303      	orrs	r3, r0
 8003394:	3401      	adds	r4, #1
 8003396:	9304      	str	r3, [sp, #16]
 8003398:	f814 1b01 	ldrb.w	r1, [r4], #1
 800339c:	482c      	ldr	r0, [pc, #176]	; (8003450 <_vfiprintf_r+0x250>)
 800339e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80033a2:	2206      	movs	r2, #6
 80033a4:	f7fc ff1c 	bl	80001e0 <memchr>
 80033a8:	2800      	cmp	r0, #0
 80033aa:	d03f      	beq.n	800342c <_vfiprintf_r+0x22c>
 80033ac:	4b29      	ldr	r3, [pc, #164]	; (8003454 <_vfiprintf_r+0x254>)
 80033ae:	bb1b      	cbnz	r3, 80033f8 <_vfiprintf_r+0x1f8>
 80033b0:	9b03      	ldr	r3, [sp, #12]
 80033b2:	3307      	adds	r3, #7
 80033b4:	f023 0307 	bic.w	r3, r3, #7
 80033b8:	3308      	adds	r3, #8
 80033ba:	9303      	str	r3, [sp, #12]
 80033bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80033be:	443b      	add	r3, r7
 80033c0:	9309      	str	r3, [sp, #36]	; 0x24
 80033c2:	e767      	b.n	8003294 <_vfiprintf_r+0x94>
 80033c4:	fb0c 3202 	mla	r2, ip, r2, r3
 80033c8:	460c      	mov	r4, r1
 80033ca:	2001      	movs	r0, #1
 80033cc:	e7a5      	b.n	800331a <_vfiprintf_r+0x11a>
 80033ce:	2300      	movs	r3, #0
 80033d0:	3401      	adds	r4, #1
 80033d2:	9305      	str	r3, [sp, #20]
 80033d4:	4619      	mov	r1, r3
 80033d6:	f04f 0c0a 	mov.w	ip, #10
 80033da:	4620      	mov	r0, r4
 80033dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80033e0:	3a30      	subs	r2, #48	; 0x30
 80033e2:	2a09      	cmp	r2, #9
 80033e4:	d903      	bls.n	80033ee <_vfiprintf_r+0x1ee>
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d0c5      	beq.n	8003376 <_vfiprintf_r+0x176>
 80033ea:	9105      	str	r1, [sp, #20]
 80033ec:	e7c3      	b.n	8003376 <_vfiprintf_r+0x176>
 80033ee:	fb0c 2101 	mla	r1, ip, r1, r2
 80033f2:	4604      	mov	r4, r0
 80033f4:	2301      	movs	r3, #1
 80033f6:	e7f0      	b.n	80033da <_vfiprintf_r+0x1da>
 80033f8:	ab03      	add	r3, sp, #12
 80033fa:	9300      	str	r3, [sp, #0]
 80033fc:	462a      	mov	r2, r5
 80033fe:	4b16      	ldr	r3, [pc, #88]	; (8003458 <_vfiprintf_r+0x258>)
 8003400:	a904      	add	r1, sp, #16
 8003402:	4630      	mov	r0, r6
 8003404:	f3af 8000 	nop.w
 8003408:	4607      	mov	r7, r0
 800340a:	1c78      	adds	r0, r7, #1
 800340c:	d1d6      	bne.n	80033bc <_vfiprintf_r+0x1bc>
 800340e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003410:	07d9      	lsls	r1, r3, #31
 8003412:	d405      	bmi.n	8003420 <_vfiprintf_r+0x220>
 8003414:	89ab      	ldrh	r3, [r5, #12]
 8003416:	059a      	lsls	r2, r3, #22
 8003418:	d402      	bmi.n	8003420 <_vfiprintf_r+0x220>
 800341a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800341c:	f7ff fe31 	bl	8003082 <__retarget_lock_release_recursive>
 8003420:	89ab      	ldrh	r3, [r5, #12]
 8003422:	065b      	lsls	r3, r3, #25
 8003424:	f53f af12 	bmi.w	800324c <_vfiprintf_r+0x4c>
 8003428:	9809      	ldr	r0, [sp, #36]	; 0x24
 800342a:	e711      	b.n	8003250 <_vfiprintf_r+0x50>
 800342c:	ab03      	add	r3, sp, #12
 800342e:	9300      	str	r3, [sp, #0]
 8003430:	462a      	mov	r2, r5
 8003432:	4b09      	ldr	r3, [pc, #36]	; (8003458 <_vfiprintf_r+0x258>)
 8003434:	a904      	add	r1, sp, #16
 8003436:	4630      	mov	r0, r6
 8003438:	f000 f880 	bl	800353c <_printf_i>
 800343c:	e7e4      	b.n	8003408 <_vfiprintf_r+0x208>
 800343e:	bf00      	nop
 8003440:	08003de0 	.word	0x08003de0
 8003444:	08003e00 	.word	0x08003e00
 8003448:	08003dc0 	.word	0x08003dc0
 800344c:	08003e20 	.word	0x08003e20
 8003450:	08003e2a 	.word	0x08003e2a
 8003454:	00000000 	.word	0x00000000
 8003458:	080031db 	.word	0x080031db
 800345c:	08003e26 	.word	0x08003e26

08003460 <_printf_common>:
 8003460:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003464:	4616      	mov	r6, r2
 8003466:	4699      	mov	r9, r3
 8003468:	688a      	ldr	r2, [r1, #8]
 800346a:	690b      	ldr	r3, [r1, #16]
 800346c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003470:	4293      	cmp	r3, r2
 8003472:	bfb8      	it	lt
 8003474:	4613      	movlt	r3, r2
 8003476:	6033      	str	r3, [r6, #0]
 8003478:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800347c:	4607      	mov	r7, r0
 800347e:	460c      	mov	r4, r1
 8003480:	b10a      	cbz	r2, 8003486 <_printf_common+0x26>
 8003482:	3301      	adds	r3, #1
 8003484:	6033      	str	r3, [r6, #0]
 8003486:	6823      	ldr	r3, [r4, #0]
 8003488:	0699      	lsls	r1, r3, #26
 800348a:	bf42      	ittt	mi
 800348c:	6833      	ldrmi	r3, [r6, #0]
 800348e:	3302      	addmi	r3, #2
 8003490:	6033      	strmi	r3, [r6, #0]
 8003492:	6825      	ldr	r5, [r4, #0]
 8003494:	f015 0506 	ands.w	r5, r5, #6
 8003498:	d106      	bne.n	80034a8 <_printf_common+0x48>
 800349a:	f104 0a19 	add.w	sl, r4, #25
 800349e:	68e3      	ldr	r3, [r4, #12]
 80034a0:	6832      	ldr	r2, [r6, #0]
 80034a2:	1a9b      	subs	r3, r3, r2
 80034a4:	42ab      	cmp	r3, r5
 80034a6:	dc26      	bgt.n	80034f6 <_printf_common+0x96>
 80034a8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80034ac:	1e13      	subs	r3, r2, #0
 80034ae:	6822      	ldr	r2, [r4, #0]
 80034b0:	bf18      	it	ne
 80034b2:	2301      	movne	r3, #1
 80034b4:	0692      	lsls	r2, r2, #26
 80034b6:	d42b      	bmi.n	8003510 <_printf_common+0xb0>
 80034b8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80034bc:	4649      	mov	r1, r9
 80034be:	4638      	mov	r0, r7
 80034c0:	47c0      	blx	r8
 80034c2:	3001      	adds	r0, #1
 80034c4:	d01e      	beq.n	8003504 <_printf_common+0xa4>
 80034c6:	6823      	ldr	r3, [r4, #0]
 80034c8:	68e5      	ldr	r5, [r4, #12]
 80034ca:	6832      	ldr	r2, [r6, #0]
 80034cc:	f003 0306 	and.w	r3, r3, #6
 80034d0:	2b04      	cmp	r3, #4
 80034d2:	bf08      	it	eq
 80034d4:	1aad      	subeq	r5, r5, r2
 80034d6:	68a3      	ldr	r3, [r4, #8]
 80034d8:	6922      	ldr	r2, [r4, #16]
 80034da:	bf0c      	ite	eq
 80034dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80034e0:	2500      	movne	r5, #0
 80034e2:	4293      	cmp	r3, r2
 80034e4:	bfc4      	itt	gt
 80034e6:	1a9b      	subgt	r3, r3, r2
 80034e8:	18ed      	addgt	r5, r5, r3
 80034ea:	2600      	movs	r6, #0
 80034ec:	341a      	adds	r4, #26
 80034ee:	42b5      	cmp	r5, r6
 80034f0:	d11a      	bne.n	8003528 <_printf_common+0xc8>
 80034f2:	2000      	movs	r0, #0
 80034f4:	e008      	b.n	8003508 <_printf_common+0xa8>
 80034f6:	2301      	movs	r3, #1
 80034f8:	4652      	mov	r2, sl
 80034fa:	4649      	mov	r1, r9
 80034fc:	4638      	mov	r0, r7
 80034fe:	47c0      	blx	r8
 8003500:	3001      	adds	r0, #1
 8003502:	d103      	bne.n	800350c <_printf_common+0xac>
 8003504:	f04f 30ff 	mov.w	r0, #4294967295
 8003508:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800350c:	3501      	adds	r5, #1
 800350e:	e7c6      	b.n	800349e <_printf_common+0x3e>
 8003510:	18e1      	adds	r1, r4, r3
 8003512:	1c5a      	adds	r2, r3, #1
 8003514:	2030      	movs	r0, #48	; 0x30
 8003516:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800351a:	4422      	add	r2, r4
 800351c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003520:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003524:	3302      	adds	r3, #2
 8003526:	e7c7      	b.n	80034b8 <_printf_common+0x58>
 8003528:	2301      	movs	r3, #1
 800352a:	4622      	mov	r2, r4
 800352c:	4649      	mov	r1, r9
 800352e:	4638      	mov	r0, r7
 8003530:	47c0      	blx	r8
 8003532:	3001      	adds	r0, #1
 8003534:	d0e6      	beq.n	8003504 <_printf_common+0xa4>
 8003536:	3601      	adds	r6, #1
 8003538:	e7d9      	b.n	80034ee <_printf_common+0x8e>
	...

0800353c <_printf_i>:
 800353c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003540:	7e0f      	ldrb	r7, [r1, #24]
 8003542:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003544:	2f78      	cmp	r7, #120	; 0x78
 8003546:	4691      	mov	r9, r2
 8003548:	4680      	mov	r8, r0
 800354a:	460c      	mov	r4, r1
 800354c:	469a      	mov	sl, r3
 800354e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003552:	d807      	bhi.n	8003564 <_printf_i+0x28>
 8003554:	2f62      	cmp	r7, #98	; 0x62
 8003556:	d80a      	bhi.n	800356e <_printf_i+0x32>
 8003558:	2f00      	cmp	r7, #0
 800355a:	f000 80d8 	beq.w	800370e <_printf_i+0x1d2>
 800355e:	2f58      	cmp	r7, #88	; 0x58
 8003560:	f000 80a3 	beq.w	80036aa <_printf_i+0x16e>
 8003564:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003568:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800356c:	e03a      	b.n	80035e4 <_printf_i+0xa8>
 800356e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003572:	2b15      	cmp	r3, #21
 8003574:	d8f6      	bhi.n	8003564 <_printf_i+0x28>
 8003576:	a101      	add	r1, pc, #4	; (adr r1, 800357c <_printf_i+0x40>)
 8003578:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800357c:	080035d5 	.word	0x080035d5
 8003580:	080035e9 	.word	0x080035e9
 8003584:	08003565 	.word	0x08003565
 8003588:	08003565 	.word	0x08003565
 800358c:	08003565 	.word	0x08003565
 8003590:	08003565 	.word	0x08003565
 8003594:	080035e9 	.word	0x080035e9
 8003598:	08003565 	.word	0x08003565
 800359c:	08003565 	.word	0x08003565
 80035a0:	08003565 	.word	0x08003565
 80035a4:	08003565 	.word	0x08003565
 80035a8:	080036f5 	.word	0x080036f5
 80035ac:	08003619 	.word	0x08003619
 80035b0:	080036d7 	.word	0x080036d7
 80035b4:	08003565 	.word	0x08003565
 80035b8:	08003565 	.word	0x08003565
 80035bc:	08003717 	.word	0x08003717
 80035c0:	08003565 	.word	0x08003565
 80035c4:	08003619 	.word	0x08003619
 80035c8:	08003565 	.word	0x08003565
 80035cc:	08003565 	.word	0x08003565
 80035d0:	080036df 	.word	0x080036df
 80035d4:	682b      	ldr	r3, [r5, #0]
 80035d6:	1d1a      	adds	r2, r3, #4
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	602a      	str	r2, [r5, #0]
 80035dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80035e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80035e4:	2301      	movs	r3, #1
 80035e6:	e0a3      	b.n	8003730 <_printf_i+0x1f4>
 80035e8:	6820      	ldr	r0, [r4, #0]
 80035ea:	6829      	ldr	r1, [r5, #0]
 80035ec:	0606      	lsls	r6, r0, #24
 80035ee:	f101 0304 	add.w	r3, r1, #4
 80035f2:	d50a      	bpl.n	800360a <_printf_i+0xce>
 80035f4:	680e      	ldr	r6, [r1, #0]
 80035f6:	602b      	str	r3, [r5, #0]
 80035f8:	2e00      	cmp	r6, #0
 80035fa:	da03      	bge.n	8003604 <_printf_i+0xc8>
 80035fc:	232d      	movs	r3, #45	; 0x2d
 80035fe:	4276      	negs	r6, r6
 8003600:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003604:	485e      	ldr	r0, [pc, #376]	; (8003780 <_printf_i+0x244>)
 8003606:	230a      	movs	r3, #10
 8003608:	e019      	b.n	800363e <_printf_i+0x102>
 800360a:	680e      	ldr	r6, [r1, #0]
 800360c:	602b      	str	r3, [r5, #0]
 800360e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003612:	bf18      	it	ne
 8003614:	b236      	sxthne	r6, r6
 8003616:	e7ef      	b.n	80035f8 <_printf_i+0xbc>
 8003618:	682b      	ldr	r3, [r5, #0]
 800361a:	6820      	ldr	r0, [r4, #0]
 800361c:	1d19      	adds	r1, r3, #4
 800361e:	6029      	str	r1, [r5, #0]
 8003620:	0601      	lsls	r1, r0, #24
 8003622:	d501      	bpl.n	8003628 <_printf_i+0xec>
 8003624:	681e      	ldr	r6, [r3, #0]
 8003626:	e002      	b.n	800362e <_printf_i+0xf2>
 8003628:	0646      	lsls	r6, r0, #25
 800362a:	d5fb      	bpl.n	8003624 <_printf_i+0xe8>
 800362c:	881e      	ldrh	r6, [r3, #0]
 800362e:	4854      	ldr	r0, [pc, #336]	; (8003780 <_printf_i+0x244>)
 8003630:	2f6f      	cmp	r7, #111	; 0x6f
 8003632:	bf0c      	ite	eq
 8003634:	2308      	moveq	r3, #8
 8003636:	230a      	movne	r3, #10
 8003638:	2100      	movs	r1, #0
 800363a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800363e:	6865      	ldr	r5, [r4, #4]
 8003640:	60a5      	str	r5, [r4, #8]
 8003642:	2d00      	cmp	r5, #0
 8003644:	bfa2      	ittt	ge
 8003646:	6821      	ldrge	r1, [r4, #0]
 8003648:	f021 0104 	bicge.w	r1, r1, #4
 800364c:	6021      	strge	r1, [r4, #0]
 800364e:	b90e      	cbnz	r6, 8003654 <_printf_i+0x118>
 8003650:	2d00      	cmp	r5, #0
 8003652:	d04d      	beq.n	80036f0 <_printf_i+0x1b4>
 8003654:	4615      	mov	r5, r2
 8003656:	fbb6 f1f3 	udiv	r1, r6, r3
 800365a:	fb03 6711 	mls	r7, r3, r1, r6
 800365e:	5dc7      	ldrb	r7, [r0, r7]
 8003660:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003664:	4637      	mov	r7, r6
 8003666:	42bb      	cmp	r3, r7
 8003668:	460e      	mov	r6, r1
 800366a:	d9f4      	bls.n	8003656 <_printf_i+0x11a>
 800366c:	2b08      	cmp	r3, #8
 800366e:	d10b      	bne.n	8003688 <_printf_i+0x14c>
 8003670:	6823      	ldr	r3, [r4, #0]
 8003672:	07de      	lsls	r6, r3, #31
 8003674:	d508      	bpl.n	8003688 <_printf_i+0x14c>
 8003676:	6923      	ldr	r3, [r4, #16]
 8003678:	6861      	ldr	r1, [r4, #4]
 800367a:	4299      	cmp	r1, r3
 800367c:	bfde      	ittt	le
 800367e:	2330      	movle	r3, #48	; 0x30
 8003680:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003684:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003688:	1b52      	subs	r2, r2, r5
 800368a:	6122      	str	r2, [r4, #16]
 800368c:	f8cd a000 	str.w	sl, [sp]
 8003690:	464b      	mov	r3, r9
 8003692:	aa03      	add	r2, sp, #12
 8003694:	4621      	mov	r1, r4
 8003696:	4640      	mov	r0, r8
 8003698:	f7ff fee2 	bl	8003460 <_printf_common>
 800369c:	3001      	adds	r0, #1
 800369e:	d14c      	bne.n	800373a <_printf_i+0x1fe>
 80036a0:	f04f 30ff 	mov.w	r0, #4294967295
 80036a4:	b004      	add	sp, #16
 80036a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80036aa:	4835      	ldr	r0, [pc, #212]	; (8003780 <_printf_i+0x244>)
 80036ac:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80036b0:	6829      	ldr	r1, [r5, #0]
 80036b2:	6823      	ldr	r3, [r4, #0]
 80036b4:	f851 6b04 	ldr.w	r6, [r1], #4
 80036b8:	6029      	str	r1, [r5, #0]
 80036ba:	061d      	lsls	r5, r3, #24
 80036bc:	d514      	bpl.n	80036e8 <_printf_i+0x1ac>
 80036be:	07df      	lsls	r7, r3, #31
 80036c0:	bf44      	itt	mi
 80036c2:	f043 0320 	orrmi.w	r3, r3, #32
 80036c6:	6023      	strmi	r3, [r4, #0]
 80036c8:	b91e      	cbnz	r6, 80036d2 <_printf_i+0x196>
 80036ca:	6823      	ldr	r3, [r4, #0]
 80036cc:	f023 0320 	bic.w	r3, r3, #32
 80036d0:	6023      	str	r3, [r4, #0]
 80036d2:	2310      	movs	r3, #16
 80036d4:	e7b0      	b.n	8003638 <_printf_i+0xfc>
 80036d6:	6823      	ldr	r3, [r4, #0]
 80036d8:	f043 0320 	orr.w	r3, r3, #32
 80036dc:	6023      	str	r3, [r4, #0]
 80036de:	2378      	movs	r3, #120	; 0x78
 80036e0:	4828      	ldr	r0, [pc, #160]	; (8003784 <_printf_i+0x248>)
 80036e2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80036e6:	e7e3      	b.n	80036b0 <_printf_i+0x174>
 80036e8:	0659      	lsls	r1, r3, #25
 80036ea:	bf48      	it	mi
 80036ec:	b2b6      	uxthmi	r6, r6
 80036ee:	e7e6      	b.n	80036be <_printf_i+0x182>
 80036f0:	4615      	mov	r5, r2
 80036f2:	e7bb      	b.n	800366c <_printf_i+0x130>
 80036f4:	682b      	ldr	r3, [r5, #0]
 80036f6:	6826      	ldr	r6, [r4, #0]
 80036f8:	6961      	ldr	r1, [r4, #20]
 80036fa:	1d18      	adds	r0, r3, #4
 80036fc:	6028      	str	r0, [r5, #0]
 80036fe:	0635      	lsls	r5, r6, #24
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	d501      	bpl.n	8003708 <_printf_i+0x1cc>
 8003704:	6019      	str	r1, [r3, #0]
 8003706:	e002      	b.n	800370e <_printf_i+0x1d2>
 8003708:	0670      	lsls	r0, r6, #25
 800370a:	d5fb      	bpl.n	8003704 <_printf_i+0x1c8>
 800370c:	8019      	strh	r1, [r3, #0]
 800370e:	2300      	movs	r3, #0
 8003710:	6123      	str	r3, [r4, #16]
 8003712:	4615      	mov	r5, r2
 8003714:	e7ba      	b.n	800368c <_printf_i+0x150>
 8003716:	682b      	ldr	r3, [r5, #0]
 8003718:	1d1a      	adds	r2, r3, #4
 800371a:	602a      	str	r2, [r5, #0]
 800371c:	681d      	ldr	r5, [r3, #0]
 800371e:	6862      	ldr	r2, [r4, #4]
 8003720:	2100      	movs	r1, #0
 8003722:	4628      	mov	r0, r5
 8003724:	f7fc fd5c 	bl	80001e0 <memchr>
 8003728:	b108      	cbz	r0, 800372e <_printf_i+0x1f2>
 800372a:	1b40      	subs	r0, r0, r5
 800372c:	6060      	str	r0, [r4, #4]
 800372e:	6863      	ldr	r3, [r4, #4]
 8003730:	6123      	str	r3, [r4, #16]
 8003732:	2300      	movs	r3, #0
 8003734:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003738:	e7a8      	b.n	800368c <_printf_i+0x150>
 800373a:	6923      	ldr	r3, [r4, #16]
 800373c:	462a      	mov	r2, r5
 800373e:	4649      	mov	r1, r9
 8003740:	4640      	mov	r0, r8
 8003742:	47d0      	blx	sl
 8003744:	3001      	adds	r0, #1
 8003746:	d0ab      	beq.n	80036a0 <_printf_i+0x164>
 8003748:	6823      	ldr	r3, [r4, #0]
 800374a:	079b      	lsls	r3, r3, #30
 800374c:	d413      	bmi.n	8003776 <_printf_i+0x23a>
 800374e:	68e0      	ldr	r0, [r4, #12]
 8003750:	9b03      	ldr	r3, [sp, #12]
 8003752:	4298      	cmp	r0, r3
 8003754:	bfb8      	it	lt
 8003756:	4618      	movlt	r0, r3
 8003758:	e7a4      	b.n	80036a4 <_printf_i+0x168>
 800375a:	2301      	movs	r3, #1
 800375c:	4632      	mov	r2, r6
 800375e:	4649      	mov	r1, r9
 8003760:	4640      	mov	r0, r8
 8003762:	47d0      	blx	sl
 8003764:	3001      	adds	r0, #1
 8003766:	d09b      	beq.n	80036a0 <_printf_i+0x164>
 8003768:	3501      	adds	r5, #1
 800376a:	68e3      	ldr	r3, [r4, #12]
 800376c:	9903      	ldr	r1, [sp, #12]
 800376e:	1a5b      	subs	r3, r3, r1
 8003770:	42ab      	cmp	r3, r5
 8003772:	dcf2      	bgt.n	800375a <_printf_i+0x21e>
 8003774:	e7eb      	b.n	800374e <_printf_i+0x212>
 8003776:	2500      	movs	r5, #0
 8003778:	f104 0619 	add.w	r6, r4, #25
 800377c:	e7f5      	b.n	800376a <_printf_i+0x22e>
 800377e:	bf00      	nop
 8003780:	08003e31 	.word	0x08003e31
 8003784:	08003e42 	.word	0x08003e42

08003788 <_sbrk_r>:
 8003788:	b538      	push	{r3, r4, r5, lr}
 800378a:	4d06      	ldr	r5, [pc, #24]	; (80037a4 <_sbrk_r+0x1c>)
 800378c:	2300      	movs	r3, #0
 800378e:	4604      	mov	r4, r0
 8003790:	4608      	mov	r0, r1
 8003792:	602b      	str	r3, [r5, #0]
 8003794:	f7fd fa08 	bl	8000ba8 <_sbrk>
 8003798:	1c43      	adds	r3, r0, #1
 800379a:	d102      	bne.n	80037a2 <_sbrk_r+0x1a>
 800379c:	682b      	ldr	r3, [r5, #0]
 800379e:	b103      	cbz	r3, 80037a2 <_sbrk_r+0x1a>
 80037a0:	6023      	str	r3, [r4, #0]
 80037a2:	bd38      	pop	{r3, r4, r5, pc}
 80037a4:	2000013c 	.word	0x2000013c

080037a8 <__sread>:
 80037a8:	b510      	push	{r4, lr}
 80037aa:	460c      	mov	r4, r1
 80037ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037b0:	f000 fab2 	bl	8003d18 <_read_r>
 80037b4:	2800      	cmp	r0, #0
 80037b6:	bfab      	itete	ge
 80037b8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80037ba:	89a3      	ldrhlt	r3, [r4, #12]
 80037bc:	181b      	addge	r3, r3, r0
 80037be:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80037c2:	bfac      	ite	ge
 80037c4:	6563      	strge	r3, [r4, #84]	; 0x54
 80037c6:	81a3      	strhlt	r3, [r4, #12]
 80037c8:	bd10      	pop	{r4, pc}

080037ca <__swrite>:
 80037ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80037ce:	461f      	mov	r7, r3
 80037d0:	898b      	ldrh	r3, [r1, #12]
 80037d2:	05db      	lsls	r3, r3, #23
 80037d4:	4605      	mov	r5, r0
 80037d6:	460c      	mov	r4, r1
 80037d8:	4616      	mov	r6, r2
 80037da:	d505      	bpl.n	80037e8 <__swrite+0x1e>
 80037dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037e0:	2302      	movs	r3, #2
 80037e2:	2200      	movs	r2, #0
 80037e4:	f000 f9c8 	bl	8003b78 <_lseek_r>
 80037e8:	89a3      	ldrh	r3, [r4, #12]
 80037ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80037ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80037f2:	81a3      	strh	r3, [r4, #12]
 80037f4:	4632      	mov	r2, r6
 80037f6:	463b      	mov	r3, r7
 80037f8:	4628      	mov	r0, r5
 80037fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80037fe:	f000 b869 	b.w	80038d4 <_write_r>

08003802 <__sseek>:
 8003802:	b510      	push	{r4, lr}
 8003804:	460c      	mov	r4, r1
 8003806:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800380a:	f000 f9b5 	bl	8003b78 <_lseek_r>
 800380e:	1c43      	adds	r3, r0, #1
 8003810:	89a3      	ldrh	r3, [r4, #12]
 8003812:	bf15      	itete	ne
 8003814:	6560      	strne	r0, [r4, #84]	; 0x54
 8003816:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800381a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800381e:	81a3      	strheq	r3, [r4, #12]
 8003820:	bf18      	it	ne
 8003822:	81a3      	strhne	r3, [r4, #12]
 8003824:	bd10      	pop	{r4, pc}

08003826 <__sclose>:
 8003826:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800382a:	f000 b8d3 	b.w	80039d4 <_close_r>
	...

08003830 <__swbuf_r>:
 8003830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003832:	460e      	mov	r6, r1
 8003834:	4614      	mov	r4, r2
 8003836:	4605      	mov	r5, r0
 8003838:	b118      	cbz	r0, 8003842 <__swbuf_r+0x12>
 800383a:	6983      	ldr	r3, [r0, #24]
 800383c:	b90b      	cbnz	r3, 8003842 <__swbuf_r+0x12>
 800383e:	f7ff fb81 	bl	8002f44 <__sinit>
 8003842:	4b21      	ldr	r3, [pc, #132]	; (80038c8 <__swbuf_r+0x98>)
 8003844:	429c      	cmp	r4, r3
 8003846:	d12b      	bne.n	80038a0 <__swbuf_r+0x70>
 8003848:	686c      	ldr	r4, [r5, #4]
 800384a:	69a3      	ldr	r3, [r4, #24]
 800384c:	60a3      	str	r3, [r4, #8]
 800384e:	89a3      	ldrh	r3, [r4, #12]
 8003850:	071a      	lsls	r2, r3, #28
 8003852:	d52f      	bpl.n	80038b4 <__swbuf_r+0x84>
 8003854:	6923      	ldr	r3, [r4, #16]
 8003856:	b36b      	cbz	r3, 80038b4 <__swbuf_r+0x84>
 8003858:	6923      	ldr	r3, [r4, #16]
 800385a:	6820      	ldr	r0, [r4, #0]
 800385c:	1ac0      	subs	r0, r0, r3
 800385e:	6963      	ldr	r3, [r4, #20]
 8003860:	b2f6      	uxtb	r6, r6
 8003862:	4283      	cmp	r3, r0
 8003864:	4637      	mov	r7, r6
 8003866:	dc04      	bgt.n	8003872 <__swbuf_r+0x42>
 8003868:	4621      	mov	r1, r4
 800386a:	4628      	mov	r0, r5
 800386c:	f000 f948 	bl	8003b00 <_fflush_r>
 8003870:	bb30      	cbnz	r0, 80038c0 <__swbuf_r+0x90>
 8003872:	68a3      	ldr	r3, [r4, #8]
 8003874:	3b01      	subs	r3, #1
 8003876:	60a3      	str	r3, [r4, #8]
 8003878:	6823      	ldr	r3, [r4, #0]
 800387a:	1c5a      	adds	r2, r3, #1
 800387c:	6022      	str	r2, [r4, #0]
 800387e:	701e      	strb	r6, [r3, #0]
 8003880:	6963      	ldr	r3, [r4, #20]
 8003882:	3001      	adds	r0, #1
 8003884:	4283      	cmp	r3, r0
 8003886:	d004      	beq.n	8003892 <__swbuf_r+0x62>
 8003888:	89a3      	ldrh	r3, [r4, #12]
 800388a:	07db      	lsls	r3, r3, #31
 800388c:	d506      	bpl.n	800389c <__swbuf_r+0x6c>
 800388e:	2e0a      	cmp	r6, #10
 8003890:	d104      	bne.n	800389c <__swbuf_r+0x6c>
 8003892:	4621      	mov	r1, r4
 8003894:	4628      	mov	r0, r5
 8003896:	f000 f933 	bl	8003b00 <_fflush_r>
 800389a:	b988      	cbnz	r0, 80038c0 <__swbuf_r+0x90>
 800389c:	4638      	mov	r0, r7
 800389e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80038a0:	4b0a      	ldr	r3, [pc, #40]	; (80038cc <__swbuf_r+0x9c>)
 80038a2:	429c      	cmp	r4, r3
 80038a4:	d101      	bne.n	80038aa <__swbuf_r+0x7a>
 80038a6:	68ac      	ldr	r4, [r5, #8]
 80038a8:	e7cf      	b.n	800384a <__swbuf_r+0x1a>
 80038aa:	4b09      	ldr	r3, [pc, #36]	; (80038d0 <__swbuf_r+0xa0>)
 80038ac:	429c      	cmp	r4, r3
 80038ae:	bf08      	it	eq
 80038b0:	68ec      	ldreq	r4, [r5, #12]
 80038b2:	e7ca      	b.n	800384a <__swbuf_r+0x1a>
 80038b4:	4621      	mov	r1, r4
 80038b6:	4628      	mov	r0, r5
 80038b8:	f000 f81e 	bl	80038f8 <__swsetup_r>
 80038bc:	2800      	cmp	r0, #0
 80038be:	d0cb      	beq.n	8003858 <__swbuf_r+0x28>
 80038c0:	f04f 37ff 	mov.w	r7, #4294967295
 80038c4:	e7ea      	b.n	800389c <__swbuf_r+0x6c>
 80038c6:	bf00      	nop
 80038c8:	08003de0 	.word	0x08003de0
 80038cc:	08003e00 	.word	0x08003e00
 80038d0:	08003dc0 	.word	0x08003dc0

080038d4 <_write_r>:
 80038d4:	b538      	push	{r3, r4, r5, lr}
 80038d6:	4d07      	ldr	r5, [pc, #28]	; (80038f4 <_write_r+0x20>)
 80038d8:	4604      	mov	r4, r0
 80038da:	4608      	mov	r0, r1
 80038dc:	4611      	mov	r1, r2
 80038de:	2200      	movs	r2, #0
 80038e0:	602a      	str	r2, [r5, #0]
 80038e2:	461a      	mov	r2, r3
 80038e4:	f7fd f9a8 	bl	8000c38 <_write>
 80038e8:	1c43      	adds	r3, r0, #1
 80038ea:	d102      	bne.n	80038f2 <_write_r+0x1e>
 80038ec:	682b      	ldr	r3, [r5, #0]
 80038ee:	b103      	cbz	r3, 80038f2 <_write_r+0x1e>
 80038f0:	6023      	str	r3, [r4, #0]
 80038f2:	bd38      	pop	{r3, r4, r5, pc}
 80038f4:	2000013c 	.word	0x2000013c

080038f8 <__swsetup_r>:
 80038f8:	4b32      	ldr	r3, [pc, #200]	; (80039c4 <__swsetup_r+0xcc>)
 80038fa:	b570      	push	{r4, r5, r6, lr}
 80038fc:	681d      	ldr	r5, [r3, #0]
 80038fe:	4606      	mov	r6, r0
 8003900:	460c      	mov	r4, r1
 8003902:	b125      	cbz	r5, 800390e <__swsetup_r+0x16>
 8003904:	69ab      	ldr	r3, [r5, #24]
 8003906:	b913      	cbnz	r3, 800390e <__swsetup_r+0x16>
 8003908:	4628      	mov	r0, r5
 800390a:	f7ff fb1b 	bl	8002f44 <__sinit>
 800390e:	4b2e      	ldr	r3, [pc, #184]	; (80039c8 <__swsetup_r+0xd0>)
 8003910:	429c      	cmp	r4, r3
 8003912:	d10f      	bne.n	8003934 <__swsetup_r+0x3c>
 8003914:	686c      	ldr	r4, [r5, #4]
 8003916:	89a3      	ldrh	r3, [r4, #12]
 8003918:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800391c:	0719      	lsls	r1, r3, #28
 800391e:	d42c      	bmi.n	800397a <__swsetup_r+0x82>
 8003920:	06dd      	lsls	r5, r3, #27
 8003922:	d411      	bmi.n	8003948 <__swsetup_r+0x50>
 8003924:	2309      	movs	r3, #9
 8003926:	6033      	str	r3, [r6, #0]
 8003928:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800392c:	81a3      	strh	r3, [r4, #12]
 800392e:	f04f 30ff 	mov.w	r0, #4294967295
 8003932:	e03e      	b.n	80039b2 <__swsetup_r+0xba>
 8003934:	4b25      	ldr	r3, [pc, #148]	; (80039cc <__swsetup_r+0xd4>)
 8003936:	429c      	cmp	r4, r3
 8003938:	d101      	bne.n	800393e <__swsetup_r+0x46>
 800393a:	68ac      	ldr	r4, [r5, #8]
 800393c:	e7eb      	b.n	8003916 <__swsetup_r+0x1e>
 800393e:	4b24      	ldr	r3, [pc, #144]	; (80039d0 <__swsetup_r+0xd8>)
 8003940:	429c      	cmp	r4, r3
 8003942:	bf08      	it	eq
 8003944:	68ec      	ldreq	r4, [r5, #12]
 8003946:	e7e6      	b.n	8003916 <__swsetup_r+0x1e>
 8003948:	0758      	lsls	r0, r3, #29
 800394a:	d512      	bpl.n	8003972 <__swsetup_r+0x7a>
 800394c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800394e:	b141      	cbz	r1, 8003962 <__swsetup_r+0x6a>
 8003950:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003954:	4299      	cmp	r1, r3
 8003956:	d002      	beq.n	800395e <__swsetup_r+0x66>
 8003958:	4630      	mov	r0, r6
 800395a:	f000 f991 	bl	8003c80 <_free_r>
 800395e:	2300      	movs	r3, #0
 8003960:	6363      	str	r3, [r4, #52]	; 0x34
 8003962:	89a3      	ldrh	r3, [r4, #12]
 8003964:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003968:	81a3      	strh	r3, [r4, #12]
 800396a:	2300      	movs	r3, #0
 800396c:	6063      	str	r3, [r4, #4]
 800396e:	6923      	ldr	r3, [r4, #16]
 8003970:	6023      	str	r3, [r4, #0]
 8003972:	89a3      	ldrh	r3, [r4, #12]
 8003974:	f043 0308 	orr.w	r3, r3, #8
 8003978:	81a3      	strh	r3, [r4, #12]
 800397a:	6923      	ldr	r3, [r4, #16]
 800397c:	b94b      	cbnz	r3, 8003992 <__swsetup_r+0x9a>
 800397e:	89a3      	ldrh	r3, [r4, #12]
 8003980:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003984:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003988:	d003      	beq.n	8003992 <__swsetup_r+0x9a>
 800398a:	4621      	mov	r1, r4
 800398c:	4630      	mov	r0, r6
 800398e:	f000 f92b 	bl	8003be8 <__smakebuf_r>
 8003992:	89a0      	ldrh	r0, [r4, #12]
 8003994:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003998:	f010 0301 	ands.w	r3, r0, #1
 800399c:	d00a      	beq.n	80039b4 <__swsetup_r+0xbc>
 800399e:	2300      	movs	r3, #0
 80039a0:	60a3      	str	r3, [r4, #8]
 80039a2:	6963      	ldr	r3, [r4, #20]
 80039a4:	425b      	negs	r3, r3
 80039a6:	61a3      	str	r3, [r4, #24]
 80039a8:	6923      	ldr	r3, [r4, #16]
 80039aa:	b943      	cbnz	r3, 80039be <__swsetup_r+0xc6>
 80039ac:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80039b0:	d1ba      	bne.n	8003928 <__swsetup_r+0x30>
 80039b2:	bd70      	pop	{r4, r5, r6, pc}
 80039b4:	0781      	lsls	r1, r0, #30
 80039b6:	bf58      	it	pl
 80039b8:	6963      	ldrpl	r3, [r4, #20]
 80039ba:	60a3      	str	r3, [r4, #8]
 80039bc:	e7f4      	b.n	80039a8 <__swsetup_r+0xb0>
 80039be:	2000      	movs	r0, #0
 80039c0:	e7f7      	b.n	80039b2 <__swsetup_r+0xba>
 80039c2:	bf00      	nop
 80039c4:	2000000c 	.word	0x2000000c
 80039c8:	08003de0 	.word	0x08003de0
 80039cc:	08003e00 	.word	0x08003e00
 80039d0:	08003dc0 	.word	0x08003dc0

080039d4 <_close_r>:
 80039d4:	b538      	push	{r3, r4, r5, lr}
 80039d6:	4d06      	ldr	r5, [pc, #24]	; (80039f0 <_close_r+0x1c>)
 80039d8:	2300      	movs	r3, #0
 80039da:	4604      	mov	r4, r0
 80039dc:	4608      	mov	r0, r1
 80039de:	602b      	str	r3, [r5, #0]
 80039e0:	f7fd f8ad 	bl	8000b3e <_close>
 80039e4:	1c43      	adds	r3, r0, #1
 80039e6:	d102      	bne.n	80039ee <_close_r+0x1a>
 80039e8:	682b      	ldr	r3, [r5, #0]
 80039ea:	b103      	cbz	r3, 80039ee <_close_r+0x1a>
 80039ec:	6023      	str	r3, [r4, #0]
 80039ee:	bd38      	pop	{r3, r4, r5, pc}
 80039f0:	2000013c 	.word	0x2000013c

080039f4 <__sflush_r>:
 80039f4:	898a      	ldrh	r2, [r1, #12]
 80039f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80039fa:	4605      	mov	r5, r0
 80039fc:	0710      	lsls	r0, r2, #28
 80039fe:	460c      	mov	r4, r1
 8003a00:	d458      	bmi.n	8003ab4 <__sflush_r+0xc0>
 8003a02:	684b      	ldr	r3, [r1, #4]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	dc05      	bgt.n	8003a14 <__sflush_r+0x20>
 8003a08:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	dc02      	bgt.n	8003a14 <__sflush_r+0x20>
 8003a0e:	2000      	movs	r0, #0
 8003a10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003a14:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003a16:	2e00      	cmp	r6, #0
 8003a18:	d0f9      	beq.n	8003a0e <__sflush_r+0x1a>
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003a20:	682f      	ldr	r7, [r5, #0]
 8003a22:	602b      	str	r3, [r5, #0]
 8003a24:	d032      	beq.n	8003a8c <__sflush_r+0x98>
 8003a26:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003a28:	89a3      	ldrh	r3, [r4, #12]
 8003a2a:	075a      	lsls	r2, r3, #29
 8003a2c:	d505      	bpl.n	8003a3a <__sflush_r+0x46>
 8003a2e:	6863      	ldr	r3, [r4, #4]
 8003a30:	1ac0      	subs	r0, r0, r3
 8003a32:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003a34:	b10b      	cbz	r3, 8003a3a <__sflush_r+0x46>
 8003a36:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003a38:	1ac0      	subs	r0, r0, r3
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003a40:	6a21      	ldr	r1, [r4, #32]
 8003a42:	4628      	mov	r0, r5
 8003a44:	47b0      	blx	r6
 8003a46:	1c43      	adds	r3, r0, #1
 8003a48:	89a3      	ldrh	r3, [r4, #12]
 8003a4a:	d106      	bne.n	8003a5a <__sflush_r+0x66>
 8003a4c:	6829      	ldr	r1, [r5, #0]
 8003a4e:	291d      	cmp	r1, #29
 8003a50:	d82c      	bhi.n	8003aac <__sflush_r+0xb8>
 8003a52:	4a2a      	ldr	r2, [pc, #168]	; (8003afc <__sflush_r+0x108>)
 8003a54:	40ca      	lsrs	r2, r1
 8003a56:	07d6      	lsls	r6, r2, #31
 8003a58:	d528      	bpl.n	8003aac <__sflush_r+0xb8>
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	6062      	str	r2, [r4, #4]
 8003a5e:	04d9      	lsls	r1, r3, #19
 8003a60:	6922      	ldr	r2, [r4, #16]
 8003a62:	6022      	str	r2, [r4, #0]
 8003a64:	d504      	bpl.n	8003a70 <__sflush_r+0x7c>
 8003a66:	1c42      	adds	r2, r0, #1
 8003a68:	d101      	bne.n	8003a6e <__sflush_r+0x7a>
 8003a6a:	682b      	ldr	r3, [r5, #0]
 8003a6c:	b903      	cbnz	r3, 8003a70 <__sflush_r+0x7c>
 8003a6e:	6560      	str	r0, [r4, #84]	; 0x54
 8003a70:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003a72:	602f      	str	r7, [r5, #0]
 8003a74:	2900      	cmp	r1, #0
 8003a76:	d0ca      	beq.n	8003a0e <__sflush_r+0x1a>
 8003a78:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003a7c:	4299      	cmp	r1, r3
 8003a7e:	d002      	beq.n	8003a86 <__sflush_r+0x92>
 8003a80:	4628      	mov	r0, r5
 8003a82:	f000 f8fd 	bl	8003c80 <_free_r>
 8003a86:	2000      	movs	r0, #0
 8003a88:	6360      	str	r0, [r4, #52]	; 0x34
 8003a8a:	e7c1      	b.n	8003a10 <__sflush_r+0x1c>
 8003a8c:	6a21      	ldr	r1, [r4, #32]
 8003a8e:	2301      	movs	r3, #1
 8003a90:	4628      	mov	r0, r5
 8003a92:	47b0      	blx	r6
 8003a94:	1c41      	adds	r1, r0, #1
 8003a96:	d1c7      	bne.n	8003a28 <__sflush_r+0x34>
 8003a98:	682b      	ldr	r3, [r5, #0]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d0c4      	beq.n	8003a28 <__sflush_r+0x34>
 8003a9e:	2b1d      	cmp	r3, #29
 8003aa0:	d001      	beq.n	8003aa6 <__sflush_r+0xb2>
 8003aa2:	2b16      	cmp	r3, #22
 8003aa4:	d101      	bne.n	8003aaa <__sflush_r+0xb6>
 8003aa6:	602f      	str	r7, [r5, #0]
 8003aa8:	e7b1      	b.n	8003a0e <__sflush_r+0x1a>
 8003aaa:	89a3      	ldrh	r3, [r4, #12]
 8003aac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003ab0:	81a3      	strh	r3, [r4, #12]
 8003ab2:	e7ad      	b.n	8003a10 <__sflush_r+0x1c>
 8003ab4:	690f      	ldr	r7, [r1, #16]
 8003ab6:	2f00      	cmp	r7, #0
 8003ab8:	d0a9      	beq.n	8003a0e <__sflush_r+0x1a>
 8003aba:	0793      	lsls	r3, r2, #30
 8003abc:	680e      	ldr	r6, [r1, #0]
 8003abe:	bf08      	it	eq
 8003ac0:	694b      	ldreq	r3, [r1, #20]
 8003ac2:	600f      	str	r7, [r1, #0]
 8003ac4:	bf18      	it	ne
 8003ac6:	2300      	movne	r3, #0
 8003ac8:	eba6 0807 	sub.w	r8, r6, r7
 8003acc:	608b      	str	r3, [r1, #8]
 8003ace:	f1b8 0f00 	cmp.w	r8, #0
 8003ad2:	dd9c      	ble.n	8003a0e <__sflush_r+0x1a>
 8003ad4:	6a21      	ldr	r1, [r4, #32]
 8003ad6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003ad8:	4643      	mov	r3, r8
 8003ada:	463a      	mov	r2, r7
 8003adc:	4628      	mov	r0, r5
 8003ade:	47b0      	blx	r6
 8003ae0:	2800      	cmp	r0, #0
 8003ae2:	dc06      	bgt.n	8003af2 <__sflush_r+0xfe>
 8003ae4:	89a3      	ldrh	r3, [r4, #12]
 8003ae6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003aea:	81a3      	strh	r3, [r4, #12]
 8003aec:	f04f 30ff 	mov.w	r0, #4294967295
 8003af0:	e78e      	b.n	8003a10 <__sflush_r+0x1c>
 8003af2:	4407      	add	r7, r0
 8003af4:	eba8 0800 	sub.w	r8, r8, r0
 8003af8:	e7e9      	b.n	8003ace <__sflush_r+0xda>
 8003afa:	bf00      	nop
 8003afc:	20400001 	.word	0x20400001

08003b00 <_fflush_r>:
 8003b00:	b538      	push	{r3, r4, r5, lr}
 8003b02:	690b      	ldr	r3, [r1, #16]
 8003b04:	4605      	mov	r5, r0
 8003b06:	460c      	mov	r4, r1
 8003b08:	b913      	cbnz	r3, 8003b10 <_fflush_r+0x10>
 8003b0a:	2500      	movs	r5, #0
 8003b0c:	4628      	mov	r0, r5
 8003b0e:	bd38      	pop	{r3, r4, r5, pc}
 8003b10:	b118      	cbz	r0, 8003b1a <_fflush_r+0x1a>
 8003b12:	6983      	ldr	r3, [r0, #24]
 8003b14:	b90b      	cbnz	r3, 8003b1a <_fflush_r+0x1a>
 8003b16:	f7ff fa15 	bl	8002f44 <__sinit>
 8003b1a:	4b14      	ldr	r3, [pc, #80]	; (8003b6c <_fflush_r+0x6c>)
 8003b1c:	429c      	cmp	r4, r3
 8003b1e:	d11b      	bne.n	8003b58 <_fflush_r+0x58>
 8003b20:	686c      	ldr	r4, [r5, #4]
 8003b22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d0ef      	beq.n	8003b0a <_fflush_r+0xa>
 8003b2a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003b2c:	07d0      	lsls	r0, r2, #31
 8003b2e:	d404      	bmi.n	8003b3a <_fflush_r+0x3a>
 8003b30:	0599      	lsls	r1, r3, #22
 8003b32:	d402      	bmi.n	8003b3a <_fflush_r+0x3a>
 8003b34:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003b36:	f7ff faa3 	bl	8003080 <__retarget_lock_acquire_recursive>
 8003b3a:	4628      	mov	r0, r5
 8003b3c:	4621      	mov	r1, r4
 8003b3e:	f7ff ff59 	bl	80039f4 <__sflush_r>
 8003b42:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003b44:	07da      	lsls	r2, r3, #31
 8003b46:	4605      	mov	r5, r0
 8003b48:	d4e0      	bmi.n	8003b0c <_fflush_r+0xc>
 8003b4a:	89a3      	ldrh	r3, [r4, #12]
 8003b4c:	059b      	lsls	r3, r3, #22
 8003b4e:	d4dd      	bmi.n	8003b0c <_fflush_r+0xc>
 8003b50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003b52:	f7ff fa96 	bl	8003082 <__retarget_lock_release_recursive>
 8003b56:	e7d9      	b.n	8003b0c <_fflush_r+0xc>
 8003b58:	4b05      	ldr	r3, [pc, #20]	; (8003b70 <_fflush_r+0x70>)
 8003b5a:	429c      	cmp	r4, r3
 8003b5c:	d101      	bne.n	8003b62 <_fflush_r+0x62>
 8003b5e:	68ac      	ldr	r4, [r5, #8]
 8003b60:	e7df      	b.n	8003b22 <_fflush_r+0x22>
 8003b62:	4b04      	ldr	r3, [pc, #16]	; (8003b74 <_fflush_r+0x74>)
 8003b64:	429c      	cmp	r4, r3
 8003b66:	bf08      	it	eq
 8003b68:	68ec      	ldreq	r4, [r5, #12]
 8003b6a:	e7da      	b.n	8003b22 <_fflush_r+0x22>
 8003b6c:	08003de0 	.word	0x08003de0
 8003b70:	08003e00 	.word	0x08003e00
 8003b74:	08003dc0 	.word	0x08003dc0

08003b78 <_lseek_r>:
 8003b78:	b538      	push	{r3, r4, r5, lr}
 8003b7a:	4d07      	ldr	r5, [pc, #28]	; (8003b98 <_lseek_r+0x20>)
 8003b7c:	4604      	mov	r4, r0
 8003b7e:	4608      	mov	r0, r1
 8003b80:	4611      	mov	r1, r2
 8003b82:	2200      	movs	r2, #0
 8003b84:	602a      	str	r2, [r5, #0]
 8003b86:	461a      	mov	r2, r3
 8003b88:	f7fd f800 	bl	8000b8c <_lseek>
 8003b8c:	1c43      	adds	r3, r0, #1
 8003b8e:	d102      	bne.n	8003b96 <_lseek_r+0x1e>
 8003b90:	682b      	ldr	r3, [r5, #0]
 8003b92:	b103      	cbz	r3, 8003b96 <_lseek_r+0x1e>
 8003b94:	6023      	str	r3, [r4, #0]
 8003b96:	bd38      	pop	{r3, r4, r5, pc}
 8003b98:	2000013c 	.word	0x2000013c

08003b9c <__swhatbuf_r>:
 8003b9c:	b570      	push	{r4, r5, r6, lr}
 8003b9e:	460e      	mov	r6, r1
 8003ba0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ba4:	2900      	cmp	r1, #0
 8003ba6:	b096      	sub	sp, #88	; 0x58
 8003ba8:	4614      	mov	r4, r2
 8003baa:	461d      	mov	r5, r3
 8003bac:	da08      	bge.n	8003bc0 <__swhatbuf_r+0x24>
 8003bae:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	602a      	str	r2, [r5, #0]
 8003bb6:	061a      	lsls	r2, r3, #24
 8003bb8:	d410      	bmi.n	8003bdc <__swhatbuf_r+0x40>
 8003bba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003bbe:	e00e      	b.n	8003bde <__swhatbuf_r+0x42>
 8003bc0:	466a      	mov	r2, sp
 8003bc2:	f000 f8bb 	bl	8003d3c <_fstat_r>
 8003bc6:	2800      	cmp	r0, #0
 8003bc8:	dbf1      	blt.n	8003bae <__swhatbuf_r+0x12>
 8003bca:	9a01      	ldr	r2, [sp, #4]
 8003bcc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003bd0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003bd4:	425a      	negs	r2, r3
 8003bd6:	415a      	adcs	r2, r3
 8003bd8:	602a      	str	r2, [r5, #0]
 8003bda:	e7ee      	b.n	8003bba <__swhatbuf_r+0x1e>
 8003bdc:	2340      	movs	r3, #64	; 0x40
 8003bde:	2000      	movs	r0, #0
 8003be0:	6023      	str	r3, [r4, #0]
 8003be2:	b016      	add	sp, #88	; 0x58
 8003be4:	bd70      	pop	{r4, r5, r6, pc}
	...

08003be8 <__smakebuf_r>:
 8003be8:	898b      	ldrh	r3, [r1, #12]
 8003bea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003bec:	079d      	lsls	r5, r3, #30
 8003bee:	4606      	mov	r6, r0
 8003bf0:	460c      	mov	r4, r1
 8003bf2:	d507      	bpl.n	8003c04 <__smakebuf_r+0x1c>
 8003bf4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003bf8:	6023      	str	r3, [r4, #0]
 8003bfa:	6123      	str	r3, [r4, #16]
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	6163      	str	r3, [r4, #20]
 8003c00:	b002      	add	sp, #8
 8003c02:	bd70      	pop	{r4, r5, r6, pc}
 8003c04:	ab01      	add	r3, sp, #4
 8003c06:	466a      	mov	r2, sp
 8003c08:	f7ff ffc8 	bl	8003b9c <__swhatbuf_r>
 8003c0c:	9900      	ldr	r1, [sp, #0]
 8003c0e:	4605      	mov	r5, r0
 8003c10:	4630      	mov	r0, r6
 8003c12:	f7ff fa57 	bl	80030c4 <_malloc_r>
 8003c16:	b948      	cbnz	r0, 8003c2c <__smakebuf_r+0x44>
 8003c18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c1c:	059a      	lsls	r2, r3, #22
 8003c1e:	d4ef      	bmi.n	8003c00 <__smakebuf_r+0x18>
 8003c20:	f023 0303 	bic.w	r3, r3, #3
 8003c24:	f043 0302 	orr.w	r3, r3, #2
 8003c28:	81a3      	strh	r3, [r4, #12]
 8003c2a:	e7e3      	b.n	8003bf4 <__smakebuf_r+0xc>
 8003c2c:	4b0d      	ldr	r3, [pc, #52]	; (8003c64 <__smakebuf_r+0x7c>)
 8003c2e:	62b3      	str	r3, [r6, #40]	; 0x28
 8003c30:	89a3      	ldrh	r3, [r4, #12]
 8003c32:	6020      	str	r0, [r4, #0]
 8003c34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c38:	81a3      	strh	r3, [r4, #12]
 8003c3a:	9b00      	ldr	r3, [sp, #0]
 8003c3c:	6163      	str	r3, [r4, #20]
 8003c3e:	9b01      	ldr	r3, [sp, #4]
 8003c40:	6120      	str	r0, [r4, #16]
 8003c42:	b15b      	cbz	r3, 8003c5c <__smakebuf_r+0x74>
 8003c44:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003c48:	4630      	mov	r0, r6
 8003c4a:	f000 f889 	bl	8003d60 <_isatty_r>
 8003c4e:	b128      	cbz	r0, 8003c5c <__smakebuf_r+0x74>
 8003c50:	89a3      	ldrh	r3, [r4, #12]
 8003c52:	f023 0303 	bic.w	r3, r3, #3
 8003c56:	f043 0301 	orr.w	r3, r3, #1
 8003c5a:	81a3      	strh	r3, [r4, #12]
 8003c5c:	89a0      	ldrh	r0, [r4, #12]
 8003c5e:	4305      	orrs	r5, r0
 8003c60:	81a5      	strh	r5, [r4, #12]
 8003c62:	e7cd      	b.n	8003c00 <__smakebuf_r+0x18>
 8003c64:	08002edd 	.word	0x08002edd

08003c68 <__malloc_lock>:
 8003c68:	4801      	ldr	r0, [pc, #4]	; (8003c70 <__malloc_lock+0x8>)
 8003c6a:	f7ff ba09 	b.w	8003080 <__retarget_lock_acquire_recursive>
 8003c6e:	bf00      	nop
 8003c70:	20000130 	.word	0x20000130

08003c74 <__malloc_unlock>:
 8003c74:	4801      	ldr	r0, [pc, #4]	; (8003c7c <__malloc_unlock+0x8>)
 8003c76:	f7ff ba04 	b.w	8003082 <__retarget_lock_release_recursive>
 8003c7a:	bf00      	nop
 8003c7c:	20000130 	.word	0x20000130

08003c80 <_free_r>:
 8003c80:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003c82:	2900      	cmp	r1, #0
 8003c84:	d044      	beq.n	8003d10 <_free_r+0x90>
 8003c86:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c8a:	9001      	str	r0, [sp, #4]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	f1a1 0404 	sub.w	r4, r1, #4
 8003c92:	bfb8      	it	lt
 8003c94:	18e4      	addlt	r4, r4, r3
 8003c96:	f7ff ffe7 	bl	8003c68 <__malloc_lock>
 8003c9a:	4a1e      	ldr	r2, [pc, #120]	; (8003d14 <_free_r+0x94>)
 8003c9c:	9801      	ldr	r0, [sp, #4]
 8003c9e:	6813      	ldr	r3, [r2, #0]
 8003ca0:	b933      	cbnz	r3, 8003cb0 <_free_r+0x30>
 8003ca2:	6063      	str	r3, [r4, #4]
 8003ca4:	6014      	str	r4, [r2, #0]
 8003ca6:	b003      	add	sp, #12
 8003ca8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003cac:	f7ff bfe2 	b.w	8003c74 <__malloc_unlock>
 8003cb0:	42a3      	cmp	r3, r4
 8003cb2:	d908      	bls.n	8003cc6 <_free_r+0x46>
 8003cb4:	6825      	ldr	r5, [r4, #0]
 8003cb6:	1961      	adds	r1, r4, r5
 8003cb8:	428b      	cmp	r3, r1
 8003cba:	bf01      	itttt	eq
 8003cbc:	6819      	ldreq	r1, [r3, #0]
 8003cbe:	685b      	ldreq	r3, [r3, #4]
 8003cc0:	1949      	addeq	r1, r1, r5
 8003cc2:	6021      	streq	r1, [r4, #0]
 8003cc4:	e7ed      	b.n	8003ca2 <_free_r+0x22>
 8003cc6:	461a      	mov	r2, r3
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	b10b      	cbz	r3, 8003cd0 <_free_r+0x50>
 8003ccc:	42a3      	cmp	r3, r4
 8003cce:	d9fa      	bls.n	8003cc6 <_free_r+0x46>
 8003cd0:	6811      	ldr	r1, [r2, #0]
 8003cd2:	1855      	adds	r5, r2, r1
 8003cd4:	42a5      	cmp	r5, r4
 8003cd6:	d10b      	bne.n	8003cf0 <_free_r+0x70>
 8003cd8:	6824      	ldr	r4, [r4, #0]
 8003cda:	4421      	add	r1, r4
 8003cdc:	1854      	adds	r4, r2, r1
 8003cde:	42a3      	cmp	r3, r4
 8003ce0:	6011      	str	r1, [r2, #0]
 8003ce2:	d1e0      	bne.n	8003ca6 <_free_r+0x26>
 8003ce4:	681c      	ldr	r4, [r3, #0]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	6053      	str	r3, [r2, #4]
 8003cea:	4421      	add	r1, r4
 8003cec:	6011      	str	r1, [r2, #0]
 8003cee:	e7da      	b.n	8003ca6 <_free_r+0x26>
 8003cf0:	d902      	bls.n	8003cf8 <_free_r+0x78>
 8003cf2:	230c      	movs	r3, #12
 8003cf4:	6003      	str	r3, [r0, #0]
 8003cf6:	e7d6      	b.n	8003ca6 <_free_r+0x26>
 8003cf8:	6825      	ldr	r5, [r4, #0]
 8003cfa:	1961      	adds	r1, r4, r5
 8003cfc:	428b      	cmp	r3, r1
 8003cfe:	bf04      	itt	eq
 8003d00:	6819      	ldreq	r1, [r3, #0]
 8003d02:	685b      	ldreq	r3, [r3, #4]
 8003d04:	6063      	str	r3, [r4, #4]
 8003d06:	bf04      	itt	eq
 8003d08:	1949      	addeq	r1, r1, r5
 8003d0a:	6021      	streq	r1, [r4, #0]
 8003d0c:	6054      	str	r4, [r2, #4]
 8003d0e:	e7ca      	b.n	8003ca6 <_free_r+0x26>
 8003d10:	b003      	add	sp, #12
 8003d12:	bd30      	pop	{r4, r5, pc}
 8003d14:	20000134 	.word	0x20000134

08003d18 <_read_r>:
 8003d18:	b538      	push	{r3, r4, r5, lr}
 8003d1a:	4d07      	ldr	r5, [pc, #28]	; (8003d38 <_read_r+0x20>)
 8003d1c:	4604      	mov	r4, r0
 8003d1e:	4608      	mov	r0, r1
 8003d20:	4611      	mov	r1, r2
 8003d22:	2200      	movs	r2, #0
 8003d24:	602a      	str	r2, [r5, #0]
 8003d26:	461a      	mov	r2, r3
 8003d28:	f7fc feec 	bl	8000b04 <_read>
 8003d2c:	1c43      	adds	r3, r0, #1
 8003d2e:	d102      	bne.n	8003d36 <_read_r+0x1e>
 8003d30:	682b      	ldr	r3, [r5, #0]
 8003d32:	b103      	cbz	r3, 8003d36 <_read_r+0x1e>
 8003d34:	6023      	str	r3, [r4, #0]
 8003d36:	bd38      	pop	{r3, r4, r5, pc}
 8003d38:	2000013c 	.word	0x2000013c

08003d3c <_fstat_r>:
 8003d3c:	b538      	push	{r3, r4, r5, lr}
 8003d3e:	4d07      	ldr	r5, [pc, #28]	; (8003d5c <_fstat_r+0x20>)
 8003d40:	2300      	movs	r3, #0
 8003d42:	4604      	mov	r4, r0
 8003d44:	4608      	mov	r0, r1
 8003d46:	4611      	mov	r1, r2
 8003d48:	602b      	str	r3, [r5, #0]
 8003d4a:	f7fc ff04 	bl	8000b56 <_fstat>
 8003d4e:	1c43      	adds	r3, r0, #1
 8003d50:	d102      	bne.n	8003d58 <_fstat_r+0x1c>
 8003d52:	682b      	ldr	r3, [r5, #0]
 8003d54:	b103      	cbz	r3, 8003d58 <_fstat_r+0x1c>
 8003d56:	6023      	str	r3, [r4, #0]
 8003d58:	bd38      	pop	{r3, r4, r5, pc}
 8003d5a:	bf00      	nop
 8003d5c:	2000013c 	.word	0x2000013c

08003d60 <_isatty_r>:
 8003d60:	b538      	push	{r3, r4, r5, lr}
 8003d62:	4d06      	ldr	r5, [pc, #24]	; (8003d7c <_isatty_r+0x1c>)
 8003d64:	2300      	movs	r3, #0
 8003d66:	4604      	mov	r4, r0
 8003d68:	4608      	mov	r0, r1
 8003d6a:	602b      	str	r3, [r5, #0]
 8003d6c:	f7fc ff03 	bl	8000b76 <_isatty>
 8003d70:	1c43      	adds	r3, r0, #1
 8003d72:	d102      	bne.n	8003d7a <_isatty_r+0x1a>
 8003d74:	682b      	ldr	r3, [r5, #0]
 8003d76:	b103      	cbz	r3, 8003d7a <_isatty_r+0x1a>
 8003d78:	6023      	str	r3, [r4, #0]
 8003d7a:	bd38      	pop	{r3, r4, r5, pc}
 8003d7c:	2000013c 	.word	0x2000013c

08003d80 <_init>:
 8003d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d82:	bf00      	nop
 8003d84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d86:	bc08      	pop	{r3}
 8003d88:	469e      	mov	lr, r3
 8003d8a:	4770      	bx	lr

08003d8c <_fini>:
 8003d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d8e:	bf00      	nop
 8003d90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d92:	bc08      	pop	{r3}
 8003d94:	469e      	mov	lr, r3
 8003d96:	4770      	bx	lr
