{"Source Block": ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@228:238@HdlStmAssign", "  assign vdma_clk = m_axis_mm2s_clk;\n  assign vdma_valid_s = m_axis_mm2s_tvalid;\n  assign vdma_data_s = m_axis_mm2s_tdata;\n  assign vdma_fs_ret_s = m_axis_mm2s_fsync_ret;\n  assign m_axis_mm2s_fsync = vdma_fs_s;\n  assign m_axis_mm2s_tready = vdma_ready_s;\n\n  // axi interface\n\n  up_axi i_up_axi (\n    .up_rstn (up_rstn),\n"], "Clone Blocks": [["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@224:234", "  // signal name changes\n\n  assign up_rstn = s_axi_aresetn;\n  assign up_clk = s_axi_aclk;\n  assign vdma_clk = m_axis_mm2s_clk;\n  assign vdma_valid_s = m_axis_mm2s_tvalid;\n  assign vdma_data_s = m_axis_mm2s_tdata;\n  assign vdma_fs_ret_s = m_axis_mm2s_fsync_ret;\n  assign m_axis_mm2s_fsync = vdma_fs_s;\n  assign m_axis_mm2s_tready = vdma_ready_s;\n\n"], ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@227:237", "  assign up_clk = s_axi_aclk;\n  assign vdma_clk = m_axis_mm2s_clk;\n  assign vdma_valid_s = m_axis_mm2s_tvalid;\n  assign vdma_data_s = m_axis_mm2s_tdata;\n  assign vdma_fs_ret_s = m_axis_mm2s_fsync_ret;\n  assign m_axis_mm2s_fsync = vdma_fs_s;\n  assign m_axis_mm2s_tready = vdma_ready_s;\n\n  // axi interface\n\n  up_axi i_up_axi (\n"], ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@222:232", "  wire            vdma_tpm_oos_s;\n\n  // signal name changes\n\n  assign up_rstn = s_axi_aresetn;\n  assign up_clk = s_axi_aclk;\n  assign vdma_clk = m_axis_mm2s_clk;\n  assign vdma_valid_s = m_axis_mm2s_tvalid;\n  assign vdma_data_s = m_axis_mm2s_tdata;\n  assign vdma_fs_ret_s = m_axis_mm2s_fsync_ret;\n  assign m_axis_mm2s_fsync = vdma_fs_s;\n"], ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@225:235", "\n  assign up_rstn = s_axi_aresetn;\n  assign up_clk = s_axi_aclk;\n  assign vdma_clk = m_axis_mm2s_clk;\n  assign vdma_valid_s = m_axis_mm2s_tvalid;\n  assign vdma_data_s = m_axis_mm2s_tdata;\n  assign vdma_fs_ret_s = m_axis_mm2s_fsync_ret;\n  assign m_axis_mm2s_fsync = vdma_fs_s;\n  assign m_axis_mm2s_tready = vdma_ready_s;\n\n  // axi interface\n"], ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@226:236", "  assign up_rstn = s_axi_aresetn;\n  assign up_clk = s_axi_aclk;\n  assign vdma_clk = m_axis_mm2s_clk;\n  assign vdma_valid_s = m_axis_mm2s_tvalid;\n  assign vdma_data_s = m_axis_mm2s_tdata;\n  assign vdma_fs_ret_s = m_axis_mm2s_fsync_ret;\n  assign m_axis_mm2s_fsync = vdma_fs_s;\n  assign m_axis_mm2s_tready = vdma_ready_s;\n\n  // axi interface\n\n"], ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@223:233", "\n  // signal name changes\n\n  assign up_rstn = s_axi_aresetn;\n  assign up_clk = s_axi_aclk;\n  assign vdma_clk = m_axis_mm2s_clk;\n  assign vdma_valid_s = m_axis_mm2s_tvalid;\n  assign vdma_data_s = m_axis_mm2s_tdata;\n  assign vdma_fs_ret_s = m_axis_mm2s_fsync_ret;\n  assign m_axis_mm2s_fsync = vdma_fs_s;\n  assign m_axis_mm2s_tready = vdma_ready_s;\n"]], "Diff Content": {"Delete": [[233, "  assign m_axis_mm2s_tready = vdma_ready_s;\n"]], "Add": []}}