##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_Wind_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (UART_Wind_IntClock:R vs. UART_Wind_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_Wind_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK           | Frequency: 50.22 MHz  | Target: 24.00 MHz  | 
Clock: CyILO               | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO               | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK        | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT           | N/A                   | Target: 24.00 MHz  | 
Clock: UART_Wind_IntClock  | Frequency: 43.63 MHz  | Target: 0.15 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK           UART_Wind_IntClock  41666.7          21754       N/A              N/A         N/A              N/A         N/A              N/A         
UART_Wind_IntClock  UART_Wind_IntClock  6.5e+006         6477082     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name       Clock to Out  Clock Name:Phase      
--------------  ------------  --------------------  
Wind_Tx(0)_PAD  29735         UART_Wind_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 50.22 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Wind:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21754p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -5210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14703
-------------------------------------   ----- 
End-of-path arrival time (ps)           14703
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell1             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                                iocell1         2685   2685  21754  RISE       1
\UART_Wind:BUART:rx_postpoll\/main_1         macrocell10     6359   9044  21754  RISE       1
\UART_Wind:BUART:rx_postpoll\/q              macrocell10     3350  12394  21754  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2309  14703  21754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_Wind_IntClock
************************************************
Clock: UART_Wind_IntClock
Frequency: 43.63 MHz | Target: 0.15 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_1\/q
Path End       : \UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 6477082p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                          -11520
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6488480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11398
-------------------------------------   ----- 
End-of-path arrival time (ps)           11398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_1\/q                      macrocell21     1250   1250  6477082  RISE       1
\UART_Wind:BUART:counter_load_not\/main_0           macrocell2      4502   5752  6477082  RISE       1
\UART_Wind:BUART:counter_load_not\/q                macrocell2      3350   9102  6477082  RISE       1
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2296  11398  6477082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (UART_Wind_IntClock:R vs. UART_Wind_IntClock:R)
*****************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_1\/q
Path End       : \UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 6477082p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                          -11520
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6488480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11398
-------------------------------------   ----- 
End-of-path arrival time (ps)           11398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_1\/q                      macrocell21     1250   1250  6477082  RISE       1
\UART_Wind:BUART:counter_load_not\/main_0           macrocell2      4502   5752  6477082  RISE       1
\UART_Wind:BUART:counter_load_not\/q                macrocell2      3350   9102  6477082  RISE       1
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2296  11398  6477082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_Wind_IntClock:R)
********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Wind:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21754p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -5210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14703
-------------------------------------   ----- 
End-of-path arrival time (ps)           14703
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell1             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                                iocell1         2685   2685  21754  RISE       1
\UART_Wind:BUART:rx_postpoll\/main_1         macrocell10     6359   9044  21754  RISE       1
\UART_Wind:BUART:rx_postpoll\/q              macrocell10     3350  12394  21754  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2309  14703  21754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Wind:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21754p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -5210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14703
-------------------------------------   ----- 
End-of-path arrival time (ps)           14703
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell1             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                                iocell1         2685   2685  21754  RISE       1
\UART_Wind:BUART:rx_postpoll\/main_1         macrocell10     6359   9044  21754  RISE       1
\UART_Wind:BUART:rx_postpoll\/q              macrocell10     3350  12394  21754  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2309  14703  21754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:pollcount_0\/main_2
Capture Clock  : \UART_Wind:BUART:pollcount_0\/clock_0
Path slack     : 29113p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9044
-------------------------------------   ---- 
End-of-path arrival time (ps)           9044
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell1             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                         iocell1       2685   2685  21754  RISE       1
\UART_Wind:BUART:pollcount_0\/main_2  macrocell3    6359   9044  29113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:pollcount_0\/clock_0                      macrocell3          0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:rx_status_3\/main_6
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 29113p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9044
-------------------------------------   ---- 
End-of-path arrival time (ps)           9044
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell1             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                         iocell1       2685   2685  21754  RISE       1
\UART_Wind:BUART:rx_status_3\/main_6  macrocell15   6359   9044  29113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:rx_state_2\/main_8
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 29653p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8503
-------------------------------------   ---- 
End-of-path arrival time (ps)           8503
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                        iocell1       2685   2685  21754  RISE       1
\UART_Wind:BUART:rx_state_2\/main_8  macrocell12   5818   8503  29653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:pollcount_1\/main_3
Capture Clock  : \UART_Wind:BUART:pollcount_1\/clock_0
Path slack     : 29653p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8503
-------------------------------------   ---- 
End-of-path arrival time (ps)           8503
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell1             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                         iocell1       2685   2685  21754  RISE       1
\UART_Wind:BUART:pollcount_1\/main_3  macrocell4    5818   8503  29653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:pollcount_1\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:rx_last\/main_0
Capture Clock  : \UART_Wind:BUART:rx_last\/clock_0
Path slack     : 29800p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8356
-------------------------------------   ---- 
End-of-path arrival time (ps)           8356
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell1             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                     iocell1       2685   2685  21754  RISE       1
\UART_Wind:BUART:rx_last\/main_0  macrocell8    5671   8356  29800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_last\/clock_0                          macrocell8          0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:rx_state_0\/main_9
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 29800p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8356
-------------------------------------   ---- 
End-of-path arrival time (ps)           8356
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                        iocell1       2685   2685  21754  RISE       1
\UART_Wind:BUART:rx_state_0\/main_9  macrocell11   5671   8356  29800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_1\/q
Path End       : \UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 6477082p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                          -11520
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6488480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11398
-------------------------------------   ----- 
End-of-path arrival time (ps)           11398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_1\/q                      macrocell21     1250   1250  6477082  RISE       1
\UART_Wind:BUART:counter_load_not\/main_0           macrocell2      4502   5752  6477082  RISE       1
\UART_Wind:BUART:counter_load_not\/q                macrocell2      3350   9102  6477082  RISE       1
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2296  11398  6477082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_Wind:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Wind:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6479782p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -6290
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6493710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13928
-------------------------------------   ----- 
End-of-path arrival time (ps)           13928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  6479782  RISE       1
\UART_Wind:BUART:tx_bitclk_enable_pre\/main_0      macrocell19     2591   8271  6479782  RISE       1
\UART_Wind:BUART:tx_bitclk_enable_pre\/q           macrocell19     3350  11621  6479782  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell2   2306  13928  6479782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Wind:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_Wind:BUART:sTX:TxSts\/clock
Path slack     : 6482356p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -1570
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16074
-------------------------------------   ----- 
End-of-path arrival time (ps)           16074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  6482356  RISE       1
\UART_Wind:BUART:tx_status_0\/main_2                 macrocell23     3284   8564  6482356  RISE       1
\UART_Wind:BUART:tx_status_0\/q                      macrocell23     3350  11914  6482356  RISE       1
\UART_Wind:BUART:sTX:TxSts\/status_0                 statusicell2    4160  16074  6482356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxSts\/clock                          statusicell2        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_3\/q
Path End       : \UART_Wind:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Wind:BUART:sRX:RxBitCounter\/clock
Path slack     : 6482642p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -4220
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6495780

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13138
-------------------------------------   ----- 
End-of-path arrival time (ps)           13138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_3\/q            macrocell13   1250   1250  6482642  RISE       1
\UART_Wind:BUART:rx_counter_load\/main_2  macrocell7    6280   7530  6482642  RISE       1
\UART_Wind:BUART:rx_counter_load\/q       macrocell7    3350  10880  6482642  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/load   count7cell    2258  13138  6482642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Wind:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_Wind:BUART:sRX:RxSts\/clock
Path slack     : 6483336p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -1570
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15094
-------------------------------------   ----- 
End-of-path arrival time (ps)           15094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  6483336  RISE       1
\UART_Wind:BUART:rx_status_4\/main_1                 macrocell16     2292   7572  6483336  RISE       1
\UART_Wind:BUART:rx_status_4\/q                      macrocell16     3350  10922  6483336  RISE       1
\UART_Wind:BUART:sRX:RxSts\/status_4                 statusicell1    4173  15094  6483336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxSts\/clock                          statusicell1        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Wind:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6485989p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -6300
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6493700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7711
-------------------------------------   ---- 
End-of-path arrival time (ps)           7711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q       macrocell5      1250   1250  6485163  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   6461   7711  6485989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Wind:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6485995p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -6300
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6493700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7705
-------------------------------------   ---- 
End-of-path arrival time (ps)           7705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q                macrocell11     1250   1250  6485166  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   6455   7705  6485995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Wind:BUART:pollcount_0\/main_1
Capture Clock  : \UART_Wind:BUART:pollcount_0\/clock_0
Path slack     : 6486730p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9760
-------------------------------------   ---- 
End-of-path arrival time (ps)           9760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  6486730  RISE       1
\UART_Wind:BUART:pollcount_0\/main_1        macrocell3    7650   9760  6486730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:pollcount_0\/clock_0                      macrocell3          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_Wind:BUART:txn\/main_3
Capture Clock  : \UART_Wind:BUART:txn\/clock_0
Path slack     : 6486898p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9592
-------------------------------------   ---- 
End-of-path arrival time (ps)           9592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   7280   7280  6486898  RISE       1
\UART_Wind:BUART:txn\/main_3                macrocell25     2312   9592  6486898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:txn\/clock_0                              macrocell25         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Wind:BUART:tx_state_0\/main_2
Capture Clock  : \UART_Wind:BUART:tx_state_0\/clock_0
Path slack     : 6487086p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9404
-------------------------------------   ---- 
End-of-path arrival time (ps)           9404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  6482356  RISE       1
\UART_Wind:BUART:tx_state_0\/main_2                  macrocell20     4124   9404  6487086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Wind:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_Wind:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6487285p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9205
-------------------------------------   ---- 
End-of-path arrival time (ps)           9205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  6486730  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/main_1   macrocell6    7095   9205  6487285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_1\/q
Path End       : \UART_Wind:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Wind:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6487403p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -6290
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6493710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6307
-------------------------------------   ---- 
End-of-path arrival time (ps)           6307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_1\/q                macrocell21     1250   1250  6477082  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   5057   6307  6487403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_2\/q
Path End       : \UART_Wind:BUART:rx_status_3\/main_4
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 6487679p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8811
-------------------------------------   ---- 
End-of-path arrival time (ps)           8811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_2\/q        macrocell12   1250   1250  6485925  RISE       1
\UART_Wind:BUART:rx_status_3\/main_4  macrocell15   7561   8811  6487679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_3\/q
Path End       : \UART_Wind:BUART:rx_state_0\/main_3
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6487929p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8561
-------------------------------------   ---- 
End-of-path arrival time (ps)           8561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_3\/q       macrocell13   1250   1250  6482642  RISE       1
\UART_Wind:BUART:rx_state_0\/main_3  macrocell11   7311   8561  6487929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_Wind:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_Wind:BUART:tx_bitclk\/clock_0
Path slack     : 6488210p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8280
-------------------------------------   ---- 
End-of-path arrival time (ps)           8280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  6479782  RISE       1
\UART_Wind:BUART:tx_bitclk\/main_0                 macrocell18     2600   8280  6488210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_bitclk\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:rx_state_3\/main_0
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6488214p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8276
-------------------------------------   ---- 
End-of-path arrival time (ps)           8276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q  macrocell5    1250   1250  6485163  RISE       1
\UART_Wind:BUART:rx_state_3\/main_0      macrocell13   7026   8276  6488214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:rx_state_3\/main_1
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6488220p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8270
-------------------------------------   ---- 
End-of-path arrival time (ps)           8270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q       macrocell11   1250   1250  6485166  RISE       1
\UART_Wind:BUART:rx_state_3\/main_1  macrocell13   7020   8270  6488220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_2\/q
Path End       : \UART_Wind:BUART:rx_state_3\/main_4
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6488252p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8238
-------------------------------------   ---- 
End-of-path arrival time (ps)           8238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_2\/q       macrocell12   1250   1250  6485925  RISE       1
\UART_Wind:BUART:rx_state_3\/main_4  macrocell13   6988   8238  6488252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_3\/q
Path End       : \UART_Wind:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_Wind:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6488432p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8058
-------------------------------------   ---- 
End-of-path arrival time (ps)           8058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_3\/q               macrocell13   1250   1250  6482642  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/main_2  macrocell14   6808   8058  6488432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/clock_0               macrocell14         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_0\/q
Path End       : \UART_Wind:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Wind:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6488762p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -6290
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6493710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4948
-------------------------------------   ---- 
End-of-path arrival time (ps)           4948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_0\/q                macrocell20     1250   1250  6477893  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   3698   4948  6488762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_3\/q
Path End       : \UART_Wind:BUART:rx_state_2\/main_3
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6488960p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7530
-------------------------------------   ---- 
End-of-path arrival time (ps)           7530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_3\/q       macrocell13   1250   1250  6482642  RISE       1
\UART_Wind:BUART:rx_state_2\/main_3  macrocell12   6280   7530  6488960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_bitclk_enable\/q
Path End       : \UART_Wind:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Wind:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6489009p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -6300
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6493700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4691
-------------------------------------   ---- 
End-of-path arrival time (ps)           4691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_bitclk_enable\/q          macrocell6      1250   1250  6489009  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   3441   4691  6489009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Wind:BUART:pollcount_1\/main_1
Capture Clock  : \UART_Wind:BUART:pollcount_1\/clock_0
Path slack     : 6489074p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7416
-------------------------------------   ---- 
End-of-path arrival time (ps)           7416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  6486730  RISE       1
\UART_Wind:BUART:pollcount_1\/main_1        macrocell4    5306   7416  6489074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:pollcount_1\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6489232p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7258
-------------------------------------   ---- 
End-of-path arrival time (ps)           7258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q  macrocell5    1250   1250  6485163  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_0    macrocell9    6008   7258  6489232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:rx_status_3\/main_0
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 6489233p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7257
-------------------------------------   ---- 
End-of-path arrival time (ps)           7257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q  macrocell5    1250   1250  6485163  RISE       1
\UART_Wind:BUART:rx_status_3\/main_0     macrocell15   6007   7257  6489233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:rx_status_3\/main_1
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 6489234p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7256
-------------------------------------   ---- 
End-of-path arrival time (ps)           7256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q        macrocell11   1250   1250  6485166  RISE       1
\UART_Wind:BUART:rx_status_3\/main_1  macrocell15   6006   7256  6489234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6489253p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7237
-------------------------------------   ---- 
End-of-path arrival time (ps)           7237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q         macrocell11   1250   1250  6485166  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_1  macrocell9    5987   7237  6489253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6489282p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7208
-------------------------------------   ---- 
End-of-path arrival time (ps)           7208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  6489282  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_6       macrocell9    5098   7208  6489282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_2\/q
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6489643p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6847
-------------------------------------   ---- 
End-of-path arrival time (ps)           6847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_2\/q         macrocell12   1250   1250  6485925  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_4  macrocell9    5597   6847  6489643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Wind:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_Wind:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6489780p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6710
-------------------------------------   ---- 
End-of-path arrival time (ps)           6710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  6489780  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/main_0   macrocell6    4600   6710  6489780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Wind:BUART:rx_state_3\/main_6
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6489846p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6644
-------------------------------------   ---- 
End-of-path arrival time (ps)           6644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  6489282  RISE       1
\UART_Wind:BUART:rx_state_3\/main_6         macrocell13   4534   6644  6489846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Wind:BUART:pollcount_0\/main_0
Capture Clock  : \UART_Wind:BUART:pollcount_0\/clock_0
Path slack     : 6490351p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6139
-------------------------------------   ---- 
End-of-path arrival time (ps)           6139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  6489780  RISE       1
\UART_Wind:BUART:pollcount_0\/main_0        macrocell3    4029   6139  6490351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:pollcount_0\/clock_0                      macrocell3          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Wind:BUART:rx_state_3\/main_5
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6490467p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6023
-------------------------------------   ---- 
End-of-path arrival time (ps)           6023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  6490467  RISE       1
\UART_Wind:BUART:rx_state_3\/main_5         macrocell13   3913   6023  6490467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_2\/q
Path End       : \UART_Wind:BUART:tx_state_0\/main_3
Capture Clock  : \UART_Wind:BUART:tx_state_0\/clock_0
Path slack     : 6490471p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6019
-------------------------------------   ---- 
End-of-path arrival time (ps)           6019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_2\/q       macrocell22   1250   1250  6477806  RISE       1
\UART_Wind:BUART:tx_state_0\/main_3  macrocell20   4769   6019  6490471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_2\/q
Path End       : \UART_Wind:BUART:tx_state_2\/main_2
Capture Clock  : \UART_Wind:BUART:tx_state_2\/clock_0
Path slack     : 6490471p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6019
-------------------------------------   ---- 
End-of-path arrival time (ps)           6019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_2\/q       macrocell22   1250   1250  6477806  RISE       1
\UART_Wind:BUART:tx_state_2\/main_2  macrocell22   4769   6019  6490471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6490485p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6005
-------------------------------------   ---- 
End-of-path arrival time (ps)           6005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  6490467  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_5       macrocell9    3895   6005  6490485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_bitclk_enable\/q
Path End       : \UART_Wind:BUART:rx_state_0\/main_2
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6490746p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5744
-------------------------------------   ---- 
End-of-path arrival time (ps)           5744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  6489009  RISE       1
\UART_Wind:BUART:rx_state_0\/main_2   macrocell11   4494   5744  6490746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_bitclk_enable\/q
Path End       : \UART_Wind:BUART:rx_state_2\/main_2
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6490756p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5734
-------------------------------------   ---- 
End-of-path arrival time (ps)           5734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  6489009  RISE       1
\UART_Wind:BUART:rx_state_2\/main_2   macrocell12   4484   5734  6490756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Wind:BUART:rx_state_3\/main_7
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6490790p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5700
-------------------------------------   ---- 
End-of-path arrival time (ps)           5700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  6490790  RISE       1
\UART_Wind:BUART:rx_state_3\/main_7         macrocell13   3590   5700  6490790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6490803p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  6490790  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_7       macrocell9    3577   5687  6490803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:rx_state_0\/main_1
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6490950p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5540
-------------------------------------   ---- 
End-of-path arrival time (ps)           5540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q       macrocell11   1250   1250  6485166  RISE       1
\UART_Wind:BUART:rx_state_0\/main_1  macrocell11   4290   5540  6490950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:rx_state_0\/main_0
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6490951p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q  macrocell5    1250   1250  6485163  RISE       1
\UART_Wind:BUART:rx_state_0\/main_0      macrocell11   4289   5539  6490951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_2\/q
Path End       : \UART_Wind:BUART:txn\/main_4
Capture Clock  : \UART_Wind:BUART:txn\/clock_0
Path slack     : 6491040p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5450
-------------------------------------   ---- 
End-of-path arrival time (ps)           5450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_2\/q  macrocell22   1250   1250  6477806  RISE       1
\UART_Wind:BUART:txn\/main_4    macrocell25   4200   5450  6491040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:txn\/clock_0                              macrocell25         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_1\/q
Path End       : \UART_Wind:BUART:tx_state_0\/main_0
Capture Clock  : \UART_Wind:BUART:tx_state_0\/clock_0
Path slack     : 6491144p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5346
-------------------------------------   ---- 
End-of-path arrival time (ps)           5346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_1\/q       macrocell21   1250   1250  6477082  RISE       1
\UART_Wind:BUART:tx_state_0\/main_0  macrocell20   4096   5346  6491144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_1\/q
Path End       : \UART_Wind:BUART:tx_state_2\/main_0
Capture Clock  : \UART_Wind:BUART:tx_state_2\/clock_0
Path slack     : 6491144p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5346
-------------------------------------   ---- 
End-of-path arrival time (ps)           5346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_1\/q       macrocell21   1250   1250  6477082  RISE       1
\UART_Wind:BUART:tx_state_2\/main_0  macrocell22   4096   5346  6491144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_1\/q
Path End       : \UART_Wind:BUART:txn\/main_1
Capture Clock  : \UART_Wind:BUART:txn\/clock_0
Path slack     : 6491162p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5328
-------------------------------------   ---- 
End-of-path arrival time (ps)           5328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_1\/q  macrocell21   1250   1250  6477082  RISE       1
\UART_Wind:BUART:txn\/main_1    macrocell25   4078   5328  6491162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:txn\/clock_0                              macrocell25         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_1\/q
Path End       : \UART_Wind:BUART:tx_state_1\/main_0
Capture Clock  : \UART_Wind:BUART:tx_state_1\/clock_0
Path slack     : 6491164p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5326
-------------------------------------   ---- 
End-of-path arrival time (ps)           5326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_1\/q       macrocell21   1250   1250  6477082  RISE       1
\UART_Wind:BUART:tx_state_1\/main_0  macrocell21   4076   5326  6491164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Wind:BUART:rx_state_0\/main_5
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6491345p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5145
-------------------------------------   ---- 
End-of-path arrival time (ps)           5145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  6490467  RISE       1
\UART_Wind:BUART:rx_state_0\/main_5         macrocell11   3035   5145  6491345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Wind:BUART:rx_state_2\/main_5
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6491363p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5127
-------------------------------------   ---- 
End-of-path arrival time (ps)           5127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  6490467  RISE       1
\UART_Wind:BUART:rx_state_2\/main_5         macrocell12   3017   5127  6491363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_2\/q
Path End       : \UART_Wind:BUART:tx_state_1\/main_2
Capture Clock  : \UART_Wind:BUART:tx_state_1\/clock_0
Path slack     : 6491446p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5044
-------------------------------------   ---- 
End-of-path arrival time (ps)           5044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_2\/q       macrocell22   1250   1250  6477806  RISE       1
\UART_Wind:BUART:tx_state_1\/main_2  macrocell21   3794   5044  6491446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:rx_state_2\/main_0
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6491481p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5009
-------------------------------------   ---- 
End-of-path arrival time (ps)           5009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q  macrocell5    1250   1250  6485163  RISE       1
\UART_Wind:BUART:rx_state_2\/main_0      macrocell12   3759   5009  6491481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:rx_state_2\/main_1
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6491484p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5006
-------------------------------------   ---- 
End-of-path arrival time (ps)           5006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q       macrocell11   1250   1250  6485166  RISE       1
\UART_Wind:BUART:rx_state_2\/main_1  macrocell12   3756   5006  6491484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_Wind:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_Wind:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6491544p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  6491544  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/main_2   macrocell6    2836   4946  6491544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_0\/q
Path End       : \UART_Wind:BUART:txn\/main_2
Capture Clock  : \UART_Wind:BUART:txn\/clock_0
Path slack     : 6491545p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4945
-------------------------------------   ---- 
End-of-path arrival time (ps)           4945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_0\/q  macrocell20   1250   1250  6477893  RISE       1
\UART_Wind:BUART:txn\/main_2    macrocell25   3695   4945  6491545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:txn\/clock_0                              macrocell25         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_0\/q
Path End       : \UART_Wind:BUART:tx_state_1\/main_1
Capture Clock  : \UART_Wind:BUART:tx_state_1\/clock_0
Path slack     : 6491546p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4944
-------------------------------------   ---- 
End-of-path arrival time (ps)           4944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_0\/q       macrocell20   1250   1250  6477893  RISE       1
\UART_Wind:BUART:tx_state_1\/main_1  macrocell21   3694   4944  6491546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Wind:BUART:rx_state_0\/main_6
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6491642p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  6489282  RISE       1
\UART_Wind:BUART:rx_state_0\/main_6         macrocell11   2738   4848  6491642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:pollcount_1\/q
Path End       : \UART_Wind:BUART:rx_status_3\/main_5
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 6491659p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:pollcount_1\/clock_0                      macrocell4          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:pollcount_1\/q       macrocell4    1250   1250  6484300  RISE       1
\UART_Wind:BUART:rx_status_3\/main_5  macrocell15   3581   4831  6491659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Wind:BUART:rx_state_2\/main_6
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6491661p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  6489282  RISE       1
\UART_Wind:BUART:rx_state_2\/main_6         macrocell12   2719   4829  6491661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_bitclk_enable\/q
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6491690p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_bitclk_enable\/q   macrocell6    1250   1250  6489009  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_2  macrocell9    3550   4800  6491690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_bitclk_enable\/q
Path End       : \UART_Wind:BUART:rx_state_3\/main_2
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6491691p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4799
-------------------------------------   ---- 
End-of-path arrival time (ps)           4799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  6489009  RISE       1
\UART_Wind:BUART:rx_state_3\/main_2   macrocell13   3549   4799  6491691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:pollcount_0\/q
Path End       : \UART_Wind:BUART:rx_state_0\/main_10
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6491703p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4787
-------------------------------------   ---- 
End-of-path arrival time (ps)           4787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:pollcount_0\/clock_0                      macrocell3          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:pollcount_0\/q       macrocell3    1250   1250  6485254  RISE       1
\UART_Wind:BUART:rx_state_0\/main_10  macrocell11   3537   4787  6491703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:pollcount_0\/q
Path End       : \UART_Wind:BUART:pollcount_1\/main_4
Capture Clock  : \UART_Wind:BUART:pollcount_1\/clock_0
Path slack     : 6491715p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:pollcount_0\/clock_0                      macrocell3          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:pollcount_0\/q       macrocell3    1250   1250  6485254  RISE       1
\UART_Wind:BUART:pollcount_1\/main_4  macrocell4    3525   4775  6491715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:pollcount_1\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_bitclk_enable\/q
Path End       : \UART_Wind:BUART:rx_status_3\/main_2
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 6491795p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  6489009  RISE       1
\UART_Wind:BUART:rx_status_3\/main_2  macrocell15   3445   4695  6491795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Wind:BUART:rx_state_0\/main_7
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6491818p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  6490790  RISE       1
\UART_Wind:BUART:rx_state_0\/main_7         macrocell11   2562   4672  6491818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Wind:BUART:rx_state_2\/main_7
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6491826p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  6490790  RISE       1
\UART_Wind:BUART:rx_state_2\/main_7         macrocell12   2554   4664  6491826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_bitclk\/q
Path End       : \UART_Wind:BUART:tx_state_0\/main_4
Capture Clock  : \UART_Wind:BUART:tx_state_0\/clock_0
Path slack     : 6491865p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_bitclk\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_bitclk\/q        macrocell18   1250   1250  6478214  RISE       1
\UART_Wind:BUART:tx_state_0\/main_4  macrocell20   3375   4625  6491865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_bitclk\/q
Path End       : \UART_Wind:BUART:tx_state_2\/main_3
Capture Clock  : \UART_Wind:BUART:tx_state_2\/clock_0
Path slack     : 6491865p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_bitclk\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_bitclk\/q        macrocell18   1250   1250  6478214  RISE       1
\UART_Wind:BUART:tx_state_2\/main_3  macrocell22   3375   4625  6491865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_Wind:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6491869p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q      macrocell5    1250   1250  6485163  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/main_0  macrocell14   3371   4621  6491869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/clock_0               macrocell14         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_bitclk\/q
Path End       : \UART_Wind:BUART:txn\/main_5
Capture Clock  : \UART_Wind:BUART:txn\/clock_0
Path slack     : 6491871p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_bitclk\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_bitclk\/q  macrocell18   1250   1250  6478214  RISE       1
\UART_Wind:BUART:txn\/main_5   macrocell25   3369   4619  6491871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:txn\/clock_0                              macrocell25         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_Wind:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6491875p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4615
-------------------------------------   ---- 
End-of-path arrival time (ps)           4615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q               macrocell11   1250   1250  6485166  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/main_1  macrocell14   3365   4615  6491875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/clock_0               macrocell14         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_3\/q
Path End       : \UART_Wind:BUART:rx_state_3\/main_3
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6491928p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4562
-------------------------------------   ---- 
End-of-path arrival time (ps)           4562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_3\/q       macrocell13   1250   1250  6482642  RISE       1
\UART_Wind:BUART:rx_state_3\/main_3  macrocell13   3312   4562  6491928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_3\/q
Path End       : \UART_Wind:BUART:rx_status_3\/main_3
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 6491931p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_3\/q        macrocell13   1250   1250  6482642  RISE       1
\UART_Wind:BUART:rx_status_3\/main_3  macrocell15   3309   4559  6491931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_3\/q
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6491949p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4541
-------------------------------------   ---- 
End-of-path arrival time (ps)           4541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_3\/q         macrocell13   1250   1250  6482642  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_3  macrocell9    3291   4541  6491949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_0\/q
Path End       : \UART_Wind:BUART:tx_state_0\/main_1
Capture Clock  : \UART_Wind:BUART:tx_state_0\/clock_0
Path slack     : 6491969p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4521
-------------------------------------   ---- 
End-of-path arrival time (ps)           4521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_0\/q       macrocell20   1250   1250  6477893  RISE       1
\UART_Wind:BUART:tx_state_0\/main_1  macrocell20   3271   4521  6491969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_0\/q
Path End       : \UART_Wind:BUART:tx_state_2\/main_1
Capture Clock  : \UART_Wind:BUART:tx_state_2\/clock_0
Path slack     : 6491969p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4521
-------------------------------------   ---- 
End-of-path arrival time (ps)           4521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_0\/q       macrocell20   1250   1250  6477893  RISE       1
\UART_Wind:BUART:tx_state_2\/main_1  macrocell22   3271   4521  6491969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Wind:BUART:pollcount_1\/main_0
Capture Clock  : \UART_Wind:BUART:pollcount_1\/clock_0
Path slack     : 6492126p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  6489780  RISE       1
\UART_Wind:BUART:pollcount_1\/main_0        macrocell4    2254   4364  6492126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:pollcount_1\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_bitclk\/q
Path End       : \UART_Wind:BUART:tx_state_1\/main_3
Capture Clock  : \UART_Wind:BUART:tx_state_1\/clock_0
Path slack     : 6492159p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_bitclk\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_bitclk\/q        macrocell18   1250   1250  6478214  RISE       1
\UART_Wind:BUART:tx_state_1\/main_3  macrocell21   3081   4331  6492159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_2\/q
Path End       : \UART_Wind:BUART:rx_state_2\/main_4
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6492243p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_2\/q       macrocell12   1250   1250  6485925  RISE       1
\UART_Wind:BUART:rx_state_2\/main_4  macrocell12   2997   4247  6492243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_2\/q
Path End       : \UART_Wind:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_Wind:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6492250p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4240
-------------------------------------   ---- 
End-of-path arrival time (ps)           4240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_2\/q               macrocell12   1250   1250  6485925  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/main_3  macrocell14   2990   4240  6492250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/clock_0               macrocell14         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_2\/q
Path End       : \UART_Wind:BUART:rx_state_0\/main_4
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6492373p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           4117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_2\/q       macrocell12   1250   1250  6485925  RISE       1
\UART_Wind:BUART:rx_state_0\/main_4  macrocell11   2867   4117  6492373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:pollcount_1\/q
Path End       : \UART_Wind:BUART:rx_state_0\/main_8
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6492554p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:pollcount_1\/clock_0                      macrocell4          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:pollcount_1\/q      macrocell4    1250   1250  6484300  RISE       1
\UART_Wind:BUART:rx_state_0\/main_8  macrocell11   2686   3936  6492554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:pollcount_1\/q
Path End       : \UART_Wind:BUART:pollcount_1\/main_2
Capture Clock  : \UART_Wind:BUART:pollcount_1\/clock_0
Path slack     : 6492556p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:pollcount_1\/clock_0                      macrocell4          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:pollcount_1\/q       macrocell4    1250   1250  6484300  RISE       1
\UART_Wind:BUART:pollcount_1\/main_2  macrocell4    2684   3934  6492556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:pollcount_1\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:txn\/q
Path End       : \UART_Wind:BUART:txn\/main_0
Capture Clock  : \UART_Wind:BUART:txn\/clock_0
Path slack     : 6492606p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:txn\/clock_0                              macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:txn\/q       macrocell25   1250   1250  6492606  RISE       1
\UART_Wind:BUART:txn\/main_0  macrocell25   2634   3884  6492606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:txn\/clock_0                              macrocell25         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:pollcount_0\/q
Path End       : \UART_Wind:BUART:pollcount_0\/main_3
Capture Clock  : \UART_Wind:BUART:pollcount_0\/clock_0
Path slack     : 6492613p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:pollcount_0\/clock_0                      macrocell3          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:pollcount_0\/q       macrocell3    1250   1250  6485254  RISE       1
\UART_Wind:BUART:pollcount_0\/main_3  macrocell3    2627   3877  6492613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:pollcount_0\/clock_0                      macrocell3          0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:pollcount_0\/q
Path End       : \UART_Wind:BUART:rx_status_3\/main_7
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 6492613p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:pollcount_0\/clock_0                      macrocell3          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:pollcount_0\/q       macrocell3    1250   1250  6485254  RISE       1
\UART_Wind:BUART:rx_status_3\/main_7  macrocell15   2627   3877  6492613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_status_3\/q
Path End       : \UART_Wind:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_Wind:BUART:sRX:RxSts\/clock
Path slack     : 6492988p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -1570
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6498430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_status_3\/q       macrocell15    1250   1250  6492988  RISE       1
\UART_Wind:BUART:sRX:RxSts\/status_3  statusicell1   4192   5442  6492988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxSts\/clock                          statusicell1        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_last\/q
Path End       : \UART_Wind:BUART:rx_state_2\/main_9
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6493008p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_last\/clock_0                          macrocell8          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_last\/q          macrocell8    1250   1250  6493008  RISE       1
\UART_Wind:BUART:rx_state_2\/main_9  macrocell12   2232   3482  6493008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_load_fifo\/q
Path End       : \UART_Wind:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_Wind:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6494496p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -1930
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6498070

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_load_fifo\/q            macrocell9      1250   1250  6487346  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   2324   3574  6494496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

