
main.elf:     file format elf32-littlearm

SYMBOL TABLE:
08000000 l    d  .isr_vector	00000000 .isr_vector
080000c4 l    d  .text	00000000 .text
20000000 l    d  .data	00000000 .data
20000014 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loclists	00000000 .debug_loclists
00000000 l    d  .debug_rnglists	00000000 .debug_rnglists
00000000 l    d  .debug_line_str	00000000 .debug_line_str
00000000 l    df *ABS*	00000000 ccG373Wm.o
f108f85f l       *ABS*	00000000 BootRAM
08002ed0 l       .text	00000000 LoopCopyDataInit
08002ec8 l       .text	00000000 CopyDataInit
08002ee4 l       .text	00000000 LoopFillZerobss
08002ede l       .text	00000000 FillZerobss
08002ef6 l       .text	00000000 LoopForever
08002f10 l       .text	00000000 Infinite_Loop
00000000 l    df *ABS*	00000000 stm32f0xx_exti.c
00000000 l    df *ABS*	00000000 stm32f0xx_gpio.c
00000000 l    df *ABS*	00000000 stm32f0xx_i2c.c
00000000 l    df *ABS*	00000000 stm32f0xx_rcc.c
08002f18 l     O .text	00000010 APBAHBPrescTable
00000000 l    df *ABS*	00000000 stm32f0xx_spi.c
00000000 l    df *ABS*	00000000 _udivsi3.o
08001098 l       .text	00000000 .udivsi3_skip_div0_test
00000000 l    df *ABS*	00000000 _divsi3.o
080011ac l       .text	00000000 .divsi3_skip_div0_test
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 addsf3.c
00000000 l    df *ABS*	00000000 divsf3.c
00000000 l    df *ABS*	00000000 mulsf3.c
00000000 l    df *ABS*	00000000 floatsisf.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 extendsfdf2.c
00000000 l    df *ABS*	00000000 truncdfsf2.c
00000000 l    df *ABS*	00000000 _clzsi2.o
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 main.c
20000034 l     O .bss	00000004 TimingDelay
00000000 l    df *ABS*	00000000 system_stm32f0xx.c
00000000 l    df *ABS*	00000000 stm32f0xx_nucleo.c
00000000 l    df *ABS*	00000000 stm32f0xx_it.c
00000000 l    df *ABS*	00000000 Peripheral_Init.c
08002734 l     F .text	00000016 set_nrf24_SPI_CE.part.0
00000000 l    df *ABS*	00000000 crti.o
00000000 l    df *ABS*	00000000 crtn.o
080008e8 g     F .text	0000001c RCC_HSICmd
08000970 g     F .text	00000018 RCC_LSEDriveConfig
080009c4 g     F .text	00000024 RCC_PLLCmd
08000c80 g     F .text	00000018 RCC_AHBPeriphResetCmd
08000378 g     F .text	00000022 GPIO_PinAFConfig
08000f8c g     F .text	00000004 SPI_SendData8
08000d3c g     F .text	0000000c RCC_ClearITPendingBit
08000348 g     F .text	0000000e GPIO_ReadOutputDataBit
08002f10  w    F .text	00000002 TIM1_CC_IRQHandler
080007c0 g     F .text	00000006 I2C_ReceiveData
0800267e g     F .text	00000002 HardFault_Handler
08002bc4 g     F .text	00000088 MySPI_Init
08002f10  w    F .text	00000002 ADC1_COMP_IRQHandler
08002684 g     F .text	00000008 SysTick_Handler
08000a20 g     F .text	0000000c RCC_MCOConfig
080004f8 g     F .text	00000020 I2C_OwnAddress2Config
08002f10  w    F .text	00000002 PVD_IRQHandler
20000010 g     O .data	00000001 SETUP_AW
08000ec8 g     F .text	00000014 SPI_TIModeCmd
08000ab0 g     F .text	00000018 RCC_CECCLKConfig
08002fe0 g       .text	00000000 _sidata
08002682 g     F .text	00000002 PendSV_Handler
08000d48 g     F .text	00000044 SPI_I2S_DeInit
0800267c g     F .text	00000002 NMI_Handler
20000044 g       .bss	00000000 __exidx_end
08000ff4 g     F .text	00000006 SPI_GetCRCPolynomial
08002f10  w    F .text	00000002 I2C1_IRQHandler
08000cc8 g     F .text	00000018 RCC_ITConfig
08000f20 g     F .text	00000020 SPI_BiDirectionalLineConfig
08002fe0 g       .text	00000000 _etext
20000014 g       .bss	00000000 _sbss
20000030 g     O .bss	00000001 BlinkSpeed
08000a2c g     F .text	00000014 RCC_SYSCLKConfig
08001384 g     F .text	00000340 .hidden __aeabi_fadd
08000740 g     F .text	0000001c I2C_TimeoutBConfig
080000c4 g     F .text	00000020 EXTI_DeInit
08000898 g     F .text	0000003c RCC_WaitForHSEStartUp
2000000a g     O .data	00000001 WRITE_COMMAND
08000538 g     F .text	00000020 I2C_SlaveByteControlCmd
20000000 g     O .data	00000004 BUTTON_PORT
08000c14 g     F .text	00000024 RCC_BackupResetCmd
08000484 g     F .text	00000012 I2C_ITConfig
08002414 g     F .text	0000008c memcpy
08000fa4 g     F .text	00000014 SPI_CRCLengthConfig
080009fc g     F .text	00000024 RCC_ClockSecuritySystemCmd
08000d14 g     F .text	00000014 RCC_ClearFlag
0800063c g     F .text	00000020 I2C_10BitAddressHeaderCmd
2000000e g     O .data	00000001 RX_ADDR_P0
08000888 g     F .text	00000010 RCC_HSEConfig
08001098 g     F .text	0000010a .hidden __udivsi3
08001b68 g     F .text	00000094 .hidden __aeabi_i2f
080006b4 g     F .text	00000020 I2C_SMBusAlertCmd
08000fb8 g     F .text	00000020 SPI_CalculateCRC
08001068 g     F .text	00000008 SPI_I2S_ClearFlag
08000c50 g     F .text	00000018 RCC_APB2PeriphClockCmd
080007c8 g     F .text	00000012 I2C_DMACmd
08000254 g     F .text	000000a8 GPIO_Init
080009a4 g     F .text	00000020 RCC_PLLConfig
08000a7c g     F .text	00000034 RCC_ADCCLKConfig
08002c4c g     F .text	0000004c NRF24L01p_Init
20000000 g       .data	00000000 _sdata
08002f10  w    F .text	00000002 SPI1_IRQHandler
08000374 g     F .text	00000004 GPIO_Write
08002f10  w    F .text	00000002 TIM6_DAC_IRQHandler
08000358 g     F .text	00000006 GPIO_ReadOutputData
08002910 g     F .text	00000040 nrf24_write_register
08000950 g     F .text	00000020 RCC_LSEConfig
0800075c g     F .text	00000020 I2C_CalculatePEC
08000bf0 g     F .text	00000024 RCC_RTCCLKCmd
08000c68 g     F .text	00000018 RCC_APB1PeriphClockCmd
08000d28 g     F .text	00000014 RCC_GetITStatus
20000044 g       .bss	00000000 __exidx_start
08001bfc g     F .text	00000598 .hidden __aeabi_dmul
08000568 g     F .text	00000020 I2C_10BitAddressingModeCmd
08001070 g     F .text	00000028 SPI_I2S_GetITStatus
080024a0 g     F .text	00000048 __libc_init_array
08002834 g     F .text	000000b0 I2C_receive
08001058 g     F .text	0000000e SPI_I2S_GetFlagStatus
08000c38 g     F .text	00000018 RCC_AHBPeriphClockCmd
080007bc g     F .text	00000004 I2C_SendData
08002f10  w    F .text	00000002 EXTI2_3_IRQHandler
20000008 g     O .data	00000001 WRITE_PAYLOAD_NOACK
08002fc8 g     F .text	00000000 _init
08002f10  w    F .text	00000002 I2C2_IRQHandler
08000edc g     F .text	00000020 I2S_Cmd
080024e8 g     F .text	00000040 System_Clock_Init
08002a50 g     F .text	000000c4 transmitBytesNRF
08000f64 g     F .text	00000014 SPI_SSOutputCmd
08000efc g     F .text	00000010 SPI_DataSizeConfig
0800274c g     F .text	00000080 I2C_Settings_Init
080003d4 g     F .text	00000064 I2C_Init
08002f10  w    F .text	00000002 TIM17_IRQHandler
08002224 g     F .text	0000010c .hidden __aeabi_d2f
080001a4 g     F .text	0000000c EXTI_ClearITPendingBit
08000710 g     F .text	00000020 I2C_IdleClockTimeoutCmd
08002f10  w    F .text	00000002 RTC_IRQHandler
20000044 g       .bss	00000000 _ebss
08002ec0  w    F .text	00000038 Reset_Handler
08000340 g     F .text	00000006 GPIO_ReadInputData
2000003c g     O .bss	00000008 ctx
08000ce0 g     F .text	00000034 RCC_GetFlagStatus
080006d4 g     F .text	00000020 I2C_ClockTimeoutCmd
080029ac g     F .text	00000074 nrf24_write_TX_payload
08000360 g     F .text	00000004 GPIO_SetBits
08000168 g     F .text	00000014 EXTI_GetFlagStatus
08000a40 g     F .text	00000010 RCC_GetSYSCLKSource
08000368 g     F .text	0000000c GPIO_WriteBit
080005fc g     F .text	00000020 I2C_GenerateSTART
08000438 g     F .text	00000016 I2C_StructInit
080011ac g     F .text	00000000 .hidden __aeabi_idiv
08000af8 g     F .text	000000e8 RCC_GetClocksFreq
08002330 g     F .text	0000003c .hidden __clzsi2
08002f10  w    F .text	00000002 TIM16_IRQHandler
08000158 g     F .text	00000010 EXTI_GenerateSWInterrupt
08002f10  w    F .text	00000002 TIM3_IRQHandler
08002f10  w    F .text	00000002 RCC_IRQHandler
0800268c g     F .text	0000003c EXTI4_15_IRQHandler
20000014 g       .bss	00000000 _bss
08002f10  w    F .text	00000002 DMA1_Channel1_IRQHandler
08002f10 g       .text	00000002 Default_Handler
08000694 g     F .text	00000020 I2C_TransferHandling
080006f4 g     F .text	0000001a I2C_ExtendedClockTimeoutCmd
0800017c g     F .text	0000000c EXTI_ClearFlag
080007dc g     F .text	0000000e I2C_GetFlagStatus
08001010 g     F .text	00000014 SPI_LastDMATransferCmd
08000be0 g     F .text	00000010 RCC_RTCCLKConfig
20000038 g     O .bss	00000001 CONFIG
08000f78 g     F .text	00000014 SPI_NSSPulseModeCmd
08002f10  w    F .text	00000002 CEC_IRQHandler
08000918 g     F .text	0000001c RCC_HSI14Cmd
08002d40 g     F .text	00000180 getICM20948_ACCEL_GYRO_TEMPdata
08002f10  w    F .text	00000002 TIM14_IRQHandler
08002f10  w    F .text	00000002 DMA1_Channel4_5_IRQHandler
080000e4 g     F .text	00000064 EXTI_Init
20000011 g     O .data	00000001 ENAA
08000f40 g     F .text	00000024 SPI_NSSInternalSoftwareConfig
2000000c g     O .data	00000001 TX_ADDR
0800039c g     F .text	00000038 I2C_DeInit
08000450 g     F .text	00000014 I2C_Cmd
08002ba8 g     F .text	0000001c test_nrf24_connection
08000364 g     F .text	00000004 GPIO_ResetBits
080016c4 g     F .text	00000224 .hidden __aeabi_fdiv
080007ec g     F .text	00000004 I2C_ClearFlag
08000fd8 g     F .text	0000000c SPI_TransmitCRC
080004b8 g     F .text	00000020 I2C_StopModeCmd
08002f10  w    F .text	00000002 TIM15_IRQHandler
08002f10  w    F .text	00000002 EXTI0_1_IRQHandler
08001380  w    F .text	00000002 .hidden __aeabi_ldiv0
08000934 g     F .text	0000001c RCC_HSI14ADCRequestCmd
20000007 g     O .data	00000001 STATUS_REG
08000dfc g     F .text	0000000e I2S_StructInit
080005a8 g     F .text	00000020 I2C_ReloadCmd
08000188 g     F .text	0000001c EXTI_GetITStatus
08002f10  w    F .text	00000002 SPI2_IRQHandler
2000000b g     O .data	00000001 FEATURE
0800236c g     F .text	000000a6 memset
08000f9c g     F .text	00000006 SPI_I2S_ReceiveData16
080008d4 g     F .text	00000014 RCC_AdjustHSICalibrationValue
08002540 g     F .text	0000005c main
08000688 g     F .text	0000000a I2C_GetTransferDirection
08001098 g     F .text	00000000 .hidden __aeabi_uidiv
08002680 g     F .text	00000002 SVC_Handler
08002c98 g     F .text	000000a8 ICM20948_init
08000ffc g     F .text	00000012 SPI_I2S_DMACmd
08000148 g     F .text	0000000e EXTI_StructInit
08000588 g     F .text	00000020 I2C_AutoEndCmd
080011ac g     F .text	000001cc .hidden __divsi3
080028e4 g     F .text	0000002c set_nrf24_SPI_CSN
08000518 g     F .text	00000020 I2C_GeneralCallCmd
08002950 g     F .text	0000005c nrf24_multiwrite_register
08000eb4 g     F .text	00000014 SPI_Cmd
08002b14 g     F .text	00000094 transmit
08000464 g     F .text	00000020 I2C_SoftwareResetCmd
080025b0 g     F .text	000000b4 SystemInit
08000f90 g     F .text	00000004 SPI_I2S_SendData16
08000904 g     F .text	00000014 RCC_AdjustHSI14CalibrationValue
080001b0 g     F .text	000000a4 GPIO_DeInit
08002fd4 g     F .text	00000000 _fini
0800077c g     F .text	00000020 I2C_PECRequestCmd
080005dc g     F .text	00000020 I2C_MasterRequestConfig
08000828 g     F .text	00000060 RCC_DeInit
080026c8 g     F .text	0000006c delay_microseconds
080018e8 g     F .text	00000280 .hidden __aeabi_fmul
08002f10  w    F .text	00000002 TS_IRQHandler
080027cc g     F .text	00000068 I2C_transmit
08002f10  w    F .text	00000002 WWDG_IRQHandler
08000cb0 g     F .text	00000018 RCC_APB1PeriphResetCmd
20000000 g       .data	00000000 _data
080009e8 g     F .text	00000014 RCC_PREDIV1Config
08002528 g     F .text	00000018 Delay
080007f0 g     F .text	00000032 I2C_GetITStatus
08002664 g     F .text	00000018 STM_EVAL_PBGetState
08002f10  w    F .text	00000002 TIM2_IRQHandler
20000005 g     O .data	00000001 ACK
08000498 g     F .text	00000020 I2C_StretchClockCmd
080002fc g     F .text	00000010 GPIO_StructInit
08002f10  w    F .text	00000002 DMA1_Channel2_3_IRQHandler
2000000f g     O .data	00000001 RF_SETUP
080005c8 g     F .text	00000014 I2C_NumberOfBytesConfig
20002000 g       *ABS*	00000000 _estack
080011a4 g     F .text	00000008 .hidden __aeabi_uidivmod
080007a4 g     F .text	00000016 I2C_ReadRegister
08000fe4 g     F .text	00000010 SPI_GetCRC
20000014 g       .data	00000000 _edata
2000000d g     O .data	00000001 RX_PW_P0
08000f0c g     F .text	00000014 SPI_RxFIFOThresholdConfig
08000730 g     F .text	00000010 I2C_TimeoutAConfig
08002f10  w    F .text	00000002 USART2_IRQHandler
08000000 g     O .isr_vector	00000000 g_pfnVectors
0800079c g     F .text	00000006 I2C_GetPEC
08001024 g     F .text	0000001c SPI_I2S_ITConfig
20000014 g     O .bss	0000001c RCC_Clocks
08000ae0 g     F .text	00000018 RCC_USARTCLKConfig
080004d8 g     F .text	00000020 I2C_DualAddressCmd
08000558 g     F .text	00000010 I2C_SlaveAddressConfig
0800259c g     F .text	00000014 TimingDelay_Decrement
08001380  w    F .text	00000002 .hidden __aeabi_idiv0
08000ac8 g     F .text	00000018 RCC_I2CCLKConfig
08000a64 g     F .text	00000018 RCC_PCLKConfig
08002f10  w    F .text	00000002 FLASH_IRQHandler
20000004 g     O .data	00000001 ADDRESS_LEN
08001040 g     F .text	0000000a SPI_GetTransmissionFIFOStatus
20000009 g     O .data	00000001 WRITE_PAYLOAD_COMMAND
0800030c g     F .text	00000024 GPIO_PinLockConfig
08002f10  w    F .text	00000002 USART1_IRQHandler
08000988 g     F .text	0000001c RCC_LSICmd
0800065c g     F .text	00000020 I2C_AcknowledgeConfig
08000c98 g     F .text	00000018 RCC_APB2PeriphResetCmd
0800061c g     F .text	00000020 I2C_GenerateSTOP
0800104c g     F .text	0000000a SPI_GetReceptionFIFOStatus
08002f10  w    F .text	00000002 TIM1_BRK_UP_TRG_COM_IRQHandler
08000d8c g     F .text	0000001c SPI_StructInit
08000da8 g     F .text	00000054 SPI_Init
08002194 g     F .text	00000090 .hidden __aeabi_f2d
08000824 g     F .text	00000004 I2C_ClearITPendingBit
08000f94 g     F .text	00000006 SPI_ReceiveData8
08001378 g     F .text	00000008 .hidden __aeabi_idivmod
08000330 g     F .text	0000000e GPIO_ReadInputDataBit
20000006 g     O .data	00000001 FLUSH_TX
08000e0c g     F .text	000000a8 I2S_Init
0800067c g     F .text	0000000a I2C_GetAddressMatched
08000a50 g     F .text	00000014 RCC_HCLKConfig
08002a20 g     F .text	00000030 nrf24_clear_TX



Disassembly of section .text:

080000c4 <EXTI_DeInit>:
  * @param  None
  * @retval None
  */
void EXTI_DeInit(void)
{
  EXTI->IMR = 0x0F940000;
 80000c4:	4b04      	ldr	r3, [pc, #16]	@ (80000d8 <EXTI_DeInit+0x14>)
 80000c6:	4a05      	ldr	r2, [pc, #20]	@ (80000dc <EXTI_DeInit+0x18>)
 80000c8:	601a      	str	r2, [r3, #0]
  EXTI->EMR = 0x00000000;
 80000ca:	2200      	movs	r2, #0
 80000cc:	605a      	str	r2, [r3, #4]
  EXTI->RTSR = 0x00000000;
 80000ce:	609a      	str	r2, [r3, #8]
  EXTI->FTSR = 0x00000000;
 80000d0:	60da      	str	r2, [r3, #12]
  EXTI->PR = 0x006BFFFF;
 80000d2:	4a03      	ldr	r2, [pc, #12]	@ (80000e0 <EXTI_DeInit+0x1c>)
 80000d4:	615a      	str	r2, [r3, #20]
}
 80000d6:	4770      	bx	lr
 80000d8:	40010400 	.word	0x40010400
 80000dc:	0f940000 	.word	0x0f940000
 80000e0:	006bffff 	.word	0x006bffff

080000e4 <EXTI_Init>:
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;

    tmp += EXTI_InitStruct->EXTI_Mode;
 80000e4:	4b17      	ldr	r3, [pc, #92]	@ (8000144 <EXTI_Init+0x60>)
{
 80000e6:	b530      	push	{r4, r5, lr}
    tmp += EXTI_InitStruct->EXTI_Mode;
 80000e8:	469c      	mov	ip, r3
 80000ea:	7902      	ldrb	r2, [r0, #4]
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80000ec:	6804      	ldr	r4, [r0, #0]
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 80000ee:	7983      	ldrb	r3, [r0, #6]
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80000f0:	43e1      	mvns	r1, r4
    tmp += EXTI_InitStruct->EXTI_Mode;
 80000f2:	4462      	add	r2, ip
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 80000f4:	2b00      	cmp	r3, #0
 80000f6:	d01a      	beq.n	800012e <EXTI_Init+0x4a>
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80000f8:	4663      	mov	r3, ip
 80000fa:	681d      	ldr	r5, [r3, #0]
 80000fc:	400d      	ands	r5, r1
 80000fe:	601d      	str	r5, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8000100:	685d      	ldr	r5, [r3, #4]
 8000102:	4029      	ands	r1, r5
 8000104:	6059      	str	r1, [r3, #4]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000106:	6811      	ldr	r1, [r2, #0]
 8000108:	4321      	orrs	r1, r4
 800010a:	6011      	str	r1, [r2, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 800010c:	6899      	ldr	r1, [r3, #8]
 800010e:	6802      	ldr	r2, [r0, #0]
 8000110:	4391      	bics	r1, r2
 8000112:	6099      	str	r1, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000114:	68d9      	ldr	r1, [r3, #12]
 8000116:	4391      	bics	r1, r2
 8000118:	60d9      	str	r1, [r3, #12]

    /* Select the trigger for the selected interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 800011a:	7941      	ldrb	r1, [r0, #5]
 800011c:	2910      	cmp	r1, #16
 800011e:	d00a      	beq.n	8000136 <EXTI_Init+0x52>
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8000120:	4b08      	ldr	r3, [pc, #32]	@ (8000144 <EXTI_Init+0x60>)
 8000122:	469c      	mov	ip, r3
 8000124:	4461      	add	r1, ip

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000126:	680b      	ldr	r3, [r1, #0]
 8000128:	431a      	orrs	r2, r3
 800012a:	600a      	str	r2, [r1, #0]
 800012c:	e002      	b.n	8000134 <EXTI_Init+0x50>
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 800012e:	6813      	ldr	r3, [r2, #0]
 8000130:	4019      	ands	r1, r3
 8000132:	6011      	str	r1, [r2, #0]
  }
}
 8000134:	bd30      	pop	{r4, r5, pc}
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8000136:	6899      	ldr	r1, [r3, #8]
 8000138:	4311      	orrs	r1, r2
 800013a:	6099      	str	r1, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 800013c:	68d9      	ldr	r1, [r3, #12]
 800013e:	430a      	orrs	r2, r1
 8000140:	60da      	str	r2, [r3, #12]
 8000142:	e7f7      	b.n	8000134 <EXTI_Init+0x50>
 8000144:	40010400 	.word	0x40010400

08000148 <EXTI_StructInit>:
  * @retval None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 8000148:	22c0      	movs	r2, #192	@ 0xc0
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
 800014a:	2300      	movs	r3, #0
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 800014c:	0112      	lsls	r2, r2, #4
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
 800014e:	6003      	str	r3, [r0, #0]
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 8000150:	8082      	strh	r2, [r0, #4]
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
  EXTI_InitStruct->EXTI_LineCmd = DISABLE;
 8000152:	7183      	strb	r3, [r0, #6]
}
 8000154:	4770      	bx	lr
 8000156:	46c0      	nop			@ (mov r8, r8)

08000158 <EXTI_GenerateSWInterrupt>:
void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));

  EXTI->SWIER |= EXTI_Line;
 8000158:	4a02      	ldr	r2, [pc, #8]	@ (8000164 <EXTI_GenerateSWInterrupt+0xc>)
 800015a:	6913      	ldr	r3, [r2, #16]
 800015c:	4303      	orrs	r3, r0
 800015e:	6113      	str	r3, [r2, #16]
}
 8000160:	4770      	bx	lr
 8000162:	46c0      	nop			@ (mov r8, r8)
 8000164:	40010400 	.word	0x40010400

08000168 <EXTI_GetFlagStatus>:
{
   FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));

  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 8000168:	4b03      	ldr	r3, [pc, #12]	@ (8000178 <EXTI_GetFlagStatus+0x10>)
 800016a:	695b      	ldr	r3, [r3, #20]
 800016c:	4018      	ands	r0, r3
 800016e:	1e43      	subs	r3, r0, #1
 8000170:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
 8000172:	b2c0      	uxtb	r0, r0
}
 8000174:	4770      	bx	lr
 8000176:	46c0      	nop			@ (mov r8, r8)
 8000178:	40010400 	.word	0x40010400

0800017c <EXTI_ClearFlag>:
void EXTI_ClearFlag(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));

  EXTI->PR = EXTI_Line;
 800017c:	4b01      	ldr	r3, [pc, #4]	@ (8000184 <EXTI_ClearFlag+0x8>)
 800017e:	6158      	str	r0, [r3, #20]
}
 8000180:	4770      	bx	lr
 8000182:	46c0      	nop			@ (mov r8, r8)
 8000184:	40010400 	.word	0x40010400

08000188 <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *          This parameter can be EXTI_Linex where x can be (0..27).
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8000188:	0003      	movs	r3, r0
  ITStatus bitstatus = RESET;
  uint32_t enablestatus = 0;
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));

  enablestatus =  EXTI->IMR & EXTI_Line;
 800018a:	4a05      	ldr	r2, [pc, #20]	@ (80001a0 <EXTI_GetITStatus+0x18>)
  {
    bitstatus = SET;
  }
  else
  {
    bitstatus = RESET;
 800018c:	2000      	movs	r0, #0
  enablestatus =  EXTI->IMR & EXTI_Line;
 800018e:	6811      	ldr	r1, [r2, #0]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8000190:	6952      	ldr	r2, [r2, #20]
 8000192:	4213      	tst	r3, r2
 8000194:	d003      	beq.n	800019e <EXTI_GetITStatus+0x16>
  enablestatus =  EXTI->IMR & EXTI_Line;
 8000196:	400b      	ands	r3, r1
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8000198:	1e5a      	subs	r2, r3, #1
 800019a:	4193      	sbcs	r3, r2
 800019c:	b2d8      	uxtb	r0, r3
  }
  return bitstatus;
  
}
 800019e:	4770      	bx	lr
 80001a0:	40010400 	.word	0x40010400

080001a4 <EXTI_ClearITPendingBit>:
  * @brief  Clears the EXTI's line pending bits.
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..27).
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
 80001a4:	4b01      	ldr	r3, [pc, #4]	@ (80001ac <EXTI_ClearITPendingBit+0x8>)
 80001a6:	6158      	str	r0, [r3, #20]
 80001a8:	4770      	bx	lr
 80001aa:	46c0      	nop			@ (mov r8, r8)
 80001ac:	40010400 	.word	0x40010400

080001b0 <GPIO_DeInit>:
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if(GPIOx == GPIOA)
 80001b0:	2390      	movs	r3, #144	@ 0x90
{
 80001b2:	b510      	push	{r4, lr}
  if(GPIOx == GPIOA)
 80001b4:	05db      	lsls	r3, r3, #23
 80001b6:	4298      	cmp	r0, r3
 80001b8:	d017      	beq.n	80001ea <GPIO_DeInit+0x3a>
  {
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOA, ENABLE);
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOA, DISABLE);
  }
  else if(GPIOx == GPIOB)
 80001ba:	4b22      	ldr	r3, [pc, #136]	@ (8000244 <GPIO_DeInit+0x94>)
 80001bc:	4298      	cmp	r0, r3
 80001be:	d01f      	beq.n	8000200 <GPIO_DeInit+0x50>
  {
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOB, ENABLE);
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOB, DISABLE);
  }
  else if(GPIOx == GPIOC)
 80001c0:	4b21      	ldr	r3, [pc, #132]	@ (8000248 <GPIO_DeInit+0x98>)
 80001c2:	4298      	cmp	r0, r3
 80001c4:	d027      	beq.n	8000216 <GPIO_DeInit+0x66>
  {
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOC, ENABLE);
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOC, DISABLE);
  }
  else if(GPIOx == GPIOD)
 80001c6:	4b21      	ldr	r3, [pc, #132]	@ (800024c <GPIO_DeInit+0x9c>)
 80001c8:	4298      	cmp	r0, r3
 80001ca:	d003      	beq.n	80001d4 <GPIO_DeInit+0x24>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOD, ENABLE);
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOD, DISABLE);
  }
  else
  {
    if(GPIOx == GPIOF)
 80001cc:	4b20      	ldr	r3, [pc, #128]	@ (8000250 <GPIO_DeInit+0xa0>)
 80001ce:	4298      	cmp	r0, r3
 80001d0:	d02c      	beq.n	800022c <GPIO_DeInit+0x7c>
    {
      RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOF, ENABLE);
      RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOF, DISABLE);
    }
  }
}
 80001d2:	bd10      	pop	{r4, pc}
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOD, ENABLE);
 80001d4:	2080      	movs	r0, #128	@ 0x80
 80001d6:	2101      	movs	r1, #1
 80001d8:	0340      	lsls	r0, r0, #13
 80001da:	f000 fd51 	bl	8000c80 <RCC_AHBPeriphResetCmd>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOD, DISABLE);
 80001de:	2080      	movs	r0, #128	@ 0x80
 80001e0:	2100      	movs	r1, #0
 80001e2:	0340      	lsls	r0, r0, #13
 80001e4:	f000 fd4c 	bl	8000c80 <RCC_AHBPeriphResetCmd>
 80001e8:	e7f3      	b.n	80001d2 <GPIO_DeInit+0x22>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 80001ea:	2080      	movs	r0, #128	@ 0x80
 80001ec:	2101      	movs	r1, #1
 80001ee:	0280      	lsls	r0, r0, #10
 80001f0:	f000 fd46 	bl	8000c80 <RCC_AHBPeriphResetCmd>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOA, DISABLE);
 80001f4:	2080      	movs	r0, #128	@ 0x80
 80001f6:	2100      	movs	r1, #0
 80001f8:	0280      	lsls	r0, r0, #10
 80001fa:	f000 fd41 	bl	8000c80 <RCC_AHBPeriphResetCmd>
 80001fe:	e7e8      	b.n	80001d2 <GPIO_DeInit+0x22>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 8000200:	2080      	movs	r0, #128	@ 0x80
 8000202:	2101      	movs	r1, #1
 8000204:	02c0      	lsls	r0, r0, #11
 8000206:	f000 fd3b 	bl	8000c80 <RCC_AHBPeriphResetCmd>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOB, DISABLE);
 800020a:	2080      	movs	r0, #128	@ 0x80
 800020c:	2100      	movs	r1, #0
 800020e:	02c0      	lsls	r0, r0, #11
 8000210:	f000 fd36 	bl	8000c80 <RCC_AHBPeriphResetCmd>
 8000214:	e7dd      	b.n	80001d2 <GPIO_DeInit+0x22>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOC, ENABLE);
 8000216:	2080      	movs	r0, #128	@ 0x80
 8000218:	2101      	movs	r1, #1
 800021a:	0300      	lsls	r0, r0, #12
 800021c:	f000 fd30 	bl	8000c80 <RCC_AHBPeriphResetCmd>
    RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOC, DISABLE);
 8000220:	2080      	movs	r0, #128	@ 0x80
 8000222:	2100      	movs	r1, #0
 8000224:	0300      	lsls	r0, r0, #12
 8000226:	f000 fd2b 	bl	8000c80 <RCC_AHBPeriphResetCmd>
 800022a:	e7d2      	b.n	80001d2 <GPIO_DeInit+0x22>
      RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOF, ENABLE);
 800022c:	2080      	movs	r0, #128	@ 0x80
 800022e:	2101      	movs	r1, #1
 8000230:	03c0      	lsls	r0, r0, #15
 8000232:	f000 fd25 	bl	8000c80 <RCC_AHBPeriphResetCmd>
      RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOF, DISABLE);
 8000236:	2080      	movs	r0, #128	@ 0x80
 8000238:	2100      	movs	r1, #0
 800023a:	03c0      	lsls	r0, r0, #15
 800023c:	f000 fd20 	bl	8000c80 <RCC_AHBPeriphResetCmd>
}
 8000240:	e7c7      	b.n	80001d2 <GPIO_DeInit+0x22>
 8000242:	46c0      	nop			@ (mov r8, r8)
 8000244:	48000400 	.word	0x48000400
 8000248:	48000800 	.word	0x48000800
 800024c:	48000c00 	.word	0x48000c00
 8000250:	48001400 	.word	0x48001400

08000254 <GPIO_Init>:
  * @note   The configured pins can be: GPIO_Pin_0 to GPIO_Pin_15 for GPIOA, GPIOB and GPIOC,
  *         GPIO_Pin_0 to GPIO_Pin_2 for GPIOD, GPIO_Pin_0 to GPIO_Pin_3 for GPIOF.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000254:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000256:	46de      	mov	lr, fp
 8000258:	4645      	mov	r5, r8
 800025a:	4657      	mov	r7, sl
 800025c:	464e      	mov	r6, r9

  /*-------------------------- Configure the port pins -----------------------*/
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
  {
    pos = ((uint32_t)0x01) << pinpos;
 800025e:	2401      	movs	r4, #1
{
 8000260:	b5e0      	push	{r5, r6, r7, lr}

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000262:	680b      	ldr	r3, [r1, #0]
    pos = ((uint32_t)0x01) << pinpos;
 8000264:	46a3      	mov	fp, r4
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000266:	3402      	adds	r4, #2
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000268:	469c      	mov	ip, r3
 800026a:	2200      	movs	r2, #0
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800026c:	2300      	movs	r3, #0
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800026e:	46a0      	mov	r8, r4
{
 8000270:	b083      	sub	sp, #12
 8000272:	e003      	b.n	800027c <GPIO_Init+0x28>
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000274:	3301      	adds	r3, #1
 8000276:	3202      	adds	r2, #2
 8000278:	2b10      	cmp	r3, #16
 800027a:	d038      	beq.n	80002ee <GPIO_Init+0x9a>
    pos = ((uint32_t)0x01) << pinpos;
 800027c:	465c      	mov	r4, fp
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800027e:	4665      	mov	r5, ip
    pos = ((uint32_t)0x01) << pinpos;
 8000280:	409c      	lsls	r4, r3
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000282:	4025      	ands	r5, r4
    if (currentpin == pos)
 8000284:	42ac      	cmp	r4, r5
 8000286:	d1f5      	bne.n	8000274 <GPIO_Init+0x20>
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000288:	4646      	mov	r6, r8
 800028a:	4096      	lsls	r6, r2
 800028c:	43f7      	mvns	r7, r6
      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800028e:	790d      	ldrb	r5, [r1, #4]
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000290:	9701      	str	r7, [sp, #4]
      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000292:	1e6e      	subs	r6, r5, #1
 8000294:	2e01      	cmp	r6, #1
 8000296:	d814      	bhi.n	80002c2 <GPIO_Init+0x6e>
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000298:	6886      	ldr	r6, [r0, #8]
 800029a:	403e      	ands	r6, r7
 800029c:	6086      	str	r6, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800029e:	6886      	ldr	r6, [r0, #8]
 80002a0:	46b2      	mov	sl, r6
 80002a2:	794e      	ldrb	r6, [r1, #5]
 80002a4:	4096      	lsls	r6, r2
 80002a6:	46b1      	mov	r9, r6
 80002a8:	4656      	mov	r6, sl
 80002aa:	464f      	mov	r7, r9
 80002ac:	433e      	orrs	r6, r7
 80002ae:	6086      	str	r6, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos));
 80002b0:	8886      	ldrh	r6, [r0, #4]
 80002b2:	43a6      	bics	r6, r4
 80002b4:	8086      	strh	r6, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80002b6:	798e      	ldrb	r6, [r1, #6]
 80002b8:	8884      	ldrh	r4, [r0, #4]
 80002ba:	409e      	lsls	r6, r3
 80002bc:	4334      	orrs	r4, r6
 80002be:	b2a4      	uxth	r4, r4
 80002c0:	8084      	strh	r4, [r0, #4]
      }

      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80002c2:	4095      	lsls	r5, r2
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80002c4:	6804      	ldr	r4, [r0, #0]
 80002c6:	9e01      	ldr	r6, [sp, #4]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80002c8:	3301      	adds	r3, #1
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80002ca:	4026      	ands	r6, r4
 80002cc:	6006      	str	r6, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80002ce:	6804      	ldr	r4, [r0, #0]
 80002d0:	4325      	orrs	r5, r4
 80002d2:	6005      	str	r5, [r0, #0]

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80002d4:	4645      	mov	r5, r8
 80002d6:	4095      	lsls	r5, r2
 80002d8:	68c4      	ldr	r4, [r0, #12]
 80002da:	43ac      	bics	r4, r5
 80002dc:	60c4      	str	r4, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80002de:	79cc      	ldrb	r4, [r1, #7]
 80002e0:	68c5      	ldr	r5, [r0, #12]
 80002e2:	4094      	lsls	r4, r2
 80002e4:	432c      	orrs	r4, r5
 80002e6:	60c4      	str	r4, [r0, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80002e8:	3202      	adds	r2, #2
 80002ea:	2b10      	cmp	r3, #16
 80002ec:	d1c6      	bne.n	800027c <GPIO_Init+0x28>
    }
  }
}
 80002ee:	b003      	add	sp, #12
 80002f0:	bcf0      	pop	{r4, r5, r6, r7}
 80002f2:	46bb      	mov	fp, r7
 80002f4:	46b2      	mov	sl, r6
 80002f6:	46a9      	mov	r9, r5
 80002f8:	46a0      	mov	r8, r4
 80002fa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002fc <GPIO_StructInit>:
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 80002fc:	4b02      	ldr	r3, [pc, #8]	@ (8000308 <GPIO_StructInit+0xc>)
 80002fe:	6003      	str	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8000300:	2380      	movs	r3, #128	@ 0x80
 8000302:	009b      	lsls	r3, r3, #2
 8000304:	6043      	str	r3, [r0, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_Level_2;
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
}
 8000306:	4770      	bx	lr
 8000308:	0000ffff 	.word	0x0000ffff

0800030c <GPIO_PinLockConfig>:
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  __IO uint32_t tmp = 0x00010000;
 800030c:	2380      	movs	r3, #128	@ 0x80
{
 800030e:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0x00010000;
 8000310:	025b      	lsls	r3, r3, #9
 8000312:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_GPIO_LIST_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  tmp |= GPIO_Pin;
 8000314:	9b01      	ldr	r3, [sp, #4]
 8000316:	430b      	orrs	r3, r1
 8000318:	9301      	str	r3, [sp, #4]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 800031a:	9b01      	ldr	r3, [sp, #4]
 800031c:	61c3      	str	r3, [r0, #28]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 800031e:	61c1      	str	r1, [r0, #28]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8000320:	9b01      	ldr	r3, [sp, #4]
 8000322:	61c3      	str	r3, [r0, #28]
  /* Read LCKK bit */
  tmp = GPIOx->LCKR;
 8000324:	69c3      	ldr	r3, [r0, #28]
 8000326:	9301      	str	r3, [sp, #4]
  /* Read LCKK bit */
  tmp = GPIOx->LCKR;
 8000328:	69c3      	ldr	r3, [r0, #28]
 800032a:	9301      	str	r3, [sp, #4]
}
 800032c:	b002      	add	sp, #8
 800032e:	4770      	bx	lr

08000330 <GPIO_ReadInputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000330:	8a03      	ldrh	r3, [r0, #16]
 8000332:	4019      	ands	r1, r3
 8000334:	0008      	movs	r0, r1
 8000336:	1e43      	subs	r3, r0, #1
 8000338:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
 800033a:	b2c0      	uxtb	r0, r0
}
 800033c:	4770      	bx	lr
 800033e:	46c0      	nop			@ (mov r8, r8)

08000340 <GPIO_ReadInputData>:
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->IDR);
 8000340:	8a00      	ldrh	r0, [r0, #16]
 8000342:	b280      	uxth	r0, r0
}
 8000344:	4770      	bx	lr
 8000346:	46c0      	nop			@ (mov r8, r8)

08000348 <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000348:	8a83      	ldrh	r3, [r0, #20]
 800034a:	4019      	ands	r1, r3
 800034c:	0008      	movs	r0, r1
 800034e:	1e43      	subs	r3, r0, #1
 8000350:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
 8000352:	b2c0      	uxtb	r0, r0
}
 8000354:	4770      	bx	lr
 8000356:	46c0      	nop			@ (mov r8, r8)

08000358 <GPIO_ReadOutputData>:
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->ODR);
 8000358:	8a80      	ldrh	r0, [r0, #20]
 800035a:	b280      	uxth	r0, r0
}
 800035c:	4770      	bx	lr
 800035e:	46c0      	nop			@ (mov r8, r8)

08000360 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRR = GPIO_Pin;
 8000360:	6181      	str	r1, [r0, #24]
}
 8000362:	4770      	bx	lr

08000364 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BRR = GPIO_Pin;
 8000364:	8501      	strh	r1, [r0, #40]	@ 0x28
}
 8000366:	4770      	bx	lr

08000368 <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8000368:	2a00      	cmp	r2, #0
 800036a:	d001      	beq.n	8000370 <GPIO_WriteBit+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
 800036c:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 800036e:	4770      	bx	lr
    GPIOx->BRR = GPIO_Pin ;
 8000370:	8501      	strh	r1, [r0, #40]	@ 0x28
}
 8000372:	e7fc      	b.n	800036e <GPIO_WriteBit+0x6>

08000374 <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR = PortVal;
 8000374:	8281      	strh	r1, [r0, #20]
}
 8000376:	4770      	bx	lr

08000378 <GPIO_PinAFConfig>:
  /* Check the parameters */
  assert_param(IS_GPIO_LIST_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));

  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 8000378:	2307      	movs	r3, #7
{
 800037a:	b510      	push	{r4, lr}
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 800037c:	240f      	movs	r4, #15
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 800037e:	400b      	ands	r3, r1
 8000380:	009b      	lsls	r3, r3, #2
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 8000382:	409c      	lsls	r4, r3
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 8000384:	409a      	lsls	r2, r3
 8000386:	08c9      	lsrs	r1, r1, #3
 8000388:	0089      	lsls	r1, r1, #2
 800038a:	1840      	adds	r0, r0, r1
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 800038c:	6a01      	ldr	r1, [r0, #32]
 800038e:	43a1      	bics	r1, r4
 8000390:	6201      	str	r1, [r0, #32]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000392:	6a01      	ldr	r1, [r0, #32]
 8000394:	430a      	orrs	r2, r1
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000396:	6202      	str	r2, [r0, #32]
}
 8000398:	bd10      	pop	{r4, pc}
 800039a:	46c0      	nop			@ (mov r8, r8)

0800039c <I2C_DeInit>:
void I2C_DeInit(I2C_TypeDef* I2Cx)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  if (I2Cx == I2C1)
 800039c:	4b0c      	ldr	r3, [pc, #48]	@ (80003d0 <I2C_DeInit+0x34>)
  {
    /* Enable I2C1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 800039e:	2101      	movs	r1, #1
{
 80003a0:	b510      	push	{r4, lr}
  if (I2Cx == I2C1)
 80003a2:	4298      	cmp	r0, r3
 80003a4:	d009      	beq.n	80003ba <I2C_DeInit+0x1e>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);
  }
  else
  {
    /* Enable I2C2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
 80003a6:	2080      	movs	r0, #128	@ 0x80
 80003a8:	03c0      	lsls	r0, r0, #15
 80003aa:	f000 fc81 	bl	8000cb0 <RCC_APB1PeriphResetCmd>
    /* Release I2C2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
 80003ae:	2080      	movs	r0, #128	@ 0x80
 80003b0:	2100      	movs	r1, #0
 80003b2:	03c0      	lsls	r0, r0, #15
 80003b4:	f000 fc7c 	bl	8000cb0 <RCC_APB1PeriphResetCmd>
  }
}
 80003b8:	bd10      	pop	{r4, pc}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 80003ba:	2080      	movs	r0, #128	@ 0x80
 80003bc:	0380      	lsls	r0, r0, #14
 80003be:	f000 fc77 	bl	8000cb0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);
 80003c2:	2080      	movs	r0, #128	@ 0x80
 80003c4:	2100      	movs	r1, #0
 80003c6:	0380      	lsls	r0, r0, #14
 80003c8:	f000 fc72 	bl	8000cb0 <RCC_APB1PeriphResetCmd>
 80003cc:	e7f4      	b.n	80003b8 <I2C_DeInit+0x1c>
 80003ce:	46c0      	nop			@ (mov r8, r8)
 80003d0:	40005400 	.word	0x40005400

080003d4 <I2C_Init>:
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that
  *         contains the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 80003d4:	b530      	push	{r4, r5, lr}
  assert_param(IS_I2C_OWN_ADDRESS1(I2C_InitStruct->I2C_OwnAddress1));
  assert_param(IS_I2C_ACK(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));

  /* Disable I2Cx Peripheral */
  I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_PE);
 80003d6:	2401      	movs	r4, #1
 80003d8:	6803      	ldr	r3, [r0, #0]
  /* Clear I2Cx CR1 register */
  tmpreg &= CR1_CLEAR_MASK;
  /* Configure I2Cx: analog and digital filter */
  /* Set ANFOFF bit according to I2C_AnalogFilter value */
  /* Set DFN bits according to I2C_DigitalFilter value */
  tmpreg |= (uint32_t)I2C_InitStruct->I2C_AnalogFilter |(I2C_InitStruct->I2C_DigitalFilter << 8);
 80003da:	684d      	ldr	r5, [r1, #4]
  I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_PE);
 80003dc:	43a3      	bics	r3, r4
 80003de:	6003      	str	r3, [r0, #0]
  tmpreg = I2Cx->CR1;
 80003e0:	6802      	ldr	r2, [r0, #0]
  tmpreg &= CR1_CLEAR_MASK;
 80003e2:	4b12      	ldr	r3, [pc, #72]	@ (800042c <I2C_Init+0x58>)
 80003e4:	401a      	ands	r2, r3
  tmpreg |= (uint32_t)I2C_InitStruct->I2C_AnalogFilter |(I2C_InitStruct->I2C_DigitalFilter << 8);
 80003e6:	688b      	ldr	r3, [r1, #8]
 80003e8:	021b      	lsls	r3, r3, #8
 80003ea:	432b      	orrs	r3, r5
 80003ec:	4313      	orrs	r3, r2

  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
 80003ee:	6003      	str	r3, [r0, #0]

  /*---------------------------- I2Cx TIMING Configuration -------------------*/
  /* Configure I2Cx: Timing */
  /* Set TIMINGR bits according to I2C_Timing */
  /* Write to I2Cx TIMING */
  I2Cx->TIMINGR = I2C_InitStruct->I2C_Timing & TIMING_CLEAR_MASK;
 80003f0:	4a0f      	ldr	r2, [pc, #60]	@ (8000430 <I2C_Init+0x5c>)
 80003f2:	680b      	ldr	r3, [r1, #0]
 80003f4:	4013      	ands	r3, r2
 80003f6:	6103      	str	r3, [r0, #16]

  /* Enable I2Cx Peripheral */
  I2Cx->CR1 |= I2C_CR1_PE;
 80003f8:	6803      	ldr	r3, [r0, #0]
  /* Clear OAR2 register */
  I2Cx->OAR2 = (uint32_t)tmpreg;
  /* Configure I2Cx: Own Address1 and acknowledged address */
  /* Set OA1MODE bit according to I2C_AcknowledgedAddress value */
  /* Set OA1 bits according to I2C_OwnAddress1 value */
  tmpreg = (uint32_t)((uint32_t)I2C_InitStruct->I2C_AcknowledgedAddress | \
 80003fa:	690a      	ldr	r2, [r1, #16]
  I2Cx->CR1 |= I2C_CR1_PE;
 80003fc:	4323      	orrs	r3, r4
 80003fe:	6003      	str	r3, [r0, #0]
  I2Cx->OAR1 = (uint32_t)tmpreg;
 8000400:	2300      	movs	r3, #0
 8000402:	6083      	str	r3, [r0, #8]
  I2Cx->OAR2 = (uint32_t)tmpreg;
 8000404:	60c3      	str	r3, [r0, #12]
  tmpreg = (uint32_t)((uint32_t)I2C_InitStruct->I2C_AcknowledgedAddress | \
 8000406:	698b      	ldr	r3, [r1, #24]
 8000408:	4313      	orrs	r3, r2
                      (uint32_t)I2C_InitStruct->I2C_OwnAddress1);
  /* Write to I2Cx OAR1 */
  I2Cx->OAR1 = tmpreg;
 800040a:	6083      	str	r3, [r0, #8]
  /* Enable Own Address1 acknowledgement */
  I2Cx->OAR1 |= I2C_OAR1_OA1EN;
 800040c:	2380      	movs	r3, #128	@ 0x80
 800040e:	6882      	ldr	r2, [r0, #8]
 8000410:	021b      	lsls	r3, r3, #8
 8000412:	4313      	orrs	r3, r2
 8000414:	6083      	str	r3, [r0, #8]
  /*---------------------------- I2Cx MODE Configuration ---------------------*/
  /* Configure I2Cx: mode */
  /* Set SMBDEN and SMBHEN bits according to I2C_Mode value */
  tmpreg = I2C_InitStruct->I2C_Mode;
  /* Write to I2Cx CR1 */
  I2Cx->CR1 |= tmpreg;
 8000416:	6803      	ldr	r3, [r0, #0]
 8000418:	68ca      	ldr	r2, [r1, #12]
 800041a:	4313      	orrs	r3, r2
 800041c:	6003      	str	r3, [r0, #0]

  /*---------------------------- I2Cx ACK Configuration ----------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 800041e:	6843      	ldr	r3, [r0, #4]
  /* Clear I2Cx CR2 register */
  tmpreg &= CR2_CLEAR_MASK;
 8000420:	4a04      	ldr	r2, [pc, #16]	@ (8000434 <I2C_Init+0x60>)
 8000422:	4013      	ands	r3, r2
  /* Configure I2Cx: acknowledgement */
  /* Set NACK bit according to I2C_Ack value */
  tmpreg |= I2C_InitStruct->I2C_Ack;
 8000424:	694a      	ldr	r2, [r1, #20]
 8000426:	4313      	orrs	r3, r2
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 8000428:	6043      	str	r3, [r0, #4]
}
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	00cfe0ff 	.word	0x00cfe0ff
 8000430:	f0ffffff 	.word	0xf0ffffff
 8000434:	07ff7fff 	.word	0x07ff7fff

08000438 <I2C_StructInit>:
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
  /* Initialize the I2C_OwnAddress1 member */
  I2C_InitStruct->I2C_OwnAddress1 = 0;
  /* Initialize the I2C_Ack member */
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
 8000438:	2280      	movs	r2, #128	@ 0x80
  I2C_InitStruct->I2C_Timing = 0;
 800043a:	2300      	movs	r3, #0
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
 800043c:	0212      	lsls	r2, r2, #8
  I2C_InitStruct->I2C_Timing = 0;
 800043e:	6003      	str	r3, [r0, #0]
  I2C_InitStruct->I2C_AnalogFilter = I2C_AnalogFilter_Enable;
 8000440:	6043      	str	r3, [r0, #4]
  I2C_InitStruct->I2C_DigitalFilter = 0;
 8000442:	6083      	str	r3, [r0, #8]
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
 8000444:	60c3      	str	r3, [r0, #12]
  I2C_InitStruct->I2C_OwnAddress1 = 0;
 8000446:	6103      	str	r3, [r0, #16]
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
 8000448:	6142      	str	r2, [r0, #20]
  /* Initialize the I2C_AcknowledgedAddress member */
  I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 800044a:	6183      	str	r3, [r0, #24]
}
 800044c:	4770      	bx	lr
 800044e:	46c0      	nop			@ (mov r8, r8)

08000450 <I2C_Cmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= I2C_CR1_PE;
 8000450:	2201      	movs	r2, #1
 8000452:	6803      	ldr	r3, [r0, #0]
  if (NewState != DISABLE)
 8000454:	2900      	cmp	r1, #0
 8000456:	d002      	beq.n	800045e <I2C_Cmd+0xe>
    I2Cx->CR1 |= I2C_CR1_PE;
 8000458:	4313      	orrs	r3, r2
 800045a:	6003      	str	r3, [r0, #0]
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_PE);
  }
}
 800045c:	4770      	bx	lr
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_PE);
 800045e:	4393      	bics	r3, r2
 8000460:	6003      	str	r3, [r0, #0]
}
 8000462:	e7fb      	b.n	800045c <I2C_Cmd+0xc>

08000464 <I2C_SoftwareResetCmd>:
void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000464:	2900      	cmp	r1, #0
 8000466:	d005      	beq.n	8000474 <I2C_SoftwareResetCmd+0x10>
  {
    /* Peripheral under reset */
    I2Cx->CR1 |= I2C_CR1_SWRST;
 8000468:	2380      	movs	r3, #128	@ 0x80
 800046a:	6802      	ldr	r2, [r0, #0]
 800046c:	019b      	lsls	r3, r3, #6
 800046e:	4313      	orrs	r3, r2
 8000470:	6003      	str	r3, [r0, #0]
  else
  {
    /* Peripheral not under reset */
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_SWRST);
  }
}
 8000472:	4770      	bx	lr
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_SWRST);
 8000474:	6803      	ldr	r3, [r0, #0]
 8000476:	4a02      	ldr	r2, [pc, #8]	@ (8000480 <I2C_SoftwareResetCmd+0x1c>)
 8000478:	4013      	ands	r3, r2
 800047a:	6003      	str	r3, [r0, #0]
}
 800047c:	e7f9      	b.n	8000472 <I2C_SoftwareResetCmd+0xe>
 800047e:	46c0      	nop			@ (mov r8, r8)
 8000480:	ffffdfff 	.word	0xffffdfff

08000484 <I2C_ITConfig>:
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C interrupts */
    I2Cx->CR1 |= I2C_IT;
 8000484:	6803      	ldr	r3, [r0, #0]
  if (NewState != DISABLE)
 8000486:	2a00      	cmp	r2, #0
 8000488:	d002      	beq.n	8000490 <I2C_ITConfig+0xc>
    I2Cx->CR1 |= I2C_IT;
 800048a:	430b      	orrs	r3, r1
 800048c:	6003      	str	r3, [r0, #0]
  else
  {
    /* Disable the selected I2C interrupts */
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_IT);
  }
}
 800048e:	4770      	bx	lr
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_IT);
 8000490:	438b      	bics	r3, r1
 8000492:	6003      	str	r3, [r0, #0]
}
 8000494:	e7fb      	b.n	800048e <I2C_ITConfig+0xa>
 8000496:	46c0      	nop			@ (mov r8, r8)

08000498 <I2C_StretchClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000498:	2900      	cmp	r1, #0
 800049a:	d004      	beq.n	80004a6 <I2C_StretchClockCmd+0xe>
  {
    /* Enable clock stretching */
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_NOSTRETCH);    
 800049c:	6803      	ldr	r3, [r0, #0]
 800049e:	4a05      	ldr	r2, [pc, #20]	@ (80004b4 <I2C_StretchClockCmd+0x1c>)
 80004a0:	4013      	ands	r3, r2
 80004a2:	6003      	str	r3, [r0, #0]
  else
  {
    /* Disable clock stretching  */
    I2Cx->CR1 |= I2C_CR1_NOSTRETCH;
  }
}
 80004a4:	4770      	bx	lr
    I2Cx->CR1 |= I2C_CR1_NOSTRETCH;
 80004a6:	2380      	movs	r3, #128	@ 0x80
 80004a8:	6802      	ldr	r2, [r0, #0]
 80004aa:	029b      	lsls	r3, r3, #10
 80004ac:	4313      	orrs	r3, r2
 80004ae:	6003      	str	r3, [r0, #0]
}
 80004b0:	e7f8      	b.n	80004a4 <I2C_StretchClockCmd+0xc>
 80004b2:	46c0      	nop			@ (mov r8, r8)
 80004b4:	fffdffff 	.word	0xfffdffff

080004b8 <I2C_StopModeCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_1_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80004b8:	2900      	cmp	r1, #0
 80004ba:	d005      	beq.n	80004c8 <I2C_StopModeCmd+0x10>
  {
    /* Enable wakeup from stop mode */
    I2Cx->CR1 |= I2C_CR1_WUPEN;   
 80004bc:	2380      	movs	r3, #128	@ 0x80
 80004be:	6802      	ldr	r2, [r0, #0]
 80004c0:	02db      	lsls	r3, r3, #11
 80004c2:	4313      	orrs	r3, r2
 80004c4:	6003      	str	r3, [r0, #0]
  else
  {
    /* Disable wakeup from stop mode */    
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_WUPEN); 
  }
}
 80004c6:	4770      	bx	lr
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_WUPEN); 
 80004c8:	6803      	ldr	r3, [r0, #0]
 80004ca:	4a02      	ldr	r2, [pc, #8]	@ (80004d4 <I2C_StopModeCmd+0x1c>)
 80004cc:	4013      	ands	r3, r2
 80004ce:	6003      	str	r3, [r0, #0]
}
 80004d0:	e7f9      	b.n	80004c6 <I2C_StopModeCmd+0xe>
 80004d2:	46c0      	nop			@ (mov r8, r8)
 80004d4:	fffbffff 	.word	0xfffbffff

080004d8 <I2C_DualAddressCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80004d8:	2900      	cmp	r1, #0
 80004da:	d005      	beq.n	80004e8 <I2C_DualAddressCmd+0x10>
  {
    /* Enable own address 2 */
    I2Cx->OAR2 |= I2C_OAR2_OA2EN;
 80004dc:	2380      	movs	r3, #128	@ 0x80
 80004de:	68c2      	ldr	r2, [r0, #12]
 80004e0:	021b      	lsls	r3, r3, #8
 80004e2:	4313      	orrs	r3, r2
 80004e4:	60c3      	str	r3, [r0, #12]
  else
  {
    /* Disable own address 2 */
    I2Cx->OAR2 &= (uint32_t)~((uint32_t)I2C_OAR2_OA2EN);
  }
}    
 80004e6:	4770      	bx	lr
    I2Cx->OAR2 &= (uint32_t)~((uint32_t)I2C_OAR2_OA2EN);
 80004e8:	68c3      	ldr	r3, [r0, #12]
 80004ea:	4a02      	ldr	r2, [pc, #8]	@ (80004f4 <I2C_DualAddressCmd+0x1c>)
 80004ec:	4013      	ands	r3, r2
 80004ee:	60c3      	str	r3, [r0, #12]
}    
 80004f0:	e7f9      	b.n	80004e6 <I2C_DualAddressCmd+0xe>
 80004f2:	46c0      	nop			@ (mov r8, r8)
 80004f4:	ffff7fff 	.word	0xffff7fff

080004f8 <I2C_OwnAddress2Config>:
  *            @arg I2C_OA2_Mask06: OA2[6:1] are masked and don't care.
  *            @arg I2C_OA2_Mask07: OA2[7:1] are masked and don't care.
  * @retval None
  */
void I2C_OwnAddress2Config(I2C_TypeDef* I2Cx, uint16_t Address, uint8_t Mask)
{
 80004f8:	b510      	push	{r4, lr}
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_OWN_ADDRESS2(Address));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(Mask));
  
  /* Get the old register value */
  tmpreg = I2Cx->OAR2;
 80004fa:	68c3      	ldr	r3, [r0, #12]

  /* Reset I2Cx OA2 bit [7:1] and OA2MSK bit [1:0]  */
  tmpreg &= (uint32_t)~((uint32_t)(I2C_OAR2_OA2 | I2C_OAR2_OA2MSK));
 80004fc:	4c05      	ldr	r4, [pc, #20]	@ (8000514 <I2C_OwnAddress2Config+0x1c>)

  /* Set I2Cx SADD */
  tmpreg |= (uint32_t)(((uint32_t)Address & I2C_OAR2_OA2) | \
            (((uint32_t)Mask << 8) & I2C_OAR2_OA2MSK)) ;
 80004fe:	0212      	lsls	r2, r2, #8
  tmpreg &= (uint32_t)~((uint32_t)(I2C_OAR2_OA2 | I2C_OAR2_OA2MSK));
 8000500:	4023      	ands	r3, r4
            (((uint32_t)Mask << 8) & I2C_OAR2_OA2MSK)) ;
 8000502:	24e0      	movs	r4, #224	@ 0xe0
 8000504:	00e4      	lsls	r4, r4, #3
 8000506:	4022      	ands	r2, r4
  tmpreg |= (uint32_t)(((uint32_t)Address & I2C_OAR2_OA2) | \
 8000508:	24fe      	movs	r4, #254	@ 0xfe
 800050a:	400c      	ands	r4, r1
 800050c:	4322      	orrs	r2, r4
 800050e:	431a      	orrs	r2, r3

  /* Store the new register value */
  I2Cx->OAR2 = tmpreg;
 8000510:	60c2      	str	r2, [r0, #12]
}
 8000512:	bd10      	pop	{r4, pc}
 8000514:	fffff801 	.word	0xfffff801

08000518 <I2C_GeneralCallCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000518:	2900      	cmp	r1, #0
 800051a:	d005      	beq.n	8000528 <I2C_GeneralCallCmd+0x10>
  {
    /* Enable general call mode */
    I2Cx->CR1 |= I2C_CR1_GCEN;
 800051c:	2380      	movs	r3, #128	@ 0x80
 800051e:	6802      	ldr	r2, [r0, #0]
 8000520:	031b      	lsls	r3, r3, #12
 8000522:	4313      	orrs	r3, r2
 8000524:	6003      	str	r3, [r0, #0]
  else
  {
    /* Disable general call mode */
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_GCEN);
  }
} 
 8000526:	4770      	bx	lr
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_GCEN);
 8000528:	6803      	ldr	r3, [r0, #0]
 800052a:	4a02      	ldr	r2, [pc, #8]	@ (8000534 <I2C_GeneralCallCmd+0x1c>)
 800052c:	4013      	ands	r3, r2
 800052e:	6003      	str	r3, [r0, #0]
} 
 8000530:	e7f9      	b.n	8000526 <I2C_GeneralCallCmd+0xe>
 8000532:	46c0      	nop			@ (mov r8, r8)
 8000534:	fff7ffff 	.word	0xfff7ffff

08000538 <I2C_SlaveByteControlCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000538:	2900      	cmp	r1, #0
 800053a:	d005      	beq.n	8000548 <I2C_SlaveByteControlCmd+0x10>
  {
    /* Enable slave byte control */
    I2Cx->CR1 |= I2C_CR1_SBC;
 800053c:	2380      	movs	r3, #128	@ 0x80
 800053e:	6802      	ldr	r2, [r0, #0]
 8000540:	025b      	lsls	r3, r3, #9
 8000542:	4313      	orrs	r3, r2
 8000544:	6003      	str	r3, [r0, #0]
  else
  {
    /* Disable slave byte control */
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_SBC);
  }
}
 8000546:	4770      	bx	lr
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_SBC);
 8000548:	6803      	ldr	r3, [r0, #0]
 800054a:	4a02      	ldr	r2, [pc, #8]	@ (8000554 <I2C_SlaveByteControlCmd+0x1c>)
 800054c:	4013      	ands	r3, r2
 800054e:	6003      	str	r3, [r0, #0]
}
 8000550:	e7f9      	b.n	8000546 <I2C_SlaveByteControlCmd+0xe>
 8000552:	46c0      	nop			@ (mov r8, r8)
 8000554:	fffeffff 	.word	0xfffeffff

08000558 <I2C_SlaveAddressConfig>:
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SLAVE_ADDRESS(Address));
               
  /* Get the old register value */
  tmpreg = I2Cx->CR2;
 8000558:	6843      	ldr	r3, [r0, #4]

  /* Reset I2Cx SADD bit [9:0] */
  tmpreg &= (uint32_t)~((uint32_t)I2C_CR2_SADD);

  /* Set I2Cx SADD */
  tmpreg |= (uint32_t)((uint32_t)Address & I2C_CR2_SADD);
 800055a:	0589      	lsls	r1, r1, #22
  tmpreg &= (uint32_t)~((uint32_t)I2C_CR2_SADD);
 800055c:	0a9b      	lsrs	r3, r3, #10
 800055e:	029b      	lsls	r3, r3, #10
  tmpreg |= (uint32_t)((uint32_t)Address & I2C_CR2_SADD);
 8000560:	0d89      	lsrs	r1, r1, #22
 8000562:	4319      	orrs	r1, r3

  /* Store the new register value */
  I2Cx->CR2 = tmpreg;
 8000564:	6041      	str	r1, [r0, #4]
}
 8000566:	4770      	bx	lr

08000568 <I2C_10BitAddressingModeCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000568:	2900      	cmp	r1, #0
 800056a:	d005      	beq.n	8000578 <I2C_10BitAddressingModeCmd+0x10>
  {
    /* Enable 10-bit addressing mode */
    I2Cx->CR2 |= I2C_CR2_ADD10;
 800056c:	2380      	movs	r3, #128	@ 0x80
 800056e:	6842      	ldr	r2, [r0, #4]
 8000570:	011b      	lsls	r3, r3, #4
 8000572:	4313      	orrs	r3, r2
 8000574:	6043      	str	r3, [r0, #4]
  else
  {
    /* Disable 10-bit addressing mode */
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_ADD10);
  }
} 
 8000576:	4770      	bx	lr
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_ADD10);
 8000578:	6843      	ldr	r3, [r0, #4]
 800057a:	4a02      	ldr	r2, [pc, #8]	@ (8000584 <I2C_10BitAddressingModeCmd+0x1c>)
 800057c:	4013      	ands	r3, r2
 800057e:	6043      	str	r3, [r0, #4]
} 
 8000580:	e7f9      	b.n	8000576 <I2C_10BitAddressingModeCmd+0xe>
 8000582:	46c0      	nop			@ (mov r8, r8)
 8000584:	fffff7ff 	.word	0xfffff7ff

08000588 <I2C_AutoEndCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000588:	2900      	cmp	r1, #0
 800058a:	d005      	beq.n	8000598 <I2C_AutoEndCmd+0x10>
  {
    /* Enable Auto end mode */
    I2Cx->CR2 |= I2C_CR2_AUTOEND;
 800058c:	2380      	movs	r3, #128	@ 0x80
 800058e:	6842      	ldr	r2, [r0, #4]
 8000590:	049b      	lsls	r3, r3, #18
 8000592:	4313      	orrs	r3, r2
 8000594:	6043      	str	r3, [r0, #4]
  else
  {
    /* Disable Auto end mode */
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_AUTOEND);
  }
} 
 8000596:	4770      	bx	lr
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_AUTOEND);
 8000598:	6843      	ldr	r3, [r0, #4]
 800059a:	4a02      	ldr	r2, [pc, #8]	@ (80005a4 <I2C_AutoEndCmd+0x1c>)
 800059c:	4013      	ands	r3, r2
 800059e:	6043      	str	r3, [r0, #4]
} 
 80005a0:	e7f9      	b.n	8000596 <I2C_AutoEndCmd+0xe>
 80005a2:	46c0      	nop			@ (mov r8, r8)
 80005a4:	fdffffff 	.word	0xfdffffff

080005a8 <I2C_ReloadCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80005a8:	2900      	cmp	r1, #0
 80005aa:	d005      	beq.n	80005b8 <I2C_ReloadCmd+0x10>
  {
    /* Enable Auto Reload mode */
    I2Cx->CR2 |= I2C_CR2_RELOAD;
 80005ac:	2380      	movs	r3, #128	@ 0x80
 80005ae:	6842      	ldr	r2, [r0, #4]
 80005b0:	045b      	lsls	r3, r3, #17
 80005b2:	4313      	orrs	r3, r2
 80005b4:	6043      	str	r3, [r0, #4]
  else
  {
    /* Disable Auto Reload mode */
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_RELOAD);
  }
}
 80005b6:	4770      	bx	lr
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_RELOAD);
 80005b8:	6843      	ldr	r3, [r0, #4]
 80005ba:	4a02      	ldr	r2, [pc, #8]	@ (80005c4 <I2C_ReloadCmd+0x1c>)
 80005bc:	4013      	ands	r3, r2
 80005be:	6043      	str	r3, [r0, #4]
}
 80005c0:	e7f9      	b.n	80005b6 <I2C_ReloadCmd+0xe>
 80005c2:	46c0      	nop			@ (mov r8, r8)
 80005c4:	feffffff 	.word	0xfeffffff

080005c8 <I2C_NumberOfBytesConfig>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Get the old register value */
  tmpreg = I2Cx->CR2;
 80005c8:	6843      	ldr	r3, [r0, #4]

  /* Reset I2Cx Nbytes bit [7:0] */
  tmpreg &= (uint32_t)~((uint32_t)I2C_CR2_NBYTES);
 80005ca:	4a03      	ldr	r2, [pc, #12]	@ (80005d8 <I2C_NumberOfBytesConfig+0x10>)

  /* Set I2Cx Nbytes */
  tmpreg |= (uint32_t)(((uint32_t)Number_Bytes << 16 ) & I2C_CR2_NBYTES);
 80005cc:	0409      	lsls	r1, r1, #16
  tmpreg &= (uint32_t)~((uint32_t)I2C_CR2_NBYTES);
 80005ce:	4013      	ands	r3, r2
  tmpreg |= (uint32_t)(((uint32_t)Number_Bytes << 16 ) & I2C_CR2_NBYTES);
 80005d0:	4319      	orrs	r1, r3

  /* Store the new register value */
  I2Cx->CR2 = tmpreg;
 80005d2:	6041      	str	r1, [r0, #4]
}  
 80005d4:	4770      	bx	lr
 80005d6:	46c0      	nop			@ (mov r8, r8)
 80005d8:	ff00ffff 	.word	0xff00ffff

080005dc <I2C_MasterRequestConfig>:
/* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction == I2C_Direction_Transmitter)
 80005dc:	2900      	cmp	r1, #0
 80005de:	d104      	bne.n	80005ea <I2C_MasterRequestConfig+0xe>
  {
    /* Request a write Transfer */
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_RD_WRN);
 80005e0:	6843      	ldr	r3, [r0, #4]
 80005e2:	4a05      	ldr	r2, [pc, #20]	@ (80005f8 <I2C_MasterRequestConfig+0x1c>)
 80005e4:	4013      	ands	r3, r2
 80005e6:	6043      	str	r3, [r0, #4]
  else
  {
    /* Request a read Transfer */
    I2Cx->CR2 |= I2C_CR2_RD_WRN;
  }
}  
 80005e8:	4770      	bx	lr
    I2Cx->CR2 |= I2C_CR2_RD_WRN;
 80005ea:	2380      	movs	r3, #128	@ 0x80
 80005ec:	6842      	ldr	r2, [r0, #4]
 80005ee:	00db      	lsls	r3, r3, #3
 80005f0:	4313      	orrs	r3, r2
 80005f2:	6043      	str	r3, [r0, #4]
}  
 80005f4:	e7f8      	b.n	80005e8 <I2C_MasterRequestConfig+0xc>
 80005f6:	46c0      	nop			@ (mov r8, r8)
 80005f8:	fffffbff 	.word	0xfffffbff

080005fc <I2C_GenerateSTART>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80005fc:	2900      	cmp	r1, #0
 80005fe:	d005      	beq.n	800060c <I2C_GenerateSTART+0x10>
  {
    /* Generate a START condition */
    I2Cx->CR2 |= I2C_CR2_START;
 8000600:	2380      	movs	r3, #128	@ 0x80
 8000602:	6842      	ldr	r2, [r0, #4]
 8000604:	019b      	lsls	r3, r3, #6
 8000606:	4313      	orrs	r3, r2
 8000608:	6043      	str	r3, [r0, #4]
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_START);
  }
}  
 800060a:	4770      	bx	lr
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_START);
 800060c:	6843      	ldr	r3, [r0, #4]
 800060e:	4a02      	ldr	r2, [pc, #8]	@ (8000618 <I2C_GenerateSTART+0x1c>)
 8000610:	4013      	ands	r3, r2
 8000612:	6043      	str	r3, [r0, #4]
}  
 8000614:	e7f9      	b.n	800060a <I2C_GenerateSTART+0xe>
 8000616:	46c0      	nop			@ (mov r8, r8)
 8000618:	ffffdfff 	.word	0xffffdfff

0800061c <I2C_GenerateSTOP>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800061c:	2900      	cmp	r1, #0
 800061e:	d005      	beq.n	800062c <I2C_GenerateSTOP+0x10>
  {
    /* Generate a STOP condition */
    I2Cx->CR2 |= I2C_CR2_STOP;
 8000620:	2380      	movs	r3, #128	@ 0x80
 8000622:	6842      	ldr	r2, [r0, #4]
 8000624:	01db      	lsls	r3, r3, #7
 8000626:	4313      	orrs	r3, r2
 8000628:	6043      	str	r3, [r0, #4]
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_STOP);
  }
}  
 800062a:	4770      	bx	lr
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_STOP);
 800062c:	6843      	ldr	r3, [r0, #4]
 800062e:	4a02      	ldr	r2, [pc, #8]	@ (8000638 <I2C_GenerateSTOP+0x1c>)
 8000630:	4013      	ands	r3, r2
 8000632:	6043      	str	r3, [r0, #4]
}  
 8000634:	e7f9      	b.n	800062a <I2C_GenerateSTOP+0xe>
 8000636:	46c0      	nop			@ (mov r8, r8)
 8000638:	ffffbfff 	.word	0xffffbfff

0800063c <I2C_10BitAddressHeaderCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800063c:	2900      	cmp	r1, #0
 800063e:	d005      	beq.n	800064c <I2C_10BitAddressHeaderCmd+0x10>
  {
    /* Enable 10-bit header only mode */
    I2Cx->CR2 |= I2C_CR2_HEAD10R;
 8000640:	2380      	movs	r3, #128	@ 0x80
 8000642:	6842      	ldr	r2, [r0, #4]
 8000644:	015b      	lsls	r3, r3, #5
 8000646:	4313      	orrs	r3, r2
 8000648:	6043      	str	r3, [r0, #4]
  else
  {
    /* Disable 10-bit header only mode */
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_HEAD10R);
  }
}    
 800064a:	4770      	bx	lr
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_HEAD10R);
 800064c:	6843      	ldr	r3, [r0, #4]
 800064e:	4a02      	ldr	r2, [pc, #8]	@ (8000658 <I2C_10BitAddressHeaderCmd+0x1c>)
 8000650:	4013      	ands	r3, r2
 8000652:	6043      	str	r3, [r0, #4]
}    
 8000654:	e7f9      	b.n	800064a <I2C_10BitAddressHeaderCmd+0xe>
 8000656:	46c0      	nop			@ (mov r8, r8)
 8000658:	ffffefff 	.word	0xffffefff

0800065c <I2C_AcknowledgeConfig>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800065c:	2900      	cmp	r1, #0
 800065e:	d004      	beq.n	800066a <I2C_AcknowledgeConfig+0xe>
  {
    /* Enable ACK generation */
    I2Cx->CR2 &= (uint32_t)~((uint32_t)I2C_CR2_NACK);    
 8000660:	6843      	ldr	r3, [r0, #4]
 8000662:	4a05      	ldr	r2, [pc, #20]	@ (8000678 <I2C_AcknowledgeConfig+0x1c>)
 8000664:	4013      	ands	r3, r2
 8000666:	6043      	str	r3, [r0, #4]
  else
  {
    /* Enable NACK generation */
    I2Cx->CR2 |= I2C_CR2_NACK;
  }
}
 8000668:	4770      	bx	lr
    I2Cx->CR2 |= I2C_CR2_NACK;
 800066a:	2380      	movs	r3, #128	@ 0x80
 800066c:	6842      	ldr	r2, [r0, #4]
 800066e:	021b      	lsls	r3, r3, #8
 8000670:	4313      	orrs	r3, r2
 8000672:	6043      	str	r3, [r0, #4]
}
 8000674:	e7f8      	b.n	8000668 <I2C_AcknowledgeConfig+0xc>
 8000676:	46c0      	nop			@ (mov r8, r8)
 8000678:	ffff7fff 	.word	0xffff7fff

0800067c <I2C_GetAddressMatched>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  
  /* Return the slave matched address in the SR1 register */
  return (uint8_t)(((uint32_t)I2Cx->ISR & I2C_ISR_ADDCODE) >> 16) ;
 800067c:	23fe      	movs	r3, #254	@ 0xfe
 800067e:	6980      	ldr	r0, [r0, #24]
 8000680:	0c00      	lsrs	r0, r0, #16
 8000682:	4018      	ands	r0, r3
}
 8000684:	4770      	bx	lr
 8000686:	46c0      	nop			@ (mov r8, r8)

08000688 <I2C_GetTransferDirection>:
  
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  
  /* Return the slave matched address in the SR1 register */
  tmpreg = (uint32_t)(I2Cx->ISR & I2C_ISR_DIR);
 8000688:	6980      	ldr	r0, [r0, #24]
  
  /* If write transfer is requested */
  if (tmpreg == 0)
 800068a:	03c0      	lsls	r0, r0, #15
 800068c:	0fc0      	lsrs	r0, r0, #31
  else
  {
    /* Read transfer is requested */
    direction = I2C_Direction_Receiver;
  }  
  return direction;
 800068e:	0280      	lsls	r0, r0, #10
}
 8000690:	4770      	bx	lr
 8000692:	46c0      	nop			@ (mov r8, r8)

08000694 <I2C_TransferHandling>:
  *            @arg I2C_Generate_Start_Read: Generate Restart for read request.
  *            @arg I2C_Generate_Start_Write: Generate Restart for write request.
  * @retval None
  */
void I2C_TransferHandling(I2C_TypeDef* I2Cx, uint16_t Address, uint8_t Number_Bytes, uint32_t ReloadEndMode, uint32_t StartStopMode)
{
 8000694:	b530      	push	{r4, r5, lr}
  assert_param(IS_I2C_SLAVE_ADDRESS(Address));  
  assert_param(IS_RELOAD_END_MODE(ReloadEndMode));
  assert_param(IS_START_STOP_MODE(StartStopMode));
    
  /* Get the CR2 register value */
  tmpreg = I2Cx->CR2;
 8000696:	6844      	ldr	r4, [r0, #4]
  
  /* clear tmpreg specific bits */
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8000698:	4d05      	ldr	r5, [pc, #20]	@ (80006b0 <I2C_TransferHandling+0x1c>)
  
  /* update tmpreg */
  tmpreg |= (uint32_t)(((uint32_t)Address & I2C_CR2_SADD) | (((uint32_t)Number_Bytes << 16 ) & I2C_CR2_NBYTES) | \
 800069a:	0412      	lsls	r2, r2, #16
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 800069c:	402c      	ands	r4, r5
  tmpreg |= (uint32_t)(((uint32_t)Address & I2C_CR2_SADD) | (((uint32_t)Number_Bytes << 16 ) & I2C_CR2_NBYTES) | \
 800069e:	9d03      	ldr	r5, [sp, #12]
 80006a0:	0589      	lsls	r1, r1, #22
 80006a2:	432b      	orrs	r3, r5
 80006a4:	431a      	orrs	r2, r3
 80006a6:	0d89      	lsrs	r1, r1, #22
 80006a8:	430a      	orrs	r2, r1
 80006aa:	4322      	orrs	r2, r4
            (uint32_t)ReloadEndMode | (uint32_t)StartStopMode);
  
  /* update CR2 register */
  I2Cx->CR2 = tmpreg;  
 80006ac:	6042      	str	r2, [r0, #4]
}
 80006ae:	bd30      	pop	{r4, r5, pc}
 80006b0:	fc009800 	.word	0xfc009800

080006b4 <I2C_SMBusAlertCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_1_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80006b4:	2900      	cmp	r1, #0
 80006b6:	d005      	beq.n	80006c4 <I2C_SMBusAlertCmd+0x10>
  {
    /* Enable SMBus alert */
    I2Cx->CR1 |= I2C_CR1_ALERTEN;   
 80006b8:	2380      	movs	r3, #128	@ 0x80
 80006ba:	6802      	ldr	r2, [r0, #0]
 80006bc:	03db      	lsls	r3, r3, #15
 80006be:	4313      	orrs	r3, r2
 80006c0:	6003      	str	r3, [r0, #0]
  else
  {
    /* Disable SMBus alert */    
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_ALERTEN); 
  }
}
 80006c2:	4770      	bx	lr
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_ALERTEN); 
 80006c4:	6803      	ldr	r3, [r0, #0]
 80006c6:	4a02      	ldr	r2, [pc, #8]	@ (80006d0 <I2C_SMBusAlertCmd+0x1c>)
 80006c8:	4013      	ands	r3, r2
 80006ca:	6003      	str	r3, [r0, #0]
}
 80006cc:	e7f9      	b.n	80006c2 <I2C_SMBusAlertCmd+0xe>
 80006ce:	46c0      	nop			@ (mov r8, r8)
 80006d0:	ffbfffff 	.word	0xffbfffff

080006d4 <I2C_ClockTimeoutCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_1_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80006d4:	2900      	cmp	r1, #0
 80006d6:	d005      	beq.n	80006e4 <I2C_ClockTimeoutCmd+0x10>
  {
    /* Enable Clock Timeout */
    I2Cx->TIMEOUTR |= I2C_TIMEOUTR_TIMOUTEN;   
 80006d8:	2380      	movs	r3, #128	@ 0x80
 80006da:	6942      	ldr	r2, [r0, #20]
 80006dc:	021b      	lsls	r3, r3, #8
 80006de:	4313      	orrs	r3, r2
 80006e0:	6143      	str	r3, [r0, #20]
  else
  {
    /* Disable Clock Timeout */    
    I2Cx->TIMEOUTR &= (uint32_t)~((uint32_t)I2C_TIMEOUTR_TIMOUTEN); 
  }
}
 80006e2:	4770      	bx	lr
    I2Cx->TIMEOUTR &= (uint32_t)~((uint32_t)I2C_TIMEOUTR_TIMOUTEN); 
 80006e4:	6943      	ldr	r3, [r0, #20]
 80006e6:	4a02      	ldr	r2, [pc, #8]	@ (80006f0 <I2C_ClockTimeoutCmd+0x1c>)
 80006e8:	4013      	ands	r3, r2
 80006ea:	6143      	str	r3, [r0, #20]
}
 80006ec:	e7f9      	b.n	80006e2 <I2C_ClockTimeoutCmd+0xe>
 80006ee:	46c0      	nop			@ (mov r8, r8)
 80006f0:	ffff7fff 	.word	0xffff7fff

080006f4 <I2C_ExtendedClockTimeoutCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_1_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80006f4:	2900      	cmp	r1, #0
 80006f6:	d005      	beq.n	8000704 <I2C_ExtendedClockTimeoutCmd+0x10>
  {
    /* Enable Clock Timeout */
    I2Cx->TIMEOUTR |= I2C_TIMEOUTR_TEXTEN;   
 80006f8:	2380      	movs	r3, #128	@ 0x80
 80006fa:	6942      	ldr	r2, [r0, #20]
 80006fc:	061b      	lsls	r3, r3, #24
 80006fe:	4313      	orrs	r3, r2
 8000700:	6143      	str	r3, [r0, #20]
  else
  {
    /* Disable Clock Timeout */    
    I2Cx->TIMEOUTR &= (uint32_t)~((uint32_t)I2C_TIMEOUTR_TEXTEN); 
  }
}
 8000702:	4770      	bx	lr
    I2Cx->TIMEOUTR &= (uint32_t)~((uint32_t)I2C_TIMEOUTR_TEXTEN); 
 8000704:	6943      	ldr	r3, [r0, #20]
 8000706:	005b      	lsls	r3, r3, #1
 8000708:	085b      	lsrs	r3, r3, #1
 800070a:	6143      	str	r3, [r0, #20]
}
 800070c:	e7f9      	b.n	8000702 <I2C_ExtendedClockTimeoutCmd+0xe>
 800070e:	46c0      	nop			@ (mov r8, r8)

08000710 <I2C_IdleClockTimeoutCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_1_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000710:	2900      	cmp	r1, #0
 8000712:	d005      	beq.n	8000720 <I2C_IdleClockTimeoutCmd+0x10>
  {
    /* Enable Clock Timeout */
    I2Cx->TIMEOUTR |= I2C_TIMEOUTR_TIDLE;   
 8000714:	2380      	movs	r3, #128	@ 0x80
 8000716:	6942      	ldr	r2, [r0, #20]
 8000718:	015b      	lsls	r3, r3, #5
 800071a:	4313      	orrs	r3, r2
 800071c:	6143      	str	r3, [r0, #20]
  else
  {
    /* Disable Clock Timeout */    
    I2Cx->TIMEOUTR &= (uint32_t)~((uint32_t)I2C_TIMEOUTR_TIDLE); 
  }
}
 800071e:	4770      	bx	lr
    I2Cx->TIMEOUTR &= (uint32_t)~((uint32_t)I2C_TIMEOUTR_TIDLE); 
 8000720:	6943      	ldr	r3, [r0, #20]
 8000722:	4a02      	ldr	r2, [pc, #8]	@ (800072c <I2C_IdleClockTimeoutCmd+0x1c>)
 8000724:	4013      	ands	r3, r2
 8000726:	6143      	str	r3, [r0, #20]
}
 8000728:	e7f9      	b.n	800071e <I2C_IdleClockTimeoutCmd+0xe>
 800072a:	46c0      	nop			@ (mov r8, r8)
 800072c:	ffffefff 	.word	0xffffefff

08000730 <I2C_TimeoutAConfig>:
  /* Check the parameters */
  assert_param(IS_I2C_1_PERIPH(I2Cx));
  assert_param(IS_I2C_TIMEOUT(Timeout));
    
  /* Get the old register value */
  tmpreg = I2Cx->TIMEOUTR;
 8000730:	6943      	ldr	r3, [r0, #20]

  /* Reset I2Cx TIMEOUTA bit [11:0] */
  tmpreg &= (uint32_t)~((uint32_t)I2C_TIMEOUTR_TIMEOUTA);

  /* Set I2Cx TIMEOUTA */
  tmpreg |= (uint32_t)((uint32_t)Timeout & I2C_TIMEOUTR_TIMEOUTA) ;
 8000732:	0509      	lsls	r1, r1, #20
  tmpreg &= (uint32_t)~((uint32_t)I2C_TIMEOUTR_TIMEOUTA);
 8000734:	0b1b      	lsrs	r3, r3, #12
 8000736:	031b      	lsls	r3, r3, #12
  tmpreg |= (uint32_t)((uint32_t)Timeout & I2C_TIMEOUTR_TIMEOUTA) ;
 8000738:	0d09      	lsrs	r1, r1, #20
 800073a:	4319      	orrs	r1, r3

  /* Store the new register value */
  I2Cx->TIMEOUTR = tmpreg;
 800073c:	6141      	str	r1, [r0, #20]
}
 800073e:	4770      	bx	lr

08000740 <I2C_TimeoutBConfig>:
  /* Check the parameters */
  assert_param(IS_I2C_1_PERIPH(I2Cx));
  assert_param(IS_I2C_TIMEOUT(Timeout));

  /* Get the old register value */
  tmpreg = I2Cx->TIMEOUTR;
 8000740:	6943      	ldr	r3, [r0, #20]

  /* Reset I2Cx TIMEOUTB bit [11:0] */
  tmpreg &= (uint32_t)~((uint32_t)I2C_TIMEOUTR_TIMEOUTB);
 8000742:	4a04      	ldr	r2, [pc, #16]	@ (8000754 <I2C_TimeoutBConfig+0x14>)

  /* Set I2Cx TIMEOUTB */
  tmpreg |= (uint32_t)(((uint32_t)Timeout << 16) & I2C_TIMEOUTR_TIMEOUTB) ;
 8000744:	0409      	lsls	r1, r1, #16
  tmpreg &= (uint32_t)~((uint32_t)I2C_TIMEOUTR_TIMEOUTB);
 8000746:	4013      	ands	r3, r2
  tmpreg |= (uint32_t)(((uint32_t)Timeout << 16) & I2C_TIMEOUTR_TIMEOUTB) ;
 8000748:	4a03      	ldr	r2, [pc, #12]	@ (8000758 <I2C_TimeoutBConfig+0x18>)
 800074a:	4011      	ands	r1, r2
 800074c:	4319      	orrs	r1, r3

  /* Store the new register value */
  I2Cx->TIMEOUTR = tmpreg;
 800074e:	6141      	str	r1, [r0, #20]
}
 8000750:	4770      	bx	lr
 8000752:	46c0      	nop			@ (mov r8, r8)
 8000754:	f000ffff 	.word	0xf000ffff
 8000758:	0fff0000 	.word	0x0fff0000

0800075c <I2C_CalculatePEC>:
{
  /* Check the parameters */
  assert_param(IS_I2C_1_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800075c:	2900      	cmp	r1, #0
 800075e:	d005      	beq.n	800076c <I2C_CalculatePEC+0x10>
  {
    /* Enable PEC calculation */
    I2Cx->CR1 |= I2C_CR1_PECEN;   
 8000760:	2380      	movs	r3, #128	@ 0x80
 8000762:	6802      	ldr	r2, [r0, #0]
 8000764:	041b      	lsls	r3, r3, #16
 8000766:	4313      	orrs	r3, r2
 8000768:	6003      	str	r3, [r0, #0]
  else
  {
    /* Disable PEC calculation */    
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_PECEN); 
  }
}
 800076a:	4770      	bx	lr
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR1_PECEN); 
 800076c:	6803      	ldr	r3, [r0, #0]
 800076e:	4a02      	ldr	r2, [pc, #8]	@ (8000778 <I2C_CalculatePEC+0x1c>)
 8000770:	4013      	ands	r3, r2
 8000772:	6003      	str	r3, [r0, #0]
}
 8000774:	e7f9      	b.n	800076a <I2C_CalculatePEC+0xe>
 8000776:	46c0      	nop			@ (mov r8, r8)
 8000778:	ff7fffff 	.word	0xff7fffff

0800077c <I2C_PECRequestCmd>:
{
  /* Check the parameters */
  assert_param(IS_I2C_1_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800077c:	2900      	cmp	r1, #0
 800077e:	d005      	beq.n	800078c <I2C_PECRequestCmd+0x10>
  {
    /* Enable PEC transmission/reception request */
    I2Cx->CR1 |= I2C_CR2_PECBYTE;   
 8000780:	2380      	movs	r3, #128	@ 0x80
 8000782:	6802      	ldr	r2, [r0, #0]
 8000784:	04db      	lsls	r3, r3, #19
 8000786:	4313      	orrs	r3, r2
 8000788:	6003      	str	r3, [r0, #0]
  else
  {
    /* Disable PEC transmission/reception request */    
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR2_PECBYTE); 
  }
}
 800078a:	4770      	bx	lr
    I2Cx->CR1 &= (uint32_t)~((uint32_t)I2C_CR2_PECBYTE); 
 800078c:	6803      	ldr	r3, [r0, #0]
 800078e:	4a02      	ldr	r2, [pc, #8]	@ (8000798 <I2C_PECRequestCmd+0x1c>)
 8000790:	4013      	ands	r3, r2
 8000792:	6003      	str	r3, [r0, #0]
}
 8000794:	e7f9      	b.n	800078a <I2C_PECRequestCmd+0xe>
 8000796:	46c0      	nop			@ (mov r8, r8)
 8000798:	fbffffff 	.word	0xfbffffff

0800079c <I2C_GetPEC>:
{
  /* Check the parameters */
  assert_param(IS_I2C_1_PERIPH(I2Cx));
  
  /* Return the slave matched address in the SR1 register */
  return (uint8_t)((uint32_t)I2Cx->PECR & I2C_PECR_PEC);
 800079c:	6a00      	ldr	r0, [r0, #32]
 800079e:	b2c0      	uxtb	r0, r0
}
 80007a0:	4770      	bx	lr
 80007a2:	46c0      	nop			@ (mov r8, r8)

080007a4 <I2C_ReadRegister>:
  *            @arg I2C_Register_TXDR: TXDR register.
  * @retval The value of the read register.
  */
uint32_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register)
{
  __IO uint32_t tmp = 0;
 80007a4:	2300      	movs	r3, #0
{
 80007a6:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 80007a8:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_REGISTER(I2C_Register));

  tmp = (uint32_t)I2Cx;
 80007aa:	9001      	str	r0, [sp, #4]
  tmp += I2C_Register;
 80007ac:	9b01      	ldr	r3, [sp, #4]
 80007ae:	18c9      	adds	r1, r1, r3
 80007b0:	9101      	str	r1, [sp, #4]

  /* Return the selected register value */
  return (*(__IO uint32_t *) tmp);
 80007b2:	9b01      	ldr	r3, [sp, #4]
 80007b4:	6818      	ldr	r0, [r3, #0]
}
 80007b6:	b002      	add	sp, #8
 80007b8:	4770      	bx	lr
 80007ba:	46c0      	nop			@ (mov r8, r8)

080007bc <I2C_SendData>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  
  /* Write in the DR register the data to be sent */
  I2Cx->TXDR = (uint8_t)Data;
 80007bc:	6281      	str	r1, [r0, #40]	@ 0x28
}
 80007be:	4770      	bx	lr

080007c0 <I2C_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  
  /* Return the data in the DR register */
  return (uint8_t)I2Cx->RXDR;
 80007c0:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 80007c2:	b2c0      	uxtb	r0, r0
}  
 80007c4:	4770      	bx	lr
 80007c6:	46c0      	nop			@ (mov r8, r8)

080007c8 <I2C_DMACmd>:
  *            @arg I2C_DMAReq_Rx: Rx DMA transfer request
  * @param  NewState: new state of the selected I2C DMA transfer request.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_DMACmd(I2C_TypeDef* I2Cx, uint32_t I2C_DMAReq, FunctionalState NewState)
 80007c8:	6803      	ldr	r3, [r0, #0]
 80007ca:	2a00      	cmp	r2, #0
 80007cc:	d002      	beq.n	80007d4 <I2C_DMACmd+0xc>
 80007ce:	4319      	orrs	r1, r3
 80007d0:	6001      	str	r1, [r0, #0]
 80007d2:	4770      	bx	lr
 80007d4:	438b      	bics	r3, r1
 80007d6:	6003      	str	r3, [r0, #0]
 80007d8:	e7fb      	b.n	80007d2 <I2C_DMACmd+0xa>
 80007da:	46c0      	nop			@ (mov r8, r8)

080007dc <I2C_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_FLAG(I2C_FLAG));
  
  /* Get the ISR register value */
  tmpreg = I2Cx->ISR;
 80007dc:	6983      	ldr	r3, [r0, #24]
  
  /* Get flag status */
  tmpreg &= I2C_FLAG;
 80007de:	4019      	ands	r1, r3
 80007e0:	0008      	movs	r0, r1
  
  if(tmpreg != 0)
 80007e2:	1e43      	subs	r3, r0, #1
 80007e4:	4198      	sbcs	r0, r3
  else
  {
    /* I2C_FLAG is reset */
    bitstatus = RESET;
  }
  return bitstatus;
 80007e6:	b2c0      	uxtb	r0, r0
} 
 80007e8:	4770      	bx	lr
 80007ea:	46c0      	nop			@ (mov r8, r8)

080007ec <I2C_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_CLEAR_FLAG(I2C_FLAG));

  /* Clear the selected flag */
  I2Cx->ICR = I2C_FLAG;
 80007ec:	61c1      	str	r1, [r0, #28]
  }
 80007ee:	4770      	bx	lr

080007f0 <I2C_GetITStatus>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));

  /* Check if the interrupt source is enabled or not */
  /* If Error interrupt */
  if((I2C_IT & ERROR_IT_MASK) != 0)
 80007f0:	23fc      	movs	r3, #252	@ 0xfc
 80007f2:	019b      	lsls	r3, r3, #6
 80007f4:	4219      	tst	r1, r3
 80007f6:	d00a      	beq.n	800080e <I2C_GetITStatus+0x1e>
  {
    enablestatus = (uint32_t)((I2C_CR1_ERRIE) & (I2Cx->CR1));
 80007f8:	2380      	movs	r3, #128	@ 0x80
 80007fa:	6802      	ldr	r2, [r0, #0]
 80007fc:	4013      	ands	r3, r2
  {
    enablestatus = (uint32_t)((I2C_IT) & (I2Cx->CR1));
  }
  
  /* Get the ISR register value */
  tmpreg = I2Cx->ISR;
 80007fe:	6982      	ldr	r2, [r0, #24]
    bitstatus = SET;
  }
  else
  {
    /* I2C_IT is reset */
    bitstatus = RESET;
 8000800:	2000      	movs	r0, #0
  if((tmpreg != RESET) && enablestatus)
 8000802:	420a      	tst	r2, r1
 8000804:	d002      	beq.n	800080c <I2C_GetITStatus+0x1c>
 8000806:	1e5a      	subs	r2, r3, #1
 8000808:	4193      	sbcs	r3, r2
 800080a:	b2d8      	uxtb	r0, r3
  }

  /* Return the I2C_IT status */
  return bitstatus;
}
 800080c:	4770      	bx	lr
  else if((I2C_IT & TC_IT_MASK) != 0)
 800080e:	23c0      	movs	r3, #192	@ 0xc0
 8000810:	420b      	tst	r3, r1
 8000812:	d003      	beq.n	800081c <I2C_GetITStatus+0x2c>
    enablestatus = (uint32_t)((I2C_CR1_TCIE) & (I2Cx->CR1));
 8000814:	6802      	ldr	r2, [r0, #0]
 8000816:	3b80      	subs	r3, #128	@ 0x80
 8000818:	4013      	ands	r3, r2
 800081a:	e7f0      	b.n	80007fe <I2C_GetITStatus+0xe>
    enablestatus = (uint32_t)((I2C_IT) & (I2Cx->CR1));
 800081c:	6803      	ldr	r3, [r0, #0]
 800081e:	400b      	ands	r3, r1
 8000820:	e7ed      	b.n	80007fe <I2C_GetITStatus+0xe>
 8000822:	46c0      	nop			@ (mov r8, r8)

08000824 <I2C_ClearITPendingBit>:
  *            @arg I2C_IT_PECERR: PEC error in reception
  *            @arg I2C_IT_TIMEOUT: Timeout or Tlow detection flag
  *            @arg I2C_IT_ALERT: SMBus Alert
  * @retval The new state of I2C_IT (SET or RESET).
  */
void I2C_ClearITPendingBit(I2C_TypeDef* I2Cx, uint32_t I2C_IT)
 8000824:	61c1      	str	r1, [r0, #28]
 8000826:	4770      	bx	lr

08000828 <RCC_DeInit>:
  * @retval None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000828:	2101      	movs	r1, #1
 800082a:	4b11      	ldr	r3, [pc, #68]	@ (8000870 <RCC_DeInit+0x48>)

  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80C;
 800082c:	4811      	ldr	r0, [pc, #68]	@ (8000874 <RCC_DeInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001;
 800082e:	681a      	ldr	r2, [r3, #0]
 8000830:	430a      	orrs	r2, r1
 8000832:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0xF8FFB80C;
 8000834:	685a      	ldr	r2, [r3, #4]
 8000836:	4002      	ands	r2, r0
 8000838:	605a      	str	r2, [r3, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800083a:	681a      	ldr	r2, [r3, #0]
 800083c:	480e      	ldr	r0, [pc, #56]	@ (8000878 <RCC_DeInit+0x50>)
 800083e:	4002      	ands	r2, r0
 8000840:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000842:	681a      	ldr	r2, [r3, #0]
 8000844:	480d      	ldr	r0, [pc, #52]	@ (800087c <RCC_DeInit+0x54>)
 8000846:	4002      	ands	r2, r0
 8000848:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFF;
 800084a:	685a      	ldr	r2, [r3, #4]
 800084c:	480c      	ldr	r0, [pc, #48]	@ (8000880 <RCC_DeInit+0x58>)
 800084e:	4002      	ands	r2, r0

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 8000850:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFF;
 8000852:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 8000854:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000856:	4382      	bics	r2, r0
 8000858:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Reset USARTSW[1:0], I2CSW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEAC;
 800085a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800085c:	4809      	ldr	r0, [pc, #36]	@ (8000884 <RCC_DeInit+0x5c>)
 800085e:	4002      	ands	r2, r0
 8000860:	631a      	str	r2, [r3, #48]	@ 0x30
  
  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFE;
 8000862:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000864:	438a      	bics	r2, r1
 8000866:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000868:	2200      	movs	r2, #0
 800086a:	609a      	str	r2, [r3, #8]
}
 800086c:	4770      	bx	lr
 800086e:	46c0      	nop			@ (mov r8, r8)
 8000870:	40021000 	.word	0x40021000
 8000874:	f8ffb80c 	.word	0xf8ffb80c
 8000878:	fef6ffff 	.word	0xfef6ffff
 800087c:	fffbffff 	.word	0xfffbffff
 8000880:	ffc0ffff 	.word	0xffc0ffff
 8000884:	fffffeac 	.word	0xfffffeac

08000888 <RCC_HSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE2_ADDRESS = RCC_HSE_OFF;
 8000888:	2200      	movs	r2, #0
 800088a:	4b02      	ldr	r3, [pc, #8]	@ (8000894 <RCC_HSEConfig+0xc>)
 800088c:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE2_ADDRESS = RCC_HSE;
 800088e:	7018      	strb	r0, [r3, #0]

}
 8000890:	4770      	bx	lr
 8000892:	46c0      	nop			@ (mov r8, r8)
 8000894:	40021002 	.word	0x40021002

08000898 <RCC_WaitForHSEStartUp>:
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
  __IO uint32_t StartUpCounter = 0;
 8000898:	2300      	movs	r3, #0
  }    

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;

  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 800089a:	2280      	movs	r2, #128	@ 0x80
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 800089c:	20a0      	movs	r0, #160	@ 0xa0
{
 800089e:	b082      	sub	sp, #8
    statusreg = RCC->CR;
 80008a0:	490b      	ldr	r1, [pc, #44]	@ (80008d0 <RCC_WaitForHSEStartUp+0x38>)
  __IO uint32_t StartUpCounter = 0;
 80008a2:	9301      	str	r3, [sp, #4]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 80008a4:	0292      	lsls	r2, r2, #10
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 80008a6:	00c0      	lsls	r0, r0, #3
    statusreg = RCC->CR;
 80008a8:	680b      	ldr	r3, [r1, #0]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 80008aa:	4213      	tst	r3, r2
 80008ac:	d009      	beq.n	80008c2 <RCC_WaitForHSEStartUp+0x2a>
    StartUpCounter++;  
 80008ae:	9b01      	ldr	r3, [sp, #4]
 80008b0:	3301      	adds	r3, #1
 80008b2:	9301      	str	r3, [sp, #4]
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 80008b4:	9b01      	ldr	r3, [sp, #4]
    statusreg = RCC->CR;
 80008b6:	4b06      	ldr	r3, [pc, #24]	@ (80008d0 <RCC_WaitForHSEStartUp+0x38>)
 80008b8:	6818      	ldr	r0, [r3, #0]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 80008ba:	0380      	lsls	r0, r0, #14
  return (status);
 80008bc:	0fc0      	lsrs	r0, r0, #31
}
 80008be:	b002      	add	sp, #8
 80008c0:	4770      	bx	lr
    StartUpCounter++;  
 80008c2:	9b01      	ldr	r3, [sp, #4]
 80008c4:	3301      	adds	r3, #1
 80008c6:	9301      	str	r3, [sp, #4]
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 80008c8:	9b01      	ldr	r3, [sp, #4]
 80008ca:	4283      	cmp	r3, r0
 80008cc:	d1ec      	bne.n	80008a8 <RCC_WaitForHSEStartUp+0x10>
 80008ce:	e7f2      	b.n	80008b6 <RCC_WaitForHSEStartUp+0x1e>
 80008d0:	40021000 	.word	0x40021000

080008d4 <RCC_AdjustHSICalibrationValue>:
  tmpreg &= ~RCC_CR_HSITRIM;
 80008d4:	21f8      	movs	r1, #248	@ 0xf8
  tmpreg = RCC->CR;
 80008d6:	4a03      	ldr	r2, [pc, #12]	@ (80008e4 <RCC_AdjustHSICalibrationValue+0x10>)
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 80008d8:	00c0      	lsls	r0, r0, #3
  tmpreg = RCC->CR;
 80008da:	6813      	ldr	r3, [r2, #0]
  tmpreg &= ~RCC_CR_HSITRIM;
 80008dc:	438b      	bics	r3, r1
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 80008de:	4318      	orrs	r0, r3
  RCC->CR = tmpreg;
 80008e0:	6010      	str	r0, [r2, #0]
}
 80008e2:	4770      	bx	lr
 80008e4:	40021000 	.word	0x40021000

080008e8 <RCC_HSICmd>:
    RCC->CR |= RCC_CR_HSION;
 80008e8:	4a05      	ldr	r2, [pc, #20]	@ (8000900 <RCC_HSICmd+0x18>)
 80008ea:	2101      	movs	r1, #1
 80008ec:	6813      	ldr	r3, [r2, #0]
  if (NewState != DISABLE)
 80008ee:	2800      	cmp	r0, #0
 80008f0:	d002      	beq.n	80008f8 <RCC_HSICmd+0x10>
    RCC->CR |= RCC_CR_HSION;
 80008f2:	430b      	orrs	r3, r1
 80008f4:	6013      	str	r3, [r2, #0]
}
 80008f6:	4770      	bx	lr
    RCC->CR &= ~RCC_CR_HSION;
 80008f8:	438b      	bics	r3, r1
 80008fa:	6013      	str	r3, [r2, #0]
}
 80008fc:	e7fb      	b.n	80008f6 <RCC_HSICmd+0xe>
 80008fe:	46c0      	nop			@ (mov r8, r8)
 8000900:	40021000 	.word	0x40021000

08000904 <RCC_AdjustHSI14CalibrationValue>:
  tmpreg &= ~RCC_CR2_HSI14TRIM;
 8000904:	21f8      	movs	r1, #248	@ 0xf8
  tmpreg = RCC->CR2;
 8000906:	4a03      	ldr	r2, [pc, #12]	@ (8000914 <RCC_AdjustHSI14CalibrationValue+0x10>)
  tmpreg |= (uint32_t)HSI14CalibrationValue << 3;
 8000908:	00c0      	lsls	r0, r0, #3
  tmpreg = RCC->CR2;
 800090a:	6b53      	ldr	r3, [r2, #52]	@ 0x34
  tmpreg &= ~RCC_CR2_HSI14TRIM;
 800090c:	438b      	bics	r3, r1
  tmpreg |= (uint32_t)HSI14CalibrationValue << 3;
 800090e:	4318      	orrs	r0, r3
  RCC->CR2 = tmpreg;
 8000910:	6350      	str	r0, [r2, #52]	@ 0x34
}
 8000912:	4770      	bx	lr
 8000914:	40021000 	.word	0x40021000

08000918 <RCC_HSI14Cmd>:
    RCC->CR2 |= RCC_CR2_HSI14ON;
 8000918:	4a05      	ldr	r2, [pc, #20]	@ (8000930 <RCC_HSI14Cmd+0x18>)
 800091a:	2101      	movs	r1, #1
 800091c:	6b53      	ldr	r3, [r2, #52]	@ 0x34
  if (NewState != DISABLE)
 800091e:	2800      	cmp	r0, #0
 8000920:	d002      	beq.n	8000928 <RCC_HSI14Cmd+0x10>
    RCC->CR2 |= RCC_CR2_HSI14ON;
 8000922:	430b      	orrs	r3, r1
 8000924:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8000926:	4770      	bx	lr
    RCC->CR2 &= ~RCC_CR2_HSI14ON;
 8000928:	438b      	bics	r3, r1
 800092a:	6353      	str	r3, [r2, #52]	@ 0x34
}
 800092c:	e7fb      	b.n	8000926 <RCC_HSI14Cmd+0xe>
 800092e:	46c0      	nop			@ (mov r8, r8)
 8000930:	40021000 	.word	0x40021000

08000934 <RCC_HSI14ADCRequestCmd>:
    RCC->CR2 &= ~RCC_CR2_HSI14DIS;
 8000934:	4a05      	ldr	r2, [pc, #20]	@ (800094c <RCC_HSI14ADCRequestCmd+0x18>)
 8000936:	2104      	movs	r1, #4
 8000938:	6b53      	ldr	r3, [r2, #52]	@ 0x34
  if (NewState != DISABLE)
 800093a:	2800      	cmp	r0, #0
 800093c:	d002      	beq.n	8000944 <RCC_HSI14ADCRequestCmd+0x10>
    RCC->CR2 &= ~RCC_CR2_HSI14DIS;
 800093e:	438b      	bics	r3, r1
 8000940:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8000942:	4770      	bx	lr
    RCC->CR2 |= RCC_CR2_HSI14DIS;
 8000944:	430b      	orrs	r3, r1
 8000946:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8000948:	e7fb      	b.n	8000942 <RCC_HSI14ADCRequestCmd+0xe>
 800094a:	46c0      	nop			@ (mov r8, r8)
 800094c:	40021000 	.word	0x40021000

08000950 <RCC_LSEConfig>:
  RCC->BDCR &= ~(RCC_BDCR_LSEON);
 8000950:	2101      	movs	r1, #1
 8000952:	4b06      	ldr	r3, [pc, #24]	@ (800096c <RCC_LSEConfig+0x1c>)
 8000954:	6a1a      	ldr	r2, [r3, #32]
 8000956:	438a      	bics	r2, r1
 8000958:	621a      	str	r2, [r3, #32]
  RCC->BDCR &= ~(RCC_BDCR_LSEBYP);
 800095a:	6a1a      	ldr	r2, [r3, #32]
 800095c:	3103      	adds	r1, #3
 800095e:	438a      	bics	r2, r1
 8000960:	621a      	str	r2, [r3, #32]
  RCC->BDCR |= RCC_LSE;
 8000962:	6a1a      	ldr	r2, [r3, #32]
 8000964:	4302      	orrs	r2, r0
 8000966:	621a      	str	r2, [r3, #32]
}
 8000968:	4770      	bx	lr
 800096a:	46c0      	nop			@ (mov r8, r8)
 800096c:	40021000 	.word	0x40021000

08000970 <RCC_LSEDriveConfig>:
  RCC->BDCR &= ~(RCC_BDCR_LSEDRV);
 8000970:	2118      	movs	r1, #24
 8000972:	4b04      	ldr	r3, [pc, #16]	@ (8000984 <RCC_LSEDriveConfig+0x14>)
 8000974:	6a1a      	ldr	r2, [r3, #32]
 8000976:	438a      	bics	r2, r1
 8000978:	621a      	str	r2, [r3, #32]
  RCC->BDCR |= RCC_LSEDrive;
 800097a:	6a1a      	ldr	r2, [r3, #32]
 800097c:	4302      	orrs	r2, r0
 800097e:	621a      	str	r2, [r3, #32]
}
 8000980:	4770      	bx	lr
 8000982:	46c0      	nop			@ (mov r8, r8)
 8000984:	40021000 	.word	0x40021000

08000988 <RCC_LSICmd>:
    RCC->CSR |= RCC_CSR_LSION;
 8000988:	4a05      	ldr	r2, [pc, #20]	@ (80009a0 <RCC_LSICmd+0x18>)
 800098a:	2101      	movs	r1, #1
 800098c:	6a53      	ldr	r3, [r2, #36]	@ 0x24
  if (NewState != DISABLE)
 800098e:	2800      	cmp	r0, #0
 8000990:	d002      	beq.n	8000998 <RCC_LSICmd+0x10>
    RCC->CSR |= RCC_CSR_LSION;
 8000992:	430b      	orrs	r3, r1
 8000994:	6253      	str	r3, [r2, #36]	@ 0x24
}
 8000996:	4770      	bx	lr
    RCC->CSR &= ~RCC_CSR_LSION;
 8000998:	438b      	bics	r3, r1
 800099a:	6253      	str	r3, [r2, #36]	@ 0x24
}
 800099c:	e7fb      	b.n	8000996 <RCC_LSICmd+0xe>
 800099e:	46c0      	nop			@ (mov r8, r8)
 80009a0:	40021000 	.word	0x40021000

080009a4 <RCC_PLLConfig>:
  RCC->CFGR &= ~(RCC_CFGR_PLLMULL | RCC_CFGR_PLLSRC);
 80009a4:	4a05      	ldr	r2, [pc, #20]	@ (80009bc <RCC_PLLConfig+0x18>)
{
 80009a6:	b510      	push	{r4, lr}
  RCC->CFGR &= ~(RCC_CFGR_PLLMULL | RCC_CFGR_PLLSRC);
 80009a8:	6853      	ldr	r3, [r2, #4]
 80009aa:	4c05      	ldr	r4, [pc, #20]	@ (80009c0 <RCC_PLLConfig+0x1c>)
 80009ac:	4023      	ands	r3, r4
 80009ae:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)(RCC_PLLSource | RCC_PLLMul);
 80009b0:	6853      	ldr	r3, [r2, #4]
 80009b2:	430b      	orrs	r3, r1
 80009b4:	4303      	orrs	r3, r0
 80009b6:	6053      	str	r3, [r2, #4]
}
 80009b8:	bd10      	pop	{r4, pc}
 80009ba:	46c0      	nop			@ (mov r8, r8)
 80009bc:	40021000 	.word	0x40021000
 80009c0:	ffc2ffff 	.word	0xffc2ffff

080009c4 <RCC_PLLCmd>:
    RCC->CR |= RCC_CR_PLLON;
 80009c4:	4a06      	ldr	r2, [pc, #24]	@ (80009e0 <RCC_PLLCmd+0x1c>)
  if (NewState != DISABLE)
 80009c6:	2800      	cmp	r0, #0
 80009c8:	d005      	beq.n	80009d6 <RCC_PLLCmd+0x12>
    RCC->CR |= RCC_CR_PLLON;
 80009ca:	2380      	movs	r3, #128	@ 0x80
 80009cc:	6811      	ldr	r1, [r2, #0]
 80009ce:	045b      	lsls	r3, r3, #17
 80009d0:	430b      	orrs	r3, r1
 80009d2:	6013      	str	r3, [r2, #0]
}
 80009d4:	4770      	bx	lr
    RCC->CR &= ~RCC_CR_PLLON;
 80009d6:	6813      	ldr	r3, [r2, #0]
 80009d8:	4902      	ldr	r1, [pc, #8]	@ (80009e4 <RCC_PLLCmd+0x20>)
 80009da:	400b      	ands	r3, r1
 80009dc:	6013      	str	r3, [r2, #0]
}
 80009de:	e7f9      	b.n	80009d4 <RCC_PLLCmd+0x10>
 80009e0:	40021000 	.word	0x40021000
 80009e4:	feffffff 	.word	0xfeffffff

080009e8 <RCC_PREDIV1Config>:
  tmpreg &= ~(RCC_CFGR2_PREDIV1);
 80009e8:	210f      	movs	r1, #15
  tmpreg = RCC->CFGR2;
 80009ea:	4a03      	ldr	r2, [pc, #12]	@ (80009f8 <RCC_PREDIV1Config+0x10>)
 80009ec:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
  tmpreg &= ~(RCC_CFGR2_PREDIV1);
 80009ee:	438b      	bics	r3, r1
  tmpreg |= RCC_PREDIV1_Div;
 80009f0:	4303      	orrs	r3, r0
  RCC->CFGR2 = tmpreg;
 80009f2:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 80009f4:	4770      	bx	lr
 80009f6:	46c0      	nop			@ (mov r8, r8)
 80009f8:	40021000 	.word	0x40021000

080009fc <RCC_ClockSecuritySystemCmd>:
    RCC->CR |= RCC_CR_CSSON;
 80009fc:	4a06      	ldr	r2, [pc, #24]	@ (8000a18 <RCC_ClockSecuritySystemCmd+0x1c>)
  if (NewState != DISABLE)
 80009fe:	2800      	cmp	r0, #0
 8000a00:	d005      	beq.n	8000a0e <RCC_ClockSecuritySystemCmd+0x12>
    RCC->CR |= RCC_CR_CSSON;
 8000a02:	2380      	movs	r3, #128	@ 0x80
 8000a04:	6811      	ldr	r1, [r2, #0]
 8000a06:	031b      	lsls	r3, r3, #12
 8000a08:	430b      	orrs	r3, r1
 8000a0a:	6013      	str	r3, [r2, #0]
}
 8000a0c:	4770      	bx	lr
    RCC->CR &= ~RCC_CR_CSSON;
 8000a0e:	6813      	ldr	r3, [r2, #0]
 8000a10:	4902      	ldr	r1, [pc, #8]	@ (8000a1c <RCC_ClockSecuritySystemCmd+0x20>)
 8000a12:	400b      	ands	r3, r1
 8000a14:	6013      	str	r3, [r2, #0]
}
 8000a16:	e7f9      	b.n	8000a0c <RCC_ClockSecuritySystemCmd+0x10>
 8000a18:	40021000 	.word	0x40021000
 8000a1c:	fff7ffff 	.word	0xfff7ffff

08000a20 <RCC_MCOConfig>:
  *(__IO uint8_t *) CFGR_BYTE3_ADDRESS =  RCC_MCOSource;
 8000a20:	4b01      	ldr	r3, [pc, #4]	@ (8000a28 <RCC_MCOConfig+0x8>)
 8000a22:	7018      	strb	r0, [r3, #0]
}
 8000a24:	4770      	bx	lr
 8000a26:	46c0      	nop			@ (mov r8, r8)
 8000a28:	40021007 	.word	0x40021007

08000a2c <RCC_SYSCLKConfig>:
  tmpreg &= ~RCC_CFGR_SW;
 8000a2c:	2103      	movs	r1, #3
  tmpreg = RCC->CFGR;
 8000a2e:	4a03      	ldr	r2, [pc, #12]	@ (8000a3c <RCC_SYSCLKConfig+0x10>)
 8000a30:	6853      	ldr	r3, [r2, #4]
  tmpreg &= ~RCC_CFGR_SW;
 8000a32:	438b      	bics	r3, r1
  tmpreg |= RCC_SYSCLKSource;
 8000a34:	4303      	orrs	r3, r0
  RCC->CFGR = tmpreg;
 8000a36:	6053      	str	r3, [r2, #4]
}
 8000a38:	4770      	bx	lr
 8000a3a:	46c0      	nop			@ (mov r8, r8)
 8000a3c:	40021000 	.word	0x40021000

08000a40 <RCC_GetSYSCLKSource>:
  return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 8000a40:	200c      	movs	r0, #12
 8000a42:	4b02      	ldr	r3, [pc, #8]	@ (8000a4c <RCC_GetSYSCLKSource+0xc>)
 8000a44:	685b      	ldr	r3, [r3, #4]
 8000a46:	4018      	ands	r0, r3
}
 8000a48:	4770      	bx	lr
 8000a4a:	46c0      	nop			@ (mov r8, r8)
 8000a4c:	40021000 	.word	0x40021000

08000a50 <RCC_HCLKConfig>:
  tmpreg &= ~RCC_CFGR_HPRE;
 8000a50:	21f0      	movs	r1, #240	@ 0xf0
  tmpreg = RCC->CFGR;
 8000a52:	4a03      	ldr	r2, [pc, #12]	@ (8000a60 <RCC_HCLKConfig+0x10>)
 8000a54:	6853      	ldr	r3, [r2, #4]
  tmpreg &= ~RCC_CFGR_HPRE;
 8000a56:	438b      	bics	r3, r1
  tmpreg |= RCC_SYSCLK;
 8000a58:	4303      	orrs	r3, r0
  RCC->CFGR = tmpreg;
 8000a5a:	6053      	str	r3, [r2, #4]
}
 8000a5c:	4770      	bx	lr
 8000a5e:	46c0      	nop			@ (mov r8, r8)
 8000a60:	40021000 	.word	0x40021000

08000a64 <RCC_PCLKConfig>:
  tmpreg = RCC->CFGR;
 8000a64:	4a03      	ldr	r2, [pc, #12]	@ (8000a74 <RCC_PCLKConfig+0x10>)
  tmpreg &= ~RCC_CFGR_PPRE;
 8000a66:	4904      	ldr	r1, [pc, #16]	@ (8000a78 <RCC_PCLKConfig+0x14>)
  tmpreg = RCC->CFGR;
 8000a68:	6853      	ldr	r3, [r2, #4]
  tmpreg &= ~RCC_CFGR_PPRE;
 8000a6a:	400b      	ands	r3, r1
  tmpreg |= RCC_HCLK;
 8000a6c:	4303      	orrs	r3, r0
  RCC->CFGR = tmpreg;
 8000a6e:	6053      	str	r3, [r2, #4]
}
 8000a70:	4770      	bx	lr
 8000a72:	46c0      	nop			@ (mov r8, r8)
 8000a74:	40021000 	.word	0x40021000
 8000a78:	fffff8ff 	.word	0xfffff8ff

08000a7c <RCC_ADCCLKConfig>:
  RCC->CFGR &= ~RCC_CFGR_ADCPRE;
 8000a7c:	4b09      	ldr	r3, [pc, #36]	@ (8000aa4 <RCC_ADCCLKConfig+0x28>)
 8000a7e:	490a      	ldr	r1, [pc, #40]	@ (8000aa8 <RCC_ADCCLKConfig+0x2c>)
 8000a80:	685a      	ldr	r2, [r3, #4]
 8000a82:	400a      	ands	r2, r1
 8000a84:	605a      	str	r2, [r3, #4]
  RCC->CFGR |= RCC_ADCCLK & 0xFFFF;
 8000a86:	6859      	ldr	r1, [r3, #4]
 8000a88:	0402      	lsls	r2, r0, #16
 8000a8a:	0c12      	lsrs	r2, r2, #16
 8000a8c:	430a      	orrs	r2, r1
 8000a8e:	605a      	str	r2, [r3, #4]
  RCC->CFGR3 &= ~RCC_CFGR3_ADCSW; 
 8000a90:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a92:	4906      	ldr	r1, [pc, #24]	@ (8000aac <RCC_ADCCLKConfig+0x30>)
  RCC->CFGR3 |= RCC_ADCCLK >> 16;  
 8000a94:	0c00      	lsrs	r0, r0, #16
  RCC->CFGR3 &= ~RCC_CFGR3_ADCSW; 
 8000a96:	400a      	ands	r2, r1
 8000a98:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC->CFGR3 |= RCC_ADCCLK >> 16;  
 8000a9a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a9c:	4310      	orrs	r0, r2
 8000a9e:	6318      	str	r0, [r3, #48]	@ 0x30
}
 8000aa0:	4770      	bx	lr
 8000aa2:	46c0      	nop			@ (mov r8, r8)
 8000aa4:	40021000 	.word	0x40021000
 8000aa8:	ffffbfff 	.word	0xffffbfff
 8000aac:	fffffeff 	.word	0xfffffeff

08000ab0 <RCC_CECCLKConfig>:
  RCC->CFGR3 &= ~RCC_CFGR3_CECSW;
 8000ab0:	2140      	movs	r1, #64	@ 0x40
 8000ab2:	4b04      	ldr	r3, [pc, #16]	@ (8000ac4 <RCC_CECCLKConfig+0x14>)
 8000ab4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ab6:	438a      	bics	r2, r1
 8000ab8:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC->CFGR3 |= RCC_CECCLK;
 8000aba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000abc:	4302      	orrs	r2, r0
 8000abe:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8000ac0:	4770      	bx	lr
 8000ac2:	46c0      	nop			@ (mov r8, r8)
 8000ac4:	40021000 	.word	0x40021000

08000ac8 <RCC_I2CCLKConfig>:
  RCC->CFGR3 &= ~RCC_CFGR3_I2C1SW;
 8000ac8:	2110      	movs	r1, #16
 8000aca:	4b04      	ldr	r3, [pc, #16]	@ (8000adc <RCC_I2CCLKConfig+0x14>)
 8000acc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ace:	438a      	bics	r2, r1
 8000ad0:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC->CFGR3 |= RCC_I2CCLK;
 8000ad2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ad4:	4302      	orrs	r2, r0
 8000ad6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8000ad8:	4770      	bx	lr
 8000ada:	46c0      	nop			@ (mov r8, r8)
 8000adc:	40021000 	.word	0x40021000

08000ae0 <RCC_USARTCLKConfig>:
  RCC->CFGR3 &= ~RCC_CFGR3_USART1SW;
 8000ae0:	2103      	movs	r1, #3
 8000ae2:	4b04      	ldr	r3, [pc, #16]	@ (8000af4 <RCC_USARTCLKConfig+0x14>)
 8000ae4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ae6:	438a      	bics	r2, r1
 8000ae8:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC->CFGR3 |= RCC_USARTCLK;
 8000aea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000aec:	4302      	orrs	r2, r0
 8000aee:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8000af0:	4770      	bx	lr
 8000af2:	46c0      	nop			@ (mov r8, r8)
 8000af4:	40021000 	.word	0x40021000

08000af8 <RCC_GetClocksFreq>:
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000af8:	230c      	movs	r3, #12
 8000afa:	4a34      	ldr	r2, [pc, #208]	@ (8000bcc <RCC_GetClocksFreq+0xd4>)
{
 8000afc:	b570      	push	{r4, r5, r6, lr}
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000afe:	6851      	ldr	r1, [r2, #4]
{
 8000b00:	0004      	movs	r4, r0
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000b02:	400b      	ands	r3, r1
  switch (tmp)
 8000b04:	2b08      	cmp	r3, #8
 8000b06:	d042      	beq.n	8000b8e <RCC_GetClocksFreq+0x96>
 8000b08:	4831      	ldr	r0, [pc, #196]	@ (8000bd0 <RCC_GetClocksFreq+0xd8>)
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000b0a:	0002      	movs	r2, r0
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000b0c:	492f      	ldr	r1, [pc, #188]	@ (8000bcc <RCC_GetClocksFreq+0xd4>)
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000b0e:	6020      	str	r0, [r4, #0]
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000b10:	684b      	ldr	r3, [r1, #4]
  presc = APBAHBPrescTable[tmp]; 
 8000b12:	4d30      	ldr	r5, [pc, #192]	@ (8000bd4 <RCC_GetClocksFreq+0xdc>)
  tmp = tmp >> 4;
 8000b14:	061b      	lsls	r3, r3, #24
 8000b16:	0f1b      	lsrs	r3, r3, #28
  presc = APBAHBPrescTable[tmp]; 
 8000b18:	5ceb      	ldrb	r3, [r5, r3]
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000b1a:	40da      	lsrs	r2, r3
 8000b1c:	6062      	str	r2, [r4, #4]
  tmp = RCC->CFGR & RCC_CFGR_PPRE;
 8000b1e:	684b      	ldr	r3, [r1, #4]
  tmp = tmp >> 8;
 8000b20:	055b      	lsls	r3, r3, #21
 8000b22:	0f5b      	lsrs	r3, r3, #29
  presc = APBAHBPrescTable[tmp];
 8000b24:	5ceb      	ldrb	r3, [r5, r3]
  RCC_Clocks->PCLK_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000b26:	40da      	lsrs	r2, r3
 8000b28:	60a2      	str	r2, [r4, #8]
  if((RCC->CFGR3 & RCC_CFGR3_ADCSW) != RCC_CFGR3_ADCSW)
 8000b2a:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8000b2c:	05db      	lsls	r3, r3, #23
 8000b2e:	d51b      	bpl.n	8000b68 <RCC_GetClocksFreq+0x70>
    if((RCC->CFGR & RCC_CFGR_ADCPRE) != RCC_CFGR_ADCPRE)
 8000b30:	6849      	ldr	r1, [r1, #4]
      RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK_Frequency >> 2;
 8000b32:	0893      	lsrs	r3, r2, #2
    if((RCC->CFGR & RCC_CFGR_ADCPRE) != RCC_CFGR_ADCPRE)
 8000b34:	0449      	lsls	r1, r1, #17
 8000b36:	d528      	bpl.n	8000b8a <RCC_GetClocksFreq+0x92>
    RCC_Clocks->CECCLK_Frequency = HSI_VALUE / 244;
 8000b38:	2511      	movs	r5, #17
  if((RCC->CFGR3 & RCC_CFGR3_CECSW) != RCC_CFGR3_CECSW)
 8000b3a:	4924      	ldr	r1, [pc, #144]	@ (8000bcc <RCC_GetClocksFreq+0xd4>)
    RCC_Clocks->ADCCLK_Frequency = HSI14_VALUE;
 8000b3c:	60e3      	str	r3, [r4, #12]
  if((RCC->CFGR3 & RCC_CFGR3_CECSW) != RCC_CFGR3_CECSW)
 8000b3e:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8000b40:	065b      	lsls	r3, r3, #25
    RCC_Clocks->CECCLK_Frequency = HSI_VALUE / 244;
 8000b42:	17db      	asrs	r3, r3, #31
 8000b44:	43ab      	bics	r3, r5
 8000b46:	4d24      	ldr	r5, [pc, #144]	@ (8000bd8 <RCC_GetClocksFreq+0xe0>)
 8000b48:	46ac      	mov	ip, r5
 8000b4a:	4463      	add	r3, ip
 8000b4c:	6123      	str	r3, [r4, #16]
  if((RCC->CFGR3 & RCC_CFGR3_I2C1SW) != RCC_CFGR3_I2C1SW)
 8000b4e:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
    RCC_Clocks->I2C1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000b50:	0001      	movs	r1, r0
  if((RCC->CFGR3 & RCC_CFGR3_I2C1SW) != RCC_CFGR3_I2C1SW)
 8000b52:	06db      	lsls	r3, r3, #27
 8000b54:	d400      	bmi.n	8000b58 <RCC_GetClocksFreq+0x60>
    RCC_Clocks->I2C1CLK_Frequency = HSI_VALUE;
 8000b56:	491e      	ldr	r1, [pc, #120]	@ (8000bd0 <RCC_GetClocksFreq+0xd8>)
  if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == 0x0)
 8000b58:	2303      	movs	r3, #3
 8000b5a:	6161      	str	r1, [r4, #20]
 8000b5c:	491b      	ldr	r1, [pc, #108]	@ (8000bcc <RCC_GetClocksFreq+0xd4>)
 8000b5e:	6b0d      	ldr	r5, [r1, #48]	@ 0x30
 8000b60:	422b      	tst	r3, r5
 8000b62:	d103      	bne.n	8000b6c <RCC_GetClocksFreq+0x74>
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->PCLK_Frequency;
 8000b64:	61a2      	str	r2, [r4, #24]
}
 8000b66:	bd70      	pop	{r4, r5, r6, pc}
 8000b68:	4b1c      	ldr	r3, [pc, #112]	@ (8000bdc <RCC_GetClocksFreq+0xe4>)
 8000b6a:	e7e5      	b.n	8000b38 <RCC_GetClocksFreq+0x40>
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_0)
 8000b6c:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8000b6e:	401a      	ands	r2, r3
 8000b70:	2a01      	cmp	r2, #1
 8000b72:	d01c      	beq.n	8000bae <RCC_GetClocksFreq+0xb6>
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_1)
 8000b74:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8000b76:	401a      	ands	r2, r3
 8000b78:	2a02      	cmp	r2, #2
 8000b7a:	d022      	beq.n	8000bc2 <RCC_GetClocksFreq+0xca>
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW)
 8000b7c:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8000b7e:	4013      	ands	r3, r2
 8000b80:	2b03      	cmp	r3, #3
 8000b82:	d1f0      	bne.n	8000b66 <RCC_GetClocksFreq+0x6e>
    RCC_Clocks->USART1CLK_Frequency = HSI_VALUE;
 8000b84:	4b12      	ldr	r3, [pc, #72]	@ (8000bd0 <RCC_GetClocksFreq+0xd8>)
 8000b86:	61a3      	str	r3, [r4, #24]
}
 8000b88:	e7ed      	b.n	8000b66 <RCC_GetClocksFreq+0x6e>
      RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK_Frequency >> 1;
 8000b8a:	0853      	lsrs	r3, r2, #1
 8000b8c:	e7d4      	b.n	8000b38 <RCC_GetClocksFreq+0x40>
      pllmull = ( pllmull >> 18) + 2;
 8000b8e:	210f      	movs	r1, #15
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8000b90:	6850      	ldr	r0, [r2, #4]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8000b92:	6853      	ldr	r3, [r2, #4]
      pllmull = ( pllmull >> 18) + 2;
 8000b94:	0c80      	lsrs	r0, r0, #18
 8000b96:	4008      	ands	r0, r1
 8000b98:	1c85      	adds	r5, r0, #2
      if (pllsource == 0x00)
 8000b9a:	03db      	lsls	r3, r3, #15
 8000b9c:	d409      	bmi.n	8000bb2 <RCC_GetClocksFreq+0xba>
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 8000b9e:	016a      	lsls	r2, r5, #5
 8000ba0:	1b52      	subs	r2, r2, r5
 8000ba2:	0193      	lsls	r3, r2, #6
 8000ba4:	1a9b      	subs	r3, r3, r2
 8000ba6:	00db      	lsls	r3, r3, #3
 8000ba8:	195b      	adds	r3, r3, r5
 8000baa:	0218      	lsls	r0, r3, #8
 8000bac:	e7ad      	b.n	8000b0a <RCC_GetClocksFreq+0x12>
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000bae:	61a0      	str	r0, [r4, #24]
 8000bb0:	e7d9      	b.n	8000b66 <RCC_GetClocksFreq+0x6e>
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 8000bb2:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
        RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull; 
 8000bb4:	4806      	ldr	r0, [pc, #24]	@ (8000bd0 <RCC_GetClocksFreq+0xd8>)
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 8000bb6:	4019      	ands	r1, r3
 8000bb8:	3101      	adds	r1, #1
        RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull; 
 8000bba:	f000 fa6d 	bl	8001098 <__udivsi3>
 8000bbe:	4368      	muls	r0, r5
 8000bc0:	e7a3      	b.n	8000b0a <RCC_GetClocksFreq+0x12>
    RCC_Clocks->USART1CLK_Frequency = LSE_VALUE;
 8000bc2:	2380      	movs	r3, #128	@ 0x80
 8000bc4:	021b      	lsls	r3, r3, #8
 8000bc6:	61a3      	str	r3, [r4, #24]
 8000bc8:	e7cd      	b.n	8000b66 <RCC_GetClocksFreq+0x6e>
 8000bca:	46c0      	nop			@ (mov r8, r8)
 8000bcc:	40021000 	.word	0x40021000
 8000bd0:	007a1200 	.word	0x007a1200
 8000bd4:	08002f18 	.word	0x08002f18
 8000bd8:	00008012 	.word	0x00008012
 8000bdc:	00d59f80 	.word	0x00d59f80

08000be0 <RCC_RTCCLKConfig>:
  RCC->BDCR |= RCC_RTCCLKSource;
 8000be0:	4a02      	ldr	r2, [pc, #8]	@ (8000bec <RCC_RTCCLKConfig+0xc>)
 8000be2:	6a13      	ldr	r3, [r2, #32]
 8000be4:	4303      	orrs	r3, r0
 8000be6:	6213      	str	r3, [r2, #32]
}
 8000be8:	4770      	bx	lr
 8000bea:	46c0      	nop			@ (mov r8, r8)
 8000bec:	40021000 	.word	0x40021000

08000bf0 <RCC_RTCCLKCmd>:
    RCC->BDCR |= RCC_BDCR_RTCEN;
 8000bf0:	4a06      	ldr	r2, [pc, #24]	@ (8000c0c <RCC_RTCCLKCmd+0x1c>)
  if (NewState != DISABLE)
 8000bf2:	2800      	cmp	r0, #0
 8000bf4:	d005      	beq.n	8000c02 <RCC_RTCCLKCmd+0x12>
    RCC->BDCR |= RCC_BDCR_RTCEN;
 8000bf6:	2380      	movs	r3, #128	@ 0x80
 8000bf8:	6a11      	ldr	r1, [r2, #32]
 8000bfa:	021b      	lsls	r3, r3, #8
 8000bfc:	430b      	orrs	r3, r1
 8000bfe:	6213      	str	r3, [r2, #32]
}
 8000c00:	4770      	bx	lr
    RCC->BDCR &= ~RCC_BDCR_RTCEN;
 8000c02:	6a13      	ldr	r3, [r2, #32]
 8000c04:	4902      	ldr	r1, [pc, #8]	@ (8000c10 <RCC_RTCCLKCmd+0x20>)
 8000c06:	400b      	ands	r3, r1
 8000c08:	6213      	str	r3, [r2, #32]
}
 8000c0a:	e7f9      	b.n	8000c00 <RCC_RTCCLKCmd+0x10>
 8000c0c:	40021000 	.word	0x40021000
 8000c10:	ffff7fff 	.word	0xffff7fff

08000c14 <RCC_BackupResetCmd>:
    RCC->BDCR |= RCC_BDCR_BDRST;
 8000c14:	4a06      	ldr	r2, [pc, #24]	@ (8000c30 <RCC_BackupResetCmd+0x1c>)
  if (NewState != DISABLE)
 8000c16:	2800      	cmp	r0, #0
 8000c18:	d005      	beq.n	8000c26 <RCC_BackupResetCmd+0x12>
    RCC->BDCR |= RCC_BDCR_BDRST;
 8000c1a:	2380      	movs	r3, #128	@ 0x80
 8000c1c:	6a11      	ldr	r1, [r2, #32]
 8000c1e:	025b      	lsls	r3, r3, #9
 8000c20:	430b      	orrs	r3, r1
 8000c22:	6213      	str	r3, [r2, #32]
}
 8000c24:	4770      	bx	lr
    RCC->BDCR &= ~RCC_BDCR_BDRST;
 8000c26:	6a13      	ldr	r3, [r2, #32]
 8000c28:	4902      	ldr	r1, [pc, #8]	@ (8000c34 <RCC_BackupResetCmd+0x20>)
 8000c2a:	400b      	ands	r3, r1
 8000c2c:	6213      	str	r3, [r2, #32]
}
 8000c2e:	e7f9      	b.n	8000c24 <RCC_BackupResetCmd+0x10>
 8000c30:	40021000 	.word	0x40021000
 8000c34:	fffeffff 	.word	0xfffeffff

08000c38 <RCC_AHBPeriphClockCmd>:
    RCC->AHBENR |= RCC_AHBPeriph;
 8000c38:	4a04      	ldr	r2, [pc, #16]	@ (8000c4c <RCC_AHBPeriphClockCmd+0x14>)
 8000c3a:	6953      	ldr	r3, [r2, #20]
  if (NewState != DISABLE)
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	d002      	beq.n	8000c46 <RCC_AHBPeriphClockCmd+0xe>
    RCC->AHBENR |= RCC_AHBPeriph;
 8000c40:	4303      	orrs	r3, r0
 8000c42:	6153      	str	r3, [r2, #20]
}
 8000c44:	4770      	bx	lr
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8000c46:	4383      	bics	r3, r0
 8000c48:	6153      	str	r3, [r2, #20]
}
 8000c4a:	e7fb      	b.n	8000c44 <RCC_AHBPeriphClockCmd+0xc>
 8000c4c:	40021000 	.word	0x40021000

08000c50 <RCC_APB2PeriphClockCmd>:
    RCC->APB2ENR |= RCC_APB2Periph;
 8000c50:	4a04      	ldr	r2, [pc, #16]	@ (8000c64 <RCC_APB2PeriphClockCmd+0x14>)
 8000c52:	6993      	ldr	r3, [r2, #24]
  if (NewState != DISABLE)
 8000c54:	2900      	cmp	r1, #0
 8000c56:	d002      	beq.n	8000c5e <RCC_APB2PeriphClockCmd+0xe>
    RCC->APB2ENR |= RCC_APB2Periph;
 8000c58:	4303      	orrs	r3, r0
 8000c5a:	6193      	str	r3, [r2, #24]
}
 8000c5c:	4770      	bx	lr
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000c5e:	4383      	bics	r3, r0
 8000c60:	6193      	str	r3, [r2, #24]
}
 8000c62:	e7fb      	b.n	8000c5c <RCC_APB2PeriphClockCmd+0xc>
 8000c64:	40021000 	.word	0x40021000

08000c68 <RCC_APB1PeriphClockCmd>:
    RCC->APB1ENR |= RCC_APB1Periph;
 8000c68:	4a04      	ldr	r2, [pc, #16]	@ (8000c7c <RCC_APB1PeriphClockCmd+0x14>)
 8000c6a:	69d3      	ldr	r3, [r2, #28]
  if (NewState != DISABLE)
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	d002      	beq.n	8000c76 <RCC_APB1PeriphClockCmd+0xe>
    RCC->APB1ENR |= RCC_APB1Periph;
 8000c70:	4303      	orrs	r3, r0
 8000c72:	61d3      	str	r3, [r2, #28]
}
 8000c74:	4770      	bx	lr
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000c76:	4383      	bics	r3, r0
 8000c78:	61d3      	str	r3, [r2, #28]
}
 8000c7a:	e7fb      	b.n	8000c74 <RCC_APB1PeriphClockCmd+0xc>
 8000c7c:	40021000 	.word	0x40021000

08000c80 <RCC_AHBPeriphResetCmd>:
    RCC->AHBRSTR |= RCC_AHBPeriph;
 8000c80:	4a04      	ldr	r2, [pc, #16]	@ (8000c94 <RCC_AHBPeriphResetCmd+0x14>)
 8000c82:	6a93      	ldr	r3, [r2, #40]	@ 0x28
  if (NewState != DISABLE)
 8000c84:	2900      	cmp	r1, #0
 8000c86:	d002      	beq.n	8000c8e <RCC_AHBPeriphResetCmd+0xe>
    RCC->AHBRSTR |= RCC_AHBPeriph;
 8000c88:	4303      	orrs	r3, r0
 8000c8a:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8000c8c:	4770      	bx	lr
    RCC->AHBRSTR &= ~RCC_AHBPeriph;
 8000c8e:	4383      	bics	r3, r0
 8000c90:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8000c92:	e7fb      	b.n	8000c8c <RCC_AHBPeriphResetCmd+0xc>
 8000c94:	40021000 	.word	0x40021000

08000c98 <RCC_APB2PeriphResetCmd>:
    RCC->APB2RSTR |= RCC_APB2Periph;
 8000c98:	4a04      	ldr	r2, [pc, #16]	@ (8000cac <RCC_APB2PeriphResetCmd+0x14>)
 8000c9a:	68d3      	ldr	r3, [r2, #12]
  if (NewState != DISABLE)
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	d002      	beq.n	8000ca6 <RCC_APB2PeriphResetCmd+0xe>
    RCC->APB2RSTR |= RCC_APB2Periph;
 8000ca0:	4303      	orrs	r3, r0
 8000ca2:	60d3      	str	r3, [r2, #12]
}
 8000ca4:	4770      	bx	lr
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8000ca6:	4383      	bics	r3, r0
 8000ca8:	60d3      	str	r3, [r2, #12]
}
 8000caa:	e7fb      	b.n	8000ca4 <RCC_APB2PeriphResetCmd+0xc>
 8000cac:	40021000 	.word	0x40021000

08000cb0 <RCC_APB1PeriphResetCmd>:
    RCC->APB1RSTR |= RCC_APB1Periph;
 8000cb0:	4a04      	ldr	r2, [pc, #16]	@ (8000cc4 <RCC_APB1PeriphResetCmd+0x14>)
 8000cb2:	6913      	ldr	r3, [r2, #16]
  if (NewState != DISABLE)
 8000cb4:	2900      	cmp	r1, #0
 8000cb6:	d002      	beq.n	8000cbe <RCC_APB1PeriphResetCmd+0xe>
    RCC->APB1RSTR |= RCC_APB1Periph;
 8000cb8:	4303      	orrs	r3, r0
 8000cba:	6113      	str	r3, [r2, #16]
}
 8000cbc:	4770      	bx	lr
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8000cbe:	4383      	bics	r3, r0
 8000cc0:	6113      	str	r3, [r2, #16]
}
 8000cc2:	e7fb      	b.n	8000cbc <RCC_APB1PeriphResetCmd+0xc>
 8000cc4:	40021000 	.word	0x40021000

08000cc8 <RCC_ITConfig>:
    *(__IO uint8_t *) CIR_BYTE1_ADDRESS |= RCC_IT;
 8000cc8:	4a04      	ldr	r2, [pc, #16]	@ (8000cdc <RCC_ITConfig+0x14>)
 8000cca:	7813      	ldrb	r3, [r2, #0]
  if (NewState != DISABLE)
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	d002      	beq.n	8000cd6 <RCC_ITConfig+0xe>
    *(__IO uint8_t *) CIR_BYTE1_ADDRESS |= RCC_IT;
 8000cd0:	4303      	orrs	r3, r0
 8000cd2:	7013      	strb	r3, [r2, #0]
}
 8000cd4:	4770      	bx	lr
    *(__IO uint8_t *) CIR_BYTE1_ADDRESS &= (uint8_t)~RCC_IT;
 8000cd6:	4383      	bics	r3, r0
 8000cd8:	7013      	strb	r3, [r2, #0]
}
 8000cda:	e7fb      	b.n	8000cd4 <RCC_ITConfig+0xc>
 8000cdc:	40021009 	.word	0x40021009

08000ce0 <RCC_GetFlagStatus>:
  tmp = RCC_FLAG >> 5;
 8000ce0:	0943      	lsrs	r3, r0, #5
  if (tmp == 0)               /* The flag to check is in CR register */
 8000ce2:	d107      	bne.n	8000cf4 <RCC_GetFlagStatus+0x14>
    statusreg = RCC->CR;
 8000ce4:	4b0a      	ldr	r3, [pc, #40]	@ (8000d10 <RCC_GetFlagStatus+0x30>)
 8000ce6:	681a      	ldr	r2, [r3, #0]
  tmp = RCC_FLAG & FLAG_MASK;
 8000ce8:	231f      	movs	r3, #31
 8000cea:	4003      	ands	r3, r0
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8000cec:	40da      	lsrs	r2, r3
  else
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
 8000cee:	2001      	movs	r0, #1
 8000cf0:	4010      	ands	r0, r2
}
 8000cf2:	4770      	bx	lr
  else if (tmp == 1)          /* The flag to check is in BDCR register */
 8000cf4:	2b01      	cmp	r3, #1
 8000cf6:	d004      	beq.n	8000d02 <RCC_GetFlagStatus+0x22>
  else if (tmp == 2)          /* The flag to check is in CSR register */
 8000cf8:	2b02      	cmp	r3, #2
 8000cfa:	d005      	beq.n	8000d08 <RCC_GetFlagStatus+0x28>
    statusreg = RCC->CR2;
 8000cfc:	4b04      	ldr	r3, [pc, #16]	@ (8000d10 <RCC_GetFlagStatus+0x30>)
 8000cfe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d00:	e7f2      	b.n	8000ce8 <RCC_GetFlagStatus+0x8>
    statusreg = RCC->BDCR;
 8000d02:	4b03      	ldr	r3, [pc, #12]	@ (8000d10 <RCC_GetFlagStatus+0x30>)
 8000d04:	6a1a      	ldr	r2, [r3, #32]
 8000d06:	e7ef      	b.n	8000ce8 <RCC_GetFlagStatus+0x8>
    statusreg = RCC->CSR;
 8000d08:	4b01      	ldr	r3, [pc, #4]	@ (8000d10 <RCC_GetFlagStatus+0x30>)
 8000d0a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000d0c:	e7ec      	b.n	8000ce8 <RCC_GetFlagStatus+0x8>
 8000d0e:	46c0      	nop			@ (mov r8, r8)
 8000d10:	40021000 	.word	0x40021000

08000d14 <RCC_ClearFlag>:
  * @retval None
  */
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
 8000d14:	2380      	movs	r3, #128	@ 0x80
 8000d16:	4a03      	ldr	r2, [pc, #12]	@ (8000d24 <RCC_ClearFlag+0x10>)
 8000d18:	045b      	lsls	r3, r3, #17
 8000d1a:	6a51      	ldr	r1, [r2, #36]	@ 0x24
 8000d1c:	430b      	orrs	r3, r1
 8000d1e:	6253      	str	r3, [r2, #36]	@ 0x24
}
 8000d20:	4770      	bx	lr
 8000d22:	46c0      	nop			@ (mov r8, r8)
 8000d24:	40021000 	.word	0x40021000

08000d28 <RCC_GetITStatus>:
  
  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));
  
  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 8000d28:	4b03      	ldr	r3, [pc, #12]	@ (8000d38 <RCC_GetITStatus+0x10>)
 8000d2a:	689b      	ldr	r3, [r3, #8]
 8000d2c:	4003      	ands	r3, r0
 8000d2e:	1e5a      	subs	r2, r3, #1
 8000d30:	4193      	sbcs	r3, r2
  else
  {
    bitstatus = RESET;
  }
  /* Return the RCC_IT status */
  return  bitstatus;
 8000d32:	b2d8      	uxtb	r0, r3
}
 8000d34:	4770      	bx	lr
 8000d36:	46c0      	nop			@ (mov r8, r8)
 8000d38:	40021000 	.word	0x40021000

08000d3c <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));
  
  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE2_ADDRESS = RCC_IT;
 8000d3c:	4b01      	ldr	r3, [pc, #4]	@ (8000d44 <RCC_ClearITPendingBit+0x8>)
 8000d3e:	7018      	strb	r0, [r3, #0]
}
 8000d40:	4770      	bx	lr
 8000d42:	46c0      	nop			@ (mov r8, r8)
 8000d44:	4002100a 	.word	0x4002100a

08000d48 <SPI_I2S_DeInit>:
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  if (SPIx == SPI1)
 8000d48:	4b0e      	ldr	r3, [pc, #56]	@ (8000d84 <SPI_I2S_DeInit+0x3c>)
{
 8000d4a:	b510      	push	{r4, lr}
  if (SPIx == SPI1)
 8000d4c:	4298      	cmp	r0, r3
 8000d4e:	d003      	beq.n	8000d58 <SPI_I2S_DeInit+0x10>
    /* Release SPI1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
  }
  else
  {
    if (SPIx == SPI2)
 8000d50:	4b0d      	ldr	r3, [pc, #52]	@ (8000d88 <SPI_I2S_DeInit+0x40>)
 8000d52:	4298      	cmp	r0, r3
 8000d54:	d00b      	beq.n	8000d6e <SPI_I2S_DeInit+0x26>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
      /* Release SPI2 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
    }
  }
}
 8000d56:	bd10      	pop	{r4, pc}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 8000d58:	2080      	movs	r0, #128	@ 0x80
 8000d5a:	2101      	movs	r1, #1
 8000d5c:	0140      	lsls	r0, r0, #5
 8000d5e:	f7ff ff9b 	bl	8000c98 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 8000d62:	2080      	movs	r0, #128	@ 0x80
 8000d64:	2100      	movs	r1, #0
 8000d66:	0140      	lsls	r0, r0, #5
 8000d68:	f7ff ff96 	bl	8000c98 <RCC_APB2PeriphResetCmd>
 8000d6c:	e7f3      	b.n	8000d56 <SPI_I2S_DeInit+0xe>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 8000d6e:	2080      	movs	r0, #128	@ 0x80
 8000d70:	2101      	movs	r1, #1
 8000d72:	01c0      	lsls	r0, r0, #7
 8000d74:	f7ff ff9c 	bl	8000cb0 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 8000d78:	2080      	movs	r0, #128	@ 0x80
 8000d7a:	2100      	movs	r1, #0
 8000d7c:	01c0      	lsls	r0, r0, #7
 8000d7e:	f7ff ff97 	bl	8000cb0 <RCC_APB1PeriphResetCmd>
}
 8000d82:	e7e8      	b.n	8000d56 <SPI_I2S_DeInit+0xe>
 8000d84:	40013000 	.word	0x40013000
 8000d88:	40003800 	.word	0x40003800

08000d8c <SPI_StructInit>:
  */
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8000d8c:	2300      	movs	r3, #0
  /* Initialize the SPI_Mode member */
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
  /* Initialize the SPI_DataSize member */
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 8000d8e:	22e0      	movs	r2, #224	@ 0xe0
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8000d90:	8003      	strh	r3, [r0, #0]
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 8000d92:	8043      	strh	r3, [r0, #2]
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 8000d94:	00d2      	lsls	r2, r2, #3
  /* Initialize the SPI_CPOL member */
  SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 8000d96:	80c3      	strh	r3, [r0, #6]
  /* Initialize the SPI_CPHA member */
  SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 8000d98:	8103      	strh	r3, [r0, #8]
  /* Initialize the SPI_NSS member */
  SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 8000d9a:	8143      	strh	r3, [r0, #10]
  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 8000d9c:	8183      	strh	r3, [r0, #12]
  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 8000d9e:	81c3      	strh	r3, [r0, #14]
  /* Initialize the SPI_CRCPolynomial member */
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 8000da0:	3307      	adds	r3, #7
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 8000da2:	8082      	strh	r2, [r0, #4]
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 8000da4:	8203      	strh	r3, [r0, #16]
}
 8000da6:	4770      	bx	lr

08000da8 <SPI_Init>:

  /*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 8000da8:	22c1      	movs	r2, #193	@ 0xc1
  tmpreg = SPIx->CR1;
 8000daa:	8803      	ldrh	r3, [r0, #0]
  tmpreg &= CR1_CLEAR_MASK;
 8000dac:	0192      	lsls	r2, r2, #6
{
 8000dae:	b510      	push	{r4, lr}
  tmpreg &= CR1_CLEAR_MASK;
 8000db0:	401a      	ands	r2, r3
  /* Set SSM, SSI bit according to SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_FirstBit |
 8000db2:	89cc      	ldrh	r4, [r1, #14]
 8000db4:	880b      	ldrh	r3, [r1, #0]
 8000db6:	4323      	orrs	r3, r4
 8000db8:	88cc      	ldrh	r4, [r1, #6]
 8000dba:	4323      	orrs	r3, r4
 8000dbc:	890c      	ldrh	r4, [r1, #8]
 8000dbe:	4323      	orrs	r3, r4
 8000dc0:	894c      	ldrh	r4, [r1, #10]
 8000dc2:	4323      	orrs	r3, r4
 8000dc4:	898c      	ldrh	r4, [r1, #12]
 8000dc6:	4323      	orrs	r3, r4
 8000dc8:	4313      	orrs	r3, r2
                      SPI_InitStruct->SPI_CPOL | SPI_InitStruct->SPI_CPHA |
                      SPI_InitStruct->SPI_NSS | SPI_InitStruct->SPI_BaudRatePrescaler);  
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8000dca:	8003      	strh	r3, [r0, #0]
  /*-------------------------Data Size Configuration -----------------------*/
  /* Get the SPIx CR2 value */
  tmpreg = SPIx->CR2;
 8000dcc:	8883      	ldrh	r3, [r0, #4]
  /* Clear DS[3:0] bits */
  tmpreg &=(uint16_t)~SPI_CR2_DS;
 8000dce:	4a09      	ldr	r2, [pc, #36]	@ (8000df4 <SPI_Init+0x4c>)
 8000dd0:	4013      	ands	r3, r2
  /* Configure SPIx: Data Size */
  tmpreg |= (uint16_t)(SPI_InitStruct->SPI_DataSize);
 8000dd2:	888a      	ldrh	r2, [r1, #4]
 8000dd4:	4313      	orrs	r3, r2
  
  /*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
  /* Clear MSTR bit */
  tmpreg &= CR1_CLEAR_MASK2;
 8000dd6:	2204      	movs	r2, #4
  SPIx->CR2 = tmpreg;
 8000dd8:	8083      	strh	r3, [r0, #4]
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8000dda:	8a0b      	ldrh	r3, [r1, #16]
 8000ddc:	8203      	strh	r3, [r0, #16]
  tmpreg = SPIx->CR1;
 8000dde:	8803      	ldrh	r3, [r0, #0]
  tmpreg &= CR1_CLEAR_MASK2;
 8000de0:	4393      	bics	r3, r2
  /* Configure SPIx: master/slave mode */  
  /* Set MSTR bit according to SPI_Mode */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Mode);  
 8000de2:	884a      	ldrh	r2, [r1, #2]
 8000de4:	4313      	orrs	r3, r2
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;  
 8000de6:	8003      	strh	r3, [r0, #0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 8000de8:	8b83      	ldrh	r3, [r0, #28]
 8000dea:	4a03      	ldr	r2, [pc, #12]	@ (8000df8 <SPI_Init+0x50>)
 8000dec:	4013      	ands	r3, r2
 8000dee:	8383      	strh	r3, [r0, #28]
}
 8000df0:	bd10      	pop	{r4, pc}
 8000df2:	46c0      	nop			@ (mov r8, r8)
 8000df4:	fffff0ff 	.word	0xfffff0ff
 8000df8:	fffff7ff 	.word	0xfffff7ff

08000dfc <I2S_StructInit>:
  */
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
{
/*--------------- Reset I2S init structure parameters values -----------------*/
  /* Initialize the I2S_Mode member */
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 8000dfc:	2300      	movs	r3, #0

  /* Initialize the I2S_MCLKOutput member */
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;

  /* Initialize the I2S_AudioFreq member */
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 8000dfe:	2202      	movs	r2, #2
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 8000e00:	6003      	str	r3, [r0, #0]
 8000e02:	6043      	str	r3, [r0, #4]
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 8000e04:	6082      	str	r2, [r0, #8]

  /* Initialize the I2S_CPOL member */
  I2S_InitStruct->I2S_CPOL = I2S_CPOL_Low;
 8000e06:	8183      	strh	r3, [r0, #12]
}
 8000e08:	4770      	bx	lr
 8000e0a:	46c0      	nop			@ (mov r8, r8)

08000e0c <I2S_Init>:
  *         and the product configuration). But in case the prescaler value is greater 
  *         than 511, the default value (0x02) will be configured instead.
  * @retval None
  */
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 8000e0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e0e:	46c6      	mov	lr, r8
 8000e10:	b500      	push	{lr}
  assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  

/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 8000e12:	4a27      	ldr	r2, [pc, #156]	@ (8000eb0 <I2S_Init+0xa4>)
 8000e14:	8b83      	ldrh	r3, [r0, #28]
{
 8000e16:	0006      	movs	r6, r0
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 8000e18:	4013      	ands	r3, r2
 8000e1a:	8383      	strh	r3, [r0, #28]
  SPIx->I2SPR = 0x0002;
 8000e1c:	2302      	movs	r3, #2
 8000e1e:	8403      	strh	r3, [r0, #32]

  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 8000e20:	8b85      	ldrh	r5, [r0, #28]

  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8000e22:	688b      	ldr	r3, [r1, #8]
{
 8000e24:	000c      	movs	r4, r1
 8000e26:	b088      	sub	sp, #32
  tmpreg = SPIx->I2SCFGR;
 8000e28:	b2ad      	uxth	r5, r5
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8000e2a:	2b02      	cmp	r3, #2
 8000e2c:	d039      	beq.n	8000ea2 <I2S_Init+0x96>
  }
  /* If the requested audio frequency is not the default, compute the prescaler */
  else
  {
    /* Check the frame length (For the Prescaler computing) */
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 8000e2e:	8889      	ldrh	r1, [r1, #4]
      /* Packet length is 32 bits */
      packetlength = 2;
    }

    /* I2S Clock source is System clock: Get System Clock frequency */
    RCC_GetClocksFreq(&RCC_Clocks);      
 8000e30:	a801      	add	r0, sp, #4
      packetlength = 1;
 8000e32:	1e4b      	subs	r3, r1, #1
 8000e34:	4199      	sbcs	r1, r3
 8000e36:	1c4b      	adds	r3, r1, #1
 8000e38:	4698      	mov	r8, r3
    RCC_GetClocksFreq(&RCC_Clocks);      
 8000e3a:	f7ff fe5d 	bl	8000af8 <RCC_GetClocksFreq>

    /* Get the source clock value: based on System Clock value */
    sourceclock = RCC_Clocks.SYSCLK_Frequency;    

    /* Compute the Real divider depending on the MCLK output state with a floating point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 8000e3e:	2380      	movs	r3, #128	@ 0x80
 8000e40:	88e7      	ldrh	r7, [r4, #6]
    sourceclock = RCC_Clocks.SYSCLK_Frequency;    
 8000e42:	9801      	ldr	r0, [sp, #4]
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 8000e44:	009b      	lsls	r3, r3, #2
 8000e46:	429f      	cmp	r7, r3
 8000e48:	d029      	beq.n	8000e9e <I2S_Init+0x92>
      tmp = (uint16_t)(((((sourceclock / 256) * 10) / I2S_InitStruct->I2S_AudioFreq)) + 5);
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint16_t)(((((sourceclock / (32 * packetlength)) *10 ) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 8000e4a:	4643      	mov	r3, r8
 8000e4c:	0159      	lsls	r1, r3, #5
 8000e4e:	f000 f923 	bl	8001098 <__udivsi3>
 8000e52:	0083      	lsls	r3, r0, #2
 8000e54:	1818      	adds	r0, r3, r0
 8000e56:	68a1      	ldr	r1, [r4, #8]
 8000e58:	0040      	lsls	r0, r0, #1
 8000e5a:	f000 f91d 	bl	8001098 <__udivsi3>
 8000e5e:	3005      	adds	r0, #5
    }
    
    /* Remove the floating point */
    tmp = tmp / 10;
 8000e60:	210a      	movs	r1, #10
      tmp = (uint16_t)(((((sourceclock / (32 * packetlength)) *10 ) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 8000e62:	b280      	uxth	r0, r0
    tmp = tmp / 10;
 8000e64:	f000 f918 	bl	8001098 <__udivsi3>

    /* Check the parity of the divider */
    i2sodd = (uint16_t)(tmp & (uint16_t)0x0001);
 8000e68:	2301      	movs	r3, #1
 8000e6a:	4003      	ands	r3, r0

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint16_t)((tmp - i2sodd) / 2);
 8000e6c:	1ac0      	subs	r0, r0, r3
 8000e6e:	0840      	lsrs	r0, r0, #1
 8000e70:	b280      	uxth	r0, r0
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint16_t) (i2sodd << 8);
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2) || (i2sdiv > 0xFF))
 8000e72:	1e81      	subs	r1, r0, #2
 8000e74:	2202      	movs	r2, #2
 8000e76:	29fd      	cmp	r1, #253	@ 0xfd
 8000e78:	d916      	bls.n	8000ea8 <I2S_Init+0x9c>
    i2sdiv = 2;
    i2sodd = 0;
  }

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)(i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));
 8000e7a:	4317      	orrs	r7, r2
 8000e7c:	8437      	strh	r7, [r6, #32]

  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)(SPI_I2SCFGR_I2SMOD | (uint16_t)(I2S_InitStruct->I2S_Mode | \
 8000e7e:	8823      	ldrh	r3, [r4, #0]
 8000e80:	8862      	ldrh	r2, [r4, #2]
 8000e82:	4313      	orrs	r3, r2
 8000e84:	431d      	orrs	r5, r3
 8000e86:	88a3      	ldrh	r3, [r4, #4]
 8000e88:	431d      	orrs	r5, r3
 8000e8a:	89a3      	ldrh	r3, [r4, #12]
 8000e8c:	431d      	orrs	r5, r3
 8000e8e:	2380      	movs	r3, #128	@ 0x80
 8000e90:	011b      	lsls	r3, r3, #4
 8000e92:	432b      	orrs	r3, r5
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
                  (uint16_t)I2S_InitStruct->I2S_CPOL))));

  /* Write to SPIx I2SCFGR */
  SPIx->I2SCFGR = tmpreg;
 8000e94:	83b3      	strh	r3, [r6, #28]
}
 8000e96:	b008      	add	sp, #32
 8000e98:	bc80      	pop	{r7}
 8000e9a:	46b8      	mov	r8, r7
 8000e9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      tmp = (uint16_t)(((((sourceclock / 256) * 10) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 8000e9e:	0a00      	lsrs	r0, r0, #8
 8000ea0:	e7d7      	b.n	8000e52 <I2S_Init+0x46>
  SPIx->I2SPR = (uint16_t)(i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));
 8000ea2:	2202      	movs	r2, #2
 8000ea4:	88cf      	ldrh	r7, [r1, #6]
 8000ea6:	e7e8      	b.n	8000e7a <I2S_Init+0x6e>
    i2sodd = (uint16_t) (i2sodd << 8);
 8000ea8:	021a      	lsls	r2, r3, #8
 8000eaa:	4302      	orrs	r2, r0
 8000eac:	e7e5      	b.n	8000e7a <I2S_Init+0x6e>
 8000eae:	46c0      	nop			@ (mov r8, r8)
 8000eb0:	fffff040 	.word	0xfffff040

08000eb4 <SPI_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 8000eb4:	2240      	movs	r2, #64	@ 0x40
 8000eb6:	8803      	ldrh	r3, [r0, #0]
  if (NewState != DISABLE)
 8000eb8:	2900      	cmp	r1, #0
 8000eba:	d002      	beq.n	8000ec2 <SPI_Cmd+0xe>
    SPIx->CR1 |= SPI_CR1_SPE;
 8000ebc:	4313      	orrs	r3, r2
 8000ebe:	8003      	strh	r3, [r0, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
  }
}
 8000ec0:	4770      	bx	lr
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 8000ec2:	4393      	bics	r3, r2
 8000ec4:	8003      	strh	r3, [r0, #0]
}
 8000ec6:	e7fb      	b.n	8000ec0 <SPI_Cmd+0xc>

08000ec8 <SPI_TIModeCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the TI mode for the selected SPI peripheral */
    SPIx->CR2 |= SPI_CR2_FRF;
 8000ec8:	2210      	movs	r2, #16
 8000eca:	8883      	ldrh	r3, [r0, #4]
  if (NewState != DISABLE)
 8000ecc:	2900      	cmp	r1, #0
 8000ece:	d002      	beq.n	8000ed6 <SPI_TIModeCmd+0xe>
    SPIx->CR2 |= SPI_CR2_FRF;
 8000ed0:	4313      	orrs	r3, r2
 8000ed2:	8083      	strh	r3, [r0, #4]
  else
  {
    /* Disable the TI mode for the selected SPI peripheral */
    SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_FRF);
  }
}
 8000ed4:	4770      	bx	lr
    SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_FRF);
 8000ed6:	4393      	bics	r3, r2
 8000ed8:	8083      	strh	r3, [r0, #4]
}
 8000eda:	e7fb      	b.n	8000ed4 <SPI_TIModeCmd+0xc>

08000edc <I2S_Cmd>:
void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_1_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000edc:	2900      	cmp	r1, #0
 8000ede:	d005      	beq.n	8000eec <I2S_Cmd+0x10>
  {
    /* Enable the selected SPI peripheral in I2S mode */
    SPIx->I2SCFGR |= SPI_I2SCFGR_I2SE;
 8000ee0:	2380      	movs	r3, #128	@ 0x80
 8000ee2:	8b82      	ldrh	r2, [r0, #28]
 8000ee4:	00db      	lsls	r3, r3, #3
 8000ee6:	4313      	orrs	r3, r2
 8000ee8:	8383      	strh	r3, [r0, #28]
  else
  {
    /* Disable the selected SPI peripheral in I2S mode */
    SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SE);
  }
}
 8000eea:	4770      	bx	lr
    SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SE);
 8000eec:	8b83      	ldrh	r3, [r0, #28]
 8000eee:	4a02      	ldr	r2, [pc, #8]	@ (8000ef8 <I2S_Cmd+0x1c>)
 8000ef0:	4013      	ands	r3, r2
 8000ef2:	8383      	strh	r3, [r0, #28]
}
 8000ef4:	e7f9      	b.n	8000eea <I2S_Cmd+0xe>
 8000ef6:	46c0      	nop			@ (mov r8, r8)
 8000ef8:	fffffbff 	.word	0xfffffbff

08000efc <SPI_DataSizeConfig>:
  
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DATA_SIZE(SPI_DataSize));
  /* Read the CR2 register */
  tmpreg = SPIx->CR2;
 8000efc:	8883      	ldrh	r3, [r0, #4]
  /* Clear DS[3:0] bits */
  tmpreg &= (uint16_t)~SPI_CR2_DS;
 8000efe:	4a02      	ldr	r2, [pc, #8]	@ (8000f08 <SPI_DataSizeConfig+0xc>)
 8000f00:	4013      	ands	r3, r2
  /* Set new DS[3:0] bits value */
  tmpreg |= SPI_DataSize;
 8000f02:	430b      	orrs	r3, r1
  SPIx->CR2 = tmpreg;
 8000f04:	8083      	strh	r3, [r0, #4]
}
 8000f06:	4770      	bx	lr
 8000f08:	fffff0ff 	.word	0xfffff0ff

08000f0c <SPI_RxFIFOThresholdConfig>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_RX_FIFO_THRESHOLD(SPI_RxFIFOThreshold));

  /* Clear FRXTH bit */
  SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_FRXTH);
 8000f0c:	8883      	ldrh	r3, [r0, #4]
 8000f0e:	4a03      	ldr	r2, [pc, #12]	@ (8000f1c <SPI_RxFIFOThresholdConfig+0x10>)
 8000f10:	4013      	ands	r3, r2
 8000f12:	8083      	strh	r3, [r0, #4]

  /* Set new FRXTH bit value */
  SPIx->CR2 |= SPI_RxFIFOThreshold;
 8000f14:	8883      	ldrh	r3, [r0, #4]
 8000f16:	430b      	orrs	r3, r1
 8000f18:	8083      	strh	r3, [r0, #4]
}
 8000f1a:	4770      	bx	lr
 8000f1c:	ffffefff 	.word	0xffffefff

08000f20 <SPI_BiDirectionalLineConfig>:
void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));
  if (SPI_Direction == SPI_Direction_Tx)
 8000f20:	2380      	movs	r3, #128	@ 0x80
 8000f22:	01db      	lsls	r3, r3, #7
 8000f24:	4299      	cmp	r1, r3
 8000f26:	d004      	beq.n	8000f32 <SPI_BiDirectionalLineConfig+0x12>
    SPIx->CR1 |= SPI_Direction_Tx;
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 8000f28:	8803      	ldrh	r3, [r0, #0]
 8000f2a:	4a04      	ldr	r2, [pc, #16]	@ (8000f3c <SPI_BiDirectionalLineConfig+0x1c>)
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	8003      	strh	r3, [r0, #0]
  }
}
 8000f30:	4770      	bx	lr
    SPIx->CR1 |= SPI_Direction_Tx;
 8000f32:	8803      	ldrh	r3, [r0, #0]
 8000f34:	4319      	orrs	r1, r3
 8000f36:	8001      	strh	r1, [r0, #0]
 8000f38:	e7fa      	b.n	8000f30 <SPI_BiDirectionalLineConfig+0x10>
 8000f3a:	46c0      	nop			@ (mov r8, r8)
 8000f3c:	ffffbfff 	.word	0xffffbfff

08000f40 <SPI_NSSInternalSoftwareConfig>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));

  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 8000f40:	4b06      	ldr	r3, [pc, #24]	@ (8000f5c <SPI_NSSInternalSoftwareConfig+0x1c>)
 8000f42:	4299      	cmp	r1, r3
 8000f44:	d005      	beq.n	8000f52 <SPI_NSSInternalSoftwareConfig+0x12>
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8000f46:	2380      	movs	r3, #128	@ 0x80
 8000f48:	8802      	ldrh	r2, [r0, #0]
 8000f4a:	005b      	lsls	r3, r3, #1
 8000f4c:	4313      	orrs	r3, r2
 8000f4e:	8003      	strh	r3, [r0, #0]
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
  }
}
 8000f50:	4770      	bx	lr
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 8000f52:	8803      	ldrh	r3, [r0, #0]
 8000f54:	4a02      	ldr	r2, [pc, #8]	@ (8000f60 <SPI_NSSInternalSoftwareConfig+0x20>)
 8000f56:	4013      	ands	r3, r2
 8000f58:	8003      	strh	r3, [r0, #0]
}
 8000f5a:	e7f9      	b.n	8000f50 <SPI_NSSInternalSoftwareConfig+0x10>
 8000f5c:	0000feff 	.word	0x0000feff
 8000f60:	fffffeff 	.word	0xfffffeff

08000f64 <SPI_SSOutputCmd>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= SPI_CR2_SSOE;
 8000f64:	2204      	movs	r2, #4
 8000f66:	8883      	ldrh	r3, [r0, #4]
  if (NewState != DISABLE)
 8000f68:	2900      	cmp	r1, #0
 8000f6a:	d002      	beq.n	8000f72 <SPI_SSOutputCmd+0xe>
    SPIx->CR2 |= SPI_CR2_SSOE;
 8000f6c:	4313      	orrs	r3, r2
 8000f6e:	8083      	strh	r3, [r0, #4]
  else
  {
    /* Disable the selected SPI SS output */
    SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_SSOE);
  }
}
 8000f70:	4770      	bx	lr
    SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_SSOE);
 8000f72:	4393      	bics	r3, r2
 8000f74:	8083      	strh	r3, [r0, #4]
}
 8000f76:	e7fb      	b.n	8000f70 <SPI_SSOutputCmd+0xc>

08000f78 <SPI_NSSPulseModeCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the NSS pulse management mode */
    SPIx->CR2 |= SPI_CR2_NSSP;
 8000f78:	2208      	movs	r2, #8
 8000f7a:	8883      	ldrh	r3, [r0, #4]
  if (NewState != DISABLE)
 8000f7c:	2900      	cmp	r1, #0
 8000f7e:	d002      	beq.n	8000f86 <SPI_NSSPulseModeCmd+0xe>
    SPIx->CR2 |= SPI_CR2_NSSP;
 8000f80:	4313      	orrs	r3, r2
 8000f82:	8083      	strh	r3, [r0, #4]
  else
  {
    /* Disable the NSS pulse management mode */
    SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_NSSP);    
  }
}
 8000f84:	4770      	bx	lr
    SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_NSSP);    
 8000f86:	4393      	bics	r3, r2
 8000f88:	8083      	strh	r3, [r0, #4]
}
 8000f8a:	e7fb      	b.n	8000f84 <SPI_NSSPulseModeCmd+0xc>

08000f8c <SPI_SendData8>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  spixbase = (uint32_t)SPIx; 
  spixbase += 0x0C;
  
  *(__IO uint8_t *) spixbase = Data;
 8000f8c:	7301      	strb	r1, [r0, #12]
}
 8000f8e:	4770      	bx	lr

08000f90 <SPI_I2S_SendData16>:
void SPI_I2S_SendData16(SPI_TypeDef* SPIx, uint16_t Data)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  SPIx->DR = (uint16_t)Data;
 8000f90:	8181      	strh	r1, [r0, #12]
}
 8000f92:	4770      	bx	lr

08000f94 <SPI_ReceiveData8>:
  uint32_t spixbase = 0x00;
  
  spixbase = (uint32_t)SPIx; 
  spixbase += 0x0C;
  
  return *(__IO uint8_t *) spixbase;
 8000f94:	7b00      	ldrb	r0, [r0, #12]
 8000f96:	b2c0      	uxtb	r0, r0
}
 8000f98:	4770      	bx	lr
 8000f9a:	46c0      	nop			@ (mov r8, r8)

08000f9c <SPI_I2S_ReceiveData16>:
  *         the SPI peripheral.  
  * @retval The value of the received data.
  */
uint16_t SPI_I2S_ReceiveData16(SPI_TypeDef* SPIx)
{
  return SPIx->DR;
 8000f9c:	8980      	ldrh	r0, [r0, #12]
 8000f9e:	b280      	uxth	r0, r0
}
 8000fa0:	4770      	bx	lr
 8000fa2:	46c0      	nop			@ (mov r8, r8)

08000fa4 <SPI_CRCLengthConfig>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_CRC_LENGTH(SPI_CRCLength));

  /* Clear CRCL bit */
  SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_CRCL);
 8000fa4:	8803      	ldrh	r3, [r0, #0]
 8000fa6:	4a03      	ldr	r2, [pc, #12]	@ (8000fb4 <SPI_CRCLengthConfig+0x10>)
 8000fa8:	4013      	ands	r3, r2
 8000faa:	8003      	strh	r3, [r0, #0]

  /* Set new CRCL bit value */
  SPIx->CR1 |= SPI_CRCLength;
 8000fac:	8803      	ldrh	r3, [r0, #0]
 8000fae:	430b      	orrs	r3, r1
 8000fb0:	8003      	strh	r3, [r0, #0]
}
 8000fb2:	4770      	bx	lr
 8000fb4:	fffff7ff 	.word	0xfffff7ff

08000fb8 <SPI_CalculateCRC>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000fb8:	2900      	cmp	r1, #0
 8000fba:	d005      	beq.n	8000fc8 <SPI_CalculateCRC+0x10>
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= SPI_CR1_CRCEN;
 8000fbc:	2380      	movs	r3, #128	@ 0x80
 8000fbe:	8802      	ldrh	r2, [r0, #0]
 8000fc0:	019b      	lsls	r3, r3, #6
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	8003      	strh	r3, [r0, #0]
  else
  {
    /* Disable the selected SPI CRC calculation */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_CRCEN);
  }
}
 8000fc6:	4770      	bx	lr
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_CRCEN);
 8000fc8:	8803      	ldrh	r3, [r0, #0]
 8000fca:	4a02      	ldr	r2, [pc, #8]	@ (8000fd4 <SPI_CalculateCRC+0x1c>)
 8000fcc:	4013      	ands	r3, r2
 8000fce:	8003      	strh	r3, [r0, #0]
}
 8000fd0:	e7f9      	b.n	8000fc6 <SPI_CalculateCRC+0xe>
 8000fd2:	46c0      	nop			@ (mov r8, r8)
 8000fd4:	ffffdfff 	.word	0xffffdfff

08000fd8 <SPI_TransmitCRC>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  /* Enable the selected SPI CRC transmission */
  SPIx->CR1 |= SPI_CR1_CRCNEXT;
 8000fd8:	2380      	movs	r3, #128	@ 0x80
 8000fda:	8802      	ldrh	r2, [r0, #0]
 8000fdc:	015b      	lsls	r3, r3, #5
 8000fde:	4313      	orrs	r3, r2
 8000fe0:	8003      	strh	r3, [r0, #0]
}
 8000fe2:	4770      	bx	lr

08000fe4 <SPI_GetCRC>:
  uint16_t crcreg = 0;
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_CRC(SPI_CRC));

  if (SPI_CRC != SPI_CRC_Rx)
 8000fe4:	2901      	cmp	r1, #1
 8000fe6:	d002      	beq.n	8000fee <SPI_GetCRC+0xa>
  {
    /* Get the Tx CRC register */
    crcreg = SPIx->TXCRCR;
 8000fe8:	8b00      	ldrh	r0, [r0, #24]
 8000fea:	b280      	uxth	r0, r0
    /* Get the Rx CRC register */
    crcreg = SPIx->RXCRCR;
  }
  /* Return the selected CRC register */
  return crcreg;
}
 8000fec:	4770      	bx	lr
    crcreg = SPIx->RXCRCR;
 8000fee:	8a80      	ldrh	r0, [r0, #20]
 8000ff0:	b280      	uxth	r0, r0
 8000ff2:	e7fb      	b.n	8000fec <SPI_GetCRC+0x8>

08000ff4 <SPI_GetCRCPolynomial>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  /* Return the CRC polynomial register */
  return SPIx->CRCPR;
 8000ff4:	8a00      	ldrh	r0, [r0, #16]
 8000ff6:	b280      	uxth	r0, r0
}
 8000ff8:	4770      	bx	lr
 8000ffa:	46c0      	nop			@ (mov r8, r8)

08000ffc <SPI_I2S_DMACmd>:
  assert_param(IS_SPI_I2S_DMA_REQ(SPI_I2S_DMAReq));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 8000ffc:	8883      	ldrh	r3, [r0, #4]
  if (NewState != DISABLE)
 8000ffe:	2a00      	cmp	r2, #0
 8001000:	d002      	beq.n	8001008 <SPI_I2S_DMACmd+0xc>
    SPIx->CR2 |= SPI_I2S_DMAReq;
 8001002:	430b      	orrs	r3, r1
 8001004:	8083      	strh	r3, [r0, #4]
  else
  {
    /* Disable the selected SPI DMA requests */
    SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
  }
}
 8001006:	4770      	bx	lr
    SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
 8001008:	438b      	bics	r3, r1
 800100a:	8083      	strh	r3, [r0, #4]
}
 800100c:	e7fb      	b.n	8001006 <SPI_I2S_DMACmd+0xa>
 800100e:	46c0      	nop			@ (mov r8, r8)

08001010 <SPI_LastDMATransferCmd>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_LAST_DMA_TRANSFER(SPI_LastDMATransfer));

  /* Clear LDMA_TX and LDMA_RX bits */
  SPIx->CR2 &= CR2_LDMA_MASK;
 8001010:	8883      	ldrh	r3, [r0, #4]
 8001012:	4a03      	ldr	r2, [pc, #12]	@ (8001020 <SPI_LastDMATransferCmd+0x10>)
 8001014:	4013      	ands	r3, r2
 8001016:	8083      	strh	r3, [r0, #4]

  /* Set new LDMA_TX and LDMA_RX bits value */
  SPIx->CR2 |= SPI_LastDMATransfer; 
 8001018:	8883      	ldrh	r3, [r0, #4]
 800101a:	430b      	orrs	r3, r1
 800101c:	8083      	strh	r3, [r0, #4]
}
 800101e:	4770      	bx	lr
 8001020:	ffff9fff 	.word	0xffff9fff

08001024 <SPI_I2S_ITConfig>:

  /* Get the SPI IT index */
  itpos = SPI_I2S_IT >> 4;

  /* Set the IT mask */
  itmask = (uint16_t)1 << (uint16_t)itpos;
 8001024:	2301      	movs	r3, #1
 8001026:	0909      	lsrs	r1, r1, #4
 8001028:	408b      	lsls	r3, r1
 800102a:	b29b      	uxth	r3, r3

  if (NewState != DISABLE)
 800102c:	2a00      	cmp	r2, #0
 800102e:	d003      	beq.n	8001038 <SPI_I2S_ITConfig+0x14>
  {
    /* Enable the selected SPI interrupt */
    SPIx->CR2 |= itmask;
 8001030:	8882      	ldrh	r2, [r0, #4]
 8001032:	4313      	orrs	r3, r2
 8001034:	8083      	strh	r3, [r0, #4]
  else
  {
    /* Disable the selected SPI interrupt */
    SPIx->CR2 &= (uint16_t)~itmask;
  }
}
 8001036:	4770      	bx	lr
    SPIx->CR2 &= (uint16_t)~itmask;
 8001038:	8882      	ldrh	r2, [r0, #4]
 800103a:	439a      	bics	r2, r3
 800103c:	8082      	strh	r2, [r0, #4]
}
 800103e:	e7fa      	b.n	8001036 <SPI_I2S_ITConfig+0x12>

08001040 <SPI_GetTransmissionFIFOStatus>:
  *          - SPI_TransmissionFIFOStatus_Full: when FIFO is full.
  */
uint16_t SPI_GetTransmissionFIFOStatus(SPI_TypeDef* SPIx)
{
  /* Get the SPIx Transmission FIFO level bits */
  return (uint16_t)((SPIx->SR & SPI_SR_FTLVL));
 8001040:	23c0      	movs	r3, #192	@ 0xc0
 8001042:	8900      	ldrh	r0, [r0, #8]
 8001044:	015b      	lsls	r3, r3, #5
 8001046:	4018      	ands	r0, r3
}
 8001048:	4770      	bx	lr
 800104a:	46c0      	nop			@ (mov r8, r8)

0800104c <SPI_GetReceptionFIFOStatus>:
  *          - SPI_ReceptionFIFOStatus_Full: when FIFO is full.
  */
uint16_t SPI_GetReceptionFIFOStatus(SPI_TypeDef* SPIx)
{
  /* Get the SPIx Reception FIFO level bits */
  return (uint16_t)((SPIx->SR & SPI_SR_FRLVL));
 800104c:	23c0      	movs	r3, #192	@ 0xc0
 800104e:	8900      	ldrh	r0, [r0, #8]
 8001050:	00db      	lsls	r3, r3, #3
 8001052:	4018      	ands	r0, r3
}
 8001054:	4770      	bx	lr
 8001056:	46c0      	nop			@ (mov r8, r8)

08001058 <SPI_I2S_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));

  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8001058:	8903      	ldrh	r3, [r0, #8]
 800105a:	4019      	ands	r1, r3
 800105c:	0008      	movs	r0, r1
 800105e:	1e43      	subs	r3, r0, #1
 8001060:	4198      	sbcs	r0, r3
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8001062:	b2c0      	uxtb	r0, r0
}
 8001064:	4770      	bx	lr
 8001066:	46c0      	nop			@ (mov r8, r8)

08001068 <SPI_I2S_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_CLEAR_FLAG(SPI_I2S_FLAG));

  /* Clear the selected SPI CRC Error (CRCERR) flag */
  SPIx->SR = (uint16_t)~SPI_I2S_FLAG;
 8001068:	43c9      	mvns	r1, r1
 800106a:	b289      	uxth	r1, r1
 800106c:	8101      	strh	r1, [r0, #8]
}
 800106e:	4770      	bx	lr

08001070 <SPI_I2S_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_IT(SPI_I2S_IT));

  /* Get the SPI_I2S_IT index */
  itpos = 0x01 << (SPI_I2S_IT & 0x0F);
 8001070:	2301      	movs	r3, #1
{
 8001072:	b530      	push	{r4, r5, lr}
  itpos = 0x01 << (SPI_I2S_IT & 0x0F);
 8001074:	220f      	movs	r2, #15

  /* Set the IT mask */
  itmask = 0x01 << itmask;

  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 8001076:	8884      	ldrh	r4, [r0, #4]

  /* Check the status of the specified SPI interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 8001078:	8905      	ldrh	r5, [r0, #8]
  itpos = 0x01 << (SPI_I2S_IT & 0x0F);
 800107a:	0018      	movs	r0, r3
 800107c:	400a      	ands	r2, r1
 800107e:	4090      	lsls	r0, r2
 8001080:	0002      	movs	r2, r0
  enablestatus = (SPIx->CR2 & itmask) ;
 8001082:	b2a4      	uxth	r4, r4
    bitstatus = SET;
  }
  else
  {
    /* SPI_I2S_IT is reset */
    bitstatus = RESET;
 8001084:	2000      	movs	r0, #0
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 8001086:	422a      	tst	r2, r5
 8001088:	d005      	beq.n	8001096 <SPI_I2S_GetITStatus+0x26>
  itmask = 0x01 << itmask;
 800108a:	0909      	lsrs	r1, r1, #4
 800108c:	408b      	lsls	r3, r1
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 800108e:	4023      	ands	r3, r4
 8001090:	1e5a      	subs	r2, r3, #1
 8001092:	4193      	sbcs	r3, r2
 8001094:	b2d8      	uxtb	r0, r3
  }
  /* Return the SPI_I2S_IT status */
  return bitstatus;
}
 8001096:	bd30      	pop	{r4, r5, pc}

08001098 <__udivsi3>:
 8001098:	2200      	movs	r2, #0
 800109a:	0843      	lsrs	r3, r0, #1
 800109c:	428b      	cmp	r3, r1
 800109e:	d374      	bcc.n	800118a <__udivsi3+0xf2>
 80010a0:	0903      	lsrs	r3, r0, #4
 80010a2:	428b      	cmp	r3, r1
 80010a4:	d35f      	bcc.n	8001166 <__udivsi3+0xce>
 80010a6:	0a03      	lsrs	r3, r0, #8
 80010a8:	428b      	cmp	r3, r1
 80010aa:	d344      	bcc.n	8001136 <__udivsi3+0x9e>
 80010ac:	0b03      	lsrs	r3, r0, #12
 80010ae:	428b      	cmp	r3, r1
 80010b0:	d328      	bcc.n	8001104 <__udivsi3+0x6c>
 80010b2:	0c03      	lsrs	r3, r0, #16
 80010b4:	428b      	cmp	r3, r1
 80010b6:	d30d      	bcc.n	80010d4 <__udivsi3+0x3c>
 80010b8:	22ff      	movs	r2, #255	@ 0xff
 80010ba:	0209      	lsls	r1, r1, #8
 80010bc:	ba12      	rev	r2, r2
 80010be:	0c03      	lsrs	r3, r0, #16
 80010c0:	428b      	cmp	r3, r1
 80010c2:	d302      	bcc.n	80010ca <__udivsi3+0x32>
 80010c4:	1212      	asrs	r2, r2, #8
 80010c6:	0209      	lsls	r1, r1, #8
 80010c8:	d065      	beq.n	8001196 <__udivsi3+0xfe>
 80010ca:	0b03      	lsrs	r3, r0, #12
 80010cc:	428b      	cmp	r3, r1
 80010ce:	d319      	bcc.n	8001104 <__udivsi3+0x6c>
 80010d0:	e000      	b.n	80010d4 <__udivsi3+0x3c>
 80010d2:	0a09      	lsrs	r1, r1, #8
 80010d4:	0bc3      	lsrs	r3, r0, #15
 80010d6:	428b      	cmp	r3, r1
 80010d8:	d301      	bcc.n	80010de <__udivsi3+0x46>
 80010da:	03cb      	lsls	r3, r1, #15
 80010dc:	1ac0      	subs	r0, r0, r3
 80010de:	4152      	adcs	r2, r2
 80010e0:	0b83      	lsrs	r3, r0, #14
 80010e2:	428b      	cmp	r3, r1
 80010e4:	d301      	bcc.n	80010ea <__udivsi3+0x52>
 80010e6:	038b      	lsls	r3, r1, #14
 80010e8:	1ac0      	subs	r0, r0, r3
 80010ea:	4152      	adcs	r2, r2
 80010ec:	0b43      	lsrs	r3, r0, #13
 80010ee:	428b      	cmp	r3, r1
 80010f0:	d301      	bcc.n	80010f6 <__udivsi3+0x5e>
 80010f2:	034b      	lsls	r3, r1, #13
 80010f4:	1ac0      	subs	r0, r0, r3
 80010f6:	4152      	adcs	r2, r2
 80010f8:	0b03      	lsrs	r3, r0, #12
 80010fa:	428b      	cmp	r3, r1
 80010fc:	d301      	bcc.n	8001102 <__udivsi3+0x6a>
 80010fe:	030b      	lsls	r3, r1, #12
 8001100:	1ac0      	subs	r0, r0, r3
 8001102:	4152      	adcs	r2, r2
 8001104:	0ac3      	lsrs	r3, r0, #11
 8001106:	428b      	cmp	r3, r1
 8001108:	d301      	bcc.n	800110e <__udivsi3+0x76>
 800110a:	02cb      	lsls	r3, r1, #11
 800110c:	1ac0      	subs	r0, r0, r3
 800110e:	4152      	adcs	r2, r2
 8001110:	0a83      	lsrs	r3, r0, #10
 8001112:	428b      	cmp	r3, r1
 8001114:	d301      	bcc.n	800111a <__udivsi3+0x82>
 8001116:	028b      	lsls	r3, r1, #10
 8001118:	1ac0      	subs	r0, r0, r3
 800111a:	4152      	adcs	r2, r2
 800111c:	0a43      	lsrs	r3, r0, #9
 800111e:	428b      	cmp	r3, r1
 8001120:	d301      	bcc.n	8001126 <__udivsi3+0x8e>
 8001122:	024b      	lsls	r3, r1, #9
 8001124:	1ac0      	subs	r0, r0, r3
 8001126:	4152      	adcs	r2, r2
 8001128:	0a03      	lsrs	r3, r0, #8
 800112a:	428b      	cmp	r3, r1
 800112c:	d301      	bcc.n	8001132 <__udivsi3+0x9a>
 800112e:	020b      	lsls	r3, r1, #8
 8001130:	1ac0      	subs	r0, r0, r3
 8001132:	4152      	adcs	r2, r2
 8001134:	d2cd      	bcs.n	80010d2 <__udivsi3+0x3a>
 8001136:	09c3      	lsrs	r3, r0, #7
 8001138:	428b      	cmp	r3, r1
 800113a:	d301      	bcc.n	8001140 <__udivsi3+0xa8>
 800113c:	01cb      	lsls	r3, r1, #7
 800113e:	1ac0      	subs	r0, r0, r3
 8001140:	4152      	adcs	r2, r2
 8001142:	0983      	lsrs	r3, r0, #6
 8001144:	428b      	cmp	r3, r1
 8001146:	d301      	bcc.n	800114c <__udivsi3+0xb4>
 8001148:	018b      	lsls	r3, r1, #6
 800114a:	1ac0      	subs	r0, r0, r3
 800114c:	4152      	adcs	r2, r2
 800114e:	0943      	lsrs	r3, r0, #5
 8001150:	428b      	cmp	r3, r1
 8001152:	d301      	bcc.n	8001158 <__udivsi3+0xc0>
 8001154:	014b      	lsls	r3, r1, #5
 8001156:	1ac0      	subs	r0, r0, r3
 8001158:	4152      	adcs	r2, r2
 800115a:	0903      	lsrs	r3, r0, #4
 800115c:	428b      	cmp	r3, r1
 800115e:	d301      	bcc.n	8001164 <__udivsi3+0xcc>
 8001160:	010b      	lsls	r3, r1, #4
 8001162:	1ac0      	subs	r0, r0, r3
 8001164:	4152      	adcs	r2, r2
 8001166:	08c3      	lsrs	r3, r0, #3
 8001168:	428b      	cmp	r3, r1
 800116a:	d301      	bcc.n	8001170 <__udivsi3+0xd8>
 800116c:	00cb      	lsls	r3, r1, #3
 800116e:	1ac0      	subs	r0, r0, r3
 8001170:	4152      	adcs	r2, r2
 8001172:	0883      	lsrs	r3, r0, #2
 8001174:	428b      	cmp	r3, r1
 8001176:	d301      	bcc.n	800117c <__udivsi3+0xe4>
 8001178:	008b      	lsls	r3, r1, #2
 800117a:	1ac0      	subs	r0, r0, r3
 800117c:	4152      	adcs	r2, r2
 800117e:	0843      	lsrs	r3, r0, #1
 8001180:	428b      	cmp	r3, r1
 8001182:	d301      	bcc.n	8001188 <__udivsi3+0xf0>
 8001184:	004b      	lsls	r3, r1, #1
 8001186:	1ac0      	subs	r0, r0, r3
 8001188:	4152      	adcs	r2, r2
 800118a:	1a41      	subs	r1, r0, r1
 800118c:	d200      	bcs.n	8001190 <__udivsi3+0xf8>
 800118e:	4601      	mov	r1, r0
 8001190:	4152      	adcs	r2, r2
 8001192:	4610      	mov	r0, r2
 8001194:	4770      	bx	lr
 8001196:	e7ff      	b.n	8001198 <__udivsi3+0x100>
 8001198:	b501      	push	{r0, lr}
 800119a:	2000      	movs	r0, #0
 800119c:	f000 f8f0 	bl	8001380 <__aeabi_idiv0>
 80011a0:	bd02      	pop	{r1, pc}
 80011a2:	46c0      	nop			@ (mov r8, r8)

080011a4 <__aeabi_uidivmod>:
 80011a4:	2900      	cmp	r1, #0
 80011a6:	d0f7      	beq.n	8001198 <__udivsi3+0x100>
 80011a8:	e776      	b.n	8001098 <__udivsi3>
 80011aa:	4770      	bx	lr

080011ac <__divsi3>:
 80011ac:	4603      	mov	r3, r0
 80011ae:	430b      	orrs	r3, r1
 80011b0:	d47f      	bmi.n	80012b2 <__divsi3+0x106>
 80011b2:	2200      	movs	r2, #0
 80011b4:	0843      	lsrs	r3, r0, #1
 80011b6:	428b      	cmp	r3, r1
 80011b8:	d374      	bcc.n	80012a4 <__divsi3+0xf8>
 80011ba:	0903      	lsrs	r3, r0, #4
 80011bc:	428b      	cmp	r3, r1
 80011be:	d35f      	bcc.n	8001280 <__divsi3+0xd4>
 80011c0:	0a03      	lsrs	r3, r0, #8
 80011c2:	428b      	cmp	r3, r1
 80011c4:	d344      	bcc.n	8001250 <__divsi3+0xa4>
 80011c6:	0b03      	lsrs	r3, r0, #12
 80011c8:	428b      	cmp	r3, r1
 80011ca:	d328      	bcc.n	800121e <__divsi3+0x72>
 80011cc:	0c03      	lsrs	r3, r0, #16
 80011ce:	428b      	cmp	r3, r1
 80011d0:	d30d      	bcc.n	80011ee <__divsi3+0x42>
 80011d2:	22ff      	movs	r2, #255	@ 0xff
 80011d4:	0209      	lsls	r1, r1, #8
 80011d6:	ba12      	rev	r2, r2
 80011d8:	0c03      	lsrs	r3, r0, #16
 80011da:	428b      	cmp	r3, r1
 80011dc:	d302      	bcc.n	80011e4 <__divsi3+0x38>
 80011de:	1212      	asrs	r2, r2, #8
 80011e0:	0209      	lsls	r1, r1, #8
 80011e2:	d065      	beq.n	80012b0 <__divsi3+0x104>
 80011e4:	0b03      	lsrs	r3, r0, #12
 80011e6:	428b      	cmp	r3, r1
 80011e8:	d319      	bcc.n	800121e <__divsi3+0x72>
 80011ea:	e000      	b.n	80011ee <__divsi3+0x42>
 80011ec:	0a09      	lsrs	r1, r1, #8
 80011ee:	0bc3      	lsrs	r3, r0, #15
 80011f0:	428b      	cmp	r3, r1
 80011f2:	d301      	bcc.n	80011f8 <__divsi3+0x4c>
 80011f4:	03cb      	lsls	r3, r1, #15
 80011f6:	1ac0      	subs	r0, r0, r3
 80011f8:	4152      	adcs	r2, r2
 80011fa:	0b83      	lsrs	r3, r0, #14
 80011fc:	428b      	cmp	r3, r1
 80011fe:	d301      	bcc.n	8001204 <__divsi3+0x58>
 8001200:	038b      	lsls	r3, r1, #14
 8001202:	1ac0      	subs	r0, r0, r3
 8001204:	4152      	adcs	r2, r2
 8001206:	0b43      	lsrs	r3, r0, #13
 8001208:	428b      	cmp	r3, r1
 800120a:	d301      	bcc.n	8001210 <__divsi3+0x64>
 800120c:	034b      	lsls	r3, r1, #13
 800120e:	1ac0      	subs	r0, r0, r3
 8001210:	4152      	adcs	r2, r2
 8001212:	0b03      	lsrs	r3, r0, #12
 8001214:	428b      	cmp	r3, r1
 8001216:	d301      	bcc.n	800121c <__divsi3+0x70>
 8001218:	030b      	lsls	r3, r1, #12
 800121a:	1ac0      	subs	r0, r0, r3
 800121c:	4152      	adcs	r2, r2
 800121e:	0ac3      	lsrs	r3, r0, #11
 8001220:	428b      	cmp	r3, r1
 8001222:	d301      	bcc.n	8001228 <__divsi3+0x7c>
 8001224:	02cb      	lsls	r3, r1, #11
 8001226:	1ac0      	subs	r0, r0, r3
 8001228:	4152      	adcs	r2, r2
 800122a:	0a83      	lsrs	r3, r0, #10
 800122c:	428b      	cmp	r3, r1
 800122e:	d301      	bcc.n	8001234 <__divsi3+0x88>
 8001230:	028b      	lsls	r3, r1, #10
 8001232:	1ac0      	subs	r0, r0, r3
 8001234:	4152      	adcs	r2, r2
 8001236:	0a43      	lsrs	r3, r0, #9
 8001238:	428b      	cmp	r3, r1
 800123a:	d301      	bcc.n	8001240 <__divsi3+0x94>
 800123c:	024b      	lsls	r3, r1, #9
 800123e:	1ac0      	subs	r0, r0, r3
 8001240:	4152      	adcs	r2, r2
 8001242:	0a03      	lsrs	r3, r0, #8
 8001244:	428b      	cmp	r3, r1
 8001246:	d301      	bcc.n	800124c <__divsi3+0xa0>
 8001248:	020b      	lsls	r3, r1, #8
 800124a:	1ac0      	subs	r0, r0, r3
 800124c:	4152      	adcs	r2, r2
 800124e:	d2cd      	bcs.n	80011ec <__divsi3+0x40>
 8001250:	09c3      	lsrs	r3, r0, #7
 8001252:	428b      	cmp	r3, r1
 8001254:	d301      	bcc.n	800125a <__divsi3+0xae>
 8001256:	01cb      	lsls	r3, r1, #7
 8001258:	1ac0      	subs	r0, r0, r3
 800125a:	4152      	adcs	r2, r2
 800125c:	0983      	lsrs	r3, r0, #6
 800125e:	428b      	cmp	r3, r1
 8001260:	d301      	bcc.n	8001266 <__divsi3+0xba>
 8001262:	018b      	lsls	r3, r1, #6
 8001264:	1ac0      	subs	r0, r0, r3
 8001266:	4152      	adcs	r2, r2
 8001268:	0943      	lsrs	r3, r0, #5
 800126a:	428b      	cmp	r3, r1
 800126c:	d301      	bcc.n	8001272 <__divsi3+0xc6>
 800126e:	014b      	lsls	r3, r1, #5
 8001270:	1ac0      	subs	r0, r0, r3
 8001272:	4152      	adcs	r2, r2
 8001274:	0903      	lsrs	r3, r0, #4
 8001276:	428b      	cmp	r3, r1
 8001278:	d301      	bcc.n	800127e <__divsi3+0xd2>
 800127a:	010b      	lsls	r3, r1, #4
 800127c:	1ac0      	subs	r0, r0, r3
 800127e:	4152      	adcs	r2, r2
 8001280:	08c3      	lsrs	r3, r0, #3
 8001282:	428b      	cmp	r3, r1
 8001284:	d301      	bcc.n	800128a <__divsi3+0xde>
 8001286:	00cb      	lsls	r3, r1, #3
 8001288:	1ac0      	subs	r0, r0, r3
 800128a:	4152      	adcs	r2, r2
 800128c:	0883      	lsrs	r3, r0, #2
 800128e:	428b      	cmp	r3, r1
 8001290:	d301      	bcc.n	8001296 <__divsi3+0xea>
 8001292:	008b      	lsls	r3, r1, #2
 8001294:	1ac0      	subs	r0, r0, r3
 8001296:	4152      	adcs	r2, r2
 8001298:	0843      	lsrs	r3, r0, #1
 800129a:	428b      	cmp	r3, r1
 800129c:	d301      	bcc.n	80012a2 <__divsi3+0xf6>
 800129e:	004b      	lsls	r3, r1, #1
 80012a0:	1ac0      	subs	r0, r0, r3
 80012a2:	4152      	adcs	r2, r2
 80012a4:	1a41      	subs	r1, r0, r1
 80012a6:	d200      	bcs.n	80012aa <__divsi3+0xfe>
 80012a8:	4601      	mov	r1, r0
 80012aa:	4152      	adcs	r2, r2
 80012ac:	4610      	mov	r0, r2
 80012ae:	4770      	bx	lr
 80012b0:	e05d      	b.n	800136e <__divsi3+0x1c2>
 80012b2:	0fca      	lsrs	r2, r1, #31
 80012b4:	d000      	beq.n	80012b8 <__divsi3+0x10c>
 80012b6:	4249      	negs	r1, r1
 80012b8:	1003      	asrs	r3, r0, #32
 80012ba:	d300      	bcc.n	80012be <__divsi3+0x112>
 80012bc:	4240      	negs	r0, r0
 80012be:	4053      	eors	r3, r2
 80012c0:	2200      	movs	r2, #0
 80012c2:	469c      	mov	ip, r3
 80012c4:	0903      	lsrs	r3, r0, #4
 80012c6:	428b      	cmp	r3, r1
 80012c8:	d32d      	bcc.n	8001326 <__divsi3+0x17a>
 80012ca:	0a03      	lsrs	r3, r0, #8
 80012cc:	428b      	cmp	r3, r1
 80012ce:	d312      	bcc.n	80012f6 <__divsi3+0x14a>
 80012d0:	22fc      	movs	r2, #252	@ 0xfc
 80012d2:	0189      	lsls	r1, r1, #6
 80012d4:	ba12      	rev	r2, r2
 80012d6:	0a03      	lsrs	r3, r0, #8
 80012d8:	428b      	cmp	r3, r1
 80012da:	d30c      	bcc.n	80012f6 <__divsi3+0x14a>
 80012dc:	0189      	lsls	r1, r1, #6
 80012de:	1192      	asrs	r2, r2, #6
 80012e0:	428b      	cmp	r3, r1
 80012e2:	d308      	bcc.n	80012f6 <__divsi3+0x14a>
 80012e4:	0189      	lsls	r1, r1, #6
 80012e6:	1192      	asrs	r2, r2, #6
 80012e8:	428b      	cmp	r3, r1
 80012ea:	d304      	bcc.n	80012f6 <__divsi3+0x14a>
 80012ec:	0189      	lsls	r1, r1, #6
 80012ee:	d03a      	beq.n	8001366 <__divsi3+0x1ba>
 80012f0:	1192      	asrs	r2, r2, #6
 80012f2:	e000      	b.n	80012f6 <__divsi3+0x14a>
 80012f4:	0989      	lsrs	r1, r1, #6
 80012f6:	09c3      	lsrs	r3, r0, #7
 80012f8:	428b      	cmp	r3, r1
 80012fa:	d301      	bcc.n	8001300 <__divsi3+0x154>
 80012fc:	01cb      	lsls	r3, r1, #7
 80012fe:	1ac0      	subs	r0, r0, r3
 8001300:	4152      	adcs	r2, r2
 8001302:	0983      	lsrs	r3, r0, #6
 8001304:	428b      	cmp	r3, r1
 8001306:	d301      	bcc.n	800130c <__divsi3+0x160>
 8001308:	018b      	lsls	r3, r1, #6
 800130a:	1ac0      	subs	r0, r0, r3
 800130c:	4152      	adcs	r2, r2
 800130e:	0943      	lsrs	r3, r0, #5
 8001310:	428b      	cmp	r3, r1
 8001312:	d301      	bcc.n	8001318 <__divsi3+0x16c>
 8001314:	014b      	lsls	r3, r1, #5
 8001316:	1ac0      	subs	r0, r0, r3
 8001318:	4152      	adcs	r2, r2
 800131a:	0903      	lsrs	r3, r0, #4
 800131c:	428b      	cmp	r3, r1
 800131e:	d301      	bcc.n	8001324 <__divsi3+0x178>
 8001320:	010b      	lsls	r3, r1, #4
 8001322:	1ac0      	subs	r0, r0, r3
 8001324:	4152      	adcs	r2, r2
 8001326:	08c3      	lsrs	r3, r0, #3
 8001328:	428b      	cmp	r3, r1
 800132a:	d301      	bcc.n	8001330 <__divsi3+0x184>
 800132c:	00cb      	lsls	r3, r1, #3
 800132e:	1ac0      	subs	r0, r0, r3
 8001330:	4152      	adcs	r2, r2
 8001332:	0883      	lsrs	r3, r0, #2
 8001334:	428b      	cmp	r3, r1
 8001336:	d301      	bcc.n	800133c <__divsi3+0x190>
 8001338:	008b      	lsls	r3, r1, #2
 800133a:	1ac0      	subs	r0, r0, r3
 800133c:	4152      	adcs	r2, r2
 800133e:	d2d9      	bcs.n	80012f4 <__divsi3+0x148>
 8001340:	0843      	lsrs	r3, r0, #1
 8001342:	428b      	cmp	r3, r1
 8001344:	d301      	bcc.n	800134a <__divsi3+0x19e>
 8001346:	004b      	lsls	r3, r1, #1
 8001348:	1ac0      	subs	r0, r0, r3
 800134a:	4152      	adcs	r2, r2
 800134c:	1a41      	subs	r1, r0, r1
 800134e:	d200      	bcs.n	8001352 <__divsi3+0x1a6>
 8001350:	4601      	mov	r1, r0
 8001352:	4663      	mov	r3, ip
 8001354:	4152      	adcs	r2, r2
 8001356:	105b      	asrs	r3, r3, #1
 8001358:	4610      	mov	r0, r2
 800135a:	d301      	bcc.n	8001360 <__divsi3+0x1b4>
 800135c:	4240      	negs	r0, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d500      	bpl.n	8001364 <__divsi3+0x1b8>
 8001362:	4249      	negs	r1, r1
 8001364:	4770      	bx	lr
 8001366:	4663      	mov	r3, ip
 8001368:	105b      	asrs	r3, r3, #1
 800136a:	d300      	bcc.n	800136e <__divsi3+0x1c2>
 800136c:	4240      	negs	r0, r0
 800136e:	b501      	push	{r0, lr}
 8001370:	2000      	movs	r0, #0
 8001372:	f000 f805 	bl	8001380 <__aeabi_idiv0>
 8001376:	bd02      	pop	{r1, pc}

08001378 <__aeabi_idivmod>:
 8001378:	2900      	cmp	r1, #0
 800137a:	d0f8      	beq.n	800136e <__divsi3+0x1c2>
 800137c:	e716      	b.n	80011ac <__divsi3>
 800137e:	4770      	bx	lr

08001380 <__aeabi_idiv0>:
 8001380:	4770      	bx	lr
 8001382:	46c0      	nop			@ (mov r8, r8)

08001384 <__aeabi_fadd>:
 8001384:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001386:	46c6      	mov	lr, r8
 8001388:	0243      	lsls	r3, r0, #9
 800138a:	0a5b      	lsrs	r3, r3, #9
 800138c:	469c      	mov	ip, r3
 800138e:	001f      	movs	r7, r3
 8001390:	00de      	lsls	r6, r3, #3
 8001392:	024b      	lsls	r3, r1, #9
 8001394:	0a5a      	lsrs	r2, r3, #9
 8001396:	0045      	lsls	r5, r0, #1
 8001398:	4690      	mov	r8, r2
 800139a:	004a      	lsls	r2, r1, #1
 800139c:	0e2d      	lsrs	r5, r5, #24
 800139e:	0e12      	lsrs	r2, r2, #24
 80013a0:	0fc4      	lsrs	r4, r0, #31
 80013a2:	b500      	push	{lr}
 80013a4:	0fc9      	lsrs	r1, r1, #31
 80013a6:	099b      	lsrs	r3, r3, #6
 80013a8:	1aa8      	subs	r0, r5, r2
 80013aa:	428c      	cmp	r4, r1
 80013ac:	d021      	beq.n	80013f2 <__aeabi_fadd+0x6e>
 80013ae:	2800      	cmp	r0, #0
 80013b0:	dd0d      	ble.n	80013ce <__aeabi_fadd+0x4a>
 80013b2:	2a00      	cmp	r2, #0
 80013b4:	d12d      	bne.n	8001412 <__aeabi_fadd+0x8e>
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d100      	bne.n	80013bc <__aeabi_fadd+0x38>
 80013ba:	e095      	b.n	80014e8 <__aeabi_fadd+0x164>
 80013bc:	1e42      	subs	r2, r0, #1
 80013be:	2801      	cmp	r0, #1
 80013c0:	d100      	bne.n	80013c4 <__aeabi_fadd+0x40>
 80013c2:	e131      	b.n	8001628 <__aeabi_fadd+0x2a4>
 80013c4:	28ff      	cmp	r0, #255	@ 0xff
 80013c6:	d100      	bne.n	80013ca <__aeabi_fadd+0x46>
 80013c8:	e094      	b.n	80014f4 <__aeabi_fadd+0x170>
 80013ca:	0010      	movs	r0, r2
 80013cc:	e027      	b.n	800141e <__aeabi_fadd+0x9a>
 80013ce:	2800      	cmp	r0, #0
 80013d0:	d062      	beq.n	8001498 <__aeabi_fadd+0x114>
 80013d2:	1b50      	subs	r0, r2, r5
 80013d4:	2d00      	cmp	r5, #0
 80013d6:	d000      	beq.n	80013da <__aeabi_fadd+0x56>
 80013d8:	e0e1      	b.n	800159e <__aeabi_fadd+0x21a>
 80013da:	2e00      	cmp	r6, #0
 80013dc:	d100      	bne.n	80013e0 <__aeabi_fadd+0x5c>
 80013de:	e081      	b.n	80014e4 <__aeabi_fadd+0x160>
 80013e0:	1e44      	subs	r4, r0, #1
 80013e2:	2801      	cmp	r0, #1
 80013e4:	d100      	bne.n	80013e8 <__aeabi_fadd+0x64>
 80013e6:	e142      	b.n	800166e <__aeabi_fadd+0x2ea>
 80013e8:	28ff      	cmp	r0, #255	@ 0xff
 80013ea:	d100      	bne.n	80013ee <__aeabi_fadd+0x6a>
 80013ec:	e119      	b.n	8001622 <__aeabi_fadd+0x29e>
 80013ee:	0020      	movs	r0, r4
 80013f0:	e0da      	b.n	80015a8 <__aeabi_fadd+0x224>
 80013f2:	2800      	cmp	r0, #0
 80013f4:	dc00      	bgt.n	80013f8 <__aeabi_fadd+0x74>
 80013f6:	e09c      	b.n	8001532 <__aeabi_fadd+0x1ae>
 80013f8:	2a00      	cmp	r2, #0
 80013fa:	d069      	beq.n	80014d0 <__aeabi_fadd+0x14c>
 80013fc:	2dff      	cmp	r5, #255	@ 0xff
 80013fe:	d100      	bne.n	8001402 <__aeabi_fadd+0x7e>
 8001400:	e078      	b.n	80014f4 <__aeabi_fadd+0x170>
 8001402:	2280      	movs	r2, #128	@ 0x80
 8001404:	04d2      	lsls	r2, r2, #19
 8001406:	4313      	orrs	r3, r2
 8001408:	281b      	cmp	r0, #27
 800140a:	dc00      	bgt.n	800140e <__aeabi_fadd+0x8a>
 800140c:	e07d      	b.n	800150a <__aeabi_fadd+0x186>
 800140e:	3601      	adds	r6, #1
 8001410:	e02a      	b.n	8001468 <__aeabi_fadd+0xe4>
 8001412:	2dff      	cmp	r5, #255	@ 0xff
 8001414:	d100      	bne.n	8001418 <__aeabi_fadd+0x94>
 8001416:	e06d      	b.n	80014f4 <__aeabi_fadd+0x170>
 8001418:	2280      	movs	r2, #128	@ 0x80
 800141a:	04d2      	lsls	r2, r2, #19
 800141c:	4313      	orrs	r3, r2
 800141e:	2201      	movs	r2, #1
 8001420:	281b      	cmp	r0, #27
 8001422:	dc07      	bgt.n	8001434 <__aeabi_fadd+0xb0>
 8001424:	2120      	movs	r1, #32
 8001426:	1a09      	subs	r1, r1, r0
 8001428:	001a      	movs	r2, r3
 800142a:	408b      	lsls	r3, r1
 800142c:	40c2      	lsrs	r2, r0
 800142e:	1e59      	subs	r1, r3, #1
 8001430:	418b      	sbcs	r3, r1
 8001432:	431a      	orrs	r2, r3
 8001434:	1ab6      	subs	r6, r6, r2
 8001436:	0173      	lsls	r3, r6, #5
 8001438:	d400      	bmi.n	800143c <__aeabi_fadd+0xb8>
 800143a:	e077      	b.n	800152c <__aeabi_fadd+0x1a8>
 800143c:	01b6      	lsls	r6, r6, #6
 800143e:	09b7      	lsrs	r7, r6, #6
 8001440:	0038      	movs	r0, r7
 8001442:	f000 ff75 	bl	8002330 <__clzsi2>
 8001446:	3805      	subs	r0, #5
 8001448:	4087      	lsls	r7, r0
 800144a:	4285      	cmp	r5, r0
 800144c:	dd00      	ble.n	8001450 <__aeabi_fadd+0xcc>
 800144e:	e082      	b.n	8001556 <__aeabi_fadd+0x1d2>
 8001450:	2220      	movs	r2, #32
 8001452:	003b      	movs	r3, r7
 8001454:	1b40      	subs	r0, r0, r5
 8001456:	3001      	adds	r0, #1
 8001458:	1a12      	subs	r2, r2, r0
 800145a:	003e      	movs	r6, r7
 800145c:	4093      	lsls	r3, r2
 800145e:	40c6      	lsrs	r6, r0
 8001460:	1e5a      	subs	r2, r3, #1
 8001462:	4193      	sbcs	r3, r2
 8001464:	2500      	movs	r5, #0
 8001466:	431e      	orrs	r6, r3
 8001468:	0773      	lsls	r3, r6, #29
 800146a:	d004      	beq.n	8001476 <__aeabi_fadd+0xf2>
 800146c:	230f      	movs	r3, #15
 800146e:	4033      	ands	r3, r6
 8001470:	2b04      	cmp	r3, #4
 8001472:	d000      	beq.n	8001476 <__aeabi_fadd+0xf2>
 8001474:	3604      	adds	r6, #4
 8001476:	0173      	lsls	r3, r6, #5
 8001478:	d537      	bpl.n	80014ea <__aeabi_fadd+0x166>
 800147a:	1c68      	adds	r0, r5, #1
 800147c:	2dfe      	cmp	r5, #254	@ 0xfe
 800147e:	d052      	beq.n	8001526 <__aeabi_fadd+0x1a2>
 8001480:	4b8e      	ldr	r3, [pc, #568]	@ (80016bc <__aeabi_fadd+0x338>)
 8001482:	b2c0      	uxtb	r0, r0
 8001484:	4033      	ands	r3, r6
 8001486:	019b      	lsls	r3, r3, #6
 8001488:	0a5f      	lsrs	r7, r3, #9
 800148a:	05c0      	lsls	r0, r0, #23
 800148c:	4338      	orrs	r0, r7
 800148e:	07e4      	lsls	r4, r4, #31
 8001490:	4320      	orrs	r0, r4
 8001492:	bc80      	pop	{r7}
 8001494:	46b8      	mov	r8, r7
 8001496:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001498:	20fe      	movs	r0, #254	@ 0xfe
 800149a:	1c6a      	adds	r2, r5, #1
 800149c:	4210      	tst	r0, r2
 800149e:	d174      	bne.n	800158a <__aeabi_fadd+0x206>
 80014a0:	2d00      	cmp	r5, #0
 80014a2:	d000      	beq.n	80014a6 <__aeabi_fadd+0x122>
 80014a4:	e0aa      	b.n	80015fc <__aeabi_fadd+0x278>
 80014a6:	2e00      	cmp	r6, #0
 80014a8:	d100      	bne.n	80014ac <__aeabi_fadd+0x128>
 80014aa:	e0da      	b.n	8001662 <__aeabi_fadd+0x2de>
 80014ac:	2000      	movs	r0, #0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d0eb      	beq.n	800148a <__aeabi_fadd+0x106>
 80014b2:	2280      	movs	r2, #128	@ 0x80
 80014b4:	1af7      	subs	r7, r6, r3
 80014b6:	04d2      	lsls	r2, r2, #19
 80014b8:	4217      	tst	r7, r2
 80014ba:	d100      	bne.n	80014be <__aeabi_fadd+0x13a>
 80014bc:	e0ec      	b.n	8001698 <__aeabi_fadd+0x314>
 80014be:	1b9b      	subs	r3, r3, r6
 80014c0:	4213      	tst	r3, r2
 80014c2:	d100      	bne.n	80014c6 <__aeabi_fadd+0x142>
 80014c4:	e0f2      	b.n	80016ac <__aeabi_fadd+0x328>
 80014c6:	4a7d      	ldr	r2, [pc, #500]	@ (80016bc <__aeabi_fadd+0x338>)
 80014c8:	000c      	movs	r4, r1
 80014ca:	4013      	ands	r3, r2
 80014cc:	3001      	adds	r0, #1
 80014ce:	e7da      	b.n	8001486 <__aeabi_fadd+0x102>
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d009      	beq.n	80014e8 <__aeabi_fadd+0x164>
 80014d4:	1e42      	subs	r2, r0, #1
 80014d6:	2801      	cmp	r0, #1
 80014d8:	d100      	bne.n	80014dc <__aeabi_fadd+0x158>
 80014da:	e096      	b.n	800160a <__aeabi_fadd+0x286>
 80014dc:	28ff      	cmp	r0, #255	@ 0xff
 80014de:	d009      	beq.n	80014f4 <__aeabi_fadd+0x170>
 80014e0:	0010      	movs	r0, r2
 80014e2:	e791      	b.n	8001408 <__aeabi_fadd+0x84>
 80014e4:	000c      	movs	r4, r1
 80014e6:	001e      	movs	r6, r3
 80014e8:	0005      	movs	r5, r0
 80014ea:	08f3      	lsrs	r3, r6, #3
 80014ec:	469c      	mov	ip, r3
 80014ee:	2dff      	cmp	r5, #255	@ 0xff
 80014f0:	d000      	beq.n	80014f4 <__aeabi_fadd+0x170>
 80014f2:	e091      	b.n	8001618 <__aeabi_fadd+0x294>
 80014f4:	4663      	mov	r3, ip
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d015      	beq.n	8001526 <__aeabi_fadd+0x1a2>
 80014fa:	2780      	movs	r7, #128	@ 0x80
 80014fc:	4663      	mov	r3, ip
 80014fe:	03ff      	lsls	r7, r7, #15
 8001500:	431f      	orrs	r7, r3
 8001502:	027f      	lsls	r7, r7, #9
 8001504:	20ff      	movs	r0, #255	@ 0xff
 8001506:	0a7f      	lsrs	r7, r7, #9
 8001508:	e7bf      	b.n	800148a <__aeabi_fadd+0x106>
 800150a:	2120      	movs	r1, #32
 800150c:	1a09      	subs	r1, r1, r0
 800150e:	001a      	movs	r2, r3
 8001510:	408b      	lsls	r3, r1
 8001512:	40c2      	lsrs	r2, r0
 8001514:	1e59      	subs	r1, r3, #1
 8001516:	418b      	sbcs	r3, r1
 8001518:	4313      	orrs	r3, r2
 800151a:	18f6      	adds	r6, r6, r3
 800151c:	0173      	lsls	r3, r6, #5
 800151e:	d505      	bpl.n	800152c <__aeabi_fadd+0x1a8>
 8001520:	3501      	adds	r5, #1
 8001522:	2dff      	cmp	r5, #255	@ 0xff
 8001524:	d154      	bne.n	80015d0 <__aeabi_fadd+0x24c>
 8001526:	20ff      	movs	r0, #255	@ 0xff
 8001528:	2700      	movs	r7, #0
 800152a:	e7ae      	b.n	800148a <__aeabi_fadd+0x106>
 800152c:	0773      	lsls	r3, r6, #29
 800152e:	d19d      	bne.n	800146c <__aeabi_fadd+0xe8>
 8001530:	e7db      	b.n	80014ea <__aeabi_fadd+0x166>
 8001532:	2800      	cmp	r0, #0
 8001534:	d013      	beq.n	800155e <__aeabi_fadd+0x1da>
 8001536:	1b50      	subs	r0, r2, r5
 8001538:	2d00      	cmp	r5, #0
 800153a:	d150      	bne.n	80015de <__aeabi_fadd+0x25a>
 800153c:	2e00      	cmp	r6, #0
 800153e:	d0d2      	beq.n	80014e6 <__aeabi_fadd+0x162>
 8001540:	1e41      	subs	r1, r0, #1
 8001542:	2801      	cmp	r0, #1
 8001544:	d040      	beq.n	80015c8 <__aeabi_fadd+0x244>
 8001546:	28ff      	cmp	r0, #255	@ 0xff
 8001548:	d06c      	beq.n	8001624 <__aeabi_fadd+0x2a0>
 800154a:	0008      	movs	r0, r1
 800154c:	281b      	cmp	r0, #27
 800154e:	dd6e      	ble.n	800162e <__aeabi_fadd+0x2aa>
 8001550:	0015      	movs	r5, r2
 8001552:	1c5e      	adds	r6, r3, #1
 8001554:	e788      	b.n	8001468 <__aeabi_fadd+0xe4>
 8001556:	4e59      	ldr	r6, [pc, #356]	@ (80016bc <__aeabi_fadd+0x338>)
 8001558:	1a2d      	subs	r5, r5, r0
 800155a:	403e      	ands	r6, r7
 800155c:	e784      	b.n	8001468 <__aeabi_fadd+0xe4>
 800155e:	21fe      	movs	r1, #254	@ 0xfe
 8001560:	1c6a      	adds	r2, r5, #1
 8001562:	4211      	tst	r1, r2
 8001564:	d141      	bne.n	80015ea <__aeabi_fadd+0x266>
 8001566:	2d00      	cmp	r5, #0
 8001568:	d16c      	bne.n	8001644 <__aeabi_fadd+0x2c0>
 800156a:	2e00      	cmp	r6, #0
 800156c:	d100      	bne.n	8001570 <__aeabi_fadd+0x1ec>
 800156e:	e090      	b.n	8001692 <__aeabi_fadd+0x30e>
 8001570:	2000      	movs	r0, #0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d100      	bne.n	8001578 <__aeabi_fadd+0x1f4>
 8001576:	e788      	b.n	800148a <__aeabi_fadd+0x106>
 8001578:	18f3      	adds	r3, r6, r3
 800157a:	08df      	lsrs	r7, r3, #3
 800157c:	027f      	lsls	r7, r7, #9
 800157e:	0a7f      	lsrs	r7, r7, #9
 8001580:	015b      	lsls	r3, r3, #5
 8001582:	d400      	bmi.n	8001586 <__aeabi_fadd+0x202>
 8001584:	e781      	b.n	800148a <__aeabi_fadd+0x106>
 8001586:	2001      	movs	r0, #1
 8001588:	e77f      	b.n	800148a <__aeabi_fadd+0x106>
 800158a:	1af7      	subs	r7, r6, r3
 800158c:	017a      	lsls	r2, r7, #5
 800158e:	d432      	bmi.n	80015f6 <__aeabi_fadd+0x272>
 8001590:	2f00      	cmp	r7, #0
 8001592:	d000      	beq.n	8001596 <__aeabi_fadd+0x212>
 8001594:	e754      	b.n	8001440 <__aeabi_fadd+0xbc>
 8001596:	2400      	movs	r4, #0
 8001598:	2000      	movs	r0, #0
 800159a:	2700      	movs	r7, #0
 800159c:	e775      	b.n	800148a <__aeabi_fadd+0x106>
 800159e:	2aff      	cmp	r2, #255	@ 0xff
 80015a0:	d03f      	beq.n	8001622 <__aeabi_fadd+0x29e>
 80015a2:	2480      	movs	r4, #128	@ 0x80
 80015a4:	04e4      	lsls	r4, r4, #19
 80015a6:	4326      	orrs	r6, r4
 80015a8:	2401      	movs	r4, #1
 80015aa:	281b      	cmp	r0, #27
 80015ac:	dc08      	bgt.n	80015c0 <__aeabi_fadd+0x23c>
 80015ae:	0035      	movs	r5, r6
 80015b0:	341f      	adds	r4, #31
 80015b2:	1a24      	subs	r4, r4, r0
 80015b4:	40a6      	lsls	r6, r4
 80015b6:	40c5      	lsrs	r5, r0
 80015b8:	1e74      	subs	r4, r6, #1
 80015ba:	41a6      	sbcs	r6, r4
 80015bc:	002c      	movs	r4, r5
 80015be:	4334      	orrs	r4, r6
 80015c0:	1b1e      	subs	r6, r3, r4
 80015c2:	0015      	movs	r5, r2
 80015c4:	000c      	movs	r4, r1
 80015c6:	e736      	b.n	8001436 <__aeabi_fadd+0xb2>
 80015c8:	18f6      	adds	r6, r6, r3
 80015ca:	3502      	adds	r5, #2
 80015cc:	0173      	lsls	r3, r6, #5
 80015ce:	d520      	bpl.n	8001612 <__aeabi_fadd+0x28e>
 80015d0:	2301      	movs	r3, #1
 80015d2:	4a3b      	ldr	r2, [pc, #236]	@ (80016c0 <__aeabi_fadd+0x33c>)
 80015d4:	4033      	ands	r3, r6
 80015d6:	0876      	lsrs	r6, r6, #1
 80015d8:	4016      	ands	r6, r2
 80015da:	431e      	orrs	r6, r3
 80015dc:	e744      	b.n	8001468 <__aeabi_fadd+0xe4>
 80015de:	2aff      	cmp	r2, #255	@ 0xff
 80015e0:	d020      	beq.n	8001624 <__aeabi_fadd+0x2a0>
 80015e2:	2180      	movs	r1, #128	@ 0x80
 80015e4:	04c9      	lsls	r1, r1, #19
 80015e6:	430e      	orrs	r6, r1
 80015e8:	e7b0      	b.n	800154c <__aeabi_fadd+0x1c8>
 80015ea:	2aff      	cmp	r2, #255	@ 0xff
 80015ec:	d09b      	beq.n	8001526 <__aeabi_fadd+0x1a2>
 80015ee:	18f6      	adds	r6, r6, r3
 80015f0:	0015      	movs	r5, r2
 80015f2:	0876      	lsrs	r6, r6, #1
 80015f4:	e738      	b.n	8001468 <__aeabi_fadd+0xe4>
 80015f6:	000c      	movs	r4, r1
 80015f8:	1b9f      	subs	r7, r3, r6
 80015fa:	e721      	b.n	8001440 <__aeabi_fadd+0xbc>
 80015fc:	2e00      	cmp	r6, #0
 80015fe:	d13a      	bne.n	8001676 <__aeabi_fadd+0x2f2>
 8001600:	2b00      	cmp	r3, #0
 8001602:	d04e      	beq.n	80016a2 <__aeabi_fadd+0x31e>
 8001604:	46c4      	mov	ip, r8
 8001606:	000c      	movs	r4, r1
 8001608:	e777      	b.n	80014fa <__aeabi_fadd+0x176>
 800160a:	18f6      	adds	r6, r6, r3
 800160c:	2502      	movs	r5, #2
 800160e:	0173      	lsls	r3, r6, #5
 8001610:	d4de      	bmi.n	80015d0 <__aeabi_fadd+0x24c>
 8001612:	08f3      	lsrs	r3, r6, #3
 8001614:	469c      	mov	ip, r3
 8001616:	2501      	movs	r5, #1
 8001618:	4663      	mov	r3, ip
 800161a:	025f      	lsls	r7, r3, #9
 800161c:	0a7f      	lsrs	r7, r7, #9
 800161e:	b2e8      	uxtb	r0, r5
 8001620:	e733      	b.n	800148a <__aeabi_fadd+0x106>
 8001622:	000c      	movs	r4, r1
 8001624:	46c4      	mov	ip, r8
 8001626:	e765      	b.n	80014f4 <__aeabi_fadd+0x170>
 8001628:	2501      	movs	r5, #1
 800162a:	1af6      	subs	r6, r6, r3
 800162c:	e703      	b.n	8001436 <__aeabi_fadd+0xb2>
 800162e:	0031      	movs	r1, r6
 8001630:	2520      	movs	r5, #32
 8001632:	40c1      	lsrs	r1, r0
 8001634:	1a28      	subs	r0, r5, r0
 8001636:	4086      	lsls	r6, r0
 8001638:	1e70      	subs	r0, r6, #1
 800163a:	4186      	sbcs	r6, r0
 800163c:	430e      	orrs	r6, r1
 800163e:	0015      	movs	r5, r2
 8001640:	18f6      	adds	r6, r6, r3
 8001642:	e76b      	b.n	800151c <__aeabi_fadd+0x198>
 8001644:	2e00      	cmp	r6, #0
 8001646:	d0ed      	beq.n	8001624 <__aeabi_fadd+0x2a0>
 8001648:	2b00      	cmp	r3, #0
 800164a:	d100      	bne.n	800164e <__aeabi_fadd+0x2ca>
 800164c:	e755      	b.n	80014fa <__aeabi_fadd+0x176>
 800164e:	2380      	movs	r3, #128	@ 0x80
 8001650:	03db      	lsls	r3, r3, #15
 8001652:	459c      	cmp	ip, r3
 8001654:	d200      	bcs.n	8001658 <__aeabi_fadd+0x2d4>
 8001656:	e750      	b.n	80014fa <__aeabi_fadd+0x176>
 8001658:	4598      	cmp	r8, r3
 800165a:	d300      	bcc.n	800165e <__aeabi_fadd+0x2da>
 800165c:	e74d      	b.n	80014fa <__aeabi_fadd+0x176>
 800165e:	46c4      	mov	ip, r8
 8001660:	e74b      	b.n	80014fa <__aeabi_fadd+0x176>
 8001662:	2b00      	cmp	r3, #0
 8001664:	d097      	beq.n	8001596 <__aeabi_fadd+0x212>
 8001666:	000c      	movs	r4, r1
 8001668:	4647      	mov	r7, r8
 800166a:	2000      	movs	r0, #0
 800166c:	e70d      	b.n	800148a <__aeabi_fadd+0x106>
 800166e:	000c      	movs	r4, r1
 8001670:	1b9e      	subs	r6, r3, r6
 8001672:	3501      	adds	r5, #1
 8001674:	e6df      	b.n	8001436 <__aeabi_fadd+0xb2>
 8001676:	2b00      	cmp	r3, #0
 8001678:	d100      	bne.n	800167c <__aeabi_fadd+0x2f8>
 800167a:	e73e      	b.n	80014fa <__aeabi_fadd+0x176>
 800167c:	2380      	movs	r3, #128	@ 0x80
 800167e:	03db      	lsls	r3, r3, #15
 8001680:	459c      	cmp	ip, r3
 8001682:	d200      	bcs.n	8001686 <__aeabi_fadd+0x302>
 8001684:	e739      	b.n	80014fa <__aeabi_fadd+0x176>
 8001686:	4598      	cmp	r8, r3
 8001688:	d300      	bcc.n	800168c <__aeabi_fadd+0x308>
 800168a:	e736      	b.n	80014fa <__aeabi_fadd+0x176>
 800168c:	000c      	movs	r4, r1
 800168e:	46c4      	mov	ip, r8
 8001690:	e733      	b.n	80014fa <__aeabi_fadd+0x176>
 8001692:	4647      	mov	r7, r8
 8001694:	2000      	movs	r0, #0
 8001696:	e6f8      	b.n	800148a <__aeabi_fadd+0x106>
 8001698:	2f00      	cmp	r7, #0
 800169a:	d00b      	beq.n	80016b4 <__aeabi_fadd+0x330>
 800169c:	01bf      	lsls	r7, r7, #6
 800169e:	0a7f      	lsrs	r7, r7, #9
 80016a0:	e6f3      	b.n	800148a <__aeabi_fadd+0x106>
 80016a2:	2780      	movs	r7, #128	@ 0x80
 80016a4:	2400      	movs	r4, #0
 80016a6:	20ff      	movs	r0, #255	@ 0xff
 80016a8:	03ff      	lsls	r7, r7, #15
 80016aa:	e6ee      	b.n	800148a <__aeabi_fadd+0x106>
 80016ac:	019b      	lsls	r3, r3, #6
 80016ae:	000c      	movs	r4, r1
 80016b0:	0a5f      	lsrs	r7, r3, #9
 80016b2:	e6ea      	b.n	800148a <__aeabi_fadd+0x106>
 80016b4:	2400      	movs	r4, #0
 80016b6:	2700      	movs	r7, #0
 80016b8:	e6e7      	b.n	800148a <__aeabi_fadd+0x106>
 80016ba:	46c0      	nop			@ (mov r8, r8)
 80016bc:	fbffffff 	.word	0xfbffffff
 80016c0:	7dffffff 	.word	0x7dffffff

080016c4 <__aeabi_fdiv>:
 80016c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016c6:	4646      	mov	r6, r8
 80016c8:	464f      	mov	r7, r9
 80016ca:	46d6      	mov	lr, sl
 80016cc:	0245      	lsls	r5, r0, #9
 80016ce:	b5c0      	push	{r6, r7, lr}
 80016d0:	0fc3      	lsrs	r3, r0, #31
 80016d2:	0047      	lsls	r7, r0, #1
 80016d4:	4698      	mov	r8, r3
 80016d6:	1c0e      	adds	r6, r1, #0
 80016d8:	0a6d      	lsrs	r5, r5, #9
 80016da:	0e3f      	lsrs	r7, r7, #24
 80016dc:	d057      	beq.n	800178e <__aeabi_fdiv+0xca>
 80016de:	2fff      	cmp	r7, #255	@ 0xff
 80016e0:	d021      	beq.n	8001726 <__aeabi_fdiv+0x62>
 80016e2:	2380      	movs	r3, #128	@ 0x80
 80016e4:	00ed      	lsls	r5, r5, #3
 80016e6:	04db      	lsls	r3, r3, #19
 80016e8:	431d      	orrs	r5, r3
 80016ea:	2300      	movs	r3, #0
 80016ec:	4699      	mov	r9, r3
 80016ee:	469a      	mov	sl, r3
 80016f0:	3f7f      	subs	r7, #127	@ 0x7f
 80016f2:	0274      	lsls	r4, r6, #9
 80016f4:	0073      	lsls	r3, r6, #1
 80016f6:	0a64      	lsrs	r4, r4, #9
 80016f8:	0e1b      	lsrs	r3, r3, #24
 80016fa:	0ff6      	lsrs	r6, r6, #31
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d020      	beq.n	8001742 <__aeabi_fdiv+0x7e>
 8001700:	2bff      	cmp	r3, #255	@ 0xff
 8001702:	d04c      	beq.n	800179e <__aeabi_fdiv+0xda>
 8001704:	2280      	movs	r2, #128	@ 0x80
 8001706:	2000      	movs	r0, #0
 8001708:	00e4      	lsls	r4, r4, #3
 800170a:	04d2      	lsls	r2, r2, #19
 800170c:	4314      	orrs	r4, r2
 800170e:	3b7f      	subs	r3, #127	@ 0x7f
 8001710:	4642      	mov	r2, r8
 8001712:	1aff      	subs	r7, r7, r3
 8001714:	464b      	mov	r3, r9
 8001716:	4072      	eors	r2, r6
 8001718:	2b0f      	cmp	r3, #15
 800171a:	d900      	bls.n	800171e <__aeabi_fdiv+0x5a>
 800171c:	e0ac      	b.n	8001878 <__aeabi_fdiv+0x1b4>
 800171e:	496f      	ldr	r1, [pc, #444]	@ (80018dc <__aeabi_fdiv+0x218>)
 8001720:	009b      	lsls	r3, r3, #2
 8001722:	58cb      	ldr	r3, [r1, r3]
 8001724:	469f      	mov	pc, r3
 8001726:	2d00      	cmp	r5, #0
 8001728:	d15b      	bne.n	80017e2 <__aeabi_fdiv+0x11e>
 800172a:	2308      	movs	r3, #8
 800172c:	4699      	mov	r9, r3
 800172e:	3b06      	subs	r3, #6
 8001730:	0274      	lsls	r4, r6, #9
 8001732:	469a      	mov	sl, r3
 8001734:	0073      	lsls	r3, r6, #1
 8001736:	27ff      	movs	r7, #255	@ 0xff
 8001738:	0a64      	lsrs	r4, r4, #9
 800173a:	0e1b      	lsrs	r3, r3, #24
 800173c:	0ff6      	lsrs	r6, r6, #31
 800173e:	2b00      	cmp	r3, #0
 8001740:	d1de      	bne.n	8001700 <__aeabi_fdiv+0x3c>
 8001742:	2c00      	cmp	r4, #0
 8001744:	d130      	bne.n	80017a8 <__aeabi_fdiv+0xe4>
 8001746:	2301      	movs	r3, #1
 8001748:	4642      	mov	r2, r8
 800174a:	4649      	mov	r1, r9
 800174c:	4072      	eors	r2, r6
 800174e:	4319      	orrs	r1, r3
 8001750:	290e      	cmp	r1, #14
 8001752:	d804      	bhi.n	800175e <__aeabi_fdiv+0x9a>
 8001754:	4862      	ldr	r0, [pc, #392]	@ (80018e0 <__aeabi_fdiv+0x21c>)
 8001756:	0089      	lsls	r1, r1, #2
 8001758:	5841      	ldr	r1, [r0, r1]
 800175a:	468f      	mov	pc, r1
 800175c:	4642      	mov	r2, r8
 800175e:	20ff      	movs	r0, #255	@ 0xff
 8001760:	2400      	movs	r4, #0
 8001762:	05c0      	lsls	r0, r0, #23
 8001764:	4320      	orrs	r0, r4
 8001766:	07d2      	lsls	r2, r2, #31
 8001768:	4310      	orrs	r0, r2
 800176a:	bce0      	pop	{r5, r6, r7}
 800176c:	46ba      	mov	sl, r7
 800176e:	46b1      	mov	r9, r6
 8001770:	46a8      	mov	r8, r5
 8001772:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001774:	4653      	mov	r3, sl
 8001776:	2b02      	cmp	r3, #2
 8001778:	d0f0      	beq.n	800175c <__aeabi_fdiv+0x98>
 800177a:	2b03      	cmp	r3, #3
 800177c:	d100      	bne.n	8001780 <__aeabi_fdiv+0xbc>
 800177e:	e0a3      	b.n	80018c8 <__aeabi_fdiv+0x204>
 8001780:	4642      	mov	r2, r8
 8001782:	002c      	movs	r4, r5
 8001784:	2b01      	cmp	r3, #1
 8001786:	d135      	bne.n	80017f4 <__aeabi_fdiv+0x130>
 8001788:	2000      	movs	r0, #0
 800178a:	2400      	movs	r4, #0
 800178c:	e7e9      	b.n	8001762 <__aeabi_fdiv+0x9e>
 800178e:	2d00      	cmp	r5, #0
 8001790:	d11b      	bne.n	80017ca <__aeabi_fdiv+0x106>
 8001792:	2304      	movs	r3, #4
 8001794:	4699      	mov	r9, r3
 8001796:	3b03      	subs	r3, #3
 8001798:	2700      	movs	r7, #0
 800179a:	469a      	mov	sl, r3
 800179c:	e7a9      	b.n	80016f2 <__aeabi_fdiv+0x2e>
 800179e:	2c00      	cmp	r4, #0
 80017a0:	d10c      	bne.n	80017bc <__aeabi_fdiv+0xf8>
 80017a2:	2302      	movs	r3, #2
 80017a4:	3fff      	subs	r7, #255	@ 0xff
 80017a6:	e7cf      	b.n	8001748 <__aeabi_fdiv+0x84>
 80017a8:	0020      	movs	r0, r4
 80017aa:	f000 fdc1 	bl	8002330 <__clzsi2>
 80017ae:	1f43      	subs	r3, r0, #5
 80017b0:	409c      	lsls	r4, r3
 80017b2:	2376      	movs	r3, #118	@ 0x76
 80017b4:	425b      	negs	r3, r3
 80017b6:	1a1b      	subs	r3, r3, r0
 80017b8:	2000      	movs	r0, #0
 80017ba:	e7a9      	b.n	8001710 <__aeabi_fdiv+0x4c>
 80017bc:	2303      	movs	r3, #3
 80017be:	464a      	mov	r2, r9
 80017c0:	431a      	orrs	r2, r3
 80017c2:	4691      	mov	r9, r2
 80017c4:	2003      	movs	r0, #3
 80017c6:	33fc      	adds	r3, #252	@ 0xfc
 80017c8:	e7a2      	b.n	8001710 <__aeabi_fdiv+0x4c>
 80017ca:	0028      	movs	r0, r5
 80017cc:	f000 fdb0 	bl	8002330 <__clzsi2>
 80017d0:	2776      	movs	r7, #118	@ 0x76
 80017d2:	1f43      	subs	r3, r0, #5
 80017d4:	409d      	lsls	r5, r3
 80017d6:	2300      	movs	r3, #0
 80017d8:	427f      	negs	r7, r7
 80017da:	4699      	mov	r9, r3
 80017dc:	469a      	mov	sl, r3
 80017de:	1a3f      	subs	r7, r7, r0
 80017e0:	e787      	b.n	80016f2 <__aeabi_fdiv+0x2e>
 80017e2:	230c      	movs	r3, #12
 80017e4:	4699      	mov	r9, r3
 80017e6:	3b09      	subs	r3, #9
 80017e8:	27ff      	movs	r7, #255	@ 0xff
 80017ea:	469a      	mov	sl, r3
 80017ec:	e781      	b.n	80016f2 <__aeabi_fdiv+0x2e>
 80017ee:	2803      	cmp	r0, #3
 80017f0:	d06c      	beq.n	80018cc <__aeabi_fdiv+0x208>
 80017f2:	0032      	movs	r2, r6
 80017f4:	0038      	movs	r0, r7
 80017f6:	307f      	adds	r0, #127	@ 0x7f
 80017f8:	2800      	cmp	r0, #0
 80017fa:	dd25      	ble.n	8001848 <__aeabi_fdiv+0x184>
 80017fc:	0763      	lsls	r3, r4, #29
 80017fe:	d004      	beq.n	800180a <__aeabi_fdiv+0x146>
 8001800:	230f      	movs	r3, #15
 8001802:	4023      	ands	r3, r4
 8001804:	2b04      	cmp	r3, #4
 8001806:	d000      	beq.n	800180a <__aeabi_fdiv+0x146>
 8001808:	3404      	adds	r4, #4
 800180a:	0123      	lsls	r3, r4, #4
 800180c:	d503      	bpl.n	8001816 <__aeabi_fdiv+0x152>
 800180e:	0038      	movs	r0, r7
 8001810:	4b34      	ldr	r3, [pc, #208]	@ (80018e4 <__aeabi_fdiv+0x220>)
 8001812:	3080      	adds	r0, #128	@ 0x80
 8001814:	401c      	ands	r4, r3
 8001816:	28fe      	cmp	r0, #254	@ 0xfe
 8001818:	dca1      	bgt.n	800175e <__aeabi_fdiv+0x9a>
 800181a:	01a4      	lsls	r4, r4, #6
 800181c:	0a64      	lsrs	r4, r4, #9
 800181e:	b2c0      	uxtb	r0, r0
 8001820:	e79f      	b.n	8001762 <__aeabi_fdiv+0x9e>
 8001822:	2480      	movs	r4, #128	@ 0x80
 8001824:	2200      	movs	r2, #0
 8001826:	20ff      	movs	r0, #255	@ 0xff
 8001828:	03e4      	lsls	r4, r4, #15
 800182a:	e79a      	b.n	8001762 <__aeabi_fdiv+0x9e>
 800182c:	2380      	movs	r3, #128	@ 0x80
 800182e:	03db      	lsls	r3, r3, #15
 8001830:	421d      	tst	r5, r3
 8001832:	d001      	beq.n	8001838 <__aeabi_fdiv+0x174>
 8001834:	421c      	tst	r4, r3
 8001836:	d04b      	beq.n	80018d0 <__aeabi_fdiv+0x20c>
 8001838:	2480      	movs	r4, #128	@ 0x80
 800183a:	03e4      	lsls	r4, r4, #15
 800183c:	432c      	orrs	r4, r5
 800183e:	0264      	lsls	r4, r4, #9
 8001840:	4642      	mov	r2, r8
 8001842:	20ff      	movs	r0, #255	@ 0xff
 8001844:	0a64      	lsrs	r4, r4, #9
 8001846:	e78c      	b.n	8001762 <__aeabi_fdiv+0x9e>
 8001848:	2301      	movs	r3, #1
 800184a:	1a1b      	subs	r3, r3, r0
 800184c:	2b1b      	cmp	r3, #27
 800184e:	dc9b      	bgt.n	8001788 <__aeabi_fdiv+0xc4>
 8001850:	0021      	movs	r1, r4
 8001852:	379e      	adds	r7, #158	@ 0x9e
 8001854:	40d9      	lsrs	r1, r3
 8001856:	40bc      	lsls	r4, r7
 8001858:	000b      	movs	r3, r1
 800185a:	1e61      	subs	r1, r4, #1
 800185c:	418c      	sbcs	r4, r1
 800185e:	4323      	orrs	r3, r4
 8001860:	0759      	lsls	r1, r3, #29
 8001862:	d004      	beq.n	800186e <__aeabi_fdiv+0x1aa>
 8001864:	210f      	movs	r1, #15
 8001866:	4019      	ands	r1, r3
 8001868:	2904      	cmp	r1, #4
 800186a:	d000      	beq.n	800186e <__aeabi_fdiv+0x1aa>
 800186c:	3304      	adds	r3, #4
 800186e:	0159      	lsls	r1, r3, #5
 8001870:	d526      	bpl.n	80018c0 <__aeabi_fdiv+0x1fc>
 8001872:	2001      	movs	r0, #1
 8001874:	2400      	movs	r4, #0
 8001876:	e774      	b.n	8001762 <__aeabi_fdiv+0x9e>
 8001878:	016d      	lsls	r5, r5, #5
 800187a:	0160      	lsls	r0, r4, #5
 800187c:	4285      	cmp	r5, r0
 800187e:	d213      	bcs.n	80018a8 <__aeabi_fdiv+0x1e4>
 8001880:	231b      	movs	r3, #27
 8001882:	2400      	movs	r4, #0
 8001884:	3f01      	subs	r7, #1
 8001886:	2601      	movs	r6, #1
 8001888:	0029      	movs	r1, r5
 800188a:	0064      	lsls	r4, r4, #1
 800188c:	006d      	lsls	r5, r5, #1
 800188e:	2900      	cmp	r1, #0
 8001890:	db01      	blt.n	8001896 <__aeabi_fdiv+0x1d2>
 8001892:	42a8      	cmp	r0, r5
 8001894:	d801      	bhi.n	800189a <__aeabi_fdiv+0x1d6>
 8001896:	1a2d      	subs	r5, r5, r0
 8001898:	4334      	orrs	r4, r6
 800189a:	3b01      	subs	r3, #1
 800189c:	2b00      	cmp	r3, #0
 800189e:	d1f3      	bne.n	8001888 <__aeabi_fdiv+0x1c4>
 80018a0:	1e6b      	subs	r3, r5, #1
 80018a2:	419d      	sbcs	r5, r3
 80018a4:	432c      	orrs	r4, r5
 80018a6:	e7a5      	b.n	80017f4 <__aeabi_fdiv+0x130>
 80018a8:	231a      	movs	r3, #26
 80018aa:	2401      	movs	r4, #1
 80018ac:	1a2d      	subs	r5, r5, r0
 80018ae:	e7ea      	b.n	8001886 <__aeabi_fdiv+0x1c2>
 80018b0:	1e98      	subs	r0, r3, #2
 80018b2:	4243      	negs	r3, r0
 80018b4:	4158      	adcs	r0, r3
 80018b6:	4240      	negs	r0, r0
 80018b8:	0032      	movs	r2, r6
 80018ba:	2400      	movs	r4, #0
 80018bc:	b2c0      	uxtb	r0, r0
 80018be:	e750      	b.n	8001762 <__aeabi_fdiv+0x9e>
 80018c0:	019b      	lsls	r3, r3, #6
 80018c2:	2000      	movs	r0, #0
 80018c4:	0a5c      	lsrs	r4, r3, #9
 80018c6:	e74c      	b.n	8001762 <__aeabi_fdiv+0x9e>
 80018c8:	4646      	mov	r6, r8
 80018ca:	002c      	movs	r4, r5
 80018cc:	2380      	movs	r3, #128	@ 0x80
 80018ce:	03db      	lsls	r3, r3, #15
 80018d0:	431c      	orrs	r4, r3
 80018d2:	0264      	lsls	r4, r4, #9
 80018d4:	0032      	movs	r2, r6
 80018d6:	20ff      	movs	r0, #255	@ 0xff
 80018d8:	0a64      	lsrs	r4, r4, #9
 80018da:	e742      	b.n	8001762 <__aeabi_fdiv+0x9e>
 80018dc:	08002f28 	.word	0x08002f28
 80018e0:	08002f68 	.word	0x08002f68
 80018e4:	f7ffffff 	.word	0xf7ffffff

080018e8 <__aeabi_fmul>:
 80018e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018ea:	464f      	mov	r7, r9
 80018ec:	4646      	mov	r6, r8
 80018ee:	46d6      	mov	lr, sl
 80018f0:	0245      	lsls	r5, r0, #9
 80018f2:	b5c0      	push	{r6, r7, lr}
 80018f4:	0046      	lsls	r6, r0, #1
 80018f6:	1c0f      	adds	r7, r1, #0
 80018f8:	0a6d      	lsrs	r5, r5, #9
 80018fa:	0e36      	lsrs	r6, r6, #24
 80018fc:	0fc4      	lsrs	r4, r0, #31
 80018fe:	2e00      	cmp	r6, #0
 8001900:	d100      	bne.n	8001904 <__aeabi_fmul+0x1c>
 8001902:	e0c3      	b.n	8001a8c <__aeabi_fmul+0x1a4>
 8001904:	2eff      	cmp	r6, #255	@ 0xff
 8001906:	d077      	beq.n	80019f8 <__aeabi_fmul+0x110>
 8001908:	2380      	movs	r3, #128	@ 0x80
 800190a:	00ed      	lsls	r5, r5, #3
 800190c:	04db      	lsls	r3, r3, #19
 800190e:	431d      	orrs	r5, r3
 8001910:	2300      	movs	r3, #0
 8001912:	4699      	mov	r9, r3
 8001914:	469a      	mov	sl, r3
 8001916:	3e7f      	subs	r6, #127	@ 0x7f
 8001918:	027b      	lsls	r3, r7, #9
 800191a:	0a5b      	lsrs	r3, r3, #9
 800191c:	4698      	mov	r8, r3
 800191e:	007b      	lsls	r3, r7, #1
 8001920:	0e1b      	lsrs	r3, r3, #24
 8001922:	0fff      	lsrs	r7, r7, #31
 8001924:	2b00      	cmp	r3, #0
 8001926:	d077      	beq.n	8001a18 <__aeabi_fmul+0x130>
 8001928:	2bff      	cmp	r3, #255	@ 0xff
 800192a:	d100      	bne.n	800192e <__aeabi_fmul+0x46>
 800192c:	e094      	b.n	8001a58 <__aeabi_fmul+0x170>
 800192e:	4642      	mov	r2, r8
 8001930:	2180      	movs	r1, #128	@ 0x80
 8001932:	00d2      	lsls	r2, r2, #3
 8001934:	04c9      	lsls	r1, r1, #19
 8001936:	4311      	orrs	r1, r2
 8001938:	4688      	mov	r8, r1
 800193a:	2100      	movs	r1, #0
 800193c:	3b7f      	subs	r3, #127	@ 0x7f
 800193e:	18f6      	adds	r6, r6, r3
 8001940:	464b      	mov	r3, r9
 8001942:	1c72      	adds	r2, r6, #1
 8001944:	2b0a      	cmp	r3, #10
 8001946:	dc73      	bgt.n	8001a30 <__aeabi_fmul+0x148>
 8001948:	464b      	mov	r3, r9
 800194a:	407c      	eors	r4, r7
 800194c:	2b02      	cmp	r3, #2
 800194e:	dc00      	bgt.n	8001952 <__aeabi_fmul+0x6a>
 8001950:	e0a7      	b.n	8001aa2 <__aeabi_fmul+0x1ba>
 8001952:	4648      	mov	r0, r9
 8001954:	2301      	movs	r3, #1
 8001956:	4083      	lsls	r3, r0
 8001958:	20a6      	movs	r0, #166	@ 0xa6
 800195a:	00c0      	lsls	r0, r0, #3
 800195c:	4203      	tst	r3, r0
 800195e:	d167      	bne.n	8001a30 <__aeabi_fmul+0x148>
 8001960:	2090      	movs	r0, #144	@ 0x90
 8001962:	0080      	lsls	r0, r0, #2
 8001964:	4203      	tst	r3, r0
 8001966:	d000      	beq.n	800196a <__aeabi_fmul+0x82>
 8001968:	e0ec      	b.n	8001b44 <__aeabi_fmul+0x25c>
 800196a:	38b9      	subs	r0, #185	@ 0xb9
 800196c:	38ff      	subs	r0, #255	@ 0xff
 800196e:	4218      	tst	r0, r3
 8001970:	d000      	beq.n	8001974 <__aeabi_fmul+0x8c>
 8001972:	e0da      	b.n	8001b2a <__aeabi_fmul+0x242>
 8001974:	4641      	mov	r1, r8
 8001976:	0409      	lsls	r1, r1, #16
 8001978:	0c09      	lsrs	r1, r1, #16
 800197a:	4643      	mov	r3, r8
 800197c:	000f      	movs	r7, r1
 800197e:	0c28      	lsrs	r0, r5, #16
 8001980:	042d      	lsls	r5, r5, #16
 8001982:	0c1b      	lsrs	r3, r3, #16
 8001984:	0c2d      	lsrs	r5, r5, #16
 8001986:	436f      	muls	r7, r5
 8001988:	4341      	muls	r1, r0
 800198a:	435d      	muls	r5, r3
 800198c:	4358      	muls	r0, r3
 800198e:	186d      	adds	r5, r5, r1
 8001990:	0c3b      	lsrs	r3, r7, #16
 8001992:	195b      	adds	r3, r3, r5
 8001994:	4299      	cmp	r1, r3
 8001996:	d903      	bls.n	80019a0 <__aeabi_fmul+0xb8>
 8001998:	2180      	movs	r1, #128	@ 0x80
 800199a:	0249      	lsls	r1, r1, #9
 800199c:	468c      	mov	ip, r1
 800199e:	4460      	add	r0, ip
 80019a0:	043f      	lsls	r7, r7, #16
 80019a2:	0419      	lsls	r1, r3, #16
 80019a4:	0c3f      	lsrs	r7, r7, #16
 80019a6:	19c9      	adds	r1, r1, r7
 80019a8:	018d      	lsls	r5, r1, #6
 80019aa:	1e6f      	subs	r7, r5, #1
 80019ac:	41bd      	sbcs	r5, r7
 80019ae:	0c1b      	lsrs	r3, r3, #16
 80019b0:	0e89      	lsrs	r1, r1, #26
 80019b2:	181b      	adds	r3, r3, r0
 80019b4:	430d      	orrs	r5, r1
 80019b6:	019b      	lsls	r3, r3, #6
 80019b8:	431d      	orrs	r5, r3
 80019ba:	011b      	lsls	r3, r3, #4
 80019bc:	d400      	bmi.n	80019c0 <__aeabi_fmul+0xd8>
 80019be:	e0c6      	b.n	8001b4e <__aeabi_fmul+0x266>
 80019c0:	2301      	movs	r3, #1
 80019c2:	0869      	lsrs	r1, r5, #1
 80019c4:	401d      	ands	r5, r3
 80019c6:	430d      	orrs	r5, r1
 80019c8:	0010      	movs	r0, r2
 80019ca:	307f      	adds	r0, #127	@ 0x7f
 80019cc:	2800      	cmp	r0, #0
 80019ce:	dc00      	bgt.n	80019d2 <__aeabi_fmul+0xea>
 80019d0:	e094      	b.n	8001afc <__aeabi_fmul+0x214>
 80019d2:	076b      	lsls	r3, r5, #29
 80019d4:	d004      	beq.n	80019e0 <__aeabi_fmul+0xf8>
 80019d6:	230f      	movs	r3, #15
 80019d8:	402b      	ands	r3, r5
 80019da:	2b04      	cmp	r3, #4
 80019dc:	d000      	beq.n	80019e0 <__aeabi_fmul+0xf8>
 80019de:	3504      	adds	r5, #4
 80019e0:	012b      	lsls	r3, r5, #4
 80019e2:	d503      	bpl.n	80019ec <__aeabi_fmul+0x104>
 80019e4:	3280      	adds	r2, #128	@ 0x80
 80019e6:	0010      	movs	r0, r2
 80019e8:	4b5e      	ldr	r3, [pc, #376]	@ (8001b64 <__aeabi_fmul+0x27c>)
 80019ea:	401d      	ands	r5, r3
 80019ec:	28fe      	cmp	r0, #254	@ 0xfe
 80019ee:	dc55      	bgt.n	8001a9c <__aeabi_fmul+0x1b4>
 80019f0:	01ab      	lsls	r3, r5, #6
 80019f2:	0a5b      	lsrs	r3, r3, #9
 80019f4:	b2c0      	uxtb	r0, r0
 80019f6:	e026      	b.n	8001a46 <__aeabi_fmul+0x15e>
 80019f8:	2d00      	cmp	r5, #0
 80019fa:	d000      	beq.n	80019fe <__aeabi_fmul+0x116>
 80019fc:	e078      	b.n	8001af0 <__aeabi_fmul+0x208>
 80019fe:	2308      	movs	r3, #8
 8001a00:	4699      	mov	r9, r3
 8001a02:	3b06      	subs	r3, #6
 8001a04:	469a      	mov	sl, r3
 8001a06:	027b      	lsls	r3, r7, #9
 8001a08:	0a5b      	lsrs	r3, r3, #9
 8001a0a:	4698      	mov	r8, r3
 8001a0c:	007b      	lsls	r3, r7, #1
 8001a0e:	26ff      	movs	r6, #255	@ 0xff
 8001a10:	0e1b      	lsrs	r3, r3, #24
 8001a12:	0fff      	lsrs	r7, r7, #31
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d187      	bne.n	8001928 <__aeabi_fmul+0x40>
 8001a18:	4643      	mov	r3, r8
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d156      	bne.n	8001acc <__aeabi_fmul+0x1e4>
 8001a1e:	464a      	mov	r2, r9
 8001a20:	3301      	adds	r3, #1
 8001a22:	431a      	orrs	r2, r3
 8001a24:	4691      	mov	r9, r2
 8001a26:	464b      	mov	r3, r9
 8001a28:	2101      	movs	r1, #1
 8001a2a:	1c72      	adds	r2, r6, #1
 8001a2c:	2b0a      	cmp	r3, #10
 8001a2e:	dd8b      	ble.n	8001948 <__aeabi_fmul+0x60>
 8001a30:	4653      	mov	r3, sl
 8001a32:	2b02      	cmp	r3, #2
 8001a34:	d032      	beq.n	8001a9c <__aeabi_fmul+0x1b4>
 8001a36:	2b03      	cmp	r3, #3
 8001a38:	d100      	bne.n	8001a3c <__aeabi_fmul+0x154>
 8001a3a:	e07c      	b.n	8001b36 <__aeabi_fmul+0x24e>
 8001a3c:	4653      	mov	r3, sl
 8001a3e:	2b01      	cmp	r3, #1
 8001a40:	d1c2      	bne.n	80019c8 <__aeabi_fmul+0xe0>
 8001a42:	2000      	movs	r0, #0
 8001a44:	2300      	movs	r3, #0
 8001a46:	05c0      	lsls	r0, r0, #23
 8001a48:	4318      	orrs	r0, r3
 8001a4a:	07e4      	lsls	r4, r4, #31
 8001a4c:	4320      	orrs	r0, r4
 8001a4e:	bce0      	pop	{r5, r6, r7}
 8001a50:	46ba      	mov	sl, r7
 8001a52:	46b1      	mov	r9, r6
 8001a54:	46a8      	mov	r8, r5
 8001a56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a58:	0033      	movs	r3, r6
 8001a5a:	4642      	mov	r2, r8
 8001a5c:	33ff      	adds	r3, #255	@ 0xff
 8001a5e:	2a00      	cmp	r2, #0
 8001a60:	d03f      	beq.n	8001ae2 <__aeabi_fmul+0x1fa>
 8001a62:	2203      	movs	r2, #3
 8001a64:	4649      	mov	r1, r9
 8001a66:	4311      	orrs	r1, r2
 8001a68:	1c72      	adds	r2, r6, #1
 8001a6a:	4689      	mov	r9, r1
 8001a6c:	32ff      	adds	r2, #255	@ 0xff
 8001a6e:	290a      	cmp	r1, #10
 8001a70:	dd73      	ble.n	8001b5a <__aeabi_fmul+0x272>
 8001a72:	290f      	cmp	r1, #15
 8001a74:	d15d      	bne.n	8001b32 <__aeabi_fmul+0x24a>
 8001a76:	2380      	movs	r3, #128	@ 0x80
 8001a78:	03db      	lsls	r3, r3, #15
 8001a7a:	421d      	tst	r5, r3
 8001a7c:	d05b      	beq.n	8001b36 <__aeabi_fmul+0x24e>
 8001a7e:	4642      	mov	r2, r8
 8001a80:	421a      	tst	r2, r3
 8001a82:	d158      	bne.n	8001b36 <__aeabi_fmul+0x24e>
 8001a84:	003c      	movs	r4, r7
 8001a86:	20ff      	movs	r0, #255	@ 0xff
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	e7dc      	b.n	8001a46 <__aeabi_fmul+0x15e>
 8001a8c:	2d00      	cmp	r5, #0
 8001a8e:	d111      	bne.n	8001ab4 <__aeabi_fmul+0x1cc>
 8001a90:	2304      	movs	r3, #4
 8001a92:	4699      	mov	r9, r3
 8001a94:	3b03      	subs	r3, #3
 8001a96:	2600      	movs	r6, #0
 8001a98:	469a      	mov	sl, r3
 8001a9a:	e73d      	b.n	8001918 <__aeabi_fmul+0x30>
 8001a9c:	20ff      	movs	r0, #255	@ 0xff
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	e7d1      	b.n	8001a46 <__aeabi_fmul+0x15e>
 8001aa2:	3b01      	subs	r3, #1
 8001aa4:	2b01      	cmp	r3, #1
 8001aa6:	d900      	bls.n	8001aaa <__aeabi_fmul+0x1c2>
 8001aa8:	e764      	b.n	8001974 <__aeabi_fmul+0x8c>
 8001aaa:	2902      	cmp	r1, #2
 8001aac:	d0f6      	beq.n	8001a9c <__aeabi_fmul+0x1b4>
 8001aae:	4645      	mov	r5, r8
 8001ab0:	468a      	mov	sl, r1
 8001ab2:	e7c3      	b.n	8001a3c <__aeabi_fmul+0x154>
 8001ab4:	0028      	movs	r0, r5
 8001ab6:	f000 fc3b 	bl	8002330 <__clzsi2>
 8001aba:	2676      	movs	r6, #118	@ 0x76
 8001abc:	1f43      	subs	r3, r0, #5
 8001abe:	409d      	lsls	r5, r3
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	4276      	negs	r6, r6
 8001ac4:	4699      	mov	r9, r3
 8001ac6:	469a      	mov	sl, r3
 8001ac8:	1a36      	subs	r6, r6, r0
 8001aca:	e725      	b.n	8001918 <__aeabi_fmul+0x30>
 8001acc:	4640      	mov	r0, r8
 8001ace:	f000 fc2f 	bl	8002330 <__clzsi2>
 8001ad2:	4642      	mov	r2, r8
 8001ad4:	1f43      	subs	r3, r0, #5
 8001ad6:	409a      	lsls	r2, r3
 8001ad8:	1a36      	subs	r6, r6, r0
 8001ada:	4690      	mov	r8, r2
 8001adc:	2100      	movs	r1, #0
 8001ade:	3e76      	subs	r6, #118	@ 0x76
 8001ae0:	e72e      	b.n	8001940 <__aeabi_fmul+0x58>
 8001ae2:	4649      	mov	r1, r9
 8001ae4:	3202      	adds	r2, #2
 8001ae6:	4311      	orrs	r1, r2
 8001ae8:	4689      	mov	r9, r1
 8001aea:	001e      	movs	r6, r3
 8001aec:	2102      	movs	r1, #2
 8001aee:	e727      	b.n	8001940 <__aeabi_fmul+0x58>
 8001af0:	230c      	movs	r3, #12
 8001af2:	4699      	mov	r9, r3
 8001af4:	3b09      	subs	r3, #9
 8001af6:	26ff      	movs	r6, #255	@ 0xff
 8001af8:	469a      	mov	sl, r3
 8001afa:	e70d      	b.n	8001918 <__aeabi_fmul+0x30>
 8001afc:	2301      	movs	r3, #1
 8001afe:	1a1b      	subs	r3, r3, r0
 8001b00:	2b1b      	cmp	r3, #27
 8001b02:	dc9e      	bgt.n	8001a42 <__aeabi_fmul+0x15a>
 8001b04:	329e      	adds	r2, #158	@ 0x9e
 8001b06:	0029      	movs	r1, r5
 8001b08:	4095      	lsls	r5, r2
 8001b0a:	40d9      	lsrs	r1, r3
 8001b0c:	1e6a      	subs	r2, r5, #1
 8001b0e:	4195      	sbcs	r5, r2
 8001b10:	430d      	orrs	r5, r1
 8001b12:	076b      	lsls	r3, r5, #29
 8001b14:	d004      	beq.n	8001b20 <__aeabi_fmul+0x238>
 8001b16:	230f      	movs	r3, #15
 8001b18:	402b      	ands	r3, r5
 8001b1a:	2b04      	cmp	r3, #4
 8001b1c:	d000      	beq.n	8001b20 <__aeabi_fmul+0x238>
 8001b1e:	3504      	adds	r5, #4
 8001b20:	016b      	lsls	r3, r5, #5
 8001b22:	d516      	bpl.n	8001b52 <__aeabi_fmul+0x26a>
 8001b24:	2001      	movs	r0, #1
 8001b26:	2300      	movs	r3, #0
 8001b28:	e78d      	b.n	8001a46 <__aeabi_fmul+0x15e>
 8001b2a:	003c      	movs	r4, r7
 8001b2c:	4645      	mov	r5, r8
 8001b2e:	468a      	mov	sl, r1
 8001b30:	e77e      	b.n	8001a30 <__aeabi_fmul+0x148>
 8001b32:	003c      	movs	r4, r7
 8001b34:	4645      	mov	r5, r8
 8001b36:	2380      	movs	r3, #128	@ 0x80
 8001b38:	03db      	lsls	r3, r3, #15
 8001b3a:	432b      	orrs	r3, r5
 8001b3c:	025b      	lsls	r3, r3, #9
 8001b3e:	20ff      	movs	r0, #255	@ 0xff
 8001b40:	0a5b      	lsrs	r3, r3, #9
 8001b42:	e780      	b.n	8001a46 <__aeabi_fmul+0x15e>
 8001b44:	2380      	movs	r3, #128	@ 0x80
 8001b46:	2400      	movs	r4, #0
 8001b48:	20ff      	movs	r0, #255	@ 0xff
 8001b4a:	03db      	lsls	r3, r3, #15
 8001b4c:	e77b      	b.n	8001a46 <__aeabi_fmul+0x15e>
 8001b4e:	0032      	movs	r2, r6
 8001b50:	e73a      	b.n	80019c8 <__aeabi_fmul+0xe0>
 8001b52:	01ab      	lsls	r3, r5, #6
 8001b54:	2000      	movs	r0, #0
 8001b56:	0a5b      	lsrs	r3, r3, #9
 8001b58:	e775      	b.n	8001a46 <__aeabi_fmul+0x15e>
 8001b5a:	001e      	movs	r6, r3
 8001b5c:	2103      	movs	r1, #3
 8001b5e:	407c      	eors	r4, r7
 8001b60:	e6f7      	b.n	8001952 <__aeabi_fmul+0x6a>
 8001b62:	46c0      	nop			@ (mov r8, r8)
 8001b64:	f7ffffff 	.word	0xf7ffffff

08001b68 <__aeabi_i2f>:
 8001b68:	b570      	push	{r4, r5, r6, lr}
 8001b6a:	2800      	cmp	r0, #0
 8001b6c:	d013      	beq.n	8001b96 <__aeabi_i2f+0x2e>
 8001b6e:	17c3      	asrs	r3, r0, #31
 8001b70:	18c5      	adds	r5, r0, r3
 8001b72:	405d      	eors	r5, r3
 8001b74:	0fc4      	lsrs	r4, r0, #31
 8001b76:	0028      	movs	r0, r5
 8001b78:	f000 fbda 	bl	8002330 <__clzsi2>
 8001b7c:	239e      	movs	r3, #158	@ 0x9e
 8001b7e:	0001      	movs	r1, r0
 8001b80:	1a1b      	subs	r3, r3, r0
 8001b82:	2b96      	cmp	r3, #150	@ 0x96
 8001b84:	dc0f      	bgt.n	8001ba6 <__aeabi_i2f+0x3e>
 8001b86:	2808      	cmp	r0, #8
 8001b88:	d031      	beq.n	8001bee <__aeabi_i2f+0x86>
 8001b8a:	3908      	subs	r1, #8
 8001b8c:	408d      	lsls	r5, r1
 8001b8e:	026d      	lsls	r5, r5, #9
 8001b90:	0a6d      	lsrs	r5, r5, #9
 8001b92:	b2d8      	uxtb	r0, r3
 8001b94:	e002      	b.n	8001b9c <__aeabi_i2f+0x34>
 8001b96:	2400      	movs	r4, #0
 8001b98:	2000      	movs	r0, #0
 8001b9a:	2500      	movs	r5, #0
 8001b9c:	05c0      	lsls	r0, r0, #23
 8001b9e:	4328      	orrs	r0, r5
 8001ba0:	07e4      	lsls	r4, r4, #31
 8001ba2:	4320      	orrs	r0, r4
 8001ba4:	bd70      	pop	{r4, r5, r6, pc}
 8001ba6:	2b99      	cmp	r3, #153	@ 0x99
 8001ba8:	dc15      	bgt.n	8001bd6 <__aeabi_i2f+0x6e>
 8001baa:	1f42      	subs	r2, r0, #5
 8001bac:	4095      	lsls	r5, r2
 8001bae:	002a      	movs	r2, r5
 8001bb0:	0015      	movs	r5, r2
 8001bb2:	4811      	ldr	r0, [pc, #68]	@ (8001bf8 <__aeabi_i2f+0x90>)
 8001bb4:	4005      	ands	r5, r0
 8001bb6:	0756      	lsls	r6, r2, #29
 8001bb8:	d009      	beq.n	8001bce <__aeabi_i2f+0x66>
 8001bba:	260f      	movs	r6, #15
 8001bbc:	4032      	ands	r2, r6
 8001bbe:	2a04      	cmp	r2, #4
 8001bc0:	d005      	beq.n	8001bce <__aeabi_i2f+0x66>
 8001bc2:	3504      	adds	r5, #4
 8001bc4:	016a      	lsls	r2, r5, #5
 8001bc6:	d502      	bpl.n	8001bce <__aeabi_i2f+0x66>
 8001bc8:	239f      	movs	r3, #159	@ 0x9f
 8001bca:	4005      	ands	r5, r0
 8001bcc:	1a5b      	subs	r3, r3, r1
 8001bce:	01ad      	lsls	r5, r5, #6
 8001bd0:	0a6d      	lsrs	r5, r5, #9
 8001bd2:	b2d8      	uxtb	r0, r3
 8001bd4:	e7e2      	b.n	8001b9c <__aeabi_i2f+0x34>
 8001bd6:	2205      	movs	r2, #5
 8001bd8:	1a12      	subs	r2, r2, r0
 8001bda:	0028      	movs	r0, r5
 8001bdc:	40d0      	lsrs	r0, r2
 8001bde:	000a      	movs	r2, r1
 8001be0:	321b      	adds	r2, #27
 8001be2:	4095      	lsls	r5, r2
 8001be4:	002a      	movs	r2, r5
 8001be6:	1e55      	subs	r5, r2, #1
 8001be8:	41aa      	sbcs	r2, r5
 8001bea:	4302      	orrs	r2, r0
 8001bec:	e7e0      	b.n	8001bb0 <__aeabi_i2f+0x48>
 8001bee:	026d      	lsls	r5, r5, #9
 8001bf0:	2096      	movs	r0, #150	@ 0x96
 8001bf2:	0a6d      	lsrs	r5, r5, #9
 8001bf4:	e7d2      	b.n	8001b9c <__aeabi_i2f+0x34>
 8001bf6:	46c0      	nop			@ (mov r8, r8)
 8001bf8:	fbffffff 	.word	0xfbffffff

08001bfc <__aeabi_dmul>:
 8001bfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bfe:	4657      	mov	r7, sl
 8001c00:	464e      	mov	r6, r9
 8001c02:	46de      	mov	lr, fp
 8001c04:	4645      	mov	r5, r8
 8001c06:	b5e0      	push	{r5, r6, r7, lr}
 8001c08:	b089      	sub	sp, #36	@ 0x24
 8001c0a:	9200      	str	r2, [sp, #0]
 8001c0c:	9301      	str	r3, [sp, #4]
 8001c0e:	030b      	lsls	r3, r1, #12
 8001c10:	0b1b      	lsrs	r3, r3, #12
 8001c12:	469a      	mov	sl, r3
 8001c14:	0fca      	lsrs	r2, r1, #31
 8001c16:	004b      	lsls	r3, r1, #1
 8001c18:	0004      	movs	r4, r0
 8001c1a:	4691      	mov	r9, r2
 8001c1c:	0d5b      	lsrs	r3, r3, #21
 8001c1e:	d100      	bne.n	8001c22 <__aeabi_dmul+0x26>
 8001c20:	e1bc      	b.n	8001f9c <__aeabi_dmul+0x3a0>
 8001c22:	4ad8      	ldr	r2, [pc, #864]	@ (8001f84 <__aeabi_dmul+0x388>)
 8001c24:	4293      	cmp	r3, r2
 8001c26:	d100      	bne.n	8001c2a <__aeabi_dmul+0x2e>
 8001c28:	e14a      	b.n	8001ec0 <__aeabi_dmul+0x2c4>
 8001c2a:	4651      	mov	r1, sl
 8001c2c:	0f42      	lsrs	r2, r0, #29
 8001c2e:	00c9      	lsls	r1, r1, #3
 8001c30:	430a      	orrs	r2, r1
 8001c32:	2180      	movs	r1, #128	@ 0x80
 8001c34:	0409      	lsls	r1, r1, #16
 8001c36:	4311      	orrs	r1, r2
 8001c38:	00c2      	lsls	r2, r0, #3
 8001c3a:	4690      	mov	r8, r2
 8001c3c:	4ad2      	ldr	r2, [pc, #840]	@ (8001f88 <__aeabi_dmul+0x38c>)
 8001c3e:	468a      	mov	sl, r1
 8001c40:	189c      	adds	r4, r3, r2
 8001c42:	2300      	movs	r3, #0
 8001c44:	2500      	movs	r5, #0
 8001c46:	9303      	str	r3, [sp, #12]
 8001c48:	9e00      	ldr	r6, [sp, #0]
 8001c4a:	9f01      	ldr	r7, [sp, #4]
 8001c4c:	033b      	lsls	r3, r7, #12
 8001c4e:	0b1b      	lsrs	r3, r3, #12
 8001c50:	469b      	mov	fp, r3
 8001c52:	0ffa      	lsrs	r2, r7, #31
 8001c54:	007b      	lsls	r3, r7, #1
 8001c56:	0030      	movs	r0, r6
 8001c58:	0d5b      	lsrs	r3, r3, #21
 8001c5a:	9204      	str	r2, [sp, #16]
 8001c5c:	d100      	bne.n	8001c60 <__aeabi_dmul+0x64>
 8001c5e:	e16f      	b.n	8001f40 <__aeabi_dmul+0x344>
 8001c60:	4ac8      	ldr	r2, [pc, #800]	@ (8001f84 <__aeabi_dmul+0x388>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d100      	bne.n	8001c68 <__aeabi_dmul+0x6c>
 8001c66:	e153      	b.n	8001f10 <__aeabi_dmul+0x314>
 8001c68:	4659      	mov	r1, fp
 8001c6a:	0f72      	lsrs	r2, r6, #29
 8001c6c:	00c9      	lsls	r1, r1, #3
 8001c6e:	430a      	orrs	r2, r1
 8001c70:	2180      	movs	r1, #128	@ 0x80
 8001c72:	0409      	lsls	r1, r1, #16
 8001c74:	4311      	orrs	r1, r2
 8001c76:	4ac4      	ldr	r2, [pc, #784]	@ (8001f88 <__aeabi_dmul+0x38c>)
 8001c78:	468b      	mov	fp, r1
 8001c7a:	4694      	mov	ip, r2
 8001c7c:	2100      	movs	r1, #0
 8001c7e:	4463      	add	r3, ip
 8001c80:	00f0      	lsls	r0, r6, #3
 8001c82:	191b      	adds	r3, r3, r4
 8001c84:	1c5c      	adds	r4, r3, #1
 8001c86:	2d0a      	cmp	r5, #10
 8001c88:	dd00      	ble.n	8001c8c <__aeabi_dmul+0x90>
 8001c8a:	e126      	b.n	8001eda <__aeabi_dmul+0x2de>
 8001c8c:	464e      	mov	r6, r9
 8001c8e:	9a04      	ldr	r2, [sp, #16]
 8001c90:	4056      	eors	r6, r2
 8001c92:	b2f2      	uxtb	r2, r6
 8001c94:	9200      	str	r2, [sp, #0]
 8001c96:	2d02      	cmp	r5, #2
 8001c98:	dc00      	bgt.n	8001c9c <__aeabi_dmul+0xa0>
 8001c9a:	e1a8      	b.n	8001fee <__aeabi_dmul+0x3f2>
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	40aa      	lsls	r2, r5
 8001ca0:	27a6      	movs	r7, #166	@ 0xa6
 8001ca2:	0015      	movs	r5, r2
 8001ca4:	00ff      	lsls	r7, r7, #3
 8001ca6:	403a      	ands	r2, r7
 8001ca8:	423d      	tst	r5, r7
 8001caa:	d000      	beq.n	8001cae <__aeabi_dmul+0xb2>
 8001cac:	e113      	b.n	8001ed6 <__aeabi_dmul+0x2da>
 8001cae:	2790      	movs	r7, #144	@ 0x90
 8001cb0:	00bf      	lsls	r7, r7, #2
 8001cb2:	423d      	tst	r5, r7
 8001cb4:	d000      	beq.n	8001cb8 <__aeabi_dmul+0xbc>
 8001cb6:	e216      	b.n	80020e6 <__aeabi_dmul+0x4ea>
 8001cb8:	2288      	movs	r2, #136	@ 0x88
 8001cba:	422a      	tst	r2, r5
 8001cbc:	d000      	beq.n	8001cc0 <__aeabi_dmul+0xc4>
 8001cbe:	e1ef      	b.n	80020a0 <__aeabi_dmul+0x4a4>
 8001cc0:	4641      	mov	r1, r8
 8001cc2:	4642      	mov	r2, r8
 8001cc4:	0409      	lsls	r1, r1, #16
 8001cc6:	0c09      	lsrs	r1, r1, #16
 8001cc8:	000d      	movs	r5, r1
 8001cca:	0c17      	lsrs	r7, r2, #16
 8001ccc:	0c02      	lsrs	r2, r0, #16
 8001cce:	0400      	lsls	r0, r0, #16
 8001cd0:	0c00      	lsrs	r0, r0, #16
 8001cd2:	4345      	muls	r5, r0
 8001cd4:	46ac      	mov	ip, r5
 8001cd6:	0005      	movs	r5, r0
 8001cd8:	0016      	movs	r6, r2
 8001cda:	437d      	muls	r5, r7
 8001cdc:	46a8      	mov	r8, r5
 8001cde:	000d      	movs	r5, r1
 8001ce0:	437e      	muls	r6, r7
 8001ce2:	9203      	str	r2, [sp, #12]
 8001ce4:	9604      	str	r6, [sp, #16]
 8001ce6:	0032      	movs	r2, r6
 8001ce8:	9e03      	ldr	r6, [sp, #12]
 8001cea:	4375      	muls	r5, r6
 8001cec:	4666      	mov	r6, ip
 8001cee:	0c36      	lsrs	r6, r6, #16
 8001cf0:	46b1      	mov	r9, r6
 8001cf2:	4445      	add	r5, r8
 8001cf4:	444d      	add	r5, r9
 8001cf6:	45a8      	cmp	r8, r5
 8001cf8:	d905      	bls.n	8001d06 <__aeabi_dmul+0x10a>
 8001cfa:	0016      	movs	r6, r2
 8001cfc:	2280      	movs	r2, #128	@ 0x80
 8001cfe:	0252      	lsls	r2, r2, #9
 8001d00:	4690      	mov	r8, r2
 8001d02:	4446      	add	r6, r8
 8001d04:	9604      	str	r6, [sp, #16]
 8001d06:	0c2e      	lsrs	r6, r5, #16
 8001d08:	9605      	str	r6, [sp, #20]
 8001d0a:	4666      	mov	r6, ip
 8001d0c:	0436      	lsls	r6, r6, #16
 8001d0e:	0c36      	lsrs	r6, r6, #16
 8001d10:	46b4      	mov	ip, r6
 8001d12:	042d      	lsls	r5, r5, #16
 8001d14:	4465      	add	r5, ip
 8001d16:	9506      	str	r5, [sp, #24]
 8001d18:	465d      	mov	r5, fp
 8001d1a:	0c2d      	lsrs	r5, r5, #16
 8001d1c:	46a9      	mov	r9, r5
 8001d1e:	465d      	mov	r5, fp
 8001d20:	000e      	movs	r6, r1
 8001d22:	042d      	lsls	r5, r5, #16
 8001d24:	0c2d      	lsrs	r5, r5, #16
 8001d26:	436e      	muls	r6, r5
 8001d28:	46b4      	mov	ip, r6
 8001d2a:	002e      	movs	r6, r5
 8001d2c:	437e      	muls	r6, r7
 8001d2e:	46b3      	mov	fp, r6
 8001d30:	464e      	mov	r6, r9
 8001d32:	4371      	muls	r1, r6
 8001d34:	4459      	add	r1, fp
 8001d36:	4688      	mov	r8, r1
 8001d38:	4661      	mov	r1, ip
 8001d3a:	0c09      	lsrs	r1, r1, #16
 8001d3c:	4441      	add	r1, r8
 8001d3e:	4377      	muls	r7, r6
 8001d40:	458b      	cmp	fp, r1
 8001d42:	d903      	bls.n	8001d4c <__aeabi_dmul+0x150>
 8001d44:	2280      	movs	r2, #128	@ 0x80
 8001d46:	0252      	lsls	r2, r2, #9
 8001d48:	4690      	mov	r8, r2
 8001d4a:	4447      	add	r7, r8
 8001d4c:	0c0e      	lsrs	r6, r1, #16
 8001d4e:	46b0      	mov	r8, r6
 8001d50:	003e      	movs	r6, r7
 8001d52:	4446      	add	r6, r8
 8001d54:	9607      	str	r6, [sp, #28]
 8001d56:	4666      	mov	r6, ip
 8001d58:	0437      	lsls	r7, r6, #16
 8001d5a:	9e05      	ldr	r6, [sp, #20]
 8001d5c:	0c3f      	lsrs	r7, r7, #16
 8001d5e:	46b4      	mov	ip, r6
 8001d60:	0409      	lsls	r1, r1, #16
 8001d62:	19c9      	adds	r1, r1, r7
 8001d64:	448c      	add	ip, r1
 8001d66:	4666      	mov	r6, ip
 8001d68:	9605      	str	r6, [sp, #20]
 8001d6a:	4656      	mov	r6, sl
 8001d6c:	0c36      	lsrs	r6, r6, #16
 8001d6e:	46b4      	mov	ip, r6
 8001d70:	4656      	mov	r6, sl
 8001d72:	0437      	lsls	r7, r6, #16
 8001d74:	0c3f      	lsrs	r7, r7, #16
 8001d76:	003e      	movs	r6, r7
 8001d78:	4346      	muls	r6, r0
 8001d7a:	46b0      	mov	r8, r6
 8001d7c:	4666      	mov	r6, ip
 8001d7e:	4346      	muls	r6, r0
 8001d80:	46b2      	mov	sl, r6
 8001d82:	4646      	mov	r6, r8
 8001d84:	4660      	mov	r0, ip
 8001d86:	0c36      	lsrs	r6, r6, #16
 8001d88:	46b3      	mov	fp, r6
 8001d8a:	9a03      	ldr	r2, [sp, #12]
 8001d8c:	4350      	muls	r0, r2
 8001d8e:	437a      	muls	r2, r7
 8001d90:	4452      	add	r2, sl
 8001d92:	445a      	add	r2, fp
 8001d94:	4592      	cmp	sl, r2
 8001d96:	d903      	bls.n	8001da0 <__aeabi_dmul+0x1a4>
 8001d98:	2680      	movs	r6, #128	@ 0x80
 8001d9a:	0276      	lsls	r6, r6, #9
 8001d9c:	46b2      	mov	sl, r6
 8001d9e:	4450      	add	r0, sl
 8001da0:	0c16      	lsrs	r6, r2, #16
 8001da2:	46b2      	mov	sl, r6
 8001da4:	4482      	add	sl, r0
 8001da6:	4640      	mov	r0, r8
 8001da8:	0412      	lsls	r2, r2, #16
 8001daa:	4690      	mov	r8, r2
 8001dac:	0400      	lsls	r0, r0, #16
 8001dae:	0c00      	lsrs	r0, r0, #16
 8001db0:	003a      	movs	r2, r7
 8001db2:	464e      	mov	r6, r9
 8001db4:	4480      	add	r8, r0
 8001db6:	4660      	mov	r0, ip
 8001db8:	436a      	muls	r2, r5
 8001dba:	4377      	muls	r7, r6
 8001dbc:	4345      	muls	r5, r0
 8001dbe:	4370      	muls	r0, r6
 8001dc0:	4684      	mov	ip, r0
 8001dc2:	1978      	adds	r0, r7, r5
 8001dc4:	0c17      	lsrs	r7, r2, #16
 8001dc6:	183f      	adds	r7, r7, r0
 8001dc8:	42bd      	cmp	r5, r7
 8001dca:	d903      	bls.n	8001dd4 <__aeabi_dmul+0x1d8>
 8001dcc:	2080      	movs	r0, #128	@ 0x80
 8001dce:	0240      	lsls	r0, r0, #9
 8001dd0:	4681      	mov	r9, r0
 8001dd2:	44cc      	add	ip, r9
 8001dd4:	9d05      	ldr	r5, [sp, #20]
 8001dd6:	9804      	ldr	r0, [sp, #16]
 8001dd8:	46a9      	mov	r9, r5
 8001dda:	9e07      	ldr	r6, [sp, #28]
 8001ddc:	4448      	add	r0, r9
 8001dde:	4288      	cmp	r0, r1
 8001de0:	4189      	sbcs	r1, r1
 8001de2:	46b1      	mov	r9, r6
 8001de4:	0412      	lsls	r2, r2, #16
 8001de6:	043d      	lsls	r5, r7, #16
 8001de8:	0c12      	lsrs	r2, r2, #16
 8001dea:	18aa      	adds	r2, r5, r2
 8001dec:	444a      	add	r2, r9
 8001dee:	4249      	negs	r1, r1
 8001df0:	1855      	adds	r5, r2, r1
 8001df2:	4440      	add	r0, r8
 8001df4:	46a9      	mov	r9, r5
 8001df6:	4540      	cmp	r0, r8
 8001df8:	41ad      	sbcs	r5, r5
 8001dfa:	46c8      	mov	r8, r9
 8001dfc:	426d      	negs	r5, r5
 8001dfe:	46ab      	mov	fp, r5
 8001e00:	42b2      	cmp	r2, r6
 8001e02:	4192      	sbcs	r2, r2
 8001e04:	4589      	cmp	r9, r1
 8001e06:	4189      	sbcs	r1, r1
 8001e08:	44d0      	add	r8, sl
 8001e0a:	44c3      	add	fp, r8
 8001e0c:	4249      	negs	r1, r1
 8001e0e:	4252      	negs	r2, r2
 8001e10:	430a      	orrs	r2, r1
 8001e12:	45ab      	cmp	fp, r5
 8001e14:	41ad      	sbcs	r5, r5
 8001e16:	45d0      	cmp	r8, sl
 8001e18:	4189      	sbcs	r1, r1
 8001e1a:	426d      	negs	r5, r5
 8001e1c:	4249      	negs	r1, r1
 8001e1e:	430d      	orrs	r5, r1
 8001e20:	4659      	mov	r1, fp
 8001e22:	0c3f      	lsrs	r7, r7, #16
 8001e24:	19d2      	adds	r2, r2, r7
 8001e26:	1952      	adds	r2, r2, r5
 8001e28:	4462      	add	r2, ip
 8001e2a:	0252      	lsls	r2, r2, #9
 8001e2c:	0dc9      	lsrs	r1, r1, #23
 8001e2e:	9d06      	ldr	r5, [sp, #24]
 8001e30:	4311      	orrs	r1, r2
 8001e32:	468a      	mov	sl, r1
 8001e34:	0241      	lsls	r1, r0, #9
 8001e36:	4329      	orrs	r1, r5
 8001e38:	1e4d      	subs	r5, r1, #1
 8001e3a:	41a9      	sbcs	r1, r5
 8001e3c:	0dc0      	lsrs	r0, r0, #23
 8001e3e:	4308      	orrs	r0, r1
 8001e40:	4659      	mov	r1, fp
 8001e42:	0249      	lsls	r1, r1, #9
 8001e44:	4308      	orrs	r0, r1
 8001e46:	4680      	mov	r8, r0
 8001e48:	01d2      	lsls	r2, r2, #7
 8001e4a:	d400      	bmi.n	8001e4e <__aeabi_dmul+0x252>
 8001e4c:	e173      	b.n	8002136 <__aeabi_dmul+0x53a>
 8001e4e:	2201      	movs	r2, #1
 8001e50:	0843      	lsrs	r3, r0, #1
 8001e52:	4002      	ands	r2, r0
 8001e54:	4313      	orrs	r3, r2
 8001e56:	4652      	mov	r2, sl
 8001e58:	07d2      	lsls	r2, r2, #31
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	4698      	mov	r8, r3
 8001e5e:	4653      	mov	r3, sl
 8001e60:	085b      	lsrs	r3, r3, #1
 8001e62:	469a      	mov	sl, r3
 8001e64:	9b00      	ldr	r3, [sp, #0]
 8001e66:	4699      	mov	r9, r3
 8001e68:	4b48      	ldr	r3, [pc, #288]	@ (8001f8c <__aeabi_dmul+0x390>)
 8001e6a:	18e3      	adds	r3, r4, r3
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	dc00      	bgt.n	8001e72 <__aeabi_dmul+0x276>
 8001e70:	e0e5      	b.n	800203e <__aeabi_dmul+0x442>
 8001e72:	4642      	mov	r2, r8
 8001e74:	0752      	lsls	r2, r2, #29
 8001e76:	d00a      	beq.n	8001e8e <__aeabi_dmul+0x292>
 8001e78:	220f      	movs	r2, #15
 8001e7a:	4641      	mov	r1, r8
 8001e7c:	400a      	ands	r2, r1
 8001e7e:	2a04      	cmp	r2, #4
 8001e80:	d005      	beq.n	8001e8e <__aeabi_dmul+0x292>
 8001e82:	3104      	adds	r1, #4
 8001e84:	4541      	cmp	r1, r8
 8001e86:	4192      	sbcs	r2, r2
 8001e88:	4688      	mov	r8, r1
 8001e8a:	4252      	negs	r2, r2
 8001e8c:	4492      	add	sl, r2
 8001e8e:	4652      	mov	r2, sl
 8001e90:	01d2      	lsls	r2, r2, #7
 8001e92:	d506      	bpl.n	8001ea2 <__aeabi_dmul+0x2a6>
 8001e94:	4652      	mov	r2, sl
 8001e96:	4b3e      	ldr	r3, [pc, #248]	@ (8001f90 <__aeabi_dmul+0x394>)
 8001e98:	401a      	ands	r2, r3
 8001e9a:	2380      	movs	r3, #128	@ 0x80
 8001e9c:	4692      	mov	sl, r2
 8001e9e:	00db      	lsls	r3, r3, #3
 8001ea0:	18e3      	adds	r3, r4, r3
 8001ea2:	4a3c      	ldr	r2, [pc, #240]	@ (8001f94 <__aeabi_dmul+0x398>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	dd00      	ble.n	8001eaa <__aeabi_dmul+0x2ae>
 8001ea8:	e09d      	b.n	8001fe6 <__aeabi_dmul+0x3ea>
 8001eaa:	4642      	mov	r2, r8
 8001eac:	08d1      	lsrs	r1, r2, #3
 8001eae:	4652      	mov	r2, sl
 8001eb0:	0752      	lsls	r2, r2, #29
 8001eb2:	430a      	orrs	r2, r1
 8001eb4:	4651      	mov	r1, sl
 8001eb6:	055b      	lsls	r3, r3, #21
 8001eb8:	024c      	lsls	r4, r1, #9
 8001eba:	0b24      	lsrs	r4, r4, #12
 8001ebc:	0d5b      	lsrs	r3, r3, #21
 8001ebe:	e019      	b.n	8001ef4 <__aeabi_dmul+0x2f8>
 8001ec0:	4652      	mov	r2, sl
 8001ec2:	4302      	orrs	r2, r0
 8001ec4:	4690      	mov	r8, r2
 8001ec6:	d000      	beq.n	8001eca <__aeabi_dmul+0x2ce>
 8001ec8:	e0b3      	b.n	8002032 <__aeabi_dmul+0x436>
 8001eca:	001c      	movs	r4, r3
 8001ecc:	2302      	movs	r3, #2
 8001ece:	4692      	mov	sl, r2
 8001ed0:	2508      	movs	r5, #8
 8001ed2:	9303      	str	r3, [sp, #12]
 8001ed4:	e6b8      	b.n	8001c48 <__aeabi_dmul+0x4c>
 8001ed6:	9b00      	ldr	r3, [sp, #0]
 8001ed8:	4699      	mov	r9, r3
 8001eda:	9b03      	ldr	r3, [sp, #12]
 8001edc:	2b02      	cmp	r3, #2
 8001ede:	d100      	bne.n	8001ee2 <__aeabi_dmul+0x2e6>
 8001ee0:	e081      	b.n	8001fe6 <__aeabi_dmul+0x3ea>
 8001ee2:	2b03      	cmp	r3, #3
 8001ee4:	d100      	bne.n	8001ee8 <__aeabi_dmul+0x2ec>
 8001ee6:	e0f5      	b.n	80020d4 <__aeabi_dmul+0x4d8>
 8001ee8:	9b03      	ldr	r3, [sp, #12]
 8001eea:	2b01      	cmp	r3, #1
 8001eec:	d1bc      	bne.n	8001e68 <__aeabi_dmul+0x26c>
 8001eee:	2300      	movs	r3, #0
 8001ef0:	2400      	movs	r4, #0
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	0010      	movs	r0, r2
 8001ef6:	464a      	mov	r2, r9
 8001ef8:	051b      	lsls	r3, r3, #20
 8001efa:	4323      	orrs	r3, r4
 8001efc:	07d2      	lsls	r2, r2, #31
 8001efe:	4313      	orrs	r3, r2
 8001f00:	0019      	movs	r1, r3
 8001f02:	b009      	add	sp, #36	@ 0x24
 8001f04:	bcf0      	pop	{r4, r5, r6, r7}
 8001f06:	46bb      	mov	fp, r7
 8001f08:	46b2      	mov	sl, r6
 8001f0a:	46a9      	mov	r9, r5
 8001f0c:	46a0      	mov	r8, r4
 8001f0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f10:	465b      	mov	r3, fp
 8001f12:	9e00      	ldr	r6, [sp, #0]
 8001f14:	431e      	orrs	r6, r3
 8001f16:	4b1b      	ldr	r3, [pc, #108]	@ (8001f84 <__aeabi_dmul+0x388>)
 8001f18:	18e3      	adds	r3, r4, r3
 8001f1a:	2e00      	cmp	r6, #0
 8001f1c:	d100      	bne.n	8001f20 <__aeabi_dmul+0x324>
 8001f1e:	e081      	b.n	8002024 <__aeabi_dmul+0x428>
 8001f20:	2203      	movs	r2, #3
 8001f22:	464e      	mov	r6, r9
 8001f24:	4315      	orrs	r5, r2
 8001f26:	9a04      	ldr	r2, [sp, #16]
 8001f28:	4056      	eors	r6, r2
 8001f2a:	b2f2      	uxtb	r2, r6
 8001f2c:	9200      	str	r2, [sp, #0]
 8001f2e:	2280      	movs	r2, #128	@ 0x80
 8001f30:	0112      	lsls	r2, r2, #4
 8001f32:	4694      	mov	ip, r2
 8001f34:	4464      	add	r4, ip
 8001f36:	2d0a      	cmp	r5, #10
 8001f38:	dd00      	ble.n	8001f3c <__aeabi_dmul+0x340>
 8001f3a:	e0b7      	b.n	80020ac <__aeabi_dmul+0x4b0>
 8001f3c:	2103      	movs	r1, #3
 8001f3e:	e6ad      	b.n	8001c9c <__aeabi_dmul+0xa0>
 8001f40:	465b      	mov	r3, fp
 8001f42:	9a00      	ldr	r2, [sp, #0]
 8001f44:	4313      	orrs	r3, r2
 8001f46:	d065      	beq.n	8002014 <__aeabi_dmul+0x418>
 8001f48:	465b      	mov	r3, fp
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d100      	bne.n	8001f50 <__aeabi_dmul+0x354>
 8001f4e:	e0e2      	b.n	8002116 <__aeabi_dmul+0x51a>
 8001f50:	4658      	mov	r0, fp
 8001f52:	f000 f9ed 	bl	8002330 <__clzsi2>
 8001f56:	0002      	movs	r2, r0
 8001f58:	0003      	movs	r3, r0
 8001f5a:	3a0b      	subs	r2, #11
 8001f5c:	271d      	movs	r7, #29
 8001f5e:	9e00      	ldr	r6, [sp, #0]
 8001f60:	1aba      	subs	r2, r7, r2
 8001f62:	0019      	movs	r1, r3
 8001f64:	4658      	mov	r0, fp
 8001f66:	40d6      	lsrs	r6, r2
 8001f68:	3908      	subs	r1, #8
 8001f6a:	4088      	lsls	r0, r1
 8001f6c:	0032      	movs	r2, r6
 8001f6e:	4302      	orrs	r2, r0
 8001f70:	9800      	ldr	r0, [sp, #0]
 8001f72:	4693      	mov	fp, r2
 8001f74:	4088      	lsls	r0, r1
 8001f76:	4a08      	ldr	r2, [pc, #32]	@ (8001f98 <__aeabi_dmul+0x39c>)
 8001f78:	1ae3      	subs	r3, r4, r3
 8001f7a:	4694      	mov	ip, r2
 8001f7c:	2100      	movs	r1, #0
 8001f7e:	4463      	add	r3, ip
 8001f80:	e680      	b.n	8001c84 <__aeabi_dmul+0x88>
 8001f82:	46c0      	nop			@ (mov r8, r8)
 8001f84:	000007ff 	.word	0x000007ff
 8001f88:	fffffc01 	.word	0xfffffc01
 8001f8c:	000003ff 	.word	0x000003ff
 8001f90:	feffffff 	.word	0xfeffffff
 8001f94:	000007fe 	.word	0x000007fe
 8001f98:	fffffc0d 	.word	0xfffffc0d
 8001f9c:	4653      	mov	r3, sl
 8001f9e:	4303      	orrs	r3, r0
 8001fa0:	4698      	mov	r8, r3
 8001fa2:	d030      	beq.n	8002006 <__aeabi_dmul+0x40a>
 8001fa4:	4653      	mov	r3, sl
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d100      	bne.n	8001fac <__aeabi_dmul+0x3b0>
 8001faa:	e0a2      	b.n	80020f2 <__aeabi_dmul+0x4f6>
 8001fac:	4650      	mov	r0, sl
 8001fae:	f000 f9bf 	bl	8002330 <__clzsi2>
 8001fb2:	230b      	movs	r3, #11
 8001fb4:	425b      	negs	r3, r3
 8001fb6:	469c      	mov	ip, r3
 8001fb8:	0002      	movs	r2, r0
 8001fba:	4484      	add	ip, r0
 8001fbc:	4666      	mov	r6, ip
 8001fbe:	231d      	movs	r3, #29
 8001fc0:	1b9b      	subs	r3, r3, r6
 8001fc2:	0026      	movs	r6, r4
 8001fc4:	0011      	movs	r1, r2
 8001fc6:	4650      	mov	r0, sl
 8001fc8:	40de      	lsrs	r6, r3
 8001fca:	3908      	subs	r1, #8
 8001fcc:	4088      	lsls	r0, r1
 8001fce:	0033      	movs	r3, r6
 8001fd0:	4303      	orrs	r3, r0
 8001fd2:	469a      	mov	sl, r3
 8001fd4:	0023      	movs	r3, r4
 8001fd6:	408b      	lsls	r3, r1
 8001fd8:	4698      	mov	r8, r3
 8001fda:	2300      	movs	r3, #0
 8001fdc:	4c69      	ldr	r4, [pc, #420]	@ (8002184 <__aeabi_dmul+0x588>)
 8001fde:	2500      	movs	r5, #0
 8001fe0:	1aa4      	subs	r4, r4, r2
 8001fe2:	9303      	str	r3, [sp, #12]
 8001fe4:	e630      	b.n	8001c48 <__aeabi_dmul+0x4c>
 8001fe6:	2400      	movs	r4, #0
 8001fe8:	2200      	movs	r2, #0
 8001fea:	4b67      	ldr	r3, [pc, #412]	@ (8002188 <__aeabi_dmul+0x58c>)
 8001fec:	e782      	b.n	8001ef4 <__aeabi_dmul+0x2f8>
 8001fee:	3d01      	subs	r5, #1
 8001ff0:	2d01      	cmp	r5, #1
 8001ff2:	d900      	bls.n	8001ff6 <__aeabi_dmul+0x3fa>
 8001ff4:	e664      	b.n	8001cc0 <__aeabi_dmul+0xc4>
 8001ff6:	9b00      	ldr	r3, [sp, #0]
 8001ff8:	4699      	mov	r9, r3
 8001ffa:	2902      	cmp	r1, #2
 8001ffc:	d0f3      	beq.n	8001fe6 <__aeabi_dmul+0x3ea>
 8001ffe:	46da      	mov	sl, fp
 8002000:	4680      	mov	r8, r0
 8002002:	9103      	str	r1, [sp, #12]
 8002004:	e770      	b.n	8001ee8 <__aeabi_dmul+0x2ec>
 8002006:	2300      	movs	r3, #0
 8002008:	469a      	mov	sl, r3
 800200a:	3301      	adds	r3, #1
 800200c:	2504      	movs	r5, #4
 800200e:	2400      	movs	r4, #0
 8002010:	9303      	str	r3, [sp, #12]
 8002012:	e619      	b.n	8001c48 <__aeabi_dmul+0x4c>
 8002014:	2200      	movs	r2, #0
 8002016:	3301      	adds	r3, #1
 8002018:	431d      	orrs	r5, r3
 800201a:	4693      	mov	fp, r2
 800201c:	0023      	movs	r3, r4
 800201e:	2000      	movs	r0, #0
 8002020:	2101      	movs	r1, #1
 8002022:	e62f      	b.n	8001c84 <__aeabi_dmul+0x88>
 8002024:	2202      	movs	r2, #2
 8002026:	4315      	orrs	r5, r2
 8002028:	2200      	movs	r2, #0
 800202a:	2000      	movs	r0, #0
 800202c:	4693      	mov	fp, r2
 800202e:	2102      	movs	r1, #2
 8002030:	e628      	b.n	8001c84 <__aeabi_dmul+0x88>
 8002032:	001c      	movs	r4, r3
 8002034:	2303      	movs	r3, #3
 8002036:	4680      	mov	r8, r0
 8002038:	250c      	movs	r5, #12
 800203a:	9303      	str	r3, [sp, #12]
 800203c:	e604      	b.n	8001c48 <__aeabi_dmul+0x4c>
 800203e:	2101      	movs	r1, #1
 8002040:	1ac9      	subs	r1, r1, r3
 8002042:	2938      	cmp	r1, #56	@ 0x38
 8002044:	dd00      	ble.n	8002048 <__aeabi_dmul+0x44c>
 8002046:	e752      	b.n	8001eee <__aeabi_dmul+0x2f2>
 8002048:	291f      	cmp	r1, #31
 800204a:	dd78      	ble.n	800213e <__aeabi_dmul+0x542>
 800204c:	221f      	movs	r2, #31
 800204e:	4252      	negs	r2, r2
 8002050:	1ad3      	subs	r3, r2, r3
 8002052:	4652      	mov	r2, sl
 8002054:	40da      	lsrs	r2, r3
 8002056:	0013      	movs	r3, r2
 8002058:	2920      	cmp	r1, #32
 800205a:	d007      	beq.n	800206c <__aeabi_dmul+0x470>
 800205c:	4a4b      	ldr	r2, [pc, #300]	@ (800218c <__aeabi_dmul+0x590>)
 800205e:	4641      	mov	r1, r8
 8002060:	4694      	mov	ip, r2
 8002062:	4652      	mov	r2, sl
 8002064:	4464      	add	r4, ip
 8002066:	40a2      	lsls	r2, r4
 8002068:	4311      	orrs	r1, r2
 800206a:	4688      	mov	r8, r1
 800206c:	4642      	mov	r2, r8
 800206e:	1e51      	subs	r1, r2, #1
 8002070:	418a      	sbcs	r2, r1
 8002072:	431a      	orrs	r2, r3
 8002074:	2307      	movs	r3, #7
 8002076:	0019      	movs	r1, r3
 8002078:	2400      	movs	r4, #0
 800207a:	4011      	ands	r1, r2
 800207c:	4213      	tst	r3, r2
 800207e:	d00b      	beq.n	8002098 <__aeabi_dmul+0x49c>
 8002080:	230f      	movs	r3, #15
 8002082:	4013      	ands	r3, r2
 8002084:	2b04      	cmp	r3, #4
 8002086:	d07b      	beq.n	8002180 <__aeabi_dmul+0x584>
 8002088:	1d13      	adds	r3, r2, #4
 800208a:	4293      	cmp	r3, r2
 800208c:	41a4      	sbcs	r4, r4
 800208e:	001a      	movs	r2, r3
 8002090:	4264      	negs	r4, r4
 8002092:	0761      	lsls	r1, r4, #29
 8002094:	0264      	lsls	r4, r4, #9
 8002096:	0b24      	lsrs	r4, r4, #12
 8002098:	08d2      	lsrs	r2, r2, #3
 800209a:	2300      	movs	r3, #0
 800209c:	430a      	orrs	r2, r1
 800209e:	e729      	b.n	8001ef4 <__aeabi_dmul+0x2f8>
 80020a0:	9b04      	ldr	r3, [sp, #16]
 80020a2:	46da      	mov	sl, fp
 80020a4:	4699      	mov	r9, r3
 80020a6:	4680      	mov	r8, r0
 80020a8:	9103      	str	r1, [sp, #12]
 80020aa:	e716      	b.n	8001eda <__aeabi_dmul+0x2de>
 80020ac:	2d0f      	cmp	r5, #15
 80020ae:	d10d      	bne.n	80020cc <__aeabi_dmul+0x4d0>
 80020b0:	2480      	movs	r4, #128	@ 0x80
 80020b2:	4653      	mov	r3, sl
 80020b4:	0324      	lsls	r4, r4, #12
 80020b6:	4223      	tst	r3, r4
 80020b8:	d00c      	beq.n	80020d4 <__aeabi_dmul+0x4d8>
 80020ba:	465b      	mov	r3, fp
 80020bc:	4223      	tst	r3, r4
 80020be:	d109      	bne.n	80020d4 <__aeabi_dmul+0x4d8>
 80020c0:	431c      	orrs	r4, r3
 80020c2:	9b04      	ldr	r3, [sp, #16]
 80020c4:	0002      	movs	r2, r0
 80020c6:	4699      	mov	r9, r3
 80020c8:	4b2f      	ldr	r3, [pc, #188]	@ (8002188 <__aeabi_dmul+0x58c>)
 80020ca:	e713      	b.n	8001ef4 <__aeabi_dmul+0x2f8>
 80020cc:	9b04      	ldr	r3, [sp, #16]
 80020ce:	46da      	mov	sl, fp
 80020d0:	4699      	mov	r9, r3
 80020d2:	4680      	mov	r8, r0
 80020d4:	2480      	movs	r4, #128	@ 0x80
 80020d6:	4653      	mov	r3, sl
 80020d8:	0324      	lsls	r4, r4, #12
 80020da:	431c      	orrs	r4, r3
 80020dc:	0324      	lsls	r4, r4, #12
 80020de:	4642      	mov	r2, r8
 80020e0:	4b29      	ldr	r3, [pc, #164]	@ (8002188 <__aeabi_dmul+0x58c>)
 80020e2:	0b24      	lsrs	r4, r4, #12
 80020e4:	e706      	b.n	8001ef4 <__aeabi_dmul+0x2f8>
 80020e6:	2300      	movs	r3, #0
 80020e8:	2480      	movs	r4, #128	@ 0x80
 80020ea:	4699      	mov	r9, r3
 80020ec:	0324      	lsls	r4, r4, #12
 80020ee:	4b26      	ldr	r3, [pc, #152]	@ (8002188 <__aeabi_dmul+0x58c>)
 80020f0:	e700      	b.n	8001ef4 <__aeabi_dmul+0x2f8>
 80020f2:	f000 f91d 	bl	8002330 <__clzsi2>
 80020f6:	2315      	movs	r3, #21
 80020f8:	469c      	mov	ip, r3
 80020fa:	4484      	add	ip, r0
 80020fc:	0002      	movs	r2, r0
 80020fe:	4663      	mov	r3, ip
 8002100:	3220      	adds	r2, #32
 8002102:	2b1c      	cmp	r3, #28
 8002104:	dc00      	bgt.n	8002108 <__aeabi_dmul+0x50c>
 8002106:	e759      	b.n	8001fbc <__aeabi_dmul+0x3c0>
 8002108:	2300      	movs	r3, #0
 800210a:	4698      	mov	r8, r3
 800210c:	0023      	movs	r3, r4
 800210e:	3808      	subs	r0, #8
 8002110:	4083      	lsls	r3, r0
 8002112:	469a      	mov	sl, r3
 8002114:	e761      	b.n	8001fda <__aeabi_dmul+0x3de>
 8002116:	f000 f90b 	bl	8002330 <__clzsi2>
 800211a:	0002      	movs	r2, r0
 800211c:	0003      	movs	r3, r0
 800211e:	3215      	adds	r2, #21
 8002120:	3320      	adds	r3, #32
 8002122:	2a1c      	cmp	r2, #28
 8002124:	dc00      	bgt.n	8002128 <__aeabi_dmul+0x52c>
 8002126:	e719      	b.n	8001f5c <__aeabi_dmul+0x360>
 8002128:	0002      	movs	r2, r0
 800212a:	9900      	ldr	r1, [sp, #0]
 800212c:	3a08      	subs	r2, #8
 800212e:	4091      	lsls	r1, r2
 8002130:	2000      	movs	r0, #0
 8002132:	468b      	mov	fp, r1
 8002134:	e71f      	b.n	8001f76 <__aeabi_dmul+0x37a>
 8002136:	9a00      	ldr	r2, [sp, #0]
 8002138:	001c      	movs	r4, r3
 800213a:	4691      	mov	r9, r2
 800213c:	e694      	b.n	8001e68 <__aeabi_dmul+0x26c>
 800213e:	4b14      	ldr	r3, [pc, #80]	@ (8002190 <__aeabi_dmul+0x594>)
 8002140:	4652      	mov	r2, sl
 8002142:	469c      	mov	ip, r3
 8002144:	4643      	mov	r3, r8
 8002146:	4464      	add	r4, ip
 8002148:	40a2      	lsls	r2, r4
 800214a:	40cb      	lsrs	r3, r1
 800214c:	431a      	orrs	r2, r3
 800214e:	4643      	mov	r3, r8
 8002150:	40a3      	lsls	r3, r4
 8002152:	1e58      	subs	r0, r3, #1
 8002154:	4183      	sbcs	r3, r0
 8002156:	4654      	mov	r4, sl
 8002158:	431a      	orrs	r2, r3
 800215a:	40cc      	lsrs	r4, r1
 800215c:	0753      	lsls	r3, r2, #29
 800215e:	d009      	beq.n	8002174 <__aeabi_dmul+0x578>
 8002160:	230f      	movs	r3, #15
 8002162:	4013      	ands	r3, r2
 8002164:	2b04      	cmp	r3, #4
 8002166:	d005      	beq.n	8002174 <__aeabi_dmul+0x578>
 8002168:	1d13      	adds	r3, r2, #4
 800216a:	4293      	cmp	r3, r2
 800216c:	4192      	sbcs	r2, r2
 800216e:	4252      	negs	r2, r2
 8002170:	18a4      	adds	r4, r4, r2
 8002172:	001a      	movs	r2, r3
 8002174:	0223      	lsls	r3, r4, #8
 8002176:	d58c      	bpl.n	8002092 <__aeabi_dmul+0x496>
 8002178:	2301      	movs	r3, #1
 800217a:	2400      	movs	r4, #0
 800217c:	2200      	movs	r2, #0
 800217e:	e6b9      	b.n	8001ef4 <__aeabi_dmul+0x2f8>
 8002180:	2400      	movs	r4, #0
 8002182:	e786      	b.n	8002092 <__aeabi_dmul+0x496>
 8002184:	fffffc0d 	.word	0xfffffc0d
 8002188:	000007ff 	.word	0x000007ff
 800218c:	0000043e 	.word	0x0000043e
 8002190:	0000041e 	.word	0x0000041e

08002194 <__aeabi_f2d>:
 8002194:	b570      	push	{r4, r5, r6, lr}
 8002196:	0242      	lsls	r2, r0, #9
 8002198:	0043      	lsls	r3, r0, #1
 800219a:	0fc4      	lsrs	r4, r0, #31
 800219c:	20fe      	movs	r0, #254	@ 0xfe
 800219e:	0e1b      	lsrs	r3, r3, #24
 80021a0:	1c59      	adds	r1, r3, #1
 80021a2:	0a55      	lsrs	r5, r2, #9
 80021a4:	4208      	tst	r0, r1
 80021a6:	d00c      	beq.n	80021c2 <__aeabi_f2d+0x2e>
 80021a8:	21e0      	movs	r1, #224	@ 0xe0
 80021aa:	0089      	lsls	r1, r1, #2
 80021ac:	468c      	mov	ip, r1
 80021ae:	076d      	lsls	r5, r5, #29
 80021b0:	0b12      	lsrs	r2, r2, #12
 80021b2:	4463      	add	r3, ip
 80021b4:	051b      	lsls	r3, r3, #20
 80021b6:	4313      	orrs	r3, r2
 80021b8:	07e4      	lsls	r4, r4, #31
 80021ba:	4323      	orrs	r3, r4
 80021bc:	0028      	movs	r0, r5
 80021be:	0019      	movs	r1, r3
 80021c0:	bd70      	pop	{r4, r5, r6, pc}
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d114      	bne.n	80021f0 <__aeabi_f2d+0x5c>
 80021c6:	2d00      	cmp	r5, #0
 80021c8:	d01b      	beq.n	8002202 <__aeabi_f2d+0x6e>
 80021ca:	0028      	movs	r0, r5
 80021cc:	f000 f8b0 	bl	8002330 <__clzsi2>
 80021d0:	280a      	cmp	r0, #10
 80021d2:	dc1c      	bgt.n	800220e <__aeabi_f2d+0x7a>
 80021d4:	230b      	movs	r3, #11
 80021d6:	002a      	movs	r2, r5
 80021d8:	1a1b      	subs	r3, r3, r0
 80021da:	40da      	lsrs	r2, r3
 80021dc:	0003      	movs	r3, r0
 80021de:	3315      	adds	r3, #21
 80021e0:	409d      	lsls	r5, r3
 80021e2:	4b0e      	ldr	r3, [pc, #56]	@ (800221c <__aeabi_f2d+0x88>)
 80021e4:	0312      	lsls	r2, r2, #12
 80021e6:	1a1b      	subs	r3, r3, r0
 80021e8:	055b      	lsls	r3, r3, #21
 80021ea:	0b12      	lsrs	r2, r2, #12
 80021ec:	0d5b      	lsrs	r3, r3, #21
 80021ee:	e7e1      	b.n	80021b4 <__aeabi_f2d+0x20>
 80021f0:	2d00      	cmp	r5, #0
 80021f2:	d009      	beq.n	8002208 <__aeabi_f2d+0x74>
 80021f4:	0b13      	lsrs	r3, r2, #12
 80021f6:	2280      	movs	r2, #128	@ 0x80
 80021f8:	0312      	lsls	r2, r2, #12
 80021fa:	431a      	orrs	r2, r3
 80021fc:	076d      	lsls	r5, r5, #29
 80021fe:	4b08      	ldr	r3, [pc, #32]	@ (8002220 <__aeabi_f2d+0x8c>)
 8002200:	e7d8      	b.n	80021b4 <__aeabi_f2d+0x20>
 8002202:	2300      	movs	r3, #0
 8002204:	2200      	movs	r2, #0
 8002206:	e7d5      	b.n	80021b4 <__aeabi_f2d+0x20>
 8002208:	2200      	movs	r2, #0
 800220a:	4b05      	ldr	r3, [pc, #20]	@ (8002220 <__aeabi_f2d+0x8c>)
 800220c:	e7d2      	b.n	80021b4 <__aeabi_f2d+0x20>
 800220e:	0003      	movs	r3, r0
 8002210:	002a      	movs	r2, r5
 8002212:	3b0b      	subs	r3, #11
 8002214:	409a      	lsls	r2, r3
 8002216:	2500      	movs	r5, #0
 8002218:	e7e3      	b.n	80021e2 <__aeabi_f2d+0x4e>
 800221a:	46c0      	nop			@ (mov r8, r8)
 800221c:	00000389 	.word	0x00000389
 8002220:	000007ff 	.word	0x000007ff

08002224 <__aeabi_d2f>:
 8002224:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002226:	004b      	lsls	r3, r1, #1
 8002228:	030f      	lsls	r7, r1, #12
 800222a:	0d5b      	lsrs	r3, r3, #21
 800222c:	4c3c      	ldr	r4, [pc, #240]	@ (8002320 <__aeabi_d2f+0xfc>)
 800222e:	0f45      	lsrs	r5, r0, #29
 8002230:	b083      	sub	sp, #12
 8002232:	0a7f      	lsrs	r7, r7, #9
 8002234:	1c5e      	adds	r6, r3, #1
 8002236:	432f      	orrs	r7, r5
 8002238:	9000      	str	r0, [sp, #0]
 800223a:	9101      	str	r1, [sp, #4]
 800223c:	0fca      	lsrs	r2, r1, #31
 800223e:	00c5      	lsls	r5, r0, #3
 8002240:	4226      	tst	r6, r4
 8002242:	d00b      	beq.n	800225c <__aeabi_d2f+0x38>
 8002244:	4937      	ldr	r1, [pc, #220]	@ (8002324 <__aeabi_d2f+0x100>)
 8002246:	185c      	adds	r4, r3, r1
 8002248:	2cfe      	cmp	r4, #254	@ 0xfe
 800224a:	dd13      	ble.n	8002274 <__aeabi_d2f+0x50>
 800224c:	20ff      	movs	r0, #255	@ 0xff
 800224e:	2300      	movs	r3, #0
 8002250:	05c0      	lsls	r0, r0, #23
 8002252:	4318      	orrs	r0, r3
 8002254:	07d2      	lsls	r2, r2, #31
 8002256:	4310      	orrs	r0, r2
 8002258:	b003      	add	sp, #12
 800225a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800225c:	433d      	orrs	r5, r7
 800225e:	2b00      	cmp	r3, #0
 8002260:	d101      	bne.n	8002266 <__aeabi_d2f+0x42>
 8002262:	2000      	movs	r0, #0
 8002264:	e7f4      	b.n	8002250 <__aeabi_d2f+0x2c>
 8002266:	2d00      	cmp	r5, #0
 8002268:	d0f0      	beq.n	800224c <__aeabi_d2f+0x28>
 800226a:	2380      	movs	r3, #128	@ 0x80
 800226c:	03db      	lsls	r3, r3, #15
 800226e:	20ff      	movs	r0, #255	@ 0xff
 8002270:	433b      	orrs	r3, r7
 8002272:	e7ed      	b.n	8002250 <__aeabi_d2f+0x2c>
 8002274:	2c00      	cmp	r4, #0
 8002276:	dd14      	ble.n	80022a2 <__aeabi_d2f+0x7e>
 8002278:	9b00      	ldr	r3, [sp, #0]
 800227a:	00ff      	lsls	r7, r7, #3
 800227c:	019b      	lsls	r3, r3, #6
 800227e:	1e58      	subs	r0, r3, #1
 8002280:	4183      	sbcs	r3, r0
 8002282:	0f69      	lsrs	r1, r5, #29
 8002284:	433b      	orrs	r3, r7
 8002286:	430b      	orrs	r3, r1
 8002288:	0759      	lsls	r1, r3, #29
 800228a:	d046      	beq.n	800231a <__aeabi_d2f+0xf6>
 800228c:	210f      	movs	r1, #15
 800228e:	4019      	ands	r1, r3
 8002290:	2904      	cmp	r1, #4
 8002292:	d02a      	beq.n	80022ea <__aeabi_d2f+0xc6>
 8002294:	3304      	adds	r3, #4
 8002296:	0159      	lsls	r1, r3, #5
 8002298:	d527      	bpl.n	80022ea <__aeabi_d2f+0xc6>
 800229a:	3401      	adds	r4, #1
 800229c:	2300      	movs	r3, #0
 800229e:	b2e0      	uxtb	r0, r4
 80022a0:	e7d6      	b.n	8002250 <__aeabi_d2f+0x2c>
 80022a2:	0021      	movs	r1, r4
 80022a4:	3117      	adds	r1, #23
 80022a6:	db24      	blt.n	80022f2 <__aeabi_d2f+0xce>
 80022a8:	2180      	movs	r1, #128	@ 0x80
 80022aa:	201e      	movs	r0, #30
 80022ac:	0409      	lsls	r1, r1, #16
 80022ae:	4339      	orrs	r1, r7
 80022b0:	1b00      	subs	r0, r0, r4
 80022b2:	281f      	cmp	r0, #31
 80022b4:	dd20      	ble.n	80022f8 <__aeabi_d2f+0xd4>
 80022b6:	2602      	movs	r6, #2
 80022b8:	4276      	negs	r6, r6
 80022ba:	1b34      	subs	r4, r6, r4
 80022bc:	000e      	movs	r6, r1
 80022be:	40e6      	lsrs	r6, r4
 80022c0:	0034      	movs	r4, r6
 80022c2:	2820      	cmp	r0, #32
 80022c4:	d004      	beq.n	80022d0 <__aeabi_d2f+0xac>
 80022c6:	4818      	ldr	r0, [pc, #96]	@ (8002328 <__aeabi_d2f+0x104>)
 80022c8:	4684      	mov	ip, r0
 80022ca:	4463      	add	r3, ip
 80022cc:	4099      	lsls	r1, r3
 80022ce:	430d      	orrs	r5, r1
 80022d0:	002b      	movs	r3, r5
 80022d2:	1e59      	subs	r1, r3, #1
 80022d4:	418b      	sbcs	r3, r1
 80022d6:	4323      	orrs	r3, r4
 80022d8:	0759      	lsls	r1, r3, #29
 80022da:	d01a      	beq.n	8002312 <__aeabi_d2f+0xee>
 80022dc:	210f      	movs	r1, #15
 80022de:	2400      	movs	r4, #0
 80022e0:	4019      	ands	r1, r3
 80022e2:	2904      	cmp	r1, #4
 80022e4:	d001      	beq.n	80022ea <__aeabi_d2f+0xc6>
 80022e6:	2400      	movs	r4, #0
 80022e8:	3304      	adds	r3, #4
 80022ea:	019b      	lsls	r3, r3, #6
 80022ec:	0a5b      	lsrs	r3, r3, #9
 80022ee:	b2e0      	uxtb	r0, r4
 80022f0:	e7ae      	b.n	8002250 <__aeabi_d2f+0x2c>
 80022f2:	2000      	movs	r0, #0
 80022f4:	2300      	movs	r3, #0
 80022f6:	e7ab      	b.n	8002250 <__aeabi_d2f+0x2c>
 80022f8:	4c0c      	ldr	r4, [pc, #48]	@ (800232c <__aeabi_d2f+0x108>)
 80022fa:	191c      	adds	r4, r3, r4
 80022fc:	002b      	movs	r3, r5
 80022fe:	40a5      	lsls	r5, r4
 8002300:	40c3      	lsrs	r3, r0
 8002302:	40a1      	lsls	r1, r4
 8002304:	1e68      	subs	r0, r5, #1
 8002306:	4185      	sbcs	r5, r0
 8002308:	4329      	orrs	r1, r5
 800230a:	430b      	orrs	r3, r1
 800230c:	2400      	movs	r4, #0
 800230e:	0759      	lsls	r1, r3, #29
 8002310:	d1bc      	bne.n	800228c <__aeabi_d2f+0x68>
 8002312:	019b      	lsls	r3, r3, #6
 8002314:	2000      	movs	r0, #0
 8002316:	0a5b      	lsrs	r3, r3, #9
 8002318:	e79a      	b.n	8002250 <__aeabi_d2f+0x2c>
 800231a:	08db      	lsrs	r3, r3, #3
 800231c:	b2e0      	uxtb	r0, r4
 800231e:	e797      	b.n	8002250 <__aeabi_d2f+0x2c>
 8002320:	000007fe 	.word	0x000007fe
 8002324:	fffffc80 	.word	0xfffffc80
 8002328:	fffffca2 	.word	0xfffffca2
 800232c:	fffffc82 	.word	0xfffffc82

08002330 <__clzsi2>:
 8002330:	211c      	movs	r1, #28
 8002332:	2301      	movs	r3, #1
 8002334:	041b      	lsls	r3, r3, #16
 8002336:	4298      	cmp	r0, r3
 8002338:	d301      	bcc.n	800233e <__clzsi2+0xe>
 800233a:	0c00      	lsrs	r0, r0, #16
 800233c:	3910      	subs	r1, #16
 800233e:	0a1b      	lsrs	r3, r3, #8
 8002340:	4298      	cmp	r0, r3
 8002342:	d301      	bcc.n	8002348 <__clzsi2+0x18>
 8002344:	0a00      	lsrs	r0, r0, #8
 8002346:	3908      	subs	r1, #8
 8002348:	091b      	lsrs	r3, r3, #4
 800234a:	4298      	cmp	r0, r3
 800234c:	d301      	bcc.n	8002352 <__clzsi2+0x22>
 800234e:	0900      	lsrs	r0, r0, #4
 8002350:	3904      	subs	r1, #4
 8002352:	a202      	add	r2, pc, #8	@ (adr r2, 800235c <__clzsi2+0x2c>)
 8002354:	5c10      	ldrb	r0, [r2, r0]
 8002356:	1840      	adds	r0, r0, r1
 8002358:	4770      	bx	lr
 800235a:	46c0      	nop			@ (mov r8, r8)
 800235c:	02020304 	.word	0x02020304
 8002360:	01010101 	.word	0x01010101
	...

0800236c <memset>:
 800236c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800236e:	0005      	movs	r5, r0
 8002370:	0783      	lsls	r3, r0, #30
 8002372:	d049      	beq.n	8002408 <memset+0x9c>
 8002374:	1e54      	subs	r4, r2, #1
 8002376:	2a00      	cmp	r2, #0
 8002378:	d045      	beq.n	8002406 <memset+0x9a>
 800237a:	0003      	movs	r3, r0
 800237c:	2603      	movs	r6, #3
 800237e:	b2ca      	uxtb	r2, r1
 8002380:	e002      	b.n	8002388 <memset+0x1c>
 8002382:	3501      	adds	r5, #1
 8002384:	3c01      	subs	r4, #1
 8002386:	d33e      	bcc.n	8002406 <memset+0x9a>
 8002388:	3301      	adds	r3, #1
 800238a:	702a      	strb	r2, [r5, #0]
 800238c:	4233      	tst	r3, r6
 800238e:	d1f8      	bne.n	8002382 <memset+0x16>
 8002390:	2c03      	cmp	r4, #3
 8002392:	d930      	bls.n	80023f6 <memset+0x8a>
 8002394:	22ff      	movs	r2, #255	@ 0xff
 8002396:	400a      	ands	r2, r1
 8002398:	0215      	lsls	r5, r2, #8
 800239a:	18ad      	adds	r5, r5, r2
 800239c:	042a      	lsls	r2, r5, #16
 800239e:	18ad      	adds	r5, r5, r2
 80023a0:	2c0f      	cmp	r4, #15
 80023a2:	d934      	bls.n	800240e <memset+0xa2>
 80023a4:	0027      	movs	r7, r4
 80023a6:	3f10      	subs	r7, #16
 80023a8:	093f      	lsrs	r7, r7, #4
 80023aa:	013e      	lsls	r6, r7, #4
 80023ac:	46b4      	mov	ip, r6
 80023ae:	001e      	movs	r6, r3
 80023b0:	001a      	movs	r2, r3
 80023b2:	3610      	adds	r6, #16
 80023b4:	4466      	add	r6, ip
 80023b6:	6015      	str	r5, [r2, #0]
 80023b8:	6055      	str	r5, [r2, #4]
 80023ba:	6095      	str	r5, [r2, #8]
 80023bc:	60d5      	str	r5, [r2, #12]
 80023be:	3210      	adds	r2, #16
 80023c0:	4296      	cmp	r6, r2
 80023c2:	d1f8      	bne.n	80023b6 <memset+0x4a>
 80023c4:	3701      	adds	r7, #1
 80023c6:	013f      	lsls	r7, r7, #4
 80023c8:	19db      	adds	r3, r3, r7
 80023ca:	270f      	movs	r7, #15
 80023cc:	220c      	movs	r2, #12
 80023ce:	4027      	ands	r7, r4
 80023d0:	4022      	ands	r2, r4
 80023d2:	003c      	movs	r4, r7
 80023d4:	2a00      	cmp	r2, #0
 80023d6:	d00e      	beq.n	80023f6 <memset+0x8a>
 80023d8:	1f3e      	subs	r6, r7, #4
 80023da:	08b6      	lsrs	r6, r6, #2
 80023dc:	00b4      	lsls	r4, r6, #2
 80023de:	46a4      	mov	ip, r4
 80023e0:	001a      	movs	r2, r3
 80023e2:	1d1c      	adds	r4, r3, #4
 80023e4:	4464      	add	r4, ip
 80023e6:	c220      	stmia	r2!, {r5}
 80023e8:	42a2      	cmp	r2, r4
 80023ea:	d1fc      	bne.n	80023e6 <memset+0x7a>
 80023ec:	2403      	movs	r4, #3
 80023ee:	3601      	adds	r6, #1
 80023f0:	00b6      	lsls	r6, r6, #2
 80023f2:	199b      	adds	r3, r3, r6
 80023f4:	403c      	ands	r4, r7
 80023f6:	2c00      	cmp	r4, #0
 80023f8:	d005      	beq.n	8002406 <memset+0x9a>
 80023fa:	b2c9      	uxtb	r1, r1
 80023fc:	191c      	adds	r4, r3, r4
 80023fe:	7019      	strb	r1, [r3, #0]
 8002400:	3301      	adds	r3, #1
 8002402:	429c      	cmp	r4, r3
 8002404:	d1fb      	bne.n	80023fe <memset+0x92>
 8002406:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002408:	0003      	movs	r3, r0
 800240a:	0014      	movs	r4, r2
 800240c:	e7c0      	b.n	8002390 <memset+0x24>
 800240e:	0027      	movs	r7, r4
 8002410:	e7e2      	b.n	80023d8 <memset+0x6c>
 8002412:	46c0      	nop			@ (mov r8, r8)

08002414 <memcpy>:
 8002414:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002416:	0005      	movs	r5, r0
 8002418:	2a0f      	cmp	r2, #15
 800241a:	d931      	bls.n	8002480 <memcpy+0x6c>
 800241c:	2703      	movs	r7, #3
 800241e:	003e      	movs	r6, r7
 8002420:	430d      	orrs	r5, r1
 8002422:	000c      	movs	r4, r1
 8002424:	0003      	movs	r3, r0
 8002426:	402e      	ands	r6, r5
 8002428:	422f      	tst	r7, r5
 800242a:	d134      	bne.n	8002496 <memcpy+0x82>
 800242c:	0015      	movs	r5, r2
 800242e:	3d10      	subs	r5, #16
 8002430:	092d      	lsrs	r5, r5, #4
 8002432:	46ac      	mov	ip, r5
 8002434:	012f      	lsls	r7, r5, #4
 8002436:	183f      	adds	r7, r7, r0
 8002438:	6865      	ldr	r5, [r4, #4]
 800243a:	605d      	str	r5, [r3, #4]
 800243c:	68a5      	ldr	r5, [r4, #8]
 800243e:	609d      	str	r5, [r3, #8]
 8002440:	68e5      	ldr	r5, [r4, #12]
 8002442:	60dd      	str	r5, [r3, #12]
 8002444:	6825      	ldr	r5, [r4, #0]
 8002446:	3410      	adds	r4, #16
 8002448:	601d      	str	r5, [r3, #0]
 800244a:	001d      	movs	r5, r3
 800244c:	3310      	adds	r3, #16
 800244e:	42bd      	cmp	r5, r7
 8002450:	d1f2      	bne.n	8002438 <memcpy+0x24>
 8002452:	4665      	mov	r5, ip
 8002454:	230f      	movs	r3, #15
 8002456:	240c      	movs	r4, #12
 8002458:	3501      	adds	r5, #1
 800245a:	012d      	lsls	r5, r5, #4
 800245c:	1949      	adds	r1, r1, r5
 800245e:	4013      	ands	r3, r2
 8002460:	1945      	adds	r5, r0, r5
 8002462:	4214      	tst	r4, r2
 8002464:	d01a      	beq.n	800249c <memcpy+0x88>
 8002466:	3b04      	subs	r3, #4
 8002468:	089b      	lsrs	r3, r3, #2
 800246a:	3301      	adds	r3, #1
 800246c:	009b      	lsls	r3, r3, #2
 800246e:	598c      	ldr	r4, [r1, r6]
 8002470:	51ac      	str	r4, [r5, r6]
 8002472:	3604      	adds	r6, #4
 8002474:	429e      	cmp	r6, r3
 8002476:	d1fa      	bne.n	800246e <memcpy+0x5a>
 8002478:	2303      	movs	r3, #3
 800247a:	19ad      	adds	r5, r5, r6
 800247c:	1989      	adds	r1, r1, r6
 800247e:	401a      	ands	r2, r3
 8002480:	1e56      	subs	r6, r2, #1
 8002482:	2a00      	cmp	r2, #0
 8002484:	d006      	beq.n	8002494 <memcpy+0x80>
 8002486:	2300      	movs	r3, #0
 8002488:	5ccc      	ldrb	r4, [r1, r3]
 800248a:	001a      	movs	r2, r3
 800248c:	54ec      	strb	r4, [r5, r3]
 800248e:	3301      	adds	r3, #1
 8002490:	4296      	cmp	r6, r2
 8002492:	d1f9      	bne.n	8002488 <memcpy+0x74>
 8002494:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002496:	0005      	movs	r5, r0
 8002498:	1e56      	subs	r6, r2, #1
 800249a:	e7f4      	b.n	8002486 <memcpy+0x72>
 800249c:	001a      	movs	r2, r3
 800249e:	e7ef      	b.n	8002480 <memcpy+0x6c>

080024a0 <__libc_init_array>:
 80024a0:	b570      	push	{r4, r5, r6, lr}
 80024a2:	4b0d      	ldr	r3, [pc, #52]	@ (80024d8 <__libc_init_array+0x38>)
 80024a4:	4d0d      	ldr	r5, [pc, #52]	@ (80024dc <__libc_init_array+0x3c>)
 80024a6:	1b5e      	subs	r6, r3, r5
 80024a8:	10b6      	asrs	r6, r6, #2
 80024aa:	42ab      	cmp	r3, r5
 80024ac:	d005      	beq.n	80024ba <__libc_init_array+0x1a>
 80024ae:	2400      	movs	r4, #0
 80024b0:	cd08      	ldmia	r5!, {r3}
 80024b2:	3401      	adds	r4, #1
 80024b4:	4798      	blx	r3
 80024b6:	42a6      	cmp	r6, r4
 80024b8:	d8fa      	bhi.n	80024b0 <__libc_init_array+0x10>
 80024ba:	f000 fd85 	bl	8002fc8 <_init>
 80024be:	4b08      	ldr	r3, [pc, #32]	@ (80024e0 <__libc_init_array+0x40>)
 80024c0:	4d08      	ldr	r5, [pc, #32]	@ (80024e4 <__libc_init_array+0x44>)
 80024c2:	1b5e      	subs	r6, r3, r5
 80024c4:	10b6      	asrs	r6, r6, #2
 80024c6:	42ab      	cmp	r3, r5
 80024c8:	d005      	beq.n	80024d6 <__libc_init_array+0x36>
 80024ca:	2400      	movs	r4, #0
 80024cc:	cd08      	ldmia	r5!, {r3}
 80024ce:	3401      	adds	r4, #1
 80024d0:	4798      	blx	r3
 80024d2:	42a6      	cmp	r6, r4
 80024d4:	d8fa      	bhi.n	80024cc <__libc_init_array+0x2c>
 80024d6:	bd70      	pop	{r4, r5, r6, pc}
	...

080024e8 <System_Clock_Init>:

/**
 * @brief  Initializes the STM32F030R8 clock
 * @retval None
 */
void System_Clock_Init(){
 80024e8:	b510      	push	{r4, lr}
  RCC_GetClocksFreq(&RCC_Clocks);
 80024ea:	4c0c      	ldr	r4, [pc, #48]	@ (800251c <System_Clock_Init+0x34>)
 80024ec:	0020      	movs	r0, r4
 80024ee:	f7fe fb03 	bl	8000af8 <RCC_GetClocksFreq>
  SysTick_Config(RCC_Clocks.HCLK_Frequency / 1000);
 80024f2:	21fa      	movs	r1, #250	@ 0xfa
 80024f4:	6860      	ldr	r0, [r4, #4]
 80024f6:	0089      	lsls	r1, r1, #2
 80024f8:	f7fe fdce 	bl	8001098 <__udivsi3>
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 80024fc:	21c0      	movs	r1, #192	@ 0xc0
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 80024fe:	4a08      	ldr	r2, [pc, #32]	@ (8002520 <System_Clock_Init+0x38>)
 8002500:	3801      	subs	r0, #1
 8002502:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 8002504:	4807      	ldr	r0, [pc, #28]	@ (8002524 <System_Clock_Init+0x3c>)
 8002506:	0609      	lsls	r1, r1, #24
 8002508:	6a03      	ldr	r3, [r0, #32]
 800250a:	021b      	lsls	r3, r3, #8
 800250c:	0a1b      	lsrs	r3, r3, #8
 800250e:	430b      	orrs	r3, r1
 8002510:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8002512:	2300      	movs	r3, #0
 8002514:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002516:	3307      	adds	r3, #7
 8002518:	6013      	str	r3, [r2, #0]
}
 800251a:	bd10      	pop	{r4, pc}
 800251c:	20000014 	.word	0x20000014
 8002520:	e000e010 	.word	0xe000e010
 8002524:	e000ed00 	.word	0xe000ed00

08002528 <Delay>:
* @brief  Inserts a delay time.
* @param  nTime: specifies the delay time length, in ms.
* @retval None
*/
void Delay(__IO uint32_t nTime)
{
 8002528:	b082      	sub	sp, #8
 800252a:	9001      	str	r0, [sp, #4]
  TimingDelay = nTime;
 800252c:	9a01      	ldr	r2, [sp, #4]
 800252e:	4b03      	ldr	r3, [pc, #12]	@ (800253c <Delay+0x14>)
 8002530:	601a      	str	r2, [r3, #0]

  while(TimingDelay != 0);
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	2a00      	cmp	r2, #0
 8002536:	d1fc      	bne.n	8002532 <Delay+0xa>
}
 8002538:	b002      	add	sp, #8
 800253a:	4770      	bx	lr
 800253c:	20000034 	.word	0x20000034

08002540 <main>:
{
 8002540:	b510      	push	{r4, lr}
 8002542:	b092      	sub	sp, #72	@ 0x48
  unsigned char data[32] = {0x01, 0x02, 0x03, 0x04, 0x05, 0x06,
 8002544:	2220      	movs	r2, #32
 8002546:	4913      	ldr	r1, [pc, #76]	@ (8002594 <main+0x54>)
 8002548:	4668      	mov	r0, sp
 800254a:	f7ff ff63 	bl	8002414 <memcpy>
  System_Clock_Init();
 800254e:	f7ff ffcb 	bl	80024e8 <System_Clock_Init>
  I2C_Settings_Init();
 8002552:	f000 f8fb 	bl	800274c <I2C_Settings_Init>
  ICM20948_init();
 8002556:	f000 fb9f 	bl	8002c98 <ICM20948_init>
  getICM20948_ACCEL_GYRO_TEMPdata(ambient_data);
 800255a:	a808      	add	r0, sp, #32
 800255c:	f000 fbf0 	bl	8002d40 <getICM20948_ACCEL_GYRO_TEMPdata>
  getICM20948_ACCEL_GYRO_TEMPdata(ambient_data);
 8002560:	a808      	add	r0, sp, #32
 8002562:	f000 fbed 	bl	8002d40 <getICM20948_ACCEL_GYRO_TEMPdata>
  NRF24L01p_Init(); // TEST
 8002566:	f000 fb71 	bl	8002c4c <NRF24L01p_Init>
  Delay(1);
 800256a:	2001      	movs	r0, #1
 800256c:	f7ff ffdc 	bl	8002528 <Delay>
    Delay(1000);
 8002570:	24fa      	movs	r4, #250	@ 0xfa
  test_nrf24_connection(); // TEST
 8002572:	f000 fb19 	bl	8002ba8 <test_nrf24_connection>
  delay_microseconds(100*1000, NULL);  // Wait for NRF24L01+ to power on TEST
 8002576:	2100      	movs	r1, #0
 8002578:	4807      	ldr	r0, [pc, #28]	@ (8002598 <main+0x58>)
 800257a:	f000 f8a5 	bl	80026c8 <delay_microseconds>
    Delay(1000);
 800257e:	00a4      	lsls	r4, r4, #2
    transmit(data, sizeof(data)/sizeof(unsigned char), sizeof(unsigned char)); // TEST
 8002580:	4668      	mov	r0, sp
 8002582:	2201      	movs	r2, #1
 8002584:	2120      	movs	r1, #32
 8002586:	f000 fac5 	bl	8002b14 <transmit>
    Delay(1000);
 800258a:	0020      	movs	r0, r4
 800258c:	f7ff ffcc 	bl	8002528 <Delay>
  while (1)
 8002590:	e7f6      	b.n	8002580 <main+0x40>
 8002592:	46c0      	nop			@ (mov r8, r8)
 8002594:	08002fa4 	.word	0x08002fa4
 8002598:	000186a0 	.word	0x000186a0

0800259c <TimingDelay_Decrement>:
* @param  None
* @retval None
*/
void TimingDelay_Decrement(void)
{
  if (TimingDelay != 0x00)
 800259c:	4b03      	ldr	r3, [pc, #12]	@ (80025ac <TimingDelay_Decrement+0x10>)
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	2a00      	cmp	r2, #0
 80025a2:	d002      	beq.n	80025aa <TimingDelay_Decrement+0xe>
  { 
    TimingDelay--;
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	3a01      	subs	r2, #1
 80025a8:	601a      	str	r2, [r3, #0]
  }
}
 80025aa:	4770      	bx	lr
 80025ac:	20000034 	.word	0x20000034

080025b0 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{    
 80025b0:	b513      	push	{r0, r1, r4, lr}
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80025b2:	2001      	movs	r0, #1

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFF;

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 80025b4:	240f      	movs	r4, #15
  RCC->CR |= (uint32_t)0x00000001;
 80025b6:	4b24      	ldr	r3, [pc, #144]	@ (8002648 <SystemInit+0x98>)
  RCC->CFGR &= (uint32_t)0xF8FFB80C;
 80025b8:	4924      	ldr	r1, [pc, #144]	@ (800264c <SystemInit+0x9c>)
  RCC->CR |= (uint32_t)0x00000001;
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	4302      	orrs	r2, r0
 80025be:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0xF8FFB80C;
 80025c0:	685a      	ldr	r2, [r3, #4]
 80025c2:	400a      	ands	r2, r1
 80025c4:	605a      	str	r2, [r3, #4]
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80025c6:	681a      	ldr	r2, [r3, #0]
 80025c8:	4921      	ldr	r1, [pc, #132]	@ (8002650 <SystemInit+0xa0>)
 80025ca:	400a      	ands	r2, r1
 80025cc:	601a      	str	r2, [r3, #0]
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	4920      	ldr	r1, [pc, #128]	@ (8002654 <SystemInit+0xa4>)
 80025d2:	400a      	ands	r2, r1
 80025d4:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0xFFC0FFFF;
 80025d6:	685a      	ldr	r2, [r3, #4]
 80025d8:	491f      	ldr	r1, [pc, #124]	@ (8002658 <SystemInit+0xa8>)
 80025da:	400a      	ands	r2, r1
 80025dc:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 80025de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025e0:	43a2      	bics	r2, r4
 80025e2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Reset USARTSW[1:0], I2CSW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEAC;
 80025e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80025e6:	4c1d      	ldr	r4, [pc, #116]	@ (800265c <SystemInit+0xac>)
 80025e8:	4022      	ands	r2, r4
 80025ea:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFE;
 80025ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80025ee:	4382      	bics	r2, r0
 80025f0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80025f2:	2200      	movs	r2, #0
 80025f4:	609a      	str	r2, [r3, #8]
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80025f6:	9200      	str	r2, [sp, #0]
 80025f8:	9201      	str	r2, [sp, #4]
  /* SYSCLK, HCLK, PCLK configuration ----------------------------------------*/
#if defined (PLL_SOURCE_HSI)
  /* At this stage the HSI is already enabled */

  /* Enable Prefetch Buffer and set Flash Latency */
  FLASH->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY;
 80025fa:	4a19      	ldr	r2, [pc, #100]	@ (8002660 <SystemInit+0xb0>)
 80025fc:	3010      	adds	r0, #16
 80025fe:	6010      	str	r0, [r2, #0]
 
  /* HCLK = SYSCLK */
  RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8002600:	685a      	ldr	r2, [r3, #4]
 8002602:	605a      	str	r2, [r3, #4]
      
  /* PCLK = HCLK */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE_DIV1;
 8002604:	685a      	ldr	r2, [r3, #4]
 8002606:	605a      	str	r2, [r3, #4]

  /* PLL configuration = (HSI/2) * 12 = ~48 MHz */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 8002608:	685a      	ldr	r2, [r3, #4]
 800260a:	400a      	ands	r2, r1
 800260c:	605a      	str	r2, [r3, #4]
  RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL12);
 800260e:	22a0      	movs	r2, #160	@ 0xa0
 8002610:	6859      	ldr	r1, [r3, #4]
 8002612:	0392      	lsls	r2, r2, #14
 8002614:	430a      	orrs	r2, r1
 8002616:	605a      	str	r2, [r3, #4]
            
  /* Enable PLL */
  RCC->CR |= RCC_CR_PLLON;
 8002618:	2280      	movs	r2, #128	@ 0x80
 800261a:	6819      	ldr	r1, [r3, #0]
 800261c:	0452      	lsls	r2, r2, #17
 800261e:	430a      	orrs	r2, r1
 8002620:	601a      	str	r2, [r3, #0]

  /* Wait till PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8002622:	2280      	movs	r2, #128	@ 0x80
 8002624:	0492      	lsls	r2, r2, #18
 8002626:	6819      	ldr	r1, [r3, #0]
 8002628:	4211      	tst	r1, r2
 800262a:	d0fc      	beq.n	8002626 <SystemInit+0x76>
  {
  }

  /* Select PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800262c:	2103      	movs	r1, #3
 800262e:	685a      	ldr	r2, [r3, #4]
 8002630:	438a      	bics	r2, r1
 8002632:	605a      	str	r2, [r3, #4]
  RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8002634:	2202      	movs	r2, #2
 8002636:	6859      	ldr	r1, [r3, #4]
 8002638:	430a      	orrs	r2, r1

  /* Wait till PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 800263a:	210c      	movs	r1, #12
  RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 800263c:	605a      	str	r2, [r3, #4]
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 800263e:	685a      	ldr	r2, [r3, #4]
 8002640:	400a      	ands	r2, r1
 8002642:	2a08      	cmp	r2, #8
 8002644:	d1fb      	bne.n	800263e <SystemInit+0x8e>
}
 8002646:	bd13      	pop	{r0, r1, r4, pc}
 8002648:	40021000 	.word	0x40021000
 800264c:	f8ffb80c 	.word	0xf8ffb80c
 8002650:	fef6ffff 	.word	0xfef6ffff
 8002654:	fffbffff 	.word	0xfffbffff
 8002658:	ffc0ffff 	.word	0xffc0ffff
 800265c:	fffffeac 	.word	0xfffffeac
 8002660:	40022000 	.word	0x40022000

08002664 <STM_EVAL_PBGetState>:
  *   This parameter must be: BUTTON_USER  
  * @retval The Button GPIO pin value.
  */
uint32_t STM_EVAL_PBGetState(Button_TypeDef Button)
{
  return GPIO_ReadInputDataBit(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 8002664:	2180      	movs	r1, #128	@ 0x80
{
 8002666:	b510      	push	{r4, lr}
  return GPIO_ReadInputDataBit(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 8002668:	4b03      	ldr	r3, [pc, #12]	@ (8002678 <STM_EVAL_PBGetState+0x14>)
 800266a:	0080      	lsls	r0, r0, #2
 800266c:	58c0      	ldr	r0, [r0, r3]
 800266e:	0189      	lsls	r1, r1, #6
 8002670:	f7fd fe5e 	bl	8000330 <GPIO_ReadInputDataBit>
}
 8002674:	bd10      	pop	{r4, pc}
 8002676:	46c0      	nop			@ (mov r8, r8)
 8002678:	20000000 	.word	0x20000000

0800267c <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 800267c:	4770      	bx	lr

0800267e <HardFault_Handler>:
  * @retval None
  */
void HardFault_Handler(void)
{
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800267e:	e7fe      	b.n	800267e <HardFault_Handler>

08002680 <SVC_Handler>:
/**
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
 8002680:	4770      	bx	lr

08002682 <PendSV_Handler>:
/**
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
 8002682:	4770      	bx	lr

08002684 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8002684:	b510      	push	{r4, lr}
  TimingDelay_Decrement();
 8002686:	f7ff ff89 	bl	800259c <TimingDelay_Decrement>
}
 800268a:	bd10      	pop	{r4, pc}

0800268c <EXTI4_15_IRQHandler>:
  * @param  None
  * @retval None
  */
void EXTI4_15_IRQHandler(void)
{
  if ((EXTI_GetITStatus(USER_BUTTON_EXTI_LINE) == SET)&&(STM_EVAL_PBGetState(BUTTON_USER) != RESET))
 800268c:	2080      	movs	r0, #128	@ 0x80
{
 800268e:	b510      	push	{r4, lr}
  if ((EXTI_GetITStatus(USER_BUTTON_EXTI_LINE) == SET)&&(STM_EVAL_PBGetState(BUTTON_USER) != RESET))
 8002690:	0180      	lsls	r0, r0, #6
 8002692:	f7fd fd79 	bl	8000188 <EXTI_GetITStatus>
 8002696:	2801      	cmp	r0, #1
 8002698:	d10e      	bne.n	80026b8 <EXTI4_15_IRQHandler+0x2c>
 800269a:	2000      	movs	r0, #0
 800269c:	f7ff ffe2 	bl	8002664 <STM_EVAL_PBGetState>
 80026a0:	2800      	cmp	r0, #0
 80026a2:	d009      	beq.n	80026b8 <EXTI4_15_IRQHandler+0x2c>
	{		
  if(BlinkSpeed == 1)
 80026a4:	4a07      	ldr	r2, [pc, #28]	@ (80026c4 <EXTI4_15_IRQHandler+0x38>)
 80026a6:	7813      	ldrb	r3, [r2, #0]
 80026a8:	2b01      	cmp	r3, #1
 80026aa:	d106      	bne.n	80026ba <EXTI4_15_IRQHandler+0x2e>
  {
    BlinkSpeed = 0;
 80026ac:	2300      	movs	r3, #0
  else
  {
    BlinkSpeed ++;
  }
  /* Clear the EXTI line pending bit */
  EXTI_ClearITPendingBit(USER_BUTTON_EXTI_LINE);
 80026ae:	2080      	movs	r0, #128	@ 0x80
 80026b0:	0180      	lsls	r0, r0, #6
    BlinkSpeed ++;
 80026b2:	7013      	strb	r3, [r2, #0]
  EXTI_ClearITPendingBit(USER_BUTTON_EXTI_LINE);
 80026b4:	f7fd fd76 	bl	80001a4 <EXTI_ClearITPendingBit>
  }	
}
 80026b8:	bd10      	pop	{r4, pc}
    BlinkSpeed ++;
 80026ba:	7813      	ldrb	r3, [r2, #0]
 80026bc:	3301      	adds	r3, #1
 80026be:	b2db      	uxtb	r3, r3
 80026c0:	e7f5      	b.n	80026ae <EXTI4_15_IRQHandler+0x22>
 80026c2:	46c0      	nop			@ (mov r8, r8)
 80026c4:	20000030 	.word	0x20000030

080026c8 <delay_microseconds>:
/**
 * @brief  Delay function for BME280 drivers.
 * @param  usec: specifies the delay time length, in 1 microsecond.
 * @retval None
 */
void __attribute__((optimize("O0"))) delay_microseconds(uint32_t usec, void *intf_ptr){
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b084      	sub	sp, #16
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	6039      	str	r1, [r7, #0]
  for(volatile uint32_t counter = 0; counter < usec; counter++){
 80026d2:	2300      	movs	r3, #0
 80026d4:	60fb      	str	r3, [r7, #12]
 80026d6:	e024      	b.n	8002722 <delay_microseconds+0x5a>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) static __INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80026d8:	46c0      	nop			@ (mov r8, r8)
}
 80026da:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 80026dc:	46c0      	nop			@ (mov r8, r8)
}
 80026de:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 80026e0:	46c0      	nop			@ (mov r8, r8)
}
 80026e2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 80026e4:	46c0      	nop			@ (mov r8, r8)
}
 80026e6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 80026e8:	46c0      	nop			@ (mov r8, r8)
}
 80026ea:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 80026ec:	46c0      	nop			@ (mov r8, r8)
}
 80026ee:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 80026f0:	46c0      	nop			@ (mov r8, r8)
}
 80026f2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 80026f4:	46c0      	nop			@ (mov r8, r8)
}
 80026f6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 80026f8:	46c0      	nop			@ (mov r8, r8)
}
 80026fa:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 80026fc:	46c0      	nop			@ (mov r8, r8)
}
 80026fe:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 8002700:	46c0      	nop			@ (mov r8, r8)
}
 8002702:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 8002704:	46c0      	nop			@ (mov r8, r8)
}
 8002706:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 8002708:	46c0      	nop			@ (mov r8, r8)
}
 800270a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 800270c:	46c0      	nop			@ (mov r8, r8)
}
 800270e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 8002710:	46c0      	nop			@ (mov r8, r8)
}
 8002712:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 8002714:	46c0      	nop			@ (mov r8, r8)
}
 8002716:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("nop");
 8002718:	46c0      	nop			@ (mov r8, r8)
}
 800271a:	46c0      	nop			@ (mov r8, r8)
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	3301      	adds	r3, #1
 8002720:	60fb      	str	r3, [r7, #12]
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	687a      	ldr	r2, [r7, #4]
 8002726:	429a      	cmp	r2, r3
 8002728:	d8d6      	bhi.n	80026d8 <delay_microseconds+0x10>
    __NOP();__NOP();__NOP();__NOP();__NOP();__NOP();
    __NOP();__NOP();__NOP();__NOP();__NOP();__NOP();
    __NOP();__NOP();__NOP();__NOP();__NOP();
    // this is nearly perfect timing
  }
}
 800272a:	46c0      	nop			@ (mov r8, r8)
 800272c:	46c0      	nop			@ (mov r8, r8)
 800272e:	46bd      	mov	sp, r7
 8002730:	b004      	add	sp, #16
 8002732:	bd80      	pop	{r7, pc}

08002734 <set_nrf24_SPI_CE.part.0>:

/**
 * @brief  Enables the CE pin for the NRF24LO1+ module. Active low
 * @retval None
 */
void set_nrf24_SPI_CE(uint8_t input){
 8002734:	b510      	push	{r4, lr}
  if(input == 1){
    (GPIOA->BSRR = GPIO_BSRR_BS_9);
  }
  else{
    delay_microseconds(5, NULL); // Makes sure CE doesn't go low too quickly after last SPI operation TODO check if this is necessary
 8002736:	2100      	movs	r1, #0
 8002738:	2005      	movs	r0, #5
 800273a:	f7ff ffc5 	bl	80026c8 <delay_microseconds>
    (GPIOA->BSRR = GPIO_BSRR_BR_9);
 800273e:	2390      	movs	r3, #144	@ 0x90
 8002740:	2280      	movs	r2, #128	@ 0x80
 8002742:	05db      	lsls	r3, r3, #23
 8002744:	0492      	lsls	r2, r2, #18
 8002746:	619a      	str	r2, [r3, #24]
  }
}
 8002748:	bd10      	pop	{r4, pc}
	...

0800274c <I2C_Settings_Init>:
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C1, ENABLE);
 800274c:	2080      	movs	r0, #128	@ 0x80
void I2C_Settings_Init(){
 800274e:	b530      	push	{r4, r5, lr}
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C1, ENABLE);
 8002750:	2101      	movs	r1, #1
void I2C_Settings_Init(){
 8002752:	b08b      	sub	sp, #44	@ 0x2c
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C1, ENABLE);
 8002754:	0380      	lsls	r0, r0, #14
 8002756:	f7fe fa87 	bl	8000c68 <RCC_APB1PeriphClockCmd>
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 800275a:	2080      	movs	r0, #128	@ 0x80
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource8, GPIO_AF_1);
 800275c:	4c16      	ldr	r4, [pc, #88]	@ (80027b8 <I2C_Settings_Init+0x6c>)
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 800275e:	2101      	movs	r1, #1
 8002760:	02c0      	lsls	r0, r0, #11
 8002762:	f7fe fa69 	bl	8000c38 <RCC_AHBPeriphClockCmd>
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource8, GPIO_AF_1);
 8002766:	0020      	movs	r0, r4
 8002768:	2201      	movs	r2, #1
 800276a:	2108      	movs	r1, #8
 800276c:	f7fd fe04 	bl	8000378 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource9, GPIO_AF_1);
 8002770:	2201      	movs	r2, #1
 8002772:	0020      	movs	r0, r4
 8002774:	2109      	movs	r1, #9
 8002776:	f7fd fdff 	bl	8000378 <GPIO_PinAFConfig>
  GPIO_InitStruct.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9;
 800277a:	23c0      	movs	r3, #192	@ 0xc0
 800277c:	009b      	lsls	r3, r3, #2
 800277e:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8002780:	4b0e      	ldr	r3, [pc, #56]	@ (80027bc <I2C_Settings_Init+0x70>)
  GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002782:	0020      	movs	r0, r4
 8002784:	a901      	add	r1, sp, #4
  GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8002786:	9302      	str	r3, [sp, #8]
  GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002788:	f7fd fd64 	bl	8000254 <GPIO_Init>
  I2C_InitStruct.I2C_Mode = I2C_Mode_I2C;
 800278c:	2300      	movs	r3, #0
  I2C_Init(I2C1, &I2C_InitStruct);
 800278e:	4d0c      	ldr	r5, [pc, #48]	@ (80027c0 <I2C_Settings_Init+0x74>)
  I2C_InitStruct.I2C_Mode = I2C_Mode_I2C;
 8002790:	ac03      	add	r4, sp, #12
 8002792:	9306      	str	r3, [sp, #24]
  I2C_InitStruct.I2C_AnalogFilter = I2C_AnalogFilter_Enable;
 8002794:	9304      	str	r3, [sp, #16]
  I2C_InitStruct.I2C_DigitalFilter = 0x00;
 8002796:	9305      	str	r3, [sp, #20]
  I2C_InitStruct.I2C_Timing = 0x00901D23; // TODO recheck these values if I2C issues occur
 8002798:	4b0a      	ldr	r3, [pc, #40]	@ (80027c4 <I2C_Settings_Init+0x78>)
  I2C_Init(I2C1, &I2C_InitStruct);
 800279a:	0021      	movs	r1, r4
 800279c:	0028      	movs	r0, r5
  I2C_InitStruct.I2C_Timing = 0x00901D23; // TODO recheck these values if I2C issues occur
 800279e:	9303      	str	r3, [sp, #12]
  I2C_Init(I2C1, &I2C_InitStruct);
 80027a0:	f7fd fe18 	bl	80003d4 <I2C_Init>
  I2C_Cmd(I2C1, ENABLE);
 80027a4:	2101      	movs	r1, #1
 80027a6:	0028      	movs	r0, r5
 80027a8:	f7fd fe52 	bl	8000450 <I2C_Cmd>
  ctx.i2c_address = 0x68; // TODO replace this address with the bme280 address or remove if unnecessary
 80027ac:	2268      	movs	r2, #104	@ 0x68
  ctx.I2C_InitStruct = &I2C_InitStruct;
 80027ae:	4b06      	ldr	r3, [pc, #24]	@ (80027c8 <I2C_Settings_Init+0x7c>)
 80027b0:	601c      	str	r4, [r3, #0]
  ctx.i2c_address = 0x68; // TODO replace this address with the bme280 address or remove if unnecessary
 80027b2:	809a      	strh	r2, [r3, #4]
}
 80027b4:	b00b      	add	sp, #44	@ 0x2c
 80027b6:	bd30      	pop	{r4, r5, pc}
 80027b8:	48000400 	.word	0x48000400
 80027bc:	01010302 	.word	0x01010302
 80027c0:	40005400 	.word	0x40005400
 80027c4:	00901d23 	.word	0x00901d23
 80027c8:	2000003c 	.word	0x2000003c

080027cc <I2C_transmit>:
void I2C_transmit(uint8_t i2c_address, uint8_t reg_address, uint8_t i2c_data){
 80027cc:	b530      	push	{r4, r5, lr}
  while (I2C1->ISR & I2C_ISR_BUSY);
 80027ce:	2480      	movs	r4, #128	@ 0x80
 80027d0:	4b17      	ldr	r3, [pc, #92]	@ (8002830 <I2C_transmit+0x64>)
 80027d2:	0224      	lsls	r4, r4, #8
 80027d4:	699d      	ldr	r5, [r3, #24]
 80027d6:	4225      	tst	r5, r4
 80027d8:	d1fc      	bne.n	80027d4 <I2C_transmit+0x8>
  I2C1->ICR = I2C_ICR_STOPCF;
 80027da:	2420      	movs	r4, #32
 80027dc:	61dc      	str	r4, [r3, #28]
      (2 << 16)|
 80027de:	0044      	lsls	r4, r0, #1
 80027e0:	2088      	movs	r0, #136	@ 0x88
 80027e2:	0280      	lsls	r0, r0, #10
 80027e4:	4320      	orrs	r0, r4
  I2C1->CR2 =
 80027e6:	6058      	str	r0, [r3, #4]
  while (!(I2C1->ISR & (I2C_ISR_TXIS | I2C_ISR_NACKF)));
 80027e8:	2012      	movs	r0, #18
 80027ea:	699c      	ldr	r4, [r3, #24]
 80027ec:	4204      	tst	r4, r0
 80027ee:	d0fc      	beq.n	80027ea <I2C_transmit+0x1e>
  if (I2C1->ISR & I2C_ISR_NACKF) {
 80027f0:	2010      	movs	r0, #16
 80027f2:	699c      	ldr	r4, [r3, #24]
 80027f4:	4204      	tst	r4, r0
 80027f6:	d001      	beq.n	80027fc <I2C_transmit+0x30>
      I2C1->ICR = I2C_ICR_NACKCF;
 80027f8:	61d8      	str	r0, [r3, #28]
}
 80027fa:	bd30      	pop	{r4, r5, pc}
  I2C1->TXDR = reg_address;
 80027fc:	6299      	str	r1, [r3, #40]	@ 0x28
  while(!(I2C1->ISR & I2C_ISR_TXIS)); // Wait again
 80027fe:	2102      	movs	r1, #2
 8002800:	6998      	ldr	r0, [r3, #24]
 8002802:	4208      	tst	r0, r1
 8002804:	d0fc      	beq.n	8002800 <I2C_transmit+0x34>
  I2C1->TXDR = i2c_data;
 8002806:	629a      	str	r2, [r3, #40]	@ 0x28
  while (!(I2C1->ISR & (I2C_ISR_TC | I2C_ISR_NACKF))); // TODO Should check for NACK here too? Not sure.
 8002808:	2250      	movs	r2, #80	@ 0x50
 800280a:	6999      	ldr	r1, [r3, #24]
 800280c:	4211      	tst	r1, r2
 800280e:	d0fc      	beq.n	800280a <I2C_transmit+0x3e>
  if (I2C1->ISR & I2C_ISR_NACKF) {
 8002810:	2210      	movs	r2, #16
 8002812:	6999      	ldr	r1, [r3, #24]
 8002814:	4211      	tst	r1, r2
 8002816:	d001      	beq.n	800281c <I2C_transmit+0x50>
  I2C1->ICR = I2C_ICR_STOPCF;
 8002818:	61da      	str	r2, [r3, #28]
 800281a:	e7ee      	b.n	80027fa <I2C_transmit+0x2e>
  I2C1->CR2 |= I2C_CR2_STOP;
 800281c:	2280      	movs	r2, #128	@ 0x80
 800281e:	6859      	ldr	r1, [r3, #4]
 8002820:	01d2      	lsls	r2, r2, #7
 8002822:	430a      	orrs	r2, r1
 8002824:	605a      	str	r2, [r3, #4]
  while (!(I2C1->ISR & I2C_ISR_STOPF));
 8002826:	2220      	movs	r2, #32
 8002828:	6999      	ldr	r1, [r3, #24]
 800282a:	4211      	tst	r1, r2
 800282c:	d0fc      	beq.n	8002828 <I2C_transmit+0x5c>
 800282e:	e7f3      	b.n	8002818 <I2C_transmit+0x4c>
 8002830:	40005400 	.word	0x40005400

08002834 <I2C_receive>:
uint8_t * I2C_receive(uint8_t i2c_address, uint8_t reg_address, uint8_t * i2c_data, uint8_t numbytes){
 8002834:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002836:	0015      	movs	r5, r2
 8002838:	9101      	str	r1, [sp, #4]
    i2c_data[i] = 0xFF;
 800283a:	001a      	movs	r2, r3
uint8_t * I2C_receive(uint8_t i2c_address, uint8_t reg_address, uint8_t * i2c_data, uint8_t numbytes){
 800283c:	0004      	movs	r4, r0
    i2c_data[i] = 0xFF;
 800283e:	21ff      	movs	r1, #255	@ 0xff
 8002840:	0028      	movs	r0, r5
uint8_t * I2C_receive(uint8_t i2c_address, uint8_t reg_address, uint8_t * i2c_data, uint8_t numbytes){
 8002842:	001e      	movs	r6, r3
    i2c_data[i] = 0xFF;
 8002844:	f7ff fd92 	bl	800236c <memset>
  while (I2C1->ISR & I2C_ISR_BUSY);
 8002848:	2280      	movs	r2, #128	@ 0x80
 800284a:	4b24      	ldr	r3, [pc, #144]	@ (80028dc <I2C_receive+0xa8>)
 800284c:	0212      	lsls	r2, r2, #8
 800284e:	6999      	ldr	r1, [r3, #24]
 8002850:	4211      	tst	r1, r2
 8002852:	d1fc      	bne.n	800284e <I2C_receive+0x1a>
  I2C1->ICR = I2C_ICR_STOPCF;
 8002854:	2220      	movs	r2, #32
 8002856:	61da      	str	r2, [r3, #28]
      (1 << 16)| 
 8002858:	2290      	movs	r2, #144	@ 0x90
 800285a:	0064      	lsls	r4, r4, #1
 800285c:	0252      	lsls	r2, r2, #9
 800285e:	4322      	orrs	r2, r4
  I2C1->CR2 =
 8002860:	605a      	str	r2, [r3, #4]
  while (!(I2C1->ISR & (I2C_ISR_TXIS | I2C_ISR_NACKF)));
 8002862:	2212      	movs	r2, #18
 8002864:	6999      	ldr	r1, [r3, #24]
 8002866:	4211      	tst	r1, r2
 8002868:	d0fc      	beq.n	8002864 <I2C_receive+0x30>
  if (I2C1->ISR & I2C_ISR_NACKF) {
 800286a:	2210      	movs	r2, #16
 800286c:	6999      	ldr	r1, [r3, #24]
 800286e:	4211      	tst	r1, r2
 8002870:	d001      	beq.n	8002876 <I2C_receive+0x42>
  I2C1->ICR = I2C_ICR_STOPCF;
 8002872:	61da      	str	r2, [r3, #28]
  return i2c_data;
 8002874:	e00a      	b.n	800288c <I2C_receive+0x58>
  I2C1->TXDR = reg_address;
 8002876:	9a01      	ldr	r2, [sp, #4]
 8002878:	629a      	str	r2, [r3, #40]	@ 0x28
  while (!(I2C1->ISR & (I2C_ISR_TC | I2C_ISR_NACKF))); // TODO Should check for NACK here too? Not sure. Do I need to check for TC when reading right afterwards?
 800287a:	2250      	movs	r2, #80	@ 0x50
 800287c:	6999      	ldr	r1, [r3, #24]
 800287e:	4211      	tst	r1, r2
 8002880:	d0fc      	beq.n	800287c <I2C_receive+0x48>
  if (I2C1->ISR & I2C_ISR_NACKF) {
 8002882:	2110      	movs	r1, #16
 8002884:	699a      	ldr	r2, [r3, #24]
 8002886:	420a      	tst	r2, r1
 8002888:	d002      	beq.n	8002890 <I2C_receive+0x5c>
      I2C1->ICR = I2C_ICR_NACKCF;
 800288a:	61d9      	str	r1, [r3, #28]
}
 800288c:	0028      	movs	r0, r5
 800288e:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
      (numbytes << 16)|
 8002890:	0432      	lsls	r2, r6, #16
      (i2c_address << 1) |           // Slave address
 8002892:	4314      	orrs	r4, r2
      I2C_CR2_START  |              // Generate START
 8002894:	4a12      	ldr	r2, [pc, #72]	@ (80028e0 <I2C_receive+0xac>)
 8002896:	19a8      	adds	r0, r5, r6
 8002898:	4322      	orrs	r2, r4
  I2C1->CR2 =
 800289a:	605a      	str	r2, [r3, #4]
  for(int i = 0; i < numbytes; i++){
 800289c:	002a      	movs	r2, r5
 800289e:	9001      	str	r0, [sp, #4]
 80028a0:	9801      	ldr	r0, [sp, #4]
 80028a2:	4290      	cmp	r0, r2
 80028a4:	d104      	bne.n	80028b0 <I2C_receive+0x7c>
  while (!(I2C1->ISR & I2C_ISR_STOPF));
 80028a6:	2220      	movs	r2, #32
 80028a8:	6999      	ldr	r1, [r3, #24]
 80028aa:	4211      	tst	r1, r2
 80028ac:	d0fc      	beq.n	80028a8 <I2C_receive+0x74>
 80028ae:	e7e0      	b.n	8002872 <I2C_receive+0x3e>
    while (!(I2C1->ISR & (I2C_ISR_RXNE | I2C_ISR_NACKF)));
 80028b0:	2014      	movs	r0, #20
 80028b2:	699c      	ldr	r4, [r3, #24]
 80028b4:	4204      	tst	r4, r0
 80028b6:	d0fb      	beq.n	80028b0 <I2C_receive+0x7c>
    if (I2C1->ISR & I2C_ISR_NACKF) {
 80028b8:	699c      	ldr	r4, [r3, #24]
 80028ba:	420c      	tst	r4, r1
 80028bc:	d009      	beq.n	80028d2 <I2C_receive+0x9e>
        i2c_data[i] = 0xFF;
 80028be:	2201      	movs	r2, #1
      I2C1->ICR = I2C_ICR_NACKCF;
 80028c0:	61d9      	str	r1, [r3, #28]
        i2c_data[i] = 0xFF;
 80028c2:	2e00      	cmp	r6, #0
 80028c4:	d000      	beq.n	80028c8 <I2C_receive+0x94>
 80028c6:	0032      	movs	r2, r6
 80028c8:	21ff      	movs	r1, #255	@ 0xff
 80028ca:	0028      	movs	r0, r5
 80028cc:	f7ff fd4e 	bl	800236c <memset>
 80028d0:	e7dc      	b.n	800288c <I2C_receive+0x58>
    i2c_data[i] = I2C1 -> RXDR;
 80028d2:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 80028d4:	7014      	strb	r4, [r2, #0]
  for(int i = 0; i < numbytes; i++){
 80028d6:	3201      	adds	r2, #1
 80028d8:	e7e2      	b.n	80028a0 <I2C_receive+0x6c>
 80028da:	46c0      	nop			@ (mov r8, r8)
 80028dc:	40005400 	.word	0x40005400
 80028e0:	02002400 	.word	0x02002400

080028e4 <set_nrf24_SPI_CSN>:
  while (SPI1->SR & SPI_SR_BSY); // Wait until SPI is not busy
 80028e4:	2380      	movs	r3, #128	@ 0x80
void set_nrf24_SPI_CSN(uint8_t input){
 80028e6:	b510      	push	{r4, lr}
  while (SPI1->SR & SPI_SR_BSY); // Wait until SPI is not busy
 80028e8:	4c08      	ldr	r4, [pc, #32]	@ (800290c <set_nrf24_SPI_CSN+0x28>)
 80028ea:	8922      	ldrh	r2, [r4, #8]
 80028ec:	0011      	movs	r1, r2
 80028ee:	4019      	ands	r1, r3
 80028f0:	421a      	tst	r2, r3
 80028f2:	d1fa      	bne.n	80028ea <set_nrf24_SPI_CSN+0x6>
  if(input == 1){
 80028f4:	2490      	movs	r4, #144	@ 0x90
    (GPIOA->BSRR = GPIO_BSRR_BS_4);
 80028f6:	2310      	movs	r3, #16
 80028f8:	05e4      	lsls	r4, r4, #23
  if(input == 1){
 80028fa:	2801      	cmp	r0, #1
 80028fc:	d004      	beq.n	8002908 <set_nrf24_SPI_CSN+0x24>
    delay_microseconds(5, NULL); // Makes sure CSN doesn't go low too quickly after last SPI operation
 80028fe:	2005      	movs	r0, #5
 8002900:	f7ff fee2 	bl	80026c8 <delay_microseconds>
    (GPIOA->BSRR = GPIO_BSRR_BR_4);
 8002904:	2380      	movs	r3, #128	@ 0x80
 8002906:	035b      	lsls	r3, r3, #13
 8002908:	61a3      	str	r3, [r4, #24]
}
 800290a:	bd10      	pop	{r4, pc}
 800290c:	40013000 	.word	0x40013000

08002910 <nrf24_write_register>:
void nrf24_write_register(uint8_t reg, uint8_t value) {
 8002910:	b570      	push	{r4, r5, r6, lr}
    txData[0] = reg | WRITE_COMMAND; // Write command
 8002912:	4b0c      	ldr	r3, [pc, #48]	@ (8002944 <nrf24_write_register+0x34>)
void nrf24_write_register(uint8_t reg, uint8_t value) {
 8002914:	000c      	movs	r4, r1
    txData[0] = reg | WRITE_COMMAND; // Write command
 8002916:	781d      	ldrb	r5, [r3, #0]
 8002918:	4305      	orrs	r5, r0
    set_nrf24_SPI_CSN(0);
 800291a:	2000      	movs	r0, #0
 800291c:	f7ff ffe2 	bl	80028e4 <set_nrf24_SPI_CSN>
      while (!(SPI1->SR & SPI_SR_RXNE)); // Wait until receive buffer is not empty
 8002920:	2101      	movs	r1, #1
      *(__IO uint8_t*)(&SPI1->DR) = txData[i]; 
 8002922:	4a09      	ldr	r2, [pc, #36]	@ (8002948 <nrf24_write_register+0x38>)
      while (!(SPI1->SR & SPI_SR_RXNE)); // Wait until receive buffer is not empty
 8002924:	4b09      	ldr	r3, [pc, #36]	@ (800294c <nrf24_write_register+0x3c>)
      *(__IO uint8_t*)(&SPI1->DR) = txData[i]; 
 8002926:	7015      	strb	r5, [r2, #0]
      while (!(SPI1->SR & SPI_SR_RXNE)); // Wait until receive buffer is not empty
 8002928:	8918      	ldrh	r0, [r3, #8]
 800292a:	4208      	tst	r0, r1
 800292c:	d0fc      	beq.n	8002928 <nrf24_write_register+0x18>
      (void)SPI1->DR; 
 800292e:	8999      	ldrh	r1, [r3, #12]
      *(__IO uint8_t*)(&SPI1->DR) = txData[i]; 
 8002930:	7014      	strb	r4, [r2, #0]
      while (!(SPI1->SR & SPI_SR_RXNE)); // Wait until receive buffer is not empty
 8002932:	2201      	movs	r2, #1
 8002934:	8919      	ldrh	r1, [r3, #8]
 8002936:	4211      	tst	r1, r2
 8002938:	d0fc      	beq.n	8002934 <nrf24_write_register+0x24>
    set_nrf24_SPI_CSN(1);
 800293a:	2001      	movs	r0, #1
      (void)SPI1->DR; 
 800293c:	899b      	ldrh	r3, [r3, #12]
    set_nrf24_SPI_CSN(1);
 800293e:	f7ff ffd1 	bl	80028e4 <set_nrf24_SPI_CSN>
}
 8002942:	bd70      	pop	{r4, r5, r6, pc}
 8002944:	2000000a 	.word	0x2000000a
 8002948:	4001300c 	.word	0x4001300c
 800294c:	40013000 	.word	0x40013000

08002950 <nrf24_multiwrite_register>:
void nrf24_multiwrite_register(uint8_t reg, uint8_t *values, uint8_t num_bytes) {
 8002950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t txData[num_bytes+1]; // Transmit data buffer
 8002952:	0013      	movs	r3, r2
void nrf24_multiwrite_register(uint8_t reg, uint8_t *values, uint8_t num_bytes) {
 8002954:	0014      	movs	r4, r2
    uint8_t txData[num_bytes+1]; // Transmit data buffer
 8002956:	466a      	mov	r2, sp
 8002958:	3308      	adds	r3, #8
 800295a:	08db      	lsrs	r3, r3, #3
 800295c:	00db      	lsls	r3, r3, #3
 800295e:	1ad3      	subs	r3, r2, r3
void nrf24_multiwrite_register(uint8_t reg, uint8_t *values, uint8_t num_bytes) {
 8002960:	af00      	add	r7, sp, #0
    uint8_t txData[num_bytes+1]; // Transmit data buffer
 8002962:	469d      	mov	sp, r3
 8002964:	466d      	mov	r5, sp
    txData[0] = reg | WRITE_COMMAND; // Write command
 8002966:	4b0e      	ldr	r3, [pc, #56]	@ (80029a0 <nrf24_multiwrite_register+0x50>)
    memcpy(&txData[1], values, num_bytes); // Copy data to write into buffer
 8002968:	0022      	movs	r2, r4
    txData[0] = reg | WRITE_COMMAND; // Write command
 800296a:	781b      	ldrb	r3, [r3, #0]
 800296c:	4318      	orrs	r0, r3
 800296e:	7028      	strb	r0, [r5, #0]
    memcpy(&txData[1], values, num_bytes); // Copy data to write into buffer
 8002970:	1c68      	adds	r0, r5, #1
 8002972:	f7ff fd4f 	bl	8002414 <memcpy>
    set_nrf24_SPI_CSN(0);
 8002976:	2000      	movs	r0, #0
 8002978:	f7ff ffb4 	bl	80028e4 <set_nrf24_SPI_CSN>
    for (int i = 0; i < num_bytes+1; i++) {
 800297c:	2300      	movs	r3, #0
      while (!(SPI1->SR & SPI_SR_RXNE)); // Wait until receive buffer is not empty
 800297e:	2001      	movs	r0, #1
      *(__IO uint8_t*)(&SPI1->DR) = txData[i]; 
 8002980:	4908      	ldr	r1, [pc, #32]	@ (80029a4 <nrf24_multiwrite_register+0x54>)
      while (!(SPI1->SR & SPI_SR_RXNE)); // Wait until receive buffer is not empty
 8002982:	4a09      	ldr	r2, [pc, #36]	@ (80029a8 <nrf24_multiwrite_register+0x58>)
      *(__IO uint8_t*)(&SPI1->DR) = txData[i]; 
 8002984:	5cee      	ldrb	r6, [r5, r3]
 8002986:	700e      	strb	r6, [r1, #0]
      while (!(SPI1->SR & SPI_SR_RXNE)); // Wait until receive buffer is not empty
 8002988:	8916      	ldrh	r6, [r2, #8]
 800298a:	4206      	tst	r6, r0
 800298c:	d0fc      	beq.n	8002988 <nrf24_multiwrite_register+0x38>
    for (int i = 0; i < num_bytes+1; i++) {
 800298e:	3301      	adds	r3, #1
      (void)SPI1->DR; 
 8002990:	8996      	ldrh	r6, [r2, #12]
    for (int i = 0; i < num_bytes+1; i++) {
 8002992:	429c      	cmp	r4, r3
 8002994:	daf6      	bge.n	8002984 <nrf24_multiwrite_register+0x34>
    set_nrf24_SPI_CSN(1);
 8002996:	2001      	movs	r0, #1
 8002998:	f7ff ffa4 	bl	80028e4 <set_nrf24_SPI_CSN>
}
 800299c:	46bd      	mov	sp, r7
 800299e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80029a0:	2000000a 	.word	0x2000000a
 80029a4:	4001300c 	.word	0x4001300c
 80029a8:	40013000 	.word	0x40013000

080029ac <nrf24_write_TX_payload>:
void nrf24_write_TX_payload(uint8_t * value, int ack, int len) {
 80029ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029ae:	0003      	movs	r3, r0
    uint8_t txData[len+1]; // Transmit data buffer
 80029b0:	4668      	mov	r0, sp
void nrf24_write_TX_payload(uint8_t * value, int ack, int len) {
 80029b2:	0014      	movs	r4, r2
    uint8_t txData[len+1]; // Transmit data buffer
 80029b4:	3208      	adds	r2, #8
 80029b6:	08d2      	lsrs	r2, r2, #3
 80029b8:	00d2      	lsls	r2, r2, #3
 80029ba:	1a82      	subs	r2, r0, r2
void nrf24_write_TX_payload(uint8_t * value, int ack, int len) {
 80029bc:	af00      	add	r7, sp, #0
    uint8_t txData[len+1]; // Transmit data buffer
 80029be:	4695      	mov	sp, r2
    txData[0] = ack ?  WRITE_PAYLOAD_COMMAND: WRITE_PAYLOAD_NOACK; // Write command
 80029c0:	4a13      	ldr	r2, [pc, #76]	@ (8002a10 <nrf24_write_TX_payload+0x64>)
    uint8_t txData[len+1]; // Transmit data buffer
 80029c2:	466d      	mov	r5, sp
    txData[0] = ack ?  WRITE_PAYLOAD_COMMAND: WRITE_PAYLOAD_NOACK; // Write command
 80029c4:	2900      	cmp	r1, #0
 80029c6:	d100      	bne.n	80029ca <nrf24_write_TX_payload+0x1e>
 80029c8:	4a12      	ldr	r2, [pc, #72]	@ (8002a14 <nrf24_write_TX_payload+0x68>)
 80029ca:	7812      	ldrb	r2, [r2, #0]
        txData[i+1] = value[i];
 80029cc:	0019      	movs	r1, r3
    txData[0] = ack ?  WRITE_PAYLOAD_COMMAND: WRITE_PAYLOAD_NOACK; // Write command
 80029ce:	702a      	strb	r2, [r5, #0]
        txData[i+1] = value[i];
 80029d0:	43e2      	mvns	r2, r4
 80029d2:	17d2      	asrs	r2, r2, #31
 80029d4:	4022      	ands	r2, r4
 80029d6:	1c68      	adds	r0, r5, #1
 80029d8:	f7ff fd1c 	bl	8002414 <memcpy>
    set_nrf24_SPI_CSN(0);
 80029dc:	2000      	movs	r0, #0
 80029de:	f7ff ff81 	bl	80028e4 <set_nrf24_SPI_CSN>
        while (!(SPI1->SR & SPI_SR_RXNE)); // Wait until receive buffer is not empty
 80029e2:	2601      	movs	r6, #1
    for (int i = 0; i < (len+1); i++) {
 80029e4:	2300      	movs	r3, #0
        while (!(SPI1->SR & SPI_SR_TXE)); 
 80029e6:	4a0c      	ldr	r2, [pc, #48]	@ (8002a18 <nrf24_write_TX_payload+0x6c>)
    for (int i = 0; i < (len+1); i++) {
 80029e8:	42a3      	cmp	r3, r4
 80029ea:	dd04      	ble.n	80029f6 <nrf24_write_TX_payload+0x4a>
    set_nrf24_SPI_CSN(1);
 80029ec:	2001      	movs	r0, #1
 80029ee:	f7ff ff79 	bl	80028e4 <set_nrf24_SPI_CSN>
}
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        while (!(SPI1->SR & SPI_SR_TXE)); 
 80029f6:	2002      	movs	r0, #2
 80029f8:	8911      	ldrh	r1, [r2, #8]
 80029fa:	4201      	tst	r1, r0
 80029fc:	d0fb      	beq.n	80029f6 <nrf24_write_TX_payload+0x4a>
        *(__IO uint8_t*)(&SPI1->DR) = txData[i]; 
 80029fe:	5ce9      	ldrb	r1, [r5, r3]
 8002a00:	4806      	ldr	r0, [pc, #24]	@ (8002a1c <nrf24_write_TX_payload+0x70>)
 8002a02:	7001      	strb	r1, [r0, #0]
        while (!(SPI1->SR & SPI_SR_RXNE)); // Wait until receive buffer is not empty
 8002a04:	8911      	ldrh	r1, [r2, #8]
 8002a06:	4231      	tst	r1, r6
 8002a08:	d0fc      	beq.n	8002a04 <nrf24_write_TX_payload+0x58>
        (void)SPI1->DR; 
 8002a0a:	8991      	ldrh	r1, [r2, #12]
    for (int i = 0; i < (len+1); i++) {
 8002a0c:	3301      	adds	r3, #1
 8002a0e:	e7eb      	b.n	80029e8 <nrf24_write_TX_payload+0x3c>
 8002a10:	20000009 	.word	0x20000009
 8002a14:	20000008 	.word	0x20000008
 8002a18:	40013000 	.word	0x40013000
 8002a1c:	4001300c 	.word	0x4001300c

08002a20 <nrf24_clear_TX>:
void nrf24_clear_TX(){
 8002a20:	b510      	push	{r4, lr}
    txData[0] = FLUSH_TX; // Write command
 8002a22:	4b08      	ldr	r3, [pc, #32]	@ (8002a44 <nrf24_clear_TX+0x24>)
    set_nrf24_SPI_CSN(0);
 8002a24:	2000      	movs	r0, #0
    txData[0] = FLUSH_TX; // Write command
 8002a26:	781c      	ldrb	r4, [r3, #0]
    set_nrf24_SPI_CSN(0);
 8002a28:	f7ff ff5c 	bl	80028e4 <set_nrf24_SPI_CSN>
        while (!(SPI1->SR & SPI_SR_RXNE)); // Wait until receive buffer is not empty
 8002a2c:	2201      	movs	r2, #1
        *(__IO uint8_t*)(&SPI1->DR) = txData[i]; 
 8002a2e:	4b06      	ldr	r3, [pc, #24]	@ (8002a48 <nrf24_clear_TX+0x28>)
 8002a30:	701c      	strb	r4, [r3, #0]
        while (!(SPI1->SR & SPI_SR_RXNE)); // Wait until receive buffer is not empty
 8002a32:	4b06      	ldr	r3, [pc, #24]	@ (8002a4c <nrf24_clear_TX+0x2c>)
 8002a34:	8919      	ldrh	r1, [r3, #8]
 8002a36:	4211      	tst	r1, r2
 8002a38:	d0fc      	beq.n	8002a34 <nrf24_clear_TX+0x14>
    set_nrf24_SPI_CSN(1);
 8002a3a:	2001      	movs	r0, #1
        (void)SPI1->DR; 
 8002a3c:	899b      	ldrh	r3, [r3, #12]
    set_nrf24_SPI_CSN(1);
 8002a3e:	f7ff ff51 	bl	80028e4 <set_nrf24_SPI_CSN>
}
 8002a42:	bd10      	pop	{r4, pc}
 8002a44:	20000006 	.word	0x20000006
 8002a48:	4001300c 	.word	0x4001300c
 8002a4c:	40013000 	.word	0x40013000

08002a50 <transmitBytesNRF>:
void transmitBytesNRF(uint8_t * data, uint8_t data_len) {
 8002a50:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002a52:	000d      	movs	r5, r1
 8002a54:	0004      	movs	r4, r0
    uint8_t write_address [3] = {0x93, 0xBD, 0x6B};
 8002a56:	2203      	movs	r2, #3
 8002a58:	4923      	ldr	r1, [pc, #140]	@ (8002ae8 <transmitBytesNRF+0x98>)
 8002a5a:	a801      	add	r0, sp, #4
 8002a5c:	f7ff fcda 	bl	8002414 <memcpy>
    nrf24_clear_TX();
 8002a60:	f7ff ffde 	bl	8002a20 <nrf24_clear_TX>
    nrf24_write_register(STATUS_REG, 0x30); // Clear MAX_RT and TX Data Sent bit from status register
 8002a64:	4b21      	ldr	r3, [pc, #132]	@ (8002aec <transmitBytesNRF+0x9c>)
 8002a66:	2130      	movs	r1, #48	@ 0x30
 8002a68:	7818      	ldrb	r0, [r3, #0]
 8002a6a:	f7ff ff51 	bl	8002910 <nrf24_write_register>
    nrf24_write_register(ENAA, 0x01); // Enable auto ack for pipe 0 //ALL PIPES 0x3F
 8002a6e:	4b20      	ldr	r3, [pc, #128]	@ (8002af0 <transmitBytesNRF+0xa0>)
 8002a70:	2101      	movs	r1, #1
 8002a72:	7818      	ldrb	r0, [r3, #0]
 8002a74:	f7ff ff4c 	bl	8002910 <nrf24_write_register>
    nrf24_write_register(SETUP_AW, 0x01); // Set to 3 byte address width
 8002a78:	4b1e      	ldr	r3, [pc, #120]	@ (8002af4 <transmitBytesNRF+0xa4>)
 8002a7a:	2101      	movs	r1, #1
 8002a7c:	7818      	ldrb	r0, [r3, #0]
 8002a7e:	f7ff ff47 	bl	8002910 <nrf24_write_register>
    nrf24_multiwrite_register(TX_ADDR, write_address, ADDRESS_LEN); // Set write address
 8002a82:	4e1d      	ldr	r6, [pc, #116]	@ (8002af8 <transmitBytesNRF+0xa8>)
 8002a84:	4b1d      	ldr	r3, [pc, #116]	@ (8002afc <transmitBytesNRF+0xac>)
 8002a86:	7832      	ldrb	r2, [r6, #0]
 8002a88:	7818      	ldrb	r0, [r3, #0]
 8002a8a:	a901      	add	r1, sp, #4
 8002a8c:	f7ff ff60 	bl	8002950 <nrf24_multiwrite_register>
    nrf24_multiwrite_register(RX_ADDR_P0, write_address, ADDRESS_LEN); // Set read address
 8002a90:	4b1b      	ldr	r3, [pc, #108]	@ (8002b00 <transmitBytesNRF+0xb0>)
 8002a92:	7832      	ldrb	r2, [r6, #0]
 8002a94:	7818      	ldrb	r0, [r3, #0]
 8002a96:	a901      	add	r1, sp, #4
 8002a98:	f7ff ff5a 	bl	8002950 <nrf24_multiwrite_register>
    nrf24_write_register(RF_SETUP, 0x07);
 8002a9c:	4b19      	ldr	r3, [pc, #100]	@ (8002b04 <transmitBytesNRF+0xb4>)
 8002a9e:	2107      	movs	r1, #7
 8002aa0:	7818      	ldrb	r0, [r3, #0]
 8002aa2:	f7ff ff35 	bl	8002910 <nrf24_write_register>
    nrf24_write_register(RX_PW_P0, 0x20); // Set payload size to 32 bytes
 8002aa6:	4b18      	ldr	r3, [pc, #96]	@ (8002b08 <transmitBytesNRF+0xb8>)
 8002aa8:	2120      	movs	r1, #32
 8002aaa:	7818      	ldrb	r0, [r3, #0]
 8002aac:	f7ff ff30 	bl	8002910 <nrf24_write_register>
    nrf24_write_register(FEATURE, 0x01); // Enable W_TX_PAYLOAD_NOACK command
 8002ab0:	4b16      	ldr	r3, [pc, #88]	@ (8002b0c <transmitBytesNRF+0xbc>)
 8002ab2:	2101      	movs	r1, #1
 8002ab4:	7818      	ldrb	r0, [r3, #0]
 8002ab6:	f7ff ff2b 	bl	8002910 <nrf24_write_register>
    nrf24_write_TX_payload(data, ACK, data_len);            // Write data to be transmitted into TX FIFO
 8002aba:	4b15      	ldr	r3, [pc, #84]	@ (8002b10 <transmitBytesNRF+0xc0>)
 8002abc:	002a      	movs	r2, r5
 8002abe:	0020      	movs	r0, r4
 8002ac0:	7819      	ldrb	r1, [r3, #0]
 8002ac2:	f7ff ff73 	bl	80029ac <nrf24_write_TX_payload>
    (GPIOA->BSRR = GPIO_BSRR_BS_9);
 8002ac6:	2390      	movs	r3, #144	@ 0x90
 8002ac8:	2280      	movs	r2, #128	@ 0x80
 8002aca:	05db      	lsls	r3, r3, #23
 8002acc:	0092      	lsls	r2, r2, #2
 8002ace:	619a      	str	r2, [r3, #24]
    delay_microseconds(130, NULL); // Wait for chip to go into TX mode
 8002ad0:	2100      	movs	r1, #0
 8002ad2:	2082      	movs	r0, #130	@ 0x82
 8002ad4:	f7ff fdf8 	bl	80026c8 <delay_microseconds>
    delay_microseconds(15, NULL);    // Not sure how long this delay needs to be TODO test this
 8002ad8:	2100      	movs	r1, #0
 8002ada:	200f      	movs	r0, #15
 8002adc:	f7ff fdf4 	bl	80026c8 <delay_microseconds>
  if(input == 1){
 8002ae0:	f7ff fe28 	bl	8002734 <set_nrf24_SPI_CE.part.0>
}
 8002ae4:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
 8002ae6:	46c0      	nop			@ (mov r8, r8)
 8002ae8:	08002f12 	.word	0x08002f12
 8002aec:	20000007 	.word	0x20000007
 8002af0:	20000011 	.word	0x20000011
 8002af4:	20000010 	.word	0x20000010
 8002af8:	20000004 	.word	0x20000004
 8002afc:	2000000c 	.word	0x2000000c
 8002b00:	2000000e 	.word	0x2000000e
 8002b04:	2000000f 	.word	0x2000000f
 8002b08:	2000000d 	.word	0x2000000d
 8002b0c:	2000000b 	.word	0x2000000b
 8002b10:	20000005 	.word	0x20000005

08002b14 <transmit>:
void transmit(void * data, uint8_t data_len, uint8_t data_size){ 
 8002b14:	b570      	push	{r4, r5, r6, lr}
 8002b16:	000c      	movs	r4, r1
 8002b18:	b08c      	sub	sp, #48	@ 0x30
 8002b1a:	9003      	str	r0, [sp, #12]
  if (data_len % data_size != 0 || 32 % data_size != 0 || data_size < 1){
 8002b1c:	0011      	movs	r1, r2
 8002b1e:	0020      	movs	r0, r4
void transmit(void * data, uint8_t data_len, uint8_t data_size){ 
 8002b20:	0015      	movs	r5, r2
  if (data_len % data_size != 0 || 32 % data_size != 0 || data_size < 1){
 8002b22:	f7fe fb3f 	bl	80011a4 <__aeabi_uidivmod>
 8002b26:	b2c9      	uxtb	r1, r1
 8002b28:	2900      	cmp	r1, #0
 8002b2a:	d113      	bne.n	8002b54 <transmit+0x40>
 8002b2c:	0029      	movs	r1, r5
 8002b2e:	2020      	movs	r0, #32
 8002b30:	f7fe fc22 	bl	8001378 <__aeabi_idivmod>
 8002b34:	1e0e      	subs	r6, r1, #0
 8002b36:	d10d      	bne.n	8002b54 <transmit+0x40>
 8002b38:	2d00      	cmp	r5, #0
 8002b3a:	d00b      	beq.n	8002b54 <transmit+0x40>
  nrf24_write_register(CONFIG, 0x0A);         // Set to PTX mode and turn on power bit 0x0A
 8002b3c:	4b19      	ldr	r3, [pc, #100]	@ (8002ba4 <transmit+0x90>)
 8002b3e:	210a      	movs	r1, #10
 8002b40:	7818      	ldrb	r0, [r3, #0]
 8002b42:	f7ff fee5 	bl	8002910 <nrf24_write_register>
  delay_microseconds(2*1000, NULL);  // Wait for chip to go into Standby-I mode
 8002b46:	20fa      	movs	r0, #250	@ 0xfa
 8002b48:	0031      	movs	r1, r6
 8002b4a:	00c0      	lsls	r0, r0, #3
 8002b4c:	f7ff fdbc 	bl	80026c8 <delay_microseconds>
  while(data_len > 0){
 8002b50:	2c00      	cmp	r4, #0
 8002b52:	d101      	bne.n	8002b58 <transmit+0x44>
}
 8002b54:	b00c      	add	sp, #48	@ 0x30
 8002b56:	bd70      	pop	{r4, r5, r6, pc}
    len_left = ((data_len*data_size) >= 32) ? 32 : (data_len*data_size)%32; 
 8002b58:	002b      	movs	r3, r5
 8002b5a:	4363      	muls	r3, r4
 8002b5c:	9301      	str	r3, [sp, #4]
 8002b5e:	9302      	str	r3, [sp, #8]
 8002b60:	2b20      	cmp	r3, #32
 8002b62:	dd01      	ble.n	8002b68 <transmit+0x54>
 8002b64:	2320      	movs	r3, #32
 8002b66:	9302      	str	r3, [sp, #8]
    memcpy(&data_seg[0], (const unsigned char *)data + i, len_left); // Mini array of length 32 for buffering transmitted data
 8002b68:	9b03      	ldr	r3, [sp, #12]
 8002b6a:	9a02      	ldr	r2, [sp, #8]
 8002b6c:	1999      	adds	r1, r3, r6
 8002b6e:	a804      	add	r0, sp, #16
 8002b70:	f7ff fc50 	bl	8002414 <memcpy>
    transmitBytesNRF(data_seg, len_left);
 8002b74:	466b      	mov	r3, sp
 8002b76:	a804      	add	r0, sp, #16
 8002b78:	7a19      	ldrb	r1, [r3, #8]
 8002b7a:	f7ff ff69 	bl	8002a50 <transmitBytesNRF>
    if (data_len * data_size > 32) {
 8002b7e:	9b01      	ldr	r3, [sp, #4]
 8002b80:	2b20      	cmp	r3, #32
 8002b82:	dd0c      	ble.n	8002b9e <transmit+0x8a>
      data_len -= 32 / data_size;
 8002b84:	2020      	movs	r0, #32
 8002b86:	0029      	movs	r1, r5
 8002b88:	4240      	negs	r0, r0
 8002b8a:	f7fe fb0f 	bl	80011ac <__divsi3>
 8002b8e:	1824      	adds	r4, r4, r0
 8002b90:	b2e4      	uxtb	r4, r4
    i+=32/data_size;
 8002b92:	0029      	movs	r1, r5
 8002b94:	2020      	movs	r0, #32
 8002b96:	f7fe fb09 	bl	80011ac <__divsi3>
 8002b9a:	1836      	adds	r6, r6, r0
 8002b9c:	e7d8      	b.n	8002b50 <transmit+0x3c>
      data_len = 0; 
 8002b9e:	2400      	movs	r4, #0
 8002ba0:	e7f7      	b.n	8002b92 <transmit+0x7e>
 8002ba2:	46c0      	nop			@ (mov r8, r8)
 8002ba4:	20000038 	.word	0x20000038

08002ba8 <test_nrf24_connection>:
void test_nrf24_connection() {
 8002ba8:	b510      	push	{r4, lr}
    set_nrf24_SPI_CSN(1); //make sure these pins are at the right level
 8002baa:	2001      	movs	r0, #1
 8002bac:	f7ff fe9a 	bl	80028e4 <set_nrf24_SPI_CSN>
  if(input == 1){
 8002bb0:	f7ff fdc0 	bl	8002734 <set_nrf24_SPI_CE.part.0>
    delay_microseconds(100000, NULL); //Let the chip power up and down
 8002bb4:	2100      	movs	r1, #0
 8002bb6:	4802      	ldr	r0, [pc, #8]	@ (8002bc0 <test_nrf24_connection+0x18>)
 8002bb8:	f7ff fd86 	bl	80026c8 <delay_microseconds>
}
 8002bbc:	bd10      	pop	{r4, pc}
 8002bbe:	46c0      	nop			@ (mov r8, r8)
 8002bc0:	000186a0 	.word	0x000186a0

08002bc4 <MySPI_Init>:

/**
 * @brief Initializes the SPI connection for the STM32F030R8
 * @retval None
 */
void MySPI_Init(){
 8002bc4:	b530      	push	{r4, r5, lr}
  //Set up the SPI peripheral
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);
 8002bc6:	2580      	movs	r5, #128	@ 0x80
 8002bc8:	016d      	lsls	r5, r5, #5
void MySPI_Init(){
 8002bca:	b089      	sub	sp, #36	@ 0x24
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);
 8002bcc:	0028      	movs	r0, r5
 8002bce:	2101      	movs	r1, #1
 8002bd0:	f7fe f83e 	bl	8000c50 <RCC_APB2PeriphClockCmd>
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE); // TODO CHECK IF THIS IS ALREADY ENABLED
  GPIO_InitTypeDef GPIO_InitStruct;
  SPI_InitTypeDef SPI_InitStruct;
  
  //GPIO_PinAFConfig(GPIOA, GPIO_PinSource4, GPIO_AF_0);
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource5, GPIO_AF_0);
 8002bd4:	2490      	movs	r4, #144	@ 0x90
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE); // TODO CHECK IF THIS IS ALREADY ENABLED
 8002bd6:	2080      	movs	r0, #128	@ 0x80
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource5, GPIO_AF_0);
 8002bd8:	05e4      	lsls	r4, r4, #23
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE); // TODO CHECK IF THIS IS ALREADY ENABLED
 8002bda:	2101      	movs	r1, #1
 8002bdc:	0280      	lsls	r0, r0, #10
 8002bde:	f7fe f82b 	bl	8000c38 <RCC_AHBPeriphClockCmd>
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource5, GPIO_AF_0);
 8002be2:	0020      	movs	r0, r4
 8002be4:	2200      	movs	r2, #0
 8002be6:	2105      	movs	r1, #5
 8002be8:	f7fd fbc6 	bl	8000378 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource6, GPIO_AF_0);
 8002bec:	0020      	movs	r0, r4
 8002bee:	2200      	movs	r2, #0
 8002bf0:	2106      	movs	r1, #6
 8002bf2:	f7fd fbc1 	bl	8000378 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource7, GPIO_AF_0);
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	0020      	movs	r0, r4
 8002bfa:	2107      	movs	r1, #7
 8002bfc:	f7fd fbbc 	bl	8000378 <GPIO_PinAFConfig>

  //Set up the SPI pins
  GPIO_InitStruct.GPIO_Pin = GPIO_Pin_5 | GPIO_Pin_6 | GPIO_Pin_7;
 8002c00:	23e0      	movs	r3, #224	@ 0xe0
 8002c02:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8002c04:	4b0f      	ldr	r3, [pc, #60]	@ (8002c44 <MySPI_Init+0x80>)
  GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
  GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
  GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c06:	0020      	movs	r0, r4
 8002c08:	a901      	add	r1, sp, #4
  GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8002c0a:	9302      	str	r3, [sp, #8]
  GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c0c:	f7fd fb22 	bl	8000254 <GPIO_Init>

  //Set up the SPI peripheral
  SPI_InitStruct.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8002c10:	2382      	movs	r3, #130	@ 0x82
 8002c12:	045b      	lsls	r3, r3, #17
 8002c14:	9303      	str	r3, [sp, #12]
  SPI_InitStruct.SPI_Mode = SPI_Mode_Master;
  SPI_InitStruct.SPI_DataSize = SPI_DataSize_8b;
 8002c16:	23e0      	movs	r3, #224	@ 0xe0
 8002c18:	00db      	lsls	r3, r3, #3
 8002c1a:	9304      	str	r3, [sp, #16]
  SPI_InitStruct.SPI_CPOL = SPI_CPOL_Low;
  SPI_InitStruct.SPI_CPHA = SPI_CPHA_1Edge;
 8002c1c:	2380      	movs	r3, #128	@ 0x80
 8002c1e:	049b      	lsls	r3, r3, #18
 8002c20:	9305      	str	r3, [sp, #20]
  SPI_InitStruct.SPI_NSS = SPI_NSS_Soft;
  SPI_InitStruct.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_32;
 8002c22:	2320      	movs	r3, #32
  SPI_InitStruct.SPI_FirstBit = SPI_FirstBit_MSB;

  SPI1->CR2 |= SPI_CR2_FRXTH; // RXNE event is generated if the FIFO level is greater than or equal to 8
 8002c24:	4c08      	ldr	r4, [pc, #32]	@ (8002c48 <MySPI_Init+0x84>)
  SPI_InitStruct.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_32;
 8002c26:	9306      	str	r3, [sp, #24]
  SPI1->CR2 |= SPI_CR2_FRXTH; // RXNE event is generated if the FIFO level is greater than or equal to 8
 8002c28:	88a3      	ldrh	r3, [r4, #4]

  //Initialize the SPI peripheral
  SPI_Init(SPI1, &SPI_InitStruct);
 8002c2a:	0020      	movs	r0, r4
  SPI1->CR2 |= SPI_CR2_FRXTH; // RXNE event is generated if the FIFO level is greater than or equal to 8
 8002c2c:	431d      	orrs	r5, r3
  SPI_Init(SPI1, &SPI_InitStruct);
 8002c2e:	a903      	add	r1, sp, #12
  SPI1->CR2 |= SPI_CR2_FRXTH; // RXNE event is generated if the FIFO level is greater than or equal to 8
 8002c30:	80a5      	strh	r5, [r4, #4]
  SPI_Init(SPI1, &SPI_InitStruct);
 8002c32:	f7fe f8b9 	bl	8000da8 <SPI_Init>
  SPI_Cmd(SPI1, ENABLE);
 8002c36:	2101      	movs	r1, #1
 8002c38:	0020      	movs	r0, r4
 8002c3a:	f7fe f93b 	bl	8000eb4 <SPI_Cmd>
}
 8002c3e:	b009      	add	sp, #36	@ 0x24
 8002c40:	bd30      	pop	{r4, r5, pc}
 8002c42:	46c0      	nop			@ (mov r8, r8)
 8002c44:	00000302 	.word	0x00000302
 8002c48:	40013000 	.word	0x40013000

08002c4c <NRF24L01p_Init>:

/** 
 * @brief Initialize the NRF24L01+ module
 * @retval None
*/
void NRF24L01p_Init(){
 8002c4c:	b530      	push	{r4, r5, lr}
  GPIO_InitStruct_1.GPIO_Pin = GPIO_Pin_4;
  GPIO_InitStruct_1.GPIO_Mode = GPIO_Mode_OUT;
  GPIO_InitStruct_1.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStruct_1.GPIO_OType = GPIO_OType_PP;
  GPIO_InitStruct_1.GPIO_PuPd = GPIO_PuPd_DOWN; 
  GPIO_Init(GPIOA, &GPIO_InitStruct_1);
 8002c4e:	2490      	movs	r4, #144	@ 0x90
void NRF24L01p_Init(){
 8002c50:	b087      	sub	sp, #28
  MySPI_Init();
 8002c52:	f7ff ffb7 	bl	8002bc4 <MySPI_Init>
  GPIO_InitStruct_1.GPIO_Pin = GPIO_Pin_4;
 8002c56:	2310      	movs	r3, #16
  GPIO_Init(GPIOA, &GPIO_InitStruct_1);
 8002c58:	05e4      	lsls	r4, r4, #23
  GPIO_InitStruct_1.GPIO_Mode = GPIO_Mode_OUT;
 8002c5a:	4d0d      	ldr	r5, [pc, #52]	@ (8002c90 <NRF24L01p_Init+0x44>)
  GPIO_Init(GPIOA, &GPIO_InitStruct_1);
 8002c5c:	4669      	mov	r1, sp
 8002c5e:	0020      	movs	r0, r4
  GPIO_InitStruct_1.GPIO_Pin = GPIO_Pin_4;
 8002c60:	9300      	str	r3, [sp, #0]
  GPIO_InitStruct_1.GPIO_Mode = GPIO_Mode_OUT;
 8002c62:	9501      	str	r5, [sp, #4]
  GPIO_Init(GPIOA, &GPIO_InitStruct_1);
 8002c64:	f7fd faf6 	bl	8000254 <GPIO_Init>

  GPIO_InitTypeDef GPIO_InitStruct_2;
  //Set up the IRQ pin
  GPIO_InitStruct_2.GPIO_Pin = GPIO_Pin_10;
 8002c68:	2380      	movs	r3, #128	@ 0x80
 8002c6a:	00db      	lsls	r3, r3, #3
 8002c6c:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct_2.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStruct_2.GPIO_OType = GPIO_OType_PP;
  GPIO_InitStruct_2.GPIO_Mode = GPIO_Mode_IN;
 8002c6e:	4b09      	ldr	r3, [pc, #36]	@ (8002c94 <NRF24L01p_Init+0x48>)
  GPIO_InitStruct_2.GPIO_PuPd = GPIO_PuPd_UP;
  GPIO_Init(GPIOA, &GPIO_InitStruct_2);
 8002c70:	0020      	movs	r0, r4
 8002c72:	a902      	add	r1, sp, #8
  GPIO_InitStruct_2.GPIO_Mode = GPIO_Mode_IN;
 8002c74:	9303      	str	r3, [sp, #12]
  GPIO_Init(GPIOA, &GPIO_InitStruct_2);
 8002c76:	f7fd faed 	bl	8000254 <GPIO_Init>

   GPIO_InitTypeDef GPIO_InitStruct_3;
  //Set up the CE pin
  GPIO_InitStruct_3.GPIO_Pin = GPIO_Pin_9;
 8002c7a:	2380      	movs	r3, #128	@ 0x80
  GPIO_InitStruct_3.GPIO_Mode = GPIO_Mode_OUT;
  GPIO_InitStruct_3.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStruct_3.GPIO_OType = GPIO_OType_PP;
  GPIO_InitStruct_3.GPIO_PuPd = GPIO_PuPd_DOWN; 
  GPIO_Init(GPIOA, &GPIO_InitStruct_3);
 8002c7c:	0020      	movs	r0, r4
  GPIO_InitStruct_3.GPIO_Pin = GPIO_Pin_9;
 8002c7e:	009b      	lsls	r3, r3, #2
  GPIO_Init(GPIOA, &GPIO_InitStruct_3);
 8002c80:	a904      	add	r1, sp, #16
  GPIO_InitStruct_3.GPIO_Pin = GPIO_Pin_9;
 8002c82:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct_3.GPIO_Mode = GPIO_Mode_OUT;
 8002c84:	9505      	str	r5, [sp, #20]
  GPIO_Init(GPIOA, &GPIO_InitStruct_3);
 8002c86:	f7fd fae5 	bl	8000254 <GPIO_Init>
}
 8002c8a:	b007      	add	sp, #28
 8002c8c:	bd30      	pop	{r4, r5, pc}
 8002c8e:	46c0      	nop			@ (mov r8, r8)
 8002c90:	02000301 	.word	0x02000301
 8002c94:	01000300 	.word	0x01000300

08002c98 <ICM20948_init>:
  /**
   * @brief Sets up ICM20948 for data collection and puts magnetometer(AK09916) into continuous mode 4 (100 Hz data rate)
   * @param None
   * @retval N0ne
   */
  void ICM20948_init(){
 8002c98:	b510      	push	{r4, lr}
    
    I2C_transmit(ICM_20948_I2C_ADDRESS, REG_BANK_SEL, USER_BANK_0); // switch to USER BANK 0
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	217f      	movs	r1, #127	@ 0x7f
 8002c9e:	2069      	movs	r0, #105	@ 0x69
 8002ca0:	f7ff fd94 	bl	80027cc <I2C_transmit>

    I2C_transmit(ICM_20948_I2C_ADDRESS, LP_CONFIG, 0x30); // set low power mode for ICM20948 (ACCEL/ GYRO in duty cycle mode)
 8002ca4:	2230      	movs	r2, #48	@ 0x30
 8002ca6:	2105      	movs	r1, #5
 8002ca8:	2069      	movs	r0, #105	@ 0x69
 8002caa:	f7ff fd8f 	bl	80027cc <I2C_transmit>

    I2C_transmit(ICM_20948_I2C_ADDRESS, PWR_MGMT_1, 0x11); // set low power enable for digital circuitry (does not turn on LP mode, use LP_CONFIG) and auto clock select for ICM20948
 8002cae:	2211      	movs	r2, #17
 8002cb0:	2106      	movs	r1, #6
 8002cb2:	2069      	movs	r0, #105	@ 0x69
 8002cb4:	f7ff fd8a 	bl	80027cc <I2C_transmit>
    I2C_transmit(ICM_20948_I2C_ADDRESS, PWR_MGMT_2, 0x00); // enable accelerometer and gyroscope for ICM20948
 8002cb8:	2200      	movs	r2, #0
 8002cba:	2107      	movs	r1, #7
 8002cbc:	2069      	movs	r0, #105	@ 0x69
 8002cbe:	f7ff fd85 	bl	80027cc <I2C_transmit>

    I2C_transmit(ICM_20948_I2C_ADDRESS, REG_BANK_SEL, USER_BANK_2); // switch to USER BANK 2
 8002cc2:	2220      	movs	r2, #32
 8002cc4:	217f      	movs	r1, #127	@ 0x7f
 8002cc6:	2069      	movs	r0, #105	@ 0x69
 8002cc8:	f7ff fd80 	bl	80027cc <I2C_transmit>
  
    I2C_transmit(ICM_20948_I2C_ADDRESS, TEMP_CONFIG, 0x01); // set TEMP_DLPCFG for temperature sensor to 1
 8002ccc:	2201      	movs	r2, #1
 8002cce:	2153      	movs	r1, #83	@ 0x53
 8002cd0:	2069      	movs	r0, #105	@ 0x69
 8002cd2:	f7ff fd7b 	bl	80027cc <I2C_transmit>

    I2C_transmit(ICM_20948_I2C_ADDRESS, GYRO_SMPLRT_DIV, 0x07); // set gyro sample rate divider to 7 for ICM20948
 8002cd6:	2207      	movs	r2, #7
 8002cd8:	2100      	movs	r1, #0
 8002cda:	2069      	movs	r0, #105	@ 0x69
 8002cdc:	f7ff fd76 	bl	80027cc <I2C_transmit>
    I2C_transmit(ICM_20948_I2C_ADDRESS, GYRO_CONFIG_1, 0x3F); // Set gyro +- range to 2000dps and DLPF 3dB point to 361 Hz, and enable LPF for ICM20948
 8002ce0:	223f      	movs	r2, #63	@ 0x3f
 8002ce2:	2101      	movs	r1, #1
 8002ce4:	2069      	movs	r0, #105	@ 0x69
 8002ce6:	f7ff fd71 	bl	80027cc <I2C_transmit>
    I2C_transmit(ICM_20948_I2C_ADDRESS, GYRO_CONFIG_2, 0x02); // Enable 4x averaging for gyro data for ICM20948
 8002cea:	2202      	movs	r2, #2
 8002cec:	2069      	movs	r0, #105	@ 0x69
 8002cee:	0011      	movs	r1, r2
 8002cf0:	f7ff fd6c 	bl	80027cc <I2C_transmit>

    I2C_transmit(ICM_20948_I2C_ADDRESS, ACCEL_SMPLRT_DIV, 0x0A); // set accel sample rate divider to 10 for ICM20948
 8002cf4:	220a      	movs	r2, #10
 8002cf6:	2110      	movs	r1, #16
 8002cf8:	2069      	movs	r0, #105	@ 0x69
 8002cfa:	f7ff fd67 	bl	80027cc <I2C_transmit>
    I2C_transmit(ICM_20948_I2C_ADDRESS, ACCEL_CONFIG, 0x3F); // Set accel +- range to 16g and DLPF 3dB point to 473 Hz, and enable LPF for ICM20948
 8002cfe:	223f      	movs	r2, #63	@ 0x3f
 8002d00:	2114      	movs	r1, #20
 8002d02:	2069      	movs	r0, #105	@ 0x69
 8002d04:	f7ff fd62 	bl	80027cc <I2C_transmit>
    I2C_transmit(ICM_20948_I2C_ADDRESS, ACCEL_CONFIG_2, 0x00); // Enable 4x averaging for accel data for ICM20948
 8002d08:	2200      	movs	r2, #0
 8002d0a:	2115      	movs	r1, #21
 8002d0c:	2069      	movs	r0, #105	@ 0x69
 8002d0e:	f7ff fd5d 	bl	80027cc <I2C_transmit>

    I2C_transmit(ICM_20948_I2C_ADDRESS, REG_BANK_SEL, USER_BANK_0); // switch to USER BANK 0
 8002d12:	2200      	movs	r2, #0
 8002d14:	217f      	movs	r1, #127	@ 0x7f
 8002d16:	2069      	movs	r0, #105	@ 0x69
 8002d18:	f7ff fd58 	bl	80027cc <I2C_transmit>

    // Enable bypass mode for I2C access of internal magnetometer
    I2C_transmit(ICM_20948_I2C_ADDRESS, 0x0F, 0x02);  // INT_PIN_CFG: BYPASS_EN = 1
 8002d1c:	2202      	movs	r2, #2
 8002d1e:	210f      	movs	r1, #15
 8002d20:	2069      	movs	r0, #105	@ 0x69
 8002d22:	f7ff fd53 	bl	80027cc <I2C_transmit>

    I2C_transmit(0x0C, 0x31, 0x08);  // CNTL2 register = 0x16 (continuous 100 Hz updates to magnetometer data)
 8002d26:	2208      	movs	r2, #8
 8002d28:	2131      	movs	r1, #49	@ 0x31
 8002d2a:	200c      	movs	r0, #12
 8002d2c:	f7ff fd4e 	bl	80027cc <I2C_transmit>
    delay_microseconds(10*1000, NULL); // TODO find out how long the magnetometer needs to start up
 8002d30:	2100      	movs	r1, #0
 8002d32:	4802      	ldr	r0, [pc, #8]	@ (8002d3c <ICM20948_init+0xa4>)
 8002d34:	f7ff fcc8 	bl	80026c8 <delay_microseconds>
  }
 8002d38:	bd10      	pop	{r4, pc}
 8002d3a:	46c0      	nop			@ (mov r8, r8)
 8002d3c:	00002710 	.word	0x00002710

08002d40 <getICM20948_ACCEL_GYRO_TEMPdata>:
    int16_t mag_raw[3];
    float mag_out[3];
    uint8_t buf[6];
    uint8_t new_magdata = 0;
    uint8_t mag_overf = 0;
    uint8_t st1 = 0;
 8002d40:	2200      	movs	r2, #0
  void getICM20948_ACCEL_GYRO_TEMPdata(float * ICM_data){
 8002d42:	b570      	push	{r4, r5, r6, lr}
 8002d44:	b090      	sub	sp, #64	@ 0x40
    uint8_t st2 = 0; 

      // Read accelerometer and gyroscope data test
    I2C_receive(ICM_20948_I2C_ADDRESS, GYRO_ACCEL_START_REG, accel_gyro_data, 14); // read ACCEL_XOUT_H register and the following 11 registers for accel and gyro data
 8002d46:	ad0c      	add	r5, sp, #48	@ 0x30
    uint8_t st1 = 0;
 8002d48:	ab08      	add	r3, sp, #32
    I2C_receive(ICM_20948_I2C_ADDRESS, GYRO_ACCEL_START_REG, accel_gyro_data, 14); // read ACCEL_XOUT_H register and the following 11 registers for accel and gyro data
 8002d4a:	212d      	movs	r1, #45	@ 0x2d
    uint8_t st1 = 0;
 8002d4c:	719a      	strb	r2, [r3, #6]
  void getICM20948_ACCEL_GYRO_TEMPdata(float * ICM_data){
 8002d4e:	0004      	movs	r4, r0
    I2C_receive(ICM_20948_I2C_ADDRESS, GYRO_ACCEL_START_REG, accel_gyro_data, 14); // read ACCEL_XOUT_H register and the following 11 registers for accel and gyro data
 8002d50:	002a      	movs	r2, r5
 8002d52:	230e      	movs	r3, #14
 8002d54:	2069      	movs	r0, #105	@ 0x69
 8002d56:	f7ff fd6d 	bl	8002834 <I2C_receive>

    // Thermometer variables
    float temp_out = (((accel_gyro_data[12] << 8) + accel_gyro_data[13] - 0) / TEMP_SENSITIVITY) + 21; // Degrees Celcius

    accel_out[0] = ((accel_gyro_data[0] << 8) + accel_gyro_data[1]) / ACCEL_SENSITIVITY * 9.81; // TODO adjust gyro and accelerometer data for temperature drift values
 8002d5a:	8828      	ldrh	r0, [r5, #0]
    accel_out[1] = ((accel_gyro_data[2] << 8) + accel_gyro_data[3]) / ACCEL_SENSITIVITY * 9.81; // m/s^2 // TODO reading very high m(309.6 m/s^2), bug?
    accel_out[2] = ((accel_gyro_data[4] << 8) + accel_gyro_data[5]) / ACCEL_SENSITIVITY * 9.81; // m/s^2

    gyro_out[0] = (accel_gyro_data[6] * UINT8_MAX + accel_gyro_data[7]) / GYRO_SENSITIVITY; // Degrees per second
 8002d5c:	26ff      	movs	r6, #255	@ 0xff
    accel_out[0] = ((accel_gyro_data[0] << 8) + accel_gyro_data[1]) / ACCEL_SENSITIVITY * 9.81; // TODO adjust gyro and accelerometer data for temperature drift values
 8002d5e:	ba40      	rev16	r0, r0
 8002d60:	b280      	uxth	r0, r0
 8002d62:	f7fe ff01 	bl	8001b68 <__aeabi_i2f>
 8002d66:	21e8      	movs	r1, #232	@ 0xe8
 8002d68:	0589      	lsls	r1, r1, #22
 8002d6a:	f7fe fdbd 	bl	80018e8 <__aeabi_fmul>
 8002d6e:	f7ff fa11 	bl	8002194 <__aeabi_f2d>
 8002d72:	4a4d      	ldr	r2, [pc, #308]	@ (8002ea8 <getICM20948_ACCEL_GYRO_TEMPdata+0x168>)
 8002d74:	4b4d      	ldr	r3, [pc, #308]	@ (8002eac <getICM20948_ACCEL_GYRO_TEMPdata+0x16c>)
 8002d76:	f7fe ff41 	bl	8001bfc <__aeabi_dmul>
 8002d7a:	f7ff fa53 	bl	8002224 <__aeabi_d2f>
 8002d7e:	9000      	str	r0, [sp, #0]
    accel_out[1] = ((accel_gyro_data[2] << 8) + accel_gyro_data[3]) / ACCEL_SENSITIVITY * 9.81; // m/s^2 // TODO reading very high m(309.6 m/s^2), bug?
 8002d80:	8868      	ldrh	r0, [r5, #2]
 8002d82:	ba40      	rev16	r0, r0
 8002d84:	b280      	uxth	r0, r0
 8002d86:	f7fe feef 	bl	8001b68 <__aeabi_i2f>
 8002d8a:	21e8      	movs	r1, #232	@ 0xe8
 8002d8c:	0589      	lsls	r1, r1, #22
 8002d8e:	f7fe fdab 	bl	80018e8 <__aeabi_fmul>
 8002d92:	f7ff f9ff 	bl	8002194 <__aeabi_f2d>
 8002d96:	4a44      	ldr	r2, [pc, #272]	@ (8002ea8 <getICM20948_ACCEL_GYRO_TEMPdata+0x168>)
 8002d98:	4b44      	ldr	r3, [pc, #272]	@ (8002eac <getICM20948_ACCEL_GYRO_TEMPdata+0x16c>)
 8002d9a:	f7fe ff2f 	bl	8001bfc <__aeabi_dmul>
 8002d9e:	f7ff fa41 	bl	8002224 <__aeabi_d2f>
 8002da2:	9001      	str	r0, [sp, #4]
    accel_out[2] = ((accel_gyro_data[4] << 8) + accel_gyro_data[5]) / ACCEL_SENSITIVITY * 9.81; // m/s^2
 8002da4:	88a8      	ldrh	r0, [r5, #4]
 8002da6:	ba40      	rev16	r0, r0
 8002da8:	b280      	uxth	r0, r0
 8002daa:	f7fe fedd 	bl	8001b68 <__aeabi_i2f>
 8002dae:	21e8      	movs	r1, #232	@ 0xe8
 8002db0:	0589      	lsls	r1, r1, #22
 8002db2:	f7fe fd99 	bl	80018e8 <__aeabi_fmul>
 8002db6:	f7ff f9ed 	bl	8002194 <__aeabi_f2d>
 8002dba:	4a3b      	ldr	r2, [pc, #236]	@ (8002ea8 <getICM20948_ACCEL_GYRO_TEMPdata+0x168>)
 8002dbc:	4b3b      	ldr	r3, [pc, #236]	@ (8002eac <getICM20948_ACCEL_GYRO_TEMPdata+0x16c>)
 8002dbe:	f7fe ff1d 	bl	8001bfc <__aeabi_dmul>
 8002dc2:	f7ff fa2f 	bl	8002224 <__aeabi_d2f>
 8002dc6:	9002      	str	r0, [sp, #8]
    gyro_out[0] = (accel_gyro_data[6] * UINT8_MAX + accel_gyro_data[7]) / GYRO_SENSITIVITY; // Degrees per second
 8002dc8:	79a8      	ldrb	r0, [r5, #6]
 8002dca:	79eb      	ldrb	r3, [r5, #7]
 8002dcc:	4370      	muls	r0, r6
 8002dce:	18c0      	adds	r0, r0, r3
 8002dd0:	f7fe feca 	bl	8001b68 <__aeabi_i2f>
 8002dd4:	4936      	ldr	r1, [pc, #216]	@ (8002eb0 <getICM20948_ACCEL_GYRO_TEMPdata+0x170>)
 8002dd6:	f7fe fc75 	bl	80016c4 <__aeabi_fdiv>
 8002dda:	9003      	str	r0, [sp, #12]
    gyro_out[1] = (accel_gyro_data[8] * UINT8_MAX + accel_gyro_data[9]) / GYRO_SENSITIVITY; // Degrees per second
 8002ddc:	7a28      	ldrb	r0, [r5, #8]
 8002dde:	7a6b      	ldrb	r3, [r5, #9]
 8002de0:	4370      	muls	r0, r6
 8002de2:	18c0      	adds	r0, r0, r3
 8002de4:	f7fe fec0 	bl	8001b68 <__aeabi_i2f>
 8002de8:	4931      	ldr	r1, [pc, #196]	@ (8002eb0 <getICM20948_ACCEL_GYRO_TEMPdata+0x170>)
 8002dea:	f7fe fc6b 	bl	80016c4 <__aeabi_fdiv>
 8002dee:	9004      	str	r0, [sp, #16]
    gyro_out[2] = (accel_gyro_data[10] * UINT8_MAX + accel_gyro_data[11]) / GYRO_SENSITIVITY; // Degrees per second
 8002df0:	7aab      	ldrb	r3, [r5, #10]
 8002df2:	7ae8      	ldrb	r0, [r5, #11]
 8002df4:	435e      	muls	r6, r3
 8002df6:	1830      	adds	r0, r6, r0
 8002df8:	f7fe feb6 	bl	8001b68 <__aeabi_i2f>
 8002dfc:	492c      	ldr	r1, [pc, #176]	@ (8002eb0 <getICM20948_ACCEL_GYRO_TEMPdata+0x170>)
 8002dfe:	f7fe fc61 	bl	80016c4 <__aeabi_fdiv>
 8002e02:	9005      	str	r0, [sp, #20]
    float temp_out = (((accel_gyro_data[12] << 8) + accel_gyro_data[13] - 0) / TEMP_SENSITIVITY) + 21; // Degrees Celcius
 8002e04:	89a8      	ldrh	r0, [r5, #12]

    // BANK 0: Enable I2C master
    // Should still be in BANK 0
    
    do {
      I2C_receive(0x0C, 0x10, &st1, 1);  // read ST1
 8002e06:	2501      	movs	r5, #1
    float temp_out = (((accel_gyro_data[12] << 8) + accel_gyro_data[13] - 0) / TEMP_SENSITIVITY) + 21; // Degrees Celcius
 8002e08:	ba40      	rev16	r0, r0
 8002e0a:	b280      	uxth	r0, r0
 8002e0c:	f7fe feac 	bl	8001b68 <__aeabi_i2f>
 8002e10:	4928      	ldr	r1, [pc, #160]	@ (8002eb4 <getICM20948_ACCEL_GYRO_TEMPdata+0x174>)
 8002e12:	f7fe fc57 	bl	80016c4 <__aeabi_fdiv>
    temp_out = (((accel_gyro_data[12] << 8) + accel_gyro_data[13] - 0) / TEMP_SENSITIVITY) + 21; // Degrees Celcius
 8002e16:	4928      	ldr	r1, [pc, #160]	@ (8002eb8 <getICM20948_ACCEL_GYRO_TEMPdata+0x178>)
 8002e18:	f7fe fab4 	bl	8001384 <__aeabi_fadd>
 8002e1c:	9006      	str	r0, [sp, #24]
      I2C_receive(0x0C, 0x10, &st1, 1);  // read ST1
 8002e1e:	ab08      	add	r3, sp, #32
 8002e20:	1d9e      	adds	r6, r3, #6
 8002e22:	0032      	movs	r2, r6
 8002e24:	002b      	movs	r3, r5
 8002e26:	2110      	movs	r1, #16
 8002e28:	200c      	movs	r0, #12
 8002e2a:	f7ff fd03 	bl	8002834 <I2C_receive>
    } while (!(st1 & 0x01)); // Wait for DRDY flag
 8002e2e:	7833      	ldrb	r3, [r6, #0]
 8002e30:	422b      	tst	r3, r5
 8002e32:	d0f4      	beq.n	8002e1e <getICM20948_ACCEL_GYRO_TEMPdata+0xde>
    I2C_receive(0x0C, MAG_START_REG, buf, 6); // 0x0C I2C address is for the internal magnetometer
 8002e34:	ad0a      	add	r5, sp, #40	@ 0x28
 8002e36:	002a      	movs	r2, r5
 8002e38:	2306      	movs	r3, #6
 8002e3a:	2111      	movs	r1, #17
 8002e3c:	200c      	movs	r0, #12
 8002e3e:	f7ff fcf9 	bl	8002834 <I2C_receive>
    I2C_receive(0x0C, 0x18, &st2, 1);  // read ST2 // TODO handle overflow flags here 
 8002e42:	aa08      	add	r2, sp, #32
 8002e44:	2301      	movs	r3, #1
 8002e46:	3207      	adds	r2, #7
 8002e48:	2118      	movs	r1, #24
 8002e4a:	200c      	movs	r0, #12
 8002e4c:	f7ff fcf2 	bl	8002834 <I2C_receive>
    if(st2 & 0x08) {
        // TODO Magnetic overflow  discard values
        mag_overf = 1;
    }

    mag_out[0] = mag_raw[0] * MAG_SENSITIVITY; // uT
 8002e50:	2300      	movs	r3, #0
 8002e52:	5ee8      	ldrsh	r0, [r5, r3]
 8002e54:	f7fe fe88 	bl	8001b68 <__aeabi_i2f>
 8002e58:	4918      	ldr	r1, [pc, #96]	@ (8002ebc <getICM20948_ACCEL_GYRO_TEMPdata+0x17c>)
 8002e5a:	f7fe fd45 	bl	80018e8 <__aeabi_fmul>
 8002e5e:	9007      	str	r0, [sp, #28]
    mag_out[1] = mag_raw[1] * MAG_SENSITIVITY; // uT
 8002e60:	2302      	movs	r3, #2
 8002e62:	5ee8      	ldrsh	r0, [r5, r3]
 8002e64:	f7fe fe80 	bl	8001b68 <__aeabi_i2f>
 8002e68:	4914      	ldr	r1, [pc, #80]	@ (8002ebc <getICM20948_ACCEL_GYRO_TEMPdata+0x17c>)
 8002e6a:	f7fe fd3d 	bl	80018e8 <__aeabi_fmul>
 8002e6e:	1c06      	adds	r6, r0, #0
    mag_out[2] = mag_raw[2] * MAG_SENSITIVITY; // uT
 8002e70:	2304      	movs	r3, #4
 8002e72:	5ee8      	ldrsh	r0, [r5, r3]
 8002e74:	f7fe fe78 	bl	8001b68 <__aeabi_i2f>
 8002e78:	4910      	ldr	r1, [pc, #64]	@ (8002ebc <getICM20948_ACCEL_GYRO_TEMPdata+0x17c>)
 8002e7a:	f7fe fd35 	bl	80018e8 <__aeabi_fmul>

    ICM_data[0] = accel_out[0];
 8002e7e:	9b00      	ldr	r3, [sp, #0]
    ICM_data[3] = gyro_out[0];
    ICM_data[4] = gyro_out[1];
    ICM_data[5] = gyro_out[2];
    ICM_data[6] = temp_out;
    ICM_data[7] = mag_out[0];
    ICM_data[8] = mag_out[1];
 8002e80:	6226      	str	r6, [r4, #32]
    ICM_data[0] = accel_out[0];
 8002e82:	6023      	str	r3, [r4, #0]
    ICM_data[1] = accel_out[1];
 8002e84:	9b01      	ldr	r3, [sp, #4]
    ICM_data[9] = mag_out[2];
 8002e86:	6260      	str	r0, [r4, #36]	@ 0x24
    ICM_data[1] = accel_out[1];
 8002e88:	6063      	str	r3, [r4, #4]
    ICM_data[2] = accel_out[2];
 8002e8a:	9b02      	ldr	r3, [sp, #8]
 8002e8c:	60a3      	str	r3, [r4, #8]
    ICM_data[3] = gyro_out[0];
 8002e8e:	9b03      	ldr	r3, [sp, #12]
 8002e90:	60e3      	str	r3, [r4, #12]
    ICM_data[4] = gyro_out[1];
 8002e92:	9b04      	ldr	r3, [sp, #16]
 8002e94:	6123      	str	r3, [r4, #16]
    ICM_data[5] = gyro_out[2];
 8002e96:	9b05      	ldr	r3, [sp, #20]
 8002e98:	6163      	str	r3, [r4, #20]
    ICM_data[6] = temp_out;
 8002e9a:	9b06      	ldr	r3, [sp, #24]
 8002e9c:	61a3      	str	r3, [r4, #24]
    ICM_data[7] = mag_out[0];
 8002e9e:	9b07      	ldr	r3, [sp, #28]
 8002ea0:	61e3      	str	r3, [r4, #28]
 8002ea2:	b010      	add	sp, #64	@ 0x40
 8002ea4:	bd70      	pop	{r4, r5, r6, pc}
 8002ea6:	46c0      	nop			@ (mov r8, r8)
 8002ea8:	51eb851f 	.word	0x51eb851f
 8002eac:	40239eb8 	.word	0x40239eb8
 8002eb0:	41833333 	.word	0x41833333
 8002eb4:	43a8ef5c 	.word	0x43a8ef5c
 8002eb8:	41a80000 	.word	0x41a80000
 8002ebc:	3e19999a 	.word	0x3e19999a

08002ec0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002ec0:	480d      	ldr	r0, [pc, #52]	@ (8002ef8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002ec2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002ec4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002ec6:	e003      	b.n	8002ed0 <LoopCopyDataInit>

08002ec8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002ec8:	4b0c      	ldr	r3, [pc, #48]	@ (8002efc <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8002eca:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002ecc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002ece:	3104      	adds	r1, #4

08002ed0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002ed0:	480b      	ldr	r0, [pc, #44]	@ (8002f00 <LoopForever+0xa>)
  ldr r3, =_edata
 8002ed2:	4b0c      	ldr	r3, [pc, #48]	@ (8002f04 <LoopForever+0xe>)
  adds r2, r0, r1
 8002ed4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002ed6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002ed8:	d3f6      	bcc.n	8002ec8 <CopyDataInit>
  ldr r2, =_sbss
 8002eda:	4a0b      	ldr	r2, [pc, #44]	@ (8002f08 <LoopForever+0x12>)
  b LoopFillZerobss
 8002edc:	e002      	b.n	8002ee4 <LoopFillZerobss>

08002ede <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002ede:	2300      	movs	r3, #0
  str  r3, [r2]
 8002ee0:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ee2:	3204      	adds	r2, #4

08002ee4 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8002ee4:	4b09      	ldr	r3, [pc, #36]	@ (8002f0c <LoopForever+0x16>)
  cmp r2, r3
 8002ee6:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002ee8:	d3f9      	bcc.n	8002ede <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002eea:	f7ff fb61 	bl	80025b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002eee:	f7ff fad7 	bl	80024a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002ef2:	f7ff fb25 	bl	8002540 <main>

08002ef6 <LoopForever>:
  
LoopForever:
    b LoopForever
 8002ef6:	e7fe      	b.n	8002ef6 <LoopForever>
  ldr   r0, =_estack
 8002ef8:	20002000 	.word	0x20002000
  ldr r3, =_sidata
 8002efc:	08002fe0 	.word	0x08002fe0
  ldr r0, =_sdata
 8002f00:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002f04:	20000014 	.word	0x20000014
  ldr r2, =_sbss
 8002f08:	20000014 	.word	0x20000014
  ldr r3, = _ebss
 8002f0c:	20000044 	.word	0x20000044

08002f10 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002f10:	e7fe      	b.n	8002f10 <ADC1_COMP_IRQHandler>
 8002f12:	bd93      	.short	0xbd93
 8002f14:	0000006b 	.word	0x0000006b

08002f18 <APBAHBPrescTable>:
 8002f18:	00000000 04030201 04030201 09080706     ................
 8002f28:	08001878 0800175e 08001788 080017ee     x...^...........
 8002f38:	08001788 08001822 08001788 080017ee     ...."...........
 8002f48:	0800175e 0800175e 08001822 080017ee     ^...^...".......
 8002f58:	08001774 08001774 08001774 0800182c     t...t...t...,...
 8002f68:	0800175e 0800175e 08001788 080018b0     ^...^...........
 8002f78:	08001788 08001822 08001788 080018b0     ...."...........
 8002f88:	0800175e 0800175e 08001822 080018b0     ^...^...".......
 8002f98:	08001774 08001774 08001774 04030201     t...t...t.......
 8002fa8:	08070605 03020109 07060504 02010908     ................
 8002fb8:	06050403 01090807 05040302 00000000     ................

08002fc8 <_init>:
 8002fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fca:	46c0      	nop			@ (mov r8, r8)
 8002fcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fce:	bc08      	pop	{r3}
 8002fd0:	469e      	mov	lr, r3
 8002fd2:	4770      	bx	lr

08002fd4 <_fini>:
 8002fd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fd6:	46c0      	nop			@ (mov r8, r8)
 8002fd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fda:	bc08      	pop	{r3}
 8002fdc:	469e      	mov	lr, r3
 8002fde:	4770      	bx	lr
