# Non-blocking, interrupt based, minimal core for AVR microcontrollers

