m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/Quartus/simulation/modelsim
Eaxi_buffer
Z1 w1752583049
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_buffer/AXI_buffer.vhd
Z6 FC:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_buffer/AXI_buffer.vhd
l0
L28
VVN?YfH;3Yh02N38Di@d^h1
!s100 CL]kBaW<Z7ggKV3Q>k^aZ1
Z7 OV;C;10.5b;63
32
Z8 !s110 1753041319
!i10b 1
Z9 !s108 1753041319.000000
Z10 !s90 -reportprogress|300|-work|work|C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_buffer/AXI_buffer.vhd|
Z11 !s107 C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_buffer/AXI_buffer.vhd|
!i113 1
Z12 o-work work
Z13 tExplicit 1 CvgOpt 0
Aaxi_buffer_rtl
R2
R3
R4
DEx4 work 10 axi_buffer 0 22 VN?YfH;3Yh02N38Di@d^h1
l51
L49
VYzzW=kUfJ]WmnLkPl7?iZ3
!s100 hJc6I_4Q06l_4XT;``4OC2
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Pi2c_pkg
R3
R4
Z14 w1752071205
R0
Z15 8C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_i2c/i2c_pkg.vhd
Z16 FC:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_i2c/i2c_pkg.vhd
l0
L3
V0gI@2aeM<zQSEmV<HH?az0
!s100 bFE2=72HB=FXKHO2XMgz?0
R7
32
Z17 !s110 1753041336
!i10b 1
Z18 !s108 1753041336.000000
Z19 !s90 -reportprogress|300|-work|work|C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_i2c/i2c_pkg.vhd|
Z20 !s107 C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_i2c/i2c_pkg.vhd|
!i113 1
R12
R13
Bbody
DPx4 work 7 i2c_pkg 0 22 0gI@2aeM<zQSEmV<HH?az0
R3
R4
l0
L7
V:PZPQ1FZ6GjPI^86W3bQA2
!s100 hBmMC3R7`RPI_h0hel8FR0
R7
32
R17
!i10b 1
R18
R19
R20
!i113 1
R12
R13
Etb_clock_generator
Z21 w1752583117
R3
R4
R0
Z22 8C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_tb/clock_generator.vhd
Z23 FC:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_tb/clock_generator.vhd
l0
L4
VFVMIEDJD3:^GHmD1_STLi3
!s100 C`[e>MH[z>=ZNA:[Q45>l2
R7
32
Z24 !s110 1753041426
!i10b 1
Z25 !s108 1753041426.000000
Z26 !s90 -reportprogress|300|-work|work|C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_tb/clock_generator.vhd|
Z27 !s107 C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_tb/clock_generator.vhd|
!i113 1
R12
R13
Atb_clock_generator_rtl
R3
R4
Z28 DEx4 work 18 tb_clock_generator 0 22 FVMIEDJD3:^GHmD1_STLi3
l16
L14
Z29 VEI^aaaLZodTM[SLMdM45l2
Z30 !s100 >G[b[o^CkC_^iTH3i?d=:2
R7
32
R24
!i10b 1
R25
R26
R27
!i113 1
R12
R13
