<HTML>
<HEAD>
<title>Config Header Format</title>
</HEAD>

<body>
<H1><CENTER>Config Header Format</center></h1>
<hr>
<TABLE BORDER>
<TR>
	<TD BORDER=0 WIDTH="25%" ALIGN="LEFT">31</TD>
	<TD BORDER=0 WIDTH="25%" ALIGN="RIGHT">16</TD>
	<TD BORDER=0 WIDTH="25%" ALIGN="LEFT">15</TD>
	<TD BORDER=0 WIDTH="25%" ALIGN="RIGHT">0</TD>
	<TD>Index</TD>
</TR>
<TR>
	<TD COLSPAN="2"><CENTER>Device ID</CENTER></TD>
	<TD COLSPAN="2"><CENTER>Vendor ID</CENTER></TD>
<TD>0x00</TD>
</TR>
<TR>
	<TD COLSPAN="2"><CENTER>Status</CENTER></TD>
	<TD COLSPAN="2"><CENTER>Command</CENTER></TD>
<TD>0x04</TD>
</TR>
<TR>
	<TD COLSPAN="3"><CENTER>Class Code</CENTER></TD>
	<TD COLSPAN="1"><CENTER>Revision</CENTER></TD>
<TD>0x08</TD>
</TR>
<TR>
	<TD COLSPAN="1"><CENTER>Built In Selftest</CENTER></TD>
	<TD COLSPAN="1"><CENTER>Header</CENTER></TD>
	<TD COLSPAN="1"><CENTER>Latency</CENTER></TD>
	<TD COLSPAN="1"><CENTER>Chache Line Size</CENTER></TD>
<TD>0x0c</TD>
</TR>
<TR>
	<TD COLSPAN="4"><CENTER>Base Address Register 0</CENTER></TD>
<TD>0x10</TD>
</TR>
<TR>
	<TD COLSPAN="4"><CENTER>Base Address Register 1</CENTER></TD>
<TD>0x14</TD>
</TR>
<TR>
	<TD COLSPAN="4"><CENTER>Base Address Register 2</CENTER></TD>
<TD>0x18</TD>
</TR>
<TR>
	<TD COLSPAN="4"><CENTER>Base Address Register 3</CENTER></TD>
<TD>0x1c</TD>
</TR>
<TR>
	<TD COLSPAN="4"><CENTER>Base Address Register 4</CENTER></TD>
<TD>0x20</TD>
</TR>
<TR>
	<TD COLSPAN="4"><CENTER>Base Address Register 5</CENTER></TD>
<TD>0x24</TD>
</TR>
<TR>
	<TD COLSPAN="4"><CENTER>CardBus CIS Pointer</CENTER></TD>
<TD>0x28</TD>
</TR>
<TR>
	<TD COLSPAN="2"><CENTER>Subsystem ID</CENTER></TD>
	<TD COLSPAN="2"><CENTER>Subsystem Vendor ID</CENTER></TD>
<TD>0x2c</TD>
</TR>
<TR>
	<TD COLSPAN="4"><CENTER>Expansion Rom Address</CENTER></TD>
<TD>0x30</TD>
</TR>
<TR>
	<TD COLSPAN="4"><CENTER>Reserved</CENTER></TD>
<TD>0x34</TD>
</TR>
<TR>
   <TD COLSPAN="4"><CENTER>Reserved</CENTER></TD>
<TD>0x38</TD>
</TR>
<TR>
	<TD COLSPAN="1"><CENTER>Max Letency</CENTER></TD>
	<TD COLSPAN="1"><CENTER>Min Grant</CENTER></TD>
	<TD COLSPAN="1"><CENTER>Interupt Pin</CENTER></TD>
	<TD COLSPAN="1"><CENTER>IRQ Line</CENTER></TD>
<TD>0x3c</TD>
</TR>
</TABLE>

<blockquote>
<DL>
<DT><B>Vendor ID</B> - 0x00
<DD><p>This is an assigned number unique to each PCI vendor.  For a somewhat 
complete list of these have a look at Linux's <A HREF="pci.h">pci.h</A>.</p>

<DT><B>Device ID</B> - 0x02
<DD><p>This is a vendor assigned number specifing which device it is.  For a 
somewhat complete list of these have a look at Linux's 
<A HREF="pci.h">pci.h</A>.</p>

<DT><B>Command</B> - 0x04
<DD><p>This is used to enable vaious types of PCI opperations</p>
	<center><table BORDER><TR>
<TD>15</TD><TD>14</TD><TD>13</TD><TD>12</TD><TD>11</TD><TD>10</TD><TD>9</TD>
	<TD>8</TD><TD>7</TD><TD>6</TD><TD>5</TD><TD>4</TD><TD>3</TD><TD>2</TD>
	<TD>1</TD><TD>0</TD>
</TR><TR>
<TD COLSPAN=6>Reserved</TD></TD><TD>BBE</TD><TD>SSE</TD><TD>WC</TD><TD>PER</TD>
	<TD>VPS</TD><TD>MWI</TD><TD>SC</TD><TD>BM</TD><TD>MA</TD><TD>IO</TD></TR>
</table></center>
	<TABLE>
	<TR><TD VALIGN="TOP">BBE:</TD>
		<TD><B>Fast Back-to-back enable</B>.  Enables fast back-to-back 
			transfers during busmastering.  Only enable this if all
			devices on the bus cand do BBE</TD></TR>
	<TR><TD VALIGN="TOP">SSE:</TD>
		<TD><B>System Error Enable</B>. When set to one the devie can drive 
			the SERR# line.</TD></TR>
	<TR><TD VALIGN="TOP">WC:</TD>
		<TD><B>Wait Cycle Enable</B>.  Controls whether the device does 
			address/data steping.</TD></TR>
	<TR><TD VALIGN="TOP">PER:</TD>
		<TD><B>Parity Error Response</B>.  When set to one the device can
			report partiy errors.</TD></TR>
	<TR><TD VALIGN="TOP">VPS: </TD>
		<TD><B>VGA Pallette Snoop Enable</B>.  Tells the device to enable
			VGA pallet snooping</TD></TR>
	<TR><TD VALIGN="TOP">MWI</TD>
		<TD><B>Memory Write and Invalidate</B>.  Enables the device to generate
			memory write and invalidate comamnds.  The cache line size must
			be set before this bit is set.</TD></TR>
	<TR><TD VALIGN="TOP">SC</TD>
		<TD><B>Special Cycle Recognition</B>.  Enables the device to monitor
			for special cycles on the bus.</TD></TR>
	<TR><TD VALIGN="TOP">BM</TD>
		<TD><B>Bus Maser Enable</B>.  Enables the device to become the bus
			master.</TD></TR>
	<TR><TD VALIGN="TOP">MA</TD>
		<TD><B>Memory Access Enable</B>.  When enabled the device responds to
			memory requests.</TD></TR>
	<TR><TD VALIGN="TOP">IO</TD>
		<TD><B>I/O Access Enable</B>.  When enabled the device responds to
			io requests.</TD></TR>

	</TABLE>

<DT><B>Status</B> - 0x06
<DD>
	<center><table BORDER><TR>
<TD>15</TD><TD>14</TD><TD>13</TD><TD>12</TD><TD>11</TD><TD>10</TD><TD>9</TD>
	<TD>8</TD><TD>7</TD><TD>6</TD><TD>5</TD><TD>4</TD><TD>3</TD><TD>2</TD>
	<TD>1</TD><TD>0</TD>
</TR><TR>
<TD>DPE</TD></TD><TD>SSE</TD><TD>RMA</TD><TD>RTA</TD><TD>STA</TD>
	<TD COLSPAN=2>DT</TD><TD>DPR</TD><TD>FBBC</TD><TD>UDF</TD><TD>66</TD>
	<TD COLSPAN=5>Reserved</TD></TR>
</table></center>
	
	<TABLE>
	<TR><TD VALIGN="TOP">DPE</TD>
		<TD><B>Detect Parity Error</B>.  Set by device when it has detected a 
			parity error</TD></TR>
	<TR><TD VALIGN="TOP">SSE</TD>
		<TD><B>Signalled System Error</B>.  Set by device when it has driven
			the SERR# line</TD></TR>
	<TR><TD VALIGN="TOP">RMA</TD>
		<TD><B>Received Master-Abort</B>.  Set by master when its tranaction
			is terminated due to a master-abort.</TD></TR>
	<TR><TD VALIGN="TOP">RTA</TD>
		<TD><B>Received Target-Abort</B>.  Set by master when its tranaction
			is terminated due to a target-abort.</TD></TR>
	<TR><TD VALIGN="TOP">STA</TD>
		<TD><B>Signalled Target-Abort</B>.  Set by target when it terminates
			a tranaction by target-abort.</TD></TR>
	<TR><TD VALIGN="TOP">DT</TD>
		<TD><B>DEVSEL Timing</B>.  Read only bits whcih define the slowest
			DEVSEL# timing for the device.
				<TABLE>
				<TR><TD>00b</TD><TD>= fast</TD></TR>
				<TR><TD>01b</TD><TD>= medium</TD></TR>
				<TR><TD>10b</TD><TD>= slow</TD></TR>
				<TR><TD>11b</TD><TD>= reserved</TD></TR>
				</TABLE>
		</TD></TR>
	<TR><TD VALIGN="TOP">DPR</TD>
		<TD><B>Data Parity Reported</B>.  Set by the bus master when the 
			reporting bus master was the initator and set the PERR# itself or 
			detected it asserted by the target.</TD></TR>
	<TR><TD VALIGN="TOP">FBBC</TD>
		<TD><B>Fast Back-to-Back Capable</B>.  Indicates whether the device
			can perform fast back-to-back transfers</TD></TR>
	<TR><TD VALIGN="TOP">UDF</TD>
		<TD><B>UDF Supported</B>.  Set if the device supports user definable
			features</TD></TR>
	<TR><TD VALIGN="TOP">66</TD>
		<TD><B>66MHz Capable</B>.  Set if device can run at 66MHz.</TD></TR>
	</TABLE>

<DT><B>Revision</B> - 0x08
<DD><P>8 bit value indicating the revision of the device.</P>

<DT><B>Class Code Register</B> - 0x09
<DD><P>Specifies which type of device it is.  The class code register is
	devied up into 3 8 bit parts: Class Code, Sub-Class Code, and Prog. I/F.
</P>
		
	<TABLE>
	<TR><TD>23..16</TD><TD>Class Code</TD></TR>
	<TR><TD>15..8</TD><TD>Sub-Class Code</TD></TR>
	<TR><TD>7..0</TD><TD>Prog. I/F</TD></TR>
	</TABLE>

<P>Look at the 
<A HREF="7.c.1.html">Class Code Table</A> for a list of what these mean.</A>
</P>

<DT><B>Cache Line Size</B> - 0x0c
<DD><P>This is the cache line size of the CPU.  This is CPU dependant.  
It is <I>important</I> that devices which do DMA have this value.

<DT><B>Latency</B> - 0x0d
<DD><P>Specifies the maximum number of PCI cycles the bus master can retain
control fo the bus.</P>

<DT><B>Header Type</B> - 0x0e
<DD><P>The header type is devided into two sections.  Bits 6..0 comprise the
header type.  Bit 7 is the single/multi funtion device flag (0=single
1=multi).  The header type specifies the format of bytes 0x10 to 0x3f.  The
two defined types are 0x00, the standard header type (pictured above), and
0x01, PCI-PCI bridge.
</P>

<DT><B>Built In Self Test (BIST)</B> - 0x0f
<DD>
<P>
<TABLE BORDER=1>
<TR><TD>7</TD><TD>6</TD><TD>5</TD><TD>4</TD><TD>3</TD><TD>2</TD><TD>1</TD><TD>0</TD></TR>
<TR><TD>C</TD><TD>S</TD><TD COLSPAN=2>Reserved</TD><TD COLSPAN=4>Ret</TD>
</TR>
</TABLE>
<TABLE>
<TR><TD>C</TD><TD>BIST Capable</TD></TR>
<TR><TD>S</TD><TD>Start BIST</TD></TR>
<TR><TD>Ret</TD><TD>BIST Return Code</TD></TR>
</TABLE>
</P>
<P>
If the device is BIST Capable it must set the return code to 0 within 2 seconds
of the Start BIST bit being set, otherwise an error has occured.
</P>

<DT><B>Base Address Registers 0-5</B> - 0x10-0x24
<DD><P>These are base addresses for memory maped/io maped communications with
the device.  The actual function of these registers are device specific</P>

<DT><B>CardBus CIS Pointer</B> - 0x28
<DD><P>If this device sits on both PCI and CardBus this is used to point to 
Card Information Structure (CIS).</P>

<DT><B>Subsystem Vendor ID</B> - 0x2c
<DD><P>Optional extra vendor info.</P>

<DT><B>Subsystem ID</B> - 0x2e
<DD><P>Optional extra subsystem info.</P>

<DT><B>Expansion Rom Address</B> - 0x30
<DD><P>Address that the expansion ROM of the device (i.e. network boot rom)
is mapped in.</P>

<DT><B>IRQ Line</B> - 0x3c
<DD><P>The IRQ this device is routed through.  In otherwords what IRQ will
be triggered when this device generates an interrupt.  This value does not
actually affect the opperation of the device, rather it is a place for the
BIOS/Firmware to inform the OS what has been configured.</P>

<DT><B>Interupt Pin</B> - 0x3d
<DD><P>Which of the 4 lines (INTA#, INTB#, INTC#, or INTD#) this device 
raises interrupts on.  A value of 0 means not interrupt.  A value between
1 and 4 corresponds to INTA# through INTD#.  A single function device is
required to use INTA#.</P>

<DT><B>Min Grant</B> - 0x3e
<DD><P>A read only register informing the reader of how long the device would
like maintain control of the bus as a bus master.  The value is in
increments of 250ns.</P>

<DT><B>Max Latency</B> - 0x3f
<DD><P>"How often" the device needs to access the PCI bus.  The value is in
increments of 250ns.</P>

</DL>
</blockquote>
<hr>
<!--#include virtual="/include/footer.html" -->
</BODY>
</HTML>


