<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1039" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1039{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2_1039{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_1039{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_1039{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_1039{left:96px;bottom:1038px;}
#t6_1039{left:124px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.66px;}
#t7_1039{left:124px;bottom:1017px;letter-spacing:0.11px;word-spacing:-0.13px;}
#t8_1039{left:124px;bottom:996px;letter-spacing:0.13px;word-spacing:0.56px;}
#t9_1039{left:124px;bottom:974px;letter-spacing:0.1px;word-spacing:-0.36px;}
#ta_1039{left:124px;bottom:953px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tb_1039{left:96px;bottom:913px;letter-spacing:0.14px;}
#tc_1039{left:168px;bottom:913px;letter-spacing:0.13px;}
#td_1039{left:96px;bottom:878px;letter-spacing:0.11px;word-spacing:-0.44px;}
#te_1039{left:96px;bottom:856px;letter-spacing:0.14px;word-spacing:-0.46px;}
#tf_1039{left:96px;bottom:835px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tg_1039{left:96px;bottom:795px;letter-spacing:0.14px;}
#th_1039{left:168px;bottom:795px;letter-spacing:0.12px;word-spacing:0.11px;}
#ti_1039{left:96px;bottom:760px;letter-spacing:0.13px;word-spacing:-0.43px;}
#tj_1039{left:96px;bottom:739px;letter-spacing:0.15px;word-spacing:-0.45px;}
#tk_1039{left:230px;bottom:609px;letter-spacing:0.16px;word-spacing:0.49px;}
#tl_1039{left:311px;bottom:609px;}
#tm_1039{left:317px;bottom:609px;letter-spacing:0.18px;}
#tn_1039{left:361px;bottom:609px;letter-spacing:0.14px;word-spacing:0.02px;}
#to_1039{left:96px;bottom:562px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tp_1039{left:96px;bottom:531px;}
#tq_1039{left:124px;bottom:531px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tr_1039{left:96px;bottom:504px;}
#ts_1039{left:124px;bottom:504px;letter-spacing:0.15px;word-spacing:-0.54px;}
#tt_1039{left:124px;bottom:482px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tu_1039{left:96px;bottom:455px;}
#tv_1039{left:124px;bottom:455px;letter-spacing:0.15px;word-spacing:-0.45px;}
#tw_1039{left:96px;bottom:427px;}
#tx_1039{left:124px;bottom:427px;letter-spacing:0.14px;word-spacing:-0.16px;}
#ty_1039{left:124px;bottom:406px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tz_1039{left:96px;bottom:378px;}
#t10_1039{left:124px;bottom:378px;letter-spacing:0.16px;word-spacing:-0.47px;}
#t11_1039{left:96px;bottom:343px;letter-spacing:0.11px;word-spacing:-0.43px;}
#t12_1039{left:96px;bottom:322px;letter-spacing:0.15px;word-spacing:-0.45px;}
#t13_1039{left:96px;bottom:287px;letter-spacing:0.12px;word-spacing:-0.86px;}
#t14_1039{left:96px;bottom:265px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t15_1039{left:96px;bottom:244px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t16_1039{left:96px;bottom:213px;}
#t17_1039{left:124px;bottom:213px;letter-spacing:0.18px;word-spacing:-0.45px;}
#t18_1039{left:96px;bottom:186px;}
#t19_1039{left:124px;bottom:186px;letter-spacing:0.18px;word-spacing:-0.45px;}
#t1a_1039{left:96px;bottom:158px;}
#t1b_1039{left:124px;bottom:158px;letter-spacing:0.17px;word-spacing:-0.45px;}
#t1c_1039{left:96px;bottom:131px;}
#t1d_1039{left:124px;bottom:131px;letter-spacing:0.16px;word-spacing:-0.42px;}
#t1e_1039{left:99px;bottom:701px;letter-spacing:-0.13px;}
#t1f_1039{left:491px;bottom:701px;}
#t1g_1039{left:547px;bottom:701px;}
#t1h_1039{left:614px;bottom:701px;}
#t1i_1039{left:676px;bottom:701px;}
#t1j_1039{left:746px;bottom:701px;}
#t1k_1039{left:804px;bottom:701px;}
#t1l_1039{left:256px;bottom:664px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1m_1039{left:510px;bottom:664px;letter-spacing:-0.17px;}
#t1n_1039{left:602px;bottom:664px;letter-spacing:-0.16px;word-spacing:5.04px;}
#t1o_1039{left:727px;bottom:664px;letter-spacing:-0.17px;}
#t1p_1039{left:781px;bottom:664px;letter-spacing:-0.16px;}
#t1q_1039{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1039{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_1039{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_1039{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_1039{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s5_1039{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_1039{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s7_1039{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s8_1039{font-size:14px;font-family:TimesNewRoman_61y;color:#000;}
.s9_1039{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1039" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1039Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1039" style="-webkit-user-select: none;"><object width="935" height="1210" data="1039/1039.svg" type="image/svg+xml" id="pdf1039" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1039" class="t s1_1039">Secure Virtual Machine </span><span id="t2_1039" class="t s2_1039">584 </span>
<span id="t3_1039" class="t s3_1039">24593—Rev. 3.41—June 2023 </span><span id="t4_1039" class="t s3_1039">AMD64 Technology </span>
<span id="t5_1039" class="t s4_1039">• </span><span id="t6_1039" class="t s5_1039">SVMDIS—Bit 4. When this bit is set, writes to EFER treat the SVME bit as MBZ. When this bit is </span>
<span id="t7_1039" class="t s5_1039">clear, EFER.SVME can be written normally. This bit does not prevent CPUID from reporting that </span>
<span id="t8_1039" class="t s5_1039">SVM is available. Setting SVMDIS while EFER.SVME is 1 generates a #GP fault, regardless of </span>
<span id="t9_1039" class="t s5_1039">the current state of VM_CR.LOCK. This bit is not affected by SKINIT. It is cleared by INIT when </span>
<span id="ta_1039" class="t s5_1039">LOCK is cleared to 0; otherwise, it is not affected. </span>
<span id="tb_1039" class="t s6_1039">15.30.2 </span><span id="tc_1039" class="t s6_1039">IGNNE MSR (C001_0115h) </span>
<span id="td_1039" class="t s5_1039">The read/write IGNNE MSR is used to set the state of the processor-internal IGNNE signal directly. </span>
<span id="te_1039" class="t s5_1039">This is only useful if IGNNE emulation has been enabled in the HW_CR MSR (and thus the external </span>
<span id="tf_1039" class="t s5_1039">signal is being ignored). Bit 0 specifies the current value of IGNNE; all other bits are MBZ. </span>
<span id="tg_1039" class="t s6_1039">15.30.3 </span><span id="th_1039" class="t s6_1039">SMM_CTL MSR (C001_0116h) </span>
<span id="ti_1039" class="t s5_1039">The write-only SMM_CTL MSR provides software control over SMM signals. SMM_CTL MSR is </span>
<span id="tj_1039" class="t s5_1039">not supported when CPUID Fn8000_0021[NoSmmCtlMSR] is set. </span>
<span id="tk_1039" class="t s6_1039">Figure 15</span><span id="tl_1039" class="t s7_1039">-</span><span id="tm_1039" class="t s6_1039">28. </span><span id="tn_1039" class="t s6_1039">Layout of SMM_CTL MSR (C001_0116h) </span>
<span id="to_1039" class="t s5_1039">Writing individual bits causes the following actions: </span>
<span id="tp_1039" class="t s4_1039">• </span><span id="tq_1039" class="t s5_1039">DISMISS—Bit 0. Clear the processor-internal “SMI pending” flag. </span>
<span id="tr_1039" class="t s4_1039">• </span><span id="ts_1039" class="t s5_1039">ENTER—Bit 1. Enter SMM: map the SMRAM memory areas, record whether NMI was currently </span>
<span id="tt_1039" class="t s5_1039">blocked and block further NMI and SMI interrupts. </span>
<span id="tu_1039" class="t s4_1039">• </span><span id="tv_1039" class="t s5_1039">SMI_CYCLE—Bit 2. Send SMI special cycle. </span>
<span id="tw_1039" class="t s4_1039">• </span><span id="tx_1039" class="t s5_1039">EXIT—Bit 3. Exit SMM: unmap the SMRAM memory areas, restore the previous masking status </span>
<span id="ty_1039" class="t s5_1039">of NMI and unconditionally reenable SMI. </span>
<span id="tz_1039" class="t s4_1039">• </span><span id="t10_1039" class="t s5_1039">RSM_CYCLE—Bit 4. Send RSM special cycle. </span>
<span id="t11_1039" class="t s5_1039">Writes to the SMM_CTL MSR cause a #GP if platform firmware has locked the SMM control </span>
<span id="t12_1039" class="t s5_1039">registers by setting HWCR[SMMLOCK]. </span>
<span id="t13_1039" class="t s5_1039">Conceptually, the bits are processed in the order of ENTER, SMI_CYCLE, DISMISS, RSM_CYCLE, </span>
<span id="t14_1039" class="t s5_1039">EXIT, though only the following bit combinations may be set together in a single write (for all other </span>
<span id="t15_1039" class="t s5_1039">combinations of more than one bit, behavior is undefined): </span>
<span id="t16_1039" class="t s4_1039">• </span><span id="t17_1039" class="t s5_1039">ENTER + SMI_CYCLE </span>
<span id="t18_1039" class="t s4_1039">• </span><span id="t19_1039" class="t s5_1039">DISMISS + ENTER </span>
<span id="t1a_1039" class="t s4_1039">• </span><span id="t1b_1039" class="t s5_1039">DISMISS + ENTER + SMI_CYCLE </span>
<span id="t1c_1039" class="t s4_1039">• </span><span id="t1d_1039" class="t s5_1039">EXIT + RSM_CYCLE </span>
<span id="t1e_1039" class="t s8_1039">63 </span><span id="t1f_1039" class="t s8_1039">5 </span><span id="t1g_1039" class="t s8_1039">4 </span><span id="t1h_1039" class="t s8_1039">3 </span><span id="t1i_1039" class="t s8_1039">2 </span><span id="t1j_1039" class="t s8_1039">1 </span><span id="t1k_1039" class="t s8_1039">0 </span>
<span id="t1l_1039" class="t s8_1039">Reserved, MBZ </span><span id="t1m_1039" class="t s8_1039">RSM_CYCLE </span><span id="t1n_1039" class="t s8_1039">EXIT SMI_CYCLE </span><span id="t1o_1039" class="t s8_1039">ENTER </span><span id="t1p_1039" class="t s8_1039">DISMISS </span>
<span id="t1q_1039" class="t s9_1039">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
