# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../test_adder.srcs/sources_1/new/clock_div_n_bit.sv" \
"../../../../test_adder.srcs/sources_1/new/cycle_display.sv" \
"../../../../test_adder.srcs/sources_1/new/ssdec.sv" \
"../../../../test_adder.srcs/sim_1/new/tb_cycle_display.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
