#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f1fab0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f1d4d0 .scope module, "tb" "tb" 3 38;
 .timescale -12 -12;
L_0x1f24df0 .functor NOT 1, L_0x1f629d0, C4<0>, C4<0>, C4<0>;
L_0x1f36730 .functor XOR 1, L_0x1f62610, L_0x1f626b0, C4<0>, C4<0>;
L_0x1f2b300 .functor XOR 1, L_0x1f36730, L_0x1f62820, C4<0>, C4<0>;
v0x1f61070_0 .net "L", 0 0, v0x1f23e80_0;  1 drivers
v0x1f611c0_0 .net "Q_dut", 0 0, L_0x1f62440;  1 drivers
v0x1f61280_0 .net "Q_ref", 0 0, v0x1f2b5a0_0;  1 drivers
v0x1f61350_0 .net *"_ivl_10", 0 0, L_0x1f62820;  1 drivers
v0x1f613f0_0 .net *"_ivl_12", 0 0, L_0x1f2b300;  1 drivers
v0x1f61490_0 .net *"_ivl_2", 0 0, L_0x1f62520;  1 drivers
v0x1f61570_0 .net *"_ivl_4", 0 0, L_0x1f62610;  1 drivers
v0x1f61650_0 .net *"_ivl_6", 0 0, L_0x1f626b0;  1 drivers
v0x1f61730_0 .net *"_ivl_8", 0 0, L_0x1f36730;  1 drivers
v0x1f618a0_0 .var "clk", 0 0;
v0x1f61940_0 .net "q_in", 0 0, v0x1f5e4a0_0;  1 drivers
v0x1f61a70_0 .net "r_in", 0 0, v0x1f5e570_0;  1 drivers
v0x1f61ba0_0 .var/2u "stats1", 159 0;
v0x1f61c80_0 .var/2u "strobe", 0 0;
v0x1f61d40_0 .net "tb_match", 0 0, L_0x1f629d0;  1 drivers
v0x1f61e00_0 .net "tb_mismatch", 0 0, L_0x1f24df0;  1 drivers
L_0x1f62520 .concat [ 1 0 0 0], v0x1f2b5a0_0;
L_0x1f62610 .concat [ 1 0 0 0], v0x1f2b5a0_0;
L_0x1f626b0 .concat [ 1 0 0 0], L_0x1f62440;
L_0x1f62820 .concat [ 1 0 0 0], v0x1f2b5a0_0;
L_0x1f629d0 .cmp/eeq 1, L_0x1f62520, L_0x1f2b300;
S_0x1f22550 .scope module, "good1" "reference_module" 3 81, 3 7 0, S_0x1f1d4d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "q_in";
    .port_info 3 /INPUT 1 "r_in";
    .port_info 4 /OUTPUT 1 "Q";
v0x1f2b500_0 .net "L", 0 0, v0x1f23e80_0;  alias, 1 drivers
v0x1f2b5a0_0 .var "Q", 0 0;
v0x1f25f50_0 .net "clk", 0 0, v0x1f618a0_0;  1 drivers
v0x1f257d0_0 .net "q_in", 0 0, v0x1f5e4a0_0;  alias, 1 drivers
v0x1f24f00_0 .net "r_in", 0 0, v0x1f5e570_0;  alias, 1 drivers
E_0x1f08650 .event posedge, v0x1f25f50_0;
S_0x1f5e1c0 .scope module, "stim1" "stimulus_gen" 3 75, 3 21 0, S_0x1f1d4d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "L";
    .port_info 2 /OUTPUT 1 "r_in";
    .port_info 3 /OUTPUT 1 "q_in";
v0x1f23e80_0 .var "L", 0 0;
v0x1f5e400_0 .net "clk", 0 0, v0x1f618a0_0;  alias, 1 drivers
v0x1f5e4a0_0 .var "q_in", 0 0;
v0x1f5e570_0 .var "r_in", 0 0;
E_0x1f08790/0 .event negedge, v0x1f25f50_0;
E_0x1f08790/1 .event posedge, v0x1f25f50_0;
E_0x1f08790 .event/or E_0x1f08790/0, E_0x1f08790/1;
S_0x1f5e670 .scope module, "top_module1" "top_module" 3 88, 4 23 0, S_0x1f1d4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "q_in";
    .port_info 3 /INPUT 1 "r_in";
    .port_info 4 /OUTPUT 1 "Q";
L_0x1f23db0 .functor XOR 1, L_0x1f620a0, L_0x1f62170, C4<0>, C4<0>;
v0x1f604e0_0 .net "L", 0 0, v0x1f23e80_0;  alias, 1 drivers
v0x1f605a0_0 .net "Q", 0 0, L_0x1f62440;  alias, 1 drivers
v0x1f60660_0 .net *"_ivl_10", 0 0, L_0x1f62170;  1 drivers
v0x1f60720_0 .net *"_ivl_8", 0 0, L_0x1f620a0;  1 drivers
v0x1f60800_0 .net "clk", 0 0, v0x1f618a0_0;  alias, 1 drivers
v0x1f608f0_0 .net "d0", 0 0, v0x1f5fc90_0;  1 drivers
v0x1f609e0_0 .net "d1", 0 0, v0x1f602e0_0;  1 drivers
v0x1f60ad0_0 .net "q", 2 0, L_0x1f61f10;  1 drivers
v0x1f60bb0_0 .net "q_in", 0 0, v0x1f5e4a0_0;  alias, 1 drivers
v0x1f60ce0_0 .net "r_in", 0 0, v0x1f5e570_0;  alias, 1 drivers
o0x7f0034c17498 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f60d80_0 .net "sel", 0 0, o0x7f0034c17498;  0 drivers
L_0x1f61f10 .concat8 [ 1 1 1 0], v0x1f5ebf0_0, v0x1f5f0f0_0, v0x1f5f580_0;
L_0x1f620a0 .part L_0x1f61f10, 1, 1;
L_0x1f62170 .part L_0x1f61f10, 2, 1;
L_0x1f62240 .part L_0x1f61f10, 0, 1;
L_0x1f623a0 .part L_0x1f61f10, 2, 1;
L_0x1f62440 .part L_0x1f61f10, 2, 1;
S_0x1f5e930 .scope module, "ff1" "flipflop" 4 36, 4 1 0, S_0x1f5e670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
v0x1f5eb10_0 .net "D", 0 0, v0x1f5fc90_0;  alias, 1 drivers
v0x1f5ebf0_0 .var "Q", 0 0;
v0x1f5ecb0_0 .net "clk", 0 0, v0x1f618a0_0;  alias, 1 drivers
S_0x1f5ee30 .scope module, "ff2" "flipflop" 4 42, 4 1 0, S_0x1f5e670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
v0x1f5f010_0 .net "D", 0 0, v0x1f602e0_0;  alias, 1 drivers
v0x1f5f0f0_0 .var "Q", 0 0;
v0x1f5f1b0_0 .net "clk", 0 0, v0x1f618a0_0;  alias, 1 drivers
S_0x1f5f2b0 .scope module, "ff3" "flipflop" 4 48, 4 1 0, S_0x1f5e670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
v0x1f5f4c0_0 .net "D", 0 0, o0x7f0034c17498;  alias, 0 drivers
v0x1f5f580_0 .var "Q", 0 0;
v0x1f5f640_0 .net "clk", 0 0, v0x1f618a0_0;  alias, 1 drivers
S_0x1f5f800 .scope module, "mux1" "mux" 4 54, 4 9 0, S_0x1f5e670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "D0";
    .port_info 2 /INPUT 1 "D1";
    .port_info 3 /OUTPUT 1 "Y";
v0x1f5fa70_0 .net "D0", 0 0, v0x1f5e570_0;  alias, 1 drivers
v0x1f5fb80_0 .net "D1", 0 0, v0x1f5e4a0_0;  alias, 1 drivers
v0x1f5fc90_0 .var "Y", 0 0;
v0x1f5fd30_0 .net "sel", 0 0, v0x1f23e80_0;  alias, 1 drivers
E_0x1f061d0 .event anyedge, v0x1f2b500_0, v0x1f257d0_0, v0x1f24f00_0;
S_0x1f5fe40 .scope module, "mux2" "mux" 4 61, 4 9 0, S_0x1f5e670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "D0";
    .port_info 2 /INPUT 1 "D1";
    .port_info 3 /OUTPUT 1 "Y";
v0x1f60140_0 .net "D0", 0 0, L_0x1f62240;  1 drivers
v0x1f60220_0 .net "D1", 0 0, L_0x1f623a0;  1 drivers
v0x1f602e0_0 .var "Y", 0 0;
v0x1f603b0_0 .net "sel", 0 0, L_0x1f23db0;  1 drivers
E_0x1f199f0 .event anyedge, v0x1f603b0_0, v0x1f60220_0, v0x1f60140_0;
S_0x1f60ea0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_0x1f1d4d0;
 .timescale -12 -12;
E_0x1f412f0 .event anyedge, v0x1f61c80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f61c80_0;
    %nor/r;
    %assign/vec4 v0x1f61c80_0, 0;
    %wait E_0x1f412f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f5e1c0;
T_1 ;
    %wait E_0x1f08790;
    %vpi_func 3 29 "$random" 32 {0 0 0};
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1f5e4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f5e570_0, 0;
    %assign/vec4 v0x1f23e80_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1f5e1c0;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f08650;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 33 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1f22550;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f2b5a0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x1f22550;
T_4 ;
    %wait E_0x1f08650;
    %load/vec4 v0x1f2b500_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0x1f24f00_0;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x1f257d0_0;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %assign/vec4 v0x1f2b5a0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1f5e930;
T_5 ;
    %wait E_0x1f08650;
    %load/vec4 v0x1f5eb10_0;
    %assign/vec4 v0x1f5ebf0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1f5ee30;
T_6 ;
    %wait E_0x1f08650;
    %load/vec4 v0x1f5f010_0;
    %assign/vec4 v0x1f5f0f0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1f5f2b0;
T_7 ;
    %wait E_0x1f08650;
    %load/vec4 v0x1f5f4c0_0;
    %assign/vec4 v0x1f5f580_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1f5f800;
T_8 ;
    %wait E_0x1f061d0;
    %load/vec4 v0x1f5fd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1f5fb80_0;
    %assign/vec4 v0x1f5fc90_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1f5fa70_0;
    %assign/vec4 v0x1f5fc90_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1f5fe40;
T_9 ;
    %wait E_0x1f199f0;
    %load/vec4 v0x1f603b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1f60220_0;
    %assign/vec4 v0x1f602e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1f60140_0;
    %assign/vec4 v0x1f602e0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1f1d4d0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f618a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f61c80_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x1f1d4d0;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f618a0_0;
    %inv;
    %store/vec4 v0x1f618a0_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x1f1d4d0;
T_12 ;
    %vpi_call/w 3 67 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 68 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f5e400_0, v0x1f61e00_0, v0x1f618a0_0, v0x1f61070_0, v0x1f61940_0, v0x1f61a70_0, v0x1f61280_0, v0x1f611c0_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x1f1d4d0;
T_13 ;
    %load/vec4 v0x1f61ba0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x1f61ba0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f61ba0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "Q" {0 0 0};
T_13.1 ;
    %load/vec4 v0x1f61ba0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f61ba0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 109 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 110 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f61ba0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f61ba0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 111 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0x1f1d4d0;
T_14 ;
    %wait E_0x1f08790;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f61ba0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f61ba0_0, 4, 32;
    %load/vec4 v0x1f61d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x1f61ba0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f61ba0_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f61ba0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f61ba0_0, 4, 32;
T_14.0 ;
    %load/vec4 v0x1f61280_0;
    %load/vec4 v0x1f61280_0;
    %load/vec4 v0x1f611c0_0;
    %xor;
    %load/vec4 v0x1f61280_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0x1f61ba0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f61ba0_0, 4, 32;
T_14.6 ;
    %load/vec4 v0x1f61ba0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f61ba0_0, 4, 32;
T_14.4 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_muxdff/mt2015_muxdff_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/mt2015_muxdff/iter0/response17/top_module.sv";
