# Hardware-Implementation-of-AES
High Speed and Low Power Implementation in Verilog

## advanced encryption system algorithm
A 5 minutes video for AES Rijndael Cipher algorithm explained as a Flash animation here
https://www.youtube.com/watch?v=gP4PqVGudtg&t=23s

## simulation results 
  first we used the input data and key in the video and this is the RTL output
  ![image](https://user-images.githubusercontent.com/103184935/185762701-3ab1709b-eee3-4366-aafb-e9bd071770d0.png)   ![image](https://user-images.githubusercontent.com/103184935/185762823-a8d84cee-f2c6-48a9-ba49-205f90ae152a.png)

  
  which is the same as the output in the video 


