
aris-euler-recovery.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000098cc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d0  08009a60  08009a60  00019a60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f30  08009f30  000202d0  2**0
                  CONTENTS
  4 .ARM          00000008  08009f30  08009f30  00019f30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009f38  08009f38  000202d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f38  08009f38  00019f38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009f3c  08009f3c  00019f3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002d0  20000000  08009f40  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d4  200002d0  0800a210  000202d0  2**2
                  ALLOC
 10 ._user_heap_stack 0000224c  200005a4  0800a210  000205a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000202d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e8fc  00000000  00000000  00020300  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003640  00000000  00000000  0003ebfc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f60  00000000  00000000  00042240  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000dd8  00000000  00000000  000431a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00024bf4  00000000  00000000  00043f78  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000125bb  00000000  00000000  00068b6c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c604e  00000000  00000000  0007b127  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00141175  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b90  00000000  00000000  001411f0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002d0 	.word	0x200002d0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009a44 	.word	0x08009a44

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002d4 	.word	0x200002d4
 80001cc:	08009a44 	.word	0x08009a44

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c5c:	f000 b972 	b.w	8000f44 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	4688      	mov	r8, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14b      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4615      	mov	r5, r2
 8000c8a:	d967      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0720 	rsb	r7, r2, #32
 8000c96:	fa01 f302 	lsl.w	r3, r1, r2
 8000c9a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c9e:	4095      	lsls	r5, r2
 8000ca0:	ea47 0803 	orr.w	r8, r7, r3
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cb0:	fa1f fc85 	uxth.w	ip, r5
 8000cb4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cb8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbc:	fb07 f10c 	mul.w	r1, r7, ip
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18eb      	adds	r3, r5, r3
 8000cc6:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000cca:	f080 811b 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8118 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000cd4:	3f02      	subs	r7, #2
 8000cd6:	442b      	add	r3, r5
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ce0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cec:	45a4      	cmp	ip, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	192c      	adds	r4, r5, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cf6:	f080 8107 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cfa:	45a4      	cmp	ip, r4
 8000cfc:	f240 8104 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000d00:	3802      	subs	r0, #2
 8000d02:	442c      	add	r4, r5
 8000d04:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d08:	eba4 040c 	sub.w	r4, r4, ip
 8000d0c:	2700      	movs	r7, #0
 8000d0e:	b11e      	cbz	r6, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c6 4300 	strd	r4, r3, [r6]
 8000d18:	4639      	mov	r1, r7
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0xbe>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80eb 	beq.w	8000efe <__udivmoddi4+0x286>
 8000d28:	2700      	movs	r7, #0
 8000d2a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d2e:	4638      	mov	r0, r7
 8000d30:	4639      	mov	r1, r7
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	fab3 f783 	clz	r7, r3
 8000d3a:	2f00      	cmp	r7, #0
 8000d3c:	d147      	bne.n	8000dce <__udivmoddi4+0x156>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d302      	bcc.n	8000d48 <__udivmoddi4+0xd0>
 8000d42:	4282      	cmp	r2, r0
 8000d44:	f200 80fa 	bhi.w	8000f3c <__udivmoddi4+0x2c4>
 8000d48:	1a84      	subs	r4, r0, r2
 8000d4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d4e:	2001      	movs	r0, #1
 8000d50:	4698      	mov	r8, r3
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	d0e0      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000d56:	e9c6 4800 	strd	r4, r8, [r6]
 8000d5a:	e7dd      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000d5c:	b902      	cbnz	r2, 8000d60 <__udivmoddi4+0xe8>
 8000d5e:	deff      	udf	#255	; 0xff
 8000d60:	fab2 f282 	clz	r2, r2
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f040 808f 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d6a:	1b49      	subs	r1, r1, r5
 8000d6c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d70:	fa1f f885 	uxth.w	r8, r5
 8000d74:	2701      	movs	r7, #1
 8000d76:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d7a:	0c23      	lsrs	r3, r4, #16
 8000d7c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d80:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d84:	fb08 f10c 	mul.w	r1, r8, ip
 8000d88:	4299      	cmp	r1, r3
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8c:	18eb      	adds	r3, r5, r3
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4299      	cmp	r1, r3
 8000d96:	f200 80cd 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1a59      	subs	r1, r3, r1
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000da8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x14c>
 8000db4:	192c      	adds	r4, r5, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x14a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80b6 	bhi.w	8000f2e <__udivmoddi4+0x2b6>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e79f      	b.n	8000d0e <__udivmoddi4+0x96>
 8000dce:	f1c7 0c20 	rsb	ip, r7, #32
 8000dd2:	40bb      	lsls	r3, r7
 8000dd4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000dd8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ddc:	fa01 f407 	lsl.w	r4, r1, r7
 8000de0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000de4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000de8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dec:	4325      	orrs	r5, r4
 8000dee:	fbb3 f9f8 	udiv	r9, r3, r8
 8000df2:	0c2c      	lsrs	r4, r5, #16
 8000df4:	fb08 3319 	mls	r3, r8, r9, r3
 8000df8:	fa1f fa8e 	uxth.w	sl, lr
 8000dfc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e00:	fb09 f40a 	mul.w	r4, r9, sl
 8000e04:	429c      	cmp	r4, r3
 8000e06:	fa02 f207 	lsl.w	r2, r2, r7
 8000e0a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1e 0303 	adds.w	r3, lr, r3
 8000e14:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e18:	f080 8087 	bcs.w	8000f2a <__udivmoddi4+0x2b2>
 8000e1c:	429c      	cmp	r4, r3
 8000e1e:	f240 8084 	bls.w	8000f2a <__udivmoddi4+0x2b2>
 8000e22:	f1a9 0902 	sub.w	r9, r9, #2
 8000e26:	4473      	add	r3, lr
 8000e28:	1b1b      	subs	r3, r3, r4
 8000e2a:	b2ad      	uxth	r5, r5
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3310 	mls	r3, r8, r0, r3
 8000e34:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e38:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e3c:	45a2      	cmp	sl, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1e 0404 	adds.w	r4, lr, r4
 8000e44:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e48:	d26b      	bcs.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4a:	45a2      	cmp	sl, r4
 8000e4c:	d969      	bls.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4e:	3802      	subs	r0, #2
 8000e50:	4474      	add	r4, lr
 8000e52:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e56:	fba0 8902 	umull	r8, r9, r0, r2
 8000e5a:	eba4 040a 	sub.w	r4, r4, sl
 8000e5e:	454c      	cmp	r4, r9
 8000e60:	46c2      	mov	sl, r8
 8000e62:	464b      	mov	r3, r9
 8000e64:	d354      	bcc.n	8000f10 <__udivmoddi4+0x298>
 8000e66:	d051      	beq.n	8000f0c <__udivmoddi4+0x294>
 8000e68:	2e00      	cmp	r6, #0
 8000e6a:	d069      	beq.n	8000f40 <__udivmoddi4+0x2c8>
 8000e6c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e70:	eb64 0403 	sbc.w	r4, r4, r3
 8000e74:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e78:	40fd      	lsrs	r5, r7
 8000e7a:	40fc      	lsrs	r4, r7
 8000e7c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e80:	e9c6 5400 	strd	r5, r4, [r6]
 8000e84:	2700      	movs	r7, #0
 8000e86:	e747      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000e88:	f1c2 0320 	rsb	r3, r2, #32
 8000e8c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e90:	4095      	lsls	r5, r2
 8000e92:	fa01 f002 	lsl.w	r0, r1, r2
 8000e96:	fa21 f303 	lsr.w	r3, r1, r3
 8000e9a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e9e:	4338      	orrs	r0, r7
 8000ea0:	0c01      	lsrs	r1, r0, #16
 8000ea2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ea6:	fa1f f885 	uxth.w	r8, r5
 8000eaa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb2:	fb07 f308 	mul.w	r3, r7, r8
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ebc:	d907      	bls.n	8000ece <__udivmoddi4+0x256>
 8000ebe:	1869      	adds	r1, r5, r1
 8000ec0:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000ec4:	d22f      	bcs.n	8000f26 <__udivmoddi4+0x2ae>
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	d92d      	bls.n	8000f26 <__udivmoddi4+0x2ae>
 8000eca:	3f02      	subs	r7, #2
 8000ecc:	4429      	add	r1, r5
 8000ece:	1acb      	subs	r3, r1, r3
 8000ed0:	b281      	uxth	r1, r0
 8000ed2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ed6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eda:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ede:	fb00 f308 	mul.w	r3, r0, r8
 8000ee2:	428b      	cmp	r3, r1
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x27e>
 8000ee6:	1869      	adds	r1, r5, r1
 8000ee8:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000eec:	d217      	bcs.n	8000f1e <__udivmoddi4+0x2a6>
 8000eee:	428b      	cmp	r3, r1
 8000ef0:	d915      	bls.n	8000f1e <__udivmoddi4+0x2a6>
 8000ef2:	3802      	subs	r0, #2
 8000ef4:	4429      	add	r1, r5
 8000ef6:	1ac9      	subs	r1, r1, r3
 8000ef8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000efc:	e73b      	b.n	8000d76 <__udivmoddi4+0xfe>
 8000efe:	4637      	mov	r7, r6
 8000f00:	4630      	mov	r0, r6
 8000f02:	e709      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f04:	4607      	mov	r7, r0
 8000f06:	e6e7      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f08:	4618      	mov	r0, r3
 8000f0a:	e6fb      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f0c:	4541      	cmp	r1, r8
 8000f0e:	d2ab      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f10:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f14:	eb69 020e 	sbc.w	r2, r9, lr
 8000f18:	3801      	subs	r0, #1
 8000f1a:	4613      	mov	r3, r2
 8000f1c:	e7a4      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f1e:	4660      	mov	r0, ip
 8000f20:	e7e9      	b.n	8000ef6 <__udivmoddi4+0x27e>
 8000f22:	4618      	mov	r0, r3
 8000f24:	e795      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f26:	4667      	mov	r7, ip
 8000f28:	e7d1      	b.n	8000ece <__udivmoddi4+0x256>
 8000f2a:	4681      	mov	r9, r0
 8000f2c:	e77c      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f2e:	3802      	subs	r0, #2
 8000f30:	442c      	add	r4, r5
 8000f32:	e747      	b.n	8000dc4 <__udivmoddi4+0x14c>
 8000f34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f38:	442b      	add	r3, r5
 8000f3a:	e72f      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f3c:	4638      	mov	r0, r7
 8000f3e:	e708      	b.n	8000d52 <__udivmoddi4+0xda>
 8000f40:	4637      	mov	r7, r6
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0xa0>

08000f44 <__aeabi_idiv0>:
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <turn_off_HAWKs>:
void fire_HAWKs(void){
	HAL_GPIO_WritePin(HAWK1_GPIO_Port, HAWK1_Pin, GPIO_PIN_SET);
	HAL_GPIO_WritePin(HAWK2_GPIO_Port, HAWK2_Pin, GPIO_PIN_SET);
}

void turn_off_HAWKs(void){
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(HAWK1_GPIO_Port, HAWK1_Pin, GPIO_PIN_RESET);
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f52:	4805      	ldr	r0, [pc, #20]	; (8000f68 <turn_off_HAWKs+0x20>)
 8000f54:	f002 fd52 	bl	80039fc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(HAWK2_GPIO_Port, HAWK2_Pin, GPIO_PIN_RESET);
 8000f58:	2200      	movs	r2, #0
 8000f5a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f5e:	4802      	ldr	r0, [pc, #8]	; (8000f68 <turn_off_HAWKs+0x20>)
 8000f60:	f002 fd4c 	bl	80039fc <HAL_GPIO_WritePin>
}
 8000f64:	bf00      	nop
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	40021000 	.word	0x40021000

08000f6c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b084      	sub	sp, #16
 8000f70:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f72:	463b      	mov	r3, r7
 8000f74:	2200      	movs	r2, #0
 8000f76:	601a      	str	r2, [r3, #0]
 8000f78:	605a      	str	r2, [r3, #4]
 8000f7a:	609a      	str	r2, [r3, #8]
 8000f7c:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f7e:	4b21      	ldr	r3, [pc, #132]	; (8001004 <MX_ADC1_Init+0x98>)
 8000f80:	4a21      	ldr	r2, [pc, #132]	; (8001008 <MX_ADC1_Init+0x9c>)
 8000f82:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f84:	4b1f      	ldr	r3, [pc, #124]	; (8001004 <MX_ADC1_Init+0x98>)
 8000f86:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000f8a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f8c:	4b1d      	ldr	r3, [pc, #116]	; (8001004 <MX_ADC1_Init+0x98>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000f92:	4b1c      	ldr	r3, [pc, #112]	; (8001004 <MX_ADC1_Init+0x98>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f98:	4b1a      	ldr	r3, [pc, #104]	; (8001004 <MX_ADC1_Init+0x98>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f9e:	4b19      	ldr	r3, [pc, #100]	; (8001004 <MX_ADC1_Init+0x98>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000fa6:	4b17      	ldr	r3, [pc, #92]	; (8001004 <MX_ADC1_Init+0x98>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000fac:	4b15      	ldr	r3, [pc, #84]	; (8001004 <MX_ADC1_Init+0x98>)
 8000fae:	4a17      	ldr	r2, [pc, #92]	; (800100c <MX_ADC1_Init+0xa0>)
 8000fb0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fb2:	4b14      	ldr	r3, [pc, #80]	; (8001004 <MX_ADC1_Init+0x98>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000fb8:	4b12      	ldr	r3, [pc, #72]	; (8001004 <MX_ADC1_Init+0x98>)
 8000fba:	2201      	movs	r2, #1
 8000fbc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000fbe:	4b11      	ldr	r3, [pc, #68]	; (8001004 <MX_ADC1_Init+0x98>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fc6:	4b0f      	ldr	r3, [pc, #60]	; (8001004 <MX_ADC1_Init+0x98>)
 8000fc8:	2201      	movs	r2, #1
 8000fca:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fcc:	480d      	ldr	r0, [pc, #52]	; (8001004 <MX_ADC1_Init+0x98>)
 8000fce:	f002 f833 	bl	8003038 <HAL_ADC_Init>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000fd8:	f000 faba 	bl	8001550 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000fdc:	230a      	movs	r3, #10
 8000fde:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fe8:	463b      	mov	r3, r7
 8000fea:	4619      	mov	r1, r3
 8000fec:	4805      	ldr	r0, [pc, #20]	; (8001004 <MX_ADC1_Init+0x98>)
 8000fee:	f002 f867 	bl	80030c0 <HAL_ADC_ConfigChannel>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000ff8:	f000 faaa 	bl	8001550 <Error_Handler>
  }

}
 8000ffc:	bf00      	nop
 8000ffe:	3710      	adds	r7, #16
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	20000318 	.word	0x20000318
 8001008:	40012000 	.word	0x40012000
 800100c:	0f000001 	.word	0x0f000001

08001010 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b08a      	sub	sp, #40	; 0x28
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001018:	f107 0314 	add.w	r3, r7, #20
 800101c:	2200      	movs	r2, #0
 800101e:	601a      	str	r2, [r3, #0]
 8001020:	605a      	str	r2, [r3, #4]
 8001022:	609a      	str	r2, [r3, #8]
 8001024:	60da      	str	r2, [r3, #12]
 8001026:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4a24      	ldr	r2, [pc, #144]	; (80010c0 <HAL_ADC_MspInit+0xb0>)
 800102e:	4293      	cmp	r3, r2
 8001030:	d141      	bne.n	80010b6 <HAL_ADC_MspInit+0xa6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001032:	2300      	movs	r3, #0
 8001034:	613b      	str	r3, [r7, #16]
 8001036:	4b23      	ldr	r3, [pc, #140]	; (80010c4 <HAL_ADC_MspInit+0xb4>)
 8001038:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800103a:	4a22      	ldr	r2, [pc, #136]	; (80010c4 <HAL_ADC_MspInit+0xb4>)
 800103c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001040:	6453      	str	r3, [r2, #68]	; 0x44
 8001042:	4b20      	ldr	r3, [pc, #128]	; (80010c4 <HAL_ADC_MspInit+0xb4>)
 8001044:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001046:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800104a:	613b      	str	r3, [r7, #16]
 800104c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800104e:	2300      	movs	r3, #0
 8001050:	60fb      	str	r3, [r7, #12]
 8001052:	4b1c      	ldr	r3, [pc, #112]	; (80010c4 <HAL_ADC_MspInit+0xb4>)
 8001054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001056:	4a1b      	ldr	r2, [pc, #108]	; (80010c4 <HAL_ADC_MspInit+0xb4>)
 8001058:	f043 0304 	orr.w	r3, r3, #4
 800105c:	6313      	str	r3, [r2, #48]	; 0x30
 800105e:	4b19      	ldr	r3, [pc, #100]	; (80010c4 <HAL_ADC_MspInit+0xb4>)
 8001060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001062:	f003 0304 	and.w	r3, r3, #4
 8001066:	60fb      	str	r3, [r7, #12]
 8001068:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800106a:	2300      	movs	r3, #0
 800106c:	60bb      	str	r3, [r7, #8]
 800106e:	4b15      	ldr	r3, [pc, #84]	; (80010c4 <HAL_ADC_MspInit+0xb4>)
 8001070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001072:	4a14      	ldr	r2, [pc, #80]	; (80010c4 <HAL_ADC_MspInit+0xb4>)
 8001074:	f043 0301 	orr.w	r3, r3, #1
 8001078:	6313      	str	r3, [r2, #48]	; 0x30
 800107a:	4b12      	ldr	r3, [pc, #72]	; (80010c4 <HAL_ADC_MspInit+0xb4>)
 800107c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800107e:	f003 0301 	and.w	r3, r3, #1
 8001082:	60bb      	str	r3, [r7, #8]
 8001084:	68bb      	ldr	r3, [r7, #8]
    PC3     ------> ADC1_IN13
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001086:	230f      	movs	r3, #15
 8001088:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800108a:	2303      	movs	r3, #3
 800108c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108e:	2300      	movs	r3, #0
 8001090:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001092:	f107 0314 	add.w	r3, r7, #20
 8001096:	4619      	mov	r1, r3
 8001098:	480b      	ldr	r0, [pc, #44]	; (80010c8 <HAL_ADC_MspInit+0xb8>)
 800109a:	f002 fb15 	bl	80036c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800109e:	2307      	movs	r3, #7
 80010a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010a2:	2303      	movs	r3, #3
 80010a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a6:	2300      	movs	r3, #0
 80010a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010aa:	f107 0314 	add.w	r3, r7, #20
 80010ae:	4619      	mov	r1, r3
 80010b0:	4806      	ldr	r0, [pc, #24]	; (80010cc <HAL_ADC_MspInit+0xbc>)
 80010b2:	f002 fb09 	bl	80036c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80010b6:	bf00      	nop
 80010b8:	3728      	adds	r7, #40	; 0x28
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	40012000 	.word	0x40012000
 80010c4:	40023800 	.word	0x40023800
 80010c8:	40020800 	.word	0x40020800
 80010cc:	40020000 	.word	0x40020000

080010d0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b08a      	sub	sp, #40	; 0x28
 80010d4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d6:	f107 0314 	add.w	r3, r7, #20
 80010da:	2200      	movs	r2, #0
 80010dc:	601a      	str	r2, [r3, #0]
 80010de:	605a      	str	r2, [r3, #4]
 80010e0:	609a      	str	r2, [r3, #8]
 80010e2:	60da      	str	r2, [r3, #12]
 80010e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80010e6:	2300      	movs	r3, #0
 80010e8:	613b      	str	r3, [r7, #16]
 80010ea:	4b64      	ldr	r3, [pc, #400]	; (800127c <MX_GPIO_Init+0x1ac>)
 80010ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ee:	4a63      	ldr	r2, [pc, #396]	; (800127c <MX_GPIO_Init+0x1ac>)
 80010f0:	f043 0310 	orr.w	r3, r3, #16
 80010f4:	6313      	str	r3, [r2, #48]	; 0x30
 80010f6:	4b61      	ldr	r3, [pc, #388]	; (800127c <MX_GPIO_Init+0x1ac>)
 80010f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fa:	f003 0310 	and.w	r3, r3, #16
 80010fe:	613b      	str	r3, [r7, #16]
 8001100:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001102:	2300      	movs	r3, #0
 8001104:	60fb      	str	r3, [r7, #12]
 8001106:	4b5d      	ldr	r3, [pc, #372]	; (800127c <MX_GPIO_Init+0x1ac>)
 8001108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110a:	4a5c      	ldr	r2, [pc, #368]	; (800127c <MX_GPIO_Init+0x1ac>)
 800110c:	f043 0304 	orr.w	r3, r3, #4
 8001110:	6313      	str	r3, [r2, #48]	; 0x30
 8001112:	4b5a      	ldr	r3, [pc, #360]	; (800127c <MX_GPIO_Init+0x1ac>)
 8001114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001116:	f003 0304 	and.w	r3, r3, #4
 800111a:	60fb      	str	r3, [r7, #12]
 800111c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800111e:	2300      	movs	r3, #0
 8001120:	60bb      	str	r3, [r7, #8]
 8001122:	4b56      	ldr	r3, [pc, #344]	; (800127c <MX_GPIO_Init+0x1ac>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001126:	4a55      	ldr	r2, [pc, #340]	; (800127c <MX_GPIO_Init+0x1ac>)
 8001128:	f043 0301 	orr.w	r3, r3, #1
 800112c:	6313      	str	r3, [r2, #48]	; 0x30
 800112e:	4b53      	ldr	r3, [pc, #332]	; (800127c <MX_GPIO_Init+0x1ac>)
 8001130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001132:	f003 0301 	and.w	r3, r3, #1
 8001136:	60bb      	str	r3, [r7, #8]
 8001138:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800113a:	2300      	movs	r3, #0
 800113c:	607b      	str	r3, [r7, #4]
 800113e:	4b4f      	ldr	r3, [pc, #316]	; (800127c <MX_GPIO_Init+0x1ac>)
 8001140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001142:	4a4e      	ldr	r2, [pc, #312]	; (800127c <MX_GPIO_Init+0x1ac>)
 8001144:	f043 0302 	orr.w	r3, r3, #2
 8001148:	6313      	str	r3, [r2, #48]	; 0x30
 800114a:	4b4c      	ldr	r3, [pc, #304]	; (800127c <MX_GPIO_Init+0x1ac>)
 800114c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114e:	f003 0302 	and.w	r3, r3, #2
 8001152:	607b      	str	r3, [r7, #4]
 8001154:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001156:	2300      	movs	r3, #0
 8001158:	603b      	str	r3, [r7, #0]
 800115a:	4b48      	ldr	r3, [pc, #288]	; (800127c <MX_GPIO_Init+0x1ac>)
 800115c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115e:	4a47      	ldr	r2, [pc, #284]	; (800127c <MX_GPIO_Init+0x1ac>)
 8001160:	f043 0308 	orr.w	r3, r3, #8
 8001164:	6313      	str	r3, [r2, #48]	; 0x30
 8001166:	4b45      	ldr	r3, [pc, #276]	; (800127c <MX_GPIO_Init+0x1ac>)
 8001168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116a:	f003 0308 	and.w	r3, r3, #8
 800116e:	603b      	str	r3, [r7, #0]
 8001170:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8001172:	2200      	movs	r2, #0
 8001174:	2110      	movs	r1, #16
 8001176:	4842      	ldr	r0, [pc, #264]	; (8001280 <MX_GPIO_Init+0x1b0>)
 8001178:	f002 fc40 	bl	80039fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUZ_GPIO_Port, BUZ_Pin, GPIO_PIN_RESET);
 800117c:	2200      	movs	r2, #0
 800117e:	2120      	movs	r1, #32
 8001180:	4840      	ldr	r0, [pc, #256]	; (8001284 <MX_GPIO_Init+0x1b4>)
 8001182:	f002 fc3b 	bl	80039fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_MEM_Pin|TD1_Pin|TD2_Pin|HAWK1_Pin
 8001186:	2200      	movs	r2, #0
 8001188:	f64f 7180 	movw	r1, #65408	; 0xff80
 800118c:	483e      	ldr	r0, [pc, #248]	; (8001288 <MX_GPIO_Init+0x1b8>)
 800118e:	f002 fc35 	bl	80039fc <HAL_GPIO_WritePin>
                          |HAWK2_Pin|RDY_Pin|STAT_Pin|SAVE_Pin
                          |PRGM_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin|STAY_ALIVE_Pin, GPIO_PIN_RESET);
 8001192:	2200      	movs	r2, #0
 8001194:	f44f 5181 	mov.w	r1, #4128	; 0x1020
 8001198:	483c      	ldr	r0, [pc, #240]	; (800128c <MX_GPIO_Init+0x1bc>)
 800119a:	f002 fc2f 	bl	80039fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PWR_DTCT_Pin;
 800119e:	2308      	movs	r3, #8
 80011a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011a2:	2300      	movs	r3, #0
 80011a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a6:	2300      	movs	r3, #0
 80011a8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PWR_DTCT_GPIO_Port, &GPIO_InitStruct);
 80011aa:	f107 0314 	add.w	r3, r7, #20
 80011ae:	4619      	mov	r1, r3
 80011b0:	4835      	ldr	r0, [pc, #212]	; (8001288 <MX_GPIO_Init+0x1b8>)
 80011b2:	f002 fa89 	bl	80036c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SW_Pin;
 80011b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80011ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011bc:	2300      	movs	r3, #0
 80011be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c0:	2300      	movs	r3, #0
 80011c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW_GPIO_Port, &GPIO_InitStruct);
 80011c4:	f107 0314 	add.w	r3, r7, #20
 80011c8:	4619      	mov	r1, r3
 80011ca:	482e      	ldr	r0, [pc, #184]	; (8001284 <MX_GPIO_Init+0x1b4>)
 80011cc:	f002 fa7c 	bl	80036c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 80011d0:	2310      	movs	r3, #16
 80011d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011d4:	2301      	movs	r3, #1
 80011d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d8:	2300      	movs	r3, #0
 80011da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011dc:	2300      	movs	r3, #0
 80011de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 80011e0:	f107 0314 	add.w	r3, r7, #20
 80011e4:	4619      	mov	r1, r3
 80011e6:	4826      	ldr	r0, [pc, #152]	; (8001280 <MX_GPIO_Init+0x1b0>)
 80011e8:	f002 fa6e 	bl	80036c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUZ_Pin;
 80011ec:	2320      	movs	r3, #32
 80011ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011f0:	2301      	movs	r3, #1
 80011f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f4:	2300      	movs	r3, #0
 80011f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f8:	2300      	movs	r3, #0
 80011fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BUZ_GPIO_Port, &GPIO_InitStruct);
 80011fc:	f107 0314 	add.w	r3, r7, #20
 8001200:	4619      	mov	r1, r3
 8001202:	4820      	ldr	r0, [pc, #128]	; (8001284 <MX_GPIO_Init+0x1b4>)
 8001204:	f002 fa60 	bl	80036c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin
                           PEPin */
  GPIO_InitStruct.Pin = CS_MEM_Pin|TD1_Pin|TD2_Pin|HAWK1_Pin
 8001208:	f64f 7380 	movw	r3, #65408	; 0xff80
 800120c:	617b      	str	r3, [r7, #20]
                          |HAWK2_Pin|RDY_Pin|STAT_Pin|SAVE_Pin
                          |PRGM_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800120e:	2301      	movs	r3, #1
 8001210:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001212:	2300      	movs	r3, #0
 8001214:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001216:	2300      	movs	r3, #0
 8001218:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800121a:	f107 0314 	add.w	r3, r7, #20
 800121e:	4619      	mov	r1, r3
 8001220:	4819      	ldr	r0, [pc, #100]	; (8001288 <MX_GPIO_Init+0x1b8>)
 8001222:	f002 fa51 	bl	80036c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin|STAY_ALIVE_Pin;
 8001226:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 800122a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800122c:	2301      	movs	r3, #1
 800122e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001230:	2300      	movs	r3, #0
 8001232:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001234:	2300      	movs	r3, #0
 8001236:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001238:	f107 0314 	add.w	r3, r7, #20
 800123c:	4619      	mov	r1, r3
 800123e:	4813      	ldr	r0, [pc, #76]	; (800128c <MX_GPIO_Init+0x1bc>)
 8001240:	f002 fa42 	bl	80036c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SD_DTCT_Pin;
 8001244:	2301      	movs	r3, #1
 8001246:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001248:	2300      	movs	r3, #0
 800124a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124c:	2300      	movs	r3, #0
 800124e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SD_DTCT_GPIO_Port, &GPIO_InitStruct);
 8001250:	f107 0314 	add.w	r3, r7, #20
 8001254:	4619      	mov	r1, r3
 8001256:	480e      	ldr	r0, [pc, #56]	; (8001290 <MX_GPIO_Init+0x1c0>)
 8001258:	f002 fa36 	bl	80036c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SENSE_Pin;
 800125c:	2310      	movs	r3, #16
 800125e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001260:	2300      	movs	r3, #0
 8001262:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001264:	2300      	movs	r3, #0
 8001266:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SENSE_GPIO_Port, &GPIO_InitStruct);
 8001268:	f107 0314 	add.w	r3, r7, #20
 800126c:	4619      	mov	r1, r3
 800126e:	4807      	ldr	r0, [pc, #28]	; (800128c <MX_GPIO_Init+0x1bc>)
 8001270:	f002 fa2a 	bl	80036c8 <HAL_GPIO_Init>

}
 8001274:	bf00      	nop
 8001276:	3728      	adds	r7, #40	; 0x28
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}
 800127c:	40023800 	.word	0x40023800
 8001280:	40020000 	.word	0x40020000
 8001284:	40020800 	.word	0x40020800
 8001288:	40021000 	.word	0x40021000
 800128c:	40020400 	.word	0x40020400
 8001290:	40020c00 	.word	0x40020c00

08001294 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001298:	4b12      	ldr	r3, [pc, #72]	; (80012e4 <MX_I2C1_Init+0x50>)
 800129a:	4a13      	ldr	r2, [pc, #76]	; (80012e8 <MX_I2C1_Init+0x54>)
 800129c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800129e:	4b11      	ldr	r3, [pc, #68]	; (80012e4 <MX_I2C1_Init+0x50>)
 80012a0:	4a12      	ldr	r2, [pc, #72]	; (80012ec <MX_I2C1_Init+0x58>)
 80012a2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012a4:	4b0f      	ldr	r3, [pc, #60]	; (80012e4 <MX_I2C1_Init+0x50>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80012aa:	4b0e      	ldr	r3, [pc, #56]	; (80012e4 <MX_I2C1_Init+0x50>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012b0:	4b0c      	ldr	r3, [pc, #48]	; (80012e4 <MX_I2C1_Init+0x50>)
 80012b2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012b6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012b8:	4b0a      	ldr	r3, [pc, #40]	; (80012e4 <MX_I2C1_Init+0x50>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80012be:	4b09      	ldr	r3, [pc, #36]	; (80012e4 <MX_I2C1_Init+0x50>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012c4:	4b07      	ldr	r3, [pc, #28]	; (80012e4 <MX_I2C1_Init+0x50>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012ca:	4b06      	ldr	r3, [pc, #24]	; (80012e4 <MX_I2C1_Init+0x50>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012d0:	4804      	ldr	r0, [pc, #16]	; (80012e4 <MX_I2C1_Init+0x50>)
 80012d2:	f002 fbc7 	bl	8003a64 <HAL_I2C_Init>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d001      	beq.n	80012e0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012dc:	f000 f938 	bl	8001550 <Error_Handler>
  }

}
 80012e0:	bf00      	nop
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	20000360 	.word	0x20000360
 80012e8:	40005400 	.word	0x40005400
 80012ec:	00061a80 	.word	0x00061a80

080012f0 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 80012f4:	4b12      	ldr	r3, [pc, #72]	; (8001340 <MX_I2C2_Init+0x50>)
 80012f6:	4a13      	ldr	r2, [pc, #76]	; (8001344 <MX_I2C2_Init+0x54>)
 80012f8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80012fa:	4b11      	ldr	r3, [pc, #68]	; (8001340 <MX_I2C2_Init+0x50>)
 80012fc:	4a12      	ldr	r2, [pc, #72]	; (8001348 <MX_I2C2_Init+0x58>)
 80012fe:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001300:	4b0f      	ldr	r3, [pc, #60]	; (8001340 <MX_I2C2_Init+0x50>)
 8001302:	2200      	movs	r2, #0
 8001304:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001306:	4b0e      	ldr	r3, [pc, #56]	; (8001340 <MX_I2C2_Init+0x50>)
 8001308:	2200      	movs	r2, #0
 800130a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800130c:	4b0c      	ldr	r3, [pc, #48]	; (8001340 <MX_I2C2_Init+0x50>)
 800130e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001312:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001314:	4b0a      	ldr	r3, [pc, #40]	; (8001340 <MX_I2C2_Init+0x50>)
 8001316:	2200      	movs	r2, #0
 8001318:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800131a:	4b09      	ldr	r3, [pc, #36]	; (8001340 <MX_I2C2_Init+0x50>)
 800131c:	2200      	movs	r2, #0
 800131e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001320:	4b07      	ldr	r3, [pc, #28]	; (8001340 <MX_I2C2_Init+0x50>)
 8001322:	2200      	movs	r2, #0
 8001324:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001326:	4b06      	ldr	r3, [pc, #24]	; (8001340 <MX_I2C2_Init+0x50>)
 8001328:	2200      	movs	r2, #0
 800132a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800132c:	4804      	ldr	r0, [pc, #16]	; (8001340 <MX_I2C2_Init+0x50>)
 800132e:	f002 fb99 	bl	8003a64 <HAL_I2C_Init>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001338:	f000 f90a 	bl	8001550 <Error_Handler>
  }

}
 800133c:	bf00      	nop
 800133e:	bd80      	pop	{r7, pc}
 8001340:	200003b4 	.word	0x200003b4
 8001344:	40005800 	.word	0x40005800
 8001348:	000186a0 	.word	0x000186a0

0800134c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b08c      	sub	sp, #48	; 0x30
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001354:	f107 031c 	add.w	r3, r7, #28
 8001358:	2200      	movs	r2, #0
 800135a:	601a      	str	r2, [r3, #0]
 800135c:	605a      	str	r2, [r3, #4]
 800135e:	609a      	str	r2, [r3, #8]
 8001360:	60da      	str	r2, [r3, #12]
 8001362:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4a32      	ldr	r2, [pc, #200]	; (8001434 <HAL_I2C_MspInit+0xe8>)
 800136a:	4293      	cmp	r3, r2
 800136c:	d12c      	bne.n	80013c8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800136e:	2300      	movs	r3, #0
 8001370:	61bb      	str	r3, [r7, #24]
 8001372:	4b31      	ldr	r3, [pc, #196]	; (8001438 <HAL_I2C_MspInit+0xec>)
 8001374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001376:	4a30      	ldr	r2, [pc, #192]	; (8001438 <HAL_I2C_MspInit+0xec>)
 8001378:	f043 0302 	orr.w	r3, r3, #2
 800137c:	6313      	str	r3, [r2, #48]	; 0x30
 800137e:	4b2e      	ldr	r3, [pc, #184]	; (8001438 <HAL_I2C_MspInit+0xec>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001382:	f003 0302 	and.w	r3, r3, #2
 8001386:	61bb      	str	r3, [r7, #24]
 8001388:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800138a:	23c0      	movs	r3, #192	; 0xc0
 800138c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800138e:	2312      	movs	r3, #18
 8001390:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001392:	2301      	movs	r3, #1
 8001394:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001396:	2303      	movs	r3, #3
 8001398:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800139a:	2304      	movs	r3, #4
 800139c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800139e:	f107 031c 	add.w	r3, r7, #28
 80013a2:	4619      	mov	r1, r3
 80013a4:	4825      	ldr	r0, [pc, #148]	; (800143c <HAL_I2C_MspInit+0xf0>)
 80013a6:	f002 f98f 	bl	80036c8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013aa:	2300      	movs	r3, #0
 80013ac:	617b      	str	r3, [r7, #20]
 80013ae:	4b22      	ldr	r3, [pc, #136]	; (8001438 <HAL_I2C_MspInit+0xec>)
 80013b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013b2:	4a21      	ldr	r2, [pc, #132]	; (8001438 <HAL_I2C_MspInit+0xec>)
 80013b4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80013b8:	6413      	str	r3, [r2, #64]	; 0x40
 80013ba:	4b1f      	ldr	r3, [pc, #124]	; (8001438 <HAL_I2C_MspInit+0xec>)
 80013bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013be:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013c2:	617b      	str	r3, [r7, #20]
 80013c4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80013c6:	e031      	b.n	800142c <HAL_I2C_MspInit+0xe0>
  else if(i2cHandle->Instance==I2C2)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a1c      	ldr	r2, [pc, #112]	; (8001440 <HAL_I2C_MspInit+0xf4>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d12c      	bne.n	800142c <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013d2:	2300      	movs	r3, #0
 80013d4:	613b      	str	r3, [r7, #16]
 80013d6:	4b18      	ldr	r3, [pc, #96]	; (8001438 <HAL_I2C_MspInit+0xec>)
 80013d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013da:	4a17      	ldr	r2, [pc, #92]	; (8001438 <HAL_I2C_MspInit+0xec>)
 80013dc:	f043 0302 	orr.w	r3, r3, #2
 80013e0:	6313      	str	r3, [r2, #48]	; 0x30
 80013e2:	4b15      	ldr	r3, [pc, #84]	; (8001438 <HAL_I2C_MspInit+0xec>)
 80013e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e6:	f003 0302 	and.w	r3, r3, #2
 80013ea:	613b      	str	r3, [r7, #16]
 80013ec:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80013ee:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80013f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013f4:	2312      	movs	r3, #18
 80013f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013f8:	2301      	movs	r3, #1
 80013fa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013fc:	2303      	movs	r3, #3
 80013fe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001400:	2304      	movs	r3, #4
 8001402:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001404:	f107 031c 	add.w	r3, r7, #28
 8001408:	4619      	mov	r1, r3
 800140a:	480c      	ldr	r0, [pc, #48]	; (800143c <HAL_I2C_MspInit+0xf0>)
 800140c:	f002 f95c 	bl	80036c8 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001410:	2300      	movs	r3, #0
 8001412:	60fb      	str	r3, [r7, #12]
 8001414:	4b08      	ldr	r3, [pc, #32]	; (8001438 <HAL_I2C_MspInit+0xec>)
 8001416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001418:	4a07      	ldr	r2, [pc, #28]	; (8001438 <HAL_I2C_MspInit+0xec>)
 800141a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800141e:	6413      	str	r3, [r2, #64]	; 0x40
 8001420:	4b05      	ldr	r3, [pc, #20]	; (8001438 <HAL_I2C_MspInit+0xec>)
 8001422:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001424:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001428:	60fb      	str	r3, [r7, #12]
 800142a:	68fb      	ldr	r3, [r7, #12]
}
 800142c:	bf00      	nop
 800142e:	3730      	adds	r7, #48	; 0x30
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}
 8001434:	40005400 	.word	0x40005400
 8001438:	40023800 	.word	0x40023800
 800143c:	40020400 	.word	0x40020400
 8001440:	40005800 	.word	0x40005800

08001444 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001448:	f001 fd62 	bl	8002f10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800144c:	f000 f816 	bl	800147c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001450:	f7ff fe3e 	bl	80010d0 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001454:	f7ff ff1e 	bl	8001294 <MX_I2C1_Init>
  MX_SPI2_Init();
 8001458:	f000 fb48 	bl	8001aec <MX_SPI2_Init>
  MX_ADC1_Init();
 800145c:	f7ff fd86 	bl	8000f6c <MX_ADC1_Init>
  MX_I2C2_Init();
 8001460:	f7ff ff46 	bl	80012f0 <MX_I2C2_Init>
  MX_SDIO_SD_Init();
 8001464:	f000 fa74 	bl	8001950 <MX_SDIO_SD_Init>
  MX_SPI1_Init();
 8001468:	f000 fb0a 	bl	8001a80 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  turn_off_HAWKs();
 800146c:	f7ff fd6c 	bl	8000f48 <turn_off_HAWKs>

  schedulerinit();
 8001470:	f000 f876 	bl	8001560 <schedulerinit>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	scheduler();
 8001474:	f000 f8ba 	bl	80015ec <scheduler>
 8001478:	e7fc      	b.n	8001474 <main+0x30>
	...

0800147c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b094      	sub	sp, #80	; 0x50
 8001480:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001482:	f107 0320 	add.w	r3, r7, #32
 8001486:	2230      	movs	r2, #48	; 0x30
 8001488:	2100      	movs	r1, #0
 800148a:	4618      	mov	r0, r3
 800148c:	f005 ff48 	bl	8007320 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001490:	f107 030c 	add.w	r3, r7, #12
 8001494:	2200      	movs	r2, #0
 8001496:	601a      	str	r2, [r3, #0]
 8001498:	605a      	str	r2, [r3, #4]
 800149a:	609a      	str	r2, [r3, #8]
 800149c:	60da      	str	r2, [r3, #12]
 800149e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014a0:	2300      	movs	r3, #0
 80014a2:	60bb      	str	r3, [r7, #8]
 80014a4:	4b28      	ldr	r3, [pc, #160]	; (8001548 <SystemClock_Config+0xcc>)
 80014a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014a8:	4a27      	ldr	r2, [pc, #156]	; (8001548 <SystemClock_Config+0xcc>)
 80014aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014ae:	6413      	str	r3, [r2, #64]	; 0x40
 80014b0:	4b25      	ldr	r3, [pc, #148]	; (8001548 <SystemClock_Config+0xcc>)
 80014b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014b8:	60bb      	str	r3, [r7, #8]
 80014ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014bc:	2300      	movs	r3, #0
 80014be:	607b      	str	r3, [r7, #4]
 80014c0:	4b22      	ldr	r3, [pc, #136]	; (800154c <SystemClock_Config+0xd0>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a21      	ldr	r2, [pc, #132]	; (800154c <SystemClock_Config+0xd0>)
 80014c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014ca:	6013      	str	r3, [r2, #0]
 80014cc:	4b1f      	ldr	r3, [pc, #124]	; (800154c <SystemClock_Config+0xd0>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014d4:	607b      	str	r3, [r7, #4]
 80014d6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014d8:	2302      	movs	r3, #2
 80014da:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014dc:	2301      	movs	r3, #1
 80014de:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014e0:	2310      	movs	r3, #16
 80014e2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014e4:	2302      	movs	r3, #2
 80014e6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80014e8:	2300      	movs	r3, #0
 80014ea:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80014ec:	2308      	movs	r3, #8
 80014ee:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80014f0:	23a8      	movs	r3, #168	; 0xa8
 80014f2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014f4:	2302      	movs	r3, #2
 80014f6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80014f8:	2307      	movs	r3, #7
 80014fa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014fc:	f107 0320 	add.w	r3, r7, #32
 8001500:	4618      	mov	r0, r3
 8001502:	f003 fb73 	bl	8004bec <HAL_RCC_OscConfig>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d001      	beq.n	8001510 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800150c:	f000 f820 	bl	8001550 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001510:	230f      	movs	r3, #15
 8001512:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001514:	2302      	movs	r3, #2
 8001516:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001518:	2300      	movs	r3, #0
 800151a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800151c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001520:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001522:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001526:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001528:	f107 030c 	add.w	r3, r7, #12
 800152c:	2105      	movs	r1, #5
 800152e:	4618      	mov	r0, r3
 8001530:	f003 fdcc 	bl	80050cc <HAL_RCC_ClockConfig>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d001      	beq.n	800153e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800153a:	f000 f809 	bl	8001550 <Error_Handler>
  }
}
 800153e:	bf00      	nop
 8001540:	3750      	adds	r7, #80	; 0x50
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	40023800 	.word	0x40023800
 800154c:	40007000 	.word	0x40007000

08001550 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001554:	bf00      	nop
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr
	...

08001560 <schedulerinit>:

uint16_t t_buf[2];
float t_val[2];


void schedulerinit () {
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
	ms5607_init(&BARO1);
 8001564:	4819      	ldr	r0, [pc, #100]	; (80015cc <schedulerinit+0x6c>)
 8001566:	f001 f811 	bl	800258c <ms5607_init>
	ms5607_init(&BARO2);
 800156a:	4819      	ldr	r0, [pc, #100]	; (80015d0 <schedulerinit+0x70>)
 800156c:	f001 f80e 	bl	800258c <ms5607_init>
	sht31_init(&TEMP);
 8001570:	4818      	ldr	r0, [pc, #96]	; (80015d4 <schedulerinit+0x74>)
 8001572:	f001 fbb3 	bl	8002cdc <sht31_init>
	icm20601_init(&IMU1);
 8001576:	4818      	ldr	r0, [pc, #96]	; (80015d8 <schedulerinit+0x78>)
 8001578:	f000 fd5f 	bl	800203a <icm20601_init>
	icm20601_init(&IMU2);
 800157c:	4817      	ldr	r0, [pc, #92]	; (80015dc <schedulerinit+0x7c>)
 800157e:	f000 fd5c 	bl	800203a <icm20601_init>

	turn_on(&STAT);
 8001582:	4817      	ldr	r0, [pc, #92]	; (80015e0 <schedulerinit+0x80>)
 8001584:	f000 ffe2 	bl	800254c <turn_on>
	HAL_Delay(300);
 8001588:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800158c:	f001 fd32 	bl	8002ff4 <HAL_Delay>
	turn_on(&SAVE);
 8001590:	4814      	ldr	r0, [pc, #80]	; (80015e4 <schedulerinit+0x84>)
 8001592:	f000 ffdb 	bl	800254c <turn_on>
	HAL_Delay(300);
 8001596:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800159a:	f001 fd2b 	bl	8002ff4 <HAL_Delay>
	turn_on(&PRGM);
 800159e:	4812      	ldr	r0, [pc, #72]	; (80015e8 <schedulerinit+0x88>)
 80015a0:	f000 ffd4 	bl	800254c <turn_on>
	HAL_Delay(300);
 80015a4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80015a8:	f001 fd24 	bl	8002ff4 <HAL_Delay>

	turn_off(&STAT);
 80015ac:	480c      	ldr	r0, [pc, #48]	; (80015e0 <schedulerinit+0x80>)
 80015ae:	f000 ffdd 	bl	800256c <turn_off>
	turn_off(&SAVE);
 80015b2:	480c      	ldr	r0, [pc, #48]	; (80015e4 <schedulerinit+0x84>)
 80015b4:	f000 ffda 	bl	800256c <turn_off>
	turn_off(&PRGM);
 80015b8:	480b      	ldr	r0, [pc, #44]	; (80015e8 <schedulerinit+0x88>)
 80015ba:	f000 ffd7 	bl	800256c <turn_off>
	HAL_Delay(1000);
 80015be:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80015c2:	f001 fd17 	bl	8002ff4 <HAL_Delay>
}
 80015c6:	bf00      	nop
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	20000080 	.word	0x20000080
 80015d0:	200000a0 	.word	0x200000a0
 80015d4:	200000e0 	.word	0x200000e0
 80015d8:	200000c0 	.word	0x200000c0
 80015dc:	200000d0 	.word	0x200000d0
 80015e0:	20000060 	.word	0x20000060
 80015e4:	20000068 	.word	0x20000068
 80015e8:	20000070 	.word	0x20000070

080015ec <scheduler>:

void scheduler (){
 80015ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015ee:	b083      	sub	sp, #12
 80015f0:	af02      	add	r7, sp, #8

	tick = HAL_GetTick();
 80015f2:	f001 fcf3 	bl	8002fdc <HAL_GetTick>
 80015f6:	4602      	mov	r2, r0
 80015f8:	4ba6      	ldr	r3, [pc, #664]	; (8001894 <scheduler+0x2a8>)
 80015fa:	601a      	str	r2, [r3, #0]

	// TASK LED
	if(tick >= getNextExecution(&RDY_TASK)){
 80015fc:	48a6      	ldr	r0, [pc, #664]	; (8001898 <scheduler+0x2ac>)
 80015fe:	f000 f997 	bl	8001930 <getNextExecution>
 8001602:	4602      	mov	r2, r0
 8001604:	4ba3      	ldr	r3, [pc, #652]	; (8001894 <scheduler+0x2a8>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	429a      	cmp	r2, r3
 800160a:	d807      	bhi.n	800161c <scheduler+0x30>
		RDY_TASK.last_call = HAL_GetTick();
 800160c:	f001 fce6 	bl	8002fdc <HAL_GetTick>
 8001610:	4602      	mov	r2, r0
 8001612:	4ba1      	ldr	r3, [pc, #644]	; (8001898 <scheduler+0x2ac>)
 8001614:	601a      	str	r2, [r3, #0]
		toggle(&RDY);
 8001616:	48a1      	ldr	r0, [pc, #644]	; (800189c <scheduler+0x2b0>)
 8001618:	f000 ff88 	bl	800252c <toggle>
	}
	if(tick >= getNextExecution(&SAVE_TASK)){
 800161c:	48a0      	ldr	r0, [pc, #640]	; (80018a0 <scheduler+0x2b4>)
 800161e:	f000 f987 	bl	8001930 <getNextExecution>
 8001622:	4602      	mov	r2, r0
 8001624:	4b9b      	ldr	r3, [pc, #620]	; (8001894 <scheduler+0x2a8>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	429a      	cmp	r2, r3
 800162a:	d807      	bhi.n	800163c <scheduler+0x50>
		SAVE_TASK.last_call = HAL_GetTick();
 800162c:	f001 fcd6 	bl	8002fdc <HAL_GetTick>
 8001630:	4602      	mov	r2, r0
 8001632:	4b9b      	ldr	r3, [pc, #620]	; (80018a0 <scheduler+0x2b4>)
 8001634:	601a      	str	r2, [r3, #0]
		toggle(&SAVE);
 8001636:	489b      	ldr	r0, [pc, #620]	; (80018a4 <scheduler+0x2b8>)
 8001638:	f000 ff78 	bl	800252c <toggle>
	}
	if(tick >= getNextExecution(&STAT_TASK)){
 800163c:	489a      	ldr	r0, [pc, #616]	; (80018a8 <scheduler+0x2bc>)
 800163e:	f000 f977 	bl	8001930 <getNextExecution>
 8001642:	4602      	mov	r2, r0
 8001644:	4b93      	ldr	r3, [pc, #588]	; (8001894 <scheduler+0x2a8>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	429a      	cmp	r2, r3
 800164a:	d807      	bhi.n	800165c <scheduler+0x70>
		STAT_TASK.last_call = HAL_GetTick();
 800164c:	f001 fcc6 	bl	8002fdc <HAL_GetTick>
 8001650:	4602      	mov	r2, r0
 8001652:	4b95      	ldr	r3, [pc, #596]	; (80018a8 <scheduler+0x2bc>)
 8001654:	601a      	str	r2, [r3, #0]
		toggle(&STAT);
 8001656:	4895      	ldr	r0, [pc, #596]	; (80018ac <scheduler+0x2c0>)
 8001658:	f000 ff68 	bl	800252c <toggle>
	}
	if(tick >= getNextExecution(&PRGM_TASK)){
 800165c:	4894      	ldr	r0, [pc, #592]	; (80018b0 <scheduler+0x2c4>)
 800165e:	f000 f967 	bl	8001930 <getNextExecution>
 8001662:	4602      	mov	r2, r0
 8001664:	4b8b      	ldr	r3, [pc, #556]	; (8001894 <scheduler+0x2a8>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	429a      	cmp	r2, r3
 800166a:	d807      	bhi.n	800167c <scheduler+0x90>
		PRGM_TASK.last_call = HAL_GetTick();
 800166c:	f001 fcb6 	bl	8002fdc <HAL_GetTick>
 8001670:	4602      	mov	r2, r0
 8001672:	4b8f      	ldr	r3, [pc, #572]	; (80018b0 <scheduler+0x2c4>)
 8001674:	601a      	str	r2, [r3, #0]
		toggle(&PRGM);
 8001676:	488f      	ldr	r0, [pc, #572]	; (80018b4 <scheduler+0x2c8>)
 8001678:	f000 ff58 	bl	800252c <toggle>
	}


	// TASK SHT
	if(tick >= getNextExecution(&SHT_TASK)){
 800167c:	488e      	ldr	r0, [pc, #568]	; (80018b8 <scheduler+0x2cc>)
 800167e:	f000 f957 	bl	8001930 <getNextExecution>
 8001682:	4602      	mov	r2, r0
 8001684:	4b83      	ldr	r3, [pc, #524]	; (8001894 <scheduler+0x2a8>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	429a      	cmp	r2, r3
 800168a:	d809      	bhi.n	80016a0 <scheduler+0xb4>
		SHT_TASK.last_call = HAL_GetTick();
 800168c:	f001 fca6 	bl	8002fdc <HAL_GetTick>
 8001690:	4602      	mov	r2, r0
 8001692:	4b89      	ldr	r3, [pc, #548]	; (80018b8 <scheduler+0x2cc>)
 8001694:	601a      	str	r2, [r3, #0]
		sht31_read(&TEMP, t_val, t_buf);
 8001696:	4a89      	ldr	r2, [pc, #548]	; (80018bc <scheduler+0x2d0>)
 8001698:	4989      	ldr	r1, [pc, #548]	; (80018c0 <scheduler+0x2d4>)
 800169a:	488a      	ldr	r0, [pc, #552]	; (80018c4 <scheduler+0x2d8>)
 800169c:	f001 fb74 	bl	8002d88 <sht31_read>
	}

	// TASK BARO
	if(tick >= getNextExecution(&BARO_TASK)){
 80016a0:	4889      	ldr	r0, [pc, #548]	; (80018c8 <scheduler+0x2dc>)
 80016a2:	f000 f945 	bl	8001930 <getNextExecution>
 80016a6:	4602      	mov	r2, r0
 80016a8:	4b7a      	ldr	r3, [pc, #488]	; (8001894 <scheduler+0x2a8>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	429a      	cmp	r2, r3
 80016ae:	d832      	bhi.n	8001716 <scheduler+0x12a>

		switch(BARO_TASK.stage){
 80016b0:	4b85      	ldr	r3, [pc, #532]	; (80018c8 <scheduler+0x2dc>)
 80016b2:	7a1b      	ldrb	r3, [r3, #8]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d002      	beq.n	80016be <scheduler+0xd2>
 80016b8:	2b01      	cmp	r3, #1
 80016ba:	d011      	beq.n	80016e0 <scheduler+0xf4>
 80016bc:	e02b      	b.n	8001716 <scheduler+0x12a>
			case MS_TEMPERATURE_REQ:
				ms5607_prep_pressure(&BARO1, raw_data1);
 80016be:	4983      	ldr	r1, [pc, #524]	; (80018cc <scheduler+0x2e0>)
 80016c0:	4883      	ldr	r0, [pc, #524]	; (80018d0 <scheduler+0x2e4>)
 80016c2:	f001 f811 	bl	80026e8 <ms5607_prep_pressure>
				ms5607_prep_pressure(&BARO2, raw_data2);
 80016c6:	4983      	ldr	r1, [pc, #524]	; (80018d4 <scheduler+0x2e8>)
 80016c8:	4883      	ldr	r0, [pc, #524]	; (80018d8 <scheduler+0x2ec>)
 80016ca:	f001 f80d 	bl	80026e8 <ms5607_prep_pressure>
				BARO_TASK.last_call = HAL_GetTick();
 80016ce:	f001 fc85 	bl	8002fdc <HAL_GetTick>
 80016d2:	4602      	mov	r2, r0
 80016d4:	4b7c      	ldr	r3, [pc, #496]	; (80018c8 <scheduler+0x2dc>)
 80016d6:	601a      	str	r2, [r3, #0]
				BARO_TASK.stage = MS_PRESSURE_REQ;
 80016d8:	4b7b      	ldr	r3, [pc, #492]	; (80018c8 <scheduler+0x2dc>)
 80016da:	2201      	movs	r2, #1
 80016dc:	721a      	strb	r2, [r3, #8]
				break;
 80016de:	e01a      	b.n	8001716 <scheduler+0x12a>
			case MS_PRESSURE_REQ:
				ms5607_read_pressure(&BARO1, raw_data1);
 80016e0:	497a      	ldr	r1, [pc, #488]	; (80018cc <scheduler+0x2e0>)
 80016e2:	487b      	ldr	r0, [pc, #492]	; (80018d0 <scheduler+0x2e4>)
 80016e4:	f001 f849 	bl	800277a <ms5607_read_pressure>
				ms5607_read_pressure(&BARO2, raw_data2);
 80016e8:	497a      	ldr	r1, [pc, #488]	; (80018d4 <scheduler+0x2e8>)
 80016ea:	487b      	ldr	r0, [pc, #492]	; (80018d8 <scheduler+0x2ec>)
 80016ec:	f001 f845 	bl	800277a <ms5607_read_pressure>
				BARO_TASK.last_call = HAL_GetTick();
 80016f0:	f001 fc74 	bl	8002fdc <HAL_GetTick>
 80016f4:	4602      	mov	r2, r0
 80016f6:	4b74      	ldr	r3, [pc, #464]	; (80018c8 <scheduler+0x2dc>)
 80016f8:	601a      	str	r2, [r3, #0]
				ms5607_convert(&BARO1, &p1, &t_p1);
 80016fa:	4a78      	ldr	r2, [pc, #480]	; (80018dc <scheduler+0x2f0>)
 80016fc:	4978      	ldr	r1, [pc, #480]	; (80018e0 <scheduler+0x2f4>)
 80016fe:	4874      	ldr	r0, [pc, #464]	; (80018d0 <scheduler+0x2e4>)
 8001700:	f001 f886 	bl	8002810 <ms5607_convert>
				ms5607_convert(&BARO2, &p2, &t_p2);
 8001704:	4a77      	ldr	r2, [pc, #476]	; (80018e4 <scheduler+0x2f8>)
 8001706:	4978      	ldr	r1, [pc, #480]	; (80018e8 <scheduler+0x2fc>)
 8001708:	4873      	ldr	r0, [pc, #460]	; (80018d8 <scheduler+0x2ec>)
 800170a:	f001 f881 	bl	8002810 <ms5607_convert>
				BARO_TASK.stage = MS_TEMPERATURE_REQ;
 800170e:	4b6e      	ldr	r3, [pc, #440]	; (80018c8 <scheduler+0x2dc>)
 8001710:	2200      	movs	r2, #0
 8001712:	721a      	strb	r2, [r3, #8]
				break;
 8001714:	bf00      	nop
		}
	}

	// TASK IMU

	if(tick >= getNextExecution(&IMU_TASK)){
 8001716:	4875      	ldr	r0, [pc, #468]	; (80018ec <scheduler+0x300>)
 8001718:	f000 f90a 	bl	8001930 <getNextExecution>
 800171c:	4602      	mov	r2, r0
 800171e:	4b5d      	ldr	r3, [pc, #372]	; (8001894 <scheduler+0x2a8>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	429a      	cmp	r2, r3
 8001724:	d80c      	bhi.n	8001740 <scheduler+0x154>
		IMU_TASK.last_call = HAL_GetTick();
 8001726:	f001 fc59 	bl	8002fdc <HAL_GetTick>
 800172a:	4602      	mov	r2, r0
 800172c:	4b6f      	ldr	r3, [pc, #444]	; (80018ec <scheduler+0x300>)
 800172e:	601a      	str	r2, [r3, #0]
		//icm20601_read_data_raw(&IMU1, accel1_raw_buf);
		//icm20601_convert_data(&IMU1, accel1_val, accel1_raw_buf);
		icm20601_read_data(&IMU1, accel1_val);
 8001730:	496f      	ldr	r1, [pc, #444]	; (80018f0 <scheduler+0x304>)
 8001732:	4870      	ldr	r0, [pc, #448]	; (80018f4 <scheduler+0x308>)
 8001734:	f000 fe24 	bl	8002380 <icm20601_read_data>

		//icm20601_read_data_raw(&IMU2, accel2_raw_buf);
		//icm20601_convert_data(&IMU2, accel2_val, accel2_raw_buf);
		icm20601_read_data(&IMU2, accel2_val);
 8001738:	496f      	ldr	r1, [pc, #444]	; (80018f8 <scheduler+0x30c>)
 800173a:	4870      	ldr	r0, [pc, #448]	; (80018fc <scheduler+0x310>)
 800173c:	f000 fe20 	bl	8002380 <icm20601_read_data>
	// TASK LOGGING
	// .........



	printf("tick: %ld \n",tick);
 8001740:	4b54      	ldr	r3, [pc, #336]	; (8001894 <scheduler+0x2a8>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4619      	mov	r1, r3
 8001746:	486e      	ldr	r0, [pc, #440]	; (8001900 <scheduler+0x314>)
 8001748:	f006 fa4e 	bl	8007be8 <iprintf>
	printf("p1 = %4.2f bar and t1 = %4.2f C \n",p1,t_p1);
 800174c:	4b64      	ldr	r3, [pc, #400]	; (80018e0 <scheduler+0x2f4>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4618      	mov	r0, r3
 8001752:	f7fe fef9 	bl	8000548 <__aeabi_f2d>
 8001756:	4605      	mov	r5, r0
 8001758:	460e      	mov	r6, r1
 800175a:	4b60      	ldr	r3, [pc, #384]	; (80018dc <scheduler+0x2f0>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4618      	mov	r0, r3
 8001760:	f7fe fef2 	bl	8000548 <__aeabi_f2d>
 8001764:	4603      	mov	r3, r0
 8001766:	460c      	mov	r4, r1
 8001768:	e9cd 3400 	strd	r3, r4, [sp]
 800176c:	462a      	mov	r2, r5
 800176e:	4633      	mov	r3, r6
 8001770:	4864      	ldr	r0, [pc, #400]	; (8001904 <scheduler+0x318>)
 8001772:	f006 fa39 	bl	8007be8 <iprintf>
	printf("p2 = %4.2f bar and t2 = %4.2f C \n",p2,t_p2);
 8001776:	4b5c      	ldr	r3, [pc, #368]	; (80018e8 <scheduler+0x2fc>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4618      	mov	r0, r3
 800177c:	f7fe fee4 	bl	8000548 <__aeabi_f2d>
 8001780:	4605      	mov	r5, r0
 8001782:	460e      	mov	r6, r1
 8001784:	4b57      	ldr	r3, [pc, #348]	; (80018e4 <scheduler+0x2f8>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4618      	mov	r0, r3
 800178a:	f7fe fedd 	bl	8000548 <__aeabi_f2d>
 800178e:	4603      	mov	r3, r0
 8001790:	460c      	mov	r4, r1
 8001792:	e9cd 3400 	strd	r3, r4, [sp]
 8001796:	462a      	mov	r2, r5
 8001798:	4633      	mov	r3, r6
 800179a:	485b      	ldr	r0, [pc, #364]	; (8001908 <scheduler+0x31c>)
 800179c:	f006 fa24 	bl	8007be8 <iprintf>
	printf("T = %4.2f C and H = %4.2f perc \n",t_val[0],t_val[1]);
 80017a0:	4b47      	ldr	r3, [pc, #284]	; (80018c0 <scheduler+0x2d4>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4618      	mov	r0, r3
 80017a6:	f7fe fecf 	bl	8000548 <__aeabi_f2d>
 80017aa:	4605      	mov	r5, r0
 80017ac:	460e      	mov	r6, r1
 80017ae:	4b44      	ldr	r3, [pc, #272]	; (80018c0 <scheduler+0x2d4>)
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	4618      	mov	r0, r3
 80017b4:	f7fe fec8 	bl	8000548 <__aeabi_f2d>
 80017b8:	4603      	mov	r3, r0
 80017ba:	460c      	mov	r4, r1
 80017bc:	e9cd 3400 	strd	r3, r4, [sp]
 80017c0:	462a      	mov	r2, r5
 80017c2:	4633      	mov	r3, r6
 80017c4:	4851      	ldr	r0, [pc, #324]	; (800190c <scheduler+0x320>)
 80017c6:	f006 fa0f 	bl	8007be8 <iprintf>
	printf("IMU1 T: %4.2f C \n", accel1_val[0]);
 80017ca:	4b49      	ldr	r3, [pc, #292]	; (80018f0 <scheduler+0x304>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4618      	mov	r0, r3
 80017d0:	f7fe feba 	bl	8000548 <__aeabi_f2d>
 80017d4:	4603      	mov	r3, r0
 80017d6:	460c      	mov	r4, r1
 80017d8:	461a      	mov	r2, r3
 80017da:	4623      	mov	r3, r4
 80017dc:	484c      	ldr	r0, [pc, #304]	; (8001910 <scheduler+0x324>)
 80017de:	f006 fa03 	bl	8007be8 <iprintf>
	printf("IMU1 ax: %4.2f m/s2 \n", accel1_val[1]);
 80017e2:	4b43      	ldr	r3, [pc, #268]	; (80018f0 <scheduler+0x304>)
 80017e4:	685b      	ldr	r3, [r3, #4]
 80017e6:	4618      	mov	r0, r3
 80017e8:	f7fe feae 	bl	8000548 <__aeabi_f2d>
 80017ec:	4603      	mov	r3, r0
 80017ee:	460c      	mov	r4, r1
 80017f0:	461a      	mov	r2, r3
 80017f2:	4623      	mov	r3, r4
 80017f4:	4847      	ldr	r0, [pc, #284]	; (8001914 <scheduler+0x328>)
 80017f6:	f006 f9f7 	bl	8007be8 <iprintf>
	printf("IMU1 ay: %4.2f m/s2 \n", accel1_val[2]);
 80017fa:	4b3d      	ldr	r3, [pc, #244]	; (80018f0 <scheduler+0x304>)
 80017fc:	689b      	ldr	r3, [r3, #8]
 80017fe:	4618      	mov	r0, r3
 8001800:	f7fe fea2 	bl	8000548 <__aeabi_f2d>
 8001804:	4603      	mov	r3, r0
 8001806:	460c      	mov	r4, r1
 8001808:	461a      	mov	r2, r3
 800180a:	4623      	mov	r3, r4
 800180c:	4842      	ldr	r0, [pc, #264]	; (8001918 <scheduler+0x32c>)
 800180e:	f006 f9eb 	bl	8007be8 <iprintf>
	printf("IMU1 az: %4.2f m/s2 \n", accel1_val[3]);
 8001812:	4b37      	ldr	r3, [pc, #220]	; (80018f0 <scheduler+0x304>)
 8001814:	68db      	ldr	r3, [r3, #12]
 8001816:	4618      	mov	r0, r3
 8001818:	f7fe fe96 	bl	8000548 <__aeabi_f2d>
 800181c:	4603      	mov	r3, r0
 800181e:	460c      	mov	r4, r1
 8001820:	461a      	mov	r2, r3
 8001822:	4623      	mov	r3, r4
 8001824:	483d      	ldr	r0, [pc, #244]	; (800191c <scheduler+0x330>)
 8001826:	f006 f9df 	bl	8007be8 <iprintf>
	printf("IMU2 T: %4.2f C \n", accel2_val[0]);
 800182a:	4b33      	ldr	r3, [pc, #204]	; (80018f8 <scheduler+0x30c>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4618      	mov	r0, r3
 8001830:	f7fe fe8a 	bl	8000548 <__aeabi_f2d>
 8001834:	4603      	mov	r3, r0
 8001836:	460c      	mov	r4, r1
 8001838:	461a      	mov	r2, r3
 800183a:	4623      	mov	r3, r4
 800183c:	4838      	ldr	r0, [pc, #224]	; (8001920 <scheduler+0x334>)
 800183e:	f006 f9d3 	bl	8007be8 <iprintf>
	printf("IMU2 ax: %4.2f m/s2 \n", accel2_val[1]);
 8001842:	4b2d      	ldr	r3, [pc, #180]	; (80018f8 <scheduler+0x30c>)
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	4618      	mov	r0, r3
 8001848:	f7fe fe7e 	bl	8000548 <__aeabi_f2d>
 800184c:	4603      	mov	r3, r0
 800184e:	460c      	mov	r4, r1
 8001850:	461a      	mov	r2, r3
 8001852:	4623      	mov	r3, r4
 8001854:	4833      	ldr	r0, [pc, #204]	; (8001924 <scheduler+0x338>)
 8001856:	f006 f9c7 	bl	8007be8 <iprintf>
	printf("IMU2 ay: %4.2f m/s2 \n", accel2_val[2]);
 800185a:	4b27      	ldr	r3, [pc, #156]	; (80018f8 <scheduler+0x30c>)
 800185c:	689b      	ldr	r3, [r3, #8]
 800185e:	4618      	mov	r0, r3
 8001860:	f7fe fe72 	bl	8000548 <__aeabi_f2d>
 8001864:	4603      	mov	r3, r0
 8001866:	460c      	mov	r4, r1
 8001868:	461a      	mov	r2, r3
 800186a:	4623      	mov	r3, r4
 800186c:	482e      	ldr	r0, [pc, #184]	; (8001928 <scheduler+0x33c>)
 800186e:	f006 f9bb 	bl	8007be8 <iprintf>
	printf("IMU2 az: %4.2f m/s2 \n", accel2_val[3]);
 8001872:	4b21      	ldr	r3, [pc, #132]	; (80018f8 <scheduler+0x30c>)
 8001874:	68db      	ldr	r3, [r3, #12]
 8001876:	4618      	mov	r0, r3
 8001878:	f7fe fe66 	bl	8000548 <__aeabi_f2d>
 800187c:	4603      	mov	r3, r0
 800187e:	460c      	mov	r4, r1
 8001880:	461a      	mov	r2, r3
 8001882:	4623      	mov	r3, r4
 8001884:	4829      	ldr	r0, [pc, #164]	; (800192c <scheduler+0x340>)
 8001886:	f006 f9af 	bl	8007be8 <iprintf>

}
 800188a:	bf00      	nop
 800188c:	3704      	adds	r7, #4
 800188e:	46bd      	mov	sp, r7
 8001890:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001892:	bf00      	nop
 8001894:	2000041c 	.word	0x2000041c
 8001898:	20000020 	.word	0x20000020
 800189c:	20000078 	.word	0x20000078
 80018a0:	20000040 	.word	0x20000040
 80018a4:	20000068 	.word	0x20000068
 80018a8:	20000030 	.word	0x20000030
 80018ac:	20000060 	.word	0x20000060
 80018b0:	20000050 	.word	0x20000050
 80018b4:	20000070 	.word	0x20000070
 80018b8:	20000010 	.word	0x20000010
 80018bc:	20000418 	.word	0x20000418
 80018c0:	20000448 	.word	0x20000448
 80018c4:	200000e0 	.word	0x200000e0
 80018c8:	20000000 	.word	0x20000000
 80018cc:	20000420 	.word	0x20000420
 80018d0:	20000080 	.word	0x20000080
 80018d4:	20000408 	.word	0x20000408
 80018d8:	200000a0 	.word	0x200000a0
 80018dc:	20000304 	.word	0x20000304
 80018e0:	200002fc 	.word	0x200002fc
 80018e4:	20000308 	.word	0x20000308
 80018e8:	20000300 	.word	0x20000300
 80018ec:	200002ec 	.word	0x200002ec
 80018f0:	20000450 	.word	0x20000450
 80018f4:	200000c0 	.word	0x200000c0
 80018f8:	20000424 	.word	0x20000424
 80018fc:	200000d0 	.word	0x200000d0
 8001900:	08009a60 	.word	0x08009a60
 8001904:	08009a6c 	.word	0x08009a6c
 8001908:	08009a90 	.word	0x08009a90
 800190c:	08009ab4 	.word	0x08009ab4
 8001910:	08009ad8 	.word	0x08009ad8
 8001914:	08009aec 	.word	0x08009aec
 8001918:	08009b04 	.word	0x08009b04
 800191c:	08009b1c 	.word	0x08009b1c
 8001920:	08009b34 	.word	0x08009b34
 8001924:	08009b48 	.word	0x08009b48
 8001928:	08009b60 	.word	0x08009b60
 800192c:	08009b78 	.word	0x08009b78

08001930 <getNextExecution>:

uint32_t getNextExecution(task_t * task){
 8001930:	b480      	push	{r7}
 8001932:	b083      	sub	sp, #12
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
	return task->last_call + task->interval;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681a      	ldr	r2, [r3, #0]
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	4413      	add	r3, r2
}
 8001942:	4618      	mov	r0, r3
 8001944:	370c      	adds	r7, #12
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr
	...

08001950 <MX_SDIO_SD_Init>:
SD_HandleTypeDef hsd;

/* SDIO init function */

void MX_SDIO_SD_Init(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0

  hsd.Instance = SDIO;
 8001954:	4b14      	ldr	r3, [pc, #80]	; (80019a8 <MX_SDIO_SD_Init+0x58>)
 8001956:	4a15      	ldr	r2, [pc, #84]	; (80019ac <MX_SDIO_SD_Init+0x5c>)
 8001958:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800195a:	4b13      	ldr	r3, [pc, #76]	; (80019a8 <MX_SDIO_SD_Init+0x58>)
 800195c:	2200      	movs	r2, #0
 800195e:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8001960:	4b11      	ldr	r3, [pc, #68]	; (80019a8 <MX_SDIO_SD_Init+0x58>)
 8001962:	2200      	movs	r2, #0
 8001964:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8001966:	4b10      	ldr	r3, [pc, #64]	; (80019a8 <MX_SDIO_SD_Init+0x58>)
 8001968:	2200      	movs	r2, #0
 800196a:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 800196c:	4b0e      	ldr	r3, [pc, #56]	; (80019a8 <MX_SDIO_SD_Init+0x58>)
 800196e:	2200      	movs	r2, #0
 8001970:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8001972:	4b0d      	ldr	r3, [pc, #52]	; (80019a8 <MX_SDIO_SD_Init+0x58>)
 8001974:	2200      	movs	r2, #0
 8001976:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8001978:	4b0b      	ldr	r3, [pc, #44]	; (80019a8 <MX_SDIO_SD_Init+0x58>)
 800197a:	2200      	movs	r2, #0
 800197c:	619a      	str	r2, [r3, #24]
  if (HAL_SD_Init(&hsd) != HAL_OK)
 800197e:	480a      	ldr	r0, [pc, #40]	; (80019a8 <MX_SDIO_SD_Init+0x58>)
 8001980:	f003 fd5c 	bl	800543c <HAL_SD_Init>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <MX_SDIO_SD_Init+0x3e>
  {
    Error_Handler();
 800198a:	f7ff fde1 	bl	8001550 <Error_Handler>
  }
  if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800198e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001992:	4805      	ldr	r0, [pc, #20]	; (80019a8 <MX_SDIO_SD_Init+0x58>)
 8001994:	f003 ff86 	bl	80058a4 <HAL_SD_ConfigWideBusOperation>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d001      	beq.n	80019a2 <MX_SDIO_SD_Init+0x52>
  {
    Error_Handler();
 800199e:	f7ff fdd7 	bl	8001550 <Error_Handler>
  }

}
 80019a2:	bf00      	nop
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	20000468 	.word	0x20000468
 80019ac:	40012c00 	.word	0x40012c00

080019b0 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b08a      	sub	sp, #40	; 0x28
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b8:	f107 0314 	add.w	r3, r7, #20
 80019bc:	2200      	movs	r2, #0
 80019be:	601a      	str	r2, [r3, #0]
 80019c0:	605a      	str	r2, [r3, #4]
 80019c2:	609a      	str	r2, [r3, #8]
 80019c4:	60da      	str	r2, [r3, #12]
 80019c6:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDIO)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a28      	ldr	r2, [pc, #160]	; (8001a70 <HAL_SD_MspInit+0xc0>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d14a      	bne.n	8001a68 <HAL_SD_MspInit+0xb8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80019d2:	2300      	movs	r3, #0
 80019d4:	613b      	str	r3, [r7, #16]
 80019d6:	4b27      	ldr	r3, [pc, #156]	; (8001a74 <HAL_SD_MspInit+0xc4>)
 80019d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019da:	4a26      	ldr	r2, [pc, #152]	; (8001a74 <HAL_SD_MspInit+0xc4>)
 80019dc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80019e0:	6453      	str	r3, [r2, #68]	; 0x44
 80019e2:	4b24      	ldr	r3, [pc, #144]	; (8001a74 <HAL_SD_MspInit+0xc4>)
 80019e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80019ea:	613b      	str	r3, [r7, #16]
 80019ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019ee:	2300      	movs	r3, #0
 80019f0:	60fb      	str	r3, [r7, #12]
 80019f2:	4b20      	ldr	r3, [pc, #128]	; (8001a74 <HAL_SD_MspInit+0xc4>)
 80019f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f6:	4a1f      	ldr	r2, [pc, #124]	; (8001a74 <HAL_SD_MspInit+0xc4>)
 80019f8:	f043 0304 	orr.w	r3, r3, #4
 80019fc:	6313      	str	r3, [r2, #48]	; 0x30
 80019fe:	4b1d      	ldr	r3, [pc, #116]	; (8001a74 <HAL_SD_MspInit+0xc4>)
 8001a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a02:	f003 0304 	and.w	r3, r3, #4
 8001a06:	60fb      	str	r3, [r7, #12]
 8001a08:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	60bb      	str	r3, [r7, #8]
 8001a0e:	4b19      	ldr	r3, [pc, #100]	; (8001a74 <HAL_SD_MspInit+0xc4>)
 8001a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a12:	4a18      	ldr	r2, [pc, #96]	; (8001a74 <HAL_SD_MspInit+0xc4>)
 8001a14:	f043 0308 	orr.w	r3, r3, #8
 8001a18:	6313      	str	r3, [r2, #48]	; 0x30
 8001a1a:	4b16      	ldr	r3, [pc, #88]	; (8001a74 <HAL_SD_MspInit+0xc4>)
 8001a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1e:	f003 0308 	and.w	r3, r3, #8
 8001a22:	60bb      	str	r3, [r7, #8]
 8001a24:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001a26:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001a2a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a2c:	2302      	movs	r3, #2
 8001a2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a30:	2300      	movs	r3, #0
 8001a32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a34:	2303      	movs	r3, #3
 8001a36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001a38:	230c      	movs	r3, #12
 8001a3a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a3c:	f107 0314 	add.w	r3, r7, #20
 8001a40:	4619      	mov	r1, r3
 8001a42:	480d      	ldr	r0, [pc, #52]	; (8001a78 <HAL_SD_MspInit+0xc8>)
 8001a44:	f001 fe40 	bl	80036c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001a48:	2304      	movs	r3, #4
 8001a4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a4c:	2302      	movs	r3, #2
 8001a4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a50:	2300      	movs	r3, #0
 8001a52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a54:	2303      	movs	r3, #3
 8001a56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001a58:	230c      	movs	r3, #12
 8001a5a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a5c:	f107 0314 	add.w	r3, r7, #20
 8001a60:	4619      	mov	r1, r3
 8001a62:	4806      	ldr	r0, [pc, #24]	; (8001a7c <HAL_SD_MspInit+0xcc>)
 8001a64:	f001 fe30 	bl	80036c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 8001a68:	bf00      	nop
 8001a6a:	3728      	adds	r7, #40	; 0x28
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	40012c00 	.word	0x40012c00
 8001a74:	40023800 	.word	0x40023800
 8001a78:	40020800 	.word	0x40020800
 8001a7c:	40020c00 	.word	0x40020c00

08001a80 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8001a84:	4b17      	ldr	r3, [pc, #92]	; (8001ae4 <MX_SPI1_Init+0x64>)
 8001a86:	4a18      	ldr	r2, [pc, #96]	; (8001ae8 <MX_SPI1_Init+0x68>)
 8001a88:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a8a:	4b16      	ldr	r3, [pc, #88]	; (8001ae4 <MX_SPI1_Init+0x64>)
 8001a8c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001a90:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001a92:	4b14      	ldr	r3, [pc, #80]	; (8001ae4 <MX_SPI1_Init+0x64>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a98:	4b12      	ldr	r3, [pc, #72]	; (8001ae4 <MX_SPI1_Init+0x64>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a9e:	4b11      	ldr	r3, [pc, #68]	; (8001ae4 <MX_SPI1_Init+0x64>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001aa4:	4b0f      	ldr	r3, [pc, #60]	; (8001ae4 <MX_SPI1_Init+0x64>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001aaa:	4b0e      	ldr	r3, [pc, #56]	; (8001ae4 <MX_SPI1_Init+0x64>)
 8001aac:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ab0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001ab2:	4b0c      	ldr	r3, [pc, #48]	; (8001ae4 <MX_SPI1_Init+0x64>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ab8:	4b0a      	ldr	r3, [pc, #40]	; (8001ae4 <MX_SPI1_Init+0x64>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001abe:	4b09      	ldr	r3, [pc, #36]	; (8001ae4 <MX_SPI1_Init+0x64>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ac4:	4b07      	ldr	r3, [pc, #28]	; (8001ae4 <MX_SPI1_Init+0x64>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001aca:	4b06      	ldr	r3, [pc, #24]	; (8001ae4 <MX_SPI1_Init+0x64>)
 8001acc:	220a      	movs	r2, #10
 8001ace:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001ad0:	4804      	ldr	r0, [pc, #16]	; (8001ae4 <MX_SPI1_Init+0x64>)
 8001ad2:	f004 fa1f 	bl	8005f14 <HAL_SPI_Init>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001adc:	f7ff fd38 	bl	8001550 <Error_Handler>
  }

}
 8001ae0:	bf00      	nop
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	20000544 	.word	0x20000544
 8001ae8:	40013000 	.word	0x40013000

08001aec <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8001af0:	4b17      	ldr	r3, [pc, #92]	; (8001b50 <MX_SPI2_Init+0x64>)
 8001af2:	4a18      	ldr	r2, [pc, #96]	; (8001b54 <MX_SPI2_Init+0x68>)
 8001af4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001af6:	4b16      	ldr	r3, [pc, #88]	; (8001b50 <MX_SPI2_Init+0x64>)
 8001af8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001afc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001afe:	4b14      	ldr	r3, [pc, #80]	; (8001b50 <MX_SPI2_Init+0x64>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b04:	4b12      	ldr	r3, [pc, #72]	; (8001b50 <MX_SPI2_Init+0x64>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b0a:	4b11      	ldr	r3, [pc, #68]	; (8001b50 <MX_SPI2_Init+0x64>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b10:	4b0f      	ldr	r3, [pc, #60]	; (8001b50 <MX_SPI2_Init+0x64>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001b16:	4b0e      	ldr	r3, [pc, #56]	; (8001b50 <MX_SPI2_Init+0x64>)
 8001b18:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b1c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001b1e:	4b0c      	ldr	r3, [pc, #48]	; (8001b50 <MX_SPI2_Init+0x64>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b24:	4b0a      	ldr	r3, [pc, #40]	; (8001b50 <MX_SPI2_Init+0x64>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b2a:	4b09      	ldr	r3, [pc, #36]	; (8001b50 <MX_SPI2_Init+0x64>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b30:	4b07      	ldr	r3, [pc, #28]	; (8001b50 <MX_SPI2_Init+0x64>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001b36:	4b06      	ldr	r3, [pc, #24]	; (8001b50 <MX_SPI2_Init+0x64>)
 8001b38:	220a      	movs	r2, #10
 8001b3a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001b3c:	4804      	ldr	r0, [pc, #16]	; (8001b50 <MX_SPI2_Init+0x64>)
 8001b3e:	f004 f9e9 	bl	8005f14 <HAL_SPI_Init>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d001      	beq.n	8001b4c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001b48:	f7ff fd02 	bl	8001550 <Error_Handler>
  }

}
 8001b4c:	bf00      	nop
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	200004ec 	.word	0x200004ec
 8001b54:	40003800 	.word	0x40003800

08001b58 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b08c      	sub	sp, #48	; 0x30
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b60:	f107 031c 	add.w	r3, r7, #28
 8001b64:	2200      	movs	r2, #0
 8001b66:	601a      	str	r2, [r3, #0]
 8001b68:	605a      	str	r2, [r3, #4]
 8001b6a:	609a      	str	r2, [r3, #8]
 8001b6c:	60da      	str	r2, [r3, #12]
 8001b6e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a32      	ldr	r2, [pc, #200]	; (8001c40 <HAL_SPI_MspInit+0xe8>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d12c      	bne.n	8001bd4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	61bb      	str	r3, [r7, #24]
 8001b7e:	4b31      	ldr	r3, [pc, #196]	; (8001c44 <HAL_SPI_MspInit+0xec>)
 8001b80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b82:	4a30      	ldr	r2, [pc, #192]	; (8001c44 <HAL_SPI_MspInit+0xec>)
 8001b84:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001b88:	6453      	str	r3, [r2, #68]	; 0x44
 8001b8a:	4b2e      	ldr	r3, [pc, #184]	; (8001c44 <HAL_SPI_MspInit+0xec>)
 8001b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b8e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b92:	61bb      	str	r3, [r7, #24]
 8001b94:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b96:	2300      	movs	r3, #0
 8001b98:	617b      	str	r3, [r7, #20]
 8001b9a:	4b2a      	ldr	r3, [pc, #168]	; (8001c44 <HAL_SPI_MspInit+0xec>)
 8001b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b9e:	4a29      	ldr	r2, [pc, #164]	; (8001c44 <HAL_SPI_MspInit+0xec>)
 8001ba0:	f043 0301 	orr.w	r3, r3, #1
 8001ba4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ba6:	4b27      	ldr	r3, [pc, #156]	; (8001c44 <HAL_SPI_MspInit+0xec>)
 8001ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001baa:	f003 0301 	and.w	r3, r3, #1
 8001bae:	617b      	str	r3, [r7, #20]
 8001bb0:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001bb2:	23e0      	movs	r3, #224	; 0xe0
 8001bb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb6:	2302      	movs	r3, #2
 8001bb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bbe:	2303      	movs	r3, #3
 8001bc0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001bc2:	2305      	movs	r3, #5
 8001bc4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bc6:	f107 031c 	add.w	r3, r7, #28
 8001bca:	4619      	mov	r1, r3
 8001bcc:	481e      	ldr	r0, [pc, #120]	; (8001c48 <HAL_SPI_MspInit+0xf0>)
 8001bce:	f001 fd7b 	bl	80036c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001bd2:	e031      	b.n	8001c38 <HAL_SPI_MspInit+0xe0>
  else if(spiHandle->Instance==SPI2)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a1c      	ldr	r2, [pc, #112]	; (8001c4c <HAL_SPI_MspInit+0xf4>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d12c      	bne.n	8001c38 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001bde:	2300      	movs	r3, #0
 8001be0:	613b      	str	r3, [r7, #16]
 8001be2:	4b18      	ldr	r3, [pc, #96]	; (8001c44 <HAL_SPI_MspInit+0xec>)
 8001be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be6:	4a17      	ldr	r2, [pc, #92]	; (8001c44 <HAL_SPI_MspInit+0xec>)
 8001be8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bec:	6413      	str	r3, [r2, #64]	; 0x40
 8001bee:	4b15      	ldr	r3, [pc, #84]	; (8001c44 <HAL_SPI_MspInit+0xec>)
 8001bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bf6:	613b      	str	r3, [r7, #16]
 8001bf8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	60fb      	str	r3, [r7, #12]
 8001bfe:	4b11      	ldr	r3, [pc, #68]	; (8001c44 <HAL_SPI_MspInit+0xec>)
 8001c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c02:	4a10      	ldr	r2, [pc, #64]	; (8001c44 <HAL_SPI_MspInit+0xec>)
 8001c04:	f043 0302 	orr.w	r3, r3, #2
 8001c08:	6313      	str	r3, [r2, #48]	; 0x30
 8001c0a:	4b0e      	ldr	r3, [pc, #56]	; (8001c44 <HAL_SPI_MspInit+0xec>)
 8001c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c0e:	f003 0302 	and.w	r3, r3, #2
 8001c12:	60fb      	str	r3, [r7, #12]
 8001c14:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001c16:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001c1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c1c:	2302      	movs	r3, #2
 8001c1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c20:	2300      	movs	r3, #0
 8001c22:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c24:	2303      	movs	r3, #3
 8001c26:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001c28:	2305      	movs	r3, #5
 8001c2a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c2c:	f107 031c 	add.w	r3, r7, #28
 8001c30:	4619      	mov	r1, r3
 8001c32:	4807      	ldr	r0, [pc, #28]	; (8001c50 <HAL_SPI_MspInit+0xf8>)
 8001c34:	f001 fd48 	bl	80036c8 <HAL_GPIO_Init>
}
 8001c38:	bf00      	nop
 8001c3a:	3730      	adds	r7, #48	; 0x30
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	40013000 	.word	0x40013000
 8001c44:	40023800 	.word	0x40023800
 8001c48:	40020000 	.word	0x40020000
 8001c4c:	40003800 	.word	0x40003800
 8001c50:	40020400 	.word	0x40020400

08001c54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	607b      	str	r3, [r7, #4]
 8001c5e:	4b10      	ldr	r3, [pc, #64]	; (8001ca0 <HAL_MspInit+0x4c>)
 8001c60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c62:	4a0f      	ldr	r2, [pc, #60]	; (8001ca0 <HAL_MspInit+0x4c>)
 8001c64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c68:	6453      	str	r3, [r2, #68]	; 0x44
 8001c6a:	4b0d      	ldr	r3, [pc, #52]	; (8001ca0 <HAL_MspInit+0x4c>)
 8001c6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c72:	607b      	str	r3, [r7, #4]
 8001c74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c76:	2300      	movs	r3, #0
 8001c78:	603b      	str	r3, [r7, #0]
 8001c7a:	4b09      	ldr	r3, [pc, #36]	; (8001ca0 <HAL_MspInit+0x4c>)
 8001c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c7e:	4a08      	ldr	r2, [pc, #32]	; (8001ca0 <HAL_MspInit+0x4c>)
 8001c80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c84:	6413      	str	r3, [r2, #64]	; 0x40
 8001c86:	4b06      	ldr	r3, [pc, #24]	; (8001ca0 <HAL_MspInit+0x4c>)
 8001c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c8e:	603b      	str	r3, [r7, #0]
 8001c90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c92:	bf00      	nop
 8001c94:	370c      	adds	r7, #12
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr
 8001c9e:	bf00      	nop
 8001ca0:	40023800 	.word	0x40023800

08001ca4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001ca8:	bf00      	nop
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr

08001cb2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cb2:	b480      	push	{r7}
 8001cb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cb6:	e7fe      	b.n	8001cb6 <HardFault_Handler+0x4>

08001cb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cbc:	e7fe      	b.n	8001cbc <MemManage_Handler+0x4>

08001cbe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cbe:	b480      	push	{r7}
 8001cc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cc2:	e7fe      	b.n	8001cc2 <BusFault_Handler+0x4>

08001cc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cc8:	e7fe      	b.n	8001cc8 <UsageFault_Handler+0x4>

08001cca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cca:	b480      	push	{r7}
 8001ccc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cce:	bf00      	nop
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr

08001cd8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cdc:	bf00      	nop
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr

08001ce6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ce6:	b480      	push	{r7}
 8001ce8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cea:	bf00      	nop
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr

08001cf4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cf8:	f001 f95c 	bl	8002fb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cfc:	bf00      	nop
 8001cfe:	bd80      	pop	{r7, pc}

08001d00 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b083      	sub	sp, #12
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001d08:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001d0c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8001d10:	f003 0301 	and.w	r3, r3, #1
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d013      	beq.n	8001d40 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001d18:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001d1c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8001d20:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d00b      	beq.n	8001d40 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001d28:	e000      	b.n	8001d2c <ITM_SendChar+0x2c>
    {
      __NOP();
 8001d2a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001d2c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d0f9      	beq.n	8001d2a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001d36:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001d3a:	687a      	ldr	r2, [r7, #4]
 8001d3c:	b2d2      	uxtb	r2, r2
 8001d3e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001d40:	687b      	ldr	r3, [r7, #4]
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	370c      	adds	r7, #12
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr

08001d4e <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d4e:	b580      	push	{r7, lr}
 8001d50:	b086      	sub	sp, #24
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	60f8      	str	r0, [r7, #12]
 8001d56:	60b9      	str	r1, [r7, #8]
 8001d58:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	617b      	str	r3, [r7, #20]
 8001d5e:	e00a      	b.n	8001d76 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001d60:	f3af 8000 	nop.w
 8001d64:	4601      	mov	r1, r0
 8001d66:	68bb      	ldr	r3, [r7, #8]
 8001d68:	1c5a      	adds	r2, r3, #1
 8001d6a:	60ba      	str	r2, [r7, #8]
 8001d6c:	b2ca      	uxtb	r2, r1
 8001d6e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	3301      	adds	r3, #1
 8001d74:	617b      	str	r3, [r7, #20]
 8001d76:	697a      	ldr	r2, [r7, #20]
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	429a      	cmp	r2, r3
 8001d7c:	dbf0      	blt.n	8001d60 <_read+0x12>
	}

return len;
 8001d7e:	687b      	ldr	r3, [r7, #4]
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	3718      	adds	r7, #24
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b086      	sub	sp, #24
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	60f8      	str	r0, [r7, #12]
 8001d90:	60b9      	str	r1, [r7, #8]
 8001d92:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d94:	2300      	movs	r3, #0
 8001d96:	617b      	str	r3, [r7, #20]
 8001d98:	e009      	b.n	8001dae <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar((*ptr++));
 8001d9a:	68bb      	ldr	r3, [r7, #8]
 8001d9c:	1c5a      	adds	r2, r3, #1
 8001d9e:	60ba      	str	r2, [r7, #8]
 8001da0:	781b      	ldrb	r3, [r3, #0]
 8001da2:	4618      	mov	r0, r3
 8001da4:	f7ff ffac 	bl	8001d00 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	3301      	adds	r3, #1
 8001dac:	617b      	str	r3, [r7, #20]
 8001dae:	697a      	ldr	r2, [r7, #20]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	429a      	cmp	r2, r3
 8001db4:	dbf1      	blt.n	8001d9a <_write+0x12>
	}
	return len;
 8001db6:	687b      	ldr	r3, [r7, #4]
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	3718      	adds	r7, #24
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}

08001dc0 <_close>:

int _close(int file)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b083      	sub	sp, #12
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
	return -1;
 8001dc8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	370c      	adds	r7, #12
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr

08001dd8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b083      	sub	sp, #12
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
 8001de0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001de8:	605a      	str	r2, [r3, #4]
	return 0;
 8001dea:	2300      	movs	r3, #0
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	370c      	adds	r7, #12
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr

08001df8 <_isatty>:

int _isatty(int file)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
	return 1;
 8001e00:	2301      	movs	r3, #1
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	370c      	adds	r7, #12
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr

08001e0e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e0e:	b480      	push	{r7}
 8001e10:	b085      	sub	sp, #20
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	60f8      	str	r0, [r7, #12]
 8001e16:	60b9      	str	r1, [r7, #8]
 8001e18:	607a      	str	r2, [r7, #4]
	return 0;
 8001e1a:	2300      	movs	r3, #0
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	3714      	adds	r7, #20
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr

08001e28 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b084      	sub	sp, #16
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001e30:	4b11      	ldr	r3, [pc, #68]	; (8001e78 <_sbrk+0x50>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d102      	bne.n	8001e3e <_sbrk+0x16>
		heap_end = &end;
 8001e38:	4b0f      	ldr	r3, [pc, #60]	; (8001e78 <_sbrk+0x50>)
 8001e3a:	4a10      	ldr	r2, [pc, #64]	; (8001e7c <_sbrk+0x54>)
 8001e3c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001e3e:	4b0e      	ldr	r3, [pc, #56]	; (8001e78 <_sbrk+0x50>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001e44:	4b0c      	ldr	r3, [pc, #48]	; (8001e78 <_sbrk+0x50>)
 8001e46:	681a      	ldr	r2, [r3, #0]
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	4413      	add	r3, r2
 8001e4c:	466a      	mov	r2, sp
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d907      	bls.n	8001e62 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001e52:	f005 fa3b 	bl	80072cc <__errno>
 8001e56:	4602      	mov	r2, r0
 8001e58:	230c      	movs	r3, #12
 8001e5a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001e5c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e60:	e006      	b.n	8001e70 <_sbrk+0x48>
	}

	heap_end += incr;
 8001e62:	4b05      	ldr	r3, [pc, #20]	; (8001e78 <_sbrk+0x50>)
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	4413      	add	r3, r2
 8001e6a:	4a03      	ldr	r2, [pc, #12]	; (8001e78 <_sbrk+0x50>)
 8001e6c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	3710      	adds	r7, #16
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	2000030c 	.word	0x2000030c
 8001e7c:	200005a8 	.word	0x200005a8

08001e80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e80:	b480      	push	{r7}
 8001e82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e84:	4b08      	ldr	r3, [pc, #32]	; (8001ea8 <SystemInit+0x28>)
 8001e86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e8a:	4a07      	ldr	r2, [pc, #28]	; (8001ea8 <SystemInit+0x28>)
 8001e8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001e94:	4b04      	ldr	r3, [pc, #16]	; (8001ea8 <SystemInit+0x28>)
 8001e96:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e9a:	609a      	str	r2, [r3, #8]
#endif
}
 8001e9c:	bf00      	nop
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr
 8001ea6:	bf00      	nop
 8001ea8:	e000ed00 	.word	0xe000ed00

08001eac <_get_accel_sensitivity>:
static float temperature_sensitivity = 326.8;

// *** Local functions *** //

// Used to convert raw accelerometer readings to G-force.
float _get_accel_sensitivity(enum icm20601_accel_g accel_g) {
 8001eac:	b480      	push	{r7}
 8001eae:	b085      	sub	sp, #20
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	71fb      	strb	r3, [r7, #7]
	float f = 0.0;
 8001eb6:	f04f 0300 	mov.w	r3, #0
 8001eba:	60fb      	str	r3, [r7, #12]

  	switch (accel_g) {
 8001ebc:	79fb      	ldrb	r3, [r7, #7]
 8001ebe:	2b03      	cmp	r3, #3
 8001ec0:	d81a      	bhi.n	8001ef8 <_get_accel_sensitivity+0x4c>
 8001ec2:	a201      	add	r2, pc, #4	; (adr r2, 8001ec8 <_get_accel_sensitivity+0x1c>)
 8001ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ec8:	08001ed9 	.word	0x08001ed9
 8001ecc:	08001ee1 	.word	0x08001ee1
 8001ed0:	08001ee9 	.word	0x08001ee9
 8001ed4:	08001ef1 	.word	0x08001ef1
  	case (ICM20601_ACCEL_RANGE_4G):
    		f = 8192.0;
 8001ed8:	f04f 438c 	mov.w	r3, #1174405120	; 0x46000000
 8001edc:	60fb      	str	r3, [r7, #12]
    break;
 8001ede:	e00b      	b.n	8001ef8 <_get_accel_sensitivity+0x4c>
  	case (ICM20601_ACCEL_RANGE_8G):
    		f = 4096.0;
 8001ee0:	f04f 438b 	mov.w	r3, #1166016512	; 0x45800000
 8001ee4:	60fb      	str	r3, [r7, #12]
    break;
 8001ee6:	e007      	b.n	8001ef8 <_get_accel_sensitivity+0x4c>
  	case (ICM20601_ACCEL_RANGE_16G):
    		f = 2048.0;
 8001ee8:	f04f 438a 	mov.w	r3, #1157627904	; 0x45000000
 8001eec:	60fb      	str	r3, [r7, #12]
    break;
 8001eee:	e003      	b.n	8001ef8 <_get_accel_sensitivity+0x4c>
  	case (ICM20601_ACCEL_RANGE_32G):
    		f = 1024.0;
 8001ef0:	f04f 4389 	mov.w	r3, #1149239296	; 0x44800000
 8001ef4:	60fb      	str	r3, [r7, #12]
    break;
 8001ef6:	bf00      	nop
  }
  return f;
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	ee07 3a90 	vmov	s15, r3
}
 8001efe:	eeb0 0a67 	vmov.f32	s0, s15
 8001f02:	3714      	adds	r7, #20
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr

08001f0c <_get_gyro_sensitivity>:

// Used to convert raw gyroscope readings to degrees per second.
float _get_gyro_sensitivity(enum icm20601_gyro_dps gyro_dps) {
 8001f0c:	b480      	push	{r7}
 8001f0e:	b085      	sub	sp, #20
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	4603      	mov	r3, r0
 8001f14:	71fb      	strb	r3, [r7, #7]
	float f = 0;
 8001f16:	f04f 0300 	mov.w	r3, #0
 8001f1a:	60fb      	str	r3, [r7, #12]

	switch (gyro_dps) {
 8001f1c:	79fb      	ldrb	r3, [r7, #7]
 8001f1e:	2b03      	cmp	r3, #3
 8001f20:	d816      	bhi.n	8001f50 <_get_gyro_sensitivity+0x44>
 8001f22:	a201      	add	r2, pc, #4	; (adr r2, 8001f28 <_get_gyro_sensitivity+0x1c>)
 8001f24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f28:	08001f39 	.word	0x08001f39
 8001f2c:	08001f3f 	.word	0x08001f3f
 8001f30:	08001f45 	.word	0x08001f45
 8001f34:	08001f4b 	.word	0x08001f4b
	case (ICM20601_GYRO_RANGE_500_DPS):
    		f = 65.5;
 8001f38:	4b0a      	ldr	r3, [pc, #40]	; (8001f64 <_get_gyro_sensitivity+0x58>)
 8001f3a:	60fb      	str	r3, [r7, #12]
	break;
 8001f3c:	e008      	b.n	8001f50 <_get_gyro_sensitivity+0x44>
	case (ICM20601_GYRO_RANGE_1000_DPS):
    		f = 32.8;
 8001f3e:	4b0a      	ldr	r3, [pc, #40]	; (8001f68 <_get_gyro_sensitivity+0x5c>)
 8001f40:	60fb      	str	r3, [r7, #12]
    break;
 8001f42:	e005      	b.n	8001f50 <_get_gyro_sensitivity+0x44>
    case (ICM20601_GYRO_RANGE_2000_DPS):
    		f = 16.4;
 8001f44:	4b09      	ldr	r3, [pc, #36]	; (8001f6c <_get_gyro_sensitivity+0x60>)
 8001f46:	60fb      	str	r3, [r7, #12]
    break;
 8001f48:	e002      	b.n	8001f50 <_get_gyro_sensitivity+0x44>
    case (ICM20601_GYRO_RANGE_4000_DPS):
    		f = 8.2;
 8001f4a:	4b09      	ldr	r3, [pc, #36]	; (8001f70 <_get_gyro_sensitivity+0x64>)
 8001f4c:	60fb      	str	r3, [r7, #12]
    break;
 8001f4e:	bf00      	nop
  }
  return f;
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	ee07 3a90 	vmov	s15, r3
}
 8001f56:	eeb0 0a67 	vmov.f32	s0, s15
 8001f5a:	3714      	adds	r7, #20
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f62:	4770      	bx	lr
 8001f64:	42830000 	.word	0x42830000
 8001f68:	42033333 	.word	0x42033333
 8001f6c:	41833333 	.word	0x41833333
 8001f70:	41033333 	.word	0x41033333

08001f74 <_icm_read_bytes>:
  }
  return 1;
}

// Read bytes from MEMS
void _icm_read_bytes(struct icm20601_dev * dev, uint8_t reg, uint8_t* pData, uint16_t size){
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b084      	sub	sp, #16
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	60f8      	str	r0, [r7, #12]
 8001f7c:	607a      	str	r2, [r7, #4]
 8001f7e:	461a      	mov	r2, r3
 8001f80:	460b      	mov	r3, r1
 8001f82:	72fb      	strb	r3, [r7, #11]
 8001f84:	4613      	mov	r3, r2
 8001f86:	813b      	strh	r3, [r7, #8]
	reg = reg | 0x80;
 8001f88:	7afb      	ldrb	r3, [r7, #11]
 8001f8a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001f8e:	b2db      	uxtb	r3, r3
 8001f90:	72fb      	strb	r3, [r7, #11]
	HAL_GPIO_WritePin(dev->cs_port, dev->cs_pin, GPIO_PIN_RESET);
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	6818      	ldr	r0, [r3, #0]
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	889b      	ldrh	r3, [r3, #4]
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	f001 fd2d 	bl	80039fc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(dev->spi_bus, &reg, 1, IMU20601_SPI_TIMEOUT);
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	6898      	ldr	r0, [r3, #8]
 8001fa6:	f107 010b 	add.w	r1, r7, #11
 8001faa:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001fae:	2201      	movs	r2, #1
 8001fb0:	f004 f814 	bl	8005fdc <HAL_SPI_Transmit>
	HAL_SPI_Receive(dev->spi_bus, pData, size, IMU20601_SPI_TIMEOUT);
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	6898      	ldr	r0, [r3, #8]
 8001fb8:	893a      	ldrh	r2, [r7, #8]
 8001fba:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001fbe:	6879      	ldr	r1, [r7, #4]
 8001fc0:	f004 f940 	bl	8006244 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(dev->cs_port, dev->cs_pin, GPIO_PIN_SET);
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	6818      	ldr	r0, [r3, #0]
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	889b      	ldrh	r3, [r3, #4]
 8001fcc:	2201      	movs	r2, #1
 8001fce:	4619      	mov	r1, r3
 8001fd0:	f001 fd14 	bl	80039fc <HAL_GPIO_WritePin>
}
 8001fd4:	bf00      	nop
 8001fd6:	3710      	adds	r7, #16
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}

08001fdc <_icm_write_bytes>:

// Write bytes to MEMS
void _icm_write_bytes(struct icm20601_dev * dev, uint8_t reg, uint8_t *pData, uint16_t size){
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b084      	sub	sp, #16
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	60f8      	str	r0, [r7, #12]
 8001fe4:	607a      	str	r2, [r7, #4]
 8001fe6:	461a      	mov	r2, r3
 8001fe8:	460b      	mov	r3, r1
 8001fea:	72fb      	strb	r3, [r7, #11]
 8001fec:	4613      	mov	r3, r2
 8001fee:	813b      	strh	r3, [r7, #8]

	HAL_GPIO_WritePin(dev->cs_port, dev->cs_pin, GPIO_PIN_RESET);
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	6818      	ldr	r0, [r3, #0]
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	889b      	ldrh	r3, [r3, #4]
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	f001 fcfe 	bl	80039fc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(dev->spi_bus, &reg, 1, IMU20601_SPI_TIMEOUT);
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	6898      	ldr	r0, [r3, #8]
 8002004:	f107 010b 	add.w	r1, r7, #11
 8002008:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800200c:	2201      	movs	r2, #1
 800200e:	f003 ffe5 	bl	8005fdc <HAL_SPI_Transmit>
	HAL_SPI_Transmit(dev->spi_bus, pData, size, IMU20601_SPI_TIMEOUT);
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	6898      	ldr	r0, [r3, #8]
 8002016:	893a      	ldrh	r2, [r7, #8]
 8002018:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800201c:	6879      	ldr	r1, [r7, #4]
 800201e:	f003 ffdd 	bl	8005fdc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(dev->cs_port, dev->cs_pin, GPIO_PIN_SET);
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	6818      	ldr	r0, [r3, #0]
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	889b      	ldrh	r3, [r3, #4]
 800202a:	2201      	movs	r2, #1
 800202c:	4619      	mov	r1, r3
 800202e:	f001 fce5 	bl	80039fc <HAL_GPIO_WritePin>
}
 8002032:	bf00      	nop
 8002034:	3710      	adds	r7, #16
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}

0800203a <icm20601_init>:


// *** Global Functions *** //

int8_t icm20601_init(struct icm20601_dev * dev) {
 800203a:	b580      	push	{r7, lr}
 800203c:	b084      	sub	sp, #16
 800203e:	af00      	add	r7, sp, #0
 8002040:	6078      	str	r0, [r7, #4]
	uint8_t tmp = 0;
 8002042:	2300      	movs	r3, #0
 8002044:	73fb      	strb	r3, [r7, #15]
	uint8_t r [1] = {0};
 8002046:	2300      	movs	r3, #0
 8002048:	733b      	strb	r3, [r7, #12]
	//  4. disable fifo
	//  5. configure chip
	//  6. enable accelerometer and gyroscope

	// full reset of chip
	tmp = SENS_reset; // 0x81
 800204a:	2381      	movs	r3, #129	; 0x81
 800204c:	73fb      	strb	r3, [r7, #15]
	_icm_write_bytes(dev, REG_PWR_MGMT_1, &tmp , 1);
 800204e:	f107 020f 	add.w	r2, r7, #15
 8002052:	2301      	movs	r3, #1
 8002054:	216b      	movs	r1, #107	; 0x6b
 8002056:	6878      	ldr	r0, [r7, #4]
 8002058:	f7ff ffc0 	bl	8001fdc <_icm_write_bytes>
	HAL_Delay(1);
 800205c:	2001      	movs	r0, #1
 800205e:	f000 ffc9 	bl	8002ff4 <HAL_Delay>

    // set clock to internal PLL
    tmp = SENS_internalpll; //0x01
 8002062:	2301      	movs	r3, #1
 8002064:	73fb      	strb	r3, [r7, #15]
    _icm_write_bytes(dev, REG_PWR_MGMT_1, &tmp, 1);
 8002066:	f107 020f 	add.w	r2, r7, #15
 800206a:	2301      	movs	r3, #1
 800206c:	216b      	movs	r1, #107	; 0x6b
 800206e:	6878      	ldr	r0, [r7, #4]
 8002070:	f7ff ffb4 	bl	8001fdc <_icm_write_bytes>
    HAL_Delay(1);
 8002074:	2001      	movs	r0, #1
 8002076:	f000 ffbd 	bl	8002ff4 <HAL_Delay>

    // verify we are able to read from the chip
    _icm_read_bytes(dev, REG_WHO_AM_I, r, 1);
 800207a:	f107 020c 	add.w	r2, r7, #12
 800207e:	2301      	movs	r3, #1
 8002080:	2175      	movs	r1, #117	; 0x75
 8002082:	6878      	ldr	r0, [r7, #4]
 8002084:	f7ff ff76 	bl	8001f74 <_icm_read_bytes>
    if (r[0] != REG_WHO_AM_I_CONST) return 0;
 8002088:	7b3b      	ldrb	r3, [r7, #12]
 800208a:	2bac      	cmp	r3, #172	; 0xac
 800208c:	d001      	beq.n	8002092 <icm20601_init+0x58>
 800208e:	2300      	movs	r3, #0
 8002090:	e093      	b.n	80021ba <icm20601_init+0x180>

    // place accel and gyro on standby
    tmp = SENS_standby; // 0x3F
 8002092:	233f      	movs	r3, #63	; 0x3f
 8002094:	73fb      	strb	r3, [r7, #15]
    _icm_write_bytes(dev, REG_PWR_MGMT_2, &tmp , 1);
 8002096:	f107 020f 	add.w	r2, r7, #15
 800209a:	2301      	movs	r3, #1
 800209c:	216c      	movs	r1, #108	; 0x6c
 800209e:	6878      	ldr	r0, [r7, #4]
 80020a0:	f7ff ff9c 	bl	8001fdc <_icm_write_bytes>

    // disable fifo
    tmp = SENS_nofifo; //0x00
 80020a4:	2300      	movs	r3, #0
 80020a6:	73fb      	strb	r3, [r7, #15]
    _icm_write_bytes(dev, REG_USER_CTRL, &tmp , 1);
 80020a8:	f107 020f 	add.w	r2, r7, #15
 80020ac:	2301      	movs	r3, #1
 80020ae:	216a      	movs	r1, #106	; 0x6a
 80020b0:	6878      	ldr	r0, [r7, #4]
 80020b2:	f7ff ff93 	bl	8001fdc <_icm_write_bytes>

    // disable chip I2C communications
    tmp = SENS_disablei2c;	//0x41;
 80020b6:	2341      	movs	r3, #65	; 0x41
 80020b8:	73fb      	strb	r3, [r7, #15]
    _icm_write_bytes(dev, REG_USER_CTRL, &tmp , 1);
 80020ba:	f107 020f 	add.w	r2, r7, #15
 80020be:	2301      	movs	r3, #1
 80020c0:	216a      	movs	r1, #106	; 0x6a
 80020c2:	6878      	ldr	r0, [r7, #4]
 80020c4:	f7ff ff8a 	bl	8001fdc <_icm_write_bytes>

    // Accelerometer filtering
    if (ICM20601_ACCEL_DLPF_BYPASS_1046_HZ == dev->accel_dlpf) {
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	7b1b      	ldrb	r3, [r3, #12]
 80020cc:	2b08      	cmp	r3, #8
 80020ce:	d102      	bne.n	80020d6 <icm20601_init+0x9c>
      tmp = (0x01 << 3);
 80020d0:	2308      	movs	r3, #8
 80020d2:	73fb      	strb	r3, [r7, #15]
 80020d4:	e002      	b.n	80020dc <icm20601_init+0xa2>
    }
    else {
      tmp = dev->accel_dlpf;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	7b1b      	ldrb	r3, [r3, #12]
 80020da:	73fb      	strb	r3, [r7, #15]
    }
    _icm_write_bytes(dev, REG_ACCEL_CONFIG_2, &tmp , 1);
 80020dc:	f107 020f 	add.w	r2, r7, #15
 80020e0:	2301      	movs	r3, #1
 80020e2:	211d      	movs	r1, #29
 80020e4:	6878      	ldr	r0, [r7, #4]
 80020e6:	f7ff ff79 	bl	8001fdc <_icm_write_bytes>

    // Accelerometer range
    tmp = (dev->accel_g) << 3;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	7b5b      	ldrb	r3, [r3, #13]
 80020ee:	00db      	lsls	r3, r3, #3
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	73fb      	strb	r3, [r7, #15]
    _icm_write_bytes(dev, REG_ACCEL_CONFIG_1, &tmp , 1);
 80020f4:	f107 020f 	add.w	r2, r7, #15
 80020f8:	2301      	movs	r3, #1
 80020fa:	211c      	movs	r1, #28
 80020fc:	6878      	ldr	r0, [r7, #4]
 80020fe:	f7ff ff6d 	bl	8001fdc <_icm_write_bytes>
    // Gyro filtering
    //tmp = ((dev->gyro_dps) << 3) | SENS_gyrofilter; // filter: 0x02
    //_icm_write_bytes(dev, REG_GYRO_CONFIG, &tmp , 1);


    if (ICM20601_GYRO_DLPF_BYPASS_3281_HZ == dev->gyro_dlpf) {
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	7b9b      	ldrb	r3, [r3, #14]
 8002106:	2b08      	cmp	r3, #8
 8002108:	d119      	bne.n	800213e <icm20601_init+0x104>
    	// bypass dpf and set dps
        tmp = 0x00;
 800210a:	2300      	movs	r3, #0
 800210c:	73fb      	strb	r3, [r7, #15]
        _icm_write_bytes(dev, REG_CONFIG, &tmp , 1);
 800210e:	f107 020f 	add.w	r2, r7, #15
 8002112:	2301      	movs	r3, #1
 8002114:	211a      	movs	r1, #26
 8002116:	6878      	ldr	r0, [r7, #4]
 8002118:	f7ff ff60 	bl	8001fdc <_icm_write_bytes>

        tmp = (dev->gyro_dps << 3) | 0x02;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	7bdb      	ldrb	r3, [r3, #15]
 8002120:	00db      	lsls	r3, r3, #3
 8002122:	b25b      	sxtb	r3, r3
 8002124:	f043 0302 	orr.w	r3, r3, #2
 8002128:	b25b      	sxtb	r3, r3
 800212a:	b2db      	uxtb	r3, r3
 800212c:	73fb      	strb	r3, [r7, #15]
        _icm_write_bytes(dev, REG_GYRO_CONFIG, &tmp , 1);
 800212e:	f107 020f 	add.w	r2, r7, #15
 8002132:	2301      	movs	r3, #1
 8002134:	211b      	movs	r1, #27
 8002136:	6878      	ldr	r0, [r7, #4]
 8002138:	f7ff ff50 	bl	8001fdc <_icm_write_bytes>
 800213c:	e033      	b.n	80021a6 <icm20601_init+0x16c>
     }
     else if (ICM20601_GYRO_DLPF_BYPASS_8173_HZ == dev->gyro_dlpf) {
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	7b9b      	ldrb	r3, [r3, #14]
 8002142:	2b09      	cmp	r3, #9
 8002144:	d119      	bne.n	800217a <icm20601_init+0x140>
        // bypass dpf and set dps
        tmp = 0x00;
 8002146:	2300      	movs	r3, #0
 8002148:	73fb      	strb	r3, [r7, #15]
        _icm_write_bytes(dev, REG_CONFIG, &tmp , 1);
 800214a:	f107 020f 	add.w	r2, r7, #15
 800214e:	2301      	movs	r3, #1
 8002150:	211a      	movs	r1, #26
 8002152:	6878      	ldr	r0, [r7, #4]
 8002154:	f7ff ff42 	bl	8001fdc <_icm_write_bytes>

        tmp = (dev->gyro_dps << 3) | 0x01;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	7bdb      	ldrb	r3, [r3, #15]
 800215c:	00db      	lsls	r3, r3, #3
 800215e:	b25b      	sxtb	r3, r3
 8002160:	f043 0301 	orr.w	r3, r3, #1
 8002164:	b25b      	sxtb	r3, r3
 8002166:	b2db      	uxtb	r3, r3
 8002168:	73fb      	strb	r3, [r7, #15]
        _icm_write_bytes(dev, REG_GYRO_CONFIG, &tmp , 1);
 800216a:	f107 020f 	add.w	r2, r7, #15
 800216e:	2301      	movs	r3, #1
 8002170:	211b      	movs	r1, #27
 8002172:	6878      	ldr	r0, [r7, #4]
 8002174:	f7ff ff32 	bl	8001fdc <_icm_write_bytes>
 8002178:	e015      	b.n	80021a6 <icm20601_init+0x16c>
     }
     else {
        // configure dpf and set dps
        tmp = dev->gyro_dlpf;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	7b9b      	ldrb	r3, [r3, #14]
 800217e:	73fb      	strb	r3, [r7, #15]
        _icm_write_bytes(dev, REG_CONFIG, &tmp , 1);
 8002180:	f107 020f 	add.w	r2, r7, #15
 8002184:	2301      	movs	r3, #1
 8002186:	211a      	movs	r1, #26
 8002188:	6878      	ldr	r0, [r7, #4]
 800218a:	f7ff ff27 	bl	8001fdc <_icm_write_bytes>

        tmp = dev->gyro_dps << 3;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	7bdb      	ldrb	r3, [r3, #15]
 8002192:	00db      	lsls	r3, r3, #3
 8002194:	b2db      	uxtb	r3, r3
 8002196:	73fb      	strb	r3, [r7, #15]
        _icm_write_bytes(dev, REG_GYRO_CONFIG, &tmp , 1);
 8002198:	f107 020f 	add.w	r2, r7, #15
 800219c:	2301      	movs	r3, #1
 800219e:	211b      	movs	r1, #27
 80021a0:	6878      	ldr	r0, [r7, #4]
 80021a2:	f7ff ff1b 	bl	8001fdc <_icm_write_bytes>
     }


    tmp = 0x00;
 80021a6:	2300      	movs	r3, #0
 80021a8:	73fb      	strb	r3, [r7, #15]
    _icm_write_bytes(dev, REG_PWR_MGMT_2, &tmp, 1);
 80021aa:	f107 020f 	add.w	r2, r7, #15
 80021ae:	2301      	movs	r3, #1
 80021b0:	216c      	movs	r1, #108	; 0x6c
 80021b2:	6878      	ldr	r0, [r7, #4]
 80021b4:	f7ff ff12 	bl	8001fdc <_icm_write_bytes>


    return 1;
 80021b8:	2301      	movs	r3, #1
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	3710      	adds	r7, #16
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}

080021c2 <icm20601_read_accel_raw>:

// Read out raw acceleration data
void icm20601_read_accel_raw(struct icm20601_dev * dev, int16_t *accel){
 80021c2:	b580      	push	{r7, lr}
 80021c4:	b084      	sub	sp, #16
 80021c6:	af00      	add	r7, sp, #0
 80021c8:	6078      	str	r0, [r7, #4]
 80021ca:	6039      	str	r1, [r7, #0]
	uint8_t accel_8bit [6] = { 0 };
 80021cc:	f107 0308 	add.w	r3, r7, #8
 80021d0:	2200      	movs	r2, #0
 80021d2:	601a      	str	r2, [r3, #0]
 80021d4:	809a      	strh	r2, [r3, #4]
	_icm_read_bytes(dev, REG_ACCEL_XOUT_H, accel_8bit, 6);
 80021d6:	f107 0208 	add.w	r2, r7, #8
 80021da:	2306      	movs	r3, #6
 80021dc:	213b      	movs	r1, #59	; 0x3b
 80021de:	6878      	ldr	r0, [r7, #4]
 80021e0:	f7ff fec8 	bl	8001f74 <_icm_read_bytes>

	UINT8_TO_INT16(accel[0], accel_8bit[0], accel_8bit[1]);
 80021e4:	7a3b      	ldrb	r3, [r7, #8]
 80021e6:	b21a      	sxth	r2, r3
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	801a      	strh	r2, [r3, #0]
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021f2:	021b      	lsls	r3, r3, #8
 80021f4:	b21a      	sxth	r2, r3
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	801a      	strh	r2, [r3, #0]
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002200:	7a7b      	ldrb	r3, [r7, #9]
 8002202:	b21b      	sxth	r3, r3
 8002204:	4313      	orrs	r3, r2
 8002206:	b21a      	sxth	r2, r3
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	801a      	strh	r2, [r3, #0]
	UINT8_TO_INT16(accel[1], accel_8bit[2], accel_8bit[3]);
 800220c:	7aba      	ldrb	r2, [r7, #10]
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	3302      	adds	r3, #2
 8002212:	b212      	sxth	r2, r2
 8002214:	801a      	strh	r2, [r3, #0]
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	3302      	adds	r3, #2
 800221a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800221e:	021a      	lsls	r2, r3, #8
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	3302      	adds	r3, #2
 8002224:	b212      	sxth	r2, r2
 8002226:	801a      	strh	r2, [r3, #0]
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	3302      	adds	r3, #2
 800222c:	f9b3 1000 	ldrsh.w	r1, [r3]
 8002230:	7afb      	ldrb	r3, [r7, #11]
 8002232:	b21a      	sxth	r2, r3
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	3302      	adds	r3, #2
 8002238:	430a      	orrs	r2, r1
 800223a:	b212      	sxth	r2, r2
 800223c:	801a      	strh	r2, [r3, #0]
	UINT8_TO_INT16(accel[2], accel_8bit[4], accel_8bit[5]);
 800223e:	7b3a      	ldrb	r2, [r7, #12]
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	3304      	adds	r3, #4
 8002244:	b212      	sxth	r2, r2
 8002246:	801a      	strh	r2, [r3, #0]
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	3304      	adds	r3, #4
 800224c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002250:	021a      	lsls	r2, r3, #8
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	3304      	adds	r3, #4
 8002256:	b212      	sxth	r2, r2
 8002258:	801a      	strh	r2, [r3, #0]
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	3304      	adds	r3, #4
 800225e:	f9b3 1000 	ldrsh.w	r1, [r3]
 8002262:	7b7b      	ldrb	r3, [r7, #13]
 8002264:	b21a      	sxth	r2, r3
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	3304      	adds	r3, #4
 800226a:	430a      	orrs	r2, r1
 800226c:	b212      	sxth	r2, r2
 800226e:	801a      	strh	r2, [r3, #0]
}
 8002270:	bf00      	nop
 8002272:	3710      	adds	r7, #16
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}

08002278 <icm20601_read_gyro_raw>:
    accel[1]  = ((float) accel_raw[1]) / accel_sensitivity;
    accel[2]  = ((float) accel_raw[2]) / accel_sensitivity;
}

// Read out raw gyro data
void icm20601_read_gyro_raw(struct icm20601_dev * dev, int16_t *gyro){
 8002278:	b580      	push	{r7, lr}
 800227a:	b084      	sub	sp, #16
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
 8002280:	6039      	str	r1, [r7, #0]
	uint8_t gyro_8bit [6] = { 0 };
 8002282:	f107 0308 	add.w	r3, r7, #8
 8002286:	2200      	movs	r2, #0
 8002288:	601a      	str	r2, [r3, #0]
 800228a:	809a      	strh	r2, [r3, #4]
	_icm_read_bytes(dev, REG_GYRO_XOUT_H, gyro_8bit, 6);
 800228c:	f107 0208 	add.w	r2, r7, #8
 8002290:	2306      	movs	r3, #6
 8002292:	2143      	movs	r1, #67	; 0x43
 8002294:	6878      	ldr	r0, [r7, #4]
 8002296:	f7ff fe6d 	bl	8001f74 <_icm_read_bytes>

	UINT8_TO_INT16(gyro[0], gyro_8bit[0], gyro_8bit[1]);
 800229a:	7a3b      	ldrb	r3, [r7, #8]
 800229c:	b21a      	sxth	r2, r3
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	801a      	strh	r2, [r3, #0]
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80022a8:	021b      	lsls	r3, r3, #8
 80022aa:	b21a      	sxth	r2, r3
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	801a      	strh	r2, [r3, #0]
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	f9b3 2000 	ldrsh.w	r2, [r3]
 80022b6:	7a7b      	ldrb	r3, [r7, #9]
 80022b8:	b21b      	sxth	r3, r3
 80022ba:	4313      	orrs	r3, r2
 80022bc:	b21a      	sxth	r2, r3
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	801a      	strh	r2, [r3, #0]
	UINT8_TO_INT16(gyro[1], gyro_8bit[2], gyro_8bit[3]);
 80022c2:	7aba      	ldrb	r2, [r7, #10]
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	3302      	adds	r3, #2
 80022c8:	b212      	sxth	r2, r2
 80022ca:	801a      	strh	r2, [r3, #0]
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	3302      	adds	r3, #2
 80022d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80022d4:	021a      	lsls	r2, r3, #8
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	3302      	adds	r3, #2
 80022da:	b212      	sxth	r2, r2
 80022dc:	801a      	strh	r2, [r3, #0]
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	3302      	adds	r3, #2
 80022e2:	f9b3 1000 	ldrsh.w	r1, [r3]
 80022e6:	7afb      	ldrb	r3, [r7, #11]
 80022e8:	b21a      	sxth	r2, r3
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	3302      	adds	r3, #2
 80022ee:	430a      	orrs	r2, r1
 80022f0:	b212      	sxth	r2, r2
 80022f2:	801a      	strh	r2, [r3, #0]
	UINT8_TO_INT16(gyro[2], gyro_8bit[4], gyro_8bit[5]);
 80022f4:	7b3a      	ldrb	r2, [r7, #12]
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	3304      	adds	r3, #4
 80022fa:	b212      	sxth	r2, r2
 80022fc:	801a      	strh	r2, [r3, #0]
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	3304      	adds	r3, #4
 8002302:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002306:	021a      	lsls	r2, r3, #8
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	3304      	adds	r3, #4
 800230c:	b212      	sxth	r2, r2
 800230e:	801a      	strh	r2, [r3, #0]
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	3304      	adds	r3, #4
 8002314:	f9b3 1000 	ldrsh.w	r1, [r3]
 8002318:	7b7b      	ldrb	r3, [r7, #13]
 800231a:	b21a      	sxth	r2, r3
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	3304      	adds	r3, #4
 8002320:	430a      	orrs	r2, r1
 8002322:	b212      	sxth	r2, r2
 8002324:	801a      	strh	r2, [r3, #0]
}
 8002326:	bf00      	nop
 8002328:	3710      	adds	r7, #16
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}

0800232e <icm20601_read_temp_raw>:
    gyro[1]  = ((float) gyro_raw[1]) / gyro_sensitivity;
    gyro[2]  = ((float) gyro_raw[2]) / gyro_sensitivity;
}

// Read out raw temperature data
void icm20601_read_temp_raw(struct icm20601_dev * dev, int16_t *temp){
 800232e:	b580      	push	{r7, lr}
 8002330:	b084      	sub	sp, #16
 8002332:	af00      	add	r7, sp, #0
 8002334:	6078      	str	r0, [r7, #4]
 8002336:	6039      	str	r1, [r7, #0]
	uint8_t temp_8bit [2] = { 0 };
 8002338:	2300      	movs	r3, #0
 800233a:	81bb      	strh	r3, [r7, #12]
	_icm_read_bytes(dev, REG_TEMP_OUT_H, temp_8bit, 2);
 800233c:	f107 020c 	add.w	r2, r7, #12
 8002340:	2302      	movs	r3, #2
 8002342:	2141      	movs	r1, #65	; 0x41
 8002344:	6878      	ldr	r0, [r7, #4]
 8002346:	f7ff fe15 	bl	8001f74 <_icm_read_bytes>

	UINT8_TO_INT16(*temp, temp_8bit[0], temp_8bit[1]);
 800234a:	7b3b      	ldrb	r3, [r7, #12]
 800234c:	b21a      	sxth	r2, r3
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	801a      	strh	r2, [r3, #0]
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002358:	021b      	lsls	r3, r3, #8
 800235a:	b21a      	sxth	r2, r3
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	801a      	strh	r2, [r3, #0]
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002366:	7b7b      	ldrb	r3, [r7, #13]
 8002368:	b21b      	sxth	r3, r3
 800236a:	4313      	orrs	r3, r2
 800236c:	b21a      	sxth	r2, r3
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	801a      	strh	r2, [r3, #0]
}
 8002372:	bf00      	nop
 8002374:	3710      	adds	r7, #16
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	0000      	movs	r0, r0
 800237c:	0000      	movs	r0, r0
	...

08002380 <icm20601_read_data>:

	*temp = ((float)temperature_raw) / temperature_sensitivity + 25.0; // TEMP_degC = ((TEMP_OUT – RoomTemp_Offset)/Temp_Sensitivity) + 25degC
}

void icm20601_read_data(struct icm20601_dev * dev, float * buf)
{
 8002380:	b590      	push	{r4, r7, lr}
 8002382:	b089      	sub	sp, #36	; 0x24
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
 8002388:	6039      	str	r1, [r7, #0]
	int16_t temperature_raw;
	icm20601_read_temp_raw(dev, &temperature_raw);
 800238a:	f107 0316 	add.w	r3, r7, #22
 800238e:	4619      	mov	r1, r3
 8002390:	6878      	ldr	r0, [r7, #4]
 8002392:	f7ff ffcc 	bl	800232e <icm20601_read_temp_raw>
	buf[0] = ((float)temperature_raw) / temperature_sensitivity + 25.0;
 8002396:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800239a:	ee07 3a90 	vmov	s15, r3
 800239e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80023a2:	4b61      	ldr	r3, [pc, #388]	; (8002528 <icm20601_read_data+0x1a8>)
 80023a4:	ed93 7a00 	vldr	s14, [r3]
 80023a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80023ac:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 80023b0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	edc3 7a00 	vstr	s15, [r3]
	float accel_sensitivity;
	int16_t accel_raw[3] = { 0 };
 80023ba:	f107 0310 	add.w	r3, r7, #16
 80023be:	2200      	movs	r2, #0
 80023c0:	601a      	str	r2, [r3, #0]
 80023c2:	809a      	strh	r2, [r3, #4]

	accel_sensitivity = _get_accel_sensitivity(dev->accel_g);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	7b5b      	ldrb	r3, [r3, #13]
 80023c8:	4618      	mov	r0, r3
 80023ca:	f7ff fd6f 	bl	8001eac <_get_accel_sensitivity>
 80023ce:	ed87 0a07 	vstr	s0, [r7, #28]

  	icm20601_read_accel_raw(dev, accel_raw);
 80023d2:	f107 0310 	add.w	r3, r7, #16
 80023d6:	4619      	mov	r1, r3
 80023d8:	6878      	ldr	r0, [r7, #4]
 80023da:	f7ff fef2 	bl	80021c2 <icm20601_read_accel_raw>

    buf[1] = ((float) accel_raw[0]) / accel_sensitivity * 9.81;
 80023de:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80023e2:	ee07 3a90 	vmov	s15, r3
 80023e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80023ea:	edd7 7a07 	vldr	s15, [r7, #28]
 80023ee:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80023f2:	ee16 0a90 	vmov	r0, s13
 80023f6:	f7fe f8a7 	bl	8000548 <__aeabi_f2d>
 80023fa:	a349      	add	r3, pc, #292	; (adr r3, 8002520 <icm20601_read_data+0x1a0>)
 80023fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002400:	f7fe f8fa 	bl	80005f8 <__aeabi_dmul>
 8002404:	4603      	mov	r3, r0
 8002406:	460c      	mov	r4, r1
 8002408:	4619      	mov	r1, r3
 800240a:	4622      	mov	r2, r4
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	1d1c      	adds	r4, r3, #4
 8002410:	4608      	mov	r0, r1
 8002412:	4611      	mov	r1, r2
 8002414:	f7fe fbc8 	bl	8000ba8 <__aeabi_d2f>
 8002418:	4603      	mov	r3, r0
 800241a:	6023      	str	r3, [r4, #0]
    buf[2]  = ((float) accel_raw[1]) / accel_sensitivity * 9.81;
 800241c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002420:	ee07 3a90 	vmov	s15, r3
 8002424:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002428:	edd7 7a07 	vldr	s15, [r7, #28]
 800242c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002430:	ee16 0a90 	vmov	r0, s13
 8002434:	f7fe f888 	bl	8000548 <__aeabi_f2d>
 8002438:	a339      	add	r3, pc, #228	; (adr r3, 8002520 <icm20601_read_data+0x1a0>)
 800243a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800243e:	f7fe f8db 	bl	80005f8 <__aeabi_dmul>
 8002442:	4603      	mov	r3, r0
 8002444:	460c      	mov	r4, r1
 8002446:	4619      	mov	r1, r3
 8002448:	4622      	mov	r2, r4
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	f103 0408 	add.w	r4, r3, #8
 8002450:	4608      	mov	r0, r1
 8002452:	4611      	mov	r1, r2
 8002454:	f7fe fba8 	bl	8000ba8 <__aeabi_d2f>
 8002458:	4603      	mov	r3, r0
 800245a:	6023      	str	r3, [r4, #0]
    buf[3]  = ((float) accel_raw[2]) / accel_sensitivity * 9.81 ;
 800245c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002460:	ee07 3a90 	vmov	s15, r3
 8002464:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002468:	edd7 7a07 	vldr	s15, [r7, #28]
 800246c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002470:	ee16 0a90 	vmov	r0, s13
 8002474:	f7fe f868 	bl	8000548 <__aeabi_f2d>
 8002478:	a329      	add	r3, pc, #164	; (adr r3, 8002520 <icm20601_read_data+0x1a0>)
 800247a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800247e:	f7fe f8bb 	bl	80005f8 <__aeabi_dmul>
 8002482:	4603      	mov	r3, r0
 8002484:	460c      	mov	r4, r1
 8002486:	4619      	mov	r1, r3
 8002488:	4622      	mov	r2, r4
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	f103 040c 	add.w	r4, r3, #12
 8002490:	4608      	mov	r0, r1
 8002492:	4611      	mov	r1, r2
 8002494:	f7fe fb88 	bl	8000ba8 <__aeabi_d2f>
 8002498:	4603      	mov	r3, r0
 800249a:	6023      	str	r3, [r4, #0]

	float gyro_sensitivity;
	int16_t gyro_raw[3] = { 0 };
 800249c:	f107 0308 	add.w	r3, r7, #8
 80024a0:	2200      	movs	r2, #0
 80024a2:	601a      	str	r2, [r3, #0]
 80024a4:	809a      	strh	r2, [r3, #4]

	gyro_sensitivity = _get_gyro_sensitivity(dev->accel_g);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	7b5b      	ldrb	r3, [r3, #13]
 80024aa:	4618      	mov	r0, r3
 80024ac:	f7ff fd2e 	bl	8001f0c <_get_gyro_sensitivity>
 80024b0:	ed87 0a06 	vstr	s0, [r7, #24]

  	icm20601_read_gyro_raw(dev, gyro_raw);
 80024b4:	f107 0308 	add.w	r3, r7, #8
 80024b8:	4619      	mov	r1, r3
 80024ba:	6878      	ldr	r0, [r7, #4]
 80024bc:	f7ff fedc 	bl	8002278 <icm20601_read_gyro_raw>

    buf[4] = ((float) gyro_raw[0]) / gyro_sensitivity;
 80024c0:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80024c4:	ee07 3a90 	vmov	s15, r3
 80024c8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	3310      	adds	r3, #16
 80024d0:	ed97 7a06 	vldr	s14, [r7, #24]
 80024d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024d8:	edc3 7a00 	vstr	s15, [r3]
    buf[5]  = ((float) gyro_raw[1]) / gyro_sensitivity;
 80024dc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80024e0:	ee07 3a90 	vmov	s15, r3
 80024e4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	3314      	adds	r3, #20
 80024ec:	ed97 7a06 	vldr	s14, [r7, #24]
 80024f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024f4:	edc3 7a00 	vstr	s15, [r3]
    buf[6]  = ((float) gyro_raw[2]) / gyro_sensitivity;
 80024f8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80024fc:	ee07 3a90 	vmov	s15, r3
 8002500:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	3318      	adds	r3, #24
 8002508:	ed97 7a06 	vldr	s14, [r7, #24]
 800250c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002510:	edc3 7a00 	vstr	s15, [r3]
}
 8002514:	bf00      	nop
 8002516:	3724      	adds	r7, #36	; 0x24
 8002518:	46bd      	mov	sp, r7
 800251a:	bd90      	pop	{r4, r7, pc}
 800251c:	f3af 8000 	nop.w
 8002520:	51eb851f 	.word	0x51eb851f
 8002524:	40239eb8 	.word	0x40239eb8
 8002528:	200000f4 	.word	0x200000f4

0800252c <toggle>:
 *      Author: linus
 */

#include "devices/LED.h"

void toggle(struct LED_dev * ctrl){
 800252c:	b580      	push	{r7, lr}
 800252e:	b082      	sub	sp, #8
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(ctrl->LED_port, ctrl->LED_pin);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681a      	ldr	r2, [r3, #0]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	889b      	ldrh	r3, [r3, #4]
 800253c:	4619      	mov	r1, r3
 800253e:	4610      	mov	r0, r2
 8002540:	f001 fa75 	bl	8003a2e <HAL_GPIO_TogglePin>
}
 8002544:	bf00      	nop
 8002546:	3708      	adds	r7, #8
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}

0800254c <turn_on>:

void turn_on(struct LED_dev * ctrl){
 800254c:	b580      	push	{r7, lr}
 800254e:	b082      	sub	sp, #8
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ctrl->LED_port, ctrl->LED_pin, GPIO_PIN_SET);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6818      	ldr	r0, [r3, #0]
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	889b      	ldrh	r3, [r3, #4]
 800255c:	2201      	movs	r2, #1
 800255e:	4619      	mov	r1, r3
 8002560:	f001 fa4c 	bl	80039fc <HAL_GPIO_WritePin>
}
 8002564:	bf00      	nop
 8002566:	3708      	adds	r7, #8
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}

0800256c <turn_off>:

void turn_off(struct LED_dev * ctrl){
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ctrl->LED_port, ctrl->LED_pin, GPIO_PIN_RESET);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6818      	ldr	r0, [r3, #0]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	889b      	ldrh	r3, [r3, #4]
 800257c:	2200      	movs	r2, #0
 800257e:	4619      	mov	r1, r3
 8002580:	f001 fa3c 	bl	80039fc <HAL_GPIO_WritePin>
}
 8002584:	bf00      	nop
 8002586:	3708      	adds	r7, #8
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}

0800258c <ms5607_init>:

#include <devices/MS5607.h>


uint8_t ms5607_init(struct ms5607_dev * dev)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b088      	sub	sp, #32
 8002590:	af02      	add	r7, sp, #8
 8002592:	6078      	str	r0, [r7, #4]
	if (HAL_I2C_GetState(dev->i2c_bus) != HAL_I2C_STATE_READY)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	4618      	mov	r0, r3
 800259a:	f001 ffed 	bl	8004578 <HAL_I2C_GetState>
 800259e:	4603      	mov	r3, r0
 80025a0:	2b20      	cmp	r3, #32
 80025a2:	d003      	beq.n	80025ac <ms5607_init+0x20>
	{
		printf("i2c not ready!\n");
 80025a4:	484a      	ldr	r0, [pc, #296]	; (80026d0 <ms5607_init+0x144>)
 80025a6:	f005 fb93 	bl	8007cd0 <puts>
 80025aa:	e002      	b.n	80025b2 <ms5607_init+0x26>
	} else {
		printf("i2c is ready!\n");
 80025ac:	4849      	ldr	r0, [pc, #292]	; (80026d4 <ms5607_init+0x148>)
 80025ae:	f005 fb8f 	bl	8007cd0 <puts>
	}
	HAL_StatusTypeDef _ret;
	_ret = HAL_I2C_IsDeviceReady(dev->i2c_bus, dev->addr, 10, dev->addr);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6858      	ldr	r0, [r3, #4]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	781b      	ldrb	r3, [r3, #0]
 80025ba:	b299      	uxth	r1, r3
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	781b      	ldrb	r3, [r3, #0]
 80025c0:	220a      	movs	r2, #10
 80025c2:	f001 feab 	bl	800431c <HAL_I2C_IsDeviceReady>
 80025c6:	4603      	mov	r3, r0
 80025c8:	74fb      	strb	r3, [r7, #19]
	if ( _ret != HAL_OK )
 80025ca:	7cfb      	ldrb	r3, [r7, #19]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d009      	beq.n	80025e4 <ms5607_init+0x58>
	{
		printf("BARO setup fail\n");
 80025d0:	4841      	ldr	r0, [pc, #260]	; (80026d8 <ms5607_init+0x14c>)
 80025d2:	f005 fb7d 	bl	8007cd0 <puts>
		printf("Errorcode: %d\n", _ret);
 80025d6:	7cfb      	ldrb	r3, [r7, #19]
 80025d8:	4619      	mov	r1, r3
 80025da:	4840      	ldr	r0, [pc, #256]	; (80026dc <ms5607_init+0x150>)
 80025dc:	f005 fb04 	bl	8007be8 <iprintf>
		return 0;
 80025e0:	2300      	movs	r3, #0
 80025e2:	e070      	b.n	80026c6 <ms5607_init+0x13a>

	//get factory calibration data
	//reset (advised in datasheet)

	uint8_t reset_code[1];
	reset_code[0] = 0x1E;
 80025e4:	231e      	movs	r3, #30
 80025e6:	743b      	strb	r3, [r7, #16]
	_ret = HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, reset_code, 1, dev->delay);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6858      	ldr	r0, [r3, #4]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	b299      	uxth	r1, r3
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	7a1b      	ldrb	r3, [r3, #8]
 80025f6:	f107 0210 	add.w	r2, r7, #16
 80025fa:	9300      	str	r3, [sp, #0]
 80025fc:	2301      	movs	r3, #1
 80025fe:	f001 fb69 	bl	8003cd4 <HAL_I2C_Master_Transmit>
 8002602:	4603      	mov	r3, r0
 8002604:	74fb      	strb	r3, [r7, #19]

	HAL_Delay(100);
 8002606:	2064      	movs	r0, #100	; 0x64
 8002608:	f000 fcf4 	bl	8002ff4 <HAL_Delay>

	//get each calibration value (c1 - c6 in datasheet)
	uint8_t get_add;
	uint8_t buf[2];

	for(int i = 1; i < 7; i++){
 800260c:	2301      	movs	r3, #1
 800260e:	617b      	str	r3, [r7, #20]
 8002610:	e043      	b.n	800269a <ms5607_init+0x10e>

		//standard commands (see datasheet)
		get_add = 0b10100000;
 8002612:	23a0      	movs	r3, #160	; 0xa0
 8002614:	73fb      	strb	r3, [r7, #15]
		get_add = get_add + 2*i;
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	b2db      	uxtb	r3, r3
 800261a:	005b      	lsls	r3, r3, #1
 800261c:	b2da      	uxtb	r2, r3
 800261e:	7bfb      	ldrb	r3, [r7, #15]
 8002620:	4413      	add	r3, r2
 8002622:	b2db      	uxtb	r3, r3
 8002624:	73fb      	strb	r3, [r7, #15]

		_ret = HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, &get_add, 1, dev->delay);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6858      	ldr	r0, [r3, #4]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	781b      	ldrb	r3, [r3, #0]
 800262e:	b299      	uxth	r1, r3
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	7a1b      	ldrb	r3, [r3, #8]
 8002634:	f107 020f 	add.w	r2, r7, #15
 8002638:	9300      	str	r3, [sp, #0]
 800263a:	2301      	movs	r3, #1
 800263c:	f001 fb4a 	bl	8003cd4 <HAL_I2C_Master_Transmit>
 8002640:	4603      	mov	r3, r0
 8002642:	74fb      	strb	r3, [r7, #19]
		HAL_Delay(15);
 8002644:	200f      	movs	r0, #15
 8002646:	f000 fcd5 	bl	8002ff4 <HAL_Delay>
		_ret = HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, buf, 2, dev->delay);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6858      	ldr	r0, [r3, #4]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	781b      	ldrb	r3, [r3, #0]
 8002652:	b299      	uxth	r1, r3
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	7a1b      	ldrb	r3, [r3, #8]
 8002658:	f107 020c 	add.w	r2, r7, #12
 800265c:	9300      	str	r3, [sp, #0]
 800265e:	2302      	movs	r3, #2
 8002660:	f001 fc36 	bl	8003ed0 <HAL_I2C_Master_Receive>
 8002664:	4603      	mov	r3, r0
 8002666:	74fb      	strb	r3, [r7, #19]
		dev->cal[i-1] = (uint16_t)(buf[0] << 8) | buf[1];
 8002668:	7b3b      	ldrb	r3, [r7, #12]
 800266a:	b29b      	uxth	r3, r3
 800266c:	021b      	lsls	r3, r3, #8
 800266e:	b299      	uxth	r1, r3
 8002670:	7b7b      	ldrb	r3, [r7, #13]
 8002672:	b29a      	uxth	r2, r3
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	3b01      	subs	r3, #1
 8002678:	430a      	orrs	r2, r1
 800267a:	b291      	uxth	r1, r2
 800267c:	687a      	ldr	r2, [r7, #4]
 800267e:	3304      	adds	r3, #4
 8002680:	005b      	lsls	r3, r3, #1
 8002682:	4413      	add	r3, r2
 8002684:	460a      	mov	r2, r1
 8002686:	805a      	strh	r2, [r3, #2]

		if ( _ret != HAL_OK )
 8002688:	7cfb      	ldrb	r3, [r7, #19]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d002      	beq.n	8002694 <ms5607_init+0x108>
			{
				printf("MS5607 cal read fail\n");
 800268e:	4814      	ldr	r0, [pc, #80]	; (80026e0 <ms5607_init+0x154>)
 8002690:	f005 fb1e 	bl	8007cd0 <puts>
	for(int i = 1; i < 7; i++){
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	3301      	adds	r3, #1
 8002698:	617b      	str	r3, [r7, #20]
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	2b06      	cmp	r3, #6
 800269e:	ddb8      	ble.n	8002612 <ms5607_init+0x86>
			}
	}


	printf("BARO setup success\n");
 80026a0:	4810      	ldr	r0, [pc, #64]	; (80026e4 <ms5607_init+0x158>)
 80026a2:	f005 fb15 	bl	8007cd0 <puts>

	buf[0] = 0x44;
 80026a6:	2344      	movs	r3, #68	; 0x44
 80026a8:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, buf, 1, dev->delay);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6858      	ldr	r0, [r3, #4]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	781b      	ldrb	r3, [r3, #0]
 80026b2:	b299      	uxth	r1, r3
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	7a1b      	ldrb	r3, [r3, #8]
 80026b8:	f107 020c 	add.w	r2, r7, #12
 80026bc:	9300      	str	r3, [sp, #0]
 80026be:	2301      	movs	r3, #1
 80026c0:	f001 fb08 	bl	8003cd4 <HAL_I2C_Master_Transmit>
	// need to wait 3 ms
	return 1;
 80026c4:	2301      	movs	r3, #1
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3718      	adds	r7, #24
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	08009b90 	.word	0x08009b90
 80026d4:	08009ba0 	.word	0x08009ba0
 80026d8:	08009bb0 	.word	0x08009bb0
 80026dc:	08009bc0 	.word	0x08009bc0
 80026e0:	08009bd0 	.word	0x08009bd0
 80026e4:	08009be8 	.word	0x08009be8

080026e8 <ms5607_prep_pressure>:

void ms5607_prep_pressure(struct ms5607_dev * dev, uint8_t * dat)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b086      	sub	sp, #24
 80026ec:	af02      	add	r7, sp, #8
 80026ee:	6078      	str	r0, [r7, #4]
 80026f0:	6039      	str	r1, [r7, #0]
	uint8_t buf[3];
	buf[0] = 0x00;
 80026f2:	2300      	movs	r3, #0
 80026f4:	733b      	strb	r3, [r7, #12]

	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, buf, 1, dev->delay);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6858      	ldr	r0, [r3, #4]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	781b      	ldrb	r3, [r3, #0]
 80026fe:	b299      	uxth	r1, r3
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	7a1b      	ldrb	r3, [r3, #8]
 8002704:	f107 020c 	add.w	r2, r7, #12
 8002708:	9300      	str	r3, [sp, #0]
 800270a:	2301      	movs	r3, #1
 800270c:	f001 fae2 	bl	8003cd4 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, buf, 3, dev->delay);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6858      	ldr	r0, [r3, #4]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	781b      	ldrb	r3, [r3, #0]
 8002718:	b299      	uxth	r1, r3
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	7a1b      	ldrb	r3, [r3, #8]
 800271e:	f107 020c 	add.w	r2, r7, #12
 8002722:	9300      	str	r3, [sp, #0]
 8002724:	2303      	movs	r3, #3
 8002726:	f001 fbd3 	bl	8003ed0 <HAL_I2C_Master_Receive>

	dev->D1 = (uint32_t)(buf[0] << 16) | (uint32_t)(buf[1] << 8) | (uint32_t)buf[2];
 800272a:	7b3b      	ldrb	r3, [r7, #12]
 800272c:	041b      	lsls	r3, r3, #16
 800272e:	461a      	mov	r2, r3
 8002730:	7b7b      	ldrb	r3, [r7, #13]
 8002732:	021b      	lsls	r3, r3, #8
 8002734:	4313      	orrs	r3, r2
 8002736:	7bba      	ldrb	r2, [r7, #14]
 8002738:	431a      	orrs	r2, r3
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	619a      	str	r2, [r3, #24]
	dat[0] = buf[0];
 800273e:	7b3a      	ldrb	r2, [r7, #12]
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	701a      	strb	r2, [r3, #0]
	dat[1] = buf[1];
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	3301      	adds	r3, #1
 8002748:	7b7a      	ldrb	r2, [r7, #13]
 800274a:	701a      	strb	r2, [r3, #0]
	dat[2] = buf[2];
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	3302      	adds	r3, #2
 8002750:	7bba      	ldrb	r2, [r7, #14]
 8002752:	701a      	strb	r2, [r3, #0]

	buf[0] = 0x54;
 8002754:	2354      	movs	r3, #84	; 0x54
 8002756:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, buf, 1, dev->delay);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6858      	ldr	r0, [r3, #4]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	781b      	ldrb	r3, [r3, #0]
 8002760:	b299      	uxth	r1, r3
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	7a1b      	ldrb	r3, [r3, #8]
 8002766:	f107 020c 	add.w	r2, r7, #12
 800276a:	9300      	str	r3, [sp, #0]
 800276c:	2301      	movs	r3, #1
 800276e:	f001 fab1 	bl	8003cd4 <HAL_I2C_Master_Transmit>
	// need to wait 3 ms
}
 8002772:	bf00      	nop
 8002774:	3710      	adds	r7, #16
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}

0800277a <ms5607_read_pressure>:

void ms5607_read_pressure(struct ms5607_dev * dev, uint8_t * dat)
{
 800277a:	b580      	push	{r7, lr}
 800277c:	b086      	sub	sp, #24
 800277e:	af02      	add	r7, sp, #8
 8002780:	6078      	str	r0, [r7, #4]
 8002782:	6039      	str	r1, [r7, #0]
	uint8_t buf[3];
	buf[0] = 0x00;
 8002784:	2300      	movs	r3, #0
 8002786:	733b      	strb	r3, [r7, #12]

	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, buf, 1, dev->delay);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6858      	ldr	r0, [r3, #4]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	781b      	ldrb	r3, [r3, #0]
 8002790:	b299      	uxth	r1, r3
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	7a1b      	ldrb	r3, [r3, #8]
 8002796:	f107 020c 	add.w	r2, r7, #12
 800279a:	9300      	str	r3, [sp, #0]
 800279c:	2301      	movs	r3, #1
 800279e:	f001 fa99 	bl	8003cd4 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, buf, 3, dev->delay);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6858      	ldr	r0, [r3, #4]
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	781b      	ldrb	r3, [r3, #0]
 80027aa:	b299      	uxth	r1, r3
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	7a1b      	ldrb	r3, [r3, #8]
 80027b0:	f107 020c 	add.w	r2, r7, #12
 80027b4:	9300      	str	r3, [sp, #0]
 80027b6:	2303      	movs	r3, #3
 80027b8:	f001 fb8a 	bl	8003ed0 <HAL_I2C_Master_Receive>

	dev->D2 = (uint32_t)(buf[0] << 16) | (uint32_t)(buf[1] << 8) | (uint32_t)buf[2];
 80027bc:	7b3b      	ldrb	r3, [r7, #12]
 80027be:	041b      	lsls	r3, r3, #16
 80027c0:	461a      	mov	r2, r3
 80027c2:	7b7b      	ldrb	r3, [r7, #13]
 80027c4:	021b      	lsls	r3, r3, #8
 80027c6:	4313      	orrs	r3, r2
 80027c8:	7bba      	ldrb	r2, [r7, #14]
 80027ca:	431a      	orrs	r2, r3
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	61da      	str	r2, [r3, #28]
	dat[3] = buf[0];
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	3303      	adds	r3, #3
 80027d4:	7b3a      	ldrb	r2, [r7, #12]
 80027d6:	701a      	strb	r2, [r3, #0]
	dat[4] = buf[1];
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	3304      	adds	r3, #4
 80027dc:	7b7a      	ldrb	r2, [r7, #13]
 80027de:	701a      	strb	r2, [r3, #0]
	dat[5] = buf[2];
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	3305      	adds	r3, #5
 80027e4:	7bba      	ldrb	r2, [r7, #14]
 80027e6:	701a      	strb	r2, [r3, #0]

	buf[0] = 0x44;
 80027e8:	2344      	movs	r3, #68	; 0x44
 80027ea:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, buf, 1, dev->delay);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6858      	ldr	r0, [r3, #4]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	b299      	uxth	r1, r3
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	7a1b      	ldrb	r3, [r3, #8]
 80027fa:	f107 020c 	add.w	r2, r7, #12
 80027fe:	9300      	str	r3, [sp, #0]
 8002800:	2301      	movs	r3, #1
 8002802:	f001 fa67 	bl	8003cd4 <HAL_I2C_Master_Transmit>
	// need to wait 3 ms
}
 8002806:	bf00      	nop
 8002808:	3710      	adds	r7, #16
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
	...

08002810 <ms5607_convert>:

void ms5607_convert(struct ms5607_dev * dev, float * p, float * t)
{
 8002810:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002814:	b092      	sub	sp, #72	; 0x48
 8002816:	af00      	add	r7, sp, #0
 8002818:	60f8      	str	r0, [r7, #12]
 800281a:	60b9      	str	r1, [r7, #8]
 800281c:	607a      	str	r2, [r7, #4]
	//calculate calibration values
	uint16_t c1 = dev->cal[0];
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	895b      	ldrh	r3, [r3, #10]
 8002822:	877b      	strh	r3, [r7, #58]	; 0x3a
	uint16_t c2 = dev->cal[1];
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	899b      	ldrh	r3, [r3, #12]
 8002828:	873b      	strh	r3, [r7, #56]	; 0x38
	uint16_t c3 = dev->cal[2];
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	89db      	ldrh	r3, [r3, #14]
 800282e:	86fb      	strh	r3, [r7, #54]	; 0x36
	uint16_t c4 = dev->cal[3];
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	8a1b      	ldrh	r3, [r3, #16]
 8002834:	86bb      	strh	r3, [r7, #52]	; 0x34
	uint16_t c5 = dev->cal[4];
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	8a5b      	ldrh	r3, [r3, #18]
 800283a:	867b      	strh	r3, [r7, #50]	; 0x32
	uint16_t c6 = dev->cal[5];
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	8a9b      	ldrh	r3, [r3, #20]
 8002840:	863b      	strh	r3, [r7, #48]	; 0x30

	uint32_t D1 = dev->D1;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	699b      	ldr	r3, [r3, #24]
 8002846:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t D2 = dev->D2;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	69db      	ldr	r3, [r3, #28]
 800284c:	62bb      	str	r3, [r7, #40]	; 0x28

	//calculations from datasheet
	float dt = (float)D2 - c5 * 256.0;
 800284e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002850:	ee07 3a90 	vmov	s15, r3
 8002854:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002858:	ee17 0a90 	vmov	r0, s15
 800285c:	f7fd fe74 	bl	8000548 <__aeabi_f2d>
 8002860:	4604      	mov	r4, r0
 8002862:	460d      	mov	r5, r1
 8002864:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002866:	4618      	mov	r0, r3
 8002868:	f7fd fe5c 	bl	8000524 <__aeabi_i2d>
 800286c:	f04f 0200 	mov.w	r2, #0
 8002870:	4bd9      	ldr	r3, [pc, #868]	; (8002bd8 <ms5607_convert+0x3c8>)
 8002872:	f7fd fec1 	bl	80005f8 <__aeabi_dmul>
 8002876:	4602      	mov	r2, r0
 8002878:	460b      	mov	r3, r1
 800287a:	4620      	mov	r0, r4
 800287c:	4629      	mov	r1, r5
 800287e:	f7fd fd03 	bl	8000288 <__aeabi_dsub>
 8002882:	4603      	mov	r3, r0
 8002884:	460c      	mov	r4, r1
 8002886:	4618      	mov	r0, r3
 8002888:	4621      	mov	r1, r4
 800288a:	f7fe f98d 	bl	8000ba8 <__aeabi_d2f>
 800288e:	4603      	mov	r3, r0
 8002890:	627b      	str	r3, [r7, #36]	; 0x24
	float OFF = c2 * pow(2.0, 17) + (c4 * dt)/64.0;
 8002892:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8002894:	4618      	mov	r0, r3
 8002896:	f7fd fe45 	bl	8000524 <__aeabi_i2d>
 800289a:	f04f 0200 	mov.w	r2, #0
 800289e:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 80028a2:	f7fd fea9 	bl	80005f8 <__aeabi_dmul>
 80028a6:	4603      	mov	r3, r0
 80028a8:	460c      	mov	r4, r1
 80028aa:	4625      	mov	r5, r4
 80028ac:	461c      	mov	r4, r3
 80028ae:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80028b0:	ee07 3a90 	vmov	s15, r3
 80028b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80028b8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80028bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028c0:	ee17 0a90 	vmov	r0, s15
 80028c4:	f7fd fe40 	bl	8000548 <__aeabi_f2d>
 80028c8:	f04f 0200 	mov.w	r2, #0
 80028cc:	4bc3      	ldr	r3, [pc, #780]	; (8002bdc <ms5607_convert+0x3cc>)
 80028ce:	f7fd ffbd 	bl	800084c <__aeabi_ddiv>
 80028d2:	4602      	mov	r2, r0
 80028d4:	460b      	mov	r3, r1
 80028d6:	4620      	mov	r0, r4
 80028d8:	4629      	mov	r1, r5
 80028da:	f7fd fcd7 	bl	800028c <__adddf3>
 80028de:	4603      	mov	r3, r0
 80028e0:	460c      	mov	r4, r1
 80028e2:	4618      	mov	r0, r3
 80028e4:	4621      	mov	r1, r4
 80028e6:	f7fe f95f 	bl	8000ba8 <__aeabi_d2f>
 80028ea:	4603      	mov	r3, r0
 80028ec:	623b      	str	r3, [r7, #32]
	float SENS = c1 * pow(2.0, 16) + (c3 * dt)/128.0;
 80028ee:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80028f0:	4618      	mov	r0, r3
 80028f2:	f7fd fe17 	bl	8000524 <__aeabi_i2d>
 80028f6:	f04f 0200 	mov.w	r2, #0
 80028fa:	4bb9      	ldr	r3, [pc, #740]	; (8002be0 <ms5607_convert+0x3d0>)
 80028fc:	f7fd fe7c 	bl	80005f8 <__aeabi_dmul>
 8002900:	4603      	mov	r3, r0
 8002902:	460c      	mov	r4, r1
 8002904:	4625      	mov	r5, r4
 8002906:	461c      	mov	r4, r3
 8002908:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800290a:	ee07 3a90 	vmov	s15, r3
 800290e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002912:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002916:	ee67 7a27 	vmul.f32	s15, s14, s15
 800291a:	ee17 0a90 	vmov	r0, s15
 800291e:	f7fd fe13 	bl	8000548 <__aeabi_f2d>
 8002922:	f04f 0200 	mov.w	r2, #0
 8002926:	4baf      	ldr	r3, [pc, #700]	; (8002be4 <ms5607_convert+0x3d4>)
 8002928:	f7fd ff90 	bl	800084c <__aeabi_ddiv>
 800292c:	4602      	mov	r2, r0
 800292e:	460b      	mov	r3, r1
 8002930:	4620      	mov	r0, r4
 8002932:	4629      	mov	r1, r5
 8002934:	f7fd fcaa 	bl	800028c <__adddf3>
 8002938:	4603      	mov	r3, r0
 800293a:	460c      	mov	r4, r1
 800293c:	4618      	mov	r0, r3
 800293e:	4621      	mov	r1, r4
 8002940:	f7fe f932 	bl	8000ba8 <__aeabi_d2f>
 8002944:	4603      	mov	r3, r0
 8002946:	61fb      	str	r3, [r7, #28]
	float TEMP = 2000.0 + dt * c6/(pow(2.0, 23));
 8002948:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800294a:	ee07 3a90 	vmov	s15, r3
 800294e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002952:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002956:	ee67 7a27 	vmul.f32	s15, s14, s15
 800295a:	ee17 0a90 	vmov	r0, s15
 800295e:	f7fd fdf3 	bl	8000548 <__aeabi_f2d>
 8002962:	f04f 0200 	mov.w	r2, #0
 8002966:	4ba0      	ldr	r3, [pc, #640]	; (8002be8 <ms5607_convert+0x3d8>)
 8002968:	f7fd ff70 	bl	800084c <__aeabi_ddiv>
 800296c:	4603      	mov	r3, r0
 800296e:	460c      	mov	r4, r1
 8002970:	4618      	mov	r0, r3
 8002972:	4621      	mov	r1, r4
 8002974:	f04f 0200 	mov.w	r2, #0
 8002978:	4b9c      	ldr	r3, [pc, #624]	; (8002bec <ms5607_convert+0x3dc>)
 800297a:	f7fd fc87 	bl	800028c <__adddf3>
 800297e:	4603      	mov	r3, r0
 8002980:	460c      	mov	r4, r1
 8002982:	4618      	mov	r0, r3
 8002984:	4621      	mov	r1, r4
 8002986:	f7fe f90f 	bl	8000ba8 <__aeabi_d2f>
 800298a:	4603      	mov	r3, r0
 800298c:	61bb      	str	r3, [r7, #24]
	float pressure = ((float)D1 * SENS/(pow(2.0, 21)) - OFF)/(pow(2.0, 15));
 800298e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002990:	ee07 3a90 	vmov	s15, r3
 8002994:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002998:	edd7 7a07 	vldr	s15, [r7, #28]
 800299c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029a0:	ee17 0a90 	vmov	r0, s15
 80029a4:	f7fd fdd0 	bl	8000548 <__aeabi_f2d>
 80029a8:	f04f 0200 	mov.w	r2, #0
 80029ac:	4b90      	ldr	r3, [pc, #576]	; (8002bf0 <ms5607_convert+0x3e0>)
 80029ae:	f7fd ff4d 	bl	800084c <__aeabi_ddiv>
 80029b2:	4603      	mov	r3, r0
 80029b4:	460c      	mov	r4, r1
 80029b6:	4625      	mov	r5, r4
 80029b8:	461c      	mov	r4, r3
 80029ba:	6a38      	ldr	r0, [r7, #32]
 80029bc:	f7fd fdc4 	bl	8000548 <__aeabi_f2d>
 80029c0:	4602      	mov	r2, r0
 80029c2:	460b      	mov	r3, r1
 80029c4:	4620      	mov	r0, r4
 80029c6:	4629      	mov	r1, r5
 80029c8:	f7fd fc5e 	bl	8000288 <__aeabi_dsub>
 80029cc:	4603      	mov	r3, r0
 80029ce:	460c      	mov	r4, r1
 80029d0:	4618      	mov	r0, r3
 80029d2:	4621      	mov	r1, r4
 80029d4:	f04f 0200 	mov.w	r2, #0
 80029d8:	4b86      	ldr	r3, [pc, #536]	; (8002bf4 <ms5607_convert+0x3e4>)
 80029da:	f7fd ff37 	bl	800084c <__aeabi_ddiv>
 80029de:	4603      	mov	r3, r0
 80029e0:	460c      	mov	r4, r1
 80029e2:	4618      	mov	r0, r3
 80029e4:	4621      	mov	r1, r4
 80029e6:	f7fe f8df 	bl	8000ba8 <__aeabi_d2f>
 80029ea:	4603      	mov	r3, r0
 80029ec:	617b      	str	r3, [r7, #20]

	float T2 = 0., OFF2 = 0., SENS2 = 0.;
 80029ee:	f04f 0300 	mov.w	r3, #0
 80029f2:	647b      	str	r3, [r7, #68]	; 0x44
 80029f4:	f04f 0300 	mov.w	r3, #0
 80029f8:	643b      	str	r3, [r7, #64]	; 0x40
 80029fa:	f04f 0300 	mov.w	r3, #0
 80029fe:	63fb      	str	r3, [r7, #60]	; 0x3c
	if(TEMP < 2000)
 8002a00:	edd7 7a06 	vldr	s15, [r7, #24]
 8002a04:	ed9f 7a7c 	vldr	s14, [pc, #496]	; 8002bf8 <ms5607_convert+0x3e8>
 8002a08:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a10:	f140 8104 	bpl.w	8002c1c <ms5607_convert+0x40c>
	{
	  T2 = dt * dt / pow(2.0,31);
 8002a14:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002a18:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002a1c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a20:	eddf 6a76 	vldr	s13, [pc, #472]	; 8002bfc <ms5607_convert+0x3ec>
 8002a24:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a28:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
	  OFF2 = 61.0 * (TEMP - 2000.0) * (TEMP - 2000.0)/pow(2.0,4);
 8002a2c:	69b8      	ldr	r0, [r7, #24]
 8002a2e:	f7fd fd8b 	bl	8000548 <__aeabi_f2d>
 8002a32:	f04f 0200 	mov.w	r2, #0
 8002a36:	4b6d      	ldr	r3, [pc, #436]	; (8002bec <ms5607_convert+0x3dc>)
 8002a38:	f7fd fc26 	bl	8000288 <__aeabi_dsub>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	460c      	mov	r4, r1
 8002a40:	4618      	mov	r0, r3
 8002a42:	4621      	mov	r1, r4
 8002a44:	f04f 0200 	mov.w	r2, #0
 8002a48:	4b6d      	ldr	r3, [pc, #436]	; (8002c00 <ms5607_convert+0x3f0>)
 8002a4a:	f7fd fdd5 	bl	80005f8 <__aeabi_dmul>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	460c      	mov	r4, r1
 8002a52:	4625      	mov	r5, r4
 8002a54:	461c      	mov	r4, r3
 8002a56:	69b8      	ldr	r0, [r7, #24]
 8002a58:	f7fd fd76 	bl	8000548 <__aeabi_f2d>
 8002a5c:	f04f 0200 	mov.w	r2, #0
 8002a60:	4b62      	ldr	r3, [pc, #392]	; (8002bec <ms5607_convert+0x3dc>)
 8002a62:	f7fd fc11 	bl	8000288 <__aeabi_dsub>
 8002a66:	4602      	mov	r2, r0
 8002a68:	460b      	mov	r3, r1
 8002a6a:	4620      	mov	r0, r4
 8002a6c:	4629      	mov	r1, r5
 8002a6e:	f7fd fdc3 	bl	80005f8 <__aeabi_dmul>
 8002a72:	4603      	mov	r3, r0
 8002a74:	460c      	mov	r4, r1
 8002a76:	4618      	mov	r0, r3
 8002a78:	4621      	mov	r1, r4
 8002a7a:	f04f 0200 	mov.w	r2, #0
 8002a7e:	4b61      	ldr	r3, [pc, #388]	; (8002c04 <ms5607_convert+0x3f4>)
 8002a80:	f7fd fee4 	bl	800084c <__aeabi_ddiv>
 8002a84:	4603      	mov	r3, r0
 8002a86:	460c      	mov	r4, r1
 8002a88:	4618      	mov	r0, r3
 8002a8a:	4621      	mov	r1, r4
 8002a8c:	f7fe f88c 	bl	8000ba8 <__aeabi_d2f>
 8002a90:	4603      	mov	r3, r0
 8002a92:	643b      	str	r3, [r7, #64]	; 0x40
	  SENS2 = 2.0 * (TEMP - 2000.0) * (TEMP - 2000.0);
 8002a94:	69b8      	ldr	r0, [r7, #24]
 8002a96:	f7fd fd57 	bl	8000548 <__aeabi_f2d>
 8002a9a:	f04f 0200 	mov.w	r2, #0
 8002a9e:	4b53      	ldr	r3, [pc, #332]	; (8002bec <ms5607_convert+0x3dc>)
 8002aa0:	f7fd fbf2 	bl	8000288 <__aeabi_dsub>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	460c      	mov	r4, r1
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	4621      	mov	r1, r4
 8002aac:	4602      	mov	r2, r0
 8002aae:	460b      	mov	r3, r1
 8002ab0:	f7fd fbec 	bl	800028c <__adddf3>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	460c      	mov	r4, r1
 8002ab8:	4625      	mov	r5, r4
 8002aba:	461c      	mov	r4, r3
 8002abc:	69b8      	ldr	r0, [r7, #24]
 8002abe:	f7fd fd43 	bl	8000548 <__aeabi_f2d>
 8002ac2:	f04f 0200 	mov.w	r2, #0
 8002ac6:	4b49      	ldr	r3, [pc, #292]	; (8002bec <ms5607_convert+0x3dc>)
 8002ac8:	f7fd fbde 	bl	8000288 <__aeabi_dsub>
 8002acc:	4602      	mov	r2, r0
 8002ace:	460b      	mov	r3, r1
 8002ad0:	4620      	mov	r0, r4
 8002ad2:	4629      	mov	r1, r5
 8002ad4:	f7fd fd90 	bl	80005f8 <__aeabi_dmul>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	460c      	mov	r4, r1
 8002adc:	4618      	mov	r0, r3
 8002ade:	4621      	mov	r1, r4
 8002ae0:	f7fe f862 	bl	8000ba8 <__aeabi_d2f>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	63fb      	str	r3, [r7, #60]	; 0x3c
	  if(TEMP < -1500)
 8002ae8:	edd7 7a06 	vldr	s15, [r7, #24]
 8002aec:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8002c08 <ms5607_convert+0x3f8>
 8002af0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002af4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002af8:	f140 8090 	bpl.w	8002c1c <ms5607_convert+0x40c>
	  {
	    OFF2 += 15.0 * (TEMP + 1500)*(TEMP + 1500.0);
 8002afc:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8002afe:	f7fd fd23 	bl	8000548 <__aeabi_f2d>
 8002b02:	4604      	mov	r4, r0
 8002b04:	460d      	mov	r5, r1
 8002b06:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b0a:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8002c0c <ms5607_convert+0x3fc>
 8002b0e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002b12:	ee17 0a90 	vmov	r0, s15
 8002b16:	f7fd fd17 	bl	8000548 <__aeabi_f2d>
 8002b1a:	f04f 0200 	mov.w	r2, #0
 8002b1e:	4b3c      	ldr	r3, [pc, #240]	; (8002c10 <ms5607_convert+0x400>)
 8002b20:	f7fd fd6a 	bl	80005f8 <__aeabi_dmul>
 8002b24:	4602      	mov	r2, r0
 8002b26:	460b      	mov	r3, r1
 8002b28:	4690      	mov	r8, r2
 8002b2a:	4699      	mov	r9, r3
 8002b2c:	69b8      	ldr	r0, [r7, #24]
 8002b2e:	f7fd fd0b 	bl	8000548 <__aeabi_f2d>
 8002b32:	a327      	add	r3, pc, #156	; (adr r3, 8002bd0 <ms5607_convert+0x3c0>)
 8002b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b38:	f7fd fba8 	bl	800028c <__adddf3>
 8002b3c:	4602      	mov	r2, r0
 8002b3e:	460b      	mov	r3, r1
 8002b40:	4640      	mov	r0, r8
 8002b42:	4649      	mov	r1, r9
 8002b44:	f7fd fd58 	bl	80005f8 <__aeabi_dmul>
 8002b48:	4602      	mov	r2, r0
 8002b4a:	460b      	mov	r3, r1
 8002b4c:	4620      	mov	r0, r4
 8002b4e:	4629      	mov	r1, r5
 8002b50:	f7fd fb9c 	bl	800028c <__adddf3>
 8002b54:	4603      	mov	r3, r0
 8002b56:	460c      	mov	r4, r1
 8002b58:	4618      	mov	r0, r3
 8002b5a:	4621      	mov	r1, r4
 8002b5c:	f7fe f824 	bl	8000ba8 <__aeabi_d2f>
 8002b60:	4603      	mov	r3, r0
 8002b62:	643b      	str	r3, [r7, #64]	; 0x40
	    SENS2 += 8.0 * (TEMP + 1500)*(TEMP + 1500.0);
 8002b64:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002b66:	f7fd fcef 	bl	8000548 <__aeabi_f2d>
 8002b6a:	4604      	mov	r4, r0
 8002b6c:	460d      	mov	r5, r1
 8002b6e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b72:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8002c0c <ms5607_convert+0x3fc>
 8002b76:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002b7a:	ee17 0a90 	vmov	r0, s15
 8002b7e:	f7fd fce3 	bl	8000548 <__aeabi_f2d>
 8002b82:	f04f 0200 	mov.w	r2, #0
 8002b86:	4b23      	ldr	r3, [pc, #140]	; (8002c14 <ms5607_convert+0x404>)
 8002b88:	f7fd fd36 	bl	80005f8 <__aeabi_dmul>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	460b      	mov	r3, r1
 8002b90:	4690      	mov	r8, r2
 8002b92:	4699      	mov	r9, r3
 8002b94:	69b8      	ldr	r0, [r7, #24]
 8002b96:	f7fd fcd7 	bl	8000548 <__aeabi_f2d>
 8002b9a:	a30d      	add	r3, pc, #52	; (adr r3, 8002bd0 <ms5607_convert+0x3c0>)
 8002b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ba0:	f7fd fb74 	bl	800028c <__adddf3>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	460b      	mov	r3, r1
 8002ba8:	4640      	mov	r0, r8
 8002baa:	4649      	mov	r1, r9
 8002bac:	f7fd fd24 	bl	80005f8 <__aeabi_dmul>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	460b      	mov	r3, r1
 8002bb4:	4620      	mov	r0, r4
 8002bb6:	4629      	mov	r1, r5
 8002bb8:	f7fd fb68 	bl	800028c <__adddf3>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	460c      	mov	r4, r1
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	4621      	mov	r1, r4
 8002bc4:	f7fd fff0 	bl	8000ba8 <__aeabi_d2f>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002bcc:	e026      	b.n	8002c1c <ms5607_convert+0x40c>
 8002bce:	bf00      	nop
 8002bd0:	00000000 	.word	0x00000000
 8002bd4:	40977000 	.word	0x40977000
 8002bd8:	40700000 	.word	0x40700000
 8002bdc:	40500000 	.word	0x40500000
 8002be0:	40f00000 	.word	0x40f00000
 8002be4:	40600000 	.word	0x40600000
 8002be8:	41600000 	.word	0x41600000
 8002bec:	409f4000 	.word	0x409f4000
 8002bf0:	41400000 	.word	0x41400000
 8002bf4:	40e00000 	.word	0x40e00000
 8002bf8:	44fa0000 	.word	0x44fa0000
 8002bfc:	4f000000 	.word	0x4f000000
 8002c00:	404e8000 	.word	0x404e8000
 8002c04:	40300000 	.word	0x40300000
 8002c08:	c4bb8000 	.word	0xc4bb8000
 8002c0c:	44bb8000 	.word	0x44bb8000
 8002c10:	402e0000 	.word	0x402e0000
 8002c14:	40200000 	.word	0x40200000
 8002c18:	42c80000 	.word	0x42c80000
	  }
	}

	TEMP-=T2;
 8002c1c:	ed97 7a06 	vldr	s14, [r7, #24]
 8002c20:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002c24:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c28:	edc7 7a06 	vstr	s15, [r7, #24]
	OFF-=OFF2;
 8002c2c:	ed97 7a08 	vldr	s14, [r7, #32]
 8002c30:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8002c34:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c38:	edc7 7a08 	vstr	s15, [r7, #32]
	SENS-=SENS2;
 8002c3c:	ed97 7a07 	vldr	s14, [r7, #28]
 8002c40:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002c44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c48:	edc7 7a07 	vstr	s15, [r7, #28]
	TEMP/=100;
 8002c4c:	ed97 7a06 	vldr	s14, [r7, #24]
 8002c50:	ed5f 6a0f 	vldr	s13, [pc, #-60]	; 8002c18 <ms5607_convert+0x408>
 8002c54:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002c58:	edc7 7a06 	vstr	s15, [r7, #24]
	pressure=(((float)(D1*SENS)/pow(2,21)-OFF)/pow(2,15));
 8002c5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c5e:	ee07 3a90 	vmov	s15, r3
 8002c62:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002c66:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c6e:	ee17 0a90 	vmov	r0, s15
 8002c72:	f7fd fc69 	bl	8000548 <__aeabi_f2d>
 8002c76:	f04f 0200 	mov.w	r2, #0
 8002c7a:	4b16      	ldr	r3, [pc, #88]	; (8002cd4 <ms5607_convert+0x4c4>)
 8002c7c:	f7fd fde6 	bl	800084c <__aeabi_ddiv>
 8002c80:	4603      	mov	r3, r0
 8002c82:	460c      	mov	r4, r1
 8002c84:	4625      	mov	r5, r4
 8002c86:	461c      	mov	r4, r3
 8002c88:	6a38      	ldr	r0, [r7, #32]
 8002c8a:	f7fd fc5d 	bl	8000548 <__aeabi_f2d>
 8002c8e:	4602      	mov	r2, r0
 8002c90:	460b      	mov	r3, r1
 8002c92:	4620      	mov	r0, r4
 8002c94:	4629      	mov	r1, r5
 8002c96:	f7fd faf7 	bl	8000288 <__aeabi_dsub>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	460c      	mov	r4, r1
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	4621      	mov	r1, r4
 8002ca2:	f04f 0200 	mov.w	r2, #0
 8002ca6:	4b0c      	ldr	r3, [pc, #48]	; (8002cd8 <ms5607_convert+0x4c8>)
 8002ca8:	f7fd fdd0 	bl	800084c <__aeabi_ddiv>
 8002cac:	4603      	mov	r3, r0
 8002cae:	460c      	mov	r4, r1
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	4621      	mov	r1, r4
 8002cb4:	f7fd ff78 	bl	8000ba8 <__aeabi_d2f>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	617b      	str	r3, [r7, #20]

	*t = TEMP;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	69ba      	ldr	r2, [r7, #24]
 8002cc0:	601a      	str	r2, [r3, #0]
	*p = pressure;
 8002cc2:	68bb      	ldr	r3, [r7, #8]
 8002cc4:	697a      	ldr	r2, [r7, #20]
 8002cc6:	601a      	str	r2, [r3, #0]

	//printf("MS pressure is %4.2f Pa\n", pressure);
	//printf("MS temp is %4.2f deg\n", TEMP);

}
 8002cc8:	bf00      	nop
 8002cca:	3748      	adds	r7, #72	; 0x48
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002cd2:	bf00      	nop
 8002cd4:	41400000 	.word	0x41400000
 8002cd8:	40e00000 	.word	0x40e00000

08002cdc <sht31_init>:
	return 0;
}


int sht31_init(struct sht31_dev * dev)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b086      	sub	sp, #24
 8002ce0:	af02      	add	r7, sp, #8
 8002ce2:	6078      	str	r0, [r7, #4]
	if (HAL_I2C_GetState(dev->i2c_bus) != HAL_I2C_STATE_READY)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	4618      	mov	r0, r3
 8002cea:	f001 fc45 	bl	8004578 <HAL_I2C_GetState>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	2b20      	cmp	r3, #32
 8002cf2:	d003      	beq.n	8002cfc <sht31_init+0x20>
	{
		printf("i2c1 not ready!\n");
 8002cf4:	481f      	ldr	r0, [pc, #124]	; (8002d74 <sht31_init+0x98>)
 8002cf6:	f004 ffeb 	bl	8007cd0 <puts>
 8002cfa:	e002      	b.n	8002d02 <sht31_init+0x26>
	} else {
		printf("i2c1 is ready!\n");
 8002cfc:	481e      	ldr	r0, [pc, #120]	; (8002d78 <sht31_init+0x9c>)
 8002cfe:	f004 ffe7 	bl	8007cd0 <puts>
	}

	HAL_StatusTypeDef _ret;

	_ret = HAL_I2C_IsDeviceReady(dev->i2c_bus, dev->addr, 10, dev->delay);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6858      	ldr	r0, [r3, #4]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	b299      	uxth	r1, r3
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	7a1b      	ldrb	r3, [r3, #8]
 8002d10:	220a      	movs	r2, #10
 8002d12:	f001 fb03 	bl	800431c <HAL_I2C_IsDeviceReady>
 8002d16:	4603      	mov	r3, r0
 8002d18:	73fb      	strb	r3, [r7, #15]
	if ( _ret != HAL_OK )
 8002d1a:	7bfb      	ldrb	r3, [r7, #15]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d009      	beq.n	8002d34 <sht31_init+0x58>
	{
		printf("SHT31 setup fail\n");
 8002d20:	4816      	ldr	r0, [pc, #88]	; (8002d7c <sht31_init+0xa0>)
 8002d22:	f004 ffd5 	bl	8007cd0 <puts>
		printf("Errorcode: %d\n", _ret);
 8002d26:	7bfb      	ldrb	r3, [r7, #15]
 8002d28:	4619      	mov	r1, r3
 8002d2a:	4815      	ldr	r0, [pc, #84]	; (8002d80 <sht31_init+0xa4>)
 8002d2c:	f004 ff5c 	bl	8007be8 <iprintf>
		return 0;
 8002d30:	2300      	movs	r3, #0
 8002d32:	e01b      	b.n	8002d6c <sht31_init+0x90>
	}

	printf("SHT31 setup success\n");
 8002d34:	4813      	ldr	r0, [pc, #76]	; (8002d84 <sht31_init+0xa8>)
 8002d36:	f004 ffcb 	bl	8007cd0 <puts>
	//request first measurement
	uint8_t buf[2];
	uint16_t REG = 0x2416;
 8002d3a:	f242 4316 	movw	r3, #9238	; 0x2416
 8002d3e:	81bb      	strh	r3, [r7, #12]
	buf[0] = (uint8_t)(REG >> 8);
 8002d40:	89bb      	ldrh	r3, [r7, #12]
 8002d42:	0a1b      	lsrs	r3, r3, #8
 8002d44:	b29b      	uxth	r3, r3
 8002d46:	b2db      	uxtb	r3, r3
 8002d48:	723b      	strb	r3, [r7, #8]
	buf[1] = (uint8_t)REG;
 8002d4a:	89bb      	ldrh	r3, [r7, #12]
 8002d4c:	b2db      	uxtb	r3, r3
 8002d4e:	727b      	strb	r3, [r7, #9]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, buf, 2, dev->delay);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6858      	ldr	r0, [r3, #4]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	781b      	ldrb	r3, [r3, #0]
 8002d58:	b299      	uxth	r1, r3
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	7a1b      	ldrb	r3, [r3, #8]
 8002d5e:	f107 0208 	add.w	r2, r7, #8
 8002d62:	9300      	str	r3, [sp, #0]
 8002d64:	2302      	movs	r3, #2
 8002d66:	f000 ffb5 	bl	8003cd4 <HAL_I2C_Master_Transmit>
	return 1;
 8002d6a:	2301      	movs	r3, #1
}
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	3710      	adds	r7, #16
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd80      	pop	{r7, pc}
 8002d74:	08009bfc 	.word	0x08009bfc
 8002d78:	08009c0c 	.word	0x08009c0c
 8002d7c:	08009c1c 	.word	0x08009c1c
 8002d80:	08009c30 	.word	0x08009c30
 8002d84:	08009c40 	.word	0x08009c40

08002d88 <sht31_read>:

void sht31_read(struct sht31_dev * dev, float * dat, uint16_t * dat_raw)
{
 8002d88:	b590      	push	{r4, r7, lr}
 8002d8a:	b08d      	sub	sp, #52	; 0x34
 8002d8c:	af02      	add	r7, sp, #8
 8002d8e:	60f8      	str	r0, [r7, #12]
 8002d90:	60b9      	str	r1, [r7, #8]
 8002d92:	607a      	str	r2, [r7, #4]
	float temp;
	float humid;
	uint8_t buf[6];

	//T MSB, T LSB, T CRC, H MSB, H LSB, H CRC
	HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, buf, 6, dev->delay);
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	6858      	ldr	r0, [r3, #4]
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	781b      	ldrb	r3, [r3, #0]
 8002d9c:	b299      	uxth	r1, r3
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	7a1b      	ldrb	r3, [r3, #8]
 8002da2:	f107 0214 	add.w	r2, r7, #20
 8002da6:	9300      	str	r3, [sp, #0]
 8002da8:	2306      	movs	r3, #6
 8002daa:	f001 f891 	bl	8003ed0 <HAL_I2C_Master_Receive>
	/*
	uint16_t rawTemp = (uint16_t)((((uint16_t)_buf[0])<<8) | (uint16_t)_buf[1]);
	uint16_t rawHum = (uint16_t)((((uint16_t)_buf[3])<<8) | (uint16_t)_buf[4]);
	*/
	uint16_t rawTemp = ((uint16_t)buf[0] << 8) | buf[1];
 8002dae:	7d3b      	ldrb	r3, [r7, #20]
 8002db0:	021b      	lsls	r3, r3, #8
 8002db2:	b21a      	sxth	r2, r3
 8002db4:	7d7b      	ldrb	r3, [r7, #21]
 8002db6:	b21b      	sxth	r3, r3
 8002db8:	4313      	orrs	r3, r2
 8002dba:	b21b      	sxth	r3, r3
 8002dbc:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t rawHum = ((uint16_t)buf[3] << 8) | buf[4];
 8002dbe:	7dfb      	ldrb	r3, [r7, #23]
 8002dc0:	021b      	lsls	r3, r3, #8
 8002dc2:	b21a      	sxth	r2, r3
 8002dc4:	7e3b      	ldrb	r3, [r7, #24]
 8002dc6:	b21b      	sxth	r3, r3
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	b21b      	sxth	r3, r3
 8002dcc:	84bb      	strh	r3, [r7, #36]	; 0x24
	humid = 100.0 * (float)rawHum / 65535.0;
 8002dce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002dd0:	ee07 3a90 	vmov	s15, r3
 8002dd4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002dd8:	ee17 0a90 	vmov	r0, s15
 8002ddc:	f7fd fbb4 	bl	8000548 <__aeabi_f2d>
 8002de0:	f04f 0200 	mov.w	r2, #0
 8002de4:	4b32      	ldr	r3, [pc, #200]	; (8002eb0 <sht31_read+0x128>)
 8002de6:	f7fd fc07 	bl	80005f8 <__aeabi_dmul>
 8002dea:	4603      	mov	r3, r0
 8002dec:	460c      	mov	r4, r1
 8002dee:	4618      	mov	r0, r3
 8002df0:	4621      	mov	r1, r4
 8002df2:	a32d      	add	r3, pc, #180	; (adr r3, 8002ea8 <sht31_read+0x120>)
 8002df4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002df8:	f7fd fd28 	bl	800084c <__aeabi_ddiv>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	460c      	mov	r4, r1
 8002e00:	4618      	mov	r0, r3
 8002e02:	4621      	mov	r1, r4
 8002e04:	f7fd fed0 	bl	8000ba8 <__aeabi_d2f>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	623b      	str	r3, [r7, #32]
	temp = -45.0 + 175 * (float)rawTemp / 65535.0;
 8002e0c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002e0e:	ee07 3a90 	vmov	s15, r3
 8002e12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e16:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8002eb4 <sht31_read+0x12c>
 8002e1a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e1e:	ee17 0a90 	vmov	r0, s15
 8002e22:	f7fd fb91 	bl	8000548 <__aeabi_f2d>
 8002e26:	a320      	add	r3, pc, #128	; (adr r3, 8002ea8 <sht31_read+0x120>)
 8002e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e2c:	f7fd fd0e 	bl	800084c <__aeabi_ddiv>
 8002e30:	4603      	mov	r3, r0
 8002e32:	460c      	mov	r4, r1
 8002e34:	4618      	mov	r0, r3
 8002e36:	4621      	mov	r1, r4
 8002e38:	f04f 0200 	mov.w	r2, #0
 8002e3c:	4b1e      	ldr	r3, [pc, #120]	; (8002eb8 <sht31_read+0x130>)
 8002e3e:	f7fd fa23 	bl	8000288 <__aeabi_dsub>
 8002e42:	4603      	mov	r3, r0
 8002e44:	460c      	mov	r4, r1
 8002e46:	4618      	mov	r0, r3
 8002e48:	4621      	mov	r1, r4
 8002e4a:	f7fd fead 	bl	8000ba8 <__aeabi_d2f>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	61fb      	str	r3, [r7, #28]
	//printf("temperature is %4.2f deg\n",temp);
	//printf("humidity is %4.2f perc\n",humid);
	dat[0] = temp;
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	69fa      	ldr	r2, [r7, #28]
 8002e56:	601a      	str	r2, [r3, #0]
	dat[1] = humid;
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	3304      	adds	r3, #4
 8002e5c:	6a3a      	ldr	r2, [r7, #32]
 8002e5e:	601a      	str	r2, [r3, #0]
	dat_raw[0] = rawTemp;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8002e64:	801a      	strh	r2, [r3, #0]
	dat_raw[1] = rawHum;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	3302      	adds	r3, #2
 8002e6a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002e6c:	801a      	strh	r2, [r3, #0]

	uint16_t REG = 0x2416;
 8002e6e:	f242 4316 	movw	r3, #9238	; 0x2416
 8002e72:	837b      	strh	r3, [r7, #26]
	buf[0] = (uint8_t)(REG >> 8);
 8002e74:	8b7b      	ldrh	r3, [r7, #26]
 8002e76:	0a1b      	lsrs	r3, r3, #8
 8002e78:	b29b      	uxth	r3, r3
 8002e7a:	b2db      	uxtb	r3, r3
 8002e7c:	753b      	strb	r3, [r7, #20]
	buf[1] = (uint8_t)REG;
 8002e7e:	8b7b      	ldrh	r3, [r7, #26]
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	757b      	strb	r3, [r7, #21]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, buf, 2, dev->delay);
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	6858      	ldr	r0, [r3, #4]
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	781b      	ldrb	r3, [r3, #0]
 8002e8c:	b299      	uxth	r1, r3
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	7a1b      	ldrb	r3, [r3, #8]
 8002e92:	f107 0214 	add.w	r2, r7, #20
 8002e96:	9300      	str	r3, [sp, #0]
 8002e98:	2302      	movs	r3, #2
 8002e9a:	f000 ff1b 	bl	8003cd4 <HAL_I2C_Master_Transmit>

};
 8002e9e:	bf00      	nop
 8002ea0:	372c      	adds	r7, #44	; 0x2c
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd90      	pop	{r4, r7, pc}
 8002ea6:	bf00      	nop
 8002ea8:	00000000 	.word	0x00000000
 8002eac:	40efffe0 	.word	0x40efffe0
 8002eb0:	40590000 	.word	0x40590000
 8002eb4:	432f0000 	.word	0x432f0000
 8002eb8:	40468000 	.word	0x40468000

08002ebc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002ebc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002ef4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002ec0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002ec2:	e003      	b.n	8002ecc <LoopCopyDataInit>

08002ec4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002ec4:	4b0c      	ldr	r3, [pc, #48]	; (8002ef8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002ec6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002ec8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002eca:	3104      	adds	r1, #4

08002ecc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002ecc:	480b      	ldr	r0, [pc, #44]	; (8002efc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002ece:	4b0c      	ldr	r3, [pc, #48]	; (8002f00 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002ed0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002ed2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002ed4:	d3f6      	bcc.n	8002ec4 <CopyDataInit>
  ldr  r2, =_sbss
 8002ed6:	4a0b      	ldr	r2, [pc, #44]	; (8002f04 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002ed8:	e002      	b.n	8002ee0 <LoopFillZerobss>

08002eda <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002eda:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002edc:	f842 3b04 	str.w	r3, [r2], #4

08002ee0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002ee0:	4b09      	ldr	r3, [pc, #36]	; (8002f08 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002ee2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002ee4:	d3f9      	bcc.n	8002eda <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002ee6:	f7fe ffcb 	bl	8001e80 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002eea:	f004 f9f5 	bl	80072d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002eee:	f7fe faa9 	bl	8001444 <main>
  bx  lr    
 8002ef2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002ef4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002ef8:	08009f40 	.word	0x08009f40
  ldr  r0, =_sdata
 8002efc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002f00:	200002d0 	.word	0x200002d0
  ldr  r2, =_sbss
 8002f04:	200002d0 	.word	0x200002d0
  ldr  r3, = _ebss
 8002f08:	200005a4 	.word	0x200005a4

08002f0c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002f0c:	e7fe      	b.n	8002f0c <ADC_IRQHandler>
	...

08002f10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002f14:	4b0e      	ldr	r3, [pc, #56]	; (8002f50 <HAL_Init+0x40>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a0d      	ldr	r2, [pc, #52]	; (8002f50 <HAL_Init+0x40>)
 8002f1a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002f1e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002f20:	4b0b      	ldr	r3, [pc, #44]	; (8002f50 <HAL_Init+0x40>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a0a      	ldr	r2, [pc, #40]	; (8002f50 <HAL_Init+0x40>)
 8002f26:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002f2a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f2c:	4b08      	ldr	r3, [pc, #32]	; (8002f50 <HAL_Init+0x40>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a07      	ldr	r2, [pc, #28]	; (8002f50 <HAL_Init+0x40>)
 8002f32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f36:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f38:	2003      	movs	r0, #3
 8002f3a:	f000 fb91 	bl	8003660 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f3e:	2000      	movs	r0, #0
 8002f40:	f000 f808 	bl	8002f54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002f44:	f7fe fe86 	bl	8001c54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f48:	2300      	movs	r3, #0
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	bf00      	nop
 8002f50:	40023c00 	.word	0x40023c00

08002f54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b082      	sub	sp, #8
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f5c:	4b12      	ldr	r3, [pc, #72]	; (8002fa8 <HAL_InitTick+0x54>)
 8002f5e:	681a      	ldr	r2, [r3, #0]
 8002f60:	4b12      	ldr	r3, [pc, #72]	; (8002fac <HAL_InitTick+0x58>)
 8002f62:	781b      	ldrb	r3, [r3, #0]
 8002f64:	4619      	mov	r1, r3
 8002f66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f72:	4618      	mov	r0, r3
 8002f74:	f000 fb9b 	bl	80036ae <HAL_SYSTICK_Config>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d001      	beq.n	8002f82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e00e      	b.n	8002fa0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2b0f      	cmp	r3, #15
 8002f86:	d80a      	bhi.n	8002f9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f88:	2200      	movs	r2, #0
 8002f8a:	6879      	ldr	r1, [r7, #4]
 8002f8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002f90:	f000 fb71 	bl	8003676 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f94:	4a06      	ldr	r2, [pc, #24]	; (8002fb0 <HAL_InitTick+0x5c>)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	e000      	b.n	8002fa0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	3708      	adds	r7, #8
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bd80      	pop	{r7, pc}
 8002fa8:	200000f0 	.word	0x200000f0
 8002fac:	200000fc 	.word	0x200000fc
 8002fb0:	200000f8 	.word	0x200000f8

08002fb4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002fb8:	4b06      	ldr	r3, [pc, #24]	; (8002fd4 <HAL_IncTick+0x20>)
 8002fba:	781b      	ldrb	r3, [r3, #0]
 8002fbc:	461a      	mov	r2, r3
 8002fbe:	4b06      	ldr	r3, [pc, #24]	; (8002fd8 <HAL_IncTick+0x24>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4413      	add	r3, r2
 8002fc4:	4a04      	ldr	r2, [pc, #16]	; (8002fd8 <HAL_IncTick+0x24>)
 8002fc6:	6013      	str	r3, [r2, #0]
}
 8002fc8:	bf00      	nop
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd0:	4770      	bx	lr
 8002fd2:	bf00      	nop
 8002fd4:	200000fc 	.word	0x200000fc
 8002fd8:	2000059c 	.word	0x2000059c

08002fdc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	af00      	add	r7, sp, #0
  return uwTick;
 8002fe0:	4b03      	ldr	r3, [pc, #12]	; (8002ff0 <HAL_GetTick+0x14>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
}
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fec:	4770      	bx	lr
 8002fee:	bf00      	nop
 8002ff0:	2000059c 	.word	0x2000059c

08002ff4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b084      	sub	sp, #16
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ffc:	f7ff ffee 	bl	8002fdc <HAL_GetTick>
 8003000:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800300c:	d005      	beq.n	800301a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800300e:	4b09      	ldr	r3, [pc, #36]	; (8003034 <HAL_Delay+0x40>)
 8003010:	781b      	ldrb	r3, [r3, #0]
 8003012:	461a      	mov	r2, r3
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	4413      	add	r3, r2
 8003018:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800301a:	bf00      	nop
 800301c:	f7ff ffde 	bl	8002fdc <HAL_GetTick>
 8003020:	4602      	mov	r2, r0
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	1ad3      	subs	r3, r2, r3
 8003026:	68fa      	ldr	r2, [r7, #12]
 8003028:	429a      	cmp	r2, r3
 800302a:	d8f7      	bhi.n	800301c <HAL_Delay+0x28>
  {
  }
}
 800302c:	bf00      	nop
 800302e:	3710      	adds	r7, #16
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}
 8003034:	200000fc 	.word	0x200000fc

08003038 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b084      	sub	sp, #16
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003040:	2300      	movs	r3, #0
 8003042:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d101      	bne.n	800304e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	e033      	b.n	80030b6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003052:	2b00      	cmp	r3, #0
 8003054:	d109      	bne.n	800306a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003056:	6878      	ldr	r0, [r7, #4]
 8003058:	f7fd ffda 	bl	8001010 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2200      	movs	r2, #0
 8003060:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2200      	movs	r2, #0
 8003066:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800306e:	f003 0310 	and.w	r3, r3, #16
 8003072:	2b00      	cmp	r3, #0
 8003074:	d118      	bne.n	80030a8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800307a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800307e:	f023 0302 	bic.w	r3, r3, #2
 8003082:	f043 0202 	orr.w	r2, r3, #2
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800308a:	6878      	ldr	r0, [r7, #4]
 800308c:	f000 f93a 	bl	8003304 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2200      	movs	r2, #0
 8003094:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800309a:	f023 0303 	bic.w	r3, r3, #3
 800309e:	f043 0201 	orr.w	r2, r3, #1
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	641a      	str	r2, [r3, #64]	; 0x40
 80030a6:	e001      	b.n	80030ac <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2200      	movs	r2, #0
 80030b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80030b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	3710      	adds	r7, #16
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
	...

080030c0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b085      	sub	sp, #20
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
 80030c8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80030ca:	2300      	movs	r3, #0
 80030cc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d101      	bne.n	80030dc <HAL_ADC_ConfigChannel+0x1c>
 80030d8:	2302      	movs	r3, #2
 80030da:	e105      	b.n	80032e8 <HAL_ADC_ConfigChannel+0x228>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2201      	movs	r2, #1
 80030e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	2b09      	cmp	r3, #9
 80030ea:	d925      	bls.n	8003138 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	68d9      	ldr	r1, [r3, #12]
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	b29b      	uxth	r3, r3
 80030f8:	461a      	mov	r2, r3
 80030fa:	4613      	mov	r3, r2
 80030fc:	005b      	lsls	r3, r3, #1
 80030fe:	4413      	add	r3, r2
 8003100:	3b1e      	subs	r3, #30
 8003102:	2207      	movs	r2, #7
 8003104:	fa02 f303 	lsl.w	r3, r2, r3
 8003108:	43da      	mvns	r2, r3
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	400a      	ands	r2, r1
 8003110:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	68d9      	ldr	r1, [r3, #12]
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	689a      	ldr	r2, [r3, #8]
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	b29b      	uxth	r3, r3
 8003122:	4618      	mov	r0, r3
 8003124:	4603      	mov	r3, r0
 8003126:	005b      	lsls	r3, r3, #1
 8003128:	4403      	add	r3, r0
 800312a:	3b1e      	subs	r3, #30
 800312c:	409a      	lsls	r2, r3
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	430a      	orrs	r2, r1
 8003134:	60da      	str	r2, [r3, #12]
 8003136:	e022      	b.n	800317e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	6919      	ldr	r1, [r3, #16]
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	b29b      	uxth	r3, r3
 8003144:	461a      	mov	r2, r3
 8003146:	4613      	mov	r3, r2
 8003148:	005b      	lsls	r3, r3, #1
 800314a:	4413      	add	r3, r2
 800314c:	2207      	movs	r2, #7
 800314e:	fa02 f303 	lsl.w	r3, r2, r3
 8003152:	43da      	mvns	r2, r3
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	400a      	ands	r2, r1
 800315a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	6919      	ldr	r1, [r3, #16]
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	689a      	ldr	r2, [r3, #8]
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	b29b      	uxth	r3, r3
 800316c:	4618      	mov	r0, r3
 800316e:	4603      	mov	r3, r0
 8003170:	005b      	lsls	r3, r3, #1
 8003172:	4403      	add	r3, r0
 8003174:	409a      	lsls	r2, r3
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	430a      	orrs	r2, r1
 800317c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	2b06      	cmp	r3, #6
 8003184:	d824      	bhi.n	80031d0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	685a      	ldr	r2, [r3, #4]
 8003190:	4613      	mov	r3, r2
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	4413      	add	r3, r2
 8003196:	3b05      	subs	r3, #5
 8003198:	221f      	movs	r2, #31
 800319a:	fa02 f303 	lsl.w	r3, r2, r3
 800319e:	43da      	mvns	r2, r3
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	400a      	ands	r2, r1
 80031a6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	b29b      	uxth	r3, r3
 80031b4:	4618      	mov	r0, r3
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	685a      	ldr	r2, [r3, #4]
 80031ba:	4613      	mov	r3, r2
 80031bc:	009b      	lsls	r3, r3, #2
 80031be:	4413      	add	r3, r2
 80031c0:	3b05      	subs	r3, #5
 80031c2:	fa00 f203 	lsl.w	r2, r0, r3
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	430a      	orrs	r2, r1
 80031cc:	635a      	str	r2, [r3, #52]	; 0x34
 80031ce:	e04c      	b.n	800326a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	2b0c      	cmp	r3, #12
 80031d6:	d824      	bhi.n	8003222 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	685a      	ldr	r2, [r3, #4]
 80031e2:	4613      	mov	r3, r2
 80031e4:	009b      	lsls	r3, r3, #2
 80031e6:	4413      	add	r3, r2
 80031e8:	3b23      	subs	r3, #35	; 0x23
 80031ea:	221f      	movs	r2, #31
 80031ec:	fa02 f303 	lsl.w	r3, r2, r3
 80031f0:	43da      	mvns	r2, r3
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	400a      	ands	r2, r1
 80031f8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	b29b      	uxth	r3, r3
 8003206:	4618      	mov	r0, r3
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	685a      	ldr	r2, [r3, #4]
 800320c:	4613      	mov	r3, r2
 800320e:	009b      	lsls	r3, r3, #2
 8003210:	4413      	add	r3, r2
 8003212:	3b23      	subs	r3, #35	; 0x23
 8003214:	fa00 f203 	lsl.w	r2, r0, r3
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	430a      	orrs	r2, r1
 800321e:	631a      	str	r2, [r3, #48]	; 0x30
 8003220:	e023      	b.n	800326a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	685a      	ldr	r2, [r3, #4]
 800322c:	4613      	mov	r3, r2
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	4413      	add	r3, r2
 8003232:	3b41      	subs	r3, #65	; 0x41
 8003234:	221f      	movs	r2, #31
 8003236:	fa02 f303 	lsl.w	r3, r2, r3
 800323a:	43da      	mvns	r2, r3
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	400a      	ands	r2, r1
 8003242:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	b29b      	uxth	r3, r3
 8003250:	4618      	mov	r0, r3
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	685a      	ldr	r2, [r3, #4]
 8003256:	4613      	mov	r3, r2
 8003258:	009b      	lsls	r3, r3, #2
 800325a:	4413      	add	r3, r2
 800325c:	3b41      	subs	r3, #65	; 0x41
 800325e:	fa00 f203 	lsl.w	r2, r0, r3
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	430a      	orrs	r2, r1
 8003268:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800326a:	4b22      	ldr	r3, [pc, #136]	; (80032f4 <HAL_ADC_ConfigChannel+0x234>)
 800326c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a21      	ldr	r2, [pc, #132]	; (80032f8 <HAL_ADC_ConfigChannel+0x238>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d109      	bne.n	800328c <HAL_ADC_ConfigChannel+0x1cc>
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	2b12      	cmp	r3, #18
 800327e:	d105      	bne.n	800328c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a19      	ldr	r2, [pc, #100]	; (80032f8 <HAL_ADC_ConfigChannel+0x238>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d123      	bne.n	80032de <HAL_ADC_ConfigChannel+0x21e>
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	2b10      	cmp	r3, #16
 800329c:	d003      	beq.n	80032a6 <HAL_ADC_ConfigChannel+0x1e6>
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	2b11      	cmp	r3, #17
 80032a4:	d11b      	bne.n	80032de <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	2b10      	cmp	r3, #16
 80032b8:	d111      	bne.n	80032de <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80032ba:	4b10      	ldr	r3, [pc, #64]	; (80032fc <HAL_ADC_ConfigChannel+0x23c>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a10      	ldr	r2, [pc, #64]	; (8003300 <HAL_ADC_ConfigChannel+0x240>)
 80032c0:	fba2 2303 	umull	r2, r3, r2, r3
 80032c4:	0c9a      	lsrs	r2, r3, #18
 80032c6:	4613      	mov	r3, r2
 80032c8:	009b      	lsls	r3, r3, #2
 80032ca:	4413      	add	r3, r2
 80032cc:	005b      	lsls	r3, r3, #1
 80032ce:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80032d0:	e002      	b.n	80032d8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80032d2:	68bb      	ldr	r3, [r7, #8]
 80032d4:	3b01      	subs	r3, #1
 80032d6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d1f9      	bne.n	80032d2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2200      	movs	r2, #0
 80032e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80032e6:	2300      	movs	r3, #0
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	3714      	adds	r7, #20
 80032ec:	46bd      	mov	sp, r7
 80032ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f2:	4770      	bx	lr
 80032f4:	40012300 	.word	0x40012300
 80032f8:	40012000 	.word	0x40012000
 80032fc:	200000f0 	.word	0x200000f0
 8003300:	431bde83 	.word	0x431bde83

08003304 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003304:	b480      	push	{r7}
 8003306:	b085      	sub	sp, #20
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800330c:	4b79      	ldr	r3, [pc, #484]	; (80034f4 <ADC_Init+0x1f0>)
 800330e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	685a      	ldr	r2, [r3, #4]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	431a      	orrs	r2, r3
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	685a      	ldr	r2, [r3, #4]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003338:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	6859      	ldr	r1, [r3, #4]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	691b      	ldr	r3, [r3, #16]
 8003344:	021a      	lsls	r2, r3, #8
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	430a      	orrs	r2, r1
 800334c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	685a      	ldr	r2, [r3, #4]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800335c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	6859      	ldr	r1, [r3, #4]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	689a      	ldr	r2, [r3, #8]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	430a      	orrs	r2, r1
 800336e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	689a      	ldr	r2, [r3, #8]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800337e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	6899      	ldr	r1, [r3, #8]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	68da      	ldr	r2, [r3, #12]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	430a      	orrs	r2, r1
 8003390:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003396:	4a58      	ldr	r2, [pc, #352]	; (80034f8 <ADC_Init+0x1f4>)
 8003398:	4293      	cmp	r3, r2
 800339a:	d022      	beq.n	80033e2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	689a      	ldr	r2, [r3, #8]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80033aa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	6899      	ldr	r1, [r3, #8]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	430a      	orrs	r2, r1
 80033bc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	689a      	ldr	r2, [r3, #8]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80033cc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	6899      	ldr	r1, [r3, #8]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	430a      	orrs	r2, r1
 80033de:	609a      	str	r2, [r3, #8]
 80033e0:	e00f      	b.n	8003402 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	689a      	ldr	r2, [r3, #8]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80033f0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	689a      	ldr	r2, [r3, #8]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003400:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	689a      	ldr	r2, [r3, #8]
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f022 0202 	bic.w	r2, r2, #2
 8003410:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	6899      	ldr	r1, [r3, #8]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	7e1b      	ldrb	r3, [r3, #24]
 800341c:	005a      	lsls	r2, r3, #1
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	430a      	orrs	r2, r1
 8003424:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	f893 3020 	ldrb.w	r3, [r3, #32]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d01b      	beq.n	8003468 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	685a      	ldr	r2, [r3, #4]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800343e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	685a      	ldr	r2, [r3, #4]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800344e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	6859      	ldr	r1, [r3, #4]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800345a:	3b01      	subs	r3, #1
 800345c:	035a      	lsls	r2, r3, #13
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	430a      	orrs	r2, r1
 8003464:	605a      	str	r2, [r3, #4]
 8003466:	e007      	b.n	8003478 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	685a      	ldr	r2, [r3, #4]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003476:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003486:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	69db      	ldr	r3, [r3, #28]
 8003492:	3b01      	subs	r3, #1
 8003494:	051a      	lsls	r2, r3, #20
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	430a      	orrs	r2, r1
 800349c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	689a      	ldr	r2, [r3, #8]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80034ac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	6899      	ldr	r1, [r3, #8]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80034ba:	025a      	lsls	r2, r3, #9
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	430a      	orrs	r2, r1
 80034c2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	689a      	ldr	r2, [r3, #8]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	6899      	ldr	r1, [r3, #8]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	695b      	ldr	r3, [r3, #20]
 80034de:	029a      	lsls	r2, r3, #10
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	430a      	orrs	r2, r1
 80034e6:	609a      	str	r2, [r3, #8]
}
 80034e8:	bf00      	nop
 80034ea:	3714      	adds	r7, #20
 80034ec:	46bd      	mov	sp, r7
 80034ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f2:	4770      	bx	lr
 80034f4:	40012300 	.word	0x40012300
 80034f8:	0f000001 	.word	0x0f000001

080034fc <__NVIC_SetPriorityGrouping>:
{
 80034fc:	b480      	push	{r7}
 80034fe:	b085      	sub	sp, #20
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	f003 0307 	and.w	r3, r3, #7
 800350a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800350c:	4b0c      	ldr	r3, [pc, #48]	; (8003540 <__NVIC_SetPriorityGrouping+0x44>)
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003512:	68ba      	ldr	r2, [r7, #8]
 8003514:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003518:	4013      	ands	r3, r2
 800351a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003520:	68bb      	ldr	r3, [r7, #8]
 8003522:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003524:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003528:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800352c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800352e:	4a04      	ldr	r2, [pc, #16]	; (8003540 <__NVIC_SetPriorityGrouping+0x44>)
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	60d3      	str	r3, [r2, #12]
}
 8003534:	bf00      	nop
 8003536:	3714      	adds	r7, #20
 8003538:	46bd      	mov	sp, r7
 800353a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353e:	4770      	bx	lr
 8003540:	e000ed00 	.word	0xe000ed00

08003544 <__NVIC_GetPriorityGrouping>:
{
 8003544:	b480      	push	{r7}
 8003546:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003548:	4b04      	ldr	r3, [pc, #16]	; (800355c <__NVIC_GetPriorityGrouping+0x18>)
 800354a:	68db      	ldr	r3, [r3, #12]
 800354c:	0a1b      	lsrs	r3, r3, #8
 800354e:	f003 0307 	and.w	r3, r3, #7
}
 8003552:	4618      	mov	r0, r3
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr
 800355c:	e000ed00 	.word	0xe000ed00

08003560 <__NVIC_SetPriority>:
{
 8003560:	b480      	push	{r7}
 8003562:	b083      	sub	sp, #12
 8003564:	af00      	add	r7, sp, #0
 8003566:	4603      	mov	r3, r0
 8003568:	6039      	str	r1, [r7, #0]
 800356a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800356c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003570:	2b00      	cmp	r3, #0
 8003572:	db0a      	blt.n	800358a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	b2da      	uxtb	r2, r3
 8003578:	490c      	ldr	r1, [pc, #48]	; (80035ac <__NVIC_SetPriority+0x4c>)
 800357a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800357e:	0112      	lsls	r2, r2, #4
 8003580:	b2d2      	uxtb	r2, r2
 8003582:	440b      	add	r3, r1
 8003584:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003588:	e00a      	b.n	80035a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	b2da      	uxtb	r2, r3
 800358e:	4908      	ldr	r1, [pc, #32]	; (80035b0 <__NVIC_SetPriority+0x50>)
 8003590:	79fb      	ldrb	r3, [r7, #7]
 8003592:	f003 030f 	and.w	r3, r3, #15
 8003596:	3b04      	subs	r3, #4
 8003598:	0112      	lsls	r2, r2, #4
 800359a:	b2d2      	uxtb	r2, r2
 800359c:	440b      	add	r3, r1
 800359e:	761a      	strb	r2, [r3, #24]
}
 80035a0:	bf00      	nop
 80035a2:	370c      	adds	r7, #12
 80035a4:	46bd      	mov	sp, r7
 80035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035aa:	4770      	bx	lr
 80035ac:	e000e100 	.word	0xe000e100
 80035b0:	e000ed00 	.word	0xe000ed00

080035b4 <NVIC_EncodePriority>:
{
 80035b4:	b480      	push	{r7}
 80035b6:	b089      	sub	sp, #36	; 0x24
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	60f8      	str	r0, [r7, #12]
 80035bc:	60b9      	str	r1, [r7, #8]
 80035be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	f003 0307 	and.w	r3, r3, #7
 80035c6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80035c8:	69fb      	ldr	r3, [r7, #28]
 80035ca:	f1c3 0307 	rsb	r3, r3, #7
 80035ce:	2b04      	cmp	r3, #4
 80035d0:	bf28      	it	cs
 80035d2:	2304      	movcs	r3, #4
 80035d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	3304      	adds	r3, #4
 80035da:	2b06      	cmp	r3, #6
 80035dc:	d902      	bls.n	80035e4 <NVIC_EncodePriority+0x30>
 80035de:	69fb      	ldr	r3, [r7, #28]
 80035e0:	3b03      	subs	r3, #3
 80035e2:	e000      	b.n	80035e6 <NVIC_EncodePriority+0x32>
 80035e4:	2300      	movs	r3, #0
 80035e6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035e8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80035ec:	69bb      	ldr	r3, [r7, #24]
 80035ee:	fa02 f303 	lsl.w	r3, r2, r3
 80035f2:	43da      	mvns	r2, r3
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	401a      	ands	r2, r3
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035fc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	fa01 f303 	lsl.w	r3, r1, r3
 8003606:	43d9      	mvns	r1, r3
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800360c:	4313      	orrs	r3, r2
}
 800360e:	4618      	mov	r0, r3
 8003610:	3724      	adds	r7, #36	; 0x24
 8003612:	46bd      	mov	sp, r7
 8003614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003618:	4770      	bx	lr
	...

0800361c <SysTick_Config>:
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b082      	sub	sp, #8
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	3b01      	subs	r3, #1
 8003628:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800362c:	d301      	bcc.n	8003632 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800362e:	2301      	movs	r3, #1
 8003630:	e00f      	b.n	8003652 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003632:	4a0a      	ldr	r2, [pc, #40]	; (800365c <SysTick_Config+0x40>)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	3b01      	subs	r3, #1
 8003638:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800363a:	210f      	movs	r1, #15
 800363c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003640:	f7ff ff8e 	bl	8003560 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003644:	4b05      	ldr	r3, [pc, #20]	; (800365c <SysTick_Config+0x40>)
 8003646:	2200      	movs	r2, #0
 8003648:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800364a:	4b04      	ldr	r3, [pc, #16]	; (800365c <SysTick_Config+0x40>)
 800364c:	2207      	movs	r2, #7
 800364e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8003650:	2300      	movs	r3, #0
}
 8003652:	4618      	mov	r0, r3
 8003654:	3708      	adds	r7, #8
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}
 800365a:	bf00      	nop
 800365c:	e000e010 	.word	0xe000e010

08003660 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b082      	sub	sp, #8
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003668:	6878      	ldr	r0, [r7, #4]
 800366a:	f7ff ff47 	bl	80034fc <__NVIC_SetPriorityGrouping>
}
 800366e:	bf00      	nop
 8003670:	3708      	adds	r7, #8
 8003672:	46bd      	mov	sp, r7
 8003674:	bd80      	pop	{r7, pc}

08003676 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003676:	b580      	push	{r7, lr}
 8003678:	b086      	sub	sp, #24
 800367a:	af00      	add	r7, sp, #0
 800367c:	4603      	mov	r3, r0
 800367e:	60b9      	str	r1, [r7, #8]
 8003680:	607a      	str	r2, [r7, #4]
 8003682:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003684:	2300      	movs	r3, #0
 8003686:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003688:	f7ff ff5c 	bl	8003544 <__NVIC_GetPriorityGrouping>
 800368c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800368e:	687a      	ldr	r2, [r7, #4]
 8003690:	68b9      	ldr	r1, [r7, #8]
 8003692:	6978      	ldr	r0, [r7, #20]
 8003694:	f7ff ff8e 	bl	80035b4 <NVIC_EncodePriority>
 8003698:	4602      	mov	r2, r0
 800369a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800369e:	4611      	mov	r1, r2
 80036a0:	4618      	mov	r0, r3
 80036a2:	f7ff ff5d 	bl	8003560 <__NVIC_SetPriority>
}
 80036a6:	bf00      	nop
 80036a8:	3718      	adds	r7, #24
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bd80      	pop	{r7, pc}

080036ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80036ae:	b580      	push	{r7, lr}
 80036b0:	b082      	sub	sp, #8
 80036b2:	af00      	add	r7, sp, #0
 80036b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80036b6:	6878      	ldr	r0, [r7, #4]
 80036b8:	f7ff ffb0 	bl	800361c <SysTick_Config>
 80036bc:	4603      	mov	r3, r0
}
 80036be:	4618      	mov	r0, r3
 80036c0:	3708      	adds	r7, #8
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}
	...

080036c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b089      	sub	sp, #36	; 0x24
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
 80036d0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80036d2:	2300      	movs	r3, #0
 80036d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80036d6:	2300      	movs	r3, #0
 80036d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80036da:	2300      	movs	r3, #0
 80036dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80036de:	2300      	movs	r3, #0
 80036e0:	61fb      	str	r3, [r7, #28]
 80036e2:	e16b      	b.n	80039bc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80036e4:	2201      	movs	r2, #1
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	fa02 f303 	lsl.w	r3, r2, r3
 80036ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	697a      	ldr	r2, [r7, #20]
 80036f4:	4013      	ands	r3, r2
 80036f6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80036f8:	693a      	ldr	r2, [r7, #16]
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	429a      	cmp	r2, r3
 80036fe:	f040 815a 	bne.w	80039b6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	2b01      	cmp	r3, #1
 8003708:	d00b      	beq.n	8003722 <HAL_GPIO_Init+0x5a>
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	2b02      	cmp	r3, #2
 8003710:	d007      	beq.n	8003722 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003716:	2b11      	cmp	r3, #17
 8003718:	d003      	beq.n	8003722 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	2b12      	cmp	r3, #18
 8003720:	d130      	bne.n	8003784 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003728:	69fb      	ldr	r3, [r7, #28]
 800372a:	005b      	lsls	r3, r3, #1
 800372c:	2203      	movs	r2, #3
 800372e:	fa02 f303 	lsl.w	r3, r2, r3
 8003732:	43db      	mvns	r3, r3
 8003734:	69ba      	ldr	r2, [r7, #24]
 8003736:	4013      	ands	r3, r2
 8003738:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	68da      	ldr	r2, [r3, #12]
 800373e:	69fb      	ldr	r3, [r7, #28]
 8003740:	005b      	lsls	r3, r3, #1
 8003742:	fa02 f303 	lsl.w	r3, r2, r3
 8003746:	69ba      	ldr	r2, [r7, #24]
 8003748:	4313      	orrs	r3, r2
 800374a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	69ba      	ldr	r2, [r7, #24]
 8003750:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003758:	2201      	movs	r2, #1
 800375a:	69fb      	ldr	r3, [r7, #28]
 800375c:	fa02 f303 	lsl.w	r3, r2, r3
 8003760:	43db      	mvns	r3, r3
 8003762:	69ba      	ldr	r2, [r7, #24]
 8003764:	4013      	ands	r3, r2
 8003766:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	091b      	lsrs	r3, r3, #4
 800376e:	f003 0201 	and.w	r2, r3, #1
 8003772:	69fb      	ldr	r3, [r7, #28]
 8003774:	fa02 f303 	lsl.w	r3, r2, r3
 8003778:	69ba      	ldr	r2, [r7, #24]
 800377a:	4313      	orrs	r3, r2
 800377c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	69ba      	ldr	r2, [r7, #24]
 8003782:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	68db      	ldr	r3, [r3, #12]
 8003788:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800378a:	69fb      	ldr	r3, [r7, #28]
 800378c:	005b      	lsls	r3, r3, #1
 800378e:	2203      	movs	r2, #3
 8003790:	fa02 f303 	lsl.w	r3, r2, r3
 8003794:	43db      	mvns	r3, r3
 8003796:	69ba      	ldr	r2, [r7, #24]
 8003798:	4013      	ands	r3, r2
 800379a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	689a      	ldr	r2, [r3, #8]
 80037a0:	69fb      	ldr	r3, [r7, #28]
 80037a2:	005b      	lsls	r3, r3, #1
 80037a4:	fa02 f303 	lsl.w	r3, r2, r3
 80037a8:	69ba      	ldr	r2, [r7, #24]
 80037aa:	4313      	orrs	r3, r2
 80037ac:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	69ba      	ldr	r2, [r7, #24]
 80037b2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	2b02      	cmp	r3, #2
 80037ba:	d003      	beq.n	80037c4 <HAL_GPIO_Init+0xfc>
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	2b12      	cmp	r3, #18
 80037c2:	d123      	bne.n	800380c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80037c4:	69fb      	ldr	r3, [r7, #28]
 80037c6:	08da      	lsrs	r2, r3, #3
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	3208      	adds	r2, #8
 80037cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80037d2:	69fb      	ldr	r3, [r7, #28]
 80037d4:	f003 0307 	and.w	r3, r3, #7
 80037d8:	009b      	lsls	r3, r3, #2
 80037da:	220f      	movs	r2, #15
 80037dc:	fa02 f303 	lsl.w	r3, r2, r3
 80037e0:	43db      	mvns	r3, r3
 80037e2:	69ba      	ldr	r2, [r7, #24]
 80037e4:	4013      	ands	r3, r2
 80037e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	691a      	ldr	r2, [r3, #16]
 80037ec:	69fb      	ldr	r3, [r7, #28]
 80037ee:	f003 0307 	and.w	r3, r3, #7
 80037f2:	009b      	lsls	r3, r3, #2
 80037f4:	fa02 f303 	lsl.w	r3, r2, r3
 80037f8:	69ba      	ldr	r2, [r7, #24]
 80037fa:	4313      	orrs	r3, r2
 80037fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80037fe:	69fb      	ldr	r3, [r7, #28]
 8003800:	08da      	lsrs	r2, r3, #3
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	3208      	adds	r2, #8
 8003806:	69b9      	ldr	r1, [r7, #24]
 8003808:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003812:	69fb      	ldr	r3, [r7, #28]
 8003814:	005b      	lsls	r3, r3, #1
 8003816:	2203      	movs	r2, #3
 8003818:	fa02 f303 	lsl.w	r3, r2, r3
 800381c:	43db      	mvns	r3, r3
 800381e:	69ba      	ldr	r2, [r7, #24]
 8003820:	4013      	ands	r3, r2
 8003822:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	f003 0203 	and.w	r2, r3, #3
 800382c:	69fb      	ldr	r3, [r7, #28]
 800382e:	005b      	lsls	r3, r3, #1
 8003830:	fa02 f303 	lsl.w	r3, r2, r3
 8003834:	69ba      	ldr	r2, [r7, #24]
 8003836:	4313      	orrs	r3, r2
 8003838:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	69ba      	ldr	r2, [r7, #24]
 800383e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003848:	2b00      	cmp	r3, #0
 800384a:	f000 80b4 	beq.w	80039b6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800384e:	2300      	movs	r3, #0
 8003850:	60fb      	str	r3, [r7, #12]
 8003852:	4b5f      	ldr	r3, [pc, #380]	; (80039d0 <HAL_GPIO_Init+0x308>)
 8003854:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003856:	4a5e      	ldr	r2, [pc, #376]	; (80039d0 <HAL_GPIO_Init+0x308>)
 8003858:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800385c:	6453      	str	r3, [r2, #68]	; 0x44
 800385e:	4b5c      	ldr	r3, [pc, #368]	; (80039d0 <HAL_GPIO_Init+0x308>)
 8003860:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003862:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003866:	60fb      	str	r3, [r7, #12]
 8003868:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800386a:	4a5a      	ldr	r2, [pc, #360]	; (80039d4 <HAL_GPIO_Init+0x30c>)
 800386c:	69fb      	ldr	r3, [r7, #28]
 800386e:	089b      	lsrs	r3, r3, #2
 8003870:	3302      	adds	r3, #2
 8003872:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003876:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003878:	69fb      	ldr	r3, [r7, #28]
 800387a:	f003 0303 	and.w	r3, r3, #3
 800387e:	009b      	lsls	r3, r3, #2
 8003880:	220f      	movs	r2, #15
 8003882:	fa02 f303 	lsl.w	r3, r2, r3
 8003886:	43db      	mvns	r3, r3
 8003888:	69ba      	ldr	r2, [r7, #24]
 800388a:	4013      	ands	r3, r2
 800388c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	4a51      	ldr	r2, [pc, #324]	; (80039d8 <HAL_GPIO_Init+0x310>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d02b      	beq.n	80038ee <HAL_GPIO_Init+0x226>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	4a50      	ldr	r2, [pc, #320]	; (80039dc <HAL_GPIO_Init+0x314>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d025      	beq.n	80038ea <HAL_GPIO_Init+0x222>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	4a4f      	ldr	r2, [pc, #316]	; (80039e0 <HAL_GPIO_Init+0x318>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d01f      	beq.n	80038e6 <HAL_GPIO_Init+0x21e>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	4a4e      	ldr	r2, [pc, #312]	; (80039e4 <HAL_GPIO_Init+0x31c>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d019      	beq.n	80038e2 <HAL_GPIO_Init+0x21a>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	4a4d      	ldr	r2, [pc, #308]	; (80039e8 <HAL_GPIO_Init+0x320>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d013      	beq.n	80038de <HAL_GPIO_Init+0x216>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	4a4c      	ldr	r2, [pc, #304]	; (80039ec <HAL_GPIO_Init+0x324>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d00d      	beq.n	80038da <HAL_GPIO_Init+0x212>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	4a4b      	ldr	r2, [pc, #300]	; (80039f0 <HAL_GPIO_Init+0x328>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d007      	beq.n	80038d6 <HAL_GPIO_Init+0x20e>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	4a4a      	ldr	r2, [pc, #296]	; (80039f4 <HAL_GPIO_Init+0x32c>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d101      	bne.n	80038d2 <HAL_GPIO_Init+0x20a>
 80038ce:	2307      	movs	r3, #7
 80038d0:	e00e      	b.n	80038f0 <HAL_GPIO_Init+0x228>
 80038d2:	2308      	movs	r3, #8
 80038d4:	e00c      	b.n	80038f0 <HAL_GPIO_Init+0x228>
 80038d6:	2306      	movs	r3, #6
 80038d8:	e00a      	b.n	80038f0 <HAL_GPIO_Init+0x228>
 80038da:	2305      	movs	r3, #5
 80038dc:	e008      	b.n	80038f0 <HAL_GPIO_Init+0x228>
 80038de:	2304      	movs	r3, #4
 80038e0:	e006      	b.n	80038f0 <HAL_GPIO_Init+0x228>
 80038e2:	2303      	movs	r3, #3
 80038e4:	e004      	b.n	80038f0 <HAL_GPIO_Init+0x228>
 80038e6:	2302      	movs	r3, #2
 80038e8:	e002      	b.n	80038f0 <HAL_GPIO_Init+0x228>
 80038ea:	2301      	movs	r3, #1
 80038ec:	e000      	b.n	80038f0 <HAL_GPIO_Init+0x228>
 80038ee:	2300      	movs	r3, #0
 80038f0:	69fa      	ldr	r2, [r7, #28]
 80038f2:	f002 0203 	and.w	r2, r2, #3
 80038f6:	0092      	lsls	r2, r2, #2
 80038f8:	4093      	lsls	r3, r2
 80038fa:	69ba      	ldr	r2, [r7, #24]
 80038fc:	4313      	orrs	r3, r2
 80038fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003900:	4934      	ldr	r1, [pc, #208]	; (80039d4 <HAL_GPIO_Init+0x30c>)
 8003902:	69fb      	ldr	r3, [r7, #28]
 8003904:	089b      	lsrs	r3, r3, #2
 8003906:	3302      	adds	r3, #2
 8003908:	69ba      	ldr	r2, [r7, #24]
 800390a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800390e:	4b3a      	ldr	r3, [pc, #232]	; (80039f8 <HAL_GPIO_Init+0x330>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	43db      	mvns	r3, r3
 8003918:	69ba      	ldr	r2, [r7, #24]
 800391a:	4013      	ands	r3, r2
 800391c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003926:	2b00      	cmp	r3, #0
 8003928:	d003      	beq.n	8003932 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800392a:	69ba      	ldr	r2, [r7, #24]
 800392c:	693b      	ldr	r3, [r7, #16]
 800392e:	4313      	orrs	r3, r2
 8003930:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003932:	4a31      	ldr	r2, [pc, #196]	; (80039f8 <HAL_GPIO_Init+0x330>)
 8003934:	69bb      	ldr	r3, [r7, #24]
 8003936:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003938:	4b2f      	ldr	r3, [pc, #188]	; (80039f8 <HAL_GPIO_Init+0x330>)
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	43db      	mvns	r3, r3
 8003942:	69ba      	ldr	r2, [r7, #24]
 8003944:	4013      	ands	r3, r2
 8003946:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003950:	2b00      	cmp	r3, #0
 8003952:	d003      	beq.n	800395c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003954:	69ba      	ldr	r2, [r7, #24]
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	4313      	orrs	r3, r2
 800395a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800395c:	4a26      	ldr	r2, [pc, #152]	; (80039f8 <HAL_GPIO_Init+0x330>)
 800395e:	69bb      	ldr	r3, [r7, #24]
 8003960:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003962:	4b25      	ldr	r3, [pc, #148]	; (80039f8 <HAL_GPIO_Init+0x330>)
 8003964:	689b      	ldr	r3, [r3, #8]
 8003966:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003968:	693b      	ldr	r3, [r7, #16]
 800396a:	43db      	mvns	r3, r3
 800396c:	69ba      	ldr	r2, [r7, #24]
 800396e:	4013      	ands	r3, r2
 8003970:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800397a:	2b00      	cmp	r3, #0
 800397c:	d003      	beq.n	8003986 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800397e:	69ba      	ldr	r2, [r7, #24]
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	4313      	orrs	r3, r2
 8003984:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003986:	4a1c      	ldr	r2, [pc, #112]	; (80039f8 <HAL_GPIO_Init+0x330>)
 8003988:	69bb      	ldr	r3, [r7, #24]
 800398a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800398c:	4b1a      	ldr	r3, [pc, #104]	; (80039f8 <HAL_GPIO_Init+0x330>)
 800398e:	68db      	ldr	r3, [r3, #12]
 8003990:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	43db      	mvns	r3, r3
 8003996:	69ba      	ldr	r2, [r7, #24]
 8003998:	4013      	ands	r3, r2
 800399a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d003      	beq.n	80039b0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80039a8:	69ba      	ldr	r2, [r7, #24]
 80039aa:	693b      	ldr	r3, [r7, #16]
 80039ac:	4313      	orrs	r3, r2
 80039ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80039b0:	4a11      	ldr	r2, [pc, #68]	; (80039f8 <HAL_GPIO_Init+0x330>)
 80039b2:	69bb      	ldr	r3, [r7, #24]
 80039b4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80039b6:	69fb      	ldr	r3, [r7, #28]
 80039b8:	3301      	adds	r3, #1
 80039ba:	61fb      	str	r3, [r7, #28]
 80039bc:	69fb      	ldr	r3, [r7, #28]
 80039be:	2b0f      	cmp	r3, #15
 80039c0:	f67f ae90 	bls.w	80036e4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80039c4:	bf00      	nop
 80039c6:	3724      	adds	r7, #36	; 0x24
 80039c8:	46bd      	mov	sp, r7
 80039ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ce:	4770      	bx	lr
 80039d0:	40023800 	.word	0x40023800
 80039d4:	40013800 	.word	0x40013800
 80039d8:	40020000 	.word	0x40020000
 80039dc:	40020400 	.word	0x40020400
 80039e0:	40020800 	.word	0x40020800
 80039e4:	40020c00 	.word	0x40020c00
 80039e8:	40021000 	.word	0x40021000
 80039ec:	40021400 	.word	0x40021400
 80039f0:	40021800 	.word	0x40021800
 80039f4:	40021c00 	.word	0x40021c00
 80039f8:	40013c00 	.word	0x40013c00

080039fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039fc:	b480      	push	{r7}
 80039fe:	b083      	sub	sp, #12
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
 8003a04:	460b      	mov	r3, r1
 8003a06:	807b      	strh	r3, [r7, #2]
 8003a08:	4613      	mov	r3, r2
 8003a0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a0c:	787b      	ldrb	r3, [r7, #1]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d003      	beq.n	8003a1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a12:	887a      	ldrh	r2, [r7, #2]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003a18:	e003      	b.n	8003a22 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003a1a:	887b      	ldrh	r3, [r7, #2]
 8003a1c:	041a      	lsls	r2, r3, #16
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	619a      	str	r2, [r3, #24]
}
 8003a22:	bf00      	nop
 8003a24:	370c      	adds	r7, #12
 8003a26:	46bd      	mov	sp, r7
 8003a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2c:	4770      	bx	lr

08003a2e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003a2e:	b480      	push	{r7}
 8003a30:	b083      	sub	sp, #12
 8003a32:	af00      	add	r7, sp, #0
 8003a34:	6078      	str	r0, [r7, #4]
 8003a36:	460b      	mov	r3, r1
 8003a38:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	695a      	ldr	r2, [r3, #20]
 8003a3e:	887b      	ldrh	r3, [r7, #2]
 8003a40:	401a      	ands	r2, r3
 8003a42:	887b      	ldrh	r3, [r7, #2]
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d104      	bne.n	8003a52 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003a48:	887b      	ldrh	r3, [r7, #2]
 8003a4a:	041a      	lsls	r2, r3, #16
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8003a50:	e002      	b.n	8003a58 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8003a52:	887a      	ldrh	r2, [r7, #2]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	619a      	str	r2, [r3, #24]
}
 8003a58:	bf00      	nop
 8003a5a:	370c      	adds	r7, #12
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a62:	4770      	bx	lr

08003a64 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b084      	sub	sp, #16
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d101      	bne.n	8003a76 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	e11f      	b.n	8003cb6 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d106      	bne.n	8003a90 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2200      	movs	r2, #0
 8003a86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003a8a:	6878      	ldr	r0, [r7, #4]
 8003a8c:	f7fd fc5e 	bl	800134c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2224      	movs	r2, #36	; 0x24
 8003a94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f022 0201 	bic.w	r2, r2, #1
 8003aa6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003ab6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003ac6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003ac8:	f001 fca4 	bl	8005414 <HAL_RCC_GetPCLK1Freq>
 8003acc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	4a7b      	ldr	r2, [pc, #492]	; (8003cc0 <HAL_I2C_Init+0x25c>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d807      	bhi.n	8003ae8 <HAL_I2C_Init+0x84>
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	4a7a      	ldr	r2, [pc, #488]	; (8003cc4 <HAL_I2C_Init+0x260>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	bf94      	ite	ls
 8003ae0:	2301      	movls	r3, #1
 8003ae2:	2300      	movhi	r3, #0
 8003ae4:	b2db      	uxtb	r3, r3
 8003ae6:	e006      	b.n	8003af6 <HAL_I2C_Init+0x92>
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	4a77      	ldr	r2, [pc, #476]	; (8003cc8 <HAL_I2C_Init+0x264>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	bf94      	ite	ls
 8003af0:	2301      	movls	r3, #1
 8003af2:	2300      	movhi	r3, #0
 8003af4:	b2db      	uxtb	r3, r3
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d001      	beq.n	8003afe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003afa:	2301      	movs	r3, #1
 8003afc:	e0db      	b.n	8003cb6 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	4a72      	ldr	r2, [pc, #456]	; (8003ccc <HAL_I2C_Init+0x268>)
 8003b02:	fba2 2303 	umull	r2, r3, r2, r3
 8003b06:	0c9b      	lsrs	r3, r3, #18
 8003b08:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	68ba      	ldr	r2, [r7, #8]
 8003b1a:	430a      	orrs	r2, r1
 8003b1c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	6a1b      	ldr	r3, [r3, #32]
 8003b24:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	4a64      	ldr	r2, [pc, #400]	; (8003cc0 <HAL_I2C_Init+0x25c>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d802      	bhi.n	8003b38 <HAL_I2C_Init+0xd4>
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	3301      	adds	r3, #1
 8003b36:	e009      	b.n	8003b4c <HAL_I2C_Init+0xe8>
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003b3e:	fb02 f303 	mul.w	r3, r2, r3
 8003b42:	4a63      	ldr	r2, [pc, #396]	; (8003cd0 <HAL_I2C_Init+0x26c>)
 8003b44:	fba2 2303 	umull	r2, r3, r2, r3
 8003b48:	099b      	lsrs	r3, r3, #6
 8003b4a:	3301      	adds	r3, #1
 8003b4c:	687a      	ldr	r2, [r7, #4]
 8003b4e:	6812      	ldr	r2, [r2, #0]
 8003b50:	430b      	orrs	r3, r1
 8003b52:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	69db      	ldr	r3, [r3, #28]
 8003b5a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003b5e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	4956      	ldr	r1, [pc, #344]	; (8003cc0 <HAL_I2C_Init+0x25c>)
 8003b68:	428b      	cmp	r3, r1
 8003b6a:	d80d      	bhi.n	8003b88 <HAL_I2C_Init+0x124>
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	1e59      	subs	r1, r3, #1
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	005b      	lsls	r3, r3, #1
 8003b76:	fbb1 f3f3 	udiv	r3, r1, r3
 8003b7a:	3301      	adds	r3, #1
 8003b7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b80:	2b04      	cmp	r3, #4
 8003b82:	bf38      	it	cc
 8003b84:	2304      	movcc	r3, #4
 8003b86:	e04f      	b.n	8003c28 <HAL_I2C_Init+0x1c4>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	689b      	ldr	r3, [r3, #8]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d111      	bne.n	8003bb4 <HAL_I2C_Init+0x150>
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	1e58      	subs	r0, r3, #1
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6859      	ldr	r1, [r3, #4]
 8003b98:	460b      	mov	r3, r1
 8003b9a:	005b      	lsls	r3, r3, #1
 8003b9c:	440b      	add	r3, r1
 8003b9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ba2:	3301      	adds	r3, #1
 8003ba4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	bf0c      	ite	eq
 8003bac:	2301      	moveq	r3, #1
 8003bae:	2300      	movne	r3, #0
 8003bb0:	b2db      	uxtb	r3, r3
 8003bb2:	e012      	b.n	8003bda <HAL_I2C_Init+0x176>
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	1e58      	subs	r0, r3, #1
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6859      	ldr	r1, [r3, #4]
 8003bbc:	460b      	mov	r3, r1
 8003bbe:	009b      	lsls	r3, r3, #2
 8003bc0:	440b      	add	r3, r1
 8003bc2:	0099      	lsls	r1, r3, #2
 8003bc4:	440b      	add	r3, r1
 8003bc6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003bca:	3301      	adds	r3, #1
 8003bcc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	bf0c      	ite	eq
 8003bd4:	2301      	moveq	r3, #1
 8003bd6:	2300      	movne	r3, #0
 8003bd8:	b2db      	uxtb	r3, r3
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d001      	beq.n	8003be2 <HAL_I2C_Init+0x17e>
 8003bde:	2301      	movs	r3, #1
 8003be0:	e022      	b.n	8003c28 <HAL_I2C_Init+0x1c4>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	689b      	ldr	r3, [r3, #8]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d10e      	bne.n	8003c08 <HAL_I2C_Init+0x1a4>
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	1e58      	subs	r0, r3, #1
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6859      	ldr	r1, [r3, #4]
 8003bf2:	460b      	mov	r3, r1
 8003bf4:	005b      	lsls	r3, r3, #1
 8003bf6:	440b      	add	r3, r1
 8003bf8:	fbb0 f3f3 	udiv	r3, r0, r3
 8003bfc:	3301      	adds	r3, #1
 8003bfe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c02:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c06:	e00f      	b.n	8003c28 <HAL_I2C_Init+0x1c4>
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	1e58      	subs	r0, r3, #1
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6859      	ldr	r1, [r3, #4]
 8003c10:	460b      	mov	r3, r1
 8003c12:	009b      	lsls	r3, r3, #2
 8003c14:	440b      	add	r3, r1
 8003c16:	0099      	lsls	r1, r3, #2
 8003c18:	440b      	add	r3, r1
 8003c1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c1e:	3301      	adds	r3, #1
 8003c20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c24:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003c28:	6879      	ldr	r1, [r7, #4]
 8003c2a:	6809      	ldr	r1, [r1, #0]
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	69da      	ldr	r2, [r3, #28]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6a1b      	ldr	r3, [r3, #32]
 8003c42:	431a      	orrs	r2, r3
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	430a      	orrs	r2, r1
 8003c4a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	689b      	ldr	r3, [r3, #8]
 8003c52:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003c56:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003c5a:	687a      	ldr	r2, [r7, #4]
 8003c5c:	6911      	ldr	r1, [r2, #16]
 8003c5e:	687a      	ldr	r2, [r7, #4]
 8003c60:	68d2      	ldr	r2, [r2, #12]
 8003c62:	4311      	orrs	r1, r2
 8003c64:	687a      	ldr	r2, [r7, #4]
 8003c66:	6812      	ldr	r2, [r2, #0]
 8003c68:	430b      	orrs	r3, r1
 8003c6a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	68db      	ldr	r3, [r3, #12]
 8003c72:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	695a      	ldr	r2, [r3, #20]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	699b      	ldr	r3, [r3, #24]
 8003c7e:	431a      	orrs	r2, r3
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	430a      	orrs	r2, r1
 8003c86:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f042 0201 	orr.w	r2, r2, #1
 8003c96:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2220      	movs	r2, #32
 8003ca2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003cb4:	2300      	movs	r3, #0
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	3710      	adds	r7, #16
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}
 8003cbe:	bf00      	nop
 8003cc0:	000186a0 	.word	0x000186a0
 8003cc4:	001e847f 	.word	0x001e847f
 8003cc8:	003d08ff 	.word	0x003d08ff
 8003ccc:	431bde83 	.word	0x431bde83
 8003cd0:	10624dd3 	.word	0x10624dd3

08003cd4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b088      	sub	sp, #32
 8003cd8:	af02      	add	r7, sp, #8
 8003cda:	60f8      	str	r0, [r7, #12]
 8003cdc:	607a      	str	r2, [r7, #4]
 8003cde:	461a      	mov	r2, r3
 8003ce0:	460b      	mov	r3, r1
 8003ce2:	817b      	strh	r3, [r7, #10]
 8003ce4:	4613      	mov	r3, r2
 8003ce6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003ce8:	f7ff f978 	bl	8002fdc <HAL_GetTick>
 8003cec:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cf4:	b2db      	uxtb	r3, r3
 8003cf6:	2b20      	cmp	r3, #32
 8003cf8:	f040 80e0 	bne.w	8003ebc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	9300      	str	r3, [sp, #0]
 8003d00:	2319      	movs	r3, #25
 8003d02:	2201      	movs	r2, #1
 8003d04:	4970      	ldr	r1, [pc, #448]	; (8003ec8 <HAL_I2C_Master_Transmit+0x1f4>)
 8003d06:	68f8      	ldr	r0, [r7, #12]
 8003d08:	f000 fd92 	bl	8004830 <I2C_WaitOnFlagUntilTimeout>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d001      	beq.n	8003d16 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003d12:	2302      	movs	r3, #2
 8003d14:	e0d3      	b.n	8003ebe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d1c:	2b01      	cmp	r3, #1
 8003d1e:	d101      	bne.n	8003d24 <HAL_I2C_Master_Transmit+0x50>
 8003d20:	2302      	movs	r3, #2
 8003d22:	e0cc      	b.n	8003ebe <HAL_I2C_Master_Transmit+0x1ea>
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2201      	movs	r2, #1
 8003d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 0301 	and.w	r3, r3, #1
 8003d36:	2b01      	cmp	r3, #1
 8003d38:	d007      	beq.n	8003d4a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	681a      	ldr	r2, [r3, #0]
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f042 0201 	orr.w	r2, r2, #1
 8003d48:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d58:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	2221      	movs	r2, #33	; 0x21
 8003d5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2210      	movs	r2, #16
 8003d66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	687a      	ldr	r2, [r7, #4]
 8003d74:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	893a      	ldrh	r2, [r7, #8]
 8003d7a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d80:	b29a      	uxth	r2, r3
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	4a50      	ldr	r2, [pc, #320]	; (8003ecc <HAL_I2C_Master_Transmit+0x1f8>)
 8003d8a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003d8c:	8979      	ldrh	r1, [r7, #10]
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	6a3a      	ldr	r2, [r7, #32]
 8003d92:	68f8      	ldr	r0, [r7, #12]
 8003d94:	f000 fbfe 	bl	8004594 <I2C_MasterRequestWrite>
 8003d98:	4603      	mov	r3, r0
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d001      	beq.n	8003da2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003d9e:	2301      	movs	r3, #1
 8003da0:	e08d      	b.n	8003ebe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003da2:	2300      	movs	r3, #0
 8003da4:	613b      	str	r3, [r7, #16]
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	695b      	ldr	r3, [r3, #20]
 8003dac:	613b      	str	r3, [r7, #16]
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	699b      	ldr	r3, [r3, #24]
 8003db4:	613b      	str	r3, [r7, #16]
 8003db6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003db8:	e066      	b.n	8003e88 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003dba:	697a      	ldr	r2, [r7, #20]
 8003dbc:	6a39      	ldr	r1, [r7, #32]
 8003dbe:	68f8      	ldr	r0, [r7, #12]
 8003dc0:	f000 fe0c 	bl	80049dc <I2C_WaitOnTXEFlagUntilTimeout>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d00d      	beq.n	8003de6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dce:	2b04      	cmp	r3, #4
 8003dd0:	d107      	bne.n	8003de2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	681a      	ldr	r2, [r3, #0]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003de0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e06b      	b.n	8003ebe <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dea:	781a      	ldrb	r2, [r3, #0]
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003df6:	1c5a      	adds	r2, r3, #1
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e00:	b29b      	uxth	r3, r3
 8003e02:	3b01      	subs	r3, #1
 8003e04:	b29a      	uxth	r2, r3
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e0e:	3b01      	subs	r3, #1
 8003e10:	b29a      	uxth	r2, r3
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	695b      	ldr	r3, [r3, #20]
 8003e1c:	f003 0304 	and.w	r3, r3, #4
 8003e20:	2b04      	cmp	r3, #4
 8003e22:	d11b      	bne.n	8003e5c <HAL_I2C_Master_Transmit+0x188>
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d017      	beq.n	8003e5c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e30:	781a      	ldrb	r2, [r3, #0]
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e3c:	1c5a      	adds	r2, r3, #1
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e46:	b29b      	uxth	r3, r3
 8003e48:	3b01      	subs	r3, #1
 8003e4a:	b29a      	uxth	r2, r3
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e54:	3b01      	subs	r3, #1
 8003e56:	b29a      	uxth	r2, r3
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e5c:	697a      	ldr	r2, [r7, #20]
 8003e5e:	6a39      	ldr	r1, [r7, #32]
 8003e60:	68f8      	ldr	r0, [r7, #12]
 8003e62:	f000 fdfc 	bl	8004a5e <I2C_WaitOnBTFFlagUntilTimeout>
 8003e66:	4603      	mov	r3, r0
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d00d      	beq.n	8003e88 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e70:	2b04      	cmp	r3, #4
 8003e72:	d107      	bne.n	8003e84 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e82:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003e84:	2301      	movs	r3, #1
 8003e86:	e01a      	b.n	8003ebe <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d194      	bne.n	8003dba <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	681a      	ldr	r2, [r3, #0]
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e9e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2220      	movs	r2, #32
 8003ea4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	e000      	b.n	8003ebe <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003ebc:	2302      	movs	r3, #2
  }
}
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	3718      	adds	r7, #24
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}
 8003ec6:	bf00      	nop
 8003ec8:	00100002 	.word	0x00100002
 8003ecc:	ffff0000 	.word	0xffff0000

08003ed0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b08c      	sub	sp, #48	; 0x30
 8003ed4:	af02      	add	r7, sp, #8
 8003ed6:	60f8      	str	r0, [r7, #12]
 8003ed8:	607a      	str	r2, [r7, #4]
 8003eda:	461a      	mov	r2, r3
 8003edc:	460b      	mov	r3, r1
 8003ede:	817b      	strh	r3, [r7, #10]
 8003ee0:	4613      	mov	r3, r2
 8003ee2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003ee4:	f7ff f87a 	bl	8002fdc <HAL_GetTick>
 8003ee8:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ef0:	b2db      	uxtb	r3, r3
 8003ef2:	2b20      	cmp	r3, #32
 8003ef4:	f040 820b 	bne.w	800430e <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003efa:	9300      	str	r3, [sp, #0]
 8003efc:	2319      	movs	r3, #25
 8003efe:	2201      	movs	r2, #1
 8003f00:	497c      	ldr	r1, [pc, #496]	; (80040f4 <HAL_I2C_Master_Receive+0x224>)
 8003f02:	68f8      	ldr	r0, [r7, #12]
 8003f04:	f000 fc94 	bl	8004830 <I2C_WaitOnFlagUntilTimeout>
 8003f08:	4603      	mov	r3, r0
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d001      	beq.n	8003f12 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8003f0e:	2302      	movs	r3, #2
 8003f10:	e1fe      	b.n	8004310 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f18:	2b01      	cmp	r3, #1
 8003f1a:	d101      	bne.n	8003f20 <HAL_I2C_Master_Receive+0x50>
 8003f1c:	2302      	movs	r3, #2
 8003f1e:	e1f7      	b.n	8004310 <HAL_I2C_Master_Receive+0x440>
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2201      	movs	r2, #1
 8003f24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f003 0301 	and.w	r3, r3, #1
 8003f32:	2b01      	cmp	r3, #1
 8003f34:	d007      	beq.n	8003f46 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	681a      	ldr	r2, [r3, #0]
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f042 0201 	orr.w	r2, r2, #1
 8003f44:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	681a      	ldr	r2, [r3, #0]
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f54:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2222      	movs	r2, #34	; 0x22
 8003f5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2210      	movs	r2, #16
 8003f62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	687a      	ldr	r2, [r7, #4]
 8003f70:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	893a      	ldrh	r2, [r7, #8]
 8003f76:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f7c:	b29a      	uxth	r2, r3
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	4a5c      	ldr	r2, [pc, #368]	; (80040f8 <HAL_I2C_Master_Receive+0x228>)
 8003f86:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003f88:	8979      	ldrh	r1, [r7, #10]
 8003f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003f8e:	68f8      	ldr	r0, [r7, #12]
 8003f90:	f000 fb82 	bl	8004698 <I2C_MasterRequestRead>
 8003f94:	4603      	mov	r3, r0
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d001      	beq.n	8003f9e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e1b8      	b.n	8004310 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d113      	bne.n	8003fce <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	623b      	str	r3, [r7, #32]
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	695b      	ldr	r3, [r3, #20]
 8003fb0:	623b      	str	r3, [r7, #32]
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	699b      	ldr	r3, [r3, #24]
 8003fb8:	623b      	str	r3, [r7, #32]
 8003fba:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	681a      	ldr	r2, [r3, #0]
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fca:	601a      	str	r2, [r3, #0]
 8003fcc:	e18c      	b.n	80042e8 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fd2:	2b01      	cmp	r3, #1
 8003fd4:	d11b      	bne.n	800400e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003fe4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	61fb      	str	r3, [r7, #28]
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	695b      	ldr	r3, [r3, #20]
 8003ff0:	61fb      	str	r3, [r7, #28]
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	699b      	ldr	r3, [r3, #24]
 8003ff8:	61fb      	str	r3, [r7, #28]
 8003ffa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	681a      	ldr	r2, [r3, #0]
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800400a:	601a      	str	r2, [r3, #0]
 800400c:	e16c      	b.n	80042e8 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004012:	2b02      	cmp	r3, #2
 8004014:	d11b      	bne.n	800404e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004024:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004034:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004036:	2300      	movs	r3, #0
 8004038:	61bb      	str	r3, [r7, #24]
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	695b      	ldr	r3, [r3, #20]
 8004040:	61bb      	str	r3, [r7, #24]
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	699b      	ldr	r3, [r3, #24]
 8004048:	61bb      	str	r3, [r7, #24]
 800404a:	69bb      	ldr	r3, [r7, #24]
 800404c:	e14c      	b.n	80042e8 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800405c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800405e:	2300      	movs	r3, #0
 8004060:	617b      	str	r3, [r7, #20]
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	695b      	ldr	r3, [r3, #20]
 8004068:	617b      	str	r3, [r7, #20]
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	699b      	ldr	r3, [r3, #24]
 8004070:	617b      	str	r3, [r7, #20]
 8004072:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004074:	e138      	b.n	80042e8 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800407a:	2b03      	cmp	r3, #3
 800407c:	f200 80f1 	bhi.w	8004262 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004084:	2b01      	cmp	r3, #1
 8004086:	d123      	bne.n	80040d0 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004088:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800408a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800408c:	68f8      	ldr	r0, [r7, #12]
 800408e:	f000 fd27 	bl	8004ae0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004092:	4603      	mov	r3, r0
 8004094:	2b00      	cmp	r3, #0
 8004096:	d001      	beq.n	800409c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004098:	2301      	movs	r3, #1
 800409a:	e139      	b.n	8004310 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	691a      	ldr	r2, [r3, #16]
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040a6:	b2d2      	uxtb	r2, r2
 80040a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ae:	1c5a      	adds	r2, r3, #1
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040b8:	3b01      	subs	r3, #1
 80040ba:	b29a      	uxth	r2, r3
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040c4:	b29b      	uxth	r3, r3
 80040c6:	3b01      	subs	r3, #1
 80040c8:	b29a      	uxth	r2, r3
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	855a      	strh	r2, [r3, #42]	; 0x2a
 80040ce:	e10b      	b.n	80042e8 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040d4:	2b02      	cmp	r3, #2
 80040d6:	d14e      	bne.n	8004176 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80040d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040da:	9300      	str	r3, [sp, #0]
 80040dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040de:	2200      	movs	r2, #0
 80040e0:	4906      	ldr	r1, [pc, #24]	; (80040fc <HAL_I2C_Master_Receive+0x22c>)
 80040e2:	68f8      	ldr	r0, [r7, #12]
 80040e4:	f000 fba4 	bl	8004830 <I2C_WaitOnFlagUntilTimeout>
 80040e8:	4603      	mov	r3, r0
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d008      	beq.n	8004100 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80040ee:	2301      	movs	r3, #1
 80040f0:	e10e      	b.n	8004310 <HAL_I2C_Master_Receive+0x440>
 80040f2:	bf00      	nop
 80040f4:	00100002 	.word	0x00100002
 80040f8:	ffff0000 	.word	0xffff0000
 80040fc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	681a      	ldr	r2, [r3, #0]
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800410e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	691a      	ldr	r2, [r3, #16]
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800411a:	b2d2      	uxtb	r2, r2
 800411c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004122:	1c5a      	adds	r2, r3, #1
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800412c:	3b01      	subs	r3, #1
 800412e:	b29a      	uxth	r2, r3
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004138:	b29b      	uxth	r3, r3
 800413a:	3b01      	subs	r3, #1
 800413c:	b29a      	uxth	r2, r3
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	691a      	ldr	r2, [r3, #16]
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800414c:	b2d2      	uxtb	r2, r2
 800414e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004154:	1c5a      	adds	r2, r3, #1
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800415e:	3b01      	subs	r3, #1
 8004160:	b29a      	uxth	r2, r3
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800416a:	b29b      	uxth	r3, r3
 800416c:	3b01      	subs	r3, #1
 800416e:	b29a      	uxth	r2, r3
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004174:	e0b8      	b.n	80042e8 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004178:	9300      	str	r3, [sp, #0]
 800417a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800417c:	2200      	movs	r2, #0
 800417e:	4966      	ldr	r1, [pc, #408]	; (8004318 <HAL_I2C_Master_Receive+0x448>)
 8004180:	68f8      	ldr	r0, [r7, #12]
 8004182:	f000 fb55 	bl	8004830 <I2C_WaitOnFlagUntilTimeout>
 8004186:	4603      	mov	r3, r0
 8004188:	2b00      	cmp	r3, #0
 800418a:	d001      	beq.n	8004190 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800418c:	2301      	movs	r3, #1
 800418e:	e0bf      	b.n	8004310 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	681a      	ldr	r2, [r3, #0]
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800419e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	691a      	ldr	r2, [r3, #16]
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041aa:	b2d2      	uxtb	r2, r2
 80041ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041b2:	1c5a      	adds	r2, r3, #1
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041bc:	3b01      	subs	r3, #1
 80041be:	b29a      	uxth	r2, r3
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041c8:	b29b      	uxth	r3, r3
 80041ca:	3b01      	subs	r3, #1
 80041cc:	b29a      	uxth	r2, r3
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80041d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d4:	9300      	str	r3, [sp, #0]
 80041d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041d8:	2200      	movs	r2, #0
 80041da:	494f      	ldr	r1, [pc, #316]	; (8004318 <HAL_I2C_Master_Receive+0x448>)
 80041dc:	68f8      	ldr	r0, [r7, #12]
 80041de:	f000 fb27 	bl	8004830 <I2C_WaitOnFlagUntilTimeout>
 80041e2:	4603      	mov	r3, r0
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d001      	beq.n	80041ec <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80041e8:	2301      	movs	r3, #1
 80041ea:	e091      	b.n	8004310 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	681a      	ldr	r2, [r3, #0]
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041fa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	691a      	ldr	r2, [r3, #16]
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004206:	b2d2      	uxtb	r2, r2
 8004208:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800420e:	1c5a      	adds	r2, r3, #1
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004218:	3b01      	subs	r3, #1
 800421a:	b29a      	uxth	r2, r3
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004224:	b29b      	uxth	r3, r3
 8004226:	3b01      	subs	r3, #1
 8004228:	b29a      	uxth	r2, r3
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	691a      	ldr	r2, [r3, #16]
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004238:	b2d2      	uxtb	r2, r2
 800423a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004240:	1c5a      	adds	r2, r3, #1
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800424a:	3b01      	subs	r3, #1
 800424c:	b29a      	uxth	r2, r3
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004256:	b29b      	uxth	r3, r3
 8004258:	3b01      	subs	r3, #1
 800425a:	b29a      	uxth	r2, r3
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004260:	e042      	b.n	80042e8 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004262:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004264:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004266:	68f8      	ldr	r0, [r7, #12]
 8004268:	f000 fc3a 	bl	8004ae0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800426c:	4603      	mov	r3, r0
 800426e:	2b00      	cmp	r3, #0
 8004270:	d001      	beq.n	8004276 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e04c      	b.n	8004310 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	691a      	ldr	r2, [r3, #16]
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004280:	b2d2      	uxtb	r2, r2
 8004282:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004288:	1c5a      	adds	r2, r3, #1
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004292:	3b01      	subs	r3, #1
 8004294:	b29a      	uxth	r2, r3
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800429e:	b29b      	uxth	r3, r3
 80042a0:	3b01      	subs	r3, #1
 80042a2:	b29a      	uxth	r2, r3
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	695b      	ldr	r3, [r3, #20]
 80042ae:	f003 0304 	and.w	r3, r3, #4
 80042b2:	2b04      	cmp	r3, #4
 80042b4:	d118      	bne.n	80042e8 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	691a      	ldr	r2, [r3, #16]
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042c0:	b2d2      	uxtb	r2, r2
 80042c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042c8:	1c5a      	adds	r2, r3, #1
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042d2:	3b01      	subs	r3, #1
 80042d4:	b29a      	uxth	r2, r3
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042de:	b29b      	uxth	r3, r3
 80042e0:	3b01      	subs	r3, #1
 80042e2:	b29a      	uxth	r2, r3
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	f47f aec2 	bne.w	8004076 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2220      	movs	r2, #32
 80042f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2200      	movs	r2, #0
 80042fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2200      	movs	r2, #0
 8004306:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800430a:	2300      	movs	r3, #0
 800430c:	e000      	b.n	8004310 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800430e:	2302      	movs	r3, #2
  }
}
 8004310:	4618      	mov	r0, r3
 8004312:	3728      	adds	r7, #40	; 0x28
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}
 8004318:	00010004 	.word	0x00010004

0800431c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b08a      	sub	sp, #40	; 0x28
 8004320:	af02      	add	r7, sp, #8
 8004322:	60f8      	str	r0, [r7, #12]
 8004324:	607a      	str	r2, [r7, #4]
 8004326:	603b      	str	r3, [r7, #0]
 8004328:	460b      	mov	r3, r1
 800432a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800432c:	f7fe fe56 	bl	8002fdc <HAL_GetTick>
 8004330:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8004332:	2301      	movs	r3, #1
 8004334:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800433c:	b2db      	uxtb	r3, r3
 800433e:	2b20      	cmp	r3, #32
 8004340:	f040 8110 	bne.w	8004564 <HAL_I2C_IsDeviceReady+0x248>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004344:	69fb      	ldr	r3, [r7, #28]
 8004346:	9300      	str	r3, [sp, #0]
 8004348:	2319      	movs	r3, #25
 800434a:	2201      	movs	r2, #1
 800434c:	4988      	ldr	r1, [pc, #544]	; (8004570 <HAL_I2C_IsDeviceReady+0x254>)
 800434e:	68f8      	ldr	r0, [r7, #12]
 8004350:	f000 fa6e 	bl	8004830 <I2C_WaitOnFlagUntilTimeout>
 8004354:	4603      	mov	r3, r0
 8004356:	2b00      	cmp	r3, #0
 8004358:	d001      	beq.n	800435e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800435a:	2302      	movs	r3, #2
 800435c:	e103      	b.n	8004566 <HAL_I2C_IsDeviceReady+0x24a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004364:	2b01      	cmp	r3, #1
 8004366:	d101      	bne.n	800436c <HAL_I2C_IsDeviceReady+0x50>
 8004368:	2302      	movs	r3, #2
 800436a:	e0fc      	b.n	8004566 <HAL_I2C_IsDeviceReady+0x24a>
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2201      	movs	r2, #1
 8004370:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f003 0301 	and.w	r3, r3, #1
 800437e:	2b01      	cmp	r3, #1
 8004380:	d007      	beq.n	8004392 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f042 0201 	orr.w	r2, r2, #1
 8004390:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	681a      	ldr	r2, [r3, #0]
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80043a0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2224      	movs	r2, #36	; 0x24
 80043a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2200      	movs	r2, #0
 80043ae:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	4a70      	ldr	r2, [pc, #448]	; (8004574 <HAL_I2C_IsDeviceReady+0x258>)
 80043b4:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043c4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80043c6:	69fb      	ldr	r3, [r7, #28]
 80043c8:	9300      	str	r3, [sp, #0]
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	2200      	movs	r2, #0
 80043ce:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80043d2:	68f8      	ldr	r0, [r7, #12]
 80043d4:	f000 fa2c 	bl	8004830 <I2C_WaitOnFlagUntilTimeout>
 80043d8:	4603      	mov	r3, r0
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d00c      	beq.n	80043f8 <HAL_I2C_IsDeviceReady+0xdc>
      {
        if (hi2c->Instance->CR1 & I2C_CR1_START)
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d003      	beq.n	80043f4 <HAL_I2C_IsDeviceReady+0xd8>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 80043f2:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80043f4:	2303      	movs	r3, #3
 80043f6:	e0b6      	b.n	8004566 <HAL_I2C_IsDeviceReady+0x24a>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80043f8:	897b      	ldrh	r3, [r7, #10]
 80043fa:	b2db      	uxtb	r3, r3
 80043fc:	461a      	mov	r2, r3
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004406:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8004408:	f7fe fde8 	bl	8002fdc <HAL_GetTick>
 800440c:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	695b      	ldr	r3, [r3, #20]
 8004414:	f003 0302 	and.w	r3, r3, #2
 8004418:	2b02      	cmp	r3, #2
 800441a:	bf0c      	ite	eq
 800441c:	2301      	moveq	r3, #1
 800441e:	2300      	movne	r3, #0
 8004420:	b2db      	uxtb	r3, r3
 8004422:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	695b      	ldr	r3, [r3, #20]
 800442a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800442e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004432:	bf0c      	ite	eq
 8004434:	2301      	moveq	r3, #1
 8004436:	2300      	movne	r3, #0
 8004438:	b2db      	uxtb	r3, r3
 800443a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800443c:	e025      	b.n	800448a <HAL_I2C_IsDeviceReady+0x16e>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800443e:	f7fe fdcd 	bl	8002fdc <HAL_GetTick>
 8004442:	4602      	mov	r2, r0
 8004444:	69fb      	ldr	r3, [r7, #28]
 8004446:	1ad3      	subs	r3, r2, r3
 8004448:	683a      	ldr	r2, [r7, #0]
 800444a:	429a      	cmp	r2, r3
 800444c:	d302      	bcc.n	8004454 <HAL_I2C_IsDeviceReady+0x138>
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d103      	bne.n	800445c <HAL_I2C_IsDeviceReady+0x140>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	22a0      	movs	r2, #160	; 0xa0
 8004458:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	695b      	ldr	r3, [r3, #20]
 8004462:	f003 0302 	and.w	r3, r3, #2
 8004466:	2b02      	cmp	r3, #2
 8004468:	bf0c      	ite	eq
 800446a:	2301      	moveq	r3, #1
 800446c:	2300      	movne	r3, #0
 800446e:	b2db      	uxtb	r3, r3
 8004470:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	695b      	ldr	r3, [r3, #20]
 8004478:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800447c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004480:	bf0c      	ite	eq
 8004482:	2301      	moveq	r3, #1
 8004484:	2300      	movne	r3, #0
 8004486:	b2db      	uxtb	r3, r3
 8004488:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004490:	b2db      	uxtb	r3, r3
 8004492:	2ba0      	cmp	r3, #160	; 0xa0
 8004494:	d005      	beq.n	80044a2 <HAL_I2C_IsDeviceReady+0x186>
 8004496:	7dfb      	ldrb	r3, [r7, #23]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d102      	bne.n	80044a2 <HAL_I2C_IsDeviceReady+0x186>
 800449c:	7dbb      	ldrb	r3, [r7, #22]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d0cd      	beq.n	800443e <HAL_I2C_IsDeviceReady+0x122>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2220      	movs	r2, #32
 80044a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	695b      	ldr	r3, [r3, #20]
 80044b0:	f003 0302 	and.w	r3, r3, #2
 80044b4:	2b02      	cmp	r3, #2
 80044b6:	d129      	bne.n	800450c <HAL_I2C_IsDeviceReady+0x1f0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044c6:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044c8:	2300      	movs	r3, #0
 80044ca:	613b      	str	r3, [r7, #16]
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	695b      	ldr	r3, [r3, #20]
 80044d2:	613b      	str	r3, [r7, #16]
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	699b      	ldr	r3, [r3, #24]
 80044da:	613b      	str	r3, [r7, #16]
 80044dc:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80044de:	69fb      	ldr	r3, [r7, #28]
 80044e0:	9300      	str	r3, [sp, #0]
 80044e2:	2319      	movs	r3, #25
 80044e4:	2201      	movs	r2, #1
 80044e6:	4922      	ldr	r1, [pc, #136]	; (8004570 <HAL_I2C_IsDeviceReady+0x254>)
 80044e8:	68f8      	ldr	r0, [r7, #12]
 80044ea:	f000 f9a1 	bl	8004830 <I2C_WaitOnFlagUntilTimeout>
 80044ee:	4603      	mov	r3, r0
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d001      	beq.n	80044f8 <HAL_I2C_IsDeviceReady+0x1dc>
        {
          return HAL_ERROR;
 80044f4:	2301      	movs	r3, #1
 80044f6:	e036      	b.n	8004566 <HAL_I2C_IsDeviceReady+0x24a>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	2220      	movs	r2, #32
 80044fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2200      	movs	r2, #0
 8004504:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8004508:	2300      	movs	r3, #0
 800450a:	e02c      	b.n	8004566 <HAL_I2C_IsDeviceReady+0x24a>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	681a      	ldr	r2, [r3, #0]
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800451a:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004524:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004526:	69fb      	ldr	r3, [r7, #28]
 8004528:	9300      	str	r3, [sp, #0]
 800452a:	2319      	movs	r3, #25
 800452c:	2201      	movs	r2, #1
 800452e:	4910      	ldr	r1, [pc, #64]	; (8004570 <HAL_I2C_IsDeviceReady+0x254>)
 8004530:	68f8      	ldr	r0, [r7, #12]
 8004532:	f000 f97d 	bl	8004830 <I2C_WaitOnFlagUntilTimeout>
 8004536:	4603      	mov	r3, r0
 8004538:	2b00      	cmp	r3, #0
 800453a:	d001      	beq.n	8004540 <HAL_I2C_IsDeviceReady+0x224>
        {
          return HAL_ERROR;
 800453c:	2301      	movs	r3, #1
 800453e:	e012      	b.n	8004566 <HAL_I2C_IsDeviceReady+0x24a>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004540:	69bb      	ldr	r3, [r7, #24]
 8004542:	3301      	adds	r3, #1
 8004544:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004546:	69ba      	ldr	r2, [r7, #24]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	429a      	cmp	r2, r3
 800454c:	f4ff af33 	bcc.w	80043b6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2220      	movs	r2, #32
 8004554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	2200      	movs	r2, #0
 800455c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004560:	2301      	movs	r3, #1
 8004562:	e000      	b.n	8004566 <HAL_I2C_IsDeviceReady+0x24a>
  }
  else
  {
    return HAL_BUSY;
 8004564:	2302      	movs	r3, #2
  }
}
 8004566:	4618      	mov	r0, r3
 8004568:	3720      	adds	r7, #32
 800456a:	46bd      	mov	sp, r7
 800456c:	bd80      	pop	{r7, pc}
 800456e:	bf00      	nop
 8004570:	00100002 	.word	0x00100002
 8004574:	ffff0000 	.word	0xffff0000

08004578 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8004578:	b480      	push	{r7}
 800457a:	b083      	sub	sp, #12
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004586:	b2db      	uxtb	r3, r3
}
 8004588:	4618      	mov	r0, r3
 800458a:	370c      	adds	r7, #12
 800458c:	46bd      	mov	sp, r7
 800458e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004592:	4770      	bx	lr

08004594 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b088      	sub	sp, #32
 8004598:	af02      	add	r7, sp, #8
 800459a:	60f8      	str	r0, [r7, #12]
 800459c:	607a      	str	r2, [r7, #4]
 800459e:	603b      	str	r3, [r7, #0]
 80045a0:	460b      	mov	r3, r1
 80045a2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045a8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80045aa:	697b      	ldr	r3, [r7, #20]
 80045ac:	2b08      	cmp	r3, #8
 80045ae:	d006      	beq.n	80045be <I2C_MasterRequestWrite+0x2a>
 80045b0:	697b      	ldr	r3, [r7, #20]
 80045b2:	2b01      	cmp	r3, #1
 80045b4:	d003      	beq.n	80045be <I2C_MasterRequestWrite+0x2a>
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80045bc:	d108      	bne.n	80045d0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80045cc:	601a      	str	r2, [r3, #0]
 80045ce:	e00b      	b.n	80045e8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045d4:	2b12      	cmp	r3, #18
 80045d6:	d107      	bne.n	80045e8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	681a      	ldr	r2, [r3, #0]
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80045e6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	9300      	str	r3, [sp, #0]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2200      	movs	r2, #0
 80045f0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80045f4:	68f8      	ldr	r0, [r7, #12]
 80045f6:	f000 f91b 	bl	8004830 <I2C_WaitOnFlagUntilTimeout>
 80045fa:	4603      	mov	r3, r0
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d00c      	beq.n	800461a <I2C_MasterRequestWrite+0x86>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800460a:	2b00      	cmp	r3, #0
 800460c:	d003      	beq.n	8004616 <I2C_MasterRequestWrite+0x82>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004614:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004616:	2303      	movs	r3, #3
 8004618:	e035      	b.n	8004686 <I2C_MasterRequestWrite+0xf2>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	691b      	ldr	r3, [r3, #16]
 800461e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004622:	d108      	bne.n	8004636 <I2C_MasterRequestWrite+0xa2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004624:	897b      	ldrh	r3, [r7, #10]
 8004626:	b2db      	uxtb	r3, r3
 8004628:	461a      	mov	r2, r3
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004632:	611a      	str	r2, [r3, #16]
 8004634:	e01b      	b.n	800466e <I2C_MasterRequestWrite+0xda>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004636:	897b      	ldrh	r3, [r7, #10]
 8004638:	11db      	asrs	r3, r3, #7
 800463a:	b2db      	uxtb	r3, r3
 800463c:	f003 0306 	and.w	r3, r3, #6
 8004640:	b2db      	uxtb	r3, r3
 8004642:	f063 030f 	orn	r3, r3, #15
 8004646:	b2da      	uxtb	r2, r3
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	687a      	ldr	r2, [r7, #4]
 8004652:	490f      	ldr	r1, [pc, #60]	; (8004690 <I2C_MasterRequestWrite+0xfc>)
 8004654:	68f8      	ldr	r0, [r7, #12]
 8004656:	f000 f942 	bl	80048de <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800465a:	4603      	mov	r3, r0
 800465c:	2b00      	cmp	r3, #0
 800465e:	d001      	beq.n	8004664 <I2C_MasterRequestWrite+0xd0>
    {
      return HAL_ERROR;
 8004660:	2301      	movs	r3, #1
 8004662:	e010      	b.n	8004686 <I2C_MasterRequestWrite+0xf2>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004664:	897b      	ldrh	r3, [r7, #10]
 8004666:	b2da      	uxtb	r2, r3
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	687a      	ldr	r2, [r7, #4]
 8004672:	4908      	ldr	r1, [pc, #32]	; (8004694 <I2C_MasterRequestWrite+0x100>)
 8004674:	68f8      	ldr	r0, [r7, #12]
 8004676:	f000 f932 	bl	80048de <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800467a:	4603      	mov	r3, r0
 800467c:	2b00      	cmp	r3, #0
 800467e:	d001      	beq.n	8004684 <I2C_MasterRequestWrite+0xf0>
  {
    return HAL_ERROR;
 8004680:	2301      	movs	r3, #1
 8004682:	e000      	b.n	8004686 <I2C_MasterRequestWrite+0xf2>
  }

  return HAL_OK;
 8004684:	2300      	movs	r3, #0
}
 8004686:	4618      	mov	r0, r3
 8004688:	3718      	adds	r7, #24
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}
 800468e:	bf00      	nop
 8004690:	00010008 	.word	0x00010008
 8004694:	00010002 	.word	0x00010002

08004698 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b088      	sub	sp, #32
 800469c:	af02      	add	r7, sp, #8
 800469e:	60f8      	str	r0, [r7, #12]
 80046a0:	607a      	str	r2, [r7, #4]
 80046a2:	603b      	str	r3, [r7, #0]
 80046a4:	460b      	mov	r3, r1
 80046a6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046ac:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	681a      	ldr	r2, [r3, #0]
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80046bc:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80046be:	697b      	ldr	r3, [r7, #20]
 80046c0:	2b08      	cmp	r3, #8
 80046c2:	d006      	beq.n	80046d2 <I2C_MasterRequestRead+0x3a>
 80046c4:	697b      	ldr	r3, [r7, #20]
 80046c6:	2b01      	cmp	r3, #1
 80046c8:	d003      	beq.n	80046d2 <I2C_MasterRequestRead+0x3a>
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80046d0:	d108      	bne.n	80046e4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	681a      	ldr	r2, [r3, #0]
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80046e0:	601a      	str	r2, [r3, #0]
 80046e2:	e00b      	b.n	80046fc <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046e8:	2b11      	cmp	r3, #17
 80046ea:	d107      	bne.n	80046fc <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	681a      	ldr	r2, [r3, #0]
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80046fa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	9300      	str	r3, [sp, #0]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2200      	movs	r2, #0
 8004704:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004708:	68f8      	ldr	r0, [r7, #12]
 800470a:	f000 f891 	bl	8004830 <I2C_WaitOnFlagUntilTimeout>
 800470e:	4603      	mov	r3, r0
 8004710:	2b00      	cmp	r3, #0
 8004712:	d00c      	beq.n	800472e <I2C_MasterRequestRead+0x96>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800471e:	2b00      	cmp	r3, #0
 8004720:	d003      	beq.n	800472a <I2C_MasterRequestRead+0x92>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004728:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800472a:	2303      	movs	r3, #3
 800472c:	e078      	b.n	8004820 <I2C_MasterRequestRead+0x188>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	691b      	ldr	r3, [r3, #16]
 8004732:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004736:	d108      	bne.n	800474a <I2C_MasterRequestRead+0xb2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004738:	897b      	ldrh	r3, [r7, #10]
 800473a:	b2db      	uxtb	r3, r3
 800473c:	f043 0301 	orr.w	r3, r3, #1
 8004740:	b2da      	uxtb	r2, r3
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	611a      	str	r2, [r3, #16]
 8004748:	e05e      	b.n	8004808 <I2C_MasterRequestRead+0x170>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800474a:	897b      	ldrh	r3, [r7, #10]
 800474c:	11db      	asrs	r3, r3, #7
 800474e:	b2db      	uxtb	r3, r3
 8004750:	f003 0306 	and.w	r3, r3, #6
 8004754:	b2db      	uxtb	r3, r3
 8004756:	f063 030f 	orn	r3, r3, #15
 800475a:	b2da      	uxtb	r2, r3
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	687a      	ldr	r2, [r7, #4]
 8004766:	4930      	ldr	r1, [pc, #192]	; (8004828 <I2C_MasterRequestRead+0x190>)
 8004768:	68f8      	ldr	r0, [r7, #12]
 800476a:	f000 f8b8 	bl	80048de <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800476e:	4603      	mov	r3, r0
 8004770:	2b00      	cmp	r3, #0
 8004772:	d001      	beq.n	8004778 <I2C_MasterRequestRead+0xe0>
    {
      return HAL_ERROR;
 8004774:	2301      	movs	r3, #1
 8004776:	e053      	b.n	8004820 <I2C_MasterRequestRead+0x188>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004778:	897b      	ldrh	r3, [r7, #10]
 800477a:	b2da      	uxtb	r2, r3
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	687a      	ldr	r2, [r7, #4]
 8004786:	4929      	ldr	r1, [pc, #164]	; (800482c <I2C_MasterRequestRead+0x194>)
 8004788:	68f8      	ldr	r0, [r7, #12]
 800478a:	f000 f8a8 	bl	80048de <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800478e:	4603      	mov	r3, r0
 8004790:	2b00      	cmp	r3, #0
 8004792:	d001      	beq.n	8004798 <I2C_MasterRequestRead+0x100>
    {
      return HAL_ERROR;
 8004794:	2301      	movs	r3, #1
 8004796:	e043      	b.n	8004820 <I2C_MasterRequestRead+0x188>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004798:	2300      	movs	r3, #0
 800479a:	613b      	str	r3, [r7, #16]
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	695b      	ldr	r3, [r3, #20]
 80047a2:	613b      	str	r3, [r7, #16]
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	699b      	ldr	r3, [r3, #24]
 80047aa:	613b      	str	r3, [r7, #16]
 80047ac:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80047bc:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	9300      	str	r3, [sp, #0]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2200      	movs	r2, #0
 80047c6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80047ca:	68f8      	ldr	r0, [r7, #12]
 80047cc:	f000 f830 	bl	8004830 <I2C_WaitOnFlagUntilTimeout>
 80047d0:	4603      	mov	r3, r0
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d00c      	beq.n	80047f0 <I2C_MasterRequestRead+0x158>
    {
      if (hi2c->Instance->CR1 & I2C_CR1_START)
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d003      	beq.n	80047ec <I2C_MasterRequestRead+0x154>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80047ea:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80047ec:	2303      	movs	r3, #3
 80047ee:	e017      	b.n	8004820 <I2C_MasterRequestRead+0x188>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80047f0:	897b      	ldrh	r3, [r7, #10]
 80047f2:	11db      	asrs	r3, r3, #7
 80047f4:	b2db      	uxtb	r3, r3
 80047f6:	f003 0306 	and.w	r3, r3, #6
 80047fa:	b2db      	uxtb	r3, r3
 80047fc:	f063 030e 	orn	r3, r3, #14
 8004800:	b2da      	uxtb	r2, r3
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	687a      	ldr	r2, [r7, #4]
 800480c:	4907      	ldr	r1, [pc, #28]	; (800482c <I2C_MasterRequestRead+0x194>)
 800480e:	68f8      	ldr	r0, [r7, #12]
 8004810:	f000 f865 	bl	80048de <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004814:	4603      	mov	r3, r0
 8004816:	2b00      	cmp	r3, #0
 8004818:	d001      	beq.n	800481e <I2C_MasterRequestRead+0x186>
  {
    return HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	e000      	b.n	8004820 <I2C_MasterRequestRead+0x188>
  }

  return HAL_OK;
 800481e:	2300      	movs	r3, #0
}
 8004820:	4618      	mov	r0, r3
 8004822:	3718      	adds	r7, #24
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}
 8004828:	00010008 	.word	0x00010008
 800482c:	00010002 	.word	0x00010002

08004830 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b084      	sub	sp, #16
 8004834:	af00      	add	r7, sp, #0
 8004836:	60f8      	str	r0, [r7, #12]
 8004838:	60b9      	str	r1, [r7, #8]
 800483a:	603b      	str	r3, [r7, #0]
 800483c:	4613      	mov	r3, r2
 800483e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004840:	e025      	b.n	800488e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004848:	d021      	beq.n	800488e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800484a:	f7fe fbc7 	bl	8002fdc <HAL_GetTick>
 800484e:	4602      	mov	r2, r0
 8004850:	69bb      	ldr	r3, [r7, #24]
 8004852:	1ad3      	subs	r3, r2, r3
 8004854:	683a      	ldr	r2, [r7, #0]
 8004856:	429a      	cmp	r2, r3
 8004858:	d302      	bcc.n	8004860 <I2C_WaitOnFlagUntilTimeout+0x30>
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d116      	bne.n	800488e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	2200      	movs	r2, #0
 8004864:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	2220      	movs	r2, #32
 800486a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	2200      	movs	r2, #0
 8004872:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800487a:	f043 0220 	orr.w	r2, r3, #32
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	2200      	movs	r2, #0
 8004886:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800488a:	2301      	movs	r3, #1
 800488c:	e023      	b.n	80048d6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	0c1b      	lsrs	r3, r3, #16
 8004892:	b2db      	uxtb	r3, r3
 8004894:	2b01      	cmp	r3, #1
 8004896:	d10d      	bne.n	80048b4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	695b      	ldr	r3, [r3, #20]
 800489e:	43da      	mvns	r2, r3
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	4013      	ands	r3, r2
 80048a4:	b29b      	uxth	r3, r3
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	bf0c      	ite	eq
 80048aa:	2301      	moveq	r3, #1
 80048ac:	2300      	movne	r3, #0
 80048ae:	b2db      	uxtb	r3, r3
 80048b0:	461a      	mov	r2, r3
 80048b2:	e00c      	b.n	80048ce <I2C_WaitOnFlagUntilTimeout+0x9e>
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	699b      	ldr	r3, [r3, #24]
 80048ba:	43da      	mvns	r2, r3
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	4013      	ands	r3, r2
 80048c0:	b29b      	uxth	r3, r3
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	bf0c      	ite	eq
 80048c6:	2301      	moveq	r3, #1
 80048c8:	2300      	movne	r3, #0
 80048ca:	b2db      	uxtb	r3, r3
 80048cc:	461a      	mov	r2, r3
 80048ce:	79fb      	ldrb	r3, [r7, #7]
 80048d0:	429a      	cmp	r2, r3
 80048d2:	d0b6      	beq.n	8004842 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80048d4:	2300      	movs	r3, #0
}
 80048d6:	4618      	mov	r0, r3
 80048d8:	3710      	adds	r7, #16
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}

080048de <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80048de:	b580      	push	{r7, lr}
 80048e0:	b084      	sub	sp, #16
 80048e2:	af00      	add	r7, sp, #0
 80048e4:	60f8      	str	r0, [r7, #12]
 80048e6:	60b9      	str	r1, [r7, #8]
 80048e8:	607a      	str	r2, [r7, #4]
 80048ea:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80048ec:	e051      	b.n	8004992 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	695b      	ldr	r3, [r3, #20]
 80048f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048fc:	d123      	bne.n	8004946 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	681a      	ldr	r2, [r3, #0]
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800490c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004916:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	2200      	movs	r2, #0
 800491c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	2220      	movs	r2, #32
 8004922:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2200      	movs	r2, #0
 800492a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004932:	f043 0204 	orr.w	r2, r3, #4
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	2200      	movs	r2, #0
 800493e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	e046      	b.n	80049d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800494c:	d021      	beq.n	8004992 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800494e:	f7fe fb45 	bl	8002fdc <HAL_GetTick>
 8004952:	4602      	mov	r2, r0
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	1ad3      	subs	r3, r2, r3
 8004958:	687a      	ldr	r2, [r7, #4]
 800495a:	429a      	cmp	r2, r3
 800495c:	d302      	bcc.n	8004964 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d116      	bne.n	8004992 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2200      	movs	r2, #0
 8004968:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2220      	movs	r2, #32
 800496e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	2200      	movs	r2, #0
 8004976:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800497e:	f043 0220 	orr.w	r2, r3, #32
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2200      	movs	r2, #0
 800498a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	e020      	b.n	80049d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004992:	68bb      	ldr	r3, [r7, #8]
 8004994:	0c1b      	lsrs	r3, r3, #16
 8004996:	b2db      	uxtb	r3, r3
 8004998:	2b01      	cmp	r3, #1
 800499a:	d10c      	bne.n	80049b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	695b      	ldr	r3, [r3, #20]
 80049a2:	43da      	mvns	r2, r3
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	4013      	ands	r3, r2
 80049a8:	b29b      	uxth	r3, r3
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	bf14      	ite	ne
 80049ae:	2301      	movne	r3, #1
 80049b0:	2300      	moveq	r3, #0
 80049b2:	b2db      	uxtb	r3, r3
 80049b4:	e00b      	b.n	80049ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	699b      	ldr	r3, [r3, #24]
 80049bc:	43da      	mvns	r2, r3
 80049be:	68bb      	ldr	r3, [r7, #8]
 80049c0:	4013      	ands	r3, r2
 80049c2:	b29b      	uxth	r3, r3
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	bf14      	ite	ne
 80049c8:	2301      	movne	r3, #1
 80049ca:	2300      	moveq	r3, #0
 80049cc:	b2db      	uxtb	r3, r3
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d18d      	bne.n	80048ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80049d2:	2300      	movs	r3, #0
}
 80049d4:	4618      	mov	r0, r3
 80049d6:	3710      	adds	r7, #16
 80049d8:	46bd      	mov	sp, r7
 80049da:	bd80      	pop	{r7, pc}

080049dc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b084      	sub	sp, #16
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	60f8      	str	r0, [r7, #12]
 80049e4:	60b9      	str	r1, [r7, #8]
 80049e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80049e8:	e02d      	b.n	8004a46 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80049ea:	68f8      	ldr	r0, [r7, #12]
 80049ec:	f000 f8ce 	bl	8004b8c <I2C_IsAcknowledgeFailed>
 80049f0:	4603      	mov	r3, r0
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d001      	beq.n	80049fa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80049f6:	2301      	movs	r3, #1
 80049f8:	e02d      	b.n	8004a56 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049fa:	68bb      	ldr	r3, [r7, #8]
 80049fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a00:	d021      	beq.n	8004a46 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a02:	f7fe faeb 	bl	8002fdc <HAL_GetTick>
 8004a06:	4602      	mov	r2, r0
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	1ad3      	subs	r3, r2, r3
 8004a0c:	68ba      	ldr	r2, [r7, #8]
 8004a0e:	429a      	cmp	r2, r3
 8004a10:	d302      	bcc.n	8004a18 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004a12:	68bb      	ldr	r3, [r7, #8]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d116      	bne.n	8004a46 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	2220      	movs	r2, #32
 8004a22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	2200      	movs	r2, #0
 8004a2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a32:	f043 0220 	orr.w	r2, r3, #32
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	e007      	b.n	8004a56 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	695b      	ldr	r3, [r3, #20]
 8004a4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a50:	2b80      	cmp	r3, #128	; 0x80
 8004a52:	d1ca      	bne.n	80049ea <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004a54:	2300      	movs	r3, #0
}
 8004a56:	4618      	mov	r0, r3
 8004a58:	3710      	adds	r7, #16
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bd80      	pop	{r7, pc}

08004a5e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a5e:	b580      	push	{r7, lr}
 8004a60:	b084      	sub	sp, #16
 8004a62:	af00      	add	r7, sp, #0
 8004a64:	60f8      	str	r0, [r7, #12]
 8004a66:	60b9      	str	r1, [r7, #8]
 8004a68:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004a6a:	e02d      	b.n	8004ac8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004a6c:	68f8      	ldr	r0, [r7, #12]
 8004a6e:	f000 f88d 	bl	8004b8c <I2C_IsAcknowledgeFailed>
 8004a72:	4603      	mov	r3, r0
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d001      	beq.n	8004a7c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004a78:	2301      	movs	r3, #1
 8004a7a:	e02d      	b.n	8004ad8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a82:	d021      	beq.n	8004ac8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a84:	f7fe faaa 	bl	8002fdc <HAL_GetTick>
 8004a88:	4602      	mov	r2, r0
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	1ad3      	subs	r3, r2, r3
 8004a8e:	68ba      	ldr	r2, [r7, #8]
 8004a90:	429a      	cmp	r2, r3
 8004a92:	d302      	bcc.n	8004a9a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d116      	bne.n	8004ac8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	2220      	movs	r2, #32
 8004aa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab4:	f043 0220 	orr.w	r2, r3, #32
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	e007      	b.n	8004ad8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	695b      	ldr	r3, [r3, #20]
 8004ace:	f003 0304 	and.w	r3, r3, #4
 8004ad2:	2b04      	cmp	r3, #4
 8004ad4:	d1ca      	bne.n	8004a6c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004ad6:	2300      	movs	r3, #0
}
 8004ad8:	4618      	mov	r0, r3
 8004ada:	3710      	adds	r7, #16
 8004adc:	46bd      	mov	sp, r7
 8004ade:	bd80      	pop	{r7, pc}

08004ae0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b084      	sub	sp, #16
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	60f8      	str	r0, [r7, #12]
 8004ae8:	60b9      	str	r1, [r7, #8]
 8004aea:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004aec:	e042      	b.n	8004b74 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	695b      	ldr	r3, [r3, #20]
 8004af4:	f003 0310 	and.w	r3, r3, #16
 8004af8:	2b10      	cmp	r3, #16
 8004afa:	d119      	bne.n	8004b30 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f06f 0210 	mvn.w	r2, #16
 8004b04:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2200      	movs	r2, #0
 8004b0a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	2220      	movs	r2, #32
 8004b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	2200      	movs	r2, #0
 8004b18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	2200      	movs	r2, #0
 8004b28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	e029      	b.n	8004b84 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b30:	f7fe fa54 	bl	8002fdc <HAL_GetTick>
 8004b34:	4602      	mov	r2, r0
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	1ad3      	subs	r3, r2, r3
 8004b3a:	68ba      	ldr	r2, [r7, #8]
 8004b3c:	429a      	cmp	r2, r3
 8004b3e:	d302      	bcc.n	8004b46 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d116      	bne.n	8004b74 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2220      	movs	r2, #32
 8004b50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2200      	movs	r2, #0
 8004b58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b60:	f043 0220 	orr.w	r2, r3, #32
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004b70:	2301      	movs	r3, #1
 8004b72:	e007      	b.n	8004b84 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	695b      	ldr	r3, [r3, #20]
 8004b7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b7e:	2b40      	cmp	r3, #64	; 0x40
 8004b80:	d1b5      	bne.n	8004aee <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004b82:	2300      	movs	r3, #0
}
 8004b84:	4618      	mov	r0, r3
 8004b86:	3710      	adds	r7, #16
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	bd80      	pop	{r7, pc}

08004b8c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b083      	sub	sp, #12
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	695b      	ldr	r3, [r3, #20]
 8004b9a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b9e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ba2:	d11b      	bne.n	8004bdc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004bac:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2220      	movs	r2, #32
 8004bb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc8:	f043 0204 	orr.w	r2, r3, #4
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004bd8:	2301      	movs	r3, #1
 8004bda:	e000      	b.n	8004bde <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004bdc:	2300      	movs	r3, #0
}
 8004bde:	4618      	mov	r0, r3
 8004be0:	370c      	adds	r7, #12
 8004be2:	46bd      	mov	sp, r7
 8004be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be8:	4770      	bx	lr
	...

08004bec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b086      	sub	sp, #24
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d101      	bne.n	8004bfe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	e25b      	b.n	80050b6 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f003 0301 	and.w	r3, r3, #1
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d075      	beq.n	8004cf6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004c0a:	4ba3      	ldr	r3, [pc, #652]	; (8004e98 <HAL_RCC_OscConfig+0x2ac>)
 8004c0c:	689b      	ldr	r3, [r3, #8]
 8004c0e:	f003 030c 	and.w	r3, r3, #12
 8004c12:	2b04      	cmp	r3, #4
 8004c14:	d00c      	beq.n	8004c30 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004c16:	4ba0      	ldr	r3, [pc, #640]	; (8004e98 <HAL_RCC_OscConfig+0x2ac>)
 8004c18:	689b      	ldr	r3, [r3, #8]
 8004c1a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004c1e:	2b08      	cmp	r3, #8
 8004c20:	d112      	bne.n	8004c48 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004c22:	4b9d      	ldr	r3, [pc, #628]	; (8004e98 <HAL_RCC_OscConfig+0x2ac>)
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c2a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004c2e:	d10b      	bne.n	8004c48 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c30:	4b99      	ldr	r3, [pc, #612]	; (8004e98 <HAL_RCC_OscConfig+0x2ac>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d05b      	beq.n	8004cf4 <HAL_RCC_OscConfig+0x108>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d157      	bne.n	8004cf4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004c44:	2301      	movs	r3, #1
 8004c46:	e236      	b.n	80050b6 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c50:	d106      	bne.n	8004c60 <HAL_RCC_OscConfig+0x74>
 8004c52:	4b91      	ldr	r3, [pc, #580]	; (8004e98 <HAL_RCC_OscConfig+0x2ac>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4a90      	ldr	r2, [pc, #576]	; (8004e98 <HAL_RCC_OscConfig+0x2ac>)
 8004c58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c5c:	6013      	str	r3, [r2, #0]
 8004c5e:	e01d      	b.n	8004c9c <HAL_RCC_OscConfig+0xb0>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004c68:	d10c      	bne.n	8004c84 <HAL_RCC_OscConfig+0x98>
 8004c6a:	4b8b      	ldr	r3, [pc, #556]	; (8004e98 <HAL_RCC_OscConfig+0x2ac>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a8a      	ldr	r2, [pc, #552]	; (8004e98 <HAL_RCC_OscConfig+0x2ac>)
 8004c70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c74:	6013      	str	r3, [r2, #0]
 8004c76:	4b88      	ldr	r3, [pc, #544]	; (8004e98 <HAL_RCC_OscConfig+0x2ac>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4a87      	ldr	r2, [pc, #540]	; (8004e98 <HAL_RCC_OscConfig+0x2ac>)
 8004c7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c80:	6013      	str	r3, [r2, #0]
 8004c82:	e00b      	b.n	8004c9c <HAL_RCC_OscConfig+0xb0>
 8004c84:	4b84      	ldr	r3, [pc, #528]	; (8004e98 <HAL_RCC_OscConfig+0x2ac>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4a83      	ldr	r2, [pc, #524]	; (8004e98 <HAL_RCC_OscConfig+0x2ac>)
 8004c8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c8e:	6013      	str	r3, [r2, #0]
 8004c90:	4b81      	ldr	r3, [pc, #516]	; (8004e98 <HAL_RCC_OscConfig+0x2ac>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a80      	ldr	r2, [pc, #512]	; (8004e98 <HAL_RCC_OscConfig+0x2ac>)
 8004c96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d013      	beq.n	8004ccc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ca4:	f7fe f99a 	bl	8002fdc <HAL_GetTick>
 8004ca8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004caa:	e008      	b.n	8004cbe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004cac:	f7fe f996 	bl	8002fdc <HAL_GetTick>
 8004cb0:	4602      	mov	r2, r0
 8004cb2:	693b      	ldr	r3, [r7, #16]
 8004cb4:	1ad3      	subs	r3, r2, r3
 8004cb6:	2b64      	cmp	r3, #100	; 0x64
 8004cb8:	d901      	bls.n	8004cbe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004cba:	2303      	movs	r3, #3
 8004cbc:	e1fb      	b.n	80050b6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cbe:	4b76      	ldr	r3, [pc, #472]	; (8004e98 <HAL_RCC_OscConfig+0x2ac>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d0f0      	beq.n	8004cac <HAL_RCC_OscConfig+0xc0>
 8004cca:	e014      	b.n	8004cf6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ccc:	f7fe f986 	bl	8002fdc <HAL_GetTick>
 8004cd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004cd2:	e008      	b.n	8004ce6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004cd4:	f7fe f982 	bl	8002fdc <HAL_GetTick>
 8004cd8:	4602      	mov	r2, r0
 8004cda:	693b      	ldr	r3, [r7, #16]
 8004cdc:	1ad3      	subs	r3, r2, r3
 8004cde:	2b64      	cmp	r3, #100	; 0x64
 8004ce0:	d901      	bls.n	8004ce6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004ce2:	2303      	movs	r3, #3
 8004ce4:	e1e7      	b.n	80050b6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ce6:	4b6c      	ldr	r3, [pc, #432]	; (8004e98 <HAL_RCC_OscConfig+0x2ac>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d1f0      	bne.n	8004cd4 <HAL_RCC_OscConfig+0xe8>
 8004cf2:	e000      	b.n	8004cf6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cf4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f003 0302 	and.w	r3, r3, #2
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d063      	beq.n	8004dca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004d02:	4b65      	ldr	r3, [pc, #404]	; (8004e98 <HAL_RCC_OscConfig+0x2ac>)
 8004d04:	689b      	ldr	r3, [r3, #8]
 8004d06:	f003 030c 	and.w	r3, r3, #12
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d00b      	beq.n	8004d26 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004d0e:	4b62      	ldr	r3, [pc, #392]	; (8004e98 <HAL_RCC_OscConfig+0x2ac>)
 8004d10:	689b      	ldr	r3, [r3, #8]
 8004d12:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004d16:	2b08      	cmp	r3, #8
 8004d18:	d11c      	bne.n	8004d54 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004d1a:	4b5f      	ldr	r3, [pc, #380]	; (8004e98 <HAL_RCC_OscConfig+0x2ac>)
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d116      	bne.n	8004d54 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d26:	4b5c      	ldr	r3, [pc, #368]	; (8004e98 <HAL_RCC_OscConfig+0x2ac>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f003 0302 	and.w	r3, r3, #2
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d005      	beq.n	8004d3e <HAL_RCC_OscConfig+0x152>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	68db      	ldr	r3, [r3, #12]
 8004d36:	2b01      	cmp	r3, #1
 8004d38:	d001      	beq.n	8004d3e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e1bb      	b.n	80050b6 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d3e:	4b56      	ldr	r3, [pc, #344]	; (8004e98 <HAL_RCC_OscConfig+0x2ac>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	691b      	ldr	r3, [r3, #16]
 8004d4a:	00db      	lsls	r3, r3, #3
 8004d4c:	4952      	ldr	r1, [pc, #328]	; (8004e98 <HAL_RCC_OscConfig+0x2ac>)
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d52:	e03a      	b.n	8004dca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	68db      	ldr	r3, [r3, #12]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d020      	beq.n	8004d9e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d5c:	4b4f      	ldr	r3, [pc, #316]	; (8004e9c <HAL_RCC_OscConfig+0x2b0>)
 8004d5e:	2201      	movs	r2, #1
 8004d60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d62:	f7fe f93b 	bl	8002fdc <HAL_GetTick>
 8004d66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d68:	e008      	b.n	8004d7c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004d6a:	f7fe f937 	bl	8002fdc <HAL_GetTick>
 8004d6e:	4602      	mov	r2, r0
 8004d70:	693b      	ldr	r3, [r7, #16]
 8004d72:	1ad3      	subs	r3, r2, r3
 8004d74:	2b02      	cmp	r3, #2
 8004d76:	d901      	bls.n	8004d7c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004d78:	2303      	movs	r3, #3
 8004d7a:	e19c      	b.n	80050b6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d7c:	4b46      	ldr	r3, [pc, #280]	; (8004e98 <HAL_RCC_OscConfig+0x2ac>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f003 0302 	and.w	r3, r3, #2
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d0f0      	beq.n	8004d6a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d88:	4b43      	ldr	r3, [pc, #268]	; (8004e98 <HAL_RCC_OscConfig+0x2ac>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	691b      	ldr	r3, [r3, #16]
 8004d94:	00db      	lsls	r3, r3, #3
 8004d96:	4940      	ldr	r1, [pc, #256]	; (8004e98 <HAL_RCC_OscConfig+0x2ac>)
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	600b      	str	r3, [r1, #0]
 8004d9c:	e015      	b.n	8004dca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d9e:	4b3f      	ldr	r3, [pc, #252]	; (8004e9c <HAL_RCC_OscConfig+0x2b0>)
 8004da0:	2200      	movs	r2, #0
 8004da2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004da4:	f7fe f91a 	bl	8002fdc <HAL_GetTick>
 8004da8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004daa:	e008      	b.n	8004dbe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004dac:	f7fe f916 	bl	8002fdc <HAL_GetTick>
 8004db0:	4602      	mov	r2, r0
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	1ad3      	subs	r3, r2, r3
 8004db6:	2b02      	cmp	r3, #2
 8004db8:	d901      	bls.n	8004dbe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004dba:	2303      	movs	r3, #3
 8004dbc:	e17b      	b.n	80050b6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004dbe:	4b36      	ldr	r3, [pc, #216]	; (8004e98 <HAL_RCC_OscConfig+0x2ac>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f003 0302 	and.w	r3, r3, #2
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d1f0      	bne.n	8004dac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f003 0308 	and.w	r3, r3, #8
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d030      	beq.n	8004e38 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	695b      	ldr	r3, [r3, #20]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d016      	beq.n	8004e0c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004dde:	4b30      	ldr	r3, [pc, #192]	; (8004ea0 <HAL_RCC_OscConfig+0x2b4>)
 8004de0:	2201      	movs	r2, #1
 8004de2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004de4:	f7fe f8fa 	bl	8002fdc <HAL_GetTick>
 8004de8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004dea:	e008      	b.n	8004dfe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004dec:	f7fe f8f6 	bl	8002fdc <HAL_GetTick>
 8004df0:	4602      	mov	r2, r0
 8004df2:	693b      	ldr	r3, [r7, #16]
 8004df4:	1ad3      	subs	r3, r2, r3
 8004df6:	2b02      	cmp	r3, #2
 8004df8:	d901      	bls.n	8004dfe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004dfa:	2303      	movs	r3, #3
 8004dfc:	e15b      	b.n	80050b6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004dfe:	4b26      	ldr	r3, [pc, #152]	; (8004e98 <HAL_RCC_OscConfig+0x2ac>)
 8004e00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e02:	f003 0302 	and.w	r3, r3, #2
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d0f0      	beq.n	8004dec <HAL_RCC_OscConfig+0x200>
 8004e0a:	e015      	b.n	8004e38 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e0c:	4b24      	ldr	r3, [pc, #144]	; (8004ea0 <HAL_RCC_OscConfig+0x2b4>)
 8004e0e:	2200      	movs	r2, #0
 8004e10:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e12:	f7fe f8e3 	bl	8002fdc <HAL_GetTick>
 8004e16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e18:	e008      	b.n	8004e2c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004e1a:	f7fe f8df 	bl	8002fdc <HAL_GetTick>
 8004e1e:	4602      	mov	r2, r0
 8004e20:	693b      	ldr	r3, [r7, #16]
 8004e22:	1ad3      	subs	r3, r2, r3
 8004e24:	2b02      	cmp	r3, #2
 8004e26:	d901      	bls.n	8004e2c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004e28:	2303      	movs	r3, #3
 8004e2a:	e144      	b.n	80050b6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e2c:	4b1a      	ldr	r3, [pc, #104]	; (8004e98 <HAL_RCC_OscConfig+0x2ac>)
 8004e2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e30:	f003 0302 	and.w	r3, r3, #2
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d1f0      	bne.n	8004e1a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f003 0304 	and.w	r3, r3, #4
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	f000 80a0 	beq.w	8004f86 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e46:	2300      	movs	r3, #0
 8004e48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e4a:	4b13      	ldr	r3, [pc, #76]	; (8004e98 <HAL_RCC_OscConfig+0x2ac>)
 8004e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d10f      	bne.n	8004e76 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e56:	2300      	movs	r3, #0
 8004e58:	60bb      	str	r3, [r7, #8]
 8004e5a:	4b0f      	ldr	r3, [pc, #60]	; (8004e98 <HAL_RCC_OscConfig+0x2ac>)
 8004e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e5e:	4a0e      	ldr	r2, [pc, #56]	; (8004e98 <HAL_RCC_OscConfig+0x2ac>)
 8004e60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e64:	6413      	str	r3, [r2, #64]	; 0x40
 8004e66:	4b0c      	ldr	r3, [pc, #48]	; (8004e98 <HAL_RCC_OscConfig+0x2ac>)
 8004e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e6e:	60bb      	str	r3, [r7, #8]
 8004e70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e72:	2301      	movs	r3, #1
 8004e74:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e76:	4b0b      	ldr	r3, [pc, #44]	; (8004ea4 <HAL_RCC_OscConfig+0x2b8>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d121      	bne.n	8004ec6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e82:	4b08      	ldr	r3, [pc, #32]	; (8004ea4 <HAL_RCC_OscConfig+0x2b8>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4a07      	ldr	r2, [pc, #28]	; (8004ea4 <HAL_RCC_OscConfig+0x2b8>)
 8004e88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e8e:	f7fe f8a5 	bl	8002fdc <HAL_GetTick>
 8004e92:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e94:	e011      	b.n	8004eba <HAL_RCC_OscConfig+0x2ce>
 8004e96:	bf00      	nop
 8004e98:	40023800 	.word	0x40023800
 8004e9c:	42470000 	.word	0x42470000
 8004ea0:	42470e80 	.word	0x42470e80
 8004ea4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ea8:	f7fe f898 	bl	8002fdc <HAL_GetTick>
 8004eac:	4602      	mov	r2, r0
 8004eae:	693b      	ldr	r3, [r7, #16]
 8004eb0:	1ad3      	subs	r3, r2, r3
 8004eb2:	2b02      	cmp	r3, #2
 8004eb4:	d901      	bls.n	8004eba <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004eb6:	2303      	movs	r3, #3
 8004eb8:	e0fd      	b.n	80050b6 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004eba:	4b81      	ldr	r3, [pc, #516]	; (80050c0 <HAL_RCC_OscConfig+0x4d4>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d0f0      	beq.n	8004ea8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	689b      	ldr	r3, [r3, #8]
 8004eca:	2b01      	cmp	r3, #1
 8004ecc:	d106      	bne.n	8004edc <HAL_RCC_OscConfig+0x2f0>
 8004ece:	4b7d      	ldr	r3, [pc, #500]	; (80050c4 <HAL_RCC_OscConfig+0x4d8>)
 8004ed0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ed2:	4a7c      	ldr	r2, [pc, #496]	; (80050c4 <HAL_RCC_OscConfig+0x4d8>)
 8004ed4:	f043 0301 	orr.w	r3, r3, #1
 8004ed8:	6713      	str	r3, [r2, #112]	; 0x70
 8004eda:	e01c      	b.n	8004f16 <HAL_RCC_OscConfig+0x32a>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	689b      	ldr	r3, [r3, #8]
 8004ee0:	2b05      	cmp	r3, #5
 8004ee2:	d10c      	bne.n	8004efe <HAL_RCC_OscConfig+0x312>
 8004ee4:	4b77      	ldr	r3, [pc, #476]	; (80050c4 <HAL_RCC_OscConfig+0x4d8>)
 8004ee6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ee8:	4a76      	ldr	r2, [pc, #472]	; (80050c4 <HAL_RCC_OscConfig+0x4d8>)
 8004eea:	f043 0304 	orr.w	r3, r3, #4
 8004eee:	6713      	str	r3, [r2, #112]	; 0x70
 8004ef0:	4b74      	ldr	r3, [pc, #464]	; (80050c4 <HAL_RCC_OscConfig+0x4d8>)
 8004ef2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ef4:	4a73      	ldr	r2, [pc, #460]	; (80050c4 <HAL_RCC_OscConfig+0x4d8>)
 8004ef6:	f043 0301 	orr.w	r3, r3, #1
 8004efa:	6713      	str	r3, [r2, #112]	; 0x70
 8004efc:	e00b      	b.n	8004f16 <HAL_RCC_OscConfig+0x32a>
 8004efe:	4b71      	ldr	r3, [pc, #452]	; (80050c4 <HAL_RCC_OscConfig+0x4d8>)
 8004f00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f02:	4a70      	ldr	r2, [pc, #448]	; (80050c4 <HAL_RCC_OscConfig+0x4d8>)
 8004f04:	f023 0301 	bic.w	r3, r3, #1
 8004f08:	6713      	str	r3, [r2, #112]	; 0x70
 8004f0a:	4b6e      	ldr	r3, [pc, #440]	; (80050c4 <HAL_RCC_OscConfig+0x4d8>)
 8004f0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f0e:	4a6d      	ldr	r2, [pc, #436]	; (80050c4 <HAL_RCC_OscConfig+0x4d8>)
 8004f10:	f023 0304 	bic.w	r3, r3, #4
 8004f14:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	689b      	ldr	r3, [r3, #8]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d015      	beq.n	8004f4a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f1e:	f7fe f85d 	bl	8002fdc <HAL_GetTick>
 8004f22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f24:	e00a      	b.n	8004f3c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f26:	f7fe f859 	bl	8002fdc <HAL_GetTick>
 8004f2a:	4602      	mov	r2, r0
 8004f2c:	693b      	ldr	r3, [r7, #16]
 8004f2e:	1ad3      	subs	r3, r2, r3
 8004f30:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d901      	bls.n	8004f3c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004f38:	2303      	movs	r3, #3
 8004f3a:	e0bc      	b.n	80050b6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f3c:	4b61      	ldr	r3, [pc, #388]	; (80050c4 <HAL_RCC_OscConfig+0x4d8>)
 8004f3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f40:	f003 0302 	and.w	r3, r3, #2
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d0ee      	beq.n	8004f26 <HAL_RCC_OscConfig+0x33a>
 8004f48:	e014      	b.n	8004f74 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f4a:	f7fe f847 	bl	8002fdc <HAL_GetTick>
 8004f4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f50:	e00a      	b.n	8004f68 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f52:	f7fe f843 	bl	8002fdc <HAL_GetTick>
 8004f56:	4602      	mov	r2, r0
 8004f58:	693b      	ldr	r3, [r7, #16]
 8004f5a:	1ad3      	subs	r3, r2, r3
 8004f5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d901      	bls.n	8004f68 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004f64:	2303      	movs	r3, #3
 8004f66:	e0a6      	b.n	80050b6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f68:	4b56      	ldr	r3, [pc, #344]	; (80050c4 <HAL_RCC_OscConfig+0x4d8>)
 8004f6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f6c:	f003 0302 	and.w	r3, r3, #2
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d1ee      	bne.n	8004f52 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004f74:	7dfb      	ldrb	r3, [r7, #23]
 8004f76:	2b01      	cmp	r3, #1
 8004f78:	d105      	bne.n	8004f86 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f7a:	4b52      	ldr	r3, [pc, #328]	; (80050c4 <HAL_RCC_OscConfig+0x4d8>)
 8004f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f7e:	4a51      	ldr	r2, [pc, #324]	; (80050c4 <HAL_RCC_OscConfig+0x4d8>)
 8004f80:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f84:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	699b      	ldr	r3, [r3, #24]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	f000 8092 	beq.w	80050b4 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004f90:	4b4c      	ldr	r3, [pc, #304]	; (80050c4 <HAL_RCC_OscConfig+0x4d8>)
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	f003 030c 	and.w	r3, r3, #12
 8004f98:	2b08      	cmp	r3, #8
 8004f9a:	d05c      	beq.n	8005056 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	699b      	ldr	r3, [r3, #24]
 8004fa0:	2b02      	cmp	r3, #2
 8004fa2:	d141      	bne.n	8005028 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fa4:	4b48      	ldr	r3, [pc, #288]	; (80050c8 <HAL_RCC_OscConfig+0x4dc>)
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004faa:	f7fe f817 	bl	8002fdc <HAL_GetTick>
 8004fae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004fb0:	e008      	b.n	8004fc4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004fb2:	f7fe f813 	bl	8002fdc <HAL_GetTick>
 8004fb6:	4602      	mov	r2, r0
 8004fb8:	693b      	ldr	r3, [r7, #16]
 8004fba:	1ad3      	subs	r3, r2, r3
 8004fbc:	2b02      	cmp	r3, #2
 8004fbe:	d901      	bls.n	8004fc4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004fc0:	2303      	movs	r3, #3
 8004fc2:	e078      	b.n	80050b6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004fc4:	4b3f      	ldr	r3, [pc, #252]	; (80050c4 <HAL_RCC_OscConfig+0x4d8>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d1f0      	bne.n	8004fb2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	69da      	ldr	r2, [r3, #28]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6a1b      	ldr	r3, [r3, #32]
 8004fd8:	431a      	orrs	r2, r3
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fde:	019b      	lsls	r3, r3, #6
 8004fe0:	431a      	orrs	r2, r3
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fe6:	085b      	lsrs	r3, r3, #1
 8004fe8:	3b01      	subs	r3, #1
 8004fea:	041b      	lsls	r3, r3, #16
 8004fec:	431a      	orrs	r2, r3
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ff2:	061b      	lsls	r3, r3, #24
 8004ff4:	4933      	ldr	r1, [pc, #204]	; (80050c4 <HAL_RCC_OscConfig+0x4d8>)
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ffa:	4b33      	ldr	r3, [pc, #204]	; (80050c8 <HAL_RCC_OscConfig+0x4dc>)
 8004ffc:	2201      	movs	r2, #1
 8004ffe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005000:	f7fd ffec 	bl	8002fdc <HAL_GetTick>
 8005004:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005006:	e008      	b.n	800501a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005008:	f7fd ffe8 	bl	8002fdc <HAL_GetTick>
 800500c:	4602      	mov	r2, r0
 800500e:	693b      	ldr	r3, [r7, #16]
 8005010:	1ad3      	subs	r3, r2, r3
 8005012:	2b02      	cmp	r3, #2
 8005014:	d901      	bls.n	800501a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8005016:	2303      	movs	r3, #3
 8005018:	e04d      	b.n	80050b6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800501a:	4b2a      	ldr	r3, [pc, #168]	; (80050c4 <HAL_RCC_OscConfig+0x4d8>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005022:	2b00      	cmp	r3, #0
 8005024:	d0f0      	beq.n	8005008 <HAL_RCC_OscConfig+0x41c>
 8005026:	e045      	b.n	80050b4 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005028:	4b27      	ldr	r3, [pc, #156]	; (80050c8 <HAL_RCC_OscConfig+0x4dc>)
 800502a:	2200      	movs	r2, #0
 800502c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800502e:	f7fd ffd5 	bl	8002fdc <HAL_GetTick>
 8005032:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005034:	e008      	b.n	8005048 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005036:	f7fd ffd1 	bl	8002fdc <HAL_GetTick>
 800503a:	4602      	mov	r2, r0
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	1ad3      	subs	r3, r2, r3
 8005040:	2b02      	cmp	r3, #2
 8005042:	d901      	bls.n	8005048 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005044:	2303      	movs	r3, #3
 8005046:	e036      	b.n	80050b6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005048:	4b1e      	ldr	r3, [pc, #120]	; (80050c4 <HAL_RCC_OscConfig+0x4d8>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005050:	2b00      	cmp	r3, #0
 8005052:	d1f0      	bne.n	8005036 <HAL_RCC_OscConfig+0x44a>
 8005054:	e02e      	b.n	80050b4 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	699b      	ldr	r3, [r3, #24]
 800505a:	2b01      	cmp	r3, #1
 800505c:	d101      	bne.n	8005062 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800505e:	2301      	movs	r3, #1
 8005060:	e029      	b.n	80050b6 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005062:	4b18      	ldr	r3, [pc, #96]	; (80050c4 <HAL_RCC_OscConfig+0x4d8>)
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	69db      	ldr	r3, [r3, #28]
 8005072:	429a      	cmp	r2, r3
 8005074:	d11c      	bne.n	80050b0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005080:	429a      	cmp	r2, r3
 8005082:	d115      	bne.n	80050b0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005084:	68fa      	ldr	r2, [r7, #12]
 8005086:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800508a:	4013      	ands	r3, r2
 800508c:	687a      	ldr	r2, [r7, #4]
 800508e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005090:	4293      	cmp	r3, r2
 8005092:	d10d      	bne.n	80050b0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800509e:	429a      	cmp	r2, r3
 80050a0:	d106      	bne.n	80050b0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80050ac:	429a      	cmp	r2, r3
 80050ae:	d001      	beq.n	80050b4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80050b0:	2301      	movs	r3, #1
 80050b2:	e000      	b.n	80050b6 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80050b4:	2300      	movs	r3, #0
}
 80050b6:	4618      	mov	r0, r3
 80050b8:	3718      	adds	r7, #24
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}
 80050be:	bf00      	nop
 80050c0:	40007000 	.word	0x40007000
 80050c4:	40023800 	.word	0x40023800
 80050c8:	42470060 	.word	0x42470060

080050cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b084      	sub	sp, #16
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
 80050d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d101      	bne.n	80050e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80050dc:	2301      	movs	r3, #1
 80050de:	e0cc      	b.n	800527a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80050e0:	4b68      	ldr	r3, [pc, #416]	; (8005284 <HAL_RCC_ClockConfig+0x1b8>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f003 030f 	and.w	r3, r3, #15
 80050e8:	683a      	ldr	r2, [r7, #0]
 80050ea:	429a      	cmp	r2, r3
 80050ec:	d90c      	bls.n	8005108 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050ee:	4b65      	ldr	r3, [pc, #404]	; (8005284 <HAL_RCC_ClockConfig+0x1b8>)
 80050f0:	683a      	ldr	r2, [r7, #0]
 80050f2:	b2d2      	uxtb	r2, r2
 80050f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80050f6:	4b63      	ldr	r3, [pc, #396]	; (8005284 <HAL_RCC_ClockConfig+0x1b8>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f003 030f 	and.w	r3, r3, #15
 80050fe:	683a      	ldr	r2, [r7, #0]
 8005100:	429a      	cmp	r2, r3
 8005102:	d001      	beq.n	8005108 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005104:	2301      	movs	r3, #1
 8005106:	e0b8      	b.n	800527a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f003 0302 	and.w	r3, r3, #2
 8005110:	2b00      	cmp	r3, #0
 8005112:	d020      	beq.n	8005156 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f003 0304 	and.w	r3, r3, #4
 800511c:	2b00      	cmp	r3, #0
 800511e:	d005      	beq.n	800512c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005120:	4b59      	ldr	r3, [pc, #356]	; (8005288 <HAL_RCC_ClockConfig+0x1bc>)
 8005122:	689b      	ldr	r3, [r3, #8]
 8005124:	4a58      	ldr	r2, [pc, #352]	; (8005288 <HAL_RCC_ClockConfig+0x1bc>)
 8005126:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800512a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f003 0308 	and.w	r3, r3, #8
 8005134:	2b00      	cmp	r3, #0
 8005136:	d005      	beq.n	8005144 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005138:	4b53      	ldr	r3, [pc, #332]	; (8005288 <HAL_RCC_ClockConfig+0x1bc>)
 800513a:	689b      	ldr	r3, [r3, #8]
 800513c:	4a52      	ldr	r2, [pc, #328]	; (8005288 <HAL_RCC_ClockConfig+0x1bc>)
 800513e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005142:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005144:	4b50      	ldr	r3, [pc, #320]	; (8005288 <HAL_RCC_ClockConfig+0x1bc>)
 8005146:	689b      	ldr	r3, [r3, #8]
 8005148:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	689b      	ldr	r3, [r3, #8]
 8005150:	494d      	ldr	r1, [pc, #308]	; (8005288 <HAL_RCC_ClockConfig+0x1bc>)
 8005152:	4313      	orrs	r3, r2
 8005154:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f003 0301 	and.w	r3, r3, #1
 800515e:	2b00      	cmp	r3, #0
 8005160:	d044      	beq.n	80051ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	2b01      	cmp	r3, #1
 8005168:	d107      	bne.n	800517a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800516a:	4b47      	ldr	r3, [pc, #284]	; (8005288 <HAL_RCC_ClockConfig+0x1bc>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005172:	2b00      	cmp	r3, #0
 8005174:	d119      	bne.n	80051aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005176:	2301      	movs	r3, #1
 8005178:	e07f      	b.n	800527a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	2b02      	cmp	r3, #2
 8005180:	d003      	beq.n	800518a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005186:	2b03      	cmp	r3, #3
 8005188:	d107      	bne.n	800519a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800518a:	4b3f      	ldr	r3, [pc, #252]	; (8005288 <HAL_RCC_ClockConfig+0x1bc>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005192:	2b00      	cmp	r3, #0
 8005194:	d109      	bne.n	80051aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005196:	2301      	movs	r3, #1
 8005198:	e06f      	b.n	800527a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800519a:	4b3b      	ldr	r3, [pc, #236]	; (8005288 <HAL_RCC_ClockConfig+0x1bc>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f003 0302 	and.w	r3, r3, #2
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d101      	bne.n	80051aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80051a6:	2301      	movs	r3, #1
 80051a8:	e067      	b.n	800527a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80051aa:	4b37      	ldr	r3, [pc, #220]	; (8005288 <HAL_RCC_ClockConfig+0x1bc>)
 80051ac:	689b      	ldr	r3, [r3, #8]
 80051ae:	f023 0203 	bic.w	r2, r3, #3
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	685b      	ldr	r3, [r3, #4]
 80051b6:	4934      	ldr	r1, [pc, #208]	; (8005288 <HAL_RCC_ClockConfig+0x1bc>)
 80051b8:	4313      	orrs	r3, r2
 80051ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80051bc:	f7fd ff0e 	bl	8002fdc <HAL_GetTick>
 80051c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051c2:	e00a      	b.n	80051da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80051c4:	f7fd ff0a 	bl	8002fdc <HAL_GetTick>
 80051c8:	4602      	mov	r2, r0
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	1ad3      	subs	r3, r2, r3
 80051ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d901      	bls.n	80051da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80051d6:	2303      	movs	r3, #3
 80051d8:	e04f      	b.n	800527a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051da:	4b2b      	ldr	r3, [pc, #172]	; (8005288 <HAL_RCC_ClockConfig+0x1bc>)
 80051dc:	689b      	ldr	r3, [r3, #8]
 80051de:	f003 020c 	and.w	r2, r3, #12
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	009b      	lsls	r3, r3, #2
 80051e8:	429a      	cmp	r2, r3
 80051ea:	d1eb      	bne.n	80051c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80051ec:	4b25      	ldr	r3, [pc, #148]	; (8005284 <HAL_RCC_ClockConfig+0x1b8>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f003 030f 	and.w	r3, r3, #15
 80051f4:	683a      	ldr	r2, [r7, #0]
 80051f6:	429a      	cmp	r2, r3
 80051f8:	d20c      	bcs.n	8005214 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051fa:	4b22      	ldr	r3, [pc, #136]	; (8005284 <HAL_RCC_ClockConfig+0x1b8>)
 80051fc:	683a      	ldr	r2, [r7, #0]
 80051fe:	b2d2      	uxtb	r2, r2
 8005200:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005202:	4b20      	ldr	r3, [pc, #128]	; (8005284 <HAL_RCC_ClockConfig+0x1b8>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f003 030f 	and.w	r3, r3, #15
 800520a:	683a      	ldr	r2, [r7, #0]
 800520c:	429a      	cmp	r2, r3
 800520e:	d001      	beq.n	8005214 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005210:	2301      	movs	r3, #1
 8005212:	e032      	b.n	800527a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f003 0304 	and.w	r3, r3, #4
 800521c:	2b00      	cmp	r3, #0
 800521e:	d008      	beq.n	8005232 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005220:	4b19      	ldr	r3, [pc, #100]	; (8005288 <HAL_RCC_ClockConfig+0x1bc>)
 8005222:	689b      	ldr	r3, [r3, #8]
 8005224:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	68db      	ldr	r3, [r3, #12]
 800522c:	4916      	ldr	r1, [pc, #88]	; (8005288 <HAL_RCC_ClockConfig+0x1bc>)
 800522e:	4313      	orrs	r3, r2
 8005230:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f003 0308 	and.w	r3, r3, #8
 800523a:	2b00      	cmp	r3, #0
 800523c:	d009      	beq.n	8005252 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800523e:	4b12      	ldr	r3, [pc, #72]	; (8005288 <HAL_RCC_ClockConfig+0x1bc>)
 8005240:	689b      	ldr	r3, [r3, #8]
 8005242:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	691b      	ldr	r3, [r3, #16]
 800524a:	00db      	lsls	r3, r3, #3
 800524c:	490e      	ldr	r1, [pc, #56]	; (8005288 <HAL_RCC_ClockConfig+0x1bc>)
 800524e:	4313      	orrs	r3, r2
 8005250:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005252:	f000 f821 	bl	8005298 <HAL_RCC_GetSysClockFreq>
 8005256:	4601      	mov	r1, r0
 8005258:	4b0b      	ldr	r3, [pc, #44]	; (8005288 <HAL_RCC_ClockConfig+0x1bc>)
 800525a:	689b      	ldr	r3, [r3, #8]
 800525c:	091b      	lsrs	r3, r3, #4
 800525e:	f003 030f 	and.w	r3, r3, #15
 8005262:	4a0a      	ldr	r2, [pc, #40]	; (800528c <HAL_RCC_ClockConfig+0x1c0>)
 8005264:	5cd3      	ldrb	r3, [r2, r3]
 8005266:	fa21 f303 	lsr.w	r3, r1, r3
 800526a:	4a09      	ldr	r2, [pc, #36]	; (8005290 <HAL_RCC_ClockConfig+0x1c4>)
 800526c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800526e:	4b09      	ldr	r3, [pc, #36]	; (8005294 <HAL_RCC_ClockConfig+0x1c8>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	4618      	mov	r0, r3
 8005274:	f7fd fe6e 	bl	8002f54 <HAL_InitTick>

  return HAL_OK;
 8005278:	2300      	movs	r3, #0
}
 800527a:	4618      	mov	r0, r3
 800527c:	3710      	adds	r7, #16
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}
 8005282:	bf00      	nop
 8005284:	40023c00 	.word	0x40023c00
 8005288:	40023800 	.word	0x40023800
 800528c:	08009c54 	.word	0x08009c54
 8005290:	200000f0 	.word	0x200000f0
 8005294:	200000f8 	.word	0x200000f8

08005298 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005298:	b5f0      	push	{r4, r5, r6, r7, lr}
 800529a:	b085      	sub	sp, #20
 800529c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800529e:	2300      	movs	r3, #0
 80052a0:	607b      	str	r3, [r7, #4]
 80052a2:	2300      	movs	r3, #0
 80052a4:	60fb      	str	r3, [r7, #12]
 80052a6:	2300      	movs	r3, #0
 80052a8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80052aa:	2300      	movs	r3, #0
 80052ac:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80052ae:	4b50      	ldr	r3, [pc, #320]	; (80053f0 <HAL_RCC_GetSysClockFreq+0x158>)
 80052b0:	689b      	ldr	r3, [r3, #8]
 80052b2:	f003 030c 	and.w	r3, r3, #12
 80052b6:	2b04      	cmp	r3, #4
 80052b8:	d007      	beq.n	80052ca <HAL_RCC_GetSysClockFreq+0x32>
 80052ba:	2b08      	cmp	r3, #8
 80052bc:	d008      	beq.n	80052d0 <HAL_RCC_GetSysClockFreq+0x38>
 80052be:	2b00      	cmp	r3, #0
 80052c0:	f040 808d 	bne.w	80053de <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80052c4:	4b4b      	ldr	r3, [pc, #300]	; (80053f4 <HAL_RCC_GetSysClockFreq+0x15c>)
 80052c6:	60bb      	str	r3, [r7, #8]
       break;
 80052c8:	e08c      	b.n	80053e4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80052ca:	4b4b      	ldr	r3, [pc, #300]	; (80053f8 <HAL_RCC_GetSysClockFreq+0x160>)
 80052cc:	60bb      	str	r3, [r7, #8]
      break;
 80052ce:	e089      	b.n	80053e4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80052d0:	4b47      	ldr	r3, [pc, #284]	; (80053f0 <HAL_RCC_GetSysClockFreq+0x158>)
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80052d8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80052da:	4b45      	ldr	r3, [pc, #276]	; (80053f0 <HAL_RCC_GetSysClockFreq+0x158>)
 80052dc:	685b      	ldr	r3, [r3, #4]
 80052de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d023      	beq.n	800532e <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052e6:	4b42      	ldr	r3, [pc, #264]	; (80053f0 <HAL_RCC_GetSysClockFreq+0x158>)
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	099b      	lsrs	r3, r3, #6
 80052ec:	f04f 0400 	mov.w	r4, #0
 80052f0:	f240 11ff 	movw	r1, #511	; 0x1ff
 80052f4:	f04f 0200 	mov.w	r2, #0
 80052f8:	ea03 0501 	and.w	r5, r3, r1
 80052fc:	ea04 0602 	and.w	r6, r4, r2
 8005300:	4a3d      	ldr	r2, [pc, #244]	; (80053f8 <HAL_RCC_GetSysClockFreq+0x160>)
 8005302:	fb02 f106 	mul.w	r1, r2, r6
 8005306:	2200      	movs	r2, #0
 8005308:	fb02 f205 	mul.w	r2, r2, r5
 800530c:	440a      	add	r2, r1
 800530e:	493a      	ldr	r1, [pc, #232]	; (80053f8 <HAL_RCC_GetSysClockFreq+0x160>)
 8005310:	fba5 0101 	umull	r0, r1, r5, r1
 8005314:	1853      	adds	r3, r2, r1
 8005316:	4619      	mov	r1, r3
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	f04f 0400 	mov.w	r4, #0
 800531e:	461a      	mov	r2, r3
 8005320:	4623      	mov	r3, r4
 8005322:	f7fb fc91 	bl	8000c48 <__aeabi_uldivmod>
 8005326:	4603      	mov	r3, r0
 8005328:	460c      	mov	r4, r1
 800532a:	60fb      	str	r3, [r7, #12]
 800532c:	e049      	b.n	80053c2 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800532e:	4b30      	ldr	r3, [pc, #192]	; (80053f0 <HAL_RCC_GetSysClockFreq+0x158>)
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	099b      	lsrs	r3, r3, #6
 8005334:	f04f 0400 	mov.w	r4, #0
 8005338:	f240 11ff 	movw	r1, #511	; 0x1ff
 800533c:	f04f 0200 	mov.w	r2, #0
 8005340:	ea03 0501 	and.w	r5, r3, r1
 8005344:	ea04 0602 	and.w	r6, r4, r2
 8005348:	4629      	mov	r1, r5
 800534a:	4632      	mov	r2, r6
 800534c:	f04f 0300 	mov.w	r3, #0
 8005350:	f04f 0400 	mov.w	r4, #0
 8005354:	0154      	lsls	r4, r2, #5
 8005356:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800535a:	014b      	lsls	r3, r1, #5
 800535c:	4619      	mov	r1, r3
 800535e:	4622      	mov	r2, r4
 8005360:	1b49      	subs	r1, r1, r5
 8005362:	eb62 0206 	sbc.w	r2, r2, r6
 8005366:	f04f 0300 	mov.w	r3, #0
 800536a:	f04f 0400 	mov.w	r4, #0
 800536e:	0194      	lsls	r4, r2, #6
 8005370:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005374:	018b      	lsls	r3, r1, #6
 8005376:	1a5b      	subs	r3, r3, r1
 8005378:	eb64 0402 	sbc.w	r4, r4, r2
 800537c:	f04f 0100 	mov.w	r1, #0
 8005380:	f04f 0200 	mov.w	r2, #0
 8005384:	00e2      	lsls	r2, r4, #3
 8005386:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800538a:	00d9      	lsls	r1, r3, #3
 800538c:	460b      	mov	r3, r1
 800538e:	4614      	mov	r4, r2
 8005390:	195b      	adds	r3, r3, r5
 8005392:	eb44 0406 	adc.w	r4, r4, r6
 8005396:	f04f 0100 	mov.w	r1, #0
 800539a:	f04f 0200 	mov.w	r2, #0
 800539e:	02a2      	lsls	r2, r4, #10
 80053a0:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80053a4:	0299      	lsls	r1, r3, #10
 80053a6:	460b      	mov	r3, r1
 80053a8:	4614      	mov	r4, r2
 80053aa:	4618      	mov	r0, r3
 80053ac:	4621      	mov	r1, r4
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	f04f 0400 	mov.w	r4, #0
 80053b4:	461a      	mov	r2, r3
 80053b6:	4623      	mov	r3, r4
 80053b8:	f7fb fc46 	bl	8000c48 <__aeabi_uldivmod>
 80053bc:	4603      	mov	r3, r0
 80053be:	460c      	mov	r4, r1
 80053c0:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80053c2:	4b0b      	ldr	r3, [pc, #44]	; (80053f0 <HAL_RCC_GetSysClockFreq+0x158>)
 80053c4:	685b      	ldr	r3, [r3, #4]
 80053c6:	0c1b      	lsrs	r3, r3, #16
 80053c8:	f003 0303 	and.w	r3, r3, #3
 80053cc:	3301      	adds	r3, #1
 80053ce:	005b      	lsls	r3, r3, #1
 80053d0:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80053d2:	68fa      	ldr	r2, [r7, #12]
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80053da:	60bb      	str	r3, [r7, #8]
      break;
 80053dc:	e002      	b.n	80053e4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80053de:	4b05      	ldr	r3, [pc, #20]	; (80053f4 <HAL_RCC_GetSysClockFreq+0x15c>)
 80053e0:	60bb      	str	r3, [r7, #8]
      break;
 80053e2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80053e4:	68bb      	ldr	r3, [r7, #8]
}
 80053e6:	4618      	mov	r0, r3
 80053e8:	3714      	adds	r7, #20
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80053ee:	bf00      	nop
 80053f0:	40023800 	.word	0x40023800
 80053f4:	00f42400 	.word	0x00f42400
 80053f8:	017d7840 	.word	0x017d7840

080053fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80053fc:	b480      	push	{r7}
 80053fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005400:	4b03      	ldr	r3, [pc, #12]	; (8005410 <HAL_RCC_GetHCLKFreq+0x14>)
 8005402:	681b      	ldr	r3, [r3, #0]
}
 8005404:	4618      	mov	r0, r3
 8005406:	46bd      	mov	sp, r7
 8005408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540c:	4770      	bx	lr
 800540e:	bf00      	nop
 8005410:	200000f0 	.word	0x200000f0

08005414 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005418:	f7ff fff0 	bl	80053fc <HAL_RCC_GetHCLKFreq>
 800541c:	4601      	mov	r1, r0
 800541e:	4b05      	ldr	r3, [pc, #20]	; (8005434 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005420:	689b      	ldr	r3, [r3, #8]
 8005422:	0a9b      	lsrs	r3, r3, #10
 8005424:	f003 0307 	and.w	r3, r3, #7
 8005428:	4a03      	ldr	r2, [pc, #12]	; (8005438 <HAL_RCC_GetPCLK1Freq+0x24>)
 800542a:	5cd3      	ldrb	r3, [r2, r3]
 800542c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005430:	4618      	mov	r0, r3
 8005432:	bd80      	pop	{r7, pc}
 8005434:	40023800 	.word	0x40023800
 8005438:	08009c64 	.word	0x08009c64

0800543c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b082      	sub	sp, #8
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d101      	bne.n	800544e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800544a:	2301      	movs	r3, #1
 800544c:	e022      	b.n	8005494 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005454:	b2db      	uxtb	r3, r3
 8005456:	2b00      	cmp	r3, #0
 8005458:	d105      	bne.n	8005466 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2200      	movs	r2, #0
 800545e:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8005460:	6878      	ldr	r0, [r7, #4]
 8005462:	f7fc faa5 	bl	80019b0 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2203      	movs	r2, #3
 800546a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f000 f814 	bl	800549c <HAL_SD_InitCard>
 8005474:	4603      	mov	r3, r0
 8005476:	2b00      	cmp	r3, #0
 8005478:	d001      	beq.n	800547e <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800547a:	2301      	movs	r3, #1
 800547c:	e00a      	b.n	8005494 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2200      	movs	r2, #0
 8005482:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2200      	movs	r2, #0
 8005488:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2201      	movs	r2, #1
 800548e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005492:	2300      	movs	r3, #0
}
 8005494:	4618      	mov	r0, r3
 8005496:	3708      	adds	r7, #8
 8005498:	46bd      	mov	sp, r7
 800549a:	bd80      	pop	{r7, pc}

0800549c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800549c:	b5b0      	push	{r4, r5, r7, lr}
 800549e:	b08e      	sub	sp, #56	; 0x38
 80054a0:	af04      	add	r7, sp, #16
 80054a2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 80054a4:	2300      	movs	r3, #0
 80054a6:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 80054a8:	2300      	movs	r3, #0
 80054aa:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80054ac:	2300      	movs	r3, #0
 80054ae:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 80054b0:	2300      	movs	r3, #0
 80054b2:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80054b4:	2300      	movs	r3, #0
 80054b6:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 80054b8:	2376      	movs	r3, #118	; 0x76
 80054ba:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681d      	ldr	r5, [r3, #0]
 80054c0:	466c      	mov	r4, sp
 80054c2:	f107 0314 	add.w	r3, r7, #20
 80054c6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80054ca:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80054ce:	f107 0308 	add.w	r3, r7, #8
 80054d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80054d4:	4628      	mov	r0, r5
 80054d6:	f001 fa71 	bl	80069bc <SDIO_Init>
 80054da:	4603      	mov	r3, r0
 80054dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 80054e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d001      	beq.n	80054ec <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 80054e8:	2301      	movs	r3, #1
 80054ea:	e031      	b.n	8005550 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 80054ec:	4b1a      	ldr	r3, [pc, #104]	; (8005558 <HAL_SD_InitCard+0xbc>)
 80054ee:	2200      	movs	r2, #0
 80054f0:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4618      	mov	r0, r3
 80054f8:	f001 fa98 	bl	8006a2c <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80054fc:	4b16      	ldr	r3, [pc, #88]	; (8005558 <HAL_SD_InitCard+0xbc>)
 80054fe:	2201      	movs	r2, #1
 8005500:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8005502:	6878      	ldr	r0, [r7, #4]
 8005504:	f000 fb18 	bl	8005b38 <SD_PowerON>
 8005508:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800550a:	6a3b      	ldr	r3, [r7, #32]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d00b      	beq.n	8005528 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2201      	movs	r2, #1
 8005514:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800551c:	6a3b      	ldr	r3, [r7, #32]
 800551e:	431a      	orrs	r2, r3
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005524:	2301      	movs	r3, #1
 8005526:	e013      	b.n	8005550 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8005528:	6878      	ldr	r0, [r7, #4]
 800552a:	f000 fa37 	bl	800599c <SD_InitCard>
 800552e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005530:	6a3b      	ldr	r3, [r7, #32]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d00b      	beq.n	800554e <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2201      	movs	r2, #1
 800553a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005542:	6a3b      	ldr	r3, [r7, #32]
 8005544:	431a      	orrs	r2, r3
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800554a:	2301      	movs	r3, #1
 800554c:	e000      	b.n	8005550 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 800554e:	2300      	movs	r3, #0
}
 8005550:	4618      	mov	r0, r3
 8005552:	3728      	adds	r7, #40	; 0x28
 8005554:	46bd      	mov	sp, r7
 8005556:	bdb0      	pop	{r4, r5, r7, pc}
 8005558:	422580a0 	.word	0x422580a0

0800555c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800555c:	b480      	push	{r7}
 800555e:	b083      	sub	sp, #12
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
 8005564:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800556a:	0f9b      	lsrs	r3, r3, #30
 800556c:	b2da      	uxtb	r2, r3
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005576:	0e9b      	lsrs	r3, r3, #26
 8005578:	b2db      	uxtb	r3, r3
 800557a:	f003 030f 	and.w	r3, r3, #15
 800557e:	b2da      	uxtb	r2, r3
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005588:	0e1b      	lsrs	r3, r3, #24
 800558a:	b2db      	uxtb	r3, r3
 800558c:	f003 0303 	and.w	r3, r3, #3
 8005590:	b2da      	uxtb	r2, r3
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800559a:	0c1b      	lsrs	r3, r3, #16
 800559c:	b2da      	uxtb	r2, r3
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80055a6:	0a1b      	lsrs	r3, r3, #8
 80055a8:	b2da      	uxtb	r2, r3
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80055b2:	b2da      	uxtb	r2, r3
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80055bc:	0d1b      	lsrs	r3, r3, #20
 80055be:	b29a      	uxth	r2, r3
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80055c8:	0c1b      	lsrs	r3, r3, #16
 80055ca:	b2db      	uxtb	r3, r3
 80055cc:	f003 030f 	and.w	r3, r3, #15
 80055d0:	b2da      	uxtb	r2, r3
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80055da:	0bdb      	lsrs	r3, r3, #15
 80055dc:	b2db      	uxtb	r3, r3
 80055de:	f003 0301 	and.w	r3, r3, #1
 80055e2:	b2da      	uxtb	r2, r3
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80055ec:	0b9b      	lsrs	r3, r3, #14
 80055ee:	b2db      	uxtb	r3, r3
 80055f0:	f003 0301 	and.w	r3, r3, #1
 80055f4:	b2da      	uxtb	r2, r3
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80055fe:	0b5b      	lsrs	r3, r3, #13
 8005600:	b2db      	uxtb	r3, r3
 8005602:	f003 0301 	and.w	r3, r3, #1
 8005606:	b2da      	uxtb	r2, r3
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005610:	0b1b      	lsrs	r3, r3, #12
 8005612:	b2db      	uxtb	r3, r3
 8005614:	f003 0301 	and.w	r3, r3, #1
 8005618:	b2da      	uxtb	r2, r3
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	2200      	movs	r2, #0
 8005622:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005628:	2b00      	cmp	r3, #0
 800562a:	d163      	bne.n	80056f4 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005630:	009a      	lsls	r2, r3, #2
 8005632:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005636:	4013      	ands	r3, r2
 8005638:	687a      	ldr	r2, [r7, #4]
 800563a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800563c:	0f92      	lsrs	r2, r2, #30
 800563e:	431a      	orrs	r2, r3
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005648:	0edb      	lsrs	r3, r3, #27
 800564a:	b2db      	uxtb	r3, r3
 800564c:	f003 0307 	and.w	r3, r3, #7
 8005650:	b2da      	uxtb	r2, r3
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800565a:	0e1b      	lsrs	r3, r3, #24
 800565c:	b2db      	uxtb	r3, r3
 800565e:	f003 0307 	and.w	r3, r3, #7
 8005662:	b2da      	uxtb	r2, r3
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800566c:	0d5b      	lsrs	r3, r3, #21
 800566e:	b2db      	uxtb	r3, r3
 8005670:	f003 0307 	and.w	r3, r3, #7
 8005674:	b2da      	uxtb	r2, r3
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800567e:	0c9b      	lsrs	r3, r3, #18
 8005680:	b2db      	uxtb	r3, r3
 8005682:	f003 0307 	and.w	r3, r3, #7
 8005686:	b2da      	uxtb	r2, r3
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005690:	0bdb      	lsrs	r3, r3, #15
 8005692:	b2db      	uxtb	r3, r3
 8005694:	f003 0307 	and.w	r3, r3, #7
 8005698:	b2da      	uxtb	r2, r3
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	691b      	ldr	r3, [r3, #16]
 80056a2:	1c5a      	adds	r2, r3, #1
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	7e1b      	ldrb	r3, [r3, #24]
 80056ac:	b2db      	uxtb	r3, r3
 80056ae:	f003 0307 	and.w	r3, r3, #7
 80056b2:	3302      	adds	r3, #2
 80056b4:	2201      	movs	r2, #1
 80056b6:	fa02 f303 	lsl.w	r3, r2, r3
 80056ba:	687a      	ldr	r2, [r7, #4]
 80056bc:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80056be:	fb02 f203 	mul.w	r2, r2, r3
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	7a1b      	ldrb	r3, [r3, #8]
 80056ca:	b2db      	uxtb	r3, r3
 80056cc:	f003 030f 	and.w	r3, r3, #15
 80056d0:	2201      	movs	r2, #1
 80056d2:	409a      	lsls	r2, r3
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056dc:	687a      	ldr	r2, [r7, #4]
 80056de:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80056e0:	0a52      	lsrs	r2, r2, #9
 80056e2:	fb02 f203 	mul.w	r2, r2, r3
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80056f0:	661a      	str	r2, [r3, #96]	; 0x60
 80056f2:	e031      	b.n	8005758 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056f8:	2b01      	cmp	r3, #1
 80056fa:	d11d      	bne.n	8005738 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005700:	041b      	lsls	r3, r3, #16
 8005702:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800570a:	0c1b      	lsrs	r3, r3, #16
 800570c:	431a      	orrs	r2, r3
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	691b      	ldr	r3, [r3, #16]
 8005716:	3301      	adds	r3, #1
 8005718:	029a      	lsls	r2, r3, #10
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	f44f 7200 	mov.w	r2, #512	; 0x200
 800572c:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	661a      	str	r2, [r3, #96]	; 0x60
 8005736:	e00f      	b.n	8005758 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4a58      	ldr	r2, [pc, #352]	; (80058a0 <HAL_SD_GetCardCSD+0x344>)
 800573e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005744:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2201      	movs	r2, #1
 8005750:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8005754:	2301      	movs	r3, #1
 8005756:	e09d      	b.n	8005894 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800575c:	0b9b      	lsrs	r3, r3, #14
 800575e:	b2db      	uxtb	r3, r3
 8005760:	f003 0301 	and.w	r3, r3, #1
 8005764:	b2da      	uxtb	r2, r3
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800576e:	09db      	lsrs	r3, r3, #7
 8005770:	b2db      	uxtb	r3, r3
 8005772:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005776:	b2da      	uxtb	r2, r3
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005780:	b2db      	uxtb	r3, r3
 8005782:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005786:	b2da      	uxtb	r2, r3
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005790:	0fdb      	lsrs	r3, r3, #31
 8005792:	b2da      	uxtb	r2, r3
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800579c:	0f5b      	lsrs	r3, r3, #29
 800579e:	b2db      	uxtb	r3, r3
 80057a0:	f003 0303 	and.w	r3, r3, #3
 80057a4:	b2da      	uxtb	r2, r3
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057ae:	0e9b      	lsrs	r3, r3, #26
 80057b0:	b2db      	uxtb	r3, r3
 80057b2:	f003 0307 	and.w	r3, r3, #7
 80057b6:	b2da      	uxtb	r2, r3
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057c0:	0d9b      	lsrs	r3, r3, #22
 80057c2:	b2db      	uxtb	r3, r3
 80057c4:	f003 030f 	and.w	r3, r3, #15
 80057c8:	b2da      	uxtb	r2, r3
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057d2:	0d5b      	lsrs	r3, r3, #21
 80057d4:	b2db      	uxtb	r3, r3
 80057d6:	f003 0301 	and.w	r3, r3, #1
 80057da:	b2da      	uxtb	r2, r3
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	2200      	movs	r2, #0
 80057e6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057ee:	0c1b      	lsrs	r3, r3, #16
 80057f0:	b2db      	uxtb	r3, r3
 80057f2:	f003 0301 	and.w	r3, r3, #1
 80057f6:	b2da      	uxtb	r2, r3
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005802:	0bdb      	lsrs	r3, r3, #15
 8005804:	b2db      	uxtb	r3, r3
 8005806:	f003 0301 	and.w	r3, r3, #1
 800580a:	b2da      	uxtb	r2, r3
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005816:	0b9b      	lsrs	r3, r3, #14
 8005818:	b2db      	uxtb	r3, r3
 800581a:	f003 0301 	and.w	r3, r3, #1
 800581e:	b2da      	uxtb	r2, r3
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800582a:	0b5b      	lsrs	r3, r3, #13
 800582c:	b2db      	uxtb	r3, r3
 800582e:	f003 0301 	and.w	r3, r3, #1
 8005832:	b2da      	uxtb	r2, r3
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800583e:	0b1b      	lsrs	r3, r3, #12
 8005840:	b2db      	uxtb	r3, r3
 8005842:	f003 0301 	and.w	r3, r3, #1
 8005846:	b2da      	uxtb	r2, r3
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005852:	0a9b      	lsrs	r3, r3, #10
 8005854:	b2db      	uxtb	r3, r3
 8005856:	f003 0303 	and.w	r3, r3, #3
 800585a:	b2da      	uxtb	r2, r3
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005866:	0a1b      	lsrs	r3, r3, #8
 8005868:	b2db      	uxtb	r3, r3
 800586a:	f003 0303 	and.w	r3, r3, #3
 800586e:	b2da      	uxtb	r2, r3
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800587a:	085b      	lsrs	r3, r3, #1
 800587c:	b2db      	uxtb	r3, r3
 800587e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005882:	b2da      	uxtb	r2, r3
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	2201      	movs	r2, #1
 800588e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8005892:	2300      	movs	r3, #0
}
 8005894:	4618      	mov	r0, r3
 8005896:	370c      	adds	r7, #12
 8005898:	46bd      	mov	sp, r7
 800589a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589e:	4770      	bx	lr
 80058a0:	004005ff 	.word	0x004005ff

080058a4 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 80058a4:	b5b0      	push	{r4, r5, r7, lr}
 80058a6:	b08e      	sub	sp, #56	; 0x38
 80058a8:	af04      	add	r7, sp, #16
 80058aa:	6078      	str	r0, [r7, #4]
 80058ac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2203      	movs	r2, #3
 80058b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058ba:	2b03      	cmp	r3, #3
 80058bc:	d02e      	beq.n	800591c <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058c4:	d106      	bne.n	80058d4 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058ca:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	639a      	str	r2, [r3, #56]	; 0x38
 80058d2:	e029      	b.n	8005928 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80058da:	d10a      	bne.n	80058f2 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 80058dc:	6878      	ldr	r0, [r7, #4]
 80058de:	f000 f9b9 	bl	8005c54 <SD_WideBus_Enable>
 80058e2:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80058e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ea:	431a      	orrs	r2, r3
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	639a      	str	r2, [r3, #56]	; 0x38
 80058f0:	e01a      	b.n	8005928 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d10a      	bne.n	800590e <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80058f8:	6878      	ldr	r0, [r7, #4]
 80058fa:	f000 f9f6 	bl	8005cea <SD_WideBus_Disable>
 80058fe:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005906:	431a      	orrs	r2, r3
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	639a      	str	r2, [r3, #56]	; 0x38
 800590c:	e00c      	b.n	8005928 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005912:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	639a      	str	r2, [r3, #56]	; 0x38
 800591a:	e005      	b.n	8005928 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005920:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800592c:	2b00      	cmp	r3, #0
 800592e:	d009      	beq.n	8005944 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	4a18      	ldr	r2, [pc, #96]	; (8005998 <HAL_SD_ConfigWideBusOperation+0xf4>)
 8005936:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2201      	movs	r2, #1
 800593c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8005940:	2301      	movs	r3, #1
 8005942:	e024      	b.n	800598e <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	689b      	ldr	r3, [r3, #8]
 800594e:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	68db      	ldr	r3, [r3, #12]
 8005954:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	695b      	ldr	r3, [r3, #20]
 800595e:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	699b      	ldr	r3, [r3, #24]
 8005964:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681d      	ldr	r5, [r3, #0]
 800596a:	466c      	mov	r4, sp
 800596c:	f107 0318 	add.w	r3, r7, #24
 8005970:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005974:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005978:	f107 030c 	add.w	r3, r7, #12
 800597c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800597e:	4628      	mov	r0, r5
 8005980:	f001 f81c 	bl	80069bc <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2201      	movs	r2, #1
 8005988:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800598c:	2300      	movs	r3, #0
}
 800598e:	4618      	mov	r0, r3
 8005990:	3728      	adds	r7, #40	; 0x28
 8005992:	46bd      	mov	sp, r7
 8005994:	bdb0      	pop	{r4, r5, r7, pc}
 8005996:	bf00      	nop
 8005998:	004005ff 	.word	0x004005ff

0800599c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800599c:	b5b0      	push	{r4, r5, r7, lr}
 800599e:	b094      	sub	sp, #80	; 0x50
 80059a0:	af04      	add	r7, sp, #16
 80059a2:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80059a4:	2301      	movs	r3, #1
 80059a6:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	4618      	mov	r0, r3
 80059ae:	f001 f84c 	bl	8006a4a <SDIO_GetPowerState>
 80059b2:	4603      	mov	r3, r0
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d102      	bne.n	80059be <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80059b8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80059bc:	e0b7      	b.n	8005b2e <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059c2:	2b03      	cmp	r3, #3
 80059c4:	d02f      	beq.n	8005a26 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	4618      	mov	r0, r3
 80059cc:	f001 f9cb 	bl	8006d66 <SDMMC_CmdSendCID>
 80059d0:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80059d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d001      	beq.n	80059dc <SD_InitCard+0x40>
    {
      return errorstate;
 80059d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80059da:	e0a8      	b.n	8005b2e <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	2100      	movs	r1, #0
 80059e2:	4618      	mov	r0, r3
 80059e4:	f001 f876 	bl	8006ad4 <SDIO_GetResponse>
 80059e8:	4602      	mov	r2, r0
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	2104      	movs	r1, #4
 80059f4:	4618      	mov	r0, r3
 80059f6:	f001 f86d 	bl	8006ad4 <SDIO_GetResponse>
 80059fa:	4602      	mov	r2, r0
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	2108      	movs	r1, #8
 8005a06:	4618      	mov	r0, r3
 8005a08:	f001 f864 	bl	8006ad4 <SDIO_GetResponse>
 8005a0c:	4602      	mov	r2, r0
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	210c      	movs	r1, #12
 8005a18:	4618      	mov	r0, r3
 8005a1a:	f001 f85b 	bl	8006ad4 <SDIO_GetResponse>
 8005a1e:	4602      	mov	r2, r0
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a2a:	2b03      	cmp	r3, #3
 8005a2c:	d00d      	beq.n	8005a4a <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f107 020e 	add.w	r2, r7, #14
 8005a36:	4611      	mov	r1, r2
 8005a38:	4618      	mov	r0, r3
 8005a3a:	f001 f9d1 	bl	8006de0 <SDMMC_CmdSetRelAdd>
 8005a3e:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005a40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d001      	beq.n	8005a4a <SD_InitCard+0xae>
    {
      return errorstate;
 8005a46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a48:	e071      	b.n	8005b2e <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a4e:	2b03      	cmp	r3, #3
 8005a50:	d036      	beq.n	8005ac0 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8005a52:	89fb      	ldrh	r3, [r7, #14]
 8005a54:	461a      	mov	r2, r3
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681a      	ldr	r2, [r3, #0]
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a62:	041b      	lsls	r3, r3, #16
 8005a64:	4619      	mov	r1, r3
 8005a66:	4610      	mov	r0, r2
 8005a68:	f001 f99b 	bl	8006da2 <SDMMC_CmdSendCSD>
 8005a6c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005a6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d001      	beq.n	8005a78 <SD_InitCard+0xdc>
    {
      return errorstate;
 8005a74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a76:	e05a      	b.n	8005b2e <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	2100      	movs	r1, #0
 8005a7e:	4618      	mov	r0, r3
 8005a80:	f001 f828 	bl	8006ad4 <SDIO_GetResponse>
 8005a84:	4602      	mov	r2, r0
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	2104      	movs	r1, #4
 8005a90:	4618      	mov	r0, r3
 8005a92:	f001 f81f 	bl	8006ad4 <SDIO_GetResponse>
 8005a96:	4602      	mov	r2, r0
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	2108      	movs	r1, #8
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	f001 f816 	bl	8006ad4 <SDIO_GetResponse>
 8005aa8:	4602      	mov	r2, r0
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	210c      	movs	r1, #12
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	f001 f80d 	bl	8006ad4 <SDIO_GetResponse>
 8005aba:	4602      	mov	r2, r0
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	2104      	movs	r1, #4
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	f001 f804 	bl	8006ad4 <SDIO_GetResponse>
 8005acc:	4603      	mov	r3, r0
 8005ace:	0d1a      	lsrs	r2, r3, #20
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8005ad4:	f107 0310 	add.w	r3, r7, #16
 8005ad8:	4619      	mov	r1, r3
 8005ada:	6878      	ldr	r0, [r7, #4]
 8005adc:	f7ff fd3e 	bl	800555c <HAL_SD_GetCardCSD>
 8005ae0:	4603      	mov	r3, r0
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d002      	beq.n	8005aec <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005ae6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005aea:	e020      	b.n	8005b2e <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6819      	ldr	r1, [r3, #0]
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005af4:	041b      	lsls	r3, r3, #16
 8005af6:	f04f 0400 	mov.w	r4, #0
 8005afa:	461a      	mov	r2, r3
 8005afc:	4623      	mov	r3, r4
 8005afe:	4608      	mov	r0, r1
 8005b00:	f001 f849 	bl	8006b96 <SDMMC_CmdSelDesel>
 8005b04:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8005b06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d001      	beq.n	8005b10 <SD_InitCard+0x174>
  {
    return errorstate;
 8005b0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b0e:	e00e      	b.n	8005b2e <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681d      	ldr	r5, [r3, #0]
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	466c      	mov	r4, sp
 8005b18:	f103 0210 	add.w	r2, r3, #16
 8005b1c:	ca07      	ldmia	r2, {r0, r1, r2}
 8005b1e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005b22:	3304      	adds	r3, #4
 8005b24:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005b26:	4628      	mov	r0, r5
 8005b28:	f000 ff48 	bl	80069bc <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8005b2c:	2300      	movs	r3, #0
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	3740      	adds	r7, #64	; 0x40
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bdb0      	pop	{r4, r5, r7, pc}
	...

08005b38 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b086      	sub	sp, #24
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005b40:	2300      	movs	r3, #0
 8005b42:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8005b44:	2300      	movs	r3, #0
 8005b46:	617b      	str	r3, [r7, #20]
 8005b48:	2300      	movs	r3, #0
 8005b4a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4618      	mov	r0, r3
 8005b52:	f001 f843 	bl	8006bdc <SDMMC_CmdGoIdleState>
 8005b56:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d001      	beq.n	8005b62 <SD_PowerON+0x2a>
  {
    return errorstate;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	e072      	b.n	8005c48 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4618      	mov	r0, r3
 8005b68:	f001 f856 	bl	8006c18 <SDMMC_CmdOperCond>
 8005b6c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d00d      	beq.n	8005b90 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2200      	movs	r2, #0
 8005b78:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4618      	mov	r0, r3
 8005b80:	f001 f82c 	bl	8006bdc <SDMMC_CmdGoIdleState>
 8005b84:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d004      	beq.n	8005b96 <SD_PowerON+0x5e>
    {
      return errorstate;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	e05b      	b.n	8005c48 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2201      	movs	r2, #1
 8005b94:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b9a:	2b01      	cmp	r3, #1
 8005b9c:	d137      	bne.n	8005c0e <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	2100      	movs	r1, #0
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	f001 f856 	bl	8006c56 <SDMMC_CmdAppCommand>
 8005baa:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d02d      	beq.n	8005c0e <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005bb2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005bb6:	e047      	b.n	8005c48 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	2100      	movs	r1, #0
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	f001 f849 	bl	8006c56 <SDMMC_CmdAppCommand>
 8005bc4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d001      	beq.n	8005bd0 <SD_PowerON+0x98>
    {
      return errorstate;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	e03b      	b.n	8005c48 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	491e      	ldr	r1, [pc, #120]	; (8005c50 <SD_PowerON+0x118>)
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	f001 f85f 	bl	8006c9a <SDMMC_CmdAppOperCommand>
 8005bdc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d002      	beq.n	8005bea <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005be4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005be8:	e02e      	b.n	8005c48 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	2100      	movs	r1, #0
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	f000 ff6f 	bl	8006ad4 <SDIO_GetResponse>
 8005bf6:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	0fdb      	lsrs	r3, r3, #31
 8005bfc:	2b01      	cmp	r3, #1
 8005bfe:	d101      	bne.n	8005c04 <SD_PowerON+0xcc>
 8005c00:	2301      	movs	r3, #1
 8005c02:	e000      	b.n	8005c06 <SD_PowerON+0xce>
 8005c04:	2300      	movs	r3, #0
 8005c06:	613b      	str	r3, [r7, #16]

    count++;
 8005c08:	68bb      	ldr	r3, [r7, #8]
 8005c0a:	3301      	adds	r3, #1
 8005c0c:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8005c0e:	68bb      	ldr	r3, [r7, #8]
 8005c10:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d802      	bhi.n	8005c1e <SD_PowerON+0xe6>
 8005c18:	693b      	ldr	r3, [r7, #16]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d0cc      	beq.n	8005bb8 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8005c1e:	68bb      	ldr	r3, [r7, #8]
 8005c20:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d902      	bls.n	8005c2e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8005c28:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005c2c:	e00c      	b.n	8005c48 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d003      	beq.n	8005c40 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	645a      	str	r2, [r3, #68]	; 0x44
 8005c3e:	e002      	b.n	8005c46 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2200      	movs	r2, #0
 8005c44:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8005c46:	2300      	movs	r3, #0
}
 8005c48:	4618      	mov	r0, r3
 8005c4a:	3718      	adds	r7, #24
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	bd80      	pop	{r7, pc}
 8005c50:	c1100000 	.word	0xc1100000

08005c54 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b086      	sub	sp, #24
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	60fb      	str	r3, [r7, #12]
 8005c60:	2300      	movs	r3, #0
 8005c62:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	2100      	movs	r1, #0
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	f000 ff32 	bl	8006ad4 <SDIO_GetResponse>
 8005c70:	4603      	mov	r3, r0
 8005c72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c76:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005c7a:	d102      	bne.n	8005c82 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8005c7c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005c80:	e02f      	b.n	8005ce2 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8005c82:	f107 030c 	add.w	r3, r7, #12
 8005c86:	4619      	mov	r1, r3
 8005c88:	6878      	ldr	r0, [r7, #4]
 8005c8a:	f000 f879 	bl	8005d80 <SD_FindSCR>
 8005c8e:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d001      	beq.n	8005c9a <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8005c96:	697b      	ldr	r3, [r7, #20]
 8005c98:	e023      	b.n	8005ce2 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8005c9a:	693b      	ldr	r3, [r7, #16]
 8005c9c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d01c      	beq.n	8005cde <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681a      	ldr	r2, [r3, #0]
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005cac:	041b      	lsls	r3, r3, #16
 8005cae:	4619      	mov	r1, r3
 8005cb0:	4610      	mov	r0, r2
 8005cb2:	f000 ffd0 	bl	8006c56 <SDMMC_CmdAppCommand>
 8005cb6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d001      	beq.n	8005cc2 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8005cbe:	697b      	ldr	r3, [r7, #20]
 8005cc0:	e00f      	b.n	8005ce2 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	2102      	movs	r1, #2
 8005cc8:	4618      	mov	r0, r3
 8005cca:	f001 f809 	bl	8006ce0 <SDMMC_CmdBusWidth>
 8005cce:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005cd0:	697b      	ldr	r3, [r7, #20]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d001      	beq.n	8005cda <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8005cd6:	697b      	ldr	r3, [r7, #20]
 8005cd8:	e003      	b.n	8005ce2 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	e001      	b.n	8005ce2 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005cde:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	3718      	adds	r7, #24
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	bd80      	pop	{r7, pc}

08005cea <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8005cea:	b580      	push	{r7, lr}
 8005cec:	b086      	sub	sp, #24
 8005cee:	af00      	add	r7, sp, #0
 8005cf0:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	60fb      	str	r3, [r7, #12]
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	2100      	movs	r1, #0
 8005d00:	4618      	mov	r0, r3
 8005d02:	f000 fee7 	bl	8006ad4 <SDIO_GetResponse>
 8005d06:	4603      	mov	r3, r0
 8005d08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d0c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005d10:	d102      	bne.n	8005d18 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8005d12:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005d16:	e02f      	b.n	8005d78 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8005d18:	f107 030c 	add.w	r3, r7, #12
 8005d1c:	4619      	mov	r1, r3
 8005d1e:	6878      	ldr	r0, [r7, #4]
 8005d20:	f000 f82e 	bl	8005d80 <SD_FindSCR>
 8005d24:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005d26:	697b      	ldr	r3, [r7, #20]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d001      	beq.n	8005d30 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8005d2c:	697b      	ldr	r3, [r7, #20]
 8005d2e:	e023      	b.n	8005d78 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8005d30:	693b      	ldr	r3, [r7, #16]
 8005d32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d01c      	beq.n	8005d74 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681a      	ldr	r2, [r3, #0]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d42:	041b      	lsls	r3, r3, #16
 8005d44:	4619      	mov	r1, r3
 8005d46:	4610      	mov	r0, r2
 8005d48:	f000 ff85 	bl	8006c56 <SDMMC_CmdAppCommand>
 8005d4c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d001      	beq.n	8005d58 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8005d54:	697b      	ldr	r3, [r7, #20]
 8005d56:	e00f      	b.n	8005d78 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	2100      	movs	r1, #0
 8005d5e:	4618      	mov	r0, r3
 8005d60:	f000 ffbe 	bl	8006ce0 <SDMMC_CmdBusWidth>
 8005d64:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005d66:	697b      	ldr	r3, [r7, #20]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d001      	beq.n	8005d70 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	e003      	b.n	8005d78 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8005d70:	2300      	movs	r3, #0
 8005d72:	e001      	b.n	8005d78 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005d74:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8005d78:	4618      	mov	r0, r3
 8005d7a:	3718      	adds	r7, #24
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bd80      	pop	{r7, pc}

08005d80 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8005d80:	b590      	push	{r4, r7, lr}
 8005d82:	b08f      	sub	sp, #60	; 0x3c
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
 8005d88:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8005d8a:	f7fd f927 	bl	8002fdc <HAL_GetTick>
 8005d8e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8005d90:	2300      	movs	r3, #0
 8005d92:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8005d94:	2300      	movs	r3, #0
 8005d96:	60bb      	str	r3, [r7, #8]
 8005d98:	2300      	movs	r3, #0
 8005d9a:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	2108      	movs	r1, #8
 8005da6:	4618      	mov	r0, r3
 8005da8:	f000 fed3 	bl	8006b52 <SDMMC_CmdBlockLength>
 8005dac:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8005dae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d001      	beq.n	8005db8 <SD_FindSCR+0x38>
  {
    return errorstate;
 8005db4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005db6:	e0a9      	b.n	8005f0c <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681a      	ldr	r2, [r3, #0]
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005dc0:	041b      	lsls	r3, r3, #16
 8005dc2:	4619      	mov	r1, r3
 8005dc4:	4610      	mov	r0, r2
 8005dc6:	f000 ff46 	bl	8006c56 <SDMMC_CmdAppCommand>
 8005dca:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8005dcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d001      	beq.n	8005dd6 <SD_FindSCR+0x56>
  {
    return errorstate;
 8005dd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dd4:	e09a      	b.n	8005f0c <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005dd6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005dda:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8005ddc:	2308      	movs	r3, #8
 8005dde:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8005de0:	2330      	movs	r3, #48	; 0x30
 8005de2:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8005de4:	2302      	movs	r3, #2
 8005de6:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8005de8:	2300      	movs	r3, #0
 8005dea:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8005dec:	2301      	movs	r3, #1
 8005dee:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f107 0210 	add.w	r2, r7, #16
 8005df8:	4611      	mov	r1, r2
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	f000 fe7d 	bl	8006afa <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4618      	mov	r0, r3
 8005e06:	f000 ff8d 	bl	8006d24 <SDMMC_CmdSendSCR>
 8005e0a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8005e0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d022      	beq.n	8005e58 <SD_FindSCR+0xd8>
  {
    return errorstate;
 8005e12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e14:	e07a      	b.n	8005f0c <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d00e      	beq.n	8005e42 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6819      	ldr	r1, [r3, #0]
 8005e28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e2a:	009b      	lsls	r3, r3, #2
 8005e2c:	f107 0208 	add.w	r2, r7, #8
 8005e30:	18d4      	adds	r4, r2, r3
 8005e32:	4608      	mov	r0, r1
 8005e34:	f000 fded 	bl	8006a12 <SDIO_ReadFIFO>
 8005e38:	4603      	mov	r3, r0
 8005e3a:	6023      	str	r3, [r4, #0]
      index++;
 8005e3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e3e:	3301      	adds	r3, #1
 8005e40:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8005e42:	f7fd f8cb 	bl	8002fdc <HAL_GetTick>
 8005e46:	4602      	mov	r2, r0
 8005e48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e4a:	1ad3      	subs	r3, r2, r3
 8005e4c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005e50:	d102      	bne.n	8005e58 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8005e52:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005e56:	e059      	b.n	8005f0c <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005e5e:	f240 432a 	movw	r3, #1066	; 0x42a
 8005e62:	4013      	ands	r3, r2
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d0d6      	beq.n	8005e16 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e6e:	f003 0308 	and.w	r3, r3, #8
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d005      	beq.n	8005e82 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	2208      	movs	r2, #8
 8005e7c:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8005e7e:	2308      	movs	r3, #8
 8005e80:	e044      	b.n	8005f0c <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e88:	f003 0302 	and.w	r3, r3, #2
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d005      	beq.n	8005e9c <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	2202      	movs	r2, #2
 8005e96:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8005e98:	2302      	movs	r3, #2
 8005e9a:	e037      	b.n	8005f0c <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ea2:	f003 0320 	and.w	r3, r3, #32
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d005      	beq.n	8005eb6 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	2220      	movs	r2, #32
 8005eb0:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8005eb2:	2320      	movs	r3, #32
 8005eb4:	e02a      	b.n	8005f0c <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f240 523a 	movw	r2, #1338	; 0x53a
 8005ebe:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	061a      	lsls	r2, r3, #24
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	021b      	lsls	r3, r3, #8
 8005ec8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005ecc:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	0a1b      	lsrs	r3, r3, #8
 8005ed2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8005ed6:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	0e1b      	lsrs	r3, r3, #24
 8005edc:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8005ede:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ee0:	601a      	str	r2, [r3, #0]
    scr++;
 8005ee2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ee4:	3304      	adds	r3, #4
 8005ee6:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8005ee8:	68bb      	ldr	r3, [r7, #8]
 8005eea:	061a      	lsls	r2, r3, #24
 8005eec:	68bb      	ldr	r3, [r7, #8]
 8005eee:	021b      	lsls	r3, r3, #8
 8005ef0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005ef4:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8005ef6:	68bb      	ldr	r3, [r7, #8]
 8005ef8:	0a1b      	lsrs	r3, r3, #8
 8005efa:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8005efe:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	0e1b      	lsrs	r3, r3, #24
 8005f04:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8005f06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f08:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8005f0a:	2300      	movs	r3, #0
}
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	373c      	adds	r7, #60	; 0x3c
 8005f10:	46bd      	mov	sp, r7
 8005f12:	bd90      	pop	{r4, r7, pc}

08005f14 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b082      	sub	sp, #8
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d101      	bne.n	8005f26 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005f22:	2301      	movs	r3, #1
 8005f24:	e056      	b.n	8005fd4 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2200      	movs	r2, #0
 8005f2a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005f32:	b2db      	uxtb	r3, r3
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d106      	bne.n	8005f46 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005f40:	6878      	ldr	r0, [r7, #4]
 8005f42:	f7fb fe09 	bl	8001b58 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2202      	movs	r2, #2
 8005f4a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	681a      	ldr	r2, [r3, #0]
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f5c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	685a      	ldr	r2, [r3, #4]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	689b      	ldr	r3, [r3, #8]
 8005f66:	431a      	orrs	r2, r3
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	68db      	ldr	r3, [r3, #12]
 8005f6c:	431a      	orrs	r2, r3
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	691b      	ldr	r3, [r3, #16]
 8005f72:	431a      	orrs	r2, r3
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	695b      	ldr	r3, [r3, #20]
 8005f78:	431a      	orrs	r2, r3
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	699b      	ldr	r3, [r3, #24]
 8005f7e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005f82:	431a      	orrs	r2, r3
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	69db      	ldr	r3, [r3, #28]
 8005f88:	431a      	orrs	r2, r3
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6a1b      	ldr	r3, [r3, #32]
 8005f8e:	ea42 0103 	orr.w	r1, r2, r3
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	430a      	orrs	r2, r1
 8005f9c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	699b      	ldr	r3, [r3, #24]
 8005fa2:	0c1b      	lsrs	r3, r3, #16
 8005fa4:	f003 0104 	and.w	r1, r3, #4
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	430a      	orrs	r2, r1
 8005fb2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	69da      	ldr	r2, [r3, #28]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005fc2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2201      	movs	r2, #1
 8005fce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005fd2:	2300      	movs	r3, #0
}
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	3708      	adds	r7, #8
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	bd80      	pop	{r7, pc}

08005fdc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b088      	sub	sp, #32
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	60f8      	str	r0, [r7, #12]
 8005fe4:	60b9      	str	r1, [r7, #8]
 8005fe6:	603b      	str	r3, [r7, #0]
 8005fe8:	4613      	mov	r3, r2
 8005fea:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005fec:	2300      	movs	r3, #0
 8005fee:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005ff6:	2b01      	cmp	r3, #1
 8005ff8:	d101      	bne.n	8005ffe <HAL_SPI_Transmit+0x22>
 8005ffa:	2302      	movs	r3, #2
 8005ffc:	e11e      	b.n	800623c <HAL_SPI_Transmit+0x260>
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	2201      	movs	r2, #1
 8006002:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006006:	f7fc ffe9 	bl	8002fdc <HAL_GetTick>
 800600a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800600c:	88fb      	ldrh	r3, [r7, #6]
 800600e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006016:	b2db      	uxtb	r3, r3
 8006018:	2b01      	cmp	r3, #1
 800601a:	d002      	beq.n	8006022 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800601c:	2302      	movs	r3, #2
 800601e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006020:	e103      	b.n	800622a <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d002      	beq.n	800602e <HAL_SPI_Transmit+0x52>
 8006028:	88fb      	ldrh	r3, [r7, #6]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d102      	bne.n	8006034 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800602e:	2301      	movs	r3, #1
 8006030:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006032:	e0fa      	b.n	800622a <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	2203      	movs	r2, #3
 8006038:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	2200      	movs	r2, #0
 8006040:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	68ba      	ldr	r2, [r7, #8]
 8006046:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	88fa      	ldrh	r2, [r7, #6]
 800604c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	88fa      	ldrh	r2, [r7, #6]
 8006052:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	2200      	movs	r2, #0
 8006058:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	2200      	movs	r2, #0
 800605e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	2200      	movs	r2, #0
 8006064:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2200      	movs	r2, #0
 800606a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	2200      	movs	r2, #0
 8006070:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	689b      	ldr	r3, [r3, #8]
 8006076:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800607a:	d107      	bne.n	800608c <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	681a      	ldr	r2, [r3, #0]
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800608a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006096:	2b40      	cmp	r3, #64	; 0x40
 8006098:	d007      	beq.n	80060aa <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	681a      	ldr	r2, [r3, #0]
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80060a8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	68db      	ldr	r3, [r3, #12]
 80060ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80060b2:	d14b      	bne.n	800614c <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	685b      	ldr	r3, [r3, #4]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d002      	beq.n	80060c2 <HAL_SPI_Transmit+0xe6>
 80060bc:	8afb      	ldrh	r3, [r7, #22]
 80060be:	2b01      	cmp	r3, #1
 80060c0:	d13e      	bne.n	8006140 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060c6:	881a      	ldrh	r2, [r3, #0]
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060d2:	1c9a      	adds	r2, r3, #2
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80060dc:	b29b      	uxth	r3, r3
 80060de:	3b01      	subs	r3, #1
 80060e0:	b29a      	uxth	r2, r3
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80060e6:	e02b      	b.n	8006140 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	689b      	ldr	r3, [r3, #8]
 80060ee:	f003 0302 	and.w	r3, r3, #2
 80060f2:	2b02      	cmp	r3, #2
 80060f4:	d112      	bne.n	800611c <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060fa:	881a      	ldrh	r2, [r3, #0]
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006106:	1c9a      	adds	r2, r3, #2
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006110:	b29b      	uxth	r3, r3
 8006112:	3b01      	subs	r3, #1
 8006114:	b29a      	uxth	r2, r3
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	86da      	strh	r2, [r3, #54]	; 0x36
 800611a:	e011      	b.n	8006140 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800611c:	f7fc ff5e 	bl	8002fdc <HAL_GetTick>
 8006120:	4602      	mov	r2, r0
 8006122:	69bb      	ldr	r3, [r7, #24]
 8006124:	1ad3      	subs	r3, r2, r3
 8006126:	683a      	ldr	r2, [r7, #0]
 8006128:	429a      	cmp	r2, r3
 800612a:	d803      	bhi.n	8006134 <HAL_SPI_Transmit+0x158>
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006132:	d102      	bne.n	800613a <HAL_SPI_Transmit+0x15e>
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	2b00      	cmp	r3, #0
 8006138:	d102      	bne.n	8006140 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800613a:	2303      	movs	r3, #3
 800613c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800613e:	e074      	b.n	800622a <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006144:	b29b      	uxth	r3, r3
 8006146:	2b00      	cmp	r3, #0
 8006148:	d1ce      	bne.n	80060e8 <HAL_SPI_Transmit+0x10c>
 800614a:	e04c      	b.n	80061e6 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	685b      	ldr	r3, [r3, #4]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d002      	beq.n	800615a <HAL_SPI_Transmit+0x17e>
 8006154:	8afb      	ldrh	r3, [r7, #22]
 8006156:	2b01      	cmp	r3, #1
 8006158:	d140      	bne.n	80061dc <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	330c      	adds	r3, #12
 8006164:	7812      	ldrb	r2, [r2, #0]
 8006166:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800616c:	1c5a      	adds	r2, r3, #1
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006176:	b29b      	uxth	r3, r3
 8006178:	3b01      	subs	r3, #1
 800617a:	b29a      	uxth	r2, r3
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006180:	e02c      	b.n	80061dc <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	689b      	ldr	r3, [r3, #8]
 8006188:	f003 0302 	and.w	r3, r3, #2
 800618c:	2b02      	cmp	r3, #2
 800618e:	d113      	bne.n	80061b8 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	330c      	adds	r3, #12
 800619a:	7812      	ldrb	r2, [r2, #0]
 800619c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061a2:	1c5a      	adds	r2, r3, #1
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80061ac:	b29b      	uxth	r3, r3
 80061ae:	3b01      	subs	r3, #1
 80061b0:	b29a      	uxth	r2, r3
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	86da      	strh	r2, [r3, #54]	; 0x36
 80061b6:	e011      	b.n	80061dc <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80061b8:	f7fc ff10 	bl	8002fdc <HAL_GetTick>
 80061bc:	4602      	mov	r2, r0
 80061be:	69bb      	ldr	r3, [r7, #24]
 80061c0:	1ad3      	subs	r3, r2, r3
 80061c2:	683a      	ldr	r2, [r7, #0]
 80061c4:	429a      	cmp	r2, r3
 80061c6:	d803      	bhi.n	80061d0 <HAL_SPI_Transmit+0x1f4>
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80061ce:	d102      	bne.n	80061d6 <HAL_SPI_Transmit+0x1fa>
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d102      	bne.n	80061dc <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 80061d6:	2303      	movs	r3, #3
 80061d8:	77fb      	strb	r3, [r7, #31]
          goto error;
 80061da:	e026      	b.n	800622a <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80061e0:	b29b      	uxth	r3, r3
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d1cd      	bne.n	8006182 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80061e6:	69ba      	ldr	r2, [r7, #24]
 80061e8:	6839      	ldr	r1, [r7, #0]
 80061ea:	68f8      	ldr	r0, [r7, #12]
 80061ec:	f000 fba4 	bl	8006938 <SPI_EndRxTxTransaction>
 80061f0:	4603      	mov	r3, r0
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d002      	beq.n	80061fc <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	2220      	movs	r2, #32
 80061fa:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	689b      	ldr	r3, [r3, #8]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d10a      	bne.n	800621a <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006204:	2300      	movs	r3, #0
 8006206:	613b      	str	r3, [r7, #16]
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	68db      	ldr	r3, [r3, #12]
 800620e:	613b      	str	r3, [r7, #16]
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	689b      	ldr	r3, [r3, #8]
 8006216:	613b      	str	r3, [r7, #16]
 8006218:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800621e:	2b00      	cmp	r3, #0
 8006220:	d002      	beq.n	8006228 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8006222:	2301      	movs	r3, #1
 8006224:	77fb      	strb	r3, [r7, #31]
 8006226:	e000      	b.n	800622a <HAL_SPI_Transmit+0x24e>
  }

error:
 8006228:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	2201      	movs	r2, #1
 800622e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	2200      	movs	r2, #0
 8006236:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800623a:	7ffb      	ldrb	r3, [r7, #31]
}
 800623c:	4618      	mov	r0, r3
 800623e:	3720      	adds	r7, #32
 8006240:	46bd      	mov	sp, r7
 8006242:	bd80      	pop	{r7, pc}

08006244 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b088      	sub	sp, #32
 8006248:	af02      	add	r7, sp, #8
 800624a:	60f8      	str	r0, [r7, #12]
 800624c:	60b9      	str	r1, [r7, #8]
 800624e:	603b      	str	r3, [r7, #0]
 8006250:	4613      	mov	r3, r2
 8006252:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006254:	2300      	movs	r3, #0
 8006256:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	685b      	ldr	r3, [r3, #4]
 800625c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006260:	d112      	bne.n	8006288 <HAL_SPI_Receive+0x44>
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	689b      	ldr	r3, [r3, #8]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d10e      	bne.n	8006288 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	2204      	movs	r2, #4
 800626e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006272:	88fa      	ldrh	r2, [r7, #6]
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	9300      	str	r3, [sp, #0]
 8006278:	4613      	mov	r3, r2
 800627a:	68ba      	ldr	r2, [r7, #8]
 800627c:	68b9      	ldr	r1, [r7, #8]
 800627e:	68f8      	ldr	r0, [r7, #12]
 8006280:	f000 f8e9 	bl	8006456 <HAL_SPI_TransmitReceive>
 8006284:	4603      	mov	r3, r0
 8006286:	e0e2      	b.n	800644e <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800628e:	2b01      	cmp	r3, #1
 8006290:	d101      	bne.n	8006296 <HAL_SPI_Receive+0x52>
 8006292:	2302      	movs	r3, #2
 8006294:	e0db      	b.n	800644e <HAL_SPI_Receive+0x20a>
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	2201      	movs	r2, #1
 800629a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800629e:	f7fc fe9d 	bl	8002fdc <HAL_GetTick>
 80062a2:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80062aa:	b2db      	uxtb	r3, r3
 80062ac:	2b01      	cmp	r3, #1
 80062ae:	d002      	beq.n	80062b6 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80062b0:	2302      	movs	r3, #2
 80062b2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80062b4:	e0c2      	b.n	800643c <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 80062b6:	68bb      	ldr	r3, [r7, #8]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d002      	beq.n	80062c2 <HAL_SPI_Receive+0x7e>
 80062bc:	88fb      	ldrh	r3, [r7, #6]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d102      	bne.n	80062c8 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80062c2:	2301      	movs	r3, #1
 80062c4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80062c6:	e0b9      	b.n	800643c <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	2204      	movs	r2, #4
 80062cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	2200      	movs	r2, #0
 80062d4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	68ba      	ldr	r2, [r7, #8]
 80062da:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	88fa      	ldrh	r2, [r7, #6]
 80062e0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	88fa      	ldrh	r2, [r7, #6]
 80062e6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	2200      	movs	r2, #0
 80062ec:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	2200      	movs	r2, #0
 80062f2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	2200      	movs	r2, #0
 80062f8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	2200      	movs	r2, #0
 80062fe:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	2200      	movs	r2, #0
 8006304:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	689b      	ldr	r3, [r3, #8]
 800630a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800630e:	d107      	bne.n	8006320 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	681a      	ldr	r2, [r3, #0]
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800631e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800632a:	2b40      	cmp	r3, #64	; 0x40
 800632c:	d007      	beq.n	800633e <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	681a      	ldr	r2, [r3, #0]
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800633c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	68db      	ldr	r3, [r3, #12]
 8006342:	2b00      	cmp	r3, #0
 8006344:	d162      	bne.n	800640c <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006346:	e02e      	b.n	80063a6 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	689b      	ldr	r3, [r3, #8]
 800634e:	f003 0301 	and.w	r3, r3, #1
 8006352:	2b01      	cmp	r3, #1
 8006354:	d115      	bne.n	8006382 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f103 020c 	add.w	r2, r3, #12
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006362:	7812      	ldrb	r2, [r2, #0]
 8006364:	b2d2      	uxtb	r2, r2
 8006366:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800636c:	1c5a      	adds	r2, r3, #1
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006376:	b29b      	uxth	r3, r3
 8006378:	3b01      	subs	r3, #1
 800637a:	b29a      	uxth	r2, r3
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006380:	e011      	b.n	80063a6 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006382:	f7fc fe2b 	bl	8002fdc <HAL_GetTick>
 8006386:	4602      	mov	r2, r0
 8006388:	693b      	ldr	r3, [r7, #16]
 800638a:	1ad3      	subs	r3, r2, r3
 800638c:	683a      	ldr	r2, [r7, #0]
 800638e:	429a      	cmp	r2, r3
 8006390:	d803      	bhi.n	800639a <HAL_SPI_Receive+0x156>
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006398:	d102      	bne.n	80063a0 <HAL_SPI_Receive+0x15c>
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d102      	bne.n	80063a6 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 80063a0:	2303      	movs	r3, #3
 80063a2:	75fb      	strb	r3, [r7, #23]
          goto error;
 80063a4:	e04a      	b.n	800643c <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80063aa:	b29b      	uxth	r3, r3
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d1cb      	bne.n	8006348 <HAL_SPI_Receive+0x104>
 80063b0:	e031      	b.n	8006416 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	689b      	ldr	r3, [r3, #8]
 80063b8:	f003 0301 	and.w	r3, r3, #1
 80063bc:	2b01      	cmp	r3, #1
 80063be:	d113      	bne.n	80063e8 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	68da      	ldr	r2, [r3, #12]
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063ca:	b292      	uxth	r2, r2
 80063cc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063d2:	1c9a      	adds	r2, r3, #2
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80063dc:	b29b      	uxth	r3, r3
 80063de:	3b01      	subs	r3, #1
 80063e0:	b29a      	uxth	r2, r3
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80063e6:	e011      	b.n	800640c <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80063e8:	f7fc fdf8 	bl	8002fdc <HAL_GetTick>
 80063ec:	4602      	mov	r2, r0
 80063ee:	693b      	ldr	r3, [r7, #16]
 80063f0:	1ad3      	subs	r3, r2, r3
 80063f2:	683a      	ldr	r2, [r7, #0]
 80063f4:	429a      	cmp	r2, r3
 80063f6:	d803      	bhi.n	8006400 <HAL_SPI_Receive+0x1bc>
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80063fe:	d102      	bne.n	8006406 <HAL_SPI_Receive+0x1c2>
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d102      	bne.n	800640c <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8006406:	2303      	movs	r3, #3
 8006408:	75fb      	strb	r3, [r7, #23]
          goto error;
 800640a:	e017      	b.n	800643c <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006410:	b29b      	uxth	r3, r3
 8006412:	2b00      	cmp	r3, #0
 8006414:	d1cd      	bne.n	80063b2 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006416:	693a      	ldr	r2, [r7, #16]
 8006418:	6839      	ldr	r1, [r7, #0]
 800641a:	68f8      	ldr	r0, [r7, #12]
 800641c:	f000 fa27 	bl	800686e <SPI_EndRxTransaction>
 8006420:	4603      	mov	r3, r0
 8006422:	2b00      	cmp	r3, #0
 8006424:	d002      	beq.n	800642c <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	2220      	movs	r2, #32
 800642a:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006430:	2b00      	cmp	r3, #0
 8006432:	d002      	beq.n	800643a <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8006434:	2301      	movs	r3, #1
 8006436:	75fb      	strb	r3, [r7, #23]
 8006438:	e000      	b.n	800643c <HAL_SPI_Receive+0x1f8>
  }

error :
 800643a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	2201      	movs	r2, #1
 8006440:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	2200      	movs	r2, #0
 8006448:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800644c:	7dfb      	ldrb	r3, [r7, #23]
}
 800644e:	4618      	mov	r0, r3
 8006450:	3718      	adds	r7, #24
 8006452:	46bd      	mov	sp, r7
 8006454:	bd80      	pop	{r7, pc}

08006456 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006456:	b580      	push	{r7, lr}
 8006458:	b08c      	sub	sp, #48	; 0x30
 800645a:	af00      	add	r7, sp, #0
 800645c:	60f8      	str	r0, [r7, #12]
 800645e:	60b9      	str	r1, [r7, #8]
 8006460:	607a      	str	r2, [r7, #4]
 8006462:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006464:	2301      	movs	r3, #1
 8006466:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006468:	2300      	movs	r3, #0
 800646a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006474:	2b01      	cmp	r3, #1
 8006476:	d101      	bne.n	800647c <HAL_SPI_TransmitReceive+0x26>
 8006478:	2302      	movs	r3, #2
 800647a:	e18a      	b.n	8006792 <HAL_SPI_TransmitReceive+0x33c>
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	2201      	movs	r2, #1
 8006480:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006484:	f7fc fdaa 	bl	8002fdc <HAL_GetTick>
 8006488:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006490:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	685b      	ldr	r3, [r3, #4]
 8006498:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800649a:	887b      	ldrh	r3, [r7, #2]
 800649c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800649e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80064a2:	2b01      	cmp	r3, #1
 80064a4:	d00f      	beq.n	80064c6 <HAL_SPI_TransmitReceive+0x70>
 80064a6:	69fb      	ldr	r3, [r7, #28]
 80064a8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80064ac:	d107      	bne.n	80064be <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	689b      	ldr	r3, [r3, #8]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d103      	bne.n	80064be <HAL_SPI_TransmitReceive+0x68>
 80064b6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80064ba:	2b04      	cmp	r3, #4
 80064bc:	d003      	beq.n	80064c6 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80064be:	2302      	movs	r3, #2
 80064c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80064c4:	e15b      	b.n	800677e <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d005      	beq.n	80064d8 <HAL_SPI_TransmitReceive+0x82>
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d002      	beq.n	80064d8 <HAL_SPI_TransmitReceive+0x82>
 80064d2:	887b      	ldrh	r3, [r7, #2]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d103      	bne.n	80064e0 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80064d8:	2301      	movs	r3, #1
 80064da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80064de:	e14e      	b.n	800677e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80064e6:	b2db      	uxtb	r3, r3
 80064e8:	2b04      	cmp	r3, #4
 80064ea:	d003      	beq.n	80064f4 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	2205      	movs	r2, #5
 80064f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	2200      	movs	r2, #0
 80064f8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	687a      	ldr	r2, [r7, #4]
 80064fe:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	887a      	ldrh	r2, [r7, #2]
 8006504:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	887a      	ldrh	r2, [r7, #2]
 800650a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	68ba      	ldr	r2, [r7, #8]
 8006510:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	887a      	ldrh	r2, [r7, #2]
 8006516:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	887a      	ldrh	r2, [r7, #2]
 800651c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	2200      	movs	r2, #0
 8006522:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	2200      	movs	r2, #0
 8006528:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006534:	2b40      	cmp	r3, #64	; 0x40
 8006536:	d007      	beq.n	8006548 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	681a      	ldr	r2, [r3, #0]
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006546:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	68db      	ldr	r3, [r3, #12]
 800654c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006550:	d178      	bne.n	8006644 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	685b      	ldr	r3, [r3, #4]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d002      	beq.n	8006560 <HAL_SPI_TransmitReceive+0x10a>
 800655a:	8b7b      	ldrh	r3, [r7, #26]
 800655c:	2b01      	cmp	r3, #1
 800655e:	d166      	bne.n	800662e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006564:	881a      	ldrh	r2, [r3, #0]
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006570:	1c9a      	adds	r2, r3, #2
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800657a:	b29b      	uxth	r3, r3
 800657c:	3b01      	subs	r3, #1
 800657e:	b29a      	uxth	r2, r3
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006584:	e053      	b.n	800662e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	689b      	ldr	r3, [r3, #8]
 800658c:	f003 0302 	and.w	r3, r3, #2
 8006590:	2b02      	cmp	r3, #2
 8006592:	d11b      	bne.n	80065cc <HAL_SPI_TransmitReceive+0x176>
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006598:	b29b      	uxth	r3, r3
 800659a:	2b00      	cmp	r3, #0
 800659c:	d016      	beq.n	80065cc <HAL_SPI_TransmitReceive+0x176>
 800659e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065a0:	2b01      	cmp	r3, #1
 80065a2:	d113      	bne.n	80065cc <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065a8:	881a      	ldrh	r2, [r3, #0]
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065b4:	1c9a      	adds	r2, r3, #2
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80065be:	b29b      	uxth	r3, r3
 80065c0:	3b01      	subs	r3, #1
 80065c2:	b29a      	uxth	r2, r3
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80065c8:	2300      	movs	r3, #0
 80065ca:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	689b      	ldr	r3, [r3, #8]
 80065d2:	f003 0301 	and.w	r3, r3, #1
 80065d6:	2b01      	cmp	r3, #1
 80065d8:	d119      	bne.n	800660e <HAL_SPI_TransmitReceive+0x1b8>
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065de:	b29b      	uxth	r3, r3
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d014      	beq.n	800660e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	68da      	ldr	r2, [r3, #12]
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065ee:	b292      	uxth	r2, r2
 80065f0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065f6:	1c9a      	adds	r2, r3, #2
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006600:	b29b      	uxth	r3, r3
 8006602:	3b01      	subs	r3, #1
 8006604:	b29a      	uxth	r2, r3
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800660a:	2301      	movs	r3, #1
 800660c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800660e:	f7fc fce5 	bl	8002fdc <HAL_GetTick>
 8006612:	4602      	mov	r2, r0
 8006614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006616:	1ad3      	subs	r3, r2, r3
 8006618:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800661a:	429a      	cmp	r2, r3
 800661c:	d807      	bhi.n	800662e <HAL_SPI_TransmitReceive+0x1d8>
 800661e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006620:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006624:	d003      	beq.n	800662e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006626:	2303      	movs	r3, #3
 8006628:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800662c:	e0a7      	b.n	800677e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006632:	b29b      	uxth	r3, r3
 8006634:	2b00      	cmp	r3, #0
 8006636:	d1a6      	bne.n	8006586 <HAL_SPI_TransmitReceive+0x130>
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800663c:	b29b      	uxth	r3, r3
 800663e:	2b00      	cmp	r3, #0
 8006640:	d1a1      	bne.n	8006586 <HAL_SPI_TransmitReceive+0x130>
 8006642:	e07c      	b.n	800673e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	685b      	ldr	r3, [r3, #4]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d002      	beq.n	8006652 <HAL_SPI_TransmitReceive+0x1fc>
 800664c:	8b7b      	ldrh	r3, [r7, #26]
 800664e:	2b01      	cmp	r3, #1
 8006650:	d16b      	bne.n	800672a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	330c      	adds	r3, #12
 800665c:	7812      	ldrb	r2, [r2, #0]
 800665e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006664:	1c5a      	adds	r2, r3, #1
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800666e:	b29b      	uxth	r3, r3
 8006670:	3b01      	subs	r3, #1
 8006672:	b29a      	uxth	r2, r3
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006678:	e057      	b.n	800672a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	689b      	ldr	r3, [r3, #8]
 8006680:	f003 0302 	and.w	r3, r3, #2
 8006684:	2b02      	cmp	r3, #2
 8006686:	d11c      	bne.n	80066c2 <HAL_SPI_TransmitReceive+0x26c>
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800668c:	b29b      	uxth	r3, r3
 800668e:	2b00      	cmp	r3, #0
 8006690:	d017      	beq.n	80066c2 <HAL_SPI_TransmitReceive+0x26c>
 8006692:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006694:	2b01      	cmp	r3, #1
 8006696:	d114      	bne.n	80066c2 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	330c      	adds	r3, #12
 80066a2:	7812      	ldrb	r2, [r2, #0]
 80066a4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066aa:	1c5a      	adds	r2, r3, #1
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80066b4:	b29b      	uxth	r3, r3
 80066b6:	3b01      	subs	r3, #1
 80066b8:	b29a      	uxth	r2, r3
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80066be:	2300      	movs	r3, #0
 80066c0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	689b      	ldr	r3, [r3, #8]
 80066c8:	f003 0301 	and.w	r3, r3, #1
 80066cc:	2b01      	cmp	r3, #1
 80066ce:	d119      	bne.n	8006704 <HAL_SPI_TransmitReceive+0x2ae>
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80066d4:	b29b      	uxth	r3, r3
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d014      	beq.n	8006704 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	68da      	ldr	r2, [r3, #12]
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066e4:	b2d2      	uxtb	r2, r2
 80066e6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066ec:	1c5a      	adds	r2, r3, #1
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80066f6:	b29b      	uxth	r3, r3
 80066f8:	3b01      	subs	r3, #1
 80066fa:	b29a      	uxth	r2, r3
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006700:	2301      	movs	r3, #1
 8006702:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006704:	f7fc fc6a 	bl	8002fdc <HAL_GetTick>
 8006708:	4602      	mov	r2, r0
 800670a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800670c:	1ad3      	subs	r3, r2, r3
 800670e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006710:	429a      	cmp	r2, r3
 8006712:	d803      	bhi.n	800671c <HAL_SPI_TransmitReceive+0x2c6>
 8006714:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006716:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800671a:	d102      	bne.n	8006722 <HAL_SPI_TransmitReceive+0x2cc>
 800671c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800671e:	2b00      	cmp	r3, #0
 8006720:	d103      	bne.n	800672a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006722:	2303      	movs	r3, #3
 8006724:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006728:	e029      	b.n	800677e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800672e:	b29b      	uxth	r3, r3
 8006730:	2b00      	cmp	r3, #0
 8006732:	d1a2      	bne.n	800667a <HAL_SPI_TransmitReceive+0x224>
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006738:	b29b      	uxth	r3, r3
 800673a:	2b00      	cmp	r3, #0
 800673c:	d19d      	bne.n	800667a <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800673e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006740:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006742:	68f8      	ldr	r0, [r7, #12]
 8006744:	f000 f8f8 	bl	8006938 <SPI_EndRxTxTransaction>
 8006748:	4603      	mov	r3, r0
 800674a:	2b00      	cmp	r3, #0
 800674c:	d006      	beq.n	800675c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800674e:	2301      	movs	r3, #1
 8006750:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	2220      	movs	r2, #32
 8006758:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800675a:	e010      	b.n	800677e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	689b      	ldr	r3, [r3, #8]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d10b      	bne.n	800677c <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006764:	2300      	movs	r3, #0
 8006766:	617b      	str	r3, [r7, #20]
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	68db      	ldr	r3, [r3, #12]
 800676e:	617b      	str	r3, [r7, #20]
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	689b      	ldr	r3, [r3, #8]
 8006776:	617b      	str	r3, [r7, #20]
 8006778:	697b      	ldr	r3, [r7, #20]
 800677a:	e000      	b.n	800677e <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800677c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	2201      	movs	r2, #1
 8006782:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	2200      	movs	r2, #0
 800678a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800678e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006792:	4618      	mov	r0, r3
 8006794:	3730      	adds	r7, #48	; 0x30
 8006796:	46bd      	mov	sp, r7
 8006798:	bd80      	pop	{r7, pc}

0800679a <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800679a:	b580      	push	{r7, lr}
 800679c:	b084      	sub	sp, #16
 800679e:	af00      	add	r7, sp, #0
 80067a0:	60f8      	str	r0, [r7, #12]
 80067a2:	60b9      	str	r1, [r7, #8]
 80067a4:	603b      	str	r3, [r7, #0]
 80067a6:	4613      	mov	r3, r2
 80067a8:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80067aa:	e04c      	b.n	8006846 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80067b2:	d048      	beq.n	8006846 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80067b4:	f7fc fc12 	bl	8002fdc <HAL_GetTick>
 80067b8:	4602      	mov	r2, r0
 80067ba:	69bb      	ldr	r3, [r7, #24]
 80067bc:	1ad3      	subs	r3, r2, r3
 80067be:	683a      	ldr	r2, [r7, #0]
 80067c0:	429a      	cmp	r2, r3
 80067c2:	d902      	bls.n	80067ca <SPI_WaitFlagStateUntilTimeout+0x30>
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d13d      	bne.n	8006846 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	685a      	ldr	r2, [r3, #4]
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80067d8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	685b      	ldr	r3, [r3, #4]
 80067de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80067e2:	d111      	bne.n	8006808 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	689b      	ldr	r3, [r3, #8]
 80067e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80067ec:	d004      	beq.n	80067f8 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	689b      	ldr	r3, [r3, #8]
 80067f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80067f6:	d107      	bne.n	8006808 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	681a      	ldr	r2, [r3, #0]
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006806:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800680c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006810:	d10f      	bne.n	8006832 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	681a      	ldr	r2, [r3, #0]
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006820:	601a      	str	r2, [r3, #0]
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	681a      	ldr	r2, [r3, #0]
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006830:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	2201      	movs	r2, #1
 8006836:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	2200      	movs	r2, #0
 800683e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006842:	2303      	movs	r3, #3
 8006844:	e00f      	b.n	8006866 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	689a      	ldr	r2, [r3, #8]
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	4013      	ands	r3, r2
 8006850:	68ba      	ldr	r2, [r7, #8]
 8006852:	429a      	cmp	r2, r3
 8006854:	bf0c      	ite	eq
 8006856:	2301      	moveq	r3, #1
 8006858:	2300      	movne	r3, #0
 800685a:	b2db      	uxtb	r3, r3
 800685c:	461a      	mov	r2, r3
 800685e:	79fb      	ldrb	r3, [r7, #7]
 8006860:	429a      	cmp	r2, r3
 8006862:	d1a3      	bne.n	80067ac <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8006864:	2300      	movs	r3, #0
}
 8006866:	4618      	mov	r0, r3
 8006868:	3710      	adds	r7, #16
 800686a:	46bd      	mov	sp, r7
 800686c:	bd80      	pop	{r7, pc}

0800686e <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800686e:	b580      	push	{r7, lr}
 8006870:	b086      	sub	sp, #24
 8006872:	af02      	add	r7, sp, #8
 8006874:	60f8      	str	r0, [r7, #12]
 8006876:	60b9      	str	r1, [r7, #8]
 8006878:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	685b      	ldr	r3, [r3, #4]
 800687e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006882:	d111      	bne.n	80068a8 <SPI_EndRxTransaction+0x3a>
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	689b      	ldr	r3, [r3, #8]
 8006888:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800688c:	d004      	beq.n	8006898 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	689b      	ldr	r3, [r3, #8]
 8006892:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006896:	d107      	bne.n	80068a8 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	681a      	ldr	r2, [r3, #0]
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80068a6:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	685b      	ldr	r3, [r3, #4]
 80068ac:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80068b0:	d12a      	bne.n	8006908 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	689b      	ldr	r3, [r3, #8]
 80068b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80068ba:	d012      	beq.n	80068e2 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	9300      	str	r3, [sp, #0]
 80068c0:	68bb      	ldr	r3, [r7, #8]
 80068c2:	2200      	movs	r2, #0
 80068c4:	2180      	movs	r1, #128	; 0x80
 80068c6:	68f8      	ldr	r0, [r7, #12]
 80068c8:	f7ff ff67 	bl	800679a <SPI_WaitFlagStateUntilTimeout>
 80068cc:	4603      	mov	r3, r0
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d02d      	beq.n	800692e <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068d6:	f043 0220 	orr.w	r2, r3, #32
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80068de:	2303      	movs	r3, #3
 80068e0:	e026      	b.n	8006930 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	9300      	str	r3, [sp, #0]
 80068e6:	68bb      	ldr	r3, [r7, #8]
 80068e8:	2200      	movs	r2, #0
 80068ea:	2101      	movs	r1, #1
 80068ec:	68f8      	ldr	r0, [r7, #12]
 80068ee:	f7ff ff54 	bl	800679a <SPI_WaitFlagStateUntilTimeout>
 80068f2:	4603      	mov	r3, r0
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d01a      	beq.n	800692e <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068fc:	f043 0220 	orr.w	r2, r3, #32
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006904:	2303      	movs	r3, #3
 8006906:	e013      	b.n	8006930 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	9300      	str	r3, [sp, #0]
 800690c:	68bb      	ldr	r3, [r7, #8]
 800690e:	2200      	movs	r2, #0
 8006910:	2101      	movs	r1, #1
 8006912:	68f8      	ldr	r0, [r7, #12]
 8006914:	f7ff ff41 	bl	800679a <SPI_WaitFlagStateUntilTimeout>
 8006918:	4603      	mov	r3, r0
 800691a:	2b00      	cmp	r3, #0
 800691c:	d007      	beq.n	800692e <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006922:	f043 0220 	orr.w	r2, r3, #32
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800692a:	2303      	movs	r3, #3
 800692c:	e000      	b.n	8006930 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800692e:	2300      	movs	r3, #0
}
 8006930:	4618      	mov	r0, r3
 8006932:	3710      	adds	r7, #16
 8006934:	46bd      	mov	sp, r7
 8006936:	bd80      	pop	{r7, pc}

08006938 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006938:	b580      	push	{r7, lr}
 800693a:	b088      	sub	sp, #32
 800693c:	af02      	add	r7, sp, #8
 800693e:	60f8      	str	r0, [r7, #12]
 8006940:	60b9      	str	r1, [r7, #8]
 8006942:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006944:	4b1b      	ldr	r3, [pc, #108]	; (80069b4 <SPI_EndRxTxTransaction+0x7c>)
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	4a1b      	ldr	r2, [pc, #108]	; (80069b8 <SPI_EndRxTxTransaction+0x80>)
 800694a:	fba2 2303 	umull	r2, r3, r2, r3
 800694e:	0d5b      	lsrs	r3, r3, #21
 8006950:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006954:	fb02 f303 	mul.w	r3, r2, r3
 8006958:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	685b      	ldr	r3, [r3, #4]
 800695e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006962:	d112      	bne.n	800698a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	9300      	str	r3, [sp, #0]
 8006968:	68bb      	ldr	r3, [r7, #8]
 800696a:	2200      	movs	r2, #0
 800696c:	2180      	movs	r1, #128	; 0x80
 800696e:	68f8      	ldr	r0, [r7, #12]
 8006970:	f7ff ff13 	bl	800679a <SPI_WaitFlagStateUntilTimeout>
 8006974:	4603      	mov	r3, r0
 8006976:	2b00      	cmp	r3, #0
 8006978:	d016      	beq.n	80069a8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800697e:	f043 0220 	orr.w	r2, r3, #32
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006986:	2303      	movs	r3, #3
 8006988:	e00f      	b.n	80069aa <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800698a:	697b      	ldr	r3, [r7, #20]
 800698c:	2b00      	cmp	r3, #0
 800698e:	d00a      	beq.n	80069a6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006990:	697b      	ldr	r3, [r7, #20]
 8006992:	3b01      	subs	r3, #1
 8006994:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	689b      	ldr	r3, [r3, #8]
 800699c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069a0:	2b80      	cmp	r3, #128	; 0x80
 80069a2:	d0f2      	beq.n	800698a <SPI_EndRxTxTransaction+0x52>
 80069a4:	e000      	b.n	80069a8 <SPI_EndRxTxTransaction+0x70>
        break;
 80069a6:	bf00      	nop
  }

  return HAL_OK;
 80069a8:	2300      	movs	r3, #0
}
 80069aa:	4618      	mov	r0, r3
 80069ac:	3718      	adds	r7, #24
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bd80      	pop	{r7, pc}
 80069b2:	bf00      	nop
 80069b4:	200000f0 	.word	0x200000f0
 80069b8:	165e9f81 	.word	0x165e9f81

080069bc <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 80069bc:	b084      	sub	sp, #16
 80069be:	b480      	push	{r7}
 80069c0:	b085      	sub	sp, #20
 80069c2:	af00      	add	r7, sp, #0
 80069c4:	6078      	str	r0, [r7, #4]
 80069c6:	f107 001c 	add.w	r0, r7, #28
 80069ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80069ce:	2300      	movs	r3, #0
 80069d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80069d2:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80069d4:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80069d6:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80069d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 80069da:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80069dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 80069de:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80069e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 80069e2:	431a      	orrs	r2, r3
             Init.ClockDiv
 80069e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 80069e6:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80069e8:	68fa      	ldr	r2, [r7, #12]
 80069ea:	4313      	orrs	r3, r2
 80069ec:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	685b      	ldr	r3, [r3, #4]
 80069f2:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 80069f6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80069fa:	68fa      	ldr	r2, [r7, #12]
 80069fc:	431a      	orrs	r2, r3
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006a02:	2300      	movs	r3, #0
}
 8006a04:	4618      	mov	r0, r3
 8006a06:	3714      	adds	r7, #20
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0e:	b004      	add	sp, #16
 8006a10:	4770      	bx	lr

08006a12 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8006a12:	b480      	push	{r7}
 8006a14:	b083      	sub	sp, #12
 8006a16:	af00      	add	r7, sp, #0
 8006a18:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8006a20:	4618      	mov	r0, r3
 8006a22:	370c      	adds	r7, #12
 8006a24:	46bd      	mov	sp, r7
 8006a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2a:	4770      	bx	lr

08006a2c <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b082      	sub	sp, #8
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2203      	movs	r2, #3
 8006a38:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8006a3a:	2002      	movs	r0, #2
 8006a3c:	f7fc fada 	bl	8002ff4 <HAL_Delay>
  
  return HAL_OK;
 8006a40:	2300      	movs	r3, #0
}
 8006a42:	4618      	mov	r0, r3
 8006a44:	3708      	adds	r7, #8
 8006a46:	46bd      	mov	sp, r7
 8006a48:	bd80      	pop	{r7, pc}

08006a4a <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8006a4a:	b480      	push	{r7}
 8006a4c:	b083      	sub	sp, #12
 8006a4e:	af00      	add	r7, sp, #0
 8006a50:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f003 0303 	and.w	r3, r3, #3
}
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	370c      	adds	r7, #12
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a64:	4770      	bx	lr

08006a66 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8006a66:	b480      	push	{r7}
 8006a68:	b085      	sub	sp, #20
 8006a6a:	af00      	add	r7, sp, #0
 8006a6c:	6078      	str	r0, [r7, #4]
 8006a6e:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8006a70:	2300      	movs	r3, #0
 8006a72:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	681a      	ldr	r2, [r3, #0]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006a84:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8006a8a:	431a      	orrs	r2, r3
                       Command->CPSM);
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8006a90:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006a92:	68fa      	ldr	r2, [r7, #12]
 8006a94:	4313      	orrs	r3, r2
 8006a96:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	68db      	ldr	r3, [r3, #12]
 8006a9c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8006aa0:	f023 030f 	bic.w	r3, r3, #15
 8006aa4:	68fa      	ldr	r2, [r7, #12]
 8006aa6:	431a      	orrs	r2, r3
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8006aac:	2300      	movs	r3, #0
}
 8006aae:	4618      	mov	r0, r3
 8006ab0:	3714      	adds	r7, #20
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab8:	4770      	bx	lr

08006aba <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8006aba:	b480      	push	{r7}
 8006abc:	b083      	sub	sp, #12
 8006abe:	af00      	add	r7, sp, #0
 8006ac0:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	691b      	ldr	r3, [r3, #16]
 8006ac6:	b2db      	uxtb	r3, r3
}
 8006ac8:	4618      	mov	r0, r3
 8006aca:	370c      	adds	r7, #12
 8006acc:	46bd      	mov	sp, r7
 8006ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad2:	4770      	bx	lr

08006ad4 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8006ad4:	b480      	push	{r7}
 8006ad6:	b085      	sub	sp, #20
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
 8006adc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	3314      	adds	r3, #20
 8006ae2:	461a      	mov	r2, r3
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	4413      	add	r3, r2
 8006ae8:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
}  
 8006aee:	4618      	mov	r0, r3
 8006af0:	3714      	adds	r7, #20
 8006af2:	46bd      	mov	sp, r7
 8006af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af8:	4770      	bx	lr

08006afa <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8006afa:	b480      	push	{r7}
 8006afc:	b085      	sub	sp, #20
 8006afe:	af00      	add	r7, sp, #0
 8006b00:	6078      	str	r0, [r7, #4]
 8006b02:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8006b04:	2300      	movs	r3, #0
 8006b06:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	681a      	ldr	r2, [r3, #0]
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	685a      	ldr	r2, [r3, #4]
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006b20:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8006b26:	431a      	orrs	r2, r3
                       Data->DPSM);
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8006b2c:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006b2e:	68fa      	ldr	r2, [r7, #12]
 8006b30:	4313      	orrs	r3, r2
 8006b32:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b38:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	431a      	orrs	r2, r3
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006b44:	2300      	movs	r3, #0

}
 8006b46:	4618      	mov	r0, r3
 8006b48:	3714      	adds	r7, #20
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b50:	4770      	bx	lr

08006b52 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8006b52:	b580      	push	{r7, lr}
 8006b54:	b088      	sub	sp, #32
 8006b56:	af00      	add	r7, sp, #0
 8006b58:	6078      	str	r0, [r7, #4]
 8006b5a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8006b60:	2310      	movs	r3, #16
 8006b62:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006b64:	2340      	movs	r3, #64	; 0x40
 8006b66:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006b68:	2300      	movs	r3, #0
 8006b6a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006b6c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006b70:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006b72:	f107 0308 	add.w	r3, r7, #8
 8006b76:	4619      	mov	r1, r3
 8006b78:	6878      	ldr	r0, [r7, #4]
 8006b7a:	f7ff ff74 	bl	8006a66 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8006b7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b82:	2110      	movs	r1, #16
 8006b84:	6878      	ldr	r0, [r7, #4]
 8006b86:	f000 f975 	bl	8006e74 <SDMMC_GetCmdResp1>
 8006b8a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006b8c:	69fb      	ldr	r3, [r7, #28]
}
 8006b8e:	4618      	mov	r0, r3
 8006b90:	3720      	adds	r7, #32
 8006b92:	46bd      	mov	sp, r7
 8006b94:	bd80      	pop	{r7, pc}

08006b96 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8006b96:	b580      	push	{r7, lr}
 8006b98:	b08a      	sub	sp, #40	; 0x28
 8006b9a:	af00      	add	r7, sp, #0
 8006b9c:	60f8      	str	r0, [r7, #12]
 8006b9e:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8006ba2:	683b      	ldr	r3, [r7, #0]
 8006ba4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8006ba6:	2307      	movs	r3, #7
 8006ba8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006baa:	2340      	movs	r3, #64	; 0x40
 8006bac:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006bae:	2300      	movs	r3, #0
 8006bb0:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006bb2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006bb6:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006bb8:	f107 0310 	add.w	r3, r7, #16
 8006bbc:	4619      	mov	r1, r3
 8006bbe:	68f8      	ldr	r0, [r7, #12]
 8006bc0:	f7ff ff51 	bl	8006a66 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8006bc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8006bc8:	2107      	movs	r1, #7
 8006bca:	68f8      	ldr	r0, [r7, #12]
 8006bcc:	f000 f952 	bl	8006e74 <SDMMC_GetCmdResp1>
 8006bd0:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8006bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	3728      	adds	r7, #40	; 0x28
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	bd80      	pop	{r7, pc}

08006bdc <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b088      	sub	sp, #32
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8006be4:	2300      	movs	r3, #0
 8006be6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8006be8:	2300      	movs	r3, #0
 8006bea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8006bec:	2300      	movs	r3, #0
 8006bee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006bf4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006bf8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006bfa:	f107 0308 	add.w	r3, r7, #8
 8006bfe:	4619      	mov	r1, r3
 8006c00:	6878      	ldr	r0, [r7, #4]
 8006c02:	f7ff ff30 	bl	8006a66 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8006c06:	6878      	ldr	r0, [r7, #4]
 8006c08:	f000 f90c 	bl	8006e24 <SDMMC_GetCmdError>
 8006c0c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006c0e:	69fb      	ldr	r3, [r7, #28]
}
 8006c10:	4618      	mov	r0, r3
 8006c12:	3720      	adds	r7, #32
 8006c14:	46bd      	mov	sp, r7
 8006c16:	bd80      	pop	{r7, pc}

08006c18 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b088      	sub	sp, #32
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8006c20:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8006c24:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8006c26:	2308      	movs	r3, #8
 8006c28:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006c2a:	2340      	movs	r3, #64	; 0x40
 8006c2c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006c2e:	2300      	movs	r3, #0
 8006c30:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006c32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c36:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006c38:	f107 0308 	add.w	r3, r7, #8
 8006c3c:	4619      	mov	r1, r3
 8006c3e:	6878      	ldr	r0, [r7, #4]
 8006c40:	f7ff ff11 	bl	8006a66 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8006c44:	6878      	ldr	r0, [r7, #4]
 8006c46:	f000 faf5 	bl	8007234 <SDMMC_GetCmdResp7>
 8006c4a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006c4c:	69fb      	ldr	r3, [r7, #28]
}
 8006c4e:	4618      	mov	r0, r3
 8006c50:	3720      	adds	r7, #32
 8006c52:	46bd      	mov	sp, r7
 8006c54:	bd80      	pop	{r7, pc}

08006c56 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006c56:	b580      	push	{r7, lr}
 8006c58:	b088      	sub	sp, #32
 8006c5a:	af00      	add	r7, sp, #0
 8006c5c:	6078      	str	r0, [r7, #4]
 8006c5e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8006c64:	2337      	movs	r3, #55	; 0x37
 8006c66:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006c68:	2340      	movs	r3, #64	; 0x40
 8006c6a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006c70:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c74:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006c76:	f107 0308 	add.w	r3, r7, #8
 8006c7a:	4619      	mov	r1, r3
 8006c7c:	6878      	ldr	r0, [r7, #4]
 8006c7e:	f7ff fef2 	bl	8006a66 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8006c82:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c86:	2137      	movs	r1, #55	; 0x37
 8006c88:	6878      	ldr	r0, [r7, #4]
 8006c8a:	f000 f8f3 	bl	8006e74 <SDMMC_GetCmdResp1>
 8006c8e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006c90:	69fb      	ldr	r3, [r7, #28]
}
 8006c92:	4618      	mov	r0, r3
 8006c94:	3720      	adds	r7, #32
 8006c96:	46bd      	mov	sp, r7
 8006c98:	bd80      	pop	{r7, pc}

08006c9a <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006c9a:	b580      	push	{r7, lr}
 8006c9c:	b088      	sub	sp, #32
 8006c9e:	af00      	add	r7, sp, #0
 8006ca0:	6078      	str	r0, [r7, #4]
 8006ca2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006caa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006cae:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8006cb0:	2329      	movs	r3, #41	; 0x29
 8006cb2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006cb4:	2340      	movs	r3, #64	; 0x40
 8006cb6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006cb8:	2300      	movs	r3, #0
 8006cba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006cbc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006cc0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006cc2:	f107 0308 	add.w	r3, r7, #8
 8006cc6:	4619      	mov	r1, r3
 8006cc8:	6878      	ldr	r0, [r7, #4]
 8006cca:	f7ff fecc 	bl	8006a66 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8006cce:	6878      	ldr	r0, [r7, #4]
 8006cd0:	f000 fa02 	bl	80070d8 <SDMMC_GetCmdResp3>
 8006cd4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006cd6:	69fb      	ldr	r3, [r7, #28]
}
 8006cd8:	4618      	mov	r0, r3
 8006cda:	3720      	adds	r7, #32
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	bd80      	pop	{r7, pc}

08006ce0 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	b088      	sub	sp, #32
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
 8006ce8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8006cee:	2306      	movs	r3, #6
 8006cf0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006cf2:	2340      	movs	r3, #64	; 0x40
 8006cf4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006cfa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006cfe:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006d00:	f107 0308 	add.w	r3, r7, #8
 8006d04:	4619      	mov	r1, r3
 8006d06:	6878      	ldr	r0, [r7, #4]
 8006d08:	f7ff fead 	bl	8006a66 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8006d0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d10:	2106      	movs	r1, #6
 8006d12:	6878      	ldr	r0, [r7, #4]
 8006d14:	f000 f8ae 	bl	8006e74 <SDMMC_GetCmdResp1>
 8006d18:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006d1a:	69fb      	ldr	r3, [r7, #28]
}
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	3720      	adds	r7, #32
 8006d20:	46bd      	mov	sp, r7
 8006d22:	bd80      	pop	{r7, pc}

08006d24 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b088      	sub	sp, #32
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8006d30:	2333      	movs	r3, #51	; 0x33
 8006d32:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006d34:	2340      	movs	r3, #64	; 0x40
 8006d36:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006d38:	2300      	movs	r3, #0
 8006d3a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006d3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d40:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006d42:	f107 0308 	add.w	r3, r7, #8
 8006d46:	4619      	mov	r1, r3
 8006d48:	6878      	ldr	r0, [r7, #4]
 8006d4a:	f7ff fe8c 	bl	8006a66 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8006d4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d52:	2133      	movs	r1, #51	; 0x33
 8006d54:	6878      	ldr	r0, [r7, #4]
 8006d56:	f000 f88d 	bl	8006e74 <SDMMC_GetCmdResp1>
 8006d5a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006d5c:	69fb      	ldr	r3, [r7, #28]
}
 8006d5e:	4618      	mov	r0, r3
 8006d60:	3720      	adds	r7, #32
 8006d62:	46bd      	mov	sp, r7
 8006d64:	bd80      	pop	{r7, pc}

08006d66 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8006d66:	b580      	push	{r7, lr}
 8006d68:	b088      	sub	sp, #32
 8006d6a:	af00      	add	r7, sp, #0
 8006d6c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8006d6e:	2300      	movs	r3, #0
 8006d70:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8006d72:	2302      	movs	r3, #2
 8006d74:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8006d76:	23c0      	movs	r3, #192	; 0xc0
 8006d78:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006d7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d82:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006d84:	f107 0308 	add.w	r3, r7, #8
 8006d88:	4619      	mov	r1, r3
 8006d8a:	6878      	ldr	r0, [r7, #4]
 8006d8c:	f7ff fe6b 	bl	8006a66 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8006d90:	6878      	ldr	r0, [r7, #4]
 8006d92:	f000 f95b 	bl	800704c <SDMMC_GetCmdResp2>
 8006d96:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006d98:	69fb      	ldr	r3, [r7, #28]
}
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	3720      	adds	r7, #32
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	bd80      	pop	{r7, pc}

08006da2 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006da2:	b580      	push	{r7, lr}
 8006da4:	b088      	sub	sp, #32
 8006da6:	af00      	add	r7, sp, #0
 8006da8:	6078      	str	r0, [r7, #4]
 8006daa:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8006db0:	2309      	movs	r3, #9
 8006db2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8006db4:	23c0      	movs	r3, #192	; 0xc0
 8006db6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006db8:	2300      	movs	r3, #0
 8006dba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006dbc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006dc0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006dc2:	f107 0308 	add.w	r3, r7, #8
 8006dc6:	4619      	mov	r1, r3
 8006dc8:	6878      	ldr	r0, [r7, #4]
 8006dca:	f7ff fe4c 	bl	8006a66 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8006dce:	6878      	ldr	r0, [r7, #4]
 8006dd0:	f000 f93c 	bl	800704c <SDMMC_GetCmdResp2>
 8006dd4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006dd6:	69fb      	ldr	r3, [r7, #28]
}
 8006dd8:	4618      	mov	r0, r3
 8006dda:	3720      	adds	r7, #32
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	bd80      	pop	{r7, pc}

08006de0 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b088      	sub	sp, #32
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
 8006de8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8006dea:	2300      	movs	r3, #0
 8006dec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8006dee:	2303      	movs	r3, #3
 8006df0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006df2:	2340      	movs	r3, #64	; 0x40
 8006df4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006df6:	2300      	movs	r3, #0
 8006df8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006dfa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006dfe:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006e00:	f107 0308 	add.w	r3, r7, #8
 8006e04:	4619      	mov	r1, r3
 8006e06:	6878      	ldr	r0, [r7, #4]
 8006e08:	f7ff fe2d 	bl	8006a66 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8006e0c:	683a      	ldr	r2, [r7, #0]
 8006e0e:	2103      	movs	r1, #3
 8006e10:	6878      	ldr	r0, [r7, #4]
 8006e12:	f000 f99b 	bl	800714c <SDMMC_GetCmdResp6>
 8006e16:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006e18:	69fb      	ldr	r3, [r7, #28]
}
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	3720      	adds	r7, #32
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	bd80      	pop	{r7, pc}
	...

08006e24 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8006e24:	b490      	push	{r4, r7}
 8006e26:	b082      	sub	sp, #8
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006e2c:	4b0f      	ldr	r3, [pc, #60]	; (8006e6c <SDMMC_GetCmdError+0x48>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	4a0f      	ldr	r2, [pc, #60]	; (8006e70 <SDMMC_GetCmdError+0x4c>)
 8006e32:	fba2 2303 	umull	r2, r3, r2, r3
 8006e36:	0a5b      	lsrs	r3, r3, #9
 8006e38:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e3c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8006e40:	4623      	mov	r3, r4
 8006e42:	1e5c      	subs	r4, r3, #1
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d102      	bne.n	8006e4e <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006e48:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006e4c:	e009      	b.n	8006e62 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d0f2      	beq.n	8006e40 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	22c5      	movs	r2, #197	; 0xc5
 8006e5e:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8006e60:	2300      	movs	r3, #0
}
 8006e62:	4618      	mov	r0, r3
 8006e64:	3708      	adds	r7, #8
 8006e66:	46bd      	mov	sp, r7
 8006e68:	bc90      	pop	{r4, r7}
 8006e6a:	4770      	bx	lr
 8006e6c:	200000f0 	.word	0x200000f0
 8006e70:	10624dd3 	.word	0x10624dd3

08006e74 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8006e74:	b590      	push	{r4, r7, lr}
 8006e76:	b087      	sub	sp, #28
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	60f8      	str	r0, [r7, #12]
 8006e7c:	460b      	mov	r3, r1
 8006e7e:	607a      	str	r2, [r7, #4]
 8006e80:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006e82:	4b6f      	ldr	r3, [pc, #444]	; (8007040 <SDMMC_GetCmdResp1+0x1cc>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	4a6f      	ldr	r2, [pc, #444]	; (8007044 <SDMMC_GetCmdResp1+0x1d0>)
 8006e88:	fba2 2303 	umull	r2, r3, r2, r3
 8006e8c:	0a5b      	lsrs	r3, r3, #9
 8006e8e:	687a      	ldr	r2, [r7, #4]
 8006e90:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8006e94:	4623      	mov	r3, r4
 8006e96:	1e5c      	subs	r4, r3, #1
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d102      	bne.n	8006ea2 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006e9c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006ea0:	e0c9      	b.n	8007036 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ea6:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006ea8:	697b      	ldr	r3, [r7, #20]
 8006eaa:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d0f0      	beq.n	8006e94 <SDMMC_GetCmdResp1+0x20>
 8006eb2:	697b      	ldr	r3, [r7, #20]
 8006eb4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d1eb      	bne.n	8006e94 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ec0:	f003 0304 	and.w	r3, r3, #4
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d004      	beq.n	8006ed2 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	2204      	movs	r2, #4
 8006ecc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006ece:	2304      	movs	r3, #4
 8006ed0:	e0b1      	b.n	8007036 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ed6:	f003 0301 	and.w	r3, r3, #1
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d004      	beq.n	8006ee8 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	2201      	movs	r2, #1
 8006ee2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006ee4:	2301      	movs	r3, #1
 8006ee6:	e0a6      	b.n	8007036 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	22c5      	movs	r2, #197	; 0xc5
 8006eec:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8006eee:	68f8      	ldr	r0, [r7, #12]
 8006ef0:	f7ff fde3 	bl	8006aba <SDIO_GetCommandResponse>
 8006ef4:	4603      	mov	r3, r0
 8006ef6:	461a      	mov	r2, r3
 8006ef8:	7afb      	ldrb	r3, [r7, #11]
 8006efa:	4293      	cmp	r3, r2
 8006efc:	d001      	beq.n	8006f02 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006efe:	2301      	movs	r3, #1
 8006f00:	e099      	b.n	8007036 <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8006f02:	2100      	movs	r1, #0
 8006f04:	68f8      	ldr	r0, [r7, #12]
 8006f06:	f7ff fde5 	bl	8006ad4 <SDIO_GetResponse>
 8006f0a:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8006f0c:	693a      	ldr	r2, [r7, #16]
 8006f0e:	4b4e      	ldr	r3, [pc, #312]	; (8007048 <SDMMC_GetCmdResp1+0x1d4>)
 8006f10:	4013      	ands	r3, r2
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d101      	bne.n	8006f1a <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 8006f16:	2300      	movs	r3, #0
 8006f18:	e08d      	b.n	8007036 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8006f1a:	693b      	ldr	r3, [r7, #16]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	da02      	bge.n	8006f26 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8006f20:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006f24:	e087      	b.n	8007036 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8006f26:	693b      	ldr	r3, [r7, #16]
 8006f28:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d001      	beq.n	8006f34 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8006f30:	2340      	movs	r3, #64	; 0x40
 8006f32:	e080      	b.n	8007036 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8006f34:	693b      	ldr	r3, [r7, #16]
 8006f36:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d001      	beq.n	8006f42 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8006f3e:	2380      	movs	r3, #128	; 0x80
 8006f40:	e079      	b.n	8007036 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8006f42:	693b      	ldr	r3, [r7, #16]
 8006f44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d002      	beq.n	8006f52 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8006f4c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006f50:	e071      	b.n	8007036 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8006f52:	693b      	ldr	r3, [r7, #16]
 8006f54:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d002      	beq.n	8006f62 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8006f5c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006f60:	e069      	b.n	8007036 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8006f62:	693b      	ldr	r3, [r7, #16]
 8006f64:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d002      	beq.n	8006f72 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8006f6c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f70:	e061      	b.n	8007036 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8006f72:	693b      	ldr	r3, [r7, #16]
 8006f74:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d002      	beq.n	8006f82 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8006f7c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006f80:	e059      	b.n	8007036 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8006f82:	693b      	ldr	r3, [r7, #16]
 8006f84:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d002      	beq.n	8006f92 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006f8c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006f90:	e051      	b.n	8007036 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8006f92:	693b      	ldr	r3, [r7, #16]
 8006f94:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d002      	beq.n	8006fa2 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006f9c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006fa0:	e049      	b.n	8007036 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8006fa2:	693b      	ldr	r3, [r7, #16]
 8006fa4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d002      	beq.n	8006fb2 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8006fac:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006fb0:	e041      	b.n	8007036 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8006fb2:	693b      	ldr	r3, [r7, #16]
 8006fb4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d002      	beq.n	8006fc2 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 8006fbc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006fc0:	e039      	b.n	8007036 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8006fc2:	693b      	ldr	r3, [r7, #16]
 8006fc4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d002      	beq.n	8006fd2 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8006fcc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006fd0:	e031      	b.n	8007036 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8006fd2:	693b      	ldr	r3, [r7, #16]
 8006fd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d002      	beq.n	8006fe2 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8006fdc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006fe0:	e029      	b.n	8007036 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8006fe2:	693b      	ldr	r3, [r7, #16]
 8006fe4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d002      	beq.n	8006ff2 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8006fec:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006ff0:	e021      	b.n	8007036 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8006ff2:	693b      	ldr	r3, [r7, #16]
 8006ff4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d002      	beq.n	8007002 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8006ffc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007000:	e019      	b.n	8007036 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8007002:	693b      	ldr	r3, [r7, #16]
 8007004:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007008:	2b00      	cmp	r3, #0
 800700a:	d002      	beq.n	8007012 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800700c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007010:	e011      	b.n	8007036 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8007012:	693b      	ldr	r3, [r7, #16]
 8007014:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007018:	2b00      	cmp	r3, #0
 800701a:	d002      	beq.n	8007022 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800701c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007020:	e009      	b.n	8007036 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8007022:	693b      	ldr	r3, [r7, #16]
 8007024:	f003 0308 	and.w	r3, r3, #8
 8007028:	2b00      	cmp	r3, #0
 800702a:	d002      	beq.n	8007032 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800702c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8007030:	e001      	b.n	8007036 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007032:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8007036:	4618      	mov	r0, r3
 8007038:	371c      	adds	r7, #28
 800703a:	46bd      	mov	sp, r7
 800703c:	bd90      	pop	{r4, r7, pc}
 800703e:	bf00      	nop
 8007040:	200000f0 	.word	0x200000f0
 8007044:	10624dd3 	.word	0x10624dd3
 8007048:	fdffe008 	.word	0xfdffe008

0800704c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800704c:	b490      	push	{r4, r7}
 800704e:	b084      	sub	sp, #16
 8007050:	af00      	add	r7, sp, #0
 8007052:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007054:	4b1e      	ldr	r3, [pc, #120]	; (80070d0 <SDMMC_GetCmdResp2+0x84>)
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	4a1e      	ldr	r2, [pc, #120]	; (80070d4 <SDMMC_GetCmdResp2+0x88>)
 800705a:	fba2 2303 	umull	r2, r3, r2, r3
 800705e:	0a5b      	lsrs	r3, r3, #9
 8007060:	f241 3288 	movw	r2, #5000	; 0x1388
 8007064:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007068:	4623      	mov	r3, r4
 800706a:	1e5c      	subs	r4, r3, #1
 800706c:	2b00      	cmp	r3, #0
 800706e:	d102      	bne.n	8007076 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007070:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007074:	e026      	b.n	80070c4 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800707a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007082:	2b00      	cmp	r3, #0
 8007084:	d0f0      	beq.n	8007068 <SDMMC_GetCmdResp2+0x1c>
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800708c:	2b00      	cmp	r3, #0
 800708e:	d1eb      	bne.n	8007068 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007094:	f003 0304 	and.w	r3, r3, #4
 8007098:	2b00      	cmp	r3, #0
 800709a:	d004      	beq.n	80070a6 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2204      	movs	r2, #4
 80070a0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80070a2:	2304      	movs	r3, #4
 80070a4:	e00e      	b.n	80070c4 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070aa:	f003 0301 	and.w	r3, r3, #1
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d004      	beq.n	80070bc <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2201      	movs	r2, #1
 80070b6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80070b8:	2301      	movs	r3, #1
 80070ba:	e003      	b.n	80070c4 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	22c5      	movs	r2, #197	; 0xc5
 80070c0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80070c2:	2300      	movs	r3, #0
}
 80070c4:	4618      	mov	r0, r3
 80070c6:	3710      	adds	r7, #16
 80070c8:	46bd      	mov	sp, r7
 80070ca:	bc90      	pop	{r4, r7}
 80070cc:	4770      	bx	lr
 80070ce:	bf00      	nop
 80070d0:	200000f0 	.word	0x200000f0
 80070d4:	10624dd3 	.word	0x10624dd3

080070d8 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 80070d8:	b490      	push	{r4, r7}
 80070da:	b084      	sub	sp, #16
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80070e0:	4b18      	ldr	r3, [pc, #96]	; (8007144 <SDMMC_GetCmdResp3+0x6c>)
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	4a18      	ldr	r2, [pc, #96]	; (8007148 <SDMMC_GetCmdResp3+0x70>)
 80070e6:	fba2 2303 	umull	r2, r3, r2, r3
 80070ea:	0a5b      	lsrs	r3, r3, #9
 80070ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80070f0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80070f4:	4623      	mov	r3, r4
 80070f6:	1e5c      	subs	r4, r3, #1
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d102      	bne.n	8007102 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80070fc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007100:	e01b      	b.n	800713a <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007106:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800710e:	2b00      	cmp	r3, #0
 8007110:	d0f0      	beq.n	80070f4 <SDMMC_GetCmdResp3+0x1c>
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007118:	2b00      	cmp	r3, #0
 800711a:	d1eb      	bne.n	80070f4 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007120:	f003 0304 	and.w	r3, r3, #4
 8007124:	2b00      	cmp	r3, #0
 8007126:	d004      	beq.n	8007132 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2204      	movs	r2, #4
 800712c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800712e:	2304      	movs	r3, #4
 8007130:	e003      	b.n	800713a <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	22c5      	movs	r2, #197	; 0xc5
 8007136:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007138:	2300      	movs	r3, #0
}
 800713a:	4618      	mov	r0, r3
 800713c:	3710      	adds	r7, #16
 800713e:	46bd      	mov	sp, r7
 8007140:	bc90      	pop	{r4, r7}
 8007142:	4770      	bx	lr
 8007144:	200000f0 	.word	0x200000f0
 8007148:	10624dd3 	.word	0x10624dd3

0800714c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800714c:	b590      	push	{r4, r7, lr}
 800714e:	b087      	sub	sp, #28
 8007150:	af00      	add	r7, sp, #0
 8007152:	60f8      	str	r0, [r7, #12]
 8007154:	460b      	mov	r3, r1
 8007156:	607a      	str	r2, [r7, #4]
 8007158:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800715a:	4b34      	ldr	r3, [pc, #208]	; (800722c <SDMMC_GetCmdResp6+0xe0>)
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	4a34      	ldr	r2, [pc, #208]	; (8007230 <SDMMC_GetCmdResp6+0xe4>)
 8007160:	fba2 2303 	umull	r2, r3, r2, r3
 8007164:	0a5b      	lsrs	r3, r3, #9
 8007166:	f241 3288 	movw	r2, #5000	; 0x1388
 800716a:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800716e:	4623      	mov	r3, r4
 8007170:	1e5c      	subs	r4, r3, #1
 8007172:	2b00      	cmp	r3, #0
 8007174:	d102      	bne.n	800717c <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007176:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800717a:	e052      	b.n	8007222 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007180:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007182:	697b      	ldr	r3, [r7, #20]
 8007184:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007188:	2b00      	cmp	r3, #0
 800718a:	d0f0      	beq.n	800716e <SDMMC_GetCmdResp6+0x22>
 800718c:	697b      	ldr	r3, [r7, #20]
 800718e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007192:	2b00      	cmp	r3, #0
 8007194:	d1eb      	bne.n	800716e <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800719a:	f003 0304 	and.w	r3, r3, #4
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d004      	beq.n	80071ac <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	2204      	movs	r2, #4
 80071a6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80071a8:	2304      	movs	r3, #4
 80071aa:	e03a      	b.n	8007222 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071b0:	f003 0301 	and.w	r3, r3, #1
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d004      	beq.n	80071c2 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	2201      	movs	r2, #1
 80071bc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80071be:	2301      	movs	r3, #1
 80071c0:	e02f      	b.n	8007222 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80071c2:	68f8      	ldr	r0, [r7, #12]
 80071c4:	f7ff fc79 	bl	8006aba <SDIO_GetCommandResponse>
 80071c8:	4603      	mov	r3, r0
 80071ca:	461a      	mov	r2, r3
 80071cc:	7afb      	ldrb	r3, [r7, #11]
 80071ce:	4293      	cmp	r3, r2
 80071d0:	d001      	beq.n	80071d6 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80071d2:	2301      	movs	r3, #1
 80071d4:	e025      	b.n	8007222 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	22c5      	movs	r2, #197	; 0xc5
 80071da:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 80071dc:	2100      	movs	r1, #0
 80071de:	68f8      	ldr	r0, [r7, #12]
 80071e0:	f7ff fc78 	bl	8006ad4 <SDIO_GetResponse>
 80071e4:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 80071e6:	693b      	ldr	r3, [r7, #16]
 80071e8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d106      	bne.n	80071fe <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 80071f0:	693b      	ldr	r3, [r7, #16]
 80071f2:	0c1b      	lsrs	r3, r3, #16
 80071f4:	b29a      	uxth	r2, r3
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 80071fa:	2300      	movs	r3, #0
 80071fc:	e011      	b.n	8007222 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80071fe:	693b      	ldr	r3, [r7, #16]
 8007200:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007204:	2b00      	cmp	r3, #0
 8007206:	d002      	beq.n	800720e <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007208:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800720c:	e009      	b.n	8007222 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800720e:	693b      	ldr	r3, [r7, #16]
 8007210:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007214:	2b00      	cmp	r3, #0
 8007216:	d002      	beq.n	800721e <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007218:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800721c:	e001      	b.n	8007222 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800721e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8007222:	4618      	mov	r0, r3
 8007224:	371c      	adds	r7, #28
 8007226:	46bd      	mov	sp, r7
 8007228:	bd90      	pop	{r4, r7, pc}
 800722a:	bf00      	nop
 800722c:	200000f0 	.word	0x200000f0
 8007230:	10624dd3 	.word	0x10624dd3

08007234 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8007234:	b490      	push	{r4, r7}
 8007236:	b084      	sub	sp, #16
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800723c:	4b21      	ldr	r3, [pc, #132]	; (80072c4 <SDMMC_GetCmdResp7+0x90>)
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	4a21      	ldr	r2, [pc, #132]	; (80072c8 <SDMMC_GetCmdResp7+0x94>)
 8007242:	fba2 2303 	umull	r2, r3, r2, r3
 8007246:	0a5b      	lsrs	r3, r3, #9
 8007248:	f241 3288 	movw	r2, #5000	; 0x1388
 800724c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007250:	4623      	mov	r3, r4
 8007252:	1e5c      	subs	r4, r3, #1
 8007254:	2b00      	cmp	r3, #0
 8007256:	d102      	bne.n	800725e <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007258:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800725c:	e02c      	b.n	80072b8 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007262:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800726a:	2b00      	cmp	r3, #0
 800726c:	d0f0      	beq.n	8007250 <SDMMC_GetCmdResp7+0x1c>
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007274:	2b00      	cmp	r3, #0
 8007276:	d1eb      	bne.n	8007250 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800727c:	f003 0304 	and.w	r3, r3, #4
 8007280:	2b00      	cmp	r3, #0
 8007282:	d004      	beq.n	800728e <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2204      	movs	r2, #4
 8007288:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800728a:	2304      	movs	r3, #4
 800728c:	e014      	b.n	80072b8 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007292:	f003 0301 	and.w	r3, r3, #1
 8007296:	2b00      	cmp	r3, #0
 8007298:	d004      	beq.n	80072a4 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	2201      	movs	r2, #1
 800729e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80072a0:	2301      	movs	r3, #1
 80072a2:	e009      	b.n	80072b8 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d002      	beq.n	80072b6 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2240      	movs	r2, #64	; 0x40
 80072b4:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80072b6:	2300      	movs	r3, #0
  
}
 80072b8:	4618      	mov	r0, r3
 80072ba:	3710      	adds	r7, #16
 80072bc:	46bd      	mov	sp, r7
 80072be:	bc90      	pop	{r4, r7}
 80072c0:	4770      	bx	lr
 80072c2:	bf00      	nop
 80072c4:	200000f0 	.word	0x200000f0
 80072c8:	10624dd3 	.word	0x10624dd3

080072cc <__errno>:
 80072cc:	4b01      	ldr	r3, [pc, #4]	; (80072d4 <__errno+0x8>)
 80072ce:	6818      	ldr	r0, [r3, #0]
 80072d0:	4770      	bx	lr
 80072d2:	bf00      	nop
 80072d4:	20000100 	.word	0x20000100

080072d8 <__libc_init_array>:
 80072d8:	b570      	push	{r4, r5, r6, lr}
 80072da:	4e0d      	ldr	r6, [pc, #52]	; (8007310 <__libc_init_array+0x38>)
 80072dc:	4c0d      	ldr	r4, [pc, #52]	; (8007314 <__libc_init_array+0x3c>)
 80072de:	1ba4      	subs	r4, r4, r6
 80072e0:	10a4      	asrs	r4, r4, #2
 80072e2:	2500      	movs	r5, #0
 80072e4:	42a5      	cmp	r5, r4
 80072e6:	d109      	bne.n	80072fc <__libc_init_array+0x24>
 80072e8:	4e0b      	ldr	r6, [pc, #44]	; (8007318 <__libc_init_array+0x40>)
 80072ea:	4c0c      	ldr	r4, [pc, #48]	; (800731c <__libc_init_array+0x44>)
 80072ec:	f002 fbaa 	bl	8009a44 <_init>
 80072f0:	1ba4      	subs	r4, r4, r6
 80072f2:	10a4      	asrs	r4, r4, #2
 80072f4:	2500      	movs	r5, #0
 80072f6:	42a5      	cmp	r5, r4
 80072f8:	d105      	bne.n	8007306 <__libc_init_array+0x2e>
 80072fa:	bd70      	pop	{r4, r5, r6, pc}
 80072fc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007300:	4798      	blx	r3
 8007302:	3501      	adds	r5, #1
 8007304:	e7ee      	b.n	80072e4 <__libc_init_array+0xc>
 8007306:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800730a:	4798      	blx	r3
 800730c:	3501      	adds	r5, #1
 800730e:	e7f2      	b.n	80072f6 <__libc_init_array+0x1e>
 8007310:	08009f38 	.word	0x08009f38
 8007314:	08009f38 	.word	0x08009f38
 8007318:	08009f38 	.word	0x08009f38
 800731c:	08009f3c 	.word	0x08009f3c

08007320 <memset>:
 8007320:	4402      	add	r2, r0
 8007322:	4603      	mov	r3, r0
 8007324:	4293      	cmp	r3, r2
 8007326:	d100      	bne.n	800732a <memset+0xa>
 8007328:	4770      	bx	lr
 800732a:	f803 1b01 	strb.w	r1, [r3], #1
 800732e:	e7f9      	b.n	8007324 <memset+0x4>

08007330 <__cvt>:
 8007330:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007334:	ec55 4b10 	vmov	r4, r5, d0
 8007338:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800733a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800733e:	2d00      	cmp	r5, #0
 8007340:	460e      	mov	r6, r1
 8007342:	4691      	mov	r9, r2
 8007344:	4619      	mov	r1, r3
 8007346:	bfb8      	it	lt
 8007348:	4622      	movlt	r2, r4
 800734a:	462b      	mov	r3, r5
 800734c:	f027 0720 	bic.w	r7, r7, #32
 8007350:	bfbb      	ittet	lt
 8007352:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007356:	461d      	movlt	r5, r3
 8007358:	2300      	movge	r3, #0
 800735a:	232d      	movlt	r3, #45	; 0x2d
 800735c:	bfb8      	it	lt
 800735e:	4614      	movlt	r4, r2
 8007360:	2f46      	cmp	r7, #70	; 0x46
 8007362:	700b      	strb	r3, [r1, #0]
 8007364:	d004      	beq.n	8007370 <__cvt+0x40>
 8007366:	2f45      	cmp	r7, #69	; 0x45
 8007368:	d100      	bne.n	800736c <__cvt+0x3c>
 800736a:	3601      	adds	r6, #1
 800736c:	2102      	movs	r1, #2
 800736e:	e000      	b.n	8007372 <__cvt+0x42>
 8007370:	2103      	movs	r1, #3
 8007372:	ab03      	add	r3, sp, #12
 8007374:	9301      	str	r3, [sp, #4]
 8007376:	ab02      	add	r3, sp, #8
 8007378:	9300      	str	r3, [sp, #0]
 800737a:	4632      	mov	r2, r6
 800737c:	4653      	mov	r3, sl
 800737e:	ec45 4b10 	vmov	d0, r4, r5
 8007382:	f000 fdf9 	bl	8007f78 <_dtoa_r>
 8007386:	2f47      	cmp	r7, #71	; 0x47
 8007388:	4680      	mov	r8, r0
 800738a:	d102      	bne.n	8007392 <__cvt+0x62>
 800738c:	f019 0f01 	tst.w	r9, #1
 8007390:	d026      	beq.n	80073e0 <__cvt+0xb0>
 8007392:	2f46      	cmp	r7, #70	; 0x46
 8007394:	eb08 0906 	add.w	r9, r8, r6
 8007398:	d111      	bne.n	80073be <__cvt+0x8e>
 800739a:	f898 3000 	ldrb.w	r3, [r8]
 800739e:	2b30      	cmp	r3, #48	; 0x30
 80073a0:	d10a      	bne.n	80073b8 <__cvt+0x88>
 80073a2:	2200      	movs	r2, #0
 80073a4:	2300      	movs	r3, #0
 80073a6:	4620      	mov	r0, r4
 80073a8:	4629      	mov	r1, r5
 80073aa:	f7f9 fb8d 	bl	8000ac8 <__aeabi_dcmpeq>
 80073ae:	b918      	cbnz	r0, 80073b8 <__cvt+0x88>
 80073b0:	f1c6 0601 	rsb	r6, r6, #1
 80073b4:	f8ca 6000 	str.w	r6, [sl]
 80073b8:	f8da 3000 	ldr.w	r3, [sl]
 80073bc:	4499      	add	r9, r3
 80073be:	2200      	movs	r2, #0
 80073c0:	2300      	movs	r3, #0
 80073c2:	4620      	mov	r0, r4
 80073c4:	4629      	mov	r1, r5
 80073c6:	f7f9 fb7f 	bl	8000ac8 <__aeabi_dcmpeq>
 80073ca:	b938      	cbnz	r0, 80073dc <__cvt+0xac>
 80073cc:	2230      	movs	r2, #48	; 0x30
 80073ce:	9b03      	ldr	r3, [sp, #12]
 80073d0:	454b      	cmp	r3, r9
 80073d2:	d205      	bcs.n	80073e0 <__cvt+0xb0>
 80073d4:	1c59      	adds	r1, r3, #1
 80073d6:	9103      	str	r1, [sp, #12]
 80073d8:	701a      	strb	r2, [r3, #0]
 80073da:	e7f8      	b.n	80073ce <__cvt+0x9e>
 80073dc:	f8cd 900c 	str.w	r9, [sp, #12]
 80073e0:	9b03      	ldr	r3, [sp, #12]
 80073e2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80073e4:	eba3 0308 	sub.w	r3, r3, r8
 80073e8:	4640      	mov	r0, r8
 80073ea:	6013      	str	r3, [r2, #0]
 80073ec:	b004      	add	sp, #16
 80073ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080073f2 <__exponent>:
 80073f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80073f4:	2900      	cmp	r1, #0
 80073f6:	4604      	mov	r4, r0
 80073f8:	bfba      	itte	lt
 80073fa:	4249      	neglt	r1, r1
 80073fc:	232d      	movlt	r3, #45	; 0x2d
 80073fe:	232b      	movge	r3, #43	; 0x2b
 8007400:	2909      	cmp	r1, #9
 8007402:	f804 2b02 	strb.w	r2, [r4], #2
 8007406:	7043      	strb	r3, [r0, #1]
 8007408:	dd20      	ble.n	800744c <__exponent+0x5a>
 800740a:	f10d 0307 	add.w	r3, sp, #7
 800740e:	461f      	mov	r7, r3
 8007410:	260a      	movs	r6, #10
 8007412:	fb91 f5f6 	sdiv	r5, r1, r6
 8007416:	fb06 1115 	mls	r1, r6, r5, r1
 800741a:	3130      	adds	r1, #48	; 0x30
 800741c:	2d09      	cmp	r5, #9
 800741e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007422:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8007426:	4629      	mov	r1, r5
 8007428:	dc09      	bgt.n	800743e <__exponent+0x4c>
 800742a:	3130      	adds	r1, #48	; 0x30
 800742c:	3b02      	subs	r3, #2
 800742e:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007432:	42bb      	cmp	r3, r7
 8007434:	4622      	mov	r2, r4
 8007436:	d304      	bcc.n	8007442 <__exponent+0x50>
 8007438:	1a10      	subs	r0, r2, r0
 800743a:	b003      	add	sp, #12
 800743c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800743e:	4613      	mov	r3, r2
 8007440:	e7e7      	b.n	8007412 <__exponent+0x20>
 8007442:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007446:	f804 2b01 	strb.w	r2, [r4], #1
 800744a:	e7f2      	b.n	8007432 <__exponent+0x40>
 800744c:	2330      	movs	r3, #48	; 0x30
 800744e:	4419      	add	r1, r3
 8007450:	7083      	strb	r3, [r0, #2]
 8007452:	1d02      	adds	r2, r0, #4
 8007454:	70c1      	strb	r1, [r0, #3]
 8007456:	e7ef      	b.n	8007438 <__exponent+0x46>

08007458 <_printf_float>:
 8007458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800745c:	b08d      	sub	sp, #52	; 0x34
 800745e:	460c      	mov	r4, r1
 8007460:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8007464:	4616      	mov	r6, r2
 8007466:	461f      	mov	r7, r3
 8007468:	4605      	mov	r5, r0
 800746a:	f001 fcb7 	bl	8008ddc <_localeconv_r>
 800746e:	6803      	ldr	r3, [r0, #0]
 8007470:	9304      	str	r3, [sp, #16]
 8007472:	4618      	mov	r0, r3
 8007474:	f7f8 feac 	bl	80001d0 <strlen>
 8007478:	2300      	movs	r3, #0
 800747a:	930a      	str	r3, [sp, #40]	; 0x28
 800747c:	f8d8 3000 	ldr.w	r3, [r8]
 8007480:	9005      	str	r0, [sp, #20]
 8007482:	3307      	adds	r3, #7
 8007484:	f023 0307 	bic.w	r3, r3, #7
 8007488:	f103 0208 	add.w	r2, r3, #8
 800748c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007490:	f8d4 b000 	ldr.w	fp, [r4]
 8007494:	f8c8 2000 	str.w	r2, [r8]
 8007498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800749c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80074a0:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80074a4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80074a8:	9307      	str	r3, [sp, #28]
 80074aa:	f8cd 8018 	str.w	r8, [sp, #24]
 80074ae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80074b2:	4ba7      	ldr	r3, [pc, #668]	; (8007750 <_printf_float+0x2f8>)
 80074b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80074b8:	f7f9 fb38 	bl	8000b2c <__aeabi_dcmpun>
 80074bc:	bb70      	cbnz	r0, 800751c <_printf_float+0xc4>
 80074be:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80074c2:	4ba3      	ldr	r3, [pc, #652]	; (8007750 <_printf_float+0x2f8>)
 80074c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80074c8:	f7f9 fb12 	bl	8000af0 <__aeabi_dcmple>
 80074cc:	bb30      	cbnz	r0, 800751c <_printf_float+0xc4>
 80074ce:	2200      	movs	r2, #0
 80074d0:	2300      	movs	r3, #0
 80074d2:	4640      	mov	r0, r8
 80074d4:	4649      	mov	r1, r9
 80074d6:	f7f9 fb01 	bl	8000adc <__aeabi_dcmplt>
 80074da:	b110      	cbz	r0, 80074e2 <_printf_float+0x8a>
 80074dc:	232d      	movs	r3, #45	; 0x2d
 80074de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80074e2:	4a9c      	ldr	r2, [pc, #624]	; (8007754 <_printf_float+0x2fc>)
 80074e4:	4b9c      	ldr	r3, [pc, #624]	; (8007758 <_printf_float+0x300>)
 80074e6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80074ea:	bf8c      	ite	hi
 80074ec:	4690      	movhi	r8, r2
 80074ee:	4698      	movls	r8, r3
 80074f0:	2303      	movs	r3, #3
 80074f2:	f02b 0204 	bic.w	r2, fp, #4
 80074f6:	6123      	str	r3, [r4, #16]
 80074f8:	6022      	str	r2, [r4, #0]
 80074fa:	f04f 0900 	mov.w	r9, #0
 80074fe:	9700      	str	r7, [sp, #0]
 8007500:	4633      	mov	r3, r6
 8007502:	aa0b      	add	r2, sp, #44	; 0x2c
 8007504:	4621      	mov	r1, r4
 8007506:	4628      	mov	r0, r5
 8007508:	f000 f9e6 	bl	80078d8 <_printf_common>
 800750c:	3001      	adds	r0, #1
 800750e:	f040 808d 	bne.w	800762c <_printf_float+0x1d4>
 8007512:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007516:	b00d      	add	sp, #52	; 0x34
 8007518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800751c:	4642      	mov	r2, r8
 800751e:	464b      	mov	r3, r9
 8007520:	4640      	mov	r0, r8
 8007522:	4649      	mov	r1, r9
 8007524:	f7f9 fb02 	bl	8000b2c <__aeabi_dcmpun>
 8007528:	b110      	cbz	r0, 8007530 <_printf_float+0xd8>
 800752a:	4a8c      	ldr	r2, [pc, #560]	; (800775c <_printf_float+0x304>)
 800752c:	4b8c      	ldr	r3, [pc, #560]	; (8007760 <_printf_float+0x308>)
 800752e:	e7da      	b.n	80074e6 <_printf_float+0x8e>
 8007530:	6861      	ldr	r1, [r4, #4]
 8007532:	1c4b      	adds	r3, r1, #1
 8007534:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8007538:	a80a      	add	r0, sp, #40	; 0x28
 800753a:	d13e      	bne.n	80075ba <_printf_float+0x162>
 800753c:	2306      	movs	r3, #6
 800753e:	6063      	str	r3, [r4, #4]
 8007540:	2300      	movs	r3, #0
 8007542:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8007546:	ab09      	add	r3, sp, #36	; 0x24
 8007548:	9300      	str	r3, [sp, #0]
 800754a:	ec49 8b10 	vmov	d0, r8, r9
 800754e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007552:	6022      	str	r2, [r4, #0]
 8007554:	f8cd a004 	str.w	sl, [sp, #4]
 8007558:	6861      	ldr	r1, [r4, #4]
 800755a:	4628      	mov	r0, r5
 800755c:	f7ff fee8 	bl	8007330 <__cvt>
 8007560:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8007564:	2b47      	cmp	r3, #71	; 0x47
 8007566:	4680      	mov	r8, r0
 8007568:	d109      	bne.n	800757e <_printf_float+0x126>
 800756a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800756c:	1cd8      	adds	r0, r3, #3
 800756e:	db02      	blt.n	8007576 <_printf_float+0x11e>
 8007570:	6862      	ldr	r2, [r4, #4]
 8007572:	4293      	cmp	r3, r2
 8007574:	dd47      	ble.n	8007606 <_printf_float+0x1ae>
 8007576:	f1aa 0a02 	sub.w	sl, sl, #2
 800757a:	fa5f fa8a 	uxtb.w	sl, sl
 800757e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007582:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007584:	d824      	bhi.n	80075d0 <_printf_float+0x178>
 8007586:	3901      	subs	r1, #1
 8007588:	4652      	mov	r2, sl
 800758a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800758e:	9109      	str	r1, [sp, #36]	; 0x24
 8007590:	f7ff ff2f 	bl	80073f2 <__exponent>
 8007594:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007596:	1813      	adds	r3, r2, r0
 8007598:	2a01      	cmp	r2, #1
 800759a:	4681      	mov	r9, r0
 800759c:	6123      	str	r3, [r4, #16]
 800759e:	dc02      	bgt.n	80075a6 <_printf_float+0x14e>
 80075a0:	6822      	ldr	r2, [r4, #0]
 80075a2:	07d1      	lsls	r1, r2, #31
 80075a4:	d501      	bpl.n	80075aa <_printf_float+0x152>
 80075a6:	3301      	adds	r3, #1
 80075a8:	6123      	str	r3, [r4, #16]
 80075aa:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d0a5      	beq.n	80074fe <_printf_float+0xa6>
 80075b2:	232d      	movs	r3, #45	; 0x2d
 80075b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80075b8:	e7a1      	b.n	80074fe <_printf_float+0xa6>
 80075ba:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80075be:	f000 8177 	beq.w	80078b0 <_printf_float+0x458>
 80075c2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80075c6:	d1bb      	bne.n	8007540 <_printf_float+0xe8>
 80075c8:	2900      	cmp	r1, #0
 80075ca:	d1b9      	bne.n	8007540 <_printf_float+0xe8>
 80075cc:	2301      	movs	r3, #1
 80075ce:	e7b6      	b.n	800753e <_printf_float+0xe6>
 80075d0:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80075d4:	d119      	bne.n	800760a <_printf_float+0x1b2>
 80075d6:	2900      	cmp	r1, #0
 80075d8:	6863      	ldr	r3, [r4, #4]
 80075da:	dd0c      	ble.n	80075f6 <_printf_float+0x19e>
 80075dc:	6121      	str	r1, [r4, #16]
 80075de:	b913      	cbnz	r3, 80075e6 <_printf_float+0x18e>
 80075e0:	6822      	ldr	r2, [r4, #0]
 80075e2:	07d2      	lsls	r2, r2, #31
 80075e4:	d502      	bpl.n	80075ec <_printf_float+0x194>
 80075e6:	3301      	adds	r3, #1
 80075e8:	440b      	add	r3, r1
 80075ea:	6123      	str	r3, [r4, #16]
 80075ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075ee:	65a3      	str	r3, [r4, #88]	; 0x58
 80075f0:	f04f 0900 	mov.w	r9, #0
 80075f4:	e7d9      	b.n	80075aa <_printf_float+0x152>
 80075f6:	b913      	cbnz	r3, 80075fe <_printf_float+0x1a6>
 80075f8:	6822      	ldr	r2, [r4, #0]
 80075fa:	07d0      	lsls	r0, r2, #31
 80075fc:	d501      	bpl.n	8007602 <_printf_float+0x1aa>
 80075fe:	3302      	adds	r3, #2
 8007600:	e7f3      	b.n	80075ea <_printf_float+0x192>
 8007602:	2301      	movs	r3, #1
 8007604:	e7f1      	b.n	80075ea <_printf_float+0x192>
 8007606:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800760a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800760e:	4293      	cmp	r3, r2
 8007610:	db05      	blt.n	800761e <_printf_float+0x1c6>
 8007612:	6822      	ldr	r2, [r4, #0]
 8007614:	6123      	str	r3, [r4, #16]
 8007616:	07d1      	lsls	r1, r2, #31
 8007618:	d5e8      	bpl.n	80075ec <_printf_float+0x194>
 800761a:	3301      	adds	r3, #1
 800761c:	e7e5      	b.n	80075ea <_printf_float+0x192>
 800761e:	2b00      	cmp	r3, #0
 8007620:	bfd4      	ite	le
 8007622:	f1c3 0302 	rsble	r3, r3, #2
 8007626:	2301      	movgt	r3, #1
 8007628:	4413      	add	r3, r2
 800762a:	e7de      	b.n	80075ea <_printf_float+0x192>
 800762c:	6823      	ldr	r3, [r4, #0]
 800762e:	055a      	lsls	r2, r3, #21
 8007630:	d407      	bmi.n	8007642 <_printf_float+0x1ea>
 8007632:	6923      	ldr	r3, [r4, #16]
 8007634:	4642      	mov	r2, r8
 8007636:	4631      	mov	r1, r6
 8007638:	4628      	mov	r0, r5
 800763a:	47b8      	blx	r7
 800763c:	3001      	adds	r0, #1
 800763e:	d12b      	bne.n	8007698 <_printf_float+0x240>
 8007640:	e767      	b.n	8007512 <_printf_float+0xba>
 8007642:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007646:	f240 80dc 	bls.w	8007802 <_printf_float+0x3aa>
 800764a:	2200      	movs	r2, #0
 800764c:	2300      	movs	r3, #0
 800764e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007652:	f7f9 fa39 	bl	8000ac8 <__aeabi_dcmpeq>
 8007656:	2800      	cmp	r0, #0
 8007658:	d033      	beq.n	80076c2 <_printf_float+0x26a>
 800765a:	2301      	movs	r3, #1
 800765c:	4a41      	ldr	r2, [pc, #260]	; (8007764 <_printf_float+0x30c>)
 800765e:	4631      	mov	r1, r6
 8007660:	4628      	mov	r0, r5
 8007662:	47b8      	blx	r7
 8007664:	3001      	adds	r0, #1
 8007666:	f43f af54 	beq.w	8007512 <_printf_float+0xba>
 800766a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800766e:	429a      	cmp	r2, r3
 8007670:	db02      	blt.n	8007678 <_printf_float+0x220>
 8007672:	6823      	ldr	r3, [r4, #0]
 8007674:	07d8      	lsls	r0, r3, #31
 8007676:	d50f      	bpl.n	8007698 <_printf_float+0x240>
 8007678:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800767c:	4631      	mov	r1, r6
 800767e:	4628      	mov	r0, r5
 8007680:	47b8      	blx	r7
 8007682:	3001      	adds	r0, #1
 8007684:	f43f af45 	beq.w	8007512 <_printf_float+0xba>
 8007688:	f04f 0800 	mov.w	r8, #0
 800768c:	f104 091a 	add.w	r9, r4, #26
 8007690:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007692:	3b01      	subs	r3, #1
 8007694:	4543      	cmp	r3, r8
 8007696:	dc09      	bgt.n	80076ac <_printf_float+0x254>
 8007698:	6823      	ldr	r3, [r4, #0]
 800769a:	079b      	lsls	r3, r3, #30
 800769c:	f100 8103 	bmi.w	80078a6 <_printf_float+0x44e>
 80076a0:	68e0      	ldr	r0, [r4, #12]
 80076a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076a4:	4298      	cmp	r0, r3
 80076a6:	bfb8      	it	lt
 80076a8:	4618      	movlt	r0, r3
 80076aa:	e734      	b.n	8007516 <_printf_float+0xbe>
 80076ac:	2301      	movs	r3, #1
 80076ae:	464a      	mov	r2, r9
 80076b0:	4631      	mov	r1, r6
 80076b2:	4628      	mov	r0, r5
 80076b4:	47b8      	blx	r7
 80076b6:	3001      	adds	r0, #1
 80076b8:	f43f af2b 	beq.w	8007512 <_printf_float+0xba>
 80076bc:	f108 0801 	add.w	r8, r8, #1
 80076c0:	e7e6      	b.n	8007690 <_printf_float+0x238>
 80076c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	dc2b      	bgt.n	8007720 <_printf_float+0x2c8>
 80076c8:	2301      	movs	r3, #1
 80076ca:	4a26      	ldr	r2, [pc, #152]	; (8007764 <_printf_float+0x30c>)
 80076cc:	4631      	mov	r1, r6
 80076ce:	4628      	mov	r0, r5
 80076d0:	47b8      	blx	r7
 80076d2:	3001      	adds	r0, #1
 80076d4:	f43f af1d 	beq.w	8007512 <_printf_float+0xba>
 80076d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076da:	b923      	cbnz	r3, 80076e6 <_printf_float+0x28e>
 80076dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076de:	b913      	cbnz	r3, 80076e6 <_printf_float+0x28e>
 80076e0:	6823      	ldr	r3, [r4, #0]
 80076e2:	07d9      	lsls	r1, r3, #31
 80076e4:	d5d8      	bpl.n	8007698 <_printf_float+0x240>
 80076e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80076ea:	4631      	mov	r1, r6
 80076ec:	4628      	mov	r0, r5
 80076ee:	47b8      	blx	r7
 80076f0:	3001      	adds	r0, #1
 80076f2:	f43f af0e 	beq.w	8007512 <_printf_float+0xba>
 80076f6:	f04f 0900 	mov.w	r9, #0
 80076fa:	f104 0a1a 	add.w	sl, r4, #26
 80076fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007700:	425b      	negs	r3, r3
 8007702:	454b      	cmp	r3, r9
 8007704:	dc01      	bgt.n	800770a <_printf_float+0x2b2>
 8007706:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007708:	e794      	b.n	8007634 <_printf_float+0x1dc>
 800770a:	2301      	movs	r3, #1
 800770c:	4652      	mov	r2, sl
 800770e:	4631      	mov	r1, r6
 8007710:	4628      	mov	r0, r5
 8007712:	47b8      	blx	r7
 8007714:	3001      	adds	r0, #1
 8007716:	f43f aefc 	beq.w	8007512 <_printf_float+0xba>
 800771a:	f109 0901 	add.w	r9, r9, #1
 800771e:	e7ee      	b.n	80076fe <_printf_float+0x2a6>
 8007720:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007722:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007724:	429a      	cmp	r2, r3
 8007726:	bfa8      	it	ge
 8007728:	461a      	movge	r2, r3
 800772a:	2a00      	cmp	r2, #0
 800772c:	4691      	mov	r9, r2
 800772e:	dd07      	ble.n	8007740 <_printf_float+0x2e8>
 8007730:	4613      	mov	r3, r2
 8007732:	4631      	mov	r1, r6
 8007734:	4642      	mov	r2, r8
 8007736:	4628      	mov	r0, r5
 8007738:	47b8      	blx	r7
 800773a:	3001      	adds	r0, #1
 800773c:	f43f aee9 	beq.w	8007512 <_printf_float+0xba>
 8007740:	f104 031a 	add.w	r3, r4, #26
 8007744:	f04f 0b00 	mov.w	fp, #0
 8007748:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800774c:	9306      	str	r3, [sp, #24]
 800774e:	e015      	b.n	800777c <_printf_float+0x324>
 8007750:	7fefffff 	.word	0x7fefffff
 8007754:	08009c74 	.word	0x08009c74
 8007758:	08009c70 	.word	0x08009c70
 800775c:	08009c7c 	.word	0x08009c7c
 8007760:	08009c78 	.word	0x08009c78
 8007764:	08009c80 	.word	0x08009c80
 8007768:	2301      	movs	r3, #1
 800776a:	9a06      	ldr	r2, [sp, #24]
 800776c:	4631      	mov	r1, r6
 800776e:	4628      	mov	r0, r5
 8007770:	47b8      	blx	r7
 8007772:	3001      	adds	r0, #1
 8007774:	f43f aecd 	beq.w	8007512 <_printf_float+0xba>
 8007778:	f10b 0b01 	add.w	fp, fp, #1
 800777c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8007780:	ebaa 0309 	sub.w	r3, sl, r9
 8007784:	455b      	cmp	r3, fp
 8007786:	dcef      	bgt.n	8007768 <_printf_float+0x310>
 8007788:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800778c:	429a      	cmp	r2, r3
 800778e:	44d0      	add	r8, sl
 8007790:	db15      	blt.n	80077be <_printf_float+0x366>
 8007792:	6823      	ldr	r3, [r4, #0]
 8007794:	07da      	lsls	r2, r3, #31
 8007796:	d412      	bmi.n	80077be <_printf_float+0x366>
 8007798:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800779a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800779c:	eba3 020a 	sub.w	r2, r3, sl
 80077a0:	eba3 0a01 	sub.w	sl, r3, r1
 80077a4:	4592      	cmp	sl, r2
 80077a6:	bfa8      	it	ge
 80077a8:	4692      	movge	sl, r2
 80077aa:	f1ba 0f00 	cmp.w	sl, #0
 80077ae:	dc0e      	bgt.n	80077ce <_printf_float+0x376>
 80077b0:	f04f 0800 	mov.w	r8, #0
 80077b4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80077b8:	f104 091a 	add.w	r9, r4, #26
 80077bc:	e019      	b.n	80077f2 <_printf_float+0x39a>
 80077be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80077c2:	4631      	mov	r1, r6
 80077c4:	4628      	mov	r0, r5
 80077c6:	47b8      	blx	r7
 80077c8:	3001      	adds	r0, #1
 80077ca:	d1e5      	bne.n	8007798 <_printf_float+0x340>
 80077cc:	e6a1      	b.n	8007512 <_printf_float+0xba>
 80077ce:	4653      	mov	r3, sl
 80077d0:	4642      	mov	r2, r8
 80077d2:	4631      	mov	r1, r6
 80077d4:	4628      	mov	r0, r5
 80077d6:	47b8      	blx	r7
 80077d8:	3001      	adds	r0, #1
 80077da:	d1e9      	bne.n	80077b0 <_printf_float+0x358>
 80077dc:	e699      	b.n	8007512 <_printf_float+0xba>
 80077de:	2301      	movs	r3, #1
 80077e0:	464a      	mov	r2, r9
 80077e2:	4631      	mov	r1, r6
 80077e4:	4628      	mov	r0, r5
 80077e6:	47b8      	blx	r7
 80077e8:	3001      	adds	r0, #1
 80077ea:	f43f ae92 	beq.w	8007512 <_printf_float+0xba>
 80077ee:	f108 0801 	add.w	r8, r8, #1
 80077f2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80077f6:	1a9b      	subs	r3, r3, r2
 80077f8:	eba3 030a 	sub.w	r3, r3, sl
 80077fc:	4543      	cmp	r3, r8
 80077fe:	dcee      	bgt.n	80077de <_printf_float+0x386>
 8007800:	e74a      	b.n	8007698 <_printf_float+0x240>
 8007802:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007804:	2a01      	cmp	r2, #1
 8007806:	dc01      	bgt.n	800780c <_printf_float+0x3b4>
 8007808:	07db      	lsls	r3, r3, #31
 800780a:	d53a      	bpl.n	8007882 <_printf_float+0x42a>
 800780c:	2301      	movs	r3, #1
 800780e:	4642      	mov	r2, r8
 8007810:	4631      	mov	r1, r6
 8007812:	4628      	mov	r0, r5
 8007814:	47b8      	blx	r7
 8007816:	3001      	adds	r0, #1
 8007818:	f43f ae7b 	beq.w	8007512 <_printf_float+0xba>
 800781c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007820:	4631      	mov	r1, r6
 8007822:	4628      	mov	r0, r5
 8007824:	47b8      	blx	r7
 8007826:	3001      	adds	r0, #1
 8007828:	f108 0801 	add.w	r8, r8, #1
 800782c:	f43f ae71 	beq.w	8007512 <_printf_float+0xba>
 8007830:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007832:	2200      	movs	r2, #0
 8007834:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 8007838:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800783c:	2300      	movs	r3, #0
 800783e:	f7f9 f943 	bl	8000ac8 <__aeabi_dcmpeq>
 8007842:	b9c8      	cbnz	r0, 8007878 <_printf_float+0x420>
 8007844:	4653      	mov	r3, sl
 8007846:	4642      	mov	r2, r8
 8007848:	4631      	mov	r1, r6
 800784a:	4628      	mov	r0, r5
 800784c:	47b8      	blx	r7
 800784e:	3001      	adds	r0, #1
 8007850:	d10e      	bne.n	8007870 <_printf_float+0x418>
 8007852:	e65e      	b.n	8007512 <_printf_float+0xba>
 8007854:	2301      	movs	r3, #1
 8007856:	4652      	mov	r2, sl
 8007858:	4631      	mov	r1, r6
 800785a:	4628      	mov	r0, r5
 800785c:	47b8      	blx	r7
 800785e:	3001      	adds	r0, #1
 8007860:	f43f ae57 	beq.w	8007512 <_printf_float+0xba>
 8007864:	f108 0801 	add.w	r8, r8, #1
 8007868:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800786a:	3b01      	subs	r3, #1
 800786c:	4543      	cmp	r3, r8
 800786e:	dcf1      	bgt.n	8007854 <_printf_float+0x3fc>
 8007870:	464b      	mov	r3, r9
 8007872:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007876:	e6de      	b.n	8007636 <_printf_float+0x1de>
 8007878:	f04f 0800 	mov.w	r8, #0
 800787c:	f104 0a1a 	add.w	sl, r4, #26
 8007880:	e7f2      	b.n	8007868 <_printf_float+0x410>
 8007882:	2301      	movs	r3, #1
 8007884:	e7df      	b.n	8007846 <_printf_float+0x3ee>
 8007886:	2301      	movs	r3, #1
 8007888:	464a      	mov	r2, r9
 800788a:	4631      	mov	r1, r6
 800788c:	4628      	mov	r0, r5
 800788e:	47b8      	blx	r7
 8007890:	3001      	adds	r0, #1
 8007892:	f43f ae3e 	beq.w	8007512 <_printf_float+0xba>
 8007896:	f108 0801 	add.w	r8, r8, #1
 800789a:	68e3      	ldr	r3, [r4, #12]
 800789c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800789e:	1a9b      	subs	r3, r3, r2
 80078a0:	4543      	cmp	r3, r8
 80078a2:	dcf0      	bgt.n	8007886 <_printf_float+0x42e>
 80078a4:	e6fc      	b.n	80076a0 <_printf_float+0x248>
 80078a6:	f04f 0800 	mov.w	r8, #0
 80078aa:	f104 0919 	add.w	r9, r4, #25
 80078ae:	e7f4      	b.n	800789a <_printf_float+0x442>
 80078b0:	2900      	cmp	r1, #0
 80078b2:	f43f ae8b 	beq.w	80075cc <_printf_float+0x174>
 80078b6:	2300      	movs	r3, #0
 80078b8:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80078bc:	ab09      	add	r3, sp, #36	; 0x24
 80078be:	9300      	str	r3, [sp, #0]
 80078c0:	ec49 8b10 	vmov	d0, r8, r9
 80078c4:	6022      	str	r2, [r4, #0]
 80078c6:	f8cd a004 	str.w	sl, [sp, #4]
 80078ca:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80078ce:	4628      	mov	r0, r5
 80078d0:	f7ff fd2e 	bl	8007330 <__cvt>
 80078d4:	4680      	mov	r8, r0
 80078d6:	e648      	b.n	800756a <_printf_float+0x112>

080078d8 <_printf_common>:
 80078d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078dc:	4691      	mov	r9, r2
 80078de:	461f      	mov	r7, r3
 80078e0:	688a      	ldr	r2, [r1, #8]
 80078e2:	690b      	ldr	r3, [r1, #16]
 80078e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80078e8:	4293      	cmp	r3, r2
 80078ea:	bfb8      	it	lt
 80078ec:	4613      	movlt	r3, r2
 80078ee:	f8c9 3000 	str.w	r3, [r9]
 80078f2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80078f6:	4606      	mov	r6, r0
 80078f8:	460c      	mov	r4, r1
 80078fa:	b112      	cbz	r2, 8007902 <_printf_common+0x2a>
 80078fc:	3301      	adds	r3, #1
 80078fe:	f8c9 3000 	str.w	r3, [r9]
 8007902:	6823      	ldr	r3, [r4, #0]
 8007904:	0699      	lsls	r1, r3, #26
 8007906:	bf42      	ittt	mi
 8007908:	f8d9 3000 	ldrmi.w	r3, [r9]
 800790c:	3302      	addmi	r3, #2
 800790e:	f8c9 3000 	strmi.w	r3, [r9]
 8007912:	6825      	ldr	r5, [r4, #0]
 8007914:	f015 0506 	ands.w	r5, r5, #6
 8007918:	d107      	bne.n	800792a <_printf_common+0x52>
 800791a:	f104 0a19 	add.w	sl, r4, #25
 800791e:	68e3      	ldr	r3, [r4, #12]
 8007920:	f8d9 2000 	ldr.w	r2, [r9]
 8007924:	1a9b      	subs	r3, r3, r2
 8007926:	42ab      	cmp	r3, r5
 8007928:	dc28      	bgt.n	800797c <_printf_common+0xa4>
 800792a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800792e:	6822      	ldr	r2, [r4, #0]
 8007930:	3300      	adds	r3, #0
 8007932:	bf18      	it	ne
 8007934:	2301      	movne	r3, #1
 8007936:	0692      	lsls	r2, r2, #26
 8007938:	d42d      	bmi.n	8007996 <_printf_common+0xbe>
 800793a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800793e:	4639      	mov	r1, r7
 8007940:	4630      	mov	r0, r6
 8007942:	47c0      	blx	r8
 8007944:	3001      	adds	r0, #1
 8007946:	d020      	beq.n	800798a <_printf_common+0xb2>
 8007948:	6823      	ldr	r3, [r4, #0]
 800794a:	68e5      	ldr	r5, [r4, #12]
 800794c:	f8d9 2000 	ldr.w	r2, [r9]
 8007950:	f003 0306 	and.w	r3, r3, #6
 8007954:	2b04      	cmp	r3, #4
 8007956:	bf08      	it	eq
 8007958:	1aad      	subeq	r5, r5, r2
 800795a:	68a3      	ldr	r3, [r4, #8]
 800795c:	6922      	ldr	r2, [r4, #16]
 800795e:	bf0c      	ite	eq
 8007960:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007964:	2500      	movne	r5, #0
 8007966:	4293      	cmp	r3, r2
 8007968:	bfc4      	itt	gt
 800796a:	1a9b      	subgt	r3, r3, r2
 800796c:	18ed      	addgt	r5, r5, r3
 800796e:	f04f 0900 	mov.w	r9, #0
 8007972:	341a      	adds	r4, #26
 8007974:	454d      	cmp	r5, r9
 8007976:	d11a      	bne.n	80079ae <_printf_common+0xd6>
 8007978:	2000      	movs	r0, #0
 800797a:	e008      	b.n	800798e <_printf_common+0xb6>
 800797c:	2301      	movs	r3, #1
 800797e:	4652      	mov	r2, sl
 8007980:	4639      	mov	r1, r7
 8007982:	4630      	mov	r0, r6
 8007984:	47c0      	blx	r8
 8007986:	3001      	adds	r0, #1
 8007988:	d103      	bne.n	8007992 <_printf_common+0xba>
 800798a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800798e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007992:	3501      	adds	r5, #1
 8007994:	e7c3      	b.n	800791e <_printf_common+0x46>
 8007996:	18e1      	adds	r1, r4, r3
 8007998:	1c5a      	adds	r2, r3, #1
 800799a:	2030      	movs	r0, #48	; 0x30
 800799c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80079a0:	4422      	add	r2, r4
 80079a2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80079a6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80079aa:	3302      	adds	r3, #2
 80079ac:	e7c5      	b.n	800793a <_printf_common+0x62>
 80079ae:	2301      	movs	r3, #1
 80079b0:	4622      	mov	r2, r4
 80079b2:	4639      	mov	r1, r7
 80079b4:	4630      	mov	r0, r6
 80079b6:	47c0      	blx	r8
 80079b8:	3001      	adds	r0, #1
 80079ba:	d0e6      	beq.n	800798a <_printf_common+0xb2>
 80079bc:	f109 0901 	add.w	r9, r9, #1
 80079c0:	e7d8      	b.n	8007974 <_printf_common+0x9c>
	...

080079c4 <_printf_i>:
 80079c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80079c8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80079cc:	460c      	mov	r4, r1
 80079ce:	7e09      	ldrb	r1, [r1, #24]
 80079d0:	b085      	sub	sp, #20
 80079d2:	296e      	cmp	r1, #110	; 0x6e
 80079d4:	4617      	mov	r7, r2
 80079d6:	4606      	mov	r6, r0
 80079d8:	4698      	mov	r8, r3
 80079da:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80079dc:	f000 80b3 	beq.w	8007b46 <_printf_i+0x182>
 80079e0:	d822      	bhi.n	8007a28 <_printf_i+0x64>
 80079e2:	2963      	cmp	r1, #99	; 0x63
 80079e4:	d036      	beq.n	8007a54 <_printf_i+0x90>
 80079e6:	d80a      	bhi.n	80079fe <_printf_i+0x3a>
 80079e8:	2900      	cmp	r1, #0
 80079ea:	f000 80b9 	beq.w	8007b60 <_printf_i+0x19c>
 80079ee:	2958      	cmp	r1, #88	; 0x58
 80079f0:	f000 8083 	beq.w	8007afa <_printf_i+0x136>
 80079f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80079f8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80079fc:	e032      	b.n	8007a64 <_printf_i+0xa0>
 80079fe:	2964      	cmp	r1, #100	; 0x64
 8007a00:	d001      	beq.n	8007a06 <_printf_i+0x42>
 8007a02:	2969      	cmp	r1, #105	; 0x69
 8007a04:	d1f6      	bne.n	80079f4 <_printf_i+0x30>
 8007a06:	6820      	ldr	r0, [r4, #0]
 8007a08:	6813      	ldr	r3, [r2, #0]
 8007a0a:	0605      	lsls	r5, r0, #24
 8007a0c:	f103 0104 	add.w	r1, r3, #4
 8007a10:	d52a      	bpl.n	8007a68 <_printf_i+0xa4>
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	6011      	str	r1, [r2, #0]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	da03      	bge.n	8007a22 <_printf_i+0x5e>
 8007a1a:	222d      	movs	r2, #45	; 0x2d
 8007a1c:	425b      	negs	r3, r3
 8007a1e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8007a22:	486f      	ldr	r0, [pc, #444]	; (8007be0 <_printf_i+0x21c>)
 8007a24:	220a      	movs	r2, #10
 8007a26:	e039      	b.n	8007a9c <_printf_i+0xd8>
 8007a28:	2973      	cmp	r1, #115	; 0x73
 8007a2a:	f000 809d 	beq.w	8007b68 <_printf_i+0x1a4>
 8007a2e:	d808      	bhi.n	8007a42 <_printf_i+0x7e>
 8007a30:	296f      	cmp	r1, #111	; 0x6f
 8007a32:	d020      	beq.n	8007a76 <_printf_i+0xb2>
 8007a34:	2970      	cmp	r1, #112	; 0x70
 8007a36:	d1dd      	bne.n	80079f4 <_printf_i+0x30>
 8007a38:	6823      	ldr	r3, [r4, #0]
 8007a3a:	f043 0320 	orr.w	r3, r3, #32
 8007a3e:	6023      	str	r3, [r4, #0]
 8007a40:	e003      	b.n	8007a4a <_printf_i+0x86>
 8007a42:	2975      	cmp	r1, #117	; 0x75
 8007a44:	d017      	beq.n	8007a76 <_printf_i+0xb2>
 8007a46:	2978      	cmp	r1, #120	; 0x78
 8007a48:	d1d4      	bne.n	80079f4 <_printf_i+0x30>
 8007a4a:	2378      	movs	r3, #120	; 0x78
 8007a4c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007a50:	4864      	ldr	r0, [pc, #400]	; (8007be4 <_printf_i+0x220>)
 8007a52:	e055      	b.n	8007b00 <_printf_i+0x13c>
 8007a54:	6813      	ldr	r3, [r2, #0]
 8007a56:	1d19      	adds	r1, r3, #4
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	6011      	str	r1, [r2, #0]
 8007a5c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007a60:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007a64:	2301      	movs	r3, #1
 8007a66:	e08c      	b.n	8007b82 <_printf_i+0x1be>
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	6011      	str	r1, [r2, #0]
 8007a6c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007a70:	bf18      	it	ne
 8007a72:	b21b      	sxthne	r3, r3
 8007a74:	e7cf      	b.n	8007a16 <_printf_i+0x52>
 8007a76:	6813      	ldr	r3, [r2, #0]
 8007a78:	6825      	ldr	r5, [r4, #0]
 8007a7a:	1d18      	adds	r0, r3, #4
 8007a7c:	6010      	str	r0, [r2, #0]
 8007a7e:	0628      	lsls	r0, r5, #24
 8007a80:	d501      	bpl.n	8007a86 <_printf_i+0xc2>
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	e002      	b.n	8007a8c <_printf_i+0xc8>
 8007a86:	0668      	lsls	r0, r5, #25
 8007a88:	d5fb      	bpl.n	8007a82 <_printf_i+0xbe>
 8007a8a:	881b      	ldrh	r3, [r3, #0]
 8007a8c:	4854      	ldr	r0, [pc, #336]	; (8007be0 <_printf_i+0x21c>)
 8007a8e:	296f      	cmp	r1, #111	; 0x6f
 8007a90:	bf14      	ite	ne
 8007a92:	220a      	movne	r2, #10
 8007a94:	2208      	moveq	r2, #8
 8007a96:	2100      	movs	r1, #0
 8007a98:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007a9c:	6865      	ldr	r5, [r4, #4]
 8007a9e:	60a5      	str	r5, [r4, #8]
 8007aa0:	2d00      	cmp	r5, #0
 8007aa2:	f2c0 8095 	blt.w	8007bd0 <_printf_i+0x20c>
 8007aa6:	6821      	ldr	r1, [r4, #0]
 8007aa8:	f021 0104 	bic.w	r1, r1, #4
 8007aac:	6021      	str	r1, [r4, #0]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d13d      	bne.n	8007b2e <_printf_i+0x16a>
 8007ab2:	2d00      	cmp	r5, #0
 8007ab4:	f040 808e 	bne.w	8007bd4 <_printf_i+0x210>
 8007ab8:	4665      	mov	r5, ip
 8007aba:	2a08      	cmp	r2, #8
 8007abc:	d10b      	bne.n	8007ad6 <_printf_i+0x112>
 8007abe:	6823      	ldr	r3, [r4, #0]
 8007ac0:	07db      	lsls	r3, r3, #31
 8007ac2:	d508      	bpl.n	8007ad6 <_printf_i+0x112>
 8007ac4:	6923      	ldr	r3, [r4, #16]
 8007ac6:	6862      	ldr	r2, [r4, #4]
 8007ac8:	429a      	cmp	r2, r3
 8007aca:	bfde      	ittt	le
 8007acc:	2330      	movle	r3, #48	; 0x30
 8007ace:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007ad2:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8007ad6:	ebac 0305 	sub.w	r3, ip, r5
 8007ada:	6123      	str	r3, [r4, #16]
 8007adc:	f8cd 8000 	str.w	r8, [sp]
 8007ae0:	463b      	mov	r3, r7
 8007ae2:	aa03      	add	r2, sp, #12
 8007ae4:	4621      	mov	r1, r4
 8007ae6:	4630      	mov	r0, r6
 8007ae8:	f7ff fef6 	bl	80078d8 <_printf_common>
 8007aec:	3001      	adds	r0, #1
 8007aee:	d14d      	bne.n	8007b8c <_printf_i+0x1c8>
 8007af0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007af4:	b005      	add	sp, #20
 8007af6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007afa:	4839      	ldr	r0, [pc, #228]	; (8007be0 <_printf_i+0x21c>)
 8007afc:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8007b00:	6813      	ldr	r3, [r2, #0]
 8007b02:	6821      	ldr	r1, [r4, #0]
 8007b04:	1d1d      	adds	r5, r3, #4
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	6015      	str	r5, [r2, #0]
 8007b0a:	060a      	lsls	r2, r1, #24
 8007b0c:	d50b      	bpl.n	8007b26 <_printf_i+0x162>
 8007b0e:	07ca      	lsls	r2, r1, #31
 8007b10:	bf44      	itt	mi
 8007b12:	f041 0120 	orrmi.w	r1, r1, #32
 8007b16:	6021      	strmi	r1, [r4, #0]
 8007b18:	b91b      	cbnz	r3, 8007b22 <_printf_i+0x15e>
 8007b1a:	6822      	ldr	r2, [r4, #0]
 8007b1c:	f022 0220 	bic.w	r2, r2, #32
 8007b20:	6022      	str	r2, [r4, #0]
 8007b22:	2210      	movs	r2, #16
 8007b24:	e7b7      	b.n	8007a96 <_printf_i+0xd2>
 8007b26:	064d      	lsls	r5, r1, #25
 8007b28:	bf48      	it	mi
 8007b2a:	b29b      	uxthmi	r3, r3
 8007b2c:	e7ef      	b.n	8007b0e <_printf_i+0x14a>
 8007b2e:	4665      	mov	r5, ip
 8007b30:	fbb3 f1f2 	udiv	r1, r3, r2
 8007b34:	fb02 3311 	mls	r3, r2, r1, r3
 8007b38:	5cc3      	ldrb	r3, [r0, r3]
 8007b3a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007b3e:	460b      	mov	r3, r1
 8007b40:	2900      	cmp	r1, #0
 8007b42:	d1f5      	bne.n	8007b30 <_printf_i+0x16c>
 8007b44:	e7b9      	b.n	8007aba <_printf_i+0xf6>
 8007b46:	6813      	ldr	r3, [r2, #0]
 8007b48:	6825      	ldr	r5, [r4, #0]
 8007b4a:	6961      	ldr	r1, [r4, #20]
 8007b4c:	1d18      	adds	r0, r3, #4
 8007b4e:	6010      	str	r0, [r2, #0]
 8007b50:	0628      	lsls	r0, r5, #24
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	d501      	bpl.n	8007b5a <_printf_i+0x196>
 8007b56:	6019      	str	r1, [r3, #0]
 8007b58:	e002      	b.n	8007b60 <_printf_i+0x19c>
 8007b5a:	066a      	lsls	r2, r5, #25
 8007b5c:	d5fb      	bpl.n	8007b56 <_printf_i+0x192>
 8007b5e:	8019      	strh	r1, [r3, #0]
 8007b60:	2300      	movs	r3, #0
 8007b62:	6123      	str	r3, [r4, #16]
 8007b64:	4665      	mov	r5, ip
 8007b66:	e7b9      	b.n	8007adc <_printf_i+0x118>
 8007b68:	6813      	ldr	r3, [r2, #0]
 8007b6a:	1d19      	adds	r1, r3, #4
 8007b6c:	6011      	str	r1, [r2, #0]
 8007b6e:	681d      	ldr	r5, [r3, #0]
 8007b70:	6862      	ldr	r2, [r4, #4]
 8007b72:	2100      	movs	r1, #0
 8007b74:	4628      	mov	r0, r5
 8007b76:	f7f8 fb33 	bl	80001e0 <memchr>
 8007b7a:	b108      	cbz	r0, 8007b80 <_printf_i+0x1bc>
 8007b7c:	1b40      	subs	r0, r0, r5
 8007b7e:	6060      	str	r0, [r4, #4]
 8007b80:	6863      	ldr	r3, [r4, #4]
 8007b82:	6123      	str	r3, [r4, #16]
 8007b84:	2300      	movs	r3, #0
 8007b86:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b8a:	e7a7      	b.n	8007adc <_printf_i+0x118>
 8007b8c:	6923      	ldr	r3, [r4, #16]
 8007b8e:	462a      	mov	r2, r5
 8007b90:	4639      	mov	r1, r7
 8007b92:	4630      	mov	r0, r6
 8007b94:	47c0      	blx	r8
 8007b96:	3001      	adds	r0, #1
 8007b98:	d0aa      	beq.n	8007af0 <_printf_i+0x12c>
 8007b9a:	6823      	ldr	r3, [r4, #0]
 8007b9c:	079b      	lsls	r3, r3, #30
 8007b9e:	d413      	bmi.n	8007bc8 <_printf_i+0x204>
 8007ba0:	68e0      	ldr	r0, [r4, #12]
 8007ba2:	9b03      	ldr	r3, [sp, #12]
 8007ba4:	4298      	cmp	r0, r3
 8007ba6:	bfb8      	it	lt
 8007ba8:	4618      	movlt	r0, r3
 8007baa:	e7a3      	b.n	8007af4 <_printf_i+0x130>
 8007bac:	2301      	movs	r3, #1
 8007bae:	464a      	mov	r2, r9
 8007bb0:	4639      	mov	r1, r7
 8007bb2:	4630      	mov	r0, r6
 8007bb4:	47c0      	blx	r8
 8007bb6:	3001      	adds	r0, #1
 8007bb8:	d09a      	beq.n	8007af0 <_printf_i+0x12c>
 8007bba:	3501      	adds	r5, #1
 8007bbc:	68e3      	ldr	r3, [r4, #12]
 8007bbe:	9a03      	ldr	r2, [sp, #12]
 8007bc0:	1a9b      	subs	r3, r3, r2
 8007bc2:	42ab      	cmp	r3, r5
 8007bc4:	dcf2      	bgt.n	8007bac <_printf_i+0x1e8>
 8007bc6:	e7eb      	b.n	8007ba0 <_printf_i+0x1dc>
 8007bc8:	2500      	movs	r5, #0
 8007bca:	f104 0919 	add.w	r9, r4, #25
 8007bce:	e7f5      	b.n	8007bbc <_printf_i+0x1f8>
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d1ac      	bne.n	8007b2e <_printf_i+0x16a>
 8007bd4:	7803      	ldrb	r3, [r0, #0]
 8007bd6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007bda:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007bde:	e76c      	b.n	8007aba <_printf_i+0xf6>
 8007be0:	08009c82 	.word	0x08009c82
 8007be4:	08009c93 	.word	0x08009c93

08007be8 <iprintf>:
 8007be8:	b40f      	push	{r0, r1, r2, r3}
 8007bea:	4b0a      	ldr	r3, [pc, #40]	; (8007c14 <iprintf+0x2c>)
 8007bec:	b513      	push	{r0, r1, r4, lr}
 8007bee:	681c      	ldr	r4, [r3, #0]
 8007bf0:	b124      	cbz	r4, 8007bfc <iprintf+0x14>
 8007bf2:	69a3      	ldr	r3, [r4, #24]
 8007bf4:	b913      	cbnz	r3, 8007bfc <iprintf+0x14>
 8007bf6:	4620      	mov	r0, r4
 8007bf8:	f001 f866 	bl	8008cc8 <__sinit>
 8007bfc:	ab05      	add	r3, sp, #20
 8007bfe:	9a04      	ldr	r2, [sp, #16]
 8007c00:	68a1      	ldr	r1, [r4, #8]
 8007c02:	9301      	str	r3, [sp, #4]
 8007c04:	4620      	mov	r0, r4
 8007c06:	f001 fd29 	bl	800965c <_vfiprintf_r>
 8007c0a:	b002      	add	sp, #8
 8007c0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c10:	b004      	add	sp, #16
 8007c12:	4770      	bx	lr
 8007c14:	20000100 	.word	0x20000100

08007c18 <_puts_r>:
 8007c18:	b570      	push	{r4, r5, r6, lr}
 8007c1a:	460e      	mov	r6, r1
 8007c1c:	4605      	mov	r5, r0
 8007c1e:	b118      	cbz	r0, 8007c28 <_puts_r+0x10>
 8007c20:	6983      	ldr	r3, [r0, #24]
 8007c22:	b90b      	cbnz	r3, 8007c28 <_puts_r+0x10>
 8007c24:	f001 f850 	bl	8008cc8 <__sinit>
 8007c28:	69ab      	ldr	r3, [r5, #24]
 8007c2a:	68ac      	ldr	r4, [r5, #8]
 8007c2c:	b913      	cbnz	r3, 8007c34 <_puts_r+0x1c>
 8007c2e:	4628      	mov	r0, r5
 8007c30:	f001 f84a 	bl	8008cc8 <__sinit>
 8007c34:	4b23      	ldr	r3, [pc, #140]	; (8007cc4 <_puts_r+0xac>)
 8007c36:	429c      	cmp	r4, r3
 8007c38:	d117      	bne.n	8007c6a <_puts_r+0x52>
 8007c3a:	686c      	ldr	r4, [r5, #4]
 8007c3c:	89a3      	ldrh	r3, [r4, #12]
 8007c3e:	071b      	lsls	r3, r3, #28
 8007c40:	d51d      	bpl.n	8007c7e <_puts_r+0x66>
 8007c42:	6923      	ldr	r3, [r4, #16]
 8007c44:	b1db      	cbz	r3, 8007c7e <_puts_r+0x66>
 8007c46:	3e01      	subs	r6, #1
 8007c48:	68a3      	ldr	r3, [r4, #8]
 8007c4a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007c4e:	3b01      	subs	r3, #1
 8007c50:	60a3      	str	r3, [r4, #8]
 8007c52:	b9e9      	cbnz	r1, 8007c90 <_puts_r+0x78>
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	da2e      	bge.n	8007cb6 <_puts_r+0x9e>
 8007c58:	4622      	mov	r2, r4
 8007c5a:	210a      	movs	r1, #10
 8007c5c:	4628      	mov	r0, r5
 8007c5e:	f000 f83f 	bl	8007ce0 <__swbuf_r>
 8007c62:	3001      	adds	r0, #1
 8007c64:	d011      	beq.n	8007c8a <_puts_r+0x72>
 8007c66:	200a      	movs	r0, #10
 8007c68:	e011      	b.n	8007c8e <_puts_r+0x76>
 8007c6a:	4b17      	ldr	r3, [pc, #92]	; (8007cc8 <_puts_r+0xb0>)
 8007c6c:	429c      	cmp	r4, r3
 8007c6e:	d101      	bne.n	8007c74 <_puts_r+0x5c>
 8007c70:	68ac      	ldr	r4, [r5, #8]
 8007c72:	e7e3      	b.n	8007c3c <_puts_r+0x24>
 8007c74:	4b15      	ldr	r3, [pc, #84]	; (8007ccc <_puts_r+0xb4>)
 8007c76:	429c      	cmp	r4, r3
 8007c78:	bf08      	it	eq
 8007c7a:	68ec      	ldreq	r4, [r5, #12]
 8007c7c:	e7de      	b.n	8007c3c <_puts_r+0x24>
 8007c7e:	4621      	mov	r1, r4
 8007c80:	4628      	mov	r0, r5
 8007c82:	f000 f87f 	bl	8007d84 <__swsetup_r>
 8007c86:	2800      	cmp	r0, #0
 8007c88:	d0dd      	beq.n	8007c46 <_puts_r+0x2e>
 8007c8a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007c8e:	bd70      	pop	{r4, r5, r6, pc}
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	da04      	bge.n	8007c9e <_puts_r+0x86>
 8007c94:	69a2      	ldr	r2, [r4, #24]
 8007c96:	429a      	cmp	r2, r3
 8007c98:	dc06      	bgt.n	8007ca8 <_puts_r+0x90>
 8007c9a:	290a      	cmp	r1, #10
 8007c9c:	d004      	beq.n	8007ca8 <_puts_r+0x90>
 8007c9e:	6823      	ldr	r3, [r4, #0]
 8007ca0:	1c5a      	adds	r2, r3, #1
 8007ca2:	6022      	str	r2, [r4, #0]
 8007ca4:	7019      	strb	r1, [r3, #0]
 8007ca6:	e7cf      	b.n	8007c48 <_puts_r+0x30>
 8007ca8:	4622      	mov	r2, r4
 8007caa:	4628      	mov	r0, r5
 8007cac:	f000 f818 	bl	8007ce0 <__swbuf_r>
 8007cb0:	3001      	adds	r0, #1
 8007cb2:	d1c9      	bne.n	8007c48 <_puts_r+0x30>
 8007cb4:	e7e9      	b.n	8007c8a <_puts_r+0x72>
 8007cb6:	6823      	ldr	r3, [r4, #0]
 8007cb8:	200a      	movs	r0, #10
 8007cba:	1c5a      	adds	r2, r3, #1
 8007cbc:	6022      	str	r2, [r4, #0]
 8007cbe:	7018      	strb	r0, [r3, #0]
 8007cc0:	e7e5      	b.n	8007c8e <_puts_r+0x76>
 8007cc2:	bf00      	nop
 8007cc4:	08009cd4 	.word	0x08009cd4
 8007cc8:	08009cf4 	.word	0x08009cf4
 8007ccc:	08009cb4 	.word	0x08009cb4

08007cd0 <puts>:
 8007cd0:	4b02      	ldr	r3, [pc, #8]	; (8007cdc <puts+0xc>)
 8007cd2:	4601      	mov	r1, r0
 8007cd4:	6818      	ldr	r0, [r3, #0]
 8007cd6:	f7ff bf9f 	b.w	8007c18 <_puts_r>
 8007cda:	bf00      	nop
 8007cdc:	20000100 	.word	0x20000100

08007ce0 <__swbuf_r>:
 8007ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ce2:	460e      	mov	r6, r1
 8007ce4:	4614      	mov	r4, r2
 8007ce6:	4605      	mov	r5, r0
 8007ce8:	b118      	cbz	r0, 8007cf2 <__swbuf_r+0x12>
 8007cea:	6983      	ldr	r3, [r0, #24]
 8007cec:	b90b      	cbnz	r3, 8007cf2 <__swbuf_r+0x12>
 8007cee:	f000 ffeb 	bl	8008cc8 <__sinit>
 8007cf2:	4b21      	ldr	r3, [pc, #132]	; (8007d78 <__swbuf_r+0x98>)
 8007cf4:	429c      	cmp	r4, r3
 8007cf6:	d12a      	bne.n	8007d4e <__swbuf_r+0x6e>
 8007cf8:	686c      	ldr	r4, [r5, #4]
 8007cfa:	69a3      	ldr	r3, [r4, #24]
 8007cfc:	60a3      	str	r3, [r4, #8]
 8007cfe:	89a3      	ldrh	r3, [r4, #12]
 8007d00:	071a      	lsls	r2, r3, #28
 8007d02:	d52e      	bpl.n	8007d62 <__swbuf_r+0x82>
 8007d04:	6923      	ldr	r3, [r4, #16]
 8007d06:	b363      	cbz	r3, 8007d62 <__swbuf_r+0x82>
 8007d08:	6923      	ldr	r3, [r4, #16]
 8007d0a:	6820      	ldr	r0, [r4, #0]
 8007d0c:	1ac0      	subs	r0, r0, r3
 8007d0e:	6963      	ldr	r3, [r4, #20]
 8007d10:	b2f6      	uxtb	r6, r6
 8007d12:	4283      	cmp	r3, r0
 8007d14:	4637      	mov	r7, r6
 8007d16:	dc04      	bgt.n	8007d22 <__swbuf_r+0x42>
 8007d18:	4621      	mov	r1, r4
 8007d1a:	4628      	mov	r0, r5
 8007d1c:	f000 ff6a 	bl	8008bf4 <_fflush_r>
 8007d20:	bb28      	cbnz	r0, 8007d6e <__swbuf_r+0x8e>
 8007d22:	68a3      	ldr	r3, [r4, #8]
 8007d24:	3b01      	subs	r3, #1
 8007d26:	60a3      	str	r3, [r4, #8]
 8007d28:	6823      	ldr	r3, [r4, #0]
 8007d2a:	1c5a      	adds	r2, r3, #1
 8007d2c:	6022      	str	r2, [r4, #0]
 8007d2e:	701e      	strb	r6, [r3, #0]
 8007d30:	6963      	ldr	r3, [r4, #20]
 8007d32:	3001      	adds	r0, #1
 8007d34:	4283      	cmp	r3, r0
 8007d36:	d004      	beq.n	8007d42 <__swbuf_r+0x62>
 8007d38:	89a3      	ldrh	r3, [r4, #12]
 8007d3a:	07db      	lsls	r3, r3, #31
 8007d3c:	d519      	bpl.n	8007d72 <__swbuf_r+0x92>
 8007d3e:	2e0a      	cmp	r6, #10
 8007d40:	d117      	bne.n	8007d72 <__swbuf_r+0x92>
 8007d42:	4621      	mov	r1, r4
 8007d44:	4628      	mov	r0, r5
 8007d46:	f000 ff55 	bl	8008bf4 <_fflush_r>
 8007d4a:	b190      	cbz	r0, 8007d72 <__swbuf_r+0x92>
 8007d4c:	e00f      	b.n	8007d6e <__swbuf_r+0x8e>
 8007d4e:	4b0b      	ldr	r3, [pc, #44]	; (8007d7c <__swbuf_r+0x9c>)
 8007d50:	429c      	cmp	r4, r3
 8007d52:	d101      	bne.n	8007d58 <__swbuf_r+0x78>
 8007d54:	68ac      	ldr	r4, [r5, #8]
 8007d56:	e7d0      	b.n	8007cfa <__swbuf_r+0x1a>
 8007d58:	4b09      	ldr	r3, [pc, #36]	; (8007d80 <__swbuf_r+0xa0>)
 8007d5a:	429c      	cmp	r4, r3
 8007d5c:	bf08      	it	eq
 8007d5e:	68ec      	ldreq	r4, [r5, #12]
 8007d60:	e7cb      	b.n	8007cfa <__swbuf_r+0x1a>
 8007d62:	4621      	mov	r1, r4
 8007d64:	4628      	mov	r0, r5
 8007d66:	f000 f80d 	bl	8007d84 <__swsetup_r>
 8007d6a:	2800      	cmp	r0, #0
 8007d6c:	d0cc      	beq.n	8007d08 <__swbuf_r+0x28>
 8007d6e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007d72:	4638      	mov	r0, r7
 8007d74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d76:	bf00      	nop
 8007d78:	08009cd4 	.word	0x08009cd4
 8007d7c:	08009cf4 	.word	0x08009cf4
 8007d80:	08009cb4 	.word	0x08009cb4

08007d84 <__swsetup_r>:
 8007d84:	4b32      	ldr	r3, [pc, #200]	; (8007e50 <__swsetup_r+0xcc>)
 8007d86:	b570      	push	{r4, r5, r6, lr}
 8007d88:	681d      	ldr	r5, [r3, #0]
 8007d8a:	4606      	mov	r6, r0
 8007d8c:	460c      	mov	r4, r1
 8007d8e:	b125      	cbz	r5, 8007d9a <__swsetup_r+0x16>
 8007d90:	69ab      	ldr	r3, [r5, #24]
 8007d92:	b913      	cbnz	r3, 8007d9a <__swsetup_r+0x16>
 8007d94:	4628      	mov	r0, r5
 8007d96:	f000 ff97 	bl	8008cc8 <__sinit>
 8007d9a:	4b2e      	ldr	r3, [pc, #184]	; (8007e54 <__swsetup_r+0xd0>)
 8007d9c:	429c      	cmp	r4, r3
 8007d9e:	d10f      	bne.n	8007dc0 <__swsetup_r+0x3c>
 8007da0:	686c      	ldr	r4, [r5, #4]
 8007da2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007da6:	b29a      	uxth	r2, r3
 8007da8:	0715      	lsls	r5, r2, #28
 8007daa:	d42c      	bmi.n	8007e06 <__swsetup_r+0x82>
 8007dac:	06d0      	lsls	r0, r2, #27
 8007dae:	d411      	bmi.n	8007dd4 <__swsetup_r+0x50>
 8007db0:	2209      	movs	r2, #9
 8007db2:	6032      	str	r2, [r6, #0]
 8007db4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007db8:	81a3      	strh	r3, [r4, #12]
 8007dba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007dbe:	e03e      	b.n	8007e3e <__swsetup_r+0xba>
 8007dc0:	4b25      	ldr	r3, [pc, #148]	; (8007e58 <__swsetup_r+0xd4>)
 8007dc2:	429c      	cmp	r4, r3
 8007dc4:	d101      	bne.n	8007dca <__swsetup_r+0x46>
 8007dc6:	68ac      	ldr	r4, [r5, #8]
 8007dc8:	e7eb      	b.n	8007da2 <__swsetup_r+0x1e>
 8007dca:	4b24      	ldr	r3, [pc, #144]	; (8007e5c <__swsetup_r+0xd8>)
 8007dcc:	429c      	cmp	r4, r3
 8007dce:	bf08      	it	eq
 8007dd0:	68ec      	ldreq	r4, [r5, #12]
 8007dd2:	e7e6      	b.n	8007da2 <__swsetup_r+0x1e>
 8007dd4:	0751      	lsls	r1, r2, #29
 8007dd6:	d512      	bpl.n	8007dfe <__swsetup_r+0x7a>
 8007dd8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007dda:	b141      	cbz	r1, 8007dee <__swsetup_r+0x6a>
 8007ddc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007de0:	4299      	cmp	r1, r3
 8007de2:	d002      	beq.n	8007dea <__swsetup_r+0x66>
 8007de4:	4630      	mov	r0, r6
 8007de6:	f001 fb67 	bl	80094b8 <_free_r>
 8007dea:	2300      	movs	r3, #0
 8007dec:	6363      	str	r3, [r4, #52]	; 0x34
 8007dee:	89a3      	ldrh	r3, [r4, #12]
 8007df0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007df4:	81a3      	strh	r3, [r4, #12]
 8007df6:	2300      	movs	r3, #0
 8007df8:	6063      	str	r3, [r4, #4]
 8007dfa:	6923      	ldr	r3, [r4, #16]
 8007dfc:	6023      	str	r3, [r4, #0]
 8007dfe:	89a3      	ldrh	r3, [r4, #12]
 8007e00:	f043 0308 	orr.w	r3, r3, #8
 8007e04:	81a3      	strh	r3, [r4, #12]
 8007e06:	6923      	ldr	r3, [r4, #16]
 8007e08:	b94b      	cbnz	r3, 8007e1e <__swsetup_r+0x9a>
 8007e0a:	89a3      	ldrh	r3, [r4, #12]
 8007e0c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007e10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007e14:	d003      	beq.n	8007e1e <__swsetup_r+0x9a>
 8007e16:	4621      	mov	r1, r4
 8007e18:	4630      	mov	r0, r6
 8007e1a:	f001 f811 	bl	8008e40 <__smakebuf_r>
 8007e1e:	89a2      	ldrh	r2, [r4, #12]
 8007e20:	f012 0301 	ands.w	r3, r2, #1
 8007e24:	d00c      	beq.n	8007e40 <__swsetup_r+0xbc>
 8007e26:	2300      	movs	r3, #0
 8007e28:	60a3      	str	r3, [r4, #8]
 8007e2a:	6963      	ldr	r3, [r4, #20]
 8007e2c:	425b      	negs	r3, r3
 8007e2e:	61a3      	str	r3, [r4, #24]
 8007e30:	6923      	ldr	r3, [r4, #16]
 8007e32:	b953      	cbnz	r3, 8007e4a <__swsetup_r+0xc6>
 8007e34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e38:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8007e3c:	d1ba      	bne.n	8007db4 <__swsetup_r+0x30>
 8007e3e:	bd70      	pop	{r4, r5, r6, pc}
 8007e40:	0792      	lsls	r2, r2, #30
 8007e42:	bf58      	it	pl
 8007e44:	6963      	ldrpl	r3, [r4, #20]
 8007e46:	60a3      	str	r3, [r4, #8]
 8007e48:	e7f2      	b.n	8007e30 <__swsetup_r+0xac>
 8007e4a:	2000      	movs	r0, #0
 8007e4c:	e7f7      	b.n	8007e3e <__swsetup_r+0xba>
 8007e4e:	bf00      	nop
 8007e50:	20000100 	.word	0x20000100
 8007e54:	08009cd4 	.word	0x08009cd4
 8007e58:	08009cf4 	.word	0x08009cf4
 8007e5c:	08009cb4 	.word	0x08009cb4

08007e60 <quorem>:
 8007e60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e64:	6903      	ldr	r3, [r0, #16]
 8007e66:	690c      	ldr	r4, [r1, #16]
 8007e68:	42a3      	cmp	r3, r4
 8007e6a:	4680      	mov	r8, r0
 8007e6c:	f2c0 8082 	blt.w	8007f74 <quorem+0x114>
 8007e70:	3c01      	subs	r4, #1
 8007e72:	f101 0714 	add.w	r7, r1, #20
 8007e76:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8007e7a:	f100 0614 	add.w	r6, r0, #20
 8007e7e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8007e82:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8007e86:	eb06 030c 	add.w	r3, r6, ip
 8007e8a:	3501      	adds	r5, #1
 8007e8c:	eb07 090c 	add.w	r9, r7, ip
 8007e90:	9301      	str	r3, [sp, #4]
 8007e92:	fbb0 f5f5 	udiv	r5, r0, r5
 8007e96:	b395      	cbz	r5, 8007efe <quorem+0x9e>
 8007e98:	f04f 0a00 	mov.w	sl, #0
 8007e9c:	4638      	mov	r0, r7
 8007e9e:	46b6      	mov	lr, r6
 8007ea0:	46d3      	mov	fp, sl
 8007ea2:	f850 2b04 	ldr.w	r2, [r0], #4
 8007ea6:	b293      	uxth	r3, r2
 8007ea8:	fb05 a303 	mla	r3, r5, r3, sl
 8007eac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007eb0:	b29b      	uxth	r3, r3
 8007eb2:	ebab 0303 	sub.w	r3, fp, r3
 8007eb6:	0c12      	lsrs	r2, r2, #16
 8007eb8:	f8de b000 	ldr.w	fp, [lr]
 8007ebc:	fb05 a202 	mla	r2, r5, r2, sl
 8007ec0:	fa13 f38b 	uxtah	r3, r3, fp
 8007ec4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8007ec8:	fa1f fb82 	uxth.w	fp, r2
 8007ecc:	f8de 2000 	ldr.w	r2, [lr]
 8007ed0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007ed4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007ed8:	b29b      	uxth	r3, r3
 8007eda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007ede:	4581      	cmp	r9, r0
 8007ee0:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007ee4:	f84e 3b04 	str.w	r3, [lr], #4
 8007ee8:	d2db      	bcs.n	8007ea2 <quorem+0x42>
 8007eea:	f856 300c 	ldr.w	r3, [r6, ip]
 8007eee:	b933      	cbnz	r3, 8007efe <quorem+0x9e>
 8007ef0:	9b01      	ldr	r3, [sp, #4]
 8007ef2:	3b04      	subs	r3, #4
 8007ef4:	429e      	cmp	r6, r3
 8007ef6:	461a      	mov	r2, r3
 8007ef8:	d330      	bcc.n	8007f5c <quorem+0xfc>
 8007efa:	f8c8 4010 	str.w	r4, [r8, #16]
 8007efe:	4640      	mov	r0, r8
 8007f00:	f001 fa06 	bl	8009310 <__mcmp>
 8007f04:	2800      	cmp	r0, #0
 8007f06:	db25      	blt.n	8007f54 <quorem+0xf4>
 8007f08:	3501      	adds	r5, #1
 8007f0a:	4630      	mov	r0, r6
 8007f0c:	f04f 0c00 	mov.w	ip, #0
 8007f10:	f857 2b04 	ldr.w	r2, [r7], #4
 8007f14:	f8d0 e000 	ldr.w	lr, [r0]
 8007f18:	b293      	uxth	r3, r2
 8007f1a:	ebac 0303 	sub.w	r3, ip, r3
 8007f1e:	0c12      	lsrs	r2, r2, #16
 8007f20:	fa13 f38e 	uxtah	r3, r3, lr
 8007f24:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007f28:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007f2c:	b29b      	uxth	r3, r3
 8007f2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007f32:	45b9      	cmp	r9, r7
 8007f34:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007f38:	f840 3b04 	str.w	r3, [r0], #4
 8007f3c:	d2e8      	bcs.n	8007f10 <quorem+0xb0>
 8007f3e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8007f42:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8007f46:	b92a      	cbnz	r2, 8007f54 <quorem+0xf4>
 8007f48:	3b04      	subs	r3, #4
 8007f4a:	429e      	cmp	r6, r3
 8007f4c:	461a      	mov	r2, r3
 8007f4e:	d30b      	bcc.n	8007f68 <quorem+0x108>
 8007f50:	f8c8 4010 	str.w	r4, [r8, #16]
 8007f54:	4628      	mov	r0, r5
 8007f56:	b003      	add	sp, #12
 8007f58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f5c:	6812      	ldr	r2, [r2, #0]
 8007f5e:	3b04      	subs	r3, #4
 8007f60:	2a00      	cmp	r2, #0
 8007f62:	d1ca      	bne.n	8007efa <quorem+0x9a>
 8007f64:	3c01      	subs	r4, #1
 8007f66:	e7c5      	b.n	8007ef4 <quorem+0x94>
 8007f68:	6812      	ldr	r2, [r2, #0]
 8007f6a:	3b04      	subs	r3, #4
 8007f6c:	2a00      	cmp	r2, #0
 8007f6e:	d1ef      	bne.n	8007f50 <quorem+0xf0>
 8007f70:	3c01      	subs	r4, #1
 8007f72:	e7ea      	b.n	8007f4a <quorem+0xea>
 8007f74:	2000      	movs	r0, #0
 8007f76:	e7ee      	b.n	8007f56 <quorem+0xf6>

08007f78 <_dtoa_r>:
 8007f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f7c:	ec57 6b10 	vmov	r6, r7, d0
 8007f80:	b097      	sub	sp, #92	; 0x5c
 8007f82:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007f84:	9106      	str	r1, [sp, #24]
 8007f86:	4604      	mov	r4, r0
 8007f88:	920b      	str	r2, [sp, #44]	; 0x2c
 8007f8a:	9312      	str	r3, [sp, #72]	; 0x48
 8007f8c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007f90:	e9cd 6700 	strd	r6, r7, [sp]
 8007f94:	b93d      	cbnz	r5, 8007fa6 <_dtoa_r+0x2e>
 8007f96:	2010      	movs	r0, #16
 8007f98:	f000 ff92 	bl	8008ec0 <malloc>
 8007f9c:	6260      	str	r0, [r4, #36]	; 0x24
 8007f9e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007fa2:	6005      	str	r5, [r0, #0]
 8007fa4:	60c5      	str	r5, [r0, #12]
 8007fa6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007fa8:	6819      	ldr	r1, [r3, #0]
 8007faa:	b151      	cbz	r1, 8007fc2 <_dtoa_r+0x4a>
 8007fac:	685a      	ldr	r2, [r3, #4]
 8007fae:	604a      	str	r2, [r1, #4]
 8007fb0:	2301      	movs	r3, #1
 8007fb2:	4093      	lsls	r3, r2
 8007fb4:	608b      	str	r3, [r1, #8]
 8007fb6:	4620      	mov	r0, r4
 8007fb8:	f000 ffc9 	bl	8008f4e <_Bfree>
 8007fbc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	601a      	str	r2, [r3, #0]
 8007fc2:	1e3b      	subs	r3, r7, #0
 8007fc4:	bfbb      	ittet	lt
 8007fc6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007fca:	9301      	strlt	r3, [sp, #4]
 8007fcc:	2300      	movge	r3, #0
 8007fce:	2201      	movlt	r2, #1
 8007fd0:	bfac      	ite	ge
 8007fd2:	f8c8 3000 	strge.w	r3, [r8]
 8007fd6:	f8c8 2000 	strlt.w	r2, [r8]
 8007fda:	4baf      	ldr	r3, [pc, #700]	; (8008298 <_dtoa_r+0x320>)
 8007fdc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007fe0:	ea33 0308 	bics.w	r3, r3, r8
 8007fe4:	d114      	bne.n	8008010 <_dtoa_r+0x98>
 8007fe6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007fe8:	f242 730f 	movw	r3, #9999	; 0x270f
 8007fec:	6013      	str	r3, [r2, #0]
 8007fee:	9b00      	ldr	r3, [sp, #0]
 8007ff0:	b923      	cbnz	r3, 8007ffc <_dtoa_r+0x84>
 8007ff2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8007ff6:	2800      	cmp	r0, #0
 8007ff8:	f000 8542 	beq.w	8008a80 <_dtoa_r+0xb08>
 8007ffc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007ffe:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80082ac <_dtoa_r+0x334>
 8008002:	2b00      	cmp	r3, #0
 8008004:	f000 8544 	beq.w	8008a90 <_dtoa_r+0xb18>
 8008008:	f10b 0303 	add.w	r3, fp, #3
 800800c:	f000 bd3e 	b.w	8008a8c <_dtoa_r+0xb14>
 8008010:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008014:	2200      	movs	r2, #0
 8008016:	2300      	movs	r3, #0
 8008018:	4630      	mov	r0, r6
 800801a:	4639      	mov	r1, r7
 800801c:	f7f8 fd54 	bl	8000ac8 <__aeabi_dcmpeq>
 8008020:	4681      	mov	r9, r0
 8008022:	b168      	cbz	r0, 8008040 <_dtoa_r+0xc8>
 8008024:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008026:	2301      	movs	r3, #1
 8008028:	6013      	str	r3, [r2, #0]
 800802a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800802c:	2b00      	cmp	r3, #0
 800802e:	f000 8524 	beq.w	8008a7a <_dtoa_r+0xb02>
 8008032:	4b9a      	ldr	r3, [pc, #616]	; (800829c <_dtoa_r+0x324>)
 8008034:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008036:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800803a:	6013      	str	r3, [r2, #0]
 800803c:	f000 bd28 	b.w	8008a90 <_dtoa_r+0xb18>
 8008040:	aa14      	add	r2, sp, #80	; 0x50
 8008042:	a915      	add	r1, sp, #84	; 0x54
 8008044:	ec47 6b10 	vmov	d0, r6, r7
 8008048:	4620      	mov	r0, r4
 800804a:	f001 f9d8 	bl	80093fe <__d2b>
 800804e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8008052:	9004      	str	r0, [sp, #16]
 8008054:	2d00      	cmp	r5, #0
 8008056:	d07c      	beq.n	8008152 <_dtoa_r+0x1da>
 8008058:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800805c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8008060:	46b2      	mov	sl, r6
 8008062:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8008066:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800806a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800806e:	2200      	movs	r2, #0
 8008070:	4b8b      	ldr	r3, [pc, #556]	; (80082a0 <_dtoa_r+0x328>)
 8008072:	4650      	mov	r0, sl
 8008074:	4659      	mov	r1, fp
 8008076:	f7f8 f907 	bl	8000288 <__aeabi_dsub>
 800807a:	a381      	add	r3, pc, #516	; (adr r3, 8008280 <_dtoa_r+0x308>)
 800807c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008080:	f7f8 faba 	bl	80005f8 <__aeabi_dmul>
 8008084:	a380      	add	r3, pc, #512	; (adr r3, 8008288 <_dtoa_r+0x310>)
 8008086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800808a:	f7f8 f8ff 	bl	800028c <__adddf3>
 800808e:	4606      	mov	r6, r0
 8008090:	4628      	mov	r0, r5
 8008092:	460f      	mov	r7, r1
 8008094:	f7f8 fa46 	bl	8000524 <__aeabi_i2d>
 8008098:	a37d      	add	r3, pc, #500	; (adr r3, 8008290 <_dtoa_r+0x318>)
 800809a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800809e:	f7f8 faab 	bl	80005f8 <__aeabi_dmul>
 80080a2:	4602      	mov	r2, r0
 80080a4:	460b      	mov	r3, r1
 80080a6:	4630      	mov	r0, r6
 80080a8:	4639      	mov	r1, r7
 80080aa:	f7f8 f8ef 	bl	800028c <__adddf3>
 80080ae:	4606      	mov	r6, r0
 80080b0:	460f      	mov	r7, r1
 80080b2:	f7f8 fd51 	bl	8000b58 <__aeabi_d2iz>
 80080b6:	2200      	movs	r2, #0
 80080b8:	4682      	mov	sl, r0
 80080ba:	2300      	movs	r3, #0
 80080bc:	4630      	mov	r0, r6
 80080be:	4639      	mov	r1, r7
 80080c0:	f7f8 fd0c 	bl	8000adc <__aeabi_dcmplt>
 80080c4:	b148      	cbz	r0, 80080da <_dtoa_r+0x162>
 80080c6:	4650      	mov	r0, sl
 80080c8:	f7f8 fa2c 	bl	8000524 <__aeabi_i2d>
 80080cc:	4632      	mov	r2, r6
 80080ce:	463b      	mov	r3, r7
 80080d0:	f7f8 fcfa 	bl	8000ac8 <__aeabi_dcmpeq>
 80080d4:	b908      	cbnz	r0, 80080da <_dtoa_r+0x162>
 80080d6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80080da:	f1ba 0f16 	cmp.w	sl, #22
 80080de:	d859      	bhi.n	8008194 <_dtoa_r+0x21c>
 80080e0:	4970      	ldr	r1, [pc, #448]	; (80082a4 <_dtoa_r+0x32c>)
 80080e2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80080e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80080ea:	e9d1 0100 	ldrd	r0, r1, [r1]
 80080ee:	f7f8 fd13 	bl	8000b18 <__aeabi_dcmpgt>
 80080f2:	2800      	cmp	r0, #0
 80080f4:	d050      	beq.n	8008198 <_dtoa_r+0x220>
 80080f6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80080fa:	2300      	movs	r3, #0
 80080fc:	930f      	str	r3, [sp, #60]	; 0x3c
 80080fe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008100:	1b5d      	subs	r5, r3, r5
 8008102:	f1b5 0801 	subs.w	r8, r5, #1
 8008106:	bf49      	itett	mi
 8008108:	f1c5 0301 	rsbmi	r3, r5, #1
 800810c:	2300      	movpl	r3, #0
 800810e:	9305      	strmi	r3, [sp, #20]
 8008110:	f04f 0800 	movmi.w	r8, #0
 8008114:	bf58      	it	pl
 8008116:	9305      	strpl	r3, [sp, #20]
 8008118:	f1ba 0f00 	cmp.w	sl, #0
 800811c:	db3e      	blt.n	800819c <_dtoa_r+0x224>
 800811e:	2300      	movs	r3, #0
 8008120:	44d0      	add	r8, sl
 8008122:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8008126:	9307      	str	r3, [sp, #28]
 8008128:	9b06      	ldr	r3, [sp, #24]
 800812a:	2b09      	cmp	r3, #9
 800812c:	f200 8090 	bhi.w	8008250 <_dtoa_r+0x2d8>
 8008130:	2b05      	cmp	r3, #5
 8008132:	bfc4      	itt	gt
 8008134:	3b04      	subgt	r3, #4
 8008136:	9306      	strgt	r3, [sp, #24]
 8008138:	9b06      	ldr	r3, [sp, #24]
 800813a:	f1a3 0302 	sub.w	r3, r3, #2
 800813e:	bfcc      	ite	gt
 8008140:	2500      	movgt	r5, #0
 8008142:	2501      	movle	r5, #1
 8008144:	2b03      	cmp	r3, #3
 8008146:	f200 808f 	bhi.w	8008268 <_dtoa_r+0x2f0>
 800814a:	e8df f003 	tbb	[pc, r3]
 800814e:	7f7d      	.short	0x7f7d
 8008150:	7131      	.short	0x7131
 8008152:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8008156:	441d      	add	r5, r3
 8008158:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800815c:	2820      	cmp	r0, #32
 800815e:	dd13      	ble.n	8008188 <_dtoa_r+0x210>
 8008160:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8008164:	9b00      	ldr	r3, [sp, #0]
 8008166:	fa08 f800 	lsl.w	r8, r8, r0
 800816a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800816e:	fa23 f000 	lsr.w	r0, r3, r0
 8008172:	ea48 0000 	orr.w	r0, r8, r0
 8008176:	f7f8 f9c5 	bl	8000504 <__aeabi_ui2d>
 800817a:	2301      	movs	r3, #1
 800817c:	4682      	mov	sl, r0
 800817e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8008182:	3d01      	subs	r5, #1
 8008184:	9313      	str	r3, [sp, #76]	; 0x4c
 8008186:	e772      	b.n	800806e <_dtoa_r+0xf6>
 8008188:	9b00      	ldr	r3, [sp, #0]
 800818a:	f1c0 0020 	rsb	r0, r0, #32
 800818e:	fa03 f000 	lsl.w	r0, r3, r0
 8008192:	e7f0      	b.n	8008176 <_dtoa_r+0x1fe>
 8008194:	2301      	movs	r3, #1
 8008196:	e7b1      	b.n	80080fc <_dtoa_r+0x184>
 8008198:	900f      	str	r0, [sp, #60]	; 0x3c
 800819a:	e7b0      	b.n	80080fe <_dtoa_r+0x186>
 800819c:	9b05      	ldr	r3, [sp, #20]
 800819e:	eba3 030a 	sub.w	r3, r3, sl
 80081a2:	9305      	str	r3, [sp, #20]
 80081a4:	f1ca 0300 	rsb	r3, sl, #0
 80081a8:	9307      	str	r3, [sp, #28]
 80081aa:	2300      	movs	r3, #0
 80081ac:	930e      	str	r3, [sp, #56]	; 0x38
 80081ae:	e7bb      	b.n	8008128 <_dtoa_r+0x1b0>
 80081b0:	2301      	movs	r3, #1
 80081b2:	930a      	str	r3, [sp, #40]	; 0x28
 80081b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	dd59      	ble.n	800826e <_dtoa_r+0x2f6>
 80081ba:	9302      	str	r3, [sp, #8]
 80081bc:	4699      	mov	r9, r3
 80081be:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80081c0:	2200      	movs	r2, #0
 80081c2:	6072      	str	r2, [r6, #4]
 80081c4:	2204      	movs	r2, #4
 80081c6:	f102 0014 	add.w	r0, r2, #20
 80081ca:	4298      	cmp	r0, r3
 80081cc:	6871      	ldr	r1, [r6, #4]
 80081ce:	d953      	bls.n	8008278 <_dtoa_r+0x300>
 80081d0:	4620      	mov	r0, r4
 80081d2:	f000 fe88 	bl	8008ee6 <_Balloc>
 80081d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80081d8:	6030      	str	r0, [r6, #0]
 80081da:	f1b9 0f0e 	cmp.w	r9, #14
 80081de:	f8d3 b000 	ldr.w	fp, [r3]
 80081e2:	f200 80e6 	bhi.w	80083b2 <_dtoa_r+0x43a>
 80081e6:	2d00      	cmp	r5, #0
 80081e8:	f000 80e3 	beq.w	80083b2 <_dtoa_r+0x43a>
 80081ec:	ed9d 7b00 	vldr	d7, [sp]
 80081f0:	f1ba 0f00 	cmp.w	sl, #0
 80081f4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80081f8:	dd74      	ble.n	80082e4 <_dtoa_r+0x36c>
 80081fa:	4a2a      	ldr	r2, [pc, #168]	; (80082a4 <_dtoa_r+0x32c>)
 80081fc:	f00a 030f 	and.w	r3, sl, #15
 8008200:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008204:	ed93 7b00 	vldr	d7, [r3]
 8008208:	ea4f 162a 	mov.w	r6, sl, asr #4
 800820c:	06f0      	lsls	r0, r6, #27
 800820e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8008212:	d565      	bpl.n	80082e0 <_dtoa_r+0x368>
 8008214:	4b24      	ldr	r3, [pc, #144]	; (80082a8 <_dtoa_r+0x330>)
 8008216:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800821a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800821e:	f7f8 fb15 	bl	800084c <__aeabi_ddiv>
 8008222:	e9cd 0100 	strd	r0, r1, [sp]
 8008226:	f006 060f 	and.w	r6, r6, #15
 800822a:	2503      	movs	r5, #3
 800822c:	4f1e      	ldr	r7, [pc, #120]	; (80082a8 <_dtoa_r+0x330>)
 800822e:	e04c      	b.n	80082ca <_dtoa_r+0x352>
 8008230:	2301      	movs	r3, #1
 8008232:	930a      	str	r3, [sp, #40]	; 0x28
 8008234:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008236:	4453      	add	r3, sl
 8008238:	f103 0901 	add.w	r9, r3, #1
 800823c:	9302      	str	r3, [sp, #8]
 800823e:	464b      	mov	r3, r9
 8008240:	2b01      	cmp	r3, #1
 8008242:	bfb8      	it	lt
 8008244:	2301      	movlt	r3, #1
 8008246:	e7ba      	b.n	80081be <_dtoa_r+0x246>
 8008248:	2300      	movs	r3, #0
 800824a:	e7b2      	b.n	80081b2 <_dtoa_r+0x23a>
 800824c:	2300      	movs	r3, #0
 800824e:	e7f0      	b.n	8008232 <_dtoa_r+0x2ba>
 8008250:	2501      	movs	r5, #1
 8008252:	2300      	movs	r3, #0
 8008254:	9306      	str	r3, [sp, #24]
 8008256:	950a      	str	r5, [sp, #40]	; 0x28
 8008258:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800825c:	9302      	str	r3, [sp, #8]
 800825e:	4699      	mov	r9, r3
 8008260:	2200      	movs	r2, #0
 8008262:	2312      	movs	r3, #18
 8008264:	920b      	str	r2, [sp, #44]	; 0x2c
 8008266:	e7aa      	b.n	80081be <_dtoa_r+0x246>
 8008268:	2301      	movs	r3, #1
 800826a:	930a      	str	r3, [sp, #40]	; 0x28
 800826c:	e7f4      	b.n	8008258 <_dtoa_r+0x2e0>
 800826e:	2301      	movs	r3, #1
 8008270:	9302      	str	r3, [sp, #8]
 8008272:	4699      	mov	r9, r3
 8008274:	461a      	mov	r2, r3
 8008276:	e7f5      	b.n	8008264 <_dtoa_r+0x2ec>
 8008278:	3101      	adds	r1, #1
 800827a:	6071      	str	r1, [r6, #4]
 800827c:	0052      	lsls	r2, r2, #1
 800827e:	e7a2      	b.n	80081c6 <_dtoa_r+0x24e>
 8008280:	636f4361 	.word	0x636f4361
 8008284:	3fd287a7 	.word	0x3fd287a7
 8008288:	8b60c8b3 	.word	0x8b60c8b3
 800828c:	3fc68a28 	.word	0x3fc68a28
 8008290:	509f79fb 	.word	0x509f79fb
 8008294:	3fd34413 	.word	0x3fd34413
 8008298:	7ff00000 	.word	0x7ff00000
 800829c:	08009c81 	.word	0x08009c81
 80082a0:	3ff80000 	.word	0x3ff80000
 80082a4:	08009d40 	.word	0x08009d40
 80082a8:	08009d18 	.word	0x08009d18
 80082ac:	08009cad 	.word	0x08009cad
 80082b0:	07f1      	lsls	r1, r6, #31
 80082b2:	d508      	bpl.n	80082c6 <_dtoa_r+0x34e>
 80082b4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80082b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80082bc:	f7f8 f99c 	bl	80005f8 <__aeabi_dmul>
 80082c0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80082c4:	3501      	adds	r5, #1
 80082c6:	1076      	asrs	r6, r6, #1
 80082c8:	3708      	adds	r7, #8
 80082ca:	2e00      	cmp	r6, #0
 80082cc:	d1f0      	bne.n	80082b0 <_dtoa_r+0x338>
 80082ce:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80082d2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80082d6:	f7f8 fab9 	bl	800084c <__aeabi_ddiv>
 80082da:	e9cd 0100 	strd	r0, r1, [sp]
 80082de:	e01a      	b.n	8008316 <_dtoa_r+0x39e>
 80082e0:	2502      	movs	r5, #2
 80082e2:	e7a3      	b.n	800822c <_dtoa_r+0x2b4>
 80082e4:	f000 80a0 	beq.w	8008428 <_dtoa_r+0x4b0>
 80082e8:	f1ca 0600 	rsb	r6, sl, #0
 80082ec:	4b9f      	ldr	r3, [pc, #636]	; (800856c <_dtoa_r+0x5f4>)
 80082ee:	4fa0      	ldr	r7, [pc, #640]	; (8008570 <_dtoa_r+0x5f8>)
 80082f0:	f006 020f 	and.w	r2, r6, #15
 80082f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80082f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082fc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008300:	f7f8 f97a 	bl	80005f8 <__aeabi_dmul>
 8008304:	e9cd 0100 	strd	r0, r1, [sp]
 8008308:	1136      	asrs	r6, r6, #4
 800830a:	2300      	movs	r3, #0
 800830c:	2502      	movs	r5, #2
 800830e:	2e00      	cmp	r6, #0
 8008310:	d17f      	bne.n	8008412 <_dtoa_r+0x49a>
 8008312:	2b00      	cmp	r3, #0
 8008314:	d1e1      	bne.n	80082da <_dtoa_r+0x362>
 8008316:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008318:	2b00      	cmp	r3, #0
 800831a:	f000 8087 	beq.w	800842c <_dtoa_r+0x4b4>
 800831e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008322:	2200      	movs	r2, #0
 8008324:	4b93      	ldr	r3, [pc, #588]	; (8008574 <_dtoa_r+0x5fc>)
 8008326:	4630      	mov	r0, r6
 8008328:	4639      	mov	r1, r7
 800832a:	f7f8 fbd7 	bl	8000adc <__aeabi_dcmplt>
 800832e:	2800      	cmp	r0, #0
 8008330:	d07c      	beq.n	800842c <_dtoa_r+0x4b4>
 8008332:	f1b9 0f00 	cmp.w	r9, #0
 8008336:	d079      	beq.n	800842c <_dtoa_r+0x4b4>
 8008338:	9b02      	ldr	r3, [sp, #8]
 800833a:	2b00      	cmp	r3, #0
 800833c:	dd35      	ble.n	80083aa <_dtoa_r+0x432>
 800833e:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8008342:	9308      	str	r3, [sp, #32]
 8008344:	4639      	mov	r1, r7
 8008346:	2200      	movs	r2, #0
 8008348:	4b8b      	ldr	r3, [pc, #556]	; (8008578 <_dtoa_r+0x600>)
 800834a:	4630      	mov	r0, r6
 800834c:	f7f8 f954 	bl	80005f8 <__aeabi_dmul>
 8008350:	e9cd 0100 	strd	r0, r1, [sp]
 8008354:	9f02      	ldr	r7, [sp, #8]
 8008356:	3501      	adds	r5, #1
 8008358:	4628      	mov	r0, r5
 800835a:	f7f8 f8e3 	bl	8000524 <__aeabi_i2d>
 800835e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008362:	f7f8 f949 	bl	80005f8 <__aeabi_dmul>
 8008366:	2200      	movs	r2, #0
 8008368:	4b84      	ldr	r3, [pc, #528]	; (800857c <_dtoa_r+0x604>)
 800836a:	f7f7 ff8f 	bl	800028c <__adddf3>
 800836e:	4605      	mov	r5, r0
 8008370:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008374:	2f00      	cmp	r7, #0
 8008376:	d15d      	bne.n	8008434 <_dtoa_r+0x4bc>
 8008378:	2200      	movs	r2, #0
 800837a:	4b81      	ldr	r3, [pc, #516]	; (8008580 <_dtoa_r+0x608>)
 800837c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008380:	f7f7 ff82 	bl	8000288 <__aeabi_dsub>
 8008384:	462a      	mov	r2, r5
 8008386:	4633      	mov	r3, r6
 8008388:	e9cd 0100 	strd	r0, r1, [sp]
 800838c:	f7f8 fbc4 	bl	8000b18 <__aeabi_dcmpgt>
 8008390:	2800      	cmp	r0, #0
 8008392:	f040 8288 	bne.w	80088a6 <_dtoa_r+0x92e>
 8008396:	462a      	mov	r2, r5
 8008398:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800839c:	e9dd 0100 	ldrd	r0, r1, [sp]
 80083a0:	f7f8 fb9c 	bl	8000adc <__aeabi_dcmplt>
 80083a4:	2800      	cmp	r0, #0
 80083a6:	f040 827c 	bne.w	80088a2 <_dtoa_r+0x92a>
 80083aa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80083ae:	e9cd 2300 	strd	r2, r3, [sp]
 80083b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	f2c0 8150 	blt.w	800865a <_dtoa_r+0x6e2>
 80083ba:	f1ba 0f0e 	cmp.w	sl, #14
 80083be:	f300 814c 	bgt.w	800865a <_dtoa_r+0x6e2>
 80083c2:	4b6a      	ldr	r3, [pc, #424]	; (800856c <_dtoa_r+0x5f4>)
 80083c4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80083c8:	ed93 7b00 	vldr	d7, [r3]
 80083cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80083d4:	f280 80d8 	bge.w	8008588 <_dtoa_r+0x610>
 80083d8:	f1b9 0f00 	cmp.w	r9, #0
 80083dc:	f300 80d4 	bgt.w	8008588 <_dtoa_r+0x610>
 80083e0:	f040 825e 	bne.w	80088a0 <_dtoa_r+0x928>
 80083e4:	2200      	movs	r2, #0
 80083e6:	4b66      	ldr	r3, [pc, #408]	; (8008580 <_dtoa_r+0x608>)
 80083e8:	ec51 0b17 	vmov	r0, r1, d7
 80083ec:	f7f8 f904 	bl	80005f8 <__aeabi_dmul>
 80083f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80083f4:	f7f8 fb86 	bl	8000b04 <__aeabi_dcmpge>
 80083f8:	464f      	mov	r7, r9
 80083fa:	464e      	mov	r6, r9
 80083fc:	2800      	cmp	r0, #0
 80083fe:	f040 8234 	bne.w	800886a <_dtoa_r+0x8f2>
 8008402:	2331      	movs	r3, #49	; 0x31
 8008404:	f10b 0501 	add.w	r5, fp, #1
 8008408:	f88b 3000 	strb.w	r3, [fp]
 800840c:	f10a 0a01 	add.w	sl, sl, #1
 8008410:	e22f      	b.n	8008872 <_dtoa_r+0x8fa>
 8008412:	07f2      	lsls	r2, r6, #31
 8008414:	d505      	bpl.n	8008422 <_dtoa_r+0x4aa>
 8008416:	e9d7 2300 	ldrd	r2, r3, [r7]
 800841a:	f7f8 f8ed 	bl	80005f8 <__aeabi_dmul>
 800841e:	3501      	adds	r5, #1
 8008420:	2301      	movs	r3, #1
 8008422:	1076      	asrs	r6, r6, #1
 8008424:	3708      	adds	r7, #8
 8008426:	e772      	b.n	800830e <_dtoa_r+0x396>
 8008428:	2502      	movs	r5, #2
 800842a:	e774      	b.n	8008316 <_dtoa_r+0x39e>
 800842c:	f8cd a020 	str.w	sl, [sp, #32]
 8008430:	464f      	mov	r7, r9
 8008432:	e791      	b.n	8008358 <_dtoa_r+0x3e0>
 8008434:	4b4d      	ldr	r3, [pc, #308]	; (800856c <_dtoa_r+0x5f4>)
 8008436:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800843a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800843e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008440:	2b00      	cmp	r3, #0
 8008442:	d047      	beq.n	80084d4 <_dtoa_r+0x55c>
 8008444:	4602      	mov	r2, r0
 8008446:	460b      	mov	r3, r1
 8008448:	2000      	movs	r0, #0
 800844a:	494e      	ldr	r1, [pc, #312]	; (8008584 <_dtoa_r+0x60c>)
 800844c:	f7f8 f9fe 	bl	800084c <__aeabi_ddiv>
 8008450:	462a      	mov	r2, r5
 8008452:	4633      	mov	r3, r6
 8008454:	f7f7 ff18 	bl	8000288 <__aeabi_dsub>
 8008458:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800845c:	465d      	mov	r5, fp
 800845e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008462:	f7f8 fb79 	bl	8000b58 <__aeabi_d2iz>
 8008466:	4606      	mov	r6, r0
 8008468:	f7f8 f85c 	bl	8000524 <__aeabi_i2d>
 800846c:	4602      	mov	r2, r0
 800846e:	460b      	mov	r3, r1
 8008470:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008474:	f7f7 ff08 	bl	8000288 <__aeabi_dsub>
 8008478:	3630      	adds	r6, #48	; 0x30
 800847a:	f805 6b01 	strb.w	r6, [r5], #1
 800847e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008482:	e9cd 0100 	strd	r0, r1, [sp]
 8008486:	f7f8 fb29 	bl	8000adc <__aeabi_dcmplt>
 800848a:	2800      	cmp	r0, #0
 800848c:	d163      	bne.n	8008556 <_dtoa_r+0x5de>
 800848e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008492:	2000      	movs	r0, #0
 8008494:	4937      	ldr	r1, [pc, #220]	; (8008574 <_dtoa_r+0x5fc>)
 8008496:	f7f7 fef7 	bl	8000288 <__aeabi_dsub>
 800849a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800849e:	f7f8 fb1d 	bl	8000adc <__aeabi_dcmplt>
 80084a2:	2800      	cmp	r0, #0
 80084a4:	f040 80b7 	bne.w	8008616 <_dtoa_r+0x69e>
 80084a8:	eba5 030b 	sub.w	r3, r5, fp
 80084ac:	429f      	cmp	r7, r3
 80084ae:	f77f af7c 	ble.w	80083aa <_dtoa_r+0x432>
 80084b2:	2200      	movs	r2, #0
 80084b4:	4b30      	ldr	r3, [pc, #192]	; (8008578 <_dtoa_r+0x600>)
 80084b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80084ba:	f7f8 f89d 	bl	80005f8 <__aeabi_dmul>
 80084be:	2200      	movs	r2, #0
 80084c0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80084c4:	4b2c      	ldr	r3, [pc, #176]	; (8008578 <_dtoa_r+0x600>)
 80084c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80084ca:	f7f8 f895 	bl	80005f8 <__aeabi_dmul>
 80084ce:	e9cd 0100 	strd	r0, r1, [sp]
 80084d2:	e7c4      	b.n	800845e <_dtoa_r+0x4e6>
 80084d4:	462a      	mov	r2, r5
 80084d6:	4633      	mov	r3, r6
 80084d8:	f7f8 f88e 	bl	80005f8 <__aeabi_dmul>
 80084dc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80084e0:	eb0b 0507 	add.w	r5, fp, r7
 80084e4:	465e      	mov	r6, fp
 80084e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80084ea:	f7f8 fb35 	bl	8000b58 <__aeabi_d2iz>
 80084ee:	4607      	mov	r7, r0
 80084f0:	f7f8 f818 	bl	8000524 <__aeabi_i2d>
 80084f4:	3730      	adds	r7, #48	; 0x30
 80084f6:	4602      	mov	r2, r0
 80084f8:	460b      	mov	r3, r1
 80084fa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80084fe:	f7f7 fec3 	bl	8000288 <__aeabi_dsub>
 8008502:	f806 7b01 	strb.w	r7, [r6], #1
 8008506:	42ae      	cmp	r6, r5
 8008508:	e9cd 0100 	strd	r0, r1, [sp]
 800850c:	f04f 0200 	mov.w	r2, #0
 8008510:	d126      	bne.n	8008560 <_dtoa_r+0x5e8>
 8008512:	4b1c      	ldr	r3, [pc, #112]	; (8008584 <_dtoa_r+0x60c>)
 8008514:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008518:	f7f7 feb8 	bl	800028c <__adddf3>
 800851c:	4602      	mov	r2, r0
 800851e:	460b      	mov	r3, r1
 8008520:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008524:	f7f8 faf8 	bl	8000b18 <__aeabi_dcmpgt>
 8008528:	2800      	cmp	r0, #0
 800852a:	d174      	bne.n	8008616 <_dtoa_r+0x69e>
 800852c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008530:	2000      	movs	r0, #0
 8008532:	4914      	ldr	r1, [pc, #80]	; (8008584 <_dtoa_r+0x60c>)
 8008534:	f7f7 fea8 	bl	8000288 <__aeabi_dsub>
 8008538:	4602      	mov	r2, r0
 800853a:	460b      	mov	r3, r1
 800853c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008540:	f7f8 facc 	bl	8000adc <__aeabi_dcmplt>
 8008544:	2800      	cmp	r0, #0
 8008546:	f43f af30 	beq.w	80083aa <_dtoa_r+0x432>
 800854a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800854e:	2b30      	cmp	r3, #48	; 0x30
 8008550:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8008554:	d002      	beq.n	800855c <_dtoa_r+0x5e4>
 8008556:	f8dd a020 	ldr.w	sl, [sp, #32]
 800855a:	e04a      	b.n	80085f2 <_dtoa_r+0x67a>
 800855c:	4615      	mov	r5, r2
 800855e:	e7f4      	b.n	800854a <_dtoa_r+0x5d2>
 8008560:	4b05      	ldr	r3, [pc, #20]	; (8008578 <_dtoa_r+0x600>)
 8008562:	f7f8 f849 	bl	80005f8 <__aeabi_dmul>
 8008566:	e9cd 0100 	strd	r0, r1, [sp]
 800856a:	e7bc      	b.n	80084e6 <_dtoa_r+0x56e>
 800856c:	08009d40 	.word	0x08009d40
 8008570:	08009d18 	.word	0x08009d18
 8008574:	3ff00000 	.word	0x3ff00000
 8008578:	40240000 	.word	0x40240000
 800857c:	401c0000 	.word	0x401c0000
 8008580:	40140000 	.word	0x40140000
 8008584:	3fe00000 	.word	0x3fe00000
 8008588:	e9dd 6700 	ldrd	r6, r7, [sp]
 800858c:	465d      	mov	r5, fp
 800858e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008592:	4630      	mov	r0, r6
 8008594:	4639      	mov	r1, r7
 8008596:	f7f8 f959 	bl	800084c <__aeabi_ddiv>
 800859a:	f7f8 fadd 	bl	8000b58 <__aeabi_d2iz>
 800859e:	4680      	mov	r8, r0
 80085a0:	f7f7 ffc0 	bl	8000524 <__aeabi_i2d>
 80085a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80085a8:	f7f8 f826 	bl	80005f8 <__aeabi_dmul>
 80085ac:	4602      	mov	r2, r0
 80085ae:	460b      	mov	r3, r1
 80085b0:	4630      	mov	r0, r6
 80085b2:	4639      	mov	r1, r7
 80085b4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80085b8:	f7f7 fe66 	bl	8000288 <__aeabi_dsub>
 80085bc:	f805 6b01 	strb.w	r6, [r5], #1
 80085c0:	eba5 060b 	sub.w	r6, r5, fp
 80085c4:	45b1      	cmp	r9, r6
 80085c6:	4602      	mov	r2, r0
 80085c8:	460b      	mov	r3, r1
 80085ca:	d139      	bne.n	8008640 <_dtoa_r+0x6c8>
 80085cc:	f7f7 fe5e 	bl	800028c <__adddf3>
 80085d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80085d4:	4606      	mov	r6, r0
 80085d6:	460f      	mov	r7, r1
 80085d8:	f7f8 fa9e 	bl	8000b18 <__aeabi_dcmpgt>
 80085dc:	b9c8      	cbnz	r0, 8008612 <_dtoa_r+0x69a>
 80085de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80085e2:	4630      	mov	r0, r6
 80085e4:	4639      	mov	r1, r7
 80085e6:	f7f8 fa6f 	bl	8000ac8 <__aeabi_dcmpeq>
 80085ea:	b110      	cbz	r0, 80085f2 <_dtoa_r+0x67a>
 80085ec:	f018 0f01 	tst.w	r8, #1
 80085f0:	d10f      	bne.n	8008612 <_dtoa_r+0x69a>
 80085f2:	9904      	ldr	r1, [sp, #16]
 80085f4:	4620      	mov	r0, r4
 80085f6:	f000 fcaa 	bl	8008f4e <_Bfree>
 80085fa:	2300      	movs	r3, #0
 80085fc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80085fe:	702b      	strb	r3, [r5, #0]
 8008600:	f10a 0301 	add.w	r3, sl, #1
 8008604:	6013      	str	r3, [r2, #0]
 8008606:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008608:	2b00      	cmp	r3, #0
 800860a:	f000 8241 	beq.w	8008a90 <_dtoa_r+0xb18>
 800860e:	601d      	str	r5, [r3, #0]
 8008610:	e23e      	b.n	8008a90 <_dtoa_r+0xb18>
 8008612:	f8cd a020 	str.w	sl, [sp, #32]
 8008616:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800861a:	2a39      	cmp	r2, #57	; 0x39
 800861c:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 8008620:	d108      	bne.n	8008634 <_dtoa_r+0x6bc>
 8008622:	459b      	cmp	fp, r3
 8008624:	d10a      	bne.n	800863c <_dtoa_r+0x6c4>
 8008626:	9b08      	ldr	r3, [sp, #32]
 8008628:	3301      	adds	r3, #1
 800862a:	9308      	str	r3, [sp, #32]
 800862c:	2330      	movs	r3, #48	; 0x30
 800862e:	f88b 3000 	strb.w	r3, [fp]
 8008632:	465b      	mov	r3, fp
 8008634:	781a      	ldrb	r2, [r3, #0]
 8008636:	3201      	adds	r2, #1
 8008638:	701a      	strb	r2, [r3, #0]
 800863a:	e78c      	b.n	8008556 <_dtoa_r+0x5de>
 800863c:	461d      	mov	r5, r3
 800863e:	e7ea      	b.n	8008616 <_dtoa_r+0x69e>
 8008640:	2200      	movs	r2, #0
 8008642:	4b9b      	ldr	r3, [pc, #620]	; (80088b0 <_dtoa_r+0x938>)
 8008644:	f7f7 ffd8 	bl	80005f8 <__aeabi_dmul>
 8008648:	2200      	movs	r2, #0
 800864a:	2300      	movs	r3, #0
 800864c:	4606      	mov	r6, r0
 800864e:	460f      	mov	r7, r1
 8008650:	f7f8 fa3a 	bl	8000ac8 <__aeabi_dcmpeq>
 8008654:	2800      	cmp	r0, #0
 8008656:	d09a      	beq.n	800858e <_dtoa_r+0x616>
 8008658:	e7cb      	b.n	80085f2 <_dtoa_r+0x67a>
 800865a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800865c:	2a00      	cmp	r2, #0
 800865e:	f000 808b 	beq.w	8008778 <_dtoa_r+0x800>
 8008662:	9a06      	ldr	r2, [sp, #24]
 8008664:	2a01      	cmp	r2, #1
 8008666:	dc6e      	bgt.n	8008746 <_dtoa_r+0x7ce>
 8008668:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800866a:	2a00      	cmp	r2, #0
 800866c:	d067      	beq.n	800873e <_dtoa_r+0x7c6>
 800866e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008672:	9f07      	ldr	r7, [sp, #28]
 8008674:	9d05      	ldr	r5, [sp, #20]
 8008676:	9a05      	ldr	r2, [sp, #20]
 8008678:	2101      	movs	r1, #1
 800867a:	441a      	add	r2, r3
 800867c:	4620      	mov	r0, r4
 800867e:	9205      	str	r2, [sp, #20]
 8008680:	4498      	add	r8, r3
 8008682:	f000 fd04 	bl	800908e <__i2b>
 8008686:	4606      	mov	r6, r0
 8008688:	2d00      	cmp	r5, #0
 800868a:	dd0c      	ble.n	80086a6 <_dtoa_r+0x72e>
 800868c:	f1b8 0f00 	cmp.w	r8, #0
 8008690:	dd09      	ble.n	80086a6 <_dtoa_r+0x72e>
 8008692:	4545      	cmp	r5, r8
 8008694:	9a05      	ldr	r2, [sp, #20]
 8008696:	462b      	mov	r3, r5
 8008698:	bfa8      	it	ge
 800869a:	4643      	movge	r3, r8
 800869c:	1ad2      	subs	r2, r2, r3
 800869e:	9205      	str	r2, [sp, #20]
 80086a0:	1aed      	subs	r5, r5, r3
 80086a2:	eba8 0803 	sub.w	r8, r8, r3
 80086a6:	9b07      	ldr	r3, [sp, #28]
 80086a8:	b1eb      	cbz	r3, 80086e6 <_dtoa_r+0x76e>
 80086aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d067      	beq.n	8008780 <_dtoa_r+0x808>
 80086b0:	b18f      	cbz	r7, 80086d6 <_dtoa_r+0x75e>
 80086b2:	4631      	mov	r1, r6
 80086b4:	463a      	mov	r2, r7
 80086b6:	4620      	mov	r0, r4
 80086b8:	f000 fd88 	bl	80091cc <__pow5mult>
 80086bc:	9a04      	ldr	r2, [sp, #16]
 80086be:	4601      	mov	r1, r0
 80086c0:	4606      	mov	r6, r0
 80086c2:	4620      	mov	r0, r4
 80086c4:	f000 fcec 	bl	80090a0 <__multiply>
 80086c8:	9904      	ldr	r1, [sp, #16]
 80086ca:	9008      	str	r0, [sp, #32]
 80086cc:	4620      	mov	r0, r4
 80086ce:	f000 fc3e 	bl	8008f4e <_Bfree>
 80086d2:	9b08      	ldr	r3, [sp, #32]
 80086d4:	9304      	str	r3, [sp, #16]
 80086d6:	9b07      	ldr	r3, [sp, #28]
 80086d8:	1bda      	subs	r2, r3, r7
 80086da:	d004      	beq.n	80086e6 <_dtoa_r+0x76e>
 80086dc:	9904      	ldr	r1, [sp, #16]
 80086de:	4620      	mov	r0, r4
 80086e0:	f000 fd74 	bl	80091cc <__pow5mult>
 80086e4:	9004      	str	r0, [sp, #16]
 80086e6:	2101      	movs	r1, #1
 80086e8:	4620      	mov	r0, r4
 80086ea:	f000 fcd0 	bl	800908e <__i2b>
 80086ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80086f0:	4607      	mov	r7, r0
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	f000 81d0 	beq.w	8008a98 <_dtoa_r+0xb20>
 80086f8:	461a      	mov	r2, r3
 80086fa:	4601      	mov	r1, r0
 80086fc:	4620      	mov	r0, r4
 80086fe:	f000 fd65 	bl	80091cc <__pow5mult>
 8008702:	9b06      	ldr	r3, [sp, #24]
 8008704:	2b01      	cmp	r3, #1
 8008706:	4607      	mov	r7, r0
 8008708:	dc40      	bgt.n	800878c <_dtoa_r+0x814>
 800870a:	9b00      	ldr	r3, [sp, #0]
 800870c:	2b00      	cmp	r3, #0
 800870e:	d139      	bne.n	8008784 <_dtoa_r+0x80c>
 8008710:	9b01      	ldr	r3, [sp, #4]
 8008712:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008716:	2b00      	cmp	r3, #0
 8008718:	d136      	bne.n	8008788 <_dtoa_r+0x810>
 800871a:	9b01      	ldr	r3, [sp, #4]
 800871c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008720:	0d1b      	lsrs	r3, r3, #20
 8008722:	051b      	lsls	r3, r3, #20
 8008724:	b12b      	cbz	r3, 8008732 <_dtoa_r+0x7ba>
 8008726:	9b05      	ldr	r3, [sp, #20]
 8008728:	3301      	adds	r3, #1
 800872a:	9305      	str	r3, [sp, #20]
 800872c:	f108 0801 	add.w	r8, r8, #1
 8008730:	2301      	movs	r3, #1
 8008732:	9307      	str	r3, [sp, #28]
 8008734:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008736:	2b00      	cmp	r3, #0
 8008738:	d12a      	bne.n	8008790 <_dtoa_r+0x818>
 800873a:	2001      	movs	r0, #1
 800873c:	e030      	b.n	80087a0 <_dtoa_r+0x828>
 800873e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008740:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008744:	e795      	b.n	8008672 <_dtoa_r+0x6fa>
 8008746:	9b07      	ldr	r3, [sp, #28]
 8008748:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 800874c:	42bb      	cmp	r3, r7
 800874e:	bfbf      	itttt	lt
 8008750:	9b07      	ldrlt	r3, [sp, #28]
 8008752:	9707      	strlt	r7, [sp, #28]
 8008754:	1afa      	sublt	r2, r7, r3
 8008756:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008758:	bfbb      	ittet	lt
 800875a:	189b      	addlt	r3, r3, r2
 800875c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800875e:	1bdf      	subge	r7, r3, r7
 8008760:	2700      	movlt	r7, #0
 8008762:	f1b9 0f00 	cmp.w	r9, #0
 8008766:	bfb5      	itete	lt
 8008768:	9b05      	ldrlt	r3, [sp, #20]
 800876a:	9d05      	ldrge	r5, [sp, #20]
 800876c:	eba3 0509 	sublt.w	r5, r3, r9
 8008770:	464b      	movge	r3, r9
 8008772:	bfb8      	it	lt
 8008774:	2300      	movlt	r3, #0
 8008776:	e77e      	b.n	8008676 <_dtoa_r+0x6fe>
 8008778:	9f07      	ldr	r7, [sp, #28]
 800877a:	9d05      	ldr	r5, [sp, #20]
 800877c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800877e:	e783      	b.n	8008688 <_dtoa_r+0x710>
 8008780:	9a07      	ldr	r2, [sp, #28]
 8008782:	e7ab      	b.n	80086dc <_dtoa_r+0x764>
 8008784:	2300      	movs	r3, #0
 8008786:	e7d4      	b.n	8008732 <_dtoa_r+0x7ba>
 8008788:	9b00      	ldr	r3, [sp, #0]
 800878a:	e7d2      	b.n	8008732 <_dtoa_r+0x7ba>
 800878c:	2300      	movs	r3, #0
 800878e:	9307      	str	r3, [sp, #28]
 8008790:	693b      	ldr	r3, [r7, #16]
 8008792:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8008796:	6918      	ldr	r0, [r3, #16]
 8008798:	f000 fc2b 	bl	8008ff2 <__hi0bits>
 800879c:	f1c0 0020 	rsb	r0, r0, #32
 80087a0:	4440      	add	r0, r8
 80087a2:	f010 001f 	ands.w	r0, r0, #31
 80087a6:	d047      	beq.n	8008838 <_dtoa_r+0x8c0>
 80087a8:	f1c0 0320 	rsb	r3, r0, #32
 80087ac:	2b04      	cmp	r3, #4
 80087ae:	dd3b      	ble.n	8008828 <_dtoa_r+0x8b0>
 80087b0:	9b05      	ldr	r3, [sp, #20]
 80087b2:	f1c0 001c 	rsb	r0, r0, #28
 80087b6:	4403      	add	r3, r0
 80087b8:	9305      	str	r3, [sp, #20]
 80087ba:	4405      	add	r5, r0
 80087bc:	4480      	add	r8, r0
 80087be:	9b05      	ldr	r3, [sp, #20]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	dd05      	ble.n	80087d0 <_dtoa_r+0x858>
 80087c4:	461a      	mov	r2, r3
 80087c6:	9904      	ldr	r1, [sp, #16]
 80087c8:	4620      	mov	r0, r4
 80087ca:	f000 fd4d 	bl	8009268 <__lshift>
 80087ce:	9004      	str	r0, [sp, #16]
 80087d0:	f1b8 0f00 	cmp.w	r8, #0
 80087d4:	dd05      	ble.n	80087e2 <_dtoa_r+0x86a>
 80087d6:	4639      	mov	r1, r7
 80087d8:	4642      	mov	r2, r8
 80087da:	4620      	mov	r0, r4
 80087dc:	f000 fd44 	bl	8009268 <__lshift>
 80087e0:	4607      	mov	r7, r0
 80087e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80087e4:	b353      	cbz	r3, 800883c <_dtoa_r+0x8c4>
 80087e6:	4639      	mov	r1, r7
 80087e8:	9804      	ldr	r0, [sp, #16]
 80087ea:	f000 fd91 	bl	8009310 <__mcmp>
 80087ee:	2800      	cmp	r0, #0
 80087f0:	da24      	bge.n	800883c <_dtoa_r+0x8c4>
 80087f2:	2300      	movs	r3, #0
 80087f4:	220a      	movs	r2, #10
 80087f6:	9904      	ldr	r1, [sp, #16]
 80087f8:	4620      	mov	r0, r4
 80087fa:	f000 fbbf 	bl	8008f7c <__multadd>
 80087fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008800:	9004      	str	r0, [sp, #16]
 8008802:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8008806:	2b00      	cmp	r3, #0
 8008808:	f000 814d 	beq.w	8008aa6 <_dtoa_r+0xb2e>
 800880c:	2300      	movs	r3, #0
 800880e:	4631      	mov	r1, r6
 8008810:	220a      	movs	r2, #10
 8008812:	4620      	mov	r0, r4
 8008814:	f000 fbb2 	bl	8008f7c <__multadd>
 8008818:	9b02      	ldr	r3, [sp, #8]
 800881a:	2b00      	cmp	r3, #0
 800881c:	4606      	mov	r6, r0
 800881e:	dc4f      	bgt.n	80088c0 <_dtoa_r+0x948>
 8008820:	9b06      	ldr	r3, [sp, #24]
 8008822:	2b02      	cmp	r3, #2
 8008824:	dd4c      	ble.n	80088c0 <_dtoa_r+0x948>
 8008826:	e011      	b.n	800884c <_dtoa_r+0x8d4>
 8008828:	d0c9      	beq.n	80087be <_dtoa_r+0x846>
 800882a:	9a05      	ldr	r2, [sp, #20]
 800882c:	331c      	adds	r3, #28
 800882e:	441a      	add	r2, r3
 8008830:	9205      	str	r2, [sp, #20]
 8008832:	441d      	add	r5, r3
 8008834:	4498      	add	r8, r3
 8008836:	e7c2      	b.n	80087be <_dtoa_r+0x846>
 8008838:	4603      	mov	r3, r0
 800883a:	e7f6      	b.n	800882a <_dtoa_r+0x8b2>
 800883c:	f1b9 0f00 	cmp.w	r9, #0
 8008840:	dc38      	bgt.n	80088b4 <_dtoa_r+0x93c>
 8008842:	9b06      	ldr	r3, [sp, #24]
 8008844:	2b02      	cmp	r3, #2
 8008846:	dd35      	ble.n	80088b4 <_dtoa_r+0x93c>
 8008848:	f8cd 9008 	str.w	r9, [sp, #8]
 800884c:	9b02      	ldr	r3, [sp, #8]
 800884e:	b963      	cbnz	r3, 800886a <_dtoa_r+0x8f2>
 8008850:	4639      	mov	r1, r7
 8008852:	2205      	movs	r2, #5
 8008854:	4620      	mov	r0, r4
 8008856:	f000 fb91 	bl	8008f7c <__multadd>
 800885a:	4601      	mov	r1, r0
 800885c:	4607      	mov	r7, r0
 800885e:	9804      	ldr	r0, [sp, #16]
 8008860:	f000 fd56 	bl	8009310 <__mcmp>
 8008864:	2800      	cmp	r0, #0
 8008866:	f73f adcc 	bgt.w	8008402 <_dtoa_r+0x48a>
 800886a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800886c:	465d      	mov	r5, fp
 800886e:	ea6f 0a03 	mvn.w	sl, r3
 8008872:	f04f 0900 	mov.w	r9, #0
 8008876:	4639      	mov	r1, r7
 8008878:	4620      	mov	r0, r4
 800887a:	f000 fb68 	bl	8008f4e <_Bfree>
 800887e:	2e00      	cmp	r6, #0
 8008880:	f43f aeb7 	beq.w	80085f2 <_dtoa_r+0x67a>
 8008884:	f1b9 0f00 	cmp.w	r9, #0
 8008888:	d005      	beq.n	8008896 <_dtoa_r+0x91e>
 800888a:	45b1      	cmp	r9, r6
 800888c:	d003      	beq.n	8008896 <_dtoa_r+0x91e>
 800888e:	4649      	mov	r1, r9
 8008890:	4620      	mov	r0, r4
 8008892:	f000 fb5c 	bl	8008f4e <_Bfree>
 8008896:	4631      	mov	r1, r6
 8008898:	4620      	mov	r0, r4
 800889a:	f000 fb58 	bl	8008f4e <_Bfree>
 800889e:	e6a8      	b.n	80085f2 <_dtoa_r+0x67a>
 80088a0:	2700      	movs	r7, #0
 80088a2:	463e      	mov	r6, r7
 80088a4:	e7e1      	b.n	800886a <_dtoa_r+0x8f2>
 80088a6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80088aa:	463e      	mov	r6, r7
 80088ac:	e5a9      	b.n	8008402 <_dtoa_r+0x48a>
 80088ae:	bf00      	nop
 80088b0:	40240000 	.word	0x40240000
 80088b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088b6:	f8cd 9008 	str.w	r9, [sp, #8]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	f000 80fa 	beq.w	8008ab4 <_dtoa_r+0xb3c>
 80088c0:	2d00      	cmp	r5, #0
 80088c2:	dd05      	ble.n	80088d0 <_dtoa_r+0x958>
 80088c4:	4631      	mov	r1, r6
 80088c6:	462a      	mov	r2, r5
 80088c8:	4620      	mov	r0, r4
 80088ca:	f000 fccd 	bl	8009268 <__lshift>
 80088ce:	4606      	mov	r6, r0
 80088d0:	9b07      	ldr	r3, [sp, #28]
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d04c      	beq.n	8008970 <_dtoa_r+0x9f8>
 80088d6:	6871      	ldr	r1, [r6, #4]
 80088d8:	4620      	mov	r0, r4
 80088da:	f000 fb04 	bl	8008ee6 <_Balloc>
 80088de:	6932      	ldr	r2, [r6, #16]
 80088e0:	3202      	adds	r2, #2
 80088e2:	4605      	mov	r5, r0
 80088e4:	0092      	lsls	r2, r2, #2
 80088e6:	f106 010c 	add.w	r1, r6, #12
 80088ea:	300c      	adds	r0, #12
 80088ec:	f000 faf0 	bl	8008ed0 <memcpy>
 80088f0:	2201      	movs	r2, #1
 80088f2:	4629      	mov	r1, r5
 80088f4:	4620      	mov	r0, r4
 80088f6:	f000 fcb7 	bl	8009268 <__lshift>
 80088fa:	9b00      	ldr	r3, [sp, #0]
 80088fc:	f8cd b014 	str.w	fp, [sp, #20]
 8008900:	f003 0301 	and.w	r3, r3, #1
 8008904:	46b1      	mov	r9, r6
 8008906:	9307      	str	r3, [sp, #28]
 8008908:	4606      	mov	r6, r0
 800890a:	4639      	mov	r1, r7
 800890c:	9804      	ldr	r0, [sp, #16]
 800890e:	f7ff faa7 	bl	8007e60 <quorem>
 8008912:	4649      	mov	r1, r9
 8008914:	4605      	mov	r5, r0
 8008916:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800891a:	9804      	ldr	r0, [sp, #16]
 800891c:	f000 fcf8 	bl	8009310 <__mcmp>
 8008920:	4632      	mov	r2, r6
 8008922:	9000      	str	r0, [sp, #0]
 8008924:	4639      	mov	r1, r7
 8008926:	4620      	mov	r0, r4
 8008928:	f000 fd0c 	bl	8009344 <__mdiff>
 800892c:	68c3      	ldr	r3, [r0, #12]
 800892e:	4602      	mov	r2, r0
 8008930:	bb03      	cbnz	r3, 8008974 <_dtoa_r+0x9fc>
 8008932:	4601      	mov	r1, r0
 8008934:	9008      	str	r0, [sp, #32]
 8008936:	9804      	ldr	r0, [sp, #16]
 8008938:	f000 fcea 	bl	8009310 <__mcmp>
 800893c:	9a08      	ldr	r2, [sp, #32]
 800893e:	4603      	mov	r3, r0
 8008940:	4611      	mov	r1, r2
 8008942:	4620      	mov	r0, r4
 8008944:	9308      	str	r3, [sp, #32]
 8008946:	f000 fb02 	bl	8008f4e <_Bfree>
 800894a:	9b08      	ldr	r3, [sp, #32]
 800894c:	b9a3      	cbnz	r3, 8008978 <_dtoa_r+0xa00>
 800894e:	9a06      	ldr	r2, [sp, #24]
 8008950:	b992      	cbnz	r2, 8008978 <_dtoa_r+0xa00>
 8008952:	9a07      	ldr	r2, [sp, #28]
 8008954:	b982      	cbnz	r2, 8008978 <_dtoa_r+0xa00>
 8008956:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800895a:	d029      	beq.n	80089b0 <_dtoa_r+0xa38>
 800895c:	9b00      	ldr	r3, [sp, #0]
 800895e:	2b00      	cmp	r3, #0
 8008960:	dd01      	ble.n	8008966 <_dtoa_r+0x9ee>
 8008962:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8008966:	9b05      	ldr	r3, [sp, #20]
 8008968:	1c5d      	adds	r5, r3, #1
 800896a:	f883 8000 	strb.w	r8, [r3]
 800896e:	e782      	b.n	8008876 <_dtoa_r+0x8fe>
 8008970:	4630      	mov	r0, r6
 8008972:	e7c2      	b.n	80088fa <_dtoa_r+0x982>
 8008974:	2301      	movs	r3, #1
 8008976:	e7e3      	b.n	8008940 <_dtoa_r+0x9c8>
 8008978:	9a00      	ldr	r2, [sp, #0]
 800897a:	2a00      	cmp	r2, #0
 800897c:	db04      	blt.n	8008988 <_dtoa_r+0xa10>
 800897e:	d125      	bne.n	80089cc <_dtoa_r+0xa54>
 8008980:	9a06      	ldr	r2, [sp, #24]
 8008982:	bb1a      	cbnz	r2, 80089cc <_dtoa_r+0xa54>
 8008984:	9a07      	ldr	r2, [sp, #28]
 8008986:	bb0a      	cbnz	r2, 80089cc <_dtoa_r+0xa54>
 8008988:	2b00      	cmp	r3, #0
 800898a:	ddec      	ble.n	8008966 <_dtoa_r+0x9ee>
 800898c:	2201      	movs	r2, #1
 800898e:	9904      	ldr	r1, [sp, #16]
 8008990:	4620      	mov	r0, r4
 8008992:	f000 fc69 	bl	8009268 <__lshift>
 8008996:	4639      	mov	r1, r7
 8008998:	9004      	str	r0, [sp, #16]
 800899a:	f000 fcb9 	bl	8009310 <__mcmp>
 800899e:	2800      	cmp	r0, #0
 80089a0:	dc03      	bgt.n	80089aa <_dtoa_r+0xa32>
 80089a2:	d1e0      	bne.n	8008966 <_dtoa_r+0x9ee>
 80089a4:	f018 0f01 	tst.w	r8, #1
 80089a8:	d0dd      	beq.n	8008966 <_dtoa_r+0x9ee>
 80089aa:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80089ae:	d1d8      	bne.n	8008962 <_dtoa_r+0x9ea>
 80089b0:	9b05      	ldr	r3, [sp, #20]
 80089b2:	9a05      	ldr	r2, [sp, #20]
 80089b4:	1c5d      	adds	r5, r3, #1
 80089b6:	2339      	movs	r3, #57	; 0x39
 80089b8:	7013      	strb	r3, [r2, #0]
 80089ba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80089be:	2b39      	cmp	r3, #57	; 0x39
 80089c0:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 80089c4:	d04f      	beq.n	8008a66 <_dtoa_r+0xaee>
 80089c6:	3301      	adds	r3, #1
 80089c8:	7013      	strb	r3, [r2, #0]
 80089ca:	e754      	b.n	8008876 <_dtoa_r+0x8fe>
 80089cc:	9a05      	ldr	r2, [sp, #20]
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	f102 0501 	add.w	r5, r2, #1
 80089d4:	dd06      	ble.n	80089e4 <_dtoa_r+0xa6c>
 80089d6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80089da:	d0e9      	beq.n	80089b0 <_dtoa_r+0xa38>
 80089dc:	f108 0801 	add.w	r8, r8, #1
 80089e0:	9b05      	ldr	r3, [sp, #20]
 80089e2:	e7c2      	b.n	800896a <_dtoa_r+0x9f2>
 80089e4:	9a02      	ldr	r2, [sp, #8]
 80089e6:	f805 8c01 	strb.w	r8, [r5, #-1]
 80089ea:	eba5 030b 	sub.w	r3, r5, fp
 80089ee:	4293      	cmp	r3, r2
 80089f0:	d021      	beq.n	8008a36 <_dtoa_r+0xabe>
 80089f2:	2300      	movs	r3, #0
 80089f4:	220a      	movs	r2, #10
 80089f6:	9904      	ldr	r1, [sp, #16]
 80089f8:	4620      	mov	r0, r4
 80089fa:	f000 fabf 	bl	8008f7c <__multadd>
 80089fe:	45b1      	cmp	r9, r6
 8008a00:	9004      	str	r0, [sp, #16]
 8008a02:	f04f 0300 	mov.w	r3, #0
 8008a06:	f04f 020a 	mov.w	r2, #10
 8008a0a:	4649      	mov	r1, r9
 8008a0c:	4620      	mov	r0, r4
 8008a0e:	d105      	bne.n	8008a1c <_dtoa_r+0xaa4>
 8008a10:	f000 fab4 	bl	8008f7c <__multadd>
 8008a14:	4681      	mov	r9, r0
 8008a16:	4606      	mov	r6, r0
 8008a18:	9505      	str	r5, [sp, #20]
 8008a1a:	e776      	b.n	800890a <_dtoa_r+0x992>
 8008a1c:	f000 faae 	bl	8008f7c <__multadd>
 8008a20:	4631      	mov	r1, r6
 8008a22:	4681      	mov	r9, r0
 8008a24:	2300      	movs	r3, #0
 8008a26:	220a      	movs	r2, #10
 8008a28:	4620      	mov	r0, r4
 8008a2a:	f000 faa7 	bl	8008f7c <__multadd>
 8008a2e:	4606      	mov	r6, r0
 8008a30:	e7f2      	b.n	8008a18 <_dtoa_r+0xaa0>
 8008a32:	f04f 0900 	mov.w	r9, #0
 8008a36:	2201      	movs	r2, #1
 8008a38:	9904      	ldr	r1, [sp, #16]
 8008a3a:	4620      	mov	r0, r4
 8008a3c:	f000 fc14 	bl	8009268 <__lshift>
 8008a40:	4639      	mov	r1, r7
 8008a42:	9004      	str	r0, [sp, #16]
 8008a44:	f000 fc64 	bl	8009310 <__mcmp>
 8008a48:	2800      	cmp	r0, #0
 8008a4a:	dcb6      	bgt.n	80089ba <_dtoa_r+0xa42>
 8008a4c:	d102      	bne.n	8008a54 <_dtoa_r+0xadc>
 8008a4e:	f018 0f01 	tst.w	r8, #1
 8008a52:	d1b2      	bne.n	80089ba <_dtoa_r+0xa42>
 8008a54:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008a58:	2b30      	cmp	r3, #48	; 0x30
 8008a5a:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8008a5e:	f47f af0a 	bne.w	8008876 <_dtoa_r+0x8fe>
 8008a62:	4615      	mov	r5, r2
 8008a64:	e7f6      	b.n	8008a54 <_dtoa_r+0xadc>
 8008a66:	4593      	cmp	fp, r2
 8008a68:	d105      	bne.n	8008a76 <_dtoa_r+0xafe>
 8008a6a:	2331      	movs	r3, #49	; 0x31
 8008a6c:	f10a 0a01 	add.w	sl, sl, #1
 8008a70:	f88b 3000 	strb.w	r3, [fp]
 8008a74:	e6ff      	b.n	8008876 <_dtoa_r+0x8fe>
 8008a76:	4615      	mov	r5, r2
 8008a78:	e79f      	b.n	80089ba <_dtoa_r+0xa42>
 8008a7a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8008ae0 <_dtoa_r+0xb68>
 8008a7e:	e007      	b.n	8008a90 <_dtoa_r+0xb18>
 8008a80:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a82:	f8df b060 	ldr.w	fp, [pc, #96]	; 8008ae4 <_dtoa_r+0xb6c>
 8008a86:	b11b      	cbz	r3, 8008a90 <_dtoa_r+0xb18>
 8008a88:	f10b 0308 	add.w	r3, fp, #8
 8008a8c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008a8e:	6013      	str	r3, [r2, #0]
 8008a90:	4658      	mov	r0, fp
 8008a92:	b017      	add	sp, #92	; 0x5c
 8008a94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a98:	9b06      	ldr	r3, [sp, #24]
 8008a9a:	2b01      	cmp	r3, #1
 8008a9c:	f77f ae35 	ble.w	800870a <_dtoa_r+0x792>
 8008aa0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008aa2:	9307      	str	r3, [sp, #28]
 8008aa4:	e649      	b.n	800873a <_dtoa_r+0x7c2>
 8008aa6:	9b02      	ldr	r3, [sp, #8]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	dc03      	bgt.n	8008ab4 <_dtoa_r+0xb3c>
 8008aac:	9b06      	ldr	r3, [sp, #24]
 8008aae:	2b02      	cmp	r3, #2
 8008ab0:	f73f aecc 	bgt.w	800884c <_dtoa_r+0x8d4>
 8008ab4:	465d      	mov	r5, fp
 8008ab6:	4639      	mov	r1, r7
 8008ab8:	9804      	ldr	r0, [sp, #16]
 8008aba:	f7ff f9d1 	bl	8007e60 <quorem>
 8008abe:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008ac2:	f805 8b01 	strb.w	r8, [r5], #1
 8008ac6:	9a02      	ldr	r2, [sp, #8]
 8008ac8:	eba5 030b 	sub.w	r3, r5, fp
 8008acc:	429a      	cmp	r2, r3
 8008ace:	ddb0      	ble.n	8008a32 <_dtoa_r+0xaba>
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	220a      	movs	r2, #10
 8008ad4:	9904      	ldr	r1, [sp, #16]
 8008ad6:	4620      	mov	r0, r4
 8008ad8:	f000 fa50 	bl	8008f7c <__multadd>
 8008adc:	9004      	str	r0, [sp, #16]
 8008ade:	e7ea      	b.n	8008ab6 <_dtoa_r+0xb3e>
 8008ae0:	08009c80 	.word	0x08009c80
 8008ae4:	08009ca4 	.word	0x08009ca4

08008ae8 <__sflush_r>:
 8008ae8:	898a      	ldrh	r2, [r1, #12]
 8008aea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008aee:	4605      	mov	r5, r0
 8008af0:	0710      	lsls	r0, r2, #28
 8008af2:	460c      	mov	r4, r1
 8008af4:	d458      	bmi.n	8008ba8 <__sflush_r+0xc0>
 8008af6:	684b      	ldr	r3, [r1, #4]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	dc05      	bgt.n	8008b08 <__sflush_r+0x20>
 8008afc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	dc02      	bgt.n	8008b08 <__sflush_r+0x20>
 8008b02:	2000      	movs	r0, #0
 8008b04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b08:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008b0a:	2e00      	cmp	r6, #0
 8008b0c:	d0f9      	beq.n	8008b02 <__sflush_r+0x1a>
 8008b0e:	2300      	movs	r3, #0
 8008b10:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008b14:	682f      	ldr	r7, [r5, #0]
 8008b16:	6a21      	ldr	r1, [r4, #32]
 8008b18:	602b      	str	r3, [r5, #0]
 8008b1a:	d032      	beq.n	8008b82 <__sflush_r+0x9a>
 8008b1c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008b1e:	89a3      	ldrh	r3, [r4, #12]
 8008b20:	075a      	lsls	r2, r3, #29
 8008b22:	d505      	bpl.n	8008b30 <__sflush_r+0x48>
 8008b24:	6863      	ldr	r3, [r4, #4]
 8008b26:	1ac0      	subs	r0, r0, r3
 8008b28:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008b2a:	b10b      	cbz	r3, 8008b30 <__sflush_r+0x48>
 8008b2c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008b2e:	1ac0      	subs	r0, r0, r3
 8008b30:	2300      	movs	r3, #0
 8008b32:	4602      	mov	r2, r0
 8008b34:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008b36:	6a21      	ldr	r1, [r4, #32]
 8008b38:	4628      	mov	r0, r5
 8008b3a:	47b0      	blx	r6
 8008b3c:	1c43      	adds	r3, r0, #1
 8008b3e:	89a3      	ldrh	r3, [r4, #12]
 8008b40:	d106      	bne.n	8008b50 <__sflush_r+0x68>
 8008b42:	6829      	ldr	r1, [r5, #0]
 8008b44:	291d      	cmp	r1, #29
 8008b46:	d848      	bhi.n	8008bda <__sflush_r+0xf2>
 8008b48:	4a29      	ldr	r2, [pc, #164]	; (8008bf0 <__sflush_r+0x108>)
 8008b4a:	40ca      	lsrs	r2, r1
 8008b4c:	07d6      	lsls	r6, r2, #31
 8008b4e:	d544      	bpl.n	8008bda <__sflush_r+0xf2>
 8008b50:	2200      	movs	r2, #0
 8008b52:	6062      	str	r2, [r4, #4]
 8008b54:	04d9      	lsls	r1, r3, #19
 8008b56:	6922      	ldr	r2, [r4, #16]
 8008b58:	6022      	str	r2, [r4, #0]
 8008b5a:	d504      	bpl.n	8008b66 <__sflush_r+0x7e>
 8008b5c:	1c42      	adds	r2, r0, #1
 8008b5e:	d101      	bne.n	8008b64 <__sflush_r+0x7c>
 8008b60:	682b      	ldr	r3, [r5, #0]
 8008b62:	b903      	cbnz	r3, 8008b66 <__sflush_r+0x7e>
 8008b64:	6560      	str	r0, [r4, #84]	; 0x54
 8008b66:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008b68:	602f      	str	r7, [r5, #0]
 8008b6a:	2900      	cmp	r1, #0
 8008b6c:	d0c9      	beq.n	8008b02 <__sflush_r+0x1a>
 8008b6e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008b72:	4299      	cmp	r1, r3
 8008b74:	d002      	beq.n	8008b7c <__sflush_r+0x94>
 8008b76:	4628      	mov	r0, r5
 8008b78:	f000 fc9e 	bl	80094b8 <_free_r>
 8008b7c:	2000      	movs	r0, #0
 8008b7e:	6360      	str	r0, [r4, #52]	; 0x34
 8008b80:	e7c0      	b.n	8008b04 <__sflush_r+0x1c>
 8008b82:	2301      	movs	r3, #1
 8008b84:	4628      	mov	r0, r5
 8008b86:	47b0      	blx	r6
 8008b88:	1c41      	adds	r1, r0, #1
 8008b8a:	d1c8      	bne.n	8008b1e <__sflush_r+0x36>
 8008b8c:	682b      	ldr	r3, [r5, #0]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d0c5      	beq.n	8008b1e <__sflush_r+0x36>
 8008b92:	2b1d      	cmp	r3, #29
 8008b94:	d001      	beq.n	8008b9a <__sflush_r+0xb2>
 8008b96:	2b16      	cmp	r3, #22
 8008b98:	d101      	bne.n	8008b9e <__sflush_r+0xb6>
 8008b9a:	602f      	str	r7, [r5, #0]
 8008b9c:	e7b1      	b.n	8008b02 <__sflush_r+0x1a>
 8008b9e:	89a3      	ldrh	r3, [r4, #12]
 8008ba0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ba4:	81a3      	strh	r3, [r4, #12]
 8008ba6:	e7ad      	b.n	8008b04 <__sflush_r+0x1c>
 8008ba8:	690f      	ldr	r7, [r1, #16]
 8008baa:	2f00      	cmp	r7, #0
 8008bac:	d0a9      	beq.n	8008b02 <__sflush_r+0x1a>
 8008bae:	0793      	lsls	r3, r2, #30
 8008bb0:	680e      	ldr	r6, [r1, #0]
 8008bb2:	bf08      	it	eq
 8008bb4:	694b      	ldreq	r3, [r1, #20]
 8008bb6:	600f      	str	r7, [r1, #0]
 8008bb8:	bf18      	it	ne
 8008bba:	2300      	movne	r3, #0
 8008bbc:	eba6 0807 	sub.w	r8, r6, r7
 8008bc0:	608b      	str	r3, [r1, #8]
 8008bc2:	f1b8 0f00 	cmp.w	r8, #0
 8008bc6:	dd9c      	ble.n	8008b02 <__sflush_r+0x1a>
 8008bc8:	4643      	mov	r3, r8
 8008bca:	463a      	mov	r2, r7
 8008bcc:	6a21      	ldr	r1, [r4, #32]
 8008bce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008bd0:	4628      	mov	r0, r5
 8008bd2:	47b0      	blx	r6
 8008bd4:	2800      	cmp	r0, #0
 8008bd6:	dc06      	bgt.n	8008be6 <__sflush_r+0xfe>
 8008bd8:	89a3      	ldrh	r3, [r4, #12]
 8008bda:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008bde:	81a3      	strh	r3, [r4, #12]
 8008be0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008be4:	e78e      	b.n	8008b04 <__sflush_r+0x1c>
 8008be6:	4407      	add	r7, r0
 8008be8:	eba8 0800 	sub.w	r8, r8, r0
 8008bec:	e7e9      	b.n	8008bc2 <__sflush_r+0xda>
 8008bee:	bf00      	nop
 8008bf0:	20400001 	.word	0x20400001

08008bf4 <_fflush_r>:
 8008bf4:	b538      	push	{r3, r4, r5, lr}
 8008bf6:	690b      	ldr	r3, [r1, #16]
 8008bf8:	4605      	mov	r5, r0
 8008bfa:	460c      	mov	r4, r1
 8008bfc:	b1db      	cbz	r3, 8008c36 <_fflush_r+0x42>
 8008bfe:	b118      	cbz	r0, 8008c08 <_fflush_r+0x14>
 8008c00:	6983      	ldr	r3, [r0, #24]
 8008c02:	b90b      	cbnz	r3, 8008c08 <_fflush_r+0x14>
 8008c04:	f000 f860 	bl	8008cc8 <__sinit>
 8008c08:	4b0c      	ldr	r3, [pc, #48]	; (8008c3c <_fflush_r+0x48>)
 8008c0a:	429c      	cmp	r4, r3
 8008c0c:	d109      	bne.n	8008c22 <_fflush_r+0x2e>
 8008c0e:	686c      	ldr	r4, [r5, #4]
 8008c10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c14:	b17b      	cbz	r3, 8008c36 <_fflush_r+0x42>
 8008c16:	4621      	mov	r1, r4
 8008c18:	4628      	mov	r0, r5
 8008c1a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c1e:	f7ff bf63 	b.w	8008ae8 <__sflush_r>
 8008c22:	4b07      	ldr	r3, [pc, #28]	; (8008c40 <_fflush_r+0x4c>)
 8008c24:	429c      	cmp	r4, r3
 8008c26:	d101      	bne.n	8008c2c <_fflush_r+0x38>
 8008c28:	68ac      	ldr	r4, [r5, #8]
 8008c2a:	e7f1      	b.n	8008c10 <_fflush_r+0x1c>
 8008c2c:	4b05      	ldr	r3, [pc, #20]	; (8008c44 <_fflush_r+0x50>)
 8008c2e:	429c      	cmp	r4, r3
 8008c30:	bf08      	it	eq
 8008c32:	68ec      	ldreq	r4, [r5, #12]
 8008c34:	e7ec      	b.n	8008c10 <_fflush_r+0x1c>
 8008c36:	2000      	movs	r0, #0
 8008c38:	bd38      	pop	{r3, r4, r5, pc}
 8008c3a:	bf00      	nop
 8008c3c:	08009cd4 	.word	0x08009cd4
 8008c40:	08009cf4 	.word	0x08009cf4
 8008c44:	08009cb4 	.word	0x08009cb4

08008c48 <std>:
 8008c48:	2300      	movs	r3, #0
 8008c4a:	b510      	push	{r4, lr}
 8008c4c:	4604      	mov	r4, r0
 8008c4e:	e9c0 3300 	strd	r3, r3, [r0]
 8008c52:	6083      	str	r3, [r0, #8]
 8008c54:	8181      	strh	r1, [r0, #12]
 8008c56:	6643      	str	r3, [r0, #100]	; 0x64
 8008c58:	81c2      	strh	r2, [r0, #14]
 8008c5a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008c5e:	6183      	str	r3, [r0, #24]
 8008c60:	4619      	mov	r1, r3
 8008c62:	2208      	movs	r2, #8
 8008c64:	305c      	adds	r0, #92	; 0x5c
 8008c66:	f7fe fb5b 	bl	8007320 <memset>
 8008c6a:	4b05      	ldr	r3, [pc, #20]	; (8008c80 <std+0x38>)
 8008c6c:	6263      	str	r3, [r4, #36]	; 0x24
 8008c6e:	4b05      	ldr	r3, [pc, #20]	; (8008c84 <std+0x3c>)
 8008c70:	62a3      	str	r3, [r4, #40]	; 0x28
 8008c72:	4b05      	ldr	r3, [pc, #20]	; (8008c88 <std+0x40>)
 8008c74:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008c76:	4b05      	ldr	r3, [pc, #20]	; (8008c8c <std+0x44>)
 8008c78:	6224      	str	r4, [r4, #32]
 8008c7a:	6323      	str	r3, [r4, #48]	; 0x30
 8008c7c:	bd10      	pop	{r4, pc}
 8008c7e:	bf00      	nop
 8008c80:	080098a9 	.word	0x080098a9
 8008c84:	080098cb 	.word	0x080098cb
 8008c88:	08009903 	.word	0x08009903
 8008c8c:	08009927 	.word	0x08009927

08008c90 <_cleanup_r>:
 8008c90:	4901      	ldr	r1, [pc, #4]	; (8008c98 <_cleanup_r+0x8>)
 8008c92:	f000 b885 	b.w	8008da0 <_fwalk_reent>
 8008c96:	bf00      	nop
 8008c98:	08008bf5 	.word	0x08008bf5

08008c9c <__sfmoreglue>:
 8008c9c:	b570      	push	{r4, r5, r6, lr}
 8008c9e:	1e4a      	subs	r2, r1, #1
 8008ca0:	2568      	movs	r5, #104	; 0x68
 8008ca2:	4355      	muls	r5, r2
 8008ca4:	460e      	mov	r6, r1
 8008ca6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008caa:	f000 fc53 	bl	8009554 <_malloc_r>
 8008cae:	4604      	mov	r4, r0
 8008cb0:	b140      	cbz	r0, 8008cc4 <__sfmoreglue+0x28>
 8008cb2:	2100      	movs	r1, #0
 8008cb4:	e9c0 1600 	strd	r1, r6, [r0]
 8008cb8:	300c      	adds	r0, #12
 8008cba:	60a0      	str	r0, [r4, #8]
 8008cbc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008cc0:	f7fe fb2e 	bl	8007320 <memset>
 8008cc4:	4620      	mov	r0, r4
 8008cc6:	bd70      	pop	{r4, r5, r6, pc}

08008cc8 <__sinit>:
 8008cc8:	6983      	ldr	r3, [r0, #24]
 8008cca:	b510      	push	{r4, lr}
 8008ccc:	4604      	mov	r4, r0
 8008cce:	bb33      	cbnz	r3, 8008d1e <__sinit+0x56>
 8008cd0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8008cd4:	6503      	str	r3, [r0, #80]	; 0x50
 8008cd6:	4b12      	ldr	r3, [pc, #72]	; (8008d20 <__sinit+0x58>)
 8008cd8:	4a12      	ldr	r2, [pc, #72]	; (8008d24 <__sinit+0x5c>)
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	6282      	str	r2, [r0, #40]	; 0x28
 8008cde:	4298      	cmp	r0, r3
 8008ce0:	bf04      	itt	eq
 8008ce2:	2301      	moveq	r3, #1
 8008ce4:	6183      	streq	r3, [r0, #24]
 8008ce6:	f000 f81f 	bl	8008d28 <__sfp>
 8008cea:	6060      	str	r0, [r4, #4]
 8008cec:	4620      	mov	r0, r4
 8008cee:	f000 f81b 	bl	8008d28 <__sfp>
 8008cf2:	60a0      	str	r0, [r4, #8]
 8008cf4:	4620      	mov	r0, r4
 8008cf6:	f000 f817 	bl	8008d28 <__sfp>
 8008cfa:	2200      	movs	r2, #0
 8008cfc:	60e0      	str	r0, [r4, #12]
 8008cfe:	2104      	movs	r1, #4
 8008d00:	6860      	ldr	r0, [r4, #4]
 8008d02:	f7ff ffa1 	bl	8008c48 <std>
 8008d06:	2201      	movs	r2, #1
 8008d08:	2109      	movs	r1, #9
 8008d0a:	68a0      	ldr	r0, [r4, #8]
 8008d0c:	f7ff ff9c 	bl	8008c48 <std>
 8008d10:	2202      	movs	r2, #2
 8008d12:	2112      	movs	r1, #18
 8008d14:	68e0      	ldr	r0, [r4, #12]
 8008d16:	f7ff ff97 	bl	8008c48 <std>
 8008d1a:	2301      	movs	r3, #1
 8008d1c:	61a3      	str	r3, [r4, #24]
 8008d1e:	bd10      	pop	{r4, pc}
 8008d20:	08009c6c 	.word	0x08009c6c
 8008d24:	08008c91 	.word	0x08008c91

08008d28 <__sfp>:
 8008d28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d2a:	4b1b      	ldr	r3, [pc, #108]	; (8008d98 <__sfp+0x70>)
 8008d2c:	681e      	ldr	r6, [r3, #0]
 8008d2e:	69b3      	ldr	r3, [r6, #24]
 8008d30:	4607      	mov	r7, r0
 8008d32:	b913      	cbnz	r3, 8008d3a <__sfp+0x12>
 8008d34:	4630      	mov	r0, r6
 8008d36:	f7ff ffc7 	bl	8008cc8 <__sinit>
 8008d3a:	3648      	adds	r6, #72	; 0x48
 8008d3c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008d40:	3b01      	subs	r3, #1
 8008d42:	d503      	bpl.n	8008d4c <__sfp+0x24>
 8008d44:	6833      	ldr	r3, [r6, #0]
 8008d46:	b133      	cbz	r3, 8008d56 <__sfp+0x2e>
 8008d48:	6836      	ldr	r6, [r6, #0]
 8008d4a:	e7f7      	b.n	8008d3c <__sfp+0x14>
 8008d4c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008d50:	b16d      	cbz	r5, 8008d6e <__sfp+0x46>
 8008d52:	3468      	adds	r4, #104	; 0x68
 8008d54:	e7f4      	b.n	8008d40 <__sfp+0x18>
 8008d56:	2104      	movs	r1, #4
 8008d58:	4638      	mov	r0, r7
 8008d5a:	f7ff ff9f 	bl	8008c9c <__sfmoreglue>
 8008d5e:	6030      	str	r0, [r6, #0]
 8008d60:	2800      	cmp	r0, #0
 8008d62:	d1f1      	bne.n	8008d48 <__sfp+0x20>
 8008d64:	230c      	movs	r3, #12
 8008d66:	603b      	str	r3, [r7, #0]
 8008d68:	4604      	mov	r4, r0
 8008d6a:	4620      	mov	r0, r4
 8008d6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d6e:	4b0b      	ldr	r3, [pc, #44]	; (8008d9c <__sfp+0x74>)
 8008d70:	6665      	str	r5, [r4, #100]	; 0x64
 8008d72:	e9c4 5500 	strd	r5, r5, [r4]
 8008d76:	60a5      	str	r5, [r4, #8]
 8008d78:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8008d7c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8008d80:	2208      	movs	r2, #8
 8008d82:	4629      	mov	r1, r5
 8008d84:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008d88:	f7fe faca 	bl	8007320 <memset>
 8008d8c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008d90:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008d94:	e7e9      	b.n	8008d6a <__sfp+0x42>
 8008d96:	bf00      	nop
 8008d98:	08009c6c 	.word	0x08009c6c
 8008d9c:	ffff0001 	.word	0xffff0001

08008da0 <_fwalk_reent>:
 8008da0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008da4:	4680      	mov	r8, r0
 8008da6:	4689      	mov	r9, r1
 8008da8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008dac:	2600      	movs	r6, #0
 8008dae:	b914      	cbnz	r4, 8008db6 <_fwalk_reent+0x16>
 8008db0:	4630      	mov	r0, r6
 8008db2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008db6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8008dba:	3f01      	subs	r7, #1
 8008dbc:	d501      	bpl.n	8008dc2 <_fwalk_reent+0x22>
 8008dbe:	6824      	ldr	r4, [r4, #0]
 8008dc0:	e7f5      	b.n	8008dae <_fwalk_reent+0xe>
 8008dc2:	89ab      	ldrh	r3, [r5, #12]
 8008dc4:	2b01      	cmp	r3, #1
 8008dc6:	d907      	bls.n	8008dd8 <_fwalk_reent+0x38>
 8008dc8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008dcc:	3301      	adds	r3, #1
 8008dce:	d003      	beq.n	8008dd8 <_fwalk_reent+0x38>
 8008dd0:	4629      	mov	r1, r5
 8008dd2:	4640      	mov	r0, r8
 8008dd4:	47c8      	blx	r9
 8008dd6:	4306      	orrs	r6, r0
 8008dd8:	3568      	adds	r5, #104	; 0x68
 8008dda:	e7ee      	b.n	8008dba <_fwalk_reent+0x1a>

08008ddc <_localeconv_r>:
 8008ddc:	4b04      	ldr	r3, [pc, #16]	; (8008df0 <_localeconv_r+0x14>)
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	6a18      	ldr	r0, [r3, #32]
 8008de2:	4b04      	ldr	r3, [pc, #16]	; (8008df4 <_localeconv_r+0x18>)
 8008de4:	2800      	cmp	r0, #0
 8008de6:	bf08      	it	eq
 8008de8:	4618      	moveq	r0, r3
 8008dea:	30f0      	adds	r0, #240	; 0xf0
 8008dec:	4770      	bx	lr
 8008dee:	bf00      	nop
 8008df0:	20000100 	.word	0x20000100
 8008df4:	20000164 	.word	0x20000164

08008df8 <__swhatbuf_r>:
 8008df8:	b570      	push	{r4, r5, r6, lr}
 8008dfa:	460e      	mov	r6, r1
 8008dfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e00:	2900      	cmp	r1, #0
 8008e02:	b096      	sub	sp, #88	; 0x58
 8008e04:	4614      	mov	r4, r2
 8008e06:	461d      	mov	r5, r3
 8008e08:	da07      	bge.n	8008e1a <__swhatbuf_r+0x22>
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	602b      	str	r3, [r5, #0]
 8008e0e:	89b3      	ldrh	r3, [r6, #12]
 8008e10:	061a      	lsls	r2, r3, #24
 8008e12:	d410      	bmi.n	8008e36 <__swhatbuf_r+0x3e>
 8008e14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008e18:	e00e      	b.n	8008e38 <__swhatbuf_r+0x40>
 8008e1a:	466a      	mov	r2, sp
 8008e1c:	f000 fdaa 	bl	8009974 <_fstat_r>
 8008e20:	2800      	cmp	r0, #0
 8008e22:	dbf2      	blt.n	8008e0a <__swhatbuf_r+0x12>
 8008e24:	9a01      	ldr	r2, [sp, #4]
 8008e26:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008e2a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008e2e:	425a      	negs	r2, r3
 8008e30:	415a      	adcs	r2, r3
 8008e32:	602a      	str	r2, [r5, #0]
 8008e34:	e7ee      	b.n	8008e14 <__swhatbuf_r+0x1c>
 8008e36:	2340      	movs	r3, #64	; 0x40
 8008e38:	2000      	movs	r0, #0
 8008e3a:	6023      	str	r3, [r4, #0]
 8008e3c:	b016      	add	sp, #88	; 0x58
 8008e3e:	bd70      	pop	{r4, r5, r6, pc}

08008e40 <__smakebuf_r>:
 8008e40:	898b      	ldrh	r3, [r1, #12]
 8008e42:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008e44:	079d      	lsls	r5, r3, #30
 8008e46:	4606      	mov	r6, r0
 8008e48:	460c      	mov	r4, r1
 8008e4a:	d507      	bpl.n	8008e5c <__smakebuf_r+0x1c>
 8008e4c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008e50:	6023      	str	r3, [r4, #0]
 8008e52:	6123      	str	r3, [r4, #16]
 8008e54:	2301      	movs	r3, #1
 8008e56:	6163      	str	r3, [r4, #20]
 8008e58:	b002      	add	sp, #8
 8008e5a:	bd70      	pop	{r4, r5, r6, pc}
 8008e5c:	ab01      	add	r3, sp, #4
 8008e5e:	466a      	mov	r2, sp
 8008e60:	f7ff ffca 	bl	8008df8 <__swhatbuf_r>
 8008e64:	9900      	ldr	r1, [sp, #0]
 8008e66:	4605      	mov	r5, r0
 8008e68:	4630      	mov	r0, r6
 8008e6a:	f000 fb73 	bl	8009554 <_malloc_r>
 8008e6e:	b948      	cbnz	r0, 8008e84 <__smakebuf_r+0x44>
 8008e70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e74:	059a      	lsls	r2, r3, #22
 8008e76:	d4ef      	bmi.n	8008e58 <__smakebuf_r+0x18>
 8008e78:	f023 0303 	bic.w	r3, r3, #3
 8008e7c:	f043 0302 	orr.w	r3, r3, #2
 8008e80:	81a3      	strh	r3, [r4, #12]
 8008e82:	e7e3      	b.n	8008e4c <__smakebuf_r+0xc>
 8008e84:	4b0d      	ldr	r3, [pc, #52]	; (8008ebc <__smakebuf_r+0x7c>)
 8008e86:	62b3      	str	r3, [r6, #40]	; 0x28
 8008e88:	89a3      	ldrh	r3, [r4, #12]
 8008e8a:	6020      	str	r0, [r4, #0]
 8008e8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008e90:	81a3      	strh	r3, [r4, #12]
 8008e92:	9b00      	ldr	r3, [sp, #0]
 8008e94:	6163      	str	r3, [r4, #20]
 8008e96:	9b01      	ldr	r3, [sp, #4]
 8008e98:	6120      	str	r0, [r4, #16]
 8008e9a:	b15b      	cbz	r3, 8008eb4 <__smakebuf_r+0x74>
 8008e9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008ea0:	4630      	mov	r0, r6
 8008ea2:	f000 fd79 	bl	8009998 <_isatty_r>
 8008ea6:	b128      	cbz	r0, 8008eb4 <__smakebuf_r+0x74>
 8008ea8:	89a3      	ldrh	r3, [r4, #12]
 8008eaa:	f023 0303 	bic.w	r3, r3, #3
 8008eae:	f043 0301 	orr.w	r3, r3, #1
 8008eb2:	81a3      	strh	r3, [r4, #12]
 8008eb4:	89a3      	ldrh	r3, [r4, #12]
 8008eb6:	431d      	orrs	r5, r3
 8008eb8:	81a5      	strh	r5, [r4, #12]
 8008eba:	e7cd      	b.n	8008e58 <__smakebuf_r+0x18>
 8008ebc:	08008c91 	.word	0x08008c91

08008ec0 <malloc>:
 8008ec0:	4b02      	ldr	r3, [pc, #8]	; (8008ecc <malloc+0xc>)
 8008ec2:	4601      	mov	r1, r0
 8008ec4:	6818      	ldr	r0, [r3, #0]
 8008ec6:	f000 bb45 	b.w	8009554 <_malloc_r>
 8008eca:	bf00      	nop
 8008ecc:	20000100 	.word	0x20000100

08008ed0 <memcpy>:
 8008ed0:	b510      	push	{r4, lr}
 8008ed2:	1e43      	subs	r3, r0, #1
 8008ed4:	440a      	add	r2, r1
 8008ed6:	4291      	cmp	r1, r2
 8008ed8:	d100      	bne.n	8008edc <memcpy+0xc>
 8008eda:	bd10      	pop	{r4, pc}
 8008edc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ee0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008ee4:	e7f7      	b.n	8008ed6 <memcpy+0x6>

08008ee6 <_Balloc>:
 8008ee6:	b570      	push	{r4, r5, r6, lr}
 8008ee8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008eea:	4604      	mov	r4, r0
 8008eec:	460e      	mov	r6, r1
 8008eee:	b93d      	cbnz	r5, 8008f00 <_Balloc+0x1a>
 8008ef0:	2010      	movs	r0, #16
 8008ef2:	f7ff ffe5 	bl	8008ec0 <malloc>
 8008ef6:	6260      	str	r0, [r4, #36]	; 0x24
 8008ef8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008efc:	6005      	str	r5, [r0, #0]
 8008efe:	60c5      	str	r5, [r0, #12]
 8008f00:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008f02:	68eb      	ldr	r3, [r5, #12]
 8008f04:	b183      	cbz	r3, 8008f28 <_Balloc+0x42>
 8008f06:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f08:	68db      	ldr	r3, [r3, #12]
 8008f0a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008f0e:	b9b8      	cbnz	r0, 8008f40 <_Balloc+0x5a>
 8008f10:	2101      	movs	r1, #1
 8008f12:	fa01 f506 	lsl.w	r5, r1, r6
 8008f16:	1d6a      	adds	r2, r5, #5
 8008f18:	0092      	lsls	r2, r2, #2
 8008f1a:	4620      	mov	r0, r4
 8008f1c:	f000 fabe 	bl	800949c <_calloc_r>
 8008f20:	b160      	cbz	r0, 8008f3c <_Balloc+0x56>
 8008f22:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8008f26:	e00e      	b.n	8008f46 <_Balloc+0x60>
 8008f28:	2221      	movs	r2, #33	; 0x21
 8008f2a:	2104      	movs	r1, #4
 8008f2c:	4620      	mov	r0, r4
 8008f2e:	f000 fab5 	bl	800949c <_calloc_r>
 8008f32:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f34:	60e8      	str	r0, [r5, #12]
 8008f36:	68db      	ldr	r3, [r3, #12]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d1e4      	bne.n	8008f06 <_Balloc+0x20>
 8008f3c:	2000      	movs	r0, #0
 8008f3e:	bd70      	pop	{r4, r5, r6, pc}
 8008f40:	6802      	ldr	r2, [r0, #0]
 8008f42:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8008f46:	2300      	movs	r3, #0
 8008f48:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008f4c:	e7f7      	b.n	8008f3e <_Balloc+0x58>

08008f4e <_Bfree>:
 8008f4e:	b570      	push	{r4, r5, r6, lr}
 8008f50:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008f52:	4606      	mov	r6, r0
 8008f54:	460d      	mov	r5, r1
 8008f56:	b93c      	cbnz	r4, 8008f68 <_Bfree+0x1a>
 8008f58:	2010      	movs	r0, #16
 8008f5a:	f7ff ffb1 	bl	8008ec0 <malloc>
 8008f5e:	6270      	str	r0, [r6, #36]	; 0x24
 8008f60:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008f64:	6004      	str	r4, [r0, #0]
 8008f66:	60c4      	str	r4, [r0, #12]
 8008f68:	b13d      	cbz	r5, 8008f7a <_Bfree+0x2c>
 8008f6a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008f6c:	686a      	ldr	r2, [r5, #4]
 8008f6e:	68db      	ldr	r3, [r3, #12]
 8008f70:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008f74:	6029      	str	r1, [r5, #0]
 8008f76:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8008f7a:	bd70      	pop	{r4, r5, r6, pc}

08008f7c <__multadd>:
 8008f7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f80:	690d      	ldr	r5, [r1, #16]
 8008f82:	461f      	mov	r7, r3
 8008f84:	4606      	mov	r6, r0
 8008f86:	460c      	mov	r4, r1
 8008f88:	f101 0c14 	add.w	ip, r1, #20
 8008f8c:	2300      	movs	r3, #0
 8008f8e:	f8dc 0000 	ldr.w	r0, [ip]
 8008f92:	b281      	uxth	r1, r0
 8008f94:	fb02 7101 	mla	r1, r2, r1, r7
 8008f98:	0c0f      	lsrs	r7, r1, #16
 8008f9a:	0c00      	lsrs	r0, r0, #16
 8008f9c:	fb02 7000 	mla	r0, r2, r0, r7
 8008fa0:	b289      	uxth	r1, r1
 8008fa2:	3301      	adds	r3, #1
 8008fa4:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8008fa8:	429d      	cmp	r5, r3
 8008faa:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8008fae:	f84c 1b04 	str.w	r1, [ip], #4
 8008fb2:	dcec      	bgt.n	8008f8e <__multadd+0x12>
 8008fb4:	b1d7      	cbz	r7, 8008fec <__multadd+0x70>
 8008fb6:	68a3      	ldr	r3, [r4, #8]
 8008fb8:	42ab      	cmp	r3, r5
 8008fba:	dc12      	bgt.n	8008fe2 <__multadd+0x66>
 8008fbc:	6861      	ldr	r1, [r4, #4]
 8008fbe:	4630      	mov	r0, r6
 8008fc0:	3101      	adds	r1, #1
 8008fc2:	f7ff ff90 	bl	8008ee6 <_Balloc>
 8008fc6:	6922      	ldr	r2, [r4, #16]
 8008fc8:	3202      	adds	r2, #2
 8008fca:	f104 010c 	add.w	r1, r4, #12
 8008fce:	4680      	mov	r8, r0
 8008fd0:	0092      	lsls	r2, r2, #2
 8008fd2:	300c      	adds	r0, #12
 8008fd4:	f7ff ff7c 	bl	8008ed0 <memcpy>
 8008fd8:	4621      	mov	r1, r4
 8008fda:	4630      	mov	r0, r6
 8008fdc:	f7ff ffb7 	bl	8008f4e <_Bfree>
 8008fe0:	4644      	mov	r4, r8
 8008fe2:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008fe6:	3501      	adds	r5, #1
 8008fe8:	615f      	str	r7, [r3, #20]
 8008fea:	6125      	str	r5, [r4, #16]
 8008fec:	4620      	mov	r0, r4
 8008fee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08008ff2 <__hi0bits>:
 8008ff2:	0c02      	lsrs	r2, r0, #16
 8008ff4:	0412      	lsls	r2, r2, #16
 8008ff6:	4603      	mov	r3, r0
 8008ff8:	b9b2      	cbnz	r2, 8009028 <__hi0bits+0x36>
 8008ffa:	0403      	lsls	r3, r0, #16
 8008ffc:	2010      	movs	r0, #16
 8008ffe:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009002:	bf04      	itt	eq
 8009004:	021b      	lsleq	r3, r3, #8
 8009006:	3008      	addeq	r0, #8
 8009008:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800900c:	bf04      	itt	eq
 800900e:	011b      	lsleq	r3, r3, #4
 8009010:	3004      	addeq	r0, #4
 8009012:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009016:	bf04      	itt	eq
 8009018:	009b      	lsleq	r3, r3, #2
 800901a:	3002      	addeq	r0, #2
 800901c:	2b00      	cmp	r3, #0
 800901e:	db06      	blt.n	800902e <__hi0bits+0x3c>
 8009020:	005b      	lsls	r3, r3, #1
 8009022:	d503      	bpl.n	800902c <__hi0bits+0x3a>
 8009024:	3001      	adds	r0, #1
 8009026:	4770      	bx	lr
 8009028:	2000      	movs	r0, #0
 800902a:	e7e8      	b.n	8008ffe <__hi0bits+0xc>
 800902c:	2020      	movs	r0, #32
 800902e:	4770      	bx	lr

08009030 <__lo0bits>:
 8009030:	6803      	ldr	r3, [r0, #0]
 8009032:	f013 0207 	ands.w	r2, r3, #7
 8009036:	4601      	mov	r1, r0
 8009038:	d00b      	beq.n	8009052 <__lo0bits+0x22>
 800903a:	07da      	lsls	r2, r3, #31
 800903c:	d423      	bmi.n	8009086 <__lo0bits+0x56>
 800903e:	0798      	lsls	r0, r3, #30
 8009040:	bf49      	itett	mi
 8009042:	085b      	lsrmi	r3, r3, #1
 8009044:	089b      	lsrpl	r3, r3, #2
 8009046:	2001      	movmi	r0, #1
 8009048:	600b      	strmi	r3, [r1, #0]
 800904a:	bf5c      	itt	pl
 800904c:	600b      	strpl	r3, [r1, #0]
 800904e:	2002      	movpl	r0, #2
 8009050:	4770      	bx	lr
 8009052:	b298      	uxth	r0, r3
 8009054:	b9a8      	cbnz	r0, 8009082 <__lo0bits+0x52>
 8009056:	0c1b      	lsrs	r3, r3, #16
 8009058:	2010      	movs	r0, #16
 800905a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800905e:	bf04      	itt	eq
 8009060:	0a1b      	lsreq	r3, r3, #8
 8009062:	3008      	addeq	r0, #8
 8009064:	071a      	lsls	r2, r3, #28
 8009066:	bf04      	itt	eq
 8009068:	091b      	lsreq	r3, r3, #4
 800906a:	3004      	addeq	r0, #4
 800906c:	079a      	lsls	r2, r3, #30
 800906e:	bf04      	itt	eq
 8009070:	089b      	lsreq	r3, r3, #2
 8009072:	3002      	addeq	r0, #2
 8009074:	07da      	lsls	r2, r3, #31
 8009076:	d402      	bmi.n	800907e <__lo0bits+0x4e>
 8009078:	085b      	lsrs	r3, r3, #1
 800907a:	d006      	beq.n	800908a <__lo0bits+0x5a>
 800907c:	3001      	adds	r0, #1
 800907e:	600b      	str	r3, [r1, #0]
 8009080:	4770      	bx	lr
 8009082:	4610      	mov	r0, r2
 8009084:	e7e9      	b.n	800905a <__lo0bits+0x2a>
 8009086:	2000      	movs	r0, #0
 8009088:	4770      	bx	lr
 800908a:	2020      	movs	r0, #32
 800908c:	4770      	bx	lr

0800908e <__i2b>:
 800908e:	b510      	push	{r4, lr}
 8009090:	460c      	mov	r4, r1
 8009092:	2101      	movs	r1, #1
 8009094:	f7ff ff27 	bl	8008ee6 <_Balloc>
 8009098:	2201      	movs	r2, #1
 800909a:	6144      	str	r4, [r0, #20]
 800909c:	6102      	str	r2, [r0, #16]
 800909e:	bd10      	pop	{r4, pc}

080090a0 <__multiply>:
 80090a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090a4:	4614      	mov	r4, r2
 80090a6:	690a      	ldr	r2, [r1, #16]
 80090a8:	6923      	ldr	r3, [r4, #16]
 80090aa:	429a      	cmp	r2, r3
 80090ac:	bfb8      	it	lt
 80090ae:	460b      	movlt	r3, r1
 80090b0:	4688      	mov	r8, r1
 80090b2:	bfbc      	itt	lt
 80090b4:	46a0      	movlt	r8, r4
 80090b6:	461c      	movlt	r4, r3
 80090b8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80090bc:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80090c0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80090c4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80090c8:	eb07 0609 	add.w	r6, r7, r9
 80090cc:	42b3      	cmp	r3, r6
 80090ce:	bfb8      	it	lt
 80090d0:	3101      	addlt	r1, #1
 80090d2:	f7ff ff08 	bl	8008ee6 <_Balloc>
 80090d6:	f100 0514 	add.w	r5, r0, #20
 80090da:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80090de:	462b      	mov	r3, r5
 80090e0:	2200      	movs	r2, #0
 80090e2:	4573      	cmp	r3, lr
 80090e4:	d316      	bcc.n	8009114 <__multiply+0x74>
 80090e6:	f104 0214 	add.w	r2, r4, #20
 80090ea:	f108 0114 	add.w	r1, r8, #20
 80090ee:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80090f2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80090f6:	9300      	str	r3, [sp, #0]
 80090f8:	9b00      	ldr	r3, [sp, #0]
 80090fa:	9201      	str	r2, [sp, #4]
 80090fc:	4293      	cmp	r3, r2
 80090fe:	d80c      	bhi.n	800911a <__multiply+0x7a>
 8009100:	2e00      	cmp	r6, #0
 8009102:	dd03      	ble.n	800910c <__multiply+0x6c>
 8009104:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009108:	2b00      	cmp	r3, #0
 800910a:	d05d      	beq.n	80091c8 <__multiply+0x128>
 800910c:	6106      	str	r6, [r0, #16]
 800910e:	b003      	add	sp, #12
 8009110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009114:	f843 2b04 	str.w	r2, [r3], #4
 8009118:	e7e3      	b.n	80090e2 <__multiply+0x42>
 800911a:	f8b2 b000 	ldrh.w	fp, [r2]
 800911e:	f1bb 0f00 	cmp.w	fp, #0
 8009122:	d023      	beq.n	800916c <__multiply+0xcc>
 8009124:	4689      	mov	r9, r1
 8009126:	46ac      	mov	ip, r5
 8009128:	f04f 0800 	mov.w	r8, #0
 800912c:	f859 4b04 	ldr.w	r4, [r9], #4
 8009130:	f8dc a000 	ldr.w	sl, [ip]
 8009134:	b2a3      	uxth	r3, r4
 8009136:	fa1f fa8a 	uxth.w	sl, sl
 800913a:	fb0b a303 	mla	r3, fp, r3, sl
 800913e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009142:	f8dc 4000 	ldr.w	r4, [ip]
 8009146:	4443      	add	r3, r8
 8009148:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800914c:	fb0b 840a 	mla	r4, fp, sl, r8
 8009150:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8009154:	46e2      	mov	sl, ip
 8009156:	b29b      	uxth	r3, r3
 8009158:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800915c:	454f      	cmp	r7, r9
 800915e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009162:	f84a 3b04 	str.w	r3, [sl], #4
 8009166:	d82b      	bhi.n	80091c0 <__multiply+0x120>
 8009168:	f8cc 8004 	str.w	r8, [ip, #4]
 800916c:	9b01      	ldr	r3, [sp, #4]
 800916e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8009172:	3204      	adds	r2, #4
 8009174:	f1ba 0f00 	cmp.w	sl, #0
 8009178:	d020      	beq.n	80091bc <__multiply+0x11c>
 800917a:	682b      	ldr	r3, [r5, #0]
 800917c:	4689      	mov	r9, r1
 800917e:	46a8      	mov	r8, r5
 8009180:	f04f 0b00 	mov.w	fp, #0
 8009184:	f8b9 c000 	ldrh.w	ip, [r9]
 8009188:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800918c:	fb0a 440c 	mla	r4, sl, ip, r4
 8009190:	445c      	add	r4, fp
 8009192:	46c4      	mov	ip, r8
 8009194:	b29b      	uxth	r3, r3
 8009196:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800919a:	f84c 3b04 	str.w	r3, [ip], #4
 800919e:	f859 3b04 	ldr.w	r3, [r9], #4
 80091a2:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80091a6:	0c1b      	lsrs	r3, r3, #16
 80091a8:	fb0a b303 	mla	r3, sl, r3, fp
 80091ac:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80091b0:	454f      	cmp	r7, r9
 80091b2:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80091b6:	d805      	bhi.n	80091c4 <__multiply+0x124>
 80091b8:	f8c8 3004 	str.w	r3, [r8, #4]
 80091bc:	3504      	adds	r5, #4
 80091be:	e79b      	b.n	80090f8 <__multiply+0x58>
 80091c0:	46d4      	mov	ip, sl
 80091c2:	e7b3      	b.n	800912c <__multiply+0x8c>
 80091c4:	46e0      	mov	r8, ip
 80091c6:	e7dd      	b.n	8009184 <__multiply+0xe4>
 80091c8:	3e01      	subs	r6, #1
 80091ca:	e799      	b.n	8009100 <__multiply+0x60>

080091cc <__pow5mult>:
 80091cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091d0:	4615      	mov	r5, r2
 80091d2:	f012 0203 	ands.w	r2, r2, #3
 80091d6:	4606      	mov	r6, r0
 80091d8:	460f      	mov	r7, r1
 80091da:	d007      	beq.n	80091ec <__pow5mult+0x20>
 80091dc:	3a01      	subs	r2, #1
 80091de:	4c21      	ldr	r4, [pc, #132]	; (8009264 <__pow5mult+0x98>)
 80091e0:	2300      	movs	r3, #0
 80091e2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80091e6:	f7ff fec9 	bl	8008f7c <__multadd>
 80091ea:	4607      	mov	r7, r0
 80091ec:	10ad      	asrs	r5, r5, #2
 80091ee:	d035      	beq.n	800925c <__pow5mult+0x90>
 80091f0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80091f2:	b93c      	cbnz	r4, 8009204 <__pow5mult+0x38>
 80091f4:	2010      	movs	r0, #16
 80091f6:	f7ff fe63 	bl	8008ec0 <malloc>
 80091fa:	6270      	str	r0, [r6, #36]	; 0x24
 80091fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009200:	6004      	str	r4, [r0, #0]
 8009202:	60c4      	str	r4, [r0, #12]
 8009204:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009208:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800920c:	b94c      	cbnz	r4, 8009222 <__pow5mult+0x56>
 800920e:	f240 2171 	movw	r1, #625	; 0x271
 8009212:	4630      	mov	r0, r6
 8009214:	f7ff ff3b 	bl	800908e <__i2b>
 8009218:	2300      	movs	r3, #0
 800921a:	f8c8 0008 	str.w	r0, [r8, #8]
 800921e:	4604      	mov	r4, r0
 8009220:	6003      	str	r3, [r0, #0]
 8009222:	f04f 0800 	mov.w	r8, #0
 8009226:	07eb      	lsls	r3, r5, #31
 8009228:	d50a      	bpl.n	8009240 <__pow5mult+0x74>
 800922a:	4639      	mov	r1, r7
 800922c:	4622      	mov	r2, r4
 800922e:	4630      	mov	r0, r6
 8009230:	f7ff ff36 	bl	80090a0 <__multiply>
 8009234:	4639      	mov	r1, r7
 8009236:	4681      	mov	r9, r0
 8009238:	4630      	mov	r0, r6
 800923a:	f7ff fe88 	bl	8008f4e <_Bfree>
 800923e:	464f      	mov	r7, r9
 8009240:	106d      	asrs	r5, r5, #1
 8009242:	d00b      	beq.n	800925c <__pow5mult+0x90>
 8009244:	6820      	ldr	r0, [r4, #0]
 8009246:	b938      	cbnz	r0, 8009258 <__pow5mult+0x8c>
 8009248:	4622      	mov	r2, r4
 800924a:	4621      	mov	r1, r4
 800924c:	4630      	mov	r0, r6
 800924e:	f7ff ff27 	bl	80090a0 <__multiply>
 8009252:	6020      	str	r0, [r4, #0]
 8009254:	f8c0 8000 	str.w	r8, [r0]
 8009258:	4604      	mov	r4, r0
 800925a:	e7e4      	b.n	8009226 <__pow5mult+0x5a>
 800925c:	4638      	mov	r0, r7
 800925e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009262:	bf00      	nop
 8009264:	08009e08 	.word	0x08009e08

08009268 <__lshift>:
 8009268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800926c:	460c      	mov	r4, r1
 800926e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009272:	6923      	ldr	r3, [r4, #16]
 8009274:	6849      	ldr	r1, [r1, #4]
 8009276:	eb0a 0903 	add.w	r9, sl, r3
 800927a:	68a3      	ldr	r3, [r4, #8]
 800927c:	4607      	mov	r7, r0
 800927e:	4616      	mov	r6, r2
 8009280:	f109 0501 	add.w	r5, r9, #1
 8009284:	42ab      	cmp	r3, r5
 8009286:	db32      	blt.n	80092ee <__lshift+0x86>
 8009288:	4638      	mov	r0, r7
 800928a:	f7ff fe2c 	bl	8008ee6 <_Balloc>
 800928e:	2300      	movs	r3, #0
 8009290:	4680      	mov	r8, r0
 8009292:	f100 0114 	add.w	r1, r0, #20
 8009296:	461a      	mov	r2, r3
 8009298:	4553      	cmp	r3, sl
 800929a:	db2b      	blt.n	80092f4 <__lshift+0x8c>
 800929c:	6920      	ldr	r0, [r4, #16]
 800929e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80092a2:	f104 0314 	add.w	r3, r4, #20
 80092a6:	f016 021f 	ands.w	r2, r6, #31
 80092aa:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80092ae:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80092b2:	d025      	beq.n	8009300 <__lshift+0x98>
 80092b4:	f1c2 0e20 	rsb	lr, r2, #32
 80092b8:	2000      	movs	r0, #0
 80092ba:	681e      	ldr	r6, [r3, #0]
 80092bc:	468a      	mov	sl, r1
 80092be:	4096      	lsls	r6, r2
 80092c0:	4330      	orrs	r0, r6
 80092c2:	f84a 0b04 	str.w	r0, [sl], #4
 80092c6:	f853 0b04 	ldr.w	r0, [r3], #4
 80092ca:	459c      	cmp	ip, r3
 80092cc:	fa20 f00e 	lsr.w	r0, r0, lr
 80092d0:	d814      	bhi.n	80092fc <__lshift+0x94>
 80092d2:	6048      	str	r0, [r1, #4]
 80092d4:	b108      	cbz	r0, 80092da <__lshift+0x72>
 80092d6:	f109 0502 	add.w	r5, r9, #2
 80092da:	3d01      	subs	r5, #1
 80092dc:	4638      	mov	r0, r7
 80092de:	f8c8 5010 	str.w	r5, [r8, #16]
 80092e2:	4621      	mov	r1, r4
 80092e4:	f7ff fe33 	bl	8008f4e <_Bfree>
 80092e8:	4640      	mov	r0, r8
 80092ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092ee:	3101      	adds	r1, #1
 80092f0:	005b      	lsls	r3, r3, #1
 80092f2:	e7c7      	b.n	8009284 <__lshift+0x1c>
 80092f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80092f8:	3301      	adds	r3, #1
 80092fa:	e7cd      	b.n	8009298 <__lshift+0x30>
 80092fc:	4651      	mov	r1, sl
 80092fe:	e7dc      	b.n	80092ba <__lshift+0x52>
 8009300:	3904      	subs	r1, #4
 8009302:	f853 2b04 	ldr.w	r2, [r3], #4
 8009306:	f841 2f04 	str.w	r2, [r1, #4]!
 800930a:	459c      	cmp	ip, r3
 800930c:	d8f9      	bhi.n	8009302 <__lshift+0x9a>
 800930e:	e7e4      	b.n	80092da <__lshift+0x72>

08009310 <__mcmp>:
 8009310:	6903      	ldr	r3, [r0, #16]
 8009312:	690a      	ldr	r2, [r1, #16]
 8009314:	1a9b      	subs	r3, r3, r2
 8009316:	b530      	push	{r4, r5, lr}
 8009318:	d10c      	bne.n	8009334 <__mcmp+0x24>
 800931a:	0092      	lsls	r2, r2, #2
 800931c:	3014      	adds	r0, #20
 800931e:	3114      	adds	r1, #20
 8009320:	1884      	adds	r4, r0, r2
 8009322:	4411      	add	r1, r2
 8009324:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009328:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800932c:	4295      	cmp	r5, r2
 800932e:	d003      	beq.n	8009338 <__mcmp+0x28>
 8009330:	d305      	bcc.n	800933e <__mcmp+0x2e>
 8009332:	2301      	movs	r3, #1
 8009334:	4618      	mov	r0, r3
 8009336:	bd30      	pop	{r4, r5, pc}
 8009338:	42a0      	cmp	r0, r4
 800933a:	d3f3      	bcc.n	8009324 <__mcmp+0x14>
 800933c:	e7fa      	b.n	8009334 <__mcmp+0x24>
 800933e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009342:	e7f7      	b.n	8009334 <__mcmp+0x24>

08009344 <__mdiff>:
 8009344:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009348:	460d      	mov	r5, r1
 800934a:	4607      	mov	r7, r0
 800934c:	4611      	mov	r1, r2
 800934e:	4628      	mov	r0, r5
 8009350:	4614      	mov	r4, r2
 8009352:	f7ff ffdd 	bl	8009310 <__mcmp>
 8009356:	1e06      	subs	r6, r0, #0
 8009358:	d108      	bne.n	800936c <__mdiff+0x28>
 800935a:	4631      	mov	r1, r6
 800935c:	4638      	mov	r0, r7
 800935e:	f7ff fdc2 	bl	8008ee6 <_Balloc>
 8009362:	2301      	movs	r3, #1
 8009364:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800936c:	bfa4      	itt	ge
 800936e:	4623      	movge	r3, r4
 8009370:	462c      	movge	r4, r5
 8009372:	4638      	mov	r0, r7
 8009374:	6861      	ldr	r1, [r4, #4]
 8009376:	bfa6      	itte	ge
 8009378:	461d      	movge	r5, r3
 800937a:	2600      	movge	r6, #0
 800937c:	2601      	movlt	r6, #1
 800937e:	f7ff fdb2 	bl	8008ee6 <_Balloc>
 8009382:	692b      	ldr	r3, [r5, #16]
 8009384:	60c6      	str	r6, [r0, #12]
 8009386:	6926      	ldr	r6, [r4, #16]
 8009388:	f105 0914 	add.w	r9, r5, #20
 800938c:	f104 0214 	add.w	r2, r4, #20
 8009390:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8009394:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8009398:	f100 0514 	add.w	r5, r0, #20
 800939c:	f04f 0e00 	mov.w	lr, #0
 80093a0:	f852 ab04 	ldr.w	sl, [r2], #4
 80093a4:	f859 4b04 	ldr.w	r4, [r9], #4
 80093a8:	fa1e f18a 	uxtah	r1, lr, sl
 80093ac:	b2a3      	uxth	r3, r4
 80093ae:	1ac9      	subs	r1, r1, r3
 80093b0:	0c23      	lsrs	r3, r4, #16
 80093b2:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80093b6:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80093ba:	b289      	uxth	r1, r1
 80093bc:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80093c0:	45c8      	cmp	r8, r9
 80093c2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80093c6:	4694      	mov	ip, r2
 80093c8:	f845 3b04 	str.w	r3, [r5], #4
 80093cc:	d8e8      	bhi.n	80093a0 <__mdiff+0x5c>
 80093ce:	45bc      	cmp	ip, r7
 80093d0:	d304      	bcc.n	80093dc <__mdiff+0x98>
 80093d2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80093d6:	b183      	cbz	r3, 80093fa <__mdiff+0xb6>
 80093d8:	6106      	str	r6, [r0, #16]
 80093da:	e7c5      	b.n	8009368 <__mdiff+0x24>
 80093dc:	f85c 1b04 	ldr.w	r1, [ip], #4
 80093e0:	fa1e f381 	uxtah	r3, lr, r1
 80093e4:	141a      	asrs	r2, r3, #16
 80093e6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80093ea:	b29b      	uxth	r3, r3
 80093ec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80093f0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80093f4:	f845 3b04 	str.w	r3, [r5], #4
 80093f8:	e7e9      	b.n	80093ce <__mdiff+0x8a>
 80093fa:	3e01      	subs	r6, #1
 80093fc:	e7e9      	b.n	80093d2 <__mdiff+0x8e>

080093fe <__d2b>:
 80093fe:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009402:	460e      	mov	r6, r1
 8009404:	2101      	movs	r1, #1
 8009406:	ec59 8b10 	vmov	r8, r9, d0
 800940a:	4615      	mov	r5, r2
 800940c:	f7ff fd6b 	bl	8008ee6 <_Balloc>
 8009410:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8009414:	4607      	mov	r7, r0
 8009416:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800941a:	bb34      	cbnz	r4, 800946a <__d2b+0x6c>
 800941c:	9301      	str	r3, [sp, #4]
 800941e:	f1b8 0300 	subs.w	r3, r8, #0
 8009422:	d027      	beq.n	8009474 <__d2b+0x76>
 8009424:	a802      	add	r0, sp, #8
 8009426:	f840 3d08 	str.w	r3, [r0, #-8]!
 800942a:	f7ff fe01 	bl	8009030 <__lo0bits>
 800942e:	9900      	ldr	r1, [sp, #0]
 8009430:	b1f0      	cbz	r0, 8009470 <__d2b+0x72>
 8009432:	9a01      	ldr	r2, [sp, #4]
 8009434:	f1c0 0320 	rsb	r3, r0, #32
 8009438:	fa02 f303 	lsl.w	r3, r2, r3
 800943c:	430b      	orrs	r3, r1
 800943e:	40c2      	lsrs	r2, r0
 8009440:	617b      	str	r3, [r7, #20]
 8009442:	9201      	str	r2, [sp, #4]
 8009444:	9b01      	ldr	r3, [sp, #4]
 8009446:	61bb      	str	r3, [r7, #24]
 8009448:	2b00      	cmp	r3, #0
 800944a:	bf14      	ite	ne
 800944c:	2102      	movne	r1, #2
 800944e:	2101      	moveq	r1, #1
 8009450:	6139      	str	r1, [r7, #16]
 8009452:	b1c4      	cbz	r4, 8009486 <__d2b+0x88>
 8009454:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009458:	4404      	add	r4, r0
 800945a:	6034      	str	r4, [r6, #0]
 800945c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009460:	6028      	str	r0, [r5, #0]
 8009462:	4638      	mov	r0, r7
 8009464:	b003      	add	sp, #12
 8009466:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800946a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800946e:	e7d5      	b.n	800941c <__d2b+0x1e>
 8009470:	6179      	str	r1, [r7, #20]
 8009472:	e7e7      	b.n	8009444 <__d2b+0x46>
 8009474:	a801      	add	r0, sp, #4
 8009476:	f7ff fddb 	bl	8009030 <__lo0bits>
 800947a:	9b01      	ldr	r3, [sp, #4]
 800947c:	617b      	str	r3, [r7, #20]
 800947e:	2101      	movs	r1, #1
 8009480:	6139      	str	r1, [r7, #16]
 8009482:	3020      	adds	r0, #32
 8009484:	e7e5      	b.n	8009452 <__d2b+0x54>
 8009486:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800948a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800948e:	6030      	str	r0, [r6, #0]
 8009490:	6918      	ldr	r0, [r3, #16]
 8009492:	f7ff fdae 	bl	8008ff2 <__hi0bits>
 8009496:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800949a:	e7e1      	b.n	8009460 <__d2b+0x62>

0800949c <_calloc_r>:
 800949c:	b538      	push	{r3, r4, r5, lr}
 800949e:	fb02 f401 	mul.w	r4, r2, r1
 80094a2:	4621      	mov	r1, r4
 80094a4:	f000 f856 	bl	8009554 <_malloc_r>
 80094a8:	4605      	mov	r5, r0
 80094aa:	b118      	cbz	r0, 80094b4 <_calloc_r+0x18>
 80094ac:	4622      	mov	r2, r4
 80094ae:	2100      	movs	r1, #0
 80094b0:	f7fd ff36 	bl	8007320 <memset>
 80094b4:	4628      	mov	r0, r5
 80094b6:	bd38      	pop	{r3, r4, r5, pc}

080094b8 <_free_r>:
 80094b8:	b538      	push	{r3, r4, r5, lr}
 80094ba:	4605      	mov	r5, r0
 80094bc:	2900      	cmp	r1, #0
 80094be:	d045      	beq.n	800954c <_free_r+0x94>
 80094c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80094c4:	1f0c      	subs	r4, r1, #4
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	bfb8      	it	lt
 80094ca:	18e4      	addlt	r4, r4, r3
 80094cc:	f000 fa98 	bl	8009a00 <__malloc_lock>
 80094d0:	4a1f      	ldr	r2, [pc, #124]	; (8009550 <_free_r+0x98>)
 80094d2:	6813      	ldr	r3, [r2, #0]
 80094d4:	4610      	mov	r0, r2
 80094d6:	b933      	cbnz	r3, 80094e6 <_free_r+0x2e>
 80094d8:	6063      	str	r3, [r4, #4]
 80094da:	6014      	str	r4, [r2, #0]
 80094dc:	4628      	mov	r0, r5
 80094de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80094e2:	f000 ba8e 	b.w	8009a02 <__malloc_unlock>
 80094e6:	42a3      	cmp	r3, r4
 80094e8:	d90c      	bls.n	8009504 <_free_r+0x4c>
 80094ea:	6821      	ldr	r1, [r4, #0]
 80094ec:	1862      	adds	r2, r4, r1
 80094ee:	4293      	cmp	r3, r2
 80094f0:	bf04      	itt	eq
 80094f2:	681a      	ldreq	r2, [r3, #0]
 80094f4:	685b      	ldreq	r3, [r3, #4]
 80094f6:	6063      	str	r3, [r4, #4]
 80094f8:	bf04      	itt	eq
 80094fa:	1852      	addeq	r2, r2, r1
 80094fc:	6022      	streq	r2, [r4, #0]
 80094fe:	6004      	str	r4, [r0, #0]
 8009500:	e7ec      	b.n	80094dc <_free_r+0x24>
 8009502:	4613      	mov	r3, r2
 8009504:	685a      	ldr	r2, [r3, #4]
 8009506:	b10a      	cbz	r2, 800950c <_free_r+0x54>
 8009508:	42a2      	cmp	r2, r4
 800950a:	d9fa      	bls.n	8009502 <_free_r+0x4a>
 800950c:	6819      	ldr	r1, [r3, #0]
 800950e:	1858      	adds	r0, r3, r1
 8009510:	42a0      	cmp	r0, r4
 8009512:	d10b      	bne.n	800952c <_free_r+0x74>
 8009514:	6820      	ldr	r0, [r4, #0]
 8009516:	4401      	add	r1, r0
 8009518:	1858      	adds	r0, r3, r1
 800951a:	4282      	cmp	r2, r0
 800951c:	6019      	str	r1, [r3, #0]
 800951e:	d1dd      	bne.n	80094dc <_free_r+0x24>
 8009520:	6810      	ldr	r0, [r2, #0]
 8009522:	6852      	ldr	r2, [r2, #4]
 8009524:	605a      	str	r2, [r3, #4]
 8009526:	4401      	add	r1, r0
 8009528:	6019      	str	r1, [r3, #0]
 800952a:	e7d7      	b.n	80094dc <_free_r+0x24>
 800952c:	d902      	bls.n	8009534 <_free_r+0x7c>
 800952e:	230c      	movs	r3, #12
 8009530:	602b      	str	r3, [r5, #0]
 8009532:	e7d3      	b.n	80094dc <_free_r+0x24>
 8009534:	6820      	ldr	r0, [r4, #0]
 8009536:	1821      	adds	r1, r4, r0
 8009538:	428a      	cmp	r2, r1
 800953a:	bf04      	itt	eq
 800953c:	6811      	ldreq	r1, [r2, #0]
 800953e:	6852      	ldreq	r2, [r2, #4]
 8009540:	6062      	str	r2, [r4, #4]
 8009542:	bf04      	itt	eq
 8009544:	1809      	addeq	r1, r1, r0
 8009546:	6021      	streq	r1, [r4, #0]
 8009548:	605c      	str	r4, [r3, #4]
 800954a:	e7c7      	b.n	80094dc <_free_r+0x24>
 800954c:	bd38      	pop	{r3, r4, r5, pc}
 800954e:	bf00      	nop
 8009550:	20000310 	.word	0x20000310

08009554 <_malloc_r>:
 8009554:	b570      	push	{r4, r5, r6, lr}
 8009556:	1ccd      	adds	r5, r1, #3
 8009558:	f025 0503 	bic.w	r5, r5, #3
 800955c:	3508      	adds	r5, #8
 800955e:	2d0c      	cmp	r5, #12
 8009560:	bf38      	it	cc
 8009562:	250c      	movcc	r5, #12
 8009564:	2d00      	cmp	r5, #0
 8009566:	4606      	mov	r6, r0
 8009568:	db01      	blt.n	800956e <_malloc_r+0x1a>
 800956a:	42a9      	cmp	r1, r5
 800956c:	d903      	bls.n	8009576 <_malloc_r+0x22>
 800956e:	230c      	movs	r3, #12
 8009570:	6033      	str	r3, [r6, #0]
 8009572:	2000      	movs	r0, #0
 8009574:	bd70      	pop	{r4, r5, r6, pc}
 8009576:	f000 fa43 	bl	8009a00 <__malloc_lock>
 800957a:	4a21      	ldr	r2, [pc, #132]	; (8009600 <_malloc_r+0xac>)
 800957c:	6814      	ldr	r4, [r2, #0]
 800957e:	4621      	mov	r1, r4
 8009580:	b991      	cbnz	r1, 80095a8 <_malloc_r+0x54>
 8009582:	4c20      	ldr	r4, [pc, #128]	; (8009604 <_malloc_r+0xb0>)
 8009584:	6823      	ldr	r3, [r4, #0]
 8009586:	b91b      	cbnz	r3, 8009590 <_malloc_r+0x3c>
 8009588:	4630      	mov	r0, r6
 800958a:	f000 f97d 	bl	8009888 <_sbrk_r>
 800958e:	6020      	str	r0, [r4, #0]
 8009590:	4629      	mov	r1, r5
 8009592:	4630      	mov	r0, r6
 8009594:	f000 f978 	bl	8009888 <_sbrk_r>
 8009598:	1c43      	adds	r3, r0, #1
 800959a:	d124      	bne.n	80095e6 <_malloc_r+0x92>
 800959c:	230c      	movs	r3, #12
 800959e:	6033      	str	r3, [r6, #0]
 80095a0:	4630      	mov	r0, r6
 80095a2:	f000 fa2e 	bl	8009a02 <__malloc_unlock>
 80095a6:	e7e4      	b.n	8009572 <_malloc_r+0x1e>
 80095a8:	680b      	ldr	r3, [r1, #0]
 80095aa:	1b5b      	subs	r3, r3, r5
 80095ac:	d418      	bmi.n	80095e0 <_malloc_r+0x8c>
 80095ae:	2b0b      	cmp	r3, #11
 80095b0:	d90f      	bls.n	80095d2 <_malloc_r+0x7e>
 80095b2:	600b      	str	r3, [r1, #0]
 80095b4:	50cd      	str	r5, [r1, r3]
 80095b6:	18cc      	adds	r4, r1, r3
 80095b8:	4630      	mov	r0, r6
 80095ba:	f000 fa22 	bl	8009a02 <__malloc_unlock>
 80095be:	f104 000b 	add.w	r0, r4, #11
 80095c2:	1d23      	adds	r3, r4, #4
 80095c4:	f020 0007 	bic.w	r0, r0, #7
 80095c8:	1ac3      	subs	r3, r0, r3
 80095ca:	d0d3      	beq.n	8009574 <_malloc_r+0x20>
 80095cc:	425a      	negs	r2, r3
 80095ce:	50e2      	str	r2, [r4, r3]
 80095d0:	e7d0      	b.n	8009574 <_malloc_r+0x20>
 80095d2:	428c      	cmp	r4, r1
 80095d4:	684b      	ldr	r3, [r1, #4]
 80095d6:	bf16      	itet	ne
 80095d8:	6063      	strne	r3, [r4, #4]
 80095da:	6013      	streq	r3, [r2, #0]
 80095dc:	460c      	movne	r4, r1
 80095de:	e7eb      	b.n	80095b8 <_malloc_r+0x64>
 80095e0:	460c      	mov	r4, r1
 80095e2:	6849      	ldr	r1, [r1, #4]
 80095e4:	e7cc      	b.n	8009580 <_malloc_r+0x2c>
 80095e6:	1cc4      	adds	r4, r0, #3
 80095e8:	f024 0403 	bic.w	r4, r4, #3
 80095ec:	42a0      	cmp	r0, r4
 80095ee:	d005      	beq.n	80095fc <_malloc_r+0xa8>
 80095f0:	1a21      	subs	r1, r4, r0
 80095f2:	4630      	mov	r0, r6
 80095f4:	f000 f948 	bl	8009888 <_sbrk_r>
 80095f8:	3001      	adds	r0, #1
 80095fa:	d0cf      	beq.n	800959c <_malloc_r+0x48>
 80095fc:	6025      	str	r5, [r4, #0]
 80095fe:	e7db      	b.n	80095b8 <_malloc_r+0x64>
 8009600:	20000310 	.word	0x20000310
 8009604:	20000314 	.word	0x20000314

08009608 <__sfputc_r>:
 8009608:	6893      	ldr	r3, [r2, #8]
 800960a:	3b01      	subs	r3, #1
 800960c:	2b00      	cmp	r3, #0
 800960e:	b410      	push	{r4}
 8009610:	6093      	str	r3, [r2, #8]
 8009612:	da08      	bge.n	8009626 <__sfputc_r+0x1e>
 8009614:	6994      	ldr	r4, [r2, #24]
 8009616:	42a3      	cmp	r3, r4
 8009618:	db01      	blt.n	800961e <__sfputc_r+0x16>
 800961a:	290a      	cmp	r1, #10
 800961c:	d103      	bne.n	8009626 <__sfputc_r+0x1e>
 800961e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009622:	f7fe bb5d 	b.w	8007ce0 <__swbuf_r>
 8009626:	6813      	ldr	r3, [r2, #0]
 8009628:	1c58      	adds	r0, r3, #1
 800962a:	6010      	str	r0, [r2, #0]
 800962c:	7019      	strb	r1, [r3, #0]
 800962e:	4608      	mov	r0, r1
 8009630:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009634:	4770      	bx	lr

08009636 <__sfputs_r>:
 8009636:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009638:	4606      	mov	r6, r0
 800963a:	460f      	mov	r7, r1
 800963c:	4614      	mov	r4, r2
 800963e:	18d5      	adds	r5, r2, r3
 8009640:	42ac      	cmp	r4, r5
 8009642:	d101      	bne.n	8009648 <__sfputs_r+0x12>
 8009644:	2000      	movs	r0, #0
 8009646:	e007      	b.n	8009658 <__sfputs_r+0x22>
 8009648:	463a      	mov	r2, r7
 800964a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800964e:	4630      	mov	r0, r6
 8009650:	f7ff ffda 	bl	8009608 <__sfputc_r>
 8009654:	1c43      	adds	r3, r0, #1
 8009656:	d1f3      	bne.n	8009640 <__sfputs_r+0xa>
 8009658:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800965c <_vfiprintf_r>:
 800965c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009660:	460c      	mov	r4, r1
 8009662:	b09d      	sub	sp, #116	; 0x74
 8009664:	4617      	mov	r7, r2
 8009666:	461d      	mov	r5, r3
 8009668:	4606      	mov	r6, r0
 800966a:	b118      	cbz	r0, 8009674 <_vfiprintf_r+0x18>
 800966c:	6983      	ldr	r3, [r0, #24]
 800966e:	b90b      	cbnz	r3, 8009674 <_vfiprintf_r+0x18>
 8009670:	f7ff fb2a 	bl	8008cc8 <__sinit>
 8009674:	4b7c      	ldr	r3, [pc, #496]	; (8009868 <_vfiprintf_r+0x20c>)
 8009676:	429c      	cmp	r4, r3
 8009678:	d158      	bne.n	800972c <_vfiprintf_r+0xd0>
 800967a:	6874      	ldr	r4, [r6, #4]
 800967c:	89a3      	ldrh	r3, [r4, #12]
 800967e:	0718      	lsls	r0, r3, #28
 8009680:	d55e      	bpl.n	8009740 <_vfiprintf_r+0xe4>
 8009682:	6923      	ldr	r3, [r4, #16]
 8009684:	2b00      	cmp	r3, #0
 8009686:	d05b      	beq.n	8009740 <_vfiprintf_r+0xe4>
 8009688:	2300      	movs	r3, #0
 800968a:	9309      	str	r3, [sp, #36]	; 0x24
 800968c:	2320      	movs	r3, #32
 800968e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009692:	2330      	movs	r3, #48	; 0x30
 8009694:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009698:	9503      	str	r5, [sp, #12]
 800969a:	f04f 0b01 	mov.w	fp, #1
 800969e:	46b8      	mov	r8, r7
 80096a0:	4645      	mov	r5, r8
 80096a2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80096a6:	b10b      	cbz	r3, 80096ac <_vfiprintf_r+0x50>
 80096a8:	2b25      	cmp	r3, #37	; 0x25
 80096aa:	d154      	bne.n	8009756 <_vfiprintf_r+0xfa>
 80096ac:	ebb8 0a07 	subs.w	sl, r8, r7
 80096b0:	d00b      	beq.n	80096ca <_vfiprintf_r+0x6e>
 80096b2:	4653      	mov	r3, sl
 80096b4:	463a      	mov	r2, r7
 80096b6:	4621      	mov	r1, r4
 80096b8:	4630      	mov	r0, r6
 80096ba:	f7ff ffbc 	bl	8009636 <__sfputs_r>
 80096be:	3001      	adds	r0, #1
 80096c0:	f000 80c2 	beq.w	8009848 <_vfiprintf_r+0x1ec>
 80096c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096c6:	4453      	add	r3, sl
 80096c8:	9309      	str	r3, [sp, #36]	; 0x24
 80096ca:	f898 3000 	ldrb.w	r3, [r8]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	f000 80ba 	beq.w	8009848 <_vfiprintf_r+0x1ec>
 80096d4:	2300      	movs	r3, #0
 80096d6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80096da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80096de:	9304      	str	r3, [sp, #16]
 80096e0:	9307      	str	r3, [sp, #28]
 80096e2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80096e6:	931a      	str	r3, [sp, #104]	; 0x68
 80096e8:	46a8      	mov	r8, r5
 80096ea:	2205      	movs	r2, #5
 80096ec:	f818 1b01 	ldrb.w	r1, [r8], #1
 80096f0:	485e      	ldr	r0, [pc, #376]	; (800986c <_vfiprintf_r+0x210>)
 80096f2:	f7f6 fd75 	bl	80001e0 <memchr>
 80096f6:	9b04      	ldr	r3, [sp, #16]
 80096f8:	bb78      	cbnz	r0, 800975a <_vfiprintf_r+0xfe>
 80096fa:	06d9      	lsls	r1, r3, #27
 80096fc:	bf44      	itt	mi
 80096fe:	2220      	movmi	r2, #32
 8009700:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009704:	071a      	lsls	r2, r3, #28
 8009706:	bf44      	itt	mi
 8009708:	222b      	movmi	r2, #43	; 0x2b
 800970a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800970e:	782a      	ldrb	r2, [r5, #0]
 8009710:	2a2a      	cmp	r2, #42	; 0x2a
 8009712:	d02a      	beq.n	800976a <_vfiprintf_r+0x10e>
 8009714:	9a07      	ldr	r2, [sp, #28]
 8009716:	46a8      	mov	r8, r5
 8009718:	2000      	movs	r0, #0
 800971a:	250a      	movs	r5, #10
 800971c:	4641      	mov	r1, r8
 800971e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009722:	3b30      	subs	r3, #48	; 0x30
 8009724:	2b09      	cmp	r3, #9
 8009726:	d969      	bls.n	80097fc <_vfiprintf_r+0x1a0>
 8009728:	b360      	cbz	r0, 8009784 <_vfiprintf_r+0x128>
 800972a:	e024      	b.n	8009776 <_vfiprintf_r+0x11a>
 800972c:	4b50      	ldr	r3, [pc, #320]	; (8009870 <_vfiprintf_r+0x214>)
 800972e:	429c      	cmp	r4, r3
 8009730:	d101      	bne.n	8009736 <_vfiprintf_r+0xda>
 8009732:	68b4      	ldr	r4, [r6, #8]
 8009734:	e7a2      	b.n	800967c <_vfiprintf_r+0x20>
 8009736:	4b4f      	ldr	r3, [pc, #316]	; (8009874 <_vfiprintf_r+0x218>)
 8009738:	429c      	cmp	r4, r3
 800973a:	bf08      	it	eq
 800973c:	68f4      	ldreq	r4, [r6, #12]
 800973e:	e79d      	b.n	800967c <_vfiprintf_r+0x20>
 8009740:	4621      	mov	r1, r4
 8009742:	4630      	mov	r0, r6
 8009744:	f7fe fb1e 	bl	8007d84 <__swsetup_r>
 8009748:	2800      	cmp	r0, #0
 800974a:	d09d      	beq.n	8009688 <_vfiprintf_r+0x2c>
 800974c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009750:	b01d      	add	sp, #116	; 0x74
 8009752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009756:	46a8      	mov	r8, r5
 8009758:	e7a2      	b.n	80096a0 <_vfiprintf_r+0x44>
 800975a:	4a44      	ldr	r2, [pc, #272]	; (800986c <_vfiprintf_r+0x210>)
 800975c:	1a80      	subs	r0, r0, r2
 800975e:	fa0b f000 	lsl.w	r0, fp, r0
 8009762:	4318      	orrs	r0, r3
 8009764:	9004      	str	r0, [sp, #16]
 8009766:	4645      	mov	r5, r8
 8009768:	e7be      	b.n	80096e8 <_vfiprintf_r+0x8c>
 800976a:	9a03      	ldr	r2, [sp, #12]
 800976c:	1d11      	adds	r1, r2, #4
 800976e:	6812      	ldr	r2, [r2, #0]
 8009770:	9103      	str	r1, [sp, #12]
 8009772:	2a00      	cmp	r2, #0
 8009774:	db01      	blt.n	800977a <_vfiprintf_r+0x11e>
 8009776:	9207      	str	r2, [sp, #28]
 8009778:	e004      	b.n	8009784 <_vfiprintf_r+0x128>
 800977a:	4252      	negs	r2, r2
 800977c:	f043 0302 	orr.w	r3, r3, #2
 8009780:	9207      	str	r2, [sp, #28]
 8009782:	9304      	str	r3, [sp, #16]
 8009784:	f898 3000 	ldrb.w	r3, [r8]
 8009788:	2b2e      	cmp	r3, #46	; 0x2e
 800978a:	d10e      	bne.n	80097aa <_vfiprintf_r+0x14e>
 800978c:	f898 3001 	ldrb.w	r3, [r8, #1]
 8009790:	2b2a      	cmp	r3, #42	; 0x2a
 8009792:	d138      	bne.n	8009806 <_vfiprintf_r+0x1aa>
 8009794:	9b03      	ldr	r3, [sp, #12]
 8009796:	1d1a      	adds	r2, r3, #4
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	9203      	str	r2, [sp, #12]
 800979c:	2b00      	cmp	r3, #0
 800979e:	bfb8      	it	lt
 80097a0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80097a4:	f108 0802 	add.w	r8, r8, #2
 80097a8:	9305      	str	r3, [sp, #20]
 80097aa:	4d33      	ldr	r5, [pc, #204]	; (8009878 <_vfiprintf_r+0x21c>)
 80097ac:	f898 1000 	ldrb.w	r1, [r8]
 80097b0:	2203      	movs	r2, #3
 80097b2:	4628      	mov	r0, r5
 80097b4:	f7f6 fd14 	bl	80001e0 <memchr>
 80097b8:	b140      	cbz	r0, 80097cc <_vfiprintf_r+0x170>
 80097ba:	2340      	movs	r3, #64	; 0x40
 80097bc:	1b40      	subs	r0, r0, r5
 80097be:	fa03 f000 	lsl.w	r0, r3, r0
 80097c2:	9b04      	ldr	r3, [sp, #16]
 80097c4:	4303      	orrs	r3, r0
 80097c6:	f108 0801 	add.w	r8, r8, #1
 80097ca:	9304      	str	r3, [sp, #16]
 80097cc:	f898 1000 	ldrb.w	r1, [r8]
 80097d0:	482a      	ldr	r0, [pc, #168]	; (800987c <_vfiprintf_r+0x220>)
 80097d2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80097d6:	2206      	movs	r2, #6
 80097d8:	f108 0701 	add.w	r7, r8, #1
 80097dc:	f7f6 fd00 	bl	80001e0 <memchr>
 80097e0:	2800      	cmp	r0, #0
 80097e2:	d037      	beq.n	8009854 <_vfiprintf_r+0x1f8>
 80097e4:	4b26      	ldr	r3, [pc, #152]	; (8009880 <_vfiprintf_r+0x224>)
 80097e6:	bb1b      	cbnz	r3, 8009830 <_vfiprintf_r+0x1d4>
 80097e8:	9b03      	ldr	r3, [sp, #12]
 80097ea:	3307      	adds	r3, #7
 80097ec:	f023 0307 	bic.w	r3, r3, #7
 80097f0:	3308      	adds	r3, #8
 80097f2:	9303      	str	r3, [sp, #12]
 80097f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097f6:	444b      	add	r3, r9
 80097f8:	9309      	str	r3, [sp, #36]	; 0x24
 80097fa:	e750      	b.n	800969e <_vfiprintf_r+0x42>
 80097fc:	fb05 3202 	mla	r2, r5, r2, r3
 8009800:	2001      	movs	r0, #1
 8009802:	4688      	mov	r8, r1
 8009804:	e78a      	b.n	800971c <_vfiprintf_r+0xc0>
 8009806:	2300      	movs	r3, #0
 8009808:	f108 0801 	add.w	r8, r8, #1
 800980c:	9305      	str	r3, [sp, #20]
 800980e:	4619      	mov	r1, r3
 8009810:	250a      	movs	r5, #10
 8009812:	4640      	mov	r0, r8
 8009814:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009818:	3a30      	subs	r2, #48	; 0x30
 800981a:	2a09      	cmp	r2, #9
 800981c:	d903      	bls.n	8009826 <_vfiprintf_r+0x1ca>
 800981e:	2b00      	cmp	r3, #0
 8009820:	d0c3      	beq.n	80097aa <_vfiprintf_r+0x14e>
 8009822:	9105      	str	r1, [sp, #20]
 8009824:	e7c1      	b.n	80097aa <_vfiprintf_r+0x14e>
 8009826:	fb05 2101 	mla	r1, r5, r1, r2
 800982a:	2301      	movs	r3, #1
 800982c:	4680      	mov	r8, r0
 800982e:	e7f0      	b.n	8009812 <_vfiprintf_r+0x1b6>
 8009830:	ab03      	add	r3, sp, #12
 8009832:	9300      	str	r3, [sp, #0]
 8009834:	4622      	mov	r2, r4
 8009836:	4b13      	ldr	r3, [pc, #76]	; (8009884 <_vfiprintf_r+0x228>)
 8009838:	a904      	add	r1, sp, #16
 800983a:	4630      	mov	r0, r6
 800983c:	f7fd fe0c 	bl	8007458 <_printf_float>
 8009840:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8009844:	4681      	mov	r9, r0
 8009846:	d1d5      	bne.n	80097f4 <_vfiprintf_r+0x198>
 8009848:	89a3      	ldrh	r3, [r4, #12]
 800984a:	065b      	lsls	r3, r3, #25
 800984c:	f53f af7e 	bmi.w	800974c <_vfiprintf_r+0xf0>
 8009850:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009852:	e77d      	b.n	8009750 <_vfiprintf_r+0xf4>
 8009854:	ab03      	add	r3, sp, #12
 8009856:	9300      	str	r3, [sp, #0]
 8009858:	4622      	mov	r2, r4
 800985a:	4b0a      	ldr	r3, [pc, #40]	; (8009884 <_vfiprintf_r+0x228>)
 800985c:	a904      	add	r1, sp, #16
 800985e:	4630      	mov	r0, r6
 8009860:	f7fe f8b0 	bl	80079c4 <_printf_i>
 8009864:	e7ec      	b.n	8009840 <_vfiprintf_r+0x1e4>
 8009866:	bf00      	nop
 8009868:	08009cd4 	.word	0x08009cd4
 800986c:	08009e14 	.word	0x08009e14
 8009870:	08009cf4 	.word	0x08009cf4
 8009874:	08009cb4 	.word	0x08009cb4
 8009878:	08009e1a 	.word	0x08009e1a
 800987c:	08009e1e 	.word	0x08009e1e
 8009880:	08007459 	.word	0x08007459
 8009884:	08009637 	.word	0x08009637

08009888 <_sbrk_r>:
 8009888:	b538      	push	{r3, r4, r5, lr}
 800988a:	4c06      	ldr	r4, [pc, #24]	; (80098a4 <_sbrk_r+0x1c>)
 800988c:	2300      	movs	r3, #0
 800988e:	4605      	mov	r5, r0
 8009890:	4608      	mov	r0, r1
 8009892:	6023      	str	r3, [r4, #0]
 8009894:	f7f8 fac8 	bl	8001e28 <_sbrk>
 8009898:	1c43      	adds	r3, r0, #1
 800989a:	d102      	bne.n	80098a2 <_sbrk_r+0x1a>
 800989c:	6823      	ldr	r3, [r4, #0]
 800989e:	b103      	cbz	r3, 80098a2 <_sbrk_r+0x1a>
 80098a0:	602b      	str	r3, [r5, #0]
 80098a2:	bd38      	pop	{r3, r4, r5, pc}
 80098a4:	200005a0 	.word	0x200005a0

080098a8 <__sread>:
 80098a8:	b510      	push	{r4, lr}
 80098aa:	460c      	mov	r4, r1
 80098ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098b0:	f000 f8a8 	bl	8009a04 <_read_r>
 80098b4:	2800      	cmp	r0, #0
 80098b6:	bfab      	itete	ge
 80098b8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80098ba:	89a3      	ldrhlt	r3, [r4, #12]
 80098bc:	181b      	addge	r3, r3, r0
 80098be:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80098c2:	bfac      	ite	ge
 80098c4:	6563      	strge	r3, [r4, #84]	; 0x54
 80098c6:	81a3      	strhlt	r3, [r4, #12]
 80098c8:	bd10      	pop	{r4, pc}

080098ca <__swrite>:
 80098ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098ce:	461f      	mov	r7, r3
 80098d0:	898b      	ldrh	r3, [r1, #12]
 80098d2:	05db      	lsls	r3, r3, #23
 80098d4:	4605      	mov	r5, r0
 80098d6:	460c      	mov	r4, r1
 80098d8:	4616      	mov	r6, r2
 80098da:	d505      	bpl.n	80098e8 <__swrite+0x1e>
 80098dc:	2302      	movs	r3, #2
 80098de:	2200      	movs	r2, #0
 80098e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098e4:	f000 f868 	bl	80099b8 <_lseek_r>
 80098e8:	89a3      	ldrh	r3, [r4, #12]
 80098ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80098ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80098f2:	81a3      	strh	r3, [r4, #12]
 80098f4:	4632      	mov	r2, r6
 80098f6:	463b      	mov	r3, r7
 80098f8:	4628      	mov	r0, r5
 80098fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80098fe:	f000 b817 	b.w	8009930 <_write_r>

08009902 <__sseek>:
 8009902:	b510      	push	{r4, lr}
 8009904:	460c      	mov	r4, r1
 8009906:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800990a:	f000 f855 	bl	80099b8 <_lseek_r>
 800990e:	1c43      	adds	r3, r0, #1
 8009910:	89a3      	ldrh	r3, [r4, #12]
 8009912:	bf15      	itete	ne
 8009914:	6560      	strne	r0, [r4, #84]	; 0x54
 8009916:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800991a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800991e:	81a3      	strheq	r3, [r4, #12]
 8009920:	bf18      	it	ne
 8009922:	81a3      	strhne	r3, [r4, #12]
 8009924:	bd10      	pop	{r4, pc}

08009926 <__sclose>:
 8009926:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800992a:	f000 b813 	b.w	8009954 <_close_r>
	...

08009930 <_write_r>:
 8009930:	b538      	push	{r3, r4, r5, lr}
 8009932:	4c07      	ldr	r4, [pc, #28]	; (8009950 <_write_r+0x20>)
 8009934:	4605      	mov	r5, r0
 8009936:	4608      	mov	r0, r1
 8009938:	4611      	mov	r1, r2
 800993a:	2200      	movs	r2, #0
 800993c:	6022      	str	r2, [r4, #0]
 800993e:	461a      	mov	r2, r3
 8009940:	f7f8 fa22 	bl	8001d88 <_write>
 8009944:	1c43      	adds	r3, r0, #1
 8009946:	d102      	bne.n	800994e <_write_r+0x1e>
 8009948:	6823      	ldr	r3, [r4, #0]
 800994a:	b103      	cbz	r3, 800994e <_write_r+0x1e>
 800994c:	602b      	str	r3, [r5, #0]
 800994e:	bd38      	pop	{r3, r4, r5, pc}
 8009950:	200005a0 	.word	0x200005a0

08009954 <_close_r>:
 8009954:	b538      	push	{r3, r4, r5, lr}
 8009956:	4c06      	ldr	r4, [pc, #24]	; (8009970 <_close_r+0x1c>)
 8009958:	2300      	movs	r3, #0
 800995a:	4605      	mov	r5, r0
 800995c:	4608      	mov	r0, r1
 800995e:	6023      	str	r3, [r4, #0]
 8009960:	f7f8 fa2e 	bl	8001dc0 <_close>
 8009964:	1c43      	adds	r3, r0, #1
 8009966:	d102      	bne.n	800996e <_close_r+0x1a>
 8009968:	6823      	ldr	r3, [r4, #0]
 800996a:	b103      	cbz	r3, 800996e <_close_r+0x1a>
 800996c:	602b      	str	r3, [r5, #0]
 800996e:	bd38      	pop	{r3, r4, r5, pc}
 8009970:	200005a0 	.word	0x200005a0

08009974 <_fstat_r>:
 8009974:	b538      	push	{r3, r4, r5, lr}
 8009976:	4c07      	ldr	r4, [pc, #28]	; (8009994 <_fstat_r+0x20>)
 8009978:	2300      	movs	r3, #0
 800997a:	4605      	mov	r5, r0
 800997c:	4608      	mov	r0, r1
 800997e:	4611      	mov	r1, r2
 8009980:	6023      	str	r3, [r4, #0]
 8009982:	f7f8 fa29 	bl	8001dd8 <_fstat>
 8009986:	1c43      	adds	r3, r0, #1
 8009988:	d102      	bne.n	8009990 <_fstat_r+0x1c>
 800998a:	6823      	ldr	r3, [r4, #0]
 800998c:	b103      	cbz	r3, 8009990 <_fstat_r+0x1c>
 800998e:	602b      	str	r3, [r5, #0]
 8009990:	bd38      	pop	{r3, r4, r5, pc}
 8009992:	bf00      	nop
 8009994:	200005a0 	.word	0x200005a0

08009998 <_isatty_r>:
 8009998:	b538      	push	{r3, r4, r5, lr}
 800999a:	4c06      	ldr	r4, [pc, #24]	; (80099b4 <_isatty_r+0x1c>)
 800999c:	2300      	movs	r3, #0
 800999e:	4605      	mov	r5, r0
 80099a0:	4608      	mov	r0, r1
 80099a2:	6023      	str	r3, [r4, #0]
 80099a4:	f7f8 fa28 	bl	8001df8 <_isatty>
 80099a8:	1c43      	adds	r3, r0, #1
 80099aa:	d102      	bne.n	80099b2 <_isatty_r+0x1a>
 80099ac:	6823      	ldr	r3, [r4, #0]
 80099ae:	b103      	cbz	r3, 80099b2 <_isatty_r+0x1a>
 80099b0:	602b      	str	r3, [r5, #0]
 80099b2:	bd38      	pop	{r3, r4, r5, pc}
 80099b4:	200005a0 	.word	0x200005a0

080099b8 <_lseek_r>:
 80099b8:	b538      	push	{r3, r4, r5, lr}
 80099ba:	4c07      	ldr	r4, [pc, #28]	; (80099d8 <_lseek_r+0x20>)
 80099bc:	4605      	mov	r5, r0
 80099be:	4608      	mov	r0, r1
 80099c0:	4611      	mov	r1, r2
 80099c2:	2200      	movs	r2, #0
 80099c4:	6022      	str	r2, [r4, #0]
 80099c6:	461a      	mov	r2, r3
 80099c8:	f7f8 fa21 	bl	8001e0e <_lseek>
 80099cc:	1c43      	adds	r3, r0, #1
 80099ce:	d102      	bne.n	80099d6 <_lseek_r+0x1e>
 80099d0:	6823      	ldr	r3, [r4, #0]
 80099d2:	b103      	cbz	r3, 80099d6 <_lseek_r+0x1e>
 80099d4:	602b      	str	r3, [r5, #0]
 80099d6:	bd38      	pop	{r3, r4, r5, pc}
 80099d8:	200005a0 	.word	0x200005a0

080099dc <__ascii_mbtowc>:
 80099dc:	b082      	sub	sp, #8
 80099de:	b901      	cbnz	r1, 80099e2 <__ascii_mbtowc+0x6>
 80099e0:	a901      	add	r1, sp, #4
 80099e2:	b142      	cbz	r2, 80099f6 <__ascii_mbtowc+0x1a>
 80099e4:	b14b      	cbz	r3, 80099fa <__ascii_mbtowc+0x1e>
 80099e6:	7813      	ldrb	r3, [r2, #0]
 80099e8:	600b      	str	r3, [r1, #0]
 80099ea:	7812      	ldrb	r2, [r2, #0]
 80099ec:	1c10      	adds	r0, r2, #0
 80099ee:	bf18      	it	ne
 80099f0:	2001      	movne	r0, #1
 80099f2:	b002      	add	sp, #8
 80099f4:	4770      	bx	lr
 80099f6:	4610      	mov	r0, r2
 80099f8:	e7fb      	b.n	80099f2 <__ascii_mbtowc+0x16>
 80099fa:	f06f 0001 	mvn.w	r0, #1
 80099fe:	e7f8      	b.n	80099f2 <__ascii_mbtowc+0x16>

08009a00 <__malloc_lock>:
 8009a00:	4770      	bx	lr

08009a02 <__malloc_unlock>:
 8009a02:	4770      	bx	lr

08009a04 <_read_r>:
 8009a04:	b538      	push	{r3, r4, r5, lr}
 8009a06:	4c07      	ldr	r4, [pc, #28]	; (8009a24 <_read_r+0x20>)
 8009a08:	4605      	mov	r5, r0
 8009a0a:	4608      	mov	r0, r1
 8009a0c:	4611      	mov	r1, r2
 8009a0e:	2200      	movs	r2, #0
 8009a10:	6022      	str	r2, [r4, #0]
 8009a12:	461a      	mov	r2, r3
 8009a14:	f7f8 f99b 	bl	8001d4e <_read>
 8009a18:	1c43      	adds	r3, r0, #1
 8009a1a:	d102      	bne.n	8009a22 <_read_r+0x1e>
 8009a1c:	6823      	ldr	r3, [r4, #0]
 8009a1e:	b103      	cbz	r3, 8009a22 <_read_r+0x1e>
 8009a20:	602b      	str	r3, [r5, #0]
 8009a22:	bd38      	pop	{r3, r4, r5, pc}
 8009a24:	200005a0 	.word	0x200005a0

08009a28 <__ascii_wctomb>:
 8009a28:	b149      	cbz	r1, 8009a3e <__ascii_wctomb+0x16>
 8009a2a:	2aff      	cmp	r2, #255	; 0xff
 8009a2c:	bf85      	ittet	hi
 8009a2e:	238a      	movhi	r3, #138	; 0x8a
 8009a30:	6003      	strhi	r3, [r0, #0]
 8009a32:	700a      	strbls	r2, [r1, #0]
 8009a34:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8009a38:	bf98      	it	ls
 8009a3a:	2001      	movls	r0, #1
 8009a3c:	4770      	bx	lr
 8009a3e:	4608      	mov	r0, r1
 8009a40:	4770      	bx	lr
	...

08009a44 <_init>:
 8009a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a46:	bf00      	nop
 8009a48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a4a:	bc08      	pop	{r3}
 8009a4c:	469e      	mov	lr, r3
 8009a4e:	4770      	bx	lr

08009a50 <_fini>:
 8009a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a52:	bf00      	nop
 8009a54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a56:	bc08      	pop	{r3}
 8009a58:	469e      	mov	lr, r3
 8009a5a:	4770      	bx	lr
