

================================================================
== Vitis HLS Report for 'export_output_buffer_c1_Pipeline_BW2'
================================================================
* Date:           Thu Nov  2 17:54:05 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- BW      |      255|      255|         1|          1|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     50|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      10|     77|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln80_fu_136_p2   |         +|   0|  0|  15|           8|           1|
    |add_ln82_fu_146_p2   |         +|   0|  0|  20|          13|          13|
    |icmp_ln80_fu_130_p2  |      icmp|   0|  0|  15|           8|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  50|          29|          16|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_w  |   9|          2|    8|         16|
    |w_1_fu_50           |   9|          2|    8|         16|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  27|          6|   17|         34|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |w_1_fu_50    |  8|   0|    8|          0|
    +-------------+---+----+-----+-----------+
    |Total        | 10|   0|   10|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                      export_output_buffer_c1_Pipeline_BW2|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                      export_output_buffer_c1_Pipeline_BW2|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                      export_output_buffer_c1_Pipeline_BW2|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                      export_output_buffer_c1_Pipeline_BW2|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                      export_output_buffer_c1_Pipeline_BW2|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                      export_output_buffer_c1_Pipeline_BW2|  return value|
|sub_ln82_1                                                         |   in|   13|     ap_none|                                                sub_ln82_1|        scalar|
|trunc_ln77_mid2                                                    |   in|    2|     ap_none|                                           trunc_ln77_mid2|        scalar|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0  |  out|   13|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0  |  out|   13|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0  |  out|   13|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0    |  out|   13|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0          |  out|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.05>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%w_1 = alloca i32 1"   --->   Operation 4 'alloca' 'w_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln77_mid2_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln77_mid2"   --->   Operation 5 'read' 'trunc_ln77_mid2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sub_ln82_1_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %sub_ln82_1"   --->   Operation 6 'read' 'sub_ln82_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %w_1"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.1.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%w = load i8 %w_1" [src/conv1.cpp:80->src/conv1.cpp:154]   --->   Operation 9 'load' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.76ns)   --->   "%icmp_ln80 = icmp_eq  i8 %w, i8 255" [src/conv1.cpp:80->src/conv1.cpp:154]   --->   Operation 11 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.76ns)   --->   "%add_ln80 = add i8 %w, i8 1" [src/conv1.cpp:80->src/conv1.cpp:154]   --->   Operation 12 'add' 'add_ln80' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %for.inc.1.i.split, void %for.inc13.1.i.exitStub" [src/conv1.cpp:80->src/conv1.cpp:154]   --->   Operation 13 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i8 %w" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 14 'zext' 'zext_ln82' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.82ns)   --->   "%add_ln82 = add i13 %sub_ln82_1_read, i13 %zext_ln82" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 15 'add' 'add_ln82' <Predicate = (!icmp_ln80)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln82_2 = zext i13 %add_ln82" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 16 'zext' 'zext_ln82_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i64 0, i64 %zext_ln82_2" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 17 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i64 0, i64 %zext_ln82_2" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 18 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %zext_ln82_2" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 19 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %zext_ln82_2" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 20 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln80 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:80->src/conv1.cpp:154]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv1.cpp:80->src/conv1.cpp:154]   --->   Operation 22 'specloopname' 'specloopname_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.73ns)   --->   "%switch_ln82 = switch i2 %trunc_ln77_mid2_read, void %arrayidx1223.1.i.case.3, i2 0, void %arrayidx1223.1.i.case.0, i2 1, void %arrayidx1223.1.i.case.1, i2 2, void %arrayidx1223.1.i.case.2" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 23 'switch' 'switch_ln82' <Predicate = (!icmp_ln80)> <Delay = 0.73>
ST_1 : Operation 24 [1/1] (1.23ns)   --->   "%store_ln82 = store i32 0, i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 24 'store' 'store_ln82' <Predicate = (!icmp_ln80 & trunc_ln77_mid2_read == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7650> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx1223.1.i.exit" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 25 'br' 'br_ln82' <Predicate = (!icmp_ln80 & trunc_ln77_mid2_read == 2)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.23ns)   --->   "%store_ln82 = store i32 0, i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 26 'store' 'store_ln82' <Predicate = (!icmp_ln80 & trunc_ln77_mid2_read == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7650> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx1223.1.i.exit" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 27 'br' 'br_ln82' <Predicate = (!icmp_ln80 & trunc_ln77_mid2_read == 1)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.23ns)   --->   "%store_ln82 = store i32 0, i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 28 'store' 'store_ln82' <Predicate = (!icmp_ln80 & trunc_ln77_mid2_read == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7650> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx1223.1.i.exit" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 29 'br' 'br_ln82' <Predicate = (!icmp_ln80 & trunc_ln77_mid2_read == 0)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.23ns)   --->   "%store_ln82 = store i32 0, i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 30 'store' 'store_ln82' <Predicate = (!icmp_ln80 & trunc_ln77_mid2_read == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7650> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx1223.1.i.exit" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 31 'br' 'br_ln82' <Predicate = (!icmp_ln80 & trunc_ln77_mid2_read == 3)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln80 = store i8 %add_ln80, i8 %w_1" [src/conv1.cpp:80->src/conv1.cpp:154]   --->   Operation 32 'store' 'store_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln80 = br void %for.inc.1.i" [src/conv1.cpp:80->src/conv1.cpp:154]   --->   Operation 33 'br' 'br_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub_ln82_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln77_mid2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w_1                                                       (alloca           ) [ 01]
trunc_ln77_mid2_read                                      (read             ) [ 01]
sub_ln82_1_read                                           (read             ) [ 00]
store_ln0                                                 (store            ) [ 00]
br_ln0                                                    (br               ) [ 00]
w                                                         (load             ) [ 00]
specpipeline_ln0                                          (specpipeline     ) [ 00]
icmp_ln80                                                 (icmp             ) [ 01]
add_ln80                                                  (add              ) [ 00]
br_ln80                                                   (br               ) [ 00]
zext_ln82                                                 (zext             ) [ 00]
add_ln82                                                  (add              ) [ 00]
zext_ln82_2                                               (zext             ) [ 00]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24 (getelementptr    ) [ 00]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25 (getelementptr    ) [ 00]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26 (getelementptr    ) [ 00]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27 (getelementptr    ) [ 00]
speclooptripcount_ln80                                    (speclooptripcount) [ 00]
specloopname_ln80                                         (specloopname     ) [ 00]
switch_ln82                                               (switch           ) [ 00]
store_ln82                                                (store            ) [ 00]
br_ln82                                                   (br               ) [ 00]
store_ln82                                                (store            ) [ 00]
br_ln82                                                   (br               ) [ 00]
store_ln82                                                (store            ) [ 00]
br_ln82                                                   (br               ) [ 00]
store_ln82                                                (store            ) [ 00]
br_ln82                                                   (br               ) [ 00]
store_ln80                                                (store            ) [ 00]
br_ln80                                                   (br               ) [ 00]
ret_ln0                                                   (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub_ln82_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln82_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln77_mid2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln77_mid2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="w_1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="trunc_ln77_mid2_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="2" slack="0"/>
<pin id="56" dir="0" index="1" bw="2" slack="0"/>
<pin id="57" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln77_mid2_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="sub_ln82_1_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="13" slack="0"/>
<pin id="62" dir="0" index="1" bw="13" slack="0"/>
<pin id="63" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln82_1_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="13" slack="0"/>
<pin id="70" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="13" slack="0"/>
<pin id="77" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="13" slack="0"/>
<pin id="84" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="13" slack="0"/>
<pin id="91" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln82_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="13" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln82_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="13" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln82_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="13" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln82_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="13" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln0_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="w_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln80_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add_ln80_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln82_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="add_ln82_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="13" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln82_2_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="13" slack="0"/>
<pin id="154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82_2/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln80_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/1 "/>
</bind>
</comp>

<comp id="165" class="1005" name="w_1_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="w_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="32" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="32" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="32" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="48" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="100"><net_src comp="80" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="48" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="107"><net_src comp="73" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="113"><net_src comp="48" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="114"><net_src comp="66" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="120"><net_src comp="48" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="121"><net_src comp="87" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="127" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="127" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="127" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="60" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="142" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="146" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="158"><net_src comp="152" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="159"><net_src comp="152" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="164"><net_src comp="136" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="50" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="170"><net_src comp="165" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="171"><net_src comp="165" pin="1"/><net_sink comp="160" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3 | {1 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 | {1 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {1 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {1 }
 - Input state : 
	Port: export_output_buffer_c1_Pipeline_BW2 : sub_ln82_1 | {1 }
	Port: export_output_buffer_c1_Pipeline_BW2 : trunc_ln77_mid2 | {1 }
	Port: export_output_buffer_c1_Pipeline_BW2 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3 | {}
	Port: export_output_buffer_c1_Pipeline_BW2 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 | {}
	Port: export_output_buffer_c1_Pipeline_BW2 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {}
	Port: export_output_buffer_c1_Pipeline_BW2 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {}
  - Chain level:
	State 1
		store_ln0 : 1
		w : 1
		icmp_ln80 : 2
		add_ln80 : 2
		br_ln80 : 3
		zext_ln82 : 2
		add_ln82 : 3
		zext_ln82_2 : 4
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27 : 5
		store_ln82 : 6
		store_ln82 : 6
		store_ln82 : 6
		store_ln82 : 6
		store_ln80 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|    add   |         add_ln80_fu_136         |    0    |    15   |
|          |         add_ln82_fu_146         |    0    |    20   |
|----------|---------------------------------|---------|---------|
|   icmp   |         icmp_ln80_fu_130        |    0    |    15   |
|----------|---------------------------------|---------|---------|
|   read   | trunc_ln77_mid2_read_read_fu_54 |    0    |    0    |
|          |    sub_ln82_1_read_read_fu_60   |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   zext   |         zext_ln82_fu_142        |    0    |    0    |
|          |        zext_ln82_2_fu_152       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    50   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|w_1_reg_165|    8   |
+-----------+--------+
|   Total   |    8   |
+-----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   50   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    8   |    -   |
+-----------+--------+--------+
|   Total   |    8   |   50   |
+-----------+--------+--------+
