Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun  5 18:17:21 2022
| Host         : Chiro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_receiver_wrapper_timing_summary_routed.rpt -pb design_receiver_wrapper_timing_summary_routed.pb -rpx design_receiver_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_receiver_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/update_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_receiver_i/ReceiverWrapper_0/inst/Receiver/started_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 43 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.745        0.000                      0                  595        0.165        0.000                      0                  595        7.000        0.000                       0                   314  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                     ------------       ----------      --------------
clk_50M                                   {0.000 10.000}     20.000          50.000          
  clk_out1_design_receiver_clk_wiz_0_0_1  {0.000 8.333}      16.667          60.000          
  clkfbout_design_receiver_clk_wiz_0_0_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M                                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_out1_design_receiver_clk_wiz_0_0_1        2.745        0.000                      0                  595        0.165        0.000                      0                  595        7.833        0.000                       0                   310  
  clkfbout_design_receiver_clk_wiz_0_0_1                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_receiver_clk_wiz_0_0_1
  To Clock:  clk_out1_design_receiver_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@16.667ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.824ns  (logic 7.120ns (51.506%)  route 6.704ns (48.494%))
  Logic Levels:           24  (CARRY4=15 LUT2=2 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 15.686 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         1.574    -0.508    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X111Y91        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.379    -0.129 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/Q
                         net (fo=2, routed)           0.638     0.509    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/offsetNow[1]
    SLICE_X111Y85        LUT2 (Prop_lut2_I1_O)        0.105     0.614 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.614    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.071 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.071    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.331 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_1/O[3]
                         net (fo=9, routed)           0.868     2.199    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_refData_T_1[7]
    SLICE_X108Y83        LUT3 (Prop_lut3_I1_O)        0.279     2.478 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_1/O
                         net (fo=4, routed)           0.546     3.023    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_1_n_0
    SLICE_X110Y82        LUT4 (Prop_lut4_I0_O)        0.268     3.291 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.291    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_5_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     3.623 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.623    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.721 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.721    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.921 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2/O[2]
                         net (fo=3, routed)           0.504     4.425    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2_n_5
    SLICE_X108Y85        LUT3 (Prop_lut3_I1_O)        0.253     4.678 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10/O
                         net (fo=3, routed)           0.250     4.928    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10_n_0
    SLICE_X108Y86        LUT5 (Prop_lut5_I3_O)        0.105     5.033 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3/O
                         net (fo=1, routed)           0.265     5.298    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.442     5.740 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1/O[2]
                         net (fo=2, routed)           0.482     6.222    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_n_5
    SLICE_X106Y85        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.460     6.682 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry/O[0]
                         net (fo=1, routed)           0.460     7.142    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry_n_7
    SLICE_X107Y85        LUT2 (Prop_lut2_I1_O)        0.249     7.391 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_3/O
                         net (fo=1, routed)           0.000     7.391    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_3_n_0
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     7.844 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry/O[2]
                         net (fo=5, routed)           0.472     8.316    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_n_5
    SLICE_X107Y87        LUT3 (Prop_lut3_I0_O)        0.253     8.569 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_1/O
                         net (fo=4, routed)           0.500     9.069    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_27[6]
    SLICE_X107Y89        LUT4 (Prop_lut4_I3_O)        0.105     9.174 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.174    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.631 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.631    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_n_0
    SLICE_X107Y90        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     9.847 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5/CO[0]
                         net (fo=21, routed)          0.680    10.527    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5_n_3
    SLICE_X104Y88        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.623    11.150 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.150    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__0_i_5_n_0
    SLICE_X104Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.250 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.250    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_6_n_0
    SLICE_X104Y90        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    11.449 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__2_i_6/O[2]
                         net (fo=6, routed)           0.534    11.983    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_12[15]
    SLICE_X107Y91        LUT4 (Prop_lut4_I1_O)        0.244    12.227 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__2_i_1/O
                         net (fo=4, routed)           0.506    12.733    design_receiver_i/ReceiverWrapper_0/inst/Receiver/in_0[15]
    SLICE_X106Y90        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    13.051 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.051    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__2_n_0
    SLICE_X106Y91        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    13.316 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__3/O[1]
                         net (fo=1, routed)           0.000    13.316    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[19]_0[1]
    SLICE_X106Y91        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clock_in (IN)
                         net (fo=0)                   0.000    16.667    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         1.412    15.686    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X106Y91        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[17]/C
                         clock pessimism              0.406    16.092    
                         clock uncertainty           -0.091    16.002    
    SLICE_X106Y91        FDRE (Setup_fdre_C_D)        0.059    16.061    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[17]
  -------------------------------------------------------------------
                         required time                         16.061    
                         arrival time                         -13.316    
  -------------------------------------------------------------------
                         slack                                  2.745    

Slack (MET) :             2.750ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@16.667ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.819ns  (logic 7.115ns (51.488%)  route 6.704ns (48.512%))
  Logic Levels:           24  (CARRY4=15 LUT2=2 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 15.686 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         1.574    -0.508    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X111Y91        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.379    -0.129 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/Q
                         net (fo=2, routed)           0.638     0.509    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/offsetNow[1]
    SLICE_X111Y85        LUT2 (Prop_lut2_I1_O)        0.105     0.614 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.614    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.071 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.071    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.331 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_1/O[3]
                         net (fo=9, routed)           0.868     2.199    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_refData_T_1[7]
    SLICE_X108Y83        LUT3 (Prop_lut3_I1_O)        0.279     2.478 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_1/O
                         net (fo=4, routed)           0.546     3.023    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_1_n_0
    SLICE_X110Y82        LUT4 (Prop_lut4_I0_O)        0.268     3.291 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.291    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_5_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     3.623 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.623    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.721 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.721    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.921 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2/O[2]
                         net (fo=3, routed)           0.504     4.425    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2_n_5
    SLICE_X108Y85        LUT3 (Prop_lut3_I1_O)        0.253     4.678 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10/O
                         net (fo=3, routed)           0.250     4.928    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10_n_0
    SLICE_X108Y86        LUT5 (Prop_lut5_I3_O)        0.105     5.033 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3/O
                         net (fo=1, routed)           0.265     5.298    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.442     5.740 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1/O[2]
                         net (fo=2, routed)           0.482     6.222    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_n_5
    SLICE_X106Y85        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.460     6.682 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry/O[0]
                         net (fo=1, routed)           0.460     7.142    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry_n_7
    SLICE_X107Y85        LUT2 (Prop_lut2_I1_O)        0.249     7.391 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_3/O
                         net (fo=1, routed)           0.000     7.391    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_3_n_0
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     7.844 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry/O[2]
                         net (fo=5, routed)           0.472     8.316    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_n_5
    SLICE_X107Y87        LUT3 (Prop_lut3_I0_O)        0.253     8.569 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_1/O
                         net (fo=4, routed)           0.500     9.069    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_27[6]
    SLICE_X107Y89        LUT4 (Prop_lut4_I3_O)        0.105     9.174 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.174    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.631 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.631    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_n_0
    SLICE_X107Y90        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     9.847 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5/CO[0]
                         net (fo=21, routed)          0.680    10.527    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5_n_3
    SLICE_X104Y88        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.623    11.150 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.150    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__0_i_5_n_0
    SLICE_X104Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.250 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.250    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_6_n_0
    SLICE_X104Y90        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    11.449 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__2_i_6/O[2]
                         net (fo=6, routed)           0.534    11.983    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_12[15]
    SLICE_X107Y91        LUT4 (Prop_lut4_I1_O)        0.244    12.227 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__2_i_1/O
                         net (fo=4, routed)           0.506    12.733    design_receiver_i/ReceiverWrapper_0/inst/Receiver/in_0[15]
    SLICE_X106Y90        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    13.051 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.051    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__2_n_0
    SLICE_X106Y91        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    13.311 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__3/O[3]
                         net (fo=1, routed)           0.000    13.311    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[19]_0[3]
    SLICE_X106Y91        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clock_in (IN)
                         net (fo=0)                   0.000    16.667    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         1.412    15.686    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X106Y91        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[19]/C
                         clock pessimism              0.406    16.092    
                         clock uncertainty           -0.091    16.002    
    SLICE_X106Y91        FDRE (Setup_fdre_C_D)        0.059    16.061    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[19]
  -------------------------------------------------------------------
                         required time                         16.061    
                         arrival time                         -13.311    
  -------------------------------------------------------------------
                         slack                                  2.750    

Slack (MET) :             2.810ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@16.667ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.759ns  (logic 7.055ns (51.276%)  route 6.704ns (48.724%))
  Logic Levels:           24  (CARRY4=15 LUT2=2 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 15.686 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         1.574    -0.508    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X111Y91        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.379    -0.129 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/Q
                         net (fo=2, routed)           0.638     0.509    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/offsetNow[1]
    SLICE_X111Y85        LUT2 (Prop_lut2_I1_O)        0.105     0.614 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.614    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.071 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.071    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.331 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_1/O[3]
                         net (fo=9, routed)           0.868     2.199    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_refData_T_1[7]
    SLICE_X108Y83        LUT3 (Prop_lut3_I1_O)        0.279     2.478 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_1/O
                         net (fo=4, routed)           0.546     3.023    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_1_n_0
    SLICE_X110Y82        LUT4 (Prop_lut4_I0_O)        0.268     3.291 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.291    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_5_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     3.623 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.623    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.721 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.721    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.921 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2/O[2]
                         net (fo=3, routed)           0.504     4.425    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2_n_5
    SLICE_X108Y85        LUT3 (Prop_lut3_I1_O)        0.253     4.678 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10/O
                         net (fo=3, routed)           0.250     4.928    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10_n_0
    SLICE_X108Y86        LUT5 (Prop_lut5_I3_O)        0.105     5.033 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3/O
                         net (fo=1, routed)           0.265     5.298    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.442     5.740 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1/O[2]
                         net (fo=2, routed)           0.482     6.222    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_n_5
    SLICE_X106Y85        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.460     6.682 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry/O[0]
                         net (fo=1, routed)           0.460     7.142    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry_n_7
    SLICE_X107Y85        LUT2 (Prop_lut2_I1_O)        0.249     7.391 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_3/O
                         net (fo=1, routed)           0.000     7.391    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_3_n_0
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     7.844 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry/O[2]
                         net (fo=5, routed)           0.472     8.316    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_n_5
    SLICE_X107Y87        LUT3 (Prop_lut3_I0_O)        0.253     8.569 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_1/O
                         net (fo=4, routed)           0.500     9.069    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_27[6]
    SLICE_X107Y89        LUT4 (Prop_lut4_I3_O)        0.105     9.174 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.174    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.631 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.631    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_n_0
    SLICE_X107Y90        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     9.847 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5/CO[0]
                         net (fo=21, routed)          0.680    10.527    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5_n_3
    SLICE_X104Y88        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.623    11.150 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.150    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__0_i_5_n_0
    SLICE_X104Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.250 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.250    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_6_n_0
    SLICE_X104Y90        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    11.449 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__2_i_6/O[2]
                         net (fo=6, routed)           0.534    11.983    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_12[15]
    SLICE_X107Y91        LUT4 (Prop_lut4_I1_O)        0.244    12.227 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__2_i_1/O
                         net (fo=4, routed)           0.506    12.733    design_receiver_i/ReceiverWrapper_0/inst/Receiver/in_0[15]
    SLICE_X106Y90        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    13.051 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.051    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__2_n_0
    SLICE_X106Y91        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    13.251 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__3/O[2]
                         net (fo=1, routed)           0.000    13.251    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[19]_0[2]
    SLICE_X106Y91        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clock_in (IN)
                         net (fo=0)                   0.000    16.667    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         1.412    15.686    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X106Y91        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[18]/C
                         clock pessimism              0.406    16.092    
                         clock uncertainty           -0.091    16.002    
    SLICE_X106Y91        FDRE (Setup_fdre_C_D)        0.059    16.061    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[18]
  -------------------------------------------------------------------
                         required time                         16.061    
                         arrival time                         -13.251    
  -------------------------------------------------------------------
                         slack                                  2.810    

Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@16.667ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.740ns  (logic 7.036ns (51.209%)  route 6.704ns (48.791%))
  Logic Levels:           24  (CARRY4=15 LUT2=2 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 15.686 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         1.574    -0.508    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X111Y91        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.379    -0.129 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/Q
                         net (fo=2, routed)           0.638     0.509    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/offsetNow[1]
    SLICE_X111Y85        LUT2 (Prop_lut2_I1_O)        0.105     0.614 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.614    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.071 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.071    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.331 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_1/O[3]
                         net (fo=9, routed)           0.868     2.199    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_refData_T_1[7]
    SLICE_X108Y83        LUT3 (Prop_lut3_I1_O)        0.279     2.478 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_1/O
                         net (fo=4, routed)           0.546     3.023    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_1_n_0
    SLICE_X110Y82        LUT4 (Prop_lut4_I0_O)        0.268     3.291 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.291    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_5_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     3.623 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.623    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.721 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.721    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.921 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2/O[2]
                         net (fo=3, routed)           0.504     4.425    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2_n_5
    SLICE_X108Y85        LUT3 (Prop_lut3_I1_O)        0.253     4.678 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10/O
                         net (fo=3, routed)           0.250     4.928    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10_n_0
    SLICE_X108Y86        LUT5 (Prop_lut5_I3_O)        0.105     5.033 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3/O
                         net (fo=1, routed)           0.265     5.298    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.442     5.740 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1/O[2]
                         net (fo=2, routed)           0.482     6.222    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_n_5
    SLICE_X106Y85        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.460     6.682 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry/O[0]
                         net (fo=1, routed)           0.460     7.142    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry_n_7
    SLICE_X107Y85        LUT2 (Prop_lut2_I1_O)        0.249     7.391 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_3/O
                         net (fo=1, routed)           0.000     7.391    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_3_n_0
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     7.844 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry/O[2]
                         net (fo=5, routed)           0.472     8.316    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_n_5
    SLICE_X107Y87        LUT3 (Prop_lut3_I0_O)        0.253     8.569 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_1/O
                         net (fo=4, routed)           0.500     9.069    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_27[6]
    SLICE_X107Y89        LUT4 (Prop_lut4_I3_O)        0.105     9.174 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.174    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.631 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.631    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_n_0
    SLICE_X107Y90        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     9.847 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5/CO[0]
                         net (fo=21, routed)          0.680    10.527    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5_n_3
    SLICE_X104Y88        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.623    11.150 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.150    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__0_i_5_n_0
    SLICE_X104Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.250 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.250    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_6_n_0
    SLICE_X104Y90        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    11.449 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__2_i_6/O[2]
                         net (fo=6, routed)           0.534    11.983    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_12[15]
    SLICE_X107Y91        LUT4 (Prop_lut4_I1_O)        0.244    12.227 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__2_i_1/O
                         net (fo=4, routed)           0.506    12.733    design_receiver_i/ReceiverWrapper_0/inst/Receiver/in_0[15]
    SLICE_X106Y90        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    13.051 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.051    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__2_n_0
    SLICE_X106Y91        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    13.232 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__3/O[0]
                         net (fo=1, routed)           0.000    13.232    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[19]_0[0]
    SLICE_X106Y91        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clock_in (IN)
                         net (fo=0)                   0.000    16.667    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         1.412    15.686    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X106Y91        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[16]/C
                         clock pessimism              0.406    16.092    
                         clock uncertainty           -0.091    16.002    
    SLICE_X106Y91        FDRE (Setup_fdre_C_D)        0.059    16.061    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[16]
  -------------------------------------------------------------------
                         required time                         16.061    
                         arrival time                         -13.232    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@16.667ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.245ns  (logic 7.034ns (53.107%)  route 6.211ns (46.893%))
  Logic Levels:           23  (CARRY4=14 LUT2=2 LUT3=3 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 15.686 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         1.574    -0.508    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X111Y91        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.379    -0.129 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/Q
                         net (fo=2, routed)           0.638     0.509    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/offsetNow[1]
    SLICE_X111Y85        LUT2 (Prop_lut2_I1_O)        0.105     0.614 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.614    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.071 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.071    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.331 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_1/O[3]
                         net (fo=9, routed)           0.868     2.199    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_refData_T_1[7]
    SLICE_X108Y83        LUT3 (Prop_lut3_I1_O)        0.279     2.478 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_1/O
                         net (fo=4, routed)           0.546     3.023    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_1_n_0
    SLICE_X110Y82        LUT4 (Prop_lut4_I0_O)        0.268     3.291 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.291    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_5_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     3.623 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.623    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.721 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.721    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.921 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2/O[2]
                         net (fo=3, routed)           0.504     4.425    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2_n_5
    SLICE_X108Y85        LUT3 (Prop_lut3_I1_O)        0.253     4.678 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10/O
                         net (fo=3, routed)           0.250     4.928    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10_n_0
    SLICE_X108Y86        LUT5 (Prop_lut5_I3_O)        0.105     5.033 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3/O
                         net (fo=1, routed)           0.265     5.298    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.442     5.740 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1/O[2]
                         net (fo=2, routed)           0.482     6.222    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_n_5
    SLICE_X106Y85        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.460     6.682 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry/O[0]
                         net (fo=1, routed)           0.460     7.142    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry_n_7
    SLICE_X107Y85        LUT2 (Prop_lut2_I1_O)        0.249     7.391 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_3/O
                         net (fo=1, routed)           0.000     7.391    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_3_n_0
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     7.844 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry/O[2]
                         net (fo=5, routed)           0.472     8.316    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_n_5
    SLICE_X107Y87        LUT3 (Prop_lut3_I0_O)        0.253     8.569 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_1/O
                         net (fo=4, routed)           0.500     9.069    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_27[6]
    SLICE_X107Y89        LUT4 (Prop_lut4_I3_O)        0.105     9.174 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.174    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.631 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.631    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_n_0
    SLICE_X107Y90        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     9.847 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5/CO[0]
                         net (fo=21, routed)          0.680    10.527    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5_n_3
    SLICE_X104Y88        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.623    11.150 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.150    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__0_i_5_n_0
    SLICE_X104Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    11.349 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_6/O[2]
                         net (fo=1, routed)           0.547    11.896    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_12[11]
    SLICE_X106Y89        LUT5 (Prop_lut5_I2_O)        0.244    12.140 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.140    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc_n_45
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    12.472 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.472    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__1_n_0
    SLICE_X106Y90        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.737 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__2/O[1]
                         net (fo=1, routed)           0.000    12.737    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[15]_1[1]
    SLICE_X106Y90        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clock_in (IN)
                         net (fo=0)                   0.000    16.667    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         1.412    15.686    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X106Y90        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[13]/C
                         clock pessimism              0.406    16.092    
                         clock uncertainty           -0.091    16.002    
    SLICE_X106Y90        FDRE (Setup_fdre_C_D)        0.059    16.061    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[13]
  -------------------------------------------------------------------
                         required time                         16.061    
                         arrival time                         -12.737    
  -------------------------------------------------------------------
                         slack                                  3.324    

Slack (MET) :             3.329ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@16.667ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.240ns  (logic 7.029ns (53.089%)  route 6.211ns (46.911%))
  Logic Levels:           23  (CARRY4=14 LUT2=2 LUT3=3 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 15.686 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         1.574    -0.508    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X111Y91        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.379    -0.129 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/Q
                         net (fo=2, routed)           0.638     0.509    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/offsetNow[1]
    SLICE_X111Y85        LUT2 (Prop_lut2_I1_O)        0.105     0.614 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.614    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.071 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.071    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.331 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_1/O[3]
                         net (fo=9, routed)           0.868     2.199    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_refData_T_1[7]
    SLICE_X108Y83        LUT3 (Prop_lut3_I1_O)        0.279     2.478 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_1/O
                         net (fo=4, routed)           0.546     3.023    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_1_n_0
    SLICE_X110Y82        LUT4 (Prop_lut4_I0_O)        0.268     3.291 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.291    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_5_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     3.623 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.623    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.721 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.721    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.921 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2/O[2]
                         net (fo=3, routed)           0.504     4.425    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2_n_5
    SLICE_X108Y85        LUT3 (Prop_lut3_I1_O)        0.253     4.678 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10/O
                         net (fo=3, routed)           0.250     4.928    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10_n_0
    SLICE_X108Y86        LUT5 (Prop_lut5_I3_O)        0.105     5.033 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3/O
                         net (fo=1, routed)           0.265     5.298    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.442     5.740 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1/O[2]
                         net (fo=2, routed)           0.482     6.222    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_n_5
    SLICE_X106Y85        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.460     6.682 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry/O[0]
                         net (fo=1, routed)           0.460     7.142    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry_n_7
    SLICE_X107Y85        LUT2 (Prop_lut2_I1_O)        0.249     7.391 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_3/O
                         net (fo=1, routed)           0.000     7.391    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_3_n_0
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     7.844 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry/O[2]
                         net (fo=5, routed)           0.472     8.316    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_n_5
    SLICE_X107Y87        LUT3 (Prop_lut3_I0_O)        0.253     8.569 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_1/O
                         net (fo=4, routed)           0.500     9.069    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_27[6]
    SLICE_X107Y89        LUT4 (Prop_lut4_I3_O)        0.105     9.174 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.174    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.631 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.631    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_n_0
    SLICE_X107Y90        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     9.847 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5/CO[0]
                         net (fo=21, routed)          0.680    10.527    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5_n_3
    SLICE_X104Y88        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.623    11.150 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.150    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__0_i_5_n_0
    SLICE_X104Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    11.349 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_6/O[2]
                         net (fo=1, routed)           0.547    11.896    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_12[11]
    SLICE_X106Y89        LUT5 (Prop_lut5_I2_O)        0.244    12.140 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.140    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc_n_45
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    12.472 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.472    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__1_n_0
    SLICE_X106Y90        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    12.732 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__2/O[3]
                         net (fo=1, routed)           0.000    12.732    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[15]_1[3]
    SLICE_X106Y90        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clock_in (IN)
                         net (fo=0)                   0.000    16.667    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         1.412    15.686    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X106Y90        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[15]/C
                         clock pessimism              0.406    16.092    
                         clock uncertainty           -0.091    16.002    
    SLICE_X106Y90        FDRE (Setup_fdre_C_D)        0.059    16.061    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[15]
  -------------------------------------------------------------------
                         required time                         16.061    
                         arrival time                         -12.732    
  -------------------------------------------------------------------
                         slack                                  3.329    

Slack (MET) :             3.389ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@16.667ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.180ns  (logic 6.969ns (52.876%)  route 6.211ns (47.124%))
  Logic Levels:           23  (CARRY4=14 LUT2=2 LUT3=3 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 15.686 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         1.574    -0.508    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X111Y91        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.379    -0.129 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/Q
                         net (fo=2, routed)           0.638     0.509    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/offsetNow[1]
    SLICE_X111Y85        LUT2 (Prop_lut2_I1_O)        0.105     0.614 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.614    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.071 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.071    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.331 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_1/O[3]
                         net (fo=9, routed)           0.868     2.199    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_refData_T_1[7]
    SLICE_X108Y83        LUT3 (Prop_lut3_I1_O)        0.279     2.478 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_1/O
                         net (fo=4, routed)           0.546     3.023    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_1_n_0
    SLICE_X110Y82        LUT4 (Prop_lut4_I0_O)        0.268     3.291 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.291    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_5_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     3.623 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.623    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.721 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.721    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.921 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2/O[2]
                         net (fo=3, routed)           0.504     4.425    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2_n_5
    SLICE_X108Y85        LUT3 (Prop_lut3_I1_O)        0.253     4.678 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10/O
                         net (fo=3, routed)           0.250     4.928    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10_n_0
    SLICE_X108Y86        LUT5 (Prop_lut5_I3_O)        0.105     5.033 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3/O
                         net (fo=1, routed)           0.265     5.298    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.442     5.740 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1/O[2]
                         net (fo=2, routed)           0.482     6.222    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_n_5
    SLICE_X106Y85        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.460     6.682 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry/O[0]
                         net (fo=1, routed)           0.460     7.142    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry_n_7
    SLICE_X107Y85        LUT2 (Prop_lut2_I1_O)        0.249     7.391 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_3/O
                         net (fo=1, routed)           0.000     7.391    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_3_n_0
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     7.844 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry/O[2]
                         net (fo=5, routed)           0.472     8.316    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_n_5
    SLICE_X107Y87        LUT3 (Prop_lut3_I0_O)        0.253     8.569 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_1/O
                         net (fo=4, routed)           0.500     9.069    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_27[6]
    SLICE_X107Y89        LUT4 (Prop_lut4_I3_O)        0.105     9.174 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.174    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.631 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.631    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_n_0
    SLICE_X107Y90        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     9.847 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5/CO[0]
                         net (fo=21, routed)          0.680    10.527    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5_n_3
    SLICE_X104Y88        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.623    11.150 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.150    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__0_i_5_n_0
    SLICE_X104Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    11.349 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_6/O[2]
                         net (fo=1, routed)           0.547    11.896    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_12[11]
    SLICE_X106Y89        LUT5 (Prop_lut5_I2_O)        0.244    12.140 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.140    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc_n_45
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    12.472 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.472    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__1_n_0
    SLICE_X106Y90        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    12.672 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__2/O[2]
                         net (fo=1, routed)           0.000    12.672    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[15]_1[2]
    SLICE_X106Y90        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clock_in (IN)
                         net (fo=0)                   0.000    16.667    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         1.412    15.686    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X106Y90        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[14]/C
                         clock pessimism              0.406    16.092    
                         clock uncertainty           -0.091    16.002    
    SLICE_X106Y90        FDRE (Setup_fdre_C_D)        0.059    16.061    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[14]
  -------------------------------------------------------------------
                         required time                         16.061    
                         arrival time                         -12.672    
  -------------------------------------------------------------------
                         slack                                  3.389    

Slack (MET) :             3.408ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@16.667ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.161ns  (logic 6.950ns (52.808%)  route 6.211ns (47.192%))
  Logic Levels:           23  (CARRY4=14 LUT2=2 LUT3=3 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 15.686 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         1.574    -0.508    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X111Y91        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.379    -0.129 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/Q
                         net (fo=2, routed)           0.638     0.509    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/offsetNow[1]
    SLICE_X111Y85        LUT2 (Prop_lut2_I1_O)        0.105     0.614 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.614    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.071 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.071    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.331 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_1/O[3]
                         net (fo=9, routed)           0.868     2.199    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_refData_T_1[7]
    SLICE_X108Y83        LUT3 (Prop_lut3_I1_O)        0.279     2.478 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_1/O
                         net (fo=4, routed)           0.546     3.023    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_1_n_0
    SLICE_X110Y82        LUT4 (Prop_lut4_I0_O)        0.268     3.291 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.291    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_5_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     3.623 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.623    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.721 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.721    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.921 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2/O[2]
                         net (fo=3, routed)           0.504     4.425    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2_n_5
    SLICE_X108Y85        LUT3 (Prop_lut3_I1_O)        0.253     4.678 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10/O
                         net (fo=3, routed)           0.250     4.928    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10_n_0
    SLICE_X108Y86        LUT5 (Prop_lut5_I3_O)        0.105     5.033 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3/O
                         net (fo=1, routed)           0.265     5.298    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.442     5.740 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1/O[2]
                         net (fo=2, routed)           0.482     6.222    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_n_5
    SLICE_X106Y85        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.460     6.682 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry/O[0]
                         net (fo=1, routed)           0.460     7.142    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry_n_7
    SLICE_X107Y85        LUT2 (Prop_lut2_I1_O)        0.249     7.391 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_3/O
                         net (fo=1, routed)           0.000     7.391    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_3_n_0
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     7.844 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry/O[2]
                         net (fo=5, routed)           0.472     8.316    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_n_5
    SLICE_X107Y87        LUT3 (Prop_lut3_I0_O)        0.253     8.569 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_1/O
                         net (fo=4, routed)           0.500     9.069    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_27[6]
    SLICE_X107Y89        LUT4 (Prop_lut4_I3_O)        0.105     9.174 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.174    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.631 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.631    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_n_0
    SLICE_X107Y90        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     9.847 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5/CO[0]
                         net (fo=21, routed)          0.680    10.527    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5_n_3
    SLICE_X104Y88        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.623    11.150 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.150    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__0_i_5_n_0
    SLICE_X104Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    11.349 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_6/O[2]
                         net (fo=1, routed)           0.547    11.896    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_12[11]
    SLICE_X106Y89        LUT5 (Prop_lut5_I2_O)        0.244    12.140 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.140    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc_n_45
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    12.472 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.472    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__1_n_0
    SLICE_X106Y90        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    12.653 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__2/O[0]
                         net (fo=1, routed)           0.000    12.653    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[15]_1[0]
    SLICE_X106Y90        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clock_in (IN)
                         net (fo=0)                   0.000    16.667    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         1.412    15.686    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X106Y90        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[12]/C
                         clock pessimism              0.406    16.092    
                         clock uncertainty           -0.091    16.002    
    SLICE_X106Y90        FDRE (Setup_fdre_C_D)        0.059    16.061    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[12]
  -------------------------------------------------------------------
                         required time                         16.061    
                         arrival time                         -12.653    
  -------------------------------------------------------------------
                         slack                                  3.408    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@16.667ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.919ns  (logic 6.940ns (53.718%)  route 5.979ns (46.282%))
  Logic Levels:           22  (CARRY4=13 LUT2=2 LUT3=3 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 15.685 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         1.574    -0.508    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X111Y91        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.379    -0.129 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/Q
                         net (fo=2, routed)           0.638     0.509    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/offsetNow[1]
    SLICE_X111Y85        LUT2 (Prop_lut2_I1_O)        0.105     0.614 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.614    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.071 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.071    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.331 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_1/O[3]
                         net (fo=9, routed)           0.868     2.199    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_refData_T_1[7]
    SLICE_X108Y83        LUT3 (Prop_lut3_I1_O)        0.279     2.478 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_1/O
                         net (fo=4, routed)           0.546     3.023    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_1_n_0
    SLICE_X110Y82        LUT4 (Prop_lut4_I0_O)        0.268     3.291 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.291    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_5_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     3.623 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.623    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.721 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.721    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.921 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2/O[2]
                         net (fo=3, routed)           0.504     4.425    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2_n_5
    SLICE_X108Y85        LUT3 (Prop_lut3_I1_O)        0.253     4.678 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10/O
                         net (fo=3, routed)           0.250     4.928    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10_n_0
    SLICE_X108Y86        LUT5 (Prop_lut5_I3_O)        0.105     5.033 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3/O
                         net (fo=1, routed)           0.265     5.298    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.442     5.740 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1/O[2]
                         net (fo=2, routed)           0.482     6.222    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_n_5
    SLICE_X106Y85        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.460     6.682 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry/O[0]
                         net (fo=1, routed)           0.460     7.142    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry_n_7
    SLICE_X107Y85        LUT2 (Prop_lut2_I1_O)        0.249     7.391 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_3/O
                         net (fo=1, routed)           0.000     7.391    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_3_n_0
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     7.844 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry/O[2]
                         net (fo=5, routed)           0.472     8.316    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_n_5
    SLICE_X107Y87        LUT3 (Prop_lut3_I0_O)        0.253     8.569 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_1/O
                         net (fo=4, routed)           0.500     9.069    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_27[6]
    SLICE_X107Y89        LUT4 (Prop_lut4_I3_O)        0.105     9.174 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.174    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.631 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.631    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_n_0
    SLICE_X107Y90        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     9.847 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5/CO[0]
                         net (fo=21, routed)          0.680    10.527    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5_n_3
    SLICE_X104Y88        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.623    11.150 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.150    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__0_i_5_n_0
    SLICE_X104Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.328 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_6/O[0]
                         net (fo=1, routed)           0.315    11.643    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_12[9]
    SLICE_X106Y89        LUT5 (Prop_lut5_I2_O)        0.238    11.881 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.881    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc_n_47
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530    12.411 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__1/O[3]
                         net (fo=1, routed)           0.000    12.411    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[11]_1[3]
    SLICE_X106Y89        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clock_in (IN)
                         net (fo=0)                   0.000    16.667    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         1.411    15.685    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X106Y89        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[11]/C
                         clock pessimism              0.406    16.091    
                         clock uncertainty           -0.091    16.001    
    SLICE_X106Y89        FDRE (Setup_fdre_C_D)        0.059    16.060    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[11]
  -------------------------------------------------------------------
                         required time                         16.060    
                         arrival time                         -12.411    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.690ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@16.667ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.878ns  (logic 6.838ns (53.097%)  route 6.040ns (46.903%))
  Logic Levels:           23  (CARRY4=13 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 15.685 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         1.574    -0.508    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X111Y91        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.379    -0.129 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/offsetNow_reg[1]/Q
                         net (fo=2, routed)           0.638     0.509    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/offsetNow[1]
    SLICE_X111Y85        LUT2 (Prop_lut2_I1_O)        0.105     0.614 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.614    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_7_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.071 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.071    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_2_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.331 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry_i_1/O[3]
                         net (fo=9, routed)           0.868     2.199    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_refData_T_1[7]
    SLICE_X108Y83        LUT3 (Prop_lut3_I1_O)        0.279     2.478 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_1/O
                         net (fo=4, routed)           0.546     3.023    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_1_n_0
    SLICE_X110Y82        LUT4 (Prop_lut4_I0_O)        0.268     3.291 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.291    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_i_5_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     3.623 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.623    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__0_n_0
    SLICE_X110Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.721 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.721    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__1_n_0
    SLICE_X110Y84        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.921 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2/O[2]
                         net (fo=3, routed)           0.504     4.425    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0_carry__2_n_5
    SLICE_X108Y85        LUT3 (Prop_lut3_I1_O)        0.253     4.678 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10/O
                         net (fo=3, routed)           0.250     4.928    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_10_n_0
    SLICE_X108Y86        LUT5 (Prop_lut5_I3_O)        0.105     5.033 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3/O
                         net (fo=1, routed)           0.265     5.298    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_i_3_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.442     5.740 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1/O[2]
                         net (fo=2, routed)           0.482     6.222    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__73_carry__1_n_5
    SLICE_X106Y85        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.460     6.682 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry/O[0]
                         net (fo=1, routed)           0.460     7.142    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__100_carry_n_7
    SLICE_X107Y85        LUT2 (Prop_lut2_I1_O)        0.249     7.391 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_3/O
                         net (fo=1, routed)           0.000     7.391    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_i_3_n_0
    SLICE_X107Y85        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     7.844 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry/O[2]
                         net (fo=5, routed)           0.472     8.316    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_0__105_carry_n_5
    SLICE_X107Y87        LUT3 (Prop_lut3_I0_O)        0.253     8.569 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_1/O
                         net (fo=4, routed)           0.460     9.029    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_27[6]
    SLICE_X107Y88        LUT5 (Prop_lut5_I4_O)        0.105     9.134 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry_i_5/O
                         net (fo=1, routed)           0.000     9.134    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry_i_5_n_0
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.466 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry/CO[3]
                         net (fo=1, routed)           0.000     9.466    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry_n_0
    SLICE_X107Y89        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.731 f  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0/O[1]
                         net (fo=2, routed)           0.549    10.280    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4[5]
    SLICE_X104Y88        LUT1 (Prop_lut1_I0_O)        0.250    10.530 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.530    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__0_i_8_n_0
    SLICE_X104Y88        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.452    10.982 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__0_i_5/O[2]
                         net (fo=1, routed)           0.547    11.529    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_12[7]
    SLICE_X106Y88        LUT5 (Prop_lut5_I2_O)        0.244    11.773 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.773    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc_n_41
    SLICE_X106Y88        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    12.105 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.105    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__0_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.370 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__1/O[1]
                         net (fo=1, routed)           0.000    12.370    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[11]_1[1]
    SLICE_X106Y89        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clock_in (IN)
                         net (fo=0)                   0.000    16.667    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    18.007 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.010    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    12.483 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    14.197    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.274 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         1.411    15.685    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X106Y89        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[9]/C
                         clock pessimism              0.406    16.091    
                         clock uncertainty           -0.091    16.001    
    SLICE_X106Y89        FDRE (Setup_fdre_C_D)        0.059    16.060    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[9]
  -------------------------------------------------------------------
                         required time                         16.060    
                         arrival time                         -12.370    
  -------------------------------------------------------------------
                         slack                                  3.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/started_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/exiting_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.299%)  route 0.113ns (37.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         0.717    -0.490    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X109Y103       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/started_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/started_reg/Q
                         net (fo=20, routed)          0.113    -0.237    design_receiver_i/ReceiverWrapper_0/inst/Receiver/started_reg_n_0
    SLICE_X108Y103       LUT6 (Prop_lut6_I0_O)        0.045    -0.192 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/exiting_i_1/O
                         net (fo=1, routed)           0.000    -0.192    design_receiver_i/ReceiverWrapper_0/inst/Receiver/exiting_i_1_n_0
    SLICE_X108Y103       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/exiting_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         0.991    -0.724    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X108Y103       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/exiting_reg/C
                         clock pessimism              0.247    -0.477    
    SLICE_X108Y103       FDRE (Hold_fdre_C_D)         0.121    -0.356    design_receiver_i/ReceiverWrapper_0/inst/Receiver/exiting_reg
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.141ns (23.652%)  route 0.455ns (76.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         0.637    -0.571    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X110Y97        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[2]/Q
                         net (fo=6, routed)           0.455     0.026    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG[2]
    SLICE_X109Y100       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         0.992    -0.723    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X109Y100       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_2_reg[2]/C
                         clock pessimism              0.503    -0.220    
    SLICE_X109Y100       FDRE (Hold_fdre_C_D)         0.070    -0.150    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.128ns (22.582%)  route 0.439ns (77.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         0.637    -0.571    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X110Y97        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDRE (Prop_fdre_C_Q)         0.128    -0.443 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[7]/Q
                         net (fo=6, routed)           0.439    -0.004    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG[7]
    SLICE_X113Y101       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         0.995    -0.720    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X113Y101       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_0_reg[7]/C
                         clock pessimism              0.503    -0.217    
    SLICE_X113Y101       FDRE (Hold_fdre_C_D)         0.025    -0.192    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_0_reg[7]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.141ns (23.061%)  route 0.470ns (76.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         0.637    -0.571    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X110Y97        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[4]/Q
                         net (fo=6, routed)           0.470     0.041    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG[4]
    SLICE_X111Y103       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         0.994    -0.721    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X111Y103       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_1_reg[4]/C
                         clock pessimism              0.503    -0.218    
    SLICE_X111Y103       FDRE (Hold_fdre_C_D)         0.070    -0.148    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.867%)  route 0.110ns (37.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         0.629    -0.579    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X107Y82        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[3]/Q
                         net (fo=7, routed)           0.110    -0.328    design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg_n_0_[3]
    SLICE_X106Y82        LUT6 (Prop_lut6_I1_O)        0.045    -0.283 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.283    design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt[5]
    SLICE_X106Y82        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         0.897    -0.818    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X106Y82        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[5]/C
                         clock pessimism              0.253    -0.566    
    SLICE_X106Y82        FDRE (Hold_fdre_C_D)         0.092    -0.474    design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.164ns (27.423%)  route 0.434ns (72.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         0.637    -0.571    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X112Y97        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y97        FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[1]/Q
                         net (fo=6, routed)           0.434     0.028    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG[1]
    SLICE_X108Y101       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         0.992    -0.723    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X108Y101       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_3_reg[1]/C
                         clock pessimism              0.503    -0.220    
    SLICE_X108Y101       FDRE (Hold_fdre_C_D)         0.052    -0.168    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_5_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.148ns (25.637%)  route 0.429ns (74.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         0.637    -0.571    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X112Y97        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y97        FDRE (Prop_fdre_C_Q)         0.148    -0.423 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[5]/Q
                         net (fo=6, routed)           0.429     0.007    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG[5]
    SLICE_X113Y102       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_5_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         0.995    -0.720    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X113Y102       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_5_reg[5]/C
                         clock pessimism              0.503    -0.217    
    SLICE_X113Y102       FDRE (Hold_fdre_C_D)         0.013    -0.204    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_5_reg[5]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateResult_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateResult_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.227ns (74.255%)  route 0.079ns (25.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         0.636    -0.572    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X113Y94        FDSE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateResult_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y94        FDSE (Prop_fdse_C_Q)         0.128    -0.444 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateResult_reg[2]/Q
                         net (fo=5, routed)           0.079    -0.365    design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateResult_reg_n_0_[2]
    SLICE_X113Y94        LUT6 (Prop_lut6_I2_O)        0.099    -0.266 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateResult[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateResult[1]_i_1_n_0
    SLICE_X113Y94        FDSE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateResult_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         0.908    -0.807    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X113Y94        FDSE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateResult_reg[1]/C
                         clock pessimism              0.236    -0.572    
    SLICE_X113Y94        FDSE (Hold_fdse_C_D)         0.091    -0.481    design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateResult_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.164ns (25.838%)  route 0.471ns (74.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         0.637    -0.571    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X112Y97        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y97        FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[1]/Q
                         net (fo=6, routed)           0.471     0.064    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG[1]
    SLICE_X113Y100       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         0.995    -0.720    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X113Y100       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_5_reg[1]/C
                         clock pessimism              0.503    -0.217    
    SLICE_X113Y100       FDRE (Hold_fdre_C_D)         0.066    -0.151    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_5_reg[1]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.148ns (25.337%)  route 0.436ns (74.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         0.637    -0.571    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X112Y97        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y97        FDRE (Prop_fdre_C_Q)         0.148    -0.423 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[5]/Q
                         net (fo=6, routed)           0.436     0.014    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG[5]
    SLICE_X111Y103       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=309, routed)         0.994    -0.721    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X111Y103       FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_1_reg[5]/C
                         clock pessimism              0.503    -0.218    
    SLICE_X111Y103       FDRE (Hold_fdre_C_D)         0.013    -0.205    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_receiver_clk_wiz_0_0_1
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         16.667      15.074     BUFGCTRL_X0Y16   design_receiver_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X111Y97    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X112Y97    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X110Y97    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X110Y97    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X110Y97    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X112Y97    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X110Y97    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X110Y97    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X107Y100   design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X107Y100   design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X107Y100   design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X107Y100   design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X108Y103   design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBufferIndex_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X108Y103   design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBufferIndex_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X109Y101   design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X109Y101   design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X107Y101   design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X107Y102   design_receiver_i/ReceiverWrapper_0/inst/Receiver/exitCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X111Y97    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X112Y97    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X110Y97    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X110Y97    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X110Y97    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X112Y97    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X110Y97    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X110Y97    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X107Y100   design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X107Y100   design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_receiver_clk_wiz_0_0_1
  To Clock:  clkfbout_design_receiver_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_receiver_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   design_receiver_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



