
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-2
Install: C:\lscc\radiant\2024.2\synpbase
OS: Windows 10 or later
Hostname: HGMZ0R3

Implementation : impl_1
Synopsys HDL compiler and linker, Version comp202309synp1, Build 364R, Built Oct  3 2024 00:23:20, @

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
5        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08)

*******************************************************************
Modules that may have changed as a result of file changes: 55
MID:  lib.cell.view
6        work.lscc_add_sub.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
7        work.lscc_adder.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
8        work.lscc_cntr.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
9        work.lscc_complex_mult.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
10       work.lscc_fifo.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
11       work.lscc_fifo_dc.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
12       work.lscc_fifo_dc_fwft_fabric.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
13       work.lscc_fifo_dc_hw_core.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
14       work.lscc_fifo_dc_main.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
15       work.lscc_fifo_fwft_fabric.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
16       work.lscc_fifo_hw_core.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
17       work.lscc_fifo_main.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
18       work.lscc_fifo_mem_core.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
19       work.lscc_fifo_mem_main.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
20       work.lscc_fifo_soft_mem.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
21       work.lscc_hard_fifo.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
22       work.lscc_hard_fifo_dc.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
23       work.lscc_mult_accumulate.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
24       work.lscc_mult_add_sub.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
25       work.lscc_mult_add_sub_sum.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
26       work.lscc_multiplier.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
27       work.lscc_multiplier_dsp.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
28       work.lscc_multiplier_lut.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
29       work.lscc_ram_dp.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
30       work.lscc_ram_dp_core.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
31       work.lscc_ram_dp_main.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
32       work.lscc_ram_dq.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
33       work.lscc_ram_dq_core.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
34       work.lscc_ram_dq_inst.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
35       work.lscc_ram_dq_main.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
36       work.lscc_reset_async.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
37       work.lscc_rom.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
38       work.lscc_rom_inst.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
39       work.lscc_rom_inst_core.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
40       work.lscc_soft_fifo.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
41       work.lscc_soft_fifo_dc.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
42       work.lscc_subtractor.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
43       work.lscc_write_through.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
44       work.pmi_add.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
45       work.pmi_addsub.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
46       work.pmi_complex_mult.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
47       work.pmi_counter.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
48       work.pmi_dsp.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
49       work.pmi_fifo.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
50       work.pmi_fifo_dc.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
51       work.pmi_mac.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
52       work.pmi_mult.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
53       work.pmi_multaddsub.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
54       work.pmi_multaddsubsum.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
55       work.pmi_ram_dp.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
56       work.pmi_ram_dp_be.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
57       work.pmi_ram_dq.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (module definition)
58       work.pmi_ram_dq_be.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
59       work.pmi_rom.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)
60       work.pmi_sub.verilog may have changed because the following files changed:
                        C:\Users\mtatsumi\my_designs\test\source\impl_1\lab3_mt.sv (2025-09-24 04:06:54, 2025-09-24 04:34:08) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 44
FID:  path (timestamp)
0        C:\Users\mtatsumi\my_designs\test\source\impl_1\clk_gen.sv (2025-09-24 04:06:28)
1        C:\Users\mtatsumi\my_designs\test\source\impl_1\debouncer.sv (2025-09-24 03:11:23)
2        C:\Users\mtatsumi\my_designs\test\source\impl_1\debouncer_timer.sv (2025-09-23 23:22:30)
3        C:\Users\mtatsumi\my_designs\test\source\impl_1\keypad.sv (2025-09-24 04:22:14)
4        C:\Users\mtatsumi\my_designs\test\source\impl_1\keypad_storage.sv (2025-09-24 03:19:21)
6        C:\Users\mtatsumi\my_designs\test\source\impl_1\sev_seg.sv (2025-09-24 03:18:39)
7        C:\Users\mtatsumi\my_designs\test\source\impl_1\sev_seg_sel.sv (2025-09-23 23:22:30)
8        C:\Users\mtatsumi\my_designs\test\source\impl_1\synchronizer.sv (2025-09-24 03:10:27)
9        C:\lscc\radiant\2024.2\ip\pmi\../common/adder/rtl/lscc_adder.v (2024-08-01 22:26:31)
10       C:\lscc\radiant\2024.2\ip\pmi\../common/adder_subtractor/rtl/lscc_add_sub.v (2023-10-30 22:42:37)
11       C:\lscc\radiant\2024.2\ip\pmi\../common/complex_mult/rtl/lscc_complex_mult.v (2023-10-25 02:09:00)
12       C:\lscc\radiant\2024.2\ip\pmi\../common/counter/rtl/lscc_cntr.v (2019-08-05 00:41:47)
13       C:\lscc\radiant\2024.2\ip\pmi\../common/fifo/rtl/lscc_fifo.v (2024-11-12 22:32:52)
14       C:\lscc\radiant\2024.2\ip\pmi\../common/fifo_dc/rtl/lscc_fifo_dc.v (2024-11-12 22:32:59)
15       C:\lscc\radiant\2024.2\ip\pmi\../common/mult_accumulate/rtl/lscc_mult_accumulate.v (2023-10-25 02:39:25)
16       C:\lscc\radiant\2024.2\ip\pmi\../common/mult_add_sub/rtl/lscc_mult_add_sub.v (2023-10-25 02:44:01)
17       C:\lscc\radiant\2024.2\ip\pmi\../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v (2023-10-25 02:46:56)
18       C:\lscc\radiant\2024.2\ip\pmi\../common/multiplier/rtl/lscc_multiplier.v (2023-10-25 02:49:49)
19       C:\lscc\radiant\2024.2\ip\pmi\../common/ram_dp/rtl/lscc_ram_dp.v (2024-11-12 22:33:53)
20       C:\lscc\radiant\2024.2\ip\pmi\../common/ram_dq/rtl/lscc_ram_dq.v (2024-11-12 22:34:10)
21       C:\lscc\radiant\2024.2\ip\pmi\../common/rom/rtl/lscc_rom.v (2024-11-12 22:32:46)
22       C:\lscc\radiant\2024.2\ip\pmi\../common/subtractor/rtl/lscc_subtractor.v (2019-08-05 00:43:15)
23       C:\lscc\radiant\2024.2\ip\pmi\pmi_add.v (2019-07-10 16:12:46)
24       C:\lscc\radiant\2024.2\ip\pmi\pmi_addsub.v (2019-07-10 16:13:20)
25       C:\lscc\radiant\2024.2\ip\pmi\pmi_complex_mult.v (2019-07-10 16:14:03)
26       C:\lscc\radiant\2024.2\ip\pmi\pmi_counter.v (2019-07-10 16:14:35)
27       C:\lscc\radiant\2024.2\ip\pmi\pmi_dsp.v (2018-09-06 21:04:55)
28       C:\lscc\radiant\2024.2\ip\pmi\pmi_fifo.v (2024-06-18 03:10:05)
29       C:\lscc\radiant\2024.2\ip\pmi\pmi_fifo_dc.v (2024-06-18 03:10:13)
30       C:\lscc\radiant\2024.2\ip\pmi\pmi_iCE40UP.v (2018-09-24 17:25:35)
31       C:\lscc\radiant\2024.2\ip\pmi\pmi_mac.v (2019-07-10 16:15:11)
32       C:\lscc\radiant\2024.2\ip\pmi\pmi_mult.v (2019-07-10 16:15:37)
33       C:\lscc\radiant\2024.2\ip\pmi\pmi_multaddsub.v (2019-07-10 16:16:06)
34       C:\lscc\radiant\2024.2\ip\pmi\pmi_multaddsubsum.v (2019-07-10 16:16:55)
35       C:\lscc\radiant\2024.2\ip\pmi\pmi_ram_dp.v (2024-05-23 18:20:09)
36       C:\lscc\radiant\2024.2\ip\pmi\pmi_ram_dp_be.v (2024-04-10 17:35:29)
37       C:\lscc\radiant\2024.2\ip\pmi\pmi_ram_dq.v (2024-05-23 18:39:31)
38       C:\lscc\radiant\2024.2\ip\pmi\pmi_ram_dq_be.v (2024-04-10 17:35:39)
39       C:\lscc\radiant\2024.2\ip\pmi\pmi_rom.v (2024-04-10 17:35:41)
40       C:\lscc\radiant\2024.2\ip\pmi\pmi_sub.v (2019-07-10 16:17:30)
41       C:\lscc\radiant\2024.2\synpbase\lib\generic\ice40up.v (2024-10-03 15:39:24)
42       C:\lscc\radiant\2024.2\synpbase\lib\vlog\hypermods.v (2024-10-03 15:39:33)
43       C:\lscc\radiant\2024.2\synpbase\lib\vlog\scemi_objects.v (2024-10-03 15:39:33)
44       C:\lscc\radiant\2024.2\synpbase\lib\vlog\scemi_pipes.svh (2024-10-03 15:39:33)

*******************************************************************
Unchanged modules: 9
MID:  lib.cell.view
0        work.clk_gen.verilog
1        work.debouncer.verilog
2        work.debouncer_timer.verilog
3        work.keypad.verilog
4        work.keypad_storage.verilog
5        work.lab3_mt.verilog
61       work.sev_seg.verilog
62       work.sev_seg_sel.verilog
63       work.synchronizer.verilog
