[*]
[*] GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
[*] Sat Nov 20 05:55:27 2021
[*]
[dumpfile] "/Users/jeffdi/Projects/caravel_mgmt_soc_litex/verilog/dv/spi_master/spi_master.vcd"
[dumpfile_mtime] "Sat Nov 20 05:54:49 2021"
[dumpfile_size] 43686316
[savefile] "/Users/jeffdi/Projects/caravel_mgmt_soc_litex/verilog/dv/spi_master/spi_master.gtkw"
[timestart] 0
[size] 2166 1219
[pos] 24 220
*-26.357309 272510000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] spi_master_tb.
[treeopen] spi_master_tb.uut.
[treeopen] spi_master_tb.uut.core.
[treeopen] spi_master_tb.uut.core.VexRiscv.
[sst_width] 267
[signals_width] 501
[sst_expanded] 1
[sst_vpaned_height] 412
@28
spi_master_tb.spiflash.csb
spi_master_tb.spiflash.clk
spi_master_tb.spiflash.io0
spi_master_tb.spiflash.io1
@200
-
@28
spi_master_tb.spi_miso
spi_master_tb.spi_mosi
@200
-
-TEST SPI
@28
spi_master_tb.test_spi.csb
spi_master_tb.test_spi.clk
spi_master_tb.test_spi.io0
@29
spi_master_tb.test_spi.io1
@28
spi_master_tb.test_spi.io0_oe
spi_master_tb.test_spi.io1_oe
spi_master_tb.test_spi.io1_dout
@200
-
@22
spi_master_tb.test_spi.spi_addr[23:0]
spi_master_tb.test_spi.spi_cmd[7:0]
spi_master_tb.test_spi.spi_in[7:0]
@28
spi_master_tb.test_spi.spi_io_vld
@22
spi_master_tb.test_spi.spi_out[7:0]
spi_master_tb.test_spi.spi_addr[23:0]
spi_master_tb.test_spi.spi_cmd[7:0]
spi_master_tb.test_spi.spi_out[7:0]
spi_master_tb.test_spi.spi_in[7:0]
@200
-
@28
spi_master_tb.uut.core.core_clk
spi_master_tb.uut.core.core_rst
@22
spi_master_tb.uut.core.VexRiscv.execute_PC[31:0]
spi_master_tb.uut.la_output[127:0]
@200
-
@22
spi_master_tb.uut.core.spi_master_clk_divider0[15:0]
spi_master_tb.uut.core.spi_master_clk_divider1[15:0]
@28
spi_master_tb.uut.core.spi_master_clk_enable
spi_master_tb.uut.core.spi_master_clk_fall
spi_master_tb.uut.core.spi_master_clk_rise
spi_master_tb.uut.core.spi_master_cs
spi_master_tb.uut.core.spi_master_cs_mode
spi_master_tb.uut.core.spi_master_done0
spi_master_tb.uut.core.spi_master_done1
@22
spi_master_tb.uut.core.spi_master_miso[7:0]
@28
spi_master_tb.uut.core.spi_master_mode0
spi_master_tb.uut.core.spi_master_mode1
@22
spi_master_tb.uut.core.spi_master_mosi[7:0]
@28
spi_master_tb.uut.core.spi_master_sel
spi_master_tb.uut.core.spi_master_xfer_enable
spi_master_tb.uut.core.spi_master_irq
@22
spi_master_tb.uut.core.spi_master_control_storage[15:0]
@28
spi_master_tb.uut.core.spi_master_count[2:0]
spi_master_tb.uut.core.spi_master_count_spimaster_next_value[2:0]
spi_master_tb.uut.core.spi_master_count_spimaster_next_value_ce
spi_master_tb.uut.core.sync_array_muxed
spi_master_tb.uut.core.spi_master_mosi_sel[2:0]
spi_master_tb.uut.core.spi_master_mosi_re
@22
spi_master_tb.uut.core.spi_master_miso[7:0]
spi_master_tb.uut.core.spi_master_miso_data[7:0]
@28
spi_master_tb.uut.core.spi_master_miso_latch
spi_master_tb.uut.core.spi_master_miso_re
@22
spi_master_tb.uut.core.spi_master_miso_status[7:0]
@28
spi_master_tb.uut.core.spi_master_miso_we
@200
-
@28
spi_master_tb.uut.core.spi_master_start0
spi_master_tb.uut.core.spi_master_start1
spi_master_tb.uut.core.spimaster_state[1:0]
spi_master_tb.uut.core.spimaster_next_state[1:0]
spi_master_tb.uut.core.spi_master_count_spimaster_next_value_ce
spi_master_tb.uut.core.spi_master_count_spimaster_next_value[2:0]
@200
-
@22
spi_master_tb.uut.core.spi_master_control_storage[15:0]
@28
spi_master_tb.uut.core.spi_master_control_re
[pattern_trace] 1
[pattern_trace] 0
