===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 32.5415 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.2447 (  7.3%)    4.2447 ( 13.0%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    3.3247 (  5.7%)    3.3247 ( 10.2%)    Parse modules
    0.8709 (  1.5%)    0.8709 (  2.7%)    Verify circuit
   51.4191 ( 87.9%)   26.5043 ( 81.4%)  'firrtl.circuit' Pipeline
    0.8559 (  1.5%)    0.8559 (  2.6%)    LowerFIRRTLAnnotations
    4.0840 (  7.0%)    2.2359 (  6.9%)    'firrtl.module' Pipeline
    1.2957 (  2.2%)    0.7094 (  2.2%)      DropName
    2.7882 (  4.8%)    1.5264 (  4.7%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.1545 (  0.3%)    0.0843 (  0.3%)    'firrtl.module' Pipeline
    0.1544 (  0.3%)    0.0842 (  0.3%)      LowerCHIRRTLPass
    0.2756 (  0.5%)    0.2756 (  0.8%)    InferWidths
    0.8481 (  1.5%)    0.8481 (  2.6%)    MemToRegOfVec
    1.4115 (  2.4%)    1.4115 (  4.3%)    InferResets
    0.1599 (  0.3%)    0.1599 (  0.5%)      (A) circt::firrtl::InstanceGraph
    0.2446 (  0.4%)    0.2446 (  0.8%)    WireDFT
    1.2481 (  2.1%)    0.6812 (  2.1%)    'firrtl.module' Pipeline
    1.2481 (  2.1%)    0.6812 (  2.1%)      FlattenMemory
    1.4086 (  2.4%)    1.4086 (  4.3%)    LowerFIRRTLTypes
    5.9386 ( 10.2%)    3.2512 ( 10.0%)    'firrtl.module' Pipeline
    4.5733 (  7.8%)    2.4607 (  7.6%)      ExpandWhens
    1.3642 (  2.3%)    0.7901 (  2.4%)      SFCCompat
    1.9074 (  3.3%)    1.9074 (  5.9%)    Inliner
    1.5828 (  2.7%)    0.8513 (  2.6%)    'firrtl.module' Pipeline
    1.5828 (  2.7%)    0.8513 (  2.6%)      RandomizeRegisterInit
    1.3186 (  2.3%)    1.3186 (  4.1%)    CheckCombCycles
    0.2926 (  0.5%)    0.2926 (  0.9%)      (A) circt::firrtl::InstanceGraph
    8.4043 ( 14.4%)    4.6437 ( 14.3%)    'firrtl.module' Pipeline
    7.9963 ( 13.7%)    4.4145 ( 13.6%)      Canonicalizer
    0.4080 (  0.7%)    0.2291 (  0.7%)      InferReadWrite
    0.1843 (  0.3%)    0.1843 (  0.6%)    PrefixModules
    0.0756 (  0.1%)    0.0756 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.9872 (  1.7%)    0.9872 (  3.0%)    IMConstProp
    0.0593 (  0.1%)    0.0593 (  0.2%)    AddSeqMemPorts
    0.0593 (  0.1%)    0.0593 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.2135 (  0.4%)    0.2135 (  0.7%)    CreateSiFiveMetadata
    0.0326 (  0.1%)    0.0326 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentral
    0.0201 (  0.0%)    0.0201 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.3372 (  0.6%)    0.3372 (  1.0%)    SymbolDCE
    0.0606 (  0.1%)    0.0606 (  0.2%)    BlackBoxReader
    0.0606 (  0.1%)    0.0606 (  0.2%)      (A) circt::firrtl::InstanceGraph
    3.5025 (  6.0%)    1.8319 (  5.6%)    'firrtl.module' Pipeline
    0.2806 (  0.5%)    0.1462 (  0.4%)      DropName
    3.2219 (  5.5%)    1.6857 (  5.2%)      Canonicalizer
    0.8010 (  1.4%)    0.8010 (  2.5%)    IMDeadCodeElim
    0.0606 (  0.1%)    0.0606 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0236 (  0.0%)    0.0236 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.1500 (  0.3%)    0.1500 (  0.5%)    LowerXMR
    0.0183 (  0.0%)    0.0183 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.3986 (  0.7%)    0.3986 (  1.2%)  LowerFIRRTLToHW
    0.0159 (  0.0%)    0.0159 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.4288 (  0.7%)    0.3973 (  1.2%)  'hw.module' Pipeline
    0.1494 (  0.3%)    0.1328 (  0.4%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.1712 (  0.3%)    0.1603 (  0.5%)    Canonicalizer
    0.0614 (  0.1%)    0.0588 (  0.2%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0467 (  0.1%)    0.0453 (  0.1%)    LowerSeqFIRRTLToSV
    0.0924 (  0.2%)    0.0924 (  0.3%)  HWMemSimImpl
    0.3371 (  0.6%)    0.2920 (  0.9%)  'hw.module' Pipeline
    0.1127 (  0.2%)    0.0979 (  0.3%)    CSE
    0.0008 (  0.0%)    0.0004 (  0.0%)      (A) DominanceInfo
    0.1443 (  0.2%)    0.1291 (  0.4%)    Canonicalizer
    0.0591 (  0.1%)    0.0516 (  0.2%)    CSE
    0.0006 (  0.0%)    0.0003 (  0.0%)      (A) DominanceInfo
    0.0143 (  0.0%)    0.0100 (  0.0%)    HWCleanup
    0.0739 (  0.1%)    0.0601 (  0.2%)  'hw.module' Pipeline
    0.0074 (  0.0%)    0.0053 (  0.0%)    HWLegalizeModules
    0.0616 (  0.1%)    0.0523 (  0.2%)    PrettifyVerilog
    0.0574 (  0.1%)    0.0574 (  0.2%)  StripDebugInfoWithPred
    0.4552 (  0.8%)    0.4552 (  1.4%)  ExportVerilog
    0.3320 (  0.6%)    0.1617 (  0.5%)  'builtin.module' Pipeline
    0.1703 (  0.3%)    0.1477 (  0.5%)    'hw.module' Pipeline
    0.1682 (  0.3%)    0.1467 (  0.5%)      PrepareForEmission
   -0.1530 ( -0.3%)   -0.1530 ( -0.5%)  Rest
   58.4664 (100.0%)   32.5415 (100.0%)  Total

{
  totalTime: 32.586,
  maxMemory: 1057452032
}
