/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [11:0] _02_;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = in_data[63] | _01_;
  assign celloutsig_1_1z = celloutsig_1_0z | in_data[146];
  assign celloutsig_1_13z = celloutsig_1_5z | celloutsig_1_6z;
  assign celloutsig_1_14z = celloutsig_1_12z | celloutsig_1_9z;
  assign celloutsig_0_2z = celloutsig_0_1z | _00_;
  reg [11:0] _08_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _08_ <= 12'h000;
    else _08_ <= in_data[48:37];
  assign { _02_[11:10], _00_, _02_[8], _01_, _02_[6:0] } = _08_;
  assign celloutsig_1_2z = { in_data[137:130], celloutsig_1_1z, celloutsig_1_0z } / { 1'h1, in_data[143:137], celloutsig_1_1z, in_data[96] };
  assign celloutsig_1_11z = { celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_7z } / { 1'h1, in_data[137:135], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_15z = { celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_0z } / { 1'h1, celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_1_4z = celloutsig_1_2z[7:2] > celloutsig_1_2z[7:2];
  assign celloutsig_1_6z = { in_data[138:131], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z } > { in_data[187:181], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_8z = { in_data[124:122], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_6z } > { celloutsig_1_2z[5:0], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_19z = { celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_7z } > { celloutsig_1_2z[8:2], celloutsig_1_13z };
  assign celloutsig_1_3z = | in_data[138:127];
  assign celloutsig_1_5z = | { celloutsig_1_4z, celloutsig_1_2z[9:2], celloutsig_1_1z };
  assign celloutsig_1_7z = | { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, in_data[138:127] };
  assign celloutsig_1_9z = | { celloutsig_1_8z, celloutsig_1_2z[4:3] };
  assign celloutsig_1_12z = | celloutsig_1_11z;
  assign celloutsig_0_1z = | in_data[39:27];
  assign celloutsig_1_18z = | { celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_1_0z = ~((in_data[106] & in_data[160]) | (in_data[170] & in_data[124]));
  assign celloutsig_1_10z = ~((celloutsig_1_2z[8] & in_data[144]) | (celloutsig_1_8z & celloutsig_1_0z));
  assign celloutsig_1_16z = ~((celloutsig_1_9z & celloutsig_1_0z) | (celloutsig_1_4z & celloutsig_1_15z[2]));
  assign { _02_[9], _02_[7] } = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_2z, celloutsig_0_3z };
endmodule
