Determining the location of the ModelSim executable...

Using: D:\Quartus_Prime_Lite\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lab2 -c lab2 --vector_source="D:/Quartus_Prime_Lite/Project_Files/lab2/Waveform.vwf" --testbench_file="D:/Quartus_Prime_Lite/Project_Files/lab2/simulation/qsim/Waveform.vwf.vt"

Warning (292006): Can't contact license server "27000@alteralm.mcmaster.ca" -- this server will be ignored.
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Tue Oct 08 01:53:50 2019
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lab2 -c lab2 --vector_source=D:/Quartus_Prime_Lite/Project_Files/lab2/Waveform.vwf --testbench_file=D:/Quartus_Prime_Lite/Project_Files/lab2/simulation/qsim/Waveform.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="D:/Quartus_Prime_Lite/Project_Files/lab2/simulation/qsim/" lab2 -c lab2

Warning (292006): Can't contact license server "27000@alteralm.mcmaster.ca" -- this server will be ignored.
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Tue Oct 08 01:53:55 2019
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/Quartus_Prime_Lite/Project_Files/lab2/simulation/qsim/ lab2 -c lab2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file lab2.vo in folder "D:/Quartus_Prime_Lite/Project_Files/lab2/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4744 megabytes
    Info: Processing ended: Tue Oct 08 01:53:59 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/Quartus_Prime_Lite/Project_Files/lab2/simulation/qsim/lab2.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

D:/Quartus_Prime_Lite/modelsim_ase/win32aloem/vsim -c -do lab2.do

Reading D:/Quartus_Prime_Lite/modelsim_ase/tcl/vsim/pref.tcl


# 10.5b


# do lab2.do

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:54:03 on Oct 08,2019
# vlog -work work lab2.vo 
# -- Compiling module lab2
# 
# Top level modules:
# 	lab2
# End time: 01:54:03 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:54:03 on Oct 08,2019
# vlog -work work Waveform.vwf.vt 
# -- Compiling module lab2_vlg_vec_tst
# 
# Top level modules:
# 	lab2_vlg_vec_tst
# End time: 01:54:03 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# after#1

Error: can't read "FileWatch(fileName)": no such element in array

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/Quartus_Prime_Lite/Project_Files/lab2/Waveform.vwf...

Reading D:/Quartus_Prime_Lite/Project_Files/lab2/simulation/qsim/lab2.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/Quartus_Prime_Lite/Project_Files/lab2/simulation/qsim/lab2_20191008015406.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.