Analysis & Synthesis report for TR5_D8M_HDMI
Tue Dec 01 21:09:32 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |TR5_D8M_HDMI|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mSetup_ST
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv
 18. Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv
 19. Source assignments for ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component|altsyncram_feo2:auto_generated
 20. Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated
 21. Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated
 22. Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated
 23. Source assignments for FOCUS_ADJ:adl|VCM_I2C:i2c2
 24. Source assignments for HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0
 25. Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv
 26. Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component
 27. Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component
 28. Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component
 29. Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv
 30. Parameter Settings for User Entity Instance: pll_test:pll_ref|pll_test_0002:pll_test_inst|altera_pll:altera_pll_i
 31. Parameter Settings for User Entity Instance: pll_video:pll_vg|pll_video_0002:pll_video_inst|altera_pll:altera_pll_i
 32. Parameter Settings for User Entity Instance: ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: VGA_Controller:u1
 37. Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|LCD_COUNTER:cv1
 38. Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f
 39. Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_I2C:i2c2
 40. Parameter Settings for User Entity Instance: GAMMA_CORRECT:ui|P1:pp11|lpm_constant:LPM_CONSTANT_component
 41. Parameter Settings for User Entity Instance: GAMMA_CORRECT:ui|P2:pp22|lpm_constant:LPM_CONSTANT_component
 42. Parameter Settings for User Entity Instance: HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config
 43. Parameter Settings for User Entity Instance: HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG
 44. altsyncram Parameter Settings by Entity Instance
 45. Port Connectivity Checks: "CLOCKMEM:ck4"
 46. Port Connectivity Checks: "CLOCKMEM:ck3"
 47. Port Connectivity Checks: "CLOCKMEM:ck2"
 48. Port Connectivity Checks: "CLOCKMEM:ck1"
 49. Port Connectivity Checks: "HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0"
 50. Port Connectivity Checks: "GAMMA_CORRECT:ui|BEZIER_CURVE:bb"
 51. Port Connectivity Checks: "GAMMA_CORRECT:ui|BEZIER_CURVE:gg"
 52. Port Connectivity Checks: "GAMMA_CORRECT:ui|BEZIER_CURVE:rr"
 53. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd"
 54. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt"
 55. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd"
 56. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1"
 57. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2"
 58. Port Connectivity Checks: "FOCUS_ADJ:adl|I2C_DELAY:i2c"
 59. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"
 60. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp"
 61. Port Connectivity Checks: "FOCUS_ADJ:adl|LCD_COUNTER:cv1"
 62. Port Connectivity Checks: "FOCUS_ADJ:adl"
 63. Port Connectivity Checks: "VGA_Controller:u1"
 64. Port Connectivity Checks: "RAW2RGB_J:u4|RAW_RGB_BIN:bin"
 65. Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3"
 66. Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2"
 67. Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1"
 68. Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0"
 69. Port Connectivity Checks: "RAW2RGB_J:u4"
 70. Port Connectivity Checks: "ON_CHIP_FRAM:fra|FRAM_BUFF:GG"
 71. Port Connectivity Checks: "pll_video:pll_vg"
 72. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_RESET_DELAY:DY"
 73. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd"
 74. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt"
 75. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd"
 76. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"
 77. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY"
 78. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"
 79. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"
 80. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"
 81. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1"
 82. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"
 83. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin"
 84. In-System Memory Content Editor Settings
 85. Post-Synthesis Netlist Statistics for Top Partition
 86. Elapsed Time Per Partition
 87. Analysis & Synthesis Messages
 88. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Dec 01 21:09:32 2020           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; TR5_D8M_HDMI                                    ;
; Top-level Entity Name           ; TR5_D8M_HDMI                                    ;
; Family                          ; Stratix V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 1811                                            ;
; Total pins                      ; 146                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 9,277,440                                       ;
; Total DSP Blocks                ; 14                                              ;
; Total HSSI STD RX PCSs          ; 0                                               ;
; Total HSSI 10G RX PCSs          ; 0                                               ;
; Total HSSI GEN3 RX PCSs         ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI STD TX PCSs          ; 0                                               ;
; Total HSSI 10G TX PCSs          ; 0                                               ;
; Total HSSI GEN3 TX PCSs         ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total HSSI PIPE GEN1_2s         ; 0                                               ;
; Total HSSI GEN3s                ; 0                                               ;
; Total PLLs                      ; 2                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5SGXEA7N2F45C2     ;                    ;
; Top-level entity name                                                           ; TR5_D8M_HDMI       ; TR5_D8M_HDMI       ;
; Family name                                                                     ; Stratix V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                           ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                 ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------+-------------+
; TR5_D8M_FMC_RTL/VGA_Controller/VGA_Param.h                         ; yes             ; User File                                    ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/VGA_Controller/VGA_Param.h                           ;             ;
; TR5_D8M_FMC_RTL/VGA_Controller/VGA_Controller.v                    ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/VGA_Controller/VGA_Controller.v                      ;             ;
; TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/I2C_HDMI_Config.v               ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/I2C_HDMI_Config.v                 ;             ;
; TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/I2C_Controller.v                ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/I2C_Controller.v                  ;             ;
; TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/HDMI_TX_AD7513.v                ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/HDMI_TX_AD7513.v                  ;             ;
; TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/AUDIO_IF.v                      ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/AUDIO_IF.v                        ;             ;
; TR5_D8M_FMC_RTL/V_D8M/RAW2RGB_J.v                                  ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/RAW2RGB_J.v                                    ;             ;
; TR5_D8M_FMC_RTL/V_D8M/RAW_RGB_BIN.v                                ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/RAW_RGB_BIN.v                                  ;             ;
; TR5_D8M_FMC_RTL/V_D8M/R_GAIN.v                                     ; yes             ; User Wizard-Generated File                   ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/R_GAIN.v                                       ;             ;
; TR5_D8M_FMC_RTL/V_D8M/P2.v                                         ; yes             ; User Wizard-Generated File                   ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/P2.v                                           ;             ;
; TR5_D8M_FMC_RTL/V_D8M/P1.v                                         ; yes             ; User Wizard-Generated File                   ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/P1.v                                           ;             ;
; TR5_D8M_FMC_RTL/V_D8M/ON_CHIP_FRAM.v                               ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/ON_CHIP_FRAM.v                                 ;             ;
; TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v                         ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v                           ;             ;
; TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v                         ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v                           ;             ;
; TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v                  ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v                    ;             ;
; TR5_D8M_FMC_RTL/V_D8M/Line_Buffer_J.v                              ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/Line_Buffer_J.v                                ;             ;
; TR5_D8M_FMC_RTL/V_D8M/int_line.v                                   ; yes             ; User Wizard-Generated File                   ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/int_line.v                                     ;             ;
; TR5_D8M_FMC_RTL/V_D8M/GAMMA_CORRECT.v                              ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/GAMMA_CORRECT.v                                ;             ;
; TR5_D8M_FMC_RTL/V_D8M/G_GAIN.v                                     ; yes             ; User Wizard-Generated File                   ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/G_GAIN.v                                       ;             ;
; TR5_D8M_FMC_RTL/V_D8M/FRM_COUNTER.v                                ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/FRM_COUNTER.v                                  ;             ;
; TR5_D8M_FMC_RTL/V_D8M/FRAM_BUFF.v                                  ; yes             ; User Wizard-Generated File                   ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/FRAM_BUFF.v                                    ;             ;
; TR5_D8M_FMC_RTL/V_D8M/BEZIER_CURVE.v                               ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/BEZIER_CURVE.v                                 ;             ;
; TR5_D8M_FMC_RTL/V_D8M/B_GAIN.v                                     ; yes             ; User Wizard-Generated File                   ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/B_GAIN.v                                       ;             ;
; TR5_D8M_FMC_RTL/V_Auto/VCM_I2C.v                                   ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/VCM_I2C.v                                     ;             ;
; TR5_D8M_FMC_RTL/V_Auto/VCM_CTRL_P.v                                ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/VCM_CTRL_P.v                                  ;             ;
; TR5_D8M_FMC_RTL/V_Auto/RESET_DELAY.v                               ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/RESET_DELAY.v                                 ;             ;
; TR5_D8M_FMC_RTL/V_Auto/MODIFY_SYNC.v                               ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/MODIFY_SYNC.v                                 ;             ;
; TR5_D8M_FMC_RTL/V_Auto/LCD_COUNTER.v                               ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/LCD_COUNTER.v                                 ;             ;
; TR5_D8M_FMC_RTL/V_Auto/I2C_DELAY.v                                 ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/I2C_DELAY.v                                   ;             ;
; TR5_D8M_FMC_RTL/V_Auto/FOCUS_ADJ.v                                 ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/FOCUS_ADJ.v                                   ;             ;
; TR5_D8M_FMC_RTL/V_Auto/F_VCM.v                                     ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/F_VCM.v                                       ;             ;
; TR5_D8M_FMC_RTL/V_Auto/CLOCKMEM.v                                  ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/CLOCKMEM.v                                    ;             ;
; TR5_D8M_FMC_RTL/V_Auto/AUTO_SYNC_MODIFY.v                          ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/AUTO_SYNC_MODIFY.v                            ;             ;
; TR5_D8M_FMC_RTL/V_Auto/AUTO_FOCUS_ON.v                             ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/AUTO_FOCUS_ON.v                               ;             ;
; TR5_D8M_FMC_RTL/V/pll_video.v                                      ; yes             ; User Wizard-Generated File                   ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/pll_video.v                                        ; pll_video   ;
; TR5_D8M_FMC_RTL/V/pll_video/pll_video_0002.v                       ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/pll_video/pll_video_0002.v                         ; pll_video   ;
; TR5_D8M_FMC_RTL/V/pll_test.v                                       ; yes             ; User Wizard-Generated File                   ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/pll_test.v                                         ; pll_test    ;
; TR5_D8M_FMC_RTL/V/pll_test/pll_test_0002.v                         ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/pll_test/pll_test_0002.v                           ; pll_test    ;
; TR5_D8M_FMC_RTL/V/I2C_WRITE_WDATA.v                                ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_WRITE_WDATA.v                                  ;             ;
; TR5_D8M_FMC_RTL/V/I2C_WRITE_PTR.v                                  ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_WRITE_PTR.v                                    ;             ;
; TR5_D8M_FMC_RTL/V/I2C_RESET_DELAY.v                                ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_RESET_DELAY.v                                  ;             ;
; TR5_D8M_FMC_RTL/V/I2C_READ_DATA.v                                  ; yes             ; User Verilog HDL File                        ; D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_READ_DATA.v                                    ;             ;
; tr5_d8m_hdmi.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v                                                       ;             ;
; lpm_constant.tdf                                                   ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.tdf                  ;             ;
; db/lpm_constant_sc8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/db/lpm_constant_sc8.tdf                                              ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd               ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                    ;             ;
; db/lpm_constant_fc8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/db/lpm_constant_fc8.tdf                                              ;             ;
; db/lpm_constant_na8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/db/lpm_constant_na8.tdf                                              ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v                      ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                    ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                      ;             ;
; db/altsyncram_feo2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/db/altsyncram_feo2.tdf                                               ;             ;
; db/decode_6oa.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/db/decode_6oa.tdf                                                    ;             ;
; db/decode_v3a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/db/decode_v3a.tdf                                                    ;             ;
; db/mux_vjb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/db/mux_vjb.tdf                                                       ;             ;
; db/altsyncram_u2v1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/db/altsyncram_u2v1.tdf                                               ;             ;
; db/lpm_constant_qh8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/db/lpm_constant_qh8.tdf                                              ;             ;
; db/lpm_constant_1g8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/TR5_D8M_HDMI/db/lpm_constant_1g8.tdf                                              ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_hub.vhd                       ; altera_sld  ;
; db/ip/sld8acfcfd7/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Desktop/TR5_D8M_HDMI/db/ip/sld8acfcfd7/alt_sld_fab.v                                      ; alt_sld_fab ;
; db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Desktop/TR5_D8M_HDMI/db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab.v               ; alt_sld_fab ;
; db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/Desktop/TR5_D8M_HDMI/db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_ident.sv        ; alt_sld_fab ;
; db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Desktop/TR5_D8M_HDMI/db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv     ; alt_sld_fab ;
; db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/Desktop/TR5_D8M_HDMI/db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd   ; alt_sld_fab ;
; db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Desktop/TR5_D8M_HDMI/db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv     ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                  ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                         ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                 ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2572                                                                                  ;
;                                             ;                                                                                       ;
; Combinational ALUT usage for logic          ; 3972                                                                                  ;
;     -- 7 input functions                    ; 39                                                                                    ;
;     -- 6 input functions                    ; 941                                                                                   ;
;     -- 5 input functions                    ; 586                                                                                   ;
;     -- 4 input functions                    ; 518                                                                                   ;
;     -- <=3 input functions                  ; 1888                                                                                  ;
;                                             ;                                                                                       ;
; Dedicated logic registers                   ; 1811                                                                                  ;
;                                             ;                                                                                       ;
; I/O pins                                    ; 146                                                                                   ;
; Total MLAB memory bits                      ; 0                                                                                     ;
; Total block memory bits                     ; 9277440                                                                               ;
;                                             ;                                                                                       ;
; Total DSP Blocks                            ; 14                                                                                    ;
;                                             ;                                                                                       ;
; Total PLLs                                  ; 3                                                                                     ;
;     -- PLLs                                 ; 3                                                                                     ;
;                                             ;                                                                                       ;
; Maximum fan-out node                        ; pll_video:pll_vg|pll_video_0002:pll_video_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 1125                                                                                  ;
; Total fan-out                               ; 42412                                                                                 ;
; Average fan-out                             ; 6.29                                                                                  ;
+---------------------------------------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                      ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |TR5_D8M_HDMI                                                                                                                           ; 3972 (9)            ; 1811 (0)                  ; 9277440           ; 14         ; 146  ; 0            ; |TR5_D8M_HDMI                                                                                                                                                                                                                                                                                                                                            ; TR5_D8M_HDMI                      ; work         ;
;    |AUTO_FOCUS_ON:u9|                                                                                                                   ; 40 (40)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|AUTO_FOCUS_ON:u9                                                                                                                                                                                                                                                                                                                           ; AUTO_FOCUS_ON                     ; work         ;
;    |CLOCKMEM:ck1|                                                                                                                       ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|CLOCKMEM:ck1                                                                                                                                                                                                                                                                                                                               ; CLOCKMEM                          ; work         ;
;    |FOCUS_ADJ:adl|                                                                                                                      ; 850 (17)            ; 586 (24)                  ; 0                 ; 2          ; 0    ; 0            ; |TR5_D8M_HDMI|FOCUS_ADJ:adl                                                                                                                                                                                                                                                                                                                              ; FOCUS_ADJ                         ; work         ;
;       |AUTO_SYNC_MODIFY:RE|                                                                                                             ; 56 (0)              ; 100 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE                                                                                                                                                                                                                                                                                                          ; AUTO_SYNC_MODIFY                  ; work         ;
;          |MODIFY_SYNC:hs|                                                                                                               ; 28 (28)             ; 50 (50)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:hs                                                                                                                                                                                                                                                                                           ; MODIFY_SYNC                       ; work         ;
;          |MODIFY_SYNC:vs|                                                                                                               ; 28 (28)             ; 50 (50)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs                                                                                                                                                                                                                                                                                           ; MODIFY_SYNC                       ; work         ;
;       |I2C_DELAY:i2c|                                                                                                                   ; 38 (38)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|I2C_DELAY:i2c                                                                                                                                                                                                                                                                                                                ; I2C_DELAY                         ; work         ;
;       |LCD_COUNTER:cv1|                                                                                                                 ; 165 (165)           ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|LCD_COUNTER:cv1                                                                                                                                                                                                                                                                                                              ; LCD_COUNTER                       ; work         ;
;       |VCM_CTRL_P:pp|                                                                                                                   ; 196 (91)            ; 157 (132)                 ; 0                 ; 2          ; 0    ; 0            ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|VCM_CTRL_P:pp                                                                                                                                                                                                                                                                                                                ; VCM_CTRL_P                        ; work         ;
;          |F_VCM:f|                                                                                                                      ; 105 (105)           ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f                                                                                                                                                                                                                                                                                                        ; F_VCM                             ; work         ;
;       |VCM_I2C:i2c2|                                                                                                                    ; 378 (148)           ; 205 (68)                  ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|VCM_I2C:i2c2                                                                                                                                                                                                                                                                                                                 ; VCM_I2C                           ; work         ;
;          |CLOCKMEM:c1|                                                                                                                  ; 40 (40)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1                                                                                                                                                                                                                                                                                                     ; CLOCKMEM                          ; work         ;
;          |I2C_READ_DATA:rd|                                                                                                             ; 69 (69)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd                                                                                                                                                                                                                                                                                                ; I2C_READ_DATA                     ; work         ;
;          |I2C_WRITE_PTR:wpt|                                                                                                            ; 71 (71)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt                                                                                                                                                                                                                                                                                               ; I2C_WRITE_PTR                     ; work         ;
;          |I2C_WRITE_WDATA:wrd|                                                                                                          ; 50 (50)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd                                                                                                                                                                                                                                                                                             ; I2C_WRITE_WDATA                   ; work         ;
;    |GAMMA_CORRECT:ui|                                                                                                                   ; 90 (0)              ; 113 (0)                   ; 0                 ; 12         ; 0    ; 0            ; |TR5_D8M_HDMI|GAMMA_CORRECT:ui                                                                                                                                                                                                                                                                                                                           ; GAMMA_CORRECT                     ; work         ;
;       |BEZIER_CURVE:bb|                                                                                                                 ; 8 (8)               ; 17 (17)                   ; 0                 ; 4          ; 0    ; 0            ; |TR5_D8M_HDMI|GAMMA_CORRECT:ui|BEZIER_CURVE:bb                                                                                                                                                                                                                                                                                                           ; BEZIER_CURVE                      ; work         ;
;       |BEZIER_CURVE:gg|                                                                                                                 ; 8 (8)               ; 17 (17)                   ; 0                 ; 4          ; 0    ; 0            ; |TR5_D8M_HDMI|GAMMA_CORRECT:ui|BEZIER_CURVE:gg                                                                                                                                                                                                                                                                                                           ; BEZIER_CURVE                      ; work         ;
;       |BEZIER_CURVE:rr|                                                                                                                 ; 8 (8)               ; 17 (17)                   ; 0                 ; 4          ; 0    ; 0            ; |TR5_D8M_HDMI|GAMMA_CORRECT:ui|BEZIER_CURVE:rr                                                                                                                                                                                                                                                                                                           ; BEZIER_CURVE                      ; work         ;
;       |P1:pp11|                                                                                                                         ; 38 (0)              ; 31 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|GAMMA_CORRECT:ui|P1:pp11                                                                                                                                                                                                                                                                                                                   ; P1                                ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 38 (0)              ; 31 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|GAMMA_CORRECT:ui|P1:pp11|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                                               ; lpm_constant                      ; work         ;
;             |lpm_constant_qh8:ag|                                                                                                       ; 38 (0)              ; 31 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|GAMMA_CORRECT:ui|P1:pp11|lpm_constant:LPM_CONSTANT_component|lpm_constant_qh8:ag                                                                                                                                                                                                                                                           ; lpm_constant_qh8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 38 (24)             ; 31 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|GAMMA_CORRECT:ui|P1:pp11|lpm_constant:LPM_CONSTANT_component|lpm_constant_qh8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                                 ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|GAMMA_CORRECT:ui|P1:pp11|lpm_constant:LPM_CONSTANT_component|lpm_constant_qh8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                                             ; sld_rom_sr                        ; work         ;
;       |P2:pp22|                                                                                                                         ; 28 (0)              ; 31 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|GAMMA_CORRECT:ui|P2:pp22                                                                                                                                                                                                                                                                                                                   ; P2                                ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 28 (0)              ; 31 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|GAMMA_CORRECT:ui|P2:pp22|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                                               ; lpm_constant                      ; work         ;
;             |lpm_constant_1g8:ag|                                                                                                       ; 28 (0)              ; 31 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|GAMMA_CORRECT:ui|P2:pp22|lpm_constant:LPM_CONSTANT_component|lpm_constant_1g8:ag                                                                                                                                                                                                                                                           ; lpm_constant_1g8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 28 (14)             ; 31 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|GAMMA_CORRECT:ui|P2:pp22|lpm_constant:LPM_CONSTANT_component|lpm_constant_1g8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                                 ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|GAMMA_CORRECT:ui|P2:pp22|lpm_constant:LPM_CONSTANT_component|lpm_constant_1g8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                                             ; sld_rom_sr                        ; work         ;
;    |HDMI_TX_AD7513:hdmi|                                                                                                                ; 130 (0)             ; 89 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|HDMI_TX_AD7513:hdmi                                                                                                                                                                                                                                                                                                                        ; HDMI_TX_AD7513                    ; work         ;
;       |AUDIO_IF:u_AVG|                                                                                                                  ; 36 (36)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG                                                                                                                                                                                                                                                                                                         ; AUDIO_IF                          ; work         ;
;       |I2C_HDMI_Config:u_I2C_HDMI_Config|                                                                                               ; 94 (50)             ; 70 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config                                                                                                                                                                                                                                                                                      ; I2C_HDMI_Config                   ; work         ;
;          |I2C_Controller:u0|                                                                                                            ; 44 (44)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0                                                                                                                                                                                                                                                                    ; I2C_Controller                    ; work         ;
;    |MIPI_BRIDGE_CAMERA_Config:cfin|                                                                                                     ; 2059 (1)            ; 585 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin                                                                                                                                                                                                                                                                                                             ; MIPI_BRIDGE_CAMERA_Config         ; work         ;
;       |MIPI_BRIDGE_CONFIG:mpiv|                                                                                                         ; 385 (192)           ; 198 (94)                  ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv                                                                                                                                                                                                                                                                                     ; MIPI_BRIDGE_CONFIG                ; work         ;
;          |I2C_READ_DATA:rd|                                                                                                             ; 67 (67)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd                                                                                                                                                                                                                                                                    ; I2C_READ_DATA                     ; work         ;
;          |I2C_WRITE_PTR:wpt|                                                                                                            ; 71 (71)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt                                                                                                                                                                                                                                                                   ; I2C_WRITE_PTR                     ; work         ;
;          |I2C_WRITE_WDATA:wrd|                                                                                                          ; 55 (55)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd                                                                                                                                                                                                                                                                 ; I2C_WRITE_WDATA                   ; work         ;
;       |MIPI_CAMERA_CONFIG:camiv|                                                                                                        ; 1673 (1355)         ; 387 (125)                 ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv                                                                                                                                                                                                                                                                                    ; MIPI_CAMERA_CONFIG                ; work         ;
;          |B_GAIN:b2|                                                                                                                    ; 25 (0)              ; 39 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2                                                                                                                                                                                                                                                                          ; B_GAIN                            ; work         ;
;             |lpm_constant:LPM_CONSTANT_component|                                                                                       ; 25 (0)              ; 39 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                      ; lpm_constant                      ; work         ;
;                |lpm_constant_na8:ag|                                                                                                    ; 25 (0)              ; 39 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_na8:ag                                                                                                                                                                                                                  ; lpm_constant_na8                  ; work         ;
;                   |sld_mod_ram_rom:mgl_prim1|                                                                                           ; 25 (10)             ; 39 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_na8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                        ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                              ; 15 (15)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_na8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                    ; sld_rom_sr                        ; work         ;
;          |CLOCKMEM:c1|                                                                                                                  ; 39 (39)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1                                                                                                                                                                                                                                                                        ; CLOCKMEM                          ; work         ;
;          |G_GAIN:g2|                                                                                                                    ; 27 (0)              ; 39 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2                                                                                                                                                                                                                                                                          ; G_GAIN                            ; work         ;
;             |lpm_constant:LPM_CONSTANT_component|                                                                                       ; 27 (0)              ; 39 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                      ; lpm_constant                      ; work         ;
;                |lpm_constant_fc8:ag|                                                                                                    ; 27 (0)              ; 39 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_fc8:ag                                                                                                                                                                                                                  ; lpm_constant_fc8                  ; work         ;
;                   |sld_mod_ram_rom:mgl_prim1|                                                                                           ; 27 (14)             ; 39 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_fc8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                        ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                              ; 13 (13)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_fc8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                    ; sld_rom_sr                        ; work         ;
;          |I2C_READ_DATA:rd|                                                                                                             ; 68 (68)             ; 49 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd                                                                                                                                                                                                                                                                   ; I2C_READ_DATA                     ; work         ;
;          |I2C_WRITE_PTR:wpt|                                                                                                            ; 74 (74)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt                                                                                                                                                                                                                                                                  ; I2C_WRITE_PTR                     ; work         ;
;          |I2C_WRITE_WDATA:wrd|                                                                                                          ; 55 (55)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd                                                                                                                                                                                                                                                                ; I2C_WRITE_WDATA                   ; work         ;
;          |R_GAIN:r2|                                                                                                                    ; 30 (0)              ; 39 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2                                                                                                                                                                                                                                                                          ; R_GAIN                            ; work         ;
;             |lpm_constant:LPM_CONSTANT_component|                                                                                       ; 30 (0)              ; 39 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                      ; lpm_constant                      ; work         ;
;                |lpm_constant_sc8:ag|                                                                                                    ; 30 (0)              ; 39 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag                                                                                                                                                                                                                  ; lpm_constant_sc8                  ; work         ;
;                   |sld_mod_ram_rom:mgl_prim1|                                                                                           ; 30 (16)             ; 39 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                        ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                              ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                    ; sld_rom_sr                        ; work         ;
;    |ON_CHIP_FRAM:fra|                                                                                                                   ; 431 (0)             ; 48 (0)                    ; 9216000           ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|ON_CHIP_FRAM:fra                                                                                                                                                                                                                                                                                                                           ; ON_CHIP_FRAM                      ; work         ;
;       |FRAM_BUFF:GG|                                                                                                                    ; 388 (0)             ; 6 (0)                     ; 9216000           ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|ON_CHIP_FRAM:fra|FRAM_BUFF:GG                                                                                                                                                                                                                                                                                                              ; FRAM_BUFF                         ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 388 (0)             ; 6 (0)                     ; 9216000           ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;             |altsyncram_feo2:auto_generated|                                                                                            ; 388 (0)             ; 6 (6)                     ; 9216000           ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component|altsyncram_feo2:auto_generated                                                                                                                                                                                                                                               ; altsyncram_feo2                   ; work         ;
;                |decode_6oa:decode2|                                                                                                     ; 70 (70)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component|altsyncram_feo2:auto_generated|decode_6oa:decode2                                                                                                                                                                                                                            ; decode_6oa                        ; work         ;
;                |decode_v3a:rden_decode_a|                                                                                               ; 59 (59)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component|altsyncram_feo2:auto_generated|decode_v3a:rden_decode_a                                                                                                                                                                                                                      ; decode_v3a                        ; work         ;
;                |decode_v3a:rden_decode_b|                                                                                               ; 57 (57)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component|altsyncram_feo2:auto_generated|decode_v3a:rden_decode_b                                                                                                                                                                                                                      ; decode_v3a                        ; work         ;
;                |mux_vjb:mux5|                                                                                                           ; 202 (202)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component|altsyncram_feo2:auto_generated|mux_vjb:mux5                                                                                                                                                                                                                                  ; mux_vjb                           ; work         ;
;       |FRM_COUNTER:rrr|                                                                                                                 ; 21 (21)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|ON_CHIP_FRAM:fra|FRM_COUNTER:rrr                                                                                                                                                                                                                                                                                                           ; FRM_COUNTER                       ; work         ;
;       |FRM_COUNTER:wrw|                                                                                                                 ; 22 (22)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|ON_CHIP_FRAM:fra|FRM_COUNTER:wrw                                                                                                                                                                                                                                                                                                           ; FRM_COUNTER                       ; work         ;
;    |RAW2RGB_J:u4|                                                                                                                       ; 85 (23)             ; 69 (23)                   ; 61440             ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|RAW2RGB_J:u4                                                                                                                                                                                                                                                                                                                               ; RAW2RGB_J                         ; work         ;
;       |Line_Buffer_J:u0|                                                                                                                ; 25 (25)             ; 2 (2)                     ; 61440             ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|RAW2RGB_J:u4|Line_Buffer_J:u0                                                                                                                                                                                                                                                                                                              ; Line_Buffer_J                     ; work         ;
;          |int_line:d1|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1                                                                                                                                                                                                                                                                                                  ; int_line                          ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;                |altsyncram_u2v1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated                                                                                                                                                                                                                                   ; altsyncram_u2v1                   ; work         ;
;          |int_line:d2|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2                                                                                                                                                                                                                                                                                                  ; int_line                          ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;                |altsyncram_u2v1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated                                                                                                                                                                                                                                   ; altsyncram_u2v1                   ; work         ;
;          |int_line:d3|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3                                                                                                                                                                                                                                                                                                  ; int_line                          ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;                |altsyncram_u2v1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated                                                                                                                                                                                                                                   ; altsyncram_u2v1                   ; work         ;
;       |RAW_RGB_BIN:bin|                                                                                                                 ; 37 (37)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|RAW2RGB_J:u4|RAW_RGB_BIN:bin                                                                                                                                                                                                                                                                                                               ; RAW_RGB_BIN                       ; work         ;
;    |RESET_DELAY:dl|                                                                                                                     ; 39 (39)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|RESET_DELAY:dl                                                                                                                                                                                                                                                                                                                             ; RESET_DELAY                       ; work         ;
;    |VGA_Controller:u1|                                                                                                                  ; 48 (48)             ; 55 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|VGA_Controller:u1                                                                                                                                                                                                                                                                                                                          ; VGA_Controller                    ; work         ;
;    |pll_test:pll_ref|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|pll_test:pll_ref                                                                                                                                                                                                                                                                                                                           ; pll_test                          ; pll_test     ;
;       |pll_test_0002:pll_test_inst|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|pll_test:pll_ref|pll_test_0002:pll_test_inst                                                                                                                                                                                                                                                                                               ; pll_test_0002                     ; pll_test     ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|pll_test:pll_ref|pll_test_0002:pll_test_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                       ; altera_pll                        ; work         ;
;    |pll_video:pll_vg|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|pll_video:pll_vg                                                                                                                                                                                                                                                                                                                           ; pll_video                         ; pll_video    ;
;       |pll_video_0002:pll_video_inst|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|pll_video:pll_vg|pll_video_0002:pll_video_inst                                                                                                                                                                                                                                                                                             ; pll_video_0002                    ; pll_video    ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|pll_video:pll_vg|pll_video_0002:pll_video_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                     ; altera_pll                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 150 (1)             ; 168 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 149 (0)             ; 168 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 149 (0)             ; 168 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 149 (1)             ; 168 (9)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 148 (0)             ; 159 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 148 (106)           ; 159 (130)                 ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TR5_D8M_HDMI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component|altsyncram_feo2:auto_generated|ALTSYNCRAM             ; AUTO ; True Dual Port   ; 921600       ; 10           ; 921600       ; 10           ; 9216000 ; None ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960   ; None ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960   ; None ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960   ; None ;
+---------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 6           ;
; Sum of four 18x18               ; 2           ;
; Sum of two 27x27                ; 6           ;
; Total number of DSP blocks      ; 14          ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 16          ;
+---------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                   ; IP Include File               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TR5_D8M_HDMI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                               ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TR5_D8M_HDMI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                               ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TR5_D8M_HDMI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                               ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TR5_D8M_HDMI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                               ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TR5_D8M_HDMI|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                               ;
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |TR5_D8M_HDMI|pll_test:pll_ref                                                                                                                                                                                                                                                    ; TR5_D8M_FMC_RTL/V/pll_test.v  ;
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |TR5_D8M_HDMI|pll_video:pll_vg                                                                                                                                                                                                                                                    ; TR5_D8M_FMC_RTL/V/pll_video.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |TR5_D8M_HDMI|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mSetup_ST ;
+----------------+----------------+----------------+--------------------------------------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001                             ;
+----------------+----------------+----------------+--------------------------------------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0                                          ;
; mSetup_ST.0001 ; 1              ; 0              ; 1                                          ;
; mSetup_ST.0010 ; 1              ; 1              ; 0                                          ;
+----------------+----------------+----------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                       ;
+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; Register name                                                                          ; Reason for Removal                                                                              ;
+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; FOCUS_ADJ:adl|VCM_CTRL_P:pp|S[0..7]                                                    ; Lost fanout                                                                                     ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_RESET_DELAY:DY|READY                                    ; Stuck at VCC due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[23]           ; Stuck at GND due to stuck port data_in                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|R_VCM_DATA[4..13]                                           ; Lost fanout                                                                                     ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_RESET_DELAY:DY|DELAY[0..31]                             ; Lost fanout                                                                                     ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|DATA16[0..13]                              ; Lost fanout                                                                                     ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[23]                    ; Stuck at GND due to stuck port data_in                                                          ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[20..22]                ; Stuck at VCC due to stuck port data_in                                                          ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[18,19]                 ; Stuck at GND due to stuck port data_in                                                          ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[17]                    ; Stuck at VCC due to stuck port data_in                                                          ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[16]                    ; Stuck at GND due to stuck port data_in                                                          ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|SD[23]         ; Stuck at GND due to stuck port data_in                                                          ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|SD[20..22]     ; Stuck at VCC due to stuck port data_in                                                          ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|SD[18,19]      ; Stuck at GND due to stuck port data_in                                                          ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|SD[17]         ; Stuck at VCC due to stuck port data_in                                                          ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|SD[16]         ; Stuck at GND due to stuck port data_in                                                          ;
; HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG|i2s[0..2]                                           ; Merged with HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG|i2s[3]                                           ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[7]                          ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[6]                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[23..31]            ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[16]             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[7,13,14]           ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[11]             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[9]                 ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[10]             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[30]           ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[26]        ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[28]           ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[24]        ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[29]           ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[27]        ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[7]      ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[6]   ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[6,7]      ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[5]     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[7]         ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[6]      ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[7]                                   ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[6]                                ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[6,7]                                   ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[5]                                  ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[7]                                      ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[6]                                   ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[7]       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[6]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[6,7]       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[5]      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[7]          ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[6]       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[4..7] ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[3] ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[3..7]   ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[2]   ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[4..7]                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[3]                              ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[3..7]                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[2]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[4..7]  ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[3]  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[3..7]    ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[2]    ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[7]                                                       ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[6]                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[7]                  ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[1]               ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[7]                                                  ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[6]                                               ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[0..2,5..7]                                       ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[6]                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|POINTER[7..15]                  ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|POINTER[0]                   ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[1,5..7]              ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[0]                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[7,13,14]              ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[11]                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[6]                  ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[2]               ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[4]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[3]                                            ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|WORD_DATA[0..3]                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[3]                                            ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[3,4]                 ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[2]                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[31]           ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[25]        ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[9]                    ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[10]                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[11]                ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[11]                   ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[27]           ; Stuck at VCC due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[24]           ; Stuck at GND due to stuck port data_in                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[6]                                                  ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[0]                   ; Stuck at GND due to stuck port data_in                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[3]                                               ; Stuck at VCC due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[2]                   ; Stuck at VCC due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[2]      ; Stuck at GND due to stuck port data_in                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[2]                                   ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[2]       ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[3]                  ; Stuck at VCC due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[0]                  ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[3]    ; Stuck at GND due to stuck port data_in                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[3]                                 ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[3]     ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[6,7]                         ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[5]      ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[6]      ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[5]        ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[5]         ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[6]         ; Stuck at GND due to stuck port clock_enable                                                     ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[5]                                   ; Stuck at GND due to stuck port data_in                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[6]                                   ; Stuck at GND due to stuck port clock_enable                                                     ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[5]                                     ; Stuck at GND due to stuck port clock_enable                                                     ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[5]                                      ; Stuck at GND due to stuck port data_in                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[6]                                      ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[5]       ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[6]       ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[5]         ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[5]          ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[6]          ; Stuck at GND due to stuck port clock_enable                                                     ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[6]                                                       ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[0..7] ; Stuck at GND due to stuck port clock                                                            ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[0..7]                              ; Stuck at GND due to stuck port clock                                                            ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[0..7]  ; Stuck at GND due to stuck port clock                                                            ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[6]                          ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[4,5]                ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|POINTER[15]                 ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mSetup_ST~9                      ; Lost fanout                                                                                     ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mSetup_ST~10                     ; Lost fanout                                                                                     ;
; HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG|sclk_Count[4,5]                                     ; Stuck at GND due to stuck port data_in                                                          ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|LUT_INDEX[5]                     ; Stuck at GND due to stuck port data_in                                                          ;
; Total Number of Removed Registers = 242                                                ;                                                                                                 ;
+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                          ;
+-----------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; Register name                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                               ;
+-----------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_RESET_DELAY:DY|READY                               ; Stuck at VCC              ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[2],                                ;
;                                                                                   ; due to stuck port data_in ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[3],                              ;
;                                                                                   ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[5],                                ;
;                                                                                   ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[6],                                ;
;                                                                                   ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[5],                                  ;
;                                                                                   ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[5],                                   ;
;                                                                                   ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[6],                                   ;
;                                                                                   ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[1],                              ;
;                                                                                   ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[0],                              ;
;                                                                                   ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[2],                              ;
;                                                                                   ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[3],                              ;
;                                                                                   ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[4],                              ;
;                                                                                   ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[5],                              ;
;                                                                                   ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[6],                              ;
;                                                                                   ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[7]                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[5] ; Stuck at GND              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[0], ;
;                                                                                   ; due to stuck port data_in ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[1], ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[2], ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[3], ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[4], ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[5], ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[6], ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[7]  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[5]  ; Stuck at GND              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[1],  ;
;                                                                                   ; due to stuck port data_in ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[0],  ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[2],  ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[3],  ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[4],  ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[5],  ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[6],  ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[7]   ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[11]           ; Stuck at GND              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[11],                ;
;                                                                                   ; due to stuck port data_in ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[7],                        ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[6]                         ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[23]               ; Stuck at GND              ; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|SD[23]       ;
;                                                                                   ; due to stuck port data_in ;                                                                                      ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[22]               ; Stuck at VCC              ; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|SD[22]       ;
;                                                                                   ; due to stuck port data_in ;                                                                                      ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[21]               ; Stuck at VCC              ; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|SD[21]       ;
;                                                                                   ; due to stuck port data_in ;                                                                                      ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[20]               ; Stuck at VCC              ; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|SD[20]       ;
;                                                                                   ; due to stuck port data_in ;                                                                                      ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[19]               ; Stuck at GND              ; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|SD[19]       ;
;                                                                                   ; due to stuck port data_in ;                                                                                      ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[18]               ; Stuck at GND              ; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|SD[18]       ;
;                                                                                   ; due to stuck port data_in ;                                                                                      ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[17]               ; Stuck at VCC              ; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|SD[17]       ;
;                                                                                   ; due to stuck port data_in ;                                                                                      ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[16]               ; Stuck at GND              ; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|SD[16]       ;
;                                                                                   ; due to stuck port data_in ;                                                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[27]      ; Stuck at VCC              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[3]                ;
;                                                                                   ; due to stuck port data_in ;                                                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[24]      ; Stuck at GND              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[0]                ;
;                                                                                   ; due to stuck port data_in ;                                                                                      ;
+-----------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1811  ;
; Number of registers using Synchronous Clear  ; 696   ;
; Number of registers using Synchronous Load   ; 262   ;
; Number of registers using Asynchronous Clear ; 695   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1103  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|END_OK                                                                                                                                                                                                                                                  ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|END_OK                                                                                                                                                                                                                                               ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|END_OK                                                                                                                                                                                                                                                 ; 4       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|END_OK                                                                                                                                                                                                                                                 ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|END_OK                                                                                                                                                                                                                                              ; 12      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|END_OK                                                                                                                                                                                                                                                ; 5       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|SCLO                                                                                                                                                                                                                                                                             ; 2       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|SCLO                                                                                                                                                                                                                                                                               ; 3       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|SCLO                                                                                                                                                                                                                                                                                ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|SCLO                                                                                                                                                                                                                                                ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|SCLO                                                                                                                                                                                                                                                  ; 4       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|SCLO                                                                                                                                                                                                                                                   ; 2       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|SDAO                                                                                                                                                                                                                                                                             ; 3       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|SDAO                                                                                                                                                                                                                                                                               ; 3       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|SDAO                                                                                                                                                                                                                                                                                ; 4       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|SDAO                                                                                                                                                                                                                                                ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|SDAO                                                                                                                                                                                                                                                  ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|SDAO                                                                                                                                                                                                                                                   ; 3       ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|SCLK                                                                                                                                                                                                                                                    ; 2       ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                                                                                                                                           ; 17      ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                                                                                                                                           ; 19      ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                                                                                                                                           ; 24      ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                                                                                                                                           ; 21      ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                                                                                                                                           ; 19      ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                                                                                                                                           ; 24      ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|SDO                                                                                                                                                                                                                                                     ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|SCLO                                                                                                                                                                                                                                                 ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|SCLO                                                                                                                                                                                                                                                   ; 4       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|SCLO                                                                                                                                                                                                                                                    ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|SDAO                                                                                                                                                                                                                                                 ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|SDAO                                                                                                                                                                                                                                                   ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|SDAO                                                                                                                                                                                                                                                    ; 3       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|R_GO                                                                                                                                                                                                                                                                     ; 6       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|W_WORD_GO                                                                                                                                                                                                                                                                ; 8       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|W_POINTER_GO                                                                                                                                                                                                                                                             ; 5       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GO                                                                                                                                                                                                                                                                    ; 6       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|W_WORD_GO                                                                                                                                                                                                                                                               ; 8       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|W_POINTER_GO                                                                                                                                                                                                                                                            ; 5       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|W_WORD_GO                                                                                                                                                                                                                                                                                            ; 8       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|W_POINTER_GO                                                                                                                                                                                                                                                                                         ; 6       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|R_GO                                                                                                                                                                                                                                                                                                 ; 7       ;
; HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|END                                                                                                                                                                                                                                                     ; 5       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|END_OK                                                                                                                                                                                                                                                                           ; 10      ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|END_OK                                                                                                                                                                                                                                                                             ; 6       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|END_OK                                                                                                                                                                                                                                                                              ; 9       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 47                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TR5_D8M_HDMI|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|LUT_INDEX[4]                                                                                                                                                      ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[1]                                               ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_fc8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[13]                                              ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_na8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[1]                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |TR5_D8M_HDMI|GAMMA_CORRECT:ui|P1:pp11|lpm_constant:LPM_CONSTANT_component|lpm_constant_qh8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[9]                                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |TR5_D8M_HDMI|GAMMA_CORRECT:ui|P2:pp22|lpm_constant:LPM_CONSTANT_component|lpm_constant_1g8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[7]                                                                                        ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |TR5_D8M_HDMI|VGA_Controller:u1|oVGA_B[5]                                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CNT[5]                                                                                                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |TR5_D8M_HDMI|ON_CHIP_FRAM:fra|FRM_COUNTER:wrw|ADDR[17]                                                                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:hs|CNT[6]                                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|CNT[1]                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|VCM_CTRL_P:pp|rSUM[30]                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_fc8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_na8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TR5_D8M_HDMI|GAMMA_CORRECT:ui|P1:pp11|lpm_constant:LPM_CONSTANT_component|lpm_constant_qh8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[0]                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TR5_D8M_HDMI|GAMMA_CORRECT:ui|P2:pp22|lpm_constant:LPM_CONSTANT_component|lpm_constant_1g8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[2]                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[7]                                                                                                                                                                                  ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |TR5_D8M_HDMI|RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[8]                                                                                                                                                                                       ;
; 16:1               ; 4 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_fc8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 16:1               ; 4 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_na8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 16:1               ; 4 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; Yes        ; |TR5_D8M_HDMI|GAMMA_CORRECT:ui|P1:pp11|lpm_constant:LPM_CONSTANT_component|lpm_constant_qh8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                               ;
; 16:1               ; 4 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; Yes        ; |TR5_D8M_HDMI|GAMMA_CORRECT:ui|P2:pp22|lpm_constant:LPM_CONSTANT_component|lpm_constant_1g8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                               ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|DELY[6]                                                                                                                                       ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|CNT[4]                                                                                                                                         ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|DELY[3]                                                                                                                                                                    ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|CNT[2]                                                                                                                                                                      ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|DELY[3]                                                                                                                                        ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|CNT[7]                                                                                                                                          ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|CNT[5]                                                                                                                                        ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|CNT[0]                                                                                                                                                                     ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|CNT[5]                                                                                                                                         ;
; 256:1              ; 18 bits   ; 3060 LEs      ; 144 LEs              ; 2916 LEs               ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[16]                                                                                                                                                 ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|WORD_DATA[1]                                                                                                                                                    ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[7]                                                                                                                                     ;
; 64:1               ; 7 bits    ; 294 LEs       ; 7 LEs                ; 287 LEs                ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|A[6]                                                                                                                                           ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|DELY[7]                                                                                                                                        ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[5]                                                                                                                                                                  ;
; 64:1               ; 7 bits    ; 294 LEs       ; 7 LEs                ; 287 LEs                ; Yes        ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|A[5]                                                                                                                                                                        ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|DELY[1]                                                                                                                                                                     ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[1]                                                                                                                                      ;
; 64:1               ; 7 bits    ; 294 LEs       ; 7 LEs                ; 287 LEs                ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|A[6]                                                                                                                                            ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|DELY[0]                                                                                                                                         ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|CNT[0]                                                                                                                                      ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|CNT[6]                                                                                                                                                                   ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|CNT[2]                                                                                                                                       ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|BYTE[1]                                                                                                                                        ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|BYTE[1]                                                                                                                                                                     ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|BYTE[0]                                                                                                                                         ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|VCM_I2C:i2c2|WCNT[2]                                                                                                                                                                                      ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|VCM_I2C:i2c2|CNT[7]                                                                                                                                                                                       ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CNT[1]                                                                                                                                                          ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|DATA16[2]                                                                                                                                      ;
; 257:1              ; 8 bits    ; 1368 LEs      ; 0 LEs                ; 1368 LEs               ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CNT[7]                                                                                                                                                           ;
; 130:1              ; 16 bits   ; 1376 LEs      ; 0 LEs                ; 1376 LEs               ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|WCNT[14]                                                                                                                                                        ;
; 130:1              ; 5 bits    ; 430 LEs       ; 10 LEs               ; 420 LEs                ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[5]                                                                                                                                                   ;
; 130:1              ; 17 bits   ; 1462 LEs      ; 17 LEs               ; 1445 LEs               ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|POINTER[8]                                                                                                                                                      ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[0]                                                                                                                                                                    ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[1]                                                                                                                                       ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[2]                                                                                                                                        ;
; 130:1              ; 2 bits    ; 172 LEs       ; 0 LEs                ; 172 LEs                ; Yes        ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[3]                                                                                                                                                                                ;
; 258:1              ; 8 bits    ; 1376 LEs      ; 0 LEs                ; 1376 LEs               ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WCNT[2]                                                                                                                                                          ;
; 131:1              ; 6 bits    ; 522 LEs       ; 294 LEs              ; 228 LEs                ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[0]                                                                                                                                       ;
; 68:1               ; 3 bits    ; 135 LEs       ; 45 LEs               ; 90 LEs                 ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[0]                                                                                                                                         ;
; 131:1              ; 6 bits    ; 522 LEs       ; 294 LEs              ; 228 LEs                ; Yes        ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[0]                                                                                                                                                                    ;
; 68:1               ; 3 bits    ; 135 LEs       ; 45 LEs               ; 90 LEs                 ; Yes        ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[1]                                                                                                                                                                      ;
; 131:1              ; 6 bits    ; 522 LEs       ; 294 LEs              ; 228 LEs                ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[4]                                                                                                                                        ;
; 68:1               ; 3 bits    ; 135 LEs       ; 45 LEs               ; 90 LEs                 ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[0]                                                                                                                                          ;
; 130:1              ; 10 bits   ; 860 LEs       ; 0 LEs                ; 860 LEs                ; Yes        ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[3]                                                                                                                                                                                   ;
; 258:1              ; 2 bits    ; 344 LEs       ; 2 LEs                ; 342 LEs                ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[2]                                                                                                                                                    ;
; 258:1              ; 7 bits    ; 1204 LEs      ; 7 LEs                ; 1197 LEs               ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|POINTER[0]                                                                                                                                                       ;
; 21:1               ; 2 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|A[1]                                                                                                                                           ;
; 132:1              ; 3 bits    ; 264 LEs       ; 57 LEs               ; 207 LEs                ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[0]                                                                                                                                          ;
; 132:1              ; 3 bits    ; 264 LEs       ; 57 LEs               ; 207 LEs                ; Yes        ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[6]                                                                                                                                                                       ;
; 132:1              ; 3 bits    ; 264 LEs       ; 57 LEs               ; 207 LEs                ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[0]                                                                                                                                           ;
; 133:1              ; 4 bits    ; 352 LEs       ; 16 LEs               ; 336 LEs                ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[2]                                                                                                                                     ;
; 133:1              ; 4 bits    ; 352 LEs       ; 16 LEs               ; 336 LEs                ; Yes        ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[2]                                                                                                                                                                  ;
; 133:1              ; 4 bits    ; 352 LEs       ; 16 LEs               ; 336 LEs                ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[0]                                                                                                                                      ;
; 23:1               ; 8 bits    ; 120 LEs       ; 16 LEs               ; 104 LEs                ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|A[7]                                                                                                                                          ;
; 23:1               ; 2 bits    ; 30 LEs        ; 4 LEs                ; 26 LEs                 ; Yes        ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|A[7]                                                                                                                                                                       ;
; 23:1               ; 6 bits    ; 90 LEs        ; 12 LEs               ; 78 LEs                 ; Yes        ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|A[3]                                                                                                                                                                       ;
; 23:1               ; 6 bits    ; 90 LEs        ; 12 LEs               ; 78 LEs                 ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|A[6]                                                                                                                                           ;
; 70:1               ; 8 bits    ; 368 LEs       ; 24 LEs               ; 344 LEs                ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|A[5]                                                                                                                                        ;
; 70:1               ; 2 bits    ; 92 LEs        ; 6 LEs                ; 86 LEs                 ; Yes        ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|A[7]                                                                                                                                                                     ;
; 70:1               ; 5 bits    ; 230 LEs       ; 20 LEs               ; 210 LEs                ; Yes        ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|A[3]                                                                                                                                                                     ;
; 70:1               ; 3 bits    ; 138 LEs       ; 12 LEs               ; 126 LEs                ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|A[4]                                                                                                                                         ;
; 70:1               ; 3 bits    ; 138 LEs       ; 12 LEs               ; 126 LEs                ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|A[5]                                                                                                                                         ;
; 135:1              ; 32 bits   ; 2880 LEs      ; 0 LEs                ; 2880 LEs               ; Yes        ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|VCM_I2C:i2c2|DELY[15]                                                                                                                                                                                     ;
; 132:1              ; 2 bits    ; 176 LEs       ; 24 LEs               ; 152 LEs                ; Yes        ; |TR5_D8M_HDMI|FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[5]                                                                                                                                                                                        ;
; 134:1              ; 32 bits   ; 2848 LEs      ; 0 LEs                ; 2848 LEs               ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|DELY[4]                                                                                                                                                         ;
; 261:1              ; 2 bits    ; 348 LEs       ; 28 LEs               ; 320 LEs                ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[6]                                                                                                                                                            ;
; 264:1              ; 32 bits   ; 5632 LEs      ; 0 LEs                ; 5632 LEs               ; Yes        ; |TR5_D8M_HDMI|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|DELY[28]                                                                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TR5_D8M_HDMI|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                                   ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |TR5_D8M_HDMI|RAW2RGB_J:u4|RAW_RGB_BIN:bin|Add0                                                                                                                                                                                       ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |TR5_D8M_HDMI|RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[4]                                                                                                                                                                                 ;
; 57:1               ; 10 bits   ; 380 LEs       ; 380 LEs              ; 0 LEs                  ; No         ; |TR5_D8M_HDMI|ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component|altsyncram_feo2:auto_generated|mux_vjb:mux5|l6_w3_n0_mux_dataout                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv ;
+------------------------------+-------+------+----------------------------------+
; Assignment                   ; Value ; From ; To                               ;
+------------------------------+-------+------+----------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; const_zero_sig                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; const_zero_sig                   ;
+------------------------------+-------+------+----------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; const_zero_sig                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; const_zero_sig                  ;
+------------------------------+-------+------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component|altsyncram_feo2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------+
; Source assignments for FOCUS_ADJ:adl|VCM_I2C:i2c2            ;
+------------------------------+-------+------+----------------+
; Assignment                   ; Value ; From ; To             ;
+------------------------------+-------+------+----------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; const_zero_sig ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; const_zero_sig ;
+------------------------------+-------+------+----------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0 ;
+------------------------------+-------+------+--------------------------------------------------+
; Assignment                   ; Value ; From ; To                                               ;
+------------------------------+-------+------+--------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; const_zero_sig                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; const_zero_sig                                   ;
+------------------------------+-------+------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv ;
+----------------+------------------+------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                             ;
+----------------+------------------+------------------------------------------------------------------+
; SCAL           ; 20               ; Signed Integer                                                   ;
; WORD_NUM_MAX   ; 317              ; Signed Integer                                                   ;
; MIPI_I2C_ADDR  ; 01101100         ; Unsigned Binary                                                  ;
; P_ID0          ; 0011000000001010 ; Unsigned Binary                                                  ;
; P_ID1          ; 0011000000001011 ; Unsigned Binary                                                  ;
; P_ID2          ; 0011000000001100 ; Unsigned Binary                                                  ;
; TIME_LONG      ; 100              ; Signed Integer                                                   ;
; DELAY_TYPE     ; 10101010         ; Unsigned Binary                                                  ;
; H_ACT          ; 0000010100000000 ; Unsigned Binary                                                  ;
; V_ACT          ; 0000001011010000 ; Unsigned Binary                                                  ;
+----------------+------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                                       ;
+--------------------+------------------+------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 14               ; Signed Integer                                                                                             ;
; LPM_CVALUE         ; 1098             ; Signed Integer                                                                                             ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                                    ;
; CBXI_PARAMETER     ; lpm_constant_sc8 ; Untyped                                                                                                    ;
+--------------------+------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                                       ;
+--------------------+------------------+------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 14               ; Signed Integer                                                                                             ;
; LPM_CVALUE         ; 1216             ; Signed Integer                                                                                             ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                                    ;
; CBXI_PARAMETER     ; lpm_constant_fc8 ; Untyped                                                                                                    ;
+--------------------+------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                                       ;
+--------------------+------------------+------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 14               ; Signed Integer                                                                                             ;
; LPM_CVALUE         ; 1024             ; Signed Integer                                                                                             ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                                    ;
; CBXI_PARAMETER     ; lpm_constant_na8 ; Untyped                                                                                                    ;
+--------------------+------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv ;
+----------------------+------------------+-----------------------------------------------------------+
; Parameter Name       ; Value            ; Type                                                      ;
+----------------------+------------------+-----------------------------------------------------------+
; WORD_NUM_MAX         ; 13               ; Signed Integer                                            ;
; SCAL                 ; 20               ; Signed Integer                                            ;
; MIPI_BRIDGE_I2C_ADDR ; 00011100         ; Unsigned Binary                                           ;
; P_ID                 ; 0000000000000000 ; Unsigned Binary                                           ;
; TIME_LONG            ; 100              ; Signed Integer                                            ;
; FIFO_LEVEL           ; 0000000000001000 ; Unsigned Binary                                           ;
; DATA_FORMAT          ; 0000000000010000 ; Unsigned Binary                                           ;
; PLL_PRD              ; 1                ; Signed Integer                                            ;
; PLL_FBD              ; 39               ; Signed Integer                                            ;
; PLL_FRS              ; 1                ; Signed Integer                                            ;
; MCLK_HL              ; 1                ; Signed Integer                                            ;
; PPICLKDIV            ; 2                ; Signed Integer                                            ;
; MCLKREFDIV           ; 2                ; Signed Integer                                            ;
; SCLKDIV              ; 2                ; Signed Integer                                            ;
; WORDCOUNT            ; 800              ; Signed Integer                                            ;
+----------------------+------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_test:pll_ref|pll_test_0002:pll_test_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                              ;
+--------------------------------------+------------------------+---------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                            ;
; fractional_vco_multiplier            ; false                  ; String                                            ;
; pll_type                             ; General                ; String                                            ;
; pll_subtype                          ; General                ; String                                            ;
; number_of_clocks                     ; 2                      ; Signed Integer                                    ;
; operation_mode                       ; direct                 ; String                                            ;
; deserialization_factor               ; 4                      ; Signed Integer                                    ;
; data_rate                            ; 0                      ; Signed Integer                                    ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                    ;
; output_clock_frequency0              ; 20.000000 MHz          ; String                                            ;
; phase_shift0                         ; 0 ps                   ; String                                            ;
; duty_cycle0                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency1              ; 1.535433 MHz           ; String                                            ;
; phase_shift1                         ; 0 ps                   ; String                                            ;
; duty_cycle1                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency2              ; 0 MHz                  ; String                                            ;
; phase_shift2                         ; 0 ps                   ; String                                            ;
; duty_cycle2                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency3              ; 0 MHz                  ; String                                            ;
; phase_shift3                         ; 0 ps                   ; String                                            ;
; duty_cycle3                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency4              ; 0 MHz                  ; String                                            ;
; phase_shift4                         ; 0 ps                   ; String                                            ;
; duty_cycle4                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency5              ; 0 MHz                  ; String                                            ;
; phase_shift5                         ; 0 ps                   ; String                                            ;
; duty_cycle5                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency6              ; 0 MHz                  ; String                                            ;
; phase_shift6                         ; 0 ps                   ; String                                            ;
; duty_cycle6                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency7              ; 0 MHz                  ; String                                            ;
; phase_shift7                         ; 0 ps                   ; String                                            ;
; duty_cycle7                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency8              ; 0 MHz                  ; String                                            ;
; phase_shift8                         ; 0 ps                   ; String                                            ;
; duty_cycle8                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency9              ; 0 MHz                  ; String                                            ;
; phase_shift9                         ; 0 ps                   ; String                                            ;
; duty_cycle9                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency10             ; 0 MHz                  ; String                                            ;
; phase_shift10                        ; 0 ps                   ; String                                            ;
; duty_cycle10                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency11             ; 0 MHz                  ; String                                            ;
; phase_shift11                        ; 0 ps                   ; String                                            ;
; duty_cycle11                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency12             ; 0 MHz                  ; String                                            ;
; phase_shift12                        ; 0 ps                   ; String                                            ;
; duty_cycle12                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency13             ; 0 MHz                  ; String                                            ;
; phase_shift13                        ; 0 ps                   ; String                                            ;
; duty_cycle13                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency14             ; 0 MHz                  ; String                                            ;
; phase_shift14                        ; 0 ps                   ; String                                            ;
; duty_cycle14                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency15             ; 0 MHz                  ; String                                            ;
; phase_shift15                        ; 0 ps                   ; String                                            ;
; duty_cycle15                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency16             ; 0 MHz                  ; String                                            ;
; phase_shift16                        ; 0 ps                   ; String                                            ;
; duty_cycle16                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency17             ; 0 MHz                  ; String                                            ;
; phase_shift17                        ; 0 ps                   ; String                                            ;
; duty_cycle17                         ; 50                     ; Signed Integer                                    ;
; clock_name_0                         ;                        ; String                                            ;
; clock_name_1                         ;                        ; String                                            ;
; clock_name_2                         ;                        ; String                                            ;
; clock_name_3                         ;                        ; String                                            ;
; clock_name_4                         ;                        ; String                                            ;
; clock_name_5                         ;                        ; String                                            ;
; clock_name_6                         ;                        ; String                                            ;
; clock_name_7                         ;                        ; String                                            ;
; clock_name_8                         ;                        ; String                                            ;
; clock_name_global_0                  ; false                  ; String                                            ;
; clock_name_global_1                  ; false                  ; String                                            ;
; clock_name_global_2                  ; false                  ; String                                            ;
; clock_name_global_3                  ; false                  ; String                                            ;
; clock_name_global_4                  ; false                  ; String                                            ;
; clock_name_global_5                  ; false                  ; String                                            ;
; clock_name_global_6                  ; false                  ; String                                            ;
; clock_name_global_7                  ; false                  ; String                                            ;
; clock_name_global_8                  ; false                  ; String                                            ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                    ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                    ;
; m_cnt_bypass_en                      ; false                  ; String                                            ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                            ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                    ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                    ;
; n_cnt_bypass_en                      ; false                  ; String                                            ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                            ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en0                     ; false                  ; String                                            ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                            ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en1                     ; false                  ; String                                            ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                            ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en2                     ; false                  ; String                                            ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                            ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en3                     ; false                  ; String                                            ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                            ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en4                     ; false                  ; String                                            ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                            ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en5                     ; false                  ; String                                            ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                            ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en6                     ; false                  ; String                                            ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                            ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en7                     ; false                  ; String                                            ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                            ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en8                     ; false                  ; String                                            ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                            ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en9                     ; false                  ; String                                            ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                            ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en10                    ; false                  ; String                                            ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                            ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en11                    ; false                  ; String                                            ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                            ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en12                    ; false                  ; String                                            ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                            ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en13                    ; false                  ; String                                            ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                            ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en14                    ; false                  ; String                                            ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                            ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en15                    ; false                  ; String                                            ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                            ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en16                    ; false                  ; String                                            ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                            ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en17                    ; false                  ; String                                            ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                            ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                    ;
; pll_vco_div                          ; 1                      ; Signed Integer                                    ;
; pll_slf_rst                          ; false                  ; String                                            ;
; pll_bw_sel                           ; low                    ; String                                            ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                            ;
; pll_cp_current                       ; 0                      ; Signed Integer                                    ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                    ;
; pll_fractional_division              ; 1                      ; Signed Integer                                    ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                    ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                            ;
; mimic_fbclk_type                     ; gclk                   ; String                                            ;
; pll_fbclk_mux_1                      ; glb                    ; String                                            ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                            ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                            ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                    ;
; refclk1_frequency                    ; 0 MHz                  ; String                                            ;
; pll_clkin_0_src                      ; clk_0                  ; String                                            ;
; pll_clkin_1_src                      ; clk_0                  ; String                                            ;
; pll_clk_loss_sw_en                   ; false                  ; String                                            ;
; pll_auto_clk_sw_en                   ; false                  ; String                                            ;
; pll_manu_clk_sw_en                   ; false                  ; String                                            ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                    ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                            ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                            ;
+--------------------------------------+------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_video:pll_vg|pll_video_0002:pll_video_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                ;
+--------------------------------------+------------------------+-----------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                              ;
; fractional_vco_multiplier            ; false                  ; String                                              ;
; pll_type                             ; General                ; String                                              ;
; pll_subtype                          ; General                ; String                                              ;
; number_of_clocks                     ; 1                      ; Signed Integer                                      ;
; operation_mode                       ; direct                 ; String                                              ;
; deserialization_factor               ; 4                      ; Signed Integer                                      ;
; data_rate                            ; 0                      ; Signed Integer                                      ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                      ;
; output_clock_frequency0              ; 74.242424 MHz          ; String                                              ;
; phase_shift0                         ; 0 ps                   ; String                                              ;
; duty_cycle0                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency1              ; 0 MHz                  ; String                                              ;
; phase_shift1                         ; 0 ps                   ; String                                              ;
; duty_cycle1                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency2              ; 0 MHz                  ; String                                              ;
; phase_shift2                         ; 0 ps                   ; String                                              ;
; duty_cycle2                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency3              ; 0 MHz                  ; String                                              ;
; phase_shift3                         ; 0 ps                   ; String                                              ;
; duty_cycle3                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency4              ; 0 MHz                  ; String                                              ;
; phase_shift4                         ; 0 ps                   ; String                                              ;
; duty_cycle4                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency5              ; 0 MHz                  ; String                                              ;
; phase_shift5                         ; 0 ps                   ; String                                              ;
; duty_cycle5                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency6              ; 0 MHz                  ; String                                              ;
; phase_shift6                         ; 0 ps                   ; String                                              ;
; duty_cycle6                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency7              ; 0 MHz                  ; String                                              ;
; phase_shift7                         ; 0 ps                   ; String                                              ;
; duty_cycle7                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency8              ; 0 MHz                  ; String                                              ;
; phase_shift8                         ; 0 ps                   ; String                                              ;
; duty_cycle8                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency9              ; 0 MHz                  ; String                                              ;
; phase_shift9                         ; 0 ps                   ; String                                              ;
; duty_cycle9                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency10             ; 0 MHz                  ; String                                              ;
; phase_shift10                        ; 0 ps                   ; String                                              ;
; duty_cycle10                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency11             ; 0 MHz                  ; String                                              ;
; phase_shift11                        ; 0 ps                   ; String                                              ;
; duty_cycle11                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency12             ; 0 MHz                  ; String                                              ;
; phase_shift12                        ; 0 ps                   ; String                                              ;
; duty_cycle12                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency13             ; 0 MHz                  ; String                                              ;
; phase_shift13                        ; 0 ps                   ; String                                              ;
; duty_cycle13                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency14             ; 0 MHz                  ; String                                              ;
; phase_shift14                        ; 0 ps                   ; String                                              ;
; duty_cycle14                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency15             ; 0 MHz                  ; String                                              ;
; phase_shift15                        ; 0 ps                   ; String                                              ;
; duty_cycle15                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency16             ; 0 MHz                  ; String                                              ;
; phase_shift16                        ; 0 ps                   ; String                                              ;
; duty_cycle16                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency17             ; 0 MHz                  ; String                                              ;
; phase_shift17                        ; 0 ps                   ; String                                              ;
; duty_cycle17                         ; 50                     ; Signed Integer                                      ;
; clock_name_0                         ;                        ; String                                              ;
; clock_name_1                         ;                        ; String                                              ;
; clock_name_2                         ;                        ; String                                              ;
; clock_name_3                         ;                        ; String                                              ;
; clock_name_4                         ;                        ; String                                              ;
; clock_name_5                         ;                        ; String                                              ;
; clock_name_6                         ;                        ; String                                              ;
; clock_name_7                         ;                        ; String                                              ;
; clock_name_8                         ;                        ; String                                              ;
; clock_name_global_0                  ; false                  ; String                                              ;
; clock_name_global_1                  ; false                  ; String                                              ;
; clock_name_global_2                  ; false                  ; String                                              ;
; clock_name_global_3                  ; false                  ; String                                              ;
; clock_name_global_4                  ; false                  ; String                                              ;
; clock_name_global_5                  ; false                  ; String                                              ;
; clock_name_global_6                  ; false                  ; String                                              ;
; clock_name_global_7                  ; false                  ; String                                              ;
; clock_name_global_8                  ; false                  ; String                                              ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                      ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                      ;
; m_cnt_bypass_en                      ; false                  ; String                                              ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                              ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                      ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                      ;
; n_cnt_bypass_en                      ; false                  ; String                                              ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                              ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en0                     ; false                  ; String                                              ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                              ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en1                     ; false                  ; String                                              ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                              ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en2                     ; false                  ; String                                              ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                              ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en3                     ; false                  ; String                                              ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                              ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en4                     ; false                  ; String                                              ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                              ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en5                     ; false                  ; String                                              ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                              ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en6                     ; false                  ; String                                              ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                              ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en7                     ; false                  ; String                                              ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                              ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en8                     ; false                  ; String                                              ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                              ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en9                     ; false                  ; String                                              ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                              ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en10                    ; false                  ; String                                              ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                              ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en11                    ; false                  ; String                                              ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                              ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en12                    ; false                  ; String                                              ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                              ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en13                    ; false                  ; String                                              ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                              ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en14                    ; false                  ; String                                              ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                              ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en15                    ; false                  ; String                                              ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                              ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en16                    ; false                  ; String                                              ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                              ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en17                    ; false                  ; String                                              ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                              ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                      ;
; pll_vco_div                          ; 1                      ; Signed Integer                                      ;
; pll_slf_rst                          ; false                  ; String                                              ;
; pll_bw_sel                           ; low                    ; String                                              ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                              ;
; pll_cp_current                       ; 0                      ; Signed Integer                                      ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                      ;
; pll_fractional_division              ; 1                      ; Signed Integer                                      ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                      ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                              ;
; mimic_fbclk_type                     ; gclk                   ; String                                              ;
; pll_fbclk_mux_1                      ; glb                    ; String                                              ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                              ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                              ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                      ;
; refclk1_frequency                    ; 0 MHz                  ; String                                              ;
; pll_clkin_0_src                      ; clk_0                  ; String                                              ;
; pll_clkin_1_src                      ; clk_0                  ; String                                              ;
; pll_clk_loss_sw_en                   ; false                  ; String                                              ;
; pll_auto_clk_sw_en                   ; false                  ; String                                              ;
; pll_manu_clk_sw_en                   ; false                  ; String                                              ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                      ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                              ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                              ;
+--------------------------------------+------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 10                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 20                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 921600               ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 10                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 20                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 921600               ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Stratix V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_feo2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Stratix V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_u2v1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Stratix V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_u2v1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Stratix V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_u2v1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_SYNC_CYC     ; 80    ; Signed Integer                        ;
; H_SYNC_BACK    ; 216   ; Signed Integer                        ;
; H_SYNC_ACT     ; 1280  ; Signed Integer                        ;
; H_SYNC_FRONT   ; 72    ; Signed Integer                        ;
; H_SYNC_TOTAL   ; 1648  ; Signed Integer                        ;
; X_START        ; 296   ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|LCD_COUNTER:cv1 ;
+----------------+--------------+--------------------------------------------+
; Parameter Name ; Value        ; Type                                       ;
+----------------+--------------+--------------------------------------------+
; H_OFF          ; 000011001000 ; Unsigned Binary                            ;
; V_OFF          ; 000011001000 ; Unsigned Binary                            ;
+----------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; SCAL           ; 3     ; Signed Integer                                          ;
; SCAL_f         ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_I2C:i2c2 ;
+----------------+----------------------------------+---------------------+
; Parameter Name ; Value                            ; Type                ;
+----------------+----------------------------------+---------------------+
; SLAVE_ADDR1    ; 00011000                         ; Unsigned Binary     ;
; P_STATUS       ; 00000000                         ; Unsigned Binary     ;
; TIME           ; 00000000000000000000001111101000 ; Unsigned Binary     ;
; TIME_LONG      ; 250000000                        ; Signed Integer      ;
+----------------+----------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GAMMA_CORRECT:ui|P1:pp11|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                              ;
+--------------------+------------------+-------------------------------------------------------------------+
; LPM_WIDTH          ; 10               ; Signed Integer                                                    ;
; LPM_CVALUE         ; 255              ; Signed Integer                                                    ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                           ;
; CBXI_PARAMETER     ; lpm_constant_qh8 ; Untyped                                                           ;
+--------------------+------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GAMMA_CORRECT:ui|P2:pp22|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                              ;
+--------------------+------------------+-------------------------------------------------------------------+
; LPM_WIDTH          ; 10               ; Signed Integer                                                    ;
; LPM_CVALUE         ; 416              ; Signed Integer                                                    ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                           ;
; CBXI_PARAMETER     ; lpm_constant_1g8 ; Untyped                                                           ;
+--------------------+------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config ;
+----------------+----------+------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                   ;
+----------------+----------+------------------------------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                                         ;
; I2C_Freq       ; 20000    ; Signed Integer                                                         ;
; LUT_SIZE       ; 31       ; Signed Integer                                                         ;
+----------------+----------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG ;
+-----------------+-------+-------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                  ;
+-----------------+-------+-------------------------------------------------------+
; DATA_WIDTH      ; 16    ; Signed Integer                                        ;
; SIN_SAMPLE_DATA ; 48    ; Signed Integer                                        ;
+-----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Name                                      ; Value                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                         ;
; Entity Instance                           ; ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 10                                                                        ;
;     -- NUMWORDS_A                         ; 921600                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 10                                                                        ;
;     -- NUMWORDS_B                         ; 921600                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                 ;
;     -- WIDTH_A                            ; 10                                                                        ;
;     -- NUMWORDS_A                         ; 4096                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 10                                                                        ;
;     -- NUMWORDS_B                         ; 4096                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                 ;
;     -- WIDTH_A                            ; 10                                                                        ;
;     -- NUMWORDS_A                         ; 4096                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 10                                                                        ;
;     -- NUMWORDS_B                         ; 4096                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                 ;
;     -- WIDTH_A                            ; 10                                                                        ;
;     -- NUMWORDS_A                         ; 4096                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 10                                                                        ;
;     -- NUMWORDS_B                         ; 4096                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CLOCKMEM:ck4"                                                                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; CLK_FREQ[23..19] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[15..12] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[31..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[11..8]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[6..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[18]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[17]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[16]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[7]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CK_1HZ           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CLOCKMEM:ck3"                                                                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; CLK_FREQ[23..19] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[15..12] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[31..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[11..8]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[6..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[18]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[17]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[16]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[7]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CK_1HZ           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CLOCKMEM:ck2"                                                                                  ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; CLK_FREQ[5..2]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CLK_FREQ[31..6] ; Input  ; Info     ; Stuck at GND                                                                        ;
; CLK_FREQ[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; CK_1HZ          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "CLOCKMEM:ck1"           ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; CLK_FREQ[24..20] ; Input ; Info     ; Stuck at VCC ;
; CLK_FREQ[16..13] ; Input ; Info     ; Stuck at VCC ;
; CLK_FREQ[31..27] ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[12..9]  ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[7..0]   ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[26]     ; Input ; Info     ; Stuck at VCC ;
; CLK_FREQ[25]     ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[19]     ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[18]     ; Input ; Info     ; Stuck at VCC ;
; CLK_FREQ[17]     ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[8]      ; Input ; Info     ; Stuck at VCC ;
+------------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0"                                                                           ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GAMMA_CORRECT:ui|BEZIER_CURVE:bb"                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; T[7..0] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; B       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GAMMA_CORRECT:ui|BEZIER_CURVE:gg"                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; T[7..0] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; B       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GAMMA_CORRECT:ui|BEZIER_CURVE:rr"                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; T[7..0] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; B       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd"                                                                                                                                                 ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; END_BYTE       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; END_BYTE[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; END_BYTE[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; A              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt"                                                                                                                                                ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POINTER[7..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_END       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_END[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_END[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd"                                                                                                                                              ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POINTER[7..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WDATA[7..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_NUM[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; LIGHT_INT      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1" ;
+-----------------+-------+----------+-------------------------------+
; Port            ; Type  ; Severity ; Details                       ;
+-----------------+-------+----------+-------------------------------+
; CLK_FREQ[6..2]  ; Input ; Info     ; Stuck at VCC                  ;
; CLK_FREQ[31..7] ; Input ; Info     ; Stuck at GND                  ;
; CLK_FREQ[1]     ; Input ; Info     ; Stuck at GND                  ;
; CLK_FREQ[0]     ; Input ; Info     ; Stuck at VCC                  ;
+-----------------+-------+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2"                                                                                                                                                                 ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; R_VCM_DATA    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; TEST_MODE     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; TEST_MODE[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; CLK_400K      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; I2C_LO0P      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; INT_n         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; ST            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; CNT           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WCNT          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; SLAVE_ADDR    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_DATA     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; POINTER       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; W_WORD_END    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; W_WORD_GO     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_ST       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_CNT      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_BYTE     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; R_DATA        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; SDAI_W        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; TR            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; I2C_SCL_O     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|I2C_DELAY:i2c"                                                                               ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; READY1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"                                                                                        ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                     ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; STEP ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "STEP[10..10]" have no fanouts ;
; V_C  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp"                                                                                   ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Y[17..16]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Y[7..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; STEP[9..7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; SS         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|LCD_COUNTER:cv1"                                                                                              ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                    ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; V_CNT ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "V_CNT[15..1]" have no fanouts ;
; V_CNT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; H_CNT ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "H_CNT[15..1]" have no fanouts ;
; H_CNT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl"                                                                                                                                                                              ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SW_Y          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; SW_Y[-1]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; SW_H_FREQ     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; SW_H_FREQ[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; READY         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; STATUS        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u1"                                                                                                                                                                       ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iRST_N     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iRST_N[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; oVGA_SYNC  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; oVGA_BLANK ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|RAW_RGB_BIN:bin"                                                                                                                   ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; rDVAL   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; DVAL    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3"                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2"                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1"                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0"                                                                                                                            ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                               ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_Cont    ; Input ; Warning  ; Input port expression (11 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "X_Cont[15..11]" will be connected to GND.    ;
; READ_Cont ; Input ; Warning  ; Input port expression (11 bits) is smaller than the input port (13 bits) it drives.  Extra input bit(s) "READ_Cont[12..11]" will be connected to GND. ;
; V_Cont    ; Input ; Warning  ; Input port expression (11 bits) is smaller than the input port (13 bits) it drives.  Extra input bit(s) "V_Cont[12..11]" will be connected to GND.    ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4"                                                    ;
+-------+---------+------------------+--------------------------------------------------------+
; Port  ; Type    ; Severity         ; Details                                                ;
+-------+---------+------------------+--------------------------------------------------------+
; oDVAL ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
+-------+---------+------------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ON_CHIP_FRAM:fra|FRAM_BUFF:GG"                                                                                                                                                           ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_b     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren_b     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren_b[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; q_a        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "pll_video:pll_vg"        ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_RESET_DELAY:DY"                                ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; READY ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd"                                                                                                                     ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; END_BYTE       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; END_BYTE[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; END_BYTE[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; A              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt"                                                                                                                    ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_END       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_END[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_END[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_END[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd"                                                                                                                  ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LIGHT_INT      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[7..3] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[2]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"                                                                                                     ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; INT_n               ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; TR_IN               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ID                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; I2C_LO0P            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ST                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; CNT                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WCNT                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SLAVE_ADDR          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_DATA           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; POINTER             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_WORD_END          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_WORD_GO           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_POINTER_END       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_POINTER_GO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; R_END               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; R_GO                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_ST             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_CNT            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_BYTE           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; R_DATA              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDAI_W              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; TR                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; I2C_SCL_O           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister0 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister3 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; MCLKControlRegister ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY"                               ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; READY ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"                                                                                                                    ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; END_BYTE       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; END_BYTE[7..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; A              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"                                                                                                                   ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_END       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_END[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_END[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_END[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"                                                                                                                 ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LIGHT_INT      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; WDATA[7..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[1..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_NUM[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1" ;
+-----------------+-------+----------+------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                    ;
+-----------------+-------+----------+------------------------------------------------------------+
; CLK_FREQ[7..3]  ; Input ; Info     ; Stuck at VCC                                               ;
; CLK_FREQ[31..8] ; Input ; Info     ; Stuck at GND                                               ;
; CLK_FREQ[2]     ; Input ; Info     ; Stuck at GND                                               ;
; CLK_FREQ[1]     ; Input ; Info     ; Stuck at VCC                                               ;
; CLK_FREQ[0]     ; Input ; Info     ; Stuck at GND                                               ;
+-----------------+-------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"                                                       ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; TR_IN      ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; INT_n      ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; ID0        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ID1        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ID2        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_LO0P   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ST         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; CNT        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WCNT       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; SLAVE_ADDR ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_DATA  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; POINTER    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; W_WORD_END ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; W_WORD_GO  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_ST    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_CNT   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_BYTE  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; R_DATA     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; SDAI_W     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; TR         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_SCL_O  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin"                                                                                 ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; VCM_RELAESE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; STEP        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                              ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                        ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------------+
; 0              ; R           ; 14    ; 1     ; Read/Write ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag ;
; 1              ; G           ; 14    ; 1     ; Read/Write ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_fc8:ag ;
; 2              ; B           ; 14    ; 1     ; Read/Write ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_na8:ag ;
; 3              ; PP1         ; 10    ; 1     ; Read/Write ; GAMMA_CORRECT:ui|P1:pp11|lpm_constant:LPM_CONSTANT_component|lpm_constant_qh8:ag                                          ;
; 4              ; pp2         ; 10    ; 1     ; Read/Write ; GAMMA_CORRECT:ui|P2:pp22|lpm_constant:LPM_CONSTANT_component|lpm_constant_1g8:ag                                          ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 281                         ;
; generic_pll           ; 3                           ;
; stratixv_ff           ; 1643                        ;
;     CLR               ; 183                         ;
;     CLR SCLR          ; 34                          ;
;     CLR SLD           ; 75                          ;
;     ENA               ; 369                         ;
;     ENA CLR           ; 57                          ;
;     ENA CLR SCLR      ; 232                         ;
;     ENA SCLR          ; 211                         ;
;     ENA SCLR SLD      ; 3                           ;
;     ENA SLD           ; 90                          ;
;     SCLR              ; 209                         ;
;     SLD               ; 8                           ;
;     plain             ; 172                         ;
; stratixv_io_obuf      ; 37                          ;
; stratixv_lcell_comb   ; 3825                        ;
;     arith             ; 825                         ;
;         0 data inputs ; 10                          ;
;         1 data inputs ; 779                         ;
;         2 data inputs ; 26                          ;
;         5 data inputs ; 10                          ;
;     extend            ; 33                          ;
;         7 data inputs ; 33                          ;
;     normal            ; 2951                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 47                          ;
;         2 data inputs ; 545                         ;
;         3 data inputs ; 407                         ;
;         4 data inputs ; 495                         ;
;         5 data inputs ; 547                         ;
;         6 data inputs ; 905                         ;
;     shared            ; 16                          ;
;         2 data inputs ; 16                          ;
; stratixv_mac          ; 14                          ;
; stratixv_ram_block    ; 600                         ;
;                       ;                             ;
; Max LUT depth         ; 65.00                       ;
; Average LUT depth     ; 9.36                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:45     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Tue Dec 01 21:08:12 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TR5_D8M_HDMI -c TR5_D8M_HDMI
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/vga_controller/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/VGA_Controller/VGA_Controller.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v_hdmi_tx_reconfig/i2c_hdmi_config.v
    Info (12023): Found entity 1: I2C_HDMI_Config File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/I2C_HDMI_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v_hdmi_tx_reconfig/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v_hdmi_tx_reconfig/hdmi_tx_ad7513.v
    Info (12023): Found entity 1: HDMI_TX_AD7513 File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/HDMI_TX_AD7513.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v_hdmi_tx_reconfig/audio_if.v
    Info (12023): Found entity 1: AUDIO_IF File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/AUDIO_IF.v Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v_d8m/raw2rgb_j.v
    Info (12023): Found entity 1: RAW2RGB_J File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/RAW2RGB_J.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v_d8m/raw_rgb_bin.v
    Info (12023): Found entity 1: RAW_RGB_BIN File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/RAW_RGB_BIN.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v_d8m/r_gain.v
    Info (12023): Found entity 1: R_GAIN File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/R_GAIN.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v_d8m/p2.v
    Info (12023): Found entity 1: P2 File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/P2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v_d8m/p1.v
    Info (12023): Found entity 1: P1 File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/P1.v Line: 40
Warning (10275): Verilog HDL Module Instantiation warning at ON_CHIP_FRAM.v(31): ignored dangling comma in List of Port Connections File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/ON_CHIP_FRAM.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v_d8m/on_chip_fram.v
    Info (12023): Found entity 1: ON_CHIP_FRAM File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/ON_CHIP_FRAM.v Line: 1
Warning (10890): Verilog HDL Attribute warning at MIPI_CAMERA_CONFIG.v(33): overriding existing value for attribute "keep" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 33
Warning (10275): Verilog HDL Module Instantiation warning at MIPI_CAMERA_CONFIG.v(338): ignored dangling comma in List of Port Connections File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 338
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v_d8m/mipi_camera_config.v
    Info (12023): Found entity 1: MIPI_CAMERA_CONFIG File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 1
Warning (10890): Verilog HDL Attribute warning at MIPI_BRIDGE_CONFIG.v(38): overriding existing value for attribute "keep" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 38
Warning (10275): Verilog HDL Module Instantiation warning at MIPI_BRIDGE_CONFIG.v(350): ignored dangling comma in List of Port Connections File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 350
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v_d8m/mipi_bridge_config.v
    Info (12023): Found entity 1: MIPI_BRIDGE_CONFIG File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v_d8m/mipi_bridge_camera_config.v
    Info (12023): Found entity 1: MIPI_BRIDGE_CAMERA_Config File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v_d8m/line_buffer_j.v
    Info (12023): Found entity 1: Line_Buffer_J File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/Line_Buffer_J.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v_d8m/int_line.v
    Info (12023): Found entity 1: int_line File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/int_line.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v_d8m/gamma_correct.v
    Info (12023): Found entity 1: GAMMA_CORRECT File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/GAMMA_CORRECT.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v_d8m/g_gain.v
    Info (12023): Found entity 1: G_GAIN File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/G_GAIN.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v_d8m/frm_counter.v
    Info (12023): Found entity 1: FRM_COUNTER File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/FRM_COUNTER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v_d8m/fram_buff.v
    Info (12023): Found entity 1: FRAM_BUFF File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/FRAM_BUFF.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v_d8m/bezier_curve.v
    Info (12023): Found entity 1: BEZIER_CURVE File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/BEZIER_CURVE.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v_d8m/b_gain.v
    Info (12023): Found entity 1: B_GAIN File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/B_GAIN.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v_auto/vcm_test.v
    Info (12023): Found entity 1: VCM_TEST File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/VCM_TEST.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v_auto/vcm_step.v
    Info (12023): Found entity 1: VCM_STEP File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/VCM_STEP.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at VCM_I2C.v(288): ignored dangling comma in List of Port Connections File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/VCM_I2C.v Line: 288
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v_auto/vcm_i2c.v
    Info (12023): Found entity 1: VCM_I2C File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/VCM_I2C.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v_auto/vcm_ctrl_p.v
    Info (12023): Found entity 1: VCM_CTRL_P File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/VCM_CTRL_P.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v_auto/shi.v
    Info (12023): Found entity 1: SHI File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/SHI.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v_auto/reset_delay.v
    Info (12023): Found entity 1: RESET_DELAY File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/RESET_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v_auto/modify_sync.v
    Info (12023): Found entity 1: MODIFY_SYNC File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/MODIFY_SYNC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v_auto/lcd_counter.v
    Info (12023): Found entity 1: LCD_COUNTER File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/LCD_COUNTER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v_auto/i2c_delay.v
    Info (12023): Found entity 1: I2C_DELAY File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/I2C_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v_auto/focus_adj.v
    Info (12023): Found entity 1: FOCUS_ADJ File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/FOCUS_ADJ.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v_auto/f_vcm.v
    Info (12023): Found entity 1: F_VCM File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/F_VCM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v_auto/clockmem.v
    Info (12023): Found entity 1: CLOCKMEM File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/CLOCKMEM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v_auto/auto_sync_modify.v
    Info (12023): Found entity 1: AUTO_SYNC_MODIFY File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/AUTO_SYNC_MODIFY.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v_auto/auto_focus_on.v
    Info (12023): Found entity 1: AUTO_FOCUS_ON File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/AUTO_FOCUS_ON.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v/pll_video.v
    Info (12023): Found entity 1: pll_video File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/pll_video.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v/pll_video/pll_video_0002.v
    Info (12023): Found entity 1: pll_video_0002 File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/pll_video/pll_video_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v/pll_test.v
    Info (12023): Found entity 1: pll_test File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/pll_test.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v/pll_test/pll_test_0002.v
    Info (12023): Found entity 1: pll_test_0002 File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/pll_test/pll_test_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v/i2c_write_wdata.v
    Info (12023): Found entity 1: I2C_WRITE_WDATA File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_WRITE_WDATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v/i2c_write_ptr.v
    Info (12023): Found entity 1: I2C_WRITE_PTR File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_WRITE_PTR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v/i2c_reset_delay.v
    Info (12023): Found entity 1: I2C_RESET_DELAY File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_RESET_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tr5_d8m_fmc_rtl/v/i2c_read_data.v
    Info (12023): Found entity 1: I2C_READ_DATA File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_READ_DATA.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at FOCUS_ADJ.v(58): created implicit net for "V_CNT" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/FOCUS_ADJ.v Line: 58
Warning (10236): Verilog HDL Implicit Net warning at FOCUS_ADJ.v(59): created implicit net for "H_CNT" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/FOCUS_ADJ.v Line: 59
Warning (10236): Verilog HDL Implicit Net warning at FOCUS_ADJ.v(60): created implicit net for "LINE" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/FOCUS_ADJ.v Line: 60
Warning (12125): Using design file tr5_d8m_hdmi.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: TR5_D8M_HDMI File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at tr5_d8m_hdmi.v(310): created implicit net for "HZ1_50M" File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 310
Info (12127): Elaborating entity "TR5_D8M_HDMI" for the top level hierarchy
Warning (10034): Output port "FSM_A" at tr5_d8m_hdmi.v(32) has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 32
Warning (10034): Output port "SD_CLK" at tr5_d8m_hdmi.v(36) has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 36
Warning (10034): Output port "UART_TX" at tr5_d8m_hdmi.v(42) has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 42
Warning (10034): Output port "SMA_CLKOUT_p" at tr5_d8m_hdmi.v(57) has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 57
Warning (10034): Output port "HDMI_SPDIF" at tr5_d8m_hdmi.v(69) has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 69
Info (12128): Elaborating entity "RESET_DELAY" for hierarchy "RESET_DELAY:dl" File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 150
Info (12128): Elaborating entity "MIPI_BRIDGE_CAMERA_Config" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin" File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 167
Warning (10858): Verilog HDL warning at MIPI_BRIDGE_CAMERA_Config.v(18): object VCM_I2C_SCL used but never assigned File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 18
Warning (10030): Net "VCM_I2C_SCL" at MIPI_BRIDGE_CAMERA_Config.v(18) has no driver or initial value, using a default initial value '0' File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 18
Warning (10034): Output port "STEP" at MIPI_BRIDGE_CAMERA_Config.v(12) has no driver File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 12
Info (12128): Elaborating entity "MIPI_CAMERA_CONFIG" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 44
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(126): truncated value with size 32 to match size of target (8) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 126
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(173): truncated value with size 32 to match size of target (16) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 173
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(200): truncated value with size 32 to match size of target (16) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 200
Warning (10272): Verilog HDL Case Statement warning at MIPI_CAMERA_CONFIG.v(517): case item expression covers a value already covered by a previous case item File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 517
Warning (10034): Output port "ID0" at MIPI_CAMERA_CONFIG.v(11) has no driver File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 11
Warning (10034): Output port "ID2" at MIPI_CAMERA_CONFIG.v(13) has no driver File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 13
Warning (10034): Output port "WORD_DATA[15..8]" at MIPI_CAMERA_CONFIG.v(21) has no driver File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 21
Warning (10034): Output port "TR" at MIPI_CAMERA_CONFIG.v(32) has no driver File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 32
Info (12128): Elaborating entity "CLOCKMEM" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 51
Info (12128): Elaborating entity "I2C_WRITE_WDATA" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 283
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_WDATA.v(72): truncated value with size 32 to match size of target (8) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_WRITE_WDATA.v Line: 72
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_WDATA.v(143): truncated value with size 32 to match size of target (8) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_WRITE_WDATA.v Line: 143
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_WDATA.v(153): truncated value with size 32 to match size of target (8) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_WRITE_WDATA.v Line: 153
Info (12128): Elaborating entity "I2C_WRITE_PTR" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 307
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(61): truncated value with size 32 to match size of target (8) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_WRITE_PTR.v Line: 61
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(125): truncated value with size 32 to match size of target (8) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_WRITE_PTR.v Line: 125
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(135): truncated value with size 32 to match size of target (8) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_WRITE_PTR.v Line: 135
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(160): truncated value with size 32 to match size of target (8) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_WRITE_PTR.v Line: 160
Info (12128): Elaborating entity "I2C_READ_DATA" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 338
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(53): truncated value with size 33 to match size of target (9) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_READ_DATA.v Line: 53
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(67): truncated value with size 32 to match size of target (8) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_READ_DATA.v Line: 67
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(90): truncated value with size 32 to match size of target (8) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_READ_DATA.v Line: 90
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(93): truncated value with size 32 to match size of target (8) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_READ_DATA.v Line: 93
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(104): truncated value with size 32 to match size of target (8) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_READ_DATA.v Line: 104
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(168): truncated value with size 32 to match size of target (8) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_READ_DATA.v Line: 168
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(178): truncated value with size 32 to match size of target (8) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_READ_DATA.v Line: 178
Warning (10272): Verilog HDL Case Statement warning at I2C_READ_DATA.v(141): case item expression covers a value already covered by a previous case item File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/I2C_READ_DATA.v Line: 141
Info (12128): Elaborating entity "I2C_RESET_DELAY" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 348
Info (12128): Elaborating entity "R_GAIN" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 372
Info (12128): Elaborating entity "lpm_constant" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/R_GAIN.v Line: 49
Info (12130): Elaborated megafunction instantiation "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/R_GAIN.v Line: 49
Info (12133): Instantiated megafunction "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/R_GAIN.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "1098"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=R"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_sc8.tdf
    Info (12023): Found entity 1: lpm_constant_sc8 File: D:/Desktop/TR5_D8M_HDMI/db/lpm_constant_sc8.tdf Line: 25
Info (12128): Elaborating entity "lpm_constant_sc8" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 45
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1" File: D:/Desktop/TR5_D8M_HDMI/db/lpm_constant_sc8.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1" File: D:/Desktop/TR5_D8M_HDMI/db/lpm_constant_sc8.tdf Line: 30
Info (12133): Instantiated megafunction "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: D:/Desktop/TR5_D8M_HDMI/db/lpm_constant_sc8.tdf Line: 30
    Info (12134): Parameter "CVALUE" = "00010001001010"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1375731712"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "14"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 485
Info (12128): Elaborating entity "G_GAIN" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 373
Info (12128): Elaborating entity "lpm_constant" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/G_GAIN.v Line: 49
Info (12130): Elaborated megafunction instantiation "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/G_GAIN.v Line: 49
Info (12133): Instantiated megafunction "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/G_GAIN.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "1216"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=G"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_fc8.tdf
    Info (12023): Found entity 1: lpm_constant_fc8 File: D:/Desktop/TR5_D8M_HDMI/db/lpm_constant_fc8.tdf Line: 25
Info (12128): Elaborating entity "lpm_constant_fc8" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_fc8:ag" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 45
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_fc8:ag|sld_mod_ram_rom:mgl_prim1" File: D:/Desktop/TR5_D8M_HDMI/db/lpm_constant_fc8.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_fc8:ag|sld_mod_ram_rom:mgl_prim1" File: D:/Desktop/TR5_D8M_HDMI/db/lpm_constant_fc8.tdf Line: 30
Info (12133): Instantiated megafunction "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_fc8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: D:/Desktop/TR5_D8M_HDMI/db/lpm_constant_fc8.tdf Line: 30
    Info (12134): Parameter "CVALUE" = "00010011000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1191182336"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "14"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "B_GAIN" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 374
Info (12128): Elaborating entity "lpm_constant" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/B_GAIN.v Line: 49
Info (12130): Elaborated megafunction instantiation "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/B_GAIN.v Line: 49
Info (12133): Instantiated megafunction "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/B_GAIN.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "1024"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=B"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_na8.tdf
    Info (12023): Found entity 1: lpm_constant_na8 File: D:/Desktop/TR5_D8M_HDMI/db/lpm_constant_na8.tdf Line: 25
Info (12128): Elaborating entity "lpm_constant_na8" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_na8:ag" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 45
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_na8:ag|sld_mod_ram_rom:mgl_prim1" File: D:/Desktop/TR5_D8M_HDMI/db/lpm_constant_na8.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_na8:ag|sld_mod_ram_rom:mgl_prim1" File: D:/Desktop/TR5_D8M_HDMI/db/lpm_constant_na8.tdf Line: 30
Info (12133): Instantiated megafunction "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_na8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: D:/Desktop/TR5_D8M_HDMI/db/lpm_constant_na8.tdf Line: 30
    Info (12134): Parameter "CVALUE" = "00010000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1107296256"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "14"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "MIPI_BRIDGE_CONFIG" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 56
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(127): truncated value with size 32 to match size of target (8) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 127
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(174): truncated value with size 32 to match size of target (8) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 174
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(203): truncated value with size 32 to match size of target (8) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 203
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(234): truncated value with size 32 to match size of target (16) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 234
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(235): truncated value with size 32 to match size of target (16) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 235
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(236): truncated value with size 32 to match size of target (16) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 236
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(237): truncated value with size 32 to match size of target (16) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 237
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(238): truncated value with size 32 to match size of target (16) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 238
Warning (10034): Output port "TR" at MIPI_BRIDGE_CONFIG.v(36) has no driver File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 36
Info (12128): Elaborating entity "pll_test" for hierarchy "pll_test:pll_ref" File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 177
Info (12128): Elaborating entity "pll_test_0002" for hierarchy "pll_test:pll_ref|pll_test_0002:pll_test_inst" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/pll_test.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_test:pll_ref|pll_test_0002:pll_test_inst|altera_pll:altera_pll_i" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/pll_test/pll_test_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll_test:pll_ref|pll_test_0002:pll_test_inst|altera_pll:altera_pll_i" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/pll_test/pll_test_0002.v Line: 88
Info (12133): Instantiated megafunction "pll_test:pll_ref|pll_test_0002:pll_test_inst|altera_pll:altera_pll_i" with the following parameter: File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/pll_test/pll_test_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "20.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "1.535433 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "pll_video" for hierarchy "pll_video:pll_vg" File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 185
Info (12128): Elaborating entity "pll_video_0002" for hierarchy "pll_video:pll_vg|pll_video_0002:pll_video_inst" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/pll_video.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_video:pll_vg|pll_video_0002:pll_video_inst|altera_pll:altera_pll_i" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/pll_video/pll_video_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll_video:pll_vg|pll_video_0002:pll_video_inst|altera_pll:altera_pll_i" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/pll_video/pll_video_0002.v Line: 85
Info (12133): Instantiated megafunction "pll_video:pll_vg|pll_video_0002:pll_video_inst|altera_pll:altera_pll_i" with the following parameter: File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V/pll_video/pll_video_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "74.242424 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "ON_CHIP_FRAM" for hierarchy "ON_CHIP_FRAM:fra" File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 202
Info (12128): Elaborating entity "FRM_COUNTER" for hierarchy "ON_CHIP_FRAM:fra|FRM_COUNTER:wrw" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/ON_CHIP_FRAM.v Line: 17
Warning (10230): Verilog HDL assignment warning at FRM_COUNTER.v(13): truncated value with size 32 to match size of target (20) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/FRM_COUNTER.v Line: 13
Info (12128): Elaborating entity "FRAM_BUFF" for hierarchy "ON_CHIP_FRAM:fra|FRAM_BUFF:GG" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/ON_CHIP_FRAM.v Line: 31
Info (12128): Elaborating entity "altsyncram" for hierarchy "ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/FRAM_BUFF.v Line: 100
Info (12130): Elaborated megafunction instantiation "ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/FRAM_BUFF.v Line: 100
Info (12133): Instantiated megafunction "ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component" with the following parameter: File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/FRAM_BUFF.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Stratix V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "921600"
    Info (12134): Parameter "numwords_b" = "921600"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "20"
    Info (12134): Parameter "widthad_b" = "20"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_feo2.tdf
    Info (12023): Found entity 1: altsyncram_feo2 File: D:/Desktop/TR5_D8M_HDMI/db/altsyncram_feo2.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_feo2" for hierarchy "ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component|altsyncram_feo2:auto_generated" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_6oa.tdf
    Info (12023): Found entity 1: decode_6oa File: D:/Desktop/TR5_D8M_HDMI/db/decode_6oa.tdf Line: 22
Info (12128): Elaborating entity "decode_6oa" for hierarchy "ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component|altsyncram_feo2:auto_generated|decode_6oa:decode2" File: D:/Desktop/TR5_D8M_HDMI/db/altsyncram_feo2.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_v3a.tdf
    Info (12023): Found entity 1: decode_v3a File: D:/Desktop/TR5_D8M_HDMI/db/decode_v3a.tdf Line: 22
Info (12128): Elaborating entity "decode_v3a" for hierarchy "ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component|altsyncram_feo2:auto_generated|decode_v3a:rden_decode_a" File: D:/Desktop/TR5_D8M_HDMI/db/altsyncram_feo2.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vjb.tdf
    Info (12023): Found entity 1: mux_vjb File: D:/Desktop/TR5_D8M_HDMI/db/mux_vjb.tdf Line: 22
Info (12128): Elaborating entity "mux_vjb" for hierarchy "ON_CHIP_FRAM:fra|FRAM_BUFF:GG|altsyncram:altsyncram_component|altsyncram_feo2:auto_generated|mux_vjb:mux4" File: D:/Desktop/TR5_D8M_HDMI/db/altsyncram_feo2.tdf Line: 53
Info (12128): Elaborating entity "RAW2RGB_J" for hierarchy "RAW2RGB_J:u4" File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 217
Warning (10230): Verilog HDL assignment warning at RAW2RGB_J.v(34): truncated value with size 32 to match size of target (8) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/RAW2RGB_J.v Line: 34
Warning (10230): Verilog HDL assignment warning at RAW2RGB_J.v(35): truncated value with size 32 to match size of target (8) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/RAW2RGB_J.v Line: 35
Warning (10230): Verilog HDL assignment warning at RAW2RGB_J.v(36): truncated value with size 32 to match size of target (8) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/RAW2RGB_J.v Line: 36
Warning (10230): Verilog HDL assignment warning at RAW2RGB_J.v(48): truncated value with size 32 to match size of target (11) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/RAW2RGB_J.v Line: 48
Warning (10230): Verilog HDL assignment warning at RAW2RGB_J.v(49): truncated value with size 32 to match size of target (11) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/RAW2RGB_J.v Line: 49
Info (12128): Elaborating entity "Line_Buffer_J" for hierarchy "RAW2RGB_J:u4|Line_Buffer_J:u0" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/RAW2RGB_J.v Line: 69
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(28): truncated value with size 32 to match size of target (2) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/Line_Buffer_J.v Line: 28
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(31): truncated value with size 32 to match size of target (1) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/Line_Buffer_J.v Line: 31
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(32): truncated value with size 32 to match size of target (1) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/Line_Buffer_J.v Line: 32
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(33): truncated value with size 32 to match size of target (1) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/Line_Buffer_J.v Line: 33
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(36): truncated value with size 32 to match size of target (10) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/Line_Buffer_J.v Line: 36
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(43): truncated value with size 32 to match size of target (10) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/Line_Buffer_J.v Line: 43
Info (12128): Elaborating entity "int_line" for hierarchy "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/Line_Buffer_J.v Line: 59
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/int_line.v Line: 91
Info (12130): Elaborated megafunction instantiation "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/int_line.v Line: 91
Info (12133): Instantiated megafunction "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component" with the following parameter: File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/int_line.v Line: 91
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u2v1.tdf
    Info (12023): Found entity 1: altsyncram_u2v1 File: D:/Desktop/TR5_D8M_HDMI/db/altsyncram_u2v1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_u2v1" for hierarchy "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "RAW_RGB_BIN" for hierarchy "RAW2RGB_J:u4|RAW_RGB_BIN:bin" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/RAW2RGB_J.v Line: 83
Warning (10230): Verilog HDL assignment warning at RAW_RGB_BIN.v(41): truncated value with size 32 to match size of target (10) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/RAW_RGB_BIN.v Line: 41
Warning (10230): Verilog HDL assignment warning at RAW_RGB_BIN.v(47): truncated value with size 32 to match size of target (10) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/RAW_RGB_BIN.v Line: 47
Warning (10230): Verilog HDL assignment warning at RAW_RGB_BIN.v(53): truncated value with size 32 to match size of target (10) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/RAW_RGB_BIN.v Line: 53
Warning (10230): Verilog HDL assignment warning at RAW_RGB_BIN.v(59): truncated value with size 32 to match size of target (10) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/RAW_RGB_BIN.v Line: 59
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1" File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 231
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(63): truncated value with size 32 to match size of target (8) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/VGA_Controller/VGA_Controller.v Line: 63
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(66): truncated value with size 32 to match size of target (8) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/VGA_Controller/VGA_Controller.v Line: 66
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(69): truncated value with size 32 to match size of target (8) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/VGA_Controller/VGA_Controller.v Line: 69
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(128): truncated value with size 32 to match size of target (13) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/VGA_Controller/VGA_Controller.v Line: 128
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(153): truncated value with size 32 to match size of target (13) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/VGA_Controller/VGA_Controller.v Line: 153
Info (12128): Elaborating entity "AUTO_FOCUS_ON" for hierarchy "AUTO_FOCUS_ON:u9" File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 238
Warning (10230): Verilog HDL assignment warning at AUTO_FOCUS_ON.v(19): truncated value with size 32 to match size of target (1) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/AUTO_FOCUS_ON.v Line: 19
Info (12128): Elaborating entity "FOCUS_ADJ" for hierarchy "FOCUS_ADJ:adl" File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 266
Info (12128): Elaborating entity "AUTO_SYNC_MODIFY" for hierarchy "FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/FOCUS_ADJ.v Line: 51
Info (12128): Elaborating entity "MODIFY_SYNC" for hierarchy "FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/AUTO_SYNC_MODIFY.v Line: 17
Warning (10230): Verilog HDL assignment warning at MODIFY_SYNC.v(19): truncated value with size 32 to match size of target (16) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/MODIFY_SYNC.v Line: 19
Info (12128): Elaborating entity "LCD_COUNTER" for hierarchy "FOCUS_ADJ:adl|LCD_COUNTER:cv1" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/FOCUS_ADJ.v Line: 63
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(31): truncated value with size 32 to match size of target (16) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/LCD_COUNTER.v Line: 31
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(36): truncated value with size 32 to match size of target (16) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/LCD_COUNTER.v Line: 36
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(39): truncated value with size 32 to match size of target (1) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/LCD_COUNTER.v Line: 39
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(47): truncated value with size 32 to match size of target (1) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/LCD_COUNTER.v Line: 47
Info (12128): Elaborating entity "VCM_CTRL_P" for hierarchy "FOCUS_ADJ:adl|VCM_CTRL_P:pp" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/FOCUS_ADJ.v Line: 84
Warning (10230): Verilog HDL assignment warning at VCM_CTRL_P.v(24): truncated value with size 32 to match size of target (18) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/VCM_CTRL_P.v Line: 24
Warning (10230): Verilog HDL assignment warning at VCM_CTRL_P.v(53): truncated value with size 32 to match size of target (8) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/VCM_CTRL_P.v Line: 53
Info (12128): Elaborating entity "F_VCM" for hierarchy "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/VCM_CTRL_P.v Line: 94
Warning (10230): Verilog HDL assignment warning at F_VCM.v(32): truncated value with size 32 to match size of target (11) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/F_VCM.v Line: 32
Warning (10230): Verilog HDL assignment warning at F_VCM.v(41): truncated value with size 32 to match size of target (11) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/F_VCM.v Line: 41
Warning (10230): Verilog HDL assignment warning at F_VCM.v(49): truncated value with size 32 to match size of target (11) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/F_VCM.v Line: 49
Info (12128): Elaborating entity "I2C_DELAY" for hierarchy "FOCUS_ADJ:adl|I2C_DELAY:i2c" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/FOCUS_ADJ.v Line: 95
Warning (10034): Output port "READY1" at I2C_DELAY.v(6) has no driver File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/I2C_DELAY.v Line: 6
Info (12128): Elaborating entity "VCM_I2C" for hierarchy "FOCUS_ADJ:adl|VCM_I2C:i2c2" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/FOCUS_ADJ.v Line: 113
Warning (10230): Verilog HDL assignment warning at VCM_I2C.v(116): truncated value with size 32 to match size of target (8) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/VCM_I2C.v Line: 116
Warning (10230): Verilog HDL assignment warning at VCM_I2C.v(169): truncated value with size 32 to match size of target (8) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/VCM_I2C.v Line: 169
Warning (10230): Verilog HDL assignment warning at VCM_I2C.v(208): truncated value with size 32 to match size of target (1) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/VCM_I2C.v Line: 208
Warning (10034): Output port "TR" at VCM_I2C.v(32) has no driver File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/VCM_I2C.v Line: 32
Info (12128): Elaborating entity "GAMMA_CORRECT" for hierarchy "GAMMA_CORRECT:ui" File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 278
Info (12128): Elaborating entity "P1" for hierarchy "GAMMA_CORRECT:ui|P1:pp11" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/GAMMA_CORRECT.v Line: 14
Info (12128): Elaborating entity "lpm_constant" for hierarchy "GAMMA_CORRECT:ui|P1:pp11|lpm_constant:LPM_CONSTANT_component" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/P1.v Line: 49
Info (12130): Elaborated megafunction instantiation "GAMMA_CORRECT:ui|P1:pp11|lpm_constant:LPM_CONSTANT_component" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/P1.v Line: 49
Info (12133): Instantiated megafunction "GAMMA_CORRECT:ui|P1:pp11|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/P1.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "255"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=PP1"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_qh8.tdf
    Info (12023): Found entity 1: lpm_constant_qh8 File: D:/Desktop/TR5_D8M_HDMI/db/lpm_constant_qh8.tdf Line: 25
Info (12128): Elaborating entity "lpm_constant_qh8" for hierarchy "GAMMA_CORRECT:ui|P1:pp11|lpm_constant:LPM_CONSTANT_component|lpm_constant_qh8:ag" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 45
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "GAMMA_CORRECT:ui|P1:pp11|lpm_constant:LPM_CONSTANT_component|lpm_constant_qh8:ag|sld_mod_ram_rom:mgl_prim1" File: D:/Desktop/TR5_D8M_HDMI/db/lpm_constant_qh8.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "GAMMA_CORRECT:ui|P1:pp11|lpm_constant:LPM_CONSTANT_component|lpm_constant_qh8:ag|sld_mod_ram_rom:mgl_prim1" File: D:/Desktop/TR5_D8M_HDMI/db/lpm_constant_qh8.tdf Line: 30
Info (12133): Instantiated megafunction "GAMMA_CORRECT:ui|P1:pp11|lpm_constant:LPM_CONSTANT_component|lpm_constant_qh8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: D:/Desktop/TR5_D8M_HDMI/db/lpm_constant_qh8.tdf Line: 30
    Info (12134): Parameter "CVALUE" = "0011111111"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1347432704"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "10"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "P2" for hierarchy "GAMMA_CORRECT:ui|P2:pp22" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/GAMMA_CORRECT.v Line: 15
Info (12128): Elaborating entity "lpm_constant" for hierarchy "GAMMA_CORRECT:ui|P2:pp22|lpm_constant:LPM_CONSTANT_component" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/P2.v Line: 49
Info (12130): Elaborated megafunction instantiation "GAMMA_CORRECT:ui|P2:pp22|lpm_constant:LPM_CONSTANT_component" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/P2.v Line: 49
Info (12133): Instantiated megafunction "GAMMA_CORRECT:ui|P2:pp22|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/P2.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "416"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=pp2"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_1g8.tdf
    Info (12023): Found entity 1: lpm_constant_1g8 File: D:/Desktop/TR5_D8M_HDMI/db/lpm_constant_1g8.tdf Line: 25
Info (12128): Elaborating entity "lpm_constant_1g8" for hierarchy "GAMMA_CORRECT:ui|P2:pp22|lpm_constant:LPM_CONSTANT_component|lpm_constant_1g8:ag" File: d:/software/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 45
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "GAMMA_CORRECT:ui|P2:pp22|lpm_constant:LPM_CONSTANT_component|lpm_constant_1g8:ag|sld_mod_ram_rom:mgl_prim1" File: D:/Desktop/TR5_D8M_HDMI/db/lpm_constant_1g8.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "GAMMA_CORRECT:ui|P2:pp22|lpm_constant:LPM_CONSTANT_component|lpm_constant_1g8:ag|sld_mod_ram_rom:mgl_prim1" File: D:/Desktop/TR5_D8M_HDMI/db/lpm_constant_1g8.tdf Line: 30
Info (12133): Instantiated megafunction "GAMMA_CORRECT:ui|P2:pp22|lpm_constant:LPM_CONSTANT_component|lpm_constant_1g8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: D:/Desktop/TR5_D8M_HDMI/db/lpm_constant_1g8.tdf Line: 30
    Info (12134): Parameter "CVALUE" = "0110100000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1886401024"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "10"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "BEZIER_CURVE" for hierarchy "GAMMA_CORRECT:ui|BEZIER_CURVE:rr" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/GAMMA_CORRECT.v Line: 22
Warning (10230): Verilog HDL assignment warning at BEZIER_CURVE.v(16): truncated value with size 32 to match size of target (8) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/BEZIER_CURVE.v Line: 16
Info (12128): Elaborating entity "HDMI_TX_AD7513" for hierarchy "HDMI_TX_AD7513:hdmi" File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 294
Info (12128): Elaborating entity "I2C_HDMI_Config" for hierarchy "HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/HDMI_TX_AD7513.v Line: 40
Warning (10230): Verilog HDL assignment warning at I2C_HDMI_Config.v(45): truncated value with size 32 to match size of target (16) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/I2C_HDMI_Config.v Line: 45
Warning (10230): Verilog HDL assignment warning at I2C_HDMI_Config.v(93): truncated value with size 32 to match size of target (6) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/I2C_HDMI_Config.v Line: 93
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/I2C_HDMI_Config.v Line: 61
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(64): truncated value with size 32 to match size of target (1) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/I2C_Controller.v Line: 64
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(87): truncated value with size 32 to match size of target (6) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/I2C_Controller.v Line: 87
Info (12128): Elaborating entity "AUDIO_IF" for hierarchy "HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/HDMI_TX_AD7513.v Line: 49
Warning (10230): Verilog HDL assignment warning at AUDIO_IF.v(113): truncated value with size 32 to match size of target (6) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/AUDIO_IF.v Line: 113
Warning (10230): Verilog HDL assignment warning at AUDIO_IF.v(129): truncated value with size 32 to match size of target (7) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/AUDIO_IF.v Line: 129
Warning (10230): Verilog HDL assignment warning at AUDIO_IF.v(155): truncated value with size 32 to match size of target (6) File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/AUDIO_IF.v Line: 155
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.12.01.21:08:33 Progress: Loading sld8acfcfd7/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8acfcfd7/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Desktop/TR5_D8M_HDMI/db/ip/sld8acfcfd7/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Desktop/TR5_D8M_HDMI/db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Desktop/TR5_D8M_HDMI/db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Desktop/TR5_D8M_HDMI/db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Desktop/TR5_D8M_HDMI/db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 262
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Desktop/TR5_D8M_HDMI/db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Desktop/TR5_D8M_HDMI/db/ip/sld8acfcfd7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12161): Node "HDMI_TX_AD7513:hdmi|HDMI_MCLK" is stuck at GND because node is in wire loop and does not have a source File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/HDMI_TX_AD7513.v Line: 16
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG|Ram0" is uninferred due to inappropriate RAM size File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/AUDIO_IF.v Line: 166
Warning (12241): 32 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "CAMERA_I2C_SCL" and its non-tri-state driver. File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 60
    Warning (13035): Inserted always-enabled tri-state buffer between "HDMI_I2C_SCL" and its non-tri-state driver. File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "MIPI_I2C_SCL" and its non-tri-state driver. File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 77
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "FSM_D[0]" has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 33
    Warning (13040): bidirectional pin "FSM_D[1]" has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 33
    Warning (13040): bidirectional pin "FSM_D[2]" has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 33
    Warning (13040): bidirectional pin "FSM_D[3]" has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 33
    Warning (13040): bidirectional pin "FSM_D[4]" has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 33
    Warning (13040): bidirectional pin "FSM_D[5]" has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 33
    Warning (13040): bidirectional pin "FSM_D[6]" has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 33
    Warning (13040): bidirectional pin "FSM_D[7]" has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 33
    Warning (13040): bidirectional pin "FSM_D[8]" has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 33
    Warning (13040): bidirectional pin "FSM_D[9]" has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 33
    Warning (13040): bidirectional pin "FSM_D[10]" has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 33
    Warning (13040): bidirectional pin "FSM_D[11]" has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 33
    Warning (13040): bidirectional pin "FSM_D[12]" has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 33
    Warning (13040): bidirectional pin "FSM_D[13]" has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 33
    Warning (13040): bidirectional pin "FSM_D[14]" has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 33
    Warning (13040): bidirectional pin "FSM_D[15]" has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 33
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 37
    Warning (13040): bidirectional pin "SD_DATA[0]" has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 38
    Warning (13040): bidirectional pin "SD_DATA[1]" has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 38
    Warning (13040): bidirectional pin "SD_DATA[2]" has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 38
    Warning (13040): bidirectional pin "SD_DATA[3]" has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 38
    Warning (13040): bidirectional pin "FPGA_I2C_SCL" has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 45
    Warning (13040): bidirectional pin "FPGA_I2C_SDA" has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 46
    Warning (13040): bidirectional pin "TMD_D[0]" has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 86
    Warning (13040): bidirectional pin "TMD_D[1]" has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 86
    Warning (13040): bidirectional pin "TMD_D[2]" has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 86
    Warning (13040): bidirectional pin "TMD_D[3]" has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 86
    Warning (13040): bidirectional pin "TMD_D[4]" has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 86
    Warning (13040): bidirectional pin "TMD_D[5]" has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 86
    Warning (13040): bidirectional pin "TMD_D[6]" has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 86
    Warning (13040): bidirectional pin "TMD_D[7]" has no driver File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 86
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_I2C:i2c2|rTR_IN" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_I2C:i2c2|rTR_IN~_emulated" and latch "FOCUS_ADJ:adl|VCM_I2C:i2c2|rTR_IN~1" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/VCM_I2C.v Line: 38
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]~1" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]~5" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]~9" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]~13" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]~17" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]~21" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]~25" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]~29" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]~33" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]~37" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]~41" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/F_VCM.v Line: 46
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "CAMERA_I2C_SCL~synth" File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 60
    Warning (13010): Node "HDMI_I2C_SCL~synth" File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 63
    Warning (13010): Node "MIPI_I2C_SCL~synth" File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 77
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "FSM_A[1]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 32
    Warning (13410): Pin "FSM_A[2]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 32
    Warning (13410): Pin "FSM_A[3]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 32
    Warning (13410): Pin "FSM_A[4]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 32
    Warning (13410): Pin "FSM_A[5]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 32
    Warning (13410): Pin "FSM_A[6]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 32
    Warning (13410): Pin "FSM_A[7]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 32
    Warning (13410): Pin "FSM_A[8]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 32
    Warning (13410): Pin "FSM_A[9]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 32
    Warning (13410): Pin "FSM_A[10]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 32
    Warning (13410): Pin "FSM_A[11]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 32
    Warning (13410): Pin "FSM_A[12]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 32
    Warning (13410): Pin "FSM_A[13]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 32
    Warning (13410): Pin "FSM_A[14]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 32
    Warning (13410): Pin "FSM_A[15]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 32
    Warning (13410): Pin "FSM_A[16]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 32
    Warning (13410): Pin "FSM_A[17]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 32
    Warning (13410): Pin "FSM_A[18]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 32
    Warning (13410): Pin "FSM_A[19]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 32
    Warning (13410): Pin "FSM_A[20]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 32
    Warning (13410): Pin "FSM_A[21]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 32
    Warning (13410): Pin "FSM_A[22]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 32
    Warning (13410): Pin "FSM_A[23]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 32
    Warning (13410): Pin "FSM_A[24]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 32
    Warning (13410): Pin "FSM_A[25]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 32
    Warning (13410): Pin "FSM_A[26]" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 32
    Warning (13410): Pin "SD_CLK" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 36
    Warning (13410): Pin "UART_TX" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 42
    Warning (13410): Pin "SMA_CLKOUT_p" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 57
    Warning (13410): Pin "HDMI_MCLK" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 67
    Warning (13410): Pin "HDMI_SPDIF" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 69
    Warning (13410): Pin "MIPI_CS_n" is stuck at GND File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 76
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 66 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ALTSYNCRAM" File: D:/Desktop/TR5_D8M_HDMI/db/altsyncram_u2v1.tdf Line: 34
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ALTSYNCRAM" File: D:/Desktop/TR5_D8M_HDMI/db/altsyncram_u2v1.tdf Line: 34
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ALTSYNCRAM" File: D:/Desktop/TR5_D8M_HDMI/db/altsyncram_u2v1.tdf Line: 34
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "FOCUS_ADJ:adl|VCM_I2C:i2c2|const_zero_sig" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_Auto/VCM_I2C.v Line: 199
    Info (17048): Logic cell "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|const_zero_sig" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 249
    Info (17048): Logic cell "HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|const_zero_sig" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_HDMI_TX_Reconfig/I2C_Controller.v Line: 72
    Info (17048): Logic cell "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|const_zero_sig" File: D:/Desktop/TR5_D8M_HDMI/TR5_D8M_FMC_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 266
Warning (20013): Ignored 3 assignments for entity "pll_vga" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_vga -sip TR5_D8M_FMC_RTL/V/pll_vga.sip -library lib_pll_vga was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.0 -entity pll_vga -sip TR5_D8M_FMC_RTL/V/pll_vga.sip -library lib_pll_vga was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_vga -sip TR5_D8M_FMC_RTL/V/pll_vga.sip -library lib_pll_vga was ignored
Info (144001): Generated suppressed messages file D:/Desktop/TR5_D8M_HDMI/output_files/TR5_D8M_HDMI.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 26 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "OSC_50_B7A" File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 12
    Warning (15610): No output dependent on input pin "OSC_50_B7D" File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 13
    Warning (15610): No output dependent on input pin "OSC_50_B8A" File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 14
    Warning (15610): No output dependent on input pin "OSC_50_B8D" File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 15
    Warning (15610): No output dependent on input pin "BUTTON[1]" File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 18
    Warning (15610): No output dependent on input pin "CPU_RESET_n" File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 19
    Warning (15610): No output dependent on input pin "SW[0]" File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 22
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 22
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 22
    Warning (15610): No output dependent on input pin "FAN_ALERT_n" File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 28
    Warning (15610): No output dependent on input pin "UART_RX" File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 41
    Warning (15610): No output dependent on input pin "TEMP_INT_n" File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 49
    Warning (15610): No output dependent on input pin "TEMP_OVERT_n" File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 50
    Warning (15610): No output dependent on input pin "POWER_MONITOR_ALERT" File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 53
    Warning (15610): No output dependent on input pin "SMA_CLKIN_p" File: D:/Desktop/TR5_D8M_HDMI/tr5_d8m_hdmi.v Line: 56
Info (21057): Implemented 5292 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 40 input pins
    Info (21059): Implemented 74 output pins
    Info (21060): Implemented 37 bidirectional pins
    Info (21061): Implemented 4523 logic cells
    Info (21064): Implemented 600 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 14 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 205 warnings
    Info: Peak virtual memory: 5032 megabytes
    Info: Processing ended: Tue Dec 01 21:09:32 2020
    Info: Elapsed time: 00:01:20
    Info: Total CPU time (on all processors): 00:01:40


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Desktop/TR5_D8M_HDMI/output_files/TR5_D8M_HDMI.map.smsg.


