\hypertarget{structDWT__Type}{\section{D\-W\-T\-\_\-\-Type Struct Reference}
\label{structDWT__Type}\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}}
}


Structure type to access the Data Watchpoint and Trace Register (D\-W\-T).  




{\ttfamily \#include $<$core\-\_\-cm3.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structDWT__Type_a37964d64a58551b69ce4c8097210d37d}{C\-T\-R\-L}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structDWT__Type_a71680298e85e96e57002f87e7ab78fd4}{C\-Y\-C\-C\-N\-T}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structDWT__Type_a88cca2ab8eb1b5b507817656ceed89fc}{C\-P\-I\-C\-N\-T}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structDWT__Type_ac0801a2328f3431e4706fed91c828f82}{E\-X\-C\-C\-N\-T}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structDWT__Type_a8afd5a4bf994011748bc012fa442c74d}{S\-L\-E\-E\-P\-C\-N\-T}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structDWT__Type_aeba92e6c7fd3de4ba06bfd94f47f5b35}{L\-S\-U\-C\-N\-T}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structDWT__Type_a35f2315f870a574e3e6958face6584ab}{F\-O\-L\-D\-C\-N\-T}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structDWT__Type_abc5ae11d98da0ad5531a5e979a3c2ab5}{P\-C\-S\-R}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structDWT__Type_a7cf71ff4b30a8362690fddd520763904}{C\-O\-M\-P0}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structDWT__Type_a5bb1c17fc754180cc197b874d3d8673f}{M\-A\-S\-K0}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structDWT__Type_a5fbd9947d110cc168941f6acadc4a729}{F\-U\-N\-C\-T\-I\-O\-N0}
\item 
uint32\-\_\-t \hyperlink{structDWT__Type_addd893d655ed90d40705b20170daac59}{R\-E\-S\-E\-R\-V\-E\-D0} \mbox{[}1\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structDWT__Type_a4a5bb70a5ce3752bd628d5ce5658cb0c}{C\-O\-M\-P1}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structDWT__Type_a0c684438a24f8c927e6e01c0e0a605ef}{M\-A\-S\-K1}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structDWT__Type_a3345a33476ee58e165447a3212e6d747}{F\-U\-N\-C\-T\-I\-O\-N1}
\item 
uint32\-\_\-t \hyperlink{structDWT__Type_a069871233a8c1df03521e6d7094f1de4}{R\-E\-S\-E\-R\-V\-E\-D1} \mbox{[}1\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structDWT__Type_a8927aedbe9fd6bdae8983088efc83332}{C\-O\-M\-P2}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structDWT__Type_a8ecdc8f0d917dac86b0373532a1c0e2e}{M\-A\-S\-K2}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structDWT__Type_acba1654190641a3617fcc558b5e3f87b}{F\-U\-N\-C\-T\-I\-O\-N2}
\item 
uint32\-\_\-t \hyperlink{structDWT__Type_a8556ca1c32590517602d92fe0cd55738}{R\-E\-S\-E\-R\-V\-E\-D2} \mbox{[}1\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structDWT__Type_a3df15697eec279dbbb4b4e9d9ae8b62f}{C\-O\-M\-P3}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structDWT__Type_ae3f01137a8d28c905ddefe7333547fba}{M\-A\-S\-K3}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structDWT__Type_a80bd242fc05ca80f9db681ce4d82e890}{F\-U\-N\-C\-T\-I\-O\-N3}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Data Watchpoint and Trace Register (D\-W\-T). 

\subsection{Field Documentation}
\hypertarget{structDWT__Type_a7cf71ff4b30a8362690fddd520763904}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!C\-O\-M\-P0@{C\-O\-M\-P0}}
\index{C\-O\-M\-P0@{C\-O\-M\-P0}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{C\-O\-M\-P0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-C\-O\-M\-P0}}\label{structDWT__Type_a7cf71ff4b30a8362690fddd520763904}
Offset\-: 0x020 (R/\-W) Comparator Register 0 \hypertarget{structDWT__Type_a4a5bb70a5ce3752bd628d5ce5658cb0c}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!C\-O\-M\-P1@{C\-O\-M\-P1}}
\index{C\-O\-M\-P1@{C\-O\-M\-P1}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{C\-O\-M\-P1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-C\-O\-M\-P1}}\label{structDWT__Type_a4a5bb70a5ce3752bd628d5ce5658cb0c}
Offset\-: 0x030 (R/\-W) Comparator Register 1 \hypertarget{structDWT__Type_a8927aedbe9fd6bdae8983088efc83332}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!C\-O\-M\-P2@{C\-O\-M\-P2}}
\index{C\-O\-M\-P2@{C\-O\-M\-P2}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{C\-O\-M\-P2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-C\-O\-M\-P2}}\label{structDWT__Type_a8927aedbe9fd6bdae8983088efc83332}
Offset\-: 0x040 (R/\-W) Comparator Register 2 \hypertarget{structDWT__Type_a3df15697eec279dbbb4b4e9d9ae8b62f}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!C\-O\-M\-P3@{C\-O\-M\-P3}}
\index{C\-O\-M\-P3@{C\-O\-M\-P3}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{C\-O\-M\-P3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-C\-O\-M\-P3}}\label{structDWT__Type_a3df15697eec279dbbb4b4e9d9ae8b62f}
Offset\-: 0x050 (R/\-W) Comparator Register 3 \hypertarget{structDWT__Type_a88cca2ab8eb1b5b507817656ceed89fc}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!C\-P\-I\-C\-N\-T@{C\-P\-I\-C\-N\-T}}
\index{C\-P\-I\-C\-N\-T@{C\-P\-I\-C\-N\-T}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{C\-P\-I\-C\-N\-T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-C\-P\-I\-C\-N\-T}}\label{structDWT__Type_a88cca2ab8eb1b5b507817656ceed89fc}
Offset\-: 0x008 (R/\-W) C\-P\-I Count Register \hypertarget{structDWT__Type_a37964d64a58551b69ce4c8097210d37d}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!C\-T\-R\-L@{C\-T\-R\-L}}
\index{C\-T\-R\-L@{C\-T\-R\-L}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{C\-T\-R\-L}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-C\-T\-R\-L}}\label{structDWT__Type_a37964d64a58551b69ce4c8097210d37d}
Offset\-: 0x000 (R/\-W) Control Register \hypertarget{structDWT__Type_a71680298e85e96e57002f87e7ab78fd4}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!C\-Y\-C\-C\-N\-T@{C\-Y\-C\-C\-N\-T}}
\index{C\-Y\-C\-C\-N\-T@{C\-Y\-C\-C\-N\-T}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{C\-Y\-C\-C\-N\-T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-C\-Y\-C\-C\-N\-T}}\label{structDWT__Type_a71680298e85e96e57002f87e7ab78fd4}
Offset\-: 0x004 (R/\-W) Cycle Count Register \hypertarget{structDWT__Type_ac0801a2328f3431e4706fed91c828f82}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!E\-X\-C\-C\-N\-T@{E\-X\-C\-C\-N\-T}}
\index{E\-X\-C\-C\-N\-T@{E\-X\-C\-C\-N\-T}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{E\-X\-C\-C\-N\-T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-E\-X\-C\-C\-N\-T}}\label{structDWT__Type_ac0801a2328f3431e4706fed91c828f82}
Offset\-: 0x00\-C (R/\-W) Exception Overhead Count Register \hypertarget{structDWT__Type_a35f2315f870a574e3e6958face6584ab}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!F\-O\-L\-D\-C\-N\-T@{F\-O\-L\-D\-C\-N\-T}}
\index{F\-O\-L\-D\-C\-N\-T@{F\-O\-L\-D\-C\-N\-T}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{F\-O\-L\-D\-C\-N\-T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-F\-O\-L\-D\-C\-N\-T}}\label{structDWT__Type_a35f2315f870a574e3e6958face6584ab}
Offset\-: 0x018 (R/\-W) Folded-\/instruction Count Register \hypertarget{structDWT__Type_a5fbd9947d110cc168941f6acadc4a729}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!F\-U\-N\-C\-T\-I\-O\-N0@{F\-U\-N\-C\-T\-I\-O\-N0}}
\index{F\-U\-N\-C\-T\-I\-O\-N0@{F\-U\-N\-C\-T\-I\-O\-N0}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{F\-U\-N\-C\-T\-I\-O\-N0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-F\-U\-N\-C\-T\-I\-O\-N0}}\label{structDWT__Type_a5fbd9947d110cc168941f6acadc4a729}
Offset\-: 0x028 (R/\-W) Function Register 0 \hypertarget{structDWT__Type_a3345a33476ee58e165447a3212e6d747}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!F\-U\-N\-C\-T\-I\-O\-N1@{F\-U\-N\-C\-T\-I\-O\-N1}}
\index{F\-U\-N\-C\-T\-I\-O\-N1@{F\-U\-N\-C\-T\-I\-O\-N1}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{F\-U\-N\-C\-T\-I\-O\-N1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-F\-U\-N\-C\-T\-I\-O\-N1}}\label{structDWT__Type_a3345a33476ee58e165447a3212e6d747}
Offset\-: 0x038 (R/\-W) Function Register 1 \hypertarget{structDWT__Type_acba1654190641a3617fcc558b5e3f87b}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!F\-U\-N\-C\-T\-I\-O\-N2@{F\-U\-N\-C\-T\-I\-O\-N2}}
\index{F\-U\-N\-C\-T\-I\-O\-N2@{F\-U\-N\-C\-T\-I\-O\-N2}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{F\-U\-N\-C\-T\-I\-O\-N2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-F\-U\-N\-C\-T\-I\-O\-N2}}\label{structDWT__Type_acba1654190641a3617fcc558b5e3f87b}
Offset\-: 0x048 (R/\-W) Function Register 2 \hypertarget{structDWT__Type_a80bd242fc05ca80f9db681ce4d82e890}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!F\-U\-N\-C\-T\-I\-O\-N3@{F\-U\-N\-C\-T\-I\-O\-N3}}
\index{F\-U\-N\-C\-T\-I\-O\-N3@{F\-U\-N\-C\-T\-I\-O\-N3}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{F\-U\-N\-C\-T\-I\-O\-N3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-F\-U\-N\-C\-T\-I\-O\-N3}}\label{structDWT__Type_a80bd242fc05ca80f9db681ce4d82e890}
Offset\-: 0x058 (R/\-W) Function Register 3 \hypertarget{structDWT__Type_aeba92e6c7fd3de4ba06bfd94f47f5b35}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!L\-S\-U\-C\-N\-T@{L\-S\-U\-C\-N\-T}}
\index{L\-S\-U\-C\-N\-T@{L\-S\-U\-C\-N\-T}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{L\-S\-U\-C\-N\-T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-L\-S\-U\-C\-N\-T}}\label{structDWT__Type_aeba92e6c7fd3de4ba06bfd94f47f5b35}
Offset\-: 0x014 (R/\-W) L\-S\-U Count Register \hypertarget{structDWT__Type_a5bb1c17fc754180cc197b874d3d8673f}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!M\-A\-S\-K0@{M\-A\-S\-K0}}
\index{M\-A\-S\-K0@{M\-A\-S\-K0}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{M\-A\-S\-K0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-M\-A\-S\-K0}}\label{structDWT__Type_a5bb1c17fc754180cc197b874d3d8673f}
Offset\-: 0x024 (R/\-W) Mask Register 0 \hypertarget{structDWT__Type_a0c684438a24f8c927e6e01c0e0a605ef}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!M\-A\-S\-K1@{M\-A\-S\-K1}}
\index{M\-A\-S\-K1@{M\-A\-S\-K1}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{M\-A\-S\-K1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-M\-A\-S\-K1}}\label{structDWT__Type_a0c684438a24f8c927e6e01c0e0a605ef}
Offset\-: 0x034 (R/\-W) Mask Register 1 \hypertarget{structDWT__Type_a8ecdc8f0d917dac86b0373532a1c0e2e}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!M\-A\-S\-K2@{M\-A\-S\-K2}}
\index{M\-A\-S\-K2@{M\-A\-S\-K2}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{M\-A\-S\-K2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-M\-A\-S\-K2}}\label{structDWT__Type_a8ecdc8f0d917dac86b0373532a1c0e2e}
Offset\-: 0x044 (R/\-W) Mask Register 2 \hypertarget{structDWT__Type_ae3f01137a8d28c905ddefe7333547fba}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!M\-A\-S\-K3@{M\-A\-S\-K3}}
\index{M\-A\-S\-K3@{M\-A\-S\-K3}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{M\-A\-S\-K3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-M\-A\-S\-K3}}\label{structDWT__Type_ae3f01137a8d28c905ddefe7333547fba}
Offset\-: 0x054 (R/\-W) Mask Register 3 \hypertarget{structDWT__Type_abc5ae11d98da0ad5531a5e979a3c2ab5}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!P\-C\-S\-R@{P\-C\-S\-R}}
\index{P\-C\-S\-R@{P\-C\-S\-R}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{P\-C\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-P\-C\-S\-R}}\label{structDWT__Type_abc5ae11d98da0ad5531a5e979a3c2ab5}
Offset\-: 0x01\-C (R/ ) Program Counter Sample Register \hypertarget{structDWT__Type_addd893d655ed90d40705b20170daac59}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}}
\index{R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-R\-E\-S\-E\-R\-V\-E\-D0\mbox{[}1\mbox{]}}}\label{structDWT__Type_addd893d655ed90d40705b20170daac59}
\hypertarget{structDWT__Type_a069871233a8c1df03521e6d7094f1de4}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}}
\index{R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-R\-E\-S\-E\-R\-V\-E\-D1\mbox{[}1\mbox{]}}}\label{structDWT__Type_a069871233a8c1df03521e6d7094f1de4}
\hypertarget{structDWT__Type_a8556ca1c32590517602d92fe0cd55738}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}}
\index{R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-R\-E\-S\-E\-R\-V\-E\-D2\mbox{[}1\mbox{]}}}\label{structDWT__Type_a8556ca1c32590517602d92fe0cd55738}
\hypertarget{structDWT__Type_a8afd5a4bf994011748bc012fa442c74d}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!S\-L\-E\-E\-P\-C\-N\-T@{S\-L\-E\-E\-P\-C\-N\-T}}
\index{S\-L\-E\-E\-P\-C\-N\-T@{S\-L\-E\-E\-P\-C\-N\-T}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{S\-L\-E\-E\-P\-C\-N\-T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-S\-L\-E\-E\-P\-C\-N\-T}}\label{structDWT__Type_a8afd5a4bf994011748bc012fa442c74d}
Offset\-: 0x010 (R/\-W) Sleep Count Register 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
/home/henrique/rep/open\-M\-M\-C/port/ucontroller/nxp/lpc17xx/lpcopen/inc/\hyperlink{core__cm3_8h}{core\-\_\-cm3.\-h}\end{DoxyCompactItemize}
