****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: T-2022.03-SP5
Date   : Sun Feb 23 20:52:05 2025
****************************************


  Startpoint: B[0] (input port clocked by clk)
  Endpoint: O[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  B[0] (in)                               0.000      0.000 f
  U54/ZN (NAND2_X4)                       0.002      0.002 r
  U55/ZN (NAND2_X4)                       0.003      0.004 f
  U40/ZN (NAND2_X4)                       0.003      0.008 r
  U37/ZN (OAI211_X4)                      0.005      0.013 f
  U34/ZN (AOI21_X4)                       0.004      0.017 r
  U67/ZN (XNOR2_X1)                       0.007      0.023 r
  O[6] (out)                              0.000      0.023 r
  data arrival time                                  0.023

  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock reconvergence pessimism           0.000      0.000
  output external delay                   0.000      0.000
  data required time                                 0.000
  ---------------------------------------------------------------
  data required time                                 0.000
  data arrival time                                 -0.023
  ---------------------------------------------------------------
  slack (VIOLATED)                                  -0.023


1
