#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Oct  1 20:39:07 2024
# Process ID: 15276
# Current directory: C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1072 C:\Users\SUJIN\Desktop\sg_workspace\vivado_2019\project_1_multiclk\project_1_multiclk.xpr
# Log file: C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/vivado.log
# Journal file: C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 969.934 ; gain = 331.531
file mkdir C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new
close [ open C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v w ]
add_files C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v
close [ open C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v w ]
add_files C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v
close [ open C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/top_module.v w ]
add_files C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/top_module.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: project_top_module_multiclk_240726
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1507.172 ; gain = 232.617
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'project_top_module_multiclk_240726' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/top_module.v:2]
	Parameter WATCH_SET bound to: 3'b001 
	Parameter STOP_WATCH bound to: 3'b010 
	Parameter COOK_TIMER bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'button_cntr' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:53]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_p' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:1]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_p' (1#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:1]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_p' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:62]
INFO: [Synth 8-6155] done synthesizing module 'button_cntr' (2#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:53]
WARNING: [Synth 8-7023] instance 'btn3_state_mode' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/top_module.v:26]
INFO: [Synth 8-6157] synthesizing module 'loadable_watch_top_btn_project' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:4]
WARNING: [Synth 8-7023] instance 'btn0' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:23]
WARNING: [Synth 8-7023] instance 'btn1' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:24]
WARNING: [Synth 8-7023] instance 'btn2' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:25]
INFO: [Synth 8-6157] synthesizing module 'T_flip_flop_p' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:75]
INFO: [Synth 8-6155] done synthesizing module 'T_flip_flop_p' (3#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:75]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_n' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:30]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_n' (4#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:30]
INFO: [Synth 8-6157] synthesizing module 'clock_div_100' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:123]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:142]
INFO: [Synth 8-6155] done synthesizing module 'clock_div_100' (5#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:123]
WARNING: [Synth 8-7023] instance 'usec_clock' of module 'clock_div_100' has 4 connections declared, but only 3 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:33]
INFO: [Synth 8-6157] synthesizing module 'clock_div_1000' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:151]
WARNING: [Synth 8-7023] instance 'ed_source' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:161]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:177]
INFO: [Synth 8-6155] done synthesizing module 'clock_div_1000' (6#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:151]
WARNING: [Synth 8-7023] instance 'msec_clock' of module 'clock_div_1000' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:34]
WARNING: [Synth 8-7023] instance 'sec_clock' of module 'clock_div_1000' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:35]
INFO: [Synth 8-6157] synthesizing module 'clock_div_60' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:185]
WARNING: [Synth 8-7023] instance 'ed_source' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:196]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:210]
INFO: [Synth 8-6155] done synthesizing module 'clock_div_60' (7#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:185]
WARNING: [Synth 8-7023] instance 'min_clock' of module 'clock_div_60' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:36]
INFO: [Synth 8-6157] synthesizing module 'loadable_counter_bcd_60' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:245]
WARNING: [Synth 8-7023] instance 'ed_clk' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:253]
INFO: [Synth 8-6155] done synthesizing module 'loadable_counter_bcd_60' (8#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:245]
INFO: [Synth 8-6157] synthesizing module 'fnd_cntr' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:397]
INFO: [Synth 8-6157] synthesizing module 'ring_counter_fnd' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:421]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_p' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:429]
INFO: [Synth 8-6155] done synthesizing module 'ring_counter_fnd' (9#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:421]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:407]
INFO: [Synth 8-6157] synthesizing module 'decoder_7seg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:443]
INFO: [Synth 8-6155] done synthesizing module 'decoder_7seg' (10#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:443]
INFO: [Synth 8-6155] done synthesizing module 'fnd_cntr' (11#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:397]
WARNING: [Synth 8-3848] Net btn_all in module/entity loadable_watch_top_btn_project does not have driver. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:10]
INFO: [Synth 8-6155] done synthesizing module 'loadable_watch_top_btn_project' (12#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:4]
WARNING: [Synth 8-7023] instance 'watch' of module 'loadable_watch_top_btn_project' has 7 connections declared, but only 6 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/top_module.v:28]
INFO: [Synth 8-6157] synthesizing module 'stop_watch_top_sec_csec_project' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:64]
WARNING: [Synth 8-7023] instance 'usec_clock' of module 'clock_div_100' has 4 connections declared, but only 3 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:89]
WARNING: [Synth 8-7023] instance 'msec_clock' of module 'clock_div_1000' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:90]
INFO: [Synth 8-6157] synthesizing module 'clock_div_10' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:92]
WARNING: [Synth 8-7023] instance 'ed_source' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:103]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:115]
INFO: [Synth 8-6155] done synthesizing module 'clock_div_10' (13#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:92]
WARNING: [Synth 8-7023] instance 'csec_clock' of module 'clock_div_10' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:91]
WARNING: [Synth 8-7023] instance 'sec_clock' of module 'clock_div_1000' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:92]
WARNING: [Synth 8-7023] instance 'min_clock' of module 'clock_div_60' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:93]
WARNING: [Synth 8-7023] instance 'btn0' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:95]
WARNING: [Synth 8-7023] instance 'btn1' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:96]
WARNING: [Synth 8-7023] instance 'btn2' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:97]
INFO: [Synth 8-6157] synthesizing module 'counter_bcd_60_clear' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:324]
WARNING: [Synth 8-7023] instance 'nolabel_line331' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:331]
INFO: [Synth 8-6155] done synthesizing module 'counter_bcd_60_clear' (14#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:324]
WARNING: [Synth 8-689] width (1) of port connection 'bcd1' does not match port width (4) of module 'counter_bcd_60_clear' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:115]
WARNING: [Synth 8-689] width (1) of port connection 'bcd10' does not match port width (4) of module 'counter_bcd_60_clear' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:115]
INFO: [Synth 8-6157] synthesizing module 'counter_bcd_100_clear' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:360]
WARNING: [Synth 8-7023] instance 'nolabel_line367' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:367]
INFO: [Synth 8-6155] done synthesizing module 'counter_bcd_100_clear' (15#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:360]
WARNING: [Synth 8-3848] Net btn_all in module/entity stop_watch_top_sec_csec_project does not have driver. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:70]
INFO: [Synth 8-6155] done synthesizing module 'stop_watch_top_sec_csec_project' (16#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:64]
WARNING: [Synth 8-7023] instance 'stopwatch' of module 'stop_watch_top_sec_csec_project' has 7 connections declared, but only 6 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/top_module.v:29]
INFO: [Synth 8-6157] synthesizing module 'cook_timer_top_project' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:132]
WARNING: [Synth 8-7023] instance 'usec_clock' of module 'clock_div_100' has 4 connections declared, but only 3 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:152]
WARNING: [Synth 8-7023] instance 'msec_clock' of module 'clock_div_1000' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:153]
WARNING: [Synth 8-7023] instance 'sec_clock' of module 'clock_div_1000' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:154]
WARNING: [Synth 8-7023] instance 'min_clock' of module 'clock_div_60' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:155]
WARNING: [Synth 8-7023] instance 'btn0' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:157]
WARNING: [Synth 8-7023] instance 'btn1' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:158]
WARNING: [Synth 8-7023] instance 'btn2' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:159]
INFO: [Synth 8-6157] synthesizing module 'counter_bcd_60' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:217]
WARNING: [Synth 8-7023] instance 'nolabel_line223' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:223]
INFO: [Synth 8-6155] done synthesizing module 'counter_bcd_60' (17#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:217]
INFO: [Synth 8-6157] synthesizing module 'loadable_down_counter_bcd_60' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:281]
WARNING: [Synth 8-7023] instance 'ed_clk' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:290]
INFO: [Synth 8-6155] done synthesizing module 'loadable_down_counter_bcd_60' (18#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:281]
WARNING: [Synth 8-689] width (4) of port connection 'dec_clk' does not match port width (1) of module 'loadable_down_counter_bcd_60' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:165]
WARNING: [Synth 8-689] width (4) of port connection 'clk_time' does not match port width (1) of module 'loadable_down_counter_bcd_60' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:166]
WARNING: [Synth 8-7023] instance 'cur_min' of module 'loadable_down_counter_bcd_60' has 9 connections declared, but only 8 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:166]
INFO: [Synth 8-6155] done synthesizing module 'cook_timer_top_project' (19#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:132]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/top_module.v:60]
INFO: [Synth 8-6155] done synthesizing module 'project_top_module_multiclk_240726' (20#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/top_module.v:2]
WARNING: [Synth 8-3331] design cook_timer_top_project has unconnected port led[6]
WARNING: [Synth 8-3331] design cook_timer_top_project has unconnected port led[5]
WARNING: [Synth 8-3331] design cook_timer_top_project has unconnected port led[4]
WARNING: [Synth 8-3331] design cook_timer_top_project has unconnected port led[3]
WARNING: [Synth 8-3331] design cook_timer_top_project has unconnected port btn[3]
WARNING: [Synth 8-3331] design stop_watch_top_sec_csec_project has unconnected port led[7]
WARNING: [Synth 8-3331] design stop_watch_top_sec_csec_project has unconnected port led[4]
WARNING: [Synth 8-3331] design stop_watch_top_sec_csec_project has unconnected port led[3]
WARNING: [Synth 8-3331] design stop_watch_top_sec_csec_project has unconnected port btn_all[2]
WARNING: [Synth 8-3331] design stop_watch_top_sec_csec_project has unconnected port btn_all[1]
WARNING: [Synth 8-3331] design stop_watch_top_sec_csec_project has unconnected port btn_all[0]
WARNING: [Synth 8-3331] design loadable_watch_top_btn_project has unconnected port led[7]
WARNING: [Synth 8-3331] design loadable_watch_top_btn_project has unconnected port led[6]
WARNING: [Synth 8-3331] design loadable_watch_top_btn_project has unconnected port led[5]
WARNING: [Synth 8-3331] design loadable_watch_top_btn_project has unconnected port btn_all[2]
WARNING: [Synth 8-3331] design loadable_watch_top_btn_project has unconnected port btn_all[1]
WARNING: [Synth 8-3331] design loadable_watch_top_btn_project has unconnected port btn_all[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1579.984 ; gain = 305.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1579.984 ; gain = 305.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1579.984 ; gain = 305.430
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1579.984 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw_direction'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_key_valid'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[1]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[2]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[3]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[4]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[5]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[6]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[7]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[8]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[9]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[10]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[11]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[12]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[13]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[14]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[15]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_echo'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'wrong3_flag'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'security_flag'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'scl'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sda'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'open_flag'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'col[3]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'col[2]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'col[1]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'col[0]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[0]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[1]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[2]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[3]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1681.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1723.863 ; gain = 449.309
46 Infos, 98 Warnings, 35 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1723.863 ; gain = 704.047
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: project_top_module_multiclk_240726
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1743.543 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'project_top_module_multiclk_240726' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/top_module.v:2]
	Parameter WATCH_SET bound to: 3'b001 
	Parameter STOP_WATCH bound to: 3'b010 
	Parameter COOK_TIMER bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'button_cntr' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:53]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_p' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:1]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_p' (1#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:1]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_p' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:62]
INFO: [Synth 8-6155] done synthesizing module 'button_cntr' (2#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:53]
WARNING: [Synth 8-7023] instance 'btn3_state_mode' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/top_module.v:26]
INFO: [Synth 8-6157] synthesizing module 'loadable_watch_top_btn_project' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:4]
WARNING: [Synth 8-7023] instance 'btn0' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:23]
WARNING: [Synth 8-7023] instance 'btn1' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:24]
WARNING: [Synth 8-7023] instance 'btn2' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:25]
INFO: [Synth 8-6157] synthesizing module 'T_flip_flop_p' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:75]
INFO: [Synth 8-6155] done synthesizing module 'T_flip_flop_p' (3#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:75]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_n' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:30]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_n' (4#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:30]
INFO: [Synth 8-6157] synthesizing module 'clock_div_100' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:123]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:142]
INFO: [Synth 8-6155] done synthesizing module 'clock_div_100' (5#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:123]
WARNING: [Synth 8-7023] instance 'usec_clock' of module 'clock_div_100' has 4 connections declared, but only 3 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:33]
INFO: [Synth 8-6157] synthesizing module 'clock_div_1000' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:151]
WARNING: [Synth 8-7023] instance 'ed_source' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:161]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:177]
INFO: [Synth 8-6155] done synthesizing module 'clock_div_1000' (6#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:151]
WARNING: [Synth 8-7023] instance 'msec_clock' of module 'clock_div_1000' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:34]
WARNING: [Synth 8-7023] instance 'sec_clock' of module 'clock_div_1000' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:35]
INFO: [Synth 8-6157] synthesizing module 'clock_div_60' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:185]
WARNING: [Synth 8-7023] instance 'ed_source' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:196]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:210]
INFO: [Synth 8-6155] done synthesizing module 'clock_div_60' (7#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:185]
WARNING: [Synth 8-7023] instance 'min_clock' of module 'clock_div_60' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:36]
INFO: [Synth 8-6157] synthesizing module 'loadable_counter_bcd_60' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:245]
WARNING: [Synth 8-7023] instance 'ed_clk' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:253]
INFO: [Synth 8-6155] done synthesizing module 'loadable_counter_bcd_60' (8#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:245]
INFO: [Synth 8-6157] synthesizing module 'fnd_cntr' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:397]
INFO: [Synth 8-6157] synthesizing module 'ring_counter_fnd' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:421]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_p' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:429]
INFO: [Synth 8-6155] done synthesizing module 'ring_counter_fnd' (9#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:421]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:407]
INFO: [Synth 8-6157] synthesizing module 'decoder_7seg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:443]
INFO: [Synth 8-6155] done synthesizing module 'decoder_7seg' (10#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:443]
INFO: [Synth 8-6155] done synthesizing module 'fnd_cntr' (11#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:397]
WARNING: [Synth 8-3848] Net btn_all in module/entity loadable_watch_top_btn_project does not have driver. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:10]
INFO: [Synth 8-6155] done synthesizing module 'loadable_watch_top_btn_project' (12#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:4]
WARNING: [Synth 8-7023] instance 'watch' of module 'loadable_watch_top_btn_project' has 7 connections declared, but only 6 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/top_module.v:28]
INFO: [Synth 8-6157] synthesizing module 'stop_watch_top_sec_csec_project' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:64]
WARNING: [Synth 8-7023] instance 'usec_clock' of module 'clock_div_100' has 4 connections declared, but only 3 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:89]
WARNING: [Synth 8-7023] instance 'msec_clock' of module 'clock_div_1000' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:90]
INFO: [Synth 8-6157] synthesizing module 'clock_div_10' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:92]
WARNING: [Synth 8-7023] instance 'ed_source' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:103]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:115]
INFO: [Synth 8-6155] done synthesizing module 'clock_div_10' (13#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:92]
WARNING: [Synth 8-7023] instance 'csec_clock' of module 'clock_div_10' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:91]
WARNING: [Synth 8-7023] instance 'sec_clock' of module 'clock_div_1000' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:92]
WARNING: [Synth 8-7023] instance 'min_clock' of module 'clock_div_60' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:93]
WARNING: [Synth 8-7023] instance 'btn0' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:95]
WARNING: [Synth 8-7023] instance 'btn1' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:96]
WARNING: [Synth 8-7023] instance 'btn2' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:97]
INFO: [Synth 8-6157] synthesizing module 'counter_bcd_60_clear' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:324]
WARNING: [Synth 8-7023] instance 'nolabel_line331' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:331]
INFO: [Synth 8-6155] done synthesizing module 'counter_bcd_60_clear' (14#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:324]
WARNING: [Synth 8-689] width (1) of port connection 'bcd1' does not match port width (4) of module 'counter_bcd_60_clear' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:115]
WARNING: [Synth 8-689] width (1) of port connection 'bcd10' does not match port width (4) of module 'counter_bcd_60_clear' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:115]
INFO: [Synth 8-6157] synthesizing module 'counter_bcd_100_clear' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:360]
WARNING: [Synth 8-7023] instance 'nolabel_line367' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:367]
INFO: [Synth 8-6155] done synthesizing module 'counter_bcd_100_clear' (15#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:360]
WARNING: [Synth 8-3848] Net btn_all in module/entity stop_watch_top_sec_csec_project does not have driver. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:70]
INFO: [Synth 8-6155] done synthesizing module 'stop_watch_top_sec_csec_project' (16#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:64]
WARNING: [Synth 8-7023] instance 'stopwatch' of module 'stop_watch_top_sec_csec_project' has 7 connections declared, but only 6 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/top_module.v:29]
INFO: [Synth 8-6157] synthesizing module 'cook_timer_top_project' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:132]
WARNING: [Synth 8-7023] instance 'usec_clock' of module 'clock_div_100' has 4 connections declared, but only 3 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:152]
WARNING: [Synth 8-7023] instance 'msec_clock' of module 'clock_div_1000' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:153]
WARNING: [Synth 8-7023] instance 'sec_clock' of module 'clock_div_1000' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:154]
WARNING: [Synth 8-7023] instance 'min_clock' of module 'clock_div_60' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:155]
WARNING: [Synth 8-7023] instance 'btn0' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:157]
WARNING: [Synth 8-7023] instance 'btn1' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:158]
WARNING: [Synth 8-7023] instance 'btn2' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:159]
INFO: [Synth 8-6157] synthesizing module 'counter_bcd_60' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:217]
WARNING: [Synth 8-7023] instance 'nolabel_line223' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:223]
INFO: [Synth 8-6155] done synthesizing module 'counter_bcd_60' (17#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:217]
INFO: [Synth 8-6157] synthesizing module 'loadable_down_counter_bcd_60' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:281]
WARNING: [Synth 8-7023] instance 'ed_clk' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:290]
INFO: [Synth 8-6155] done synthesizing module 'loadable_down_counter_bcd_60' (18#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:281]
WARNING: [Synth 8-689] width (4) of port connection 'dec_clk' does not match port width (1) of module 'loadable_down_counter_bcd_60' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:165]
WARNING: [Synth 8-689] width (4) of port connection 'clk_time' does not match port width (1) of module 'loadable_down_counter_bcd_60' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:166]
WARNING: [Synth 8-7023] instance 'cur_min' of module 'loadable_down_counter_bcd_60' has 9 connections declared, but only 8 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:166]
INFO: [Synth 8-6155] done synthesizing module 'cook_timer_top_project' (19#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:132]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/top_module.v:60]
INFO: [Synth 8-6155] done synthesizing module 'project_top_module_multiclk_240726' (20#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/top_module.v:2]
WARNING: [Synth 8-3331] design cook_timer_top_project has unconnected port led[6]
WARNING: [Synth 8-3331] design cook_timer_top_project has unconnected port led[5]
WARNING: [Synth 8-3331] design cook_timer_top_project has unconnected port led[4]
WARNING: [Synth 8-3331] design cook_timer_top_project has unconnected port led[3]
WARNING: [Synth 8-3331] design cook_timer_top_project has unconnected port btn[3]
WARNING: [Synth 8-3331] design stop_watch_top_sec_csec_project has unconnected port led[7]
WARNING: [Synth 8-3331] design stop_watch_top_sec_csec_project has unconnected port led[4]
WARNING: [Synth 8-3331] design stop_watch_top_sec_csec_project has unconnected port led[3]
WARNING: [Synth 8-3331] design stop_watch_top_sec_csec_project has unconnected port btn_all[2]
WARNING: [Synth 8-3331] design stop_watch_top_sec_csec_project has unconnected port btn_all[1]
WARNING: [Synth 8-3331] design stop_watch_top_sec_csec_project has unconnected port btn_all[0]
WARNING: [Synth 8-3331] design loadable_watch_top_btn_project has unconnected port led[7]
WARNING: [Synth 8-3331] design loadable_watch_top_btn_project has unconnected port led[6]
WARNING: [Synth 8-3331] design loadable_watch_top_btn_project has unconnected port led[5]
WARNING: [Synth 8-3331] design loadable_watch_top_btn_project has unconnected port btn_all[2]
WARNING: [Synth 8-3331] design loadable_watch_top_btn_project has unconnected port btn_all[1]
WARNING: [Synth 8-3331] design loadable_watch_top_btn_project has unconnected port btn_all[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1743.543 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1743.543 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1743.543 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1743.543 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw_direction'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_key_valid'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[1]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[2]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[3]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[4]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[5]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[6]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[7]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[8]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[9]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[10]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[11]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[12]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[13]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[14]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[15]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_echo'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'wrong3_flag'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'security_flag'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'scl'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sda'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'open_flag'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'col[3]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'col[2]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'col[1]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'col[0]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[0]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[1]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[2]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[3]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1785.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1785.219 ; gain = 41.676
45 Infos, 98 Warnings, 35 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1785.219 ; gain = 41.676
launch_runs synth_1 -jobs 4
[Tue Oct  1 20:54:33 2024] Launched synth_1...
Run output will be captured here: C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1796.125 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw_direction'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_key_valid'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[1]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[2]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[3]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[4]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[5]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[6]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[7]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[8]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[9]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[10]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[11]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[12]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[13]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[14]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[15]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_echo'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'wrong3_flag'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'security_flag'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'scl'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sda'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'open_flag'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'col[3]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'col[2]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'col[1]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'col[0]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[0]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[1]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[2]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[3]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1839.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

current_design rtl_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct  1 21:49:20 2024...
